Decoding IB at 0@0x445000 from 0@0x0 of 50 words (type 4)
[0@0x00445000 + 0x0000]	[        0xc0032200]	Opcode 0x22 [PKT3_COND_EXEC] (4 words, type: 3, hdr: 0xc0032200)
[0@0x00445000 + 0x0004]	[        0x00401080]	|---> GPU_ADDR_LO32=0x401080
[0@0x00445000 + 0x0008]	[        0x00000000]	|---> GPU_ADDR_HI32=0x0
[0@0x00445000 + 0x0010]	[        0x00000007]	|---> EXEC_COUNT=0x7
[0@0x00445000 + 0x0014]	[        0xc0053c00]	Opcode 0x3c [PKT3_WAIT_REG_MEM] (6 words, type: 3, hdr: 0xc0053c00)
[0@0x00445000 + 0x0018]	[        0x00000113]	|---> ENGINE=[PFP]/1, MEMSPACE=[MEM]/1, OPERATION=0, FUNCTION=[==]/3
[0@0x00445000 + 0x001c]	[        0x00401040]	|---> POLL_ADDRESS_LO=0x401040, SWAP=0x0
[0@0x00445000 + 0x0020]	[        0x00000000]	|---> POLL_ADDRESS_HI=0x0
[0@0x00445000 + 0x0024]	[        0x037c63e1]	|---> REFERENCE=0x37c63e1
[0@0x00445000 + 0x0028]	[        0xffffffff]	|---> MASK=0xffffffff
[0@0x00445000 + 0x002c]	[        0x00000004]	|---> POLL INTERVAL=0x4
[0@0x00445000 + 0x0030]	[        0xc0008b00]	Opcode 0x8b [PKT3_SWITCH_BUFFER] (1 words, type: 3, hdr: 0xc0008b00)
[0@0x00445000 + 0x0034]	[        0x00000000]	|---> DUMMY=0x0
[0@0x00445000 + 0x0038]	[        0xc0008b00]	Opcode 0x8b [PKT3_SWITCH_BUFFER] (1 words, type: 3, hdr: 0xc0008b00)
[0@0x00445000 + 0x003c]	[        0x00000000]	|---> DUMMY=0x0
[0@0x00445000 + 0x0040]	[        0xc0032200]	Opcode 0x22 [PKT3_COND_EXEC] (4 words, type: 3, hdr: 0xc0032200)
[0@0x00445000 + 0x0044]	[        0x00401080]	|---> GPU_ADDR_LO32=0x401080
[0@0x00445000 + 0x0048]	[        0x00000000]	|---> GPU_ADDR_HI32=0x0
[0@0x00445000 + 0x0050]	[        0x0000001b]	|---> EXEC_COUNT=0x1b
[0@0x00445000 + 0x0054]	[        0xc0012800]	Opcode 0x28 [PKT3_CONTEXT_CONTROL] (2 words, type: 3, hdr: 0xc0012800)
[0@0x00445000 + 0x0058]	[        0x81018003]	|---> LOAD_EN=1, LOAD_CS=1, LOAD_GFX=1, LOAD_MULTI=1, LOAD_SINGLE=1
[0@0x00445000 + 0x005c]	[        0x00000000]	|---> SHADOW_EN=0, SHADOW_CS=0, SHADOW_GFX=0, SHADOW_MULTI=0, SHADOW_SINGLE=0
[0@0x00445000 + 0x0060]	[        0xc0009000]	Opcode 0x90 [PKT3_FRAME_CONTROL] (1 words, type: 3, hdr: 0xc0009000)
[0@0x00445000 + 0x0064]	[        0x00000000]	|---> TMZ=0, COMMAND=0
[0@0x00445000 + 0x0068]	[        0xc0023f00]	Opcode 0x3f [PKT3_INDIRECT_BUFFER] (3 words, type: 3, hdr: 0xc0023f00)
[0@0x00445000 + 0x006c]	[        0x00022c00]	|---> IB_BASE_LO=0x22c00, SWAP=0
[0@0x00445000 + 0x0070]	[        0xffff8000]	|---> IB_BASE_HI=0x8000
[0@0x00445000 + 0x0074]	[        0x03000900]	|---> IB_SIZE=2304, IB_VMID=3, CHAIN=0, PRE_ENA=0, CACHE_POLICY=0, PRE_RESUME=0, PRIV=0
[0@0x00445000 + 0x0078]	[        0xc0009000]	Opcode 0x90 [PKT3_FRAME_CONTROL] (1 words, type: 3, hdr: 0xc0009000)
[0@0x00445000 + 0x007c]	[        0x10000000]	|---> TMZ=0, COMMAND=1
[0@0x00445000 + 0x0080]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0@0x00445000 + 0x0084]	[        0x00088514]	|---> EVENT_TYPE=[CACHE_FLUSH_AND_INV_TS_EVENT]/20, EVENT_INDEX=5, TCL1_VOL_ACTION_ENA=0, TC_VOL_ACTION_ENA=0, TC_WB_ACTION_ENA=1, TCL1_ACTION_ENA=0, TC_ACTION_ENA=0, TC_NC_ACTION_ENA=1, TC_WC_ACTION_ENA=0, TC_MD_ACTION_ENA=0, CACHE_POLICY=0, EXECUTE=0
[0@0x00445000 + 0x0088]	[        0x40000000]	|---> DST_SEL=0, INT_SEL=0, DATA_SEL=2
[0@0x00445000 + 0x008c]	[        0x0046b000]	|---> ADDR_LO=0x46b000
[0@0x00445000 + 0x0090]	[        0x00000000]	|---> ADDR_HI=0x0
[0@0x00445000 + 0x0094]	[        0x00cde240]	|---> DATA_LO=0xcde240
[0@0x00445000 + 0x0098]	[        0x00000000]	|---> DATA_HI=0x0
[0@0x00445000 + 0x009c]	[        0x00000000]	|---> INT_CTXID=0x0
[0@0x00445000 + 0x00a0]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0@0x00445000 + 0x00a4]	[        0x00088514]	|---> EVENT_TYPE=[CACHE_FLUSH_AND_INV_TS_EVENT]/20, EVENT_INDEX=5, TCL1_VOL_ACTION_ENA=0, TC_VOL_ACTION_ENA=0, TC_WB_ACTION_ENA=1, TCL1_ACTION_ENA=0, TC_ACTION_ENA=0, TC_NC_ACTION_ENA=1, TC_WC_ACTION_ENA=0, TC_MD_ACTION_ENA=0, CACHE_POLICY=0, EXECUTE=0
[0@0x00445000 + 0x00a8]	[        0x22000000]	|---> DST_SEL=0, INT_SEL=2, DATA_SEL=1
[0@0x00445000 + 0x00ac]	[        0x00401040]	|---> ADDR_LO=0x401040
[0@0x00445000 + 0x00b0]	[        0x00000000]	|---> ADDR_HI=0x0
[0@0x00445000 + 0x00b4]	[        0x037c63e2]	|---> DATA_LO=0x37c63e2
[0@0x00445000 + 0x00b8]	[        0x00000000]	|---> DATA_HI=0x0
[0@0x00445000 + 0x00bc]	[        0x00000000]	|---> INT_CTXID=0x0
[0@0x00445000 + 0x00c0]	[        0xc0008b00]	Opcode 0x8b [PKT3_SWITCH_BUFFER] (1 words, type: 3, hdr: 0xc0008b00)
[0@0x00445000 + 0x00c4]	[        0x00000000]	|---> DUMMY=0x0
Done decoding IB

Decoding IB at 3@0x800000022c00 from 0@0x445068 of 2304 words (type 4)
[3@0x800000022c00 + 0x0000]	[        0xc0012800]	Opcode 0x28 [PKT3_CONTEXT_CONTROL] (2 words, type: 3, hdr: 0xc0012800)
[3@0x800000022c00 + 0x0004]	[        0x80000000]	|---> LOAD_EN=1, LOAD_CS=0, LOAD_GFX=0, LOAD_MULTI=0, LOAD_SINGLE=0
[3@0x800000022c00 + 0x0008]	[        0x80000000]	|---> SHADOW_EN=1, SHADOW_CS=0, SHADOW_GFX=0, SHADOW_MULTI=0, SHADOW_SINGLE=0
[3@0x800000022c00 + 0x000c]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x0010]	[        0x0000000e]	|---> EVENT_TYPE=14, EVENT_INDEX=0
[3@0x800000022c00 + 0x0014]	[        0xc0001200]	Opcode 0x12 [PKT3_CLEAR_STATE] (1 words, type: 3, hdr: 0xc0001200)
[3@0x800000022c00 + 0x0018]	[        0x00000000]	|---> CMD=0
[3@0x800000022c00 + 0x001c]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x0024]	[        0x80000000]	|---> gfx910.mmPA_SC_GENERIC_SCISSOR_TL=0x80000000
[3@0x800000022c00 + 0x0028]	[        0x40004000]	|---> gfx910.mmPA_SC_GENERIC_SCISSOR_BR=0x40004000
[3@0x800000022c00 + 0x002c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0034]	[        0x42800000]	|---> gfx910.mmVGT_HOS_MAX_TESS_LEVEL=0x42800000
[3@0x800000022c00 + 0x0038]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x0040]	[        0x01002100]	|---> gfx910.mmTA_BC_BASE_ADDR=0x1002100
[3@0x800000022c00 + 0x0044]	[        0x00000080]	|---> gfx910.mmTA_BC_BASE_ADDR_HI=0x80
[3@0x800000022c00 + 0x0048]	[        0xc0027900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (3 words, type: 3, hdr: 0xc0027900)
[3@0x800000022c00 + 0x0050]	[        0x00000000]	|---> gfx910.mmPA_SU_LINE_STIPPLE_VALUE=0x0
[3@0x800000022c00 + 0x0054]	[        0x00000000]	|---> gfx910.mmPA_SC_LINE_STIPPLE_STATE=0x0
[3@0x800000022c00 + 0x0058]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[3@0x800000022c00 + 0x0060]	[        0x003fffff]	|---> gfx910.mmSPI_SHADER_PGM_RSRC3_PS=0x3fffff
[3@0x800000022c00 + 0x0064]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[3@0x800000022c00 + 0x006c]	[        0x00000080]	|---> gfx910.mmSPI_SHADER_PGM_HI_LS=0x80
[3@0x800000022c00 + 0x0070]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[3@0x800000022c00 + 0x0078]	[        0x00000080]	|---> gfx910.mmSPI_SHADER_PGM_HI_ES=0x80
[3@0x800000022c00 + 0x007c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0084]	[        0xd8181e0c]	|---> gfx910.mmVGT_TESS_DISTRIBUTION=0xd8181e0c
[3@0x800000022c00 + 0x0088]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0090]	[        0x00000001]	|---> gfx910.mmVGT_INSTANCE_STEP_RATE_0=0x1
[3@0x800000022c00 + 0x0094]	[        0xc0037900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (4 words, type: 3, hdr: 0xc0037900)
[3@0x800000022c00 + 0x009c]	[        0xffffffff]	|---> gfx910.mmVGT_MAX_VTX_INDX=0xffffffff
[3@0x800000022c00 + 0x00a0]	[        0x00000000]	|---> gfx910.mmVGT_MIN_VTX_INDX=0x0
[3@0x800000022c00 + 0x00a4]	[        0x00000000]	|---> gfx910.mmVGT_INDX_OFFSET=0x0
[3@0x800000022c00 + 0x00a8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x00b0]	[        0x00000006]	|---> gfx910.mmDB_DFSM_CONTROL=0x6
[3@0x800000022c00 + 0x00b4]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[3@0x800000022c00 + 0x00bc]	[        0xffff003f]	|---> gfx910.mmSPI_SHADER_PGM_RSRC3_HS=0xffff003f
[3@0x800000022c00 + 0x00c0]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x00c8]	[        0x03ff007f]	|---> gfx910.mmPA_SC_BINNER_CNTL_1=0x3ff007f
[3@0x800000022c00 + 0x00cc]	[        0x00100000]	|---> gfx910.mmPA_SC_CONSERVATIVE_RASTERIZATION_CNTL=0x100000
[3@0x800000022c00 + 0x00d0]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[3@0x800000022c00 + 0x00d8]	[        0x00000000]	|---> gfx910.mmVGT_INSTANCE_BASE_ID=0x0
[3@0x800000022c00 + 0x00dc]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[3@0x800000022c00 + 0x00e4]	[        0x00000000]	|---> gfx910.mmCP_COHER_START_DELAY=0x0
[3@0x800000022c00 + 0x00e8]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x00f0]	[        0x00000000]	|---> gfx910.mmVGT_STRMOUT_CONFIG=0x0
[3@0x800000022c00 + 0x00f4]	[        0x00000000]	|---> gfx910.mmVGT_STRMOUT_BUFFER_CONFIG=0x0
[3@0x800000022c00 + 0x00f8]	[        0xc00f6900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (16 words, type: 3, hdr: 0xc00f6900)
[3@0x800000022c00 + 0x0100]	[        0x010001a0]	|---> gfx910.mmCB_COLOR0_BASE=0x10001a0
[3@0x800000022c00 + 0x0104]	[        0x00000080]	|---> gfx910.mmCB_COLOR0_BASE_EXT=0x80
[3@0x800000022c00 + 0x0108]	[        0x00014027]	|---> gfx910.mmCB_COLOR0_ATTRIB2=0x14027
[3@0x800000022c00 + 0x010c]	[        0x00000000]	|---> gfx910.mmCB_COLOR0_VIEW=0x0
[3@0x800000022c00 + 0x0110]	[        0x10028004]	|---> gfx910.mmCB_COLOR0_INFO=0x10028004
[3@0x800000022c00 + 0x0114]	[        0xda5a0000]	|---> gfx910.mmCB_COLOR0_ATTRIB=0xda5a0000
[3@0x800000022c00 + 0x0118]	[        0x00000218]	|---> gfx910.mmCB_COLOR0_DCC_CONTROL=0x218
[3@0x800000022c00 + 0x011c]	[        0x010001a0]	|---> gfx910.mmCB_COLOR0_CMASK=0x10001a0
[3@0x800000022c00 + 0x0120]	[        0x00000080]	|---> gfx910.mmCB_COLOR0_CMASK_BASE_EXT=0x80
[3@0x800000022c00 + 0x0124]	[        0x010001a0]	|---> gfx910.mmCB_COLOR0_FMASK=0x10001a0
[3@0x800000022c00 + 0x0128]	[        0x00000080]	|---> gfx910.mmCB_COLOR0_FMASK_BASE_EXT=0x80
[3@0x800000022c00 + 0x012c]	[        0x00000000]	|---> gfx910.mmCB_COLOR0_CLEAR_WORD0=0x0
[3@0x800000022c00 + 0x0130]	[        0x00000000]	|---> gfx910.mmCB_COLOR0_CLEAR_WORD1=0x0
[3@0x800000022c00 + 0x0134]	[        0x010001b0]	|---> gfx910.mmCB_COLOR0_DCC_BASE=0x10001b0
[3@0x800000022c00 + 0x0138]	[        0x00000080]	|---> gfx910.mmCB_COLOR0_DCC_BASE_EXT=0x80
[3@0x800000022c00 + 0x013c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0144]	[        0x0000003f]	|---> gfx910.mmCB_MRT0_EPITCH=0x3f
[3@0x800000022c00 + 0x0148]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0150]	[        0x00280006]	|---> gfx910.mmPA_SC_WINDOW_SCISSOR_BR=0x280006
[3@0x800000022c00 + 0x0154]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x0158]	[        0x0000000e]	|---> EVENT_TYPE=14, EVENT_INDEX=0
[3@0x800000022c00 + 0x015c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0164]	[        0x00000001]	|---> gfx910.mmPA_SU_SMALL_PRIM_FILTER_CNTL=0x1
[3@0x800000022c00 + 0x0168]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0170]	[        0xc0000000]	|---> gfx910.mmPA_SU_PRIM_FILTER_CNTL=0xc0000000
[3@0x800000022c00 + 0x0174]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x017c]	[        0x00000010]	|---> gfx910.mmDB_SHADER_CONTROL=0x10
[3@0x800000022c00 + 0x0180]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0188]	[        0x10040003]	|---> gfx910.mmPA_SC_BINNER_CNTL_0=0x10040003
[3@0x800000022c00 + 0x018c]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x0194]	[        0x00000000]	|---> gfx910.mmPA_SC_LINE_CNTL=0x0
[3@0x800000022c00 + 0x0198]	[        0x00000000]	|---> gfx910.mmPA_SC_AA_CONFIG=0x0
[3@0x800000022c00 + 0x019c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x01a4]	[        0x00170000]	|---> gfx910.mmDB_EQAA=0x170000
[3@0x800000022c00 + 0x01a8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x01b0]	[        0x760201bc]	|---> gfx910.mmPA_SC_MODE_CNTL_1=0x760201bc
[3@0x800000022c00 + 0x01b4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x01bc]	[        0x0000000f]	|---> gfx910.mmCB_TARGET_MASK=0xf
[3@0x800000022c00 + 0x01c0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x01c8]	[        0x00000412]	|---> gfx910.mmCB_DCC_CONTROL=0x412
[3@0x800000022c00 + 0x01cc]	[        0xc0036900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (4 words, type: 3, hdr: 0xc0036900)
[3@0x800000022c00 + 0x01d4]	[        0x00000005]	|---> gfx910.mmSX_PS_DOWNCONVERT=0x5
[3@0x800000022c00 + 0x01d8]	[        0x00000006]	|---> gfx910.mmSX_BLEND_OPT_EPSILON=0x6
[3@0x800000022c00 + 0x01dc]	[        0x00000002]	|---> gfx910.mmSX_BLEND_OPT_CONTROL=0x2
[3@0x800000022c00 + 0x01e0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x01e8]	[        0x01010000]	|---> gfx910.mmPA_CL_CLIP_CNTL=0x1010000
[3@0x800000022c00 + 0x01ec]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[3@0x800000022c00 + 0x01f4]	[        0x00500500]	|---> gfx910.mmSPI_SHADER_USER_DATA_COMMON_0=0x500500
[3@0x800000022c00 + 0x01f8]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[3@0x800000022c00 + 0x0200]	[        0x0063da00]	|---> gfx910.mmSPI_SHADER_USER_DATA_PS_2=0x63da00
[3@0x800000022c00 + 0x0204]	[        0x00b8b980]	|---> gfx910.mmSPI_SHADER_USER_DATA_PS_3=0xb8b980
[3@0x800000022c00 + 0x0208]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[3@0x800000022c00 + 0x0210]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_ADDR_LO_HS=0x0
[3@0x800000022c00 + 0x0214]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_ADDR_HI_HS=0x0
[3@0x800000022c00 + 0x0218]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[3@0x800000022c00 + 0x0220]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_ADDR_LO_GS=0x0
[3@0x800000022c00 + 0x0224]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_ADDR_HI_GS=0x0
[3@0x800000022c00 + 0x0228]	[        0xc0046900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (5 words, type: 3, hdr: 0xc0046900)
[3@0x800000022c00 + 0x0230]	[        0x41fb4e4c]	|---> gfx910.mmPA_CL_GB_VERT_CLIP_ADJ=0x41fb4e4c
[3@0x800000022c00 + 0x0234]	[        0x3f800000]	|---> gfx910.mmPA_CL_GB_VERT_DISC_ADJ=0x3f800000
[3@0x800000022c00 + 0x0238]	[        0x420b00ae]	|---> gfx910.mmPA_CL_GB_HORZ_CLIP_ADJ=0x420b00ae
[3@0x800000022c00 + 0x023c]	[        0x3f800000]	|---> gfx910.mmPA_CL_GB_HORZ_DISC_ADJ=0x3f800000
[3@0x800000022c00 + 0x0240]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0248]	[        0x0041003a]	|---> gfx910.mmPA_SU_HARDWARE_SCREEN_OFFSET=0x41003a
[3@0x800000022c00 + 0x024c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0254]	[        0x0000002d]	|---> gfx910.mmPA_SU_VTX_CNTL=0x2d
[3@0x800000022c00 + 0x0258]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x0260]	[        0x80000000]	|---> gfx910.mmPA_SC_VPORT_SCISSOR_0_TL=0x80000000
[3@0x800000022c00 + 0x0264]	[        0x40004000]	|---> gfx910.mmPA_SC_VPORT_SCISSOR_0_BR=0x40004000
[3@0x800000022c00 + 0x0268]	[        0xc0066900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (7 words, type: 3, hdr: 0xc0066900)
[3@0x800000022c00 + 0x0270]	[        0x446ba000]	|---> gfx910.mmPA_CL_VPORT_XSCALE=0x446ba000
[3@0x800000022c00 + 0x0274]	[        0x446ba000]	|---> gfx910.mmPA_CL_VPORT_XOFFSET=0x446ba000
[3@0x800000022c00 + 0x0278]	[        0x44826000]	|---> gfx910.mmPA_CL_VPORT_YSCALE=0x44826000
[3@0x800000022c00 + 0x027c]	[        0x44826000]	|---> gfx910.mmPA_CL_VPORT_YOFFSET=0x44826000
[3@0x800000022c00 + 0x0280]	[        0x3f000000]	|---> gfx910.mmPA_CL_VPORT_ZSCALE=0x3f000000
[3@0x800000022c00 + 0x0284]	[        0x3f000000]	|---> gfx910.mmPA_CL_VPORT_ZOFFSET=0x3f000000
[3@0x800000022c00 + 0x0288]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x0290]	[        0x00000000]	|---> gfx910.mmPA_SC_VPORT_ZMIN_0=0x0
[3@0x800000022c00 + 0x0294]	[        0x3f800000]	|---> gfx910.mmPA_SC_VPORT_ZMAX_0=0x3f800000
[3@0x800000022c00 + 0x0298]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x02a0]	[        0x01000000]	|---> gfx910.mmDB_STENCILREFMASK=0x1000000
[3@0x800000022c00 + 0x02a4]	[        0x01000000]	|---> gfx910.mmDB_STENCILREFMASK_BF=0x1000000
[3@0x800000022c00 + 0x02a8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x02b0]	[        0x00000000]	|---> gfx910.mmSPI_PS_INPUT_CNTL_0=0x0
[3@0x800000022c00 + 0x02b4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x02bc]	[        0x0000aa00]	|---> gfx910.mmDB_ALPHA_TO_MASK=0xaa00
[3@0x800000022c00 + 0x02c0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x02c8]	[        0x00000000]	|---> gfx910.mmCB_BLEND0_CONTROL=0x0
[3@0x800000022c00 + 0x02cc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x02d4]	[        0x06000600]	|---> gfx910.mmSX_MRT0_BLEND_OPT=0x6000600
[3@0x800000022c00 + 0x02d8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x02e0]	[        0x00cc0010]	|---> gfx910.mmCB_COLOR_CONTROL=0xcc0010
[3@0x800000022c00 + 0x02e4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x02ec]	[        0x00000869]	|---> gfx910.mmSPI_INTERP_CONTROL_0=0x869
[3@0x800000022c00 + 0x02f0]	[        0xc0036900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (4 words, type: 3, hdr: 0xc0036900)
[3@0x800000022c00 + 0x02f8]	[        0x00000000]	|---> gfx910.mmPA_SU_POINT_SIZE=0x0
[3@0x800000022c00 + 0x02fc]	[        0x00000000]	|---> gfx910.mmPA_SU_POINT_MINMAX=0x0
[3@0x800000022c00 + 0x0300]	[        0x00000000]	|---> gfx910.mmPA_SU_LINE_CNTL=0x0
[3@0x800000022c00 + 0x0304]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x030c]	[        0x00000022]	|---> gfx910.mmPA_SC_MODE_CNTL_0=0x22
[3@0x800000022c00 + 0x0310]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0318]	[        0x00080244]	|---> gfx910.mmPA_SU_SC_MODE_CNTL=0x80244
[3@0x800000022c00 + 0x031c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0324]	[        0xaaa6995a]	|---> gfx910.mmPA_SC_EDGERULE=0xaaa6995a
[3@0x800000022c00 + 0x0328]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0330]	[        0x00000000]	|---> gfx910.mmDB_DEPTH_CONTROL=0x0
[3@0x800000022c00 + 0x0334]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x033c]	[        0x00010000]	|---> gfx910.mmVGT_SHADER_STAGES_EN=0x10000
[3@0x800000022c00 + 0x0340]	[        0xc0067600]	Opcode 0x76 [PKT3_SET_SH_REG] (7 words, type: 3, hdr: 0xc0067600)
[3@0x800000022c00 + 0x0348]	[        0x003ffffe]	|---> gfx910.mmSPI_SHADER_PGM_RSRC3_VS=0x3ffffe
[3@0x800000022c00 + 0x034c]	[        0x00000014]	|---> gfx910.mmSPI_SHADER_LATE_ALLOC_VS=0x14
[3@0x800000022c00 + 0x0350]	[        0x00002003]	|---> gfx910.mmSPI_SHADER_PGM_LO_VS=0x2003
[3@0x800000022c00 + 0x0354]	[        0x00000080]	|---> gfx910.mmSPI_SHADER_PGM_HI_VS=0x80
[3@0x800000022c00 + 0x0358]	[        0x002c0041]	|---> gfx910.mmSPI_SHADER_PGM_RSRC1_VS=0x2c0041
[3@0x800000022c00 + 0x035c]	[        0x00000016]	|---> gfx910.mmSPI_SHADER_PGM_RSRC2_VS=0x16
[3@0x800000022c00 + 0x0360]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0368]	[        0x00000004]	|---> gfx910.mmSPI_SHADER_POS_FORMAT=0x4
[3@0x800000022c00 + 0x036c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0374]	[        0x00000300]	|---> gfx910.mmPA_CL_VTE_CNTL=0x300
[3@0x800000022c00 + 0x0378]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x037c]	[        0x0000000e]	|---> EVENT_TYPE=14, EVENT_INDEX=0
[3@0x800000022c00 + 0x0380]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[3@0x800000022c00 + 0x0388]	[        0x00002007]	|---> gfx910.mmSPI_SHADER_PGM_LO_PS=0x2007
[3@0x800000022c00 + 0x038c]	[        0x00000080]	|---> gfx910.mmSPI_SHADER_PGM_HI_PS=0x80
[3@0x800000022c00 + 0x0390]	[        0x002c0043]	|---> gfx910.mmSPI_SHADER_PGM_RSRC1_PS=0x2c0043
[3@0x800000022c00 + 0x0394]	[        0x0000000a]	|---> gfx910.mmSPI_SHADER_PGM_RSRC2_PS=0xa
[3@0x800000022c00 + 0x0398]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x03a0]	[        0x00000020]	|---> gfx910.mmSPI_PS_INPUT_ENA=0x20
[3@0x800000022c00 + 0x03a4]	[        0x0000f077]	|---> gfx910.mmSPI_PS_INPUT_ADDR=0xf077
[3@0x800000022c00 + 0x03a8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x03b0]	[        0x01020000]	|---> gfx910.mmSPI_BARYC_CNTL=0x1020000
[3@0x800000022c00 + 0x03b4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x03bc]	[        0x00000001]	|---> gfx910.mmSPI_PS_IN_CONTROL=0x1
[3@0x800000022c00 + 0x03c0]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x03c8]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_Z_FORMAT=0x0
[3@0x800000022c00 + 0x03cc]	[        0x00000004]	|---> gfx910.mmSPI_SHADER_COL_FORMAT=0x4
[3@0x800000022c00 + 0x03d0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x03d8]	[        0x0000000f]	|---> gfx910.mmCB_SHADER_MASK=0xf
[3@0x800000022c00 + 0x03dc]	[        0xc0017a00]	Opcode 0x7a [PKT3_SET_UCONFIG_REG_INDEX] (2 words, type: 3, hdr: 0xc0017a00)
[3@0x800000022c00 + 0x03e0]	[        0x40000258]	|---> INDEX=[multi_vgt_param]/4
[3@0x800000022c00 + 0x03e4]	[        0x0070007f]	|---> gfx910.mmIA_MULTI_VGT_PARAM=0x70007f
[3@0x800000022c00 + 0x03e8]	[        0xc0017a00]	Opcode 0x7a [PKT3_SET_UCONFIG_REG_INDEX] (2 words, type: 3, hdr: 0xc0017a00)
[3@0x800000022c00 + 0x03ec]	[        0x10000242]	|---> INDEX=[prim_type]/1
[3@0x800000022c00 + 0x03f0]	[        0x00000011]	|---> gfx910.mmVGT_PRIMITIVE_TYPE=0x11
[3@0x800000022c00 + 0x03f4]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[3@0x800000022c00 + 0x03fc]	[        0x00000000]	|---> gfx910.mmVGT_MULTI_PRIM_IB_RESET_EN=0x0
[3@0x800000022c00 + 0x0400]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x0404]	[        0x0000002e]	|---> EVENT_TYPE=46, EVENT_INDEX=0
[3@0x800000022c00 + 0x0408]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x040c]	[        0x0000002c]	|---> EVENT_TYPE=44, EVENT_INDEX=0
[3@0x800000022c00 + 0x0410]	[        0xc0024600]	Opcode 0x46 [PKT3_EVENT_WRITE] (3 words, type: 3, hdr: 0xc0024600)
[3@0x800000022c00 + 0x0414]	[        0x00000115]	|---> EVENT_TYPE=21, EVENT_INDEX=1
[3@0x800000022c00 + 0x0418]	[        0x00000100]	|---> ADDRESS_LO=0x100
[3@0x800000022c00 + 0x041c]	[        0xffff8001]	|---> ADDRESS_HI=0xffff8001
[3@0x800000022c00 + 0x0420]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[3@0x800000022c00 + 0x0424]	[        0x0002852d]	|---> EVENT_TYPE=[FLUSH_AND_INV_CB_DATA_TS]/45, EVENT_INDEX=5, TCL1_VOL_ACTION_ENA=0, TC_VOL_ACTION_ENA=0, TC_WB_ACTION_ENA=1, TCL1_ACTION_ENA=0, TC_ACTION_ENA=1, TC_NC_ACTION_ENA=0, TC_WC_ACTION_ENA=0, TC_MD_ACTION_ENA=0, CACHE_POLICY=0, EXECUTE=0
[3@0x800000022c00 + 0x0428]	[        0x23000000]	|---> DST_SEL=0, INT_SEL=3, DATA_SEL=1
[3@0x800000022c00 + 0x042c]	[        0x000020c0]	|---> ADDR_LO=0x20c0
[3@0x800000022c00 + 0x0430]	[        0xffff8001]	|---> ADDR_HI=0xffff8001
[3@0x800000022c00 + 0x0434]	[        0x03382efe]	|---> DATA_LO=0x3382efe
[3@0x800000022c00 + 0x0438]	[        0x00000000]	|---> DATA_HI=0x0
[3@0x800000022c00 + 0x043c]	[        0x00000000]	|---> INT_CTXID=0x0
[3@0x800000022c00 + 0x0440]	[        0xc0053c00]	Opcode 0x3c [PKT3_WAIT_REG_MEM] (6 words, type: 3, hdr: 0xc0053c00)
[3@0x800000022c00 + 0x0444]	[        0x00000013]	|---> ENGINE=[ME]/0, MEMSPACE=[MEM]/1, OPERATION=0, FUNCTION=[==]/3
[3@0x800000022c00 + 0x0448]	[        0x000020c0]	|---> POLL_ADDRESS_LO=0x20c0, SWAP=0x0
[3@0x800000022c00 + 0x044c]	[        0xffff8001]	|---> POLL_ADDRESS_HI=0xffff8001
[3@0x800000022c00 + 0x0450]	[        0x03382efe]	|---> REFERENCE=0x3382efe
[3@0x800000022c00 + 0x0454]	[        0xffffffff]	|---> MASK=0xffffffff
[3@0x800000022c00 + 0x0458]	[        0x00000004]	|---> POLL INTERVAL=0x4
[3@0x800000022c00 + 0x045c]	[        0xc0055800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (6 words, type: 3, hdr: 0xc0055800)
[3@0x800000022c00 + 0x0460]	[        0xa8400000]	|---> ENGINE=[ME]/1, COHER_CNTL=675282944
[3@0x800000022c00 + 0x0464]	[        0xffffffff]	|---> CP_COHER_SIZE=0xffffffff
[3@0x800000022c00 + 0x0468]	[        0x00ffffff]	|---> CP_COHER_SIZE_HI=0xff
[3@0x800000022c00 + 0x046c]	[        0x00000000]	|---> CP_COHER_BASE=0x0
[3@0x800000022c00 + 0x0470]	[        0x00000000]	|---> CP_COHER_BASE_HI=0x0
[3@0x800000022c00 + 0x0474]	[        0x0000000a]	|---> POLL_INTERVAL=10
[3@0x800000022c00 + 0x0478]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x047c]	[        0x0000001a]	|---> EVENT_TYPE=26, EVENT_INDEX=0
[3@0x800000022c00 + 0x0480]	[        0xc0002f00]	Opcode 0x2f [PKT3_NUM_INSTANCES] (1 words, type: 3, hdr: 0xc0002f00)
[3@0x800000022c00 + 0x0484]	[        0x00000001]	|---> NUM_INSTANCES=0x1
[3@0x800000022c00 + 0x0488]	[        0xc0097600]	Opcode 0x76 [PKT3_SET_SH_REG] (10 words, type: 3, hdr: 0xc0097600)
[3@0x800000022c00 + 0x0490]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_2=0x0
[3@0x800000022c00 + 0x0494]	[        0x00280006]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_3=0x280006
[3@0x800000022c00 + 0x0498]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_4=0x0
[3@0x800000022c00 + 0x049c]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_5=0x0
[3@0x800000022c00 + 0x04a0]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_6=0x0
[3@0x800000022c00 + 0x04a4]	[        0x40c00000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_7=0x40c00000
[3@0x800000022c00 + 0x04a8]	[        0x42200000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_8=0x42200000
[3@0x800000022c00 + 0x04ac]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_9=0x0
[3@0x800000022c00 + 0x04b0]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_10=0x0
[3@0x800000022c00 + 0x04b4]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[3@0x800000022c00 + 0x04b8]	[        0x00000003]	|---> INDEX_COUNT=3
[3@0x800000022c00 + 0x04bc]	[        0x00000002]	|---> DRAW_INITIATOR=2
[3@0x800000022c00 + 0x04c0]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[3@0x800000022c00 + 0x04c4]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[3@0x800000022c00 + 0x04c8]	[        0x00200300]	|---> SRC_ADDR_LO_OR_DATA=0x200300
[3@0x800000022c00 + 0x04cc]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x04d0]	[        0x00200300]	|---> DST_ADDR_LO=0x200300
[3@0x800000022c00 + 0x04d4]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x04d8]	[        0x800000a0]	|---> BYTE_COUNT=160, DIS_WC=0, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0
[3@0x800000022c00 + 0x04dc]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[3@0x800000022c00 + 0x04e0]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[3@0x800000022c00 + 0x04e4]	[        0x00200700]	|---> SRC_ADDR_LO_OR_DATA=0x200700
[3@0x800000022c00 + 0x04e8]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x04ec]	[        0x00200700]	|---> DST_ADDR_LO=0x200700
[3@0x800000022c00 + 0x04f0]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x04f4]	[        0x80000080]	|---> BYTE_COUNT=128, DIS_WC=0, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0
[3@0x800000022c00 + 0x04f8]	[        0xc00f6900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (16 words, type: 3, hdr: 0xc00f6900)
[3@0x800000022c00 + 0x0500]	[        0x010ba000]	|---> gfx910.mmCB_COLOR0_BASE=0x10ba000
[3@0x800000022c00 + 0x0504]	[        0x00000080]	|---> gfx910.mmCB_COLOR0_BASE_EXT=0x80
[3@0x800000022c00 + 0x0508]	[        0x01d70825]	|---> gfx910.mmCB_COLOR0_ATTRIB2=0x1d70825
[3@0x800000022c00 + 0x050c]	[        0x00000000]	|---> gfx910.mmCB_COLOR0_VIEW=0x0
[3@0x800000022c00 + 0x0510]	[        0x10028828]	|---> gfx910.mmCB_COLOR0_INFO=0x10028828
[3@0x800000022c00 + 0x0514]	[        0xdc680000]	|---> gfx910.mmCB_COLOR0_ATTRIB=0xdc680000
[3@0x800000022c00 + 0x0518]	[        0x00000218]	|---> gfx910.mmCB_COLOR0_DCC_CONTROL=0x218
[3@0x800000022c00 + 0x051c]	[        0x010ba000]	|---> gfx910.mmCB_COLOR0_CMASK=0x10ba000
[3@0x800000022c00 + 0x0520]	[        0x00000080]	|---> gfx910.mmCB_COLOR0_CMASK_BASE_EXT=0x80
[3@0x800000022c00 + 0x0524]	[        0x010ba000]	|---> gfx910.mmCB_COLOR0_FMASK=0x10ba000
[3@0x800000022c00 + 0x0528]	[        0x00000080]	|---> gfx910.mmCB_COLOR0_FMASK_BASE_EXT=0x80
[3@0x800000022c00 + 0x052c]	[        0x00000000]	|---> gfx910.mmCB_COLOR0_CLEAR_WORD0=0x0
[3@0x800000022c00 + 0x0530]	[        0x00000000]	|---> gfx910.mmCB_COLOR0_CLEAR_WORD1=0x0
[3@0x800000022c00 + 0x0534]	[        0x010c9f00]	|---> gfx910.mmCB_COLOR0_DCC_BASE=0x10c9f00
[3@0x800000022c00 + 0x0538]	[        0x00000080]	|---> gfx910.mmCB_COLOR0_DCC_BASE_EXT=0x80
[3@0x800000022c00 + 0x053c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0544]	[        0x0000077f]	|---> gfx910.mmCB_MRT0_EPITCH=0x77f
[3@0x800000022c00 + 0x0548]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0550]	[        0x0826075d]	|---> gfx910.mmPA_SC_WINDOW_SCISSOR_BR=0x826075d
[3@0x800000022c00 + 0x0554]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x0558]	[        0x0000000e]	|---> EVENT_TYPE=14, EVENT_INDEX=0
[3@0x800000022c00 + 0x055c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0564]	[        0x19fdf500]	|---> gfx910.mmPA_SC_BINNER_CNTL_0=0x19fdf500
[3@0x800000022c00 + 0x0568]	[        0xc0036900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (4 words, type: 3, hdr: 0xc0036900)
[3@0x800000022c00 + 0x0570]	[        0x00000005]	|---> gfx910.mmSX_PS_DOWNCONVERT=0x5
[3@0x800000022c00 + 0x0574]	[        0x00000006]	|---> gfx910.mmSX_BLEND_OPT_EPSILON=0x6
[3@0x800000022c00 + 0x0578]	[        0x00000000]	|---> gfx910.mmSX_BLEND_OPT_CONTROL=0x0
[3@0x800000022c00 + 0x057c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0584]	[        0x01000000]	|---> gfx910.mmPA_CL_CLIP_CNTL=0x1000000
[3@0x800000022c00 + 0x0588]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[3@0x800000022c00 + 0x0590]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_2=0x0
[3@0x800000022c00 + 0x0594]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_3=0x0
[3@0x800000022c00 + 0x0598]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[3@0x800000022c00 + 0x05a0]	[        0x0063da40]	|---> gfx910.mmSPI_SHADER_USER_DATA_PS_2=0x63da40
[3@0x800000022c00 + 0x05a4]	[        0x00b8b9c0]	|---> gfx910.mmSPI_SHADER_USER_DATA_PS_3=0xb8b9c0
[3@0x800000022c00 + 0x05a8]	[        0xc0046900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (5 words, type: 3, hdr: 0xc0046900)
[3@0x800000022c00 + 0x05b0]	[        0x40fb36bc]	|---> gfx910.mmPA_CL_GB_VERT_CLIP_ADJ=0x40fb36bc
[3@0x800000022c00 + 0x05b4]	[        0x3f800000]	|---> gfx910.mmPA_CL_GB_VERT_DISC_ADJ=0x3f800000
[3@0x800000022c00 + 0x05b8]	[        0x410ace28]	|---> gfx910.mmPA_CL_GB_HORZ_CLIP_ADJ=0x410ace28
[3@0x800000022c00 + 0x05bc]	[        0x3f800000]	|---> gfx910.mmPA_CL_GB_HORZ_DISC_ADJ=0x3f800000
[3@0x800000022c00 + 0x05c0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x05c8]	[        0x00000035]	|---> gfx910.mmPA_SU_VTX_CNTL=0x35
[3@0x800000022c00 + 0x05cc]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x05d4]	[        0x87fb0754]	|---> gfx910.mmPA_SC_VPORT_SCISSOR_0_TL=0x87fb0754
[3@0x800000022c00 + 0x05d8]	[        0x0823075a]	|---> gfx910.mmPA_SC_VPORT_SCISSOR_0_BR=0x823075a
[3@0x800000022c00 + 0x05dc]	[        0xc0066900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (7 words, type: 3, hdr: 0xc0066900)
[3@0x800000022c00 + 0x05e4]	[        0x446ba000]	|---> gfx910.mmPA_CL_VPORT_XSCALE=0x446ba000
[3@0x800000022c00 + 0x05e8]	[        0x446ba000]	|---> gfx910.mmPA_CL_VPORT_XOFFSET=0x446ba000
[3@0x800000022c00 + 0x05ec]	[        0x44826000]	|---> gfx910.mmPA_CL_VPORT_YSCALE=0x44826000
[3@0x800000022c00 + 0x05f0]	[        0x44826000]	|---> gfx910.mmPA_CL_VPORT_YOFFSET=0x44826000
[3@0x800000022c00 + 0x05f4]	[        0x3f000000]	|---> gfx910.mmPA_CL_VPORT_ZSCALE=0x3f000000
[3@0x800000022c00 + 0x05f8]	[        0x3f000000]	|---> gfx910.mmPA_CL_VPORT_ZOFFSET=0x3f000000
[3@0x800000022c00 + 0x05fc]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x0604]	[        0x00000000]	|---> gfx910.mmPA_SC_VPORT_ZMIN_0=0x0
[3@0x800000022c00 + 0x0608]	[        0x3f800000]	|---> gfx910.mmPA_SC_VPORT_ZMAX_0=0x3f800000
[3@0x800000022c00 + 0x060c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0614]	[        0x0000aa00]	|---> gfx910.mmDB_ALPHA_TO_MASK=0xaa00
[3@0x800000022c00 + 0x0618]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0620]	[        0x40000501]	|---> gfx910.mmCB_BLEND0_CONTROL=0x40000501
[3@0x800000022c00 + 0x0624]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x062c]	[        0x01510151]	|---> gfx910.mmSX_MRT0_BLEND_OPT=0x1510151
[3@0x800000022c00 + 0x0630]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0638]	[        0x00cc0010]	|---> gfx910.mmCB_COLOR_CONTROL=0xcc0010
[3@0x800000022c00 + 0x063c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0644]	[        0x0000486b]	|---> gfx910.mmSPI_INTERP_CONTROL_0=0x486b
[3@0x800000022c00 + 0x0648]	[        0xc0036900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (4 words, type: 3, hdr: 0xc0036900)
[3@0x800000022c00 + 0x0650]	[        0x00080008]	|---> gfx910.mmPA_SU_POINT_SIZE=0x80008
[3@0x800000022c00 + 0x0654]	[        0x00080008]	|---> gfx910.mmPA_SU_POINT_MINMAX=0x80008
[3@0x800000022c00 + 0x0658]	[        0x00000008]	|---> gfx910.mmPA_SU_LINE_CNTL=0x8
[3@0x800000022c00 + 0x065c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0664]	[        0x00000022]	|---> gfx910.mmPA_SC_MODE_CNTL_0=0x22
[3@0x800000022c00 + 0x0668]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0670]	[        0x00080244]	|---> gfx910.mmPA_SU_SC_MODE_CNTL=0x80244
[3@0x800000022c00 + 0x0674]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x067c]	[        0xaa99aaaa]	|---> gfx910.mmPA_SC_EDGERULE=0xaa99aaaa
[3@0x800000022c00 + 0x0680]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0688]	[        0x00000000]	|---> gfx910.mmDB_DEPTH_CONTROL=0x0
[3@0x800000022c00 + 0x068c]	[        0xc0067600]	Opcode 0x76 [PKT3_SET_SH_REG] (7 words, type: 3, hdr: 0xc0067600)
[3@0x800000022c00 + 0x0694]	[        0x003ffffe]	|---> gfx910.mmSPI_SHADER_PGM_RSRC3_VS=0x3ffffe
[3@0x800000022c00 + 0x0698]	[        0x00000014]	|---> gfx910.mmSPI_SHADER_LATE_ALLOC_VS=0x14
[3@0x800000022c00 + 0x069c]	[        0x0000200d]	|---> gfx910.mmSPI_SHADER_PGM_LO_VS=0x200d
[3@0x800000022c00 + 0x06a0]	[        0x00000080]	|---> gfx910.mmSPI_SHADER_PGM_HI_VS=0x80
[3@0x800000022c00 + 0x06a4]	[        0x002c0081]	|---> gfx910.mmSPI_SHADER_PGM_RSRC1_VS=0x2c0081
[3@0x800000022c00 + 0x06a8]	[        0x00000028]	|---> gfx910.mmSPI_SHADER_PGM_RSRC2_VS=0x28
[3@0x800000022c00 + 0x06ac]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x06b4]	[        0x0000043f]	|---> gfx910.mmPA_CL_VTE_CNTL=0x43f
[3@0x800000022c00 + 0x06b8]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x06bc]	[        0x0000000e]	|---> EVENT_TYPE=14, EVENT_INDEX=0
[3@0x800000022c00 + 0x06c0]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[3@0x800000022c00 + 0x06c8]	[        0x0000200e]	|---> gfx910.mmSPI_SHADER_PGM_LO_PS=0x200e
[3@0x800000022c00 + 0x06cc]	[        0x00000080]	|---> gfx910.mmSPI_SHADER_PGM_HI_PS=0x80
[3@0x800000022c00 + 0x06d0]	[        0x002c0040]	|---> gfx910.mmSPI_SHADER_PGM_RSRC1_PS=0x2c0040
[3@0x800000022c00 + 0x06d4]	[        0x0000000a]	|---> gfx910.mmSPI_SHADER_PGM_RSRC2_PS=0xa
[3@0x800000022c00 + 0x06d8]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x06e0]	[        0x00000002]	|---> gfx910.mmSPI_PS_INPUT_ENA=0x2
[3@0x800000022c00 + 0x06e4]	[        0x00000002]	|---> gfx910.mmSPI_PS_INPUT_ADDR=0x2
[3@0x800000022c00 + 0x06e8]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[3@0x800000022c00 + 0x06f0]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_4=0x0
[3@0x800000022c00 + 0x06f4]	[        0xc0017a00]	Opcode 0x7a [PKT3_SET_UCONFIG_REG_INDEX] (2 words, type: 3, hdr: 0xc0017a00)
[3@0x800000022c00 + 0x06f8]	[        0x40000258]	|---> INDEX=[multi_vgt_param]/4
[3@0x800000022c00 + 0x06fc]	[        0x0070007f]	|---> gfx910.mmIA_MULTI_VGT_PARAM=0x70007f
[3@0x800000022c00 + 0x0700]	[        0xc0017a00]	Opcode 0x7a [PKT3_SET_UCONFIG_REG_INDEX] (2 words, type: 3, hdr: 0xc0017a00)
[3@0x800000022c00 + 0x0704]	[        0x10000242]	|---> INDEX=[prim_type]/1
[3@0x800000022c00 + 0x0708]	[        0x00000005]	|---> gfx910.mmVGT_PRIMITIVE_TYPE=0x5
[3@0x800000022c00 + 0x070c]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x0710]	[        0x0000002e]	|---> EVENT_TYPE=46, EVENT_INDEX=0
[3@0x800000022c00 + 0x0714]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x0718]	[        0x0000002c]	|---> EVENT_TYPE=44, EVENT_INDEX=0
[3@0x800000022c00 + 0x071c]	[        0xc0024600]	Opcode 0x46 [PKT3_EVENT_WRITE] (3 words, type: 3, hdr: 0xc0024600)
[3@0x800000022c00 + 0x0720]	[        0x00000115]	|---> EVENT_TYPE=21, EVENT_INDEX=1
[3@0x800000022c00 + 0x0724]	[        0x00000100]	|---> ADDRESS_LO=0x100
[3@0x800000022c00 + 0x0728]	[        0xffff8001]	|---> ADDRESS_HI=0xffff8001
[3@0x800000022c00 + 0x072c]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[3@0x800000022c00 + 0x0730]	[        0x0022052d]	|---> EVENT_TYPE=[FLUSH_AND_INV_CB_DATA_TS]/45, EVENT_INDEX=5, TCL1_VOL_ACTION_ENA=0, TC_VOL_ACTION_ENA=0, TC_WB_ACTION_ENA=0, TCL1_ACTION_ENA=0, TC_ACTION_ENA=1, TC_NC_ACTION_ENA=0, TC_WC_ACTION_ENA=0, TC_MD_ACTION_ENA=1, CACHE_POLICY=0, EXECUTE=0
[3@0x800000022c00 + 0x0734]	[        0x23000000]	|---> DST_SEL=0, INT_SEL=3, DATA_SEL=1
[3@0x800000022c00 + 0x0738]	[        0x000020c0]	|---> ADDR_LO=0x20c0
[3@0x800000022c00 + 0x073c]	[        0xffff8001]	|---> ADDR_HI=0xffff8001
[3@0x800000022c00 + 0x0740]	[        0x03382eff]	|---> DATA_LO=0x3382eff
[3@0x800000022c00 + 0x0744]	[        0x00000000]	|---> DATA_HI=0x0
[3@0x800000022c00 + 0x0748]	[        0x00000000]	|---> INT_CTXID=0x0
[3@0x800000022c00 + 0x074c]	[        0xc0053c00]	Opcode 0x3c [PKT3_WAIT_REG_MEM] (6 words, type: 3, hdr: 0xc0053c00)
[3@0x800000022c00 + 0x0750]	[        0x00000013]	|---> ENGINE=[ME]/0, MEMSPACE=[MEM]/1, OPERATION=0, FUNCTION=[==]/3
[3@0x800000022c00 + 0x0754]	[        0x000020c0]	|---> POLL_ADDRESS_LO=0x20c0, SWAP=0x0
[3@0x800000022c00 + 0x0758]	[        0xffff8001]	|---> POLL_ADDRESS_HI=0xffff8001
[3@0x800000022c00 + 0x075c]	[        0x03382eff]	|---> REFERENCE=0x3382eff
[3@0x800000022c00 + 0x0760]	[        0xffffffff]	|---> MASK=0xffffffff
[3@0x800000022c00 + 0x0764]	[        0x00000004]	|---> POLL INTERVAL=0x4
[3@0x800000022c00 + 0x0768]	[        0xc0055800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (6 words, type: 3, hdr: 0xc0055800)
[3@0x800000022c00 + 0x076c]	[        0x80400000]	|---> ENGINE=[ME]/1, COHER_CNTL=4194304
[3@0x800000022c00 + 0x0770]	[        0xffffffff]	|---> CP_COHER_SIZE=0xffffffff
[3@0x800000022c00 + 0x0774]	[        0x00ffffff]	|---> CP_COHER_SIZE_HI=0xff
[3@0x800000022c00 + 0x0778]	[        0x00000000]	|---> CP_COHER_BASE=0x0
[3@0x800000022c00 + 0x077c]	[        0x00000000]	|---> CP_COHER_BASE_HI=0x0
[3@0x800000022c00 + 0x0780]	[        0x0000000a]	|---> POLL_INTERVAL=10
[3@0x800000022c00 + 0x0784]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x0788]	[        0x00000019]	|---> EVENT_TYPE=25, EVENT_INDEX=0
[3@0x800000022c00 + 0x078c]	[        0xc0087600]	Opcode 0x76 [PKT3_SET_SH_REG] (9 words, type: 3, hdr: 0xc0087600)
[3@0x800000022c00 + 0x0794]	[        0x028f8ec8]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_12=0x28f8ec8
[3@0x800000022c00 + 0x0798]	[        0x00108001]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_13=0x108001
[3@0x800000022c00 + 0x079c]	[        0x00000714]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_14=0x714
[3@0x800000022c00 + 0x07a0]	[        0x0005f22c]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_15=0x5f22c
[3@0x800000022c00 + 0x07a4]	[        0x028f8ed0]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_16=0x28f8ed0
[3@0x800000022c00 + 0x07a8]	[        0x00108001]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_17=0x108001
[3@0x800000022c00 + 0x07ac]	[        0x00000713]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_18=0x713
[3@0x800000022c00 + 0x07b0]	[        0x0005f22c]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_19=0x5f22c
[3@0x800000022c00 + 0x07b4]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[3@0x800000022c00 + 0x07bc]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_5=0x0
[3@0x800000022c00 + 0x07c0]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[3@0x800000022c00 + 0x07c4]	[        0x00000004]	|---> INDEX_COUNT=4
[3@0x800000022c00 + 0x07c8]	[        0x00000002]	|---> DRAW_INITIATOR=2
[3@0x800000022c00 + 0x07cc]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[3@0x800000022c00 + 0x07d0]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[3@0x800000022c00 + 0x07d4]	[        0x00200d00]	|---> SRC_ADDR_LO_OR_DATA=0x200d00
[3@0x800000022c00 + 0x07d8]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x07dc]	[        0x00200d00]	|---> DST_ADDR_LO=0x200d00
[3@0x800000022c00 + 0x07e0]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x07e4]	[        0x80000060]	|---> BYTE_COUNT=96, DIS_WC=0, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0
[3@0x800000022c00 + 0x07e8]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[3@0x800000022c00 + 0x07ec]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[3@0x800000022c00 + 0x07f0]	[        0x00200e00]	|---> SRC_ADDR_LO_OR_DATA=0x200e00
[3@0x800000022c00 + 0x07f4]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x07f8]	[        0x00200e00]	|---> DST_ADDR_LO=0x200e00
[3@0x800000022c00 + 0x07fc]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x0800]	[        0x800000c0]	|---> BYTE_COUNT=192, DIS_WC=0, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0
[3@0x800000022c00 + 0x0804]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[3@0x800000022c00 + 0x0808]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[3@0x800000022c00 + 0x080c]	[        0x00200500]	|---> SRC_ADDR_LO_OR_DATA=0x200500
[3@0x800000022c00 + 0x0810]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x0814]	[        0x00200500]	|---> DST_ADDR_LO=0x200500
[3@0x800000022c00 + 0x0818]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x081c]	[        0x800000c0]	|---> BYTE_COUNT=192, DIS_WC=0, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0
[3@0x800000022c00 + 0x0820]	[        0xc0087600]	Opcode 0x76 [PKT3_SET_SH_REG] (9 words, type: 3, hdr: 0xc0087600)
[3@0x800000022c00 + 0x0828]	[        0x028f8f08]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_12=0x28f8f08
[3@0x800000022c00 + 0x082c]	[        0x00088001]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_13=0x88001
[3@0x800000022c00 + 0x0830]	[        0x00000e1f]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_14=0xe1f
[3@0x800000022c00 + 0x0834]	[        0x0002b22c]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_15=0x2b22c
[3@0x800000022c00 + 0x0838]	[        0x028f8f0c]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_16=0x28f8f0c
[3@0x800000022c00 + 0x083c]	[        0x00088001]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_17=0x88001
[3@0x800000022c00 + 0x0840]	[        0x00000e1f]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_18=0xe1f
[3@0x800000022c00 + 0x0844]	[        0x0002a22c]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_19=0x2a22c
[3@0x800000022c00 + 0x0848]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[3@0x800000022c00 + 0x0850]	[        0x0063da80]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_2=0x63da80
[3@0x800000022c00 + 0x0854]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[3@0x800000022c00 + 0x085c]	[        0x0063dac0]	|---> gfx910.mmSPI_SHADER_USER_DATA_PS_2=0x63dac0
[3@0x800000022c00 + 0x0860]	[        0x00b8ba00]	|---> gfx910.mmSPI_SHADER_USER_DATA_PS_3=0xb8ba00
[3@0x800000022c00 + 0x0864]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x086c]	[        0x80280000]	|---> gfx910.mmPA_SC_VPORT_SCISSOR_0_TL=0x80280000
[3@0x800000022c00 + 0x0870]	[        0x0029075d]	|---> gfx910.mmPA_SC_VPORT_SCISSOR_0_BR=0x29075d
[3@0x800000022c00 + 0x0874]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x087c]	[        0x0000aa00]	|---> gfx910.mmDB_ALPHA_TO_MASK=0xaa00
[3@0x800000022c00 + 0x0880]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0888]	[        0x00000000]	|---> gfx910.mmCB_BLEND0_CONTROL=0x0
[3@0x800000022c00 + 0x088c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0894]	[        0x06000600]	|---> gfx910.mmSX_MRT0_BLEND_OPT=0x6000600
[3@0x800000022c00 + 0x0898]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x08a0]	[        0x00cc0010]	|---> gfx910.mmCB_COLOR_CONTROL=0xcc0010
[3@0x800000022c00 + 0x08a4]	[        0xc0067600]	Opcode 0x76 [PKT3_SET_SH_REG] (7 words, type: 3, hdr: 0xc0067600)
[3@0x800000022c00 + 0x08ac]	[        0x003ffffe]	|---> gfx910.mmSPI_SHADER_PGM_RSRC3_VS=0x3ffffe
[3@0x800000022c00 + 0x08b0]	[        0x00000014]	|---> gfx910.mmSPI_SHADER_LATE_ALLOC_VS=0x14
[3@0x800000022c00 + 0x08b4]	[        0x00002005]	|---> gfx910.mmSPI_SHADER_PGM_LO_VS=0x2005
[3@0x800000022c00 + 0x08b8]	[        0x00000080]	|---> gfx910.mmSPI_SHADER_PGM_HI_VS=0x80
[3@0x800000022c00 + 0x08bc]	[        0x012c0082]	|---> gfx910.mmSPI_SHADER_PGM_RSRC1_VS=0x12c0082
[3@0x800000022c00 + 0x08c0]	[        0x00000028]	|---> gfx910.mmSPI_SHADER_PGM_RSRC2_VS=0x28
[3@0x800000022c00 + 0x08c4]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x08c8]	[        0x0000000e]	|---> EVENT_TYPE=14, EVENT_INDEX=0
[3@0x800000022c00 + 0x08cc]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[3@0x800000022c00 + 0x08d4]	[        0x00002006]	|---> gfx910.mmSPI_SHADER_PGM_LO_PS=0x2006
[3@0x800000022c00 + 0x08d8]	[        0x00000080]	|---> gfx910.mmSPI_SHADER_PGM_HI_PS=0x80
[3@0x800000022c00 + 0x08dc]	[        0x002c0003]	|---> gfx910.mmSPI_SHADER_PGM_RSRC1_PS=0x2c0003
[3@0x800000022c00 + 0x08e0]	[        0x0000000a]	|---> gfx910.mmSPI_SHADER_PGM_RSRC2_PS=0xa
[3@0x800000022c00 + 0x08e4]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x08ec]	[        0x00000020]	|---> gfx910.mmSPI_PS_INPUT_ENA=0x20
[3@0x800000022c00 + 0x08f0]	[        0x0000f077]	|---> gfx910.mmSPI_PS_INPUT_ADDR=0xf077
[3@0x800000022c00 + 0x08f4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x08fc]	[        0x00000000]	|---> gfx910.mmSPI_PS_IN_CONTROL=0x0
[3@0x800000022c00 + 0x0900]	[        0xc0017a00]	Opcode 0x7a [PKT3_SET_UCONFIG_REG_INDEX] (2 words, type: 3, hdr: 0xc0017a00)
[3@0x800000022c00 + 0x0904]	[        0x40000258]	|---> INDEX=[multi_vgt_param]/4
[3@0x800000022c00 + 0x0908]	[        0x0070007f]	|---> gfx910.mmIA_MULTI_VGT_PARAM=0x70007f
[3@0x800000022c00 + 0x090c]	[        0xc0017a00]	Opcode 0x7a [PKT3_SET_UCONFIG_REG_INDEX] (2 words, type: 3, hdr: 0xc0017a00)
[3@0x800000022c00 + 0x0910]	[        0x10000242]	|---> INDEX=[prim_type]/1
[3@0x800000022c00 + 0x0914]	[        0x00000006]	|---> gfx910.mmVGT_PRIMITIVE_TYPE=0x6
[3@0x800000022c00 + 0x0918]	[        0xc0037600]	Opcode 0x76 [PKT3_SET_SH_REG] (4 words, type: 3, hdr: 0xc0037600)
[3@0x800000022c00 + 0x0920]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_5=0x0
[3@0x800000022c00 + 0x0924]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_6=0x0
[3@0x800000022c00 + 0x0928]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_7=0x0
[3@0x800000022c00 + 0x092c]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[3@0x800000022c00 + 0x0930]	[        0x00000004]	|---> INDEX_COUNT=4
[3@0x800000022c00 + 0x0934]	[        0x00000002]	|---> DRAW_INITIATOR=2
[3@0x800000022c00 + 0x0938]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[3@0x800000022c00 + 0x093c]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[3@0x800000022c00 + 0x0940]	[        0x00200600]	|---> SRC_ADDR_LO_OR_DATA=0x200600
[3@0x800000022c00 + 0x0944]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x0948]	[        0x00200600]	|---> DST_ADDR_LO=0x200600
[3@0x800000022c00 + 0x094c]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x0950]	[        0x80000080]	|---> BYTE_COUNT=128, DIS_WC=0, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0
[3@0x800000022c00 + 0x0954]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[3@0x800000022c00 + 0x0958]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[3@0x800000022c00 + 0x095c]	[        0x00200f00]	|---> SRC_ADDR_LO_OR_DATA=0x200f00
[3@0x800000022c00 + 0x0960]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x0964]	[        0x00200f00]	|---> DST_ADDR_LO=0x200f00
[3@0x800000022c00 + 0x0968]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x096c]	[        0x800000e0]	|---> BYTE_COUNT=224, DIS_WC=0, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0
[3@0x800000022c00 + 0x0970]	[        0xc0087600]	Opcode 0x76 [PKT3_SET_SH_REG] (9 words, type: 3, hdr: 0xc0087600)
[3@0x800000022c00 + 0x0978]	[        0x028f8f10]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_12=0x28f8f10
[3@0x800000022c00 + 0x097c]	[        0x000c8001]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_13=0xc8001
[3@0x800000022c00 + 0x0980]	[        0x00000969]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_14=0x969
[3@0x800000022c00 + 0x0984]	[        0x00063fac]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_15=0x63fac
[3@0x800000022c00 + 0x0988]	[        0x028f8f18]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_16=0x28f8f18
[3@0x800000022c00 + 0x098c]	[        0x000c8001]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_17=0xc8001
[3@0x800000022c00 + 0x0990]	[        0x00000969]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_18=0x969
[3@0x800000022c00 + 0x0994]	[        0x0002b22c]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_19=0x2b22c
[3@0x800000022c00 + 0x0998]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[3@0x800000022c00 + 0x09a0]	[        0x0063db00]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_2=0x63db00
[3@0x800000022c00 + 0x09a4]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[3@0x800000022c00 + 0x09ac]	[        0x0063db40]	|---> gfx910.mmSPI_SHADER_USER_DATA_PS_2=0x63db40
[3@0x800000022c00 + 0x09b0]	[        0x00b8ba40]	|---> gfx910.mmSPI_SHADER_USER_DATA_PS_3=0xb8ba40
[3@0x800000022c00 + 0x09b4]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x09bc]	[        0x80000000]	|---> gfx910.mmPA_SC_VPORT_SCISSOR_0_TL=0x80000000
[3@0x800000022c00 + 0x09c0]	[        0x0826075d]	|---> gfx910.mmPA_SC_VPORT_SCISSOR_0_BR=0x826075d
[3@0x800000022c00 + 0x09c4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x09cc]	[        0x0000aa00]	|---> gfx910.mmDB_ALPHA_TO_MASK=0xaa00
[3@0x800000022c00 + 0x09d0]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x09d8]	[        0x40001001]	|---> gfx910.mmCB_BLEND0_CONTROL=0x40001001
[3@0x800000022c00 + 0x09dc]	[        0x40000000]	|---> gfx910.mmCB_BLEND1_CONTROL=0x40000000
[3@0x800000022c00 + 0x09e0]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x09e8]	[        0x00000000]	|---> gfx910.mmSX_MRT0_BLEND_OPT=0x0
[3@0x800000022c00 + 0x09ec]	[        0x00000000]	|---> gfx910.mmSX_MRT1_BLEND_OPT=0x0
[3@0x800000022c00 + 0x09f0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x09f8]	[        0x00cc0011]	|---> gfx910.mmCB_COLOR_CONTROL=0xcc0011
[3@0x800000022c00 + 0x09fc]	[        0xc0067600]	Opcode 0x76 [PKT3_SET_SH_REG] (7 words, type: 3, hdr: 0xc0067600)
[3@0x800000022c00 + 0x0a04]	[        0x003ffffe]	|---> gfx910.mmSPI_SHADER_PGM_RSRC3_VS=0x3ffffe
[3@0x800000022c00 + 0x0a08]	[        0x00000014]	|---> gfx910.mmSPI_SHADER_LATE_ALLOC_VS=0x14
[3@0x800000022c00 + 0x0a0c]	[        0x0000200f]	|---> gfx910.mmSPI_SHADER_PGM_LO_VS=0x200f
[3@0x800000022c00 + 0x0a10]	[        0x00000080]	|---> gfx910.mmSPI_SHADER_PGM_HI_VS=0x80
[3@0x800000022c00 + 0x0a14]	[        0x012c0082]	|---> gfx910.mmSPI_SHADER_PGM_RSRC1_VS=0x12c0082
[3@0x800000022c00 + 0x0a18]	[        0x00000028]	|---> gfx910.mmSPI_SHADER_PGM_RSRC2_VS=0x28
[3@0x800000022c00 + 0x0a1c]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x0a20]	[        0x0000000e]	|---> EVENT_TYPE=14, EVENT_INDEX=0
[3@0x800000022c00 + 0x0a24]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[3@0x800000022c00 + 0x0a2c]	[        0x00002010]	|---> gfx910.mmSPI_SHADER_PGM_LO_PS=0x2010
[3@0x800000022c00 + 0x0a30]	[        0x00000080]	|---> gfx910.mmSPI_SHADER_PGM_HI_PS=0x80
[3@0x800000022c00 + 0x0a34]	[        0x002c0083]	|---> gfx910.mmSPI_SHADER_PGM_RSRC1_PS=0x2c0083
[3@0x800000022c00 + 0x0a38]	[        0x0000000a]	|---> gfx910.mmSPI_SHADER_PGM_RSRC2_PS=0xa
[3@0x800000022c00 + 0x0a3c]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x0a44]	[        0x00000002]	|---> gfx910.mmSPI_PS_INPUT_ENA=0x2
[3@0x800000022c00 + 0x0a48]	[        0x0000f077]	|---> gfx910.mmSPI_PS_INPUT_ADDR=0xf077
[3@0x800000022c00 + 0x0a4c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0a54]	[        0x00000001]	|---> gfx910.mmSPI_PS_IN_CONTROL=0x1
[3@0x800000022c00 + 0x0a58]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x0a60]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_Z_FORMAT=0x0
[3@0x800000022c00 + 0x0a64]	[        0x00000044]	|---> gfx910.mmSPI_SHADER_COL_FORMAT=0x44
[3@0x800000022c00 + 0x0a68]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0a70]	[        0x000000ff]	|---> gfx910.mmCB_SHADER_MASK=0xff
[3@0x800000022c00 + 0x0a74]	[        0xc0002f00]	Opcode 0x2f [PKT3_NUM_INSTANCES] (1 words, type: 3, hdr: 0xc0002f00)
[3@0x800000022c00 + 0x0a78]	[        0x0000000e]	|---> NUM_INSTANCES=0xe
[3@0x800000022c00 + 0x0a7c]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[3@0x800000022c00 + 0x0a80]	[        0x00000004]	|---> INDEX_COUNT=4
[3@0x800000022c00 + 0x0a84]	[        0x00000002]	|---> DRAW_INITIATOR=2
[3@0x800000022c00 + 0x0a88]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[3@0x800000022c00 + 0x0a8c]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[3@0x800000022c00 + 0x0a90]	[        0x00201000]	|---> SRC_ADDR_LO_OR_DATA=0x201000
[3@0x800000022c00 + 0x0a94]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x0a98]	[        0x00201000]	|---> DST_ADDR_LO=0x201000
[3@0x800000022c00 + 0x0a9c]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x0aa0]	[        0x800000e0]	|---> BYTE_COUNT=224, DIS_WC=0, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0
[3@0x800000022c00 + 0x0aa4]	[        0xc00f6900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (16 words, type: 3, hdr: 0xc00f6900)
[3@0x800000022c00 + 0x0aac]	[        0x01000300]	|---> gfx910.mmCB_COLOR0_BASE=0x1000300
[3@0x800000022c00 + 0x0ab0]	[        0x00000080]	|---> gfx910.mmCB_COLOR0_BASE_EXT=0x80
[3@0x800000022c00 + 0x0ab4]	[        0x0003c00f]	|---> gfx910.mmCB_COLOR0_ATTRIB2=0x3c00f
[3@0x800000022c00 + 0x0ab8]	[        0x00000000]	|---> gfx910.mmCB_COLOR0_VIEW=0x0
[3@0x800000022c00 + 0x0abc]	[        0x10028828]	|---> gfx910.mmCB_COLOR0_INFO=0x10028828
[3@0x800000022c00 + 0x0ac0]	[        0xda580000]	|---> gfx910.mmCB_COLOR0_ATTRIB=0xda580000
[3@0x800000022c00 + 0x0ac4]	[        0x00000218]	|---> gfx910.mmCB_COLOR0_DCC_CONTROL=0x218
[3@0x800000022c00 + 0x0ac8]	[        0x01000300]	|---> gfx910.mmCB_COLOR0_CMASK=0x1000300
[3@0x800000022c00 + 0x0acc]	[        0x00000080]	|---> gfx910.mmCB_COLOR0_CMASK_BASE_EXT=0x80
[3@0x800000022c00 + 0x0ad0]	[        0x01000300]	|---> gfx910.mmCB_COLOR0_FMASK=0x1000300
[3@0x800000022c00 + 0x0ad4]	[        0x00000080]	|---> gfx910.mmCB_COLOR0_FMASK_BASE_EXT=0x80
[3@0x800000022c00 + 0x0ad8]	[        0x00000000]	|---> gfx910.mmCB_COLOR0_CLEAR_WORD0=0x0
[3@0x800000022c00 + 0x0adc]	[        0x00000000]	|---> gfx910.mmCB_COLOR0_CLEAR_WORD1=0x0
[3@0x800000022c00 + 0x0ae0]	[        0x01000310]	|---> gfx910.mmCB_COLOR0_DCC_BASE=0x1000310
[3@0x800000022c00 + 0x0ae4]	[        0x00000080]	|---> gfx910.mmCB_COLOR0_DCC_BASE_EXT=0x80
[3@0x800000022c00 + 0x0ae8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0af0]	[        0x0000001f]	|---> gfx910.mmCB_MRT0_EPITCH=0x1f
[3@0x800000022c00 + 0x0af4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0afc]	[        0x00100010]	|---> gfx910.mmPA_SC_WINDOW_SCISSOR_BR=0x100010
[3@0x800000022c00 + 0x0b00]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x0b04]	[        0x0000000e]	|---> EVENT_TYPE=14, EVENT_INDEX=0
[3@0x800000022c00 + 0x0b08]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0b10]	[        0x10040003]	|---> gfx910.mmPA_SC_BINNER_CNTL_0=0x10040003
[3@0x800000022c00 + 0x0b14]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0b1c]	[        0x01010000]	|---> gfx910.mmPA_CL_CLIP_CNTL=0x1010000
[3@0x800000022c00 + 0x0b20]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[3@0x800000022c00 + 0x0b28]	[        0x00b8ba80]	|---> gfx910.mmSPI_SHADER_USER_DATA_PS_3=0xb8ba80
[3@0x800000022c00 + 0x0b2c]	[        0xc0046900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (5 words, type: 3, hdr: 0xc0046900)
[3@0x800000022c00 + 0x0b34]	[        0x41fb4e4c]	|---> gfx910.mmPA_CL_GB_VERT_CLIP_ADJ=0x41fb4e4c
[3@0x800000022c00 + 0x0b38]	[        0x3f800000]	|---> gfx910.mmPA_CL_GB_VERT_DISC_ADJ=0x3f800000
[3@0x800000022c00 + 0x0b3c]	[        0x420b00ae]	|---> gfx910.mmPA_CL_GB_HORZ_CLIP_ADJ=0x420b00ae
[3@0x800000022c00 + 0x0b40]	[        0x3f800000]	|---> gfx910.mmPA_CL_GB_HORZ_DISC_ADJ=0x3f800000
[3@0x800000022c00 + 0x0b44]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0b4c]	[        0x0000002d]	|---> gfx910.mmPA_SU_VTX_CNTL=0x2d
[3@0x800000022c00 + 0x0b50]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x0b58]	[        0x80000000]	|---> gfx910.mmPA_SC_VPORT_SCISSOR_0_TL=0x80000000
[3@0x800000022c00 + 0x0b5c]	[        0x40004000]	|---> gfx910.mmPA_SC_VPORT_SCISSOR_0_BR=0x40004000
[3@0x800000022c00 + 0x0b60]	[        0xc0066900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (7 words, type: 3, hdr: 0xc0066900)
[3@0x800000022c00 + 0x0b68]	[        0x446ba000]	|---> gfx910.mmPA_CL_VPORT_XSCALE=0x446ba000
[3@0x800000022c00 + 0x0b6c]	[        0x446ba000]	|---> gfx910.mmPA_CL_VPORT_XOFFSET=0x446ba000
[3@0x800000022c00 + 0x0b70]	[        0x44826000]	|---> gfx910.mmPA_CL_VPORT_YSCALE=0x44826000
[3@0x800000022c00 + 0x0b74]	[        0x44826000]	|---> gfx910.mmPA_CL_VPORT_YOFFSET=0x44826000
[3@0x800000022c00 + 0x0b78]	[        0x3f000000]	|---> gfx910.mmPA_CL_VPORT_ZSCALE=0x3f000000
[3@0x800000022c00 + 0x0b7c]	[        0x3f000000]	|---> gfx910.mmPA_CL_VPORT_ZOFFSET=0x3f000000
[3@0x800000022c00 + 0x0b80]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x0b88]	[        0x00000000]	|---> gfx910.mmPA_SC_VPORT_ZMIN_0=0x0
[3@0x800000022c00 + 0x0b8c]	[        0x3f800000]	|---> gfx910.mmPA_SC_VPORT_ZMAX_0=0x3f800000
[3@0x800000022c00 + 0x0b90]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0b98]	[        0x0000aa00]	|---> gfx910.mmDB_ALPHA_TO_MASK=0xaa00
[3@0x800000022c00 + 0x0b9c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0ba4]	[        0x00000000]	|---> gfx910.mmCB_BLEND0_CONTROL=0x0
[3@0x800000022c00 + 0x0ba8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0bb0]	[        0x06000600]	|---> gfx910.mmSX_MRT0_BLEND_OPT=0x6000600
[3@0x800000022c00 + 0x0bb4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0bbc]	[        0x00cc0010]	|---> gfx910.mmCB_COLOR_CONTROL=0xcc0010
[3@0x800000022c00 + 0x0bc0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0bc8]	[        0x00000869]	|---> gfx910.mmSPI_INTERP_CONTROL_0=0x869
[3@0x800000022c00 + 0x0bcc]	[        0xc0036900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (4 words, type: 3, hdr: 0xc0036900)
[3@0x800000022c00 + 0x0bd4]	[        0x00000000]	|---> gfx910.mmPA_SU_POINT_SIZE=0x0
[3@0x800000022c00 + 0x0bd8]	[        0x00000000]	|---> gfx910.mmPA_SU_POINT_MINMAX=0x0
[3@0x800000022c00 + 0x0bdc]	[        0x00000000]	|---> gfx910.mmPA_SU_LINE_CNTL=0x0
[3@0x800000022c00 + 0x0be0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0be8]	[        0x00000022]	|---> gfx910.mmPA_SC_MODE_CNTL_0=0x22
[3@0x800000022c00 + 0x0bec]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0bf4]	[        0x00080244]	|---> gfx910.mmPA_SU_SC_MODE_CNTL=0x80244
[3@0x800000022c00 + 0x0bf8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0c00]	[        0xaaa6995a]	|---> gfx910.mmPA_SC_EDGERULE=0xaaa6995a
[3@0x800000022c00 + 0x0c04]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0c0c]	[        0x00000000]	|---> gfx910.mmDB_DEPTH_CONTROL=0x0
[3@0x800000022c00 + 0x0c10]	[        0xc0067600]	Opcode 0x76 [PKT3_SET_SH_REG] (7 words, type: 3, hdr: 0xc0067600)
[3@0x800000022c00 + 0x0c18]	[        0x003ffffe]	|---> gfx910.mmSPI_SHADER_PGM_RSRC3_VS=0x3ffffe
[3@0x800000022c00 + 0x0c1c]	[        0x00000014]	|---> gfx910.mmSPI_SHADER_LATE_ALLOC_VS=0x14
[3@0x800000022c00 + 0x0c20]	[        0x00002003]	|---> gfx910.mmSPI_SHADER_PGM_LO_VS=0x2003
[3@0x800000022c00 + 0x0c24]	[        0x00000080]	|---> gfx910.mmSPI_SHADER_PGM_HI_VS=0x80
[3@0x800000022c00 + 0x0c28]	[        0x002c0041]	|---> gfx910.mmSPI_SHADER_PGM_RSRC1_VS=0x2c0041
[3@0x800000022c00 + 0x0c2c]	[        0x00000016]	|---> gfx910.mmSPI_SHADER_PGM_RSRC2_VS=0x16
[3@0x800000022c00 + 0x0c30]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0c38]	[        0x00000300]	|---> gfx910.mmPA_CL_VTE_CNTL=0x300
[3@0x800000022c00 + 0x0c3c]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x0c40]	[        0x0000000e]	|---> EVENT_TYPE=14, EVENT_INDEX=0
[3@0x800000022c00 + 0x0c44]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[3@0x800000022c00 + 0x0c4c]	[        0x00002007]	|---> gfx910.mmSPI_SHADER_PGM_LO_PS=0x2007
[3@0x800000022c00 + 0x0c50]	[        0x00000080]	|---> gfx910.mmSPI_SHADER_PGM_HI_PS=0x80
[3@0x800000022c00 + 0x0c54]	[        0x002c0043]	|---> gfx910.mmSPI_SHADER_PGM_RSRC1_PS=0x2c0043
[3@0x800000022c00 + 0x0c58]	[        0x0000000a]	|---> gfx910.mmSPI_SHADER_PGM_RSRC2_PS=0xa
[3@0x800000022c00 + 0x0c5c]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x0c64]	[        0x00000020]	|---> gfx910.mmSPI_PS_INPUT_ENA=0x20
[3@0x800000022c00 + 0x0c68]	[        0x0000f077]	|---> gfx910.mmSPI_PS_INPUT_ADDR=0xf077
[3@0x800000022c00 + 0x0c6c]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x0c74]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_Z_FORMAT=0x0
[3@0x800000022c00 + 0x0c78]	[        0x00000004]	|---> gfx910.mmSPI_SHADER_COL_FORMAT=0x4
[3@0x800000022c00 + 0x0c7c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0c84]	[        0x0000000f]	|---> gfx910.mmCB_SHADER_MASK=0xf
[3@0x800000022c00 + 0x0c88]	[        0xc0017a00]	Opcode 0x7a [PKT3_SET_UCONFIG_REG_INDEX] (2 words, type: 3, hdr: 0xc0017a00)
[3@0x800000022c00 + 0x0c8c]	[        0x40000258]	|---> INDEX=[multi_vgt_param]/4
[3@0x800000022c00 + 0x0c90]	[        0x0070007f]	|---> gfx910.mmIA_MULTI_VGT_PARAM=0x70007f
[3@0x800000022c00 + 0x0c94]	[        0xc0017a00]	Opcode 0x7a [PKT3_SET_UCONFIG_REG_INDEX] (2 words, type: 3, hdr: 0xc0017a00)
[3@0x800000022c00 + 0x0c98]	[        0x10000242]	|---> INDEX=[prim_type]/1
[3@0x800000022c00 + 0x0c9c]	[        0x00000011]	|---> gfx910.mmVGT_PRIMITIVE_TYPE=0x11
[3@0x800000022c00 + 0x0ca0]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x0ca4]	[        0x0000002e]	|---> EVENT_TYPE=46, EVENT_INDEX=0
[3@0x800000022c00 + 0x0ca8]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x0cac]	[        0x0000002c]	|---> EVENT_TYPE=44, EVENT_INDEX=0
[3@0x800000022c00 + 0x0cb0]	[        0xc0024600]	Opcode 0x46 [PKT3_EVENT_WRITE] (3 words, type: 3, hdr: 0xc0024600)
[3@0x800000022c00 + 0x0cb4]	[        0x00000115]	|---> EVENT_TYPE=21, EVENT_INDEX=1
[3@0x800000022c00 + 0x0cb8]	[        0x00000100]	|---> ADDRESS_LO=0x100
[3@0x800000022c00 + 0x0cbc]	[        0xffff8001]	|---> ADDRESS_HI=0xffff8001
[3@0x800000022c00 + 0x0cc0]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[3@0x800000022c00 + 0x0cc4]	[        0x0022052d]	|---> EVENT_TYPE=[FLUSH_AND_INV_CB_DATA_TS]/45, EVENT_INDEX=5, TCL1_VOL_ACTION_ENA=0, TC_VOL_ACTION_ENA=0, TC_WB_ACTION_ENA=0, TCL1_ACTION_ENA=0, TC_ACTION_ENA=1, TC_NC_ACTION_ENA=0, TC_WC_ACTION_ENA=0, TC_MD_ACTION_ENA=1, CACHE_POLICY=0, EXECUTE=0
[3@0x800000022c00 + 0x0cc8]	[        0x23000000]	|---> DST_SEL=0, INT_SEL=3, DATA_SEL=1
[3@0x800000022c00 + 0x0ccc]	[        0x000020c0]	|---> ADDR_LO=0x20c0
[3@0x800000022c00 + 0x0cd0]	[        0xffff8001]	|---> ADDR_HI=0xffff8001
[3@0x800000022c00 + 0x0cd4]	[        0x03382f00]	|---> DATA_LO=0x3382f00
[3@0x800000022c00 + 0x0cd8]	[        0x00000000]	|---> DATA_HI=0x0
[3@0x800000022c00 + 0x0cdc]	[        0x00000000]	|---> INT_CTXID=0x0
[3@0x800000022c00 + 0x0ce0]	[        0xc0053c00]	Opcode 0x3c [PKT3_WAIT_REG_MEM] (6 words, type: 3, hdr: 0xc0053c00)
[3@0x800000022c00 + 0x0ce4]	[        0x00000013]	|---> ENGINE=[ME]/0, MEMSPACE=[MEM]/1, OPERATION=0, FUNCTION=[==]/3
[3@0x800000022c00 + 0x0ce8]	[        0x000020c0]	|---> POLL_ADDRESS_LO=0x20c0, SWAP=0x0
[3@0x800000022c00 + 0x0cec]	[        0xffff8001]	|---> POLL_ADDRESS_HI=0xffff8001
[3@0x800000022c00 + 0x0cf0]	[        0x03382f00]	|---> REFERENCE=0x3382f00
[3@0x800000022c00 + 0x0cf4]	[        0xffffffff]	|---> MASK=0xffffffff
[3@0x800000022c00 + 0x0cf8]	[        0x00000004]	|---> POLL INTERVAL=0x4
[3@0x800000022c00 + 0x0cfc]	[        0xc0055800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (6 words, type: 3, hdr: 0xc0055800)
[3@0x800000022c00 + 0x0d00]	[        0x80400000]	|---> ENGINE=[ME]/1, COHER_CNTL=4194304
[3@0x800000022c00 + 0x0d04]	[        0xffffffff]	|---> CP_COHER_SIZE=0xffffffff
[3@0x800000022c00 + 0x0d08]	[        0x00ffffff]	|---> CP_COHER_SIZE_HI=0xff
[3@0x800000022c00 + 0x0d0c]	[        0x00000000]	|---> CP_COHER_BASE=0x0
[3@0x800000022c00 + 0x0d10]	[        0x00000000]	|---> CP_COHER_BASE_HI=0x0
[3@0x800000022c00 + 0x0d14]	[        0x0000000a]	|---> POLL_INTERVAL=10
[3@0x800000022c00 + 0x0d18]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x0d1c]	[        0x0000001a]	|---> EVENT_TYPE=26, EVENT_INDEX=0
[3@0x800000022c00 + 0x0d20]	[        0xc0002f00]	Opcode 0x2f [PKT3_NUM_INSTANCES] (1 words, type: 3, hdr: 0xc0002f00)
[3@0x800000022c00 + 0x0d24]	[        0x00000001]	|---> NUM_INSTANCES=0x1
[3@0x800000022c00 + 0x0d28]	[        0xc0097600]	Opcode 0x76 [PKT3_SET_SH_REG] (10 words, type: 3, hdr: 0xc0097600)
[3@0x800000022c00 + 0x0d30]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_2=0x0
[3@0x800000022c00 + 0x0d34]	[        0x00100010]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_3=0x100010
[3@0x800000022c00 + 0x0d38]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_4=0x0
[3@0x800000022c00 + 0x0d3c]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_5=0x0
[3@0x800000022c00 + 0x0d40]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_6=0x0
[3@0x800000022c00 + 0x0d44]	[        0x41800000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_7=0x41800000
[3@0x800000022c00 + 0x0d48]	[        0x41800000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_8=0x41800000
[3@0x800000022c00 + 0x0d4c]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_9=0x0
[3@0x800000022c00 + 0x0d50]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_10=0x0
[3@0x800000022c00 + 0x0d54]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[3@0x800000022c00 + 0x0d58]	[        0x00000003]	|---> INDEX_COUNT=3
[3@0x800000022c00 + 0x0d5c]	[        0x00000002]	|---> DRAW_INITIATOR=2
[3@0x800000022c00 + 0x0d60]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[3@0x800000022c00 + 0x0d64]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[3@0x800000022c00 + 0x0d68]	[        0x00200300]	|---> SRC_ADDR_LO_OR_DATA=0x200300
[3@0x800000022c00 + 0x0d6c]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x0d70]	[        0x00200300]	|---> DST_ADDR_LO=0x200300
[3@0x800000022c00 + 0x0d74]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x0d78]	[        0x800000a0]	|---> BYTE_COUNT=160, DIS_WC=0, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0
[3@0x800000022c00 + 0x0d7c]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[3@0x800000022c00 + 0x0d80]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[3@0x800000022c00 + 0x0d84]	[        0x00200700]	|---> SRC_ADDR_LO_OR_DATA=0x200700
[3@0x800000022c00 + 0x0d88]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x0d8c]	[        0x00200700]	|---> DST_ADDR_LO=0x200700
[3@0x800000022c00 + 0x0d90]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x0d94]	[        0x80000080]	|---> BYTE_COUNT=128, DIS_WC=0, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0
[3@0x800000022c00 + 0x0d98]	[        0xc00f6900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (16 words, type: 3, hdr: 0xc00f6900)
[3@0x800000022c00 + 0x0da0]	[        0x010ba000]	|---> gfx910.mmCB_COLOR0_BASE=0x10ba000
[3@0x800000022c00 + 0x0da4]	[        0x00000080]	|---> gfx910.mmCB_COLOR0_BASE_EXT=0x80
[3@0x800000022c00 + 0x0da8]	[        0x01d70825]	|---> gfx910.mmCB_COLOR0_ATTRIB2=0x1d70825
[3@0x800000022c00 + 0x0dac]	[        0x00000000]	|---> gfx910.mmCB_COLOR0_VIEW=0x0
[3@0x800000022c00 + 0x0db0]	[        0x10028828]	|---> gfx910.mmCB_COLOR0_INFO=0x10028828
[3@0x800000022c00 + 0x0db4]	[        0xdc680000]	|---> gfx910.mmCB_COLOR0_ATTRIB=0xdc680000
[3@0x800000022c00 + 0x0db8]	[        0x00000218]	|---> gfx910.mmCB_COLOR0_DCC_CONTROL=0x218
[3@0x800000022c00 + 0x0dbc]	[        0x010ba000]	|---> gfx910.mmCB_COLOR0_CMASK=0x10ba000
[3@0x800000022c00 + 0x0dc0]	[        0x00000080]	|---> gfx910.mmCB_COLOR0_CMASK_BASE_EXT=0x80
[3@0x800000022c00 + 0x0dc4]	[        0x010ba000]	|---> gfx910.mmCB_COLOR0_FMASK=0x10ba000
[3@0x800000022c00 + 0x0dc8]	[        0x00000080]	|---> gfx910.mmCB_COLOR0_FMASK_BASE_EXT=0x80
[3@0x800000022c00 + 0x0dcc]	[        0x00000000]	|---> gfx910.mmCB_COLOR0_CLEAR_WORD0=0x0
[3@0x800000022c00 + 0x0dd0]	[        0x00000000]	|---> gfx910.mmCB_COLOR0_CLEAR_WORD1=0x0
[3@0x800000022c00 + 0x0dd4]	[        0x010c9f00]	|---> gfx910.mmCB_COLOR0_DCC_BASE=0x10c9f00
[3@0x800000022c00 + 0x0dd8]	[        0x00000080]	|---> gfx910.mmCB_COLOR0_DCC_BASE_EXT=0x80
[3@0x800000022c00 + 0x0ddc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0de4]	[        0x0000077f]	|---> gfx910.mmCB_MRT0_EPITCH=0x77f
[3@0x800000022c00 + 0x0de8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0df0]	[        0x0826075d]	|---> gfx910.mmPA_SC_WINDOW_SCISSOR_BR=0x826075d
[3@0x800000022c00 + 0x0df4]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x0df8]	[        0x0000000e]	|---> EVENT_TYPE=14, EVENT_INDEX=0
[3@0x800000022c00 + 0x0dfc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0e04]	[        0x19fdf500]	|---> gfx910.mmPA_SC_BINNER_CNTL_0=0x19fdf500
[3@0x800000022c00 + 0x0e08]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0e10]	[        0x01000000]	|---> gfx910.mmPA_CL_CLIP_CNTL=0x1000000
[3@0x800000022c00 + 0x0e14]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[3@0x800000022c00 + 0x0e1c]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_2=0x0
[3@0x800000022c00 + 0x0e20]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_3=0x0
[3@0x800000022c00 + 0x0e24]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[3@0x800000022c00 + 0x0e2c]	[        0x0063db80]	|---> gfx910.mmSPI_SHADER_USER_DATA_PS_2=0x63db80
[3@0x800000022c00 + 0x0e30]	[        0x00b8bac0]	|---> gfx910.mmSPI_SHADER_USER_DATA_PS_3=0xb8bac0
[3@0x800000022c00 + 0x0e34]	[        0xc0046900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (5 words, type: 3, hdr: 0xc0046900)
[3@0x800000022c00 + 0x0e3c]	[        0x40fb36bc]	|---> gfx910.mmPA_CL_GB_VERT_CLIP_ADJ=0x40fb36bc
[3@0x800000022c00 + 0x0e40]	[        0x3f800000]	|---> gfx910.mmPA_CL_GB_VERT_DISC_ADJ=0x3f800000
[3@0x800000022c00 + 0x0e44]	[        0x410ace28]	|---> gfx910.mmPA_CL_GB_HORZ_CLIP_ADJ=0x410ace28
[3@0x800000022c00 + 0x0e48]	[        0x3f800000]	|---> gfx910.mmPA_CL_GB_HORZ_DISC_ADJ=0x3f800000
[3@0x800000022c00 + 0x0e4c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0e54]	[        0x00000035]	|---> gfx910.mmPA_SU_VTX_CNTL=0x35
[3@0x800000022c00 + 0x0e58]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x0e60]	[        0x800c0378]	|---> gfx910.mmPA_SC_VPORT_SCISSOR_0_TL=0x800c0378
[3@0x800000022c00 + 0x0e64]	[        0x001c0388]	|---> gfx910.mmPA_SC_VPORT_SCISSOR_0_BR=0x1c0388
[3@0x800000022c00 + 0x0e68]	[        0xc0066900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (7 words, type: 3, hdr: 0xc0066900)
[3@0x800000022c00 + 0x0e70]	[        0x446ba000]	|---> gfx910.mmPA_CL_VPORT_XSCALE=0x446ba000
[3@0x800000022c00 + 0x0e74]	[        0x446ba000]	|---> gfx910.mmPA_CL_VPORT_XOFFSET=0x446ba000
[3@0x800000022c00 + 0x0e78]	[        0x44826000]	|---> gfx910.mmPA_CL_VPORT_YSCALE=0x44826000
[3@0x800000022c00 + 0x0e7c]	[        0x44826000]	|---> gfx910.mmPA_CL_VPORT_YOFFSET=0x44826000
[3@0x800000022c00 + 0x0e80]	[        0x3f000000]	|---> gfx910.mmPA_CL_VPORT_ZSCALE=0x3f000000
[3@0x800000022c00 + 0x0e84]	[        0x3f000000]	|---> gfx910.mmPA_CL_VPORT_ZOFFSET=0x3f000000
[3@0x800000022c00 + 0x0e88]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x0e90]	[        0x00000000]	|---> gfx910.mmPA_SC_VPORT_ZMIN_0=0x0
[3@0x800000022c00 + 0x0e94]	[        0x3f800000]	|---> gfx910.mmPA_SC_VPORT_ZMAX_0=0x3f800000
[3@0x800000022c00 + 0x0e98]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0ea0]	[        0x0000aa00]	|---> gfx910.mmDB_ALPHA_TO_MASK=0xaa00
[3@0x800000022c00 + 0x0ea4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0eac]	[        0x40000501]	|---> gfx910.mmCB_BLEND0_CONTROL=0x40000501
[3@0x800000022c00 + 0x0eb0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0eb8]	[        0x01510151]	|---> gfx910.mmSX_MRT0_BLEND_OPT=0x1510151
[3@0x800000022c00 + 0x0ebc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0ec4]	[        0x00cc0010]	|---> gfx910.mmCB_COLOR_CONTROL=0xcc0010
[3@0x800000022c00 + 0x0ec8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0ed0]	[        0x0000486b]	|---> gfx910.mmSPI_INTERP_CONTROL_0=0x486b
[3@0x800000022c00 + 0x0ed4]	[        0xc0036900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (4 words, type: 3, hdr: 0xc0036900)
[3@0x800000022c00 + 0x0edc]	[        0x00080008]	|---> gfx910.mmPA_SU_POINT_SIZE=0x80008
[3@0x800000022c00 + 0x0ee0]	[        0x00080008]	|---> gfx910.mmPA_SU_POINT_MINMAX=0x80008
[3@0x800000022c00 + 0x0ee4]	[        0x00000008]	|---> gfx910.mmPA_SU_LINE_CNTL=0x8
[3@0x800000022c00 + 0x0ee8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0ef0]	[        0x00000022]	|---> gfx910.mmPA_SC_MODE_CNTL_0=0x22
[3@0x800000022c00 + 0x0ef4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0efc]	[        0x00080244]	|---> gfx910.mmPA_SU_SC_MODE_CNTL=0x80244
[3@0x800000022c00 + 0x0f00]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0f08]	[        0xaa99aaaa]	|---> gfx910.mmPA_SC_EDGERULE=0xaa99aaaa
[3@0x800000022c00 + 0x0f0c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0f14]	[        0x00000000]	|---> gfx910.mmDB_DEPTH_CONTROL=0x0
[3@0x800000022c00 + 0x0f18]	[        0xc0067600]	Opcode 0x76 [PKT3_SET_SH_REG] (7 words, type: 3, hdr: 0xc0067600)
[3@0x800000022c00 + 0x0f20]	[        0x003ffffe]	|---> gfx910.mmSPI_SHADER_PGM_RSRC3_VS=0x3ffffe
[3@0x800000022c00 + 0x0f24]	[        0x00000014]	|---> gfx910.mmSPI_SHADER_LATE_ALLOC_VS=0x14
[3@0x800000022c00 + 0x0f28]	[        0x0000200b]	|---> gfx910.mmSPI_SHADER_PGM_LO_VS=0x200b
[3@0x800000022c00 + 0x0f2c]	[        0x00000080]	|---> gfx910.mmSPI_SHADER_PGM_HI_VS=0x80
[3@0x800000022c00 + 0x0f30]	[        0x002c0081]	|---> gfx910.mmSPI_SHADER_PGM_RSRC1_VS=0x2c0081
[3@0x800000022c00 + 0x0f34]	[        0x00000028]	|---> gfx910.mmSPI_SHADER_PGM_RSRC2_VS=0x28
[3@0x800000022c00 + 0x0f38]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x0f40]	[        0x0000043f]	|---> gfx910.mmPA_CL_VTE_CNTL=0x43f
[3@0x800000022c00 + 0x0f44]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x0f48]	[        0x0000000e]	|---> EVENT_TYPE=14, EVENT_INDEX=0
[3@0x800000022c00 + 0x0f4c]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[3@0x800000022c00 + 0x0f54]	[        0x00002011]	|---> gfx910.mmSPI_SHADER_PGM_LO_PS=0x2011
[3@0x800000022c00 + 0x0f58]	[        0x00000080]	|---> gfx910.mmSPI_SHADER_PGM_HI_PS=0x80
[3@0x800000022c00 + 0x0f5c]	[        0x002c0040]	|---> gfx910.mmSPI_SHADER_PGM_RSRC1_PS=0x2c0040
[3@0x800000022c00 + 0x0f60]	[        0x0000000a]	|---> gfx910.mmSPI_SHADER_PGM_RSRC2_PS=0xa
[3@0x800000022c00 + 0x0f64]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x0f6c]	[        0x00000002]	|---> gfx910.mmSPI_PS_INPUT_ENA=0x2
[3@0x800000022c00 + 0x0f70]	[        0x00000002]	|---> gfx910.mmSPI_PS_INPUT_ADDR=0x2
[3@0x800000022c00 + 0x0f74]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[3@0x800000022c00 + 0x0f7c]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_4=0x0
[3@0x800000022c00 + 0x0f80]	[        0xc0017a00]	Opcode 0x7a [PKT3_SET_UCONFIG_REG_INDEX] (2 words, type: 3, hdr: 0xc0017a00)
[3@0x800000022c00 + 0x0f84]	[        0x40000258]	|---> INDEX=[multi_vgt_param]/4
[3@0x800000022c00 + 0x0f88]	[        0x0070007f]	|---> gfx910.mmIA_MULTI_VGT_PARAM=0x70007f
[3@0x800000022c00 + 0x0f8c]	[        0xc0017a00]	Opcode 0x7a [PKT3_SET_UCONFIG_REG_INDEX] (2 words, type: 3, hdr: 0xc0017a00)
[3@0x800000022c00 + 0x0f90]	[        0x10000242]	|---> INDEX=[prim_type]/1
[3@0x800000022c00 + 0x0f94]	[        0x00000005]	|---> gfx910.mmVGT_PRIMITIVE_TYPE=0x5
[3@0x800000022c00 + 0x0f98]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x0f9c]	[        0x0000002e]	|---> EVENT_TYPE=46, EVENT_INDEX=0
[3@0x800000022c00 + 0x0fa0]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x0fa4]	[        0x0000002c]	|---> EVENT_TYPE=44, EVENT_INDEX=0
[3@0x800000022c00 + 0x0fa8]	[        0xc0024600]	Opcode 0x46 [PKT3_EVENT_WRITE] (3 words, type: 3, hdr: 0xc0024600)
[3@0x800000022c00 + 0x0fac]	[        0x00000115]	|---> EVENT_TYPE=21, EVENT_INDEX=1
[3@0x800000022c00 + 0x0fb0]	[        0x00000100]	|---> ADDRESS_LO=0x100
[3@0x800000022c00 + 0x0fb4]	[        0xffff8001]	|---> ADDRESS_HI=0xffff8001
[3@0x800000022c00 + 0x0fb8]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[3@0x800000022c00 + 0x0fbc]	[        0x0022052d]	|---> EVENT_TYPE=[FLUSH_AND_INV_CB_DATA_TS]/45, EVENT_INDEX=5, TCL1_VOL_ACTION_ENA=0, TC_VOL_ACTION_ENA=0, TC_WB_ACTION_ENA=0, TCL1_ACTION_ENA=0, TC_ACTION_ENA=1, TC_NC_ACTION_ENA=0, TC_WC_ACTION_ENA=0, TC_MD_ACTION_ENA=1, CACHE_POLICY=0, EXECUTE=0
[3@0x800000022c00 + 0x0fc0]	[        0x23000000]	|---> DST_SEL=0, INT_SEL=3, DATA_SEL=1
[3@0x800000022c00 + 0x0fc4]	[        0x000020c0]	|---> ADDR_LO=0x20c0
[3@0x800000022c00 + 0x0fc8]	[        0xffff8001]	|---> ADDR_HI=0xffff8001
[3@0x800000022c00 + 0x0fcc]	[        0x03382f01]	|---> DATA_LO=0x3382f01
[3@0x800000022c00 + 0x0fd0]	[        0x00000000]	|---> DATA_HI=0x0
[3@0x800000022c00 + 0x0fd4]	[        0x00000000]	|---> INT_CTXID=0x0
[3@0x800000022c00 + 0x0fd8]	[        0xc0053c00]	Opcode 0x3c [PKT3_WAIT_REG_MEM] (6 words, type: 3, hdr: 0xc0053c00)
[3@0x800000022c00 + 0x0fdc]	[        0x00000013]	|---> ENGINE=[ME]/0, MEMSPACE=[MEM]/1, OPERATION=0, FUNCTION=[==]/3
[3@0x800000022c00 + 0x0fe0]	[        0x000020c0]	|---> POLL_ADDRESS_LO=0x20c0, SWAP=0x0
[3@0x800000022c00 + 0x0fe4]	[        0xffff8001]	|---> POLL_ADDRESS_HI=0xffff8001
[3@0x800000022c00 + 0x0fe8]	[        0x03382f01]	|---> REFERENCE=0x3382f01
[3@0x800000022c00 + 0x0fec]	[        0xffffffff]	|---> MASK=0xffffffff
[3@0x800000022c00 + 0x0ff0]	[        0x00000004]	|---> POLL INTERVAL=0x4
[3@0x800000022c00 + 0x0ff4]	[        0xc0055800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (6 words, type: 3, hdr: 0xc0055800)
[3@0x800000022c00 + 0x0ff8]	[        0x80400000]	|---> ENGINE=[ME]/1, COHER_CNTL=4194304
[3@0x800000022c00 + 0x0ffc]	[        0xffffffff]	|---> CP_COHER_SIZE=0xffffffff
[3@0x800000022c00 + 0x1000]	[        0x00ffffff]	|---> CP_COHER_SIZE_HI=0xff
[3@0x800000022c00 + 0x1004]	[        0x00000000]	|---> CP_COHER_BASE=0x0
[3@0x800000022c00 + 0x1008]	[        0x00000000]	|---> CP_COHER_BASE_HI=0x0
[3@0x800000022c00 + 0x100c]	[        0x0000000a]	|---> POLL_INTERVAL=10
[3@0x800000022c00 + 0x1010]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x1014]	[        0x00000019]	|---> EVENT_TYPE=25, EVENT_INDEX=0
[3@0x800000022c00 + 0x1018]	[        0xc0087600]	Opcode 0x76 [PKT3_SET_SH_REG] (9 words, type: 3, hdr: 0xc0087600)
[3@0x800000022c00 + 0x1020]	[        0x028f8fc4]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_12=0x28f8fc4
[3@0x800000022c00 + 0x1024]	[        0x00108001]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_13=0x108001
[3@0x800000022c00 + 0x1028]	[        0x00000704]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_14=0x704
[3@0x800000022c00 + 0x102c]	[        0x0005f22c]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_15=0x5f22c
[3@0x800000022c00 + 0x1030]	[        0x028f8fcc]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_16=0x28f8fcc
[3@0x800000022c00 + 0x1034]	[        0x00108001]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_17=0x108001
[3@0x800000022c00 + 0x1038]	[        0x00000703]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_18=0x703
[3@0x800000022c00 + 0x103c]	[        0x0005f22c]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_19=0x5f22c
[3@0x800000022c00 + 0x1040]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[3@0x800000022c00 + 0x1048]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_5=0x0
[3@0x800000022c00 + 0x104c]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[3@0x800000022c00 + 0x1050]	[        0x00000004]	|---> INDEX_COUNT=4
[3@0x800000022c00 + 0x1054]	[        0x00000002]	|---> DRAW_INITIATOR=2
[3@0x800000022c00 + 0x1058]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[3@0x800000022c00 + 0x105c]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[3@0x800000022c00 + 0x1060]	[        0x00200b00]	|---> SRC_ADDR_LO_OR_DATA=0x200b00
[3@0x800000022c00 + 0x1064]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x1068]	[        0x00200b00]	|---> DST_ADDR_LO=0x200b00
[3@0x800000022c00 + 0x106c]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x1070]	[        0x80000060]	|---> BYTE_COUNT=96, DIS_WC=0, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0
[3@0x800000022c00 + 0x1074]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[3@0x800000022c00 + 0x1078]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[3@0x800000022c00 + 0x107c]	[        0x00201100]	|---> SRC_ADDR_LO_OR_DATA=0x201100
[3@0x800000022c00 + 0x1080]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x1084]	[        0x00201100]	|---> DST_ADDR_LO=0x201100
[3@0x800000022c00 + 0x1088]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x108c]	[        0x80000080]	|---> BYTE_COUNT=128, DIS_WC=0, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0
[3@0x800000022c00 + 0x1090]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[3@0x800000022c00 + 0x1094]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[3@0x800000022c00 + 0x1098]	[        0x00200500]	|---> SRC_ADDR_LO_OR_DATA=0x200500
[3@0x800000022c00 + 0x109c]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x10a0]	[        0x00200500]	|---> DST_ADDR_LO=0x200500
[3@0x800000022c00 + 0x10a4]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x10a8]	[        0x800000c0]	|---> BYTE_COUNT=192, DIS_WC=0, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0
[3@0x800000022c00 + 0x10ac]	[        0xc0087600]	Opcode 0x76 [PKT3_SET_SH_REG] (9 words, type: 3, hdr: 0xc0087600)
[3@0x800000022c00 + 0x10b4]	[        0x028f9004]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_12=0x28f9004
[3@0x800000022c00 + 0x10b8]	[        0x00088001]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_13=0x88001
[3@0x800000022c00 + 0x10bc]	[        0x00000e00]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_14=0xe00
[3@0x800000022c00 + 0x10c0]	[        0x0002b22c]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_15=0x2b22c
[3@0x800000022c00 + 0x10c4]	[        0x028f9008]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_16=0x28f9008
[3@0x800000022c00 + 0x10c8]	[        0x00088001]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_17=0x88001
[3@0x800000022c00 + 0x10cc]	[        0x00000dff]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_18=0xdff
[3@0x800000022c00 + 0x10d0]	[        0x0002a22c]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_19=0x2a22c
[3@0x800000022c00 + 0x10d4]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[3@0x800000022c00 + 0x10dc]	[        0x0063dbc0]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_2=0x63dbc0
[3@0x800000022c00 + 0x10e0]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[3@0x800000022c00 + 0x10e8]	[        0x0063dc00]	|---> gfx910.mmSPI_SHADER_USER_DATA_PS_2=0x63dc00
[3@0x800000022c00 + 0x10ec]	[        0x00b8bb00]	|---> gfx910.mmSPI_SHADER_USER_DATA_PS_3=0xb8bb00
[3@0x800000022c00 + 0x10f0]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x10f8]	[        0x8026039d]	|---> gfx910.mmPA_SC_VPORT_SCISSOR_0_TL=0x8026039d
[3@0x800000022c00 + 0x10fc]	[        0x00290728]	|---> gfx910.mmPA_SC_VPORT_SCISSOR_0_BR=0x290728
[3@0x800000022c00 + 0x1100]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1108]	[        0x0000aa00]	|---> gfx910.mmDB_ALPHA_TO_MASK=0xaa00
[3@0x800000022c00 + 0x110c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1114]	[        0x00000000]	|---> gfx910.mmCB_BLEND0_CONTROL=0x0
[3@0x800000022c00 + 0x1118]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1120]	[        0x06000600]	|---> gfx910.mmSX_MRT0_BLEND_OPT=0x6000600
[3@0x800000022c00 + 0x1124]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x112c]	[        0x00cc0010]	|---> gfx910.mmCB_COLOR_CONTROL=0xcc0010
[3@0x800000022c00 + 0x1130]	[        0xc0067600]	Opcode 0x76 [PKT3_SET_SH_REG] (7 words, type: 3, hdr: 0xc0067600)
[3@0x800000022c00 + 0x1138]	[        0x003ffffe]	|---> gfx910.mmSPI_SHADER_PGM_RSRC3_VS=0x3ffffe
[3@0x800000022c00 + 0x113c]	[        0x00000014]	|---> gfx910.mmSPI_SHADER_LATE_ALLOC_VS=0x14
[3@0x800000022c00 + 0x1140]	[        0x00002005]	|---> gfx910.mmSPI_SHADER_PGM_LO_VS=0x2005
[3@0x800000022c00 + 0x1144]	[        0x00000080]	|---> gfx910.mmSPI_SHADER_PGM_HI_VS=0x80
[3@0x800000022c00 + 0x1148]	[        0x012c0082]	|---> gfx910.mmSPI_SHADER_PGM_RSRC1_VS=0x12c0082
[3@0x800000022c00 + 0x114c]	[        0x00000028]	|---> gfx910.mmSPI_SHADER_PGM_RSRC2_VS=0x28
[3@0x800000022c00 + 0x1150]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x1154]	[        0x0000000e]	|---> EVENT_TYPE=14, EVENT_INDEX=0
[3@0x800000022c00 + 0x1158]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[3@0x800000022c00 + 0x1160]	[        0x00002006]	|---> gfx910.mmSPI_SHADER_PGM_LO_PS=0x2006
[3@0x800000022c00 + 0x1164]	[        0x00000080]	|---> gfx910.mmSPI_SHADER_PGM_HI_PS=0x80
[3@0x800000022c00 + 0x1168]	[        0x002c0003]	|---> gfx910.mmSPI_SHADER_PGM_RSRC1_PS=0x2c0003
[3@0x800000022c00 + 0x116c]	[        0x0000000a]	|---> gfx910.mmSPI_SHADER_PGM_RSRC2_PS=0xa
[3@0x800000022c00 + 0x1170]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x1178]	[        0x00000020]	|---> gfx910.mmSPI_PS_INPUT_ENA=0x20
[3@0x800000022c00 + 0x117c]	[        0x0000f077]	|---> gfx910.mmSPI_PS_INPUT_ADDR=0xf077
[3@0x800000022c00 + 0x1180]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1188]	[        0x00000000]	|---> gfx910.mmSPI_PS_IN_CONTROL=0x0
[3@0x800000022c00 + 0x118c]	[        0xc0017a00]	Opcode 0x7a [PKT3_SET_UCONFIG_REG_INDEX] (2 words, type: 3, hdr: 0xc0017a00)
[3@0x800000022c00 + 0x1190]	[        0x40000258]	|---> INDEX=[multi_vgt_param]/4
[3@0x800000022c00 + 0x1194]	[        0x0070007f]	|---> gfx910.mmIA_MULTI_VGT_PARAM=0x70007f
[3@0x800000022c00 + 0x1198]	[        0xc0017a00]	Opcode 0x7a [PKT3_SET_UCONFIG_REG_INDEX] (2 words, type: 3, hdr: 0xc0017a00)
[3@0x800000022c00 + 0x119c]	[        0x10000242]	|---> INDEX=[prim_type]/1
[3@0x800000022c00 + 0x11a0]	[        0x00000006]	|---> gfx910.mmVGT_PRIMITIVE_TYPE=0x6
[3@0x800000022c00 + 0x11a4]	[        0xc0037600]	Opcode 0x76 [PKT3_SET_SH_REG] (4 words, type: 3, hdr: 0xc0037600)
[3@0x800000022c00 + 0x11ac]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_5=0x0
[3@0x800000022c00 + 0x11b0]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_6=0x0
[3@0x800000022c00 + 0x11b4]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_7=0x0
[3@0x800000022c00 + 0x11b8]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[3@0x800000022c00 + 0x11bc]	[        0x00000004]	|---> INDEX_COUNT=4
[3@0x800000022c00 + 0x11c0]	[        0x00000002]	|---> DRAW_INITIATOR=2
[3@0x800000022c00 + 0x11c4]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[3@0x800000022c00 + 0x11c8]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[3@0x800000022c00 + 0x11cc]	[        0x00200600]	|---> SRC_ADDR_LO_OR_DATA=0x200600
[3@0x800000022c00 + 0x11d0]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x11d4]	[        0x00200600]	|---> DST_ADDR_LO=0x200600
[3@0x800000022c00 + 0x11d8]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x11dc]	[        0x80000080]	|---> BYTE_COUNT=128, DIS_WC=0, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0
[3@0x800000022c00 + 0x11e0]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[3@0x800000022c00 + 0x11e4]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[3@0x800000022c00 + 0x11e8]	[        0x00200f00]	|---> SRC_ADDR_LO_OR_DATA=0x200f00
[3@0x800000022c00 + 0x11ec]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x11f0]	[        0x00200f00]	|---> DST_ADDR_LO=0x200f00
[3@0x800000022c00 + 0x11f4]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x11f8]	[        0x800000e0]	|---> BYTE_COUNT=224, DIS_WC=0, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0
[3@0x800000022c00 + 0x11fc]	[        0xc0087600]	Opcode 0x76 [PKT3_SET_SH_REG] (9 words, type: 3, hdr: 0xc0087600)
[3@0x800000022c00 + 0x1204]	[        0x028f900c]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_12=0x28f900c
[3@0x800000022c00 + 0x1208]	[        0x000c8001]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_13=0xc8001
[3@0x800000022c00 + 0x120c]	[        0x00000954]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_14=0x954
[3@0x800000022c00 + 0x1210]	[        0x00063fac]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_15=0x63fac
[3@0x800000022c00 + 0x1214]	[        0x028f9014]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_16=0x28f9014
[3@0x800000022c00 + 0x1218]	[        0x000c8001]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_17=0xc8001
[3@0x800000022c00 + 0x121c]	[        0x00000954]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_18=0x954
[3@0x800000022c00 + 0x1220]	[        0x0002b22c]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_19=0x2b22c
[3@0x800000022c00 + 0x1224]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[3@0x800000022c00 + 0x122c]	[        0x0063dc40]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_2=0x63dc40
[3@0x800000022c00 + 0x1230]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[3@0x800000022c00 + 0x1238]	[        0x0063dc80]	|---> gfx910.mmSPI_SHADER_USER_DATA_PS_2=0x63dc80
[3@0x800000022c00 + 0x123c]	[        0x00b8bb40]	|---> gfx910.mmSPI_SHADER_USER_DATA_PS_3=0xb8bb40
[3@0x800000022c00 + 0x1240]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x1248]	[        0x80000000]	|---> gfx910.mmPA_SC_VPORT_SCISSOR_0_TL=0x80000000
[3@0x800000022c00 + 0x124c]	[        0x0826075d]	|---> gfx910.mmPA_SC_VPORT_SCISSOR_0_BR=0x826075d
[3@0x800000022c00 + 0x1250]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1258]	[        0x0000aa00]	|---> gfx910.mmDB_ALPHA_TO_MASK=0xaa00
[3@0x800000022c00 + 0x125c]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x1264]	[        0x40001001]	|---> gfx910.mmCB_BLEND0_CONTROL=0x40001001
[3@0x800000022c00 + 0x1268]	[        0x40000000]	|---> gfx910.mmCB_BLEND1_CONTROL=0x40000000
[3@0x800000022c00 + 0x126c]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x1274]	[        0x00000000]	|---> gfx910.mmSX_MRT0_BLEND_OPT=0x0
[3@0x800000022c00 + 0x1278]	[        0x00000000]	|---> gfx910.mmSX_MRT1_BLEND_OPT=0x0
[3@0x800000022c00 + 0x127c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1284]	[        0x00cc0011]	|---> gfx910.mmCB_COLOR_CONTROL=0xcc0011
[3@0x800000022c00 + 0x1288]	[        0xc0067600]	Opcode 0x76 [PKT3_SET_SH_REG] (7 words, type: 3, hdr: 0xc0067600)
[3@0x800000022c00 + 0x1290]	[        0x003ffffe]	|---> gfx910.mmSPI_SHADER_PGM_RSRC3_VS=0x3ffffe
[3@0x800000022c00 + 0x1294]	[        0x00000014]	|---> gfx910.mmSPI_SHADER_LATE_ALLOC_VS=0x14
[3@0x800000022c00 + 0x1298]	[        0x0000200f]	|---> gfx910.mmSPI_SHADER_PGM_LO_VS=0x200f
[3@0x800000022c00 + 0x129c]	[        0x00000080]	|---> gfx910.mmSPI_SHADER_PGM_HI_VS=0x80
[3@0x800000022c00 + 0x12a0]	[        0x012c0082]	|---> gfx910.mmSPI_SHADER_PGM_RSRC1_VS=0x12c0082
[3@0x800000022c00 + 0x12a4]	[        0x00000028]	|---> gfx910.mmSPI_SHADER_PGM_RSRC2_VS=0x28
[3@0x800000022c00 + 0x12a8]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x12ac]	[        0x0000000e]	|---> EVENT_TYPE=14, EVENT_INDEX=0
[3@0x800000022c00 + 0x12b0]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[3@0x800000022c00 + 0x12b8]	[        0x00002010]	|---> gfx910.mmSPI_SHADER_PGM_LO_PS=0x2010
[3@0x800000022c00 + 0x12bc]	[        0x00000080]	|---> gfx910.mmSPI_SHADER_PGM_HI_PS=0x80
[3@0x800000022c00 + 0x12c0]	[        0x002c0083]	|---> gfx910.mmSPI_SHADER_PGM_RSRC1_PS=0x2c0083
[3@0x800000022c00 + 0x12c4]	[        0x0000000a]	|---> gfx910.mmSPI_SHADER_PGM_RSRC2_PS=0xa
[3@0x800000022c00 + 0x12c8]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x12d0]	[        0x00000002]	|---> gfx910.mmSPI_PS_INPUT_ENA=0x2
[3@0x800000022c00 + 0x12d4]	[        0x0000f077]	|---> gfx910.mmSPI_PS_INPUT_ADDR=0xf077
[3@0x800000022c00 + 0x12d8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x12e0]	[        0x00000001]	|---> gfx910.mmSPI_PS_IN_CONTROL=0x1
[3@0x800000022c00 + 0x12e4]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x12ec]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_Z_FORMAT=0x0
[3@0x800000022c00 + 0x12f0]	[        0x00000044]	|---> gfx910.mmSPI_SHADER_COL_FORMAT=0x44
[3@0x800000022c00 + 0x12f4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x12fc]	[        0x000000ff]	|---> gfx910.mmCB_SHADER_MASK=0xff
[3@0x800000022c00 + 0x1300]	[        0xc0002f00]	Opcode 0x2f [PKT3_NUM_INSTANCES] (1 words, type: 3, hdr: 0xc0002f00)
[3@0x800000022c00 + 0x1304]	[        0x00000015]	|---> NUM_INSTANCES=0x15
[3@0x800000022c00 + 0x1308]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[3@0x800000022c00 + 0x130c]	[        0x00000004]	|---> INDEX_COUNT=4
[3@0x800000022c00 + 0x1310]	[        0x00000002]	|---> DRAW_INITIATOR=2
[3@0x800000022c00 + 0x1314]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[3@0x800000022c00 + 0x1318]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[3@0x800000022c00 + 0x131c]	[        0x00201000]	|---> SRC_ADDR_LO_OR_DATA=0x201000
[3@0x800000022c00 + 0x1320]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x1324]	[        0x00201000]	|---> DST_ADDR_LO=0x201000
[3@0x800000022c00 + 0x1328]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x132c]	[        0x800000e0]	|---> BYTE_COUNT=224, DIS_WC=0, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0
[3@0x800000022c00 + 0x1330]	[        0xc00f6900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (16 words, type: 3, hdr: 0xc00f6900)
[3@0x800000022c00 + 0x1338]	[        0x010001c0]	|---> gfx910.mmCB_COLOR0_BASE=0x10001c0
[3@0x800000022c00 + 0x133c]	[        0x00000080]	|---> gfx910.mmCB_COLOR0_BASE_EXT=0x80
[3@0x800000022c00 + 0x1340]	[        0x0003c00f]	|---> gfx910.mmCB_COLOR0_ATTRIB2=0x3c00f
[3@0x800000022c00 + 0x1344]	[        0x00000000]	|---> gfx910.mmCB_COLOR0_VIEW=0x0
[3@0x800000022c00 + 0x1348]	[        0x10028828]	|---> gfx910.mmCB_COLOR0_INFO=0x10028828
[3@0x800000022c00 + 0x134c]	[        0xda580000]	|---> gfx910.mmCB_COLOR0_ATTRIB=0xda580000
[3@0x800000022c00 + 0x1350]	[        0x00000218]	|---> gfx910.mmCB_COLOR0_DCC_CONTROL=0x218
[3@0x800000022c00 + 0x1354]	[        0x010001c0]	|---> gfx910.mmCB_COLOR0_CMASK=0x10001c0
[3@0x800000022c00 + 0x1358]	[        0x00000080]	|---> gfx910.mmCB_COLOR0_CMASK_BASE_EXT=0x80
[3@0x800000022c00 + 0x135c]	[        0x010001c0]	|---> gfx910.mmCB_COLOR0_FMASK=0x10001c0
[3@0x800000022c00 + 0x1360]	[        0x00000080]	|---> gfx910.mmCB_COLOR0_FMASK_BASE_EXT=0x80
[3@0x800000022c00 + 0x1364]	[        0x00000000]	|---> gfx910.mmCB_COLOR0_CLEAR_WORD0=0x0
[3@0x800000022c00 + 0x1368]	[        0x00000000]	|---> gfx910.mmCB_COLOR0_CLEAR_WORD1=0x0
[3@0x800000022c00 + 0x136c]	[        0x010001d0]	|---> gfx910.mmCB_COLOR0_DCC_BASE=0x10001d0
[3@0x800000022c00 + 0x1370]	[        0x00000080]	|---> gfx910.mmCB_COLOR0_DCC_BASE_EXT=0x80
[3@0x800000022c00 + 0x1374]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x137c]	[        0x0000001f]	|---> gfx910.mmCB_MRT0_EPITCH=0x1f
[3@0x800000022c00 + 0x1380]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1388]	[        0x00100010]	|---> gfx910.mmPA_SC_WINDOW_SCISSOR_BR=0x100010
[3@0x800000022c00 + 0x138c]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x1390]	[        0x0000000e]	|---> EVENT_TYPE=14, EVENT_INDEX=0
[3@0x800000022c00 + 0x1394]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x139c]	[        0x10040003]	|---> gfx910.mmPA_SC_BINNER_CNTL_0=0x10040003
[3@0x800000022c00 + 0x13a0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x13a8]	[        0x01010000]	|---> gfx910.mmPA_CL_CLIP_CNTL=0x1010000
[3@0x800000022c00 + 0x13ac]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[3@0x800000022c00 + 0x13b4]	[        0x00b8bb80]	|---> gfx910.mmSPI_SHADER_USER_DATA_PS_3=0xb8bb80
[3@0x800000022c00 + 0x13b8]	[        0xc0046900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (5 words, type: 3, hdr: 0xc0046900)
[3@0x800000022c00 + 0x13c0]	[        0x41fb4e4c]	|---> gfx910.mmPA_CL_GB_VERT_CLIP_ADJ=0x41fb4e4c
[3@0x800000022c00 + 0x13c4]	[        0x3f800000]	|---> gfx910.mmPA_CL_GB_VERT_DISC_ADJ=0x3f800000
[3@0x800000022c00 + 0x13c8]	[        0x420b00ae]	|---> gfx910.mmPA_CL_GB_HORZ_CLIP_ADJ=0x420b00ae
[3@0x800000022c00 + 0x13cc]	[        0x3f800000]	|---> gfx910.mmPA_CL_GB_HORZ_DISC_ADJ=0x3f800000
[3@0x800000022c00 + 0x13d0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x13d8]	[        0x0000002d]	|---> gfx910.mmPA_SU_VTX_CNTL=0x2d
[3@0x800000022c00 + 0x13dc]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x13e4]	[        0x80000000]	|---> gfx910.mmPA_SC_VPORT_SCISSOR_0_TL=0x80000000
[3@0x800000022c00 + 0x13e8]	[        0x40004000]	|---> gfx910.mmPA_SC_VPORT_SCISSOR_0_BR=0x40004000
[3@0x800000022c00 + 0x13ec]	[        0xc0066900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (7 words, type: 3, hdr: 0xc0066900)
[3@0x800000022c00 + 0x13f4]	[        0x446ba000]	|---> gfx910.mmPA_CL_VPORT_XSCALE=0x446ba000
[3@0x800000022c00 + 0x13f8]	[        0x446ba000]	|---> gfx910.mmPA_CL_VPORT_XOFFSET=0x446ba000
[3@0x800000022c00 + 0x13fc]	[        0x44826000]	|---> gfx910.mmPA_CL_VPORT_YSCALE=0x44826000
[3@0x800000022c00 + 0x1400]	[        0x44826000]	|---> gfx910.mmPA_CL_VPORT_YOFFSET=0x44826000
[3@0x800000022c00 + 0x1404]	[        0x3f000000]	|---> gfx910.mmPA_CL_VPORT_ZSCALE=0x3f000000
[3@0x800000022c00 + 0x1408]	[        0x3f000000]	|---> gfx910.mmPA_CL_VPORT_ZOFFSET=0x3f000000
[3@0x800000022c00 + 0x140c]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x1414]	[        0x00000000]	|---> gfx910.mmPA_SC_VPORT_ZMIN_0=0x0
[3@0x800000022c00 + 0x1418]	[        0x3f800000]	|---> gfx910.mmPA_SC_VPORT_ZMAX_0=0x3f800000
[3@0x800000022c00 + 0x141c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1424]	[        0x0000aa00]	|---> gfx910.mmDB_ALPHA_TO_MASK=0xaa00
[3@0x800000022c00 + 0x1428]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1430]	[        0x00000000]	|---> gfx910.mmCB_BLEND0_CONTROL=0x0
[3@0x800000022c00 + 0x1434]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x143c]	[        0x06000600]	|---> gfx910.mmSX_MRT0_BLEND_OPT=0x6000600
[3@0x800000022c00 + 0x1440]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1448]	[        0x00cc0010]	|---> gfx910.mmCB_COLOR_CONTROL=0xcc0010
[3@0x800000022c00 + 0x144c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1454]	[        0x00000869]	|---> gfx910.mmSPI_INTERP_CONTROL_0=0x869
[3@0x800000022c00 + 0x1458]	[        0xc0036900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (4 words, type: 3, hdr: 0xc0036900)
[3@0x800000022c00 + 0x1460]	[        0x00000000]	|---> gfx910.mmPA_SU_POINT_SIZE=0x0
[3@0x800000022c00 + 0x1464]	[        0x00000000]	|---> gfx910.mmPA_SU_POINT_MINMAX=0x0
[3@0x800000022c00 + 0x1468]	[        0x00000000]	|---> gfx910.mmPA_SU_LINE_CNTL=0x0
[3@0x800000022c00 + 0x146c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1474]	[        0x00000022]	|---> gfx910.mmPA_SC_MODE_CNTL_0=0x22
[3@0x800000022c00 + 0x1478]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1480]	[        0x00080244]	|---> gfx910.mmPA_SU_SC_MODE_CNTL=0x80244
[3@0x800000022c00 + 0x1484]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x148c]	[        0xaaa6995a]	|---> gfx910.mmPA_SC_EDGERULE=0xaaa6995a
[3@0x800000022c00 + 0x1490]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1498]	[        0x00000000]	|---> gfx910.mmDB_DEPTH_CONTROL=0x0
[3@0x800000022c00 + 0x149c]	[        0xc0067600]	Opcode 0x76 [PKT3_SET_SH_REG] (7 words, type: 3, hdr: 0xc0067600)
[3@0x800000022c00 + 0x14a4]	[        0x003ffffe]	|---> gfx910.mmSPI_SHADER_PGM_RSRC3_VS=0x3ffffe
[3@0x800000022c00 + 0x14a8]	[        0x00000014]	|---> gfx910.mmSPI_SHADER_LATE_ALLOC_VS=0x14
[3@0x800000022c00 + 0x14ac]	[        0x00002003]	|---> gfx910.mmSPI_SHADER_PGM_LO_VS=0x2003
[3@0x800000022c00 + 0x14b0]	[        0x00000080]	|---> gfx910.mmSPI_SHADER_PGM_HI_VS=0x80
[3@0x800000022c00 + 0x14b4]	[        0x002c0041]	|---> gfx910.mmSPI_SHADER_PGM_RSRC1_VS=0x2c0041
[3@0x800000022c00 + 0x14b8]	[        0x00000016]	|---> gfx910.mmSPI_SHADER_PGM_RSRC2_VS=0x16
[3@0x800000022c00 + 0x14bc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x14c4]	[        0x00000300]	|---> gfx910.mmPA_CL_VTE_CNTL=0x300
[3@0x800000022c00 + 0x14c8]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x14cc]	[        0x0000000e]	|---> EVENT_TYPE=14, EVENT_INDEX=0
[3@0x800000022c00 + 0x14d0]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[3@0x800000022c00 + 0x14d8]	[        0x00002007]	|---> gfx910.mmSPI_SHADER_PGM_LO_PS=0x2007
[3@0x800000022c00 + 0x14dc]	[        0x00000080]	|---> gfx910.mmSPI_SHADER_PGM_HI_PS=0x80
[3@0x800000022c00 + 0x14e0]	[        0x002c0043]	|---> gfx910.mmSPI_SHADER_PGM_RSRC1_PS=0x2c0043
[3@0x800000022c00 + 0x14e4]	[        0x0000000a]	|---> gfx910.mmSPI_SHADER_PGM_RSRC2_PS=0xa
[3@0x800000022c00 + 0x14e8]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x14f0]	[        0x00000020]	|---> gfx910.mmSPI_PS_INPUT_ENA=0x20
[3@0x800000022c00 + 0x14f4]	[        0x0000f077]	|---> gfx910.mmSPI_PS_INPUT_ADDR=0xf077
[3@0x800000022c00 + 0x14f8]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x1500]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_Z_FORMAT=0x0
[3@0x800000022c00 + 0x1504]	[        0x00000004]	|---> gfx910.mmSPI_SHADER_COL_FORMAT=0x4
[3@0x800000022c00 + 0x1508]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1510]	[        0x0000000f]	|---> gfx910.mmCB_SHADER_MASK=0xf
[3@0x800000022c00 + 0x1514]	[        0xc0017a00]	Opcode 0x7a [PKT3_SET_UCONFIG_REG_INDEX] (2 words, type: 3, hdr: 0xc0017a00)
[3@0x800000022c00 + 0x1518]	[        0x40000258]	|---> INDEX=[multi_vgt_param]/4
[3@0x800000022c00 + 0x151c]	[        0x0070007f]	|---> gfx910.mmIA_MULTI_VGT_PARAM=0x70007f
[3@0x800000022c00 + 0x1520]	[        0xc0017a00]	Opcode 0x7a [PKT3_SET_UCONFIG_REG_INDEX] (2 words, type: 3, hdr: 0xc0017a00)
[3@0x800000022c00 + 0x1524]	[        0x10000242]	|---> INDEX=[prim_type]/1
[3@0x800000022c00 + 0x1528]	[        0x00000011]	|---> gfx910.mmVGT_PRIMITIVE_TYPE=0x11
[3@0x800000022c00 + 0x152c]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x1530]	[        0x0000002e]	|---> EVENT_TYPE=46, EVENT_INDEX=0
[3@0x800000022c00 + 0x1534]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x1538]	[        0x0000002c]	|---> EVENT_TYPE=44, EVENT_INDEX=0
[3@0x800000022c00 + 0x153c]	[        0xc0024600]	Opcode 0x46 [PKT3_EVENT_WRITE] (3 words, type: 3, hdr: 0xc0024600)
[3@0x800000022c00 + 0x1540]	[        0x00000115]	|---> EVENT_TYPE=21, EVENT_INDEX=1
[3@0x800000022c00 + 0x1544]	[        0x00000100]	|---> ADDRESS_LO=0x100
[3@0x800000022c00 + 0x1548]	[        0xffff8001]	|---> ADDRESS_HI=0xffff8001
[3@0x800000022c00 + 0x154c]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[3@0x800000022c00 + 0x1550]	[        0x0022052d]	|---> EVENT_TYPE=[FLUSH_AND_INV_CB_DATA_TS]/45, EVENT_INDEX=5, TCL1_VOL_ACTION_ENA=0, TC_VOL_ACTION_ENA=0, TC_WB_ACTION_ENA=0, TCL1_ACTION_ENA=0, TC_ACTION_ENA=1, TC_NC_ACTION_ENA=0, TC_WC_ACTION_ENA=0, TC_MD_ACTION_ENA=1, CACHE_POLICY=0, EXECUTE=0
[3@0x800000022c00 + 0x1554]	[        0x23000000]	|---> DST_SEL=0, INT_SEL=3, DATA_SEL=1
[3@0x800000022c00 + 0x1558]	[        0x000020c0]	|---> ADDR_LO=0x20c0
[3@0x800000022c00 + 0x155c]	[        0xffff8001]	|---> ADDR_HI=0xffff8001
[3@0x800000022c00 + 0x1560]	[        0x03382f02]	|---> DATA_LO=0x3382f02
[3@0x800000022c00 + 0x1564]	[        0x00000000]	|---> DATA_HI=0x0
[3@0x800000022c00 + 0x1568]	[        0x00000000]	|---> INT_CTXID=0x0
[3@0x800000022c00 + 0x156c]	[        0xc0053c00]	Opcode 0x3c [PKT3_WAIT_REG_MEM] (6 words, type: 3, hdr: 0xc0053c00)
[3@0x800000022c00 + 0x1570]	[        0x00000013]	|---> ENGINE=[ME]/0, MEMSPACE=[MEM]/1, OPERATION=0, FUNCTION=[==]/3
[3@0x800000022c00 + 0x1574]	[        0x000020c0]	|---> POLL_ADDRESS_LO=0x20c0, SWAP=0x0
[3@0x800000022c00 + 0x1578]	[        0xffff8001]	|---> POLL_ADDRESS_HI=0xffff8001
[3@0x800000022c00 + 0x157c]	[        0x03382f02]	|---> REFERENCE=0x3382f02
[3@0x800000022c00 + 0x1580]	[        0xffffffff]	|---> MASK=0xffffffff
[3@0x800000022c00 + 0x1584]	[        0x00000004]	|---> POLL INTERVAL=0x4
[3@0x800000022c00 + 0x1588]	[        0xc0055800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (6 words, type: 3, hdr: 0xc0055800)
[3@0x800000022c00 + 0x158c]	[        0x80400000]	|---> ENGINE=[ME]/1, COHER_CNTL=4194304
[3@0x800000022c00 + 0x1590]	[        0xffffffff]	|---> CP_COHER_SIZE=0xffffffff
[3@0x800000022c00 + 0x1594]	[        0x00ffffff]	|---> CP_COHER_SIZE_HI=0xff
[3@0x800000022c00 + 0x1598]	[        0x00000000]	|---> CP_COHER_BASE=0x0
[3@0x800000022c00 + 0x159c]	[        0x00000000]	|---> CP_COHER_BASE_HI=0x0
[3@0x800000022c00 + 0x15a0]	[        0x0000000a]	|---> POLL_INTERVAL=10
[3@0x800000022c00 + 0x15a4]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x15a8]	[        0x0000001a]	|---> EVENT_TYPE=26, EVENT_INDEX=0
[3@0x800000022c00 + 0x15ac]	[        0xc0002f00]	Opcode 0x2f [PKT3_NUM_INSTANCES] (1 words, type: 3, hdr: 0xc0002f00)
[3@0x800000022c00 + 0x15b0]	[        0x00000001]	|---> NUM_INSTANCES=0x1
[3@0x800000022c00 + 0x15b4]	[        0xc0097600]	Opcode 0x76 [PKT3_SET_SH_REG] (10 words, type: 3, hdr: 0xc0097600)
[3@0x800000022c00 + 0x15bc]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_2=0x0
[3@0x800000022c00 + 0x15c0]	[        0x00100010]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_3=0x100010
[3@0x800000022c00 + 0x15c4]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_4=0x0
[3@0x800000022c00 + 0x15c8]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_5=0x0
[3@0x800000022c00 + 0x15cc]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_6=0x0
[3@0x800000022c00 + 0x15d0]	[        0x41800000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_7=0x41800000
[3@0x800000022c00 + 0x15d4]	[        0x41800000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_8=0x41800000
[3@0x800000022c00 + 0x15d8]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_9=0x0
[3@0x800000022c00 + 0x15dc]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_10=0x0
[3@0x800000022c00 + 0x15e0]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[3@0x800000022c00 + 0x15e4]	[        0x00000003]	|---> INDEX_COUNT=3
[3@0x800000022c00 + 0x15e8]	[        0x00000002]	|---> DRAW_INITIATOR=2
[3@0x800000022c00 + 0x15ec]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[3@0x800000022c00 + 0x15f0]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[3@0x800000022c00 + 0x15f4]	[        0x00200300]	|---> SRC_ADDR_LO_OR_DATA=0x200300
[3@0x800000022c00 + 0x15f8]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x15fc]	[        0x00200300]	|---> DST_ADDR_LO=0x200300
[3@0x800000022c00 + 0x1600]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x1604]	[        0x800000a0]	|---> BYTE_COUNT=160, DIS_WC=0, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0
[3@0x800000022c00 + 0x1608]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[3@0x800000022c00 + 0x160c]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[3@0x800000022c00 + 0x1610]	[        0x00200700]	|---> SRC_ADDR_LO_OR_DATA=0x200700
[3@0x800000022c00 + 0x1614]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x1618]	[        0x00200700]	|---> DST_ADDR_LO=0x200700
[3@0x800000022c00 + 0x161c]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x1620]	[        0x80000080]	|---> BYTE_COUNT=128, DIS_WC=0, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0
[3@0x800000022c00 + 0x1624]	[        0xc00f6900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (16 words, type: 3, hdr: 0xc00f6900)
[3@0x800000022c00 + 0x162c]	[        0x010ba000]	|---> gfx910.mmCB_COLOR0_BASE=0x10ba000
[3@0x800000022c00 + 0x1630]	[        0x00000080]	|---> gfx910.mmCB_COLOR0_BASE_EXT=0x80
[3@0x800000022c00 + 0x1634]	[        0x01d70825]	|---> gfx910.mmCB_COLOR0_ATTRIB2=0x1d70825
[3@0x800000022c00 + 0x1638]	[        0x00000000]	|---> gfx910.mmCB_COLOR0_VIEW=0x0
[3@0x800000022c00 + 0x163c]	[        0x10028828]	|---> gfx910.mmCB_COLOR0_INFO=0x10028828
[3@0x800000022c00 + 0x1640]	[        0xdc680000]	|---> gfx910.mmCB_COLOR0_ATTRIB=0xdc680000
[3@0x800000022c00 + 0x1644]	[        0x00000218]	|---> gfx910.mmCB_COLOR0_DCC_CONTROL=0x218
[3@0x800000022c00 + 0x1648]	[        0x010ba000]	|---> gfx910.mmCB_COLOR0_CMASK=0x10ba000
[3@0x800000022c00 + 0x164c]	[        0x00000080]	|---> gfx910.mmCB_COLOR0_CMASK_BASE_EXT=0x80
[3@0x800000022c00 + 0x1650]	[        0x010ba000]	|---> gfx910.mmCB_COLOR0_FMASK=0x10ba000
[3@0x800000022c00 + 0x1654]	[        0x00000080]	|---> gfx910.mmCB_COLOR0_FMASK_BASE_EXT=0x80
[3@0x800000022c00 + 0x1658]	[        0x00000000]	|---> gfx910.mmCB_COLOR0_CLEAR_WORD0=0x0
[3@0x800000022c00 + 0x165c]	[        0x00000000]	|---> gfx910.mmCB_COLOR0_CLEAR_WORD1=0x0
[3@0x800000022c00 + 0x1660]	[        0x010c9f00]	|---> gfx910.mmCB_COLOR0_DCC_BASE=0x10c9f00
[3@0x800000022c00 + 0x1664]	[        0x00000080]	|---> gfx910.mmCB_COLOR0_DCC_BASE_EXT=0x80
[3@0x800000022c00 + 0x1668]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1670]	[        0x0000077f]	|---> gfx910.mmCB_MRT0_EPITCH=0x77f
[3@0x800000022c00 + 0x1674]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x167c]	[        0x0826075d]	|---> gfx910.mmPA_SC_WINDOW_SCISSOR_BR=0x826075d
[3@0x800000022c00 + 0x1680]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x1684]	[        0x0000000e]	|---> EVENT_TYPE=14, EVENT_INDEX=0
[3@0x800000022c00 + 0x1688]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1690]	[        0x19fdf500]	|---> gfx910.mmPA_SC_BINNER_CNTL_0=0x19fdf500
[3@0x800000022c00 + 0x1694]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x169c]	[        0x01000000]	|---> gfx910.mmPA_CL_CLIP_CNTL=0x1000000
[3@0x800000022c00 + 0x16a0]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[3@0x800000022c00 + 0x16a8]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_2=0x0
[3@0x800000022c00 + 0x16ac]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_3=0x0
[3@0x800000022c00 + 0x16b0]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[3@0x800000022c00 + 0x16b8]	[        0x0063dcc0]	|---> gfx910.mmSPI_SHADER_USER_DATA_PS_2=0x63dcc0
[3@0x800000022c00 + 0x16bc]	[        0x00b8bbc0]	|---> gfx910.mmSPI_SHADER_USER_DATA_PS_3=0xb8bbc0
[3@0x800000022c00 + 0x16c0]	[        0xc0046900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (5 words, type: 3, hdr: 0xc0046900)
[3@0x800000022c00 + 0x16c8]	[        0x40fb36bc]	|---> gfx910.mmPA_CL_GB_VERT_CLIP_ADJ=0x40fb36bc
[3@0x800000022c00 + 0x16cc]	[        0x3f800000]	|---> gfx910.mmPA_CL_GB_VERT_DISC_ADJ=0x3f800000
[3@0x800000022c00 + 0x16d0]	[        0x410ace28]	|---> gfx910.mmPA_CL_GB_HORZ_CLIP_ADJ=0x410ace28
[3@0x800000022c00 + 0x16d4]	[        0x3f800000]	|---> gfx910.mmPA_CL_GB_HORZ_DISC_ADJ=0x3f800000
[3@0x800000022c00 + 0x16d8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x16e0]	[        0x00000035]	|---> gfx910.mmPA_SU_VTX_CNTL=0x35
[3@0x800000022c00 + 0x16e4]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x16ec]	[        0x800c070d]	|---> gfx910.mmPA_SC_VPORT_SCISSOR_0_TL=0x800c070d
[3@0x800000022c00 + 0x16f0]	[        0x001c071d]	|---> gfx910.mmPA_SC_VPORT_SCISSOR_0_BR=0x1c071d
[3@0x800000022c00 + 0x16f4]	[        0xc0066900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (7 words, type: 3, hdr: 0xc0066900)
[3@0x800000022c00 + 0x16fc]	[        0x446ba000]	|---> gfx910.mmPA_CL_VPORT_XSCALE=0x446ba000
[3@0x800000022c00 + 0x1700]	[        0x446ba000]	|---> gfx910.mmPA_CL_VPORT_XOFFSET=0x446ba000
[3@0x800000022c00 + 0x1704]	[        0x44826000]	|---> gfx910.mmPA_CL_VPORT_YSCALE=0x44826000
[3@0x800000022c00 + 0x1708]	[        0x44826000]	|---> gfx910.mmPA_CL_VPORT_YOFFSET=0x44826000
[3@0x800000022c00 + 0x170c]	[        0x3f000000]	|---> gfx910.mmPA_CL_VPORT_ZSCALE=0x3f000000
[3@0x800000022c00 + 0x1710]	[        0x3f000000]	|---> gfx910.mmPA_CL_VPORT_ZOFFSET=0x3f000000
[3@0x800000022c00 + 0x1714]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x171c]	[        0x00000000]	|---> gfx910.mmPA_SC_VPORT_ZMIN_0=0x0
[3@0x800000022c00 + 0x1720]	[        0x3f800000]	|---> gfx910.mmPA_SC_VPORT_ZMAX_0=0x3f800000
[3@0x800000022c00 + 0x1724]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x172c]	[        0x0000aa00]	|---> gfx910.mmDB_ALPHA_TO_MASK=0xaa00
[3@0x800000022c00 + 0x1730]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1738]	[        0x40000501]	|---> gfx910.mmCB_BLEND0_CONTROL=0x40000501
[3@0x800000022c00 + 0x173c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1744]	[        0x01510151]	|---> gfx910.mmSX_MRT0_BLEND_OPT=0x1510151
[3@0x800000022c00 + 0x1748]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1750]	[        0x00cc0010]	|---> gfx910.mmCB_COLOR_CONTROL=0xcc0010
[3@0x800000022c00 + 0x1754]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x175c]	[        0x0000486b]	|---> gfx910.mmSPI_INTERP_CONTROL_0=0x486b
[3@0x800000022c00 + 0x1760]	[        0xc0036900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (4 words, type: 3, hdr: 0xc0036900)
[3@0x800000022c00 + 0x1768]	[        0x00080008]	|---> gfx910.mmPA_SU_POINT_SIZE=0x80008
[3@0x800000022c00 + 0x176c]	[        0x00080008]	|---> gfx910.mmPA_SU_POINT_MINMAX=0x80008
[3@0x800000022c00 + 0x1770]	[        0x00000008]	|---> gfx910.mmPA_SU_LINE_CNTL=0x8
[3@0x800000022c00 + 0x1774]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x177c]	[        0x00000022]	|---> gfx910.mmPA_SC_MODE_CNTL_0=0x22
[3@0x800000022c00 + 0x1780]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1788]	[        0x00080244]	|---> gfx910.mmPA_SU_SC_MODE_CNTL=0x80244
[3@0x800000022c00 + 0x178c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1794]	[        0xaa99aaaa]	|---> gfx910.mmPA_SC_EDGERULE=0xaa99aaaa
[3@0x800000022c00 + 0x1798]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x17a0]	[        0x00000000]	|---> gfx910.mmDB_DEPTH_CONTROL=0x0
[3@0x800000022c00 + 0x17a4]	[        0xc0067600]	Opcode 0x76 [PKT3_SET_SH_REG] (7 words, type: 3, hdr: 0xc0067600)
[3@0x800000022c00 + 0x17ac]	[        0x003ffffe]	|---> gfx910.mmSPI_SHADER_PGM_RSRC3_VS=0x3ffffe
[3@0x800000022c00 + 0x17b0]	[        0x00000014]	|---> gfx910.mmSPI_SHADER_LATE_ALLOC_VS=0x14
[3@0x800000022c00 + 0x17b4]	[        0x0000200b]	|---> gfx910.mmSPI_SHADER_PGM_LO_VS=0x200b
[3@0x800000022c00 + 0x17b8]	[        0x00000080]	|---> gfx910.mmSPI_SHADER_PGM_HI_VS=0x80
[3@0x800000022c00 + 0x17bc]	[        0x002c0081]	|---> gfx910.mmSPI_SHADER_PGM_RSRC1_VS=0x2c0081
[3@0x800000022c00 + 0x17c0]	[        0x00000028]	|---> gfx910.mmSPI_SHADER_PGM_RSRC2_VS=0x28
[3@0x800000022c00 + 0x17c4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x17cc]	[        0x0000043f]	|---> gfx910.mmPA_CL_VTE_CNTL=0x43f
[3@0x800000022c00 + 0x17d0]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x17d4]	[        0x0000000e]	|---> EVENT_TYPE=14, EVENT_INDEX=0
[3@0x800000022c00 + 0x17d8]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[3@0x800000022c00 + 0x17e0]	[        0x00002011]	|---> gfx910.mmSPI_SHADER_PGM_LO_PS=0x2011
[3@0x800000022c00 + 0x17e4]	[        0x00000080]	|---> gfx910.mmSPI_SHADER_PGM_HI_PS=0x80
[3@0x800000022c00 + 0x17e8]	[        0x002c0040]	|---> gfx910.mmSPI_SHADER_PGM_RSRC1_PS=0x2c0040
[3@0x800000022c00 + 0x17ec]	[        0x0000000a]	|---> gfx910.mmSPI_SHADER_PGM_RSRC2_PS=0xa
[3@0x800000022c00 + 0x17f0]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x17f8]	[        0x00000002]	|---> gfx910.mmSPI_PS_INPUT_ENA=0x2
[3@0x800000022c00 + 0x17fc]	[        0x00000002]	|---> gfx910.mmSPI_PS_INPUT_ADDR=0x2
[3@0x800000022c00 + 0x1800]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[3@0x800000022c00 + 0x1808]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_4=0x0
[3@0x800000022c00 + 0x180c]	[        0xc0017a00]	Opcode 0x7a [PKT3_SET_UCONFIG_REG_INDEX] (2 words, type: 3, hdr: 0xc0017a00)
[3@0x800000022c00 + 0x1810]	[        0x40000258]	|---> INDEX=[multi_vgt_param]/4
[3@0x800000022c00 + 0x1814]	[        0x0070007f]	|---> gfx910.mmIA_MULTI_VGT_PARAM=0x70007f
[3@0x800000022c00 + 0x1818]	[        0xc0017a00]	Opcode 0x7a [PKT3_SET_UCONFIG_REG_INDEX] (2 words, type: 3, hdr: 0xc0017a00)
[3@0x800000022c00 + 0x181c]	[        0x10000242]	|---> INDEX=[prim_type]/1
[3@0x800000022c00 + 0x1820]	[        0x00000005]	|---> gfx910.mmVGT_PRIMITIVE_TYPE=0x5
[3@0x800000022c00 + 0x1824]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x1828]	[        0x0000002e]	|---> EVENT_TYPE=46, EVENT_INDEX=0
[3@0x800000022c00 + 0x182c]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x1830]	[        0x0000002c]	|---> EVENT_TYPE=44, EVENT_INDEX=0
[3@0x800000022c00 + 0x1834]	[        0xc0024600]	Opcode 0x46 [PKT3_EVENT_WRITE] (3 words, type: 3, hdr: 0xc0024600)
[3@0x800000022c00 + 0x1838]	[        0x00000115]	|---> EVENT_TYPE=21, EVENT_INDEX=1
[3@0x800000022c00 + 0x183c]	[        0x00000100]	|---> ADDRESS_LO=0x100
[3@0x800000022c00 + 0x1840]	[        0xffff8001]	|---> ADDRESS_HI=0xffff8001
[3@0x800000022c00 + 0x1844]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[3@0x800000022c00 + 0x1848]	[        0x0022052d]	|---> EVENT_TYPE=[FLUSH_AND_INV_CB_DATA_TS]/45, EVENT_INDEX=5, TCL1_VOL_ACTION_ENA=0, TC_VOL_ACTION_ENA=0, TC_WB_ACTION_ENA=0, TCL1_ACTION_ENA=0, TC_ACTION_ENA=1, TC_NC_ACTION_ENA=0, TC_WC_ACTION_ENA=0, TC_MD_ACTION_ENA=1, CACHE_POLICY=0, EXECUTE=0
[3@0x800000022c00 + 0x184c]	[        0x23000000]	|---> DST_SEL=0, INT_SEL=3, DATA_SEL=1
[3@0x800000022c00 + 0x1850]	[        0x000020c0]	|---> ADDR_LO=0x20c0
[3@0x800000022c00 + 0x1854]	[        0xffff8001]	|---> ADDR_HI=0xffff8001
[3@0x800000022c00 + 0x1858]	[        0x03382f03]	|---> DATA_LO=0x3382f03
[3@0x800000022c00 + 0x185c]	[        0x00000000]	|---> DATA_HI=0x0
[3@0x800000022c00 + 0x1860]	[        0x00000000]	|---> INT_CTXID=0x0
[3@0x800000022c00 + 0x1864]	[        0xc0053c00]	Opcode 0x3c [PKT3_WAIT_REG_MEM] (6 words, type: 3, hdr: 0xc0053c00)
[3@0x800000022c00 + 0x1868]	[        0x00000013]	|---> ENGINE=[ME]/0, MEMSPACE=[MEM]/1, OPERATION=0, FUNCTION=[==]/3
[3@0x800000022c00 + 0x186c]	[        0x000020c0]	|---> POLL_ADDRESS_LO=0x20c0, SWAP=0x0
[3@0x800000022c00 + 0x1870]	[        0xffff8001]	|---> POLL_ADDRESS_HI=0xffff8001
[3@0x800000022c00 + 0x1874]	[        0x03382f03]	|---> REFERENCE=0x3382f03
[3@0x800000022c00 + 0x1878]	[        0xffffffff]	|---> MASK=0xffffffff
[3@0x800000022c00 + 0x187c]	[        0x00000004]	|---> POLL INTERVAL=0x4
[3@0x800000022c00 + 0x1880]	[        0xc0055800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (6 words, type: 3, hdr: 0xc0055800)
[3@0x800000022c00 + 0x1884]	[        0x80400000]	|---> ENGINE=[ME]/1, COHER_CNTL=4194304
[3@0x800000022c00 + 0x1888]	[        0xffffffff]	|---> CP_COHER_SIZE=0xffffffff
[3@0x800000022c00 + 0x188c]	[        0x00ffffff]	|---> CP_COHER_SIZE_HI=0xff
[3@0x800000022c00 + 0x1890]	[        0x00000000]	|---> CP_COHER_BASE=0x0
[3@0x800000022c00 + 0x1894]	[        0x00000000]	|---> CP_COHER_BASE_HI=0x0
[3@0x800000022c00 + 0x1898]	[        0x0000000a]	|---> POLL_INTERVAL=10
[3@0x800000022c00 + 0x189c]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x18a0]	[        0x00000019]	|---> EVENT_TYPE=25, EVENT_INDEX=0
[3@0x800000022c00 + 0x18a4]	[        0xc0087600]	Opcode 0x76 [PKT3_SET_SH_REG] (9 words, type: 3, hdr: 0xc0087600)
[3@0x800000022c00 + 0x18ac]	[        0x028f9114]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_12=0x28f9114
[3@0x800000022c00 + 0x18b0]	[        0x00108001]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_13=0x108001
[3@0x800000022c00 + 0x18b4]	[        0x000006ef]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_14=0x6ef
[3@0x800000022c00 + 0x18b8]	[        0x0005f22c]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_15=0x5f22c
[3@0x800000022c00 + 0x18bc]	[        0x028f911c]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_16=0x28f911c
[3@0x800000022c00 + 0x18c0]	[        0x00108001]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_17=0x108001
[3@0x800000022c00 + 0x18c4]	[        0x000006ee]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_18=0x6ee
[3@0x800000022c00 + 0x18c8]	[        0x0005f22c]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_19=0x5f22c
[3@0x800000022c00 + 0x18cc]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[3@0x800000022c00 + 0x18d4]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_5=0x0
[3@0x800000022c00 + 0x18d8]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[3@0x800000022c00 + 0x18dc]	[        0x00000004]	|---> INDEX_COUNT=4
[3@0x800000022c00 + 0x18e0]	[        0x00000002]	|---> DRAW_INITIATOR=2
[3@0x800000022c00 + 0x18e4]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[3@0x800000022c00 + 0x18e8]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[3@0x800000022c00 + 0x18ec]	[        0x00200b00]	|---> SRC_ADDR_LO_OR_DATA=0x200b00
[3@0x800000022c00 + 0x18f0]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x18f4]	[        0x00200b00]	|---> DST_ADDR_LO=0x200b00
[3@0x800000022c00 + 0x18f8]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x18fc]	[        0x80000060]	|---> BYTE_COUNT=96, DIS_WC=0, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0
[3@0x800000022c00 + 0x1900]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[3@0x800000022c00 + 0x1904]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[3@0x800000022c00 + 0x1908]	[        0x00201100]	|---> SRC_ADDR_LO_OR_DATA=0x201100
[3@0x800000022c00 + 0x190c]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x1910]	[        0x00201100]	|---> DST_ADDR_LO=0x201100
[3@0x800000022c00 + 0x1914]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x1918]	[        0x80000080]	|---> BYTE_COUNT=128, DIS_WC=0, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0
[3@0x800000022c00 + 0x191c]	[        0xc00f6900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (16 words, type: 3, hdr: 0xc00f6900)
[3@0x800000022c00 + 0x1924]	[        0x010001e0]	|---> gfx910.mmCB_COLOR0_BASE=0x10001e0
[3@0x800000022c00 + 0x1928]	[        0x00000080]	|---> gfx910.mmCB_COLOR0_BASE_EXT=0x80
[3@0x800000022c00 + 0x192c]	[        0x0003c00f]	|---> gfx910.mmCB_COLOR0_ATTRIB2=0x3c00f
[3@0x800000022c00 + 0x1930]	[        0x00000000]	|---> gfx910.mmCB_COLOR0_VIEW=0x0
[3@0x800000022c00 + 0x1934]	[        0x10028828]	|---> gfx910.mmCB_COLOR0_INFO=0x10028828
[3@0x800000022c00 + 0x1938]	[        0xda580000]	|---> gfx910.mmCB_COLOR0_ATTRIB=0xda580000
[3@0x800000022c00 + 0x193c]	[        0x00000218]	|---> gfx910.mmCB_COLOR0_DCC_CONTROL=0x218
[3@0x800000022c00 + 0x1940]	[        0x010001e0]	|---> gfx910.mmCB_COLOR0_CMASK=0x10001e0
[3@0x800000022c00 + 0x1944]	[        0x00000080]	|---> gfx910.mmCB_COLOR0_CMASK_BASE_EXT=0x80
[3@0x800000022c00 + 0x1948]	[        0x010001e0]	|---> gfx910.mmCB_COLOR0_FMASK=0x10001e0
[3@0x800000022c00 + 0x194c]	[        0x00000080]	|---> gfx910.mmCB_COLOR0_FMASK_BASE_EXT=0x80
[3@0x800000022c00 + 0x1950]	[        0x00000000]	|---> gfx910.mmCB_COLOR0_CLEAR_WORD0=0x0
[3@0x800000022c00 + 0x1954]	[        0x00000000]	|---> gfx910.mmCB_COLOR0_CLEAR_WORD1=0x0
[3@0x800000022c00 + 0x1958]	[        0x010001f0]	|---> gfx910.mmCB_COLOR0_DCC_BASE=0x10001f0
[3@0x800000022c00 + 0x195c]	[        0x00000080]	|---> gfx910.mmCB_COLOR0_DCC_BASE_EXT=0x80
[3@0x800000022c00 + 0x1960]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1968]	[        0x0000001f]	|---> gfx910.mmCB_MRT0_EPITCH=0x1f
[3@0x800000022c00 + 0x196c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1974]	[        0x00100010]	|---> gfx910.mmPA_SC_WINDOW_SCISSOR_BR=0x100010
[3@0x800000022c00 + 0x1978]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x197c]	[        0x0000000e]	|---> EVENT_TYPE=14, EVENT_INDEX=0
[3@0x800000022c00 + 0x1980]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1988]	[        0x10040003]	|---> gfx910.mmPA_SC_BINNER_CNTL_0=0x10040003
[3@0x800000022c00 + 0x198c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1994]	[        0x01010000]	|---> gfx910.mmPA_CL_CLIP_CNTL=0x1010000
[3@0x800000022c00 + 0x1998]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[3@0x800000022c00 + 0x19a0]	[        0x00b8bc00]	|---> gfx910.mmSPI_SHADER_USER_DATA_PS_3=0xb8bc00
[3@0x800000022c00 + 0x19a4]	[        0xc0046900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (5 words, type: 3, hdr: 0xc0046900)
[3@0x800000022c00 + 0x19ac]	[        0x41fb4e4c]	|---> gfx910.mmPA_CL_GB_VERT_CLIP_ADJ=0x41fb4e4c
[3@0x800000022c00 + 0x19b0]	[        0x3f800000]	|---> gfx910.mmPA_CL_GB_VERT_DISC_ADJ=0x3f800000
[3@0x800000022c00 + 0x19b4]	[        0x420b00ae]	|---> gfx910.mmPA_CL_GB_HORZ_CLIP_ADJ=0x420b00ae
[3@0x800000022c00 + 0x19b8]	[        0x3f800000]	|---> gfx910.mmPA_CL_GB_HORZ_DISC_ADJ=0x3f800000
[3@0x800000022c00 + 0x19bc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x19c4]	[        0x0000002d]	|---> gfx910.mmPA_SU_VTX_CNTL=0x2d
[3@0x800000022c00 + 0x19c8]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x19d0]	[        0x80000000]	|---> gfx910.mmPA_SC_VPORT_SCISSOR_0_TL=0x80000000
[3@0x800000022c00 + 0x19d4]	[        0x40004000]	|---> gfx910.mmPA_SC_VPORT_SCISSOR_0_BR=0x40004000
[3@0x800000022c00 + 0x19d8]	[        0xc0066900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (7 words, type: 3, hdr: 0xc0066900)
[3@0x800000022c00 + 0x19e0]	[        0x446ba000]	|---> gfx910.mmPA_CL_VPORT_XSCALE=0x446ba000
[3@0x800000022c00 + 0x19e4]	[        0x446ba000]	|---> gfx910.mmPA_CL_VPORT_XOFFSET=0x446ba000
[3@0x800000022c00 + 0x19e8]	[        0x44826000]	|---> gfx910.mmPA_CL_VPORT_YSCALE=0x44826000
[3@0x800000022c00 + 0x19ec]	[        0x44826000]	|---> gfx910.mmPA_CL_VPORT_YOFFSET=0x44826000
[3@0x800000022c00 + 0x19f0]	[        0x3f000000]	|---> gfx910.mmPA_CL_VPORT_ZSCALE=0x3f000000
[3@0x800000022c00 + 0x19f4]	[        0x3f000000]	|---> gfx910.mmPA_CL_VPORT_ZOFFSET=0x3f000000
[3@0x800000022c00 + 0x19f8]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x1a00]	[        0x00000000]	|---> gfx910.mmPA_SC_VPORT_ZMIN_0=0x0
[3@0x800000022c00 + 0x1a04]	[        0x3f800000]	|---> gfx910.mmPA_SC_VPORT_ZMAX_0=0x3f800000
[3@0x800000022c00 + 0x1a08]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1a10]	[        0x0000aa00]	|---> gfx910.mmDB_ALPHA_TO_MASK=0xaa00
[3@0x800000022c00 + 0x1a14]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1a1c]	[        0x00000000]	|---> gfx910.mmCB_BLEND0_CONTROL=0x0
[3@0x800000022c00 + 0x1a20]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1a28]	[        0x06000600]	|---> gfx910.mmSX_MRT0_BLEND_OPT=0x6000600
[3@0x800000022c00 + 0x1a2c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1a34]	[        0x00cc0010]	|---> gfx910.mmCB_COLOR_CONTROL=0xcc0010
[3@0x800000022c00 + 0x1a38]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1a40]	[        0x00000869]	|---> gfx910.mmSPI_INTERP_CONTROL_0=0x869
[3@0x800000022c00 + 0x1a44]	[        0xc0036900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (4 words, type: 3, hdr: 0xc0036900)
[3@0x800000022c00 + 0x1a4c]	[        0x00000000]	|---> gfx910.mmPA_SU_POINT_SIZE=0x0
[3@0x800000022c00 + 0x1a50]	[        0x00000000]	|---> gfx910.mmPA_SU_POINT_MINMAX=0x0
[3@0x800000022c00 + 0x1a54]	[        0x00000000]	|---> gfx910.mmPA_SU_LINE_CNTL=0x0
[3@0x800000022c00 + 0x1a58]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1a60]	[        0x00000022]	|---> gfx910.mmPA_SC_MODE_CNTL_0=0x22
[3@0x800000022c00 + 0x1a64]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1a6c]	[        0x00080244]	|---> gfx910.mmPA_SU_SC_MODE_CNTL=0x80244
[3@0x800000022c00 + 0x1a70]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1a78]	[        0xaaa6995a]	|---> gfx910.mmPA_SC_EDGERULE=0xaaa6995a
[3@0x800000022c00 + 0x1a7c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1a84]	[        0x00000000]	|---> gfx910.mmDB_DEPTH_CONTROL=0x0
[3@0x800000022c00 + 0x1a88]	[        0xc0067600]	Opcode 0x76 [PKT3_SET_SH_REG] (7 words, type: 3, hdr: 0xc0067600)
[3@0x800000022c00 + 0x1a90]	[        0x003ffffe]	|---> gfx910.mmSPI_SHADER_PGM_RSRC3_VS=0x3ffffe
[3@0x800000022c00 + 0x1a94]	[        0x00000014]	|---> gfx910.mmSPI_SHADER_LATE_ALLOC_VS=0x14
[3@0x800000022c00 + 0x1a98]	[        0x00002003]	|---> gfx910.mmSPI_SHADER_PGM_LO_VS=0x2003
[3@0x800000022c00 + 0x1a9c]	[        0x00000080]	|---> gfx910.mmSPI_SHADER_PGM_HI_VS=0x80
[3@0x800000022c00 + 0x1aa0]	[        0x002c0041]	|---> gfx910.mmSPI_SHADER_PGM_RSRC1_VS=0x2c0041
[3@0x800000022c00 + 0x1aa4]	[        0x00000016]	|---> gfx910.mmSPI_SHADER_PGM_RSRC2_VS=0x16
[3@0x800000022c00 + 0x1aa8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1ab0]	[        0x00000300]	|---> gfx910.mmPA_CL_VTE_CNTL=0x300
[3@0x800000022c00 + 0x1ab4]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x1ab8]	[        0x0000000e]	|---> EVENT_TYPE=14, EVENT_INDEX=0
[3@0x800000022c00 + 0x1abc]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[3@0x800000022c00 + 0x1ac4]	[        0x00002007]	|---> gfx910.mmSPI_SHADER_PGM_LO_PS=0x2007
[3@0x800000022c00 + 0x1ac8]	[        0x00000080]	|---> gfx910.mmSPI_SHADER_PGM_HI_PS=0x80
[3@0x800000022c00 + 0x1acc]	[        0x002c0043]	|---> gfx910.mmSPI_SHADER_PGM_RSRC1_PS=0x2c0043
[3@0x800000022c00 + 0x1ad0]	[        0x0000000a]	|---> gfx910.mmSPI_SHADER_PGM_RSRC2_PS=0xa
[3@0x800000022c00 + 0x1ad4]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x1adc]	[        0x00000020]	|---> gfx910.mmSPI_PS_INPUT_ENA=0x20
[3@0x800000022c00 + 0x1ae0]	[        0x0000f077]	|---> gfx910.mmSPI_PS_INPUT_ADDR=0xf077
[3@0x800000022c00 + 0x1ae4]	[        0xc0017a00]	Opcode 0x7a [PKT3_SET_UCONFIG_REG_INDEX] (2 words, type: 3, hdr: 0xc0017a00)
[3@0x800000022c00 + 0x1ae8]	[        0x40000258]	|---> INDEX=[multi_vgt_param]/4
[3@0x800000022c00 + 0x1aec]	[        0x0070007f]	|---> gfx910.mmIA_MULTI_VGT_PARAM=0x70007f
[3@0x800000022c00 + 0x1af0]	[        0xc0017a00]	Opcode 0x7a [PKT3_SET_UCONFIG_REG_INDEX] (2 words, type: 3, hdr: 0xc0017a00)
[3@0x800000022c00 + 0x1af4]	[        0x10000242]	|---> INDEX=[prim_type]/1
[3@0x800000022c00 + 0x1af8]	[        0x00000011]	|---> gfx910.mmVGT_PRIMITIVE_TYPE=0x11
[3@0x800000022c00 + 0x1afc]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x1b00]	[        0x0000002e]	|---> EVENT_TYPE=46, EVENT_INDEX=0
[3@0x800000022c00 + 0x1b04]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x1b08]	[        0x0000002c]	|---> EVENT_TYPE=44, EVENT_INDEX=0
[3@0x800000022c00 + 0x1b0c]	[        0xc0024600]	Opcode 0x46 [PKT3_EVENT_WRITE] (3 words, type: 3, hdr: 0xc0024600)
[3@0x800000022c00 + 0x1b10]	[        0x00000115]	|---> EVENT_TYPE=21, EVENT_INDEX=1
[3@0x800000022c00 + 0x1b14]	[        0x00000100]	|---> ADDRESS_LO=0x100
[3@0x800000022c00 + 0x1b18]	[        0xffff8001]	|---> ADDRESS_HI=0xffff8001
[3@0x800000022c00 + 0x1b1c]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[3@0x800000022c00 + 0x1b20]	[        0x0022052d]	|---> EVENT_TYPE=[FLUSH_AND_INV_CB_DATA_TS]/45, EVENT_INDEX=5, TCL1_VOL_ACTION_ENA=0, TC_VOL_ACTION_ENA=0, TC_WB_ACTION_ENA=0, TCL1_ACTION_ENA=0, TC_ACTION_ENA=1, TC_NC_ACTION_ENA=0, TC_WC_ACTION_ENA=0, TC_MD_ACTION_ENA=1, CACHE_POLICY=0, EXECUTE=0
[3@0x800000022c00 + 0x1b24]	[        0x23000000]	|---> DST_SEL=0, INT_SEL=3, DATA_SEL=1
[3@0x800000022c00 + 0x1b28]	[        0x000020c0]	|---> ADDR_LO=0x20c0
[3@0x800000022c00 + 0x1b2c]	[        0xffff8001]	|---> ADDR_HI=0xffff8001
[3@0x800000022c00 + 0x1b30]	[        0x03382f04]	|---> DATA_LO=0x3382f04
[3@0x800000022c00 + 0x1b34]	[        0x00000000]	|---> DATA_HI=0x0
[3@0x800000022c00 + 0x1b38]	[        0x00000000]	|---> INT_CTXID=0x0
[3@0x800000022c00 + 0x1b3c]	[        0xc0053c00]	Opcode 0x3c [PKT3_WAIT_REG_MEM] (6 words, type: 3, hdr: 0xc0053c00)
[3@0x800000022c00 + 0x1b40]	[        0x00000013]	|---> ENGINE=[ME]/0, MEMSPACE=[MEM]/1, OPERATION=0, FUNCTION=[==]/3
[3@0x800000022c00 + 0x1b44]	[        0x000020c0]	|---> POLL_ADDRESS_LO=0x20c0, SWAP=0x0
[3@0x800000022c00 + 0x1b48]	[        0xffff8001]	|---> POLL_ADDRESS_HI=0xffff8001
[3@0x800000022c00 + 0x1b4c]	[        0x03382f04]	|---> REFERENCE=0x3382f04
[3@0x800000022c00 + 0x1b50]	[        0xffffffff]	|---> MASK=0xffffffff
[3@0x800000022c00 + 0x1b54]	[        0x00000004]	|---> POLL INTERVAL=0x4
[3@0x800000022c00 + 0x1b58]	[        0xc0055800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (6 words, type: 3, hdr: 0xc0055800)
[3@0x800000022c00 + 0x1b5c]	[        0x80400000]	|---> ENGINE=[ME]/1, COHER_CNTL=4194304
[3@0x800000022c00 + 0x1b60]	[        0xffffffff]	|---> CP_COHER_SIZE=0xffffffff
[3@0x800000022c00 + 0x1b64]	[        0x00ffffff]	|---> CP_COHER_SIZE_HI=0xff
[3@0x800000022c00 + 0x1b68]	[        0x00000000]	|---> CP_COHER_BASE=0x0
[3@0x800000022c00 + 0x1b6c]	[        0x00000000]	|---> CP_COHER_BASE_HI=0x0
[3@0x800000022c00 + 0x1b70]	[        0x0000000a]	|---> POLL_INTERVAL=10
[3@0x800000022c00 + 0x1b74]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x1b78]	[        0x0000001a]	|---> EVENT_TYPE=26, EVENT_INDEX=0
[3@0x800000022c00 + 0x1b7c]	[        0xc0097600]	Opcode 0x76 [PKT3_SET_SH_REG] (10 words, type: 3, hdr: 0xc0097600)
[3@0x800000022c00 + 0x1b84]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_2=0x0
[3@0x800000022c00 + 0x1b88]	[        0x00100010]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_3=0x100010
[3@0x800000022c00 + 0x1b8c]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_4=0x0
[3@0x800000022c00 + 0x1b90]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_5=0x0
[3@0x800000022c00 + 0x1b94]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_6=0x0
[3@0x800000022c00 + 0x1b98]	[        0x41800000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_7=0x41800000
[3@0x800000022c00 + 0x1b9c]	[        0x41800000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_8=0x41800000
[3@0x800000022c00 + 0x1ba0]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_9=0x0
[3@0x800000022c00 + 0x1ba4]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_10=0x0
[3@0x800000022c00 + 0x1ba8]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[3@0x800000022c00 + 0x1bac]	[        0x00000003]	|---> INDEX_COUNT=3
[3@0x800000022c00 + 0x1bb0]	[        0x00000002]	|---> DRAW_INITIATOR=2
[3@0x800000022c00 + 0x1bb4]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[3@0x800000022c00 + 0x1bb8]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[3@0x800000022c00 + 0x1bbc]	[        0x00200300]	|---> SRC_ADDR_LO_OR_DATA=0x200300
[3@0x800000022c00 + 0x1bc0]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x1bc4]	[        0x00200300]	|---> DST_ADDR_LO=0x200300
[3@0x800000022c00 + 0x1bc8]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x1bcc]	[        0x800000a0]	|---> BYTE_COUNT=160, DIS_WC=0, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0
[3@0x800000022c00 + 0x1bd0]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[3@0x800000022c00 + 0x1bd4]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[3@0x800000022c00 + 0x1bd8]	[        0x00200700]	|---> SRC_ADDR_LO_OR_DATA=0x200700
[3@0x800000022c00 + 0x1bdc]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x1be0]	[        0x00200700]	|---> DST_ADDR_LO=0x200700
[3@0x800000022c00 + 0x1be4]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x1be8]	[        0x80000080]	|---> BYTE_COUNT=128, DIS_WC=0, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0
[3@0x800000022c00 + 0x1bec]	[        0xc00f6900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (16 words, type: 3, hdr: 0xc00f6900)
[3@0x800000022c00 + 0x1bf4]	[        0x010ba000]	|---> gfx910.mmCB_COLOR0_BASE=0x10ba000
[3@0x800000022c00 + 0x1bf8]	[        0x00000080]	|---> gfx910.mmCB_COLOR0_BASE_EXT=0x80
[3@0x800000022c00 + 0x1bfc]	[        0x01d70825]	|---> gfx910.mmCB_COLOR0_ATTRIB2=0x1d70825
[3@0x800000022c00 + 0x1c00]	[        0x00000000]	|---> gfx910.mmCB_COLOR0_VIEW=0x0
[3@0x800000022c00 + 0x1c04]	[        0x10028828]	|---> gfx910.mmCB_COLOR0_INFO=0x10028828
[3@0x800000022c00 + 0x1c08]	[        0xdc680000]	|---> gfx910.mmCB_COLOR0_ATTRIB=0xdc680000
[3@0x800000022c00 + 0x1c0c]	[        0x00000218]	|---> gfx910.mmCB_COLOR0_DCC_CONTROL=0x218
[3@0x800000022c00 + 0x1c10]	[        0x010ba000]	|---> gfx910.mmCB_COLOR0_CMASK=0x10ba000
[3@0x800000022c00 + 0x1c14]	[        0x00000080]	|---> gfx910.mmCB_COLOR0_CMASK_BASE_EXT=0x80
[3@0x800000022c00 + 0x1c18]	[        0x010ba000]	|---> gfx910.mmCB_COLOR0_FMASK=0x10ba000
[3@0x800000022c00 + 0x1c1c]	[        0x00000080]	|---> gfx910.mmCB_COLOR0_FMASK_BASE_EXT=0x80
[3@0x800000022c00 + 0x1c20]	[        0x00000000]	|---> gfx910.mmCB_COLOR0_CLEAR_WORD0=0x0
[3@0x800000022c00 + 0x1c24]	[        0x00000000]	|---> gfx910.mmCB_COLOR0_CLEAR_WORD1=0x0
[3@0x800000022c00 + 0x1c28]	[        0x010c9f00]	|---> gfx910.mmCB_COLOR0_DCC_BASE=0x10c9f00
[3@0x800000022c00 + 0x1c2c]	[        0x00000080]	|---> gfx910.mmCB_COLOR0_DCC_BASE_EXT=0x80
[3@0x800000022c00 + 0x1c30]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1c38]	[        0x0000077f]	|---> gfx910.mmCB_MRT0_EPITCH=0x77f
[3@0x800000022c00 + 0x1c3c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1c44]	[        0x0826075d]	|---> gfx910.mmPA_SC_WINDOW_SCISSOR_BR=0x826075d
[3@0x800000022c00 + 0x1c48]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x1c4c]	[        0x0000000e]	|---> EVENT_TYPE=14, EVENT_INDEX=0
[3@0x800000022c00 + 0x1c50]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1c58]	[        0x19fdf500]	|---> gfx910.mmPA_SC_BINNER_CNTL_0=0x19fdf500
[3@0x800000022c00 + 0x1c5c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1c64]	[        0x01000000]	|---> gfx910.mmPA_CL_CLIP_CNTL=0x1000000
[3@0x800000022c00 + 0x1c68]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[3@0x800000022c00 + 0x1c70]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_2=0x0
[3@0x800000022c00 + 0x1c74]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_3=0x0
[3@0x800000022c00 + 0x1c78]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[3@0x800000022c00 + 0x1c80]	[        0x00b8bc40]	|---> gfx910.mmSPI_SHADER_USER_DATA_PS_3=0xb8bc40
[3@0x800000022c00 + 0x1c84]	[        0xc0046900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (5 words, type: 3, hdr: 0xc0046900)
[3@0x800000022c00 + 0x1c8c]	[        0x40fb36bc]	|---> gfx910.mmPA_CL_GB_VERT_CLIP_ADJ=0x40fb36bc
[3@0x800000022c00 + 0x1c90]	[        0x3f800000]	|---> gfx910.mmPA_CL_GB_VERT_DISC_ADJ=0x3f800000
[3@0x800000022c00 + 0x1c94]	[        0x410ace28]	|---> gfx910.mmPA_CL_GB_HORZ_CLIP_ADJ=0x410ace28
[3@0x800000022c00 + 0x1c98]	[        0x3f800000]	|---> gfx910.mmPA_CL_GB_HORZ_DISC_ADJ=0x3f800000
[3@0x800000022c00 + 0x1c9c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1ca4]	[        0x00000035]	|---> gfx910.mmPA_SU_VTX_CNTL=0x35
[3@0x800000022c00 + 0x1ca8]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x1cb0]	[        0x800c0740]	|---> gfx910.mmPA_SC_VPORT_SCISSOR_0_TL=0x800c0740
[3@0x800000022c00 + 0x1cb4]	[        0x001c0750]	|---> gfx910.mmPA_SC_VPORT_SCISSOR_0_BR=0x1c0750
[3@0x800000022c00 + 0x1cb8]	[        0xc0066900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (7 words, type: 3, hdr: 0xc0066900)
[3@0x800000022c00 + 0x1cc0]	[        0x446ba000]	|---> gfx910.mmPA_CL_VPORT_XSCALE=0x446ba000
[3@0x800000022c00 + 0x1cc4]	[        0x446ba000]	|---> gfx910.mmPA_CL_VPORT_XOFFSET=0x446ba000
[3@0x800000022c00 + 0x1cc8]	[        0x44826000]	|---> gfx910.mmPA_CL_VPORT_YSCALE=0x44826000
[3@0x800000022c00 + 0x1ccc]	[        0x44826000]	|---> gfx910.mmPA_CL_VPORT_YOFFSET=0x44826000
[3@0x800000022c00 + 0x1cd0]	[        0x3f000000]	|---> gfx910.mmPA_CL_VPORT_ZSCALE=0x3f000000
[3@0x800000022c00 + 0x1cd4]	[        0x3f000000]	|---> gfx910.mmPA_CL_VPORT_ZOFFSET=0x3f000000
[3@0x800000022c00 + 0x1cd8]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x1ce0]	[        0x00000000]	|---> gfx910.mmPA_SC_VPORT_ZMIN_0=0x0
[3@0x800000022c00 + 0x1ce4]	[        0x3f800000]	|---> gfx910.mmPA_SC_VPORT_ZMAX_0=0x3f800000
[3@0x800000022c00 + 0x1ce8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1cf0]	[        0x0000aa00]	|---> gfx910.mmDB_ALPHA_TO_MASK=0xaa00
[3@0x800000022c00 + 0x1cf4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1cfc]	[        0x40000501]	|---> gfx910.mmCB_BLEND0_CONTROL=0x40000501
[3@0x800000022c00 + 0x1d00]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1d08]	[        0x01510151]	|---> gfx910.mmSX_MRT0_BLEND_OPT=0x1510151
[3@0x800000022c00 + 0x1d0c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1d14]	[        0x00cc0010]	|---> gfx910.mmCB_COLOR_CONTROL=0xcc0010
[3@0x800000022c00 + 0x1d18]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1d20]	[        0x0000486b]	|---> gfx910.mmSPI_INTERP_CONTROL_0=0x486b
[3@0x800000022c00 + 0x1d24]	[        0xc0036900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (4 words, type: 3, hdr: 0xc0036900)
[3@0x800000022c00 + 0x1d2c]	[        0x00080008]	|---> gfx910.mmPA_SU_POINT_SIZE=0x80008
[3@0x800000022c00 + 0x1d30]	[        0x00080008]	|---> gfx910.mmPA_SU_POINT_MINMAX=0x80008
[3@0x800000022c00 + 0x1d34]	[        0x00000008]	|---> gfx910.mmPA_SU_LINE_CNTL=0x8
[3@0x800000022c00 + 0x1d38]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1d40]	[        0x00000022]	|---> gfx910.mmPA_SC_MODE_CNTL_0=0x22
[3@0x800000022c00 + 0x1d44]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1d4c]	[        0x00080244]	|---> gfx910.mmPA_SU_SC_MODE_CNTL=0x80244
[3@0x800000022c00 + 0x1d50]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1d58]	[        0xaa99aaaa]	|---> gfx910.mmPA_SC_EDGERULE=0xaa99aaaa
[3@0x800000022c00 + 0x1d5c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1d64]	[        0x00000000]	|---> gfx910.mmDB_DEPTH_CONTROL=0x0
[3@0x800000022c00 + 0x1d68]	[        0xc0067600]	Opcode 0x76 [PKT3_SET_SH_REG] (7 words, type: 3, hdr: 0xc0067600)
[3@0x800000022c00 + 0x1d70]	[        0x003ffffe]	|---> gfx910.mmSPI_SHADER_PGM_RSRC3_VS=0x3ffffe
[3@0x800000022c00 + 0x1d74]	[        0x00000014]	|---> gfx910.mmSPI_SHADER_LATE_ALLOC_VS=0x14
[3@0x800000022c00 + 0x1d78]	[        0x0000200b]	|---> gfx910.mmSPI_SHADER_PGM_LO_VS=0x200b
[3@0x800000022c00 + 0x1d7c]	[        0x00000080]	|---> gfx910.mmSPI_SHADER_PGM_HI_VS=0x80
[3@0x800000022c00 + 0x1d80]	[        0x002c0081]	|---> gfx910.mmSPI_SHADER_PGM_RSRC1_VS=0x2c0081
[3@0x800000022c00 + 0x1d84]	[        0x00000028]	|---> gfx910.mmSPI_SHADER_PGM_RSRC2_VS=0x28
[3@0x800000022c00 + 0x1d88]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1d90]	[        0x0000043f]	|---> gfx910.mmPA_CL_VTE_CNTL=0x43f
[3@0x800000022c00 + 0x1d94]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x1d98]	[        0x0000000e]	|---> EVENT_TYPE=14, EVENT_INDEX=0
[3@0x800000022c00 + 0x1d9c]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[3@0x800000022c00 + 0x1da4]	[        0x00002046]	|---> gfx910.mmSPI_SHADER_PGM_LO_PS=0x2046
[3@0x800000022c00 + 0x1da8]	[        0x00000080]	|---> gfx910.mmSPI_SHADER_PGM_HI_PS=0x80
[3@0x800000022c00 + 0x1dac]	[        0x002c0083]	|---> gfx910.mmSPI_SHADER_PGM_RSRC1_PS=0x2c0083
[3@0x800000022c00 + 0x1db0]	[        0x0000000a]	|---> gfx910.mmSPI_SHADER_PGM_RSRC2_PS=0xa
[3@0x800000022c00 + 0x1db4]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x1dbc]	[        0x00000002]	|---> gfx910.mmSPI_PS_INPUT_ENA=0x2
[3@0x800000022c00 + 0x1dc0]	[        0x0000f077]	|---> gfx910.mmSPI_PS_INPUT_ADDR=0xf077
[3@0x800000022c00 + 0x1dc4]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[3@0x800000022c00 + 0x1dcc]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_4=0x0
[3@0x800000022c00 + 0x1dd0]	[        0xc0017a00]	Opcode 0x7a [PKT3_SET_UCONFIG_REG_INDEX] (2 words, type: 3, hdr: 0xc0017a00)
[3@0x800000022c00 + 0x1dd4]	[        0x40000258]	|---> INDEX=[multi_vgt_param]/4
[3@0x800000022c00 + 0x1dd8]	[        0x0070007f]	|---> gfx910.mmIA_MULTI_VGT_PARAM=0x70007f
[3@0x800000022c00 + 0x1ddc]	[        0xc0017a00]	Opcode 0x7a [PKT3_SET_UCONFIG_REG_INDEX] (2 words, type: 3, hdr: 0xc0017a00)
[3@0x800000022c00 + 0x1de0]	[        0x10000242]	|---> INDEX=[prim_type]/1
[3@0x800000022c00 + 0x1de4]	[        0x00000005]	|---> gfx910.mmVGT_PRIMITIVE_TYPE=0x5
[3@0x800000022c00 + 0x1de8]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x1dec]	[        0x0000002e]	|---> EVENT_TYPE=46, EVENT_INDEX=0
[3@0x800000022c00 + 0x1df0]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x1df4]	[        0x0000002c]	|---> EVENT_TYPE=44, EVENT_INDEX=0
[3@0x800000022c00 + 0x1df8]	[        0xc0024600]	Opcode 0x46 [PKT3_EVENT_WRITE] (3 words, type: 3, hdr: 0xc0024600)
[3@0x800000022c00 + 0x1dfc]	[        0x00000115]	|---> EVENT_TYPE=21, EVENT_INDEX=1
[3@0x800000022c00 + 0x1e00]	[        0x00000100]	|---> ADDRESS_LO=0x100
[3@0x800000022c00 + 0x1e04]	[        0xffff8001]	|---> ADDRESS_HI=0xffff8001
[3@0x800000022c00 + 0x1e08]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[3@0x800000022c00 + 0x1e0c]	[        0x0022052d]	|---> EVENT_TYPE=[FLUSH_AND_INV_CB_DATA_TS]/45, EVENT_INDEX=5, TCL1_VOL_ACTION_ENA=0, TC_VOL_ACTION_ENA=0, TC_WB_ACTION_ENA=0, TCL1_ACTION_ENA=0, TC_ACTION_ENA=1, TC_NC_ACTION_ENA=0, TC_WC_ACTION_ENA=0, TC_MD_ACTION_ENA=1, CACHE_POLICY=0, EXECUTE=0
[3@0x800000022c00 + 0x1e10]	[        0x23000000]	|---> DST_SEL=0, INT_SEL=3, DATA_SEL=1
[3@0x800000022c00 + 0x1e14]	[        0x000020c0]	|---> ADDR_LO=0x20c0
[3@0x800000022c00 + 0x1e18]	[        0xffff8001]	|---> ADDR_HI=0xffff8001
[3@0x800000022c00 + 0x1e1c]	[        0x03382f05]	|---> DATA_LO=0x3382f05
[3@0x800000022c00 + 0x1e20]	[        0x00000000]	|---> DATA_HI=0x0
[3@0x800000022c00 + 0x1e24]	[        0x00000000]	|---> INT_CTXID=0x0
[3@0x800000022c00 + 0x1e28]	[        0xc0053c00]	Opcode 0x3c [PKT3_WAIT_REG_MEM] (6 words, type: 3, hdr: 0xc0053c00)
[3@0x800000022c00 + 0x1e2c]	[        0x00000013]	|---> ENGINE=[ME]/0, MEMSPACE=[MEM]/1, OPERATION=0, FUNCTION=[==]/3
[3@0x800000022c00 + 0x1e30]	[        0x000020c0]	|---> POLL_ADDRESS_LO=0x20c0, SWAP=0x0
[3@0x800000022c00 + 0x1e34]	[        0xffff8001]	|---> POLL_ADDRESS_HI=0xffff8001
[3@0x800000022c00 + 0x1e38]	[        0x03382f05]	|---> REFERENCE=0x3382f05
[3@0x800000022c00 + 0x1e3c]	[        0xffffffff]	|---> MASK=0xffffffff
[3@0x800000022c00 + 0x1e40]	[        0x00000004]	|---> POLL INTERVAL=0x4
[3@0x800000022c00 + 0x1e44]	[        0xc0055800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (6 words, type: 3, hdr: 0xc0055800)
[3@0x800000022c00 + 0x1e48]	[        0x80400000]	|---> ENGINE=[ME]/1, COHER_CNTL=4194304
[3@0x800000022c00 + 0x1e4c]	[        0xffffffff]	|---> CP_COHER_SIZE=0xffffffff
[3@0x800000022c00 + 0x1e50]	[        0x00ffffff]	|---> CP_COHER_SIZE_HI=0xff
[3@0x800000022c00 + 0x1e54]	[        0x00000000]	|---> CP_COHER_BASE=0x0
[3@0x800000022c00 + 0x1e58]	[        0x00000000]	|---> CP_COHER_BASE_HI=0x0
[3@0x800000022c00 + 0x1e5c]	[        0x0000000a]	|---> POLL_INTERVAL=10
[3@0x800000022c00 + 0x1e60]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x1e64]	[        0x00000019]	|---> EVENT_TYPE=25, EVENT_INDEX=0
[3@0x800000022c00 + 0x1e68]	[        0xc0087600]	Opcode 0x76 [PKT3_SET_SH_REG] (9 words, type: 3, hdr: 0xc0087600)
[3@0x800000022c00 + 0x1e70]	[        0x028f9154]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_12=0x28f9154
[3@0x800000022c00 + 0x1e74]	[        0x00108001]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_13=0x108001
[3@0x800000022c00 + 0x1e78]	[        0x000006eb]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_14=0x6eb
[3@0x800000022c00 + 0x1e7c]	[        0x0005f22c]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_15=0x5f22c
[3@0x800000022c00 + 0x1e80]	[        0x028f915c]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_16=0x28f915c
[3@0x800000022c00 + 0x1e84]	[        0x00108001]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_17=0x108001
[3@0x800000022c00 + 0x1e88]	[        0x000006ea]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_18=0x6ea
[3@0x800000022c00 + 0x1e8c]	[        0x0005f22c]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_19=0x5f22c
[3@0x800000022c00 + 0x1e90]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[3@0x800000022c00 + 0x1e98]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_5=0x0
[3@0x800000022c00 + 0x1e9c]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[3@0x800000022c00 + 0x1ea0]	[        0x00000004]	|---> INDEX_COUNT=4
[3@0x800000022c00 + 0x1ea4]	[        0x00000002]	|---> DRAW_INITIATOR=2
[3@0x800000022c00 + 0x1ea8]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[3@0x800000022c00 + 0x1eac]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[3@0x800000022c00 + 0x1eb0]	[        0x00200b00]	|---> SRC_ADDR_LO_OR_DATA=0x200b00
[3@0x800000022c00 + 0x1eb4]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x1eb8]	[        0x00200b00]	|---> DST_ADDR_LO=0x200b00
[3@0x800000022c00 + 0x1ebc]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x1ec0]	[        0x80000060]	|---> BYTE_COUNT=96, DIS_WC=0, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0
[3@0x800000022c00 + 0x1ec4]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[3@0x800000022c00 + 0x1ec8]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[3@0x800000022c00 + 0x1ecc]	[        0x00204600]	|---> SRC_ADDR_LO_OR_DATA=0x204600
[3@0x800000022c00 + 0x1ed0]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x1ed4]	[        0x00204600]	|---> DST_ADDR_LO=0x204600
[3@0x800000022c00 + 0x1ed8]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x1edc]	[        0x80000280]	|---> BYTE_COUNT=640, DIS_WC=0, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0
[3@0x800000022c00 + 0x1ee0]	[        0xc00f6900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (16 words, type: 3, hdr: 0xc00f6900)
[3@0x800000022c00 + 0x1ee8]	[        0x0113a000]	|---> gfx910.mmCB_COLOR0_BASE=0x113a000
[3@0x800000022c00 + 0x1eec]	[        0x00000080]	|---> gfx910.mmCB_COLOR0_BASE_EXT=0x80
[3@0x800000022c00 + 0x1ef0]	[        0x01e1087c]	|---> gfx910.mmCB_COLOR0_ATTRIB2=0x1e1087c
[3@0x800000022c00 + 0x1ef4]	[        0x00000000]	|---> gfx910.mmCB_COLOR0_VIEW=0x0
[3@0x800000022c00 + 0x1ef8]	[        0x10028828]	|---> gfx910.mmCB_COLOR0_INFO=0x10028828
[3@0x800000022c00 + 0x1efc]	[        0xdc680000]	|---> gfx910.mmCB_COLOR0_ATTRIB=0xdc680000
[3@0x800000022c00 + 0x1f00]	[        0x00000218]	|---> gfx910.mmCB_COLOR0_DCC_CONTROL=0x218
[3@0x800000022c00 + 0x1f04]	[        0x0113a000]	|---> gfx910.mmCB_COLOR0_CMASK=0x113a000
[3@0x800000022c00 + 0x1f08]	[        0x00000080]	|---> gfx910.mmCB_COLOR0_CMASK_BASE_EXT=0x80
[3@0x800000022c00 + 0x1f0c]	[        0x0113a000]	|---> gfx910.mmCB_COLOR0_FMASK=0x113a000
[3@0x800000022c00 + 0x1f10]	[        0x00000080]	|---> gfx910.mmCB_COLOR0_FMASK_BASE_EXT=0x80
[3@0x800000022c00 + 0x1f14]	[        0x00000000]	|---> gfx910.mmCB_COLOR0_CLEAR_WORD0=0x0
[3@0x800000022c00 + 0x1f18]	[        0x00000000]	|---> gfx910.mmCB_COLOR0_CLEAR_WORD1=0x0
[3@0x800000022c00 + 0x1f1c]	[        0x0114b000]	|---> gfx910.mmCB_COLOR0_DCC_BASE=0x114b000
[3@0x800000022c00 + 0x1f20]	[        0x00000080]	|---> gfx910.mmCB_COLOR0_DCC_BASE_EXT=0x80
[3@0x800000022c00 + 0x1f24]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1f2c]	[        0x000007ff]	|---> gfx910.mmCB_MRT0_EPITCH=0x7ff
[3@0x800000022c00 + 0x1f30]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1f38]	[        0x087d0785]	|---> gfx910.mmPA_SC_WINDOW_SCISSOR_BR=0x87d0785
[3@0x800000022c00 + 0x1f3c]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x1f40]	[        0x0000000e]	|---> EVENT_TYPE=14, EVENT_INDEX=0
[3@0x800000022c00 + 0x1f44]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[3@0x800000022c00 + 0x1f4c]	[        0x0063dd00]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_2=0x63dd00
[3@0x800000022c00 + 0x1f50]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[3@0x800000022c00 + 0x1f58]	[        0x00000000]	|---> gfx910.mmSPI_SHADER_USER_DATA_PS_2=0x0
[3@0x800000022c00 + 0x1f5c]	[        0x00b8bc80]	|---> gfx910.mmSPI_SHADER_USER_DATA_PS_3=0xb8bc80
[3@0x800000022c00 + 0x1f60]	[        0xc0046900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (5 words, type: 3, hdr: 0xc0046900)
[3@0x800000022c00 + 0x1f68]	[        0x40f0d13b]	|---> gfx910.mmPA_CL_GB_VERT_CLIP_ADJ=0x40f0d13b
[3@0x800000022c00 + 0x1f6c]	[        0x3f800000]	|---> gfx910.mmPA_CL_GB_VERT_DISC_ADJ=0x3f800000
[3@0x800000022c00 + 0x1f70]	[        0x41081eda]	|---> gfx910.mmPA_CL_GB_HORZ_CLIP_ADJ=0x41081eda
[3@0x800000022c00 + 0x1f74]	[        0x3f800000]	|---> gfx910.mmPA_CL_GB_HORZ_DISC_ADJ=0x3f800000
[3@0x800000022c00 + 0x1f78]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1f80]	[        0x0043003c]	|---> gfx910.mmPA_SU_HARDWARE_SCREEN_OFFSET=0x43003c
[3@0x800000022c00 + 0x1f84]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x1f8c]	[        0x80430014]	|---> gfx910.mmPA_SC_VPORT_SCISSOR_0_TL=0x80430014
[3@0x800000022c00 + 0x1f90]	[        0x08690771]	|---> gfx910.mmPA_SC_VPORT_SCISSOR_0_BR=0x8690771
[3@0x800000022c00 + 0x1f94]	[        0xc0066900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (7 words, type: 3, hdr: 0xc0066900)
[3@0x800000022c00 + 0x1f9c]	[        0x4470a000]	|---> gfx910.mmPA_CL_VPORT_XSCALE=0x4470a000
[3@0x800000022c00 + 0x1fa0]	[        0x4470a000]	|---> gfx910.mmPA_CL_VPORT_XOFFSET=0x4470a000
[3@0x800000022c00 + 0x1fa4]	[        0x4487d000]	|---> gfx910.mmPA_CL_VPORT_YSCALE=0x4487d000
[3@0x800000022c00 + 0x1fa8]	[        0x4487d000]	|---> gfx910.mmPA_CL_VPORT_YOFFSET=0x4487d000
[3@0x800000022c00 + 0x1fac]	[        0x3f000000]	|---> gfx910.mmPA_CL_VPORT_ZSCALE=0x3f000000
[3@0x800000022c00 + 0x1fb0]	[        0x3f000000]	|---> gfx910.mmPA_CL_VPORT_ZOFFSET=0x3f000000
[3@0x800000022c00 + 0x1fb4]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[3@0x800000022c00 + 0x1fbc]	[        0x00000000]	|---> gfx910.mmPA_SC_VPORT_ZMIN_0=0x0
[3@0x800000022c00 + 0x1fc0]	[        0x3f800000]	|---> gfx910.mmPA_SC_VPORT_ZMAX_0=0x3f800000
[3@0x800000022c00 + 0x1fc4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1fcc]	[        0x0000aa00]	|---> gfx910.mmDB_ALPHA_TO_MASK=0xaa00
[3@0x800000022c00 + 0x1fd0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1fd8]	[        0x00000000]	|---> gfx910.mmCB_BLEND0_CONTROL=0x0
[3@0x800000022c00 + 0x1fdc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1fe4]	[        0x06000600]	|---> gfx910.mmSX_MRT0_BLEND_OPT=0x6000600
[3@0x800000022c00 + 0x1fe8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[3@0x800000022c00 + 0x1ff0]	[        0x00cc0010]	|---> gfx910.mmCB_COLOR_CONTROL=0xcc0010
[3@0x800000022c00 + 0x1ff4]	[        0xc0067600]	Opcode 0x76 [PKT3_SET_SH_REG] (7 words, type: 3, hdr: 0xc0067600)
[3@0x800000022c00 + 0x1ffc]	[        0x003ffffe]	|---> gfx910.mmSPI_SHADER_PGM_RSRC3_VS=0x3ffffe
[3@0x800000022c00 + 0x2000]	[        0x00000014]	|---> gfx910.mmSPI_SHADER_LATE_ALLOC_VS=0x14
[3@0x800000022c00 + 0x2004]	[        0x00002009]	|---> gfx910.mmSPI_SHADER_PGM_LO_VS=0x2009
[3@0x800000022c00 + 0x2008]	[        0x00000080]	|---> gfx910.mmSPI_SHADER_PGM_HI_VS=0x80
[3@0x800000022c00 + 0x200c]	[        0x002c0081]	|---> gfx910.mmSPI_SHADER_PGM_RSRC1_VS=0x2c0081
[3@0x800000022c00 + 0x2010]	[        0x00000020]	|---> gfx910.mmSPI_SHADER_PGM_RSRC2_VS=0x20
[3@0x800000022c00 + 0x2014]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x2018]	[        0x0000000e]	|---> EVENT_TYPE=14, EVENT_INDEX=0
[3@0x800000022c00 + 0x201c]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[3@0x800000022c00 + 0x2024]	[        0x0000200a]	|---> gfx910.mmSPI_SHADER_PGM_LO_PS=0x200a
[3@0x800000022c00 + 0x2028]	[        0x00000080]	|---> gfx910.mmSPI_SHADER_PGM_HI_PS=0x80
[3@0x800000022c00 + 0x202c]	[        0x002c0043]	|---> gfx910.mmSPI_SHADER_PGM_RSRC1_PS=0x2c0043
[3@0x800000022c00 + 0x2030]	[        0x0000000a]	|---> gfx910.mmSPI_SHADER_PGM_RSRC2_PS=0xa
[3@0x800000022c00 + 0x2034]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x2038]	[        0x0000002e]	|---> EVENT_TYPE=46, EVENT_INDEX=0
[3@0x800000022c00 + 0x203c]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[3@0x800000022c00 + 0x2040]	[        0x0000002c]	|---> EVENT_TYPE=44, EVENT_INDEX=0
[3@0x800000022c00 + 0x2044]	[        0xc0024600]	Opcode 0x46 [PKT3_EVENT_WRITE] (3 words, type: 3, hdr: 0xc0024600)
[3@0x800000022c00 + 0x2048]	[        0x00000115]	|---> EVENT_TYPE=21, EVENT_INDEX=1
[3@0x800000022c00 + 0x204c]	[        0x00000100]	|---> ADDRESS_LO=0x100
[3@0x800000022c00 + 0x2050]	[        0xffff8001]	|---> ADDRESS_HI=0xffff8001
[3@0x800000022c00 + 0x2054]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[3@0x800000022c00 + 0x2058]	[        0x0022052d]	|---> EVENT_TYPE=[FLUSH_AND_INV_CB_DATA_TS]/45, EVENT_INDEX=5, TCL1_VOL_ACTION_ENA=0, TC_VOL_ACTION_ENA=0, TC_WB_ACTION_ENA=0, TCL1_ACTION_ENA=0, TC_ACTION_ENA=1, TC_NC_ACTION_ENA=0, TC_WC_ACTION_ENA=0, TC_MD_ACTION_ENA=1, CACHE_POLICY=0, EXECUTE=0
[3@0x800000022c00 + 0x205c]	[        0x23000000]	|---> DST_SEL=0, INT_SEL=3, DATA_SEL=1
[3@0x800000022c00 + 0x2060]	[        0x000020c0]	|---> ADDR_LO=0x20c0
[3@0x800000022c00 + 0x2064]	[        0xffff8001]	|---> ADDR_HI=0xffff8001
[3@0x800000022c00 + 0x2068]	[        0x03382f06]	|---> DATA_LO=0x3382f06
[3@0x800000022c00 + 0x206c]	[        0x00000000]	|---> DATA_HI=0x0
[3@0x800000022c00 + 0x2070]	[        0x00000000]	|---> INT_CTXID=0x0
[3@0x800000022c00 + 0x2074]	[        0xc0053c00]	Opcode 0x3c [PKT3_WAIT_REG_MEM] (6 words, type: 3, hdr: 0xc0053c00)
[3@0x800000022c00 + 0x2078]	[        0x00000013]	|---> ENGINE=[ME]/0, MEMSPACE=[MEM]/1, OPERATION=0, FUNCTION=[==]/3
[3@0x800000022c00 + 0x207c]	[        0x000020c0]	|---> POLL_ADDRESS_LO=0x20c0, SWAP=0x0
[3@0x800000022c00 + 0x2080]	[        0xffff8001]	|---> POLL_ADDRESS_HI=0xffff8001
[3@0x800000022c00 + 0x2084]	[        0x03382f06]	|---> REFERENCE=0x3382f06
[3@0x800000022c00 + 0x2088]	[        0xffffffff]	|---> MASK=0xffffffff
[3@0x800000022c00 + 0x208c]	[        0x00000004]	|---> POLL INTERVAL=0x4
[3@0x800000022c00 + 0x2090]	[        0xc0055800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (6 words, type: 3, hdr: 0xc0055800)
[3@0x800000022c00 + 0x2094]	[        0x80400000]	|---> ENGINE=[ME]/1, COHER_CNTL=4194304
[3@0x800000022c00 + 0x2098]	[        0xffffffff]	|---> CP_COHER_SIZE=0xffffffff
[3@0x800000022c00 + 0x209c]	[        0x00ffffff]	|---> CP_COHER_SIZE_HI=0xff
[3@0x800000022c00 + 0x20a0]	[        0x00000000]	|---> CP_COHER_BASE=0x0
[3@0x800000022c00 + 0x20a4]	[        0x00000000]	|---> CP_COHER_BASE_HI=0x0
[3@0x800000022c00 + 0x20a8]	[        0x0000000a]	|---> POLL_INTERVAL=10
[3@0x800000022c00 + 0x20ac]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[3@0x800000022c00 + 0x20b4]	[        0x028f9194]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_12=0x28f9194
[3@0x800000022c00 + 0x20b8]	[        0x00048001]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_13=0x48001
[3@0x800000022c00 + 0x20bc]	[        0x00001b9b]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_14=0x1b9b
[3@0x800000022c00 + 0x20c0]	[        0x0002b22c]	|---> gfx910.mmSPI_SHADER_USER_DATA_VS_15=0x2b22c
[3@0x800000022c00 + 0x20c4]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[3@0x800000022c00 + 0x20c8]	[        0x00000004]	|---> INDEX_COUNT=4
[3@0x800000022c00 + 0x20cc]	[        0x00000002]	|---> DRAW_INITIATOR=2
[3@0x800000022c00 + 0x20d0]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[3@0x800000022c00 + 0x20d4]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[3@0x800000022c00 + 0x20d8]	[        0x00200900]	|---> SRC_ADDR_LO_OR_DATA=0x200900
[3@0x800000022c00 + 0x20dc]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x20e0]	[        0x00200900]	|---> DST_ADDR_LO=0x200900
[3@0x800000022c00 + 0x20e4]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x20e8]	[        0x800000a0]	|---> BYTE_COUNT=160, DIS_WC=0, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0
[3@0x800000022c00 + 0x20ec]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[3@0x800000022c00 + 0x20f0]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[3@0x800000022c00 + 0x20f4]	[        0x00200a00]	|---> SRC_ADDR_LO_OR_DATA=0x200a00
[3@0x800000022c00 + 0x20f8]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x20fc]	[        0x00200a00]	|---> DST_ADDR_LO=0x200a00
[3@0x800000022c00 + 0x2100]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[3@0x800000022c00 + 0x2104]	[        0x800000a0]	|---> BYTE_COUNT=160, DIS_WC=0, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0
[3@0x800000022c00 + 0x2108]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[3@0x800000022c00 + 0x210c]	[        0x80200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=0, CP_SYNC=1
[3@0x800000022c00 + 0x2110]	[        0x00000000]	|---> SRC_ADDR_LO_OR_DATA=0x0
[3@0x800000022c00 + 0x2114]	[        0x00000000]	|---> SRC_ADDR_HI=0x0
[3@0x800000022c00 + 0x2118]	[        0x00000000]	|---> DST_ADDR_LO=0x0
[3@0x800000022c00 + 0x211c]	[        0x00000000]	|---> DST_ADDR_HI=0x0
[3@0x800000022c00 + 0x2120]	[        0x00000000]	|---> BYTE_COUNT=0, DIS_WC=0, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0
[3@0x800000022c00 + 0x2124]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2128]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x212c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2130]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2134]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2138]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x213c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2140]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2144]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2148]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x214c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2150]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2154]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2158]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x215c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2160]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2164]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2168]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x216c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2170]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2174]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2178]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x217c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2180]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2184]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2188]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x218c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2190]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2194]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2198]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x219c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x21a0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x21a4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x21a8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x21ac]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x21b0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x21b4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x21b8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x21bc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x21c0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x21c4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x21c8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x21cc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x21d0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x21d4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x21d8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x21dc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x21e0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x21e4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x21e8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x21ec]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x21f0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x21f4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x21f8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x21fc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2200]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2204]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2208]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x220c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2210]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2214]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2218]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x221c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2220]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2224]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2228]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x222c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2230]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2234]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2238]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x223c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2240]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2244]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2248]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x224c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2250]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2254]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2258]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x225c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2260]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2264]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2268]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x226c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2270]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2274]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2278]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x227c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2280]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2284]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2288]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x228c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2290]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2294]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2298]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x229c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x22a0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x22a4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x22a8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x22ac]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x22b0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x22b4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x22b8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x22bc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x22c0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x22c4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x22c8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x22cc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x22d0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x22d4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x22d8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x22dc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x22e0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x22e4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x22e8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x22ec]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x22f0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x22f4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x22f8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x22fc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2300]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2304]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2308]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x230c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2310]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2314]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2318]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x231c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2320]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2324]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2328]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x232c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2330]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2334]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2338]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x233c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2340]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2344]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2348]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x234c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2350]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2354]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2358]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x235c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2360]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2364]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2368]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x236c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2370]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2374]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2378]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x237c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2380]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2384]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2388]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x238c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2390]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2394]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x2398]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x239c]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x23a0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x23a4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x23a8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x23ac]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x23b0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x23b4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x23b8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x23bc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x23c0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x23c4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x23c8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x23cc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x23d0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x23d4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x23d8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x23dc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x23e0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x23e4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x23e8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x23ec]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x23f0]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x23f4]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x23f8]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
[3@0x800000022c00 + 0x23fc]	[        0xffff1000]	Opcode 0x10 [PKT3_NOP] (0 words, type: 3, hdr: 0xffff1000)
Done decoding IB

Shader from 3@[0x800000022c00 + 0x340] at 3@0x800000200300, type 1, size 112
    pgm[3@0x800000200300 + 0x0   ] = 0x7e020203		v_mov_b32_e32 v1, s3                                       	
    pgm[3@0x800000200300 + 0x4   ] = 0x7e040202		v_mov_b32_e32 v2, s2                                       	
    pgm[3@0x800000200300 + 0x8   ] = 0x7d980082		v_cmp_gt_u32_e32 vcc, 2, v0                                	
    pgm[3@0x800000200300 + 0xc   ] = 0xd0ca0000		v_cmp_eq_u32_e64 s[0:1], 1, v0                             	
    pgm[3@0x800000200300 + 0x10  ] = 0x00020081	;;                                                          	
    pgm[3@0x800000200300 + 0x14  ] = 0x00060501		v_cndmask_b32_e32 v3, v1, v2, vcc                          	
    pgm[3@0x800000200300 + 0x18  ] = 0xd1000000		v_cndmask_b32_e64 v0, v2, v1, s[0:1]                       	
    pgm[3@0x800000200300 + 0x1c  ] = 0x00020302	;;                                                          	
    pgm[3@0x800000200300 + 0x20  ] = 0x7e020af9		v_cvt_f32_i32_sdwa v1, sext(v3) dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0	
    pgm[3@0x800000200300 + 0x24  ] = 0x000c0603	;;                                                          	
    pgm[3@0x800000200300 + 0x28  ] = 0x7e000af9		v_cvt_f32_i32_sdwa v0, sext(v0) dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1	
    pgm[3@0x800000200300 + 0x2c  ] = 0x000d0600	;;                                                          	
    pgm[3@0x800000200300 + 0x30  ] = 0x7e040207		v_mov_b32_e32 v2, s7                                       	
    pgm[3@0x800000200300 + 0x34  ] = 0x7e060205		v_mov_b32_e32 v3, s5                                       	
    pgm[3@0x800000200300 + 0x38  ] = 0x00040702		v_cndmask_b32_e32 v2, v2, v3, vcc                          	
    pgm[3@0x800000200300 + 0x3c  ] = 0x7e060206		v_mov_b32_e32 v3, s6                                       	
    pgm[3@0x800000200300 + 0x40  ] = 0x7e080208		v_mov_b32_e32 v4, s8                                       	
    pgm[3@0x800000200300 + 0x44  ] = 0xd1000003		v_cndmask_b32_e64 v3, v3, v4, s[0:1]                       	
    pgm[3@0x800000200300 + 0x48  ] = 0x00020903	;;                                                          	
    pgm[3@0x800000200300 + 0x4c  ] = 0x7e0802f2		v_mov_b32_e32 v4, 1.0                                      	
    pgm[3@0x800000200300 + 0x50  ] = 0x7e0a0204		v_mov_b32_e32 v5, s4                                       	
    pgm[3@0x800000200300 + 0x54  ] = 0xc40008cf		exp pos0 v1, v0, v5, v4 done                               	
    pgm[3@0x800000200300 + 0x58  ] = 0x04050001	;;                                                          	
    pgm[3@0x800000200300 + 0x5c  ] = 0x7e0c0209		v_mov_b32_e32 v6, s9                                       	
    pgm[3@0x800000200300 + 0x60  ] = 0x7e0e020a		v_mov_b32_e32 v7, s10                                      	
    pgm[3@0x800000200300 + 0x64  ] = 0xc400020f		exp param0 v2, v3, v6, v7                                  	
    pgm[3@0x800000200300 + 0x68  ] = 0x07060302	;;                                                          	
    pgm[3@0x800000200300 + 0x6c  ] = 0xbf810000		s_endpgm                                                   	
Done disassembly of shader

Shader from 3@[0x800000022c00 + 0x380] at 3@0x800000200700, type 0, size 88
    pgm[3@0x800000200700 + 0x0   ] = 0xbefc0005		s_mov_b32 m0, s5                                           	
    pgm[3@0x800000200700 + 0x4   ] = 0xbe800003		s_mov_b32 s0, s3                                           	
    pgm[3@0x800000200700 + 0x8   ] = 0xb0018000		s_movk_i32 s1, 0x8000                                      	
    pgm[3@0x800000200700 + 0xc   ] = 0xd4000008		v_interp_p1_f32_e32 v0, v8, attr0.x                        	
    pgm[3@0x800000200700 + 0x10  ] = 0xd4040108		v_interp_p1_f32_e32 v1, v8, attr0.y                        	
    pgm[3@0x800000200700 + 0x14  ] = 0xd4010009		v_interp_p2_f32_e32 v0, v9, attr0.x                        	
    pgm[3@0x800000200700 + 0x18  ] = 0xd4050109		v_interp_p2_f32_e32 v1, v9, attr0.y                        	
    pgm[3@0x800000200700 + 0x1c  ] = 0xc00e0200		s_load_dwordx8 s[8:15], s[0:1], 0x400                      	
    pgm[3@0x800000200700 + 0x20  ] = 0x00000400	;;                                                          	
    pgm[3@0x800000200700 + 0x24  ] = 0x7e001100		v_cvt_i32_f32_e32 v0, v0                                   	
    pgm[3@0x800000200700 + 0x28  ] = 0x7e021101		v_cvt_i32_f32_e32 v1, v1                                   	
    pgm[3@0x800000200700 + 0x2c  ] = 0xbf8cc07f		s_waitcnt lgkmcnt(0)                                       	
    pgm[3@0x800000200700 + 0x30  ] = 0xf0001f00		image_load v[0:3], v0, s[8:15] dmask:0xf unorm             	
    pgm[3@0x800000200700 + 0x34  ] = 0x00020000	;;                                                          	
    pgm[3@0x800000200700 + 0x38  ] = 0xbf8c0f70		s_waitcnt vmcnt(0)                                         	
    pgm[3@0x800000200700 + 0x3c  ] = 0xd2960000		v_cvt_pkrtz_f16_f32 v0, v0, v1                             	
    pgm[3@0x800000200700 + 0x40  ] = 0x00020300	;;                                                          	
    pgm[3@0x800000200700 + 0x44  ] = 0xd2960001		v_cvt_pkrtz_f16_f32 v1, v2, v3                             	
    pgm[3@0x800000200700 + 0x48  ] = 0x00020702	;;                                                          	
    pgm[3@0x800000200700 + 0x4c  ] = 0xc4001c0f		exp mrt0 v0, v0, v1, v1 done compr vm                      	
    pgm[3@0x800000200700 + 0x50  ] = 0x00000100	;;                                                          	
    pgm[3@0x800000200700 + 0x54  ] = 0xbf810000		s_endpgm                                                   	
Done disassembly of shader

Shader from 3@[0x800000022c00 + 0x68c] at 3@0x800000200d00, type 1, size 52
    pgm[3@0x800000200d00 + 0x0   ] = 0x68080005		v_add_u32_e32 v4, s5, v0                                   	
    pgm[3@0x800000200d00 + 0x4   ] = 0x7e0a0304		v_mov_b32_e32 v5, v4                                       	
    pgm[3@0x800000200d00 + 0x8   ] = 0xe00c2000		buffer_load_format_xyzw v[0:3], v4, s[12:15], 0 idxen      	
    pgm[3@0x800000200d00 + 0xc   ] = 0x80030004	;;                                                          	
    pgm[3@0x800000200d00 + 0x10  ] = 0xe0042000		buffer_load_format_xy v[6:7], v5, s[16:19], 0 idxen        	
    pgm[3@0x800000200d00 + 0x14  ] = 0x80040605	;;                                                          	
    pgm[3@0x800000200d00 + 0x18  ] = 0xbf8c0f71		s_waitcnt vmcnt(1)                                         	
    pgm[3@0x800000200d00 + 0x1c  ] = 0xc40008cf		exp pos0 v0, v1, v2, v3 done                               	
    pgm[3@0x800000200d00 + 0x20  ] = 0x03020100	;;                                                          	
    pgm[3@0x800000200d00 + 0x24  ] = 0xbf8c0f70		s_waitcnt vmcnt(0)                                         	
    pgm[3@0x800000200d00 + 0x28  ] = 0xc400020f		exp param0 v6, v7, v0, v0                                  	
    pgm[3@0x800000200d00 + 0x2c  ] = 0x00000706	;;                                                          	
    pgm[3@0x800000200d00 + 0x30  ] = 0xbf810000		s_endpgm                                                   	
Done disassembly of shader

Shader from 3@[0x800000022c00 + 0x6c0] at 3@0x800000200e00, type 0, size 152
    pgm[3@0x800000200e00 + 0x0   ] = 0xbe8a017e		s_mov_b64 s[10:11], exec                                   	
    pgm[3@0x800000200e00 + 0x4   ] = 0xbefe077e		s_wqm_b64 exec, exec                                       	
    pgm[3@0x800000200e00 + 0x8   ] = 0xbe8c0003		s_mov_b32 s12, s3                                          	
    pgm[3@0x800000200e00 + 0xc   ] = 0xb00d8000		s_movk_i32 s13, 0x8000                                     	
    pgm[3@0x800000200e00 + 0x10  ] = 0xbefc0005		s_mov_b32 m0, s5                                           	
    pgm[3@0x800000200e00 + 0x14  ] = 0xbe880002		s_mov_b32 s8, s2                                           	
    pgm[3@0x800000200e00 + 0x18  ] = 0xc00e0006		s_load_dwordx8 s[0:7], s[12:13], 0x400                     	
    pgm[3@0x800000200e00 + 0x1c  ] = 0x00000400	;;                                                          	
    pgm[3@0x800000200e00 + 0x20  ] = 0xb70c0430		s_addk_i32 s12, 0x430                                      	
    pgm[3@0x800000200e00 + 0x24  ] = 0xc00a0306		s_load_dwordx4 s[12:15], s[12:13], 0x0                     	
    pgm[3@0x800000200e00 + 0x28  ] = 0x00000000	;;                                                          	
    pgm[3@0x800000200e00 + 0x2c  ] = 0xd4080000		v_interp_p1_f32_e32 v2, v0, attr0.x                        	
    pgm[3@0x800000200e00 + 0x30  ] = 0xd40c0100		v_interp_p1_f32_e32 v3, v0, attr0.y                        	
    pgm[3@0x800000200e00 + 0x34  ] = 0xd4090001		v_interp_p2_f32_e32 v2, v1, attr0.x                        	
    pgm[3@0x800000200e00 + 0x38  ] = 0xd40d0101		v_interp_p2_f32_e32 v3, v1, attr0.y                        	
    pgm[3@0x800000200e00 + 0x3c  ] = 0x86fe0a7e		s_and_b64 exec, exec, s[10:11]                             	
    pgm[3@0x800000200e00 + 0x40  ] = 0xbf8cc07f		s_waitcnt lgkmcnt(0)                                       	
    pgm[3@0x800000200e00 + 0x44  ] = 0xf0800800		image_sample v0, v2, s[0:7], s[12:15] dmask:0x8            	
    pgm[3@0x800000200e00 + 0x48  ] = 0x00600002	;;                                                          	
    pgm[3@0x800000200e00 + 0x4c  ] = 0xbe8b00ff		s_mov_b32 s11, 0x27fac                                     	
    pgm[3@0x800000200e00 + 0x50  ] = 0x00027fac	;;                                                          	
    pgm[3@0x800000200e00 + 0x54  ] = 0xbe8a00b0		s_mov_b32 s10, 48                                          	
    pgm[3@0x800000200e00 + 0x58  ] = 0xbe8900ff		s_mov_b32 s9, 0x8000                                       	
    pgm[3@0x800000200e00 + 0x5c  ] = 0x00008000	;;                                                          	
    pgm[3@0x800000200e00 + 0x60  ] = 0xc02a0004		s_buffer_load_dwordx4 s[0:3], s[8:11], 0x4                 	
    pgm[3@0x800000200e00 + 0x64  ] = 0x00000004	;;                                                          	
    pgm[3@0x800000200e00 + 0x68  ] = 0xbf8c0070		s_waitcnt vmcnt(0) lgkmcnt(0)                              	
    pgm[3@0x800000200e00 + 0x6c  ] = 0x0a020000		v_mul_f32_e32 v1, s0, v0                                   	
    pgm[3@0x800000200e00 + 0x70  ] = 0x0a040001		v_mul_f32_e32 v2, s1, v0                                   	
    pgm[3@0x800000200e00 + 0x74  ] = 0x0a060002		v_mul_f32_e32 v3, s2, v0                                   	
    pgm[3@0x800000200e00 + 0x78  ] = 0x0a000003		v_mul_f32_e32 v0, s3, v0                                   	
    pgm[3@0x800000200e00 + 0x7c  ] = 0xd2960001		v_cvt_pkrtz_f16_f32 v1, v1, v2                             	
    pgm[3@0x800000200e00 + 0x80  ] = 0x00020501	;;                                                          	
    pgm[3@0x800000200e00 + 0x84  ] = 0xd2960000		v_cvt_pkrtz_f16_f32 v0, v3, v0                             	
    pgm[3@0x800000200e00 + 0x88  ] = 0x00020103	;;                                                          	
    pgm[3@0x800000200e00 + 0x8c  ] = 0xc4001c0f		exp mrt0 v1, v1, v0, v0 done compr vm                      	
    pgm[3@0x800000200e00 + 0x90  ] = 0x00000001	;;                                                          	
    pgm[3@0x800000200e00 + 0x94  ] = 0xbf810000		s_endpgm                                                   	
Done disassembly of shader

Shader from 3@[0x800000022c00 + 0x8a4] at 3@0x800000200500, type 1, size 144
    pgm[3@0x800000200500 + 0x0   ] = 0x68080207		v_add_u32_e32 v4, s7, v1                                   	
    pgm[3@0x800000200500 + 0x4   ] = 0x7e0a0304		v_mov_b32_e32 v5, v4                                       	
    pgm[3@0x800000200500 + 0x8   ] = 0xe0042000		buffer_load_format_xy v[1:2], v4, s[12:15], 0 idxen        	
    pgm[3@0x800000200500 + 0xc   ] = 0x80030104	;;                                                          	
    pgm[3@0x800000200500 + 0x10  ] = 0xe0042000		buffer_load_format_xy v[6:7], v5, s[16:19], 0 idxen        	
    pgm[3@0x800000200500 + 0x14  ] = 0x80040605	;;                                                          	
    pgm[3@0x800000200500 + 0x18  ] = 0xbe800002		s_mov_b32 s0, s2                                           	
    pgm[3@0x800000200500 + 0x1c  ] = 0xbe8300ff		s_mov_b32 s3, 0x27fac                                      	
    pgm[3@0x800000200500 + 0x20  ] = 0x00027fac	;;                                                          	
    pgm[3@0x800000200500 + 0x24  ] = 0xbe820090		s_mov_b32 s2, 16                                           	
    pgm[3@0x800000200500 + 0x28  ] = 0xbe8100ff		s_mov_b32 s1, 0x8000                                       	
    pgm[3@0x800000200500 + 0x2c  ] = 0x00008000	;;                                                          	
    pgm[3@0x800000200500 + 0x30  ] = 0xc02a0000		s_buffer_load_dwordx4 s[0:3], s[0:3], 0x0                  	
    pgm[3@0x800000200500 + 0x34  ] = 0x00000000	;;                                                          	
    pgm[3@0x800000200500 + 0x38  ] = 0x68000005		v_add_u32_e32 v0, s5, v0                                   	
    pgm[3@0x800000200500 + 0x3c  ] = 0x26080081		v_and_b32_e32 v4, 1, v0                                    	
    pgm[3@0x800000200500 + 0x40  ] = 0xd1c80000		v_bfe_u32 v0, v0, 1, 1                                     	
    pgm[3@0x800000200500 + 0x44  ] = 0x02050300	;;                                                          	
    pgm[3@0x800000200500 + 0x48  ] = 0x7e082304		v_cvt_f32_ubyte0_e32 v4, v4                                	
    pgm[3@0x800000200500 + 0x4c  ] = 0x7e002300		v_cvt_f32_ubyte0_e32 v0, v0                                	
    pgm[3@0x800000200500 + 0x50  ] = 0xbf8cc07f		s_waitcnt lgkmcnt(0)                                       	
    pgm[3@0x800000200500 + 0x54  ] = 0x7e0a0201		v_mov_b32_e32 v5, s1                                       	
    pgm[3@0x800000200500 + 0x58  ] = 0x7e100203		v_mov_b32_e32 v8, s3                                       	
    pgm[3@0x800000200500 + 0x5c  ] = 0x7e0602f2		v_mov_b32_e32 v3, 1.0                                      	
    pgm[3@0x800000200500 + 0x60  ] = 0xbf8c0f70		s_waitcnt vmcnt(0)                                         	
    pgm[3@0x800000200500 + 0x64  ] = 0xd1c10001		v_mad_f32 v1, v6, v4, v1                                   	
    pgm[3@0x800000200500 + 0x68  ] = 0x04060906	;;                                                          	
    pgm[3@0x800000200500 + 0x6c  ] = 0x2c040107		v_mac_f32_e32 v2, v7, v0                                   	
    pgm[3@0x800000200500 + 0x70  ] = 0xd1c10000		v_mad_f32 v0, s0, v1, v5                                   	
    pgm[3@0x800000200500 + 0x74  ] = 0x04160200	;;                                                          	
    pgm[3@0x800000200500 + 0x78  ] = 0xd1c10001		v_mad_f32 v1, s2, v2, v8                                   	
    pgm[3@0x800000200500 + 0x7c  ] = 0x04220402	;;                                                          	
    pgm[3@0x800000200500 + 0x80  ] = 0x7e040280		v_mov_b32_e32 v2, 0                                        	
    pgm[3@0x800000200500 + 0x84  ] = 0xc40008cf		exp pos0 v0, v1, v2, v3 done                               	
    pgm[3@0x800000200500 + 0x88  ] = 0x03020100	;;                                                          	
    pgm[3@0x800000200500 + 0x8c  ] = 0xbf810000		s_endpgm                                                   	
Done disassembly of shader

Shader from 3@[0x800000022c00 + 0x8cc] at 3@0x800000200600, type 0, size 80
    pgm[3@0x800000200600 + 0x0   ] = 0xbe800002		s_mov_b32 s0, s2                                           	
    pgm[3@0x800000200600 + 0x4   ] = 0xbe8300ff		s_mov_b32 s3, 0x27fac                                      	
    pgm[3@0x800000200600 + 0x8   ] = 0x00027fac	;;                                                          	
    pgm[3@0x800000200600 + 0xc   ] = 0xbe820090		s_mov_b32 s2, 16                                           	
    pgm[3@0x800000200600 + 0x10  ] = 0xbe8100ff		s_mov_b32 s1, 0x8000                                       	
    pgm[3@0x800000200600 + 0x14  ] = 0x00008000	;;                                                          	
    pgm[3@0x800000200600 + 0x18  ] = 0xc02a0000		s_buffer_load_dwordx4 s[0:3], s[0:3], 0x0                  	
    pgm[3@0x800000200600 + 0x1c  ] = 0x00000000	;;                                                          	
    pgm[3@0x800000200600 + 0x20  ] = 0xbf8cc07f		s_waitcnt lgkmcnt(0)                                       	
    pgm[3@0x800000200600 + 0x24  ] = 0x7e000200		v_mov_b32_e32 v0, s0                                       	
    pgm[3@0x800000200600 + 0x28  ] = 0x7e020201		v_mov_b32_e32 v1, s1                                       	
    pgm[3@0x800000200600 + 0x2c  ] = 0x7e040202		v_mov_b32_e32 v2, s2                                       	
    pgm[3@0x800000200600 + 0x30  ] = 0x7e060203		v_mov_b32_e32 v3, s3                                       	
    pgm[3@0x800000200600 + 0x34  ] = 0xd2960000		v_cvt_pkrtz_f16_f32 v0, v0, v1                             	
    pgm[3@0x800000200600 + 0x38  ] = 0x00020300	;;                                                          	
    pgm[3@0x800000200600 + 0x3c  ] = 0xd2960001		v_cvt_pkrtz_f16_f32 v1, v2, v3                             	
    pgm[3@0x800000200600 + 0x40  ] = 0x00020702	;;                                                          	
    pgm[3@0x800000200600 + 0x44  ] = 0xc4001c0f		exp mrt0 v0, v0, v1, v1 done compr vm                      	
    pgm[3@0x800000200600 + 0x48  ] = 0x00000100	;;                                                          	
    pgm[3@0x800000200600 + 0x4c  ] = 0xbf810000		s_endpgm                                                   	
Done disassembly of shader

Shader from 3@[0x800000022c00 + 0x9fc] at 3@0x800000200f00, type 1, size 188
    pgm[3@0x800000200f00 + 0x0   ] = 0x68080207		v_add_u32_e32 v4, s7, v1                                   	
    pgm[3@0x800000200f00 + 0x4   ] = 0x7e0a0304		v_mov_b32_e32 v5, v4                                       	
    pgm[3@0x800000200f00 + 0x8   ] = 0xe00c2000		buffer_load_format_xyzw v[6:9], v4, s[12:15], 0 idxen      	
    pgm[3@0x800000200f00 + 0xc   ] = 0x80030604	;;                                                          	
    pgm[3@0x800000200f00 + 0x10  ] = 0xe0042000		buffer_load_format_xy v[1:2], v5, s[16:19], 0 idxen        	
    pgm[3@0x800000200f00 + 0x14  ] = 0x80040105	;;                                                          	
    pgm[3@0x800000200f00 + 0x18  ] = 0xbe800002		s_mov_b32 s0, s2                                           	
    pgm[3@0x800000200f00 + 0x1c  ] = 0xbe8300ff		s_mov_b32 s3, 0x27fac                                      	
    pgm[3@0x800000200f00 + 0x20  ] = 0x00027fac	;;                                                          	
    pgm[3@0x800000200f00 + 0x24  ] = 0xbe820090		s_mov_b32 s2, 16                                           	
    pgm[3@0x800000200f00 + 0x28  ] = 0xbe8100ff		s_mov_b32 s1, 0x8000                                       	
    pgm[3@0x800000200f00 + 0x2c  ] = 0x00008000	;;                                                          	
    pgm[3@0x800000200f00 + 0x30  ] = 0xc02a0000		s_buffer_load_dwordx4 s[0:3], s[0:3], 0x0                  	
    pgm[3@0x800000200f00 + 0x34  ] = 0x00000000	;;                                                          	
    pgm[3@0x800000200f00 + 0x38  ] = 0x68000005		v_add_u32_e32 v0, s5, v0                                   	
    pgm[3@0x800000200f00 + 0x3c  ] = 0x26080081		v_and_b32_e32 v4, 1, v0                                    	
    pgm[3@0x800000200f00 + 0x40  ] = 0xd1c80000		v_bfe_u32 v0, v0, 1, 1                                     	
    pgm[3@0x800000200f00 + 0x44  ] = 0x02050300	;;                                                          	
    pgm[3@0x800000200f00 + 0x48  ] = 0x7e082304		v_cvt_f32_ubyte0_e32 v4, v4                                	
    pgm[3@0x800000200f00 + 0x4c  ] = 0x7e002300		v_cvt_f32_ubyte0_e32 v0, v0                                	
    pgm[3@0x800000200f00 + 0x50  ] = 0xbf8cc07f		s_waitcnt lgkmcnt(0)                                       	
    pgm[3@0x800000200f00 + 0x54  ] = 0x7e0a0201		v_mov_b32_e32 v5, s1                                       	
    pgm[3@0x800000200f00 + 0x58  ] = 0x7e140203		v_mov_b32_e32 v10, s3                                      	
    pgm[3@0x800000200f00 + 0x5c  ] = 0x7e0602f2		v_mov_b32_e32 v3, 1.0                                      	
    pgm[3@0x800000200f00 + 0x60  ] = 0xbf8c0f71		s_waitcnt vmcnt(1)                                         	
    pgm[3@0x800000200f00 + 0x64  ] = 0xd1c10006		v_mad_f32 v6, v8, v4, v6                                   	
    pgm[3@0x800000200f00 + 0x68  ] = 0x041a0908	;;                                                          	
    pgm[3@0x800000200f00 + 0x6c  ] = 0xd1c10007		v_mad_f32 v7, v9, v0, v7                                   	
    pgm[3@0x800000200f00 + 0x70  ] = 0x041e0109	;;                                                          	
    pgm[3@0x800000200f00 + 0x74  ] = 0xbf8c0f70		s_waitcnt vmcnt(0)                                         	
    pgm[3@0x800000200f00 + 0x78  ] = 0xd1c10001		v_mad_f32 v1, v8, v4, v1                                   	
    pgm[3@0x800000200f00 + 0x7c  ] = 0x04060908	;;                                                          	
    pgm[3@0x800000200f00 + 0x80  ] = 0x2c040109		v_mac_f32_e32 v2, v9, v0                                   	
    pgm[3@0x800000200f00 + 0x84  ] = 0xd1c10000		v_mad_f32 v0, s0, v6, v5                                   	
    pgm[3@0x800000200f00 + 0x88  ] = 0x04160c00	;;                                                          	
    pgm[3@0x800000200f00 + 0x8c  ] = 0xd1c10004		v_mad_f32 v4, s2, v7, v10                                  	
    pgm[3@0x800000200f00 + 0x90  ] = 0x042a0e02	;;                                                          	
    pgm[3@0x800000200f00 + 0x94  ] = 0x7e0a0280		v_mov_b32_e32 v5, 0                                        	
    pgm[3@0x800000200f00 + 0x98  ] = 0xc40008cf		exp pos0 v0, v4, v5, v3 done                               	
    pgm[3@0x800000200f00 + 0x9c  ] = 0x03050400	;;                                                          	
    pgm[3@0x800000200f00 + 0xa0  ] = 0x0a0202ff		v_mul_f32_e32 v1, 0x3a800000, v1                           	
    pgm[3@0x800000200f00 + 0xa4  ] = 0x3a800000	;;                                                          	
    pgm[3@0x800000200f00 + 0xa8  ] = 0x0a0404ff		v_mul_f32_e32 v2, 0x3a800000, v2                           	
    pgm[3@0x800000200f00 + 0xac  ] = 0x3a800000	;;                                                          	
    pgm[3@0x800000200f00 + 0xb0  ] = 0xc400020f		exp param0 v1, v2, v0, v0                                  	
    pgm[3@0x800000200f00 + 0xb4  ] = 0x00000201	;;                                                          	
    pgm[3@0x800000200f00 + 0xb8  ] = 0xbf810000		s_endpgm                                                   	
Done disassembly of shader

Shader from 3@[0x800000022c00 + 0xa24] at 3@0x800000201000, type 0, size 196
    pgm[3@0x800000201000 + 0x0   ] = 0xbe86017e		s_mov_b64 s[6:7], exec                                     	
    pgm[3@0x800000201000 + 0x4   ] = 0xbefe077e		s_wqm_b64 exec, exec                                       	
    pgm[3@0x800000201000 + 0x8   ] = 0xbe900003		s_mov_b32 s16, s3                                          	
    pgm[3@0x800000201000 + 0xc   ] = 0xb0118000		s_movk_i32 s17, 0x8000                                     	
    pgm[3@0x800000201000 + 0x10  ] = 0xc00e0208		s_load_dwordx8 s[8:15], s[16:17], 0x400                    	
    pgm[3@0x800000201000 + 0x14  ] = 0x00000400	;;                                                          	
    pgm[3@0x800000201000 + 0x18  ] = 0x8110ff03		s_add_i32 s16, s3, 0x430                                   	
    pgm[3@0x800000201000 + 0x1c  ] = 0x00000430	;;                                                          	
    pgm[3@0x800000201000 + 0x20  ] = 0xc00a0408		s_load_dwordx4 s[16:19], s[16:17], 0x0                     	
    pgm[3@0x800000201000 + 0x24  ] = 0x00000000	;;                                                          	
    pgm[3@0x800000201000 + 0x28  ] = 0xbefc0005		s_mov_b32 m0, s5                                           	
    pgm[3@0x800000201000 + 0x2c  ] = 0xbe800002		s_mov_b32 s0, s2                                           	
    pgm[3@0x800000201000 + 0x30  ] = 0xd4000002		v_interp_p1_f32_e32 v0, v2, attr0.x                        	
    pgm[3@0x800000201000 + 0x34  ] = 0xd4040102		v_interp_p1_f32_e32 v1, v2, attr0.y                        	
    pgm[3@0x800000201000 + 0x38  ] = 0xd4010003		v_interp_p2_f32_e32 v0, v3, attr0.x                        	
    pgm[3@0x800000201000 + 0x3c  ] = 0xd4050103		v_interp_p2_f32_e32 v1, v3, attr0.y                        	
    pgm[3@0x800000201000 + 0x40  ] = 0x86fe067e		s_and_b64 exec, exec, s[6:7]                               	
    pgm[3@0x800000201000 + 0x44  ] = 0xbf8cc07f		s_waitcnt lgkmcnt(0)                                       	
    pgm[3@0x800000201000 + 0x48  ] = 0xf0800f00		image_sample v[4:7], v0, s[8:15], s[16:19] dmask:0xf       	
    pgm[3@0x800000201000 + 0x4c  ] = 0x00820400	;;                                                          	
    pgm[3@0x800000201000 + 0x50  ] = 0xbe8300ff		s_mov_b32 s3, 0x27fac                                      	
    pgm[3@0x800000201000 + 0x54  ] = 0x00027fac	;;                                                          	
    pgm[3@0x800000201000 + 0x58  ] = 0xbe820090		s_mov_b32 s2, 16                                           	
    pgm[3@0x800000201000 + 0x5c  ] = 0xbe8100ff		s_mov_b32 s1, 0x8000                                       	
    pgm[3@0x800000201000 + 0x60  ] = 0x00008000	;;                                                          	
    pgm[3@0x800000201000 + 0x64  ] = 0xc02a0000		s_buffer_load_dwordx4 s[0:3], s[0:3], 0x0                  	
    pgm[3@0x800000201000 + 0x68  ] = 0x00000000	;;                                                          	
    pgm[3@0x800000201000 + 0x6c  ] = 0xbf8c0070		s_waitcnt vmcnt(0) lgkmcnt(0)                              	
    pgm[3@0x800000201000 + 0x70  ] = 0x0a060e03		v_mul_f32_e32 v3, s3, v7                                   	
    pgm[3@0x800000201000 + 0x74  ] = 0x0a000800		v_mul_f32_e32 v0, s0, v4                                   	
    pgm[3@0x800000201000 + 0x78  ] = 0x0a020a01		v_mul_f32_e32 v1, s1, v5                                   	
    pgm[3@0x800000201000 + 0x7c  ] = 0x0a040c02		v_mul_f32_e32 v2, s2, v6                                   	
    pgm[3@0x800000201000 + 0x80  ] = 0x0a080803		v_mul_f32_e32 v4, s3, v4                                   	
    pgm[3@0x800000201000 + 0x84  ] = 0x0a0a0a03		v_mul_f32_e32 v5, s3, v5                                   	
    pgm[3@0x800000201000 + 0x88  ] = 0x0a0c0c03		v_mul_f32_e32 v6, s3, v6                                   	
    pgm[3@0x800000201000 + 0x8c  ] = 0x7e0e0303		v_mov_b32_e32 v7, v3                                       	
    pgm[3@0x800000201000 + 0x90  ] = 0xd2960000		v_cvt_pkrtz_f16_f32 v0, v0, v1                             	
    pgm[3@0x800000201000 + 0x94  ] = 0x00020300	;;                                                          	
    pgm[3@0x800000201000 + 0x98  ] = 0xd2960001		v_cvt_pkrtz_f16_f32 v1, v2, v3                             	
    pgm[3@0x800000201000 + 0x9c  ] = 0x00020702	;;                                                          	
    pgm[3@0x800000201000 + 0xa0  ] = 0xd2960002		v_cvt_pkrtz_f16_f32 v2, v4, v5                             	
    pgm[3@0x800000201000 + 0xa4  ] = 0x00020b04	;;                                                          	
    pgm[3@0x800000201000 + 0xa8  ] = 0xd2960003		v_cvt_pkrtz_f16_f32 v3, v6, v7                             	
    pgm[3@0x800000201000 + 0xac  ] = 0x00020f06	;;                                                          	
    pgm[3@0x800000201000 + 0xb0  ] = 0xc400040f		exp mrt0 v0, v0, v1, v1 compr                              	
    pgm[3@0x800000201000 + 0xb4  ] = 0x00000100	;;                                                          	
    pgm[3@0x800000201000 + 0xb8  ] = 0xc4001c1f		exp mrt1 v2, v2, v3, v3 done compr vm                      	
    pgm[3@0x800000201000 + 0xbc  ] = 0x00000302	;;                                                          	
    pgm[3@0x800000201000 + 0xc0  ] = 0xbf810000		s_endpgm                                                   	
Done disassembly of shader

Shader from 3@[0x800000022c00 + 0xc10] at 3@0x800000200300, type 1, size 112
    pgm[3@0x800000200300 + 0x0   ] = 0x7e020203		v_mov_b32_e32 v1, s3                                       	
    pgm[3@0x800000200300 + 0x4   ] = 0x7e040202		v_mov_b32_e32 v2, s2                                       	
    pgm[3@0x800000200300 + 0x8   ] = 0x7d980082		v_cmp_gt_u32_e32 vcc, 2, v0                                	
    pgm[3@0x800000200300 + 0xc   ] = 0xd0ca0000		v_cmp_eq_u32_e64 s[0:1], 1, v0                             	
    pgm[3@0x800000200300 + 0x10  ] = 0x00020081	;;                                                          	
    pgm[3@0x800000200300 + 0x14  ] = 0x00060501		v_cndmask_b32_e32 v3, v1, v2, vcc                          	
    pgm[3@0x800000200300 + 0x18  ] = 0xd1000000		v_cndmask_b32_e64 v0, v2, v1, s[0:1]                       	
    pgm[3@0x800000200300 + 0x1c  ] = 0x00020302	;;                                                          	
    pgm[3@0x800000200300 + 0x20  ] = 0x7e020af9		v_cvt_f32_i32_sdwa v1, sext(v3) dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0	
    pgm[3@0x800000200300 + 0x24  ] = 0x000c0603	;;                                                          	
    pgm[3@0x800000200300 + 0x28  ] = 0x7e000af9		v_cvt_f32_i32_sdwa v0, sext(v0) dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1	
    pgm[3@0x800000200300 + 0x2c  ] = 0x000d0600	;;                                                          	
    pgm[3@0x800000200300 + 0x30  ] = 0x7e040207		v_mov_b32_e32 v2, s7                                       	
    pgm[3@0x800000200300 + 0x34  ] = 0x7e060205		v_mov_b32_e32 v3, s5                                       	
    pgm[3@0x800000200300 + 0x38  ] = 0x00040702		v_cndmask_b32_e32 v2, v2, v3, vcc                          	
    pgm[3@0x800000200300 + 0x3c  ] = 0x7e060206		v_mov_b32_e32 v3, s6                                       	
    pgm[3@0x800000200300 + 0x40  ] = 0x7e080208		v_mov_b32_e32 v4, s8                                       	
    pgm[3@0x800000200300 + 0x44  ] = 0xd1000003		v_cndmask_b32_e64 v3, v3, v4, s[0:1]                       	
    pgm[3@0x800000200300 + 0x48  ] = 0x00020903	;;                                                          	
    pgm[3@0x800000200300 + 0x4c  ] = 0x7e0802f2		v_mov_b32_e32 v4, 1.0                                      	
    pgm[3@0x800000200300 + 0x50  ] = 0x7e0a0204		v_mov_b32_e32 v5, s4                                       	
    pgm[3@0x800000200300 + 0x54  ] = 0xc40008cf		exp pos0 v1, v0, v5, v4 done                               	
    pgm[3@0x800000200300 + 0x58  ] = 0x04050001	;;                                                          	
    pgm[3@0x800000200300 + 0x5c  ] = 0x7e0c0209		v_mov_b32_e32 v6, s9                                       	
    pgm[3@0x800000200300 + 0x60  ] = 0x7e0e020a		v_mov_b32_e32 v7, s10                                      	
    pgm[3@0x800000200300 + 0x64  ] = 0xc400020f		exp param0 v2, v3, v6, v7                                  	
    pgm[3@0x800000200300 + 0x68  ] = 0x07060302	;;                                                          	
    pgm[3@0x800000200300 + 0x6c  ] = 0xbf810000		s_endpgm                                                   	
Done disassembly of shader

Shader from 3@[0x800000022c00 + 0xc44] at 3@0x800000200700, type 0, size 88
    pgm[3@0x800000200700 + 0x0   ] = 0xbefc0005		s_mov_b32 m0, s5                                           	
    pgm[3@0x800000200700 + 0x4   ] = 0xbe800003		s_mov_b32 s0, s3                                           	
    pgm[3@0x800000200700 + 0x8   ] = 0xb0018000		s_movk_i32 s1, 0x8000                                      	
    pgm[3@0x800000200700 + 0xc   ] = 0xd4000008		v_interp_p1_f32_e32 v0, v8, attr0.x                        	
    pgm[3@0x800000200700 + 0x10  ] = 0xd4040108		v_interp_p1_f32_e32 v1, v8, attr0.y                        	
    pgm[3@0x800000200700 + 0x14  ] = 0xd4010009		v_interp_p2_f32_e32 v0, v9, attr0.x                        	
    pgm[3@0x800000200700 + 0x18  ] = 0xd4050109		v_interp_p2_f32_e32 v1, v9, attr0.y                        	
    pgm[3@0x800000200700 + 0x1c  ] = 0xc00e0200		s_load_dwordx8 s[8:15], s[0:1], 0x400                      	
    pgm[3@0x800000200700 + 0x20  ] = 0x00000400	;;                                                          	
    pgm[3@0x800000200700 + 0x24  ] = 0x7e001100		v_cvt_i32_f32_e32 v0, v0                                   	
    pgm[3@0x800000200700 + 0x28  ] = 0x7e021101		v_cvt_i32_f32_e32 v1, v1                                   	
    pgm[3@0x800000200700 + 0x2c  ] = 0xbf8cc07f		s_waitcnt lgkmcnt(0)                                       	
    pgm[3@0x800000200700 + 0x30  ] = 0xf0001f00		image_load v[0:3], v0, s[8:15] dmask:0xf unorm             	
    pgm[3@0x800000200700 + 0x34  ] = 0x00020000	;;                                                          	
    pgm[3@0x800000200700 + 0x38  ] = 0xbf8c0f70		s_waitcnt vmcnt(0)                                         	
    pgm[3@0x800000200700 + 0x3c  ] = 0xd2960000		v_cvt_pkrtz_f16_f32 v0, v0, v1                             	
    pgm[3@0x800000200700 + 0x40  ] = 0x00020300	;;                                                          	
    pgm[3@0x800000200700 + 0x44  ] = 0xd2960001		v_cvt_pkrtz_f16_f32 v1, v2, v3                             	
    pgm[3@0x800000200700 + 0x48  ] = 0x00020702	;;                                                          	
    pgm[3@0x800000200700 + 0x4c  ] = 0xc4001c0f		exp mrt0 v0, v0, v1, v1 done compr vm                      	
    pgm[3@0x800000200700 + 0x50  ] = 0x00000100	;;                                                          	
    pgm[3@0x800000200700 + 0x54  ] = 0xbf810000		s_endpgm                                                   	
Done disassembly of shader

Shader from 3@[0x800000022c00 + 0xf18] at 3@0x800000200b00, type 1, size 52
    pgm[3@0x800000200b00 + 0x0   ] = 0x68080005		v_add_u32_e32 v4, s5, v0                                   	
    pgm[3@0x800000200b00 + 0x4   ] = 0x7e0a0304		v_mov_b32_e32 v5, v4                                       	
    pgm[3@0x800000200b00 + 0x8   ] = 0xe00c2000		buffer_load_format_xyzw v[0:3], v4, s[12:15], 0 idxen      	
    pgm[3@0x800000200b00 + 0xc   ] = 0x80030004	;;                                                          	
    pgm[3@0x800000200b00 + 0x10  ] = 0xe0042000		buffer_load_format_xy v[6:7], v5, s[16:19], 0 idxen        	
    pgm[3@0x800000200b00 + 0x14  ] = 0x80040605	;;                                                          	
    pgm[3@0x800000200b00 + 0x18  ] = 0xbf8c0f71		s_waitcnt vmcnt(1)                                         	
    pgm[3@0x800000200b00 + 0x1c  ] = 0xc40008cf		exp pos0 v0, v1, v2, v3 done                               	
    pgm[3@0x800000200b00 + 0x20  ] = 0x03020100	;;                                                          	
    pgm[3@0x800000200b00 + 0x24  ] = 0xbf8c0f70		s_waitcnt vmcnt(0)                                         	
    pgm[3@0x800000200b00 + 0x28  ] = 0xc400020f		exp param0 v6, v7, v0, v0                                  	
    pgm[3@0x800000200b00 + 0x2c  ] = 0x00000706	;;                                                          	
    pgm[3@0x800000200b00 + 0x30  ] = 0xbf810000		s_endpgm                                                   	
Done disassembly of shader

Shader from 3@[0x800000022c00 + 0xf4c] at 3@0x800000201100, type 0, size 104
    pgm[3@0x800000201100 + 0x0   ] = 0xbe8c017e		s_mov_b64 s[12:13], exec                                   	
    pgm[3@0x800000201100 + 0x4   ] = 0xbefe077e		s_wqm_b64 exec, exec                                       	
    pgm[3@0x800000201100 + 0x8   ] = 0xbe880003		s_mov_b32 s8, s3                                           	
    pgm[3@0x800000201100 + 0xc   ] = 0xb0098000		s_movk_i32 s9, 0x8000                                      	
    pgm[3@0x800000201100 + 0x10  ] = 0xbefc0005		s_mov_b32 m0, s5                                           	
    pgm[3@0x800000201100 + 0x14  ] = 0xc00e0004		s_load_dwordx8 s[0:7], s[8:9], 0x400                       	
    pgm[3@0x800000201100 + 0x18  ] = 0x00000400	;;                                                          	
    pgm[3@0x800000201100 + 0x1c  ] = 0xb7080430		s_addk_i32 s8, 0x430                                       	
    pgm[3@0x800000201100 + 0x20  ] = 0xc00a0204		s_load_dwordx4 s[8:11], s[8:9], 0x0                        	
    pgm[3@0x800000201100 + 0x24  ] = 0x00000000	;;                                                          	
    pgm[3@0x800000201100 + 0x28  ] = 0xd4080000		v_interp_p1_f32_e32 v2, v0, attr0.x                        	
    pgm[3@0x800000201100 + 0x2c  ] = 0xd40c0100		v_interp_p1_f32_e32 v3, v0, attr0.y                        	
    pgm[3@0x800000201100 + 0x30  ] = 0xd4090001		v_interp_p2_f32_e32 v2, v1, attr0.x                        	
    pgm[3@0x800000201100 + 0x34  ] = 0xd40d0101		v_interp_p2_f32_e32 v3, v1, attr0.y                        	
    pgm[3@0x800000201100 + 0x38  ] = 0x86fe0c7e		s_and_b64 exec, exec, s[12:13]                             	
    pgm[3@0x800000201100 + 0x3c  ] = 0xbf8cc07f		s_waitcnt lgkmcnt(0)                                       	
    pgm[3@0x800000201100 + 0x40  ] = 0xf0800f00		image_sample v[0:3], v2, s[0:7], s[8:11] dmask:0xf         	
    pgm[3@0x800000201100 + 0x44  ] = 0x00400002	;;                                                          	
    pgm[3@0x800000201100 + 0x48  ] = 0xbf8c0f70		s_waitcnt vmcnt(0)                                         	
    pgm[3@0x800000201100 + 0x4c  ] = 0xd2960000		v_cvt_pkrtz_f16_f32 v0, v0, v1                             	
    pgm[3@0x800000201100 + 0x50  ] = 0x00020300	;;                                                          	
    pgm[3@0x800000201100 + 0x54  ] = 0xd2960001		v_cvt_pkrtz_f16_f32 v1, v2, v3                             	
    pgm[3@0x800000201100 + 0x58  ] = 0x00020702	;;                                                          	
    pgm[3@0x800000201100 + 0x5c  ] = 0xc4001c0f		exp mrt0 v0, v0, v1, v1 done compr vm                      	
    pgm[3@0x800000201100 + 0x60  ] = 0x00000100	;;                                                          	
    pgm[3@0x800000201100 + 0x64  ] = 0xbf810000		s_endpgm                                                   	
Done disassembly of shader

Shader from 3@[0x800000022c00 + 0x1130] at 3@0x800000200500, type 1, size 144
    pgm[3@0x800000200500 + 0x0   ] = 0x68080207		v_add_u32_e32 v4, s7, v1                                   	
    pgm[3@0x800000200500 + 0x4   ] = 0x7e0a0304		v_mov_b32_e32 v5, v4                                       	
    pgm[3@0x800000200500 + 0x8   ] = 0xe0042000		buffer_load_format_xy v[1:2], v4, s[12:15], 0 idxen        	
    pgm[3@0x800000200500 + 0xc   ] = 0x80030104	;;                                                          	
    pgm[3@0x800000200500 + 0x10  ] = 0xe0042000		buffer_load_format_xy v[6:7], v5, s[16:19], 0 idxen        	
    pgm[3@0x800000200500 + 0x14  ] = 0x80040605	;;                                                          	
    pgm[3@0x800000200500 + 0x18  ] = 0xbe800002		s_mov_b32 s0, s2                                           	
    pgm[3@0x800000200500 + 0x1c  ] = 0xbe8300ff		s_mov_b32 s3, 0x27fac                                      	
    pgm[3@0x800000200500 + 0x20  ] = 0x00027fac	;;                                                          	
    pgm[3@0x800000200500 + 0x24  ] = 0xbe820090		s_mov_b32 s2, 16                                           	
    pgm[3@0x800000200500 + 0x28  ] = 0xbe8100ff		s_mov_b32 s1, 0x8000                                       	
    pgm[3@0x800000200500 + 0x2c  ] = 0x00008000	;;                                                          	
    pgm[3@0x800000200500 + 0x30  ] = 0xc02a0000		s_buffer_load_dwordx4 s[0:3], s[0:3], 0x0                  	
    pgm[3@0x800000200500 + 0x34  ] = 0x00000000	;;                                                          	
    pgm[3@0x800000200500 + 0x38  ] = 0x68000005		v_add_u32_e32 v0, s5, v0                                   	
    pgm[3@0x800000200500 + 0x3c  ] = 0x26080081		v_and_b32_e32 v4, 1, v0                                    	
    pgm[3@0x800000200500 + 0x40  ] = 0xd1c80000		v_bfe_u32 v0, v0, 1, 1                                     	
    pgm[3@0x800000200500 + 0x44  ] = 0x02050300	;;                                                          	
    pgm[3@0x800000200500 + 0x48  ] = 0x7e082304		v_cvt_f32_ubyte0_e32 v4, v4                                	
    pgm[3@0x800000200500 + 0x4c  ] = 0x7e002300		v_cvt_f32_ubyte0_e32 v0, v0                                	
    pgm[3@0x800000200500 + 0x50  ] = 0xbf8cc07f		s_waitcnt lgkmcnt(0)                                       	
    pgm[3@0x800000200500 + 0x54  ] = 0x7e0a0201		v_mov_b32_e32 v5, s1                                       	
    pgm[3@0x800000200500 + 0x58  ] = 0x7e100203		v_mov_b32_e32 v8, s3                                       	
    pgm[3@0x800000200500 + 0x5c  ] = 0x7e0602f2		v_mov_b32_e32 v3, 1.0                                      	
    pgm[3@0x800000200500 + 0x60  ] = 0xbf8c0f70		s_waitcnt vmcnt(0)                                         	
    pgm[3@0x800000200500 + 0x64  ] = 0xd1c10001		v_mad_f32 v1, v6, v4, v1                                   	
    pgm[3@0x800000200500 + 0x68  ] = 0x04060906	;;                                                          	
    pgm[3@0x800000200500 + 0x6c  ] = 0x2c040107		v_mac_f32_e32 v2, v7, v0                                   	
    pgm[3@0x800000200500 + 0x70  ] = 0xd1c10000		v_mad_f32 v0, s0, v1, v5                                   	
    pgm[3@0x800000200500 + 0x74  ] = 0x04160200	;;                                                          	
    pgm[3@0x800000200500 + 0x78  ] = 0xd1c10001		v_mad_f32 v1, s2, v2, v8                                   	
    pgm[3@0x800000200500 + 0x7c  ] = 0x04220402	;;                                                          	
    pgm[3@0x800000200500 + 0x80  ] = 0x7e040280		v_mov_b32_e32 v2, 0                                        	
    pgm[3@0x800000200500 + 0x84  ] = 0xc40008cf		exp pos0 v0, v1, v2, v3 done                               	
    pgm[3@0x800000200500 + 0x88  ] = 0x03020100	;;                                                          	
    pgm[3@0x800000200500 + 0x8c  ] = 0xbf810000		s_endpgm                                                   	
Done disassembly of shader

Shader from 3@[0x800000022c00 + 0x1158] at 3@0x800000200600, type 0, size 80
    pgm[3@0x800000200600 + 0x0   ] = 0xbe800002		s_mov_b32 s0, s2                                           	
    pgm[3@0x800000200600 + 0x4   ] = 0xbe8300ff		s_mov_b32 s3, 0x27fac                                      	
    pgm[3@0x800000200600 + 0x8   ] = 0x00027fac	;;                                                          	
    pgm[3@0x800000200600 + 0xc   ] = 0xbe820090		s_mov_b32 s2, 16                                           	
    pgm[3@0x800000200600 + 0x10  ] = 0xbe8100ff		s_mov_b32 s1, 0x8000                                       	
    pgm[3@0x800000200600 + 0x14  ] = 0x00008000	;;                                                          	
    pgm[3@0x800000200600 + 0x18  ] = 0xc02a0000		s_buffer_load_dwordx4 s[0:3], s[0:3], 0x0                  	
    pgm[3@0x800000200600 + 0x1c  ] = 0x00000000	;;                                                          	
    pgm[3@0x800000200600 + 0x20  ] = 0xbf8cc07f		s_waitcnt lgkmcnt(0)                                       	
    pgm[3@0x800000200600 + 0x24  ] = 0x7e000200		v_mov_b32_e32 v0, s0                                       	
    pgm[3@0x800000200600 + 0x28  ] = 0x7e020201		v_mov_b32_e32 v1, s1                                       	
    pgm[3@0x800000200600 + 0x2c  ] = 0x7e040202		v_mov_b32_e32 v2, s2                                       	
    pgm[3@0x800000200600 + 0x30  ] = 0x7e060203		v_mov_b32_e32 v3, s3                                       	
    pgm[3@0x800000200600 + 0x34  ] = 0xd2960000		v_cvt_pkrtz_f16_f32 v0, v0, v1                             	
    pgm[3@0x800000200600 + 0x38  ] = 0x00020300	;;                                                          	
    pgm[3@0x800000200600 + 0x3c  ] = 0xd2960001		v_cvt_pkrtz_f16_f32 v1, v2, v3                             	
    pgm[3@0x800000200600 + 0x40  ] = 0x00020702	;;                                                          	
    pgm[3@0x800000200600 + 0x44  ] = 0xc4001c0f		exp mrt0 v0, v0, v1, v1 done compr vm                      	
    pgm[3@0x800000200600 + 0x48  ] = 0x00000100	;;                                                          	
    pgm[3@0x800000200600 + 0x4c  ] = 0xbf810000		s_endpgm                                                   	
Done disassembly of shader

Shader from 3@[0x800000022c00 + 0x1288] at 3@0x800000200f00, type 1, size 188
    pgm[3@0x800000200f00 + 0x0   ] = 0x68080207		v_add_u32_e32 v4, s7, v1                                   	
    pgm[3@0x800000200f00 + 0x4   ] = 0x7e0a0304		v_mov_b32_e32 v5, v4                                       	
    pgm[3@0x800000200f00 + 0x8   ] = 0xe00c2000		buffer_load_format_xyzw v[6:9], v4, s[12:15], 0 idxen      	
    pgm[3@0x800000200f00 + 0xc   ] = 0x80030604	;;                                                          	
    pgm[3@0x800000200f00 + 0x10  ] = 0xe0042000		buffer_load_format_xy v[1:2], v5, s[16:19], 0 idxen        	
    pgm[3@0x800000200f00 + 0x14  ] = 0x80040105	;;                                                          	
    pgm[3@0x800000200f00 + 0x18  ] = 0xbe800002		s_mov_b32 s0, s2                                           	
    pgm[3@0x800000200f00 + 0x1c  ] = 0xbe8300ff		s_mov_b32 s3, 0x27fac                                      	
    pgm[3@0x800000200f00 + 0x20  ] = 0x00027fac	;;                                                          	
    pgm[3@0x800000200f00 + 0x24  ] = 0xbe820090		s_mov_b32 s2, 16                                           	
    pgm[3@0x800000200f00 + 0x28  ] = 0xbe8100ff		s_mov_b32 s1, 0x8000                                       	
    pgm[3@0x800000200f00 + 0x2c  ] = 0x00008000	;;                                                          	
    pgm[3@0x800000200f00 + 0x30  ] = 0xc02a0000		s_buffer_load_dwordx4 s[0:3], s[0:3], 0x0                  	
    pgm[3@0x800000200f00 + 0x34  ] = 0x00000000	;;                                                          	
    pgm[3@0x800000200f00 + 0x38  ] = 0x68000005		v_add_u32_e32 v0, s5, v0                                   	
    pgm[3@0x800000200f00 + 0x3c  ] = 0x26080081		v_and_b32_e32 v4, 1, v0                                    	
    pgm[3@0x800000200f00 + 0x40  ] = 0xd1c80000		v_bfe_u32 v0, v0, 1, 1                                     	
    pgm[3@0x800000200f00 + 0x44  ] = 0x02050300	;;                                                          	
    pgm[3@0x800000200f00 + 0x48  ] = 0x7e082304		v_cvt_f32_ubyte0_e32 v4, v4                                	
    pgm[3@0x800000200f00 + 0x4c  ] = 0x7e002300		v_cvt_f32_ubyte0_e32 v0, v0                                	
    pgm[3@0x800000200f00 + 0x50  ] = 0xbf8cc07f		s_waitcnt lgkmcnt(0)                                       	
    pgm[3@0x800000200f00 + 0x54  ] = 0x7e0a0201		v_mov_b32_e32 v5, s1                                       	
    pgm[3@0x800000200f00 + 0x58  ] = 0x7e140203		v_mov_b32_e32 v10, s3                                      	
    pgm[3@0x800000200f00 + 0x5c  ] = 0x7e0602f2		v_mov_b32_e32 v3, 1.0                                      	
    pgm[3@0x800000200f00 + 0x60  ] = 0xbf8c0f71		s_waitcnt vmcnt(1)                                         	
    pgm[3@0x800000200f00 + 0x64  ] = 0xd1c10006		v_mad_f32 v6, v8, v4, v6                                   	
    pgm[3@0x800000200f00 + 0x68  ] = 0x041a0908	;;                                                          	
    pgm[3@0x800000200f00 + 0x6c  ] = 0xd1c10007		v_mad_f32 v7, v9, v0, v7                                   	
    pgm[3@0x800000200f00 + 0x70  ] = 0x041e0109	;;                                                          	
    pgm[3@0x800000200f00 + 0x74  ] = 0xbf8c0f70		s_waitcnt vmcnt(0)                                         	
    pgm[3@0x800000200f00 + 0x78  ] = 0xd1c10001		v_mad_f32 v1, v8, v4, v1                                   	
    pgm[3@0x800000200f00 + 0x7c  ] = 0x04060908	;;                                                          	
    pgm[3@0x800000200f00 + 0x80  ] = 0x2c040109		v_mac_f32_e32 v2, v9, v0                                   	
    pgm[3@0x800000200f00 + 0x84  ] = 0xd1c10000		v_mad_f32 v0, s0, v6, v5                                   	
    pgm[3@0x800000200f00 + 0x88  ] = 0x04160c00	;;                                                          	
    pgm[3@0x800000200f00 + 0x8c  ] = 0xd1c10004		v_mad_f32 v4, s2, v7, v10                                  	
    pgm[3@0x800000200f00 + 0x90  ] = 0x042a0e02	;;                                                          	
    pgm[3@0x800000200f00 + 0x94  ] = 0x7e0a0280		v_mov_b32_e32 v5, 0                                        	
    pgm[3@0x800000200f00 + 0x98  ] = 0xc40008cf		exp pos0 v0, v4, v5, v3 done                               	
    pgm[3@0x800000200f00 + 0x9c  ] = 0x03050400	;;                                                          	
    pgm[3@0x800000200f00 + 0xa0  ] = 0x0a0202ff		v_mul_f32_e32 v1, 0x3a800000, v1                           	
    pgm[3@0x800000200f00 + 0xa4  ] = 0x3a800000	;;                                                          	
    pgm[3@0x800000200f00 + 0xa8  ] = 0x0a0404ff		v_mul_f32_e32 v2, 0x3a800000, v2                           	
    pgm[3@0x800000200f00 + 0xac  ] = 0x3a800000	;;                                                          	
    pgm[3@0x800000200f00 + 0xb0  ] = 0xc400020f		exp param0 v1, v2, v0, v0                                  	
    pgm[3@0x800000200f00 + 0xb4  ] = 0x00000201	;;                                                          	
    pgm[3@0x800000200f00 + 0xb8  ] = 0xbf810000		s_endpgm                                                   	
Done disassembly of shader

Shader from 3@[0x800000022c00 + 0x12b0] at 3@0x800000201000, type 0, size 196
    pgm[3@0x800000201000 + 0x0   ] = 0xbe86017e		s_mov_b64 s[6:7], exec                                     	
    pgm[3@0x800000201000 + 0x4   ] = 0xbefe077e		s_wqm_b64 exec, exec                                       	
    pgm[3@0x800000201000 + 0x8   ] = 0xbe900003		s_mov_b32 s16, s3                                          	
    pgm[3@0x800000201000 + 0xc   ] = 0xb0118000		s_movk_i32 s17, 0x8000                                     	
    pgm[3@0x800000201000 + 0x10  ] = 0xc00e0208		s_load_dwordx8 s[8:15], s[16:17], 0x400                    	
    pgm[3@0x800000201000 + 0x14  ] = 0x00000400	;;                                                          	
    pgm[3@0x800000201000 + 0x18  ] = 0x8110ff03		s_add_i32 s16, s3, 0x430                                   	
    pgm[3@0x800000201000 + 0x1c  ] = 0x00000430	;;                                                          	
    pgm[3@0x800000201000 + 0x20  ] = 0xc00a0408		s_load_dwordx4 s[16:19], s[16:17], 0x0                     	
    pgm[3@0x800000201000 + 0x24  ] = 0x00000000	;;                                                          	
    pgm[3@0x800000201000 + 0x28  ] = 0xbefc0005		s_mov_b32 m0, s5                                           	
    pgm[3@0x800000201000 + 0x2c  ] = 0xbe800002		s_mov_b32 s0, s2                                           	
    pgm[3@0x800000201000 + 0x30  ] = 0xd4000002		v_interp_p1_f32_e32 v0, v2, attr0.x                        	
    pgm[3@0x800000201000 + 0x34  ] = 0xd4040102		v_interp_p1_f32_e32 v1, v2, attr0.y                        	
    pgm[3@0x800000201000 + 0x38  ] = 0xd4010003		v_interp_p2_f32_e32 v0, v3, attr0.x                        	
    pgm[3@0x800000201000 + 0x3c  ] = 0xd4050103		v_interp_p2_f32_e32 v1, v3, attr0.y                        	
    pgm[3@0x800000201000 + 0x40  ] = 0x86fe067e		s_and_b64 exec, exec, s[6:7]                               	
    pgm[3@0x800000201000 + 0x44  ] = 0xbf8cc07f		s_waitcnt lgkmcnt(0)                                       	
    pgm[3@0x800000201000 + 0x48  ] = 0xf0800f00		image_sample v[4:7], v0, s[8:15], s[16:19] dmask:0xf       	
    pgm[3@0x800000201000 + 0x4c  ] = 0x00820400	;;                                                          	
    pgm[3@0x800000201000 + 0x50  ] = 0xbe8300ff		s_mov_b32 s3, 0x27fac                                      	
    pgm[3@0x800000201000 + 0x54  ] = 0x00027fac	;;                                                          	
    pgm[3@0x800000201000 + 0x58  ] = 0xbe820090		s_mov_b32 s2, 16                                           	
    pgm[3@0x800000201000 + 0x5c  ] = 0xbe8100ff		s_mov_b32 s1, 0x8000                                       	
    pgm[3@0x800000201000 + 0x60  ] = 0x00008000	;;                                                          	
    pgm[3@0x800000201000 + 0x64  ] = 0xc02a0000		s_buffer_load_dwordx4 s[0:3], s[0:3], 0x0                  	
    pgm[3@0x800000201000 + 0x68  ] = 0x00000000	;;                                                          	
    pgm[3@0x800000201000 + 0x6c  ] = 0xbf8c0070		s_waitcnt vmcnt(0) lgkmcnt(0)                              	
    pgm[3@0x800000201000 + 0x70  ] = 0x0a060e03		v_mul_f32_e32 v3, s3, v7                                   	
    pgm[3@0x800000201000 + 0x74  ] = 0x0a000800		v_mul_f32_e32 v0, s0, v4                                   	
    pgm[3@0x800000201000 + 0x78  ] = 0x0a020a01		v_mul_f32_e32 v1, s1, v5                                   	
    pgm[3@0x800000201000 + 0x7c  ] = 0x0a040c02		v_mul_f32_e32 v2, s2, v6                                   	
    pgm[3@0x800000201000 + 0x80  ] = 0x0a080803		v_mul_f32_e32 v4, s3, v4                                   	
    pgm[3@0x800000201000 + 0x84  ] = 0x0a0a0a03		v_mul_f32_e32 v5, s3, v5                                   	
    pgm[3@0x800000201000 + 0x88  ] = 0x0a0c0c03		v_mul_f32_e32 v6, s3, v6                                   	
    pgm[3@0x800000201000 + 0x8c  ] = 0x7e0e0303		v_mov_b32_e32 v7, v3                                       	
    pgm[3@0x800000201000 + 0x90  ] = 0xd2960000		v_cvt_pkrtz_f16_f32 v0, v0, v1                             	
    pgm[3@0x800000201000 + 0x94  ] = 0x00020300	;;                                                          	
    pgm[3@0x800000201000 + 0x98  ] = 0xd2960001		v_cvt_pkrtz_f16_f32 v1, v2, v3                             	
    pgm[3@0x800000201000 + 0x9c  ] = 0x00020702	;;                                                          	
    pgm[3@0x800000201000 + 0xa0  ] = 0xd2960002		v_cvt_pkrtz_f16_f32 v2, v4, v5                             	
    pgm[3@0x800000201000 + 0xa4  ] = 0x00020b04	;;                                                          	
    pgm[3@0x800000201000 + 0xa8  ] = 0xd2960003		v_cvt_pkrtz_f16_f32 v3, v6, v7                             	
    pgm[3@0x800000201000 + 0xac  ] = 0x00020f06	;;                                                          	
    pgm[3@0x800000201000 + 0xb0  ] = 0xc400040f		exp mrt0 v0, v0, v1, v1 compr                              	
    pgm[3@0x800000201000 + 0xb4  ] = 0x00000100	;;                                                          	
    pgm[3@0x800000201000 + 0xb8  ] = 0xc4001c1f		exp mrt1 v2, v2, v3, v3 done compr vm                      	
    pgm[3@0x800000201000 + 0xbc  ] = 0x00000302	;;                                                          	
    pgm[3@0x800000201000 + 0xc0  ] = 0xbf810000		s_endpgm                                                   	
Done disassembly of shader

Shader from 3@[0x800000022c00 + 0x149c] at 3@0x800000200300, type 1, size 112
    pgm[3@0x800000200300 + 0x0   ] = 0x7e020203		v_mov_b32_e32 v1, s3                                       	
    pgm[3@0x800000200300 + 0x4   ] = 0x7e040202		v_mov_b32_e32 v2, s2                                       	
    pgm[3@0x800000200300 + 0x8   ] = 0x7d980082		v_cmp_gt_u32_e32 vcc, 2, v0                                	
    pgm[3@0x800000200300 + 0xc   ] = 0xd0ca0000		v_cmp_eq_u32_e64 s[0:1], 1, v0                             	
    pgm[3@0x800000200300 + 0x10  ] = 0x00020081	;;                                                          	
    pgm[3@0x800000200300 + 0x14  ] = 0x00060501		v_cndmask_b32_e32 v3, v1, v2, vcc                          	
    pgm[3@0x800000200300 + 0x18  ] = 0xd1000000		v_cndmask_b32_e64 v0, v2, v1, s[0:1]                       	
    pgm[3@0x800000200300 + 0x1c  ] = 0x00020302	;;                                                          	
    pgm[3@0x800000200300 + 0x20  ] = 0x7e020af9		v_cvt_f32_i32_sdwa v1, sext(v3) dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0	
    pgm[3@0x800000200300 + 0x24  ] = 0x000c0603	;;                                                          	
    pgm[3@0x800000200300 + 0x28  ] = 0x7e000af9		v_cvt_f32_i32_sdwa v0, sext(v0) dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1	
    pgm[3@0x800000200300 + 0x2c  ] = 0x000d0600	;;                                                          	
    pgm[3@0x800000200300 + 0x30  ] = 0x7e040207		v_mov_b32_e32 v2, s7                                       	
    pgm[3@0x800000200300 + 0x34  ] = 0x7e060205		v_mov_b32_e32 v3, s5                                       	
    pgm[3@0x800000200300 + 0x38  ] = 0x00040702		v_cndmask_b32_e32 v2, v2, v3, vcc                          	
    pgm[3@0x800000200300 + 0x3c  ] = 0x7e060206		v_mov_b32_e32 v3, s6                                       	
    pgm[3@0x800000200300 + 0x40  ] = 0x7e080208		v_mov_b32_e32 v4, s8                                       	
    pgm[3@0x800000200300 + 0x44  ] = 0xd1000003		v_cndmask_b32_e64 v3, v3, v4, s[0:1]                       	
    pgm[3@0x800000200300 + 0x48  ] = 0x00020903	;;                                                          	
    pgm[3@0x800000200300 + 0x4c  ] = 0x7e0802f2		v_mov_b32_e32 v4, 1.0                                      	
    pgm[3@0x800000200300 + 0x50  ] = 0x7e0a0204		v_mov_b32_e32 v5, s4                                       	
    pgm[3@0x800000200300 + 0x54  ] = 0xc40008cf		exp pos0 v1, v0, v5, v4 done                               	
    pgm[3@0x800000200300 + 0x58  ] = 0x04050001	;;                                                          	
    pgm[3@0x800000200300 + 0x5c  ] = 0x7e0c0209		v_mov_b32_e32 v6, s9                                       	
    pgm[3@0x800000200300 + 0x60  ] = 0x7e0e020a		v_mov_b32_e32 v7, s10                                      	
    pgm[3@0x800000200300 + 0x64  ] = 0xc400020f		exp param0 v2, v3, v6, v7                                  	
    pgm[3@0x800000200300 + 0x68  ] = 0x07060302	;;                                                          	
    pgm[3@0x800000200300 + 0x6c  ] = 0xbf810000		s_endpgm                                                   	
Done disassembly of shader

Shader from 3@[0x800000022c00 + 0x14d0] at 3@0x800000200700, type 0, size 88
    pgm[3@0x800000200700 + 0x0   ] = 0xbefc0005		s_mov_b32 m0, s5                                           	
    pgm[3@0x800000200700 + 0x4   ] = 0xbe800003		s_mov_b32 s0, s3                                           	
    pgm[3@0x800000200700 + 0x8   ] = 0xb0018000		s_movk_i32 s1, 0x8000                                      	
    pgm[3@0x800000200700 + 0xc   ] = 0xd4000008		v_interp_p1_f32_e32 v0, v8, attr0.x                        	
    pgm[3@0x800000200700 + 0x10  ] = 0xd4040108		v_interp_p1_f32_e32 v1, v8, attr0.y                        	
    pgm[3@0x800000200700 + 0x14  ] = 0xd4010009		v_interp_p2_f32_e32 v0, v9, attr0.x                        	
    pgm[3@0x800000200700 + 0x18  ] = 0xd4050109		v_interp_p2_f32_e32 v1, v9, attr0.y                        	
    pgm[3@0x800000200700 + 0x1c  ] = 0xc00e0200		s_load_dwordx8 s[8:15], s[0:1], 0x400                      	
    pgm[3@0x800000200700 + 0x20  ] = 0x00000400	;;                                                          	
    pgm[3@0x800000200700 + 0x24  ] = 0x7e001100		v_cvt_i32_f32_e32 v0, v0                                   	
    pgm[3@0x800000200700 + 0x28  ] = 0x7e021101		v_cvt_i32_f32_e32 v1, v1                                   	
    pgm[3@0x800000200700 + 0x2c  ] = 0xbf8cc07f		s_waitcnt lgkmcnt(0)                                       	
    pgm[3@0x800000200700 + 0x30  ] = 0xf0001f00		image_load v[0:3], v0, s[8:15] dmask:0xf unorm             	
    pgm[3@0x800000200700 + 0x34  ] = 0x00020000	;;                                                          	
    pgm[3@0x800000200700 + 0x38  ] = 0xbf8c0f70		s_waitcnt vmcnt(0)                                         	
    pgm[3@0x800000200700 + 0x3c  ] = 0xd2960000		v_cvt_pkrtz_f16_f32 v0, v0, v1                             	
    pgm[3@0x800000200700 + 0x40  ] = 0x00020300	;;                                                          	
    pgm[3@0x800000200700 + 0x44  ] = 0xd2960001		v_cvt_pkrtz_f16_f32 v1, v2, v3                             	
    pgm[3@0x800000200700 + 0x48  ] = 0x00020702	;;                                                          	
    pgm[3@0x800000200700 + 0x4c  ] = 0xc4001c0f		exp mrt0 v0, v0, v1, v1 done compr vm                      	
    pgm[3@0x800000200700 + 0x50  ] = 0x00000100	;;                                                          	
    pgm[3@0x800000200700 + 0x54  ] = 0xbf810000		s_endpgm                                                   	
Done disassembly of shader

Shader from 3@[0x800000022c00 + 0x17a4] at 3@0x800000200b00, type 1, size 52
    pgm[3@0x800000200b00 + 0x0   ] = 0x68080005		v_add_u32_e32 v4, s5, v0                                   	
    pgm[3@0x800000200b00 + 0x4   ] = 0x7e0a0304		v_mov_b32_e32 v5, v4                                       	
    pgm[3@0x800000200b00 + 0x8   ] = 0xe00c2000		buffer_load_format_xyzw v[0:3], v4, s[12:15], 0 idxen      	
    pgm[3@0x800000200b00 + 0xc   ] = 0x80030004	;;                                                          	
    pgm[3@0x800000200b00 + 0x10  ] = 0xe0042000		buffer_load_format_xy v[6:7], v5, s[16:19], 0 idxen        	
    pgm[3@0x800000200b00 + 0x14  ] = 0x80040605	;;                                                          	
    pgm[3@0x800000200b00 + 0x18  ] = 0xbf8c0f71		s_waitcnt vmcnt(1)                                         	
    pgm[3@0x800000200b00 + 0x1c  ] = 0xc40008cf		exp pos0 v0, v1, v2, v3 done                               	
    pgm[3@0x800000200b00 + 0x20  ] = 0x03020100	;;                                                          	
    pgm[3@0x800000200b00 + 0x24  ] = 0xbf8c0f70		s_waitcnt vmcnt(0)                                         	
    pgm[3@0x800000200b00 + 0x28  ] = 0xc400020f		exp param0 v6, v7, v0, v0                                  	
    pgm[3@0x800000200b00 + 0x2c  ] = 0x00000706	;;                                                          	
    pgm[3@0x800000200b00 + 0x30  ] = 0xbf810000		s_endpgm                                                   	
Done disassembly of shader

Shader from 3@[0x800000022c00 + 0x17d8] at 3@0x800000201100, type 0, size 104
    pgm[3@0x800000201100 + 0x0   ] = 0xbe8c017e		s_mov_b64 s[12:13], exec                                   	
    pgm[3@0x800000201100 + 0x4   ] = 0xbefe077e		s_wqm_b64 exec, exec                                       	
    pgm[3@0x800000201100 + 0x8   ] = 0xbe880003		s_mov_b32 s8, s3                                           	
    pgm[3@0x800000201100 + 0xc   ] = 0xb0098000		s_movk_i32 s9, 0x8000                                      	
    pgm[3@0x800000201100 + 0x10  ] = 0xbefc0005		s_mov_b32 m0, s5                                           	
    pgm[3@0x800000201100 + 0x14  ] = 0xc00e0004		s_load_dwordx8 s[0:7], s[8:9], 0x400                       	
    pgm[3@0x800000201100 + 0x18  ] = 0x00000400	;;                                                          	
    pgm[3@0x800000201100 + 0x1c  ] = 0xb7080430		s_addk_i32 s8, 0x430                                       	
    pgm[3@0x800000201100 + 0x20  ] = 0xc00a0204		s_load_dwordx4 s[8:11], s[8:9], 0x0                        	
    pgm[3@0x800000201100 + 0x24  ] = 0x00000000	;;                                                          	
    pgm[3@0x800000201100 + 0x28  ] = 0xd4080000		v_interp_p1_f32_e32 v2, v0, attr0.x                        	
    pgm[3@0x800000201100 + 0x2c  ] = 0xd40c0100		v_interp_p1_f32_e32 v3, v0, attr0.y                        	
    pgm[3@0x800000201100 + 0x30  ] = 0xd4090001		v_interp_p2_f32_e32 v2, v1, attr0.x                        	
    pgm[3@0x800000201100 + 0x34  ] = 0xd40d0101		v_interp_p2_f32_e32 v3, v1, attr0.y                        	
    pgm[3@0x800000201100 + 0x38  ] = 0x86fe0c7e		s_and_b64 exec, exec, s[12:13]                             	
    pgm[3@0x800000201100 + 0x3c  ] = 0xbf8cc07f		s_waitcnt lgkmcnt(0)                                       	
    pgm[3@0x800000201100 + 0x40  ] = 0xf0800f00		image_sample v[0:3], v2, s[0:7], s[8:11] dmask:0xf         	
    pgm[3@0x800000201100 + 0x44  ] = 0x00400002	;;                                                          	
    pgm[3@0x800000201100 + 0x48  ] = 0xbf8c0f70		s_waitcnt vmcnt(0)                                         	
    pgm[3@0x800000201100 + 0x4c  ] = 0xd2960000		v_cvt_pkrtz_f16_f32 v0, v0, v1                             	
    pgm[3@0x800000201100 + 0x50  ] = 0x00020300	;;                                                          	
    pgm[3@0x800000201100 + 0x54  ] = 0xd2960001		v_cvt_pkrtz_f16_f32 v1, v2, v3                             	
    pgm[3@0x800000201100 + 0x58  ] = 0x00020702	;;                                                          	
    pgm[3@0x800000201100 + 0x5c  ] = 0xc4001c0f		exp mrt0 v0, v0, v1, v1 done compr vm                      	
    pgm[3@0x800000201100 + 0x60  ] = 0x00000100	;;                                                          	
    pgm[3@0x800000201100 + 0x64  ] = 0xbf810000		s_endpgm                                                   	
Done disassembly of shader

Shader from 3@[0x800000022c00 + 0x1a88] at 3@0x800000200300, type 1, size 112
    pgm[3@0x800000200300 + 0x0   ] = 0x7e020203		v_mov_b32_e32 v1, s3                                       	
    pgm[3@0x800000200300 + 0x4   ] = 0x7e040202		v_mov_b32_e32 v2, s2                                       	
    pgm[3@0x800000200300 + 0x8   ] = 0x7d980082		v_cmp_gt_u32_e32 vcc, 2, v0                                	
    pgm[3@0x800000200300 + 0xc   ] = 0xd0ca0000		v_cmp_eq_u32_e64 s[0:1], 1, v0                             	
    pgm[3@0x800000200300 + 0x10  ] = 0x00020081	;;                                                          	
    pgm[3@0x800000200300 + 0x14  ] = 0x00060501		v_cndmask_b32_e32 v3, v1, v2, vcc                          	
    pgm[3@0x800000200300 + 0x18  ] = 0xd1000000		v_cndmask_b32_e64 v0, v2, v1, s[0:1]                       	
    pgm[3@0x800000200300 + 0x1c  ] = 0x00020302	;;                                                          	
    pgm[3@0x800000200300 + 0x20  ] = 0x7e020af9		v_cvt_f32_i32_sdwa v1, sext(v3) dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_0	
    pgm[3@0x800000200300 + 0x24  ] = 0x000c0603	;;                                                          	
    pgm[3@0x800000200300 + 0x28  ] = 0x7e000af9		v_cvt_f32_i32_sdwa v0, sext(v0) dst_sel:DWORD dst_unused:UNUSED_PAD src0_sel:WORD_1	
    pgm[3@0x800000200300 + 0x2c  ] = 0x000d0600	;;                                                          	
    pgm[3@0x800000200300 + 0x30  ] = 0x7e040207		v_mov_b32_e32 v2, s7                                       	
    pgm[3@0x800000200300 + 0x34  ] = 0x7e060205		v_mov_b32_e32 v3, s5                                       	
    pgm[3@0x800000200300 + 0x38  ] = 0x00040702		v_cndmask_b32_e32 v2, v2, v3, vcc                          	
    pgm[3@0x800000200300 + 0x3c  ] = 0x7e060206		v_mov_b32_e32 v3, s6                                       	
    pgm[3@0x800000200300 + 0x40  ] = 0x7e080208		v_mov_b32_e32 v4, s8                                       	
    pgm[3@0x800000200300 + 0x44  ] = 0xd1000003		v_cndmask_b32_e64 v3, v3, v4, s[0:1]                       	
    pgm[3@0x800000200300 + 0x48  ] = 0x00020903	;;                                                          	
    pgm[3@0x800000200300 + 0x4c  ] = 0x7e0802f2		v_mov_b32_e32 v4, 1.0                                      	
    pgm[3@0x800000200300 + 0x50  ] = 0x7e0a0204		v_mov_b32_e32 v5, s4                                       	
    pgm[3@0x800000200300 + 0x54  ] = 0xc40008cf		exp pos0 v1, v0, v5, v4 done                               	
    pgm[3@0x800000200300 + 0x58  ] = 0x04050001	;;                                                          	
    pgm[3@0x800000200300 + 0x5c  ] = 0x7e0c0209		v_mov_b32_e32 v6, s9                                       	
    pgm[3@0x800000200300 + 0x60  ] = 0x7e0e020a		v_mov_b32_e32 v7, s10                                      	
    pgm[3@0x800000200300 + 0x64  ] = 0xc400020f		exp param0 v2, v3, v6, v7                                  	
    pgm[3@0x800000200300 + 0x68  ] = 0x07060302	;;                                                          	
    pgm[3@0x800000200300 + 0x6c  ] = 0xbf810000		s_endpgm                                                   	
Done disassembly of shader

Shader from 3@[0x800000022c00 + 0x1abc] at 3@0x800000200700, type 0, size 88
    pgm[3@0x800000200700 + 0x0   ] = 0xbefc0005		s_mov_b32 m0, s5                                           	
    pgm[3@0x800000200700 + 0x4   ] = 0xbe800003		s_mov_b32 s0, s3                                           	
    pgm[3@0x800000200700 + 0x8   ] = 0xb0018000		s_movk_i32 s1, 0x8000                                      	
    pgm[3@0x800000200700 + 0xc   ] = 0xd4000008		v_interp_p1_f32_e32 v0, v8, attr0.x                        	
    pgm[3@0x800000200700 + 0x10  ] = 0xd4040108		v_interp_p1_f32_e32 v1, v8, attr0.y                        	
    pgm[3@0x800000200700 + 0x14  ] = 0xd4010009		v_interp_p2_f32_e32 v0, v9, attr0.x                        	
    pgm[3@0x800000200700 + 0x18  ] = 0xd4050109		v_interp_p2_f32_e32 v1, v9, attr0.y                        	
    pgm[3@0x800000200700 + 0x1c  ] = 0xc00e0200		s_load_dwordx8 s[8:15], s[0:1], 0x400                      	
    pgm[3@0x800000200700 + 0x20  ] = 0x00000400	;;                                                          	
    pgm[3@0x800000200700 + 0x24  ] = 0x7e001100		v_cvt_i32_f32_e32 v0, v0                                   	
    pgm[3@0x800000200700 + 0x28  ] = 0x7e021101		v_cvt_i32_f32_e32 v1, v1                                   	
    pgm[3@0x800000200700 + 0x2c  ] = 0xbf8cc07f		s_waitcnt lgkmcnt(0)                                       	
    pgm[3@0x800000200700 + 0x30  ] = 0xf0001f00		image_load v[0:3], v0, s[8:15] dmask:0xf unorm             	
    pgm[3@0x800000200700 + 0x34  ] = 0x00020000	;;                                                          	
    pgm[3@0x800000200700 + 0x38  ] = 0xbf8c0f70		s_waitcnt vmcnt(0)                                         	
    pgm[3@0x800000200700 + 0x3c  ] = 0xd2960000		v_cvt_pkrtz_f16_f32 v0, v0, v1                             	
    pgm[3@0x800000200700 + 0x40  ] = 0x00020300	;;                                                          	
    pgm[3@0x800000200700 + 0x44  ] = 0xd2960001		v_cvt_pkrtz_f16_f32 v1, v2, v3                             	
    pgm[3@0x800000200700 + 0x48  ] = 0x00020702	;;                                                          	
    pgm[3@0x800000200700 + 0x4c  ] = 0xc4001c0f		exp mrt0 v0, v0, v1, v1 done compr vm                      	
    pgm[3@0x800000200700 + 0x50  ] = 0x00000100	;;                                                          	
    pgm[3@0x800000200700 + 0x54  ] = 0xbf810000		s_endpgm                                                   	
Done disassembly of shader

Shader from 3@[0x800000022c00 + 0x1d68] at 3@0x800000200b00, type 1, size 52
    pgm[3@0x800000200b00 + 0x0   ] = 0x68080005		v_add_u32_e32 v4, s5, v0                                   	
    pgm[3@0x800000200b00 + 0x4   ] = 0x7e0a0304		v_mov_b32_e32 v5, v4                                       	
    pgm[3@0x800000200b00 + 0x8   ] = 0xe00c2000		buffer_load_format_xyzw v[0:3], v4, s[12:15], 0 idxen      	
    pgm[3@0x800000200b00 + 0xc   ] = 0x80030004	;;                                                          	
    pgm[3@0x800000200b00 + 0x10  ] = 0xe0042000		buffer_load_format_xy v[6:7], v5, s[16:19], 0 idxen        	
    pgm[3@0x800000200b00 + 0x14  ] = 0x80040605	;;                                                          	
    pgm[3@0x800000200b00 + 0x18  ] = 0xbf8c0f71		s_waitcnt vmcnt(1)                                         	
    pgm[3@0x800000200b00 + 0x1c  ] = 0xc40008cf		exp pos0 v0, v1, v2, v3 done                               	
    pgm[3@0x800000200b00 + 0x20  ] = 0x03020100	;;                                                          	
    pgm[3@0x800000200b00 + 0x24  ] = 0xbf8c0f70		s_waitcnt vmcnt(0)                                         	
    pgm[3@0x800000200b00 + 0x28  ] = 0xc400020f		exp param0 v6, v7, v0, v0                                  	
    pgm[3@0x800000200b00 + 0x2c  ] = 0x00000706	;;                                                          	
    pgm[3@0x800000200b00 + 0x30  ] = 0xbf810000		s_endpgm                                                   	
Done disassembly of shader

Shader from 3@[0x800000022c00 + 0x1d9c] at 3@0x800000204600, type 0, size 592
    pgm[3@0x800000204600 + 0x0   ] = 0xbe86017e		s_mov_b64 s[6:7], exec                                     	
    pgm[3@0x800000204600 + 0x4   ] = 0xbefe077e		s_wqm_b64 exec, exec                                       	
    pgm[3@0x800000204600 + 0x8   ] = 0xbe880003		s_mov_b32 s8, s3                                           	
    pgm[3@0x800000204600 + 0xc   ] = 0xbe800002		s_mov_b32 s0, s2                                           	
    pgm[3@0x800000204600 + 0x10  ] = 0xbe8300ff		s_mov_b32 s3, 0x27fac                                      	
    pgm[3@0x800000204600 + 0x14  ] = 0x00027fac	;;                                                          	
    pgm[3@0x800000204600 + 0x18  ] = 0xbe8200a0		s_mov_b32 s2, 32                                           	
    pgm[3@0x800000204600 + 0x1c  ] = 0xbe8100ff		s_mov_b32 s1, 0x8000                                       	
    pgm[3@0x800000204600 + 0x20  ] = 0x00008000	;;                                                          	
    pgm[3@0x800000204600 + 0x24  ] = 0xbefc0005		s_mov_b32 m0, s5                                           	
    pgm[3@0x800000204600 + 0x28  ] = 0xc0220140		s_buffer_load_dword s5, s[0:3], 0x0                        	
    pgm[3@0x800000204600 + 0x2c  ] = 0x00000000	;;                                                          	
    pgm[3@0x800000204600 + 0x30  ] = 0xd4100002		v_interp_p1_f32_e32 v4, v2, attr0.x                        	
    pgm[3@0x800000204600 + 0x34  ] = 0xd4140102		v_interp_p1_f32_e32 v5, v2, attr0.y                        	
    pgm[3@0x800000204600 + 0x38  ] = 0xd4110003		v_interp_p2_f32_e32 v4, v3, attr0.x                        	
    pgm[3@0x800000204600 + 0x3c  ] = 0xd4150103		v_interp_p2_f32_e32 v5, v3, attr0.y                        	
    pgm[3@0x800000204600 + 0x40  ] = 0xbf8cc07f		s_waitcnt lgkmcnt(0)                                       	
    pgm[3@0x800000204600 + 0x44  ] = 0xbf048a05		s_cmp_lt_i32 s5, 10                                        	
    pgm[3@0x800000204600 + 0x48  ] = 0xbe8a01c1		s_mov_b64 s[10:11], -1                                     	
    pgm[3@0x800000204600 + 0x4c  ] = 0xbf850067		s_cbranch_scc1 103                                         	
    pgm[3@0x800000204600 + 0x50  ] = 0xc0260280		s_buffer_load_dwordx2 s[10:11], s[0:3], 0x4                	
    pgm[3@0x800000204600 + 0x54  ] = 0x00000004	;;                                                          	
    pgm[3@0x800000204600 + 0x58  ] = 0xbf068a05		s_cmp_eq_u32 s5, 10                                        	
    pgm[3@0x800000204600 + 0x5c  ] = 0x858c80c1		s_cselect_b64 s[12:13], -1, 0                              	
    pgm[3@0x800000204600 + 0x60  ] = 0x86ea0c7e		s_and_b64 vcc, exec, s[12:13]                              	
    pgm[3@0x800000204600 + 0x64  ] = 0xbf8cc07f		s_waitcnt lgkmcnt(0)                                       	
    pgm[3@0x800000204600 + 0x68  ] = 0x0a08080a		v_mul_f32_e32 v4, s10, v4                                  	
    pgm[3@0x800000204600 + 0x6c  ] = 0x0a0a0a0b		v_mul_f32_e32 v5, s11, v5                                  	
    pgm[3@0x800000204600 + 0x70  ] = 0xbf870049		s_cbranch_vccnz 73                                         	
    pgm[3@0x800000204600 + 0x74  ] = 0xbf048c05		s_cmp_lt_i32 s5, 12                                        	
    pgm[3@0x800000204600 + 0x78  ] = 0xbf850026		s_cbranch_scc1 38                                          	
    pgm[3@0x800000204600 + 0x7c  ] = 0xbf048d05		s_cmp_lt_i32 s5, 13                                        	
    pgm[3@0x800000204600 + 0x80  ] = 0xbf850025		s_cbranch_scc1 37                                          	
    pgm[3@0x800000204600 + 0x84  ] = 0xbf068d05		s_cmp_eq_u32 s5, 13                                        	
    pgm[3@0x800000204600 + 0x88  ] = 0x7e020305		v_mov_b32_e32 v1, v5                                       	
    pgm[3@0x800000204600 + 0x8c  ] = 0x7e000304		v_mov_b32_e32 v0, v4                                       	
    pgm[3@0x800000204600 + 0x90  ] = 0xbf84001e		s_cbranch_scc0 30                                          	
    pgm[3@0x800000204600 + 0x94  ] = 0x7e003f04		v_floor_f32_e32 v0, v4                                     	
    pgm[3@0x800000204600 + 0x98  ] = 0xd1050101		v_mul_f32_e64 v1, |v0|, 0.5                                	
    pgm[3@0x800000204600 + 0x9c  ] = 0x0001e100	;;                                                          	
    pgm[3@0x800000204600 + 0xa0  ] = 0x7e023f01		v_floor_f32_e32 v1, v1                                     	
    pgm[3@0x800000204600 + 0xa4  ] = 0xd1c10400		v_mad_f32 v0, v1, -2.0, |v0|                               	
    pgm[3@0x800000204600 + 0xa8  ] = 0x0401eb01	;;                                                          	
    pgm[3@0x800000204600 + 0xac  ] = 0x7e02440a		v_rcp_f32_e32 v1, s10                                      	
    pgm[3@0x800000204600 + 0xb0  ] = 0x7e043704		v_fract_f32_e32 v2, v4                                     	
    pgm[3@0x800000204600 + 0xb4  ] = 0xbe8500ff		s_mov_b32 s5, 0x3f7fbe77                                   	
    pgm[3@0x800000204600 + 0xb8  ] = 0x3f7fbe77	;;                                                          	
    pgm[3@0x800000204600 + 0xbc  ] = 0x020604f3		v_add_f32_e32 v3, -1.0, v2                                 	
    pgm[3@0x800000204600 + 0xc0  ] = 0xd1c10003		v_mad_f32 v3, v3, v1, 2.0                                  	
    pgm[3@0x800000204600 + 0xc4  ] = 0x03d20303	;;                                                          	
    pgm[3@0x800000204600 + 0xc8  ] = 0x0a020302		v_mul_f32_e32 v1, v2, v1                                   	
    pgm[3@0x800000204600 + 0xcc  ] = 0x7c820005		v_cmp_lt_f32_e32 vcc, s5, v0                               	
    pgm[3@0x800000204600 + 0xd0  ] = 0x00000701		v_cndmask_b32_e32 v0, v1, v3, vcc                          	
    pgm[3@0x800000204600 + 0xd4  ] = 0x7e023f05		v_floor_f32_e32 v1, v5                                     	
    pgm[3@0x800000204600 + 0xd8  ] = 0xd1050102		v_mul_f32_e64 v2, |v1|, 0.5                                	
    pgm[3@0x800000204600 + 0xdc  ] = 0x0001e101	;;                                                          	
    pgm[3@0x800000204600 + 0xe0  ] = 0x7e06440b		v_rcp_f32_e32 v3, s11                                      	
    pgm[3@0x800000204600 + 0xe4  ] = 0x7e043f02		v_floor_f32_e32 v2, v2                                     	
    pgm[3@0x800000204600 + 0xe8  ] = 0xd1c10401		v_mad_f32 v1, v2, -2.0, |v1|                               	
    pgm[3@0x800000204600 + 0xec  ] = 0x0405eb02	;;                                                          	
    pgm[3@0x800000204600 + 0xf0  ] = 0x7e043705		v_fract_f32_e32 v2, v5                                     	
    pgm[3@0x800000204600 + 0xf4  ] = 0x020c04f3		v_add_f32_e32 v6, -1.0, v2                                 	
    pgm[3@0x800000204600 + 0xf8  ] = 0xd1c10006		v_mad_f32 v6, v6, v3, 2.0                                  	
    pgm[3@0x800000204600 + 0xfc  ] = 0x03d20706	;;                                                          	
    pgm[3@0x800000204600 + 0x100 ] = 0x0a040702		v_mul_f32_e32 v2, v2, v3                                   	
    pgm[3@0x800000204600 + 0x104 ] = 0x7c820205		v_cmp_lt_f32_e32 vcc, s5, v1                               	
    pgm[3@0x800000204600 + 0x108 ] = 0x00020d02		v_cndmask_b32_e32 v1, v2, v6, vcc                          	
    pgm[3@0x800000204600 + 0x10c ] = 0xbf880002		s_cbranch_execz 2                                          	
    pgm[3@0x800000204600 + 0x110 ] = 0xbf820016		s_branch 22                                                	
    pgm[3@0x800000204600 + 0x114 ] = 0xbf820016		s_branch 22                                                	
    pgm[3@0x800000204600 + 0x118 ] = 0xc0260000		s_buffer_load_dwordx2 s[0:1], s[0:3], 0xc                  	
    pgm[3@0x800000204600 + 0x11c ] = 0x0000000c	;;                                                          	
    pgm[3@0x800000204600 + 0x120 ] = 0x7e06440a		v_rcp_f32_e32 v3, s10                                      	
    pgm[3@0x800000204600 + 0x124 ] = 0x7e0c440b		v_rcp_f32_e32 v6, s11                                      	
    pgm[3@0x800000204600 + 0x128 ] = 0x16000880		v_max_f32_e32 v0, 0, v4                                    	
    pgm[3@0x800000204600 + 0x12c ] = 0x7c8608f2		v_cmp_le_f32_e32 vcc, 1.0, v4                              	
    pgm[3@0x800000204600 + 0x130 ] = 0xbf8cc07f		s_waitcnt lgkmcnt(0)                                       	
    pgm[3@0x800000204600 + 0x134 ] = 0xd1050001		v_mul_f32_e64 v1, s0, -0.5                                 	
    pgm[3@0x800000204600 + 0x138 ] = 0x0001e200	;;                                                          	
    pgm[3@0x800000204600 + 0x13c ] = 0xd1050002		v_mul_f32_e64 v2, s1, -0.5                                 	
    pgm[3@0x800000204600 + 0x140 ] = 0x0001e201	;;                                                          	
    pgm[3@0x800000204600 + 0x144 ] = 0xd1c10001		v_mad_f32 v1, v1, s10, 1.0                                 	
    pgm[3@0x800000204600 + 0x148 ] = 0x03c81501	;;                                                          	
    pgm[3@0x800000204600 + 0x14c ] = 0xd1c10002		v_mad_f32 v2, v2, s11, 1.0                                 	
    pgm[3@0x800000204600 + 0x150 ] = 0x03c81702	;;                                                          	
    pgm[3@0x800000204600 + 0x154 ] = 0x00000300		v_cndmask_b32_e32 v0, v0, v1, vcc                          	
    pgm[3@0x800000204600 + 0x158 ] = 0x16020a80		v_max_f32_e32 v1, 0, v5                                    	
    pgm[3@0x800000204600 + 0x15c ] = 0x7c860af2		v_cmp_le_f32_e32 vcc, 1.0, v5                              	
    pgm[3@0x800000204600 + 0x160 ] = 0x00020501		v_cndmask_b32_e32 v1, v1, v2, vcc                          	
    pgm[3@0x800000204600 + 0x164 ] = 0x0a000700		v_mul_f32_e32 v0, v0, v3                                   	
    pgm[3@0x800000204600 + 0x168 ] = 0x0a020d01		v_mul_f32_e32 v1, v1, v6                                   	
    pgm[3@0x800000204600 + 0x16c ] = 0xbf890008		s_cbranch_execnz 8                                         	
    pgm[3@0x800000204600 + 0x170 ] = 0x7e04440a		v_rcp_f32_e32 v2, s10                                      	
    pgm[3@0x800000204600 + 0x174 ] = 0x7e06440b		v_rcp_f32_e32 v3, s11                                      	
    pgm[3@0x800000204600 + 0x178 ] = 0x7e003f04		v_floor_f32_e32 v0, v4                                     	
    pgm[3@0x800000204600 + 0x17c ] = 0x7e023f05		v_floor_f32_e32 v1, v5                                     	
    pgm[3@0x800000204600 + 0x180 ] = 0x7e083704		v_fract_f32_e32 v4, v4                                     	
    pgm[3@0x800000204600 + 0x184 ] = 0x7e0a3705		v_fract_f32_e32 v5, v5                                     	
    pgm[3@0x800000204600 + 0x188 ] = 0x2c000504		v_mac_f32_e32 v0, v4, v2                                   	
    pgm[3@0x800000204600 + 0x18c ] = 0x2c020705		v_mac_f32_e32 v1, v5, v3                                   	
    pgm[3@0x800000204600 + 0x190 ] = 0x7e0a0301		v_mov_b32_e32 v5, v1                                       	
    pgm[3@0x800000204600 + 0x194 ] = 0x7e080300		v_mov_b32_e32 v4, v0                                       	
    pgm[3@0x800000204600 + 0x198 ] = 0x89ea0c7e		s_andn2_b64 vcc, exec, s[12:13]                            	
    pgm[3@0x800000204600 + 0x19c ] = 0xbf870012		s_cbranch_vccnz 18                                         	
    pgm[3@0x800000204600 + 0x1a0 ] = 0x14000b04		v_min_f32_e32 v0, v4, v5                                   	
    pgm[3@0x800000204600 + 0x1a4 ] = 0xd0440000		v_cmp_gt_f32_e64 s[0:1], 0, v0                             	
    pgm[3@0x800000204600 + 0x1a8 ] = 0x00020080	;;                                                          	
    pgm[3@0x800000204600 + 0x1ac ] = 0x7e00440a		v_rcp_f32_e32 v0, s10                                      	
    pgm[3@0x800000204600 + 0x1b0 ] = 0x7e02440b		v_rcp_f32_e32 v1, s11                                      	
    pgm[3@0x800000204600 + 0x1b4 ] = 0x7c8608f2		v_cmp_le_f32_e32 vcc, 1.0, v4                              	
    pgm[3@0x800000204600 + 0x1b8 ] = 0x87806a00		s_or_b64 s[0:1], s[0:1], vcc                               	
    pgm[3@0x800000204600 + 0x1bc ] = 0x7c860af2		v_cmp_le_f32_e32 vcc, 1.0, v5                              	
    pgm[3@0x800000204600 + 0x1c0 ] = 0x7e043704		v_fract_f32_e32 v2, v4                                     	
    pgm[3@0x800000204600 + 0x1c4 ] = 0x7e063705		v_fract_f32_e32 v3, v5                                     	
    pgm[3@0x800000204600 + 0x1c8 ] = 0x87ea6a00		s_or_b64 vcc, s[0:1], vcc                                  	
    pgm[3@0x800000204600 + 0x1cc ] = 0x0a000102		v_mul_f32_e32 v0, v2, v0                                   	
    pgm[3@0x800000204600 + 0x1d0 ] = 0x0a020303		v_mul_f32_e32 v1, v3, v1                                   	
    pgm[3@0x800000204600 + 0x1d4 ] = 0x8880c16a		s_xor_b64 s[0:1], vcc, -1                                  	
    pgm[3@0x800000204600 + 0x1d8 ] = 0x00080900		v_cndmask_b32_e32 v4, v0, v4, vcc                          	
    pgm[3@0x800000204600 + 0x1dc ] = 0x000a0b01		v_cndmask_b32_e32 v5, v1, v5, vcc                          	
    pgm[3@0x800000204600 + 0x1e0 ] = 0x8a8a7e00		s_orn2_b64 s[10:11], s[0:1], exec                          	
    pgm[3@0x800000204600 + 0x1e4 ] = 0xbf820001		s_branch 1                                                 	
    pgm[3@0x800000204600 + 0x1e8 ] = 0xbe8a01c1		s_mov_b64 s[10:11], -1                                     	
    pgm[3@0x800000204600 + 0x1ec ] = 0x7e000280		v_mov_b32_e32 v0, 0                                        	
    pgm[3@0x800000204600 + 0x1f0 ] = 0x7e020280		v_mov_b32_e32 v1, 0                                        	
    pgm[3@0x800000204600 + 0x1f4 ] = 0x7e040280		v_mov_b32_e32 v2, 0                                        	
    pgm[3@0x800000204600 + 0x1f8 ] = 0x7e060280		v_mov_b32_e32 v3, 0                                        	
    pgm[3@0x800000204600 + 0x1fc ] = 0xbe80200a		s_and_saveexec_b64 s[0:1], s[10:11]                        	
    pgm[3@0x800000204600 + 0x200 ] = 0xbf880009		s_cbranch_execz 9                                          	
    pgm[3@0x800000204600 + 0x204 ] = 0xb0098000		s_movk_i32 s9, 0x8000                                      	
    pgm[3@0x800000204600 + 0x208 ] = 0xc00e0304		s_load_dwordx8 s[12:19], s[8:9], 0x400                     	
    pgm[3@0x800000204600 + 0x20c ] = 0x00000400	;;                                                          	
    pgm[3@0x800000204600 + 0x210 ] = 0xb7080430		s_addk_i32 s8, 0x430                                       	
    pgm[3@0x800000204600 + 0x214 ] = 0xc00a0204		s_load_dwordx4 s[8:11], s[8:9], 0x0                        	
    pgm[3@0x800000204600 + 0x218 ] = 0x00000000	;;                                                          	
    pgm[3@0x800000204600 + 0x21c ] = 0xbf8cc07f		s_waitcnt lgkmcnt(0)                                       	
    pgm[3@0x800000204600 + 0x220 ] = 0xf0800f00		image_sample v[0:3], v4, s[12:19], s[8:11] dmask:0xf       	
    pgm[3@0x800000204600 + 0x224 ] = 0x00430004	;;                                                          	
    pgm[3@0x800000204600 + 0x228 ] = 0x87fe007e		s_or_b64 exec, exec, s[0:1]                                	
    pgm[3@0x800000204600 + 0x22c ] = 0x86fe067e		s_and_b64 exec, exec, s[6:7]                               	
    pgm[3@0x800000204600 + 0x230 ] = 0xbf8c0f70		s_waitcnt vmcnt(0)                                         	
    pgm[3@0x800000204600 + 0x234 ] = 0xd2960000		v_cvt_pkrtz_f16_f32 v0, v0, v1                             	
    pgm[3@0x800000204600 + 0x238 ] = 0x00020300	;;                                                          	
    pgm[3@0x800000204600 + 0x23c ] = 0xd2960001		v_cvt_pkrtz_f16_f32 v1, v2, v3                             	
    pgm[3@0x800000204600 + 0x240 ] = 0x00020702	;;                                                          	
    pgm[3@0x800000204600 + 0x244 ] = 0xc4001c0f		exp mrt0 v0, v0, v1, v1 done compr vm                      	
    pgm[3@0x800000204600 + 0x248 ] = 0x00000100	;;                                                          	
    pgm[3@0x800000204600 + 0x24c ] = 0xbf810000		s_endpgm                                                   	
Done disassembly of shader

Shader from 3@[0x800000022c00 + 0x1ff4] at 3@0x800000200900, type 1, size 120
    pgm[3@0x800000200900 + 0x0   ] = 0x68080005		v_add_u32_e32 v4, s5, v0                                   	
    pgm[3@0x800000200900 + 0x4   ] = 0xe0042000		buffer_load_format_xy v[0:1], v4, s[12:15], 0 idxen        	
    pgm[3@0x800000200900 + 0x8   ] = 0x80030004	;;                                                          	
    pgm[3@0x800000200900 + 0xc   ] = 0xbe800002		s_mov_b32 s0, s2                                           	
    pgm[3@0x800000200900 + 0x10  ] = 0xbe8300ff		s_mov_b32 s3, 0x27fac                                      	
    pgm[3@0x800000200900 + 0x14  ] = 0x00027fac	;;                                                          	
    pgm[3@0x800000200900 + 0x18  ] = 0xbe8200a0		s_mov_b32 s2, 32                                           	
    pgm[3@0x800000200900 + 0x1c  ] = 0xbe8100ff		s_mov_b32 s1, 0x8000                                       	
    pgm[3@0x800000200900 + 0x20  ] = 0x00008000	;;                                                          	
    pgm[3@0x800000200900 + 0x24  ] = 0xc02e0000		s_buffer_load_dwordx8 s[0:7], s[0:3], 0x0                  	
    pgm[3@0x800000200900 + 0x28  ] = 0x00000000	;;                                                          	
    pgm[3@0x800000200900 + 0x2c  ] = 0x7e0402f2		v_mov_b32_e32 v2, 1.0                                      	
    pgm[3@0x800000200900 + 0x30  ] = 0x7e060280		v_mov_b32_e32 v3, 0                                        	
    pgm[3@0x800000200900 + 0x34  ] = 0xbf8cc07f		s_waitcnt lgkmcnt(0)                                       	
    pgm[3@0x800000200900 + 0x38  ] = 0x7e080205		v_mov_b32_e32 v4, s5                                       	
    pgm[3@0x800000200900 + 0x3c  ] = 0x7e0a0207		v_mov_b32_e32 v5, s7                                       	
    pgm[3@0x800000200900 + 0x40  ] = 0xbf8c0f70		s_waitcnt vmcnt(0)                                         	
    pgm[3@0x800000200900 + 0x44  ] = 0xd1c10004		v_mad_f32 v4, s4, v0, v4                                   	
    pgm[3@0x800000200900 + 0x48  ] = 0x04120004	;;                                                          	
    pgm[3@0x800000200900 + 0x4c  ] = 0xd1c10005		v_mad_f32 v5, s6, v1, v5                                   	
    pgm[3@0x800000200900 + 0x50  ] = 0x04160206	;;                                                          	
    pgm[3@0x800000200900 + 0x54  ] = 0xc40008cf		exp pos0 v4, v5, v3, v2 done                               	
    pgm[3@0x800000200900 + 0x58  ] = 0x02030504	;;                                                          	
    pgm[3@0x800000200900 + 0x5c  ] = 0x02000000		v_add_f32_e32 v0, s0, v0                                   	
    pgm[3@0x800000200900 + 0x60  ] = 0x02020201		v_add_f32_e32 v1, s1, v1                                   	
    pgm[3@0x800000200900 + 0x64  ] = 0x0a000002		v_mul_f32_e32 v0, s2, v0                                   	
    pgm[3@0x800000200900 + 0x68  ] = 0x0a020203		v_mul_f32_e32 v1, s3, v1                                   	
    pgm[3@0x800000200900 + 0x6c  ] = 0xc400020f		exp param0 v0, v1, v0, v0                                  	
    pgm[3@0x800000200900 + 0x70  ] = 0x00000100	;;                                                          	
    pgm[3@0x800000200900 + 0x74  ] = 0xbf810000		s_endpgm                                                   	
Done disassembly of shader

Shader from 3@[0x800000022c00 + 0x201c] at 3@0x800000200a00, type 0, size 112
    pgm[3@0x800000200a00 + 0x0   ] = 0xbe86017e		s_mov_b64 s[6:7], exec                                     	
    pgm[3@0x800000200a00 + 0x4   ] = 0xbefe077e		s_wqm_b64 exec, exec                                       	
    pgm[3@0x800000200a00 + 0x8   ] = 0xbe800003		s_mov_b32 s0, s3                                           	
    pgm[3@0x800000200a00 + 0xc   ] = 0xb0018000		s_movk_i32 s1, 0x8000                                      	
    pgm[3@0x800000200a00 + 0x10  ] = 0xc00e0200		s_load_dwordx8 s[8:15], s[0:1], 0x400                      	
    pgm[3@0x800000200a00 + 0x14  ] = 0x00000400	;;                                                          	
    pgm[3@0x800000200a00 + 0x18  ] = 0x8100ff03		s_add_i32 s0, s3, 0x430                                    	
    pgm[3@0x800000200a00 + 0x1c  ] = 0x00000430	;;                                                          	
    pgm[3@0x800000200a00 + 0x20  ] = 0xc00a0000		s_load_dwordx4 s[0:3], s[0:1], 0x0                         	
    pgm[3@0x800000200a00 + 0x24  ] = 0x00000000	;;                                                          	
    pgm[3@0x800000200a00 + 0x28  ] = 0xbefc0005		s_mov_b32 m0, s5                                           	
    pgm[3@0x800000200a00 + 0x2c  ] = 0xbf800000		s_nop 0                                                    	
    pgm[3@0x800000200a00 + 0x30  ] = 0xd4000002		v_interp_p1_f32_e32 v0, v2, attr0.x                        	
    pgm[3@0x800000200a00 + 0x34  ] = 0xd4040102		v_interp_p1_f32_e32 v1, v2, attr0.y                        	
    pgm[3@0x800000200a00 + 0x38  ] = 0xd4010003		v_interp_p2_f32_e32 v0, v3, attr0.x                        	
    pgm[3@0x800000200a00 + 0x3c  ] = 0xd4050103		v_interp_p2_f32_e32 v1, v3, attr0.y                        	
    pgm[3@0x800000200a00 + 0x40  ] = 0x86fe067e		s_and_b64 exec, exec, s[6:7]                               	
    pgm[3@0x800000200a00 + 0x44  ] = 0xbf8cc07f		s_waitcnt lgkmcnt(0)                                       	
    pgm[3@0x800000200a00 + 0x48  ] = 0xf0800f00		image_sample v[0:3], v0, s[8:15], s[0:3] dmask:0xf         	
    pgm[3@0x800000200a00 + 0x4c  ] = 0x00020000	;;                                                          	
    pgm[3@0x800000200a00 + 0x50  ] = 0xbf8c0f70		s_waitcnt vmcnt(0)                                         	
    pgm[3@0x800000200a00 + 0x54  ] = 0xd2960000		v_cvt_pkrtz_f16_f32 v0, v0, v1                             	
    pgm[3@0x800000200a00 + 0x58  ] = 0x00020300	;;                                                          	
    pgm[3@0x800000200a00 + 0x5c  ] = 0xd2960001		v_cvt_pkrtz_f16_f32 v1, v2, v3                             	
    pgm[3@0x800000200a00 + 0x60  ] = 0x00020702	;;                                                          	
    pgm[3@0x800000200a00 + 0x64  ] = 0xc4001c0f		exp mrt0 v0, v0, v1, v1 done compr vm                      	
    pgm[3@0x800000200a00 + 0x68  ] = 0x00000100	;;                                                          	
    pgm[3@0x800000200a00 + 0x6c  ] = 0xbf810000		s_endpgm                                                   	
Done disassembly of shader

