INFO: [vitis-run 60-1548] Creating build summary session with primary output D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract\xf_cv_subtract.hlsrun_package_summary, at 07/15/24 00:53:01
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run package -work_dir D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract -config D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg -cmdlineconfig D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Jul 15 00:53:04 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source D:/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'Pear' on host 'laptop-pear' (Windows NT_amd64 version 10.0) on Mon Jul 15 00:53:04 -0400 2024
INFO: [HLS 200-10] In directory 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test'
INFO: [HLS 200-2005] Using work_dir D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.cpp' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file_cflags=D:\design_project-code\SmartSentry\camera_fw\vitis\subtract_test\xf_cv_subtract.cpp,-IC:\Users\yifei\.Xilinx\Vitis\2024.1\vitis_libraries\vision\L1\include' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying ini 'syn.top=xf_cv_subtract' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(8)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(1)
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=1' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/hls_config.cfg(5)
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Mon Jul 15 00:53:10 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/hls_data.json outdir=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/impl/ip srcdir=D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/impl/ip/misc
INFO: Copied 4 verilog file(s) to D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/impl/ip/hdl/verilog
INFO: Copied 4 vhdl file(s) to D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/impl/ip/hdl/vhdl
ipx::create_core: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 555.371 ; gain = 192.430
INFO: Import ports from HDL: D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/impl/ip/hdl/vhdl/xf_cv_subtract.vhd (xf_cv_subtract)
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst
INFO: Add ap_ctrl interface ap_ctrl
INFO: Add data interface src1_allocatedFlag
INFO: Add data interface src1_rows
INFO: Add data interface src1_cols
INFO: Add data interface src1_size
INFO: Add ap_fifo interface src1_data
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2024.1/data/ip'.
INFO: Add data interface src2_allocatedFlag
INFO: Add data interface src2_rows
INFO: Add data interface src2_cols
INFO: Add data interface src2_size
INFO: Add ap_fifo interface src2_data
INFO: Add data interface dst_allocatedFlag
INFO: Add data interface dst_rows
INFO: Add data interface dst_cols
INFO: Add data interface dst_size
INFO: Add ap_fifo interface dst_data
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/impl/ip/component.xml
INFO: Created IP archive D:/design_project-code/SmartSentry/camera_fw/vitis/subtract_test/xf_cv_subtract/hls/impl/ip/xilinx_com_hls_xf_cv_subtract_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Mon Jul 15 00:53:22 2024...
INFO: [HLS 200-802] Generated output file xf_cv_subtract/xf_cv_subtract.zip
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 19.116 seconds; peak allocated memory: 233.406 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 23s
