5 18 1fd81 4 3 ffffffff main
8 /home/bryce3/trevorw/devel/covered/diags/verilog 2 -t (adder4) 2 -i (main.adder) 2 -vcd (merge8.2a.vcd) 2 -o (merge8.2a.cdd) 2 -v (merge8.2a.v) 2 -y (lib) 2 -e (adder1) 2 -D (DUMP) 2 -v (merge8.2b.v)
12 /home/bryce3/trevorw/devel/covered/diags/verilog/merge8.2a.cdd main
12 /home/bryce3/trevorw/devel/covered/diags/verilog/merge8.2b.cdd main.adder
3 0 $root "$root" 0 NA 0 0 1 
15 main 0
3 0 adder4 "main.adder" 0 lib/adder4.v 1 22 1 
1 a 1 8 c 1 0 3 0 4 17 f f 0 d 0 0
1 b 2 9 c 1 0 3 0 4 17 f f 0 c 0 0
1 c 3 10 20008 1 0 0 0 1 17 1 1 0 1 0 0
1 z 4 11 2000f 1 0 3 0 4 17 f f 0 1 0 0
1 c0 5 13 60009 1 0 0 0 1 17 1 1 0 0 0 0
1 c1 6 13 6000d 1 0 0 0 1 17 1 1 0 0 0 0
1 c2 7 13 60011 1 0 0 0 1 17 1 1 0 1 0 0
3 0 adder1 "main.adder.bit0" 0 lib/adder1.v 1 18 1 
2 1 15 15 15 f000f 2 1 100c 0 0 1 1 b
2 2 15 15 15 b000b 1 1 1004 0 0 1 1 a
2 3 15 15 15 b000f 2 2 10cc 1 2 1 18 0 1 1 1 0 0
2 4 15 15 15 70007 0 1 1410 0 0 1 1 z
2 5 15 15 15 7000f 3 35 e 3 4
2 6 16 16 16 f000f 2 1 100c 0 0 1 1 b
2 7 16 16 16 b000b 1 1 1004 0 0 1 1 a
2 8 16 16 16 b000f 2 8 1184 6 7 1 18 0 1 1 1 0 0
2 9 16 16 16 70007 0 1 1410 0 0 1 1 c
2 10 16 16 16 7000f 2 35 6 8 9
1 a 8 8 7 1 0 0 0 1 17 1 1 0 0 0 0
1 b 9 9 7 1 0 0 0 1 17 1 1 0 1 0 0
1 c 10 10 20008 1 0 0 0 1 17 1 1 0 0 0 0
1 z 11 11 20009 1 0 0 0 1 17 1 1 0 1 0 0
4 5 f 5 5 5
4 10 f 10 10 10
