-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity TOP_Impl_yuv2rgb is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_ce : IN STD_LOGIC;
    in_0_0_val : IN STD_LOGIC_VECTOR (63 downto 0);
    in_0_1_val : IN STD_LOGIC_VECTOR (63 downto 0);
    out_r_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_r_ce0 : OUT STD_LOGIC;
    out_r_we0 : OUT STD_LOGIC;
    out_r_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    out_r_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    out_r_ce1 : OUT STD_LOGIC;
    out_r_we1 : OUT STD_LOGIC;
    out_r_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    out_offset : IN STD_LOGIC_VECTOR (1 downto 0) );
end;


architecture behav of TOP_Impl_yuv2rgb is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv17_12A : STD_LOGIC_VECTOR (16 downto 0) := "00000000100101010";
    constant ap_const_lv18_199 : STD_LOGIC_VECTOR (17 downto 0) := "000000000110011001";
    constant ap_const_lv18_3EDE0 : STD_LOGIC_VECTOR (17 downto 0) := "111110110111100000";
    constant ap_const_lv16_FF9C : STD_LOGIC_VECTOR (15 downto 0) := "1111111110011100";
    constant ap_const_lv17_1FF30 : STD_LOGIC_VECTOR (16 downto 0) := "11111111100110000";
    constant ap_const_lv16_ED60 : STD_LOGIC_VECTOR (15 downto 0) := "1110110101100000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv18_3ED60 : STD_LOGIC_VECTOR (17 downto 0) := "111110110101100000";
    constant ap_const_lv17_1EDE0 : STD_LOGIC_VECTOR (16 downto 0) := "11110110111100000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv16_FF30 : STD_LOGIC_VECTOR (15 downto 0) := "1111111100110000";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal u_fu_157_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal u_reg_2623 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal v_reg_2628 : STD_LOGIC_VECTOR (7 downto 0);
    signal u_1_reg_2633 : STD_LOGIC_VECTOR (7 downto 0);
    signal E_1_fu_191_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal E_1_reg_2638 : STD_LOGIC_VECTOR (7 downto 0);
    signal u_2_reg_2648 : STD_LOGIC_VECTOR (7 downto 0);
    signal u_2_reg_2648_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal E_2_fu_221_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal E_2_reg_2653 : STD_LOGIC_VECTOR (7 downto 0);
    signal E_2_reg_2653_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal u_3_reg_2663 : STD_LOGIC_VECTOR (7 downto 0);
    signal u_3_reg_2663_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln4_reg_2668 : STD_LOGIC_VECTOR (7 downto 0);
    signal out_offset_read_reg_2673 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal y_fu_251_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_reg_2679 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_1_reg_2684 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_14_reg_2689 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_24_reg_2694 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_27_reg_2699 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_28_reg_2704 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_29_reg_2709 : STD_LOGIC_VECTOR (7 downto 0);
    signal E_3_fu_315_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal E_3_reg_2714 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_31_reg_2724 : STD_LOGIC_VECTOR (7 downto 0);
    signal RGB_fu_583_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal RGB_reg_2729 : STD_LOGIC_VECTOR (7 downto 0);
    signal RGB_1_fu_633_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal RGB_1_reg_2734 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln29_fu_659_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln29_reg_2739 : STD_LOGIC_VECTOR (7 downto 0);
    signal RGB_2_fu_848_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal RGB_2_reg_2744 : STD_LOGIC_VECTOR (7 downto 0);
    signal D_1_fu_871_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal D_1_reg_2749 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln20_3_fu_883_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln20_3_reg_2755 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln20_4_fu_889_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln20_4_reg_2760 : STD_LOGIC_VECTOR (17 downto 0);
    signal empty_86_fu_895_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_86_reg_2766 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln29_5_fu_919_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln29_5_reg_2771 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln29_6_fu_945_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln29_6_reg_2776 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln20_5_fu_956_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln20_5_reg_2781 : STD_LOGIC_VECTOR (16 downto 0);
    signal empty_fu_972_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_reg_2786 : STD_LOGIC_VECTOR (3 downto 0);
    signal RGB_11_fu_1976_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal RGB_11_reg_2791 : STD_LOGIC_VECTOR (7 downto 0);
    signal RGB_12_fu_2014_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal RGB_12_reg_2796 : STD_LOGIC_VECTOR (7 downto 0);
    signal D_3_fu_2046_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal D_3_reg_2801 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln20_9_fu_2058_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln20_9_reg_2807 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln20_10_fu_2064_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln20_10_reg_2812 : STD_LOGIC_VECTOR (17 downto 0);
    signal empty_88_fu_2070_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_88_reg_2818 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln20_11_fu_2079_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln20_11_reg_2823 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_port_reg_in_0_0_val : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_port_reg_out_offset : STD_LOGIC_VECTOR (1 downto 0);
    signal p_cast119_fu_978_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal zext_ln42_fu_989_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln43_fu_2090_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal or_ln35_1_fu_2022_p9 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln37_1_fu_2577_p9 : STD_LOGIC_VECTOR (63 downto 0);
    signal v_1_fu_181_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal v_2_fu_211_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal D_fu_337_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal E_fu_346_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln20_fu_359_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln20_fu_359_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln20_fu_359_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln20_1_fu_369_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln20_1_fu_369_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln20_fu_365_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln20_fu_379_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal empty_84_fu_395_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_84_fu_395_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal empty_85_fu_409_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_85_fu_409_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_cast_fu_405_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln21_fu_415_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln21_2_fu_425_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln21_fu_431_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln21_fu_419_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln_fu_441_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln22_1_fu_453_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln22_fu_449_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln22_1_fu_461_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln22_1_fu_465_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln22_2_fu_471_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln20_fu_385_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln20_1_fu_389_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_3_fu_489_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln21_1_fu_435_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_5_fu_513_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln22_fu_475_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_7_fu_537_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_2_fu_481_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln29_fu_563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln25_fu_499_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln29_fu_577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_1_fu_569_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln3_fu_553_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_4_fu_505_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_fu_523_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_fu_529_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln29_2_fu_613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_fu_547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln29_2_fu_627_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_3_fu_619_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln29_2_fu_603_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln29_1_fu_591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln29_1_fu_597_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_8_fu_641_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_s_fu_649_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln20_2_fu_670_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln20_2_fu_670_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln20_2_fu_670_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln20_2_fu_676_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln20_fu_375_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln20_3_fu_686_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln20_1_fu_692_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_cast5_fu_401_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln21_4_fu_702_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln21_1_fu_708_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln20_2_fu_680_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln22_9_fu_718_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln22_3_fu_724_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln20_4_fu_696_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_9_fu_742_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln21_3_fu_712_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_11_fu_766_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln22_2_fu_728_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_13_fu_790_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_8_fu_734_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln25_1_fu_752_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_10_fu_758_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln29_4_fu_828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_1_fu_776_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln29_4_fu_842_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_10_fu_834_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln29_4_fu_818_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_12_fu_782_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_1_fu_800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln20_3_fu_883_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln20_3_fu_883_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln20_4_fu_889_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_86_fu_895_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln29_5_fu_856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln29_5_fu_862_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_17_fu_901_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_22_fu_909_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln29_3_fu_806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln29_3_fu_812_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_19_fu_927_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_23_fu_935_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln20_5_fu_956_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln20_5_fu_956_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_fu_965_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal out_offset_cast117_fu_962_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln42_fu_983_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln20_3_fu_994_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln20_5_fu_997_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_cast10_fu_1012_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_2596_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln21_3_fu_1021_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln21_6_fu_1015_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln22_2_fu_1030_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln22_3_fu_1041_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln22_4_fu_1037_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln22_5_fu_1048_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln22_10_fu_1052_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln22_6_fu_1058_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln20_2_fu_1003_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln20_6_fu_1007_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_16_fu_1076_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln21_5_fu_1024_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_18_fu_1100_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln22_3_fu_1062_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_20_fu_1124_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_15_fu_1068_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln25_2_fu_1086_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_17_fu_1092_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln29_7_fu_1162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_2_fu_1110_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln29_7_fu_1176_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_12_fu_1168_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln29_7_fu_1152_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_19_fu_1116_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln29_8_fu_1200_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_2_fu_1134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln29_8_fu_1214_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_14_fu_1206_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln29_8_fu_1190_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln29_6_fu_1140_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln29_6_fu_1146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_16_fu_1228_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_21_fu_1236_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal RGB_3_fu_1182_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln29_4_fu_1246_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln20_4_fu_1269_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln20_7_fu_1272_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln21_10_fu_1287_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln20_3_fu_1278_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln20_8_fu_1282_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_32_fu_1313_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln21_7_fu_1293_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_34_fu_1337_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln22_4_fu_1299_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_36_fu_1361_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_25_fu_1305_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln29_9_fu_1387_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln25_3_fu_1323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln29_9_fu_1401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_20_fu_1393_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln29_9_fu_1377_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_33_fu_1329_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_3_fu_1347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_35_fu_1353_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln29_11_fu_1437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_3_fu_1371_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln29_11_fu_1451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_22_fu_1443_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln29_s_fu_1427_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln29_10_fu_1415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln29_10_fu_1421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_24_fu_1465_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_26_fu_1473_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal D_2_fu_1494_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln20_6_fu_1506_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln20_6_fu_1506_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln20_6_fu_1506_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln20_7_fu_1516_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln20_5_fu_1512_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln20_9_fu_1522_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal mul_ln20_7_fu_1516_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal empty_87_fu_1538_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_87_fu_1538_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_cast19_fu_1544_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_2605_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln21_5_fu_1554_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln21_12_fu_1548_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln22_4_fu_1563_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln22_5_fu_1575_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln22_7_fu_1571_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln22_8_fu_1583_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln22_11_fu_1587_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln22_9_fu_1593_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln20_4_fu_1528_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln20_10_fu_1532_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_38_fu_1611_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln21_9_fu_1557_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_40_fu_1635_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln22_5_fu_1597_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_42_fu_1659_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_37_fu_1603_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln29_12_fu_1685_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln25_4_fu_1621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln29_12_fu_1699_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_25_fu_1691_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln29_1_fu_1675_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_39_fu_1627_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln29_13_fu_1723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_4_fu_1645_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln29_13_fu_1737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_27_fu_1729_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln29_3_fu_1713_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_41_fu_1651_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln29_14_fu_1761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_4_fu_1669_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln29_14_fu_1775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_29_fu_1767_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln29_5_fu_1751_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln20_8_fu_1792_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln20_8_fu_1792_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln20_8_fu_1792_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal zext_ln20_6_fu_1798_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln20_11_fu_1802_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln21_16_fu_1818_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln20_5_fu_1808_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln20_12_fu_1812_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_44_fu_1844_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln21_11_fu_1824_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_46_fu_1868_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln22_6_fu_1830_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_48_fu_1892_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_43_fu_1836_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln29_15_fu_1918_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln25_5_fu_1854_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln29_15_fu_1932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_31_fu_1924_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln29_6_fu_1908_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_45_fu_1860_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln29_16_fu_1956_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_5_fu_1878_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln29_16_fu_1970_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_33_fu_1962_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln29_10_fu_1946_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_47_fu_1884_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln29_17_fu_1994_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_5_fu_1902_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln29_17_fu_2008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_35_fu_2000_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln29_11_fu_1984_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal RGB_10_fu_1938_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal RGB_9_fu_1781_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal RGB_8_fu_1743_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal RGB_7_fu_1705_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal RGB_6_fu_1457_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln29_9_fu_1483_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal RGB_5_fu_1407_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal RGB_4_fu_1220_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln20_9_fu_2058_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln20_9_fu_2058_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln20_10_fu_2064_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal empty_88_fu_2070_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln20_11_fu_2079_p0 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln20_11_fu_2079_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln43_fu_2085_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln20_7_fu_2095_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln20_13_fu_2098_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_cast27_fu_2113_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal grp_fu_2614_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln21_7_fu_2122_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln21_17_fu_2116_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln22_6_fu_2131_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal shl_ln22_7_fu_2142_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln22_10_fu_2138_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln22_11_fu_2149_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln22_12_fu_2153_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln22_12_fu_2159_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln20_6_fu_2104_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln20_14_fu_2108_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_50_fu_2177_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln21_13_fu_2125_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_52_fu_2201_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln22_7_fu_2163_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_54_fu_2225_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_49_fu_2169_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln29_18_fu_2251_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln25_6_fu_2187_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln29_18_fu_2265_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_37_fu_2257_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln29_12_fu_2241_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_51_fu_2193_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_6_fu_2211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_53_fu_2217_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln29_20_fu_2301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_6_fu_2235_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln29_20_fu_2315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_39_fu_2307_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln29_13_fu_2291_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal xor_ln29_19_fu_2279_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln29_19_fu_2285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_41_fu_2329_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_30_fu_2337_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln20_8_fu_2355_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln20_15_fu_2358_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln21_19_fu_2373_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln20_7_fu_2364_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln20_16_fu_2368_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_56_fu_2399_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln21_15_fu_2379_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_58_fu_2423_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln22_8_fu_2385_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_60_fu_2447_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_55_fu_2391_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln29_21_fu_2473_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln25_7_fu_2409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln29_21_fu_2487_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_42_fu_2479_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln29_14_fu_2463_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_57_fu_2415_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln29_22_fu_2511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln26_7_fu_2433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln29_22_fu_2525_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_44_fu_2517_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln29_15_fu_2501_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_59_fu_2439_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln29_23_fu_2549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln27_7_fu_2457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln29_23_fu_2563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln29_46_fu_2555_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln29_16_fu_2539_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal RGB_17_fu_2569_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal RGB_16_fu_2531_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal RGB_15_fu_2493_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal RGB_14_fu_2321_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln29_18_fu_2347_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal RGB_13_fu_2271_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2596_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2596_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_2605_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2605_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_2614_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_2614_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_2596_ce : STD_LOGIC;
    signal grp_fu_2605_ce : STD_LOGIC;
    signal grp_fu_2614_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0_1to2 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal mul_ln20_11_fu_2079_p00 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln20_2_fu_670_p00 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln20_3_fu_883_p00 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln20_5_fu_956_p00 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln20_6_fu_1506_p00 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln20_8_fu_1792_p00 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln20_9_fu_2058_p00 : STD_LOGIC_VECTOR (16 downto 0);
    signal mul_ln20_fu_359_p00 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component TOP_mul_8ns_10ns_17_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component TOP_mul_8s_10ns_18_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (9 downto 0);
        dout : OUT STD_LOGIC_VECTOR (17 downto 0) );
    end component;


    component TOP_mul_8s_8s_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component TOP_mul_8s_9s_17_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component TOP_mac_muladd_8s_9s_14s_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    mul_8ns_10ns_17_1_1_U1 : component TOP_mul_8ns_10ns_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        dout_WIDTH => 17)
    port map (
        din0 => mul_ln20_fu_359_p0,
        din1 => mul_ln20_fu_359_p1,
        dout => mul_ln20_fu_359_p2);

    mul_8s_10ns_18_1_1_U2 : component TOP_mul_8s_10ns_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        dout_WIDTH => 18)
    port map (
        din0 => E_fu_346_p2,
        din1 => mul_ln20_1_fu_369_p1,
        dout => mul_ln20_1_fu_369_p2);

    mul_8s_8s_16_1_1_U3 : component TOP_mul_8s_8s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => D_fu_337_p2,
        din1 => empty_84_fu_395_p1,
        dout => empty_84_fu_395_p2);

    mul_8s_9s_17_1_1_U4 : component TOP_mul_8s_9s_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 9,
        dout_WIDTH => 17)
    port map (
        din0 => E_fu_346_p2,
        din1 => empty_85_fu_409_p1,
        dout => empty_85_fu_409_p2);

    mul_8ns_10ns_17_1_1_U5 : component TOP_mul_8ns_10ns_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        dout_WIDTH => 17)
    port map (
        din0 => mul_ln20_2_fu_670_p0,
        din1 => mul_ln20_2_fu_670_p1,
        dout => mul_ln20_2_fu_670_p2);

    mul_8ns_10ns_17_1_1_U6 : component TOP_mul_8ns_10ns_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        dout_WIDTH => 17)
    port map (
        din0 => mul_ln20_3_fu_883_p0,
        din1 => mul_ln20_3_fu_883_p1,
        dout => mul_ln20_3_fu_883_p2);

    mul_8s_10ns_18_1_1_U7 : component TOP_mul_8s_10ns_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        dout_WIDTH => 18)
    port map (
        din0 => E_1_reg_2638,
        din1 => mul_ln20_4_fu_889_p1,
        dout => mul_ln20_4_fu_889_p2);

    mul_8s_8s_16_1_1_U8 : component TOP_mul_8s_8s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => D_1_fu_871_p2,
        din1 => empty_86_fu_895_p1,
        dout => empty_86_fu_895_p2);

    mul_8ns_10ns_17_1_1_U9 : component TOP_mul_8ns_10ns_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        dout_WIDTH => 17)
    port map (
        din0 => mul_ln20_5_fu_956_p0,
        din1 => mul_ln20_5_fu_956_p1,
        dout => mul_ln20_5_fu_956_p2);

    mul_8ns_10ns_17_1_1_U10 : component TOP_mul_8ns_10ns_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        dout_WIDTH => 17)
    port map (
        din0 => mul_ln20_6_fu_1506_p0,
        din1 => mul_ln20_6_fu_1506_p1,
        dout => mul_ln20_6_fu_1506_p2);

    mul_8s_10ns_18_1_1_U11 : component TOP_mul_8s_10ns_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        dout_WIDTH => 18)
    port map (
        din0 => E_2_reg_2653_pp0_iter1_reg,
        din1 => mul_ln20_7_fu_1516_p1,
        dout => mul_ln20_7_fu_1516_p2);

    mul_8s_8s_16_1_1_U12 : component TOP_mul_8s_8s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => D_2_fu_1494_p2,
        din1 => empty_87_fu_1538_p1,
        dout => empty_87_fu_1538_p2);

    mul_8ns_10ns_17_1_1_U13 : component TOP_mul_8ns_10ns_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        dout_WIDTH => 17)
    port map (
        din0 => mul_ln20_8_fu_1792_p0,
        din1 => mul_ln20_8_fu_1792_p1,
        dout => mul_ln20_8_fu_1792_p2);

    mul_8ns_10ns_17_1_1_U14 : component TOP_mul_8ns_10ns_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        dout_WIDTH => 17)
    port map (
        din0 => mul_ln20_9_fu_2058_p0,
        din1 => mul_ln20_9_fu_2058_p1,
        dout => mul_ln20_9_fu_2058_p2);

    mul_8s_10ns_18_1_1_U15 : component TOP_mul_8s_10ns_18_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        dout_WIDTH => 18)
    port map (
        din0 => E_3_reg_2714,
        din1 => mul_ln20_10_fu_2064_p1,
        dout => mul_ln20_10_fu_2064_p2);

    mul_8s_8s_16_1_1_U16 : component TOP_mul_8s_8s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => D_3_fu_2046_p2,
        din1 => empty_88_fu_2070_p1,
        dout => empty_88_fu_2070_p2);

    mul_8ns_10ns_17_1_1_U17 : component TOP_mul_8ns_10ns_17_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 10,
        dout_WIDTH => 17)
    port map (
        din0 => mul_ln20_11_fu_2079_p0,
        din1 => mul_ln20_11_fu_2079_p1,
        dout => mul_ln20_11_fu_2079_p2);

    mac_muladd_8s_9s_14s_16_4_1_U18 : component TOP_mac_muladd_8s_9s_14s_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 9,
        din2_WIDTH => 14,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => E_1_fu_191_p2,
        din1 => grp_fu_2596_p1,
        din2 => grp_fu_2596_p2,
        ce => grp_fu_2596_ce,
        dout => grp_fu_2596_p3);

    mac_muladd_8s_9s_14s_16_4_1_U19 : component TOP_mac_muladd_8s_9s_14s_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 9,
        din2_WIDTH => 14,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => E_2_fu_221_p2,
        din1 => grp_fu_2605_p1,
        din2 => grp_fu_2605_p2,
        ce => grp_fu_2605_ce,
        dout => grp_fu_2605_p3);

    mac_muladd_8s_9s_14s_16_4_1_U20 : component TOP_mac_muladd_8s_9s_14s_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 9,
        din2_WIDTH => 14,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => E_3_fu_315_p2,
        din1 => grp_fu_2614_p1,
        din2 => grp_fu_2614_p2,
        ce => grp_fu_2614_ce,
        dout => grp_fu_2614_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                D_1_reg_2749 <= D_1_fu_871_p2;
                E_1_reg_2638 <= E_1_fu_191_p2;
                E_2_reg_2653 <= E_2_fu_221_p2;
                E_2_reg_2653_pp0_iter1_reg <= E_2_reg_2653;
                RGB_1_reg_2734 <= RGB_1_fu_633_p3;
                RGB_2_reg_2744 <= RGB_2_fu_848_p3;
                RGB_reg_2729 <= RGB_fu_583_p3;
                empty_86_reg_2766 <= empty_86_fu_895_p2;
                mul_ln20_3_reg_2755 <= mul_ln20_3_fu_883_p2;
                mul_ln20_4_reg_2760 <= mul_ln20_4_fu_889_p2;
                mul_ln20_5_reg_2781 <= mul_ln20_5_fu_956_p2;
                select_ln29_5_reg_2771 <= select_ln29_5_fu_919_p3;
                select_ln29_6_reg_2776 <= select_ln29_6_fu_945_p3;
                select_ln29_reg_2739 <= select_ln29_fu_659_p3;
                trunc_ln4_reg_2668 <= in_0_1_val(63 downto 56);
                u_1_reg_2633 <= in_0_1_val(23 downto 16);
                u_2_reg_2648 <= in_0_1_val(39 downto 32);
                u_2_reg_2648_pp0_iter1_reg <= u_2_reg_2648;
                u_3_reg_2663 <= in_0_1_val(55 downto 48);
                u_3_reg_2663_pp0_iter1_reg <= u_3_reg_2663;
                u_reg_2623 <= u_fu_157_p1;
                v_reg_2628 <= in_0_1_val(15 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                D_3_reg_2801 <= D_3_fu_2046_p2;
                E_3_reg_2714 <= E_3_fu_315_p2;
                RGB_11_reg_2791 <= RGB_11_fu_1976_p3;
                RGB_12_reg_2796 <= RGB_12_fu_2014_p3;
                empty_88_reg_2818 <= empty_88_fu_2070_p2;
                empty_reg_2786 <= empty_fu_972_p2;
                mul_ln20_10_reg_2812 <= mul_ln20_10_fu_2064_p2;
                mul_ln20_11_reg_2823 <= mul_ln20_11_fu_2079_p2;
                mul_ln20_9_reg_2807 <= mul_ln20_9_fu_2058_p2;
                out_offset_read_reg_2673 <= ap_port_reg_out_offset;
                tmp_14_reg_2689 <= ap_port_reg_in_0_0_val(23 downto 16);
                tmp_24_reg_2694 <= ap_port_reg_in_0_0_val(31 downto 24);
                tmp_27_reg_2699 <= ap_port_reg_in_0_0_val(39 downto 32);
                tmp_28_reg_2704 <= ap_port_reg_in_0_0_val(47 downto 40);
                tmp_29_reg_2709 <= ap_port_reg_in_0_0_val(55 downto 48);
                tmp_31_reg_2724 <= ap_port_reg_in_0_0_val(63 downto 56);
                y_1_reg_2684 <= ap_port_reg_in_0_0_val(15 downto 8);
                y_reg_2679 <= y_fu_251_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_port_reg_in_0_0_val <= in_0_0_val;
                ap_port_reg_out_offset <= out_offset;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0, ap_idle_pp0_1to2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to2 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    D_1_fu_871_p2 <= (u_1_reg_2633 xor ap_const_lv8_80);
    D_2_fu_1494_p2 <= (u_2_reg_2648_pp0_iter1_reg xor ap_const_lv8_80);
    D_3_fu_2046_p2 <= (u_3_reg_2663_pp0_iter1_reg xor ap_const_lv8_80);
    D_fu_337_p2 <= (u_reg_2623 xor ap_const_lv8_80);
    E_1_fu_191_p2 <= (v_1_fu_181_p4 xor ap_const_lv8_80);
    E_2_fu_221_p2 <= (v_2_fu_211_p4 xor ap_const_lv8_80);
    E_3_fu_315_p2 <= (trunc_ln4_reg_2668 xor ap_const_lv8_80);
    E_fu_346_p2 <= (v_reg_2628 xor ap_const_lv8_80);
    RGB_10_fu_1938_p3 <= 
        select_ln29_31_fu_1924_p3 when (or_ln29_15_fu_1932_p2(0) = '1') else 
        trunc_ln29_6_fu_1908_p4;
    RGB_11_fu_1976_p3 <= 
        select_ln29_33_fu_1962_p3 when (or_ln29_16_fu_1970_p2(0) = '1') else 
        trunc_ln29_10_fu_1946_p4;
    RGB_12_fu_2014_p3 <= 
        select_ln29_35_fu_2000_p3 when (or_ln29_17_fu_2008_p2(0) = '1') else 
        trunc_ln29_11_fu_1984_p4;
    RGB_13_fu_2271_p3 <= 
        select_ln29_37_fu_2257_p3 when (or_ln29_18_fu_2265_p2(0) = '1') else 
        trunc_ln29_12_fu_2241_p4;
    RGB_14_fu_2321_p3 <= 
        select_ln29_39_fu_2307_p3 when (or_ln29_20_fu_2315_p2(0) = '1') else 
        trunc_ln29_13_fu_2291_p4;
    RGB_15_fu_2493_p3 <= 
        select_ln29_42_fu_2479_p3 when (or_ln29_21_fu_2487_p2(0) = '1') else 
        trunc_ln29_14_fu_2463_p4;
    RGB_16_fu_2531_p3 <= 
        select_ln29_44_fu_2517_p3 when (or_ln29_22_fu_2525_p2(0) = '1') else 
        trunc_ln29_15_fu_2501_p4;
    RGB_17_fu_2569_p3 <= 
        select_ln29_46_fu_2555_p3 when (or_ln29_23_fu_2563_p2(0) = '1') else 
        trunc_ln29_16_fu_2539_p4;
    RGB_1_fu_633_p3 <= 
        select_ln29_3_fu_619_p3 when (or_ln29_2_fu_627_p2(0) = '1') else 
        trunc_ln29_2_fu_603_p4;
    RGB_2_fu_848_p3 <= 
        select_ln29_10_fu_834_p3 when (or_ln29_4_fu_842_p2(0) = '1') else 
        trunc_ln29_4_fu_818_p4;
    RGB_3_fu_1182_p3 <= 
        select_ln29_12_fu_1168_p3 when (or_ln29_7_fu_1176_p2(0) = '1') else 
        trunc_ln29_7_fu_1152_p4;
    RGB_4_fu_1220_p3 <= 
        select_ln29_14_fu_1206_p3 when (or_ln29_8_fu_1214_p2(0) = '1') else 
        trunc_ln29_8_fu_1190_p4;
    RGB_5_fu_1407_p3 <= 
        select_ln29_20_fu_1393_p3 when (or_ln29_9_fu_1401_p2(0) = '1') else 
        trunc_ln29_9_fu_1377_p4;
    RGB_6_fu_1457_p3 <= 
        select_ln29_22_fu_1443_p3 when (or_ln29_11_fu_1451_p2(0) = '1') else 
        trunc_ln29_s_fu_1427_p4;
    RGB_7_fu_1705_p3 <= 
        select_ln29_25_fu_1691_p3 when (or_ln29_12_fu_1699_p2(0) = '1') else 
        trunc_ln29_1_fu_1675_p4;
    RGB_8_fu_1743_p3 <= 
        select_ln29_27_fu_1729_p3 when (or_ln29_13_fu_1737_p2(0) = '1') else 
        trunc_ln29_3_fu_1713_p4;
    RGB_9_fu_1781_p3 <= 
        select_ln29_29_fu_1767_p3 when (or_ln29_14_fu_1775_p2(0) = '1') else 
        trunc_ln29_5_fu_1751_p4;
    RGB_fu_583_p3 <= 
        select_ln29_1_fu_569_p3 when (or_ln29_fu_577_p2(0) = '1') else 
        trunc_ln3_fu_553_p4;
    add_ln20_10_fu_1532_p2 <= std_logic_vector(unsigned(mul_ln20_7_fu_1516_p2) + unsigned(add_ln20_9_fu_1522_p2));
    add_ln20_11_fu_1802_p2 <= std_logic_vector(unsigned(zext_ln20_6_fu_1798_p1) + unsigned(ap_const_lv18_3EDE0));
    add_ln20_12_fu_1812_p2 <= std_logic_vector(unsigned(mul_ln20_7_fu_1516_p2) + unsigned(add_ln20_11_fu_1802_p2));
    add_ln20_13_fu_2098_p2 <= std_logic_vector(unsigned(zext_ln20_7_fu_2095_p1) + unsigned(ap_const_lv18_3EDE0));
    add_ln20_14_fu_2108_p2 <= std_logic_vector(unsigned(mul_ln20_10_reg_2812) + unsigned(add_ln20_13_fu_2098_p2));
    add_ln20_15_fu_2358_p2 <= std_logic_vector(unsigned(zext_ln20_8_fu_2355_p1) + unsigned(ap_const_lv18_3EDE0));
    add_ln20_16_fu_2368_p2 <= std_logic_vector(unsigned(mul_ln20_10_reg_2812) + unsigned(add_ln20_15_fu_2358_p2));
    add_ln20_1_fu_389_p2 <= std_logic_vector(unsigned(mul_ln20_1_fu_369_p2) + unsigned(add_ln20_fu_379_p2));
    add_ln20_2_fu_680_p2 <= std_logic_vector(unsigned(zext_ln20_2_fu_676_p1) + unsigned(ap_const_lv18_3ED60));
    add_ln20_3_fu_686_p2 <= std_logic_vector(unsigned(trunc_ln20_fu_375_p1) + unsigned(ap_const_lv17_1EDE0));
    add_ln20_4_fu_696_p2 <= std_logic_vector(signed(sext_ln20_1_fu_692_p1) + signed(zext_ln20_2_fu_676_p1));
    add_ln20_5_fu_997_p2 <= std_logic_vector(unsigned(zext_ln20_3_fu_994_p1) + unsigned(ap_const_lv18_3EDE0));
    add_ln20_6_fu_1007_p2 <= std_logic_vector(unsigned(mul_ln20_4_reg_2760) + unsigned(add_ln20_5_fu_997_p2));
    add_ln20_7_fu_1272_p2 <= std_logic_vector(unsigned(zext_ln20_4_fu_1269_p1) + unsigned(ap_const_lv18_3EDE0));
    add_ln20_8_fu_1282_p2 <= std_logic_vector(unsigned(mul_ln20_4_reg_2760) + unsigned(add_ln20_7_fu_1272_p2));
    add_ln20_9_fu_1522_p2 <= std_logic_vector(unsigned(zext_ln20_5_fu_1512_p1) + unsigned(ap_const_lv18_3EDE0));
    add_ln20_fu_379_p2 <= std_logic_vector(unsigned(zext_ln20_fu_365_p1) + unsigned(ap_const_lv18_3EDE0));
    add_ln21_10_fu_1287_p2 <= std_logic_vector(unsigned(zext_ln20_4_fu_1269_p1) + unsigned(p_cast10_fu_1012_p1));
    add_ln21_11_fu_1824_p2 <= std_logic_vector(signed(sext_ln21_5_fu_1554_p1) + signed(add_ln21_16_fu_1818_p2));
    add_ln21_12_fu_1548_p2 <= std_logic_vector(unsigned(zext_ln20_5_fu_1512_p1) + unsigned(p_cast19_fu_1544_p1));
    add_ln21_13_fu_2125_p2 <= std_logic_vector(signed(sext_ln21_7_fu_2122_p1) + signed(add_ln21_17_fu_2116_p2));
    add_ln21_15_fu_2379_p2 <= std_logic_vector(signed(sext_ln21_7_fu_2122_p1) + signed(add_ln21_19_fu_2373_p2));
    add_ln21_16_fu_1818_p2 <= std_logic_vector(unsigned(zext_ln20_6_fu_1798_p1) + unsigned(p_cast19_fu_1544_p1));
    add_ln21_17_fu_2116_p2 <= std_logic_vector(unsigned(zext_ln20_7_fu_2095_p1) + unsigned(p_cast27_fu_2113_p1));
    add_ln21_19_fu_2373_p2 <= std_logic_vector(unsigned(zext_ln20_8_fu_2355_p1) + unsigned(p_cast27_fu_2113_p1));
    add_ln21_1_fu_435_p2 <= std_logic_vector(signed(sext_ln21_fu_431_p1) + signed(add_ln21_fu_419_p2));
    add_ln21_2_fu_425_p2 <= std_logic_vector(unsigned(trunc_ln21_fu_415_p1) + unsigned(ap_const_lv16_ED60));
    add_ln21_3_fu_712_p2 <= std_logic_vector(signed(sext_ln21_1_fu_708_p1) + signed(add_ln20_2_fu_680_p2));
    add_ln21_4_fu_702_p2 <= std_logic_vector(signed(p_cast5_fu_401_p1) + signed(empty_85_fu_409_p2));
    add_ln21_5_fu_1024_p2 <= std_logic_vector(signed(sext_ln21_3_fu_1021_p1) + signed(add_ln21_6_fu_1015_p2));
    add_ln21_6_fu_1015_p2 <= std_logic_vector(unsigned(zext_ln20_3_fu_994_p1) + unsigned(p_cast10_fu_1012_p1));
    add_ln21_7_fu_1293_p2 <= std_logic_vector(signed(sext_ln21_3_fu_1021_p1) + signed(add_ln21_10_fu_1287_p2));
    add_ln21_9_fu_1557_p2 <= std_logic_vector(signed(sext_ln21_5_fu_1554_p1) + signed(add_ln21_12_fu_1548_p2));
    add_ln21_fu_419_p2 <= std_logic_vector(unsigned(zext_ln20_fu_365_p1) + unsigned(p_cast_fu_405_p1));
    add_ln22_10_fu_1052_p2 <= std_logic_vector(signed(sext_ln22_4_fu_1037_p1) + signed(sext_ln22_5_fu_1048_p1));
    add_ln22_11_fu_1587_p2 <= std_logic_vector(signed(sext_ln22_7_fu_1571_p1) + signed(sext_ln22_8_fu_1583_p1));
    add_ln22_12_fu_2153_p2 <= std_logic_vector(signed(sext_ln22_10_fu_2138_p1) + signed(sext_ln22_11_fu_2149_p1));
    add_ln22_1_fu_465_p2 <= std_logic_vector(signed(sext_ln22_fu_449_p1) + signed(sext_ln22_1_fu_461_p1));
    add_ln22_2_fu_728_p2 <= std_logic_vector(signed(sext_ln22_3_fu_724_p1) + signed(sext_ln22_2_fu_471_p1));
    add_ln22_3_fu_1062_p2 <= std_logic_vector(signed(sext_ln22_6_fu_1058_p1) + signed(sext_ln20_2_fu_1003_p1));
    add_ln22_4_fu_1299_p2 <= std_logic_vector(signed(sext_ln22_6_fu_1058_p1) + signed(sext_ln20_3_fu_1278_p1));
    add_ln22_5_fu_1597_p2 <= std_logic_vector(signed(sext_ln22_9_fu_1593_p1) + signed(sext_ln20_4_fu_1528_p1));
    add_ln22_6_fu_1830_p2 <= std_logic_vector(signed(sext_ln22_9_fu_1593_p1) + signed(sext_ln20_5_fu_1808_p1));
    add_ln22_7_fu_2163_p2 <= std_logic_vector(signed(sext_ln22_12_fu_2159_p1) + signed(sext_ln20_6_fu_2104_p1));
    add_ln22_8_fu_2385_p2 <= std_logic_vector(signed(sext_ln22_12_fu_2159_p1) + signed(sext_ln20_7_fu_2364_p1));
    add_ln22_9_fu_718_p2 <= std_logic_vector(unsigned(zext_ln20_2_fu_676_p1) + unsigned(ap_const_lv18_3EDE0));
    add_ln22_fu_475_p2 <= std_logic_vector(signed(sext_ln22_2_fu_471_p1) + signed(sext_ln20_fu_385_p1));
    add_ln42_fu_983_p2 <= std_logic_vector(unsigned(empty_fu_972_p2) + unsigned(ap_const_lv4_1));
    add_ln43_fu_2085_p2 <= std_logic_vector(unsigned(empty_reg_2786) + unsigned(ap_const_lv4_2));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage0_subdone <= (ap_const_logic_0 = ap_ce);
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_subdone_assign_proc : process(ap_ce)
    begin
                ap_block_pp0_stage1_subdone <= (ap_const_logic_0 = ap_ce);
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to2_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    empty_84_fu_395_p1 <= ap_const_lv16_FF9C(8 - 1 downto 0);
    empty_85_fu_409_p1 <= ap_const_lv17_1FF30(9 - 1 downto 0);
    empty_86_fu_895_p1 <= ap_const_lv16_FF9C(8 - 1 downto 0);
    empty_87_fu_1538_p1 <= ap_const_lv16_FF9C(8 - 1 downto 0);
    empty_88_fu_2070_p1 <= ap_const_lv16_FF9C(8 - 1 downto 0);
    empty_fu_972_p2 <= std_logic_vector(unsigned(tmp_fu_965_p3) - unsigned(out_offset_cast117_fu_962_p1));

    grp_fu_2596_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_ce, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))))) then 
            grp_fu_2596_ce <= ap_const_logic_1;
        else 
            grp_fu_2596_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2596_p1 <= ap_const_lv16_FF30(9 - 1 downto 0);
    grp_fu_2596_p2 <= ap_const_lv16_ED60(14 - 1 downto 0);

    grp_fu_2605_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_ce, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))))) then 
            grp_fu_2605_ce <= ap_const_logic_1;
        else 
            grp_fu_2605_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2605_p1 <= ap_const_lv16_FF30(9 - 1 downto 0);
    grp_fu_2605_p2 <= ap_const_lv16_ED60(14 - 1 downto 0);

    grp_fu_2614_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_ce, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_logic_1 = ap_ce) and (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))))) then 
            grp_fu_2614_ce <= ap_const_logic_1;
        else 
            grp_fu_2614_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2614_p1 <= ap_const_lv16_FF30(9 - 1 downto 0);
    grp_fu_2614_p2 <= ap_const_lv16_ED60(14 - 1 downto 0);
    icmp_ln25_1_fu_752_p2 <= "1" when (tmp_9_fu_742_p4 = ap_const_lv2_1) else "0";
    icmp_ln25_2_fu_1086_p2 <= "1" when (tmp_16_fu_1076_p4 = ap_const_lv2_1) else "0";
    icmp_ln25_3_fu_1323_p2 <= "1" when (tmp_32_fu_1313_p4 = ap_const_lv2_1) else "0";
    icmp_ln25_4_fu_1621_p2 <= "1" when (tmp_38_fu_1611_p4 = ap_const_lv2_1) else "0";
    icmp_ln25_5_fu_1854_p2 <= "1" when (tmp_44_fu_1844_p4 = ap_const_lv2_1) else "0";
    icmp_ln25_6_fu_2187_p2 <= "1" when (tmp_50_fu_2177_p4 = ap_const_lv2_1) else "0";
    icmp_ln25_7_fu_2409_p2 <= "1" when (tmp_56_fu_2399_p4 = ap_const_lv2_1) else "0";
    icmp_ln25_fu_499_p2 <= "1" when (tmp_3_fu_489_p4 = ap_const_lv2_1) else "0";
    icmp_ln26_1_fu_776_p2 <= "1" when (tmp_11_fu_766_p4 = ap_const_lv2_1) else "0";
    icmp_ln26_2_fu_1110_p2 <= "1" when (tmp_18_fu_1100_p4 = ap_const_lv2_1) else "0";
    icmp_ln26_3_fu_1347_p2 <= "1" when (tmp_34_fu_1337_p4 = ap_const_lv2_1) else "0";
    icmp_ln26_4_fu_1645_p2 <= "1" when (tmp_40_fu_1635_p4 = ap_const_lv2_1) else "0";
    icmp_ln26_5_fu_1878_p2 <= "1" when (tmp_46_fu_1868_p4 = ap_const_lv2_1) else "0";
    icmp_ln26_6_fu_2211_p2 <= "1" when (tmp_52_fu_2201_p4 = ap_const_lv2_1) else "0";
    icmp_ln26_7_fu_2433_p2 <= "1" when (tmp_58_fu_2423_p4 = ap_const_lv2_1) else "0";
    icmp_ln26_fu_523_p2 <= "1" when (tmp_5_fu_513_p4 = ap_const_lv2_1) else "0";
    icmp_ln27_1_fu_800_p2 <= "1" when (signed(tmp_13_fu_790_p4) > signed(ap_const_lv3_0)) else "0";
    icmp_ln27_2_fu_1134_p2 <= "1" when (signed(tmp_20_fu_1124_p4) > signed(ap_const_lv3_0)) else "0";
    icmp_ln27_3_fu_1371_p2 <= "1" when (signed(tmp_36_fu_1361_p4) > signed(ap_const_lv3_0)) else "0";
    icmp_ln27_4_fu_1669_p2 <= "1" when (signed(tmp_42_fu_1659_p4) > signed(ap_const_lv3_0)) else "0";
    icmp_ln27_5_fu_1902_p2 <= "1" when (signed(tmp_48_fu_1892_p4) > signed(ap_const_lv3_0)) else "0";
    icmp_ln27_6_fu_2235_p2 <= "1" when (signed(tmp_54_fu_2225_p4) > signed(ap_const_lv3_0)) else "0";
    icmp_ln27_7_fu_2457_p2 <= "1" when (signed(tmp_60_fu_2447_p4) > signed(ap_const_lv3_0)) else "0";
    icmp_ln27_fu_547_p2 <= "1" when (signed(tmp_7_fu_537_p4) > signed(ap_const_lv3_0)) else "0";
    mul_ln20_10_fu_2064_p1 <= ap_const_lv18_199(10 - 1 downto 0);
    mul_ln20_11_fu_2079_p0 <= mul_ln20_11_fu_2079_p00(8 - 1 downto 0);
    mul_ln20_11_fu_2079_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_31_reg_2724),17));
    mul_ln20_11_fu_2079_p1 <= ap_const_lv17_12A(10 - 1 downto 0);
    mul_ln20_1_fu_369_p1 <= ap_const_lv18_199(10 - 1 downto 0);
    mul_ln20_2_fu_670_p0 <= mul_ln20_2_fu_670_p00(8 - 1 downto 0);
    mul_ln20_2_fu_670_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_1_reg_2684),17));
    mul_ln20_2_fu_670_p1 <= ap_const_lv17_12A(10 - 1 downto 0);
    mul_ln20_3_fu_883_p0 <= mul_ln20_3_fu_883_p00(8 - 1 downto 0);
    mul_ln20_3_fu_883_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_14_reg_2689),17));
    mul_ln20_3_fu_883_p1 <= ap_const_lv17_12A(10 - 1 downto 0);
    mul_ln20_4_fu_889_p1 <= ap_const_lv18_199(10 - 1 downto 0);
    mul_ln20_5_fu_956_p0 <= mul_ln20_5_fu_956_p00(8 - 1 downto 0);
    mul_ln20_5_fu_956_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_24_reg_2694),17));
    mul_ln20_5_fu_956_p1 <= ap_const_lv17_12A(10 - 1 downto 0);
    mul_ln20_6_fu_1506_p0 <= mul_ln20_6_fu_1506_p00(8 - 1 downto 0);
    mul_ln20_6_fu_1506_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_27_reg_2699),17));
    mul_ln20_6_fu_1506_p1 <= ap_const_lv17_12A(10 - 1 downto 0);
    mul_ln20_7_fu_1516_p1 <= ap_const_lv18_199(10 - 1 downto 0);
    mul_ln20_8_fu_1792_p0 <= mul_ln20_8_fu_1792_p00(8 - 1 downto 0);
    mul_ln20_8_fu_1792_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_28_reg_2704),17));
    mul_ln20_8_fu_1792_p1 <= ap_const_lv17_12A(10 - 1 downto 0);
    mul_ln20_9_fu_2058_p0 <= mul_ln20_9_fu_2058_p00(8 - 1 downto 0);
    mul_ln20_9_fu_2058_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_29_reg_2709),17));
    mul_ln20_9_fu_2058_p1 <= ap_const_lv17_12A(10 - 1 downto 0);
    mul_ln20_fu_359_p0 <= mul_ln20_fu_359_p00(8 - 1 downto 0);
    mul_ln20_fu_359_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(y_reg_2679),17));
    mul_ln20_fu_359_p1 <= ap_const_lv17_12A(10 - 1 downto 0);
    or_ln29_10_fu_1421_p2 <= (tmp_33_fu_1329_p3 or icmp_ln26_3_fu_1347_p2);
    or_ln29_11_fu_1451_p2 <= (tmp_35_fu_1353_p3 or icmp_ln27_3_fu_1371_p2);
    or_ln29_12_fu_1699_p2 <= (tmp_37_fu_1603_p3 or icmp_ln25_4_fu_1621_p2);
    or_ln29_13_fu_1737_p2 <= (tmp_39_fu_1627_p3 or icmp_ln26_4_fu_1645_p2);
    or_ln29_14_fu_1775_p2 <= (tmp_41_fu_1651_p3 or icmp_ln27_4_fu_1669_p2);
    or_ln29_15_fu_1932_p2 <= (tmp_43_fu_1836_p3 or icmp_ln25_5_fu_1854_p2);
    or_ln29_16_fu_1970_p2 <= (tmp_45_fu_1860_p3 or icmp_ln26_5_fu_1878_p2);
    or_ln29_17_fu_2008_p2 <= (tmp_47_fu_1884_p3 or icmp_ln27_5_fu_1902_p2);
    or_ln29_18_fu_2265_p2 <= (tmp_49_fu_2169_p3 or icmp_ln25_6_fu_2187_p2);
    or_ln29_19_fu_2285_p2 <= (tmp_51_fu_2193_p3 or icmp_ln26_6_fu_2211_p2);
    or_ln29_1_fu_597_p2 <= (tmp_4_fu_505_p3 or icmp_ln26_fu_523_p2);
    or_ln29_20_fu_2315_p2 <= (tmp_53_fu_2217_p3 or icmp_ln27_6_fu_2235_p2);
    or_ln29_21_fu_2487_p2 <= (tmp_55_fu_2391_p3 or icmp_ln25_7_fu_2409_p2);
    or_ln29_22_fu_2525_p2 <= (tmp_57_fu_2415_p3 or icmp_ln26_7_fu_2433_p2);
    or_ln29_23_fu_2563_p2 <= (tmp_59_fu_2439_p3 or icmp_ln27_7_fu_2457_p2);
    or_ln29_2_fu_627_p2 <= (tmp_6_fu_529_p3 or icmp_ln27_fu_547_p2);
    or_ln29_3_fu_812_p2 <= (tmp_8_fu_734_p3 or icmp_ln25_1_fu_752_p2);
    or_ln29_4_fu_842_p2 <= (tmp_10_fu_758_p3 or icmp_ln26_1_fu_776_p2);
    or_ln29_5_fu_862_p2 <= (tmp_12_fu_782_p3 or icmp_ln27_1_fu_800_p2);
    or_ln29_6_fu_1146_p2 <= (tmp_15_fu_1068_p3 or icmp_ln25_2_fu_1086_p2);
    or_ln29_7_fu_1176_p2 <= (tmp_17_fu_1092_p3 or icmp_ln26_2_fu_1110_p2);
    or_ln29_8_fu_1214_p2 <= (tmp_19_fu_1116_p3 or icmp_ln27_2_fu_1134_p2);
    or_ln29_9_fu_1401_p2 <= (tmp_25_fu_1305_p3 or icmp_ln25_3_fu_1323_p2);
    or_ln29_fu_577_p2 <= (tmp_2_fu_481_p3 or icmp_ln25_fu_499_p2);
    or_ln35_1_fu_2022_p9 <= (((((((RGB_10_fu_1938_p3 & RGB_9_fu_1781_p3) & RGB_8_fu_1743_p3) & RGB_7_fu_1705_p3) & RGB_6_fu_1457_p3) & select_ln29_9_fu_1483_p3) & RGB_5_fu_1407_p3) & RGB_4_fu_1220_p3);
    or_ln37_1_fu_2577_p9 <= (((((((RGB_17_fu_2569_p3 & RGB_16_fu_2531_p3) & RGB_15_fu_2493_p3) & RGB_14_fu_2321_p3) & select_ln29_18_fu_2347_p3) & RGB_13_fu_2271_p3) & RGB_12_reg_2796) & RGB_11_reg_2791);
    out_offset_cast117_fu_962_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_offset_read_reg_2673),4));

    out_r_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, zext_ln42_fu_989_p1, zext_ln43_fu_2090_p1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            out_r_address0 <= zext_ln43_fu_2090_p1(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            out_r_address0 <= zext_ln42_fu_989_p1(4 - 1 downto 0);
        else 
            out_r_address0 <= "XXXX";
        end if; 
    end process;

    out_r_address1 <= p_cast119_fu_978_p1(4 - 1 downto 0);

    out_r_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_ce, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            out_r_ce0 <= ap_const_logic_1;
        else 
            out_r_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_r_ce1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_ce, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            out_r_ce1 <= ap_const_logic_1;
        else 
            out_r_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    out_r_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_block_pp0_stage0, or_ln35_1_fu_2022_p9, or_ln37_1_fu_2577_p9)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            out_r_d0 <= or_ln37_1_fu_2577_p9;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            out_r_d0 <= or_ln35_1_fu_2022_p9;
        else 
            out_r_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    out_r_d1 <= (((((((RGB_3_fu_1182_p3 & select_ln29_4_fu_1246_p3) & select_ln29_5_reg_2771) & RGB_2_reg_2744) & select_ln29_6_reg_2776) & RGB_1_reg_2734) & select_ln29_reg_2739) & RGB_reg_2729);

    out_r_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage1, ap_ce, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            out_r_we0 <= ap_const_logic_1;
        else 
            out_r_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_r_we1_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_ce, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_ce) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            out_r_we1 <= ap_const_logic_1;
        else 
            out_r_we1 <= ap_const_logic_0;
        end if; 
    end process;

        p_cast10_fu_1012_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(empty_86_reg_2766),18));

    p_cast119_fu_978_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_fu_972_p2),64));
        p_cast19_fu_1544_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(empty_87_fu_1538_p2),18));

        p_cast27_fu_2113_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(empty_88_reg_2818),18));

        p_cast5_fu_401_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(empty_84_fu_395_p2),17));

        p_cast_fu_405_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(empty_84_fu_395_p2),18));

    select_ln29_10_fu_834_p3 <= 
        ap_const_lv8_FF when (xor_ln29_4_fu_828_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln29_12_fu_1168_p3 <= 
        ap_const_lv8_FF when (xor_ln29_7_fu_1162_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln29_14_fu_1206_p3 <= 
        ap_const_lv8_FF when (xor_ln29_8_fu_1200_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln29_16_fu_1228_p3 <= 
        ap_const_lv8_FF when (xor_ln29_6_fu_1140_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln29_17_fu_901_p3 <= 
        ap_const_lv8_FF when (xor_ln29_5_fu_856_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln29_18_fu_2347_p3 <= 
        select_ln29_41_fu_2329_p3 when (or_ln29_19_fu_2285_p2(0) = '1') else 
        tmp_30_fu_2337_p4;
    select_ln29_19_fu_927_p3 <= 
        ap_const_lv8_FF when (xor_ln29_3_fu_806_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln29_1_fu_569_p3 <= 
        ap_const_lv8_FF when (xor_ln29_fu_563_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln29_20_fu_1393_p3 <= 
        ap_const_lv8_FF when (xor_ln29_9_fu_1387_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln29_22_fu_1443_p3 <= 
        ap_const_lv8_FF when (xor_ln29_11_fu_1437_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln29_24_fu_1465_p3 <= 
        ap_const_lv8_FF when (xor_ln29_10_fu_1415_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln29_25_fu_1691_p3 <= 
        ap_const_lv8_FF when (xor_ln29_12_fu_1685_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln29_27_fu_1729_p3 <= 
        ap_const_lv8_FF when (xor_ln29_13_fu_1723_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln29_29_fu_1767_p3 <= 
        ap_const_lv8_FF when (xor_ln29_14_fu_1761_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln29_31_fu_1924_p3 <= 
        ap_const_lv8_FF when (xor_ln29_15_fu_1918_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln29_33_fu_1962_p3 <= 
        ap_const_lv8_FF when (xor_ln29_16_fu_1956_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln29_35_fu_2000_p3 <= 
        ap_const_lv8_FF when (xor_ln29_17_fu_1994_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln29_37_fu_2257_p3 <= 
        ap_const_lv8_FF when (xor_ln29_18_fu_2251_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln29_39_fu_2307_p3 <= 
        ap_const_lv8_FF when (xor_ln29_20_fu_2301_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln29_3_fu_619_p3 <= 
        ap_const_lv8_FF when (xor_ln29_2_fu_613_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln29_41_fu_2329_p3 <= 
        ap_const_lv8_FF when (xor_ln29_19_fu_2279_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln29_42_fu_2479_p3 <= 
        ap_const_lv8_FF when (xor_ln29_21_fu_2473_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln29_44_fu_2517_p3 <= 
        ap_const_lv8_FF when (xor_ln29_22_fu_2511_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln29_46_fu_2555_p3 <= 
        ap_const_lv8_FF when (xor_ln29_23_fu_2549_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln29_4_fu_1246_p3 <= 
        select_ln29_16_fu_1228_p3 when (or_ln29_6_fu_1146_p2(0) = '1') else 
        tmp_21_fu_1236_p4;
    select_ln29_5_fu_919_p3 <= 
        select_ln29_17_fu_901_p3 when (or_ln29_5_fu_862_p2(0) = '1') else 
        tmp_22_fu_909_p4;
    select_ln29_6_fu_945_p3 <= 
        select_ln29_19_fu_927_p3 when (or_ln29_3_fu_812_p2(0) = '1') else 
        tmp_23_fu_935_p4;
    select_ln29_8_fu_641_p3 <= 
        ap_const_lv8_FF when (xor_ln29_1_fu_591_p2(0) = '1') else 
        ap_const_lv8_0;
    select_ln29_9_fu_1483_p3 <= 
        select_ln29_24_fu_1465_p3 when (or_ln29_10_fu_1421_p2(0) = '1') else 
        tmp_26_fu_1473_p4;
    select_ln29_fu_659_p3 <= 
        select_ln29_8_fu_641_p3 when (or_ln29_1_fu_597_p2(0) = '1') else 
        tmp_s_fu_649_p4;
        sext_ln20_1_fu_692_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln20_3_fu_686_p2),18));

        sext_ln20_2_fu_1003_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln20_5_fu_997_p2),19));

        sext_ln20_3_fu_1278_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln20_7_fu_1272_p2),19));

        sext_ln20_4_fu_1528_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln20_9_fu_1522_p2),19));

        sext_ln20_5_fu_1808_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln20_11_fu_1802_p2),19));

        sext_ln20_6_fu_2104_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln20_13_fu_2098_p2),19));

        sext_ln20_7_fu_2364_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln20_15_fu_2358_p2),19));

        sext_ln20_fu_385_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln20_fu_379_p2),19));

        sext_ln21_1_fu_708_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln21_4_fu_702_p2),18));

        sext_ln21_3_fu_1021_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_2596_p3),18));

        sext_ln21_5_fu_1554_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_2605_p3),18));

        sext_ln21_7_fu_2122_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_2614_p3),18));

        sext_ln21_fu_431_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln21_2_fu_425_p2),18));

        sext_ln22_10_fu_2138_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln22_6_fu_2131_p3),18));

        sext_ln22_11_fu_2149_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln22_7_fu_2142_p3),18));

        sext_ln22_12_fu_2159_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln22_12_fu_2153_p2),19));

        sext_ln22_1_fu_461_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln22_1_fu_453_p3),18));

        sext_ln22_2_fu_471_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln22_1_fu_465_p2),19));

        sext_ln22_3_fu_724_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln22_9_fu_718_p2),19));

        sext_ln22_4_fu_1037_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln22_2_fu_1030_p3),18));

        sext_ln22_5_fu_1048_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln22_3_fu_1041_p3),18));

        sext_ln22_6_fu_1058_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln22_10_fu_1052_p2),19));

        sext_ln22_7_fu_1571_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln22_4_fu_1563_p3),18));

        sext_ln22_8_fu_1583_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln22_5_fu_1575_p3),18));

        sext_ln22_9_fu_1593_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln22_11_fu_1587_p2),19));

        sext_ln22_fu_449_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_fu_441_p3),18));

    shl_ln22_1_fu_453_p3 <= (D_fu_337_p2 & ap_const_lv2_0);
    shl_ln22_2_fu_1030_p3 <= (D_1_reg_2749 & ap_const_lv9_0);
    shl_ln22_3_fu_1041_p3 <= (D_1_reg_2749 & ap_const_lv2_0);
    shl_ln22_4_fu_1563_p3 <= (D_2_fu_1494_p2 & ap_const_lv9_0);
    shl_ln22_5_fu_1575_p3 <= (D_2_fu_1494_p2 & ap_const_lv2_0);
    shl_ln22_6_fu_2131_p3 <= (D_3_reg_2801 & ap_const_lv9_0);
    shl_ln22_7_fu_2142_p3 <= (D_3_reg_2801 & ap_const_lv2_0);
    shl_ln_fu_441_p3 <= (D_fu_337_p2 & ap_const_lv9_0);
    tmp_10_fu_758_p3 <= add_ln21_3_fu_712_p2(17 downto 17);
    tmp_11_fu_766_p4 <= add_ln21_3_fu_712_p2(17 downto 16);
    tmp_12_fu_782_p3 <= add_ln22_2_fu_728_p2(18 downto 18);
    tmp_13_fu_790_p4 <= add_ln22_2_fu_728_p2(18 downto 16);
    tmp_15_fu_1068_p3 <= add_ln20_6_fu_1007_p2(17 downto 17);
    tmp_16_fu_1076_p4 <= add_ln20_6_fu_1007_p2(17 downto 16);
    tmp_17_fu_1092_p3 <= add_ln21_5_fu_1024_p2(17 downto 17);
    tmp_18_fu_1100_p4 <= add_ln21_5_fu_1024_p2(17 downto 16);
    tmp_19_fu_1116_p3 <= add_ln22_3_fu_1062_p2(18 downto 18);
    tmp_20_fu_1124_p4 <= add_ln22_3_fu_1062_p2(18 downto 16);
    tmp_21_fu_1236_p4 <= add_ln20_6_fu_1007_p2(15 downto 8);
    tmp_22_fu_909_p4 <= add_ln22_2_fu_728_p2(15 downto 8);
    tmp_23_fu_935_p4 <= add_ln20_4_fu_696_p2(15 downto 8);
    tmp_25_fu_1305_p3 <= add_ln20_8_fu_1282_p2(17 downto 17);
    tmp_26_fu_1473_p4 <= add_ln21_7_fu_1293_p2(15 downto 8);
    tmp_2_fu_481_p3 <= add_ln20_1_fu_389_p2(17 downto 17);
    tmp_30_fu_2337_p4 <= add_ln21_13_fu_2125_p2(15 downto 8);
    tmp_32_fu_1313_p4 <= add_ln20_8_fu_1282_p2(17 downto 16);
    tmp_33_fu_1329_p3 <= add_ln21_7_fu_1293_p2(17 downto 17);
    tmp_34_fu_1337_p4 <= add_ln21_7_fu_1293_p2(17 downto 16);
    tmp_35_fu_1353_p3 <= add_ln22_4_fu_1299_p2(18 downto 18);
    tmp_36_fu_1361_p4 <= add_ln22_4_fu_1299_p2(18 downto 16);
    tmp_37_fu_1603_p3 <= add_ln20_10_fu_1532_p2(17 downto 17);
    tmp_38_fu_1611_p4 <= add_ln20_10_fu_1532_p2(17 downto 16);
    tmp_39_fu_1627_p3 <= add_ln21_9_fu_1557_p2(17 downto 17);
    tmp_3_fu_489_p4 <= add_ln20_1_fu_389_p2(17 downto 16);
    tmp_40_fu_1635_p4 <= add_ln21_9_fu_1557_p2(17 downto 16);
    tmp_41_fu_1651_p3 <= add_ln22_5_fu_1597_p2(18 downto 18);
    tmp_42_fu_1659_p4 <= add_ln22_5_fu_1597_p2(18 downto 16);
    tmp_43_fu_1836_p3 <= add_ln20_12_fu_1812_p2(17 downto 17);
    tmp_44_fu_1844_p4 <= add_ln20_12_fu_1812_p2(17 downto 16);
    tmp_45_fu_1860_p3 <= add_ln21_11_fu_1824_p2(17 downto 17);
    tmp_46_fu_1868_p4 <= add_ln21_11_fu_1824_p2(17 downto 16);
    tmp_47_fu_1884_p3 <= add_ln22_6_fu_1830_p2(18 downto 18);
    tmp_48_fu_1892_p4 <= add_ln22_6_fu_1830_p2(18 downto 16);
    tmp_49_fu_2169_p3 <= add_ln20_14_fu_2108_p2(17 downto 17);
    tmp_4_fu_505_p3 <= add_ln21_1_fu_435_p2(17 downto 17);
    tmp_50_fu_2177_p4 <= add_ln20_14_fu_2108_p2(17 downto 16);
    tmp_51_fu_2193_p3 <= add_ln21_13_fu_2125_p2(17 downto 17);
    tmp_52_fu_2201_p4 <= add_ln21_13_fu_2125_p2(17 downto 16);
    tmp_53_fu_2217_p3 <= add_ln22_7_fu_2163_p2(18 downto 18);
    tmp_54_fu_2225_p4 <= add_ln22_7_fu_2163_p2(18 downto 16);
    tmp_55_fu_2391_p3 <= add_ln20_16_fu_2368_p2(17 downto 17);
    tmp_56_fu_2399_p4 <= add_ln20_16_fu_2368_p2(17 downto 16);
    tmp_57_fu_2415_p3 <= add_ln21_15_fu_2379_p2(17 downto 17);
    tmp_58_fu_2423_p4 <= add_ln21_15_fu_2379_p2(17 downto 16);
    tmp_59_fu_2439_p3 <= add_ln22_8_fu_2385_p2(18 downto 18);
    tmp_5_fu_513_p4 <= add_ln21_1_fu_435_p2(17 downto 16);
    tmp_60_fu_2447_p4 <= add_ln22_8_fu_2385_p2(18 downto 16);
    tmp_6_fu_529_p3 <= add_ln22_fu_475_p2(18 downto 18);
    tmp_7_fu_537_p4 <= add_ln22_fu_475_p2(18 downto 16);
    tmp_8_fu_734_p3 <= add_ln20_4_fu_696_p2(17 downto 17);
    tmp_9_fu_742_p4 <= add_ln20_4_fu_696_p2(17 downto 16);
    tmp_fu_965_p3 <= (out_offset_read_reg_2673 & ap_const_lv2_0);
    tmp_s_fu_649_p4 <= add_ln21_1_fu_435_p2(15 downto 8);
    trunc_ln20_fu_375_p1 <= mul_ln20_1_fu_369_p2(17 - 1 downto 0);
    trunc_ln21_fu_415_p1 <= empty_85_fu_409_p2(16 - 1 downto 0);
    trunc_ln29_10_fu_1946_p4 <= add_ln21_11_fu_1824_p2(15 downto 8);
    trunc_ln29_11_fu_1984_p4 <= add_ln22_6_fu_1830_p2(15 downto 8);
    trunc_ln29_12_fu_2241_p4 <= add_ln20_14_fu_2108_p2(15 downto 8);
    trunc_ln29_13_fu_2291_p4 <= add_ln22_7_fu_2163_p2(15 downto 8);
    trunc_ln29_14_fu_2463_p4 <= add_ln20_16_fu_2368_p2(15 downto 8);
    trunc_ln29_15_fu_2501_p4 <= add_ln21_15_fu_2379_p2(15 downto 8);
    trunc_ln29_16_fu_2539_p4 <= add_ln22_8_fu_2385_p2(15 downto 8);
    trunc_ln29_1_fu_1675_p4 <= add_ln20_10_fu_1532_p2(15 downto 8);
    trunc_ln29_2_fu_603_p4 <= add_ln22_fu_475_p2(15 downto 8);
    trunc_ln29_3_fu_1713_p4 <= add_ln21_9_fu_1557_p2(15 downto 8);
    trunc_ln29_4_fu_818_p4 <= add_ln21_3_fu_712_p2(15 downto 8);
    trunc_ln29_5_fu_1751_p4 <= add_ln22_5_fu_1597_p2(15 downto 8);
    trunc_ln29_6_fu_1908_p4 <= add_ln20_12_fu_1812_p2(15 downto 8);
    trunc_ln29_7_fu_1152_p4 <= add_ln21_5_fu_1024_p2(15 downto 8);
    trunc_ln29_8_fu_1190_p4 <= add_ln22_3_fu_1062_p2(15 downto 8);
    trunc_ln29_9_fu_1377_p4 <= add_ln20_8_fu_1282_p2(15 downto 8);
    trunc_ln29_s_fu_1427_p4 <= add_ln22_4_fu_1299_p2(15 downto 8);
    trunc_ln3_fu_553_p4 <= add_ln20_1_fu_389_p2(15 downto 8);
    u_fu_157_p1 <= in_0_1_val(8 - 1 downto 0);
    v_1_fu_181_p4 <= in_0_1_val(31 downto 24);
    v_2_fu_211_p4 <= in_0_1_val(47 downto 40);
    xor_ln29_10_fu_1415_p2 <= (tmp_33_fu_1329_p3 xor ap_const_lv1_1);
    xor_ln29_11_fu_1437_p2 <= (tmp_35_fu_1353_p3 xor ap_const_lv1_1);
    xor_ln29_12_fu_1685_p2 <= (tmp_37_fu_1603_p3 xor ap_const_lv1_1);
    xor_ln29_13_fu_1723_p2 <= (tmp_39_fu_1627_p3 xor ap_const_lv1_1);
    xor_ln29_14_fu_1761_p2 <= (tmp_41_fu_1651_p3 xor ap_const_lv1_1);
    xor_ln29_15_fu_1918_p2 <= (tmp_43_fu_1836_p3 xor ap_const_lv1_1);
    xor_ln29_16_fu_1956_p2 <= (tmp_45_fu_1860_p3 xor ap_const_lv1_1);
    xor_ln29_17_fu_1994_p2 <= (tmp_47_fu_1884_p3 xor ap_const_lv1_1);
    xor_ln29_18_fu_2251_p2 <= (tmp_49_fu_2169_p3 xor ap_const_lv1_1);
    xor_ln29_19_fu_2279_p2 <= (tmp_51_fu_2193_p3 xor ap_const_lv1_1);
    xor_ln29_1_fu_591_p2 <= (tmp_4_fu_505_p3 xor ap_const_lv1_1);
    xor_ln29_20_fu_2301_p2 <= (tmp_53_fu_2217_p3 xor ap_const_lv1_1);
    xor_ln29_21_fu_2473_p2 <= (tmp_55_fu_2391_p3 xor ap_const_lv1_1);
    xor_ln29_22_fu_2511_p2 <= (tmp_57_fu_2415_p3 xor ap_const_lv1_1);
    xor_ln29_23_fu_2549_p2 <= (tmp_59_fu_2439_p3 xor ap_const_lv1_1);
    xor_ln29_2_fu_613_p2 <= (tmp_6_fu_529_p3 xor ap_const_lv1_1);
    xor_ln29_3_fu_806_p2 <= (tmp_8_fu_734_p3 xor ap_const_lv1_1);
    xor_ln29_4_fu_828_p2 <= (tmp_10_fu_758_p3 xor ap_const_lv1_1);
    xor_ln29_5_fu_856_p2 <= (tmp_12_fu_782_p3 xor ap_const_lv1_1);
    xor_ln29_6_fu_1140_p2 <= (tmp_15_fu_1068_p3 xor ap_const_lv1_1);
    xor_ln29_7_fu_1162_p2 <= (tmp_17_fu_1092_p3 xor ap_const_lv1_1);
    xor_ln29_8_fu_1200_p2 <= (tmp_19_fu_1116_p3 xor ap_const_lv1_1);
    xor_ln29_9_fu_1387_p2 <= (tmp_25_fu_1305_p3 xor ap_const_lv1_1);
    xor_ln29_fu_563_p2 <= (tmp_2_fu_481_p3 xor ap_const_lv1_1);
    y_fu_251_p1 <= ap_port_reg_in_0_0_val(8 - 1 downto 0);
    zext_ln20_2_fu_676_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln20_2_fu_670_p2),18));
    zext_ln20_3_fu_994_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln20_3_reg_2755),18));
    zext_ln20_4_fu_1269_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln20_5_reg_2781),18));
    zext_ln20_5_fu_1512_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln20_6_fu_1506_p2),18));
    zext_ln20_6_fu_1798_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln20_8_fu_1792_p2),18));
    zext_ln20_7_fu_2095_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln20_9_reg_2807),18));
    zext_ln20_8_fu_2355_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln20_11_reg_2823),18));
    zext_ln20_fu_365_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln20_fu_359_p2),18));
    zext_ln42_fu_989_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln42_fu_983_p2),64));
    zext_ln43_fu_2090_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln43_fu_2085_p2),64));
end behav;
