{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575295491281 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575295491282 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec  2 19:34:51 2019 " "Processing started: Mon Dec  2 19:34:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575295491282 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295491282 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Bonus_Implementation -c Bonus_Implementation " "Command: quartus_map --read_settings_files=on --write_settings_files=off Bonus_Implementation -c Bonus_Implementation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295491282 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575295491481 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575295491481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Scheduler.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Scheduler.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Scheduler-FML " "Found design unit 1: Scheduler-FML" {  } { { "Scheduler.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Scheduler.vhdl" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507589 ""} { "Info" "ISGN_ENTITY_NAME" "1 Scheduler " "Found entity 1: Scheduler" {  } { { "Scheduler.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Scheduler.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Qu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Qu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Qu-UglyCode " "Found design unit 1: Qu-UglyCode" {  } { { "Qu.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Qu.vhdl" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507591 ""} { "Info" "ISGN_ENTITY_NAME" "1 Qu " "Found entity 1: Qu" {  } { { "Qu.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Qu.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "WriteBack (1).vhdl 2 1 " "Found 2 design units, including 1 entities, in source file WriteBack (1).vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WriteBack-WB " "Found design unit 1: WriteBack-WB" {  } { { "WriteBack (1).vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/WriteBack (1).vhdl" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507592 ""} { "Info" "ISGN_ENTITY_NAME" "1 WriteBack " "Found entity 1: WriteBack" {  } { { "WriteBack (1).vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/WriteBack (1).vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TopLevel.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file TopLevel.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TopLevel-Project1 " "Found design unit 1: TopLevel-Project1" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507594 ""} { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SixteenBitAdder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file SixteenBitAdder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bit_adder_1-Addition " "Found design unit 1: Bit_adder_1-Addition" {  } { { "SixteenBitAdder.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/SixteenBitAdder.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507595 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bit_adder_1 " "Found entity 1: Bit_adder_1" {  } { { "SixteenBitAdder.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/SixteenBitAdder.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RF.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file RF.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF-Wrk " "Found design unit 1: RF-Wrk" {  } { { "RF.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/RF.vhdl" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507596 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/RF.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterRead.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file RegisterRead.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterRead-RR " "Found design unit 1: RegisterRead-RR" {  } { { "RegisterRead.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/RegisterRead.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507597 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterRead " "Found entity 1: RegisterRead" {  } { { "RegisterRead.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/RegisterRead.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoryAccess.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file MemoryAccess.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoryAccess-stage_mem " "Found design unit 1: MemoryAccess-stage_mem" {  } { { "MemoryAccess.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/MemoryAccess.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507598 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoryAccess " "Found entity 1: MemoryAccess" {  } { { "MemoryAccess.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/MemoryAccess.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memory_Data.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Memory_Data.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory_Data-ARC " "Found design unit 1: Memory_Data-ARC" {  } { { "Memory_Data.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Memory_Data.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507599 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory_Data " "Found entity 1: Memory_Data" {  } { { "Memory_Data.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Memory_Data.vhdl" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memory_asyncread_syncwrite.vhdl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Memory_asyncread_syncwrite.vhdl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory_asyncread_syncwrite-Form " "Found design unit 1: Memory_asyncread_syncwrite-Form" {  } { { "Memory_asyncread_syncwrite.vhdl.vhd" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Memory_asyncread_syncwrite.vhdl.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507600 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory_asyncread_syncwrite " "Found entity 1: Memory_asyncread_syncwrite" {  } { { "Memory_asyncread_syncwrite.vhdl.vhd" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Memory_asyncread_syncwrite.vhdl.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionFetch.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file InstructionFetch.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionFetch-IR " "Found design unit 1: InstructionFetch-IR" {  } { { "InstructionFetch.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/InstructionFetch.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507601 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionFetch " "Found entity 1: InstructionFetch" {  } { { "InstructionFetch.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/InstructionFetch.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionDecode.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file InstructionDecode.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionDecode-decode " "Found design unit 1: InstructionDecode-decode" {  } { { "InstructionDecode.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/InstructionDecode.vhdl" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507602 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionDecode " "Found entity 1: InstructionDecode" {  } { { "InstructionDecode.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/InstructionDecode.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "HazardDetectionUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file HazardDetectionUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HazardDetectionUnit-SpaghettiCode " "Found design unit 1: HazardDetectionUnit-SpaghettiCode" {  } { { "HazardDetectionUnit.vhd" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/HazardDetectionUnit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507602 ""} { "Info" "ISGN_ENTITY_NAME" "1 HazardDetectionUnit " "Found entity 1: HazardDetectionUnit" {  } { { "HazardDetectionUnit.vhd" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/HazardDetectionUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Gates.vhdl 19 9 " "Found 19 design units, including 9 entities, in source file Gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507604 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Gates.vhdl" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507604 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Gates.vhdl" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507604 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Gates.vhdl" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507604 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Gates.vhdl" 88 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507604 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Gates.vhdl" 99 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507604 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Gates.vhdl" 111 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507604 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Gates.vhdl" 122 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507604 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Gates.vhdl" 133 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507604 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 INVERTER_VECTOR-Equations " "Found design unit 10: INVERTER_VECTOR-Equations" {  } { { "Gates.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Gates.vhdl" 147 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507604 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Gates.vhdl" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507604 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Gates.vhdl" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507604 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Gates.vhdl" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507604 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Gates.vhdl" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507604 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Gates.vhdl" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507604 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Gates.vhdl" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507604 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Gates.vhdl" 118 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507604 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Gates.vhdl" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507604 ""} { "Info" "ISGN_ENTITY_NAME" "9 INVERTER_VECTOR " "Found entity 9: INVERTER_VECTOR" {  } { { "Gates.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Gates.vhdl" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Full_Adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Full_Adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-Struct " "Found design unit 1: Full_Adder-Struct" {  } { { "Full_Adder.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Full_Adder.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507605 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "Full_Adder.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Full_Adder.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ExecutionTasks.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ExecutionTasks.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ExecutionTasks-OT " "Found design unit 1: ExecutionTasks-OT" {  } { { "ExecutionTasks.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/ExecutionTasks.vhdl" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507605 ""} { "Info" "ISGN_ENTITY_NAME" "1 ExecutionTasks " "Found entity 1: ExecutionTasks" {  } { { "ExecutionTasks.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/ExecutionTasks.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Encoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Encoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightToThreeEnc-str " "Found design unit 1: eightToThreeEnc-str" {  } { { "Encoder.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Encoder.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507606 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightToThreeEnc " "Found entity 1: eightToThreeEnc" {  } { { "Encoder.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Encoder.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EightBitAdder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file EightBitAdder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bit_adder_8-Addition " "Found design unit 1: Bit_adder_8-Addition" {  } { { "EightBitAdder.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/EightBitAdder.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507607 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bit_adder_8 " "Found entity 1: Bit_adder_8" {  } { { "EightBitAdder.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/EightBitAdder.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Decoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 threeToeight_Decoder-decode " "Found design unit 1: threeToeight_Decoder-decode" {  } { { "Decoder.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Decoder.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507607 ""} { "Info" "ISGN_ENTITY_NAME" "1 threeToeight_Decoder " "Found entity 1: threeToeight_Decoder" {  } { { "Decoder.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Decoder.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BitwiseNand.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file BitwiseNand.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BitwiseNand-fn1 " "Found design unit 1: BitwiseNand-fn1" {  } { { "BitwiseNand.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/BitwiseNand.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507608 ""} { "Info" "ISGN_ENTITY_NAME" "1 BitwiseNand " "Found entity 1: BitwiseNand" {  } { { "BitwiseNand.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/BitwiseNand.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-FinalWork " "Found design unit 1: ALU-FinalWork" {  } { { "ALU.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/ALU.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507608 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/ALU.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575295507608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507608 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575295507675 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R0 TopLevel.vhdl(195) " "Verilog HDL or VHDL warning at TopLevel.vhdl(195): object \"R0\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507678 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R1 TopLevel.vhdl(195) " "Verilog HDL or VHDL warning at TopLevel.vhdl(195): object \"R1\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507678 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R2 TopLevel.vhdl(195) " "Verilog HDL or VHDL warning at TopLevel.vhdl(195): object \"R2\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507678 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R3 TopLevel.vhdl(195) " "Verilog HDL or VHDL warning at TopLevel.vhdl(195): object \"R3\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507678 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R4 TopLevel.vhdl(195) " "Verilog HDL or VHDL warning at TopLevel.vhdl(195): object \"R4\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507678 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R5 TopLevel.vhdl(195) " "Verilog HDL or VHDL warning at TopLevel.vhdl(195): object \"R5\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507678 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R6 TopLevel.vhdl(195) " "Verilog HDL or VHDL warning at TopLevel.vhdl(195): object \"R6\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507678 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "R7 TopLevel.vhdl(195) " "Verilog HDL or VHDL warning at TopLevel.vhdl(195): object \"R7\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507678 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_normal_jump_1_d TopLevel.vhdl(216) " "Verilog HDL or VHDL warning at TopLevel.vhdl(216): object \"out_normal_jump_1_d\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 216 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507679 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_prop_1_d TopLevel.vhdl(216) " "Verilog HDL or VHDL warning at TopLevel.vhdl(216): object \"out_prop_1_d\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 216 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507680 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_ls_enable_1_d TopLevel.vhdl(217) " "Verilog HDL or VHDL warning at TopLevel.vhdl(217): object \"out_ls_enable_1_d\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507680 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_zero_flag_1_d TopLevel.vhdl(217) " "Verilog HDL or VHDL warning at TopLevel.vhdl(217): object \"out_zero_flag_1_d\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507680 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sm_lm_mux_control_1_d TopLevel.vhdl(219) " "VHDL Signal Declaration warning at TopLevel.vhdl(219): used implicit default value for signal \"sm_lm_mux_control_1_d\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 219 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575295507680 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_normal_jump_2_d TopLevel.vhdl(222) " "Verilog HDL or VHDL warning at TopLevel.vhdl(222): object \"out_normal_jump_2_d\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507680 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_prop_2_d TopLevel.vhdl(222) " "Verilog HDL or VHDL warning at TopLevel.vhdl(222): object \"out_prop_2_d\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 222 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507680 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_ls_enable_2_d TopLevel.vhdl(223) " "Verilog HDL or VHDL warning at TopLevel.vhdl(223): object \"out_ls_enable_2_d\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 223 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507680 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_zero_flag_2_d TopLevel.vhdl(223) " "Verilog HDL or VHDL warning at TopLevel.vhdl(223): object \"out_zero_flag_2_d\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 223 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507680 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "sm_lm_mux_control_2_d TopLevel.vhdl(225) " "VHDL Signal Declaration warning at TopLevel.vhdl(225): used implicit default value for signal \"sm_lm_mux_control_2_d\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 225 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575295507680 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overflow_s TopLevel.vhdl(231) " "Verilog HDL or VHDL warning at TopLevel.vhdl(231): object \"overflow_s\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507680 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_pc_1_e TopLevel.vhdl(252) " "Verilog HDL or VHDL warning at TopLevel.vhdl(252): object \"out_pc_1_e\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 252 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507681 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "beq_condn_bit_1_e TopLevel.vhdl(254) " "Verilog HDL or VHDL warning at TopLevel.vhdl(254): object \"beq_condn_bit_1_e\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 254 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507681 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_c_bit_1_e TopLevel.vhdl(254) " "Verilog HDL or VHDL warning at TopLevel.vhdl(254): object \"wr_c_bit_1_e\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 254 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507681 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_pc_2_e TopLevel.vhdl(257) " "Verilog HDL or VHDL warning at TopLevel.vhdl(257): object \"out_pc_2_e\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 257 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507681 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "beq_condn_bit_2_e TopLevel.vhdl(259) " "Verilog HDL or VHDL warning at TopLevel.vhdl(259): object \"beq_condn_bit_2_e\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 259 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507681 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_c_bit_2_e TopLevel.vhdl(259) " "Verilog HDL or VHDL warning at TopLevel.vhdl(259): object \"wr_c_bit_2_e\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 259 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507681 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_start_bit_1_e TopLevel.vhdl(263) " "Verilog HDL or VHDL warning at TopLevel.vhdl(263): object \"in_start_bit_1_e\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 263 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507682 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_start_bit_2_e TopLevel.vhdl(263) " "Verilog HDL or VHDL warning at TopLevel.vhdl(263): object \"in_start_bit_2_e\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 263 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507682 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_pc_m TopLevel.vhdl(267) " "Verilog HDL or VHDL warning at TopLevel.vhdl(267): object \"out_pc_m\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 267 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507682 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "in_prop_m TopLevel.vhdl(267) " "VHDL Signal Declaration warning at TopLevel.vhdl(267): used implicit default value for signal \"in_prop_m\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 267 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575295507682 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero_flag_out_m TopLevel.vhdl(268) " "Verilog HDL or VHDL warning at TopLevel.vhdl(268): object \"zero_flag_out_m\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507682 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_r7_bit_m TopLevel.vhdl(270) " "Verilog HDL or VHDL warning at TopLevel.vhdl(270): object \"out_r7_bit_m\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 270 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507682 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_start_bit_m TopLevel.vhdl(271) " "Verilog HDL or VHDL warning at TopLevel.vhdl(271): object \"in_start_bit_m\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 271 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507682 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bmem_bwb3_ra TopLevel.vhdl(287) " "Verilog HDL or VHDL warning at TopLevel.vhdl(287): object \"bmem_bwb3_ra\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507682 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bex1_bwb3_ra TopLevel.vhdl(288) " "Verilog HDL or VHDL warning at TopLevel.vhdl(288): object \"bex1_bwb3_ra\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 288 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507682 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bex2_bwb3_ra TopLevel.vhdl(289) " "Verilog HDL or VHDL warning at TopLevel.vhdl(289): object \"bex2_bwb3_ra\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 289 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507682 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prop_if TopLevel.vhdl(436) " "Verilog HDL or VHDL warning at TopLevel.vhdl(436): object \"prop_if\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 436 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507705 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prop_ex_1 TopLevel.vhdl(436) " "Verilog HDL or VHDL warning at TopLevel.vhdl(436): object \"prop_ex_1\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 436 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507705 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prop_ex_2 TopLevel.vhdl(436) " "Verilog HDL or VHDL warning at TopLevel.vhdl(436): object \"prop_ex_2\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 436 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507705 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prop_mem TopLevel.vhdl(436) " "Verilog HDL or VHDL warning at TopLevel.vhdl(436): object \"prop_mem\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 436 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507705 "|TopLevel"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "prop_ss TopLevel.vhdl(437) " "Verilog HDL or VHDL warning at TopLevel.vhdl(437): object \"prop_ss\" assigned a value but never read" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 437 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507705 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_DEFAULT_INITIAL_VALUE" "bmem_bwb3_ra_var TopLevel.vhdl(459) " "VHDL Variable Declaration warning at TopLevel.vhdl(459): used default initial value for variable \"bmem_bwb3_ra_var\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 459 0 0 } }  } 0 10543 "VHDL Variable Declaration warning at %2!s!: used default initial value for variable \"%1!s!\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575295507707 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_DEFAULT_INITIAL_VALUE" "bex1_bwb3_ra_var TopLevel.vhdl(460) " "VHDL Variable Declaration warning at TopLevel.vhdl(460): used default initial value for variable \"bex1_bwb3_ra_var\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 460 0 0 } }  } 0 10543 "VHDL Variable Declaration warning at %2!s!: used default initial value for variable \"%1!s!\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575295507707 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_USED_DEFAULT_INITIAL_VALUE" "bex2_bwb3_ra_var TopLevel.vhdl(461) " "VHDL Variable Declaration warning at TopLevel.vhdl(461): used default initial value for variable \"bex2_bwb3_ra_var\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 461 0 0 } }  } 0 10543 "VHDL Variable Declaration warning at %2!s!: used default initial value for variable \"%1!s!\" because variable was never assigned a value or an initial value expression. Use of default initial value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575295507707 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bmem_bwb1_ra TopLevel.vhdl(490) " "VHDL Process Statement warning at TopLevel.vhdl(490): signal \"bmem_bwb1_ra\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 490 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507707 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR_MEM_interface TopLevel.vhdl(490) " "VHDL Process Statement warning at TopLevel.vhdl(490): signal \"RR_MEM_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 490 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507707 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bex1_bwb1_ra TopLevel.vhdl(491) " "VHDL Process Statement warning at TopLevel.vhdl(491): signal \"bex1_bwb1_ra\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 491 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507707 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR_MEM_interface TopLevel.vhdl(491) " "VHDL Process Statement warning at TopLevel.vhdl(491): signal \"RR_MEM_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 491 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507707 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bex2_bwb1_ra TopLevel.vhdl(492) " "VHDL Process Statement warning at TopLevel.vhdl(492): signal \"bex2_bwb1_ra\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 492 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507707 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR_MEM_interface TopLevel.vhdl(492) " "VHDL Process Statement warning at TopLevel.vhdl(492): signal \"RR_MEM_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 492 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507707 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bmem_bwb1_rb TopLevel.vhdl(494) " "VHDL Process Statement warning at TopLevel.vhdl(494): signal \"bmem_bwb1_rb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 494 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507708 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR_MEM_interface TopLevel.vhdl(494) " "VHDL Process Statement warning at TopLevel.vhdl(494): signal \"RR_MEM_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 494 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507708 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bex1_bwb1_rb TopLevel.vhdl(495) " "VHDL Process Statement warning at TopLevel.vhdl(495): signal \"bex1_bwb1_rb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 495 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507708 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR_MEM_interface TopLevel.vhdl(495) " "VHDL Process Statement warning at TopLevel.vhdl(495): signal \"RR_MEM_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 495 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507708 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bex2_bwb1_rb TopLevel.vhdl(496) " "VHDL Process Statement warning at TopLevel.vhdl(496): signal \"bex2_bwb1_rb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 496 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507708 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR_MEM_interface TopLevel.vhdl(496) " "VHDL Process Statement warning at TopLevel.vhdl(496): signal \"RR_MEM_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 496 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507708 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bmem_bwb2_ra TopLevel.vhdl(498) " "VHDL Process Statement warning at TopLevel.vhdl(498): signal \"bmem_bwb2_ra\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 498 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507708 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR_EX_1_interface TopLevel.vhdl(498) " "VHDL Process Statement warning at TopLevel.vhdl(498): signal \"RR_EX_1_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 498 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507708 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bex1_bwb2_ra TopLevel.vhdl(499) " "VHDL Process Statement warning at TopLevel.vhdl(499): signal \"bex1_bwb2_ra\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 499 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507708 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR_EX_1_interface TopLevel.vhdl(499) " "VHDL Process Statement warning at TopLevel.vhdl(499): signal \"RR_EX_1_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 499 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507708 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bex2_bwb2_ra TopLevel.vhdl(500) " "VHDL Process Statement warning at TopLevel.vhdl(500): signal \"bex2_bwb2_ra\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 500 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507708 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR_EX_1_interface TopLevel.vhdl(500) " "VHDL Process Statement warning at TopLevel.vhdl(500): signal \"RR_EX_1_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 500 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507708 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bmem_bwb2_rb TopLevel.vhdl(502) " "VHDL Process Statement warning at TopLevel.vhdl(502): signal \"bmem_bwb2_rb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 502 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507708 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR_EX_1_interface TopLevel.vhdl(502) " "VHDL Process Statement warning at TopLevel.vhdl(502): signal \"RR_EX_1_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 502 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507708 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bex1_bwb2_rb TopLevel.vhdl(503) " "VHDL Process Statement warning at TopLevel.vhdl(503): signal \"bex1_bwb2_rb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 503 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507709 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR_EX_1_interface TopLevel.vhdl(503) " "VHDL Process Statement warning at TopLevel.vhdl(503): signal \"RR_EX_1_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 503 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507709 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bex2_bwb2_rb TopLevel.vhdl(504) " "VHDL Process Statement warning at TopLevel.vhdl(504): signal \"bex2_bwb2_rb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 504 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507709 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR_EX_1_interface TopLevel.vhdl(504) " "VHDL Process Statement warning at TopLevel.vhdl(504): signal \"RR_EX_1_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 504 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507709 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bmem_bwb2_ra TopLevel.vhdl(506) " "VHDL Process Statement warning at TopLevel.vhdl(506): signal \"bmem_bwb2_ra\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 506 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507709 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR_EX_1_interface TopLevel.vhdl(506) " "VHDL Process Statement warning at TopLevel.vhdl(506): signal \"RR_EX_1_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 506 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507709 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bex1_bwb2_ra TopLevel.vhdl(507) " "VHDL Process Statement warning at TopLevel.vhdl(507): signal \"bex1_bwb2_ra\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 507 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507709 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR_EX_1_interface TopLevel.vhdl(507) " "VHDL Process Statement warning at TopLevel.vhdl(507): signal \"RR_EX_1_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 507 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507709 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bex2_bwb2_ra TopLevel.vhdl(508) " "VHDL Process Statement warning at TopLevel.vhdl(508): signal \"bex2_bwb2_ra\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 508 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507709 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR_EX_1_interface TopLevel.vhdl(508) " "VHDL Process Statement warning at TopLevel.vhdl(508): signal \"RR_EX_1_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 508 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507709 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bmem_bwb3_rb TopLevel.vhdl(510) " "VHDL Process Statement warning at TopLevel.vhdl(510): signal \"bmem_bwb3_rb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 510 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507709 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR_EX_2_interface TopLevel.vhdl(510) " "VHDL Process Statement warning at TopLevel.vhdl(510): signal \"RR_EX_2_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 510 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507709 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bex1_bwb3_rb TopLevel.vhdl(511) " "VHDL Process Statement warning at TopLevel.vhdl(511): signal \"bex1_bwb3_rb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 511 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507709 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR_EX_2_interface TopLevel.vhdl(511) " "VHDL Process Statement warning at TopLevel.vhdl(511): signal \"RR_EX_2_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 511 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507709 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bex2_bwb3_rb TopLevel.vhdl(512) " "VHDL Process Statement warning at TopLevel.vhdl(512): signal \"bex2_bwb3_rb\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 512 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507709 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR_EX_2_interface TopLevel.vhdl(512) " "VHDL Process Statement warning at TopLevel.vhdl(512): signal \"RR_EX_2_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 512 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507710 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_pc_inc_2_f TopLevel.vhdl(515) " "VHDL Process Statement warning at TopLevel.vhdl(515): signal \"out_pc_inc_2_f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 515 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507710 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_prop_f TopLevel.vhdl(516) " "VHDL Process Statement warning at TopLevel.vhdl(516): signal \"in_prop_f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 516 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507710 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_ID_1_interface TopLevel.vhdl(517) " "VHDL Process Statement warning at TopLevel.vhdl(517): signal \"IF_ID_1_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 517 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507710 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "IF_ID_2_interface TopLevel.vhdl(518) " "VHDL Process Statement warning at TopLevel.vhdl(518): signal \"IF_ID_2_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 518 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507710 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "valid_mask_s TopLevel.vhdl(519) " "VHDL Process Statement warning at TopLevel.vhdl(519): signal \"valid_mask_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 519 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507710 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR_EX_1_interface TopLevel.vhdl(520) " "VHDL Process Statement warning at TopLevel.vhdl(520): signal \"RR_EX_1_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 520 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507710 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR_EX_2_interface TopLevel.vhdl(521) " "VHDL Process Statement warning at TopLevel.vhdl(521): signal \"RR_EX_2_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 521 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507710 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR_MEM_interface TopLevel.vhdl(522) " "VHDL Process Statement warning at TopLevel.vhdl(522): signal \"RR_MEM_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 522 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507710 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_pc_1_f TopLevel.vhdl(524) " "VHDL Process Statement warning at TopLevel.vhdl(524): signal \"out_pc_1_f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 524 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507710 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_pc_inc_1_f TopLevel.vhdl(525) " "VHDL Process Statement warning at TopLevel.vhdl(525): signal \"out_pc_inc_1_f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 525 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507710 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_instruction_1_f TopLevel.vhdl(526) " "VHDL Process Statement warning at TopLevel.vhdl(526): signal \"out_instruction_1_f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 526 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507710 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_prop_f TopLevel.vhdl(527) " "VHDL Process Statement warning at TopLevel.vhdl(527): signal \"in_prop_f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 527 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507710 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_enable_f TopLevel.vhdl(528) " "VHDL Process Statement warning at TopLevel.vhdl(528): signal \"in_enable_f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 528 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507710 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sm_lm_mux_control_1_d TopLevel.vhdl(529) " "VHDL Process Statement warning at TopLevel.vhdl(529): signal \"sm_lm_mux_control_1_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 529 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507710 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_pc_2_f TopLevel.vhdl(531) " "VHDL Process Statement warning at TopLevel.vhdl(531): signal \"out_pc_2_f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 531 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507711 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_pc_inc_2_f TopLevel.vhdl(532) " "VHDL Process Statement warning at TopLevel.vhdl(532): signal \"out_pc_inc_2_f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 532 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507711 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_instruction_2_f TopLevel.vhdl(533) " "VHDL Process Statement warning at TopLevel.vhdl(533): signal \"out_instruction_2_f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 533 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507711 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_prop_f TopLevel.vhdl(534) " "VHDL Process Statement warning at TopLevel.vhdl(534): signal \"in_prop_f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 534 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507711 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_enable_f TopLevel.vhdl(535) " "VHDL Process Statement warning at TopLevel.vhdl(535): signal \"in_enable_f\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 535 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507711 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sm_lm_mux_control_2_d TopLevel.vhdl(536) " "VHDL Process Statement warning at TopLevel.vhdl(536): signal \"sm_lm_mux_control_2_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 536 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507711 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_pc_1_d TopLevel.vhdl(538) " "VHDL Process Statement warning at TopLevel.vhdl(538): signal \"out_pc_1_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 538 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507711 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_instruction_1_d TopLevel.vhdl(539) " "VHDL Process Statement warning at TopLevel.vhdl(539): signal \"out_instruction_1_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 539 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507711 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_pc_inc_1_d TopLevel.vhdl(540) " "VHDL Process Statement warning at TopLevel.vhdl(540): signal \"out_pc_inc_1_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 540 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507711 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_jump_add_1_d TopLevel.vhdl(541) " "VHDL Process Statement warning at TopLevel.vhdl(541): signal \"out_jump_add_1_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 541 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507711 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_lsreg_a_1_d TopLevel.vhdl(542) " "VHDL Process Statement warning at TopLevel.vhdl(542): signal \"out_lsreg_a_1_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 542 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507711 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_word_1_d TopLevel.vhdl(543) " "VHDL Process Statement warning at TopLevel.vhdl(543): signal \"out_control_word_1_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 543 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507711 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_start_bit_1_d TopLevel.vhdl(545) " "VHDL Process Statement warning at TopLevel.vhdl(545): signal \"out_start_bit_1_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 545 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507711 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "jump_bit_1_d TopLevel.vhdl(546) " "VHDL Process Statement warning at TopLevel.vhdl(546): signal \"jump_bit_1_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 546 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507711 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_pc_2_d TopLevel.vhdl(548) " "VHDL Process Statement warning at TopLevel.vhdl(548): signal \"out_pc_2_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 548 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507712 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_instruction_2_d TopLevel.vhdl(549) " "VHDL Process Statement warning at TopLevel.vhdl(549): signal \"out_instruction_2_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 549 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507712 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_pc_inc_2_d TopLevel.vhdl(550) " "VHDL Process Statement warning at TopLevel.vhdl(550): signal \"out_pc_inc_2_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 550 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507712 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_jump_add_2_d TopLevel.vhdl(551) " "VHDL Process Statement warning at TopLevel.vhdl(551): signal \"out_jump_add_2_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 551 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507712 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_lsreg_a_2_d TopLevel.vhdl(552) " "VHDL Process Statement warning at TopLevel.vhdl(552): signal \"out_lsreg_a_2_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 552 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507712 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_word_2_d TopLevel.vhdl(553) " "VHDL Process Statement warning at TopLevel.vhdl(553): signal \"out_control_word_2_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 553 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507712 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_start_bit_2_d TopLevel.vhdl(555) " "VHDL Process Statement warning at TopLevel.vhdl(555): signal \"out_start_bit_2_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 555 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507712 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "jump_bit_2_d TopLevel.vhdl(556) " "VHDL Process Statement warning at TopLevel.vhdl(556): signal \"jump_bit_2_d\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 556 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507712 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r TopLevel.vhdl(560) " "VHDL Process Statement warning at TopLevel.vhdl(560): signal \"r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 560 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507712 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_1_s TopLevel.vhdl(563) " "VHDL Process Statement warning at TopLevel.vhdl(563): signal \"out_data_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 563 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507712 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_1_s TopLevel.vhdl(564) " "VHDL Process Statement warning at TopLevel.vhdl(564): signal \"out_data_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 564 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507712 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_2_s TopLevel.vhdl(565) " "VHDL Process Statement warning at TopLevel.vhdl(565): signal \"out_data_2_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 565 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507712 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_2_s TopLevel.vhdl(566) " "VHDL Process Statement warning at TopLevel.vhdl(566): signal \"out_data_2_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 566 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507712 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_3_s TopLevel.vhdl(567) " "VHDL Process Statement warning at TopLevel.vhdl(567): signal \"out_data_3_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 567 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507712 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_3_s TopLevel.vhdl(568) " "VHDL Process Statement warning at TopLevel.vhdl(568): signal \"out_data_3_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 568 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507713 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_1_s TopLevel.vhdl(570) " "VHDL Process Statement warning at TopLevel.vhdl(570): signal \"out_data_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 570 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507713 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_1_s TopLevel.vhdl(571) " "VHDL Process Statement warning at TopLevel.vhdl(571): signal \"out_data_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 571 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507713 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_1_s TopLevel.vhdl(572) " "VHDL Process Statement warning at TopLevel.vhdl(572): signal \"out_data_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 572 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507713 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_1_s TopLevel.vhdl(573) " "VHDL Process Statement warning at TopLevel.vhdl(573): signal \"out_data_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 573 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507713 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_2_s TopLevel.vhdl(574) " "VHDL Process Statement warning at TopLevel.vhdl(574): signal \"out_data_2_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 574 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507713 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_2_s TopLevel.vhdl(575) " "VHDL Process Statement warning at TopLevel.vhdl(575): signal \"out_data_2_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 575 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507713 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_2_s TopLevel.vhdl(576) " "VHDL Process Statement warning at TopLevel.vhdl(576): signal \"out_data_2_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 576 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507713 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_2_s TopLevel.vhdl(577) " "VHDL Process Statement warning at TopLevel.vhdl(577): signal \"out_data_2_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 577 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507713 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_3_s TopLevel.vhdl(578) " "VHDL Process Statement warning at TopLevel.vhdl(578): signal \"out_data_3_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 578 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507713 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_3_s TopLevel.vhdl(579) " "VHDL Process Statement warning at TopLevel.vhdl(579): signal \"out_data_3_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 579 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507713 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_3_s TopLevel.vhdl(580) " "VHDL Process Statement warning at TopLevel.vhdl(580): signal \"out_data_3_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 580 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507713 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_3_s TopLevel.vhdl(581) " "VHDL Process Statement warning at TopLevel.vhdl(581): signal \"out_data_3_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 581 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507713 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_1_s TopLevel.vhdl(582) " "VHDL Process Statement warning at TopLevel.vhdl(582): signal \"out_data_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 582 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507714 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_2_s TopLevel.vhdl(583) " "VHDL Process Statement warning at TopLevel.vhdl(583): signal \"out_data_2_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 583 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507714 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_3_s TopLevel.vhdl(584) " "VHDL Process Statement warning at TopLevel.vhdl(584): signal \"out_data_3_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 584 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507714 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_1_s TopLevel.vhdl(585) " "VHDL Process Statement warning at TopLevel.vhdl(585): signal \"out_data_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 585 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507714 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_2_s TopLevel.vhdl(586) " "VHDL Process Statement warning at TopLevel.vhdl(586): signal \"out_data_2_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 586 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507714 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_3_s TopLevel.vhdl(587) " "VHDL Process Statement warning at TopLevel.vhdl(587): signal \"out_data_3_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 587 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507714 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_1_s TopLevel.vhdl(588) " "VHDL Process Statement warning at TopLevel.vhdl(588): signal \"out_data_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 588 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507714 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_1_s TopLevel.vhdl(589) " "VHDL Process Statement warning at TopLevel.vhdl(589): signal \"out_data_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 589 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507714 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_2_s TopLevel.vhdl(590) " "VHDL Process Statement warning at TopLevel.vhdl(590): signal \"out_data_2_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 590 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507714 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_2_s TopLevel.vhdl(591) " "VHDL Process Statement warning at TopLevel.vhdl(591): signal \"out_data_2_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 591 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507714 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_3_s TopLevel.vhdl(592) " "VHDL Process Statement warning at TopLevel.vhdl(592): signal \"out_data_3_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 592 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507714 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_3_s TopLevel.vhdl(593) " "VHDL Process Statement warning at TopLevel.vhdl(593): signal \"out_data_3_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 593 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507714 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r TopLevel.vhdl(594) " "VHDL Process Statement warning at TopLevel.vhdl(594): signal \"r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 594 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507714 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_1_s TopLevel.vhdl(595) " "VHDL Process Statement warning at TopLevel.vhdl(595): signal \"out_data_1_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 595 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507714 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_2_s TopLevel.vhdl(596) " "VHDL Process Statement warning at TopLevel.vhdl(596): signal \"out_data_2_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 596 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507715 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_3_s TopLevel.vhdl(597) " "VHDL Process Statement warning at TopLevel.vhdl(597): signal \"out_data_3_s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 597 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507715 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_start_bit_2_r TopLevel.vhdl(599) " "VHDL Process Statement warning at TopLevel.vhdl(599): signal \"out_start_bit_2_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 599 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507715 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_jump_bit_2_r TopLevel.vhdl(600) " "VHDL Process Statement warning at TopLevel.vhdl(600): signal \"in_jump_bit_2_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 600 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507715 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_pc_2_r TopLevel.vhdl(602) " "VHDL Process Statement warning at TopLevel.vhdl(602): signal \"out_pc_2_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 602 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507715 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_pc_inc_2_r TopLevel.vhdl(603) " "VHDL Process Statement warning at TopLevel.vhdl(603): signal \"out_pc_inc_2_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 603 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507715 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_ra_2_r TopLevel.vhdl(604) " "VHDL Process Statement warning at TopLevel.vhdl(604): signal \"out_ra_2_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 604 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507715 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_rb_2_r TopLevel.vhdl(605) " "VHDL Process Statement warning at TopLevel.vhdl(605): signal \"out_rb_2_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 605 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507715 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_instruction_2_r TopLevel.vhdl(606) " "VHDL Process Statement warning at TopLevel.vhdl(606): signal \"out_instruction_2_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 606 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507715 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_word_2_r TopLevel.vhdl(607) " "VHDL Process Statement warning at TopLevel.vhdl(607): signal \"out_control_word_2_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 607 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507715 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_jump_add_2_r TopLevel.vhdl(608) " "VHDL Process Statement warning at TopLevel.vhdl(608): signal \"out_jump_add_2_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 608 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507715 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SS_RR_interface TopLevel.vhdl(609) " "VHDL Process Statement warning at TopLevel.vhdl(609): signal \"SS_RR_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 609 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507715 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SS_RR_interface TopLevel.vhdl(610) " "VHDL Process Statement warning at TopLevel.vhdl(610): signal \"SS_RR_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 610 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507715 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_z_2_e TopLevel.vhdl(611) " "VHDL Process Statement warning at TopLevel.vhdl(611): signal \"out_z_2_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 611 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507715 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_c_2_e TopLevel.vhdl(612) " "VHDL Process Statement warning at TopLevel.vhdl(612): signal \"out_c_2_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 612 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507716 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_jump_add_2_r TopLevel.vhdl(613) " "VHDL Process Statement warning at TopLevel.vhdl(613): signal \"out_jump_add_2_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 613 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507716 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_start_bit_3_r TopLevel.vhdl(615) " "VHDL Process Statement warning at TopLevel.vhdl(615): signal \"out_start_bit_3_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 615 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507716 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_jump_bit_3_r TopLevel.vhdl(616) " "VHDL Process Statement warning at TopLevel.vhdl(616): signal \"in_jump_bit_3_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 616 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507716 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_pc_3_r TopLevel.vhdl(618) " "VHDL Process Statement warning at TopLevel.vhdl(618): signal \"out_pc_3_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 618 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507716 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_pc_inc_3_r TopLevel.vhdl(619) " "VHDL Process Statement warning at TopLevel.vhdl(619): signal \"out_pc_inc_3_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 619 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507716 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_ra_3_r TopLevel.vhdl(620) " "VHDL Process Statement warning at TopLevel.vhdl(620): signal \"out_ra_3_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 620 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507716 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_rb_3_r TopLevel.vhdl(621) " "VHDL Process Statement warning at TopLevel.vhdl(621): signal \"out_rb_3_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 621 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507716 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_instruction_3_r TopLevel.vhdl(622) " "VHDL Process Statement warning at TopLevel.vhdl(622): signal \"out_instruction_3_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 622 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507716 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_word_3_r TopLevel.vhdl(623) " "VHDL Process Statement warning at TopLevel.vhdl(623): signal \"out_control_word_3_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 623 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507716 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_jump_add_3_r TopLevel.vhdl(624) " "VHDL Process Statement warning at TopLevel.vhdl(624): signal \"out_jump_add_3_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 624 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507716 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SS_RR_interface TopLevel.vhdl(625) " "VHDL Process Statement warning at TopLevel.vhdl(625): signal \"SS_RR_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 625 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507716 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SS_RR_interface TopLevel.vhdl(626) " "VHDL Process Statement warning at TopLevel.vhdl(626): signal \"SS_RR_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 626 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507716 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_jump_add_3_r TopLevel.vhdl(627) " "VHDL Process Statement warning at TopLevel.vhdl(627): signal \"out_jump_add_3_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 627 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507716 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_jump_bit_1_r TopLevel.vhdl(630) " "VHDL Process Statement warning at TopLevel.vhdl(630): signal \"in_jump_bit_1_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 630 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507716 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_start_bit_1_r TopLevel.vhdl(631) " "VHDL Process Statement warning at TopLevel.vhdl(631): signal \"out_start_bit_1_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 631 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507717 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_ra_1_r TopLevel.vhdl(633) " "VHDL Process Statement warning at TopLevel.vhdl(633): signal \"out_ra_1_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 633 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507717 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_rb_1_r TopLevel.vhdl(634) " "VHDL Process Statement warning at TopLevel.vhdl(634): signal \"out_rb_1_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 634 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507717 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_jump_add_1_r TopLevel.vhdl(636) " "VHDL Process Statement warning at TopLevel.vhdl(636): signal \"out_jump_add_1_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 636 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507717 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_pc_1_r TopLevel.vhdl(637) " "VHDL Process Statement warning at TopLevel.vhdl(637): signal \"out_pc_1_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 637 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507717 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_pc_inc_1_r TopLevel.vhdl(638) " "VHDL Process Statement warning at TopLevel.vhdl(638): signal \"out_pc_inc_1_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 638 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507717 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_instruction_1_r TopLevel.vhdl(640) " "VHDL Process Statement warning at TopLevel.vhdl(640): signal \"out_instruction_1_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 640 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507717 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_word_1_r TopLevel.vhdl(641) " "VHDL Process Statement warning at TopLevel.vhdl(641): signal \"out_control_word_1_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 641 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507717 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SS_RR_interface TopLevel.vhdl(642) " "VHDL Process Statement warning at TopLevel.vhdl(642): signal \"SS_RR_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 642 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507717 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SS_RR_interface TopLevel.vhdl(643) " "VHDL Process Statement warning at TopLevel.vhdl(643): signal \"SS_RR_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 643 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507717 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_lsreg_a_1_r TopLevel.vhdl(644) " "VHDL Process Statement warning at TopLevel.vhdl(644): signal \"out_lsreg_a_1_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 644 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507717 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_jump_bit_1_r TopLevel.vhdl(645) " "VHDL Process Statement warning at TopLevel.vhdl(645): signal \"in_jump_bit_1_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 645 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507717 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_jump_bit_m TopLevel.vhdl(647) " "VHDL Process Statement warning at TopLevel.vhdl(647): signal \"in_jump_bit_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 647 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507717 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR_MEM_interface TopLevel.vhdl(648) " "VHDL Process Statement warning at TopLevel.vhdl(648): signal \"RR_MEM_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 648 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507717 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_jump_bit_1_e TopLevel.vhdl(649) " "VHDL Process Statement warning at TopLevel.vhdl(649): signal \"in_jump_bit_1_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 649 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507718 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR_EX_1_interface TopLevel.vhdl(650) " "VHDL Process Statement warning at TopLevel.vhdl(650): signal \"RR_EX_1_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 650 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507718 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_jump_bit_2_e TopLevel.vhdl(651) " "VHDL Process Statement warning at TopLevel.vhdl(651): signal \"in_jump_bit_2_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 651 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507718 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR_EX_2_interface TopLevel.vhdl(652) " "VHDL Process Statement warning at TopLevel.vhdl(652): signal \"RR_EX_2_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 652 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507718 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_m TopLevel.vhdl(655) " "VHDL Process Statement warning at TopLevel.vhdl(655): signal \"out_data_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 655 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507718 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out_1_e TopLevel.vhdl(656) " "VHDL Process Statement warning at TopLevel.vhdl(656): signal \"alu_out_1_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 656 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507718 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out_2_e TopLevel.vhdl(657) " "VHDL Process Statement warning at TopLevel.vhdl(657): signal \"alu_out_2_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 657 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507718 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_pc_inc_m TopLevel.vhdl(658) " "VHDL Process Statement warning at TopLevel.vhdl(658): signal \"out_pc_inc_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 658 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507718 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_pc_inc_1_e TopLevel.vhdl(659) " "VHDL Process Statement warning at TopLevel.vhdl(659): signal \"out_pc_inc_1_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 659 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507718 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_pc_inc_2_e TopLevel.vhdl(660) " "VHDL Process Statement warning at TopLevel.vhdl(660): signal \"out_pc_inc_2_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 660 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507718 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_word_m TopLevel.vhdl(661) " "VHDL Process Statement warning at TopLevel.vhdl(661): signal \"out_control_word_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 661 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507718 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_instruction_m TopLevel.vhdl(662) " "VHDL Process Statement warning at TopLevel.vhdl(662): signal \"out_instruction_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 662 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507718 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_word_1_e TopLevel.vhdl(663) " "VHDL Process Statement warning at TopLevel.vhdl(663): signal \"out_control_word_1_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 663 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507718 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_instruction_1_e TopLevel.vhdl(664) " "VHDL Process Statement warning at TopLevel.vhdl(664): signal \"out_instruction_1_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 664 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507718 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_control_word_2_e TopLevel.vhdl(665) " "VHDL Process Statement warning at TopLevel.vhdl(665): signal \"out_control_word_2_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 665 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507719 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_instruction_2_e TopLevel.vhdl(666) " "VHDL Process Statement warning at TopLevel.vhdl(666): signal \"out_instruction_2_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 666 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507719 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_lm_sm_address_m TopLevel.vhdl(667) " "VHDL Process Statement warning at TopLevel.vhdl(667): signal \"out_lm_sm_address_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 667 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507719 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR_MEM_interface TopLevel.vhdl(673) " "VHDL Process Statement warning at TopLevel.vhdl(673): signal \"RR_MEM_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 673 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507719 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR_MEM_interface TopLevel.vhdl(674) " "VHDL Process Statement warning at TopLevel.vhdl(674): signal \"RR_MEM_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 674 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507719 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR_EX_1_interface TopLevel.vhdl(675) " "VHDL Process Statement warning at TopLevel.vhdl(675): signal \"RR_EX_1_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 675 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507719 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR_EX_1_interface TopLevel.vhdl(676) " "VHDL Process Statement warning at TopLevel.vhdl(676): signal \"RR_EX_1_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 676 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507719 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR_EX_2_interface TopLevel.vhdl(677) " "VHDL Process Statement warning at TopLevel.vhdl(677): signal \"RR_EX_2_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 677 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507719 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR_EX_2_interface TopLevel.vhdl(678) " "VHDL Process Statement warning at TopLevel.vhdl(678): signal \"RR_EX_2_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 678 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507719 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_prop_m TopLevel.vhdl(679) " "VHDL Process Statement warning at TopLevel.vhdl(679): signal \"out_prop_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 679 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507719 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_prop_1_e TopLevel.vhdl(680) " "VHDL Process Statement warning at TopLevel.vhdl(680): signal \"out_prop_1_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 680 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507719 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_prop_2_e TopLevel.vhdl(681) " "VHDL Process Statement warning at TopLevel.vhdl(681): signal \"out_prop_2_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 681 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507719 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_m TopLevel.vhdl(684) " "VHDL Process Statement warning at TopLevel.vhdl(684): signal \"out_data_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 684 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507719 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_m TopLevel.vhdl(687) " "VHDL Process Statement warning at TopLevel.vhdl(687): signal \"out_data_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 687 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507720 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_m TopLevel.vhdl(690) " "VHDL Process Statement warning at TopLevel.vhdl(690): signal \"out_data_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 690 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507720 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_m TopLevel.vhdl(694) " "VHDL Process Statement warning at TopLevel.vhdl(694): signal \"out_data_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 694 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507720 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_m TopLevel.vhdl(697) " "VHDL Process Statement warning at TopLevel.vhdl(697): signal \"out_data_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 697 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507720 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_m TopLevel.vhdl(700) " "VHDL Process Statement warning at TopLevel.vhdl(700): signal \"out_data_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 700 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507720 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out_1_e TopLevel.vhdl(704) " "VHDL Process Statement warning at TopLevel.vhdl(704): signal \"alu_out_1_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 704 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507721 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out_1_e TopLevel.vhdl(707) " "VHDL Process Statement warning at TopLevel.vhdl(707): signal \"alu_out_1_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 707 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507721 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out_1_e TopLevel.vhdl(710) " "VHDL Process Statement warning at TopLevel.vhdl(710): signal \"alu_out_1_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 710 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507721 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out_1_e TopLevel.vhdl(714) " "VHDL Process Statement warning at TopLevel.vhdl(714): signal \"alu_out_1_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 714 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507721 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out_1_e TopLevel.vhdl(717) " "VHDL Process Statement warning at TopLevel.vhdl(717): signal \"alu_out_1_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 717 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507721 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out_1_e TopLevel.vhdl(720) " "VHDL Process Statement warning at TopLevel.vhdl(720): signal \"alu_out_1_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 720 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507722 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out_2_e TopLevel.vhdl(734) " "VHDL Process Statement warning at TopLevel.vhdl(734): signal \"alu_out_2_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 734 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507722 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out_2_e TopLevel.vhdl(737) " "VHDL Process Statement warning at TopLevel.vhdl(737): signal \"alu_out_2_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 737 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507722 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_out_2_e TopLevel.vhdl(740) " "VHDL Process Statement warning at TopLevel.vhdl(740): signal \"alu_out_2_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 740 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507722 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_jump_bit_m TopLevel.vhdl(743) " "VHDL Process Statement warning at TopLevel.vhdl(743): signal \"in_jump_bit_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 743 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507723 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR_MEM_interface TopLevel.vhdl(743) " "VHDL Process Statement warning at TopLevel.vhdl(743): signal \"RR_MEM_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 743 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507723 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_r7_bit_1_e TopLevel.vhdl(744) " "VHDL Process Statement warning at TopLevel.vhdl(744): signal \"out_r7_bit_1_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 744 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507723 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR_EX_1_interface TopLevel.vhdl(744) " "VHDL Process Statement warning at TopLevel.vhdl(744): signal \"RR_EX_1_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 744 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507723 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_r7_bit_2_e TopLevel.vhdl(745) " "VHDL Process Statement warning at TopLevel.vhdl(745): signal \"out_r7_bit_2_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 745 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507723 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RR_EX_2_interface TopLevel.vhdl(745) " "VHDL Process Statement warning at TopLevel.vhdl(745): signal \"RR_EX_2_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 745 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507723 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_jump_bit_1_r TopLevel.vhdl(747) " "VHDL Process Statement warning at TopLevel.vhdl(747): signal \"in_jump_bit_1_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 747 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507723 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SS_RR_interface TopLevel.vhdl(747) " "VHDL Process Statement warning at TopLevel.vhdl(747): signal \"SS_RR_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 747 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507723 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_jump_bit_2_r TopLevel.vhdl(748) " "VHDL Process Statement warning at TopLevel.vhdl(748): signal \"in_jump_bit_2_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 748 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507723 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SS_RR_interface TopLevel.vhdl(748) " "VHDL Process Statement warning at TopLevel.vhdl(748): signal \"SS_RR_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 748 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507723 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_jump_bit_3_r TopLevel.vhdl(749) " "VHDL Process Statement warning at TopLevel.vhdl(749): signal \"in_jump_bit_3_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 749 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507723 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SS_RR_interface TopLevel.vhdl(749) " "VHDL Process Statement warning at TopLevel.vhdl(749): signal \"SS_RR_interface\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 749 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507723 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_data_m TopLevel.vhdl(780) " "VHDL Process Statement warning at TopLevel.vhdl(780): signal \"out_data_m\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 780 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507725 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_jump_add_1_e TopLevel.vhdl(784) " "VHDL Process Statement warning at TopLevel.vhdl(784): signal \"out_jump_add_1_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 784 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507725 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_jump_add_2_e TopLevel.vhdl(788) " "VHDL Process Statement warning at TopLevel.vhdl(788): signal \"out_jump_add_2_e\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 788 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507725 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_jump_add_1_r TopLevel.vhdl(791) " "VHDL Process Statement warning at TopLevel.vhdl(791): signal \"out_jump_add_1_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 791 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507725 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_jump_add_2_r TopLevel.vhdl(794) " "VHDL Process Statement warning at TopLevel.vhdl(794): signal \"out_jump_add_2_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 794 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507725 "|TopLevel"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_jump_add_3_r TopLevel.vhdl(797) " "VHDL Process Statement warning at TopLevel.vhdl(797): signal \"out_jump_add_3_r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 797 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507725 "|TopLevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "IF_ID_1_interface\[0\] TopLevel.vhdl(198) " "Using initial value X (don't care) for net \"IF_ID_1_interface\[0\]\" at TopLevel.vhdl(198)" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 198 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507758 "|TopLevel"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "IF_ID_2_interface\[0\] TopLevel.vhdl(199) " "Using initial value X (don't care) for net \"IF_ID_2_interface\[0\]\" at TopLevel.vhdl(199)" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 199 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507758 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionFetch InstructionFetch:IF_instance_1 " "Elaborating entity \"InstructionFetch\" for hierarchy \"InstructionFetch:IF_instance_1\"" {  } { { "TopLevel.vhdl" "IF_instance_1" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575295507897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bit_adder_8 InstructionFetch:IF_instance_1\|Bit_adder_8:B1 " "Elaborating entity \"Bit_adder_8\" for hierarchy \"InstructionFetch:IF_instance_1\|Bit_adder_8:B1\"" {  } { { "InstructionFetch.vhdl" "B1" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/InstructionFetch.vhdl" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575295507898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HALF_ADDER InstructionFetch:IF_instance_1\|Bit_adder_8:B1\|HALF_ADDER:haa " "Elaborating entity \"HALF_ADDER\" for hierarchy \"InstructionFetch:IF_instance_1\|Bit_adder_8:B1\|HALF_ADDER:haa\"" {  } { { "EightBitAdder.vhdl" "haa" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/EightBitAdder.vhdl" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575295507899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Full_Adder InstructionFetch:IF_instance_1\|Bit_adder_8:B1\|Full_Adder:add_instance_1 " "Elaborating entity \"Full_Adder\" for hierarchy \"InstructionFetch:IF_instance_1\|Bit_adder_8:B1\|Full_Adder:add_instance_1\"" {  } { { "EightBitAdder.vhdl" "add_instance_1" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/EightBitAdder.vhdl" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575295507900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_asyncread_syncwrite InstructionFetch:IF_instance_1\|Memory_asyncread_syncwrite:Mem1 " "Elaborating entity \"Memory_asyncread_syncwrite\" for hierarchy \"InstructionFetch:IF_instance_1\|Memory_asyncread_syncwrite:Mem1\"" {  } { { "InstructionFetch.vhdl" "Mem1" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/InstructionFetch.vhdl" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575295507914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionDecode InstructionDecode:ID_instance_1 " "Elaborating entity \"InstructionDecode\" for hierarchy \"InstructionDecode:ID_instance_1\"" {  } { { "TopLevel.vhdl" "ID_instance_1" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575295507916 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSelectImm\[0\] InstructionDecode.vhdl(94) " "Inferred latch for \"RegSelectImm\[0\]\" at InstructionDecode.vhdl(94)" {  } { { "InstructionDecode.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/InstructionDecode.vhdl" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507919 "|TopLevel|InstructionDecode:ID_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSelectImm\[1\] InstructionDecode.vhdl(94) " "Inferred latch for \"RegSelectImm\[1\]\" at InstructionDecode.vhdl(94)" {  } { { "InstructionDecode.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/InstructionDecode.vhdl" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507919 "|TopLevel|InstructionDecode:ID_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSelectImm\[2\] InstructionDecode.vhdl(94) " "Inferred latch for \"RegSelectImm\[2\]\" at InstructionDecode.vhdl(94)" {  } { { "InstructionDecode.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/InstructionDecode.vhdl" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507919 "|TopLevel|InstructionDecode:ID_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSelectImm\[3\] InstructionDecode.vhdl(94) " "Inferred latch for \"RegSelectImm\[3\]\" at InstructionDecode.vhdl(94)" {  } { { "InstructionDecode.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/InstructionDecode.vhdl" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507919 "|TopLevel|InstructionDecode:ID_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSelectImm\[4\] InstructionDecode.vhdl(94) " "Inferred latch for \"RegSelectImm\[4\]\" at InstructionDecode.vhdl(94)" {  } { { "InstructionDecode.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/InstructionDecode.vhdl" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507919 "|TopLevel|InstructionDecode:ID_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSelectImm\[5\] InstructionDecode.vhdl(94) " "Inferred latch for \"RegSelectImm\[5\]\" at InstructionDecode.vhdl(94)" {  } { { "InstructionDecode.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/InstructionDecode.vhdl" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507919 "|TopLevel|InstructionDecode:ID_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSelectImm\[6\] InstructionDecode.vhdl(94) " "Inferred latch for \"RegSelectImm\[6\]\" at InstructionDecode.vhdl(94)" {  } { { "InstructionDecode.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/InstructionDecode.vhdl" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507919 "|TopLevel|InstructionDecode:ID_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegSelectImm\[7\] InstructionDecode.vhdl(94) " "Inferred latch for \"RegSelectImm\[7\]\" at InstructionDecode.vhdl(94)" {  } { { "InstructionDecode.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/InstructionDecode.vhdl" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507919 "|TopLevel|InstructionDecode:ID_instance_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightToThreeEnc InstructionDecode:ID_instance_1\|eightToThreeEnc:Enc " "Elaborating entity \"eightToThreeEnc\" for hierarchy \"InstructionDecode:ID_instance_1\|eightToThreeEnc:Enc\"" {  } { { "InstructionDecode.vhdl" "Enc" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/InstructionDecode.vhdl" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575295507920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "threeToeight_Decoder InstructionDecode:ID_instance_1\|threeToeight_Decoder:Dec " "Elaborating entity \"threeToeight_Decoder\" for hierarchy \"InstructionDecode:ID_instance_1\|threeToeight_Decoder:Dec\"" {  } { { "InstructionDecode.vhdl" "Dec" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/InstructionDecode.vhdl" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575295507921 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_line1\[0\] Decoder.vhdl(15) " "Inferred latch for \"output_line1\[0\]\" at Decoder.vhdl(15)" {  } { { "Decoder.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Decoder.vhdl" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507922 "|TopLevel|InstructionDecode:ID_instance_1|threeToeight_Decoder:Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_line1\[1\] Decoder.vhdl(15) " "Inferred latch for \"output_line1\[1\]\" at Decoder.vhdl(15)" {  } { { "Decoder.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Decoder.vhdl" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507922 "|TopLevel|InstructionDecode:ID_instance_1|threeToeight_Decoder:Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_line1\[2\] Decoder.vhdl(15) " "Inferred latch for \"output_line1\[2\]\" at Decoder.vhdl(15)" {  } { { "Decoder.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Decoder.vhdl" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507922 "|TopLevel|InstructionDecode:ID_instance_1|threeToeight_Decoder:Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_line1\[3\] Decoder.vhdl(15) " "Inferred latch for \"output_line1\[3\]\" at Decoder.vhdl(15)" {  } { { "Decoder.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Decoder.vhdl" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507922 "|TopLevel|InstructionDecode:ID_instance_1|threeToeight_Decoder:Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_line1\[4\] Decoder.vhdl(15) " "Inferred latch for \"output_line1\[4\]\" at Decoder.vhdl(15)" {  } { { "Decoder.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Decoder.vhdl" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507922 "|TopLevel|InstructionDecode:ID_instance_1|threeToeight_Decoder:Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_line1\[5\] Decoder.vhdl(15) " "Inferred latch for \"output_line1\[5\]\" at Decoder.vhdl(15)" {  } { { "Decoder.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Decoder.vhdl" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507922 "|TopLevel|InstructionDecode:ID_instance_1|threeToeight_Decoder:Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_line1\[6\] Decoder.vhdl(15) " "Inferred latch for \"output_line1\[6\]\" at Decoder.vhdl(15)" {  } { { "Decoder.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Decoder.vhdl" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507922 "|TopLevel|InstructionDecode:ID_instance_1|threeToeight_Decoder:Dec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_line1\[7\] Decoder.vhdl(15) " "Inferred latch for \"output_line1\[7\]\" at Decoder.vhdl(15)" {  } { { "Decoder.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Decoder.vhdl" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507922 "|TopLevel|InstructionDecode:ID_instance_1|threeToeight_Decoder:Dec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bit_adder_1 InstructionDecode:ID_instance_1\|Bit_adder_1:Adder " "Elaborating entity \"Bit_adder_1\" for hierarchy \"InstructionDecode:ID_instance_1\|Bit_adder_1:Adder\"" {  } { { "InstructionDecode.vhdl" "Adder" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/InstructionDecode.vhdl" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575295507922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Scheduler Scheduler:SS_instance_1 " "Elaborating entity \"Scheduler\" for hierarchy \"Scheduler:SS_instance_1\"" {  } { { "TopLevel.vhdl" "SS_instance_1" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575295507935 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "valid_mask Scheduler.vhdl(22) " "VHDL Signal Declaration warning at Scheduler.vhdl(22): used implicit default value for signal \"valid_mask\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Scheduler.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Scheduler.vhdl" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575295507938 "|TopLevel|Scheduler:SS_instance_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "underflow Scheduler.vhdl(68) " "Verilog HDL or VHDL warning at Scheduler.vhdl(68): object \"underflow\" assigned a value but never read" {  } { { "Scheduler.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Scheduler.vhdl" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507938 "|TopLevel|Scheduler:SS_instance_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pop_num_out Scheduler.vhdl(69) " "Verilog HDL or VHDL warning at Scheduler.vhdl(69): object \"pop_num_out\" assigned a value but never read" {  } { { "Scheduler.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Scheduler.vhdl" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507938 "|TopLevel|Scheduler:SS_instance_1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "underflow_bits Scheduler.vhdl(70) " "Verilog HDL or VHDL warning at Scheduler.vhdl(70): object \"underflow_bits\" assigned a value but never read" {  } { { "Scheduler.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Scheduler.vhdl" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507938 "|TopLevel|Scheduler:SS_instance_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Qu Scheduler:SS_instance_1\|Qu:Q " "Elaborating entity \"Qu\" for hierarchy \"Scheduler:SS_instance_1\|Qu:Q\"" {  } { { "Scheduler.vhdl" "Q" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Scheduler.vhdl" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575295507938 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "overflow Qu.vhdl(28) " "VHDL Signal Declaration warning at Qu.vhdl(28): used implicit default value for signal \"overflow\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Qu.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Qu.vhdl" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1575295507955 "|TopLevel|Scheduler:SS_instance_1|Qu:Q"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "TempNo Qu.vhdl(43) " "Verilog HDL or VHDL warning at Qu.vhdl(43): object \"TempNo\" assigned a value but never read" {  } { { "Qu.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Qu.vhdl" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507955 "|TopLevel|Scheduler:SS_instance_1|Qu:Q"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "q_var Qu.vhdl(50) " "Verilog HDL or VHDL warning at Qu.vhdl(50): object \"q_var\" assigned a value but never read" {  } { { "Qu.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Qu.vhdl" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507955 "|TopLevel|Scheduler:SS_instance_1|Qu:Q"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nOverflow Qu.vhdl(67) " "Verilog HDL or VHDL warning at Qu.vhdl(67): object \"nOverflow\" assigned a value but never read" {  } { { "Qu.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Qu.vhdl" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507956 "|TopLevel|Scheduler:SS_instance_1|Qu:Q"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nout_data_1 Qu.vhdl(69) " "Verilog HDL or VHDL warning at Qu.vhdl(69): object \"nout_data_1\" assigned a value but never read" {  } { { "Qu.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Qu.vhdl" 69 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507956 "|TopLevel|Scheduler:SS_instance_1|Qu:Q"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nout_data_2 Qu.vhdl(70) " "Verilog HDL or VHDL warning at Qu.vhdl(70): object \"nout_data_2\" assigned a value but never read" {  } { { "Qu.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Qu.vhdl" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507956 "|TopLevel|Scheduler:SS_instance_1|Qu:Q"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nout_data_3 Qu.vhdl(71) " "Verilog HDL or VHDL warning at Qu.vhdl(71): object \"nout_data_3\" assigned a value but never read" {  } { { "Qu.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Qu.vhdl" 71 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507956 "|TopLevel|Scheduler:SS_instance_1|Qu:Q"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RegisterNo Qu.vhdl(81) " "VHDL Process Statement warning at Qu.vhdl(81): signal \"RegisterNo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Qu.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Qu.vhdl" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1575295507956 "|TopLevel|Scheduler:SS_instance_1|Qu:Q"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardDetectionUnit Scheduler:SS_instance_1\|HazardDetectionUnit:HD_instance1 " "Elaborating entity \"HazardDetectionUnit\" for hierarchy \"Scheduler:SS_instance_1\|HazardDetectionUnit:HD_instance1\"" {  } { { "Scheduler.vhdl" "HD_instance1" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/Scheduler.vhdl" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575295507956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterRead RegisterRead:RR_instance_1 " "Elaborating entity \"RegisterRead\" for hierarchy \"RegisterRead:RR_instance_1\"" {  } { { "TopLevel.vhdl" "RR_instance_1" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575295507959 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wr_pc_inc RegisterRead.vhdl(63) " "Verilog HDL or VHDL warning at RegisterRead.vhdl(63): object \"wr_pc_inc\" assigned a value but never read" {  } { { "RegisterRead.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/RegisterRead.vhdl" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1575295507962 "|TopLevel|RegisterRead:RR_instance_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF RegisterRead:RR_instance_1\|RF:RF1 " "Elaborating entity \"RF\" for hierarchy \"RegisterRead:RR_instance_1\|RF:RF1\"" {  } { { "RegisterRead.vhdl" "RF1" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/RegisterRead.vhdl" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575295507968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExecutionTasks ExecutionTasks:EX_instance_1 " "Elaborating entity \"ExecutionTasks\" for hierarchy \"ExecutionTasks:EX_instance_1\"" {  } { { "TopLevel.vhdl" "EX_instance_1" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575295507975 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_temp\[0\] ExecutionTasks.vhdl(70) " "Inferred latch for \"jump_temp\[0\]\" at ExecutionTasks.vhdl(70)" {  } { { "ExecutionTasks.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/ExecutionTasks.vhdl" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507976 "|TopLevel|ExecutionTasks:EX_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_temp\[1\] ExecutionTasks.vhdl(70) " "Inferred latch for \"jump_temp\[1\]\" at ExecutionTasks.vhdl(70)" {  } { { "ExecutionTasks.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/ExecutionTasks.vhdl" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507976 "|TopLevel|ExecutionTasks:EX_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_temp\[2\] ExecutionTasks.vhdl(70) " "Inferred latch for \"jump_temp\[2\]\" at ExecutionTasks.vhdl(70)" {  } { { "ExecutionTasks.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/ExecutionTasks.vhdl" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507976 "|TopLevel|ExecutionTasks:EX_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_temp\[3\] ExecutionTasks.vhdl(70) " "Inferred latch for \"jump_temp\[3\]\" at ExecutionTasks.vhdl(70)" {  } { { "ExecutionTasks.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/ExecutionTasks.vhdl" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507976 "|TopLevel|ExecutionTasks:EX_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_temp\[4\] ExecutionTasks.vhdl(70) " "Inferred latch for \"jump_temp\[4\]\" at ExecutionTasks.vhdl(70)" {  } { { "ExecutionTasks.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/ExecutionTasks.vhdl" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507976 "|TopLevel|ExecutionTasks:EX_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_temp\[5\] ExecutionTasks.vhdl(70) " "Inferred latch for \"jump_temp\[5\]\" at ExecutionTasks.vhdl(70)" {  } { { "ExecutionTasks.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/ExecutionTasks.vhdl" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507976 "|TopLevel|ExecutionTasks:EX_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_temp\[6\] ExecutionTasks.vhdl(70) " "Inferred latch for \"jump_temp\[6\]\" at ExecutionTasks.vhdl(70)" {  } { { "ExecutionTasks.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/ExecutionTasks.vhdl" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507976 "|TopLevel|ExecutionTasks:EX_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_temp\[7\] ExecutionTasks.vhdl(70) " "Inferred latch for \"jump_temp\[7\]\" at ExecutionTasks.vhdl(70)" {  } { { "ExecutionTasks.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/ExecutionTasks.vhdl" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507976 "|TopLevel|ExecutionTasks:EX_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_temp\[8\] ExecutionTasks.vhdl(70) " "Inferred latch for \"jump_temp\[8\]\" at ExecutionTasks.vhdl(70)" {  } { { "ExecutionTasks.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/ExecutionTasks.vhdl" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507976 "|TopLevel|ExecutionTasks:EX_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_temp\[9\] ExecutionTasks.vhdl(70) " "Inferred latch for \"jump_temp\[9\]\" at ExecutionTasks.vhdl(70)" {  } { { "ExecutionTasks.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/ExecutionTasks.vhdl" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507976 "|TopLevel|ExecutionTasks:EX_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_temp\[10\] ExecutionTasks.vhdl(70) " "Inferred latch for \"jump_temp\[10\]\" at ExecutionTasks.vhdl(70)" {  } { { "ExecutionTasks.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/ExecutionTasks.vhdl" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507976 "|TopLevel|ExecutionTasks:EX_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_temp\[11\] ExecutionTasks.vhdl(70) " "Inferred latch for \"jump_temp\[11\]\" at ExecutionTasks.vhdl(70)" {  } { { "ExecutionTasks.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/ExecutionTasks.vhdl" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507977 "|TopLevel|ExecutionTasks:EX_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_temp\[12\] ExecutionTasks.vhdl(70) " "Inferred latch for \"jump_temp\[12\]\" at ExecutionTasks.vhdl(70)" {  } { { "ExecutionTasks.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/ExecutionTasks.vhdl" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507977 "|TopLevel|ExecutionTasks:EX_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_temp\[13\] ExecutionTasks.vhdl(70) " "Inferred latch for \"jump_temp\[13\]\" at ExecutionTasks.vhdl(70)" {  } { { "ExecutionTasks.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/ExecutionTasks.vhdl" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507977 "|TopLevel|ExecutionTasks:EX_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_temp\[14\] ExecutionTasks.vhdl(70) " "Inferred latch for \"jump_temp\[14\]\" at ExecutionTasks.vhdl(70)" {  } { { "ExecutionTasks.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/ExecutionTasks.vhdl" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507977 "|TopLevel|ExecutionTasks:EX_instance_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump_temp\[15\] ExecutionTasks.vhdl(70) " "Inferred latch for \"jump_temp\[15\]\" at ExecutionTasks.vhdl(70)" {  } { { "ExecutionTasks.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/ExecutionTasks.vhdl" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295507977 "|TopLevel|ExecutionTasks:EX_instance_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ExecutionTasks:EX_instance_1\|ALU:Alu1 " "Elaborating entity \"ALU\" for hierarchy \"ExecutionTasks:EX_instance_1\|ALU:Alu1\"" {  } { { "ExecutionTasks.vhdl" "Alu1" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/ExecutionTasks.vhdl" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575295507977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BitwiseNand ExecutionTasks:EX_instance_1\|ALU:Alu1\|BitwiseNand:B2 " "Elaborating entity \"BitwiseNand\" for hierarchy \"ExecutionTasks:EX_instance_1\|ALU:Alu1\|BitwiseNand:B2\"" {  } { { "ALU.vhdl" "B2" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/ALU.vhdl" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575295507984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryAccess MemoryAccess:MEM_instance_1 " "Elaborating entity \"MemoryAccess\" for hierarchy \"MemoryAccess:MEM_instance_1\"" {  } { { "TopLevel.vhdl" "MEM_instance_1" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575295507992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_Data MemoryAccess:MEM_instance_1\|Memory_Data:Mem_data " "Elaborating entity \"Memory_Data\" for hierarchy \"MemoryAccess:MEM_instance_1\|Memory_Data:Mem_data\"" {  } { { "MemoryAccess.vhdl" "Mem_data" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/MemoryAccess.vhdl" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575295507999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WriteBack WriteBack:WB_instance_1 " "Elaborating entity \"WriteBack\" for hierarchy \"WriteBack:WB_instance_1\"" {  } { { "TopLevel.vhdl" "WB_instance_1" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575295508000 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r " "No output dependent on input pin \"r\"" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575295508768 "|TopLevel|r"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "TopLevel.vhdl" "" { Text "/home/titasc/Desktop/Sem5/EE309/Bonus_Implementation3/Bonus_Implementation/TopLevel.vhdl" 5 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575295508768 "|TopLevel|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1575295508768 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575295508768 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575295508768 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575295508768 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 269 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 269 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "968 " "Peak virtual memory: 968 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575295508944 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec  2 19:35:08 2019 " "Processing ended: Mon Dec  2 19:35:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575295508944 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575295508944 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575295508944 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575295508944 ""}
