{"vcs1":{"timestamp_begin":1733945212.654925105, "rt":11.67, "ut":7.12, "st":1.05}}
{"vcselab":{"timestamp_begin":1733945224.399858148, "rt":3.00, "ut":1.84, "st":0.18}}
{"link":{"timestamp_begin":1733945227.469719511, "rt":1.81, "ut":0.49, "st":0.40}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1733945211.884469133}
{"VCS_COMP_START_TIME": 1733945211.884469133}
{"VCS_COMP_END_TIME": 1733945232.622495843}
{"VCS_USER_OPTIONS": "-sverilog +vc -Mupdate -line -full64 -kdb -nc -xprop=tmerge -lca -debug_access+all+reverse +define+ -timescale=1ns/1ps src/headers.svh test/fft_N_rad2_pow_tb.sv syn/fft_N_rad2.mapped.v /afs/umich.edu/class/eecs598-002/SAED32/SAED32_EDK/lib/stdcell_rvt/verilog/saed32nm.v +define+SYNTH_TEST +sdfverbose +neg_tchk -o syn_simv -R"}
{"vcs1": {"peak_mem": 558468}}
{"vcselab": {"peak_mem": 313316}}
