{
 "Device" : "GW1N-9C",
 "Files" : [
  {
   "Path" : "/auto/fsi/zd227/timing_attacks/mcu_fpga/hw/gowin_proj/src/cm_bus_if.v.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/auto/fsi/zd227/timing_attacks/mcu_fpga/hw/gowin_proj/src/top2.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "/auto/fsi/zd227/timing_attacks/mcu_fpga/hw/gowin_proj/impl/temp/rtl_parser.result",
 "Top" : "top",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}