

================================================================
== Vitis HLS Report for 'DelayAndSum'
================================================================
* Date:           Fri Nov  8 19:42:36 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        DelayAndSum
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu48dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.254 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     186|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        0|     -|     174|     256|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      90|    -|
|Register         |        -|     -|       2|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     176|     532|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2160|  4272|  850560|  425280|   80|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  174|  256|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |        0|   0|  174|  256|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln90_1_fu_172_p2              |         +|   0|  0|  25|          18|          18|
    |add_ln90_fu_162_p2                |         +|   0|  0|  24|          17|          17|
    |add_ln91_fu_198_p2                |         +|   0|  0|  38|          31|          31|
    |add_ln95_1_fu_237_p2              |         +|   0|  0|  25|          18|          18|
    |add_ln95_fu_227_p2                |         +|   0|  0|  24|          17|          17|
    |add_ln96_fu_263_p2                |         +|   0|  0|  38|          31|          31|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 186|         138|         139|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |in1_imag_TDATA_blk_n  |   9|          2|    1|          2|
    |in1_real_TDATA_blk_n  |   9|          2|    1|          2|
    |in2_imag_TDATA_blk_n  |   9|          2|    1|          2|
    |in2_real_TDATA_blk_n  |   9|          2|    1|          2|
    |in3_imag_TDATA_blk_n  |   9|          2|    1|          2|
    |in3_real_TDATA_blk_n  |   9|          2|    1|          2|
    |in4_imag_TDATA_blk_n  |   9|          2|    1|          2|
    |in4_real_TDATA_blk_n  |   9|          2|    1|          2|
    |out_imag_TDATA_blk_n  |   9|          2|    1|          2|
    |out_real_TDATA_blk_n  |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  90|         20|   10|         20|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_AWADDR   |   in|    6|       s_axi|       control|       pointer|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|       pointer|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|       pointer|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_ARADDR   |   in|    6|       s_axi|       control|       pointer|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|       pointer|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|       pointer|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|   DelayAndSum|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|   DelayAndSum|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|   DelayAndSum|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|   DelayAndSum|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|   DelayAndSum|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|   DelayAndSum|  return value|
|in1_real_TVALID        |   in|    1|        axis|      in1_real|       pointer|
|in1_real_TDATA         |   in|   16|        axis|      in1_real|       pointer|
|in1_real_TREADY        |  out|    1|        axis|      in1_real|       pointer|
|in1_imag_TVALID        |   in|    1|        axis|      in1_imag|       pointer|
|in1_imag_TDATA         |   in|   16|        axis|      in1_imag|       pointer|
|in1_imag_TREADY        |  out|    1|        axis|      in1_imag|       pointer|
|in2_real_TVALID        |   in|    1|        axis|      in2_real|       pointer|
|in2_real_TDATA         |   in|   16|        axis|      in2_real|       pointer|
|in2_real_TREADY        |  out|    1|        axis|      in2_real|       pointer|
|in2_imag_TVALID        |   in|    1|        axis|      in2_imag|       pointer|
|in2_imag_TDATA         |   in|   16|        axis|      in2_imag|       pointer|
|in2_imag_TREADY        |  out|    1|        axis|      in2_imag|       pointer|
|in3_real_TVALID        |   in|    1|        axis|      in3_real|       pointer|
|in3_real_TDATA         |   in|   16|        axis|      in3_real|       pointer|
|in3_real_TREADY        |  out|    1|        axis|      in3_real|       pointer|
|in3_imag_TVALID        |   in|    1|        axis|      in3_imag|       pointer|
|in3_imag_TDATA         |   in|   16|        axis|      in3_imag|       pointer|
|in3_imag_TREADY        |  out|    1|        axis|      in3_imag|       pointer|
|in4_real_TVALID        |   in|    1|        axis|      in4_real|       pointer|
|in4_real_TDATA         |   in|   16|        axis|      in4_real|       pointer|
|in4_real_TREADY        |  out|    1|        axis|      in4_real|       pointer|
|in4_imag_TVALID        |   in|    1|        axis|      in4_imag|       pointer|
|in4_imag_TDATA         |   in|   16|        axis|      in4_imag|       pointer|
|in4_imag_TREADY        |  out|    1|        axis|      in4_imag|       pointer|
|out_real_TREADY        |   in|    1|        axis|      out_real|       pointer|
|out_real_TDATA         |  out|   16|        axis|      out_real|       pointer|
|out_real_TVALID        |  out|    1|        axis|      out_real|       pointer|
|out_imag_TREADY        |   in|    1|        axis|      out_imag|       pointer|
|out_imag_TDATA         |  out|   16|        axis|      out_imag|       pointer|
|out_imag_TVALID        |  out|    1|        axis|      out_imag|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

