INFO: [VRFC 10-163] Analyzing VHDL file "D:/jobs/rastafan/UART-implementation-using-VHDL/UART/UART.srcs/sim_1/new/uart_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'uart_tb'
