// Seed: 3141672774
module module_0 (
    input supply0 id_0,
    output supply1 id_1,
    output tri id_2,
    input tri id_3,
    output supply1 id_4,
    input tri0 id_5,
    output wor id_6,
    output tri1 id_7
);
  wire id_9 = 1;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input supply1 id_0,
    output supply1 id_1,
    output wand id_2,
    output wire id_3,
    input wor id_4,
    input supply1 id_5
);
  genvar id_7;
  wire id_8;
  wire id_9;
  wor id_10, id_11;
  wire id_12;
  tri  id_13 = id_0 == id_11;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_4,
      id_1,
      id_4,
      id_3,
      id_1
  );
  assign modCall_1.type_4 = 0;
endmodule
