2024.1:
 * Version 2.1 (Rev. 31)
 * General: IP packaging adjustments to address warnings from IP Packager integrity check
 * Revision change in one or more subcores

2023.2.2:
 * Version 2.1 (Rev. 30)
 * No changes

2023.2.1:
 * Version 2.1 (Rev. 30)
 * Revision change in one or more subcores

2023.2:
 * Version 2.1 (Rev. 29)
 * General: Updated design constraints for clock domain crossings
 * General: Rebrand to AMD copyright information
 * Revision change in one or more subcores

2023.1.2:
 * Version 2.1 (Rev. 28)
 * No changes

2023.1.1:
 * Version 2.1 (Rev. 28)
 * No changes

2023.1:
 * Version 2.1 (Rev. 28)
 * General: Updated example design to support versalnet devices
 * Revision change in one or more subcores

2022.2.2:
 * Version 2.1 (Rev. 27)
 * No changes

2022.2.1:
 * Version 2.1 (Rev. 27)
 * No changes

2022.2:
 * Version 2.1 (Rev. 27)
 * Revision change in one or more subcores

2022.1.2:
 * Version 2.1 (Rev. 26)
 * No changes

2022.1.1:
 * Version 2.1 (Rev. 26)
 * No changes

2022.1:
 * Version 2.1 (Rev. 26)
 * General: Enable auto-pipelining for multi-SLR options only
 * General: bug fix.
 * Revision change in one or more subcores

2021.2.2:
 * Version 2.1 (Rev. 25)
 * No changes

2021.2.1:
 * Version 2.1 (Rev. 25)
 * No changes

2021.2:
 * Version 2.1 (Rev. 25)
 * Revision change in one or more subcores

2021.1.1:
 * Version 2.1 (Rev. 24)
 * No changes

2021.1:
 * Version 2.1 (Rev. 24)
 * General: removed Xilinx Internal markings from TLM model sources
 * Revision change in one or more subcores

2020.3:
 * Version 2.1 (Rev. 23)
 * Revision change in one or more subcores

2020.2.2:
 * Version 2.1 (Rev. 22)
 * No changes

2020.2.1:
 * Version 2.1 (Rev. 22)
 * No changes

2020.2:
 * Version 2.1 (Rev. 22)
 * Revision change in one or more subcores

2020.1.1:
 * Version 2.1 (Rev. 21)
 * No changes

2020.1:
 * Version 2.1 (Rev. 21)
 * General: Fix behavioral sim of tied-off aresetn for auto-pipelining mode.
 * Revision change in one or more subcores

2019.2.2:
 * Version 2.1 (Rev. 20)
 * No changes

2019.2.1:
 * Version 2.1 (Rev. 20)
 * No changes

2019.2:
 * Version 2.1 (Rev. 20)
 * General: Added reserved modes for internal use.
 * General: Added CDC-7 waiver to XDC.
 * Revision change in one or more subcores

2019.1.3:
 * Version 2.1 (Rev. 19)
 * No changes

2019.1.2:
 * Version 2.1 (Rev. 19)
 * No changes

2019.1.1:
 * Version 2.1 (Rev. 19)
 * No changes

2019.1:
 * Version 2.1 (Rev. 19)
 * New Feature: Added auto-pipelining mode to automatically insert timing-driven pipeline stages to improve QOR of SLR-crossings.
 * Other: Extended AXI Metadata added
 * Revision change in one or more subcores

2018.3.1:
 * Version 2.1 (Rev. 18)
 * No changes

2018.3:
 * Version 2.1 (Rev. 18)
 * General: Remove max_fanout attributes
 * Revision change in one or more subcores

2018.2:
 * Version 2.1 (Rev. 17)
 * New Feature: Added USER_SLL_REG attributes to automatically improve QOR of Multi-SLR-crossing mode.
 * Revision change in one or more subcores

2018.1:
 * Version 2.1 (Rev. 16)
 * New Feature: Extended Multi-SLR-crossing mode for devices with 4 SLRs.
 * New Feature: Removed CE inputs to pipeline chain registers for Multi-SLR-crossing mode to improve placement flexibility.
 * New Feature: Added IP-level XDC that allows aresetn to propagate as async reset to far SLRs in Multi-SLR-crossing mode.

2017.4:
 * Version 2.1 (Rev. 15)
 * Bug Fix: Fixed sub-module instance names for SLR-crossing mode for easier manual floorplanning.
 * New Feature: Added Multi-SLR-crossing mode with variable pipeline stages per SLR.
 * Revision change in one or more subcores

2017.3:
 * Version 2.1 (Rev. 14)
 * Bug Fix: Fixed bug where changing the value of the PROTOCOL parameter would cause the loss of any assignment of value 9 to the REG_* parameters.
 * New Feature: Added SLR-crossing mode, including TDM at half-width at 2x CLK.
 * Revision change in one or more subcores

2017.2:
 * Version 2.1 (Rev. 13)
 * Revision change in one or more subcores

2017.1:
 * Version 2.1 (Rev. 12)
 * Sub core IP clk_wiz version changed to 5.4
 * Assigned register initial states to avoid X handshake outputs during simulation.
 * Revision change in one or more subcores

2016.4:
 * Version 2.1 (Rev. 11)
 * Revision change in one or more subcores

2016.3:
 * Version 2.1 (Rev. 10)
 * Source HDL files are concatenated into a single file to speed up synthesis and simulation. No changes required by the user
 * Improve runtime performance of IP Customization GUI. No changes required by the user
 * Revision change in one or more subcores

2016.2:
 * Version 2.1 (Rev. 9)
 * Add "SI_Reg" and "MI_Reg" (type 9) reg_config mode (source-side completely registered)
 * Add ENABLE_BURST/SIZE user-params
 * Revision change in one or more subcores

2016.1:
 * Version 2.1 (Rev. 8)
 * Sub core IP clk_wiz version changed to 5.3
 * Revision change in one or more subcores

2015.4.2:
 * Version 2.1 (Rev. 7)
 * No changes

2015.4.1:
 * Version 2.1 (Rev. 7)
 * No changes

2015.4:
 * Version 2.1 (Rev. 7)
 * Revision change in one or more subcores

2015.3:
 * Version 2.1 (Rev. 6)
 * IP revision number added to HDL module, library, and include file names, to support designs with both locked and upgraded IP instances

2015.2.1:
 * Version 2.1 (Rev. 5)
 * No changes

2015.2:
 * Version 2.1 (Rev. 5)
 * No changes

2015.1:
 * Version 2.1 (Rev. 5)
 * The support status for Kintex UltraScale is changed from Pre-Production to Production.
 * Enabled out-of-context clock frequency setting by adding FREQ_HZ parameter to clock interface CLKIF

2014.4.1:
 * Version 2.1 (Rev. 4)
 * No changes

2014.4:
 * Version 2.1 (Rev. 4)
 * Internal device family change, no functional changes

2014.3:
 * Version 2.1 (Rev. 3)
 * Repackaged REG_* user parameters to improve internal automation, no functional changes

2014.2:
 * Version 2.1 (Rev. 2)
 * No changes

2014.1:
 * Version 2.1 (Rev. 2)
 * Internal device family name change, no functional changes

2013.4:
 * Version 2.1 (Rev. 1)
 * Kintex UltraScale Pre-Production support

2013.3:
 * Version 2.1
 * Reduced warnings in synthesis and simulation.
 * Added support for Cadence IES and Synopsys VCS simulators.

2013.2:
 * Version 2.0 (Rev. 1)
 * Device architecture support update.

2013.1:
 * Version 2.0
 * Native Vivado Release
 * There have been no functional or interface changes to this IP.  The version number has changed to support unique versioning in Vivado starting with 2013.1.

(c) Copyright 2012 - 2024 Advanced Micro Devices, Inc. All rights reserved.

This file contains confidential and proprietary information
of AMD and is protected under U.S. and international copyright
and other intellectual property laws.

DISCLAIMER
This disclaimer is not a license and does not grant any
rights to the materials distributed herewith. Except as
otherwise provided in a valid license issued to you by
AMD, and to the maximum extent permitted by applicable
law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
WITH ALL FAULTS, AND AMD HEREBY DISCLAIMS ALL WARRANTIES
AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
(2) AMD shall not be liable (whether in contract or tort,
including negligence, or under any other theory of
liability) for any loss or damage of any kind or nature
related to, arising under or in connection with these
materials, including for any direct, or any indirect,
special, incidental, or consequential loss or damage
(including loss of data, profits, goodwill, or any type of
loss or damage suffered as a result of any action brought
by a third party) even if such damage or loss was
reasonably foreseeable or AMD had been advised of the
possibility of the same.

CRITICAL APPLICATIONS
AMD products are not designed or intended to be fail-
safe, or for use in any application requiring fail-safe
performance, such as life-support or safety devices or
systems, Class III medical devices, nuclear facilities,
applications related to the deployment of airbags, or any
other applications that could lead to death, personal
injury, or severe property or environmental damage
(individually and collectively, "Critical
Applications"). Customer assumes the sole risk and
liability of any use of AMD products in Critical
Applications, subject only to applicable laws and
regulations governing limitations on product liability.

THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
PART OF THIS FILE AT ALL TIMES.
