$date
	Thu Jan 25 13:28:12 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module pressurizer_testbench $end
$scope module dut $end
$var wire 1 ! clk $end
$var wire 1 " depressurizeSignal $end
$var wire 1 # innerDoorState $end
$var wire 1 $ outerDoorState $end
$var wire 1 % pressurizeSignal $end
$var wire 1 & reset $end
$var reg 4 ' count [3:0] $end
$var reg 2 ( pressurizeState [1:0] $end
$var reg 1 ) pressurized $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
bx (
bx '
0&
x%
x$
x#
x"
0!
$end
#1
b10 (
0)
b0 '
1!
#2
0!
#3
1!
#4
0!
1&
#5
1!
#6
0!
1%
1"
0$
0#
#7
1!
#8
b1 (
0!
0%
#9
b1 '
1!
#10
0!
1%
#11
b10 '
1!
#12
0!
#13
b11 '
1!
#14
0!
#15
b100 '
1!
#16
0!
#17
b101 '
1!
#18
0!
#19
b110 '
1!
#20
0!
#21
b111 '
1!
#22
0!
#23
b10 (
b0 '
1)
1!
#24
0!
#25
1!
#26
0!
#27
1!
#28
0!
#29
1!
#30
0!
#31
1!
#32
b0 (
0!
0"
#33
b1 '
1!
#34
0!
1"
#35
b10 '
1!
#36
0!
#37
b11 '
1!
#38
0!
#39
b100 '
1!
#40
0!
#41
b101 '
1!
#42
0!
#43
b110 '
1!
#44
0!
#45
b111 '
1!
#46
0!
#47
b1000 '
1!
#48
0!
#49
b10 (
b0 '
0)
1!
#50
0!
#51
1!
#52
0!
1#
0%
#53
1!
#54
0!
1%
#55
1!
#56
0!
#57
1!
#58
0!
#59
1!
#60
0!
0"
#61
1!
#62
0!
#63
1!
#64
0!
1"
#65
1!
#66
0!
#67
1!
#68
0!
0"
0#
#69
1!
#70
0!
#71
1!
#72
0!
#73
1!
#74
0!
1"
#75
1!
#76
0!
#77
1!
#78
0!
