// Seed: 3417061302
module module_0 (
    output uwire id_0,
    input id_1,
    output reg id_2,
    input id_3,
    input id_4,
    input id_5,
    input logic id_6,
    input id_7,
    input reg id_8,
    input id_9,
    input logic id_10,
    input logic id_11,
    input logic id_12,
    input id_13,
    input id_14,
    input logic id_15,
    output logic id_16,
    input logic id_17
);
  assign id_0[{1'b0{1}}] = 1;
  reg id_18 = 1, id_19;
  assign id_19 = {id_11{1 == id_3}} ? id_8 : id_4;
  initial begin
    #1 id_18 <= 1 == id_13;
    id_18 <= id_18;
    {1 == id_7, 1, 1} <= 1'b0;
    id_2 <= id_8;
  end
endmodule
