
Cadence Innovus(TM) Implementation System.
Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v23.13-s082_1, built Wed Nov 13 13:42:48 PST 2024
Options:	
Date:		Tue Feb  4 23:12:14 2025
Host:		cadencea19 (x86_64 w/Linux 4.18.0-305.el8.x86_64) (16cores*24cpus*12th Gen Intel(R) Core(TM) i9-12900K 30720KB)
OS:		Red Hat Enterprise Linux 8.10 (Ootpa)

License:
		[23:12:14.447849] Configured Lic search path (23.02-s006): 5280@172.16.201.225

		invs	Innovus Implementation System	23.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (127 mbytes). Set global soft_stack_size_limit to change the value.
Info: Process UID = 94434 / e66708bf-186a-4a2d-a5c2-309a068f6ad1 / L1mSnZxvH0

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS 24.10 fill procedures
<CMD> win
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {../lib/gsclib045_tech.lef ../lib/gsclib045_macro.lef}
<CMD> set init_verilog ../script/syn.v
<CMD> set init_mmmc_file ../Default.view
<CMD> set init_pwr_net VDD
<CMD> init_design
#% Begin Load MMMC data ... (date=02/04 23:17:47, mem=1891.1M)
#% End Load MMMC data ... (date=02/04 23:17:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1891.9M, current mem=1891.9M)

Loading LEF file ../lib/gsclib045_tech.lef ...
Set DBUPerIGU to M2 pitch 400.

Loading LEF file ../lib/gsclib045_macro.lef ...
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from ../Default.view
Reading MAX timing library '/home/siddhanth/PD_project_CNN/lib/slow.lib' ...
Read 477 cells in library 'gpdk045bc' 
Reading MIN timing library '/home/siddhanth/PD_project_CNN/lib/fast.lib' ...
Read 477 cells in library 'gpdk045wc' 
*** End library_loading (cpu=0.02min, real=0.02min, mem=44.0M, fe_cpu=0.47min, fe_real=5.58min, fe_mem=1830.0M) ***
#% Begin Load netlist data ... (date=02/04 23:17:49, mem=1912.7M)
*** Begin netlist parsing (mem=1830.0M) ***
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI211XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI211XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKAND2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKAND2X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'SEDFFHQX1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'SEDFFHQX1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'EDFFTRX2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'EDFFTRX2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'NOR3X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'NOR3X4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'DFFHQX4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'DFFHQX4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'CLKMX2X8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'CLKMX2X8' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'OAI222XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'OAI222XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'OA22XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'OA22XL' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 477 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../script/syn.v'

*** Memory Usage v#2 (Current mem = 1848.996M, initial mem = 847.488M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=1849.0M) ***
#% End Load netlist data ... (date=02/04 23:17:49, total cpu=0:00:00.3, real=0:00:00.0, peak res=1948.1M, current mem=1948.1M)
Top level cell is CONV_ACC.
Hooked 954 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell CONV_ACC ...
***** UseNewTieNetMode *****.
*** Netlist is unique.
** info: there are 1063 modules.
** info: there are 47221 stdCell insts.
** info: there are 47221 stdCell insts with at least one signal pin.

*** Memory Usage v#2 (Current mem = 1920.910M, initial mem = 847.488M) ***
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
Extraction setup Started for TopCell CONV_ACC 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M10 and M11 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.0736 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.0604 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.0214 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.0214 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.0214 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M11 is not defined in the cap table. Therefore, the LEF value 0.021 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: Setup
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
 
 Analysis View: Hold
    RC-Corner Name        : default_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../script/syn.sdc' ...
Current (total cpu=0:00:29.6, real=0:05:38, peak res=2382.5M, current mem=2382.5M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../script/syn.sdc, Line 9).

**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../script/syn.sdc, Line 10).

CONV_ACC
------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_clock_uncertainty                             | 2              | 0              
set_wire_load_mode                                | 1              | 0              
set_clock_transition                              | 1              | 0              
get_clocks                                        | 3              | 0              
create_clock                                      | 1              | 0              
set_clock_gating_check                            | 1              | 0              
get_ports                                         | 1              | 0              
current_design                                    | 1              | 0              
set_units                                         | 2              | 0              
------------------------------------------------------------------------------------
INFO (CTE): Reading of timing constraints file ../script/syn.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2395.1M, current mem=2395.1M)
Current (total cpu=0:00:29.7, real=0:05:38, peak res=2395.1M, current mem=2395.1M)
Total number of combinational cells: 317
Total number of sequential cells: 150
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX4 CLKBUFX6 CLKBUFX8 BUFX8 CLKBUFX3 BUFX6
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 INVX1 CLKINVX4 CLKINVX6 INVX12 INVX2 INVX3 CLKINVX8 INVX20 INVX4 INVX6 INVX16 INVXL INVX8
Total number of usable inverters: 19
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X4 DLY2X4 DLY3X4 DLY1X1 DLY4X1 DLY2X1 DLY3X1 DLY4X4
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-2766         11  The sheet resistance for layer %s is not...
WARNING   IMPEXT-2773         11  The via resistance between layers %s and...
WARNING   IMPVL-159          954  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
*** Message Summary: 981 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site CoreSite -r 0.999811101816 0.699997 20 20 20 20
Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :20.14
Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :20.14
Adjusting core size to PlacementGrid : width :557.6 height : 554.04
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
Type 'man IMPFP-3961' for more detail.
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0

viaInitial starts at Tue Feb  4 23:19:52 2025
viaInitial ends at Tue Feb  4 23:19:52 2025
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
The ring targets are set to core/block ring wires.
addRing command will consider rows while creating rings.
addRing command will disallow rings to go over rows.
addRing command will ignore shorts while creating rings.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal11 bottom Metal11 left Metal10 right Metal10} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.45 bottom 0.45 left 0.45 right 0.45} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2674.2M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal10|        4       |       NA       |
|  Via10 |        8       |        0       |
| Metal11|        4       |       NA       |
+--------+----------------+----------------+
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal11 -direction horizontal -width 1.8 -spacing 0.45 -number_of_sets 10 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 2680.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2680.7M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2680.7M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2680.7M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2680.7M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 20 wires.
ViaGen created 40 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  Via10 |       40       |        0       |
| Metal11|       20       |       NA       |
+--------+----------------+----------------+
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal11 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VDD VSS} -layer Metal10 -direction vertical -width 1.8 -spacing 0.45 -number_of_sets 10 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None

Initialize fgc environment(mem: 2684.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2684.0M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2684.0M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2684.0M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2684.0M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
Stripe generation is complete.
vias are now being generated.
addStripe created 20 wires.
ViaGen created 240 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal10|       20       |       NA       |
|  Via10 |       240      |        0       |
+--------+----------------+----------------+
<CMD> setSrouteMode -viaConnectToShape { noshape }
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal11(11) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal11(11) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal11(11) }
*** Begin SPECIAL ROUTE on Tue Feb  4 23:23:23 2025 ***
SPECIAL ROUTE ran on directory: /home/siddhanth/PD_project_CNN/work
SPECIAL ROUTE ran on machine: cadencea19 (Linux 4.18.0-305.el8.x86_64 x86_64 2.02Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 11
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 11
srouteTopTargetLayerLimit set to 11
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 416.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 585 macros, 154 used
Read in 154 components
  154 core components: 154 unplaced, 0 placed, 0 fixed
Read in 158 logical pins
Read in 158 nets
Read in 2 special nets, 2 routed
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
 Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for VDD FollowPin 0 seconds
**WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
CPU time for VSS FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 650
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 325
End power routing: cpu: 0:00:01, real: 0:00:01, peak: 482.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 975 wires.
ViaGen created 5850 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| Metal1 |       975      |       NA       |
|  Via1  |       650      |        0       |
|  Via2  |       650      |        0       |
|  Via3  |       650      |        0       |
|  Via4  |       650      |        0       |
|  Via5  |       650      |        0       |
|  Via6  |       650      |        0       |
|  Via7  |       650      |        0       |
|  Via8  |       650      |        0       |
|  Via9  |       650      |        0       |
+--------+----------------+----------------+
<CMD> saveDesign powerplan.enc
#% Begin save design ... (date=02/04 23:23:46, mem=2705.7M)
% Begin Save ccopt configuration ... (date=02/04 23:23:46, mem=2705.7M)
% End Save ccopt configuration ... (date=02/04 23:23:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=2707.2M, current mem=2707.2M)
% Begin Save netlist data ... (date=02/04 23:23:46, mem=2707.2M)
Writing Binary DB to powerplan.enc.dat/CONV_ACC.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/04 23:23:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=2707.2M, current mem=2704.8M)
Saving symbol-table file ...
Saving congestion map file powerplan.enc.dat/CONV_ACC.route.congmap.gz ...
% Begin Save AAE data ... (date=02/04 23:23:46, mem=2705.4M)
Saving AAE Data ...
% End Save AAE data ... (date=02/04 23:23:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=2751.0M, current mem=2707.4M)
Saving preference file powerplan.enc.dat/gui.pref.tcl ...
Saving mode setting ...
**WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
Saving global file ...
% Begin Save floorplan data ... (date=02/04 23:23:47, mem=2713.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/04 23:23:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=2713.5M, current mem=2713.5M)
*info - save blackBox cells to lef file powerplan.enc.dat/CONV_ACC.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=02/04 23:23:47, mem=2713.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=02/04 23:23:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=2714.0M, current mem=2714.0M)
% Begin Save routing data ... (date=02/04 23:23:47, mem=2714.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2754.6M) ***
% End Save routing data ... (date=02/04 23:23:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=2714.2M, current mem=2714.2M)
Saving property file powerplan.enc.dat/CONV_ACC.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2757.6M) ***
% Begin Save power constraints data ... (date=02/04 23:23:47, mem=2716.1M)
% End Save power constraints data ... (date=02/04 23:23:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=2716.1M, current mem=2716.1M)
default_rc_corner
Generated self-contained design powerplan.enc.dat
MIN MAX
default_rc_corner
top
../script/syn.sdc
#% End save design ... (date=02/04 23:23:48, total cpu=0:00:00.5, real=0:00:02.0, peak res=2751.0M, current mem=2718.2M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> addEndCap -preCap FILL2 -postCap FILL2 -prefix ENDCAP
**WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
**WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
**WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
**WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
**WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
Estimated cell power/ground rail width = 0.160 um
Minimum row-size in sites for endcap insertion = 5.
Minimum number of sites for row blockage       = 1.
Inserted 324 pre-endcap <FILL2> cells (prefix ENDCAP).
Inserted 324 post-endcap <FILL2> cells (prefix ENDCAP).
For 648 new insts, <CMD> addWellTap -cell FILL2 -cellInterval 20 -prefix WELLTAP
For 9396 new insts, Inserted 9396 well-taps <FILL2> cells (prefix WELLTAP).
<CMD> saveDesign prePlacement.enc
#% Begin save design ... (date=02/04 23:25:50, mem=2751.4M)
% Begin Save ccopt configuration ... (date=02/04 23:25:50, mem=2751.4M)
% End Save ccopt configuration ... (date=02/04 23:25:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2751.7M, current mem=2751.7M)
% Begin Save netlist data ... (date=02/04 23:25:50, mem=2751.7M)
Writing Binary DB to prePlacement.enc.dat/CONV_ACC.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/04 23:25:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=2751.7M, current mem=2751.7M)
Saving symbol-table file ...
Saving congestion map file prePlacement.enc.dat/CONV_ACC.route.congmap.gz ...
% Begin Save AAE data ... (date=02/04 23:25:50, mem=2751.9M)
Saving AAE Data ...
% End Save AAE data ... (date=02/04 23:25:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2769.8M, current mem=2752.0M)
Saving preference file prePlacement.enc.dat/gui.pref.tcl ...
Saving mode setting ...
**WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
Saving global file ...
% Begin Save floorplan data ... (date=02/04 23:25:50, mem=2753.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/04 23:25:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2753.1M, current mem=2753.1M)
*info - save blackBox cells to lef file prePlacement.enc.dat/CONV_ACC.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=02/04 23:25:50, mem=2753.1M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=02/04 23:25:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2753.1M, current mem=2753.1M)
% Begin Save routing data ... (date=02/04 23:25:50, mem=2753.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2939.0M) ***
% End Save routing data ... (date=02/04 23:25:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2753.2M, current mem=2753.2M)
Saving property file prePlacement.enc.dat/CONV_ACC.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2942.0M) ***
% Begin Save power constraints data ... (date=02/04 23:25:50, mem=2753.2M)
% End Save power constraints data ... (date=02/04 23:25:50, total cpu=0:00:00.0, real=0:00:00.0, peak res=2753.2M, current mem=2753.2M)
default_rc_corner
Generated self-contained design prePlacement.enc.dat
MIN MAX
default_rc_corner
top
../script/syn.sdc
#% End save design ... (date=02/04 23:25:51, total cpu=0:00:00.8, real=0:00:01.0, peak res=2785.1M, current mem=2753.6M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> getDesignMode -user -bottomRoutingLayer
<CMD> getDesignMode -user -topRoutingLayer
<CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -drouteAutoStop 0
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -drouteFixAntenna 0
<CMD> setNanoRouteMode -quiet -droutePostRouteSwapVia {}
<CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFSpecialRouteSpec
<CMD> setNanoRouteMode -quiet -drouteUseMultiCutViaEffort {}
<CMD> setNanoRouteMode -quiet -drouteOnGridOnly 0
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
<CMD> setNanoRouteMode -quiet -routeIgnoreAntennaTopCellPin 0
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setPlaceMode -fp false
<CMD> place_design
*** placeDesign #1 [begin] () : totSession cpu/real = 0:00:43.4/0:14:01.1 (0.1), mem = 2946.5M
*** Starting placeDesign default flow ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 576 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:01.9) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.94434 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=2799.292969 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV_ACC
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=2817.88)
Total number of fetched objects 50574
End delay calculation. (MEM=2890.43 CPU=0:00:01.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=2869.83 CPU=0:00:02.0 REAL=0:00:03.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
Deleted 0 physical inst  (cell - / prefix -).
Did not delete 10044 physical insts as they were marked preplaced.
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#23 (mem=3443.8M)" ...
Estimated loop count for BSM: 25472
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.9 mem=3451.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.0 mem=3451.8M) ***
No user-set net weight.
Net fanout histogram:
2		: 24048 (48.9%) nets
3		: 16928 (34.4%) nets
4     -	14	: 7201 (14.7%) nets
15    -	39	: 830 (1.7%) nets
40    -	79	: 139 (0.3%) nets
80    -	159	: 3 (0.0%) nets
160   -	319	: 2 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 1 (0.0%) nets
5120+		: 1 (0.0%) nets
**WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=56702 (10044 fixed + 46658 movable) #buf cell=0 #inv cell=5364 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=49153 #term=172719 #term/net=3.51, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=153
stdCell: 56702 single + 0 double + 0 multi
Total standard cell length = 129.4844 (mm), area = 0.2214 (mm^2)
Average module density = 0.710.
Density for the design = 0.710.
       = stdcell_area 627334 sites (214548 um^2) / alloc_area 883224 sites (302063 um^2).
Pin Density = 0.1912.
            = total # of pins 172719 / total area 903312.
[spp] 0
Clock gating cells determined by native netlist tracing.
=== lastAutoLevel = 10 
Iteration  1: Total net bbox = 4.540e-07 (7.32e-08 3.81e-07)
              Est.  stn bbox = 4.730e-07 (7.64e-08 3.97e-07)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 3647.5M
Iteration  2: Total net bbox = 4.540e-07 (7.32e-08 3.81e-07)
              Est.  stn bbox = 4.730e-07 (7.64e-08 3.97e-07)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3648.5M
Iteration  3: Total net bbox = 3.799e+03 (1.75e+03 2.05e+03)
              Est.  stn bbox = 4.635e+03 (2.10e+03 2.53e+03)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 3746.7M
Active setup views:
    Setup
Iteration  4: Total net bbox = 6.291e+05 (2.62e+05 3.67e+05)
              Est.  stn bbox = 7.405e+05 (3.18e+05 4.23e+05)
              cpu = 0:00:05.5 real = 0:00:06.0 mem = 3746.7M
Iteration  5: Total net bbox = 6.680e+05 (2.63e+05 4.05e+05)
              Est.  stn bbox = 8.055e+05 (3.32e+05 4.74e+05)
              cpu = 0:00:05.7 real = 0:00:06.0 mem = 3746.7M
Iteration  6: Total net bbox = 6.668e+05 (2.71e+05 3.96e+05)
              Est.  stn bbox = 8.347e+05 (3.56e+05 4.78e+05)
              cpu = 0:00:06.1 real = 0:00:06.0 mem = 3782.0M
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.48 MB )
Iteration  7: Total net bbox = 7.082e+05 (3.02e+05 4.06e+05)
              Est.  stn bbox = 8.773e+05 (3.88e+05 4.89e+05)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 3798.9M
Iteration  8: Total net bbox = 7.108e+05 (3.04e+05 4.07e+05)
              Est.  stn bbox = 8.797e+05 (3.90e+05 4.90e+05)
              cpu = 0:00:12.8 real = 0:00:13.0 mem = 3798.9M
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Iteration  9: Total net bbox = 7.483e+05 (3.30e+05 4.18e+05)
              Est.  stn bbox = 9.116e+05 (4.17e+05 4.95e+05)
              cpu = 0:00:10.4 real = 0:00:10.0 mem = 3782.9M
Iteration 10: Total net bbox = 7.492e+05 (3.31e+05 4.19e+05)
              Est.  stn bbox = 9.124e+05 (4.17e+05 4.95e+05)
              cpu = 0:00:06.4 real = 0:00:07.0 mem = 3782.9M
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Iteration 11: Total net bbox = 7.687e+05 (3.42e+05 4.27e+05)
              Est.  stn bbox = 9.295e+05 (4.27e+05 5.02e+05)
              cpu = 0:00:09.7 real = 0:00:09.0 mem = 3779.7M
Iteration 12: Total net bbox = 7.721e+05 (3.44e+05 4.28e+05)
              Est.  stn bbox = 9.330e+05 (4.29e+05 5.04e+05)
              cpu = 0:00:06.7 real = 0:00:07.0 mem = 3779.7M
Iteration 13: Total net bbox = 8.183e+05 (3.59e+05 4.59e+05)
              Est.  stn bbox = 9.752e+05 (4.42e+05 5.33e+05)
              cpu = 0:00:20.7 real = 0:00:21.0 mem = 3808.0M
Iteration 14: Total net bbox = 8.183e+05 (3.59e+05 4.59e+05)
              Est.  stn bbox = 9.752e+05 (4.42e+05 5.33e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 3808.0M
Iteration 15: Total net bbox = 8.183e+05 (3.59e+05 4.59e+05)
              Est.  stn bbox = 9.752e+05 (4.42e+05 5.33e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 3808.0M
*** cost = 8.183e+05 (3.59e+05 4.59e+05) (cpu for global=0:01:26) real=0:01:28***
Info: 0 clock gating cells identified, 0 (on average) moved 0/7
Solver runtime cpu: 0:00:55.9 real: 0:00:56.0
Core Placement runtime cpu: 0:00:59.0 real: 0:00:59.0
Begin: Reorder Scan Chains
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
End: Reorder Scan Chains
*** Starting refinePlace (0:02:25 mem=3808.0M) ***
Total net bbox length = 8.184e+05 (3.592e+05 4.592e+05) (ext = 4.836e+03)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 46658 insts, mean move: 0.92 um, max move: 33.66 um 
	Max move on inst (g418212): (96.27, 52.65) --> (128.20, 50.92)
	Runtime: CPU: 0:00:03.1 REAL: 0:00:03.0 MEM: 3802.4MB
Summary Report:
Instances move: 46658 (out of 46658 movable)
Instances flipped: 0
Mean displacement: 0.92 um
Max displacement: 33.66 um (Instance: g418212) (96.274, 52.6525) -> (128.2, 50.92)
	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX16
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.154e+05 (3.566e+05 4.588e+05) (ext = 4.863e+03)
Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 3802.4MB
*** Finished refinePlace (0:02:28 mem=3802.4M) ***
*** End of Placement (cpu=0:01:38, real=0:01:39, mem=3802.4M) ***
default core: bins with density > 0.750 = 43.25 % ( 471 / 1089 )
Density distribution unevenness ratio = 5.378%
*** Free Virtual Timing Model ...(mem=3802.4M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.94434 path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV_ACC
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3063.02)
Total number of fetched objects 50574
End delay calculation. (MEM=3102.05 CPU=0:00:01.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3102.05 CPU=0:00:01.9 REAL=0:00:02.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 11674 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 11674
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 49153 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 49153
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 49153 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.619725e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.93 sec, Real: 0.93 sec, Curr Mem: 3.54 MB )
Early Global Route congestion estimation runtime: 0.93 seconds, mem = 3662.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 32318um, number of vias: 22004
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0  172566 
[NR-eGR]  Metal2   (2V)        401341  263038 
[NR-eGR]  Metal3   (3H)        410262    9000 
[NR-eGR]  Metal4   (4V)        160344    1484 
[NR-eGR]  Metal5   (5H)         22199      87 
[NR-eGR]  Metal6   (6V)          2792       7 
[NR-eGR]  Metal7   (7H)             0       4 
[NR-eGR]  Metal8   (8V)           128       3 
[NR-eGR]  Metal9   (9H)             0       1 
[NR-eGR]  Metal10  (10V)            0       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       997066  446190 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 815291um
[NR-eGR] Total length: 997066um, number of vias: 446190
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Early Global Route wiring runtime: 0.71 seconds, mem = 3705.9M
Tdgp not enabled or already been cleared! skip clearing
End of congRepair (cpu=0:00:01.6, real=0:00:01.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 1:52, real = 0: 1:55, mem = 3655.9M **
Tdgp not enabled or already been cleared! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
WARNING   NRDR-157             1  In option '%s %s', %s is invalid and wil...
WARNING   NRIF-67              1  In option '%s %s', %s is an unknown type...
WARNING   NRIF-68              1  Option '%s %s' did not specify a correct...
WARNING   NRIF-79              1  Wrong option value for %s <%s>, reset to...
WARNING   NRIF-95              2  Option setNanoRouteMode -routeTopRouting...
*** Message Summary: 10 warning(s), 0 error(s)

*** placeDesign #1 [finish] () : cpu/real = 0:01:52.2/0:01:55.0 (1.0), totSession cpu/real = 0:02:35.6/0:15:56.1 (0.2), mem = 3655.9M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -timingDebugReport -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CONV_ACC_preCTS -outDir timingReports
AAE DB initialization (MEM=3062.808594 CPU=0:00:00.0 REAL=0:00:00.0) 
*** timeDesign #1 [begin] () : totSession cpu/real = 0:02:40.5/0:18:21.6 (0.1), mem = 3370.9M
INFO: setAnalysisMode clockPropagation sdcControl -> forcedIdeal
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3333.9M)
Extraction called for design 'CONV_ACC' of instances=56702 and nets=50831 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV_ACC.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 3333.891M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV_ACC
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3086.8)
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M2_M1_HV' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M3_M2_VH' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M4_M3_HV' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M5_M4_VH' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M6_M5_HV' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M7_M6_VH' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M10_M9_HV' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M9_M8_VH' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M8_M7_HV' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
Total number of fetched objects 50574
End delay calculation. (MEM=3144.11 CPU=0:00:02.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3119.17 CPU=0:00:02.7 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:04.0 totSessionCpu=0:02:45 mem=3744.0M)
Generating machine readable timing report  timingReports/CONV_ACC_preCTS.btarpt.gz

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 Setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.069  | -1.069  | -0.147  |
|           TNS (ns):|-766.685 |-766.685 | -3.715  |
|    Violating Paths:|  2444   |  2444   |   41    |
|          All Paths:|  15238  |  11617  |  10281  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     8 (721)      |   -1.050   |     8 (721)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.028%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 5.42 sec
Total Real time: 6.0 sec
Total Memory Usage: 3713.125 Mbytes
*** timeDesign #1 [finish] () : cpu/real = 0:00:05.4/0:00:06.4 (0.8), totSession cpu/real = 0:02:45.9/0:18:28.0 (0.1), mem = 3713.1M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -timingDebugReport -preCTS -hold -pathReports -slackReports -numPaths 50 -prefix CONV_ACC_preCTS -outDir timingReports
*** timeDesign #2 [begin] () : totSession cpu/real = 0:02:47.5/0:19:27.0 (0.1), mem = 3719.7M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3687.1M)
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV_ACC
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3122.71)
*** Calculating scaling factor for MIN libraries using the default operating condition of each library.
Total number of fetched objects 50574
End delay calculation. (MEM=3154.66 CPU=0:00:01.9 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3154.66 CPU=0:00:02.6 REAL=0:00:03.0)
Turning on fast DC mode.
*** Done Building Timing Graph (cpu=0:00:04.4 real=0:00:05.0 totSessionCpu=0:02:53 mem=3749.7M)
Generating machine readable timing report  timingReports/CONV_ACC_preCTS_hold.btarpt.gz

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 Hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.094  |  0.008  | -0.094  |
|           TNS (ns):|-319.177 |  0.000  |-319.177 |
|    Violating Paths:|  3708   |    0    |  3708   |
|          All Paths:|  15238  |  11617  |  10281  |
+--------------------+---------+---------+---------+

Density: 71.028%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 6.43 sec
Total Real time: 7.0 sec
Total Memory Usage: 3675.164062 Mbytes
*** timeDesign #2 [finish] () : cpu/real = 0:00:06.4/0:00:06.5 (1.0), totSession cpu/real = 0:02:54.0/0:19:33.5 (0.1), mem = 3675.2M
<CMD> getCTSMode -obs_engine -quiet
<CMD> create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): top
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 7615 sinks and 0 clock gates.
Extracting original clock gating for clk done.
The skew group clk/top was created. It contains 7615 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> ctd_win -side none -id ctd_window
Clock tree timing engine global stage delay update for max_delay:setup.late...
Turning off fast DC mode.
Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -timingDebugReport -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix CONV_ACC_postCTS -outDir timingReports
*** timeDesign #3 [begin] () : totSession cpu/real = 0:02:57.3/0:20:43.7 (0.1), mem = 3752.2M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3680.2M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV_ACC
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3158.69)
*** Calculating scaling factor for MAX libraries using the default operating condition of each library.
Total number of fetched objects 50574
End delay calculation. (MEM=3186.86 CPU=0:00:01.9 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3186.86 CPU=0:00:02.5 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:03.4 real=0:00:03.0 totSessionCpu=0:03:01 mem=3774.0M)
Generating machine readable timing report  timingReports/CONV_ACC_postCTS.btarpt.gz

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 Setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.068  | -1.068  | -0.153  |
|           TNS (ns):|-768.869 |-768.869 | -3.939  |
|    Violating Paths:|  2443   |  2443   |   41    |
|          All Paths:|  15238  |  11617  |  10281  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     8 (722)      |   -1.050   |     8 (722)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.028%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 5.06 sec
Total Real time: 5.0 sec
Total Memory Usage: 3743.203125 Mbytes
*** timeDesign #3 [finish] () : cpu/real = 0:00:05.1/0:00:05.2 (1.0), totSession cpu/real = 0:03:02.4/0:20:48.9 (0.1), mem = 3743.2M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -timingDebugReport -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix CONV_ACC_postCTS -outDir timingReports
*** timeDesign #4 [begin] () : totSession cpu/real = 0:03:03.3/0:21:30.5 (0.1), mem = 3749.7M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3714.2M)
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV_ACC
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3167.23)
*** Calculating scaling factor for MIN libraries using the default operating condition of each library.
Total number of fetched objects 50574
End delay calculation. (MEM=3194.26 CPU=0:00:01.9 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3194.26 CPU=0:00:02.5 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:03.3 real=0:00:04.0 totSessionCpu=0:03:07 mem=3782.3M)
Generating machine readable timing report  timingReports/CONV_ACC_postCTS_hold.btarpt.gz

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 Hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.094  |  0.008  | -0.094  |
|           TNS (ns):|-319.177 |  0.000  |-319.177 |
|    Violating Paths:|  3708   |    0    |  3708   |
|          All Paths:|  15238  |  11617  |  10281  |
+--------------------+---------+---------+---------+

Density: 71.028%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 4.43 sec
Total Real time: 4.0 sec
Total Memory Usage: 3705.773438 Mbytes
*** timeDesign #4 [finish] () : cpu/real = 0:00:04.4/0:00:04.4 (1.0), totSession cpu/real = 0:03:07.8/0:21:34.9 (0.1), mem = 3705.8M
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3128.1M, totSessionCpu=0:03:08 **
*** optDesign #1 [begin] () : totSession cpu/real = 0:03:08.2/0:22:03.0 (0.1), mem = 3706.3M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:08.2/0:22:03.0 (0.1), mem = 3706.3M
**INFO: User settings:
setExtractRCMode -engine                            preRoute
setUsefulSkewMode -opt_skew_max_allowed_delay       1
setUsefulSkewMode -opt_skew_no_boundary             false
setDelayCalMode -enable_high_fanout                 true
setDelayCalMode -enable_ideal_seq_async_pins        false
setDelayCalMode -eng_enablePrePlacedFlow            false
setDelayCalMode -engine                             aae
setDelayCalMode -ignoreNetLoad                      false
setDelayCalMode -socv_accuracy_mode                 low
setOptMode -opt_drv_fix_max_cap                     true
setOptMode -opt_fix_fanout_load                     false
setOptMode -opt_drv_fix_max_tran                    true
setPlaceMode -place_design_floorplan_mode           false
setPlaceMode -place_detail_check_route              false
setPlaceMode -place_detail_preserve_routing         true
setPlaceMode -place_detail_remove_affected_routing  false
setPlaceMode -place_detail_swap_eeq_cells           false
setPlaceMode -place_global_clock_gate_aware         true
setPlaceMode -place_global_cong_effort              auto
setPlaceMode -place_global_ignore_scan              true
setPlaceMode -place_global_ignore_spare             false
setPlaceMode -place_global_module_aware_spare       false
setPlaceMode -place_global_place_io_pins            true
setPlaceMode -place_global_reorder_scan             true
setPlaceMode -powerDriven                           false
setPlaceMode -timingDriven                          true
setAnalysisMode -analysisType                       bcwc
setAnalysisMode -checkType                          setup
setAnalysisMode -clkSrcPath                         true
setAnalysisMode -clockPropagation                   sdcControl
setAnalysisMode -skew                               true
setAnalysisMode -virtualIPO                         false
setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
setRouteMode -earlyGlobalRoutePartitionPinGuide     true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
Info: Using SynthesisEngine executable '/mnt/cadence_tools/DDI23.1/INNOVUS231/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:02, real = 0:00:27, mem = 3161.3M, totSessionCpu=0:03:10 **
#optDebug: { P: 90 W: 0201 FE: standard PE: none LDR: 1}
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -opt_skew_eco_route false
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3754.9M)
	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV_ACC
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3297.3)
*** Calculating scaling factor for MAX libraries using the default operating condition of each library.
Total number of fetched objects 50574
End delay calculation. (MEM=3326.8 CPU=0:00:02.0 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3326.8 CPU=0:00:02.5 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:03.4 real=0:00:03.0 totSessionCpu=0:03:15 mem=3966.9M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 Setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.068  | -1.068  | -0.153  |
|           TNS (ns):|-768.869 |-768.869 | -3.939  |
|    Violating Paths:|  2443   |  2443   |   41    |
|          All Paths:|  15238  |  11617  |  10281  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     8 (722)      |   -1.050   |     8 (722)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 71.028%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:33, mem = 3305.1M, totSessionCpu=0:03:15 **
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:07.1/0:00:32.3 (0.2), totSession cpu/real = 0:03:15.3/0:22:35.3 (0.1), mem = 3872.9M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m4 20.0 50.0 [ 100.0 20.0 50.0 ]
OPTC: view 50.0:100.0 [ 0.0500 ]
-opt_post_cts_congestion_repair false      # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:17.0/0:22:37.0 (0.1), mem = 3873.9M

Footprint cell information for calculating maxBufDist
*info: There are 15 candidate Buffer cells
*info: There are 15 candidate Inverter cells

Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:03:17.3/0:22:37.3 (0.1), mem = 3873.9M
End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:17.3/0:22:37.4 (0.1), mem = 3871.9M
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (optDesign #1) : cpu/real = 0:00:01.2/0:00:01.2 (0.9), totSession cpu/real = 0:03:18.5/0:22:38.6 (0.1), mem = 4007.2M
*** ExcludedClockNetOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:18.5/0:22:38.7 (0.1), mem = 3899.2M
*** Starting optimizing excluded clock nets MEM= 3899.2M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3899.2M) ***
*** ExcludedClockNetOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.9), totSession cpu/real = 0:03:18.5/0:22:38.7 (0.1), mem = 3899.2M
*** ExcludedClockNetOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:03:18.5/0:22:38.7 (0.1), mem = 3899.2M
*** Starting optimizing excluded clock nets MEM= 3899.2M) ***
*info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3899.2M) ***
*** ExcludedClockNetOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:18.5/0:22:38.7 (0.1), mem = 3899.2M
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:18.6/0:22:38.8 (0.1), mem = 3899.2M
Info: 1 clock net  excluded from IPO operation.
	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
**WARN: (IMPOPT-7330):	Net rst_n has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   71.03%|        -|  -1.068|-768.870|   0:00:00.0| 3959.3M|
**WARN: (IMPOPT-7330):	Net rst_n has fanout exceed delaycal_use_default_delay_limit 1000, max-tran violations may increase due to buffering.
|   71.08%|       77|  -1.536|-5200.824|   0:00:01.0| 4053.0M|
+---------+---------+--------+--------+------------+--------+

*** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.9 real=0:00:01.0 mem=4053.0M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:03:20.7/0:22:40.9 (0.1), mem = 4053.0M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:03:21.0/0:22:41.2 (0.1), mem = 4053.0M
Info: 1 clock net  excluded from IPO operation.
	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|   102|  3798|    -1.21|     0|     0|     0.00|     0|     0|     0|     0|    -1.54| -5200.82|       0|       0|       0| 71.08%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.03| -1623.25|      85|      16|      45| 71.14%| 0:00:04.0|  4092.2M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.03| -1623.25|       0|       0|       0| 71.14%| 0:00:00.0|  4092.2M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 3 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     3 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:04.2 real=0:00:04.0 mem=4092.2M) ***

*** Starting refinePlace (0:03:27 mem=4092.2M) ***
Total net bbox length = 8.293e+05 (3.636e+05 4.657e+05) (ext = 4.759e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 56880 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 396 insts, mean move: 1.13 um, max move: 7.53 um 
	Max move on inst (pe32_mul_396_34_g3465): (109.80, 498.94) --> (112.20, 504.07)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 4076.2MB
Summary Report:
Instances move: 396 (out of 46836 movable)
Instances flipped: 0
Mean displacement: 1.13 um
Max displacement: 7.53 um (Instance: pe32_mul_396_34_g3465) (109.8, 498.94) -> (112.2, 504.07)
	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X2
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.295e+05 (3.637e+05 4.658e+05) (ext = 4.760e+03)
Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 4076.2MB
*** Finished refinePlace (0:03:27 mem=4076.2M) ***
*** maximum move = 7.53 um ***
*** Finished re-routing un-routed nets (4076.2M) ***

*** Finish Physical Update (cpu=0:00:01.2 real=0:00:02.0 mem=4076.2M) ***
*** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:07.0/0:00:07.1 (1.0), totSession cpu/real = 0:03:28.0/0:22:48.3 (0.2), mem = 4076.2M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:20, real = 0:00:46, mem = 3370.4M, totSessionCpu=0:03:28 **
Number of setup views: 1
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:03:28.1/0:22:48.4 (0.2), mem = 3943.2M
*info: 1 clock net excluded
*info: 250 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -1.025  TNS Slack -1623.248 
+--------+---------+---------+------------+--------+----------+---------+------------------------------------------------+
|  WNS   |   TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                   End Point                    |
+--------+---------+---------+------------+--------+----------+---------+------------------------------------------------+
|  -1.025|-1623.248|   71.14%|   0:00:00.0| 4001.3M|     Setup|  reg2reg| pe31_product_reg[0][11]/D                      |
|  -0.905| -445.506|   71.13%|   0:00:10.0| 4073.8M|     Setup|  reg2reg| pe31_product_reg[0][11]/D                      |
|  -0.804| -312.488|   71.19%|   0:00:03.0| 4083.5M|     Setup|  reg2reg| pe34_product_reg[0][11]/D                      |
|  -0.804| -312.488|   71.19%|   0:00:01.0| 4090.4M|     Setup|  reg2reg| pe34_product_reg[0][11]/D                      |
|  -0.677| -255.244|   71.05%|   0:00:08.0| 4219.7M|     Setup|  reg2reg| pe32_product_reg[0][14]/D                      |
|  -0.644| -224.743|   71.02%|   0:00:10.0| 4219.7M|     Setup|  reg2reg| pe02_product_reg[3][13]/D                      |
|  -0.504| -189.185|   71.06%|   0:00:03.0| 4219.7M|     Setup|  reg2reg| pe02_product_reg[3][13]/D                      |
|  -0.504| -189.185|   71.06%|   0:00:00.0| 4219.7M|     Setup|  reg2reg| pe02_product_reg[3][13]/D                      |
|  -0.427| -173.404|   71.09%|   0:00:02.0| 4219.7M|     Setup|  reg2reg| pe00_product_reg[0][11]/D                      |
|  -0.396| -166.678|   71.09%|   0:00:04.0| 4219.7M|     Setup|  reg2reg| pe00_product_reg[0][11]/D                      |
|  -0.347| -155.795|   71.12%|   0:00:02.0| 4219.7M|     Setup|  reg2reg| pe04_product_reg[0][12]/D                      |
|  -0.347| -155.795|   71.12%|   0:00:00.0| 4219.7M|     Setup|  reg2reg| pe04_product_reg[0][12]/D                      |
|  -0.333| -151.387|   71.14%|   0:00:01.0| 4219.7M|     Setup|  reg2reg| pe31_product_reg[2][13]/D                      |
|  -0.333| -147.942|   71.15%|   0:00:04.0| 4219.7M|     Setup|  reg2reg| pe31_product_reg[2][13]/D                      |
|  -0.333| -144.478|   71.18%|   0:00:01.0| 4219.7M|     Setup|  reg2reg| pe31_product_reg[2][13]/D                      |
|  -0.333| -144.478|   71.18%|   0:00:00.0| 4219.7M|     Setup|  reg2reg| pe31_product_reg[2][13]/D                      |
|  -0.336| -140.563|   71.20%|   0:00:01.0| 4219.7M|     Setup|  reg2reg| pe31_product_reg[2][12]/D                      |
|  -0.336| -138.776|   71.21%|   0:00:03.0| 4219.7M|     Setup|  reg2reg| pe31_product_reg[2][12]/D                      |
|  -0.336| -138.184|   71.24%|   0:00:01.0| 4219.7M|     Setup|  reg2reg| pe31_product_reg[2][12]/D                      |
|  -0.336| -138.184|   71.24%|   0:00:01.0| 4219.7M|     Setup|  reg2reg| pe31_product_reg[2][12]/D                      |
|  -0.328| -134.412|   71.26%|   0:00:01.0| 4219.7M|     Setup|  reg2reg| pe31_product_reg[2][12]/D                      |
|  -0.328| -133.931|   71.26%|   0:00:02.0| 4219.7M|     Setup|  reg2reg| pe31_product_reg[2][12]/D                      |
|  -0.328| -133.748|   71.28%|   0:00:01.0| 4219.7M|     Setup|  reg2reg| pe31_product_reg[2][12]/D                      |
|  -0.328| -133.748|   71.28%|   0:00:01.0| 4219.7M|     Setup|  reg2reg| pe31_product_reg[2][12]/D                      |
|  -0.328| -131.642|   71.31%|   0:00:01.0| 4219.7M|     Setup|  reg2reg| pe31_product_reg[2][12]/D                      |
Dumping Information for Job 1 **WARN: (IMPEXT-2882):	Unable to find the resistance for via 'M11_M10_VH' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
 
|  -0.303| -130.120|   71.31%|   0:00:04.0| 4219.7M|     Setup|  reg2reg| pe21_product_reg[2][13]/D                      |
+--------+---------+---------+------------+--------+----------+---------+------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:01:05 real=0:01:05 mem=4219.7M) ***

*** Finish post-CTS Setup Fixing (cpu=0:01:05 real=0:01:05 mem=4219.7M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack -0.303  TNS Slack -130.120 
*** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:01:06.2/0:01:06.3 (1.0), totSession cpu/real = 0:04:34.3/0:23:54.7 (0.2), mem = 4219.7M
End: GigaOpt Global Optimization
*** Timing NOT met, worst failing slack is -0.303
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:04:34.9/0:23:55.4 (0.2), mem = 4087.8M
Reclaim Optimization WNS Slack -0.303  TNS Slack -130.120 Density 71.31
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   71.31%|        -|  -0.303|-130.120|   0:00:00.0| 4089.8M|
|   71.29%|       29|  -0.303|-130.129|   0:00:02.0| 4110.7M|
|   71.29%|        0|  -0.303|-130.129|   0:00:00.0| 4110.7M|
|   71.25%|       30|  -0.303|-130.084|   0:00:01.0| 4115.2M|
|   55.85%|    30677|  -0.220| -68.389|   0:00:40.0| 4120.0M|
|   55.01%|     2338|  -0.220| -65.859|   0:00:13.0| 4120.0M|
|   54.95%|      260|  -0.220| -65.715|   0:00:03.0| 4120.0M|
|   54.94%|       19|  -0.220| -65.690|   0:00:00.0| 4120.0M|
|   54.94%|        1|  -0.220| -65.690|   0:00:00.0| 4120.0M|
|   54.94%|        0|  -0.220| -65.690|   0:00:01.0| 4120.0M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.220  TNS Slack -65.690 Density 54.94
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:01:01) (real = 0:01:01) **
*** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:01:00.8/0:01:00.9 (1.0), totSession cpu/real = 0:05:35.7/0:24:56.3 (0.2), mem = 4120.0M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:01:01, real=0:01:01, mem=4027.97M, totSessionCpu=0:05:36).

Active setup views:
 Setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*** WnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:05:36.7/0:24:57.3 (0.2), mem = 4086.1M
*info: 1 clock net excluded
*info: 250 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.220 TNS Slack -65.690 Density 54.94
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.087|  0.000|
|reg2reg   |-0.220|-65.690|
|HEPG      |-0.220|-65.690|
|All Paths |-0.220|-65.690|
+----------+------+-------+

Active Path Group: reg2reg  
Info: initial physical memory for 2 CRR processes is 827.58MB.
+--------+---------+--------+---------+---------+------------+--------+----------+---------+------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                   End Point                    |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+------------------------------------------------+
|  -0.220|   -0.220| -65.690|  -65.690|   54.94%|   0:00:00.0| 4086.1M|     Setup|  reg2reg| pe03_product_reg[3][11]/D                      |
|  -0.184|   -0.184| -63.831|  -63.831|   54.95%|   0:00:00.0| 4112.8M|     Setup|  reg2reg| pe00_product_reg[0][11]/D                      |
|  -0.180|   -0.180| -63.415|  -63.415|   54.96%|   0:00:02.0| 4197.0M|     Setup|  reg2reg| pe03_product_reg[3][12]/D                      |
|  -0.170|   -0.170| -61.839|  -61.839|   54.97%|   0:00:00.0| 4197.0M|     Setup|  reg2reg| pe02_product_reg[3][11]/D                      |
|  -0.167|   -0.167| -60.287|  -60.287|   55.01%|   0:00:04.0| 4216.1M|     Setup|  reg2reg| pe03_product_reg[3][11]/D                      |
|  -0.155|   -0.155| -58.815|  -58.815|   55.03%|   0:00:01.0| 4216.1M|     Setup|  reg2reg| pe02_product_reg[0][13]/D                      |
|  -0.147|   -0.147| -56.353|  -56.353|   55.08%|   0:00:06.0| 4216.1M|     Setup|  reg2reg| pe30_product_reg[0][11]/D                      |
|  -0.145|   -0.145| -53.096|  -53.096|   55.13%|   0:00:05.0| 4216.1M|     Setup|  reg2reg| pe31_product_reg[0][12]/D                      |
|  -0.141|   -0.141| -51.953|  -51.953|   55.16%|   0:00:01.0| 4216.1M|     Setup|  reg2reg| pe03_product_reg[3][13]/D                      |
|  -0.140|   -0.140| -50.815|  -50.815|   55.18%|   0:00:04.0| 4216.1M|     Setup|  reg2reg| pe13_product_reg[0][13]/D                      |
|  -0.134|   -0.134| -50.416|  -50.416|   55.19%|   0:00:01.0| 4216.1M|     Setup|  reg2reg| pe13_product_reg[0][11]/D                      |
|  -0.128|   -0.128| -49.009|  -49.009|   55.23%|   0:00:03.0| 4216.1M|     Setup|  reg2reg| pe03_product_reg[0][13]/D                      |
|  -0.127|   -0.127| -47.070|  -47.070|   55.28%|   0:00:09.0| 4216.1M|     Setup|  reg2reg| pe30_product_reg[3][13]/D                      |
|  -0.123|   -0.123| -46.427|  -46.427|   55.30%|   0:00:02.0| 4216.1M|     Setup|  reg2reg| pe30_product_reg[3][13]/D                      |
|  -0.112|   -0.112| -45.066|  -45.066|   55.33%|   0:00:05.0| 4216.1M|     Setup|  reg2reg| pe02_product_reg[3][12]/D                      |
|  -0.110|   -0.110| -40.250|  -40.250|   55.50%|   0:00:21.0| 4216.1M|     Setup|  reg2reg| pe30_product_reg[2][13]/D                      |
|  -0.106|   -0.106| -38.867|  -38.867|   55.54%|   0:00:03.0| 4216.1M|     Setup|  reg2reg| pe04_product_reg[2][14]/D                      |
|  -0.104|   -0.104| -37.423|  -37.423|   55.59%|   0:00:05.0| 4216.1M|     Setup|  reg2reg| pe01_product_reg[1][13]/D                      |
|  -0.102|   -0.102| -36.454|  -36.454|   55.61%|   0:00:02.0| 4216.1M|     Setup|  reg2reg| pe03_product_reg[0][13]/D                      |
|  -0.099|   -0.099| -35.390|  -35.390|   55.65%|   0:00:02.0| 4216.1M|     Setup|  reg2reg| pe04_product_reg[2][14]/D                      |
|  -0.097|   -0.097| -34.733|  -34.733|   55.68%|   0:00:02.0| 4216.1M|     Setup|  reg2reg| pe00_product_reg[0][12]/D                      |
|  -0.095|   -0.095| -33.125|  -33.125|   55.73%|   0:00:02.0| 4216.1M|     Setup|  reg2reg| pe11_product_reg[0][13]/D                      |
|  -0.091|   -0.091| -32.178|  -32.178|   55.77%|   0:00:03.0| 4216.1M|     Setup|  reg2reg| pe12_product_reg[0][13]/D                      |
|  -0.086|   -0.086| -30.804|  -30.804|   55.85%|   0:00:06.0| 4216.1M|     Setup|  reg2reg| pe31_product_reg[3][12]/D                      |
|  -0.085|   -0.085| -28.956|  -28.956|   55.91%|   0:00:05.0| 4216.1M|     Setup|  reg2reg| pe04_product_reg[2][14]/D                      |
|  -0.082|   -0.082| -28.303|  -28.303|   55.94%|   0:00:01.0| 4216.1M|     Setup|  reg2reg| pe03_product_reg[0][13]/D                      |
|  -0.080|   -0.080| -26.570|  -26.570|   55.99%|   0:00:04.0| 4216.1M|     Setup|  reg2reg| pe13_product_reg[3][12]/D                      |
|  -0.079|   -0.079| -25.918|  -25.918|   56.02%|   0:00:04.0| 4216.1M|     Setup|  reg2reg| pe13_product_reg[1][14]/D                      |
|  -0.077|   -0.077| -25.275|  -25.275|   56.06%|   0:00:01.0| 4216.1M|     Setup|  reg2reg| pe14_product_reg[0][12]/D                      |
|  -0.075|   -0.075| -24.653|  -24.653|   56.09%|   0:00:03.0| 4216.1M|     Setup|  reg2reg| pe13_product_reg[0][13]/D                      |
|  -0.072|   -0.072| -23.840|  -23.840|   56.13%|   0:00:04.0| 4216.1M|     Setup|  reg2reg| pe02_product_reg[1][14]/D                      |
|  -0.070|   -0.070| -22.264|  -22.264|   56.19%|   0:00:04.0| 4216.1M|     Setup|  reg2reg| pe03_product_reg[1][14]/D                      |
|  -0.069|   -0.069| -21.448|  -21.448|   56.25%|   0:00:04.0| 4216.1M|     Setup|  reg2reg| pe13_product_reg[0][13]/D                      |
|  -0.067|   -0.067| -20.921|  -20.921|   56.28%|   0:00:02.0| 4216.1M|     Setup|  reg2reg| pe24_product_reg[1][14]/D                      |
|  -0.067|   -0.067| -19.874|  -19.874|   56.32%|   0:00:01.0| 4216.1M|     Setup|  reg2reg| pe14_product_reg[2][15]/D                      |
|  -0.065|   -0.065| -19.633|  -19.633|   56.32%|   0:00:01.0| 4216.1M|     Setup|  reg2reg| pe20_product_reg[2][13]/D                      |
|  -0.064|   -0.064| -18.942|  -18.942|   56.36%|   0:00:02.0| 4216.1M|     Setup|  reg2reg| pe14_product_reg[1][12]/D                      |
|  -0.062|   -0.062| -18.109|  -18.109|   56.39%|   0:00:02.0| 4216.1M|     Setup|  reg2reg| pe34_product_reg[3][13]/D                      |
|  -0.060|   -0.060| -17.402|  -17.402|   56.42%|   0:00:04.0| 4216.1M|     Setup|  reg2reg| pe13_product_reg[1][12]/D                      |
|  -0.059|   -0.059| -16.439|  -16.439|   56.48%|   0:00:02.0| 4216.1M|     Setup|  reg2reg| pe20_product_reg[1][14]/D                      |
|  -0.058|   -0.058| -16.303|  -16.303|   56.50%|   0:00:01.0| 4216.1M|     Setup|  reg2reg| pe14_product_reg[0][14]/D                      |
|  -0.056|   -0.056| -15.530|  -15.530|   56.52%|   0:00:02.0| 4216.1M|     Setup|  reg2reg| pe14_product_reg[3][15]/D                      |
|  -0.054|   -0.054| -14.942|  -14.942|   56.56%|   0:00:02.0| 4216.1M|     Setup|  reg2reg| pe23_product_reg[3][12]/D                      |
|  -0.053|   -0.053| -14.109|  -14.109|   56.59%|   0:00:03.0| 4216.1M|     Setup|  reg2reg| pe22_product_reg[1][12]/D                      |
|  -0.051|   -0.051| -13.176|  -13.176|   56.62%|   0:00:03.0| 4216.1M|     Setup|  reg2reg| pe31_product_reg[0][11]/D                      |
|  -0.051|   -0.051| -12.630|  -12.630|   56.65%|   0:00:02.0| 4216.1M|     Setup|  reg2reg| pe13_product_reg[0][13]/D                      |
|  -0.049|   -0.049| -12.419|  -12.419|   56.66%|   0:00:00.0| 4216.1M|     Setup|  reg2reg| pe33_product_reg[3][13]/D                      |
|  -0.048|   -0.048| -11.701|  -11.701|   56.69%|   0:00:01.0| 4216.1M|     Setup|  reg2reg| pe12_product_reg[2][14]/D                      |
|  -0.048|   -0.048| -11.032|  -11.032|   56.73%|   0:00:03.0| 4216.1M|     Setup|  reg2reg| pe03_product_reg[3][11]/D                      |
|  -0.046|   -0.046| -10.824|  -10.824|   56.74%|   0:00:00.0| 4216.1M|     Setup|  reg2reg| pe21_product_reg[1][12]/D                      |
|  -0.044|   -0.044|  -9.840|   -9.840|   56.78%|   0:00:03.0| 4216.1M|     Setup|  reg2reg| pe14_product_reg[0][14]/D                      |
|  -0.039|   -0.039|  -8.874|   -8.874|   56.82%|   0:00:02.0| 4216.1M|     Setup|  reg2reg| pe33_product_reg[2][13]/D                      |
|  -0.036|   -0.036|  -7.505|   -7.505|   56.92%|   0:00:05.0| 4216.1M|     Setup|  reg2reg| pe13_product_reg[1][14]/D                      |
|  -0.033|   -0.033|  -6.590|   -6.590|   56.98%|   0:00:03.0| 4216.1M|     Setup|  reg2reg| pe04_product_reg[2][14]/D                      |
|  -0.031|   -0.031|  -5.170|   -5.170|   57.06%|   0:00:06.0| 4216.1M|     Setup|  reg2reg| pe13_product_reg[3][12]/D                      |
|  -0.026|   -0.026|  -4.439|   -4.439|   57.09%|   0:00:03.0| 4216.1M|     Setup|  reg2reg| pe30_product_reg[3][14]/D                      |
|  -0.027|   -0.027|  -3.496|   -3.496|   57.17%|   0:00:07.0| 4216.1M|     Setup|  reg2reg| pe20_product_reg[2][13]/D                      |
|  -0.024|   -0.024|  -3.216|   -3.216|   57.19%|   0:00:01.0| 4216.1M|     Setup|  reg2reg| pe04_product_reg[3][14]/D                      |
|  -0.023|   -0.023|  -2.669|   -2.669|   57.24%|   0:00:03.0| 4216.1M|     Setup|  reg2reg| pe11_product_reg[3][13]/D                      |
|  -0.021|   -0.021|  -2.187|   -2.187|   57.29%|   0:00:02.0| 4216.1M|     Setup|  reg2reg| pe04_product_reg[2][14]/D                      |
|  -0.026|   -0.026|  -1.413|   -1.413|   57.47%|   0:00:05.0| 4216.1M|     Setup|  reg2reg| pe00_product_reg[0][12]/D                      |
|  -0.019|   -0.019|  -1.317|   -1.317|   57.47%|   0:00:00.0| 4216.1M|     Setup|  reg2reg| pe01_product_reg[2][14]/D                      |
|  -0.018|   -0.018|  -1.110|   -1.110|   57.54%|   0:00:03.0| 4216.1M|     Setup|  reg2reg| pe12_product_reg[2][14]/D                      |
|  -0.015|   -0.015|  -0.878|   -0.878|   57.60%|   0:00:02.0| 4216.1M|     Setup|  reg2reg| pe20_product_reg[2][13]/D                      |
|  -0.016|   -0.016|  -0.599|   -0.599|   57.70%|   0:00:05.0| 4216.1M|     Setup|  reg2reg| pe34_product_reg[2][14]/D                      |
|  -0.014|   -0.014|  -0.479|   -0.479|   57.72%|   0:00:01.0| 4216.1M|     Setup|  reg2reg| pe03_product_reg[3][12]/D                      |
|  -0.013|   -0.013|  -0.390|   -0.390|   57.73%|   0:00:01.0| 4216.1M|     Setup|  reg2reg| pe23_product_reg[2][12]/D                      |
|  -0.011|   -0.011|  -0.233|   -0.233|   57.80%|   0:00:04.0| 4216.1M|     Setup|  reg2reg| pe11_product_reg[3][13]/D                      |
|  -0.024|   -0.024|  -0.225|   -0.225|   57.87%|   0:00:03.0| 4216.1M|     Setup|  reg2reg| pe10_p_sum_reg[16]/D                           |
|  -0.008|   -0.008|  -0.202|   -0.202|   57.87%|   0:00:00.0| 4216.1M|     Setup|  reg2reg| pe22_product_reg[3][14]/D                      |
|  -0.013|   -0.013|  -0.107|   -0.107|   57.96%|   0:00:06.0| 4216.1M|     Setup|  reg2reg| pe11_product_reg[3][14]/D                      |
|  -0.006|   -0.006|  -0.077|   -0.077|   57.97%|   0:00:01.0| 4216.1M|     Setup|  reg2reg| pe22_product_reg[0][12]/D                      |
|  -0.005|   -0.005|  -0.055|   -0.055|   58.04%|   0:00:03.0| 4216.1M|     Setup|  reg2reg| pe04_product_reg[2][14]/D                      |
|  -0.004|   -0.004|  -0.021|   -0.021|   58.10%|   0:00:02.0| 4216.1M|     Setup|  reg2reg| pe20_product_reg[0][14]/D                      |
|  -0.002|   -0.002|  -0.011|   -0.011|   58.17%|   0:00:02.0| 4216.1M|     Setup|  reg2reg| pe13_product_reg[1][14]/D                      |
|  -0.002|   -0.002|  -0.002|   -0.002|   58.24%|   0:00:05.0| 4216.1M|     Setup|  reg2reg| pe13_product_reg[1][14]/D                      |
|   0.000|    0.000|   0.000|    0.000|   58.27%|   0:00:01.0| 4216.1M|     Setup|  reg2reg| pe22_product_reg[1][14]/D                      |
|   0.001|    0.001|   0.000|    0.000|   58.31%|   0:00:03.0| 4216.1M|     Setup|  reg2reg| pe23_product_reg[0][14]/D                      |
|   0.003|    0.003|   0.000|    0.000|   58.38%|   0:00:04.0| 4216.1M|     Setup|  reg2reg| pe03_product_reg[3][11]/D                      |
|   0.005|    0.005|   0.000|    0.000|   58.45%|   0:00:03.0| 4216.1M|     Setup|  reg2reg| pe30_product_reg[3][14]/D                      |
|   0.007|    0.007|   0.000|    0.000|   58.54%|   0:00:04.0| 4216.1M|     Setup|  reg2reg| pe02_product_reg[2][14]/D                      |
|   0.009|    0.009|   0.000|    0.000|   58.61%|   0:00:05.0| 4216.1M|     Setup|  reg2reg| pe33_product_reg[1][13]/D                      |
|   0.011|    0.011|   0.000|    0.000|   58.68%|   0:00:03.0| 4216.1M|     Setup|  reg2reg| pe23_product_reg[1][11]/D                      |
|   0.011|    0.011|   0.000|    0.000|   58.80%|   0:00:06.0| 4216.1M|     Setup|  reg2reg| pe32_product_reg[2][11]/D                      |
|   0.013|    0.013|   0.000|    0.000|   58.80%|   0:00:00.0| 4216.1M|     Setup|  reg2reg| pe14_product_reg[2][12]/D                      |
|   0.014|    0.014|   0.000|    0.000|   58.87%|   0:00:03.0| 4216.1M|     Setup|  reg2reg| pe01_product_reg[0][12]/D                      |
|   0.015|    0.015|   0.000|    0.000|   58.97%|   0:00:04.0| 4216.1M|     Setup|  reg2reg| pe31_product_reg[3][14]/D                      |
|   0.017|    0.017|   0.000|    0.000|   58.98%|   0:00:01.0| 4216.1M|     Setup|  reg2reg| pe01_product_reg[3][13]/D                      |
|   0.018|    0.018|   0.000|    0.000|   59.07%|   0:00:06.0| 4216.1M|     Setup|  reg2reg| pe13_product_reg[2][12]/D                      |
|   0.019|    0.019|   0.000|    0.000|   59.12%|   0:00:05.0| 4216.1M|     Setup|  reg2reg| pe14_product_reg[0][11]/D                      |
|   0.020|    0.020|   0.000|    0.000|   59.19%|   0:00:04.0| 4219.4M|     Setup|  reg2reg| pe11_product_reg[3][13]/D                      |
|   0.021|    0.021|   0.000|    0.000|   59.25%|   0:00:06.0| 4219.4M|     Setup|  reg2reg| pe14_product_reg[1][14]/D                      |
|   0.023|    0.023|   0.000|    0.000|   59.29%|   0:00:05.0| 4219.4M|     Setup|  reg2reg| pe03_product_reg[1][14]/D                      |
|   0.024|    0.024|   0.000|    0.000|   59.36%|   0:00:06.0| 4219.4M|     Setup|  reg2reg| pe03_product_reg[3][9]/D                       |
|   0.025|    0.025|   0.000|    0.000|   59.41%|   0:00:08.0| 4219.4M|     Setup|  reg2reg| pe04_product_reg[2][14]/D                      |
|   0.025|    0.025|   0.000|    0.000|   59.45%|   0:00:03.0| 4219.4M|     Setup|  reg2reg| pe00_product_reg[2][12]/D                      |
|   0.025|    0.025|   0.000|    0.000|   59.45%|   0:00:00.0| 4219.4M|     Setup|  reg2reg| pe04_product_reg[2][15]/D                      |
|   0.025|    0.025|   0.000|    0.000|   59.45%|   0:00:00.0| 4219.4M|     Setup|  reg2reg| pe04_product_reg[2][15]/D                      |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:07 real=0:05:08 mem=4219.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:08 real=0:05:17 mem=4219.4M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.087|0.000|
|reg2reg   |0.025|0.000|
|HEPG      |0.025|0.000|
|All Paths |0.025|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.025 TNS Slack 0.000 Density 59.45
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (WnsOpt #1 / optDesign #1) : totSession cpu/real = 0:10:46.6/0:30:16.8 (0.4), mem = 4219.4M
Reclaim Optimization WNS Slack 0.025  TNS Slack 0.000 Density 59.45
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   59.45%|        -|   0.025|   0.000|   0:00:00.0| 4219.4M|
|   58.96%|      822|   0.025|   0.000|   0:00:03.0| 4219.4M|
|   56.24%|     7134|   0.027|   0.000|   0:00:11.0| 4219.4M|
|   56.09%|      493|   0.027|   0.000|   0:00:02.0| 4219.4M|
|   56.08%|       13|   0.027|   0.000|   0:00:00.0| 4219.4M|
|   56.08%|        1|   0.027|   0.000|   0:00:00.0| 4219.4M|
|   56.08%|        0|   0.027|   0.000|   0:00:00.0| 4219.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.027  TNS Slack 0.000 Density 56.08
Bottom Preferred Layer:
+-----------------+------------+----------+
|      Layer      |   OPT_LA   |   Rule   |
+-----------------+------------+----------+
| Metal8 (z=8)    |         26 | default  |
| Metal10 (z=10)  |          1 | default  |
+-----------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 15291 skipped = 0, called in commitmove = 7641, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:15.6) (real = 0:00:16.0) **
*** AreaOpt #2 [finish] (WnsOpt #1 / optDesign #1) : cpu/real = 0:00:15.6/0:00:15.6 (1.0), totSession cpu/real = 0:11:02.2/0:30:32.4 (0.4), mem = 4219.4M
End: Area Reclaim Optimization (cpu=0:00:16, real=0:00:16, mem=4181.39M, totSessionCpu=0:11:02).
*** Starting refinePlace (0:11:02 mem=4197.4M) ***
Total net bbox length = 8.565e+05 (3.790e+05 4.775e+05) (ext = 4.807e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 62549 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer

Starting Small incrNP...
Density distribution unevenness ratio = 7.671%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4197.4M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 11845 insts, mean move: 0.83 um, max move: 8.75 um 
	Max move on inst (FE_OCPC2555_FE_OFN10856_wgt_buf12_7): (291.80, 411.73) --> (291.60, 403.18)
	Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 4194.2MB
Summary Report:
Instances move: 11845 (out of 52505 movable)
Instances flipped: 0
Mean displacement: 0.83 um
Max displacement: 8.75 um (Instance: FE_OCPC2555_FE_OFN10856_wgt_buf12_7) (291.8, 411.73) -> (291.6, 403.18)
	Length: 5 sites, height: 1 rows, site name: CoreSiteDouble, cell type: BUFX2
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.643e+05 (3.843e+05 4.800e+05) (ext = 4.809e+03)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 4194.2MB
*** Finished refinePlace (0:11:03 mem=4194.2M) ***
*** maximum move = 8.75 um ***
*** Finished re-routing un-routed nets (4194.2M) ***

*** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=4194.2M) ***
** GigaOpt Optimizer WNS Slack 0.027 TNS Slack 0.000 Density 56.08
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.087|0.000|
|reg2reg   |0.027|0.000|
|HEPG      |0.027|0.000|
|All Paths |0.027|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
+-----------------+------------+----------+
|      Layer      |   OPT_LA   |   Rule   |
+-----------------+------------+----------+
| Metal8 (z=8)    |         26 | default  |
| Metal10 (z=10)  |          1 | default  |
+-----------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:05:25 real=0:05:34 mem=4194.2M) ***

*** WnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:05:27.1/0:05:36.7 (1.0), totSession cpu/real = 0:11:03.8/0:30:33.9 (0.4), mem = 4194.2M
End: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #3 [begin] (optDesign #1) : totSession cpu/real = 0:11:04.2/0:30:34.4 (0.4), mem = 4147.4M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 56.08
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   56.08%|        -|   0.000|   0.000|   0:00:00.0| 4151.4M|
|   54.83%|     2530|  -0.002|  -0.014|   0:00:23.0| 4238.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.002  TNS Slack -0.014 Density 54.83
Bottom Preferred Layer:
+-----------------+------------+----------+
|      Layer      |   OPT_LA   |   Rule   |
+-----------------+------------+----------+
| Metal8 (z=8)    |         24 | default  |
| Metal10 (z=10)  |          1 | default  |
+-----------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:24.4) (real = 0:00:24.0) **
*** AreaOpt #3 [finish] (optDesign #1) : cpu/real = 0:00:24.4/0:00:24.4 (1.0), totSession cpu/real = 0:11:28.6/0:30:58.8 (0.4), mem = 4238.7M
End: Area Reclaim Optimization (cpu=0:00:24, real=0:00:24, mem=4092.69M, totSessionCpu=0:11:29).
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #4 [begin] (optDesign #1) : totSession cpu/real = 0:11:29.1/0:30:59.2 (0.4), mem = 4150.8M
Reclaim Optimization WNS Slack -0.002  TNS Slack -0.014 Density 54.83
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   54.83%|        -|  -0.002|  -0.014|   0:00:00.0| 4150.8M|
|   54.82%|       31|  -0.002|  -0.014|   0:00:02.0| 4177.8M|
|   54.82%|        4|  -0.002|  -0.014|   0:00:00.0| 4177.8M|
|   54.81%|       30|  -0.002|  -0.014|   0:00:01.0| 4177.8M|
|   54.20%|     1784|  -0.002|  -0.007|   0:00:06.0| 4177.8M|
|   54.16%|      120|  -0.002|  -0.007|   0:00:01.0| 4177.8M|
|   54.16%|       13|  -0.002|  -0.007|   0:00:00.0| 4177.8M|
|   54.16%|        2|  -0.002|  -0.007|   0:00:00.0| 4177.8M|
|   54.16%|        0|  -0.002|  -0.007|   0:00:00.0| 4177.8M|
|   54.16%|        5|  -0.009|  -0.021|   0:00:00.0| 4177.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.009  TNS Slack -0.021 Density 54.16
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| Metal8 (z=8)  |         16 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 4048 skipped = 0, called in commitmove = 1919, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:10.9) (real = 0:00:11.0) **
*** Starting refinePlace (0:11:40 mem=4193.8M) ***
Total net bbox length = 8.592e+05 (3.808e+05 4.784e+05) (ext = 4.833e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 61480 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 1347 insts, mean move: 1.02 um, max move: 6.60 um 
	Max move on inst (FE_OFC1857_wgt_buf03_3): (289.80, 473.29) --> (283.20, 473.29)
	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 4177.8MB
Summary Report:
Instances move: 1347 (out of 51436 movable)
Instances flipped: 0
Mean displacement: 1.02 um
Max displacement: 6.60 um (Instance: FE_OFC1857_wgt_buf03_3) (289.8, 473.29) -> (283.2, 473.29)
	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: INVX3
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.598e+05 (3.811e+05 4.787e+05) (ext = 4.833e+03)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 4177.8MB
*** Finished refinePlace (0:11:41 mem=4177.8M) ***
*** maximum move = 6.60 um ***
*** Finished re-routing un-routed nets (4177.8M) ***

*** Finish Physical Update (cpu=0:00:01.2 real=0:00:01.0 mem=4177.8M) ***
*** AreaOpt #4 [finish] (optDesign #1) : cpu/real = 0:00:12.0/0:00:12.0 (1.0), totSession cpu/real = 0:11:41.1/0:31:11.3 (0.4), mem = 4177.8M
End: Area Reclaim Optimization (cpu=0:00:12, real=0:00:12, mem=4093.83M, totSessionCpu=0:11:41).
*** LocalWireReclaim #1 [begin] (optDesign #1) : totSession cpu/real = 0:11:41.2/0:31:11.4 (0.4), mem = 4093.8M
Starting local wire reclaim
*** Starting refinePlace (0:11:41 mem=4093.8M) ***
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 61480 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
*** Finished SKP initialization (cpu=0:00:01.2, real=0:00:01.0)***
Timing cost in AAE based: 1357374.6656176301185042
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Call icdpEval cleanup ...
Move report: Detail placement moves 33638 insts, mean move: 3.08 um, max move: 34.39 um 
	Max move on inst (psum_buff2_adder_tree_psum1_reg[4]): (161.60, 280.06) --> (142.60, 295.45)
	Runtime: CPU: 0:00:37.4 REAL: 0:00:37.0 MEM: 4281.5MB
Summary Report:
Instances move: 33638 (out of 51436 movable)
Instances flipped: 0
Mean displacement: 3.08 um
Max displacement: 34.39 um (Instance: psum_buff2_adder_tree_psum1_reg[4]) (161.6, 280.06) -> (142.6, 295.45)
	Length: 23 sites, height: 1 rows, site name: CoreSite, cell type: DFFRHQX2
Physical-only instances move: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:37.4 REAL: 0:00:37.0 MEM: 4281.5MB
*** Finished refinePlace (0:12:19 mem=4281.5M) ***
*** LocalWireReclaim #1 [finish] (optDesign #1) : cpu/real = 0:00:37.5/0:00:37.6 (1.0), totSession cpu/real = 0:12:18.8/0:31:49.0 (0.4), mem = 4281.5M
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV_ACC
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3523.9)
Total number of fetched objects 55253
End delay calculation. (MEM=3547.56 CPU=0:00:02.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3547.56 CPU=0:00:02.6 REAL=0:00:03.0)
eGR doReRoute: optGuide
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 11674 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 11674
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 53928 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 53928
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 53928 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.444244e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         1( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         1( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 31431um, number of vias: 21503
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)    Vias 
[NR-eGR] -------------------------------------
[NR-eGR]  Metal1   (1H)             0  184402 
[NR-eGR]  Metal2   (2V)        375646  261500 
[NR-eGR]  Metal3   (3H)        396075   10625 
[NR-eGR]  Metal4   (4V)        176220    1811 
[NR-eGR]  Metal5   (5H)         26014     226 
[NR-eGR]  Metal6   (6V)          3018      92 
[NR-eGR]  Metal7   (7H)             8      83 
[NR-eGR]  Metal8   (8V)          1233      97 
[NR-eGR]  Metal9   (9H)           274       1 
[NR-eGR]  Metal10  (10V)            0       0 
[NR-eGR]  Metal11  (11H)            0       0 
[NR-eGR] -------------------------------------
[NR-eGR]           Total       978488  458837 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 821143um
[NR-eGR] Total length: 978488um, number of vias: 458837
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.21 sec, Real: 1.21 sec, Curr Mem: 3.97 MB )
[NR-eGR] Finished Early Global Route ( CPU: 1.22 sec, Real: 1.22 sec, Curr Mem: 3.91 MB )
Extraction called for design 'CONV_ACC' of instances=61480 and nets=55510 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV_ACC.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 4088.523M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:12:25.3/0:31:55.6 (0.4), mem = 4088.6M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| Metal8 (z=8)  |         16 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:12:25.5/0:31:55.7 (0.4), mem = 4088.6M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
-opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
                                           # bool, default=false, private
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV_ACC
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3517.47)
Total number of fetched objects 55253
End delay calculation. (MEM=3542.85 CPU=0:00:02.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3542.85 CPU=0:00:02.6 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:04.0 totSessionCpu=0:12:29 mem=4150.9M)
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #3 [begin] (optDesign #1) : totSession cpu/real = 0:12:29.5/0:31:59.7 (0.4), mem = 4150.9M
Info: 1 clock net  excluded from IPO operation.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     5|    10|    -0.03|     0|     0|     0.00|     0|     0|     0|     0|    -0.10|    -7.48|       0|       0|       0| 54.16%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.10|    -7.50|       4|       0|       3| 54.16%| 0:00:00.0|  4234.1M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.10|    -7.50|       0|       0|       0| 54.16%| 0:00:00.0|  4234.1M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| Metal8 (z=8)  |         16 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 3 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     3 net(s): Could not be fixed because the gain is not enough.


*** Finish DRV Fixing (cpu=0:00:01.0 real=0:00:01.0 mem=4234.1M) ***

*** DrvOpt #3 [finish] (optDesign #1) : cpu/real = 0:00:02.0/0:00:02.1 (1.0), totSession cpu/real = 0:12:31.5/0:32:01.8 (0.4), mem = 4234.1M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -0.009 -> -0.103 (bump = 0.094)
Begin: GigaOpt nonLegal postEco optimization
Info: 1 clock net  excluded from IPO operation.
*** WnsOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:12:31.8/0:32:02.1 (0.4), mem = 4118.1M
*info: 1 clock net excluded
*info: 250 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.103 TNS Slack -7.496 Density 54.16
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.044|-0.562|
|reg2reg   |-0.103|-6.990|
|HEPG      |-0.103|-6.990|
|All Paths |-0.103|-7.496|
+----------+------+------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+---------+------------+--------+----------+---------+------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                   End Point                    |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+------------------------------------------------+
|  -0.103|   -0.103|  -6.990|   -7.496|   54.16%|   0:00:00.0| 4176.2M|     Setup|  reg2reg| psum_buff0_synch_fifo0_data_out_reg[17]/D      |
|  -0.071|   -0.071|  -5.965|   -6.471|   54.16%|   0:00:00.0| 4204.4M|     Setup|  reg2reg| pe30_product_reg[3][14]/D                      |
|  -0.054|   -0.054|  -5.277|   -5.782|   54.16%|   0:00:00.0| 4204.4M|     Setup|  reg2reg| pe31_product_reg[2][11]/D                      |
|  -0.043|   -0.044|  -4.470|   -4.975|   54.17%|   0:00:01.0| 4252.6M|     Setup|  reg2reg| pe11_product_reg[2][12]/D                      |
|  -0.041|   -0.044|  -3.619|   -4.124|   54.19%|   0:00:01.0| 4290.7M|     Setup|  reg2reg| pe11_product_reg[2][14]/D                      |
|  -0.028|   -0.044|  -3.328|   -3.834|   54.20%|   0:00:02.0| 4290.7M|     Setup|  reg2reg| pe23_product_reg[1][11]/D                      |
|  -0.026|   -0.026|  -1.673|   -1.831|   54.25%|   0:00:08.0| 4290.7M|     Setup|  reg2reg| pe01_product_reg[0][10]/D                      |
|  -0.014|   -0.018|  -1.323|   -1.481|   54.26%|   0:00:01.0| 4290.7M|     Setup|  reg2reg| pe10_product_reg[2][14]/D                      |
|  -0.011|   -0.018|  -0.149|   -0.307|   54.33%|   0:00:19.0| 4298.7M|     Setup|  reg2reg| pe23_product_reg[3][13]/D                      |
|  -0.009|   -0.018|  -0.037|   -0.195|   54.35%|   0:00:03.0| 4298.7M|     Setup|  reg2reg| pe04_product_reg[0][14]/D                      |
|  -0.001|   -0.018|  -0.001|   -0.159|   54.35%|   0:00:00.0| 4298.7M|     Setup|  reg2reg| pe23_product_reg[3][14]/D                      |
|   0.000|   -0.018|   0.000|   -0.158|   54.36%|   0:00:00.0| 4298.7M|        NA|       NA| NA                                             |
|   0.000|   -0.018|   0.000|   -0.158|   54.36%|   0:00:00.0| 4298.7M|     Setup|       NA| NA                                             |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:34.4 real=0:00:35.0 mem=4298.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+----------+---------+------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                   End Point                    |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+------------------------------------------------+
|  -0.018|   -0.018|  -0.158|   -0.158|   54.36%|   0:00:00.0| 4298.7M|     Setup|  default| psum_buff0_synch_fifo0_fifo_mem_reg[14][1]/D   |
|   0.000|    0.000|   0.000|    0.000|   54.36%|   0:00:00.0| 4298.7M|     Setup|       NA| NA                                             |
+--------+---------+--------+---------+---------+------------+--------+----------+---------+------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=4298.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:34.6 real=0:00:35.0 mem=4298.7M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.073|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 54.36
*** Starting refinePlace (0:13:07 mem=4314.7M) ***
Total net bbox length = 8.221e+05 (3.581e+05 4.640e+05) (ext = 4.870e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 61611 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 700 insts, mean move: 0.59 um, max move: 4.31 um 
	Max move on inst (FE_OFC1832_wgt_buf11_3): (266.60, 143.26) --> (264.00, 141.55)
	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 4298.7MB
Summary Report:
Instances move: 700 (out of 51567 movable)
Instances flipped: 0
Mean displacement: 0.59 um
Max displacement: 4.31 um (Instance: FE_OFC1832_wgt_buf11_3) (266.6, 143.26) -> (264, 141.55)
	Length: 24 sites, height: 1 rows, site name: CoreSite, cell type: BUFX20
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.224e+05 (3.583e+05 4.641e+05) (ext = 4.870e+03)
Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 4298.7MB
*** Finished refinePlace (0:13:08 mem=4298.7M) ***
*** maximum move = 4.31 um ***
*** Finished re-routing un-routed nets (4298.7M) ***

*** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=4298.7M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 54.36
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.073|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| Metal8 (z=8)  |         15 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:36.9 real=0:00:37.0 mem=4298.7M) ***

*** WnsOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:37.6/0:00:37.6 (1.0), totSession cpu/real = 0:13:09.4/0:32:39.7 (0.4), mem = 4298.7M
End: GigaOpt nonLegal postEco optimization
Design TNS changes after trial route: -0.034 -> 0.000
GigaOpt: Skipping post-eco TNS optimization
Register exp ratio and priority group on 15 nets on 55380 nets : 
z=8 : 15 nets

Active setup views:
 Setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'CONV_ACC' of instances=61611 and nets=55637 using extraction engine 'preRoute' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PreRoute RC Extraction called for design CONV_ACC.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Grid density data update skipped
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 4173.352M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV_ACC
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3528.19)
Total number of fetched objects 55380
End delay calculation. (MEM=3553.23 CPU=0:00:02.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3553.23 CPU=0:00:02.9 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:05.5 real=0:00:05.0 totSessionCpu=0:13:16 mem=4156.9M)
OPTC: user 20.0
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 11674 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 11674
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 54058 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 54058
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 54058 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.452145e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         2( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.96 sec, Real: 0.96 sec, Curr Mem: 3.99 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.97 sec, Real: 0.97 sec, Curr Mem: 3.94 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:10:09, real = 0:10:44, mem = 3516.0M, totSessionCpu=0:13:17 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 Setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  | -0.001  |  0.073  |
|           TNS (ns):| -0.001  | -0.001  |  0.000  |
|    Violating Paths:|    2    |    2    |    0    |
|          All Paths:|  15238  |  11617  |  10281  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.356%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Begin: Collecting metrics
 -------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       | Layer-OPT        |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap | Metal10 | Metal8 |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----+---------+--------|
| initial_summary         |    -1.068 |   -1.068 |           |     -769 |       71.03 |            |              | 0:00:04  |        3876 |    8 |   0 |         |        |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:01  |        3872 |      |     |         |        |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        3899 |      |     |         |        |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        3899 |      |     |         |        |
| drv_fixing              |    -1.025 |   -1.025 |      -549 |    -1623 |       71.14 |            |              | 0:00:07  |        3943 |    0 |   0 |         |        |
| global_opt              |           |   -0.303 |           |     -130 |       71.31 |            |              | 0:01:06  |        4030 |      |     |         |        |
| area_reclaiming         |    -0.220 |   -0.220 |       -66 |      -66 |       54.94 |            |              | 0:01:02  |        4028 |      |     |         |        |
| wns_fixing              |     0.027 |    0.027 |         0 |        0 |       56.08 |            |              | 0:05:36  |        4219 |      |     |       1 |     26 |
| area_reclaiming_2       |    -0.002 |   -0.002 |        -0 |       -0 |       54.83 |            |              | 0:00:25  |        4093 |      |     |       1 |     24 |
| area_reclaiming_3       |    -0.009 |   -0.009 |        -0 |       -0 |       54.16 |            |              | 0:00:13  |        4094 |      |     |         |     16 |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:37  |        4109 |      |     |         |        |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:02  |        4089 |      |     |         |        |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        4089 |      |     |         |     16 |
| drv_eco_fixing          |    -0.103 |   -0.103 |        -7 |       -7 |       54.16 |            |              | 0:00:02  |        4118 |    0 |   0 |         |     16 |
| wns_eco_fixing          |     0.000 |    0.000 |         0 |        0 |       54.36 |            |              | 0:00:38  |        4299 |      |     |         |     15 |
| final_summary           |    -0.001 |   -0.001 |           |       -0 |       54.36 |       0.00 |         0.00 | 0:00:05  |        4116 |    0 |   0 |         |        |
 -------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:10:12, real = 0:10:48, mem = 3522.7M, totSessionCpu=0:13:20 **
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postcts
Info: final physical memory for 2 CRR processes is 847.37MB.
Info: Summary of CRR changes:
      - Timing transform commits:      19
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          2  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2882          1  Unable to find the resistance for via '%...
WARNING   IMPEXT-3530          2  The process node is not set. Use the com...
WARNING   IMPSP-5140           5  Global net connect rules have not been c...
WARNING   IMPSP-315            5  Found %d instances insts with no PG Term...
ERROR     IMPSP-365            1  Design has inst(s) with SITE '%s', but t...
WARNING   IMPOPT-7330          2  Net %s has fanout exceed delaycal_use_de...
*** Message Summary: 17 warning(s), 1 error(s)

*** optDesign #1 [finish] () : cpu/real = 0:10:12.4/0:10:49.6 (0.9), totSession cpu/real = 0:13:20.6/0:32:52.6 (0.4), mem = 4116.0M
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3412.8M, totSessionCpu=0:13:21 **
*** optDesign #2 [begin] () : totSession cpu/real = 0:13:20.6/0:32:52.7 (0.4), mem = 4029.0M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:13:20.6/0:32:52.7 (0.4), mem = 4029.0M
**INFO: User settings:
setExtractRCMode -engine                                       preRoute
setUsefulSkewMode -opt_skew_eco_route                          false
setUsefulSkewMode -opt_skew_max_allowed_delay                  1
setUsefulSkewMode -opt_skew_no_boundary                        false
setDelayCalMode -enable_high_fanout                            true
setDelayCalMode -enable_ideal_seq_async_pins                   false
setDelayCalMode -eng_enablePrePlacedFlow                       false
setDelayCalMode -engine                                        aae
setDelayCalMode -ignoreNetLoad                                 false
setDelayCalMode -socv_accuracy_mode                            low
setOptMode -opt_view_pruning_hold_views_active_list            { Hold }
setOptMode -opt_view_pruning_setup_views_active_list           { Setup }
setOptMode -opt_view_pruning_setup_views_persistent_list       { Setup}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { Setup}
setOptMode -opt_drv_margin                                     0
setOptMode -opt_drv_fix_max_cap                                true
setOptMode -opt_drv                                            true
setOptMode -opt_fix_fanout_load                                false
setOptMode -opt_drv_fix_max_tran                               true
setOptMode -opt_setup_target_slack                             0
setPlaceMode -place_design_floorplan_mode                      false
setPlaceMode -place_detail_check_route                         false
setPlaceMode -place_detail_preserve_routing                    true
setPlaceMode -place_detail_remove_affected_routing             false
setPlaceMode -place_detail_swap_eeq_cells                      false
setPlaceMode -place_global_clock_gate_aware                    true
setPlaceMode -place_global_cong_effort                         auto
setPlaceMode -place_global_ignore_scan                         true
setPlaceMode -place_global_ignore_spare                        false
setPlaceMode -place_global_module_aware_spare                  false
setPlaceMode -place_global_place_io_pins                       true
setPlaceMode -place_global_reorder_scan                        true
setPlaceMode -powerDriven                                      false
setPlaceMode -timingDriven                                     true
setAnalysisMode -analysisType                                  bcwc
setAnalysisMode -checkType                                     setup
setAnalysisMode -clkSrcPath                                    true
setAnalysisMode -clockPropagation                              sdcControl
setAnalysisMode -skew                                          true
setAnalysisMode -virtualIPO                                    false
setRouteMode -earlyGlobalHonorMsvRouteConstraint               false
setRouteMode -earlyGlobalRoutePartitionPinGuide                true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 3413.8M, totSessionCpu=0:13:23 **
#optDebug: { P: 90 W: 3201 FE: standard PE: none LDR: 1}
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -opt_skew_eco_route false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4035.0M)
*** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:13:22.8/0:32:54.9 (0.4), mem = 4035.0M
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:13:24 mem=4035.0M ***
*** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:13:24.2/0:32:56.2 (0.4), mem = 4035.0M
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV_ACC
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3463.87)
*** Calculating scaling factor for MIN libraries using the default operating condition of each library.
Total number of fetched objects 55380
End delay calculation. (MEM=3471.7 CPU=0:00:02.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3471.7 CPU=0:00:02.8 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:04.0 totSessionCpu=0:13:33 mem=4094.2M)

Active hold views:
 Hold
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:09.5 real=0:00:09.0 totSessionCpu=0:13:34 mem=4110.2M ***
Done building hold timer [38832 node(s), 47511 edge(s), 1 view(s)] (fixHold) cpu=0:00:11.0 real=0:00:11.0 totSessionCpu=0:13:35 mem=4110.2M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:12.0 real=0:00:12.0 totSessionCpu=0:13:36 mem=4151.1M ***
OPTC: m4 20.0 50.0 [ 100.0 20.0 50.0 ]
OPTC: view 50.0:100.0 [ 0.0500 ]

*Info: minBufDelay = 60.9 ps, libStdDelay = 25.1 ps, minBufSize = 6840000 (5.0)
*Info: worst delay setup view: Setup

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 Setup
Hold views included:
 Hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  | -0.001  |  0.073  |
|           TNS (ns):| -0.001  | -0.001  |  0.000  |
|    Violating Paths:|    2    |    2    |    0    |
|          All Paths:|  15238  |  11617  |  10281  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.096  |  0.014  | -0.096  |
|           TNS (ns):| -4.160  |  0.000  | -4.160  |
|    Violating Paths:|   188   |    0    |   188   |
|          All Paths:|  15238  |  11617  |  10281  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.356%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:22, real = 0:00:22, mem = 3450.2M, totSessionCpu=0:13:43 **
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:18.9/0:00:19.0 (1.0), totSession cpu/real = 0:13:43.1/0:33:15.2 (0.4), mem = 4023.9M
*** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:13:43.1/0:33:15.2 (0.4), mem = 4023.9M
	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
	CornerforLayerOpt timing analysis view Setup has been selected for calibration 
*info: Run optDesign holdfix with 1 thread.
Info: 1 clock net  excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:20.3 real=0:00:20.0 totSessionCpu=0:13:44 mem=4220.8M density=54.356% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
|Iter| Hold WNS | Hold TNS |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
|   0|    -0.096|     -4.16|     188|          0|       0(     0)|   54.36%|   0:00:00.0|  4220.8M|
|   1|    -0.096|     -4.16|     188|          0|       0(     0)|   54.36%|   0:00:00.0|  4220.8M|
+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
|Iter| Hold WNS | Hold TNS |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+----------+----------+--------+-----------+----------------+---------+------------+---------+
|   0|    -0.096|     -4.16|     188|          0|       0(     0)|   54.36%|   0:00:00.0|  4220.8M|
|   1|    -0.002|     -0.00|       2|         60|       0(     0)|   54.40%|   0:00:01.0|  4276.9M|
|   2|     0.000|      0.00|       0|          1|       0(     0)|   54.40%|   0:00:00.0|  4276.9M|
+----+----------+----------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 61 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)
Bottom Preferred Layer:
+---------------+------------+----------+
|     Layer     |   OPT_LA   |   Rule   |
+---------------+------------+----------+
| Metal8 (z=8)  |         15 | default  |
+---------------+------------+----------+
Via Pillar Rule:
    None

*** Finished Core Fixing (fixHold) cpu=0:00:22.9 real=0:00:23.0 totSessionCpu=0:13:47 mem=4232.3M density=54.396% ***

*info:
*info: Added a total of 61 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           48 cells of type 'CLKBUFX2' used
*info:            1 cell  of type 'CLKBUFX4' used
*info:           12 cells of type 'DLY1X1' used

*** Starting refinePlace (0:13:47 mem=4248.3M) ***
Total net bbox length = 8.231e+05 (3.589e+05 4.642e+05) (ext = 4.897e+03)
**WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
Type 'man IMPSP-5140' for more detail.
**WARN: (IMPSP-315):	Found 61672 instances insts with no PG Term connections.
Type 'man IMPSP-315' for more detail.
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 4232.3MB
Summary Report:
Instances move: 0 (out of 51628 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 8.231e+05 (3.589e+05 4.642e+05) (ext = 4.897e+03)
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 4232.3MB
*** Finished refinePlace (0:13:48 mem=4232.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (4232.3M) ***

*** Finish Physical Update (cpu=0:00:02.0 real=0:00:01.0 mem=4232.3M) ***
Capturing unweighted ref hold timing for Post CTS hold recovery....
*** Finish Post CTS Hold Fixing (cpu=0:00:25.4 real=0:00:25.0 totSessionCpu=0:13:50 mem=4232.3M density=54.396%) ***
**INFO: total 197 insts, 197 nets marked don't touch
**INFO: total 197 insts, 197 nets marked don't touch DB property
**INFO: total 197 insts, 197 nets unmarked don't touch
*** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:06.7/0:00:06.7 (1.0), totSession cpu/real = 0:13:49.7/0:33:21.9 (0.4), mem = 4102.3M
*** Steiner Routed Nets: 2.140%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
GigaOpt: WNS changes after routing: -0.001 -> -0.001 (bump = 0.0)
GigaOpt: WNS bump threshold: 0.0126
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.001 -> -0.001 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
HighEffort PG TNS changes after trial route: -0.001 -> -0.001 (threshold = 12.6)
GigaOpt: Skipping post-eco TNS optimization

Active setup views:
 Setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

OPTC: user 20.0
OPTC: user 20.0
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] Metal1 has single uniform track structure
[NR-eGR] Metal2 has single uniform track structure
[NR-eGR] Metal3 has single uniform track structure
[NR-eGR] Metal4 has single uniform track structure
[NR-eGR] Metal5 has single uniform track structure
[NR-eGR] Metal6 has single uniform track structure
[NR-eGR] Metal7 has single uniform track structure
[NR-eGR] Metal8 has single uniform track structure
[NR-eGR] Metal9 has single uniform track structure
[NR-eGR] Metal10 has single uniform track structure
[NR-eGR] Metal11 has single uniform track structure
[NR-eGR] Read 11674 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 11674
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 54119 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Rule name: (Default)  Nets: 54119
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 54119 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.459310e+05um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal2 ( 2)         2( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.98 sec, Real: 0.98 sec, Curr Mem: 3.99 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.98 sec, Real: 0.99 sec, Curr Mem: 3.94 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:33, real = 0:00:33, mem = 3453.9M, totSessionCpu=0:13:53 **
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV_ACC
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3498.34)
*** Calculating scaling factor for MIN libraries using the default operating condition of each library.
Total number of fetched objects 55441
End delay calculation. (MEM=3524.43 CPU=0:00:02.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3524.43 CPU=0:00:02.9 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:04.0 totSessionCpu=0:13:59 mem=4124.7M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: CONV_ACC
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3510.52)
*** Calculating scaling factor for MAX libraries using the default operating condition of each library.
Total number of fetched objects 55441
End delay calculation. (MEM=3534.39 CPU=0:00:02.1 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3534.39 CPU=0:00:02.8 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:05.0 totSessionCpu=0:14:05 mem=4126.4M)

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 Setup 
Hold views included:
 Hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.001  | -0.001  |  0.125  |
|           TNS (ns):| -0.001  | -0.001  |  0.000  |
|    Violating Paths:|    2    |    2    |    0    |
|          All Paths:|  15238  |  11617  |  10281  |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  |  0.014  | -0.000  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|  15238  |  11617  |  10281  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.396%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Begin: Collecting metrics
 ---------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                | TNS | Density (%) | Hotspot                   | Resource               | DRVs       | Layer-OPT |
|                 | HEPG (ns) | ALL (ns)     |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap | Metal8    |
|-----------------+-----------+--------+-----+-------------+------------+--------------+----------+-------------+------+-----+-----------|
| initial_summary |    -0.001 | -0.001 |  -0 |       54.36 |            |              | 0:00:19  |        4024 |    0 |   0 |           |
| hold_fixing     |           | -0.001 |  -0 |       54.40 |            |              | 0:00:06  |        4102 |      |     |        15 |
| global_route    |           |        |     |             |            |              | 0:00:00  |        4102 |      |     |           |
| final_summary   |    -0.001 | -0.001 |  -0 |       54.40 |       0.00 |         0.00 | 0:00:15  |        4077 |    0 |   0 |           |
 ---------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:00:47, real = 0:00:47, mem = 3503.3M, totSessionCpu=0:14:07 **
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postcts_hold
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-5140           1  Global net connect rules have not been c...
WARNING   IMPSP-315            1  Found %d instances insts with no PG Term...
ERROR     IMPSP-365            2  Design has inst(s) with SITE '%s', but t...
*** Message Summary: 2 warning(s), 2 error(s)

*** optDesign #2 [finish] () : cpu/real = 0:00:46.6/0:00:46.9 (1.0), totSession cpu/real = 0:14:07.3/0:33:39.6 (0.4), mem = 4076.5M
<CMD> getDesignMode -user -bottomRoutingLayer
<CMD> getDesignMode -user -topRoutingLayer
<CMD> setNanoRouteMode -quiet -drouteFixAntenna 1
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 0
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
<CMD> setNanoRouteMode -quiet -routeWithEco 0
<CMD> setNanoRouteMode -quiet -routeWithLithoDriven 0
<CMD> setNanoRouteMode -quiet -droutePostRouteLithoRepair 0
<CMD> setNanoRouteMode -quiet -routeWithSiDriven 0
<CMD> setNanoRouteMode -quiet -drouteAutoStop 0
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly 0
<CMD> getDesignMode -quiet -topRoutingLayer
<CMD> getDesignMode -quiet -bottomRoutingLayer
<CMD> setNanoRouteMode -quiet -drouteEndIteration 1
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3400.04 (MB), peak = 3732.74 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -route_detail_auto_stop                    false
setNanoRouteMode -route_detail_end_iteration                1
setNanoRouteMode -route_detail_fix_antenna                  true
setNanoRouteMode -route_detail_on_grid_only                 0
setNanoRouteMode -route_detail_post_route_litho_repair      false
setNanoRouteMode -route_detail_post_route_spread_wire       1
setNanoRouteMode -route_detail_post_route_swap_via          {}
setNanoRouteMode -route_detail_post_route_wire_widen_rule   LEFSpecialRouteSpec
setNanoRouteMode -route_detail_use_multi_cut_via_effort     {}
setNanoRouteMode -route_route_side                          front
setNanoRouteMode -route_extract_third_party_compatible      false
setNanoRouteMode -route_global_exp_timing_driven_std_delay  25.2
setNanoRouteMode -route_ignore_antenna_top_cell_pin         false
setNanoRouteMode -route_antenna_diode_insertion             false
setNanoRouteMode -route_selected_net_only                   false
setNanoRouteMode -route_with_eco                            false
setNanoRouteMode -route_with_litho_driven                   false
setNanoRouteMode -route_with_si_driven                      false
setNanoRouteMode -route_with_timing_driven                  true
setNanoRouteMode -timingEngine                              {}
setExtractRCMode -engine                                    preRoute
setDelayCalMode -enable_high_fanout                         true
setDelayCalMode -enable_ideal_seq_async_pins                false
setDelayCalMode -eng_enablePrePlacedFlow                    false
setDelayCalMode -engine                                     aae
setDelayCalMode -ignoreNetLoad                              false
setDelayCalMode -socv_accuracy_mode                         low
setSIMode -separate_delta_delay_on_data                     true

#default_rc_corner has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
Begin checking placement ... (start mem=3974.5M, init mem=3974.5M)
TechSite Violation:	307
*info: Placed = 61672          (Fixed = 10044)
*info: Unplaced = 0           
Placement Density:54.39%(164310/302062)
Placement Density (including fixed std cells):55.41%(171180/308932)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:01.0; vio checks: cpu=0:00:00.5, real=0:00:01.0; mem=3974.5M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
#WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.

changeUseClockNetStatus Option :  -ignoreSkipRoutingNets -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3974.5M) ***

globalDetailRoute

#Start globalDetailRoute on Tue Feb  4 23:49:31 2025
#
#Generating timing data, please wait...
#55441 total nets, 54119 already routed, 54119 will ignore in trialRoute
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
#Dump tif for version 2.1
Total number of fetched objects 55441
End delay calculation. (MEM=3425.53 CPU=0:00:02.1 REAL=0:00:02.0)
#Generating timing data took: cpu time = 00:00:10, elapsed time = 00:00:10, memory = 3358.15 (MB), peak = 3732.74 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
#WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start reading timing information from file .timing_file_94434.tif.gz ...
#Read in timing information for 158 ports, 51628 instances from timing file .timing_file_94434.tif.gz.
#NanoRoute Version 23.13-s082_1 NR241029-2256/23_13-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Total number of trivial nets (e.g. < 2 pins) = 1579 (skipped).
#Total number of routable nets = 54119.
#Total number of nets in the design = 55698.
#54119 routable nets do not have any wires.
#54119 nets will be global routed.
#15 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Start routing data preparation on Tue Feb  4 23:49:42 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
# Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
# Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
# Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
# Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
#Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
#shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
#pin_access_rlayer=2(Metal2)
#shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3414.21 (MB), peak = 3732.74 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3435.46 (MB), peak = 3732.74 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#
#Finished routing data preparation on Tue Feb  4 23:49:53 2025
#
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 59.87 (MB)
#Total memory = 3435.46 (MB)
#Peak memory = 3732.74 (MB)
#
#
#Start global routing on Tue Feb  4 23:49:53 2025
#
#
#Start global routing initialization on Tue Feb  4 23:49:53 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Tue Feb  4 23:49:53 2025
#
#Start routing resource analysis on Tue Feb  4 23:49:53 2025
#
#Routing resource analysis is done on Tue Feb  4 23:49:54 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal1         H         683        2445       43890    52.91%
#  Metal2         V        2956          32       43890     0.00%
#  Metal3         H        3116          12       43890     0.00%
#  Metal4         V        2956          32       43890     0.00%
#  Metal5         H        3117          11       43890     0.00%
#  Metal6         V        2956          32       43890     0.00%
#  Metal7         H        3117          11       43890     0.00%
#  Metal8         V        2956          32       43890     0.00%
#  Metal9         H        3106          22       43890     0.00%
#  Metal10        V        1066         128       43890     6.00%
#  Metal11        H        1122         129       43890     5.58%
#  --------------------------------------------------------------
#  Total                  27154       9.56%      482790     5.86%
#
#
#
#
#Global routing data preparation is done on Tue Feb  4 23:49:54 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3443.41 (MB), peak = 3732.74 (MB)
#
#
#Global routing initialization is done on Tue Feb  4 23:49:54 2025
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3446.74 (MB), peak = 3732.74 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3471.07 (MB), peak = 3732.74 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3495.91 (MB), peak = 3732.74 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3495.91 (MB), peak = 3732.74 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 3545.12 (MB), peak = 3732.74 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 1579 (skipped).
#Total number of routable nets = 54119.
#Total number of nets in the design = 55698.
#
#54119 routable nets have routed wires.
#15 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Unconstrained  
#------------------------------------------------------------
#      Default           15                15           54104  
#------------------------------------------------------------
#        Total           15                15           54104  
#------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Unconstrained  
#------------------------------------------------------------
#      Default           15                15           54104  
#------------------------------------------------------------
#        Total           15                15           54104  
#------------------------------------------------------------
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  Metal1        0(0.00%)   (0.00%)
#  Metal2        0(0.00%)   (0.00%)
#  Metal3        0(0.00%)   (0.00%)
#  Metal4        0(0.00%)   (0.00%)
#  Metal5        0(0.00%)   (0.00%)
#  Metal6        0(0.00%)   (0.00%)
#  Metal7        0(0.00%)   (0.00%)
#  Metal8        0(0.00%)   (0.00%)
#  Metal9        0(0.00%)   (0.00%)
#  Metal10       0(0.00%)   (0.00%)
#  Metal11       0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   Metal1(H)    |              4.00 |            117.33 |   157.31   437.75   171.00   451.44 |
[hotspot] |   Metal2(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (Metal1)     4.00 | (Metal1)   117.33 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#
#  Routing Statistics
#
#----------------+-----------+-------+
#  Layer         | Length(um)|   Vias|
#----------------+-----------+-------+
#  Poly ( 0H)    |          0|      0|
#  Metal1 ( 1H)  |        188| 179220|
#  Metal2 ( 2V)  |     308061| 109071|
#  Metal3 ( 3H)  |     366841|   9613|
#  Metal4 ( 4V)  |     210337|   1104|
#  Metal5 ( 5H)  |      26944|     78|
#  Metal6 ( 6V)  |        602|     57|
#  Metal7 ( 7H)  |         23|     56|
#  Metal8 ( 8V)  |       1058|     40|
#  Metal9 ( 9H)  |        111|      1|
#  Metal10 (10V) |          0|      0|
#  Metal11 (11H) |          0|      0|
#----------------+-----------+-------+
#  Total         |     914166| 299240|
#----------------+-----------+-------+
#
# Total half perimeter of net bounding box: 879339 um.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:10
#Elapsed time = 00:00:10
#Increased memory = 106.73 (MB)
#Total memory = 3542.19 (MB)
#Peak memory = 3732.74 (MB)
#
#Finished global routing on Tue Feb  4 23:50:03 2025
#
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3535.34 (MB), peak = 3732.74 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#Start Track Assignment.
#Done with 74334 horizontal wires in 7 hboxes and 78439 vertical wires in 7 hboxes.
#Done with 17527 horizontal wires in 7 hboxes and 19452 vertical wires in 7 hboxes.
#Done with 7 horizontal wires in 7 hboxes and 7 vertical wires in 7 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# Metal1       140.12 	  2.94%  	  0.00% 	  2.94%
# Metal2    306000.84 	  0.06%  	  0.00% 	  0.00%
# Metal3    363087.93 	  0.08%  	  0.00% 	  0.00%
# Metal4    210367.99 	  0.00%  	  0.00% 	  0.00%
# Metal5     26974.57 	  0.00%  	  0.00% 	  0.00%
# Metal6       599.83 	  0.00%  	  0.00% 	  0.00%
# Metal7        21.75 	  0.00%  	  0.00% 	  0.00%
# Metal8      1065.68 	  0.00%  	  0.00% 	  0.00%
# Metal9       112.29 	  0.00%  	  0.00% 	  0.00%
# Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
# Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      908370.98  	  0.05% 	  0.00% 	  0.00%
#Complete Track Assignment.
#
#  Routing Statistics
#
#----------------+-----------+-------+
#  Layer         | Length(um)|   Vias|
#----------------+-----------+-------+
#  Poly ( 0H)    |          0|      0|
#  Metal1 ( 1H)  |        136| 179220|
#  Metal2 ( 2V)  |     303718| 109071|
#  Metal3 ( 3H)  |     362325|   9613|
#  Metal4 ( 4V)  |     210113|   1104|
#  Metal5 ( 5H)  |      26942|     78|
#  Metal6 ( 6V)  |        599|     57|
#  Metal7 ( 7H)  |         22|     56|
#  Metal8 ( 8V)  |       1064|     40|
#  Metal9 ( 9H)  |        111|      1|
#  Metal10 (10V) |          0|      0|
#  Metal11 (11H) |          0|      0|
#----------------+-----------+-------+
#  Total         |     905028| 299240|
#----------------+-----------+-------+
#
# Total half perimeter of net bounding box: 879339 um.
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 3532.32 (MB), peak = 3732.74 (MB)
#
#number of short segments in preferred routing layers
#	Metal8    Metal9    Total 
#	12        17        29        
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:30
#Elapsed time = 00:00:30
#Increased memory = 158.62 (MB)
#Total memory = 3533.59 (MB)
#Peak memory = 3732.74 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1593
#
#  By Layer and Type:
#
#---------+-------+-------+------+-------+-------+
#  -      | MetSpc| EOLSpc| Short| CutSpc| Totals|
#---------+-------+-------+------+-------+-------+
#  Metal1 |      3|     18|  1560|      2|   1583|
#  Metal2 |      1|      0|     9|      0|     10|
#  Totals |      4|     18|  1569|      2|   1593|
#---------+-------+-------+------+-------+-------+
#
#cpu time = 00:01:47, elapsed time = 00:01:47, memory = 3539.19 (MB), peak = 3732.74 (MB)
#start 1st optimization iteration ...
#   number of violations = 38
#
#  By Layer and Type:
#
#---------+-------+-------+------+-----+-------+
#  -      | MetSpc| EOLSpc| Short| Loop| Totals|
#---------+-------+-------+------+-----+-------+
#  Metal1 |      8|      0|    19|    1|     28|
#  Metal2 |      6|      2|     0|    2|     10|
#  Totals |     14|      2|    19|    3|     38|
#---------+-------+-------+------+-----+-------+
#
#    number of process antenna violations = 12
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 3606.66 (MB), peak = 3832.08 (MB)
#Complete Detail Routing.
#
#  Routing Statistics
#
#----------------+-----------+-------+
#  Layer         | Length(um)|   Vias|
#----------------+-----------+-------+
#  Poly ( 0H)    |          0|      0|
#  Metal1 ( 1H)  |      32166| 189433|
#  Metal2 ( 2V)  |     337503| 122494|
#  Metal3 ( 3H)  |     349315|  13085|
#  Metal4 ( 4V)  |     229332|   1119|
#  Metal5 ( 5H)  |      27652|     59|
#  Metal6 ( 6V)  |        614|     38|
#  Metal7 ( 7H)  |         30|     37|
#  Metal8 ( 8V)  |        986|     12|
#  Metal9 ( 9H)  |         69|      1|
#  Metal10 (10V) |          0|      0|
#  Metal11 (11H) |          0|      0|
#----------------+-----------+-------+
#  Total         |     977669| 326278|
#----------------+-----------+-------+
#
# Total half perimeter of net bounding box: 879339 um.
#Total number of DRC violations = 38
#Cpu time = 00:02:06
#Elapsed time = 00:02:07
#Increased memory = 67.04 (MB)
#Total memory = 3600.63 (MB)
#Peak memory = 3832.08 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#- start antenna fix number of process antenna vio = 6.
#- start antenna fix number of net violated process antenna rule = 6.
#
#  By Layer and Type:
#
#---------+-------+-------+------+-----+-------+
#  -      | MetSpc| EOLSpc| Short| Loop| Totals|
#---------+-------+-------+------+-----+-------+
#  Metal1 |      8|      0|    19|    1|     28|
#  Metal2 |      6|      2|     0|    2|     10|
#  Totals |     14|      2|    19|    3|     38|
#---------+-------+-------+------+-----+-------+
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 3618.03 (MB), peak = 3832.08 (MB)
#
#
#  Routing Statistics
#
#----------------+-----------+-------+
#  Layer         | Length(um)|   Vias|
#----------------+-----------+-------+
#  Poly ( 0H)    |          0|      0|
#  Metal1 ( 1H)  |      32166| 189433|
#  Metal2 ( 2V)  |     337503| 122494|
#  Metal3 ( 3H)  |     349283|  13097|
#  Metal4 ( 4V)  |     229332|   1131|
#  Metal5 ( 5H)  |      27684|     59|
#  Metal6 ( 6V)  |        614|     38|
#  Metal7 ( 7H)  |         30|     37|
#  Metal8 ( 8V)  |        986|     12|
#  Metal9 ( 9H)  |         69|      1|
#  Metal10 (10V) |          0|      0|
#  Metal11 (11H) |          0|      0|
#----------------+-----------+-------+
#  Total         |     977669| 326302|
#----------------+-----------+-------+
#
# Total half perimeter of net bounding box: 879339 um.
#Total number of DRC violations = 38
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#
#  Routing Statistics
#
#----------------+-----------+-------+
#  Layer         | Length(um)|   Vias|
#----------------+-----------+-------+
#  Poly ( 0H)    |          0|      0|
#  Metal1 ( 1H)  |      32166| 189433|
#  Metal2 ( 2V)  |     337503| 122494|
#  Metal3 ( 3H)  |     349283|  13097|
#  Metal4 ( 4V)  |     229332|   1131|
#  Metal5 ( 5H)  |      27684|     59|
#  Metal6 ( 6V)  |        614|     38|
#  Metal7 ( 7H)  |         30|     37|
#  Metal8 ( 8V)  |        986|     12|
#  Metal9 ( 9H)  |         69|      1|
#  Metal10 (10V) |          0|      0|
#  Metal11 (11H) |          0|      0|
#----------------+-----------+-------+
#  Total         |     977669| 326302|
#----------------+-----------+-------+
#
# Total half perimeter of net bounding box: 879339 um.
#Total number of DRC violations = 38
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#
#Start Post Route wire spreading..
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#
#Start DRC checking..
#   number of violations = 38
#
#  By Layer and Type:
#
#---------+-------+-------+------+-----+-------+
#  -      | MetSpc| EOLSpc| Short| Loop| Totals|
#---------+-------+-------+------+-----+-------+
#  Metal1 |      8|      0|    19|    1|     28|
#  Metal2 |      5|      3|     0|    2|     10|
#  Totals |     13|      3|    19|    3|     38|
#---------+-------+-------+------+-----+-------+
#
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3617.64 (MB), peak = 3832.08 (MB)
#CELL_VIEW CONV_ACC,init has 38 DRC violations
#Total number of DRC violations = 38
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#WARNING (NRIF-79) Wrong option value for drouteUseMultiCutViaEffort <>, reset to default.
#WARNING (NRIF-67) In option 'OnGridOnly 0', 0 is an unknown type. It will be ignored.
#WARNING (NRIF-68) Option 'OnGridOnly 0' did not specify a correct type. It will be ignored.
#WARNING (NRDR-157) In option 'PostRouteSwapVia ',  is invalid and will be ignored.
#WARNING (EMS-27) Message (NRIF-79) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (EMS-27) Message (NRIF-67) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (EMS-27) Message (NRIF-68) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (EMS-27) Message (NRDR-157) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Feb  4 23:52:42 2025
#
#
#Start Post Route Wire Spread.
#Done with 18782 horizontal wires in 13 hboxes and 14745 vertical wires in 13 hboxes.
#Complete Post Route Wire Spread.
#
#
#  Routing Statistics
#
#----------------+-----------+-------+
#  Layer         | Length(um)|   Vias|
#----------------+-----------+-------+
#  Poly ( 0H)    |          0|      0|
#  Metal1 ( 1H)  |      32514| 189433|
#  Metal2 ( 2V)  |     342134| 122494|
#  Metal3 ( 3H)  |     357226|  13097|
#  Metal4 ( 4V)  |     230928|   1131|
#  Metal5 ( 5H)  |      27731|     59|
#  Metal6 ( 6V)  |        614|     38|
#  Metal7 ( 7H)  |         30|     37|
#  Metal8 ( 8V)  |        986|     12|
#  Metal9 ( 9H)  |         69|      1|
#  Metal10 (10V) |          0|      0|
#  Metal11 (11H) |          0|      0|
#----------------+-----------+-------+
#  Total         |     992231| 326302|
#----------------+-----------+-------+
#
# Total half perimeter of net bounding box: 879339 um.
#
#Start DRC checking..
#   number of violations = 34
#
#  By Layer and Type:
#
#---------+-------+-------+------+-----+-------+
#  -      | MetSpc| EOLSpc| Short| Loop| Totals|
#---------+-------+-------+------+-----+-------+
#  Metal1 |      8|      0|    19|    1|     28|
#  Metal2 |      3|      1|     0|    2|      6|
#  Totals |     11|      1|    19|    3|     34|
#---------+-------+-------+------+-----+-------+
#
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 3620.51 (MB), peak = 3832.08 (MB)
#CELL_VIEW CONV_ACC,init has 34 DRC violations
#Total number of DRC violations = 34
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 34
#
#  By Layer and Type:
#
#---------+-------+-------+------+-----+-------+
#  -      | MetSpc| EOLSpc| Short| Loop| Totals|
#---------+-------+-------+------+-----+-------+
#  Metal1 |      8|      0|    19|    1|     28|
#  Metal2 |      3|      1|     0|    2|      6|
#  Totals |     11|      1|    19|    3|     34|
#---------+-------+-------+------+-----+-------+
#
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 3623.62 (MB), peak = 3832.08 (MB)
#CELL_VIEW CONV_ACC,init has 34 DRC violations
#Total number of DRC violations = 34
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#
#  Routing Statistics
#
#----------------+-----------+-------+
#  Layer         | Length(um)|   Vias|
#----------------+-----------+-------+
#  Poly ( 0H)    |          0|      0|
#  Metal1 ( 1H)  |      32514| 189433|
#  Metal2 ( 2V)  |     342134| 122494|
#  Metal3 ( 3H)  |     357226|  13097|
#  Metal4 ( 4V)  |     230928|   1131|
#  Metal5 ( 5H)  |      27731|     59|
#  Metal6 ( 6V)  |        614|     38|
#  Metal7 ( 7H)  |         30|     37|
#  Metal8 ( 8V)  |        986|     12|
#  Metal9 ( 9H)  |         69|      1|
#  Metal10 (10V) |          0|      0|
#  Metal11 (11H) |          0|      0|
#----------------+-----------+-------+
#  Total         |     992231| 326302|
#----------------+-----------+-------+
#
# Total half perimeter of net bounding box: 879339 um.
#detailRoute Statistics:
#Cpu time = 00:02:50
#Elapsed time = 00:02:50
#Increased memory = 90.03 (MB)
#Total memory = 3623.62 (MB)
#Peak memory = 3832.08 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:03:32
#Elapsed time = 00:03:32
#Increased memory = 197.70 (MB)
#Total memory = 3600.49 (MB)
#Peak memory = 3832.08 (MB)
#Number of warnings = 108
#Total number of warnings = 121
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Feb  4 23:53:03 2025
#
#Default setup view is reset to Setup.
#Default setup view is reset to Setup.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:03:32, elapsed time = 00:03:33, memory = 3544.19 (MB), peak = 3832.08 (MB)
#
#  Scalability Statistics
#
#----------------------------+---------+-------------+------------+
#  routeDesign               | cpu time| elapsed time| scalability|
#----------------------------+---------+-------------+------------+
#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
#  Post Callback             | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation    | 00:00:10|     00:00:10|         1.0|
#  DB Import                 | 00:00:01|     00:00:01|         1.0|
#  DB Export                 | 00:00:01|     00:00:01|         1.0|
#  Cell Pin Access           | 00:00:08|     00:00:08|         1.0|
#  Data Preparation          | 00:00:03|     00:00:03|         1.0|
#  Global Routing            | 00:00:10|     00:00:10|         1.0|
#  Track Assignment          | 00:00:08|     00:00:08|         1.0|
#  Detail Routing            | 00:02:06|     00:02:06|         1.0|
#  Antenna Fixing            | 00:00:12|     00:00:12|         1.0|
#  Post Route Wire Spreading | 00:00:31|     00:00:31|         1.0|
#  Entire Command            | 00:03:32|     00:03:33|         1.0|
#----------------------------+---------+-------------+------------+
#

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
ERROR     IMPSP-365            1  Design has inst(s) with SITE '%s', but t...
WARNING   NRDB-2005            2  %s %s has special wires but no definitio...
WARNING   NRDR-157            25  In option '%s %s', %s is invalid and wil...
WARNING   NRIG-1303            1  The congestion map does not match the GC...
WARNING   NRIF-67             25  In option '%s %s', %s is an unknown type...
WARNING   NRIF-68             25  Option '%s %s' did not specify a correct...
WARNING   NRIF-79             25  Wrong option value for %s <%s>, reset to...
WARNING   NRIF-95             31  Option setNanoRouteMode -routeTopRouting...
*** Message Summary: 136 warning(s), 1 error(s)

<CMD> is_innovus_plus
<CMD> setAnalysisMode -cppr both -clockGatingCheck true -timeBorrowing true -useOutputPinCap true -sequentialConstProp false -timingSelfLoopsNoSkew false -enableMultipleDriveNet true -clkSrcPath true -warn true -usefulSkew false -analysisType onChipVariation -log true
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -timingDebugReport -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix CONV_ACC_postRoute -outDir timingReports
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching setDelayCal -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
*** timeDesign #5 [begin] () : totSession cpu/real = 0:17:47.4/0:41:30.7 (0.4), mem = 3872.7M
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'CONV_ACC' of instances=61672 and nets=55698 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design CONV_ACC.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.15
      Min Width        : 0.06
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.18
      Min Width        : 0.08
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.18
      Min Width        : 0.08
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.18
      Min Width        : 0.08
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.18
      Min Width        : 0.08
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.18
      Min Width        : 0.08
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.18
      Min Width        : 0.08
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.18
      Min Width        : 0.08
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 1
      Min Width        : 0.08
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.22
      Layer Dielectric : 4.1
* Layer Id             : 11 - M11
      Thickness        : 1
      Min Width        : 0.22
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /home/siddhanth/PD_project_CNN/work/innovus_temp_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_cadencea19_siddhanth_BUFuaO/CONV_ACC_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_4j44Zg.rcdb.d  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 3872.7M)
Extracted 10.0003% (CPU Time= 0:00:00.8  MEM= 3924.7M)
Extracted 20.0002% (CPU Time= 0:00:01.0  MEM= 3924.7M)
Extracted 30.0003% (CPU Time= 0:00:01.5  MEM= 3924.7M)
Extracted 40.0003% (CPU Time= 0:00:02.0  MEM= 3924.7M)
Extracted 50.0004% (CPU Time= 0:00:02.2  MEM= 3924.7M)
Extracted 60.0003% (CPU Time= 0:00:02.6  MEM= 3928.7M)
Extracted 70.0002% (CPU Time= 0:00:03.5  MEM= 3928.7M)
Extracted 80.0003% (CPU Time= 0:00:03.8  MEM= 3928.7M)
Extracted 90.0003% (CPU Time= 0:00:04.2  MEM= 3928.7M)
Extracted 100% (CPU Time= 0:00:05.0  MEM= 3928.7M)
Number of Extracted Resistors     : 886465
Number of Extracted Ground Cap.   : 910419
Number of Extracted Coupling Cap. : 1816660
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 3904.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.3  Real Time: 0:00:06.0  MEM: 3908.672M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=3608.265625 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: CONV_ACC
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3650.41)
Initializing multi-corner resistance tables ...
Total number of fetched objects 55441
AAE_INFO-618: Total number of nets in the design is 55698,  99.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=3723.77 CPU=0:00:05.6 REAL=0:00:06.0)
End delay calculation (fullDC). (MEM=3700.04 CPU=0:00:06.3 REAL=0:00:06.0)
Save waveform /home/siddhanth/PD_project_CNN/work/innovus_temp_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_cadencea19_siddhanth_BUFuaO/.AAE_L7iopi/.AAE_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3719.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 3719.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3657.14)
Glitch Analysis: View Setup -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View Setup -- Total Number of Nets Analyzed = 55441. 
Total number of fetched objects 55441
AAE_INFO-618: Total number of nets in the design is 55698,  9.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=3700 CPU=0:00:02.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=3700 CPU=0:00:02.5 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:11.6 real=0:00:12.0 totSessionCpu=0:18:05 mem=4249.1M)
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Generating machine readable timing report  timingReports/CONV_ACC_postRoute.btarpt.gz
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 Setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.230  | -0.230  |  0.041  |
|           TNS (ns):| -37.903 | -37.903 |  0.000  |
|    Violating Paths:|  1592   |  1592   |    0    |
|          All Paths:|  15238  |  11617  |  10281  |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.396%
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 20.28 sec
Total Real time: 20.0 sec
Total Memory Usage: 4321.414062 Mbytes
Reset AAE Options
*** timeDesign #5 [finish] () : cpu/real = 0:00:20.3/0:00:20.1 (1.0), totSession cpu/real = 0:18:07.7/0:41:50.8 (0.4), mem = 4321.4M
<CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
<CMD> timeDesign -timingDebugReport -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix CONV_ACC_postRoute -outDir timingReports
*** timeDesign #6 [begin] () : totSession cpu/real = 0:18:08.3/0:42:16.4 (0.4), mem = 4327.9M
 Reset EOS DB
Ignoring AAE DB Resetting ...
Extraction called for design 'CONV_ACC' of instances=61672 and nets=55698 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design CONV_ACC.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.15
      Min Width        : 0.06
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.18
      Min Width        : 0.08
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.18
      Min Width        : 0.08
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.18
      Min Width        : 0.08
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.18
      Min Width        : 0.08
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.18
      Min Width        : 0.08
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.18
      Min Width        : 0.08
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.18
      Min Width        : 0.08
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 1
      Min Width        : 0.08
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.22
      Layer Dielectric : 4.1
* Layer Id             : 11 - M11
      Thickness        : 1
      Min Width        : 0.22
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /home/siddhanth/PD_project_CNN/work/innovus_temp_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_cadencea19_siddhanth_BUFuaO/CONV_ACC_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_4j44Zg.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute -effortLevel low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 4327.9M)
Extracted 10.0003% (CPU Time= 0:00:00.8  MEM= 4387.9M)
Extracted 20.0002% (CPU Time= 0:00:01.0  MEM= 4387.9M)
Extracted 30.0003% (CPU Time= 0:00:01.5  MEM= 4387.9M)
Extracted 40.0003% (CPU Time= 0:00:02.0  MEM= 4387.9M)
Extracted 50.0004% (CPU Time= 0:00:02.2  MEM= 4387.9M)
Extracted 60.0003% (CPU Time= 0:00:02.6  MEM= 4391.9M)
Extracted 70.0002% (CPU Time= 0:00:03.5  MEM= 4391.9M)
Extracted 80.0003% (CPU Time= 0:00:03.8  MEM= 4391.9M)
Extracted 90.0003% (CPU Time= 0:00:04.3  MEM= 4391.9M)
Extracted 100% (CPU Time= 0:00:05.1  MEM= 4391.9M)
Number of Extracted Resistors     : 886465
Number of Extracted Ground Cap.   : 910419
Number of Extracted Coupling Cap. : 1816660
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 4367.9M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:06.5  Real Time: 0:00:06.0  MEM: 4371.945M)
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: CONV_ACC
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3634.5)
*** Calculating scaling factor for MIN libraries using the default operating condition of each library.
Initializing multi-corner resistance tables ...
Total number of fetched objects 55441
AAE_INFO-618: Total number of nets in the design is 55698,  99.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=3692.58 CPU=0:00:05.5 REAL=0:00:05.0)
End delay calculation (fullDC). (MEM=3692.58 CPU=0:00:06.1 REAL=0:00:06.0)
Save waveform /home/siddhanth/PD_project_CNN/work/innovus_temp_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1_cadencea19_siddhanth_BUFuaO/.AAE_L7iopi/.AAE_94434_e66708bf-186a-4a2d-a5c2-309a068f6ad1/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3701.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.2, REAL = 0:00:00.0, MEM = 3701.2M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3658.73)
Glitch Analysis: View Hold -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View Hold -- Total Number of Nets Analyzed = 55441. 
Total number of fetched objects 55441
AAE_INFO-618: Total number of nets in the design is 55698,  4.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=3671.37 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3671.37 CPU=0:00:00.3 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:09.0 real=0:00:09.0 totSessionCpu=0:18:24 mem=4248.4M)
Generating machine readable timing report  timingReports/CONV_ACC_postRoute_hold.btarpt.gz

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 Hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  |  0.013  | -0.010  |
|           TNS (ns):| -0.037  |  0.000  | -0.037  |
|    Violating Paths:|   11    |    0    |   11    |
|          All Paths:|  15238  |  11617  |  10281  |
+--------------------+---------+---------+---------+

Density: 54.396%
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 16.7 sec
Total Real time: 16.0 sec
Total Memory Usage: 4210.726562 Mbytes
Reset AAE Options
*** timeDesign #6 [finish] () : cpu/real = 0:00:16.7/0:00:16.3 (1.0), totSession cpu/real = 0:18:25.0/0:42:32.7 (0.4), mem = 4210.7M
<CMD> getFillerMode -quiet
<CMD> addFiller -cell FILL8 FILL64 FILL4 FILL32 FILL2 FILL16 FILL1 DECAP10 DECAP9 DECAP8 DECAP7 DECAP6 DECAP5 DECAP4 DECAP3 DECAP2 -prefix FILLER
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
**Info: (IMPSP-2055): Transparent Filler Flow is OFF !

INFO: No filler could be restored
**ERROR: (IMPSP-365):	Design has inst(s) with SITE 'CoreSiteDouble', but the floorplan has no rows defined for this site. Any locations found for such insts will be illegal; create rows for this site to avoid this.
Type 'man IMPSP-365' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 273 filler insts (cell FILL64 / prefix FILLER).
*INFO:   Added 1234 filler insts (cell FILL32 / prefix FILLER).
*INFO:   Added 5543 filler insts (cell FILL16 / prefix FILLER).
*INFO:   Added 4666 filler insts (cell DECAP10 / prefix FILLER).
*INFO:   Added 1281 filler insts (cell DECAP9 / prefix FILLER).
*INFO:   Added 1429 filler insts (cell DECAP8 / prefix FILLER).
*INFO:   Added 5150 filler insts (cell FILL8 / prefix FILLER).
*INFO:   Added 1631 filler insts (cell DECAP7 / prefix FILLER).
*INFO:   Added 1802 filler insts (cell DECAP6 / prefix FILLER).
*INFO:   Added 2597 filler insts (cell DECAP5 / prefix FILLER).
*INFO:   Added 3535 filler insts (cell DECAP4 / prefix FILLER).
*INFO:   Added 8123 filler insts (cell FILL4 / prefix FILLER).
*INFO:   Added 4696 filler insts (cell DECAP3 / prefix FILLER).
*INFO:   Added 6853 filler insts (cell DECAP2 / prefix FILLER).
*INFO:   Added 10411 filler insts (cell FILL2 / prefix FILLER).
*INFO:   Added 15854 filler insts (cell FILL1 / prefix FILLER).
*INFO: Total 75078 filler insts added - prefix FILLER (CPU: 0:00:02.5).
For 75078 new insts, <CMD> saveDesign finaldesign.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=02/04 23:56:19, mem=3601.6M)
% Begin Save ccopt configuration ... (date=02/04 23:56:19, mem=3601.6M)
% End Save ccopt configuration ... (date=02/04 23:56:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=3601.9M, current mem=3601.9M)
% Begin Save netlist data ... (date=02/04 23:56:19, mem=3601.9M)
Writing Binary DB to finaldesign.enc.dat/CONV_ACC.v.bin in single-threaded mode...
% End Save netlist data ... (date=02/04 23:56:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=3601.9M, current mem=3601.9M)
Saving symbol-table file ...
Saving congestion map file finaldesign.enc.dat/CONV_ACC.route.congmap.gz ...
% Begin Save AAE data ... (date=02/04 23:56:19, mem=3602.2M)
Saving AAE Data ...
% End Save AAE data ... (date=02/04 23:56:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=3603.1M, current mem=3603.1M)
Saving preference file finaldesign.enc.dat/gui.pref.tcl ...
Saving mode setting ...
**WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
Saving global file ...
% Begin Save floorplan data ... (date=02/04 23:56:20, mem=3604.5M)
Saving floorplan file ...
% End Save floorplan data ... (date=02/04 23:56:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=3604.5M, current mem=3604.5M)
*info - save blackBox cells to lef file finaldesign.enc.dat/CONV_ACC.bbox.lef
Saving Drc markers ...
... 341 markers are saved ...
... 31 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=02/04 23:56:20, mem=3604.5M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=02/04 23:56:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=3604.5M, current mem=3604.5M)
% Begin Save routing data ... (date=02/04 23:56:20, mem=3604.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.4 real=0:00:00.0 mem=4207.4M) ***
% End Save routing data ... (date=02/04 23:56:20, total cpu=0:00:00.4, real=0:00:00.0, peak res=3604.6M, current mem=3604.6M)
Saving property file finaldesign.enc.dat/CONV_ACC.prop
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=4210.4M) ***
#Saving pin access data to file finaldesign.enc.dat/CONV_ACC.apa ...
#
% Begin Save power constraints data ... (date=02/04 23:56:21, mem=3604.7M)
% End Save power constraints data ... (date=02/04 23:56:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=3604.7M, current mem=3604.7M)
default_rc_corner
Generated self-contained design finaldesign.enc.dat
MIN MAX
default_rc_corner
top
../script/syn.sdc
#% End save design ... (date=02/04 23:56:22, total cpu=0:00:02.6, real=0:00:03.0, peak res=3605.5M, current mem=3605.5M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> streamOut CONV_ACC.gds -libName DesignLib -units 2000 -mode ALL
Parse flat map file 'streamOut.map'
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Convert 0 swires and 0 svias from compressed groups
Output for via structure generation total number 34
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    233                             COMP
    234                          DIEAREA
    227                          Metal11
    217                            Via10
    226                          Metal11
    206                          Metal10
    216                            Via10
    196                             Via9
    225                          Metal11
    205                          Metal10
    185                           Metal9
    214                            Via10
    195                             Via9
    175                             Via8
    223                          Metal11
    204                          Metal10
    184                           Metal9
    164                           Metal8
    8                             Metal1
    22                              Via1
    2                               Cont
    64                              Via3
    44                              Via2
    5                               Cont
    43                              Via2
    23                              Via1
    1                               Cont
    9                             Metal1
    29                            Metal2
    50                            Metal3
    10                            Metal1
    30                            Metal2
    71                            Metal4
    11                            Metal1
    51                            Metal3
    31                            Metal2
    65                              Via3
    26                              Via1
    85                              Via4
    52                            Metal3
    32                            Metal2
    72                            Metal4
    92                            Metal5
    47                              Via2
    3                               Cont
    86                              Via4
    106                             Via5
    220                          Metal11
    200                          Metal10
    161                           Metal8
    78                            Metal4
    38                            Metal2
    58                            Metal3
    97                            Metal5
    117                           Metal6
    53                            Metal3
    14                            Metal1
    73                            Metal4
    93                            Metal5
    113                           Metal6
    218                          Metal11
    198                          Metal10
    178                           Metal9
    158                           Metal8
    75                            Metal4
    36                            Metal2
    16                            Metal1
    55                            Metal3
    119                           Metal6
    68                              Via3
    24                              Via1
    4                               Cont
    107                             Via5
    127                             Via6
    221                          Metal11
    182                           Metal9
    59                            Metal3
    79                            Metal4
    99                            Metal5
    118                           Metal6
    138                           Metal7
    212                            Via10
    173                             Via8
    70                              Via3
    90                              Via4
    109                             Via5
    129                             Via6
    222                          Metal11
    202                          Metal10
    183                           Metal9
    163                           Metal8
    143                           Metal7
    190                             Via9
    170                             Via8
    67                              Via3
    48                              Via2
    28                              Via1
    87                              Via4
    131                             Via6
    224                          Metal11
    180                           Metal9
    160                           Metal8
    101                           Metal5
    121                           Metal6
    141                           Metal7
    35                            Metal2
    74                            Metal4
    94                            Metal5
    114                           Metal6
    134                           Metal7
    176                           Metal9
    156                           Metal8
    13                            Metal1
    33                            Metal2
    77                            Metal4
    116                           Metal6
    136                           Metal7
    197                          Metal10
    177                           Metal9
    157                           Metal8
    54                            Metal3
    34                            Metal2
    15                            Metal1
    98                            Metal5
    137                           Metal7
    203                          Metal10
    159                           Metal8
    80                            Metal4
    100                           Metal5
    120                           Metal6
    139                           Metal7
    219                          Metal11
    199                          Metal10
    179                           Metal9
    57                            Metal3
    37                            Metal2
    17                            Metal1
    76                            Metal4
    96                            Metal5
    140                           Metal7
    201                          Metal10
    181                           Metal9
    162                           Metal8
    122                           Metal6
    142                           Metal7
    45                              Via2
    6                               Cont
    25                              Via1
    89                              Via4
    128                             Via6
    148                             Via7
    169                             Via8
    66                              Via3
    46                              Via2
    7                               Cont
    27                              Via1
    110                             Via5
    149                             Via7
    194                             Via9
    91                              Via4
    111                             Via5
    130                             Via6
    150                             Via7
    215                            Via10
    171                             Via8
    112                             Via5
    132                             Via6
    151                             Via7
    211                            Via10
    191                             Via9
    69                              Via3
    49                              Via2
    88                              Via4
    108                             Via5
    152                             Via7
    192                             Via9
    172                             Via8
    133                             Via6
    153                             Via7
    213                            Via10
    193                             Via9
    174                             Via8
    154                             Via7
    56                            Metal3
    12                            Metal1
    95                            Metal5
    115                           Metal6
    135                           Metal7
    155                           Metal8
    18                            Metal1
    19                            Metal1
    39                            Metal2
    60                            Metal3
    20                            Metal1
    40                            Metal2
    81                            Metal4
    21                            Metal1
    61                            Metal3
    41                            Metal2
    62                            Metal3
    42                            Metal2
    82                            Metal4
    102                           Metal5
    230                          Metal11
    210                          Metal10
    63                            Metal3
    83                            Metal4
    103                           Metal5
    123                           Metal6
    228                          Metal11
    208                          Metal10
    188                           Metal9
    168                           Metal8
    231                          Metal11
    84                            Metal4
    104                           Metal5
    124                           Metal6
    144                           Metal7
    186                           Metal9
    166                           Metal8
    126                           Metal6
    146                           Metal7
    207                          Metal10
    187                           Metal9
    167                           Metal8
    147                           Metal7
    229                          Metal11
    209                          Metal10
    189                           Metal9
    105                           Metal5
    125                           Metal6
    145                           Metal7
    165                           Metal8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                         136750

Ports/Pins                           158
    metal layer Metal2                62
    metal layer Metal3                52
    metal layer Metal4                17
    metal layer Metal5                13
    metal layer Metal6                 8
    metal layer Metal7                 1
    metal layer Metal8                 4
    metal layer Metal10                1

Nets                              559579
    metal layer Metal1             43171
    metal layer Metal2            315043
    metal layer Metal3            175245
    metal layer Metal4             24742
    metal layer Metal5              1245
    metal layer Metal6                54
    metal layer Metal7                40
    metal layer Metal8                31
    metal layer Metal9                 7
    metal layer Metal10                1

    Via Instances                 326302

Special Nets                        1023
    metal layer Metal1               975
    metal layer Metal10               24
    metal layer Metal11               24

    Via Instances                   6138

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                               54279
    metal layer Metal1              7031
    metal layer Metal2             34875
    metal layer Metal3             11708
    metal layer Metal4               605
    metal layer Metal5                35
    metal layer Metal6                11
    metal layer Metal7                 4
    metal layer Metal8                 6
    metal layer Metal10                4


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!

*** Memory Usage v#2 (Current mem = 4204.961M, initial mem = 847.488M) ***
*** Message Summary: 1193 warning(s), 7 error(s)

--- Ending "Innovus" (totcpu=0:18:36, real=0:46:40, mem=4205.0M) ---
