
Projet_IoT_OBD2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000037c0  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000168  08003990  08003990  00013990  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003af8  08003af8  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003af8  08003af8  00013af8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003b00  08003b00  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003b00  08003b00  00013b00  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003b04  08003b04  00013b04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003b08  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000a8  20000070  08003b78  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000118  08003b78  00020118  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c24b  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001be8  00000000  00000000  0002c2eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008a0  00000000  00000000  0002ded8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000007f8  00000000  00000000  0002e778  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000223d7  00000000  00000000  0002ef70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000aa35  00000000  00000000  00051347  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cc36a  00000000  00000000  0005bd7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001280e6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a98  00000000  00000000  0012813c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08003978 	.word	0x08003978

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08003978 	.word	0x08003978

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b96e 	b.w	80005a4 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468c      	mov	ip, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	f040 8083 	bne.w	80003f6 <__udivmoddi4+0x116>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d947      	bls.n	8000386 <__udivmoddi4+0xa6>
 80002f6:	fab2 f282 	clz	r2, r2
 80002fa:	b142      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fc:	f1c2 0020 	rsb	r0, r2, #32
 8000300:	fa24 f000 	lsr.w	r0, r4, r0
 8000304:	4091      	lsls	r1, r2
 8000306:	4097      	lsls	r7, r2
 8000308:	ea40 0c01 	orr.w	ip, r0, r1
 800030c:	4094      	lsls	r4, r2
 800030e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000312:	0c23      	lsrs	r3, r4, #16
 8000314:	fbbc f6f8 	udiv	r6, ip, r8
 8000318:	fa1f fe87 	uxth.w	lr, r7
 800031c:	fb08 c116 	mls	r1, r8, r6, ip
 8000320:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000324:	fb06 f10e 	mul.w	r1, r6, lr
 8000328:	4299      	cmp	r1, r3
 800032a:	d909      	bls.n	8000340 <__udivmoddi4+0x60>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000332:	f080 8119 	bcs.w	8000568 <__udivmoddi4+0x288>
 8000336:	4299      	cmp	r1, r3
 8000338:	f240 8116 	bls.w	8000568 <__udivmoddi4+0x288>
 800033c:	3e02      	subs	r6, #2
 800033e:	443b      	add	r3, r7
 8000340:	1a5b      	subs	r3, r3, r1
 8000342:	b2a4      	uxth	r4, r4
 8000344:	fbb3 f0f8 	udiv	r0, r3, r8
 8000348:	fb08 3310 	mls	r3, r8, r0, r3
 800034c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000350:	fb00 fe0e 	mul.w	lr, r0, lr
 8000354:	45a6      	cmp	lr, r4
 8000356:	d909      	bls.n	800036c <__udivmoddi4+0x8c>
 8000358:	193c      	adds	r4, r7, r4
 800035a:	f100 33ff 	add.w	r3, r0, #4294967295
 800035e:	f080 8105 	bcs.w	800056c <__udivmoddi4+0x28c>
 8000362:	45a6      	cmp	lr, r4
 8000364:	f240 8102 	bls.w	800056c <__udivmoddi4+0x28c>
 8000368:	3802      	subs	r0, #2
 800036a:	443c      	add	r4, r7
 800036c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000370:	eba4 040e 	sub.w	r4, r4, lr
 8000374:	2600      	movs	r6, #0
 8000376:	b11d      	cbz	r5, 8000380 <__udivmoddi4+0xa0>
 8000378:	40d4      	lsrs	r4, r2
 800037a:	2300      	movs	r3, #0
 800037c:	e9c5 4300 	strd	r4, r3, [r5]
 8000380:	4631      	mov	r1, r6
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	b902      	cbnz	r2, 800038a <__udivmoddi4+0xaa>
 8000388:	deff      	udf	#255	; 0xff
 800038a:	fab2 f282 	clz	r2, r2
 800038e:	2a00      	cmp	r2, #0
 8000390:	d150      	bne.n	8000434 <__udivmoddi4+0x154>
 8000392:	1bcb      	subs	r3, r1, r7
 8000394:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000398:	fa1f f887 	uxth.w	r8, r7
 800039c:	2601      	movs	r6, #1
 800039e:	fbb3 fcfe 	udiv	ip, r3, lr
 80003a2:	0c21      	lsrs	r1, r4, #16
 80003a4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003a8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ac:	fb08 f30c 	mul.w	r3, r8, ip
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0xe4>
 80003b4:	1879      	adds	r1, r7, r1
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0xe2>
 80003bc:	428b      	cmp	r3, r1
 80003be:	f200 80e9 	bhi.w	8000594 <__udivmoddi4+0x2b4>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1ac9      	subs	r1, r1, r3
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1110 	mls	r1, lr, r0, r1
 80003d0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x10c>
 80003dc:	193c      	adds	r4, r7, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x10a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80d9 	bhi.w	800059c <__udivmoddi4+0x2bc>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e7bf      	b.n	8000376 <__udivmoddi4+0x96>
 80003f6:	428b      	cmp	r3, r1
 80003f8:	d909      	bls.n	800040e <__udivmoddi4+0x12e>
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	f000 80b1 	beq.w	8000562 <__udivmoddi4+0x282>
 8000400:	2600      	movs	r6, #0
 8000402:	e9c5 0100 	strd	r0, r1, [r5]
 8000406:	4630      	mov	r0, r6
 8000408:	4631      	mov	r1, r6
 800040a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800040e:	fab3 f683 	clz	r6, r3
 8000412:	2e00      	cmp	r6, #0
 8000414:	d14a      	bne.n	80004ac <__udivmoddi4+0x1cc>
 8000416:	428b      	cmp	r3, r1
 8000418:	d302      	bcc.n	8000420 <__udivmoddi4+0x140>
 800041a:	4282      	cmp	r2, r0
 800041c:	f200 80b8 	bhi.w	8000590 <__udivmoddi4+0x2b0>
 8000420:	1a84      	subs	r4, r0, r2
 8000422:	eb61 0103 	sbc.w	r1, r1, r3
 8000426:	2001      	movs	r0, #1
 8000428:	468c      	mov	ip, r1
 800042a:	2d00      	cmp	r5, #0
 800042c:	d0a8      	beq.n	8000380 <__udivmoddi4+0xa0>
 800042e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000432:	e7a5      	b.n	8000380 <__udivmoddi4+0xa0>
 8000434:	f1c2 0320 	rsb	r3, r2, #32
 8000438:	fa20 f603 	lsr.w	r6, r0, r3
 800043c:	4097      	lsls	r7, r2
 800043e:	fa01 f002 	lsl.w	r0, r1, r2
 8000442:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000446:	40d9      	lsrs	r1, r3
 8000448:	4330      	orrs	r0, r6
 800044a:	0c03      	lsrs	r3, r0, #16
 800044c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000450:	fa1f f887 	uxth.w	r8, r7
 8000454:	fb0e 1116 	mls	r1, lr, r6, r1
 8000458:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800045c:	fb06 f108 	mul.w	r1, r6, r8
 8000460:	4299      	cmp	r1, r3
 8000462:	fa04 f402 	lsl.w	r4, r4, r2
 8000466:	d909      	bls.n	800047c <__udivmoddi4+0x19c>
 8000468:	18fb      	adds	r3, r7, r3
 800046a:	f106 3cff 	add.w	ip, r6, #4294967295
 800046e:	f080 808d 	bcs.w	800058c <__udivmoddi4+0x2ac>
 8000472:	4299      	cmp	r1, r3
 8000474:	f240 808a 	bls.w	800058c <__udivmoddi4+0x2ac>
 8000478:	3e02      	subs	r6, #2
 800047a:	443b      	add	r3, r7
 800047c:	1a5b      	subs	r3, r3, r1
 800047e:	b281      	uxth	r1, r0
 8000480:	fbb3 f0fe 	udiv	r0, r3, lr
 8000484:	fb0e 3310 	mls	r3, lr, r0, r3
 8000488:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048c:	fb00 f308 	mul.w	r3, r0, r8
 8000490:	428b      	cmp	r3, r1
 8000492:	d907      	bls.n	80004a4 <__udivmoddi4+0x1c4>
 8000494:	1879      	adds	r1, r7, r1
 8000496:	f100 3cff 	add.w	ip, r0, #4294967295
 800049a:	d273      	bcs.n	8000584 <__udivmoddi4+0x2a4>
 800049c:	428b      	cmp	r3, r1
 800049e:	d971      	bls.n	8000584 <__udivmoddi4+0x2a4>
 80004a0:	3802      	subs	r0, #2
 80004a2:	4439      	add	r1, r7
 80004a4:	1acb      	subs	r3, r1, r3
 80004a6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004aa:	e778      	b.n	800039e <__udivmoddi4+0xbe>
 80004ac:	f1c6 0c20 	rsb	ip, r6, #32
 80004b0:	fa03 f406 	lsl.w	r4, r3, r6
 80004b4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004b8:	431c      	orrs	r4, r3
 80004ba:	fa20 f70c 	lsr.w	r7, r0, ip
 80004be:	fa01 f306 	lsl.w	r3, r1, r6
 80004c2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004c6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004ca:	431f      	orrs	r7, r3
 80004cc:	0c3b      	lsrs	r3, r7, #16
 80004ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80004d2:	fa1f f884 	uxth.w	r8, r4
 80004d6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004da:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004de:	fb09 fa08 	mul.w	sl, r9, r8
 80004e2:	458a      	cmp	sl, r1
 80004e4:	fa02 f206 	lsl.w	r2, r2, r6
 80004e8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x220>
 80004ee:	1861      	adds	r1, r4, r1
 80004f0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004f4:	d248      	bcs.n	8000588 <__udivmoddi4+0x2a8>
 80004f6:	458a      	cmp	sl, r1
 80004f8:	d946      	bls.n	8000588 <__udivmoddi4+0x2a8>
 80004fa:	f1a9 0902 	sub.w	r9, r9, #2
 80004fe:	4421      	add	r1, r4
 8000500:	eba1 010a 	sub.w	r1, r1, sl
 8000504:	b2bf      	uxth	r7, r7
 8000506:	fbb1 f0fe 	udiv	r0, r1, lr
 800050a:	fb0e 1110 	mls	r1, lr, r0, r1
 800050e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000512:	fb00 f808 	mul.w	r8, r0, r8
 8000516:	45b8      	cmp	r8, r7
 8000518:	d907      	bls.n	800052a <__udivmoddi4+0x24a>
 800051a:	19e7      	adds	r7, r4, r7
 800051c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000520:	d22e      	bcs.n	8000580 <__udivmoddi4+0x2a0>
 8000522:	45b8      	cmp	r8, r7
 8000524:	d92c      	bls.n	8000580 <__udivmoddi4+0x2a0>
 8000526:	3802      	subs	r0, #2
 8000528:	4427      	add	r7, r4
 800052a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800052e:	eba7 0708 	sub.w	r7, r7, r8
 8000532:	fba0 8902 	umull	r8, r9, r0, r2
 8000536:	454f      	cmp	r7, r9
 8000538:	46c6      	mov	lr, r8
 800053a:	4649      	mov	r1, r9
 800053c:	d31a      	bcc.n	8000574 <__udivmoddi4+0x294>
 800053e:	d017      	beq.n	8000570 <__udivmoddi4+0x290>
 8000540:	b15d      	cbz	r5, 800055a <__udivmoddi4+0x27a>
 8000542:	ebb3 020e 	subs.w	r2, r3, lr
 8000546:	eb67 0701 	sbc.w	r7, r7, r1
 800054a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800054e:	40f2      	lsrs	r2, r6
 8000550:	ea4c 0202 	orr.w	r2, ip, r2
 8000554:	40f7      	lsrs	r7, r6
 8000556:	e9c5 2700 	strd	r2, r7, [r5]
 800055a:	2600      	movs	r6, #0
 800055c:	4631      	mov	r1, r6
 800055e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000562:	462e      	mov	r6, r5
 8000564:	4628      	mov	r0, r5
 8000566:	e70b      	b.n	8000380 <__udivmoddi4+0xa0>
 8000568:	4606      	mov	r6, r0
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0x60>
 800056c:	4618      	mov	r0, r3
 800056e:	e6fd      	b.n	800036c <__udivmoddi4+0x8c>
 8000570:	4543      	cmp	r3, r8
 8000572:	d2e5      	bcs.n	8000540 <__udivmoddi4+0x260>
 8000574:	ebb8 0e02 	subs.w	lr, r8, r2
 8000578:	eb69 0104 	sbc.w	r1, r9, r4
 800057c:	3801      	subs	r0, #1
 800057e:	e7df      	b.n	8000540 <__udivmoddi4+0x260>
 8000580:	4608      	mov	r0, r1
 8000582:	e7d2      	b.n	800052a <__udivmoddi4+0x24a>
 8000584:	4660      	mov	r0, ip
 8000586:	e78d      	b.n	80004a4 <__udivmoddi4+0x1c4>
 8000588:	4681      	mov	r9, r0
 800058a:	e7b9      	b.n	8000500 <__udivmoddi4+0x220>
 800058c:	4666      	mov	r6, ip
 800058e:	e775      	b.n	800047c <__udivmoddi4+0x19c>
 8000590:	4630      	mov	r0, r6
 8000592:	e74a      	b.n	800042a <__udivmoddi4+0x14a>
 8000594:	f1ac 0c02 	sub.w	ip, ip, #2
 8000598:	4439      	add	r1, r7
 800059a:	e713      	b.n	80003c4 <__udivmoddi4+0xe4>
 800059c:	3802      	subs	r0, #2
 800059e:	443c      	add	r4, r7
 80005a0:	e724      	b.n	80003ec <__udivmoddi4+0x10c>
 80005a2:	bf00      	nop

080005a4 <__aeabi_idiv0>:
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop

080005a8 <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void __io_putchar(uint8_t ch){
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b082      	sub	sp, #8
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	4603      	mov	r3, r0
 80005b0:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(&huart2, &ch, 1, 1);
 80005b2:	1df9      	adds	r1, r7, #7
 80005b4:	2301      	movs	r3, #1
 80005b6:	2201      	movs	r2, #1
 80005b8:	4803      	ldr	r0, [pc, #12]	; (80005c8 <__io_putchar+0x20>)
 80005ba:	f001 ff16 	bl	80023ea <HAL_UART_Transmit>
}
 80005be:	bf00      	nop
 80005c0:	3708      	adds	r7, #8
 80005c2:	46bd      	mov	sp, r7
 80005c4:	bd80      	pop	{r7, pc}
 80005c6:	bf00      	nop
 80005c8:	20000098 	.word	0x20000098

080005cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b08c      	sub	sp, #48	; 0x30
 80005d0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005d2:	f000 fb3f 	bl	8000c54 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005d6:	f000 f877 	bl	80006c8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005da:	f000 f959 	bl	8000890 <MX_GPIO_Init>
  MX_CAN1_Init();
 80005de:	f000 f8d3 	bl	8000788 <MX_CAN1_Init>
  MX_USART2_UART_Init();
 80005e2:	f000 f92b 	bl	800083c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_CAN_MspInit(&hcan1);
 80005e6:	4830      	ldr	r0, [pc, #192]	; (80006a8 <main+0xdc>)
 80005e8:	f000 f99a 	bl	8000920 <HAL_CAN_MspInit>
  HAL_CAN_Start(&hcan1);
 80005ec:	482e      	ldr	r0, [pc, #184]	; (80006a8 <main+0xdc>)
 80005ee:	f000 fda3 	bl	8001138 <HAL_CAN_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0) != 1)
 80005f2:	2100      	movs	r1, #0
 80005f4:	482c      	ldr	r0, [pc, #176]	; (80006a8 <main+0xdc>)
 80005f6:	f000 fef5 	bl	80013e4 <HAL_CAN_GetRxFifoFillLevel>
 80005fa:	4603      	mov	r3, r0
 80005fc:	2b01      	cmp	r3, #1
 80005fe:	d003      	beq.n	8000608 <main+0x3c>
	  {
		  printf("Rx fifo vide\n");
 8000600:	482a      	ldr	r0, [pc, #168]	; (80006ac <main+0xe0>)
 8000602:	f002 fa73 	bl	8002aec <puts>
 8000606:	e049      	b.n	800069c <main+0xd0>
	      //Error_Handler();
	  }else{
		  CAN_RxHeaderTypeDef rxHeader;
		  uint8_t rxData[8];
		  if (HAL_CAN_GetRxMessage(&hcan1, CAN_RX_FIFO0, &rxHeader, rxData) != HAL_OK)
 8000608:	1d3b      	adds	r3, r7, #4
 800060a:	f107 020c 	add.w	r2, r7, #12
 800060e:	2100      	movs	r1, #0
 8000610:	4825      	ldr	r0, [pc, #148]	; (80006a8 <main+0xdc>)
 8000612:	f000 fdd5 	bl	80011c0 <HAL_CAN_GetRxMessage>
 8000616:	4603      	mov	r3, r0
 8000618:	2b00      	cmp	r3, #0
 800061a:	d006      	beq.n	800062a <main+0x5e>
		  {
			  printf("HAL_CAN_GetRxMessage ne marche pas ! %ld\n", hcan1.ErrorCode);
 800061c:	4b22      	ldr	r3, [pc, #136]	; (80006a8 <main+0xdc>)
 800061e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000620:	4619      	mov	r1, r3
 8000622:	4823      	ldr	r0, [pc, #140]	; (80006b0 <main+0xe4>)
 8000624:	f002 f9dc 	bl	80029e0 <iprintf>
 8000628:	e038      	b.n	800069c <main+0xd0>
		  }else{
			  printf("rxData: %hhn\n", rxData);
 800062a:	1d3b      	adds	r3, r7, #4
 800062c:	4619      	mov	r1, r3
 800062e:	4821      	ldr	r0, [pc, #132]	; (80006b4 <main+0xe8>)
 8000630:	f002 f9d6 	bl	80029e0 <iprintf>
		      uint16_t vitesse = (rxData[0] << 8) | rxData[1];
 8000634:	793b      	ldrb	r3, [r7, #4]
 8000636:	021b      	lsls	r3, r3, #8
 8000638:	b21a      	sxth	r2, r3
 800063a:	797b      	ldrb	r3, [r7, #5]
 800063c:	b21b      	sxth	r3, r3
 800063e:	4313      	orrs	r3, r2
 8000640:	b21b      	sxth	r3, r3
 8000642:	85fb      	strh	r3, [r7, #46]	; 0x2e
		  	  uint16_t regime_moteur = (rxData[2] << 8) | rxData[3];
 8000644:	79bb      	ldrb	r3, [r7, #6]
 8000646:	021b      	lsls	r3, r3, #8
 8000648:	b21a      	sxth	r2, r3
 800064a:	79fb      	ldrb	r3, [r7, #7]
 800064c:	b21b      	sxth	r3, r3
 800064e:	4313      	orrs	r3, r2
 8000650:	b21b      	sxth	r3, r3
 8000652:	85bb      	strh	r3, [r7, #44]	; 0x2c
		  	  uint16_t temperature_moteur = (rxData[4] << 8) | rxData[5];
 8000654:	7a3b      	ldrb	r3, [r7, #8]
 8000656:	021b      	lsls	r3, r3, #8
 8000658:	b21a      	sxth	r2, r3
 800065a:	7a7b      	ldrb	r3, [r7, #9]
 800065c:	b21b      	sxth	r3, r3
 800065e:	4313      	orrs	r3, r2
 8000660:	b21b      	sxth	r3, r3
 8000662:	857b      	strh	r3, [r7, #42]	; 0x2a
		  	  uint16_t niveau_carburant = (rxData[6] << 8) | rxData[7];
 8000664:	7abb      	ldrb	r3, [r7, #10]
 8000666:	021b      	lsls	r3, r3, #8
 8000668:	b21a      	sxth	r2, r3
 800066a:	7afb      	ldrb	r3, [r7, #11]
 800066c:	b21b      	sxth	r3, r3
 800066e:	4313      	orrs	r3, r2
 8000670:	b21b      	sxth	r3, r3
 8000672:	853b      	strh	r3, [r7, #40]	; 0x28
		  	  printf("Niveau de carburant: %d %%\n", niveau_carburant);
 8000674:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8000676:	4619      	mov	r1, r3
 8000678:	480f      	ldr	r0, [pc, #60]	; (80006b8 <main+0xec>)
 800067a:	f002 f9b1 	bl	80029e0 <iprintf>
		  	  printf("Vitesse: %d km/h\n", vitesse);
 800067e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8000680:	4619      	mov	r1, r3
 8000682:	480e      	ldr	r0, [pc, #56]	; (80006bc <main+0xf0>)
 8000684:	f002 f9ac 	bl	80029e0 <iprintf>
		  	  printf("Régime moteur: %d tr/min\n", regime_moteur);
 8000688:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800068a:	4619      	mov	r1, r3
 800068c:	480c      	ldr	r0, [pc, #48]	; (80006c0 <main+0xf4>)
 800068e:	f002 f9a7 	bl	80029e0 <iprintf>
		  	  printf("Température moteur: %d °C\n", temperature_moteur);
 8000692:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8000694:	4619      	mov	r1, r3
 8000696:	480b      	ldr	r0, [pc, #44]	; (80006c4 <main+0xf8>)
 8000698:	f002 f9a2 	bl	80029e0 <iprintf>
	  }*/

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	HAL_Delay(1000);
 800069c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80006a0:	f000 fb4a 	bl	8000d38 <HAL_Delay>
	  if (HAL_CAN_GetRxFifoFillLevel(&hcan1, CAN_RX_FIFO0) != 1)
 80006a4:	e7a5      	b.n	80005f2 <main+0x26>
 80006a6:	bf00      	nop
 80006a8:	200000dc 	.word	0x200000dc
 80006ac:	08003990 	.word	0x08003990
 80006b0:	080039a0 	.word	0x080039a0
 80006b4:	080039cc 	.word	0x080039cc
 80006b8:	080039dc 	.word	0x080039dc
 80006bc:	080039f8 	.word	0x080039f8
 80006c0:	08003a0c 	.word	0x08003a0c
 80006c4:	08003a28 	.word	0x08003a28

080006c8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	b094      	sub	sp, #80	; 0x50
 80006cc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ce:	f107 031c 	add.w	r3, r7, #28
 80006d2:	2234      	movs	r2, #52	; 0x34
 80006d4:	2100      	movs	r1, #0
 80006d6:	4618      	mov	r0, r3
 80006d8:	f002 f97a 	bl	80029d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006dc:	f107 0308 	add.w	r3, r7, #8
 80006e0:	2200      	movs	r2, #0
 80006e2:	601a      	str	r2, [r3, #0]
 80006e4:	605a      	str	r2, [r3, #4]
 80006e6:	609a      	str	r2, [r3, #8]
 80006e8:	60da      	str	r2, [r3, #12]
 80006ea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006ec:	2300      	movs	r3, #0
 80006ee:	607b      	str	r3, [r7, #4]
 80006f0:	4b23      	ldr	r3, [pc, #140]	; (8000780 <SystemClock_Config+0xb8>)
 80006f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80006f4:	4a22      	ldr	r2, [pc, #136]	; (8000780 <SystemClock_Config+0xb8>)
 80006f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80006fa:	6413      	str	r3, [r2, #64]	; 0x40
 80006fc:	4b20      	ldr	r3, [pc, #128]	; (8000780 <SystemClock_Config+0xb8>)
 80006fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000700:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000704:	607b      	str	r3, [r7, #4]
 8000706:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000708:	2300      	movs	r3, #0
 800070a:	603b      	str	r3, [r7, #0]
 800070c:	4b1d      	ldr	r3, [pc, #116]	; (8000784 <SystemClock_Config+0xbc>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000714:	4a1b      	ldr	r2, [pc, #108]	; (8000784 <SystemClock_Config+0xbc>)
 8000716:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800071a:	6013      	str	r3, [r2, #0]
 800071c:	4b19      	ldr	r3, [pc, #100]	; (8000784 <SystemClock_Config+0xbc>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000724:	603b      	str	r3, [r7, #0]
 8000726:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000728:	2302      	movs	r3, #2
 800072a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800072c:	2301      	movs	r3, #1
 800072e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000730:	2310      	movs	r3, #16
 8000732:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000734:	2300      	movs	r3, #0
 8000736:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000738:	f107 031c 	add.w	r3, r7, #28
 800073c:	4618      	mov	r0, r3
 800073e:	f001 fb69 	bl	8001e14 <HAL_RCC_OscConfig>
 8000742:	4603      	mov	r3, r0
 8000744:	2b00      	cmp	r3, #0
 8000746:	d001      	beq.n	800074c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000748:	f000 f8bc 	bl	80008c4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800074c:	230f      	movs	r3, #15
 800074e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000750:	2300      	movs	r3, #0
 8000752:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000754:	2300      	movs	r3, #0
 8000756:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000758:	2300      	movs	r3, #0
 800075a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800075c:	2300      	movs	r3, #0
 800075e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000760:	f107 0308 	add.w	r3, r7, #8
 8000764:	2100      	movs	r1, #0
 8000766:	4618      	mov	r0, r3
 8000768:	f001 f8de 	bl	8001928 <HAL_RCC_ClockConfig>
 800076c:	4603      	mov	r3, r0
 800076e:	2b00      	cmp	r3, #0
 8000770:	d001      	beq.n	8000776 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000772:	f000 f8a7 	bl	80008c4 <Error_Handler>
  }
}
 8000776:	bf00      	nop
 8000778:	3750      	adds	r7, #80	; 0x50
 800077a:	46bd      	mov	sp, r7
 800077c:	bd80      	pop	{r7, pc}
 800077e:	bf00      	nop
 8000780:	40023800 	.word	0x40023800
 8000784:	40007000 	.word	0x40007000

08000788 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b08a      	sub	sp, #40	; 0x28
 800078c:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 800078e:	4b29      	ldr	r3, [pc, #164]	; (8000834 <MX_CAN1_Init+0xac>)
 8000790:	4a29      	ldr	r2, [pc, #164]	; (8000838 <MX_CAN1_Init+0xb0>)
 8000792:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 8000794:	4b27      	ldr	r3, [pc, #156]	; (8000834 <MX_CAN1_Init+0xac>)
 8000796:	2210      	movs	r2, #16
 8000798:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800079a:	4b26      	ldr	r3, [pc, #152]	; (8000834 <MX_CAN1_Init+0xac>)
 800079c:	2200      	movs	r2, #0
 800079e:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80007a0:	4b24      	ldr	r3, [pc, #144]	; (8000834 <MX_CAN1_Init+0xac>)
 80007a2:	2200      	movs	r2, #0
 80007a4:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 80007a6:	4b23      	ldr	r3, [pc, #140]	; (8000834 <MX_CAN1_Init+0xac>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80007ac:	4b21      	ldr	r3, [pc, #132]	; (8000834 <MX_CAN1_Init+0xac>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80007b2:	4b20      	ldr	r3, [pc, #128]	; (8000834 <MX_CAN1_Init+0xac>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80007b8:	4b1e      	ldr	r3, [pc, #120]	; (8000834 <MX_CAN1_Init+0xac>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80007be:	4b1d      	ldr	r3, [pc, #116]	; (8000834 <MX_CAN1_Init+0xac>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80007c4:	4b1b      	ldr	r3, [pc, #108]	; (8000834 <MX_CAN1_Init+0xac>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80007ca:	4b1a      	ldr	r3, [pc, #104]	; (8000834 <MX_CAN1_Init+0xac>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80007d0:	4b18      	ldr	r3, [pc, #96]	; (8000834 <MX_CAN1_Init+0xac>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80007d6:	4817      	ldr	r0, [pc, #92]	; (8000834 <MX_CAN1_Init+0xac>)
 80007d8:	f000 fad2 	bl	8000d80 <HAL_CAN_Init>
 80007dc:	4603      	mov	r3, r0
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d001      	beq.n	80007e6 <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 80007e2:	f000 f86f 	bl	80008c4 <Error_Handler>

  /* USER CODE BEGIN CAN1_Init 2 */
  /* ## -2- Configure the CAN Filter ############################### */
  CAN_FilterTypeDef  canfilterconfig;

  canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 80007e6:	2301      	movs	r3, #1
 80007e8:	623b      	str	r3, [r7, #32]
  canfilterconfig.FilterBank = 10;  // which filter bank to use from the assigned ones
 80007ea:	230a      	movs	r3, #10
 80007ec:	617b      	str	r3, [r7, #20]
  canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 80007ee:	2300      	movs	r3, #0
 80007f0:	613b      	str	r3, [r7, #16]
  canfilterconfig.FilterIdHigh = 0x0000;
 80007f2:	2300      	movs	r3, #0
 80007f4:	603b      	str	r3, [r7, #0]
  canfilterconfig.FilterIdLow = 0x0000;
 80007f6:	2300      	movs	r3, #0
 80007f8:	607b      	str	r3, [r7, #4]
  canfilterconfig.FilterMaskIdHigh = 0x0000;
 80007fa:	2300      	movs	r3, #0
 80007fc:	60bb      	str	r3, [r7, #8]
  canfilterconfig.FilterMaskIdLow = 0x0000;
 80007fe:	2300      	movs	r3, #0
 8000800:	60fb      	str	r3, [r7, #12]
  canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000802:	2300      	movs	r3, #0
 8000804:	61bb      	str	r3, [r7, #24]
  canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000806:	2301      	movs	r3, #1
 8000808:	61fb      	str	r3, [r7, #28]
  canfilterconfig.SlaveStartFilterBank = 13;  // how many filters to assign to the CAN1 (master can)
 800080a:	230d      	movs	r3, #13
 800080c:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig) != HAL_OK)
 800080e:	463b      	mov	r3, r7
 8000810:	4619      	mov	r1, r3
 8000812:	4808      	ldr	r0, [pc, #32]	; (8000834 <MX_CAN1_Init+0xac>)
 8000814:	f000 fbb0 	bl	8000f78 <HAL_CAN_ConfigFilter>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d001      	beq.n	8000822 <MX_CAN1_Init+0x9a>
  {
      /* Filter configuration Error */
      Error_Handler();
 800081e:	f000 f851 	bl	80008c4 <Error_Handler>
  }

  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig);
 8000822:	463b      	mov	r3, r7
 8000824:	4619      	mov	r1, r3
 8000826:	4803      	ldr	r0, [pc, #12]	; (8000834 <MX_CAN1_Init+0xac>)
 8000828:	f000 fba6 	bl	8000f78 <HAL_CAN_ConfigFilter>
  /* USER CODE END CAN1_Init 2 */

}
 800082c:	bf00      	nop
 800082e:	3728      	adds	r7, #40	; 0x28
 8000830:	46bd      	mov	sp, r7
 8000832:	bd80      	pop	{r7, pc}
 8000834:	200000dc 	.word	0x200000dc
 8000838:	40006400 	.word	0x40006400

0800083c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000840:	4b11      	ldr	r3, [pc, #68]	; (8000888 <MX_USART2_UART_Init+0x4c>)
 8000842:	4a12      	ldr	r2, [pc, #72]	; (800088c <MX_USART2_UART_Init+0x50>)
 8000844:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000846:	4b10      	ldr	r3, [pc, #64]	; (8000888 <MX_USART2_UART_Init+0x4c>)
 8000848:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800084c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800084e:	4b0e      	ldr	r3, [pc, #56]	; (8000888 <MX_USART2_UART_Init+0x4c>)
 8000850:	2200      	movs	r2, #0
 8000852:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000854:	4b0c      	ldr	r3, [pc, #48]	; (8000888 <MX_USART2_UART_Init+0x4c>)
 8000856:	2200      	movs	r2, #0
 8000858:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800085a:	4b0b      	ldr	r3, [pc, #44]	; (8000888 <MX_USART2_UART_Init+0x4c>)
 800085c:	2200      	movs	r2, #0
 800085e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000860:	4b09      	ldr	r3, [pc, #36]	; (8000888 <MX_USART2_UART_Init+0x4c>)
 8000862:	220c      	movs	r2, #12
 8000864:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000866:	4b08      	ldr	r3, [pc, #32]	; (8000888 <MX_USART2_UART_Init+0x4c>)
 8000868:	2200      	movs	r2, #0
 800086a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800086c:	4b06      	ldr	r3, [pc, #24]	; (8000888 <MX_USART2_UART_Init+0x4c>)
 800086e:	2200      	movs	r2, #0
 8000870:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000872:	4805      	ldr	r0, [pc, #20]	; (8000888 <MX_USART2_UART_Init+0x4c>)
 8000874:	f001 fd6c 	bl	8002350 <HAL_UART_Init>
 8000878:	4603      	mov	r3, r0
 800087a:	2b00      	cmp	r3, #0
 800087c:	d001      	beq.n	8000882 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800087e:	f000 f821 	bl	80008c4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000882:	bf00      	nop
 8000884:	bd80      	pop	{r7, pc}
 8000886:	bf00      	nop
 8000888:	20000098 	.word	0x20000098
 800088c:	40004400 	.word	0x40004400

08000890 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000890:	b480      	push	{r7}
 8000892:	b083      	sub	sp, #12
 8000894:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000896:	2300      	movs	r3, #0
 8000898:	607b      	str	r3, [r7, #4]
 800089a:	4b09      	ldr	r3, [pc, #36]	; (80008c0 <MX_GPIO_Init+0x30>)
 800089c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800089e:	4a08      	ldr	r2, [pc, #32]	; (80008c0 <MX_GPIO_Init+0x30>)
 80008a0:	f043 0301 	orr.w	r3, r3, #1
 80008a4:	6313      	str	r3, [r2, #48]	; 0x30
 80008a6:	4b06      	ldr	r3, [pc, #24]	; (80008c0 <MX_GPIO_Init+0x30>)
 80008a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008aa:	f003 0301 	and.w	r3, r3, #1
 80008ae:	607b      	str	r3, [r7, #4]
 80008b0:	687b      	ldr	r3, [r7, #4]

}
 80008b2:	bf00      	nop
 80008b4:	370c      	adds	r7, #12
 80008b6:	46bd      	mov	sp, r7
 80008b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008bc:	4770      	bx	lr
 80008be:	bf00      	nop
 80008c0:	40023800 	.word	0x40023800

080008c4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008c4:	b480      	push	{r7}
 80008c6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008c8:	b672      	cpsid	i
}
 80008ca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008cc:	e7fe      	b.n	80008cc <Error_Handler+0x8>
	...

080008d0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008d0:	b480      	push	{r7}
 80008d2:	b083      	sub	sp, #12
 80008d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008d6:	2300      	movs	r3, #0
 80008d8:	607b      	str	r3, [r7, #4]
 80008da:	4b10      	ldr	r3, [pc, #64]	; (800091c <HAL_MspInit+0x4c>)
 80008dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008de:	4a0f      	ldr	r2, [pc, #60]	; (800091c <HAL_MspInit+0x4c>)
 80008e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008e4:	6453      	str	r3, [r2, #68]	; 0x44
 80008e6:	4b0d      	ldr	r3, [pc, #52]	; (800091c <HAL_MspInit+0x4c>)
 80008e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008ee:	607b      	str	r3, [r7, #4]
 80008f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008f2:	2300      	movs	r3, #0
 80008f4:	603b      	str	r3, [r7, #0]
 80008f6:	4b09      	ldr	r3, [pc, #36]	; (800091c <HAL_MspInit+0x4c>)
 80008f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008fa:	4a08      	ldr	r2, [pc, #32]	; (800091c <HAL_MspInit+0x4c>)
 80008fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000900:	6413      	str	r3, [r2, #64]	; 0x40
 8000902:	4b06      	ldr	r3, [pc, #24]	; (800091c <HAL_MspInit+0x4c>)
 8000904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000906:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800090a:	603b      	str	r3, [r7, #0]
 800090c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800090e:	bf00      	nop
 8000910:	370c      	adds	r7, #12
 8000912:	46bd      	mov	sp, r7
 8000914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000918:	4770      	bx	lr
 800091a:	bf00      	nop
 800091c:	40023800 	.word	0x40023800

08000920 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b08a      	sub	sp, #40	; 0x28
 8000924:	af00      	add	r7, sp, #0
 8000926:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000928:	f107 0314 	add.w	r3, r7, #20
 800092c:	2200      	movs	r2, #0
 800092e:	601a      	str	r2, [r3, #0]
 8000930:	605a      	str	r2, [r3, #4]
 8000932:	609a      	str	r2, [r3, #8]
 8000934:	60da      	str	r2, [r3, #12]
 8000936:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	4a19      	ldr	r2, [pc, #100]	; (80009a4 <HAL_CAN_MspInit+0x84>)
 800093e:	4293      	cmp	r3, r2
 8000940:	d12c      	bne.n	800099c <HAL_CAN_MspInit+0x7c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000942:	2300      	movs	r3, #0
 8000944:	613b      	str	r3, [r7, #16]
 8000946:	4b18      	ldr	r3, [pc, #96]	; (80009a8 <HAL_CAN_MspInit+0x88>)
 8000948:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800094a:	4a17      	ldr	r2, [pc, #92]	; (80009a8 <HAL_CAN_MspInit+0x88>)
 800094c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000950:	6413      	str	r3, [r2, #64]	; 0x40
 8000952:	4b15      	ldr	r3, [pc, #84]	; (80009a8 <HAL_CAN_MspInit+0x88>)
 8000954:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000956:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800095a:	613b      	str	r3, [r7, #16]
 800095c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800095e:	2300      	movs	r3, #0
 8000960:	60fb      	str	r3, [r7, #12]
 8000962:	4b11      	ldr	r3, [pc, #68]	; (80009a8 <HAL_CAN_MspInit+0x88>)
 8000964:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000966:	4a10      	ldr	r2, [pc, #64]	; (80009a8 <HAL_CAN_MspInit+0x88>)
 8000968:	f043 0301 	orr.w	r3, r3, #1
 800096c:	6313      	str	r3, [r2, #48]	; 0x30
 800096e:	4b0e      	ldr	r3, [pc, #56]	; (80009a8 <HAL_CAN_MspInit+0x88>)
 8000970:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000972:	f003 0301 	and.w	r3, r3, #1
 8000976:	60fb      	str	r3, [r7, #12]
 8000978:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800097a:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800097e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000980:	2302      	movs	r3, #2
 8000982:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000984:	2300      	movs	r3, #0
 8000986:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000988:	2303      	movs	r3, #3
 800098a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800098c:	2309      	movs	r3, #9
 800098e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000990:	f107 0314 	add.w	r3, r7, #20
 8000994:	4619      	mov	r1, r3
 8000996:	4805      	ldr	r0, [pc, #20]	; (80009ac <HAL_CAN_MspInit+0x8c>)
 8000998:	f000 fe32 	bl	8001600 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 800099c:	bf00      	nop
 800099e:	3728      	adds	r7, #40	; 0x28
 80009a0:	46bd      	mov	sp, r7
 80009a2:	bd80      	pop	{r7, pc}
 80009a4:	40006400 	.word	0x40006400
 80009a8:	40023800 	.word	0x40023800
 80009ac:	40020000 	.word	0x40020000

080009b0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b08a      	sub	sp, #40	; 0x28
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009b8:	f107 0314 	add.w	r3, r7, #20
 80009bc:	2200      	movs	r2, #0
 80009be:	601a      	str	r2, [r3, #0]
 80009c0:	605a      	str	r2, [r3, #4]
 80009c2:	609a      	str	r2, [r3, #8]
 80009c4:	60da      	str	r2, [r3, #12]
 80009c6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	681b      	ldr	r3, [r3, #0]
 80009cc:	4a19      	ldr	r2, [pc, #100]	; (8000a34 <HAL_UART_MspInit+0x84>)
 80009ce:	4293      	cmp	r3, r2
 80009d0:	d12b      	bne.n	8000a2a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80009d2:	2300      	movs	r3, #0
 80009d4:	613b      	str	r3, [r7, #16]
 80009d6:	4b18      	ldr	r3, [pc, #96]	; (8000a38 <HAL_UART_MspInit+0x88>)
 80009d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009da:	4a17      	ldr	r2, [pc, #92]	; (8000a38 <HAL_UART_MspInit+0x88>)
 80009dc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80009e0:	6413      	str	r3, [r2, #64]	; 0x40
 80009e2:	4b15      	ldr	r3, [pc, #84]	; (8000a38 <HAL_UART_MspInit+0x88>)
 80009e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80009ea:	613b      	str	r3, [r7, #16]
 80009ec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009ee:	2300      	movs	r3, #0
 80009f0:	60fb      	str	r3, [r7, #12]
 80009f2:	4b11      	ldr	r3, [pc, #68]	; (8000a38 <HAL_UART_MspInit+0x88>)
 80009f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009f6:	4a10      	ldr	r2, [pc, #64]	; (8000a38 <HAL_UART_MspInit+0x88>)
 80009f8:	f043 0301 	orr.w	r3, r3, #1
 80009fc:	6313      	str	r3, [r2, #48]	; 0x30
 80009fe:	4b0e      	ldr	r3, [pc, #56]	; (8000a38 <HAL_UART_MspInit+0x88>)
 8000a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a02:	f003 0301 	and.w	r3, r3, #1
 8000a06:	60fb      	str	r3, [r7, #12]
 8000a08:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000a0a:	230c      	movs	r3, #12
 8000a0c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a0e:	2302      	movs	r3, #2
 8000a10:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a12:	2300      	movs	r3, #0
 8000a14:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a16:	2303      	movs	r3, #3
 8000a18:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000a1a:	2307      	movs	r3, #7
 8000a1c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a1e:	f107 0314 	add.w	r3, r7, #20
 8000a22:	4619      	mov	r1, r3
 8000a24:	4805      	ldr	r0, [pc, #20]	; (8000a3c <HAL_UART_MspInit+0x8c>)
 8000a26:	f000 fdeb 	bl	8001600 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000a2a:	bf00      	nop
 8000a2c:	3728      	adds	r7, #40	; 0x28
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	40004400 	.word	0x40004400
 8000a38:	40023800 	.word	0x40023800
 8000a3c:	40020000 	.word	0x40020000

08000a40 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a40:	b480      	push	{r7}
 8000a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a44:	e7fe      	b.n	8000a44 <NMI_Handler+0x4>

08000a46 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a46:	b480      	push	{r7}
 8000a48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a4a:	e7fe      	b.n	8000a4a <HardFault_Handler+0x4>

08000a4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a50:	e7fe      	b.n	8000a50 <MemManage_Handler+0x4>

08000a52 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a52:	b480      	push	{r7}
 8000a54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a56:	e7fe      	b.n	8000a56 <BusFault_Handler+0x4>

08000a58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a5c:	e7fe      	b.n	8000a5c <UsageFault_Handler+0x4>

08000a5e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a5e:	b480      	push	{r7}
 8000a60:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a62:	bf00      	nop
 8000a64:	46bd      	mov	sp, r7
 8000a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6a:	4770      	bx	lr

08000a6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a70:	bf00      	nop
 8000a72:	46bd      	mov	sp, r7
 8000a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a78:	4770      	bx	lr

08000a7a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a7a:	b480      	push	{r7}
 8000a7c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a7e:	bf00      	nop
 8000a80:	46bd      	mov	sp, r7
 8000a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a86:	4770      	bx	lr

08000a88 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a8c:	f000 f934 	bl	8000cf8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a90:	bf00      	nop
 8000a92:	bd80      	pop	{r7, pc}

08000a94 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b086      	sub	sp, #24
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	60f8      	str	r0, [r7, #12]
 8000a9c:	60b9      	str	r1, [r7, #8]
 8000a9e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	617b      	str	r3, [r7, #20]
 8000aa4:	e00a      	b.n	8000abc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000aa6:	f3af 8000 	nop.w
 8000aaa:	4601      	mov	r1, r0
 8000aac:	68bb      	ldr	r3, [r7, #8]
 8000aae:	1c5a      	adds	r2, r3, #1
 8000ab0:	60ba      	str	r2, [r7, #8]
 8000ab2:	b2ca      	uxtb	r2, r1
 8000ab4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ab6:	697b      	ldr	r3, [r7, #20]
 8000ab8:	3301      	adds	r3, #1
 8000aba:	617b      	str	r3, [r7, #20]
 8000abc:	697a      	ldr	r2, [r7, #20]
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	429a      	cmp	r2, r3
 8000ac2:	dbf0      	blt.n	8000aa6 <_read+0x12>
	}

return len;
 8000ac4:	687b      	ldr	r3, [r7, #4]
}
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	3718      	adds	r7, #24
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}

08000ace <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000ace:	b580      	push	{r7, lr}
 8000ad0:	b086      	sub	sp, #24
 8000ad2:	af00      	add	r7, sp, #0
 8000ad4:	60f8      	str	r0, [r7, #12]
 8000ad6:	60b9      	str	r1, [r7, #8]
 8000ad8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ada:	2300      	movs	r3, #0
 8000adc:	617b      	str	r3, [r7, #20]
 8000ade:	e009      	b.n	8000af4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000ae0:	68bb      	ldr	r3, [r7, #8]
 8000ae2:	1c5a      	adds	r2, r3, #1
 8000ae4:	60ba      	str	r2, [r7, #8]
 8000ae6:	781b      	ldrb	r3, [r3, #0]
 8000ae8:	4618      	mov	r0, r3
 8000aea:	f7ff fd5d 	bl	80005a8 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000aee:	697b      	ldr	r3, [r7, #20]
 8000af0:	3301      	adds	r3, #1
 8000af2:	617b      	str	r3, [r7, #20]
 8000af4:	697a      	ldr	r2, [r7, #20]
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	429a      	cmp	r2, r3
 8000afa:	dbf1      	blt.n	8000ae0 <_write+0x12>
	}
	return len;
 8000afc:	687b      	ldr	r3, [r7, #4]
}
 8000afe:	4618      	mov	r0, r3
 8000b00:	3718      	adds	r7, #24
 8000b02:	46bd      	mov	sp, r7
 8000b04:	bd80      	pop	{r7, pc}

08000b06 <_close>:

int _close(int file)
{
 8000b06:	b480      	push	{r7}
 8000b08:	b083      	sub	sp, #12
 8000b0a:	af00      	add	r7, sp, #0
 8000b0c:	6078      	str	r0, [r7, #4]
	return -1;
 8000b0e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b12:	4618      	mov	r0, r3
 8000b14:	370c      	adds	r7, #12
 8000b16:	46bd      	mov	sp, r7
 8000b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1c:	4770      	bx	lr

08000b1e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b1e:	b480      	push	{r7}
 8000b20:	b083      	sub	sp, #12
 8000b22:	af00      	add	r7, sp, #0
 8000b24:	6078      	str	r0, [r7, #4]
 8000b26:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000b28:	683b      	ldr	r3, [r7, #0]
 8000b2a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b2e:	605a      	str	r2, [r3, #4]
	return 0;
 8000b30:	2300      	movs	r3, #0
}
 8000b32:	4618      	mov	r0, r3
 8000b34:	370c      	adds	r7, #12
 8000b36:	46bd      	mov	sp, r7
 8000b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b3c:	4770      	bx	lr

08000b3e <_isatty>:

int _isatty(int file)
{
 8000b3e:	b480      	push	{r7}
 8000b40:	b083      	sub	sp, #12
 8000b42:	af00      	add	r7, sp, #0
 8000b44:	6078      	str	r0, [r7, #4]
	return 1;
 8000b46:	2301      	movs	r3, #1
}
 8000b48:	4618      	mov	r0, r3
 8000b4a:	370c      	adds	r7, #12
 8000b4c:	46bd      	mov	sp, r7
 8000b4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b52:	4770      	bx	lr

08000b54 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b54:	b480      	push	{r7}
 8000b56:	b085      	sub	sp, #20
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	60f8      	str	r0, [r7, #12]
 8000b5c:	60b9      	str	r1, [r7, #8]
 8000b5e:	607a      	str	r2, [r7, #4]
	return 0;
 8000b60:	2300      	movs	r3, #0
}
 8000b62:	4618      	mov	r0, r3
 8000b64:	3714      	adds	r7, #20
 8000b66:	46bd      	mov	sp, r7
 8000b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6c:	4770      	bx	lr
	...

08000b70 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b086      	sub	sp, #24
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b78:	4a14      	ldr	r2, [pc, #80]	; (8000bcc <_sbrk+0x5c>)
 8000b7a:	4b15      	ldr	r3, [pc, #84]	; (8000bd0 <_sbrk+0x60>)
 8000b7c:	1ad3      	subs	r3, r2, r3
 8000b7e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b80:	697b      	ldr	r3, [r7, #20]
 8000b82:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b84:	4b13      	ldr	r3, [pc, #76]	; (8000bd4 <_sbrk+0x64>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d102      	bne.n	8000b92 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b8c:	4b11      	ldr	r3, [pc, #68]	; (8000bd4 <_sbrk+0x64>)
 8000b8e:	4a12      	ldr	r2, [pc, #72]	; (8000bd8 <_sbrk+0x68>)
 8000b90:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b92:	4b10      	ldr	r3, [pc, #64]	; (8000bd4 <_sbrk+0x64>)
 8000b94:	681a      	ldr	r2, [r3, #0]
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	4413      	add	r3, r2
 8000b9a:	693a      	ldr	r2, [r7, #16]
 8000b9c:	429a      	cmp	r2, r3
 8000b9e:	d207      	bcs.n	8000bb0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ba0:	f001 feec 	bl	800297c <__errno>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	220c      	movs	r2, #12
 8000ba8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000baa:	f04f 33ff 	mov.w	r3, #4294967295
 8000bae:	e009      	b.n	8000bc4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000bb0:	4b08      	ldr	r3, [pc, #32]	; (8000bd4 <_sbrk+0x64>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bb6:	4b07      	ldr	r3, [pc, #28]	; (8000bd4 <_sbrk+0x64>)
 8000bb8:	681a      	ldr	r2, [r3, #0]
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	4413      	add	r3, r2
 8000bbe:	4a05      	ldr	r2, [pc, #20]	; (8000bd4 <_sbrk+0x64>)
 8000bc0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bc2:	68fb      	ldr	r3, [r7, #12]
}
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	3718      	adds	r7, #24
 8000bc8:	46bd      	mov	sp, r7
 8000bca:	bd80      	pop	{r7, pc}
 8000bcc:	20020000 	.word	0x20020000
 8000bd0:	00000400 	.word	0x00000400
 8000bd4:	2000008c 	.word	0x2000008c
 8000bd8:	20000118 	.word	0x20000118

08000bdc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000be0:	4b06      	ldr	r3, [pc, #24]	; (8000bfc <SystemInit+0x20>)
 8000be2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000be6:	4a05      	ldr	r2, [pc, #20]	; (8000bfc <SystemInit+0x20>)
 8000be8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000bec:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bf0:	bf00      	nop
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf8:	4770      	bx	lr
 8000bfa:	bf00      	nop
 8000bfc:	e000ed00 	.word	0xe000ed00

08000c00 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000c00:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c38 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c04:	480d      	ldr	r0, [pc, #52]	; (8000c3c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000c06:	490e      	ldr	r1, [pc, #56]	; (8000c40 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000c08:	4a0e      	ldr	r2, [pc, #56]	; (8000c44 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c0c:	e002      	b.n	8000c14 <LoopCopyDataInit>

08000c0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c12:	3304      	adds	r3, #4

08000c14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c18:	d3f9      	bcc.n	8000c0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c1a:	4a0b      	ldr	r2, [pc, #44]	; (8000c48 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000c1c:	4c0b      	ldr	r4, [pc, #44]	; (8000c4c <LoopFillZerobss+0x26>)
  movs r3, #0
 8000c1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c20:	e001      	b.n	8000c26 <LoopFillZerobss>

08000c22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c24:	3204      	adds	r2, #4

08000c26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c28:	d3fb      	bcc.n	8000c22 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000c2a:	f7ff ffd7 	bl	8000bdc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c2e:	f001 feab 	bl	8002988 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c32:	f7ff fccb 	bl	80005cc <main>
  bx  lr    
 8000c36:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000c38:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c40:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000c44:	08003b08 	.word	0x08003b08
  ldr r2, =_sbss
 8000c48:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000c4c:	20000118 	.word	0x20000118

08000c50 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c50:	e7fe      	b.n	8000c50 <ADC_IRQHandler>
	...

08000c54 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c58:	4b0e      	ldr	r3, [pc, #56]	; (8000c94 <HAL_Init+0x40>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	4a0d      	ldr	r2, [pc, #52]	; (8000c94 <HAL_Init+0x40>)
 8000c5e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c62:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c64:	4b0b      	ldr	r3, [pc, #44]	; (8000c94 <HAL_Init+0x40>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	4a0a      	ldr	r2, [pc, #40]	; (8000c94 <HAL_Init+0x40>)
 8000c6a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c6e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c70:	4b08      	ldr	r3, [pc, #32]	; (8000c94 <HAL_Init+0x40>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	4a07      	ldr	r2, [pc, #28]	; (8000c94 <HAL_Init+0x40>)
 8000c76:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c7a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c7c:	2003      	movs	r0, #3
 8000c7e:	f000 fc8b 	bl	8001598 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c82:	200f      	movs	r0, #15
 8000c84:	f000 f808 	bl	8000c98 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c88:	f7ff fe22 	bl	80008d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c8c:	2300      	movs	r3, #0
}
 8000c8e:	4618      	mov	r0, r3
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	40023c00 	.word	0x40023c00

08000c98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b082      	sub	sp, #8
 8000c9c:	af00      	add	r7, sp, #0
 8000c9e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ca0:	4b12      	ldr	r3, [pc, #72]	; (8000cec <HAL_InitTick+0x54>)
 8000ca2:	681a      	ldr	r2, [r3, #0]
 8000ca4:	4b12      	ldr	r3, [pc, #72]	; (8000cf0 <HAL_InitTick+0x58>)
 8000ca6:	781b      	ldrb	r3, [r3, #0]
 8000ca8:	4619      	mov	r1, r3
 8000caa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cae:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f000 fc95 	bl	80015e6 <HAL_SYSTICK_Config>
 8000cbc:	4603      	mov	r3, r0
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d001      	beq.n	8000cc6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000cc2:	2301      	movs	r3, #1
 8000cc4:	e00e      	b.n	8000ce4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	2b0f      	cmp	r3, #15
 8000cca:	d80a      	bhi.n	8000ce2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ccc:	2200      	movs	r2, #0
 8000cce:	6879      	ldr	r1, [r7, #4]
 8000cd0:	f04f 30ff 	mov.w	r0, #4294967295
 8000cd4:	f000 fc6b 	bl	80015ae <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000cd8:	4a06      	ldr	r2, [pc, #24]	; (8000cf4 <HAL_InitTick+0x5c>)
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	e000      	b.n	8000ce4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ce2:	2301      	movs	r3, #1
}
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	3708      	adds	r7, #8
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	20000000 	.word	0x20000000
 8000cf0:	20000008 	.word	0x20000008
 8000cf4:	20000004 	.word	0x20000004

08000cf8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cfc:	4b06      	ldr	r3, [pc, #24]	; (8000d18 <HAL_IncTick+0x20>)
 8000cfe:	781b      	ldrb	r3, [r3, #0]
 8000d00:	461a      	mov	r2, r3
 8000d02:	4b06      	ldr	r3, [pc, #24]	; (8000d1c <HAL_IncTick+0x24>)
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	4413      	add	r3, r2
 8000d08:	4a04      	ldr	r2, [pc, #16]	; (8000d1c <HAL_IncTick+0x24>)
 8000d0a:	6013      	str	r3, [r2, #0]
}
 8000d0c:	bf00      	nop
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d14:	4770      	bx	lr
 8000d16:	bf00      	nop
 8000d18:	20000008 	.word	0x20000008
 8000d1c:	20000104 	.word	0x20000104

08000d20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d20:	b480      	push	{r7}
 8000d22:	af00      	add	r7, sp, #0
  return uwTick;
 8000d24:	4b03      	ldr	r3, [pc, #12]	; (8000d34 <HAL_GetTick+0x14>)
 8000d26:	681b      	ldr	r3, [r3, #0]
}
 8000d28:	4618      	mov	r0, r3
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d30:	4770      	bx	lr
 8000d32:	bf00      	nop
 8000d34:	20000104 	.word	0x20000104

08000d38 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b084      	sub	sp, #16
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d40:	f7ff ffee 	bl	8000d20 <HAL_GetTick>
 8000d44:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d4a:	68fb      	ldr	r3, [r7, #12]
 8000d4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d50:	d005      	beq.n	8000d5e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d52:	4b0a      	ldr	r3, [pc, #40]	; (8000d7c <HAL_Delay+0x44>)
 8000d54:	781b      	ldrb	r3, [r3, #0]
 8000d56:	461a      	mov	r2, r3
 8000d58:	68fb      	ldr	r3, [r7, #12]
 8000d5a:	4413      	add	r3, r2
 8000d5c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000d5e:	bf00      	nop
 8000d60:	f7ff ffde 	bl	8000d20 <HAL_GetTick>
 8000d64:	4602      	mov	r2, r0
 8000d66:	68bb      	ldr	r3, [r7, #8]
 8000d68:	1ad3      	subs	r3, r2, r3
 8000d6a:	68fa      	ldr	r2, [r7, #12]
 8000d6c:	429a      	cmp	r2, r3
 8000d6e:	d8f7      	bhi.n	8000d60 <HAL_Delay+0x28>
  {
  }
}
 8000d70:	bf00      	nop
 8000d72:	bf00      	nop
 8000d74:	3710      	adds	r7, #16
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	20000008 	.word	0x20000008

08000d80 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	b084      	sub	sp, #16
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d101      	bne.n	8000d92 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000d8e:	2301      	movs	r3, #1
 8000d90:	e0ed      	b.n	8000f6e <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000d98:	b2db      	uxtb	r3, r3
 8000d9a:	2b00      	cmp	r3, #0
 8000d9c:	d102      	bne.n	8000da4 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000d9e:	6878      	ldr	r0, [r7, #4]
 8000da0:	f7ff fdbe 	bl	8000920 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	681a      	ldr	r2, [r3, #0]
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	f042 0201 	orr.w	r2, r2, #1
 8000db2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000db4:	f7ff ffb4 	bl	8000d20 <HAL_GetTick>
 8000db8:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000dba:	e012      	b.n	8000de2 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000dbc:	f7ff ffb0 	bl	8000d20 <HAL_GetTick>
 8000dc0:	4602      	mov	r2, r0
 8000dc2:	68fb      	ldr	r3, [r7, #12]
 8000dc4:	1ad3      	subs	r3, r2, r3
 8000dc6:	2b0a      	cmp	r3, #10
 8000dc8:	d90b      	bls.n	8000de2 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000dce:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	2205      	movs	r2, #5
 8000dda:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000dde:	2301      	movs	r3, #1
 8000de0:	e0c5      	b.n	8000f6e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	685b      	ldr	r3, [r3, #4]
 8000de8:	f003 0301 	and.w	r3, r3, #1
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d0e5      	beq.n	8000dbc <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	681a      	ldr	r2, [r3, #0]
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	f022 0202 	bic.w	r2, r2, #2
 8000dfe:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000e00:	f7ff ff8e 	bl	8000d20 <HAL_GetTick>
 8000e04:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000e06:	e012      	b.n	8000e2e <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000e08:	f7ff ff8a 	bl	8000d20 <HAL_GetTick>
 8000e0c:	4602      	mov	r2, r0
 8000e0e:	68fb      	ldr	r3, [r7, #12]
 8000e10:	1ad3      	subs	r3, r2, r3
 8000e12:	2b0a      	cmp	r3, #10
 8000e14:	d90b      	bls.n	8000e2e <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e1a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000e1e:	687b      	ldr	r3, [r7, #4]
 8000e20:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	2205      	movs	r2, #5
 8000e26:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000e2a:	2301      	movs	r3, #1
 8000e2c:	e09f      	b.n	8000f6e <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	685b      	ldr	r3, [r3, #4]
 8000e34:	f003 0302 	and.w	r3, r3, #2
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d1e5      	bne.n	8000e08 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	7e1b      	ldrb	r3, [r3, #24]
 8000e40:	2b01      	cmp	r3, #1
 8000e42:	d108      	bne.n	8000e56 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	681a      	ldr	r2, [r3, #0]
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000e52:	601a      	str	r2, [r3, #0]
 8000e54:	e007      	b.n	8000e66 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	681b      	ldr	r3, [r3, #0]
 8000e5a:	681a      	ldr	r2, [r3, #0]
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000e64:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	7e5b      	ldrb	r3, [r3, #25]
 8000e6a:	2b01      	cmp	r3, #1
 8000e6c:	d108      	bne.n	8000e80 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	681a      	ldr	r2, [r3, #0]
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000e7c:	601a      	str	r2, [r3, #0]
 8000e7e:	e007      	b.n	8000e90 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	681a      	ldr	r2, [r3, #0]
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000e8e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	7e9b      	ldrb	r3, [r3, #26]
 8000e94:	2b01      	cmp	r3, #1
 8000e96:	d108      	bne.n	8000eaa <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	681a      	ldr	r2, [r3, #0]
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	f042 0220 	orr.w	r2, r2, #32
 8000ea6:	601a      	str	r2, [r3, #0]
 8000ea8:	e007      	b.n	8000eba <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	681a      	ldr	r2, [r3, #0]
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	f022 0220 	bic.w	r2, r2, #32
 8000eb8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	7edb      	ldrb	r3, [r3, #27]
 8000ebe:	2b01      	cmp	r3, #1
 8000ec0:	d108      	bne.n	8000ed4 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	681a      	ldr	r2, [r3, #0]
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	f022 0210 	bic.w	r2, r2, #16
 8000ed0:	601a      	str	r2, [r3, #0]
 8000ed2:	e007      	b.n	8000ee4 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	681a      	ldr	r2, [r3, #0]
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	f042 0210 	orr.w	r2, r2, #16
 8000ee2:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	7f1b      	ldrb	r3, [r3, #28]
 8000ee8:	2b01      	cmp	r3, #1
 8000eea:	d108      	bne.n	8000efe <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	681a      	ldr	r2, [r3, #0]
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	f042 0208 	orr.w	r2, r2, #8
 8000efa:	601a      	str	r2, [r3, #0]
 8000efc:	e007      	b.n	8000f0e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	681a      	ldr	r2, [r3, #0]
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	681b      	ldr	r3, [r3, #0]
 8000f08:	f022 0208 	bic.w	r2, r2, #8
 8000f0c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	7f5b      	ldrb	r3, [r3, #29]
 8000f12:	2b01      	cmp	r3, #1
 8000f14:	d108      	bne.n	8000f28 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	681a      	ldr	r2, [r3, #0]
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	f042 0204 	orr.w	r2, r2, #4
 8000f24:	601a      	str	r2, [r3, #0]
 8000f26:	e007      	b.n	8000f38 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	681a      	ldr	r2, [r3, #0]
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	f022 0204 	bic.w	r2, r2, #4
 8000f36:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	689a      	ldr	r2, [r3, #8]
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	68db      	ldr	r3, [r3, #12]
 8000f40:	431a      	orrs	r2, r3
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	691b      	ldr	r3, [r3, #16]
 8000f46:	431a      	orrs	r2, r3
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	695b      	ldr	r3, [r3, #20]
 8000f4c:	ea42 0103 	orr.w	r1, r2, r3
 8000f50:	687b      	ldr	r3, [r7, #4]
 8000f52:	685b      	ldr	r3, [r3, #4]
 8000f54:	1e5a      	subs	r2, r3, #1
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	430a      	orrs	r2, r1
 8000f5c:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	2200      	movs	r2, #0
 8000f62:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	2201      	movs	r2, #1
 8000f68:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000f6c:	2300      	movs	r3, #0
}
 8000f6e:	4618      	mov	r0, r3
 8000f70:	3710      	adds	r7, #16
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
	...

08000f78 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	b087      	sub	sp, #28
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	6078      	str	r0, [r7, #4]
 8000f80:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f8e:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8000f90:	7cfb      	ldrb	r3, [r7, #19]
 8000f92:	2b01      	cmp	r3, #1
 8000f94:	d003      	beq.n	8000f9e <HAL_CAN_ConfigFilter+0x26>
 8000f96:	7cfb      	ldrb	r3, [r7, #19]
 8000f98:	2b02      	cmp	r3, #2
 8000f9a:	f040 80be 	bne.w	800111a <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8000f9e:	4b65      	ldr	r3, [pc, #404]	; (8001134 <HAL_CAN_ConfigFilter+0x1bc>)
 8000fa0:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8000fa2:	697b      	ldr	r3, [r7, #20]
 8000fa4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000fa8:	f043 0201 	orr.w	r2, r3, #1
 8000fac:	697b      	ldr	r3, [r7, #20]
 8000fae:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8000fb2:	697b      	ldr	r3, [r7, #20]
 8000fb4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000fb8:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8000fbc:	697b      	ldr	r3, [r7, #20]
 8000fbe:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8000fc2:	697b      	ldr	r3, [r7, #20]
 8000fc4:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fcc:	021b      	lsls	r3, r3, #8
 8000fce:	431a      	orrs	r2, r3
 8000fd0:	697b      	ldr	r3, [r7, #20]
 8000fd2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	695b      	ldr	r3, [r3, #20]
 8000fda:	f003 031f 	and.w	r3, r3, #31
 8000fde:	2201      	movs	r2, #1
 8000fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe4:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8000fe6:	697b      	ldr	r3, [r7, #20]
 8000fe8:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	43db      	mvns	r3, r3
 8000ff0:	401a      	ands	r2, r3
 8000ff2:	697b      	ldr	r3, [r7, #20]
 8000ff4:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	69db      	ldr	r3, [r3, #28]
 8000ffc:	2b00      	cmp	r3, #0
 8000ffe:	d123      	bne.n	8001048 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001000:	697b      	ldr	r3, [r7, #20]
 8001002:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001006:	68fb      	ldr	r3, [r7, #12]
 8001008:	43db      	mvns	r3, r3
 800100a:	401a      	ands	r2, r3
 800100c:	697b      	ldr	r3, [r7, #20]
 800100e:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	68db      	ldr	r3, [r3, #12]
 8001016:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	685b      	ldr	r3, [r3, #4]
 800101c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800101e:	683a      	ldr	r2, [r7, #0]
 8001020:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001022:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001024:	697b      	ldr	r3, [r7, #20]
 8001026:	3248      	adds	r2, #72	; 0x48
 8001028:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	689b      	ldr	r3, [r3, #8]
 8001030:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001032:	683b      	ldr	r3, [r7, #0]
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001038:	683b      	ldr	r3, [r7, #0]
 800103a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800103c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800103e:	6979      	ldr	r1, [r7, #20]
 8001040:	3348      	adds	r3, #72	; 0x48
 8001042:	00db      	lsls	r3, r3, #3
 8001044:	440b      	add	r3, r1
 8001046:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001048:	683b      	ldr	r3, [r7, #0]
 800104a:	69db      	ldr	r3, [r3, #28]
 800104c:	2b01      	cmp	r3, #1
 800104e:	d122      	bne.n	8001096 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001050:	697b      	ldr	r3, [r7, #20]
 8001052:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001056:	68fb      	ldr	r3, [r7, #12]
 8001058:	431a      	orrs	r2, r3
 800105a:	697b      	ldr	r3, [r7, #20]
 800105c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001066:	683b      	ldr	r3, [r7, #0]
 8001068:	685b      	ldr	r3, [r3, #4]
 800106a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800106c:	683a      	ldr	r2, [r7, #0]
 800106e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001070:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001072:	697b      	ldr	r3, [r7, #20]
 8001074:	3248      	adds	r2, #72	; 0x48
 8001076:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800107a:	683b      	ldr	r3, [r7, #0]
 800107c:	689b      	ldr	r3, [r3, #8]
 800107e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	68db      	ldr	r3, [r3, #12]
 8001084:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800108a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800108c:	6979      	ldr	r1, [r7, #20]
 800108e:	3348      	adds	r3, #72	; 0x48
 8001090:	00db      	lsls	r3, r3, #3
 8001092:	440b      	add	r3, r1
 8001094:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	699b      	ldr	r3, [r3, #24]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d109      	bne.n	80010b2 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800109e:	697b      	ldr	r3, [r7, #20]
 80010a0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	43db      	mvns	r3, r3
 80010a8:	401a      	ands	r2, r3
 80010aa:	697b      	ldr	r3, [r7, #20]
 80010ac:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80010b0:	e007      	b.n	80010c2 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80010b2:	697b      	ldr	r3, [r7, #20]
 80010b4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80010b8:	68fb      	ldr	r3, [r7, #12]
 80010ba:	431a      	orrs	r2, r3
 80010bc:	697b      	ldr	r3, [r7, #20]
 80010be:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80010c2:	683b      	ldr	r3, [r7, #0]
 80010c4:	691b      	ldr	r3, [r3, #16]
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d109      	bne.n	80010de <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80010ca:	697b      	ldr	r3, [r7, #20]
 80010cc:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	43db      	mvns	r3, r3
 80010d4:	401a      	ands	r2, r3
 80010d6:	697b      	ldr	r3, [r7, #20]
 80010d8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80010dc:	e007      	b.n	80010ee <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80010de:	697b      	ldr	r3, [r7, #20]
 80010e0:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	431a      	orrs	r2, r3
 80010e8:	697b      	ldr	r3, [r7, #20]
 80010ea:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	6a1b      	ldr	r3, [r3, #32]
 80010f2:	2b01      	cmp	r3, #1
 80010f4:	d107      	bne.n	8001106 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80010f6:	697b      	ldr	r3, [r7, #20]
 80010f8:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	431a      	orrs	r2, r3
 8001100:	697b      	ldr	r3, [r7, #20]
 8001102:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001106:	697b      	ldr	r3, [r7, #20]
 8001108:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800110c:	f023 0201 	bic.w	r2, r3, #1
 8001110:	697b      	ldr	r3, [r7, #20]
 8001112:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8001116:	2300      	movs	r3, #0
 8001118:	e006      	b.n	8001128 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800111e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001126:	2301      	movs	r3, #1
  }
}
 8001128:	4618      	mov	r0, r3
 800112a:	371c      	adds	r7, #28
 800112c:	46bd      	mov	sp, r7
 800112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001132:	4770      	bx	lr
 8001134:	40006400 	.word	0x40006400

08001138 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b084      	sub	sp, #16
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001146:	b2db      	uxtb	r3, r3
 8001148:	2b01      	cmp	r3, #1
 800114a:	d12e      	bne.n	80011aa <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	2202      	movs	r2, #2
 8001150:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	681a      	ldr	r2, [r3, #0]
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	f022 0201 	bic.w	r2, r2, #1
 8001162:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001164:	f7ff fddc 	bl	8000d20 <HAL_GetTick>
 8001168:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800116a:	e012      	b.n	8001192 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800116c:	f7ff fdd8 	bl	8000d20 <HAL_GetTick>
 8001170:	4602      	mov	r2, r0
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	1ad3      	subs	r3, r2, r3
 8001176:	2b0a      	cmp	r3, #10
 8001178:	d90b      	bls.n	8001192 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800117e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	2205      	movs	r2, #5
 800118a:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800118e:	2301      	movs	r3, #1
 8001190:	e012      	b.n	80011b8 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	685b      	ldr	r3, [r3, #4]
 8001198:	f003 0301 	and.w	r3, r3, #1
 800119c:	2b00      	cmp	r3, #0
 800119e:	d1e5      	bne.n	800116c <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	2200      	movs	r2, #0
 80011a4:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80011a6:	2300      	movs	r3, #0
 80011a8:	e006      	b.n	80011b8 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011ae:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80011b2:	687b      	ldr	r3, [r7, #4]
 80011b4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80011b6:	2301      	movs	r3, #1
  }
}
 80011b8:	4618      	mov	r0, r3
 80011ba:	3710      	adds	r7, #16
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80011c0:	b480      	push	{r7}
 80011c2:	b087      	sub	sp, #28
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	60f8      	str	r0, [r7, #12]
 80011c8:	60b9      	str	r1, [r7, #8]
 80011ca:	607a      	str	r2, [r7, #4]
 80011cc:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80011d4:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80011d6:	7dfb      	ldrb	r3, [r7, #23]
 80011d8:	2b01      	cmp	r3, #1
 80011da:	d003      	beq.n	80011e4 <HAL_CAN_GetRxMessage+0x24>
 80011dc:	7dfb      	ldrb	r3, [r7, #23]
 80011de:	2b02      	cmp	r3, #2
 80011e0:	f040 80f3 	bne.w	80013ca <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80011e4:	68bb      	ldr	r3, [r7, #8]
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d10e      	bne.n	8001208 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	68db      	ldr	r3, [r3, #12]
 80011f0:	f003 0303 	and.w	r3, r3, #3
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d116      	bne.n	8001226 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80011f8:	68fb      	ldr	r3, [r7, #12]
 80011fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011fc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001204:	2301      	movs	r3, #1
 8001206:	e0e7      	b.n	80013d8 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	691b      	ldr	r3, [r3, #16]
 800120e:	f003 0303 	and.w	r3, r3, #3
 8001212:	2b00      	cmp	r3, #0
 8001214:	d107      	bne.n	8001226 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800121a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001222:	2301      	movs	r3, #1
 8001224:	e0d8      	b.n	80013d8 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	681a      	ldr	r2, [r3, #0]
 800122a:	68bb      	ldr	r3, [r7, #8]
 800122c:	331b      	adds	r3, #27
 800122e:	011b      	lsls	r3, r3, #4
 8001230:	4413      	add	r3, r2
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f003 0204 	and.w	r2, r3, #4
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	689b      	ldr	r3, [r3, #8]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d10c      	bne.n	800125e <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	681a      	ldr	r2, [r3, #0]
 8001248:	68bb      	ldr	r3, [r7, #8]
 800124a:	331b      	adds	r3, #27
 800124c:	011b      	lsls	r3, r3, #4
 800124e:	4413      	add	r3, r2
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	0d5b      	lsrs	r3, r3, #21
 8001254:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	601a      	str	r2, [r3, #0]
 800125c:	e00b      	b.n	8001276 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	681a      	ldr	r2, [r3, #0]
 8001262:	68bb      	ldr	r3, [r7, #8]
 8001264:	331b      	adds	r3, #27
 8001266:	011b      	lsls	r3, r3, #4
 8001268:	4413      	add	r3, r2
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	08db      	lsrs	r3, r3, #3
 800126e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	681a      	ldr	r2, [r3, #0]
 800127a:	68bb      	ldr	r3, [r7, #8]
 800127c:	331b      	adds	r3, #27
 800127e:	011b      	lsls	r3, r3, #4
 8001280:	4413      	add	r3, r2
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	f003 0202 	and.w	r2, r3, #2
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	681a      	ldr	r2, [r3, #0]
 8001290:	68bb      	ldr	r3, [r7, #8]
 8001292:	331b      	adds	r3, #27
 8001294:	011b      	lsls	r3, r3, #4
 8001296:	4413      	add	r3, r2
 8001298:	3304      	adds	r3, #4
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	f003 020f 	and.w	r2, r3, #15
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80012a4:	68fb      	ldr	r3, [r7, #12]
 80012a6:	681a      	ldr	r2, [r3, #0]
 80012a8:	68bb      	ldr	r3, [r7, #8]
 80012aa:	331b      	adds	r3, #27
 80012ac:	011b      	lsls	r3, r3, #4
 80012ae:	4413      	add	r3, r2
 80012b0:	3304      	adds	r3, #4
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	0a1b      	lsrs	r3, r3, #8
 80012b6:	b2da      	uxtb	r2, r3
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	681a      	ldr	r2, [r3, #0]
 80012c0:	68bb      	ldr	r3, [r7, #8]
 80012c2:	331b      	adds	r3, #27
 80012c4:	011b      	lsls	r3, r3, #4
 80012c6:	4413      	add	r3, r2
 80012c8:	3304      	adds	r3, #4
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	0c1b      	lsrs	r3, r3, #16
 80012ce:	b29a      	uxth	r2, r3
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	681a      	ldr	r2, [r3, #0]
 80012d8:	68bb      	ldr	r3, [r7, #8]
 80012da:	011b      	lsls	r3, r3, #4
 80012dc:	4413      	add	r3, r2
 80012de:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	b2da      	uxtb	r2, r3
 80012e6:	683b      	ldr	r3, [r7, #0]
 80012e8:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80012ea:	68fb      	ldr	r3, [r7, #12]
 80012ec:	681a      	ldr	r2, [r3, #0]
 80012ee:	68bb      	ldr	r3, [r7, #8]
 80012f0:	011b      	lsls	r3, r3, #4
 80012f2:	4413      	add	r3, r2
 80012f4:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	0a1a      	lsrs	r2, r3, #8
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	3301      	adds	r3, #1
 8001300:	b2d2      	uxtb	r2, r2
 8001302:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	681a      	ldr	r2, [r3, #0]
 8001308:	68bb      	ldr	r3, [r7, #8]
 800130a:	011b      	lsls	r3, r3, #4
 800130c:	4413      	add	r3, r2
 800130e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	0c1a      	lsrs	r2, r3, #16
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	3302      	adds	r3, #2
 800131a:	b2d2      	uxtb	r2, r2
 800131c:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	681a      	ldr	r2, [r3, #0]
 8001322:	68bb      	ldr	r3, [r7, #8]
 8001324:	011b      	lsls	r3, r3, #4
 8001326:	4413      	add	r3, r2
 8001328:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	0e1a      	lsrs	r2, r3, #24
 8001330:	683b      	ldr	r3, [r7, #0]
 8001332:	3303      	adds	r3, #3
 8001334:	b2d2      	uxtb	r2, r2
 8001336:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	681a      	ldr	r2, [r3, #0]
 800133c:	68bb      	ldr	r3, [r7, #8]
 800133e:	011b      	lsls	r3, r3, #4
 8001340:	4413      	add	r3, r2
 8001342:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001346:	681a      	ldr	r2, [r3, #0]
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	3304      	adds	r3, #4
 800134c:	b2d2      	uxtb	r2, r2
 800134e:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001350:	68fb      	ldr	r3, [r7, #12]
 8001352:	681a      	ldr	r2, [r3, #0]
 8001354:	68bb      	ldr	r3, [r7, #8]
 8001356:	011b      	lsls	r3, r3, #4
 8001358:	4413      	add	r3, r2
 800135a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	0a1a      	lsrs	r2, r3, #8
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	3305      	adds	r3, #5
 8001366:	b2d2      	uxtb	r2, r2
 8001368:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	68bb      	ldr	r3, [r7, #8]
 8001370:	011b      	lsls	r3, r3, #4
 8001372:	4413      	add	r3, r2
 8001374:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	0c1a      	lsrs	r2, r3, #16
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	3306      	adds	r3, #6
 8001380:	b2d2      	uxtb	r2, r2
 8001382:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	681a      	ldr	r2, [r3, #0]
 8001388:	68bb      	ldr	r3, [r7, #8]
 800138a:	011b      	lsls	r3, r3, #4
 800138c:	4413      	add	r3, r2
 800138e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	0e1a      	lsrs	r2, r3, #24
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	3307      	adds	r3, #7
 800139a:	b2d2      	uxtb	r2, r2
 800139c:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800139e:	68bb      	ldr	r3, [r7, #8]
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d108      	bne.n	80013b6 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	68da      	ldr	r2, [r3, #12]
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f042 0220 	orr.w	r2, r2, #32
 80013b2:	60da      	str	r2, [r3, #12]
 80013b4:	e007      	b.n	80013c6 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	691a      	ldr	r2, [r3, #16]
 80013bc:	68fb      	ldr	r3, [r7, #12]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	f042 0220 	orr.w	r2, r2, #32
 80013c4:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80013c6:	2300      	movs	r3, #0
 80013c8:	e006      	b.n	80013d8 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013ce:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80013d6:	2301      	movs	r3, #1
  }
}
 80013d8:	4618      	mov	r0, r3
 80013da:	371c      	adds	r7, #28
 80013dc:	46bd      	mov	sp, r7
 80013de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e2:	4770      	bx	lr

080013e4 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b085      	sub	sp, #20
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
 80013ec:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 80013ee:	2300      	movs	r3, #0
 80013f0:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80013f8:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80013fa:	7afb      	ldrb	r3, [r7, #11]
 80013fc:	2b01      	cmp	r3, #1
 80013fe:	d002      	beq.n	8001406 <HAL_CAN_GetRxFifoFillLevel+0x22>
 8001400:	7afb      	ldrb	r3, [r7, #11]
 8001402:	2b02      	cmp	r3, #2
 8001404:	d10f      	bne.n	8001426 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8001406:	683b      	ldr	r3, [r7, #0]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d106      	bne.n	800141a <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	68db      	ldr	r3, [r3, #12]
 8001412:	f003 0303 	and.w	r3, r3, #3
 8001416:	60fb      	str	r3, [r7, #12]
 8001418:	e005      	b.n	8001426 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	691b      	ldr	r3, [r3, #16]
 8001420:	f003 0303 	and.w	r3, r3, #3
 8001424:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8001426:	68fb      	ldr	r3, [r7, #12]
}
 8001428:	4618      	mov	r0, r3
 800142a:	3714      	adds	r7, #20
 800142c:	46bd      	mov	sp, r7
 800142e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001432:	4770      	bx	lr

08001434 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001434:	b480      	push	{r7}
 8001436:	b085      	sub	sp, #20
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	f003 0307 	and.w	r3, r3, #7
 8001442:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001444:	4b0c      	ldr	r3, [pc, #48]	; (8001478 <__NVIC_SetPriorityGrouping+0x44>)
 8001446:	68db      	ldr	r3, [r3, #12]
 8001448:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800144a:	68ba      	ldr	r2, [r7, #8]
 800144c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001450:	4013      	ands	r3, r2
 8001452:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001454:	68fb      	ldr	r3, [r7, #12]
 8001456:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001458:	68bb      	ldr	r3, [r7, #8]
 800145a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800145c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001460:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001464:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001466:	4a04      	ldr	r2, [pc, #16]	; (8001478 <__NVIC_SetPriorityGrouping+0x44>)
 8001468:	68bb      	ldr	r3, [r7, #8]
 800146a:	60d3      	str	r3, [r2, #12]
}
 800146c:	bf00      	nop
 800146e:	3714      	adds	r7, #20
 8001470:	46bd      	mov	sp, r7
 8001472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001476:	4770      	bx	lr
 8001478:	e000ed00 	.word	0xe000ed00

0800147c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800147c:	b480      	push	{r7}
 800147e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001480:	4b04      	ldr	r3, [pc, #16]	; (8001494 <__NVIC_GetPriorityGrouping+0x18>)
 8001482:	68db      	ldr	r3, [r3, #12]
 8001484:	0a1b      	lsrs	r3, r3, #8
 8001486:	f003 0307 	and.w	r3, r3, #7
}
 800148a:	4618      	mov	r0, r3
 800148c:	46bd      	mov	sp, r7
 800148e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001492:	4770      	bx	lr
 8001494:	e000ed00 	.word	0xe000ed00

08001498 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001498:	b480      	push	{r7}
 800149a:	b083      	sub	sp, #12
 800149c:	af00      	add	r7, sp, #0
 800149e:	4603      	mov	r3, r0
 80014a0:	6039      	str	r1, [r7, #0]
 80014a2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	db0a      	blt.n	80014c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	b2da      	uxtb	r2, r3
 80014b0:	490c      	ldr	r1, [pc, #48]	; (80014e4 <__NVIC_SetPriority+0x4c>)
 80014b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014b6:	0112      	lsls	r2, r2, #4
 80014b8:	b2d2      	uxtb	r2, r2
 80014ba:	440b      	add	r3, r1
 80014bc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014c0:	e00a      	b.n	80014d8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014c2:	683b      	ldr	r3, [r7, #0]
 80014c4:	b2da      	uxtb	r2, r3
 80014c6:	4908      	ldr	r1, [pc, #32]	; (80014e8 <__NVIC_SetPriority+0x50>)
 80014c8:	79fb      	ldrb	r3, [r7, #7]
 80014ca:	f003 030f 	and.w	r3, r3, #15
 80014ce:	3b04      	subs	r3, #4
 80014d0:	0112      	lsls	r2, r2, #4
 80014d2:	b2d2      	uxtb	r2, r2
 80014d4:	440b      	add	r3, r1
 80014d6:	761a      	strb	r2, [r3, #24]
}
 80014d8:	bf00      	nop
 80014da:	370c      	adds	r7, #12
 80014dc:	46bd      	mov	sp, r7
 80014de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e2:	4770      	bx	lr
 80014e4:	e000e100 	.word	0xe000e100
 80014e8:	e000ed00 	.word	0xe000ed00

080014ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014ec:	b480      	push	{r7}
 80014ee:	b089      	sub	sp, #36	; 0x24
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	60f8      	str	r0, [r7, #12]
 80014f4:	60b9      	str	r1, [r7, #8]
 80014f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	f003 0307 	and.w	r3, r3, #7
 80014fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001500:	69fb      	ldr	r3, [r7, #28]
 8001502:	f1c3 0307 	rsb	r3, r3, #7
 8001506:	2b04      	cmp	r3, #4
 8001508:	bf28      	it	cs
 800150a:	2304      	movcs	r3, #4
 800150c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800150e:	69fb      	ldr	r3, [r7, #28]
 8001510:	3304      	adds	r3, #4
 8001512:	2b06      	cmp	r3, #6
 8001514:	d902      	bls.n	800151c <NVIC_EncodePriority+0x30>
 8001516:	69fb      	ldr	r3, [r7, #28]
 8001518:	3b03      	subs	r3, #3
 800151a:	e000      	b.n	800151e <NVIC_EncodePriority+0x32>
 800151c:	2300      	movs	r3, #0
 800151e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001520:	f04f 32ff 	mov.w	r2, #4294967295
 8001524:	69bb      	ldr	r3, [r7, #24]
 8001526:	fa02 f303 	lsl.w	r3, r2, r3
 800152a:	43da      	mvns	r2, r3
 800152c:	68bb      	ldr	r3, [r7, #8]
 800152e:	401a      	ands	r2, r3
 8001530:	697b      	ldr	r3, [r7, #20]
 8001532:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001534:	f04f 31ff 	mov.w	r1, #4294967295
 8001538:	697b      	ldr	r3, [r7, #20]
 800153a:	fa01 f303 	lsl.w	r3, r1, r3
 800153e:	43d9      	mvns	r1, r3
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001544:	4313      	orrs	r3, r2
         );
}
 8001546:	4618      	mov	r0, r3
 8001548:	3724      	adds	r7, #36	; 0x24
 800154a:	46bd      	mov	sp, r7
 800154c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001550:	4770      	bx	lr
	...

08001554 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b082      	sub	sp, #8
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	3b01      	subs	r3, #1
 8001560:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001564:	d301      	bcc.n	800156a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001566:	2301      	movs	r3, #1
 8001568:	e00f      	b.n	800158a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800156a:	4a0a      	ldr	r2, [pc, #40]	; (8001594 <SysTick_Config+0x40>)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	3b01      	subs	r3, #1
 8001570:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001572:	210f      	movs	r1, #15
 8001574:	f04f 30ff 	mov.w	r0, #4294967295
 8001578:	f7ff ff8e 	bl	8001498 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800157c:	4b05      	ldr	r3, [pc, #20]	; (8001594 <SysTick_Config+0x40>)
 800157e:	2200      	movs	r2, #0
 8001580:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001582:	4b04      	ldr	r3, [pc, #16]	; (8001594 <SysTick_Config+0x40>)
 8001584:	2207      	movs	r2, #7
 8001586:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001588:	2300      	movs	r3, #0
}
 800158a:	4618      	mov	r0, r3
 800158c:	3708      	adds	r7, #8
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}
 8001592:	bf00      	nop
 8001594:	e000e010 	.word	0xe000e010

08001598 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b082      	sub	sp, #8
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015a0:	6878      	ldr	r0, [r7, #4]
 80015a2:	f7ff ff47 	bl	8001434 <__NVIC_SetPriorityGrouping>
}
 80015a6:	bf00      	nop
 80015a8:	3708      	adds	r7, #8
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}

080015ae <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015ae:	b580      	push	{r7, lr}
 80015b0:	b086      	sub	sp, #24
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	4603      	mov	r3, r0
 80015b6:	60b9      	str	r1, [r7, #8]
 80015b8:	607a      	str	r2, [r7, #4]
 80015ba:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80015bc:	2300      	movs	r3, #0
 80015be:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015c0:	f7ff ff5c 	bl	800147c <__NVIC_GetPriorityGrouping>
 80015c4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015c6:	687a      	ldr	r2, [r7, #4]
 80015c8:	68b9      	ldr	r1, [r7, #8]
 80015ca:	6978      	ldr	r0, [r7, #20]
 80015cc:	f7ff ff8e 	bl	80014ec <NVIC_EncodePriority>
 80015d0:	4602      	mov	r2, r0
 80015d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015d6:	4611      	mov	r1, r2
 80015d8:	4618      	mov	r0, r3
 80015da:	f7ff ff5d 	bl	8001498 <__NVIC_SetPriority>
}
 80015de:	bf00      	nop
 80015e0:	3718      	adds	r7, #24
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}

080015e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015e6:	b580      	push	{r7, lr}
 80015e8:	b082      	sub	sp, #8
 80015ea:	af00      	add	r7, sp, #0
 80015ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015ee:	6878      	ldr	r0, [r7, #4]
 80015f0:	f7ff ffb0 	bl	8001554 <SysTick_Config>
 80015f4:	4603      	mov	r3, r0
}
 80015f6:	4618      	mov	r0, r3
 80015f8:	3708      	adds	r7, #8
 80015fa:	46bd      	mov	sp, r7
 80015fc:	bd80      	pop	{r7, pc}
	...

08001600 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001600:	b480      	push	{r7}
 8001602:	b089      	sub	sp, #36	; 0x24
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
 8001608:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800160a:	2300      	movs	r3, #0
 800160c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800160e:	2300      	movs	r3, #0
 8001610:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001612:	2300      	movs	r3, #0
 8001614:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001616:	2300      	movs	r3, #0
 8001618:	61fb      	str	r3, [r7, #28]
 800161a:	e165      	b.n	80018e8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800161c:	2201      	movs	r2, #1
 800161e:	69fb      	ldr	r3, [r7, #28]
 8001620:	fa02 f303 	lsl.w	r3, r2, r3
 8001624:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	697a      	ldr	r2, [r7, #20]
 800162c:	4013      	ands	r3, r2
 800162e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001630:	693a      	ldr	r2, [r7, #16]
 8001632:	697b      	ldr	r3, [r7, #20]
 8001634:	429a      	cmp	r2, r3
 8001636:	f040 8154 	bne.w	80018e2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	685b      	ldr	r3, [r3, #4]
 800163e:	f003 0303 	and.w	r3, r3, #3
 8001642:	2b01      	cmp	r3, #1
 8001644:	d005      	beq.n	8001652 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	685b      	ldr	r3, [r3, #4]
 800164a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800164e:	2b02      	cmp	r3, #2
 8001650:	d130      	bne.n	80016b4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	689b      	ldr	r3, [r3, #8]
 8001656:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001658:	69fb      	ldr	r3, [r7, #28]
 800165a:	005b      	lsls	r3, r3, #1
 800165c:	2203      	movs	r2, #3
 800165e:	fa02 f303 	lsl.w	r3, r2, r3
 8001662:	43db      	mvns	r3, r3
 8001664:	69ba      	ldr	r2, [r7, #24]
 8001666:	4013      	ands	r3, r2
 8001668:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	68da      	ldr	r2, [r3, #12]
 800166e:	69fb      	ldr	r3, [r7, #28]
 8001670:	005b      	lsls	r3, r3, #1
 8001672:	fa02 f303 	lsl.w	r3, r2, r3
 8001676:	69ba      	ldr	r2, [r7, #24]
 8001678:	4313      	orrs	r3, r2
 800167a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	69ba      	ldr	r2, [r7, #24]
 8001680:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	685b      	ldr	r3, [r3, #4]
 8001686:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001688:	2201      	movs	r2, #1
 800168a:	69fb      	ldr	r3, [r7, #28]
 800168c:	fa02 f303 	lsl.w	r3, r2, r3
 8001690:	43db      	mvns	r3, r3
 8001692:	69ba      	ldr	r2, [r7, #24]
 8001694:	4013      	ands	r3, r2
 8001696:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001698:	683b      	ldr	r3, [r7, #0]
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	091b      	lsrs	r3, r3, #4
 800169e:	f003 0201 	and.w	r2, r3, #1
 80016a2:	69fb      	ldr	r3, [r7, #28]
 80016a4:	fa02 f303 	lsl.w	r3, r2, r3
 80016a8:	69ba      	ldr	r2, [r7, #24]
 80016aa:	4313      	orrs	r3, r2
 80016ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	69ba      	ldr	r2, [r7, #24]
 80016b2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80016b4:	683b      	ldr	r3, [r7, #0]
 80016b6:	685b      	ldr	r3, [r3, #4]
 80016b8:	f003 0303 	and.w	r3, r3, #3
 80016bc:	2b03      	cmp	r3, #3
 80016be:	d017      	beq.n	80016f0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	68db      	ldr	r3, [r3, #12]
 80016c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80016c6:	69fb      	ldr	r3, [r7, #28]
 80016c8:	005b      	lsls	r3, r3, #1
 80016ca:	2203      	movs	r2, #3
 80016cc:	fa02 f303 	lsl.w	r3, r2, r3
 80016d0:	43db      	mvns	r3, r3
 80016d2:	69ba      	ldr	r2, [r7, #24]
 80016d4:	4013      	ands	r3, r2
 80016d6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	689a      	ldr	r2, [r3, #8]
 80016dc:	69fb      	ldr	r3, [r7, #28]
 80016de:	005b      	lsls	r3, r3, #1
 80016e0:	fa02 f303 	lsl.w	r3, r2, r3
 80016e4:	69ba      	ldr	r2, [r7, #24]
 80016e6:	4313      	orrs	r3, r2
 80016e8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	69ba      	ldr	r2, [r7, #24]
 80016ee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	f003 0303 	and.w	r3, r3, #3
 80016f8:	2b02      	cmp	r3, #2
 80016fa:	d123      	bne.n	8001744 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80016fc:	69fb      	ldr	r3, [r7, #28]
 80016fe:	08da      	lsrs	r2, r3, #3
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	3208      	adds	r2, #8
 8001704:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001708:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800170a:	69fb      	ldr	r3, [r7, #28]
 800170c:	f003 0307 	and.w	r3, r3, #7
 8001710:	009b      	lsls	r3, r3, #2
 8001712:	220f      	movs	r2, #15
 8001714:	fa02 f303 	lsl.w	r3, r2, r3
 8001718:	43db      	mvns	r3, r3
 800171a:	69ba      	ldr	r2, [r7, #24]
 800171c:	4013      	ands	r3, r2
 800171e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	691a      	ldr	r2, [r3, #16]
 8001724:	69fb      	ldr	r3, [r7, #28]
 8001726:	f003 0307 	and.w	r3, r3, #7
 800172a:	009b      	lsls	r3, r3, #2
 800172c:	fa02 f303 	lsl.w	r3, r2, r3
 8001730:	69ba      	ldr	r2, [r7, #24]
 8001732:	4313      	orrs	r3, r2
 8001734:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001736:	69fb      	ldr	r3, [r7, #28]
 8001738:	08da      	lsrs	r2, r3, #3
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	3208      	adds	r2, #8
 800173e:	69b9      	ldr	r1, [r7, #24]
 8001740:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800174a:	69fb      	ldr	r3, [r7, #28]
 800174c:	005b      	lsls	r3, r3, #1
 800174e:	2203      	movs	r2, #3
 8001750:	fa02 f303 	lsl.w	r3, r2, r3
 8001754:	43db      	mvns	r3, r3
 8001756:	69ba      	ldr	r2, [r7, #24]
 8001758:	4013      	ands	r3, r2
 800175a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	f003 0203 	and.w	r2, r3, #3
 8001764:	69fb      	ldr	r3, [r7, #28]
 8001766:	005b      	lsls	r3, r3, #1
 8001768:	fa02 f303 	lsl.w	r3, r2, r3
 800176c:	69ba      	ldr	r2, [r7, #24]
 800176e:	4313      	orrs	r3, r2
 8001770:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	69ba      	ldr	r2, [r7, #24]
 8001776:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001780:	2b00      	cmp	r3, #0
 8001782:	f000 80ae 	beq.w	80018e2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001786:	2300      	movs	r3, #0
 8001788:	60fb      	str	r3, [r7, #12]
 800178a:	4b5d      	ldr	r3, [pc, #372]	; (8001900 <HAL_GPIO_Init+0x300>)
 800178c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800178e:	4a5c      	ldr	r2, [pc, #368]	; (8001900 <HAL_GPIO_Init+0x300>)
 8001790:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001794:	6453      	str	r3, [r2, #68]	; 0x44
 8001796:	4b5a      	ldr	r3, [pc, #360]	; (8001900 <HAL_GPIO_Init+0x300>)
 8001798:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800179a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800179e:	60fb      	str	r3, [r7, #12]
 80017a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80017a2:	4a58      	ldr	r2, [pc, #352]	; (8001904 <HAL_GPIO_Init+0x304>)
 80017a4:	69fb      	ldr	r3, [r7, #28]
 80017a6:	089b      	lsrs	r3, r3, #2
 80017a8:	3302      	adds	r3, #2
 80017aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80017b0:	69fb      	ldr	r3, [r7, #28]
 80017b2:	f003 0303 	and.w	r3, r3, #3
 80017b6:	009b      	lsls	r3, r3, #2
 80017b8:	220f      	movs	r2, #15
 80017ba:	fa02 f303 	lsl.w	r3, r2, r3
 80017be:	43db      	mvns	r3, r3
 80017c0:	69ba      	ldr	r2, [r7, #24]
 80017c2:	4013      	ands	r3, r2
 80017c4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	4a4f      	ldr	r2, [pc, #316]	; (8001908 <HAL_GPIO_Init+0x308>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d025      	beq.n	800181a <HAL_GPIO_Init+0x21a>
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	4a4e      	ldr	r2, [pc, #312]	; (800190c <HAL_GPIO_Init+0x30c>)
 80017d2:	4293      	cmp	r3, r2
 80017d4:	d01f      	beq.n	8001816 <HAL_GPIO_Init+0x216>
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	4a4d      	ldr	r2, [pc, #308]	; (8001910 <HAL_GPIO_Init+0x310>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d019      	beq.n	8001812 <HAL_GPIO_Init+0x212>
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	4a4c      	ldr	r2, [pc, #304]	; (8001914 <HAL_GPIO_Init+0x314>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d013      	beq.n	800180e <HAL_GPIO_Init+0x20e>
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	4a4b      	ldr	r2, [pc, #300]	; (8001918 <HAL_GPIO_Init+0x318>)
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d00d      	beq.n	800180a <HAL_GPIO_Init+0x20a>
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	4a4a      	ldr	r2, [pc, #296]	; (800191c <HAL_GPIO_Init+0x31c>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d007      	beq.n	8001806 <HAL_GPIO_Init+0x206>
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	4a49      	ldr	r2, [pc, #292]	; (8001920 <HAL_GPIO_Init+0x320>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d101      	bne.n	8001802 <HAL_GPIO_Init+0x202>
 80017fe:	2306      	movs	r3, #6
 8001800:	e00c      	b.n	800181c <HAL_GPIO_Init+0x21c>
 8001802:	2307      	movs	r3, #7
 8001804:	e00a      	b.n	800181c <HAL_GPIO_Init+0x21c>
 8001806:	2305      	movs	r3, #5
 8001808:	e008      	b.n	800181c <HAL_GPIO_Init+0x21c>
 800180a:	2304      	movs	r3, #4
 800180c:	e006      	b.n	800181c <HAL_GPIO_Init+0x21c>
 800180e:	2303      	movs	r3, #3
 8001810:	e004      	b.n	800181c <HAL_GPIO_Init+0x21c>
 8001812:	2302      	movs	r3, #2
 8001814:	e002      	b.n	800181c <HAL_GPIO_Init+0x21c>
 8001816:	2301      	movs	r3, #1
 8001818:	e000      	b.n	800181c <HAL_GPIO_Init+0x21c>
 800181a:	2300      	movs	r3, #0
 800181c:	69fa      	ldr	r2, [r7, #28]
 800181e:	f002 0203 	and.w	r2, r2, #3
 8001822:	0092      	lsls	r2, r2, #2
 8001824:	4093      	lsls	r3, r2
 8001826:	69ba      	ldr	r2, [r7, #24]
 8001828:	4313      	orrs	r3, r2
 800182a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800182c:	4935      	ldr	r1, [pc, #212]	; (8001904 <HAL_GPIO_Init+0x304>)
 800182e:	69fb      	ldr	r3, [r7, #28]
 8001830:	089b      	lsrs	r3, r3, #2
 8001832:	3302      	adds	r3, #2
 8001834:	69ba      	ldr	r2, [r7, #24]
 8001836:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800183a:	4b3a      	ldr	r3, [pc, #232]	; (8001924 <HAL_GPIO_Init+0x324>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001840:	693b      	ldr	r3, [r7, #16]
 8001842:	43db      	mvns	r3, r3
 8001844:	69ba      	ldr	r2, [r7, #24]
 8001846:	4013      	ands	r3, r2
 8001848:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800184a:	683b      	ldr	r3, [r7, #0]
 800184c:	685b      	ldr	r3, [r3, #4]
 800184e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001852:	2b00      	cmp	r3, #0
 8001854:	d003      	beq.n	800185e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001856:	69ba      	ldr	r2, [r7, #24]
 8001858:	693b      	ldr	r3, [r7, #16]
 800185a:	4313      	orrs	r3, r2
 800185c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800185e:	4a31      	ldr	r2, [pc, #196]	; (8001924 <HAL_GPIO_Init+0x324>)
 8001860:	69bb      	ldr	r3, [r7, #24]
 8001862:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001864:	4b2f      	ldr	r3, [pc, #188]	; (8001924 <HAL_GPIO_Init+0x324>)
 8001866:	685b      	ldr	r3, [r3, #4]
 8001868:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800186a:	693b      	ldr	r3, [r7, #16]
 800186c:	43db      	mvns	r3, r3
 800186e:	69ba      	ldr	r2, [r7, #24]
 8001870:	4013      	ands	r3, r2
 8001872:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001874:	683b      	ldr	r3, [r7, #0]
 8001876:	685b      	ldr	r3, [r3, #4]
 8001878:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800187c:	2b00      	cmp	r3, #0
 800187e:	d003      	beq.n	8001888 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001880:	69ba      	ldr	r2, [r7, #24]
 8001882:	693b      	ldr	r3, [r7, #16]
 8001884:	4313      	orrs	r3, r2
 8001886:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001888:	4a26      	ldr	r2, [pc, #152]	; (8001924 <HAL_GPIO_Init+0x324>)
 800188a:	69bb      	ldr	r3, [r7, #24]
 800188c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800188e:	4b25      	ldr	r3, [pc, #148]	; (8001924 <HAL_GPIO_Init+0x324>)
 8001890:	689b      	ldr	r3, [r3, #8]
 8001892:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001894:	693b      	ldr	r3, [r7, #16]
 8001896:	43db      	mvns	r3, r3
 8001898:	69ba      	ldr	r2, [r7, #24]
 800189a:	4013      	ands	r3, r2
 800189c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d003      	beq.n	80018b2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80018aa:	69ba      	ldr	r2, [r7, #24]
 80018ac:	693b      	ldr	r3, [r7, #16]
 80018ae:	4313      	orrs	r3, r2
 80018b0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80018b2:	4a1c      	ldr	r2, [pc, #112]	; (8001924 <HAL_GPIO_Init+0x324>)
 80018b4:	69bb      	ldr	r3, [r7, #24]
 80018b6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80018b8:	4b1a      	ldr	r3, [pc, #104]	; (8001924 <HAL_GPIO_Init+0x324>)
 80018ba:	68db      	ldr	r3, [r3, #12]
 80018bc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018be:	693b      	ldr	r3, [r7, #16]
 80018c0:	43db      	mvns	r3, r3
 80018c2:	69ba      	ldr	r2, [r7, #24]
 80018c4:	4013      	ands	r3, r2
 80018c6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80018c8:	683b      	ldr	r3, [r7, #0]
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d003      	beq.n	80018dc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80018d4:	69ba      	ldr	r2, [r7, #24]
 80018d6:	693b      	ldr	r3, [r7, #16]
 80018d8:	4313      	orrs	r3, r2
 80018da:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80018dc:	4a11      	ldr	r2, [pc, #68]	; (8001924 <HAL_GPIO_Init+0x324>)
 80018de:	69bb      	ldr	r3, [r7, #24]
 80018e0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018e2:	69fb      	ldr	r3, [r7, #28]
 80018e4:	3301      	adds	r3, #1
 80018e6:	61fb      	str	r3, [r7, #28]
 80018e8:	69fb      	ldr	r3, [r7, #28]
 80018ea:	2b0f      	cmp	r3, #15
 80018ec:	f67f ae96 	bls.w	800161c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80018f0:	bf00      	nop
 80018f2:	bf00      	nop
 80018f4:	3724      	adds	r7, #36	; 0x24
 80018f6:	46bd      	mov	sp, r7
 80018f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fc:	4770      	bx	lr
 80018fe:	bf00      	nop
 8001900:	40023800 	.word	0x40023800
 8001904:	40013800 	.word	0x40013800
 8001908:	40020000 	.word	0x40020000
 800190c:	40020400 	.word	0x40020400
 8001910:	40020800 	.word	0x40020800
 8001914:	40020c00 	.word	0x40020c00
 8001918:	40021000 	.word	0x40021000
 800191c:	40021400 	.word	0x40021400
 8001920:	40021800 	.word	0x40021800
 8001924:	40013c00 	.word	0x40013c00

08001928 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b084      	sub	sp, #16
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
 8001930:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	2b00      	cmp	r3, #0
 8001936:	d101      	bne.n	800193c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001938:	2301      	movs	r3, #1
 800193a:	e0cc      	b.n	8001ad6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800193c:	4b68      	ldr	r3, [pc, #416]	; (8001ae0 <HAL_RCC_ClockConfig+0x1b8>)
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	f003 030f 	and.w	r3, r3, #15
 8001944:	683a      	ldr	r2, [r7, #0]
 8001946:	429a      	cmp	r2, r3
 8001948:	d90c      	bls.n	8001964 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800194a:	4b65      	ldr	r3, [pc, #404]	; (8001ae0 <HAL_RCC_ClockConfig+0x1b8>)
 800194c:	683a      	ldr	r2, [r7, #0]
 800194e:	b2d2      	uxtb	r2, r2
 8001950:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001952:	4b63      	ldr	r3, [pc, #396]	; (8001ae0 <HAL_RCC_ClockConfig+0x1b8>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f003 030f 	and.w	r3, r3, #15
 800195a:	683a      	ldr	r2, [r7, #0]
 800195c:	429a      	cmp	r2, r3
 800195e:	d001      	beq.n	8001964 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001960:	2301      	movs	r3, #1
 8001962:	e0b8      	b.n	8001ad6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f003 0302 	and.w	r3, r3, #2
 800196c:	2b00      	cmp	r3, #0
 800196e:	d020      	beq.n	80019b2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f003 0304 	and.w	r3, r3, #4
 8001978:	2b00      	cmp	r3, #0
 800197a:	d005      	beq.n	8001988 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800197c:	4b59      	ldr	r3, [pc, #356]	; (8001ae4 <HAL_RCC_ClockConfig+0x1bc>)
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	4a58      	ldr	r2, [pc, #352]	; (8001ae4 <HAL_RCC_ClockConfig+0x1bc>)
 8001982:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001986:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	f003 0308 	and.w	r3, r3, #8
 8001990:	2b00      	cmp	r3, #0
 8001992:	d005      	beq.n	80019a0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001994:	4b53      	ldr	r3, [pc, #332]	; (8001ae4 <HAL_RCC_ClockConfig+0x1bc>)
 8001996:	689b      	ldr	r3, [r3, #8]
 8001998:	4a52      	ldr	r2, [pc, #328]	; (8001ae4 <HAL_RCC_ClockConfig+0x1bc>)
 800199a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800199e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019a0:	4b50      	ldr	r3, [pc, #320]	; (8001ae4 <HAL_RCC_ClockConfig+0x1bc>)
 80019a2:	689b      	ldr	r3, [r3, #8]
 80019a4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	689b      	ldr	r3, [r3, #8]
 80019ac:	494d      	ldr	r1, [pc, #308]	; (8001ae4 <HAL_RCC_ClockConfig+0x1bc>)
 80019ae:	4313      	orrs	r3, r2
 80019b0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f003 0301 	and.w	r3, r3, #1
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d044      	beq.n	8001a48 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	2b01      	cmp	r3, #1
 80019c4:	d107      	bne.n	80019d6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019c6:	4b47      	ldr	r3, [pc, #284]	; (8001ae4 <HAL_RCC_ClockConfig+0x1bc>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d119      	bne.n	8001a06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019d2:	2301      	movs	r3, #1
 80019d4:	e07f      	b.n	8001ad6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	2b02      	cmp	r3, #2
 80019dc:	d003      	beq.n	80019e6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80019e2:	2b03      	cmp	r3, #3
 80019e4:	d107      	bne.n	80019f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019e6:	4b3f      	ldr	r3, [pc, #252]	; (8001ae4 <HAL_RCC_ClockConfig+0x1bc>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d109      	bne.n	8001a06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019f2:	2301      	movs	r3, #1
 80019f4:	e06f      	b.n	8001ad6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80019f6:	4b3b      	ldr	r3, [pc, #236]	; (8001ae4 <HAL_RCC_ClockConfig+0x1bc>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f003 0302 	and.w	r3, r3, #2
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d101      	bne.n	8001a06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a02:	2301      	movs	r3, #1
 8001a04:	e067      	b.n	8001ad6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a06:	4b37      	ldr	r3, [pc, #220]	; (8001ae4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a08:	689b      	ldr	r3, [r3, #8]
 8001a0a:	f023 0203 	bic.w	r2, r3, #3
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	4934      	ldr	r1, [pc, #208]	; (8001ae4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a14:	4313      	orrs	r3, r2
 8001a16:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a18:	f7ff f982 	bl	8000d20 <HAL_GetTick>
 8001a1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a1e:	e00a      	b.n	8001a36 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a20:	f7ff f97e 	bl	8000d20 <HAL_GetTick>
 8001a24:	4602      	mov	r2, r0
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	1ad3      	subs	r3, r2, r3
 8001a2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a2e:	4293      	cmp	r3, r2
 8001a30:	d901      	bls.n	8001a36 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a32:	2303      	movs	r3, #3
 8001a34:	e04f      	b.n	8001ad6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a36:	4b2b      	ldr	r3, [pc, #172]	; (8001ae4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a38:	689b      	ldr	r3, [r3, #8]
 8001a3a:	f003 020c 	and.w	r2, r3, #12
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	685b      	ldr	r3, [r3, #4]
 8001a42:	009b      	lsls	r3, r3, #2
 8001a44:	429a      	cmp	r2, r3
 8001a46:	d1eb      	bne.n	8001a20 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001a48:	4b25      	ldr	r3, [pc, #148]	; (8001ae0 <HAL_RCC_ClockConfig+0x1b8>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	f003 030f 	and.w	r3, r3, #15
 8001a50:	683a      	ldr	r2, [r7, #0]
 8001a52:	429a      	cmp	r2, r3
 8001a54:	d20c      	bcs.n	8001a70 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a56:	4b22      	ldr	r3, [pc, #136]	; (8001ae0 <HAL_RCC_ClockConfig+0x1b8>)
 8001a58:	683a      	ldr	r2, [r7, #0]
 8001a5a:	b2d2      	uxtb	r2, r2
 8001a5c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a5e:	4b20      	ldr	r3, [pc, #128]	; (8001ae0 <HAL_RCC_ClockConfig+0x1b8>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	f003 030f 	and.w	r3, r3, #15
 8001a66:	683a      	ldr	r2, [r7, #0]
 8001a68:	429a      	cmp	r2, r3
 8001a6a:	d001      	beq.n	8001a70 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	e032      	b.n	8001ad6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f003 0304 	and.w	r3, r3, #4
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d008      	beq.n	8001a8e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a7c:	4b19      	ldr	r3, [pc, #100]	; (8001ae4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a7e:	689b      	ldr	r3, [r3, #8]
 8001a80:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	68db      	ldr	r3, [r3, #12]
 8001a88:	4916      	ldr	r1, [pc, #88]	; (8001ae4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a8a:	4313      	orrs	r3, r2
 8001a8c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f003 0308 	and.w	r3, r3, #8
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d009      	beq.n	8001aae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001a9a:	4b12      	ldr	r3, [pc, #72]	; (8001ae4 <HAL_RCC_ClockConfig+0x1bc>)
 8001a9c:	689b      	ldr	r3, [r3, #8]
 8001a9e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	691b      	ldr	r3, [r3, #16]
 8001aa6:	00db      	lsls	r3, r3, #3
 8001aa8:	490e      	ldr	r1, [pc, #56]	; (8001ae4 <HAL_RCC_ClockConfig+0x1bc>)
 8001aaa:	4313      	orrs	r3, r2
 8001aac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001aae:	f000 f855 	bl	8001b5c <HAL_RCC_GetSysClockFreq>
 8001ab2:	4602      	mov	r2, r0
 8001ab4:	4b0b      	ldr	r3, [pc, #44]	; (8001ae4 <HAL_RCC_ClockConfig+0x1bc>)
 8001ab6:	689b      	ldr	r3, [r3, #8]
 8001ab8:	091b      	lsrs	r3, r3, #4
 8001aba:	f003 030f 	and.w	r3, r3, #15
 8001abe:	490a      	ldr	r1, [pc, #40]	; (8001ae8 <HAL_RCC_ClockConfig+0x1c0>)
 8001ac0:	5ccb      	ldrb	r3, [r1, r3]
 8001ac2:	fa22 f303 	lsr.w	r3, r2, r3
 8001ac6:	4a09      	ldr	r2, [pc, #36]	; (8001aec <HAL_RCC_ClockConfig+0x1c4>)
 8001ac8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001aca:	4b09      	ldr	r3, [pc, #36]	; (8001af0 <HAL_RCC_ClockConfig+0x1c8>)
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f7ff f8e2 	bl	8000c98 <HAL_InitTick>

  return HAL_OK;
 8001ad4:	2300      	movs	r3, #0
}
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	3710      	adds	r7, #16
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	40023c00 	.word	0x40023c00
 8001ae4:	40023800 	.word	0x40023800
 8001ae8:	08003a48 	.word	0x08003a48
 8001aec:	20000000 	.word	0x20000000
 8001af0:	20000004 	.word	0x20000004

08001af4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001af4:	b480      	push	{r7}
 8001af6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001af8:	4b03      	ldr	r3, [pc, #12]	; (8001b08 <HAL_RCC_GetHCLKFreq+0x14>)
 8001afa:	681b      	ldr	r3, [r3, #0]
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	46bd      	mov	sp, r7
 8001b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b04:	4770      	bx	lr
 8001b06:	bf00      	nop
 8001b08:	20000000 	.word	0x20000000

08001b0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001b10:	f7ff fff0 	bl	8001af4 <HAL_RCC_GetHCLKFreq>
 8001b14:	4602      	mov	r2, r0
 8001b16:	4b05      	ldr	r3, [pc, #20]	; (8001b2c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b18:	689b      	ldr	r3, [r3, #8]
 8001b1a:	0a9b      	lsrs	r3, r3, #10
 8001b1c:	f003 0307 	and.w	r3, r3, #7
 8001b20:	4903      	ldr	r1, [pc, #12]	; (8001b30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b22:	5ccb      	ldrb	r3, [r1, r3]
 8001b24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b28:	4618      	mov	r0, r3
 8001b2a:	bd80      	pop	{r7, pc}
 8001b2c:	40023800 	.word	0x40023800
 8001b30:	08003a58 	.word	0x08003a58

08001b34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001b38:	f7ff ffdc 	bl	8001af4 <HAL_RCC_GetHCLKFreq>
 8001b3c:	4602      	mov	r2, r0
 8001b3e:	4b05      	ldr	r3, [pc, #20]	; (8001b54 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001b40:	689b      	ldr	r3, [r3, #8]
 8001b42:	0b5b      	lsrs	r3, r3, #13
 8001b44:	f003 0307 	and.w	r3, r3, #7
 8001b48:	4903      	ldr	r1, [pc, #12]	; (8001b58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b4a:	5ccb      	ldrb	r3, [r1, r3]
 8001b4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b50:	4618      	mov	r0, r3
 8001b52:	bd80      	pop	{r7, pc}
 8001b54:	40023800 	.word	0x40023800
 8001b58:	08003a58 	.word	0x08003a58

08001b5c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b5c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001b60:	b087      	sub	sp, #28
 8001b62:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001b64:	2600      	movs	r6, #0
 8001b66:	60fe      	str	r6, [r7, #12]
  uint32_t pllvco = 0U;
 8001b68:	2600      	movs	r6, #0
 8001b6a:	617e      	str	r6, [r7, #20]
  uint32_t pllp = 0U;
 8001b6c:	2600      	movs	r6, #0
 8001b6e:	60be      	str	r6, [r7, #8]
  uint32_t pllr = 0U;
 8001b70:	2600      	movs	r6, #0
 8001b72:	607e      	str	r6, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001b74:	2600      	movs	r6, #0
 8001b76:	613e      	str	r6, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001b78:	4ea3      	ldr	r6, [pc, #652]	; (8001e08 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8001b7a:	68b6      	ldr	r6, [r6, #8]
 8001b7c:	f006 060c 	and.w	r6, r6, #12
 8001b80:	2e0c      	cmp	r6, #12
 8001b82:	f200 8137 	bhi.w	8001df4 <HAL_RCC_GetSysClockFreq+0x298>
 8001b86:	f20f 0c08 	addw	ip, pc, #8
 8001b8a:	f85c f026 	ldr.w	pc, [ip, r6, lsl #2]
 8001b8e:	bf00      	nop
 8001b90:	08001bc5 	.word	0x08001bc5
 8001b94:	08001df5 	.word	0x08001df5
 8001b98:	08001df5 	.word	0x08001df5
 8001b9c:	08001df5 	.word	0x08001df5
 8001ba0:	08001bcb 	.word	0x08001bcb
 8001ba4:	08001df5 	.word	0x08001df5
 8001ba8:	08001df5 	.word	0x08001df5
 8001bac:	08001df5 	.word	0x08001df5
 8001bb0:	08001bd1 	.word	0x08001bd1
 8001bb4:	08001df5 	.word	0x08001df5
 8001bb8:	08001df5 	.word	0x08001df5
 8001bbc:	08001df5 	.word	0x08001df5
 8001bc0:	08001ce7 	.word	0x08001ce7
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001bc4:	4b91      	ldr	r3, [pc, #580]	; (8001e0c <HAL_RCC_GetSysClockFreq+0x2b0>)
 8001bc6:	613b      	str	r3, [r7, #16]
       break;
 8001bc8:	e117      	b.n	8001dfa <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001bca:	4b91      	ldr	r3, [pc, #580]	; (8001e10 <HAL_RCC_GetSysClockFreq+0x2b4>)
 8001bcc:	613b      	str	r3, [r7, #16]
      break;
 8001bce:	e114      	b.n	8001dfa <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001bd0:	4b8d      	ldr	r3, [pc, #564]	; (8001e08 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001bd8:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001bda:	4b8b      	ldr	r3, [pc, #556]	; (8001e08 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8001bdc:	685b      	ldr	r3, [r3, #4]
 8001bde:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d024      	beq.n	8001c30 <HAL_RCC_GetSysClockFreq+0xd4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001be6:	4b88      	ldr	r3, [pc, #544]	; (8001e08 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	099b      	lsrs	r3, r3, #6
 8001bec:	461a      	mov	r2, r3
 8001bee:	f04f 0300 	mov.w	r3, #0
 8001bf2:	f240 14ff 	movw	r4, #511	; 0x1ff
 8001bf6:	f04f 0500 	mov.w	r5, #0
 8001bfa:	ea02 0004 	and.w	r0, r2, r4
 8001bfe:	ea03 0105 	and.w	r1, r3, r5
 8001c02:	4b83      	ldr	r3, [pc, #524]	; (8001e10 <HAL_RCC_GetSysClockFreq+0x2b4>)
 8001c04:	fb03 f201 	mul.w	r2, r3, r1
 8001c08:	2300      	movs	r3, #0
 8001c0a:	fb03 f300 	mul.w	r3, r3, r0
 8001c0e:	4413      	add	r3, r2
 8001c10:	4a7f      	ldr	r2, [pc, #508]	; (8001e10 <HAL_RCC_GetSysClockFreq+0x2b4>)
 8001c12:	fba0 0102 	umull	r0, r1, r0, r2
 8001c16:	440b      	add	r3, r1
 8001c18:	4619      	mov	r1, r3
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	461a      	mov	r2, r3
 8001c1e:	f04f 0300 	mov.w	r3, #0
 8001c22:	f7fe fb45 	bl	80002b0 <__aeabi_uldivmod>
 8001c26:	4602      	mov	r2, r0
 8001c28:	460b      	mov	r3, r1
 8001c2a:	4613      	mov	r3, r2
 8001c2c:	617b      	str	r3, [r7, #20]
 8001c2e:	e04c      	b.n	8001cca <HAL_RCC_GetSysClockFreq+0x16e>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c30:	4b75      	ldr	r3, [pc, #468]	; (8001e08 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	099b      	lsrs	r3, r3, #6
 8001c36:	461a      	mov	r2, r3
 8001c38:	f04f 0300 	mov.w	r3, #0
 8001c3c:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001c40:	f04f 0100 	mov.w	r1, #0
 8001c44:	ea02 0800 	and.w	r8, r2, r0
 8001c48:	ea03 0901 	and.w	r9, r3, r1
 8001c4c:	4640      	mov	r0, r8
 8001c4e:	4649      	mov	r1, r9
 8001c50:	f04f 0200 	mov.w	r2, #0
 8001c54:	f04f 0300 	mov.w	r3, #0
 8001c58:	014b      	lsls	r3, r1, #5
 8001c5a:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001c5e:	0142      	lsls	r2, r0, #5
 8001c60:	4610      	mov	r0, r2
 8001c62:	4619      	mov	r1, r3
 8001c64:	ebb0 0008 	subs.w	r0, r0, r8
 8001c68:	eb61 0109 	sbc.w	r1, r1, r9
 8001c6c:	f04f 0200 	mov.w	r2, #0
 8001c70:	f04f 0300 	mov.w	r3, #0
 8001c74:	018b      	lsls	r3, r1, #6
 8001c76:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001c7a:	0182      	lsls	r2, r0, #6
 8001c7c:	1a12      	subs	r2, r2, r0
 8001c7e:	eb63 0301 	sbc.w	r3, r3, r1
 8001c82:	f04f 0000 	mov.w	r0, #0
 8001c86:	f04f 0100 	mov.w	r1, #0
 8001c8a:	00d9      	lsls	r1, r3, #3
 8001c8c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001c90:	00d0      	lsls	r0, r2, #3
 8001c92:	4602      	mov	r2, r0
 8001c94:	460b      	mov	r3, r1
 8001c96:	eb12 0208 	adds.w	r2, r2, r8
 8001c9a:	eb43 0309 	adc.w	r3, r3, r9
 8001c9e:	f04f 0000 	mov.w	r0, #0
 8001ca2:	f04f 0100 	mov.w	r1, #0
 8001ca6:	0299      	lsls	r1, r3, #10
 8001ca8:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001cac:	0290      	lsls	r0, r2, #10
 8001cae:	4602      	mov	r2, r0
 8001cb0:	460b      	mov	r3, r1
 8001cb2:	4610      	mov	r0, r2
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	461a      	mov	r2, r3
 8001cba:	f04f 0300 	mov.w	r3, #0
 8001cbe:	f7fe faf7 	bl	80002b0 <__aeabi_uldivmod>
 8001cc2:	4602      	mov	r2, r0
 8001cc4:	460b      	mov	r3, r1
 8001cc6:	4613      	mov	r3, r2
 8001cc8:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001cca:	4b4f      	ldr	r3, [pc, #316]	; (8001e08 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8001ccc:	685b      	ldr	r3, [r3, #4]
 8001cce:	0c1b      	lsrs	r3, r3, #16
 8001cd0:	f003 0303 	and.w	r3, r3, #3
 8001cd4:	3301      	adds	r3, #1
 8001cd6:	005b      	lsls	r3, r3, #1
 8001cd8:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8001cda:	697a      	ldr	r2, [r7, #20]
 8001cdc:	68bb      	ldr	r3, [r7, #8]
 8001cde:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ce2:	613b      	str	r3, [r7, #16]
      break;
 8001ce4:	e089      	b.n	8001dfa <HAL_RCC_GetSysClockFreq+0x29e>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001ce6:	4948      	ldr	r1, [pc, #288]	; (8001e08 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8001ce8:	6849      	ldr	r1, [r1, #4]
 8001cea:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 8001cee:	60f9      	str	r1, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001cf0:	4945      	ldr	r1, [pc, #276]	; (8001e08 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8001cf2:	6849      	ldr	r1, [r1, #4]
 8001cf4:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8001cf8:	2900      	cmp	r1, #0
 8001cfa:	d024      	beq.n	8001d46 <HAL_RCC_GetSysClockFreq+0x1ea>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cfc:	4942      	ldr	r1, [pc, #264]	; (8001e08 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8001cfe:	6849      	ldr	r1, [r1, #4]
 8001d00:	0989      	lsrs	r1, r1, #6
 8001d02:	4608      	mov	r0, r1
 8001d04:	f04f 0100 	mov.w	r1, #0
 8001d08:	f240 14ff 	movw	r4, #511	; 0x1ff
 8001d0c:	f04f 0500 	mov.w	r5, #0
 8001d10:	ea00 0204 	and.w	r2, r0, r4
 8001d14:	ea01 0305 	and.w	r3, r1, r5
 8001d18:	493d      	ldr	r1, [pc, #244]	; (8001e10 <HAL_RCC_GetSysClockFreq+0x2b4>)
 8001d1a:	fb01 f003 	mul.w	r0, r1, r3
 8001d1e:	2100      	movs	r1, #0
 8001d20:	fb01 f102 	mul.w	r1, r1, r2
 8001d24:	1844      	adds	r4, r0, r1
 8001d26:	493a      	ldr	r1, [pc, #232]	; (8001e10 <HAL_RCC_GetSysClockFreq+0x2b4>)
 8001d28:	fba2 0101 	umull	r0, r1, r2, r1
 8001d2c:	1863      	adds	r3, r4, r1
 8001d2e:	4619      	mov	r1, r3
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	461a      	mov	r2, r3
 8001d34:	f04f 0300 	mov.w	r3, #0
 8001d38:	f7fe faba 	bl	80002b0 <__aeabi_uldivmod>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	460b      	mov	r3, r1
 8001d40:	4613      	mov	r3, r2
 8001d42:	617b      	str	r3, [r7, #20]
 8001d44:	e04a      	b.n	8001ddc <HAL_RCC_GetSysClockFreq+0x280>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d46:	4b30      	ldr	r3, [pc, #192]	; (8001e08 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	099b      	lsrs	r3, r3, #6
 8001d4c:	461a      	mov	r2, r3
 8001d4e:	f04f 0300 	mov.w	r3, #0
 8001d52:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001d56:	f04f 0100 	mov.w	r1, #0
 8001d5a:	ea02 0400 	and.w	r4, r2, r0
 8001d5e:	ea03 0501 	and.w	r5, r3, r1
 8001d62:	4620      	mov	r0, r4
 8001d64:	4629      	mov	r1, r5
 8001d66:	f04f 0200 	mov.w	r2, #0
 8001d6a:	f04f 0300 	mov.w	r3, #0
 8001d6e:	014b      	lsls	r3, r1, #5
 8001d70:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001d74:	0142      	lsls	r2, r0, #5
 8001d76:	4610      	mov	r0, r2
 8001d78:	4619      	mov	r1, r3
 8001d7a:	1b00      	subs	r0, r0, r4
 8001d7c:	eb61 0105 	sbc.w	r1, r1, r5
 8001d80:	f04f 0200 	mov.w	r2, #0
 8001d84:	f04f 0300 	mov.w	r3, #0
 8001d88:	018b      	lsls	r3, r1, #6
 8001d8a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001d8e:	0182      	lsls	r2, r0, #6
 8001d90:	1a12      	subs	r2, r2, r0
 8001d92:	eb63 0301 	sbc.w	r3, r3, r1
 8001d96:	f04f 0000 	mov.w	r0, #0
 8001d9a:	f04f 0100 	mov.w	r1, #0
 8001d9e:	00d9      	lsls	r1, r3, #3
 8001da0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001da4:	00d0      	lsls	r0, r2, #3
 8001da6:	4602      	mov	r2, r0
 8001da8:	460b      	mov	r3, r1
 8001daa:	1912      	adds	r2, r2, r4
 8001dac:	eb45 0303 	adc.w	r3, r5, r3
 8001db0:	f04f 0000 	mov.w	r0, #0
 8001db4:	f04f 0100 	mov.w	r1, #0
 8001db8:	0299      	lsls	r1, r3, #10
 8001dba:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001dbe:	0290      	lsls	r0, r2, #10
 8001dc0:	4602      	mov	r2, r0
 8001dc2:	460b      	mov	r3, r1
 8001dc4:	4610      	mov	r0, r2
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	461a      	mov	r2, r3
 8001dcc:	f04f 0300 	mov.w	r3, #0
 8001dd0:	f7fe fa6e 	bl	80002b0 <__aeabi_uldivmod>
 8001dd4:	4602      	mov	r2, r0
 8001dd6:	460b      	mov	r3, r1
 8001dd8:	4613      	mov	r3, r2
 8001dda:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001ddc:	4b0a      	ldr	r3, [pc, #40]	; (8001e08 <HAL_RCC_GetSysClockFreq+0x2ac>)
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	0f1b      	lsrs	r3, r3, #28
 8001de2:	f003 0307 	and.w	r3, r3, #7
 8001de6:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8001de8:	697a      	ldr	r2, [r7, #20]
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	fbb2 f3f3 	udiv	r3, r2, r3
 8001df0:	613b      	str	r3, [r7, #16]
      break;
 8001df2:	e002      	b.n	8001dfa <HAL_RCC_GetSysClockFreq+0x29e>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001df4:	4b05      	ldr	r3, [pc, #20]	; (8001e0c <HAL_RCC_GetSysClockFreq+0x2b0>)
 8001df6:	613b      	str	r3, [r7, #16]
      break;
 8001df8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001dfa:	693b      	ldr	r3, [r7, #16]
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	371c      	adds	r7, #28
 8001e00:	46bd      	mov	sp, r7
 8001e02:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001e06:	bf00      	nop
 8001e08:	40023800 	.word	0x40023800
 8001e0c:	00f42400 	.word	0x00f42400
 8001e10:	017d7840 	.word	0x017d7840

08001e14 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b086      	sub	sp, #24
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d101      	bne.n	8001e26 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e22:	2301      	movs	r3, #1
 8001e24:	e28d      	b.n	8002342 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f003 0301 	and.w	r3, r3, #1
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	f000 8083 	beq.w	8001f3a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001e34:	4b94      	ldr	r3, [pc, #592]	; (8002088 <HAL_RCC_OscConfig+0x274>)
 8001e36:	689b      	ldr	r3, [r3, #8]
 8001e38:	f003 030c 	and.w	r3, r3, #12
 8001e3c:	2b04      	cmp	r3, #4
 8001e3e:	d019      	beq.n	8001e74 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001e40:	4b91      	ldr	r3, [pc, #580]	; (8002088 <HAL_RCC_OscConfig+0x274>)
 8001e42:	689b      	ldr	r3, [r3, #8]
 8001e44:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001e48:	2b08      	cmp	r3, #8
 8001e4a:	d106      	bne.n	8001e5a <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001e4c:	4b8e      	ldr	r3, [pc, #568]	; (8002088 <HAL_RCC_OscConfig+0x274>)
 8001e4e:	685b      	ldr	r3, [r3, #4]
 8001e50:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e54:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001e58:	d00c      	beq.n	8001e74 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e5a:	4b8b      	ldr	r3, [pc, #556]	; (8002088 <HAL_RCC_OscConfig+0x274>)
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001e62:	2b0c      	cmp	r3, #12
 8001e64:	d112      	bne.n	8001e8c <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001e66:	4b88      	ldr	r3, [pc, #544]	; (8002088 <HAL_RCC_OscConfig+0x274>)
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001e6e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001e72:	d10b      	bne.n	8001e8c <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e74:	4b84      	ldr	r3, [pc, #528]	; (8002088 <HAL_RCC_OscConfig+0x274>)
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d05b      	beq.n	8001f38 <HAL_RCC_OscConfig+0x124>
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	685b      	ldr	r3, [r3, #4]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d157      	bne.n	8001f38 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	e25a      	b.n	8002342 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e94:	d106      	bne.n	8001ea4 <HAL_RCC_OscConfig+0x90>
 8001e96:	4b7c      	ldr	r3, [pc, #496]	; (8002088 <HAL_RCC_OscConfig+0x274>)
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	4a7b      	ldr	r2, [pc, #492]	; (8002088 <HAL_RCC_OscConfig+0x274>)
 8001e9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ea0:	6013      	str	r3, [r2, #0]
 8001ea2:	e01d      	b.n	8001ee0 <HAL_RCC_OscConfig+0xcc>
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001eac:	d10c      	bne.n	8001ec8 <HAL_RCC_OscConfig+0xb4>
 8001eae:	4b76      	ldr	r3, [pc, #472]	; (8002088 <HAL_RCC_OscConfig+0x274>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	4a75      	ldr	r2, [pc, #468]	; (8002088 <HAL_RCC_OscConfig+0x274>)
 8001eb4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001eb8:	6013      	str	r3, [r2, #0]
 8001eba:	4b73      	ldr	r3, [pc, #460]	; (8002088 <HAL_RCC_OscConfig+0x274>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	4a72      	ldr	r2, [pc, #456]	; (8002088 <HAL_RCC_OscConfig+0x274>)
 8001ec0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ec4:	6013      	str	r3, [r2, #0]
 8001ec6:	e00b      	b.n	8001ee0 <HAL_RCC_OscConfig+0xcc>
 8001ec8:	4b6f      	ldr	r3, [pc, #444]	; (8002088 <HAL_RCC_OscConfig+0x274>)
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	4a6e      	ldr	r2, [pc, #440]	; (8002088 <HAL_RCC_OscConfig+0x274>)
 8001ece:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ed2:	6013      	str	r3, [r2, #0]
 8001ed4:	4b6c      	ldr	r3, [pc, #432]	; (8002088 <HAL_RCC_OscConfig+0x274>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	4a6b      	ldr	r2, [pc, #428]	; (8002088 <HAL_RCC_OscConfig+0x274>)
 8001eda:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ede:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d013      	beq.n	8001f10 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ee8:	f7fe ff1a 	bl	8000d20 <HAL_GetTick>
 8001eec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001eee:	e008      	b.n	8001f02 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ef0:	f7fe ff16 	bl	8000d20 <HAL_GetTick>
 8001ef4:	4602      	mov	r2, r0
 8001ef6:	693b      	ldr	r3, [r7, #16]
 8001ef8:	1ad3      	subs	r3, r2, r3
 8001efa:	2b64      	cmp	r3, #100	; 0x64
 8001efc:	d901      	bls.n	8001f02 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001efe:	2303      	movs	r3, #3
 8001f00:	e21f      	b.n	8002342 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f02:	4b61      	ldr	r3, [pc, #388]	; (8002088 <HAL_RCC_OscConfig+0x274>)
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d0f0      	beq.n	8001ef0 <HAL_RCC_OscConfig+0xdc>
 8001f0e:	e014      	b.n	8001f3a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f10:	f7fe ff06 	bl	8000d20 <HAL_GetTick>
 8001f14:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f16:	e008      	b.n	8001f2a <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001f18:	f7fe ff02 	bl	8000d20 <HAL_GetTick>
 8001f1c:	4602      	mov	r2, r0
 8001f1e:	693b      	ldr	r3, [r7, #16]
 8001f20:	1ad3      	subs	r3, r2, r3
 8001f22:	2b64      	cmp	r3, #100	; 0x64
 8001f24:	d901      	bls.n	8001f2a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001f26:	2303      	movs	r3, #3
 8001f28:	e20b      	b.n	8002342 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f2a:	4b57      	ldr	r3, [pc, #348]	; (8002088 <HAL_RCC_OscConfig+0x274>)
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d1f0      	bne.n	8001f18 <HAL_RCC_OscConfig+0x104>
 8001f36:	e000      	b.n	8001f3a <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f38:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f003 0302 	and.w	r3, r3, #2
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d06f      	beq.n	8002026 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001f46:	4b50      	ldr	r3, [pc, #320]	; (8002088 <HAL_RCC_OscConfig+0x274>)
 8001f48:	689b      	ldr	r3, [r3, #8]
 8001f4a:	f003 030c 	and.w	r3, r3, #12
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d017      	beq.n	8001f82 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001f52:	4b4d      	ldr	r3, [pc, #308]	; (8002088 <HAL_RCC_OscConfig+0x274>)
 8001f54:	689b      	ldr	r3, [r3, #8]
 8001f56:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001f5a:	2b08      	cmp	r3, #8
 8001f5c:	d105      	bne.n	8001f6a <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001f5e:	4b4a      	ldr	r3, [pc, #296]	; (8002088 <HAL_RCC_OscConfig+0x274>)
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d00b      	beq.n	8001f82 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f6a:	4b47      	ldr	r3, [pc, #284]	; (8002088 <HAL_RCC_OscConfig+0x274>)
 8001f6c:	689b      	ldr	r3, [r3, #8]
 8001f6e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001f72:	2b0c      	cmp	r3, #12
 8001f74:	d11c      	bne.n	8001fb0 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001f76:	4b44      	ldr	r3, [pc, #272]	; (8002088 <HAL_RCC_OscConfig+0x274>)
 8001f78:	685b      	ldr	r3, [r3, #4]
 8001f7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d116      	bne.n	8001fb0 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f82:	4b41      	ldr	r3, [pc, #260]	; (8002088 <HAL_RCC_OscConfig+0x274>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f003 0302 	and.w	r3, r3, #2
 8001f8a:	2b00      	cmp	r3, #0
 8001f8c:	d005      	beq.n	8001f9a <HAL_RCC_OscConfig+0x186>
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	68db      	ldr	r3, [r3, #12]
 8001f92:	2b01      	cmp	r3, #1
 8001f94:	d001      	beq.n	8001f9a <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001f96:	2301      	movs	r3, #1
 8001f98:	e1d3      	b.n	8002342 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f9a:	4b3b      	ldr	r3, [pc, #236]	; (8002088 <HAL_RCC_OscConfig+0x274>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	691b      	ldr	r3, [r3, #16]
 8001fa6:	00db      	lsls	r3, r3, #3
 8001fa8:	4937      	ldr	r1, [pc, #220]	; (8002088 <HAL_RCC_OscConfig+0x274>)
 8001faa:	4313      	orrs	r3, r2
 8001fac:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fae:	e03a      	b.n	8002026 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	68db      	ldr	r3, [r3, #12]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d020      	beq.n	8001ffa <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001fb8:	4b34      	ldr	r3, [pc, #208]	; (800208c <HAL_RCC_OscConfig+0x278>)
 8001fba:	2201      	movs	r2, #1
 8001fbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fbe:	f7fe feaf 	bl	8000d20 <HAL_GetTick>
 8001fc2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fc4:	e008      	b.n	8001fd8 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001fc6:	f7fe feab 	bl	8000d20 <HAL_GetTick>
 8001fca:	4602      	mov	r2, r0
 8001fcc:	693b      	ldr	r3, [r7, #16]
 8001fce:	1ad3      	subs	r3, r2, r3
 8001fd0:	2b02      	cmp	r3, #2
 8001fd2:	d901      	bls.n	8001fd8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001fd4:	2303      	movs	r3, #3
 8001fd6:	e1b4      	b.n	8002342 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fd8:	4b2b      	ldr	r3, [pc, #172]	; (8002088 <HAL_RCC_OscConfig+0x274>)
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f003 0302 	and.w	r3, r3, #2
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d0f0      	beq.n	8001fc6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fe4:	4b28      	ldr	r3, [pc, #160]	; (8002088 <HAL_RCC_OscConfig+0x274>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	691b      	ldr	r3, [r3, #16]
 8001ff0:	00db      	lsls	r3, r3, #3
 8001ff2:	4925      	ldr	r1, [pc, #148]	; (8002088 <HAL_RCC_OscConfig+0x274>)
 8001ff4:	4313      	orrs	r3, r2
 8001ff6:	600b      	str	r3, [r1, #0]
 8001ff8:	e015      	b.n	8002026 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ffa:	4b24      	ldr	r3, [pc, #144]	; (800208c <HAL_RCC_OscConfig+0x278>)
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002000:	f7fe fe8e 	bl	8000d20 <HAL_GetTick>
 8002004:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002006:	e008      	b.n	800201a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002008:	f7fe fe8a 	bl	8000d20 <HAL_GetTick>
 800200c:	4602      	mov	r2, r0
 800200e:	693b      	ldr	r3, [r7, #16]
 8002010:	1ad3      	subs	r3, r2, r3
 8002012:	2b02      	cmp	r3, #2
 8002014:	d901      	bls.n	800201a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002016:	2303      	movs	r3, #3
 8002018:	e193      	b.n	8002342 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800201a:	4b1b      	ldr	r3, [pc, #108]	; (8002088 <HAL_RCC_OscConfig+0x274>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f003 0302 	and.w	r3, r3, #2
 8002022:	2b00      	cmp	r3, #0
 8002024:	d1f0      	bne.n	8002008 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f003 0308 	and.w	r3, r3, #8
 800202e:	2b00      	cmp	r3, #0
 8002030:	d036      	beq.n	80020a0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	695b      	ldr	r3, [r3, #20]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d016      	beq.n	8002068 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800203a:	4b15      	ldr	r3, [pc, #84]	; (8002090 <HAL_RCC_OscConfig+0x27c>)
 800203c:	2201      	movs	r2, #1
 800203e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002040:	f7fe fe6e 	bl	8000d20 <HAL_GetTick>
 8002044:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002046:	e008      	b.n	800205a <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002048:	f7fe fe6a 	bl	8000d20 <HAL_GetTick>
 800204c:	4602      	mov	r2, r0
 800204e:	693b      	ldr	r3, [r7, #16]
 8002050:	1ad3      	subs	r3, r2, r3
 8002052:	2b02      	cmp	r3, #2
 8002054:	d901      	bls.n	800205a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002056:	2303      	movs	r3, #3
 8002058:	e173      	b.n	8002342 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800205a:	4b0b      	ldr	r3, [pc, #44]	; (8002088 <HAL_RCC_OscConfig+0x274>)
 800205c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800205e:	f003 0302 	and.w	r3, r3, #2
 8002062:	2b00      	cmp	r3, #0
 8002064:	d0f0      	beq.n	8002048 <HAL_RCC_OscConfig+0x234>
 8002066:	e01b      	b.n	80020a0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002068:	4b09      	ldr	r3, [pc, #36]	; (8002090 <HAL_RCC_OscConfig+0x27c>)
 800206a:	2200      	movs	r2, #0
 800206c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800206e:	f7fe fe57 	bl	8000d20 <HAL_GetTick>
 8002072:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002074:	e00e      	b.n	8002094 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002076:	f7fe fe53 	bl	8000d20 <HAL_GetTick>
 800207a:	4602      	mov	r2, r0
 800207c:	693b      	ldr	r3, [r7, #16]
 800207e:	1ad3      	subs	r3, r2, r3
 8002080:	2b02      	cmp	r3, #2
 8002082:	d907      	bls.n	8002094 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002084:	2303      	movs	r3, #3
 8002086:	e15c      	b.n	8002342 <HAL_RCC_OscConfig+0x52e>
 8002088:	40023800 	.word	0x40023800
 800208c:	42470000 	.word	0x42470000
 8002090:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002094:	4b8a      	ldr	r3, [pc, #552]	; (80022c0 <HAL_RCC_OscConfig+0x4ac>)
 8002096:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002098:	f003 0302 	and.w	r3, r3, #2
 800209c:	2b00      	cmp	r3, #0
 800209e:	d1ea      	bne.n	8002076 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f003 0304 	and.w	r3, r3, #4
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	f000 8097 	beq.w	80021dc <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020ae:	2300      	movs	r3, #0
 80020b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020b2:	4b83      	ldr	r3, [pc, #524]	; (80022c0 <HAL_RCC_OscConfig+0x4ac>)
 80020b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d10f      	bne.n	80020de <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020be:	2300      	movs	r3, #0
 80020c0:	60bb      	str	r3, [r7, #8]
 80020c2:	4b7f      	ldr	r3, [pc, #508]	; (80022c0 <HAL_RCC_OscConfig+0x4ac>)
 80020c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c6:	4a7e      	ldr	r2, [pc, #504]	; (80022c0 <HAL_RCC_OscConfig+0x4ac>)
 80020c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020cc:	6413      	str	r3, [r2, #64]	; 0x40
 80020ce:	4b7c      	ldr	r3, [pc, #496]	; (80022c0 <HAL_RCC_OscConfig+0x4ac>)
 80020d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020d6:	60bb      	str	r3, [r7, #8]
 80020d8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020da:	2301      	movs	r3, #1
 80020dc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020de:	4b79      	ldr	r3, [pc, #484]	; (80022c4 <HAL_RCC_OscConfig+0x4b0>)
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d118      	bne.n	800211c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020ea:	4b76      	ldr	r3, [pc, #472]	; (80022c4 <HAL_RCC_OscConfig+0x4b0>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4a75      	ldr	r2, [pc, #468]	; (80022c4 <HAL_RCC_OscConfig+0x4b0>)
 80020f0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020f4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020f6:	f7fe fe13 	bl	8000d20 <HAL_GetTick>
 80020fa:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020fc:	e008      	b.n	8002110 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020fe:	f7fe fe0f 	bl	8000d20 <HAL_GetTick>
 8002102:	4602      	mov	r2, r0
 8002104:	693b      	ldr	r3, [r7, #16]
 8002106:	1ad3      	subs	r3, r2, r3
 8002108:	2b02      	cmp	r3, #2
 800210a:	d901      	bls.n	8002110 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800210c:	2303      	movs	r3, #3
 800210e:	e118      	b.n	8002342 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002110:	4b6c      	ldr	r3, [pc, #432]	; (80022c4 <HAL_RCC_OscConfig+0x4b0>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002118:	2b00      	cmp	r3, #0
 800211a:	d0f0      	beq.n	80020fe <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	689b      	ldr	r3, [r3, #8]
 8002120:	2b01      	cmp	r3, #1
 8002122:	d106      	bne.n	8002132 <HAL_RCC_OscConfig+0x31e>
 8002124:	4b66      	ldr	r3, [pc, #408]	; (80022c0 <HAL_RCC_OscConfig+0x4ac>)
 8002126:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002128:	4a65      	ldr	r2, [pc, #404]	; (80022c0 <HAL_RCC_OscConfig+0x4ac>)
 800212a:	f043 0301 	orr.w	r3, r3, #1
 800212e:	6713      	str	r3, [r2, #112]	; 0x70
 8002130:	e01c      	b.n	800216c <HAL_RCC_OscConfig+0x358>
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	689b      	ldr	r3, [r3, #8]
 8002136:	2b05      	cmp	r3, #5
 8002138:	d10c      	bne.n	8002154 <HAL_RCC_OscConfig+0x340>
 800213a:	4b61      	ldr	r3, [pc, #388]	; (80022c0 <HAL_RCC_OscConfig+0x4ac>)
 800213c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800213e:	4a60      	ldr	r2, [pc, #384]	; (80022c0 <HAL_RCC_OscConfig+0x4ac>)
 8002140:	f043 0304 	orr.w	r3, r3, #4
 8002144:	6713      	str	r3, [r2, #112]	; 0x70
 8002146:	4b5e      	ldr	r3, [pc, #376]	; (80022c0 <HAL_RCC_OscConfig+0x4ac>)
 8002148:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800214a:	4a5d      	ldr	r2, [pc, #372]	; (80022c0 <HAL_RCC_OscConfig+0x4ac>)
 800214c:	f043 0301 	orr.w	r3, r3, #1
 8002150:	6713      	str	r3, [r2, #112]	; 0x70
 8002152:	e00b      	b.n	800216c <HAL_RCC_OscConfig+0x358>
 8002154:	4b5a      	ldr	r3, [pc, #360]	; (80022c0 <HAL_RCC_OscConfig+0x4ac>)
 8002156:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002158:	4a59      	ldr	r2, [pc, #356]	; (80022c0 <HAL_RCC_OscConfig+0x4ac>)
 800215a:	f023 0301 	bic.w	r3, r3, #1
 800215e:	6713      	str	r3, [r2, #112]	; 0x70
 8002160:	4b57      	ldr	r3, [pc, #348]	; (80022c0 <HAL_RCC_OscConfig+0x4ac>)
 8002162:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002164:	4a56      	ldr	r2, [pc, #344]	; (80022c0 <HAL_RCC_OscConfig+0x4ac>)
 8002166:	f023 0304 	bic.w	r3, r3, #4
 800216a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	689b      	ldr	r3, [r3, #8]
 8002170:	2b00      	cmp	r3, #0
 8002172:	d015      	beq.n	80021a0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002174:	f7fe fdd4 	bl	8000d20 <HAL_GetTick>
 8002178:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800217a:	e00a      	b.n	8002192 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800217c:	f7fe fdd0 	bl	8000d20 <HAL_GetTick>
 8002180:	4602      	mov	r2, r0
 8002182:	693b      	ldr	r3, [r7, #16]
 8002184:	1ad3      	subs	r3, r2, r3
 8002186:	f241 3288 	movw	r2, #5000	; 0x1388
 800218a:	4293      	cmp	r3, r2
 800218c:	d901      	bls.n	8002192 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800218e:	2303      	movs	r3, #3
 8002190:	e0d7      	b.n	8002342 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002192:	4b4b      	ldr	r3, [pc, #300]	; (80022c0 <HAL_RCC_OscConfig+0x4ac>)
 8002194:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002196:	f003 0302 	and.w	r3, r3, #2
 800219a:	2b00      	cmp	r3, #0
 800219c:	d0ee      	beq.n	800217c <HAL_RCC_OscConfig+0x368>
 800219e:	e014      	b.n	80021ca <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80021a0:	f7fe fdbe 	bl	8000d20 <HAL_GetTick>
 80021a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021a6:	e00a      	b.n	80021be <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80021a8:	f7fe fdba 	bl	8000d20 <HAL_GetTick>
 80021ac:	4602      	mov	r2, r0
 80021ae:	693b      	ldr	r3, [r7, #16]
 80021b0:	1ad3      	subs	r3, r2, r3
 80021b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80021b6:	4293      	cmp	r3, r2
 80021b8:	d901      	bls.n	80021be <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80021ba:	2303      	movs	r3, #3
 80021bc:	e0c1      	b.n	8002342 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021be:	4b40      	ldr	r3, [pc, #256]	; (80022c0 <HAL_RCC_OscConfig+0x4ac>)
 80021c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80021c2:	f003 0302 	and.w	r3, r3, #2
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d1ee      	bne.n	80021a8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80021ca:	7dfb      	ldrb	r3, [r7, #23]
 80021cc:	2b01      	cmp	r3, #1
 80021ce:	d105      	bne.n	80021dc <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021d0:	4b3b      	ldr	r3, [pc, #236]	; (80022c0 <HAL_RCC_OscConfig+0x4ac>)
 80021d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021d4:	4a3a      	ldr	r2, [pc, #232]	; (80022c0 <HAL_RCC_OscConfig+0x4ac>)
 80021d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021da:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	699b      	ldr	r3, [r3, #24]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	f000 80ad 	beq.w	8002340 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80021e6:	4b36      	ldr	r3, [pc, #216]	; (80022c0 <HAL_RCC_OscConfig+0x4ac>)
 80021e8:	689b      	ldr	r3, [r3, #8]
 80021ea:	f003 030c 	and.w	r3, r3, #12
 80021ee:	2b08      	cmp	r3, #8
 80021f0:	d060      	beq.n	80022b4 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	699b      	ldr	r3, [r3, #24]
 80021f6:	2b02      	cmp	r3, #2
 80021f8:	d145      	bne.n	8002286 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021fa:	4b33      	ldr	r3, [pc, #204]	; (80022c8 <HAL_RCC_OscConfig+0x4b4>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002200:	f7fe fd8e 	bl	8000d20 <HAL_GetTick>
 8002204:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002206:	e008      	b.n	800221a <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002208:	f7fe fd8a 	bl	8000d20 <HAL_GetTick>
 800220c:	4602      	mov	r2, r0
 800220e:	693b      	ldr	r3, [r7, #16]
 8002210:	1ad3      	subs	r3, r2, r3
 8002212:	2b02      	cmp	r3, #2
 8002214:	d901      	bls.n	800221a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002216:	2303      	movs	r3, #3
 8002218:	e093      	b.n	8002342 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800221a:	4b29      	ldr	r3, [pc, #164]	; (80022c0 <HAL_RCC_OscConfig+0x4ac>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002222:	2b00      	cmp	r3, #0
 8002224:	d1f0      	bne.n	8002208 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	69da      	ldr	r2, [r3, #28]
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	6a1b      	ldr	r3, [r3, #32]
 800222e:	431a      	orrs	r2, r3
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002234:	019b      	lsls	r3, r3, #6
 8002236:	431a      	orrs	r2, r3
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800223c:	085b      	lsrs	r3, r3, #1
 800223e:	3b01      	subs	r3, #1
 8002240:	041b      	lsls	r3, r3, #16
 8002242:	431a      	orrs	r2, r3
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002248:	061b      	lsls	r3, r3, #24
 800224a:	431a      	orrs	r2, r3
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002250:	071b      	lsls	r3, r3, #28
 8002252:	491b      	ldr	r1, [pc, #108]	; (80022c0 <HAL_RCC_OscConfig+0x4ac>)
 8002254:	4313      	orrs	r3, r2
 8002256:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002258:	4b1b      	ldr	r3, [pc, #108]	; (80022c8 <HAL_RCC_OscConfig+0x4b4>)
 800225a:	2201      	movs	r2, #1
 800225c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800225e:	f7fe fd5f 	bl	8000d20 <HAL_GetTick>
 8002262:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002264:	e008      	b.n	8002278 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002266:	f7fe fd5b 	bl	8000d20 <HAL_GetTick>
 800226a:	4602      	mov	r2, r0
 800226c:	693b      	ldr	r3, [r7, #16]
 800226e:	1ad3      	subs	r3, r2, r3
 8002270:	2b02      	cmp	r3, #2
 8002272:	d901      	bls.n	8002278 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002274:	2303      	movs	r3, #3
 8002276:	e064      	b.n	8002342 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002278:	4b11      	ldr	r3, [pc, #68]	; (80022c0 <HAL_RCC_OscConfig+0x4ac>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002280:	2b00      	cmp	r3, #0
 8002282:	d0f0      	beq.n	8002266 <HAL_RCC_OscConfig+0x452>
 8002284:	e05c      	b.n	8002340 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002286:	4b10      	ldr	r3, [pc, #64]	; (80022c8 <HAL_RCC_OscConfig+0x4b4>)
 8002288:	2200      	movs	r2, #0
 800228a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800228c:	f7fe fd48 	bl	8000d20 <HAL_GetTick>
 8002290:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002292:	e008      	b.n	80022a6 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002294:	f7fe fd44 	bl	8000d20 <HAL_GetTick>
 8002298:	4602      	mov	r2, r0
 800229a:	693b      	ldr	r3, [r7, #16]
 800229c:	1ad3      	subs	r3, r2, r3
 800229e:	2b02      	cmp	r3, #2
 80022a0:	d901      	bls.n	80022a6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80022a2:	2303      	movs	r3, #3
 80022a4:	e04d      	b.n	8002342 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80022a6:	4b06      	ldr	r3, [pc, #24]	; (80022c0 <HAL_RCC_OscConfig+0x4ac>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d1f0      	bne.n	8002294 <HAL_RCC_OscConfig+0x480>
 80022b2:	e045      	b.n	8002340 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	699b      	ldr	r3, [r3, #24]
 80022b8:	2b01      	cmp	r3, #1
 80022ba:	d107      	bne.n	80022cc <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80022bc:	2301      	movs	r3, #1
 80022be:	e040      	b.n	8002342 <HAL_RCC_OscConfig+0x52e>
 80022c0:	40023800 	.word	0x40023800
 80022c4:	40007000 	.word	0x40007000
 80022c8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80022cc:	4b1f      	ldr	r3, [pc, #124]	; (800234c <HAL_RCC_OscConfig+0x538>)
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	699b      	ldr	r3, [r3, #24]
 80022d6:	2b01      	cmp	r3, #1
 80022d8:	d030      	beq.n	800233c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80022e4:	429a      	cmp	r2, r3
 80022e6:	d129      	bne.n	800233c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022f2:	429a      	cmp	r2, r3
 80022f4:	d122      	bne.n	800233c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80022f6:	68fa      	ldr	r2, [r7, #12]
 80022f8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80022fc:	4013      	ands	r3, r2
 80022fe:	687a      	ldr	r2, [r7, #4]
 8002300:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002302:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002304:	4293      	cmp	r3, r2
 8002306:	d119      	bne.n	800233c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002312:	085b      	lsrs	r3, r3, #1
 8002314:	3b01      	subs	r3, #1
 8002316:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002318:	429a      	cmp	r2, r3
 800231a:	d10f      	bne.n	800233c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002326:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002328:	429a      	cmp	r2, r3
 800232a:	d107      	bne.n	800233c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002336:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002338:	429a      	cmp	r2, r3
 800233a:	d001      	beq.n	8002340 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 800233c:	2301      	movs	r3, #1
 800233e:	e000      	b.n	8002342 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002340:	2300      	movs	r3, #0
}
 8002342:	4618      	mov	r0, r3
 8002344:	3718      	adds	r7, #24
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}
 800234a:	bf00      	nop
 800234c:	40023800 	.word	0x40023800

08002350 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b082      	sub	sp, #8
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2b00      	cmp	r3, #0
 800235c:	d101      	bne.n	8002362 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800235e:	2301      	movs	r3, #1
 8002360:	e03f      	b.n	80023e2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002368:	b2db      	uxtb	r3, r3
 800236a:	2b00      	cmp	r3, #0
 800236c:	d106      	bne.n	800237c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2200      	movs	r2, #0
 8002372:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002376:	6878      	ldr	r0, [r7, #4]
 8002378:	f7fe fb1a 	bl	80009b0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2224      	movs	r2, #36	; 0x24
 8002380:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	68da      	ldr	r2, [r3, #12]
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002392:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002394:	6878      	ldr	r0, [r7, #4]
 8002396:	f000 f929 	bl	80025ec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	691a      	ldr	r2, [r3, #16]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80023a8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	695a      	ldr	r2, [r3, #20]
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80023b8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	68da      	ldr	r2, [r3, #12]
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80023c8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2200      	movs	r2, #0
 80023ce:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2220      	movs	r2, #32
 80023d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	2220      	movs	r2, #32
 80023dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80023e0:	2300      	movs	r3, #0
}
 80023e2:	4618      	mov	r0, r3
 80023e4:	3708      	adds	r7, #8
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}

080023ea <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023ea:	b580      	push	{r7, lr}
 80023ec:	b08a      	sub	sp, #40	; 0x28
 80023ee:	af02      	add	r7, sp, #8
 80023f0:	60f8      	str	r0, [r7, #12]
 80023f2:	60b9      	str	r1, [r7, #8]
 80023f4:	603b      	str	r3, [r7, #0]
 80023f6:	4613      	mov	r3, r2
 80023f8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80023fa:	2300      	movs	r3, #0
 80023fc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002404:	b2db      	uxtb	r3, r3
 8002406:	2b20      	cmp	r3, #32
 8002408:	d17c      	bne.n	8002504 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800240a:	68bb      	ldr	r3, [r7, #8]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d002      	beq.n	8002416 <HAL_UART_Transmit+0x2c>
 8002410:	88fb      	ldrh	r3, [r7, #6]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d101      	bne.n	800241a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	e075      	b.n	8002506 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002420:	2b01      	cmp	r3, #1
 8002422:	d101      	bne.n	8002428 <HAL_UART_Transmit+0x3e>
 8002424:	2302      	movs	r3, #2
 8002426:	e06e      	b.n	8002506 <HAL_UART_Transmit+0x11c>
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	2201      	movs	r2, #1
 800242c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	2200      	movs	r2, #0
 8002434:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	2221      	movs	r2, #33	; 0x21
 800243a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800243e:	f7fe fc6f 	bl	8000d20 <HAL_GetTick>
 8002442:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	88fa      	ldrh	r2, [r7, #6]
 8002448:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	88fa      	ldrh	r2, [r7, #6]
 800244e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002458:	d108      	bne.n	800246c <HAL_UART_Transmit+0x82>
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	691b      	ldr	r3, [r3, #16]
 800245e:	2b00      	cmp	r3, #0
 8002460:	d104      	bne.n	800246c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002462:	2300      	movs	r3, #0
 8002464:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002466:	68bb      	ldr	r3, [r7, #8]
 8002468:	61bb      	str	r3, [r7, #24]
 800246a:	e003      	b.n	8002474 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800246c:	68bb      	ldr	r3, [r7, #8]
 800246e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002470:	2300      	movs	r3, #0
 8002472:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	2200      	movs	r2, #0
 8002478:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800247c:	e02a      	b.n	80024d4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800247e:	683b      	ldr	r3, [r7, #0]
 8002480:	9300      	str	r3, [sp, #0]
 8002482:	697b      	ldr	r3, [r7, #20]
 8002484:	2200      	movs	r2, #0
 8002486:	2180      	movs	r1, #128	; 0x80
 8002488:	68f8      	ldr	r0, [r7, #12]
 800248a:	f000 f840 	bl	800250e <UART_WaitOnFlagUntilTimeout>
 800248e:	4603      	mov	r3, r0
 8002490:	2b00      	cmp	r3, #0
 8002492:	d001      	beq.n	8002498 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002494:	2303      	movs	r3, #3
 8002496:	e036      	b.n	8002506 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002498:	69fb      	ldr	r3, [r7, #28]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d10b      	bne.n	80024b6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800249e:	69bb      	ldr	r3, [r7, #24]
 80024a0:	881b      	ldrh	r3, [r3, #0]
 80024a2:	461a      	mov	r2, r3
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80024ac:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80024ae:	69bb      	ldr	r3, [r7, #24]
 80024b0:	3302      	adds	r3, #2
 80024b2:	61bb      	str	r3, [r7, #24]
 80024b4:	e007      	b.n	80024c6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80024b6:	69fb      	ldr	r3, [r7, #28]
 80024b8:	781a      	ldrb	r2, [r3, #0]
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80024c0:	69fb      	ldr	r3, [r7, #28]
 80024c2:	3301      	adds	r3, #1
 80024c4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80024ca:	b29b      	uxth	r3, r3
 80024cc:	3b01      	subs	r3, #1
 80024ce:	b29a      	uxth	r2, r3
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80024d8:	b29b      	uxth	r3, r3
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d1cf      	bne.n	800247e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80024de:	683b      	ldr	r3, [r7, #0]
 80024e0:	9300      	str	r3, [sp, #0]
 80024e2:	697b      	ldr	r3, [r7, #20]
 80024e4:	2200      	movs	r2, #0
 80024e6:	2140      	movs	r1, #64	; 0x40
 80024e8:	68f8      	ldr	r0, [r7, #12]
 80024ea:	f000 f810 	bl	800250e <UART_WaitOnFlagUntilTimeout>
 80024ee:	4603      	mov	r3, r0
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d001      	beq.n	80024f8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80024f4:	2303      	movs	r3, #3
 80024f6:	e006      	b.n	8002506 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	2220      	movs	r2, #32
 80024fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002500:	2300      	movs	r3, #0
 8002502:	e000      	b.n	8002506 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002504:	2302      	movs	r3, #2
  }
}
 8002506:	4618      	mov	r0, r3
 8002508:	3720      	adds	r7, #32
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}

0800250e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800250e:	b580      	push	{r7, lr}
 8002510:	b090      	sub	sp, #64	; 0x40
 8002512:	af00      	add	r7, sp, #0
 8002514:	60f8      	str	r0, [r7, #12]
 8002516:	60b9      	str	r1, [r7, #8]
 8002518:	603b      	str	r3, [r7, #0]
 800251a:	4613      	mov	r3, r2
 800251c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800251e:	e050      	b.n	80025c2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002520:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002522:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002526:	d04c      	beq.n	80025c2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002528:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800252a:	2b00      	cmp	r3, #0
 800252c:	d007      	beq.n	800253e <UART_WaitOnFlagUntilTimeout+0x30>
 800252e:	f7fe fbf7 	bl	8000d20 <HAL_GetTick>
 8002532:	4602      	mov	r2, r0
 8002534:	683b      	ldr	r3, [r7, #0]
 8002536:	1ad3      	subs	r3, r2, r3
 8002538:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800253a:	429a      	cmp	r2, r3
 800253c:	d241      	bcs.n	80025c2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	330c      	adds	r3, #12
 8002544:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002546:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002548:	e853 3f00 	ldrex	r3, [r3]
 800254c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800254e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002550:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002554:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	330c      	adds	r3, #12
 800255c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800255e:	637a      	str	r2, [r7, #52]	; 0x34
 8002560:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002562:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002564:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002566:	e841 2300 	strex	r3, r2, [r1]
 800256a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800256c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800256e:	2b00      	cmp	r3, #0
 8002570:	d1e5      	bne.n	800253e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	3314      	adds	r3, #20
 8002578:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	e853 3f00 	ldrex	r3, [r3]
 8002580:	613b      	str	r3, [r7, #16]
   return(result);
 8002582:	693b      	ldr	r3, [r7, #16]
 8002584:	f023 0301 	bic.w	r3, r3, #1
 8002588:	63bb      	str	r3, [r7, #56]	; 0x38
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	681b      	ldr	r3, [r3, #0]
 800258e:	3314      	adds	r3, #20
 8002590:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002592:	623a      	str	r2, [r7, #32]
 8002594:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002596:	69f9      	ldr	r1, [r7, #28]
 8002598:	6a3a      	ldr	r2, [r7, #32]
 800259a:	e841 2300 	strex	r3, r2, [r1]
 800259e:	61bb      	str	r3, [r7, #24]
   return(result);
 80025a0:	69bb      	ldr	r3, [r7, #24]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d1e5      	bne.n	8002572 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	2220      	movs	r2, #32
 80025aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	2220      	movs	r2, #32
 80025b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	2200      	movs	r2, #0
 80025ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80025be:	2303      	movs	r3, #3
 80025c0:	e00f      	b.n	80025e2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	681a      	ldr	r2, [r3, #0]
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	4013      	ands	r3, r2
 80025cc:	68ba      	ldr	r2, [r7, #8]
 80025ce:	429a      	cmp	r2, r3
 80025d0:	bf0c      	ite	eq
 80025d2:	2301      	moveq	r3, #1
 80025d4:	2300      	movne	r3, #0
 80025d6:	b2db      	uxtb	r3, r3
 80025d8:	461a      	mov	r2, r3
 80025da:	79fb      	ldrb	r3, [r7, #7]
 80025dc:	429a      	cmp	r2, r3
 80025de:	d09f      	beq.n	8002520 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80025e0:	2300      	movs	r3, #0
}
 80025e2:	4618      	mov	r0, r3
 80025e4:	3740      	adds	r7, #64	; 0x40
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}
	...

080025ec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80025ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80025f0:	b09f      	sub	sp, #124	; 0x7c
 80025f2:	af00      	add	r7, sp, #0
 80025f4:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80025f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	691b      	ldr	r3, [r3, #16]
 80025fc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002600:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002602:	68d9      	ldr	r1, [r3, #12]
 8002604:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002606:	681a      	ldr	r2, [r3, #0]
 8002608:	ea40 0301 	orr.w	r3, r0, r1
 800260c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800260e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002610:	689a      	ldr	r2, [r3, #8]
 8002612:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002614:	691b      	ldr	r3, [r3, #16]
 8002616:	431a      	orrs	r2, r3
 8002618:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800261a:	695b      	ldr	r3, [r3, #20]
 800261c:	431a      	orrs	r2, r3
 800261e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002620:	69db      	ldr	r3, [r3, #28]
 8002622:	4313      	orrs	r3, r2
 8002624:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8002626:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	68db      	ldr	r3, [r3, #12]
 800262c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002630:	f021 010c 	bic.w	r1, r1, #12
 8002634:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002636:	681a      	ldr	r2, [r3, #0]
 8002638:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800263a:	430b      	orrs	r3, r1
 800263c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800263e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	695b      	ldr	r3, [r3, #20]
 8002644:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002648:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800264a:	6999      	ldr	r1, [r3, #24]
 800264c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800264e:	681a      	ldr	r2, [r3, #0]
 8002650:	ea40 0301 	orr.w	r3, r0, r1
 8002654:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002656:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002658:	681a      	ldr	r2, [r3, #0]
 800265a:	4bc5      	ldr	r3, [pc, #788]	; (8002970 <UART_SetConfig+0x384>)
 800265c:	429a      	cmp	r2, r3
 800265e:	d004      	beq.n	800266a <UART_SetConfig+0x7e>
 8002660:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002662:	681a      	ldr	r2, [r3, #0]
 8002664:	4bc3      	ldr	r3, [pc, #780]	; (8002974 <UART_SetConfig+0x388>)
 8002666:	429a      	cmp	r2, r3
 8002668:	d103      	bne.n	8002672 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800266a:	f7ff fa63 	bl	8001b34 <HAL_RCC_GetPCLK2Freq>
 800266e:	6778      	str	r0, [r7, #116]	; 0x74
 8002670:	e002      	b.n	8002678 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002672:	f7ff fa4b 	bl	8001b0c <HAL_RCC_GetPCLK1Freq>
 8002676:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002678:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800267a:	69db      	ldr	r3, [r3, #28]
 800267c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002680:	f040 80b6 	bne.w	80027f0 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002684:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002686:	461c      	mov	r4, r3
 8002688:	f04f 0500 	mov.w	r5, #0
 800268c:	4622      	mov	r2, r4
 800268e:	462b      	mov	r3, r5
 8002690:	1891      	adds	r1, r2, r2
 8002692:	6439      	str	r1, [r7, #64]	; 0x40
 8002694:	415b      	adcs	r3, r3
 8002696:	647b      	str	r3, [r7, #68]	; 0x44
 8002698:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800269c:	1912      	adds	r2, r2, r4
 800269e:	eb45 0303 	adc.w	r3, r5, r3
 80026a2:	f04f 0000 	mov.w	r0, #0
 80026a6:	f04f 0100 	mov.w	r1, #0
 80026aa:	00d9      	lsls	r1, r3, #3
 80026ac:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80026b0:	00d0      	lsls	r0, r2, #3
 80026b2:	4602      	mov	r2, r0
 80026b4:	460b      	mov	r3, r1
 80026b6:	1911      	adds	r1, r2, r4
 80026b8:	6639      	str	r1, [r7, #96]	; 0x60
 80026ba:	416b      	adcs	r3, r5
 80026bc:	667b      	str	r3, [r7, #100]	; 0x64
 80026be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	461a      	mov	r2, r3
 80026c4:	f04f 0300 	mov.w	r3, #0
 80026c8:	1891      	adds	r1, r2, r2
 80026ca:	63b9      	str	r1, [r7, #56]	; 0x38
 80026cc:	415b      	adcs	r3, r3
 80026ce:	63fb      	str	r3, [r7, #60]	; 0x3c
 80026d0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80026d4:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 80026d8:	f7fd fdea 	bl	80002b0 <__aeabi_uldivmod>
 80026dc:	4602      	mov	r2, r0
 80026de:	460b      	mov	r3, r1
 80026e0:	4ba5      	ldr	r3, [pc, #660]	; (8002978 <UART_SetConfig+0x38c>)
 80026e2:	fba3 2302 	umull	r2, r3, r3, r2
 80026e6:	095b      	lsrs	r3, r3, #5
 80026e8:	011e      	lsls	r6, r3, #4
 80026ea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80026ec:	461c      	mov	r4, r3
 80026ee:	f04f 0500 	mov.w	r5, #0
 80026f2:	4622      	mov	r2, r4
 80026f4:	462b      	mov	r3, r5
 80026f6:	1891      	adds	r1, r2, r2
 80026f8:	6339      	str	r1, [r7, #48]	; 0x30
 80026fa:	415b      	adcs	r3, r3
 80026fc:	637b      	str	r3, [r7, #52]	; 0x34
 80026fe:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002702:	1912      	adds	r2, r2, r4
 8002704:	eb45 0303 	adc.w	r3, r5, r3
 8002708:	f04f 0000 	mov.w	r0, #0
 800270c:	f04f 0100 	mov.w	r1, #0
 8002710:	00d9      	lsls	r1, r3, #3
 8002712:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002716:	00d0      	lsls	r0, r2, #3
 8002718:	4602      	mov	r2, r0
 800271a:	460b      	mov	r3, r1
 800271c:	1911      	adds	r1, r2, r4
 800271e:	65b9      	str	r1, [r7, #88]	; 0x58
 8002720:	416b      	adcs	r3, r5
 8002722:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002724:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	461a      	mov	r2, r3
 800272a:	f04f 0300 	mov.w	r3, #0
 800272e:	1891      	adds	r1, r2, r2
 8002730:	62b9      	str	r1, [r7, #40]	; 0x28
 8002732:	415b      	adcs	r3, r3
 8002734:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002736:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800273a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800273e:	f7fd fdb7 	bl	80002b0 <__aeabi_uldivmod>
 8002742:	4602      	mov	r2, r0
 8002744:	460b      	mov	r3, r1
 8002746:	4b8c      	ldr	r3, [pc, #560]	; (8002978 <UART_SetConfig+0x38c>)
 8002748:	fba3 1302 	umull	r1, r3, r3, r2
 800274c:	095b      	lsrs	r3, r3, #5
 800274e:	2164      	movs	r1, #100	; 0x64
 8002750:	fb01 f303 	mul.w	r3, r1, r3
 8002754:	1ad3      	subs	r3, r2, r3
 8002756:	00db      	lsls	r3, r3, #3
 8002758:	3332      	adds	r3, #50	; 0x32
 800275a:	4a87      	ldr	r2, [pc, #540]	; (8002978 <UART_SetConfig+0x38c>)
 800275c:	fba2 2303 	umull	r2, r3, r2, r3
 8002760:	095b      	lsrs	r3, r3, #5
 8002762:	005b      	lsls	r3, r3, #1
 8002764:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002768:	441e      	add	r6, r3
 800276a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800276c:	4618      	mov	r0, r3
 800276e:	f04f 0100 	mov.w	r1, #0
 8002772:	4602      	mov	r2, r0
 8002774:	460b      	mov	r3, r1
 8002776:	1894      	adds	r4, r2, r2
 8002778:	623c      	str	r4, [r7, #32]
 800277a:	415b      	adcs	r3, r3
 800277c:	627b      	str	r3, [r7, #36]	; 0x24
 800277e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002782:	1812      	adds	r2, r2, r0
 8002784:	eb41 0303 	adc.w	r3, r1, r3
 8002788:	f04f 0400 	mov.w	r4, #0
 800278c:	f04f 0500 	mov.w	r5, #0
 8002790:	00dd      	lsls	r5, r3, #3
 8002792:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002796:	00d4      	lsls	r4, r2, #3
 8002798:	4622      	mov	r2, r4
 800279a:	462b      	mov	r3, r5
 800279c:	1814      	adds	r4, r2, r0
 800279e:	653c      	str	r4, [r7, #80]	; 0x50
 80027a0:	414b      	adcs	r3, r1
 80027a2:	657b      	str	r3, [r7, #84]	; 0x54
 80027a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	461a      	mov	r2, r3
 80027aa:	f04f 0300 	mov.w	r3, #0
 80027ae:	1891      	adds	r1, r2, r2
 80027b0:	61b9      	str	r1, [r7, #24]
 80027b2:	415b      	adcs	r3, r3
 80027b4:	61fb      	str	r3, [r7, #28]
 80027b6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80027ba:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80027be:	f7fd fd77 	bl	80002b0 <__aeabi_uldivmod>
 80027c2:	4602      	mov	r2, r0
 80027c4:	460b      	mov	r3, r1
 80027c6:	4b6c      	ldr	r3, [pc, #432]	; (8002978 <UART_SetConfig+0x38c>)
 80027c8:	fba3 1302 	umull	r1, r3, r3, r2
 80027cc:	095b      	lsrs	r3, r3, #5
 80027ce:	2164      	movs	r1, #100	; 0x64
 80027d0:	fb01 f303 	mul.w	r3, r1, r3
 80027d4:	1ad3      	subs	r3, r2, r3
 80027d6:	00db      	lsls	r3, r3, #3
 80027d8:	3332      	adds	r3, #50	; 0x32
 80027da:	4a67      	ldr	r2, [pc, #412]	; (8002978 <UART_SetConfig+0x38c>)
 80027dc:	fba2 2303 	umull	r2, r3, r2, r3
 80027e0:	095b      	lsrs	r3, r3, #5
 80027e2:	f003 0207 	and.w	r2, r3, #7
 80027e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	4432      	add	r2, r6
 80027ec:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80027ee:	e0b9      	b.n	8002964 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80027f0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80027f2:	461c      	mov	r4, r3
 80027f4:	f04f 0500 	mov.w	r5, #0
 80027f8:	4622      	mov	r2, r4
 80027fa:	462b      	mov	r3, r5
 80027fc:	1891      	adds	r1, r2, r2
 80027fe:	6139      	str	r1, [r7, #16]
 8002800:	415b      	adcs	r3, r3
 8002802:	617b      	str	r3, [r7, #20]
 8002804:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002808:	1912      	adds	r2, r2, r4
 800280a:	eb45 0303 	adc.w	r3, r5, r3
 800280e:	f04f 0000 	mov.w	r0, #0
 8002812:	f04f 0100 	mov.w	r1, #0
 8002816:	00d9      	lsls	r1, r3, #3
 8002818:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800281c:	00d0      	lsls	r0, r2, #3
 800281e:	4602      	mov	r2, r0
 8002820:	460b      	mov	r3, r1
 8002822:	eb12 0804 	adds.w	r8, r2, r4
 8002826:	eb43 0905 	adc.w	r9, r3, r5
 800282a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800282c:	685b      	ldr	r3, [r3, #4]
 800282e:	4618      	mov	r0, r3
 8002830:	f04f 0100 	mov.w	r1, #0
 8002834:	f04f 0200 	mov.w	r2, #0
 8002838:	f04f 0300 	mov.w	r3, #0
 800283c:	008b      	lsls	r3, r1, #2
 800283e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002842:	0082      	lsls	r2, r0, #2
 8002844:	4640      	mov	r0, r8
 8002846:	4649      	mov	r1, r9
 8002848:	f7fd fd32 	bl	80002b0 <__aeabi_uldivmod>
 800284c:	4602      	mov	r2, r0
 800284e:	460b      	mov	r3, r1
 8002850:	4b49      	ldr	r3, [pc, #292]	; (8002978 <UART_SetConfig+0x38c>)
 8002852:	fba3 2302 	umull	r2, r3, r3, r2
 8002856:	095b      	lsrs	r3, r3, #5
 8002858:	011e      	lsls	r6, r3, #4
 800285a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800285c:	4618      	mov	r0, r3
 800285e:	f04f 0100 	mov.w	r1, #0
 8002862:	4602      	mov	r2, r0
 8002864:	460b      	mov	r3, r1
 8002866:	1894      	adds	r4, r2, r2
 8002868:	60bc      	str	r4, [r7, #8]
 800286a:	415b      	adcs	r3, r3
 800286c:	60fb      	str	r3, [r7, #12]
 800286e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002872:	1812      	adds	r2, r2, r0
 8002874:	eb41 0303 	adc.w	r3, r1, r3
 8002878:	f04f 0400 	mov.w	r4, #0
 800287c:	f04f 0500 	mov.w	r5, #0
 8002880:	00dd      	lsls	r5, r3, #3
 8002882:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002886:	00d4      	lsls	r4, r2, #3
 8002888:	4622      	mov	r2, r4
 800288a:	462b      	mov	r3, r5
 800288c:	1814      	adds	r4, r2, r0
 800288e:	64bc      	str	r4, [r7, #72]	; 0x48
 8002890:	414b      	adcs	r3, r1
 8002892:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002894:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002896:	685b      	ldr	r3, [r3, #4]
 8002898:	4618      	mov	r0, r3
 800289a:	f04f 0100 	mov.w	r1, #0
 800289e:	f04f 0200 	mov.w	r2, #0
 80028a2:	f04f 0300 	mov.w	r3, #0
 80028a6:	008b      	lsls	r3, r1, #2
 80028a8:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80028ac:	0082      	lsls	r2, r0, #2
 80028ae:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80028b2:	f7fd fcfd 	bl	80002b0 <__aeabi_uldivmod>
 80028b6:	4602      	mov	r2, r0
 80028b8:	460b      	mov	r3, r1
 80028ba:	4b2f      	ldr	r3, [pc, #188]	; (8002978 <UART_SetConfig+0x38c>)
 80028bc:	fba3 1302 	umull	r1, r3, r3, r2
 80028c0:	095b      	lsrs	r3, r3, #5
 80028c2:	2164      	movs	r1, #100	; 0x64
 80028c4:	fb01 f303 	mul.w	r3, r1, r3
 80028c8:	1ad3      	subs	r3, r2, r3
 80028ca:	011b      	lsls	r3, r3, #4
 80028cc:	3332      	adds	r3, #50	; 0x32
 80028ce:	4a2a      	ldr	r2, [pc, #168]	; (8002978 <UART_SetConfig+0x38c>)
 80028d0:	fba2 2303 	umull	r2, r3, r2, r3
 80028d4:	095b      	lsrs	r3, r3, #5
 80028d6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80028da:	441e      	add	r6, r3
 80028dc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80028de:	4618      	mov	r0, r3
 80028e0:	f04f 0100 	mov.w	r1, #0
 80028e4:	4602      	mov	r2, r0
 80028e6:	460b      	mov	r3, r1
 80028e8:	1894      	adds	r4, r2, r2
 80028ea:	603c      	str	r4, [r7, #0]
 80028ec:	415b      	adcs	r3, r3
 80028ee:	607b      	str	r3, [r7, #4]
 80028f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80028f4:	1812      	adds	r2, r2, r0
 80028f6:	eb41 0303 	adc.w	r3, r1, r3
 80028fa:	f04f 0400 	mov.w	r4, #0
 80028fe:	f04f 0500 	mov.w	r5, #0
 8002902:	00dd      	lsls	r5, r3, #3
 8002904:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002908:	00d4      	lsls	r4, r2, #3
 800290a:	4622      	mov	r2, r4
 800290c:	462b      	mov	r3, r5
 800290e:	eb12 0a00 	adds.w	sl, r2, r0
 8002912:	eb43 0b01 	adc.w	fp, r3, r1
 8002916:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002918:	685b      	ldr	r3, [r3, #4]
 800291a:	4618      	mov	r0, r3
 800291c:	f04f 0100 	mov.w	r1, #0
 8002920:	f04f 0200 	mov.w	r2, #0
 8002924:	f04f 0300 	mov.w	r3, #0
 8002928:	008b      	lsls	r3, r1, #2
 800292a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800292e:	0082      	lsls	r2, r0, #2
 8002930:	4650      	mov	r0, sl
 8002932:	4659      	mov	r1, fp
 8002934:	f7fd fcbc 	bl	80002b0 <__aeabi_uldivmod>
 8002938:	4602      	mov	r2, r0
 800293a:	460b      	mov	r3, r1
 800293c:	4b0e      	ldr	r3, [pc, #56]	; (8002978 <UART_SetConfig+0x38c>)
 800293e:	fba3 1302 	umull	r1, r3, r3, r2
 8002942:	095b      	lsrs	r3, r3, #5
 8002944:	2164      	movs	r1, #100	; 0x64
 8002946:	fb01 f303 	mul.w	r3, r1, r3
 800294a:	1ad3      	subs	r3, r2, r3
 800294c:	011b      	lsls	r3, r3, #4
 800294e:	3332      	adds	r3, #50	; 0x32
 8002950:	4a09      	ldr	r2, [pc, #36]	; (8002978 <UART_SetConfig+0x38c>)
 8002952:	fba2 2303 	umull	r2, r3, r2, r3
 8002956:	095b      	lsrs	r3, r3, #5
 8002958:	f003 020f 	and.w	r2, r3, #15
 800295c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4432      	add	r2, r6
 8002962:	609a      	str	r2, [r3, #8]
}
 8002964:	bf00      	nop
 8002966:	377c      	adds	r7, #124	; 0x7c
 8002968:	46bd      	mov	sp, r7
 800296a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800296e:	bf00      	nop
 8002970:	40011000 	.word	0x40011000
 8002974:	40011400 	.word	0x40011400
 8002978:	51eb851f 	.word	0x51eb851f

0800297c <__errno>:
 800297c:	4b01      	ldr	r3, [pc, #4]	; (8002984 <__errno+0x8>)
 800297e:	6818      	ldr	r0, [r3, #0]
 8002980:	4770      	bx	lr
 8002982:	bf00      	nop
 8002984:	2000000c 	.word	0x2000000c

08002988 <__libc_init_array>:
 8002988:	b570      	push	{r4, r5, r6, lr}
 800298a:	4d0d      	ldr	r5, [pc, #52]	; (80029c0 <__libc_init_array+0x38>)
 800298c:	4c0d      	ldr	r4, [pc, #52]	; (80029c4 <__libc_init_array+0x3c>)
 800298e:	1b64      	subs	r4, r4, r5
 8002990:	10a4      	asrs	r4, r4, #2
 8002992:	2600      	movs	r6, #0
 8002994:	42a6      	cmp	r6, r4
 8002996:	d109      	bne.n	80029ac <__libc_init_array+0x24>
 8002998:	4d0b      	ldr	r5, [pc, #44]	; (80029c8 <__libc_init_array+0x40>)
 800299a:	4c0c      	ldr	r4, [pc, #48]	; (80029cc <__libc_init_array+0x44>)
 800299c:	f000 ffec 	bl	8003978 <_init>
 80029a0:	1b64      	subs	r4, r4, r5
 80029a2:	10a4      	asrs	r4, r4, #2
 80029a4:	2600      	movs	r6, #0
 80029a6:	42a6      	cmp	r6, r4
 80029a8:	d105      	bne.n	80029b6 <__libc_init_array+0x2e>
 80029aa:	bd70      	pop	{r4, r5, r6, pc}
 80029ac:	f855 3b04 	ldr.w	r3, [r5], #4
 80029b0:	4798      	blx	r3
 80029b2:	3601      	adds	r6, #1
 80029b4:	e7ee      	b.n	8002994 <__libc_init_array+0xc>
 80029b6:	f855 3b04 	ldr.w	r3, [r5], #4
 80029ba:	4798      	blx	r3
 80029bc:	3601      	adds	r6, #1
 80029be:	e7f2      	b.n	80029a6 <__libc_init_array+0x1e>
 80029c0:	08003b00 	.word	0x08003b00
 80029c4:	08003b00 	.word	0x08003b00
 80029c8:	08003b00 	.word	0x08003b00
 80029cc:	08003b04 	.word	0x08003b04

080029d0 <memset>:
 80029d0:	4402      	add	r2, r0
 80029d2:	4603      	mov	r3, r0
 80029d4:	4293      	cmp	r3, r2
 80029d6:	d100      	bne.n	80029da <memset+0xa>
 80029d8:	4770      	bx	lr
 80029da:	f803 1b01 	strb.w	r1, [r3], #1
 80029de:	e7f9      	b.n	80029d4 <memset+0x4>

080029e0 <iprintf>:
 80029e0:	b40f      	push	{r0, r1, r2, r3}
 80029e2:	4b0a      	ldr	r3, [pc, #40]	; (8002a0c <iprintf+0x2c>)
 80029e4:	b513      	push	{r0, r1, r4, lr}
 80029e6:	681c      	ldr	r4, [r3, #0]
 80029e8:	b124      	cbz	r4, 80029f4 <iprintf+0x14>
 80029ea:	69a3      	ldr	r3, [r4, #24]
 80029ec:	b913      	cbnz	r3, 80029f4 <iprintf+0x14>
 80029ee:	4620      	mov	r0, r4
 80029f0:	f000 fa5e 	bl	8002eb0 <__sinit>
 80029f4:	ab05      	add	r3, sp, #20
 80029f6:	9a04      	ldr	r2, [sp, #16]
 80029f8:	68a1      	ldr	r1, [r4, #8]
 80029fa:	9301      	str	r3, [sp, #4]
 80029fc:	4620      	mov	r0, r4
 80029fe:	f000 fc2f 	bl	8003260 <_vfiprintf_r>
 8002a02:	b002      	add	sp, #8
 8002a04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002a08:	b004      	add	sp, #16
 8002a0a:	4770      	bx	lr
 8002a0c:	2000000c 	.word	0x2000000c

08002a10 <_puts_r>:
 8002a10:	b570      	push	{r4, r5, r6, lr}
 8002a12:	460e      	mov	r6, r1
 8002a14:	4605      	mov	r5, r0
 8002a16:	b118      	cbz	r0, 8002a20 <_puts_r+0x10>
 8002a18:	6983      	ldr	r3, [r0, #24]
 8002a1a:	b90b      	cbnz	r3, 8002a20 <_puts_r+0x10>
 8002a1c:	f000 fa48 	bl	8002eb0 <__sinit>
 8002a20:	69ab      	ldr	r3, [r5, #24]
 8002a22:	68ac      	ldr	r4, [r5, #8]
 8002a24:	b913      	cbnz	r3, 8002a2c <_puts_r+0x1c>
 8002a26:	4628      	mov	r0, r5
 8002a28:	f000 fa42 	bl	8002eb0 <__sinit>
 8002a2c:	4b2c      	ldr	r3, [pc, #176]	; (8002ae0 <_puts_r+0xd0>)
 8002a2e:	429c      	cmp	r4, r3
 8002a30:	d120      	bne.n	8002a74 <_puts_r+0x64>
 8002a32:	686c      	ldr	r4, [r5, #4]
 8002a34:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002a36:	07db      	lsls	r3, r3, #31
 8002a38:	d405      	bmi.n	8002a46 <_puts_r+0x36>
 8002a3a:	89a3      	ldrh	r3, [r4, #12]
 8002a3c:	0598      	lsls	r0, r3, #22
 8002a3e:	d402      	bmi.n	8002a46 <_puts_r+0x36>
 8002a40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002a42:	f000 fad3 	bl	8002fec <__retarget_lock_acquire_recursive>
 8002a46:	89a3      	ldrh	r3, [r4, #12]
 8002a48:	0719      	lsls	r1, r3, #28
 8002a4a:	d51d      	bpl.n	8002a88 <_puts_r+0x78>
 8002a4c:	6923      	ldr	r3, [r4, #16]
 8002a4e:	b1db      	cbz	r3, 8002a88 <_puts_r+0x78>
 8002a50:	3e01      	subs	r6, #1
 8002a52:	68a3      	ldr	r3, [r4, #8]
 8002a54:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002a58:	3b01      	subs	r3, #1
 8002a5a:	60a3      	str	r3, [r4, #8]
 8002a5c:	bb39      	cbnz	r1, 8002aae <_puts_r+0x9e>
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	da38      	bge.n	8002ad4 <_puts_r+0xc4>
 8002a62:	4622      	mov	r2, r4
 8002a64:	210a      	movs	r1, #10
 8002a66:	4628      	mov	r0, r5
 8002a68:	f000 f848 	bl	8002afc <__swbuf_r>
 8002a6c:	3001      	adds	r0, #1
 8002a6e:	d011      	beq.n	8002a94 <_puts_r+0x84>
 8002a70:	250a      	movs	r5, #10
 8002a72:	e011      	b.n	8002a98 <_puts_r+0x88>
 8002a74:	4b1b      	ldr	r3, [pc, #108]	; (8002ae4 <_puts_r+0xd4>)
 8002a76:	429c      	cmp	r4, r3
 8002a78:	d101      	bne.n	8002a7e <_puts_r+0x6e>
 8002a7a:	68ac      	ldr	r4, [r5, #8]
 8002a7c:	e7da      	b.n	8002a34 <_puts_r+0x24>
 8002a7e:	4b1a      	ldr	r3, [pc, #104]	; (8002ae8 <_puts_r+0xd8>)
 8002a80:	429c      	cmp	r4, r3
 8002a82:	bf08      	it	eq
 8002a84:	68ec      	ldreq	r4, [r5, #12]
 8002a86:	e7d5      	b.n	8002a34 <_puts_r+0x24>
 8002a88:	4621      	mov	r1, r4
 8002a8a:	4628      	mov	r0, r5
 8002a8c:	f000 f888 	bl	8002ba0 <__swsetup_r>
 8002a90:	2800      	cmp	r0, #0
 8002a92:	d0dd      	beq.n	8002a50 <_puts_r+0x40>
 8002a94:	f04f 35ff 	mov.w	r5, #4294967295
 8002a98:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002a9a:	07da      	lsls	r2, r3, #31
 8002a9c:	d405      	bmi.n	8002aaa <_puts_r+0x9a>
 8002a9e:	89a3      	ldrh	r3, [r4, #12]
 8002aa0:	059b      	lsls	r3, r3, #22
 8002aa2:	d402      	bmi.n	8002aaa <_puts_r+0x9a>
 8002aa4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002aa6:	f000 faa2 	bl	8002fee <__retarget_lock_release_recursive>
 8002aaa:	4628      	mov	r0, r5
 8002aac:	bd70      	pop	{r4, r5, r6, pc}
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	da04      	bge.n	8002abc <_puts_r+0xac>
 8002ab2:	69a2      	ldr	r2, [r4, #24]
 8002ab4:	429a      	cmp	r2, r3
 8002ab6:	dc06      	bgt.n	8002ac6 <_puts_r+0xb6>
 8002ab8:	290a      	cmp	r1, #10
 8002aba:	d004      	beq.n	8002ac6 <_puts_r+0xb6>
 8002abc:	6823      	ldr	r3, [r4, #0]
 8002abe:	1c5a      	adds	r2, r3, #1
 8002ac0:	6022      	str	r2, [r4, #0]
 8002ac2:	7019      	strb	r1, [r3, #0]
 8002ac4:	e7c5      	b.n	8002a52 <_puts_r+0x42>
 8002ac6:	4622      	mov	r2, r4
 8002ac8:	4628      	mov	r0, r5
 8002aca:	f000 f817 	bl	8002afc <__swbuf_r>
 8002ace:	3001      	adds	r0, #1
 8002ad0:	d1bf      	bne.n	8002a52 <_puts_r+0x42>
 8002ad2:	e7df      	b.n	8002a94 <_puts_r+0x84>
 8002ad4:	6823      	ldr	r3, [r4, #0]
 8002ad6:	250a      	movs	r5, #10
 8002ad8:	1c5a      	adds	r2, r3, #1
 8002ada:	6022      	str	r2, [r4, #0]
 8002adc:	701d      	strb	r5, [r3, #0]
 8002ade:	e7db      	b.n	8002a98 <_puts_r+0x88>
 8002ae0:	08003a84 	.word	0x08003a84
 8002ae4:	08003aa4 	.word	0x08003aa4
 8002ae8:	08003a64 	.word	0x08003a64

08002aec <puts>:
 8002aec:	4b02      	ldr	r3, [pc, #8]	; (8002af8 <puts+0xc>)
 8002aee:	4601      	mov	r1, r0
 8002af0:	6818      	ldr	r0, [r3, #0]
 8002af2:	f7ff bf8d 	b.w	8002a10 <_puts_r>
 8002af6:	bf00      	nop
 8002af8:	2000000c 	.word	0x2000000c

08002afc <__swbuf_r>:
 8002afc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002afe:	460e      	mov	r6, r1
 8002b00:	4614      	mov	r4, r2
 8002b02:	4605      	mov	r5, r0
 8002b04:	b118      	cbz	r0, 8002b0e <__swbuf_r+0x12>
 8002b06:	6983      	ldr	r3, [r0, #24]
 8002b08:	b90b      	cbnz	r3, 8002b0e <__swbuf_r+0x12>
 8002b0a:	f000 f9d1 	bl	8002eb0 <__sinit>
 8002b0e:	4b21      	ldr	r3, [pc, #132]	; (8002b94 <__swbuf_r+0x98>)
 8002b10:	429c      	cmp	r4, r3
 8002b12:	d12b      	bne.n	8002b6c <__swbuf_r+0x70>
 8002b14:	686c      	ldr	r4, [r5, #4]
 8002b16:	69a3      	ldr	r3, [r4, #24]
 8002b18:	60a3      	str	r3, [r4, #8]
 8002b1a:	89a3      	ldrh	r3, [r4, #12]
 8002b1c:	071a      	lsls	r2, r3, #28
 8002b1e:	d52f      	bpl.n	8002b80 <__swbuf_r+0x84>
 8002b20:	6923      	ldr	r3, [r4, #16]
 8002b22:	b36b      	cbz	r3, 8002b80 <__swbuf_r+0x84>
 8002b24:	6923      	ldr	r3, [r4, #16]
 8002b26:	6820      	ldr	r0, [r4, #0]
 8002b28:	1ac0      	subs	r0, r0, r3
 8002b2a:	6963      	ldr	r3, [r4, #20]
 8002b2c:	b2f6      	uxtb	r6, r6
 8002b2e:	4283      	cmp	r3, r0
 8002b30:	4637      	mov	r7, r6
 8002b32:	dc04      	bgt.n	8002b3e <__swbuf_r+0x42>
 8002b34:	4621      	mov	r1, r4
 8002b36:	4628      	mov	r0, r5
 8002b38:	f000 f926 	bl	8002d88 <_fflush_r>
 8002b3c:	bb30      	cbnz	r0, 8002b8c <__swbuf_r+0x90>
 8002b3e:	68a3      	ldr	r3, [r4, #8]
 8002b40:	3b01      	subs	r3, #1
 8002b42:	60a3      	str	r3, [r4, #8]
 8002b44:	6823      	ldr	r3, [r4, #0]
 8002b46:	1c5a      	adds	r2, r3, #1
 8002b48:	6022      	str	r2, [r4, #0]
 8002b4a:	701e      	strb	r6, [r3, #0]
 8002b4c:	6963      	ldr	r3, [r4, #20]
 8002b4e:	3001      	adds	r0, #1
 8002b50:	4283      	cmp	r3, r0
 8002b52:	d004      	beq.n	8002b5e <__swbuf_r+0x62>
 8002b54:	89a3      	ldrh	r3, [r4, #12]
 8002b56:	07db      	lsls	r3, r3, #31
 8002b58:	d506      	bpl.n	8002b68 <__swbuf_r+0x6c>
 8002b5a:	2e0a      	cmp	r6, #10
 8002b5c:	d104      	bne.n	8002b68 <__swbuf_r+0x6c>
 8002b5e:	4621      	mov	r1, r4
 8002b60:	4628      	mov	r0, r5
 8002b62:	f000 f911 	bl	8002d88 <_fflush_r>
 8002b66:	b988      	cbnz	r0, 8002b8c <__swbuf_r+0x90>
 8002b68:	4638      	mov	r0, r7
 8002b6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002b6c:	4b0a      	ldr	r3, [pc, #40]	; (8002b98 <__swbuf_r+0x9c>)
 8002b6e:	429c      	cmp	r4, r3
 8002b70:	d101      	bne.n	8002b76 <__swbuf_r+0x7a>
 8002b72:	68ac      	ldr	r4, [r5, #8]
 8002b74:	e7cf      	b.n	8002b16 <__swbuf_r+0x1a>
 8002b76:	4b09      	ldr	r3, [pc, #36]	; (8002b9c <__swbuf_r+0xa0>)
 8002b78:	429c      	cmp	r4, r3
 8002b7a:	bf08      	it	eq
 8002b7c:	68ec      	ldreq	r4, [r5, #12]
 8002b7e:	e7ca      	b.n	8002b16 <__swbuf_r+0x1a>
 8002b80:	4621      	mov	r1, r4
 8002b82:	4628      	mov	r0, r5
 8002b84:	f000 f80c 	bl	8002ba0 <__swsetup_r>
 8002b88:	2800      	cmp	r0, #0
 8002b8a:	d0cb      	beq.n	8002b24 <__swbuf_r+0x28>
 8002b8c:	f04f 37ff 	mov.w	r7, #4294967295
 8002b90:	e7ea      	b.n	8002b68 <__swbuf_r+0x6c>
 8002b92:	bf00      	nop
 8002b94:	08003a84 	.word	0x08003a84
 8002b98:	08003aa4 	.word	0x08003aa4
 8002b9c:	08003a64 	.word	0x08003a64

08002ba0 <__swsetup_r>:
 8002ba0:	4b32      	ldr	r3, [pc, #200]	; (8002c6c <__swsetup_r+0xcc>)
 8002ba2:	b570      	push	{r4, r5, r6, lr}
 8002ba4:	681d      	ldr	r5, [r3, #0]
 8002ba6:	4606      	mov	r6, r0
 8002ba8:	460c      	mov	r4, r1
 8002baa:	b125      	cbz	r5, 8002bb6 <__swsetup_r+0x16>
 8002bac:	69ab      	ldr	r3, [r5, #24]
 8002bae:	b913      	cbnz	r3, 8002bb6 <__swsetup_r+0x16>
 8002bb0:	4628      	mov	r0, r5
 8002bb2:	f000 f97d 	bl	8002eb0 <__sinit>
 8002bb6:	4b2e      	ldr	r3, [pc, #184]	; (8002c70 <__swsetup_r+0xd0>)
 8002bb8:	429c      	cmp	r4, r3
 8002bba:	d10f      	bne.n	8002bdc <__swsetup_r+0x3c>
 8002bbc:	686c      	ldr	r4, [r5, #4]
 8002bbe:	89a3      	ldrh	r3, [r4, #12]
 8002bc0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002bc4:	0719      	lsls	r1, r3, #28
 8002bc6:	d42c      	bmi.n	8002c22 <__swsetup_r+0x82>
 8002bc8:	06dd      	lsls	r5, r3, #27
 8002bca:	d411      	bmi.n	8002bf0 <__swsetup_r+0x50>
 8002bcc:	2309      	movs	r3, #9
 8002bce:	6033      	str	r3, [r6, #0]
 8002bd0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8002bd4:	81a3      	strh	r3, [r4, #12]
 8002bd6:	f04f 30ff 	mov.w	r0, #4294967295
 8002bda:	e03e      	b.n	8002c5a <__swsetup_r+0xba>
 8002bdc:	4b25      	ldr	r3, [pc, #148]	; (8002c74 <__swsetup_r+0xd4>)
 8002bde:	429c      	cmp	r4, r3
 8002be0:	d101      	bne.n	8002be6 <__swsetup_r+0x46>
 8002be2:	68ac      	ldr	r4, [r5, #8]
 8002be4:	e7eb      	b.n	8002bbe <__swsetup_r+0x1e>
 8002be6:	4b24      	ldr	r3, [pc, #144]	; (8002c78 <__swsetup_r+0xd8>)
 8002be8:	429c      	cmp	r4, r3
 8002bea:	bf08      	it	eq
 8002bec:	68ec      	ldreq	r4, [r5, #12]
 8002bee:	e7e6      	b.n	8002bbe <__swsetup_r+0x1e>
 8002bf0:	0758      	lsls	r0, r3, #29
 8002bf2:	d512      	bpl.n	8002c1a <__swsetup_r+0x7a>
 8002bf4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002bf6:	b141      	cbz	r1, 8002c0a <__swsetup_r+0x6a>
 8002bf8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002bfc:	4299      	cmp	r1, r3
 8002bfe:	d002      	beq.n	8002c06 <__swsetup_r+0x66>
 8002c00:	4630      	mov	r0, r6
 8002c02:	f000 fa59 	bl	80030b8 <_free_r>
 8002c06:	2300      	movs	r3, #0
 8002c08:	6363      	str	r3, [r4, #52]	; 0x34
 8002c0a:	89a3      	ldrh	r3, [r4, #12]
 8002c0c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002c10:	81a3      	strh	r3, [r4, #12]
 8002c12:	2300      	movs	r3, #0
 8002c14:	6063      	str	r3, [r4, #4]
 8002c16:	6923      	ldr	r3, [r4, #16]
 8002c18:	6023      	str	r3, [r4, #0]
 8002c1a:	89a3      	ldrh	r3, [r4, #12]
 8002c1c:	f043 0308 	orr.w	r3, r3, #8
 8002c20:	81a3      	strh	r3, [r4, #12]
 8002c22:	6923      	ldr	r3, [r4, #16]
 8002c24:	b94b      	cbnz	r3, 8002c3a <__swsetup_r+0x9a>
 8002c26:	89a3      	ldrh	r3, [r4, #12]
 8002c28:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002c2c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002c30:	d003      	beq.n	8002c3a <__swsetup_r+0x9a>
 8002c32:	4621      	mov	r1, r4
 8002c34:	4630      	mov	r0, r6
 8002c36:	f000 f9ff 	bl	8003038 <__smakebuf_r>
 8002c3a:	89a0      	ldrh	r0, [r4, #12]
 8002c3c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8002c40:	f010 0301 	ands.w	r3, r0, #1
 8002c44:	d00a      	beq.n	8002c5c <__swsetup_r+0xbc>
 8002c46:	2300      	movs	r3, #0
 8002c48:	60a3      	str	r3, [r4, #8]
 8002c4a:	6963      	ldr	r3, [r4, #20]
 8002c4c:	425b      	negs	r3, r3
 8002c4e:	61a3      	str	r3, [r4, #24]
 8002c50:	6923      	ldr	r3, [r4, #16]
 8002c52:	b943      	cbnz	r3, 8002c66 <__swsetup_r+0xc6>
 8002c54:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8002c58:	d1ba      	bne.n	8002bd0 <__swsetup_r+0x30>
 8002c5a:	bd70      	pop	{r4, r5, r6, pc}
 8002c5c:	0781      	lsls	r1, r0, #30
 8002c5e:	bf58      	it	pl
 8002c60:	6963      	ldrpl	r3, [r4, #20]
 8002c62:	60a3      	str	r3, [r4, #8]
 8002c64:	e7f4      	b.n	8002c50 <__swsetup_r+0xb0>
 8002c66:	2000      	movs	r0, #0
 8002c68:	e7f7      	b.n	8002c5a <__swsetup_r+0xba>
 8002c6a:	bf00      	nop
 8002c6c:	2000000c 	.word	0x2000000c
 8002c70:	08003a84 	.word	0x08003a84
 8002c74:	08003aa4 	.word	0x08003aa4
 8002c78:	08003a64 	.word	0x08003a64

08002c7c <__sflush_r>:
 8002c7c:	898a      	ldrh	r2, [r1, #12]
 8002c7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c82:	4605      	mov	r5, r0
 8002c84:	0710      	lsls	r0, r2, #28
 8002c86:	460c      	mov	r4, r1
 8002c88:	d458      	bmi.n	8002d3c <__sflush_r+0xc0>
 8002c8a:	684b      	ldr	r3, [r1, #4]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	dc05      	bgt.n	8002c9c <__sflush_r+0x20>
 8002c90:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	dc02      	bgt.n	8002c9c <__sflush_r+0x20>
 8002c96:	2000      	movs	r0, #0
 8002c98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002c9c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002c9e:	2e00      	cmp	r6, #0
 8002ca0:	d0f9      	beq.n	8002c96 <__sflush_r+0x1a>
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002ca8:	682f      	ldr	r7, [r5, #0]
 8002caa:	602b      	str	r3, [r5, #0]
 8002cac:	d032      	beq.n	8002d14 <__sflush_r+0x98>
 8002cae:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002cb0:	89a3      	ldrh	r3, [r4, #12]
 8002cb2:	075a      	lsls	r2, r3, #29
 8002cb4:	d505      	bpl.n	8002cc2 <__sflush_r+0x46>
 8002cb6:	6863      	ldr	r3, [r4, #4]
 8002cb8:	1ac0      	subs	r0, r0, r3
 8002cba:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002cbc:	b10b      	cbz	r3, 8002cc2 <__sflush_r+0x46>
 8002cbe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002cc0:	1ac0      	subs	r0, r0, r3
 8002cc2:	2300      	movs	r3, #0
 8002cc4:	4602      	mov	r2, r0
 8002cc6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002cc8:	6a21      	ldr	r1, [r4, #32]
 8002cca:	4628      	mov	r0, r5
 8002ccc:	47b0      	blx	r6
 8002cce:	1c43      	adds	r3, r0, #1
 8002cd0:	89a3      	ldrh	r3, [r4, #12]
 8002cd2:	d106      	bne.n	8002ce2 <__sflush_r+0x66>
 8002cd4:	6829      	ldr	r1, [r5, #0]
 8002cd6:	291d      	cmp	r1, #29
 8002cd8:	d82c      	bhi.n	8002d34 <__sflush_r+0xb8>
 8002cda:	4a2a      	ldr	r2, [pc, #168]	; (8002d84 <__sflush_r+0x108>)
 8002cdc:	40ca      	lsrs	r2, r1
 8002cde:	07d6      	lsls	r6, r2, #31
 8002ce0:	d528      	bpl.n	8002d34 <__sflush_r+0xb8>
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	6062      	str	r2, [r4, #4]
 8002ce6:	04d9      	lsls	r1, r3, #19
 8002ce8:	6922      	ldr	r2, [r4, #16]
 8002cea:	6022      	str	r2, [r4, #0]
 8002cec:	d504      	bpl.n	8002cf8 <__sflush_r+0x7c>
 8002cee:	1c42      	adds	r2, r0, #1
 8002cf0:	d101      	bne.n	8002cf6 <__sflush_r+0x7a>
 8002cf2:	682b      	ldr	r3, [r5, #0]
 8002cf4:	b903      	cbnz	r3, 8002cf8 <__sflush_r+0x7c>
 8002cf6:	6560      	str	r0, [r4, #84]	; 0x54
 8002cf8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002cfa:	602f      	str	r7, [r5, #0]
 8002cfc:	2900      	cmp	r1, #0
 8002cfe:	d0ca      	beq.n	8002c96 <__sflush_r+0x1a>
 8002d00:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002d04:	4299      	cmp	r1, r3
 8002d06:	d002      	beq.n	8002d0e <__sflush_r+0x92>
 8002d08:	4628      	mov	r0, r5
 8002d0a:	f000 f9d5 	bl	80030b8 <_free_r>
 8002d0e:	2000      	movs	r0, #0
 8002d10:	6360      	str	r0, [r4, #52]	; 0x34
 8002d12:	e7c1      	b.n	8002c98 <__sflush_r+0x1c>
 8002d14:	6a21      	ldr	r1, [r4, #32]
 8002d16:	2301      	movs	r3, #1
 8002d18:	4628      	mov	r0, r5
 8002d1a:	47b0      	blx	r6
 8002d1c:	1c41      	adds	r1, r0, #1
 8002d1e:	d1c7      	bne.n	8002cb0 <__sflush_r+0x34>
 8002d20:	682b      	ldr	r3, [r5, #0]
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d0c4      	beq.n	8002cb0 <__sflush_r+0x34>
 8002d26:	2b1d      	cmp	r3, #29
 8002d28:	d001      	beq.n	8002d2e <__sflush_r+0xb2>
 8002d2a:	2b16      	cmp	r3, #22
 8002d2c:	d101      	bne.n	8002d32 <__sflush_r+0xb6>
 8002d2e:	602f      	str	r7, [r5, #0]
 8002d30:	e7b1      	b.n	8002c96 <__sflush_r+0x1a>
 8002d32:	89a3      	ldrh	r3, [r4, #12]
 8002d34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d38:	81a3      	strh	r3, [r4, #12]
 8002d3a:	e7ad      	b.n	8002c98 <__sflush_r+0x1c>
 8002d3c:	690f      	ldr	r7, [r1, #16]
 8002d3e:	2f00      	cmp	r7, #0
 8002d40:	d0a9      	beq.n	8002c96 <__sflush_r+0x1a>
 8002d42:	0793      	lsls	r3, r2, #30
 8002d44:	680e      	ldr	r6, [r1, #0]
 8002d46:	bf08      	it	eq
 8002d48:	694b      	ldreq	r3, [r1, #20]
 8002d4a:	600f      	str	r7, [r1, #0]
 8002d4c:	bf18      	it	ne
 8002d4e:	2300      	movne	r3, #0
 8002d50:	eba6 0807 	sub.w	r8, r6, r7
 8002d54:	608b      	str	r3, [r1, #8]
 8002d56:	f1b8 0f00 	cmp.w	r8, #0
 8002d5a:	dd9c      	ble.n	8002c96 <__sflush_r+0x1a>
 8002d5c:	6a21      	ldr	r1, [r4, #32]
 8002d5e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002d60:	4643      	mov	r3, r8
 8002d62:	463a      	mov	r2, r7
 8002d64:	4628      	mov	r0, r5
 8002d66:	47b0      	blx	r6
 8002d68:	2800      	cmp	r0, #0
 8002d6a:	dc06      	bgt.n	8002d7a <__sflush_r+0xfe>
 8002d6c:	89a3      	ldrh	r3, [r4, #12]
 8002d6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002d72:	81a3      	strh	r3, [r4, #12]
 8002d74:	f04f 30ff 	mov.w	r0, #4294967295
 8002d78:	e78e      	b.n	8002c98 <__sflush_r+0x1c>
 8002d7a:	4407      	add	r7, r0
 8002d7c:	eba8 0800 	sub.w	r8, r8, r0
 8002d80:	e7e9      	b.n	8002d56 <__sflush_r+0xda>
 8002d82:	bf00      	nop
 8002d84:	20400001 	.word	0x20400001

08002d88 <_fflush_r>:
 8002d88:	b538      	push	{r3, r4, r5, lr}
 8002d8a:	690b      	ldr	r3, [r1, #16]
 8002d8c:	4605      	mov	r5, r0
 8002d8e:	460c      	mov	r4, r1
 8002d90:	b913      	cbnz	r3, 8002d98 <_fflush_r+0x10>
 8002d92:	2500      	movs	r5, #0
 8002d94:	4628      	mov	r0, r5
 8002d96:	bd38      	pop	{r3, r4, r5, pc}
 8002d98:	b118      	cbz	r0, 8002da2 <_fflush_r+0x1a>
 8002d9a:	6983      	ldr	r3, [r0, #24]
 8002d9c:	b90b      	cbnz	r3, 8002da2 <_fflush_r+0x1a>
 8002d9e:	f000 f887 	bl	8002eb0 <__sinit>
 8002da2:	4b14      	ldr	r3, [pc, #80]	; (8002df4 <_fflush_r+0x6c>)
 8002da4:	429c      	cmp	r4, r3
 8002da6:	d11b      	bne.n	8002de0 <_fflush_r+0x58>
 8002da8:	686c      	ldr	r4, [r5, #4]
 8002daa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d0ef      	beq.n	8002d92 <_fflush_r+0xa>
 8002db2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002db4:	07d0      	lsls	r0, r2, #31
 8002db6:	d404      	bmi.n	8002dc2 <_fflush_r+0x3a>
 8002db8:	0599      	lsls	r1, r3, #22
 8002dba:	d402      	bmi.n	8002dc2 <_fflush_r+0x3a>
 8002dbc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002dbe:	f000 f915 	bl	8002fec <__retarget_lock_acquire_recursive>
 8002dc2:	4628      	mov	r0, r5
 8002dc4:	4621      	mov	r1, r4
 8002dc6:	f7ff ff59 	bl	8002c7c <__sflush_r>
 8002dca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002dcc:	07da      	lsls	r2, r3, #31
 8002dce:	4605      	mov	r5, r0
 8002dd0:	d4e0      	bmi.n	8002d94 <_fflush_r+0xc>
 8002dd2:	89a3      	ldrh	r3, [r4, #12]
 8002dd4:	059b      	lsls	r3, r3, #22
 8002dd6:	d4dd      	bmi.n	8002d94 <_fflush_r+0xc>
 8002dd8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002dda:	f000 f908 	bl	8002fee <__retarget_lock_release_recursive>
 8002dde:	e7d9      	b.n	8002d94 <_fflush_r+0xc>
 8002de0:	4b05      	ldr	r3, [pc, #20]	; (8002df8 <_fflush_r+0x70>)
 8002de2:	429c      	cmp	r4, r3
 8002de4:	d101      	bne.n	8002dea <_fflush_r+0x62>
 8002de6:	68ac      	ldr	r4, [r5, #8]
 8002de8:	e7df      	b.n	8002daa <_fflush_r+0x22>
 8002dea:	4b04      	ldr	r3, [pc, #16]	; (8002dfc <_fflush_r+0x74>)
 8002dec:	429c      	cmp	r4, r3
 8002dee:	bf08      	it	eq
 8002df0:	68ec      	ldreq	r4, [r5, #12]
 8002df2:	e7da      	b.n	8002daa <_fflush_r+0x22>
 8002df4:	08003a84 	.word	0x08003a84
 8002df8:	08003aa4 	.word	0x08003aa4
 8002dfc:	08003a64 	.word	0x08003a64

08002e00 <std>:
 8002e00:	2300      	movs	r3, #0
 8002e02:	b510      	push	{r4, lr}
 8002e04:	4604      	mov	r4, r0
 8002e06:	e9c0 3300 	strd	r3, r3, [r0]
 8002e0a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002e0e:	6083      	str	r3, [r0, #8]
 8002e10:	8181      	strh	r1, [r0, #12]
 8002e12:	6643      	str	r3, [r0, #100]	; 0x64
 8002e14:	81c2      	strh	r2, [r0, #14]
 8002e16:	6183      	str	r3, [r0, #24]
 8002e18:	4619      	mov	r1, r3
 8002e1a:	2208      	movs	r2, #8
 8002e1c:	305c      	adds	r0, #92	; 0x5c
 8002e1e:	f7ff fdd7 	bl	80029d0 <memset>
 8002e22:	4b05      	ldr	r3, [pc, #20]	; (8002e38 <std+0x38>)
 8002e24:	6263      	str	r3, [r4, #36]	; 0x24
 8002e26:	4b05      	ldr	r3, [pc, #20]	; (8002e3c <std+0x3c>)
 8002e28:	62a3      	str	r3, [r4, #40]	; 0x28
 8002e2a:	4b05      	ldr	r3, [pc, #20]	; (8002e40 <std+0x40>)
 8002e2c:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002e2e:	4b05      	ldr	r3, [pc, #20]	; (8002e44 <std+0x44>)
 8002e30:	6224      	str	r4, [r4, #32]
 8002e32:	6323      	str	r3, [r4, #48]	; 0x30
 8002e34:	bd10      	pop	{r4, pc}
 8002e36:	bf00      	nop
 8002e38:	08003809 	.word	0x08003809
 8002e3c:	0800382b 	.word	0x0800382b
 8002e40:	08003863 	.word	0x08003863
 8002e44:	08003887 	.word	0x08003887

08002e48 <_cleanup_r>:
 8002e48:	4901      	ldr	r1, [pc, #4]	; (8002e50 <_cleanup_r+0x8>)
 8002e4a:	f000 b8af 	b.w	8002fac <_fwalk_reent>
 8002e4e:	bf00      	nop
 8002e50:	08002d89 	.word	0x08002d89

08002e54 <__sfmoreglue>:
 8002e54:	b570      	push	{r4, r5, r6, lr}
 8002e56:	1e4a      	subs	r2, r1, #1
 8002e58:	2568      	movs	r5, #104	; 0x68
 8002e5a:	4355      	muls	r5, r2
 8002e5c:	460e      	mov	r6, r1
 8002e5e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002e62:	f000 f979 	bl	8003158 <_malloc_r>
 8002e66:	4604      	mov	r4, r0
 8002e68:	b140      	cbz	r0, 8002e7c <__sfmoreglue+0x28>
 8002e6a:	2100      	movs	r1, #0
 8002e6c:	e9c0 1600 	strd	r1, r6, [r0]
 8002e70:	300c      	adds	r0, #12
 8002e72:	60a0      	str	r0, [r4, #8]
 8002e74:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002e78:	f7ff fdaa 	bl	80029d0 <memset>
 8002e7c:	4620      	mov	r0, r4
 8002e7e:	bd70      	pop	{r4, r5, r6, pc}

08002e80 <__sfp_lock_acquire>:
 8002e80:	4801      	ldr	r0, [pc, #4]	; (8002e88 <__sfp_lock_acquire+0x8>)
 8002e82:	f000 b8b3 	b.w	8002fec <__retarget_lock_acquire_recursive>
 8002e86:	bf00      	nop
 8002e88:	20000110 	.word	0x20000110

08002e8c <__sfp_lock_release>:
 8002e8c:	4801      	ldr	r0, [pc, #4]	; (8002e94 <__sfp_lock_release+0x8>)
 8002e8e:	f000 b8ae 	b.w	8002fee <__retarget_lock_release_recursive>
 8002e92:	bf00      	nop
 8002e94:	20000110 	.word	0x20000110

08002e98 <__sinit_lock_acquire>:
 8002e98:	4801      	ldr	r0, [pc, #4]	; (8002ea0 <__sinit_lock_acquire+0x8>)
 8002e9a:	f000 b8a7 	b.w	8002fec <__retarget_lock_acquire_recursive>
 8002e9e:	bf00      	nop
 8002ea0:	2000010b 	.word	0x2000010b

08002ea4 <__sinit_lock_release>:
 8002ea4:	4801      	ldr	r0, [pc, #4]	; (8002eac <__sinit_lock_release+0x8>)
 8002ea6:	f000 b8a2 	b.w	8002fee <__retarget_lock_release_recursive>
 8002eaa:	bf00      	nop
 8002eac:	2000010b 	.word	0x2000010b

08002eb0 <__sinit>:
 8002eb0:	b510      	push	{r4, lr}
 8002eb2:	4604      	mov	r4, r0
 8002eb4:	f7ff fff0 	bl	8002e98 <__sinit_lock_acquire>
 8002eb8:	69a3      	ldr	r3, [r4, #24]
 8002eba:	b11b      	cbz	r3, 8002ec4 <__sinit+0x14>
 8002ebc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002ec0:	f7ff bff0 	b.w	8002ea4 <__sinit_lock_release>
 8002ec4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002ec8:	6523      	str	r3, [r4, #80]	; 0x50
 8002eca:	4b13      	ldr	r3, [pc, #76]	; (8002f18 <__sinit+0x68>)
 8002ecc:	4a13      	ldr	r2, [pc, #76]	; (8002f1c <__sinit+0x6c>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	62a2      	str	r2, [r4, #40]	; 0x28
 8002ed2:	42a3      	cmp	r3, r4
 8002ed4:	bf04      	itt	eq
 8002ed6:	2301      	moveq	r3, #1
 8002ed8:	61a3      	streq	r3, [r4, #24]
 8002eda:	4620      	mov	r0, r4
 8002edc:	f000 f820 	bl	8002f20 <__sfp>
 8002ee0:	6060      	str	r0, [r4, #4]
 8002ee2:	4620      	mov	r0, r4
 8002ee4:	f000 f81c 	bl	8002f20 <__sfp>
 8002ee8:	60a0      	str	r0, [r4, #8]
 8002eea:	4620      	mov	r0, r4
 8002eec:	f000 f818 	bl	8002f20 <__sfp>
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	60e0      	str	r0, [r4, #12]
 8002ef4:	2104      	movs	r1, #4
 8002ef6:	6860      	ldr	r0, [r4, #4]
 8002ef8:	f7ff ff82 	bl	8002e00 <std>
 8002efc:	68a0      	ldr	r0, [r4, #8]
 8002efe:	2201      	movs	r2, #1
 8002f00:	2109      	movs	r1, #9
 8002f02:	f7ff ff7d 	bl	8002e00 <std>
 8002f06:	68e0      	ldr	r0, [r4, #12]
 8002f08:	2202      	movs	r2, #2
 8002f0a:	2112      	movs	r1, #18
 8002f0c:	f7ff ff78 	bl	8002e00 <std>
 8002f10:	2301      	movs	r3, #1
 8002f12:	61a3      	str	r3, [r4, #24]
 8002f14:	e7d2      	b.n	8002ebc <__sinit+0xc>
 8002f16:	bf00      	nop
 8002f18:	08003a60 	.word	0x08003a60
 8002f1c:	08002e49 	.word	0x08002e49

08002f20 <__sfp>:
 8002f20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002f22:	4607      	mov	r7, r0
 8002f24:	f7ff ffac 	bl	8002e80 <__sfp_lock_acquire>
 8002f28:	4b1e      	ldr	r3, [pc, #120]	; (8002fa4 <__sfp+0x84>)
 8002f2a:	681e      	ldr	r6, [r3, #0]
 8002f2c:	69b3      	ldr	r3, [r6, #24]
 8002f2e:	b913      	cbnz	r3, 8002f36 <__sfp+0x16>
 8002f30:	4630      	mov	r0, r6
 8002f32:	f7ff ffbd 	bl	8002eb0 <__sinit>
 8002f36:	3648      	adds	r6, #72	; 0x48
 8002f38:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002f3c:	3b01      	subs	r3, #1
 8002f3e:	d503      	bpl.n	8002f48 <__sfp+0x28>
 8002f40:	6833      	ldr	r3, [r6, #0]
 8002f42:	b30b      	cbz	r3, 8002f88 <__sfp+0x68>
 8002f44:	6836      	ldr	r6, [r6, #0]
 8002f46:	e7f7      	b.n	8002f38 <__sfp+0x18>
 8002f48:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002f4c:	b9d5      	cbnz	r5, 8002f84 <__sfp+0x64>
 8002f4e:	4b16      	ldr	r3, [pc, #88]	; (8002fa8 <__sfp+0x88>)
 8002f50:	60e3      	str	r3, [r4, #12]
 8002f52:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8002f56:	6665      	str	r5, [r4, #100]	; 0x64
 8002f58:	f000 f847 	bl	8002fea <__retarget_lock_init_recursive>
 8002f5c:	f7ff ff96 	bl	8002e8c <__sfp_lock_release>
 8002f60:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8002f64:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8002f68:	6025      	str	r5, [r4, #0]
 8002f6a:	61a5      	str	r5, [r4, #24]
 8002f6c:	2208      	movs	r2, #8
 8002f6e:	4629      	mov	r1, r5
 8002f70:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002f74:	f7ff fd2c 	bl	80029d0 <memset>
 8002f78:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002f7c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8002f80:	4620      	mov	r0, r4
 8002f82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002f84:	3468      	adds	r4, #104	; 0x68
 8002f86:	e7d9      	b.n	8002f3c <__sfp+0x1c>
 8002f88:	2104      	movs	r1, #4
 8002f8a:	4638      	mov	r0, r7
 8002f8c:	f7ff ff62 	bl	8002e54 <__sfmoreglue>
 8002f90:	4604      	mov	r4, r0
 8002f92:	6030      	str	r0, [r6, #0]
 8002f94:	2800      	cmp	r0, #0
 8002f96:	d1d5      	bne.n	8002f44 <__sfp+0x24>
 8002f98:	f7ff ff78 	bl	8002e8c <__sfp_lock_release>
 8002f9c:	230c      	movs	r3, #12
 8002f9e:	603b      	str	r3, [r7, #0]
 8002fa0:	e7ee      	b.n	8002f80 <__sfp+0x60>
 8002fa2:	bf00      	nop
 8002fa4:	08003a60 	.word	0x08003a60
 8002fa8:	ffff0001 	.word	0xffff0001

08002fac <_fwalk_reent>:
 8002fac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002fb0:	4606      	mov	r6, r0
 8002fb2:	4688      	mov	r8, r1
 8002fb4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002fb8:	2700      	movs	r7, #0
 8002fba:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002fbe:	f1b9 0901 	subs.w	r9, r9, #1
 8002fc2:	d505      	bpl.n	8002fd0 <_fwalk_reent+0x24>
 8002fc4:	6824      	ldr	r4, [r4, #0]
 8002fc6:	2c00      	cmp	r4, #0
 8002fc8:	d1f7      	bne.n	8002fba <_fwalk_reent+0xe>
 8002fca:	4638      	mov	r0, r7
 8002fcc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002fd0:	89ab      	ldrh	r3, [r5, #12]
 8002fd2:	2b01      	cmp	r3, #1
 8002fd4:	d907      	bls.n	8002fe6 <_fwalk_reent+0x3a>
 8002fd6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002fda:	3301      	adds	r3, #1
 8002fdc:	d003      	beq.n	8002fe6 <_fwalk_reent+0x3a>
 8002fde:	4629      	mov	r1, r5
 8002fe0:	4630      	mov	r0, r6
 8002fe2:	47c0      	blx	r8
 8002fe4:	4307      	orrs	r7, r0
 8002fe6:	3568      	adds	r5, #104	; 0x68
 8002fe8:	e7e9      	b.n	8002fbe <_fwalk_reent+0x12>

08002fea <__retarget_lock_init_recursive>:
 8002fea:	4770      	bx	lr

08002fec <__retarget_lock_acquire_recursive>:
 8002fec:	4770      	bx	lr

08002fee <__retarget_lock_release_recursive>:
 8002fee:	4770      	bx	lr

08002ff0 <__swhatbuf_r>:
 8002ff0:	b570      	push	{r4, r5, r6, lr}
 8002ff2:	460e      	mov	r6, r1
 8002ff4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002ff8:	2900      	cmp	r1, #0
 8002ffa:	b096      	sub	sp, #88	; 0x58
 8002ffc:	4614      	mov	r4, r2
 8002ffe:	461d      	mov	r5, r3
 8003000:	da07      	bge.n	8003012 <__swhatbuf_r+0x22>
 8003002:	2300      	movs	r3, #0
 8003004:	602b      	str	r3, [r5, #0]
 8003006:	89b3      	ldrh	r3, [r6, #12]
 8003008:	061a      	lsls	r2, r3, #24
 800300a:	d410      	bmi.n	800302e <__swhatbuf_r+0x3e>
 800300c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003010:	e00e      	b.n	8003030 <__swhatbuf_r+0x40>
 8003012:	466a      	mov	r2, sp
 8003014:	f000 fc5e 	bl	80038d4 <_fstat_r>
 8003018:	2800      	cmp	r0, #0
 800301a:	dbf2      	blt.n	8003002 <__swhatbuf_r+0x12>
 800301c:	9a01      	ldr	r2, [sp, #4]
 800301e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003022:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003026:	425a      	negs	r2, r3
 8003028:	415a      	adcs	r2, r3
 800302a:	602a      	str	r2, [r5, #0]
 800302c:	e7ee      	b.n	800300c <__swhatbuf_r+0x1c>
 800302e:	2340      	movs	r3, #64	; 0x40
 8003030:	2000      	movs	r0, #0
 8003032:	6023      	str	r3, [r4, #0]
 8003034:	b016      	add	sp, #88	; 0x58
 8003036:	bd70      	pop	{r4, r5, r6, pc}

08003038 <__smakebuf_r>:
 8003038:	898b      	ldrh	r3, [r1, #12]
 800303a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800303c:	079d      	lsls	r5, r3, #30
 800303e:	4606      	mov	r6, r0
 8003040:	460c      	mov	r4, r1
 8003042:	d507      	bpl.n	8003054 <__smakebuf_r+0x1c>
 8003044:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003048:	6023      	str	r3, [r4, #0]
 800304a:	6123      	str	r3, [r4, #16]
 800304c:	2301      	movs	r3, #1
 800304e:	6163      	str	r3, [r4, #20]
 8003050:	b002      	add	sp, #8
 8003052:	bd70      	pop	{r4, r5, r6, pc}
 8003054:	ab01      	add	r3, sp, #4
 8003056:	466a      	mov	r2, sp
 8003058:	f7ff ffca 	bl	8002ff0 <__swhatbuf_r>
 800305c:	9900      	ldr	r1, [sp, #0]
 800305e:	4605      	mov	r5, r0
 8003060:	4630      	mov	r0, r6
 8003062:	f000 f879 	bl	8003158 <_malloc_r>
 8003066:	b948      	cbnz	r0, 800307c <__smakebuf_r+0x44>
 8003068:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800306c:	059a      	lsls	r2, r3, #22
 800306e:	d4ef      	bmi.n	8003050 <__smakebuf_r+0x18>
 8003070:	f023 0303 	bic.w	r3, r3, #3
 8003074:	f043 0302 	orr.w	r3, r3, #2
 8003078:	81a3      	strh	r3, [r4, #12]
 800307a:	e7e3      	b.n	8003044 <__smakebuf_r+0xc>
 800307c:	4b0d      	ldr	r3, [pc, #52]	; (80030b4 <__smakebuf_r+0x7c>)
 800307e:	62b3      	str	r3, [r6, #40]	; 0x28
 8003080:	89a3      	ldrh	r3, [r4, #12]
 8003082:	6020      	str	r0, [r4, #0]
 8003084:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003088:	81a3      	strh	r3, [r4, #12]
 800308a:	9b00      	ldr	r3, [sp, #0]
 800308c:	6163      	str	r3, [r4, #20]
 800308e:	9b01      	ldr	r3, [sp, #4]
 8003090:	6120      	str	r0, [r4, #16]
 8003092:	b15b      	cbz	r3, 80030ac <__smakebuf_r+0x74>
 8003094:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003098:	4630      	mov	r0, r6
 800309a:	f000 fc2d 	bl	80038f8 <_isatty_r>
 800309e:	b128      	cbz	r0, 80030ac <__smakebuf_r+0x74>
 80030a0:	89a3      	ldrh	r3, [r4, #12]
 80030a2:	f023 0303 	bic.w	r3, r3, #3
 80030a6:	f043 0301 	orr.w	r3, r3, #1
 80030aa:	81a3      	strh	r3, [r4, #12]
 80030ac:	89a0      	ldrh	r0, [r4, #12]
 80030ae:	4305      	orrs	r5, r0
 80030b0:	81a5      	strh	r5, [r4, #12]
 80030b2:	e7cd      	b.n	8003050 <__smakebuf_r+0x18>
 80030b4:	08002e49 	.word	0x08002e49

080030b8 <_free_r>:
 80030b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80030ba:	2900      	cmp	r1, #0
 80030bc:	d048      	beq.n	8003150 <_free_r+0x98>
 80030be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80030c2:	9001      	str	r0, [sp, #4]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	f1a1 0404 	sub.w	r4, r1, #4
 80030ca:	bfb8      	it	lt
 80030cc:	18e4      	addlt	r4, r4, r3
 80030ce:	f000 fc35 	bl	800393c <__malloc_lock>
 80030d2:	4a20      	ldr	r2, [pc, #128]	; (8003154 <_free_r+0x9c>)
 80030d4:	9801      	ldr	r0, [sp, #4]
 80030d6:	6813      	ldr	r3, [r2, #0]
 80030d8:	4615      	mov	r5, r2
 80030da:	b933      	cbnz	r3, 80030ea <_free_r+0x32>
 80030dc:	6063      	str	r3, [r4, #4]
 80030de:	6014      	str	r4, [r2, #0]
 80030e0:	b003      	add	sp, #12
 80030e2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80030e6:	f000 bc2f 	b.w	8003948 <__malloc_unlock>
 80030ea:	42a3      	cmp	r3, r4
 80030ec:	d90b      	bls.n	8003106 <_free_r+0x4e>
 80030ee:	6821      	ldr	r1, [r4, #0]
 80030f0:	1862      	adds	r2, r4, r1
 80030f2:	4293      	cmp	r3, r2
 80030f4:	bf04      	itt	eq
 80030f6:	681a      	ldreq	r2, [r3, #0]
 80030f8:	685b      	ldreq	r3, [r3, #4]
 80030fa:	6063      	str	r3, [r4, #4]
 80030fc:	bf04      	itt	eq
 80030fe:	1852      	addeq	r2, r2, r1
 8003100:	6022      	streq	r2, [r4, #0]
 8003102:	602c      	str	r4, [r5, #0]
 8003104:	e7ec      	b.n	80030e0 <_free_r+0x28>
 8003106:	461a      	mov	r2, r3
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	b10b      	cbz	r3, 8003110 <_free_r+0x58>
 800310c:	42a3      	cmp	r3, r4
 800310e:	d9fa      	bls.n	8003106 <_free_r+0x4e>
 8003110:	6811      	ldr	r1, [r2, #0]
 8003112:	1855      	adds	r5, r2, r1
 8003114:	42a5      	cmp	r5, r4
 8003116:	d10b      	bne.n	8003130 <_free_r+0x78>
 8003118:	6824      	ldr	r4, [r4, #0]
 800311a:	4421      	add	r1, r4
 800311c:	1854      	adds	r4, r2, r1
 800311e:	42a3      	cmp	r3, r4
 8003120:	6011      	str	r1, [r2, #0]
 8003122:	d1dd      	bne.n	80030e0 <_free_r+0x28>
 8003124:	681c      	ldr	r4, [r3, #0]
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	6053      	str	r3, [r2, #4]
 800312a:	4421      	add	r1, r4
 800312c:	6011      	str	r1, [r2, #0]
 800312e:	e7d7      	b.n	80030e0 <_free_r+0x28>
 8003130:	d902      	bls.n	8003138 <_free_r+0x80>
 8003132:	230c      	movs	r3, #12
 8003134:	6003      	str	r3, [r0, #0]
 8003136:	e7d3      	b.n	80030e0 <_free_r+0x28>
 8003138:	6825      	ldr	r5, [r4, #0]
 800313a:	1961      	adds	r1, r4, r5
 800313c:	428b      	cmp	r3, r1
 800313e:	bf04      	itt	eq
 8003140:	6819      	ldreq	r1, [r3, #0]
 8003142:	685b      	ldreq	r3, [r3, #4]
 8003144:	6063      	str	r3, [r4, #4]
 8003146:	bf04      	itt	eq
 8003148:	1949      	addeq	r1, r1, r5
 800314a:	6021      	streq	r1, [r4, #0]
 800314c:	6054      	str	r4, [r2, #4]
 800314e:	e7c7      	b.n	80030e0 <_free_r+0x28>
 8003150:	b003      	add	sp, #12
 8003152:	bd30      	pop	{r4, r5, pc}
 8003154:	20000090 	.word	0x20000090

08003158 <_malloc_r>:
 8003158:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800315a:	1ccd      	adds	r5, r1, #3
 800315c:	f025 0503 	bic.w	r5, r5, #3
 8003160:	3508      	adds	r5, #8
 8003162:	2d0c      	cmp	r5, #12
 8003164:	bf38      	it	cc
 8003166:	250c      	movcc	r5, #12
 8003168:	2d00      	cmp	r5, #0
 800316a:	4606      	mov	r6, r0
 800316c:	db01      	blt.n	8003172 <_malloc_r+0x1a>
 800316e:	42a9      	cmp	r1, r5
 8003170:	d903      	bls.n	800317a <_malloc_r+0x22>
 8003172:	230c      	movs	r3, #12
 8003174:	6033      	str	r3, [r6, #0]
 8003176:	2000      	movs	r0, #0
 8003178:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800317a:	f000 fbdf 	bl	800393c <__malloc_lock>
 800317e:	4921      	ldr	r1, [pc, #132]	; (8003204 <_malloc_r+0xac>)
 8003180:	680a      	ldr	r2, [r1, #0]
 8003182:	4614      	mov	r4, r2
 8003184:	b99c      	cbnz	r4, 80031ae <_malloc_r+0x56>
 8003186:	4f20      	ldr	r7, [pc, #128]	; (8003208 <_malloc_r+0xb0>)
 8003188:	683b      	ldr	r3, [r7, #0]
 800318a:	b923      	cbnz	r3, 8003196 <_malloc_r+0x3e>
 800318c:	4621      	mov	r1, r4
 800318e:	4630      	mov	r0, r6
 8003190:	f000 fb2a 	bl	80037e8 <_sbrk_r>
 8003194:	6038      	str	r0, [r7, #0]
 8003196:	4629      	mov	r1, r5
 8003198:	4630      	mov	r0, r6
 800319a:	f000 fb25 	bl	80037e8 <_sbrk_r>
 800319e:	1c43      	adds	r3, r0, #1
 80031a0:	d123      	bne.n	80031ea <_malloc_r+0x92>
 80031a2:	230c      	movs	r3, #12
 80031a4:	6033      	str	r3, [r6, #0]
 80031a6:	4630      	mov	r0, r6
 80031a8:	f000 fbce 	bl	8003948 <__malloc_unlock>
 80031ac:	e7e3      	b.n	8003176 <_malloc_r+0x1e>
 80031ae:	6823      	ldr	r3, [r4, #0]
 80031b0:	1b5b      	subs	r3, r3, r5
 80031b2:	d417      	bmi.n	80031e4 <_malloc_r+0x8c>
 80031b4:	2b0b      	cmp	r3, #11
 80031b6:	d903      	bls.n	80031c0 <_malloc_r+0x68>
 80031b8:	6023      	str	r3, [r4, #0]
 80031ba:	441c      	add	r4, r3
 80031bc:	6025      	str	r5, [r4, #0]
 80031be:	e004      	b.n	80031ca <_malloc_r+0x72>
 80031c0:	6863      	ldr	r3, [r4, #4]
 80031c2:	42a2      	cmp	r2, r4
 80031c4:	bf0c      	ite	eq
 80031c6:	600b      	streq	r3, [r1, #0]
 80031c8:	6053      	strne	r3, [r2, #4]
 80031ca:	4630      	mov	r0, r6
 80031cc:	f000 fbbc 	bl	8003948 <__malloc_unlock>
 80031d0:	f104 000b 	add.w	r0, r4, #11
 80031d4:	1d23      	adds	r3, r4, #4
 80031d6:	f020 0007 	bic.w	r0, r0, #7
 80031da:	1ac2      	subs	r2, r0, r3
 80031dc:	d0cc      	beq.n	8003178 <_malloc_r+0x20>
 80031de:	1a1b      	subs	r3, r3, r0
 80031e0:	50a3      	str	r3, [r4, r2]
 80031e2:	e7c9      	b.n	8003178 <_malloc_r+0x20>
 80031e4:	4622      	mov	r2, r4
 80031e6:	6864      	ldr	r4, [r4, #4]
 80031e8:	e7cc      	b.n	8003184 <_malloc_r+0x2c>
 80031ea:	1cc4      	adds	r4, r0, #3
 80031ec:	f024 0403 	bic.w	r4, r4, #3
 80031f0:	42a0      	cmp	r0, r4
 80031f2:	d0e3      	beq.n	80031bc <_malloc_r+0x64>
 80031f4:	1a21      	subs	r1, r4, r0
 80031f6:	4630      	mov	r0, r6
 80031f8:	f000 faf6 	bl	80037e8 <_sbrk_r>
 80031fc:	3001      	adds	r0, #1
 80031fe:	d1dd      	bne.n	80031bc <_malloc_r+0x64>
 8003200:	e7cf      	b.n	80031a2 <_malloc_r+0x4a>
 8003202:	bf00      	nop
 8003204:	20000090 	.word	0x20000090
 8003208:	20000094 	.word	0x20000094

0800320c <__sfputc_r>:
 800320c:	6893      	ldr	r3, [r2, #8]
 800320e:	3b01      	subs	r3, #1
 8003210:	2b00      	cmp	r3, #0
 8003212:	b410      	push	{r4}
 8003214:	6093      	str	r3, [r2, #8]
 8003216:	da08      	bge.n	800322a <__sfputc_r+0x1e>
 8003218:	6994      	ldr	r4, [r2, #24]
 800321a:	42a3      	cmp	r3, r4
 800321c:	db01      	blt.n	8003222 <__sfputc_r+0x16>
 800321e:	290a      	cmp	r1, #10
 8003220:	d103      	bne.n	800322a <__sfputc_r+0x1e>
 8003222:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003226:	f7ff bc69 	b.w	8002afc <__swbuf_r>
 800322a:	6813      	ldr	r3, [r2, #0]
 800322c:	1c58      	adds	r0, r3, #1
 800322e:	6010      	str	r0, [r2, #0]
 8003230:	7019      	strb	r1, [r3, #0]
 8003232:	4608      	mov	r0, r1
 8003234:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003238:	4770      	bx	lr

0800323a <__sfputs_r>:
 800323a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800323c:	4606      	mov	r6, r0
 800323e:	460f      	mov	r7, r1
 8003240:	4614      	mov	r4, r2
 8003242:	18d5      	adds	r5, r2, r3
 8003244:	42ac      	cmp	r4, r5
 8003246:	d101      	bne.n	800324c <__sfputs_r+0x12>
 8003248:	2000      	movs	r0, #0
 800324a:	e007      	b.n	800325c <__sfputs_r+0x22>
 800324c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003250:	463a      	mov	r2, r7
 8003252:	4630      	mov	r0, r6
 8003254:	f7ff ffda 	bl	800320c <__sfputc_r>
 8003258:	1c43      	adds	r3, r0, #1
 800325a:	d1f3      	bne.n	8003244 <__sfputs_r+0xa>
 800325c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08003260 <_vfiprintf_r>:
 8003260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003264:	460d      	mov	r5, r1
 8003266:	b09d      	sub	sp, #116	; 0x74
 8003268:	4614      	mov	r4, r2
 800326a:	4698      	mov	r8, r3
 800326c:	4606      	mov	r6, r0
 800326e:	b118      	cbz	r0, 8003278 <_vfiprintf_r+0x18>
 8003270:	6983      	ldr	r3, [r0, #24]
 8003272:	b90b      	cbnz	r3, 8003278 <_vfiprintf_r+0x18>
 8003274:	f7ff fe1c 	bl	8002eb0 <__sinit>
 8003278:	4b89      	ldr	r3, [pc, #548]	; (80034a0 <_vfiprintf_r+0x240>)
 800327a:	429d      	cmp	r5, r3
 800327c:	d11b      	bne.n	80032b6 <_vfiprintf_r+0x56>
 800327e:	6875      	ldr	r5, [r6, #4]
 8003280:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003282:	07d9      	lsls	r1, r3, #31
 8003284:	d405      	bmi.n	8003292 <_vfiprintf_r+0x32>
 8003286:	89ab      	ldrh	r3, [r5, #12]
 8003288:	059a      	lsls	r2, r3, #22
 800328a:	d402      	bmi.n	8003292 <_vfiprintf_r+0x32>
 800328c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800328e:	f7ff fead 	bl	8002fec <__retarget_lock_acquire_recursive>
 8003292:	89ab      	ldrh	r3, [r5, #12]
 8003294:	071b      	lsls	r3, r3, #28
 8003296:	d501      	bpl.n	800329c <_vfiprintf_r+0x3c>
 8003298:	692b      	ldr	r3, [r5, #16]
 800329a:	b9eb      	cbnz	r3, 80032d8 <_vfiprintf_r+0x78>
 800329c:	4629      	mov	r1, r5
 800329e:	4630      	mov	r0, r6
 80032a0:	f7ff fc7e 	bl	8002ba0 <__swsetup_r>
 80032a4:	b1c0      	cbz	r0, 80032d8 <_vfiprintf_r+0x78>
 80032a6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80032a8:	07dc      	lsls	r4, r3, #31
 80032aa:	d50e      	bpl.n	80032ca <_vfiprintf_r+0x6a>
 80032ac:	f04f 30ff 	mov.w	r0, #4294967295
 80032b0:	b01d      	add	sp, #116	; 0x74
 80032b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80032b6:	4b7b      	ldr	r3, [pc, #492]	; (80034a4 <_vfiprintf_r+0x244>)
 80032b8:	429d      	cmp	r5, r3
 80032ba:	d101      	bne.n	80032c0 <_vfiprintf_r+0x60>
 80032bc:	68b5      	ldr	r5, [r6, #8]
 80032be:	e7df      	b.n	8003280 <_vfiprintf_r+0x20>
 80032c0:	4b79      	ldr	r3, [pc, #484]	; (80034a8 <_vfiprintf_r+0x248>)
 80032c2:	429d      	cmp	r5, r3
 80032c4:	bf08      	it	eq
 80032c6:	68f5      	ldreq	r5, [r6, #12]
 80032c8:	e7da      	b.n	8003280 <_vfiprintf_r+0x20>
 80032ca:	89ab      	ldrh	r3, [r5, #12]
 80032cc:	0598      	lsls	r0, r3, #22
 80032ce:	d4ed      	bmi.n	80032ac <_vfiprintf_r+0x4c>
 80032d0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80032d2:	f7ff fe8c 	bl	8002fee <__retarget_lock_release_recursive>
 80032d6:	e7e9      	b.n	80032ac <_vfiprintf_r+0x4c>
 80032d8:	2300      	movs	r3, #0
 80032da:	9309      	str	r3, [sp, #36]	; 0x24
 80032dc:	2320      	movs	r3, #32
 80032de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80032e2:	f8cd 800c 	str.w	r8, [sp, #12]
 80032e6:	2330      	movs	r3, #48	; 0x30
 80032e8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80034ac <_vfiprintf_r+0x24c>
 80032ec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80032f0:	f04f 0901 	mov.w	r9, #1
 80032f4:	4623      	mov	r3, r4
 80032f6:	469a      	mov	sl, r3
 80032f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80032fc:	b10a      	cbz	r2, 8003302 <_vfiprintf_r+0xa2>
 80032fe:	2a25      	cmp	r2, #37	; 0x25
 8003300:	d1f9      	bne.n	80032f6 <_vfiprintf_r+0x96>
 8003302:	ebba 0b04 	subs.w	fp, sl, r4
 8003306:	d00b      	beq.n	8003320 <_vfiprintf_r+0xc0>
 8003308:	465b      	mov	r3, fp
 800330a:	4622      	mov	r2, r4
 800330c:	4629      	mov	r1, r5
 800330e:	4630      	mov	r0, r6
 8003310:	f7ff ff93 	bl	800323a <__sfputs_r>
 8003314:	3001      	adds	r0, #1
 8003316:	f000 80aa 	beq.w	800346e <_vfiprintf_r+0x20e>
 800331a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800331c:	445a      	add	r2, fp
 800331e:	9209      	str	r2, [sp, #36]	; 0x24
 8003320:	f89a 3000 	ldrb.w	r3, [sl]
 8003324:	2b00      	cmp	r3, #0
 8003326:	f000 80a2 	beq.w	800346e <_vfiprintf_r+0x20e>
 800332a:	2300      	movs	r3, #0
 800332c:	f04f 32ff 	mov.w	r2, #4294967295
 8003330:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003334:	f10a 0a01 	add.w	sl, sl, #1
 8003338:	9304      	str	r3, [sp, #16]
 800333a:	9307      	str	r3, [sp, #28]
 800333c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003340:	931a      	str	r3, [sp, #104]	; 0x68
 8003342:	4654      	mov	r4, sl
 8003344:	2205      	movs	r2, #5
 8003346:	f814 1b01 	ldrb.w	r1, [r4], #1
 800334a:	4858      	ldr	r0, [pc, #352]	; (80034ac <_vfiprintf_r+0x24c>)
 800334c:	f7fc ff60 	bl	8000210 <memchr>
 8003350:	9a04      	ldr	r2, [sp, #16]
 8003352:	b9d8      	cbnz	r0, 800338c <_vfiprintf_r+0x12c>
 8003354:	06d1      	lsls	r1, r2, #27
 8003356:	bf44      	itt	mi
 8003358:	2320      	movmi	r3, #32
 800335a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800335e:	0713      	lsls	r3, r2, #28
 8003360:	bf44      	itt	mi
 8003362:	232b      	movmi	r3, #43	; 0x2b
 8003364:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003368:	f89a 3000 	ldrb.w	r3, [sl]
 800336c:	2b2a      	cmp	r3, #42	; 0x2a
 800336e:	d015      	beq.n	800339c <_vfiprintf_r+0x13c>
 8003370:	9a07      	ldr	r2, [sp, #28]
 8003372:	4654      	mov	r4, sl
 8003374:	2000      	movs	r0, #0
 8003376:	f04f 0c0a 	mov.w	ip, #10
 800337a:	4621      	mov	r1, r4
 800337c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003380:	3b30      	subs	r3, #48	; 0x30
 8003382:	2b09      	cmp	r3, #9
 8003384:	d94e      	bls.n	8003424 <_vfiprintf_r+0x1c4>
 8003386:	b1b0      	cbz	r0, 80033b6 <_vfiprintf_r+0x156>
 8003388:	9207      	str	r2, [sp, #28]
 800338a:	e014      	b.n	80033b6 <_vfiprintf_r+0x156>
 800338c:	eba0 0308 	sub.w	r3, r0, r8
 8003390:	fa09 f303 	lsl.w	r3, r9, r3
 8003394:	4313      	orrs	r3, r2
 8003396:	9304      	str	r3, [sp, #16]
 8003398:	46a2      	mov	sl, r4
 800339a:	e7d2      	b.n	8003342 <_vfiprintf_r+0xe2>
 800339c:	9b03      	ldr	r3, [sp, #12]
 800339e:	1d19      	adds	r1, r3, #4
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	9103      	str	r1, [sp, #12]
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	bfbb      	ittet	lt
 80033a8:	425b      	neglt	r3, r3
 80033aa:	f042 0202 	orrlt.w	r2, r2, #2
 80033ae:	9307      	strge	r3, [sp, #28]
 80033b0:	9307      	strlt	r3, [sp, #28]
 80033b2:	bfb8      	it	lt
 80033b4:	9204      	strlt	r2, [sp, #16]
 80033b6:	7823      	ldrb	r3, [r4, #0]
 80033b8:	2b2e      	cmp	r3, #46	; 0x2e
 80033ba:	d10c      	bne.n	80033d6 <_vfiprintf_r+0x176>
 80033bc:	7863      	ldrb	r3, [r4, #1]
 80033be:	2b2a      	cmp	r3, #42	; 0x2a
 80033c0:	d135      	bne.n	800342e <_vfiprintf_r+0x1ce>
 80033c2:	9b03      	ldr	r3, [sp, #12]
 80033c4:	1d1a      	adds	r2, r3, #4
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	9203      	str	r2, [sp, #12]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	bfb8      	it	lt
 80033ce:	f04f 33ff 	movlt.w	r3, #4294967295
 80033d2:	3402      	adds	r4, #2
 80033d4:	9305      	str	r3, [sp, #20]
 80033d6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80034bc <_vfiprintf_r+0x25c>
 80033da:	7821      	ldrb	r1, [r4, #0]
 80033dc:	2203      	movs	r2, #3
 80033de:	4650      	mov	r0, sl
 80033e0:	f7fc ff16 	bl	8000210 <memchr>
 80033e4:	b140      	cbz	r0, 80033f8 <_vfiprintf_r+0x198>
 80033e6:	2340      	movs	r3, #64	; 0x40
 80033e8:	eba0 000a 	sub.w	r0, r0, sl
 80033ec:	fa03 f000 	lsl.w	r0, r3, r0
 80033f0:	9b04      	ldr	r3, [sp, #16]
 80033f2:	4303      	orrs	r3, r0
 80033f4:	3401      	adds	r4, #1
 80033f6:	9304      	str	r3, [sp, #16]
 80033f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80033fc:	482c      	ldr	r0, [pc, #176]	; (80034b0 <_vfiprintf_r+0x250>)
 80033fe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003402:	2206      	movs	r2, #6
 8003404:	f7fc ff04 	bl	8000210 <memchr>
 8003408:	2800      	cmp	r0, #0
 800340a:	d03f      	beq.n	800348c <_vfiprintf_r+0x22c>
 800340c:	4b29      	ldr	r3, [pc, #164]	; (80034b4 <_vfiprintf_r+0x254>)
 800340e:	bb1b      	cbnz	r3, 8003458 <_vfiprintf_r+0x1f8>
 8003410:	9b03      	ldr	r3, [sp, #12]
 8003412:	3307      	adds	r3, #7
 8003414:	f023 0307 	bic.w	r3, r3, #7
 8003418:	3308      	adds	r3, #8
 800341a:	9303      	str	r3, [sp, #12]
 800341c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800341e:	443b      	add	r3, r7
 8003420:	9309      	str	r3, [sp, #36]	; 0x24
 8003422:	e767      	b.n	80032f4 <_vfiprintf_r+0x94>
 8003424:	fb0c 3202 	mla	r2, ip, r2, r3
 8003428:	460c      	mov	r4, r1
 800342a:	2001      	movs	r0, #1
 800342c:	e7a5      	b.n	800337a <_vfiprintf_r+0x11a>
 800342e:	2300      	movs	r3, #0
 8003430:	3401      	adds	r4, #1
 8003432:	9305      	str	r3, [sp, #20]
 8003434:	4619      	mov	r1, r3
 8003436:	f04f 0c0a 	mov.w	ip, #10
 800343a:	4620      	mov	r0, r4
 800343c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003440:	3a30      	subs	r2, #48	; 0x30
 8003442:	2a09      	cmp	r2, #9
 8003444:	d903      	bls.n	800344e <_vfiprintf_r+0x1ee>
 8003446:	2b00      	cmp	r3, #0
 8003448:	d0c5      	beq.n	80033d6 <_vfiprintf_r+0x176>
 800344a:	9105      	str	r1, [sp, #20]
 800344c:	e7c3      	b.n	80033d6 <_vfiprintf_r+0x176>
 800344e:	fb0c 2101 	mla	r1, ip, r1, r2
 8003452:	4604      	mov	r4, r0
 8003454:	2301      	movs	r3, #1
 8003456:	e7f0      	b.n	800343a <_vfiprintf_r+0x1da>
 8003458:	ab03      	add	r3, sp, #12
 800345a:	9300      	str	r3, [sp, #0]
 800345c:	462a      	mov	r2, r5
 800345e:	4b16      	ldr	r3, [pc, #88]	; (80034b8 <_vfiprintf_r+0x258>)
 8003460:	a904      	add	r1, sp, #16
 8003462:	4630      	mov	r0, r6
 8003464:	f3af 8000 	nop.w
 8003468:	4607      	mov	r7, r0
 800346a:	1c78      	adds	r0, r7, #1
 800346c:	d1d6      	bne.n	800341c <_vfiprintf_r+0x1bc>
 800346e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003470:	07d9      	lsls	r1, r3, #31
 8003472:	d405      	bmi.n	8003480 <_vfiprintf_r+0x220>
 8003474:	89ab      	ldrh	r3, [r5, #12]
 8003476:	059a      	lsls	r2, r3, #22
 8003478:	d402      	bmi.n	8003480 <_vfiprintf_r+0x220>
 800347a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800347c:	f7ff fdb7 	bl	8002fee <__retarget_lock_release_recursive>
 8003480:	89ab      	ldrh	r3, [r5, #12]
 8003482:	065b      	lsls	r3, r3, #25
 8003484:	f53f af12 	bmi.w	80032ac <_vfiprintf_r+0x4c>
 8003488:	9809      	ldr	r0, [sp, #36]	; 0x24
 800348a:	e711      	b.n	80032b0 <_vfiprintf_r+0x50>
 800348c:	ab03      	add	r3, sp, #12
 800348e:	9300      	str	r3, [sp, #0]
 8003490:	462a      	mov	r2, r5
 8003492:	4b09      	ldr	r3, [pc, #36]	; (80034b8 <_vfiprintf_r+0x258>)
 8003494:	a904      	add	r1, sp, #16
 8003496:	4630      	mov	r0, r6
 8003498:	f000 f880 	bl	800359c <_printf_i>
 800349c:	e7e4      	b.n	8003468 <_vfiprintf_r+0x208>
 800349e:	bf00      	nop
 80034a0:	08003a84 	.word	0x08003a84
 80034a4:	08003aa4 	.word	0x08003aa4
 80034a8:	08003a64 	.word	0x08003a64
 80034ac:	08003ac4 	.word	0x08003ac4
 80034b0:	08003ace 	.word	0x08003ace
 80034b4:	00000000 	.word	0x00000000
 80034b8:	0800323b 	.word	0x0800323b
 80034bc:	08003aca 	.word	0x08003aca

080034c0 <_printf_common>:
 80034c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80034c4:	4616      	mov	r6, r2
 80034c6:	4699      	mov	r9, r3
 80034c8:	688a      	ldr	r2, [r1, #8]
 80034ca:	690b      	ldr	r3, [r1, #16]
 80034cc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80034d0:	4293      	cmp	r3, r2
 80034d2:	bfb8      	it	lt
 80034d4:	4613      	movlt	r3, r2
 80034d6:	6033      	str	r3, [r6, #0]
 80034d8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80034dc:	4607      	mov	r7, r0
 80034de:	460c      	mov	r4, r1
 80034e0:	b10a      	cbz	r2, 80034e6 <_printf_common+0x26>
 80034e2:	3301      	adds	r3, #1
 80034e4:	6033      	str	r3, [r6, #0]
 80034e6:	6823      	ldr	r3, [r4, #0]
 80034e8:	0699      	lsls	r1, r3, #26
 80034ea:	bf42      	ittt	mi
 80034ec:	6833      	ldrmi	r3, [r6, #0]
 80034ee:	3302      	addmi	r3, #2
 80034f0:	6033      	strmi	r3, [r6, #0]
 80034f2:	6825      	ldr	r5, [r4, #0]
 80034f4:	f015 0506 	ands.w	r5, r5, #6
 80034f8:	d106      	bne.n	8003508 <_printf_common+0x48>
 80034fa:	f104 0a19 	add.w	sl, r4, #25
 80034fe:	68e3      	ldr	r3, [r4, #12]
 8003500:	6832      	ldr	r2, [r6, #0]
 8003502:	1a9b      	subs	r3, r3, r2
 8003504:	42ab      	cmp	r3, r5
 8003506:	dc26      	bgt.n	8003556 <_printf_common+0x96>
 8003508:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800350c:	1e13      	subs	r3, r2, #0
 800350e:	6822      	ldr	r2, [r4, #0]
 8003510:	bf18      	it	ne
 8003512:	2301      	movne	r3, #1
 8003514:	0692      	lsls	r2, r2, #26
 8003516:	d42b      	bmi.n	8003570 <_printf_common+0xb0>
 8003518:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800351c:	4649      	mov	r1, r9
 800351e:	4638      	mov	r0, r7
 8003520:	47c0      	blx	r8
 8003522:	3001      	adds	r0, #1
 8003524:	d01e      	beq.n	8003564 <_printf_common+0xa4>
 8003526:	6823      	ldr	r3, [r4, #0]
 8003528:	68e5      	ldr	r5, [r4, #12]
 800352a:	6832      	ldr	r2, [r6, #0]
 800352c:	f003 0306 	and.w	r3, r3, #6
 8003530:	2b04      	cmp	r3, #4
 8003532:	bf08      	it	eq
 8003534:	1aad      	subeq	r5, r5, r2
 8003536:	68a3      	ldr	r3, [r4, #8]
 8003538:	6922      	ldr	r2, [r4, #16]
 800353a:	bf0c      	ite	eq
 800353c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003540:	2500      	movne	r5, #0
 8003542:	4293      	cmp	r3, r2
 8003544:	bfc4      	itt	gt
 8003546:	1a9b      	subgt	r3, r3, r2
 8003548:	18ed      	addgt	r5, r5, r3
 800354a:	2600      	movs	r6, #0
 800354c:	341a      	adds	r4, #26
 800354e:	42b5      	cmp	r5, r6
 8003550:	d11a      	bne.n	8003588 <_printf_common+0xc8>
 8003552:	2000      	movs	r0, #0
 8003554:	e008      	b.n	8003568 <_printf_common+0xa8>
 8003556:	2301      	movs	r3, #1
 8003558:	4652      	mov	r2, sl
 800355a:	4649      	mov	r1, r9
 800355c:	4638      	mov	r0, r7
 800355e:	47c0      	blx	r8
 8003560:	3001      	adds	r0, #1
 8003562:	d103      	bne.n	800356c <_printf_common+0xac>
 8003564:	f04f 30ff 	mov.w	r0, #4294967295
 8003568:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800356c:	3501      	adds	r5, #1
 800356e:	e7c6      	b.n	80034fe <_printf_common+0x3e>
 8003570:	18e1      	adds	r1, r4, r3
 8003572:	1c5a      	adds	r2, r3, #1
 8003574:	2030      	movs	r0, #48	; 0x30
 8003576:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800357a:	4422      	add	r2, r4
 800357c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003580:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003584:	3302      	adds	r3, #2
 8003586:	e7c7      	b.n	8003518 <_printf_common+0x58>
 8003588:	2301      	movs	r3, #1
 800358a:	4622      	mov	r2, r4
 800358c:	4649      	mov	r1, r9
 800358e:	4638      	mov	r0, r7
 8003590:	47c0      	blx	r8
 8003592:	3001      	adds	r0, #1
 8003594:	d0e6      	beq.n	8003564 <_printf_common+0xa4>
 8003596:	3601      	adds	r6, #1
 8003598:	e7d9      	b.n	800354e <_printf_common+0x8e>
	...

0800359c <_printf_i>:
 800359c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80035a0:	460c      	mov	r4, r1
 80035a2:	4691      	mov	r9, r2
 80035a4:	7e27      	ldrb	r7, [r4, #24]
 80035a6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80035a8:	2f78      	cmp	r7, #120	; 0x78
 80035aa:	4680      	mov	r8, r0
 80035ac:	469a      	mov	sl, r3
 80035ae:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80035b2:	d807      	bhi.n	80035c4 <_printf_i+0x28>
 80035b4:	2f62      	cmp	r7, #98	; 0x62
 80035b6:	d80a      	bhi.n	80035ce <_printf_i+0x32>
 80035b8:	2f00      	cmp	r7, #0
 80035ba:	f000 80d8 	beq.w	800376e <_printf_i+0x1d2>
 80035be:	2f58      	cmp	r7, #88	; 0x58
 80035c0:	f000 80a3 	beq.w	800370a <_printf_i+0x16e>
 80035c4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80035c8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80035cc:	e03a      	b.n	8003644 <_printf_i+0xa8>
 80035ce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80035d2:	2b15      	cmp	r3, #21
 80035d4:	d8f6      	bhi.n	80035c4 <_printf_i+0x28>
 80035d6:	a001      	add	r0, pc, #4	; (adr r0, 80035dc <_printf_i+0x40>)
 80035d8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80035dc:	08003635 	.word	0x08003635
 80035e0:	08003649 	.word	0x08003649
 80035e4:	080035c5 	.word	0x080035c5
 80035e8:	080035c5 	.word	0x080035c5
 80035ec:	080035c5 	.word	0x080035c5
 80035f0:	080035c5 	.word	0x080035c5
 80035f4:	08003649 	.word	0x08003649
 80035f8:	080035c5 	.word	0x080035c5
 80035fc:	080035c5 	.word	0x080035c5
 8003600:	080035c5 	.word	0x080035c5
 8003604:	080035c5 	.word	0x080035c5
 8003608:	08003755 	.word	0x08003755
 800360c:	08003679 	.word	0x08003679
 8003610:	08003737 	.word	0x08003737
 8003614:	080035c5 	.word	0x080035c5
 8003618:	080035c5 	.word	0x080035c5
 800361c:	08003777 	.word	0x08003777
 8003620:	080035c5 	.word	0x080035c5
 8003624:	08003679 	.word	0x08003679
 8003628:	080035c5 	.word	0x080035c5
 800362c:	080035c5 	.word	0x080035c5
 8003630:	0800373f 	.word	0x0800373f
 8003634:	680b      	ldr	r3, [r1, #0]
 8003636:	1d1a      	adds	r2, r3, #4
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	600a      	str	r2, [r1, #0]
 800363c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003640:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003644:	2301      	movs	r3, #1
 8003646:	e0a3      	b.n	8003790 <_printf_i+0x1f4>
 8003648:	6825      	ldr	r5, [r4, #0]
 800364a:	6808      	ldr	r0, [r1, #0]
 800364c:	062e      	lsls	r6, r5, #24
 800364e:	f100 0304 	add.w	r3, r0, #4
 8003652:	d50a      	bpl.n	800366a <_printf_i+0xce>
 8003654:	6805      	ldr	r5, [r0, #0]
 8003656:	600b      	str	r3, [r1, #0]
 8003658:	2d00      	cmp	r5, #0
 800365a:	da03      	bge.n	8003664 <_printf_i+0xc8>
 800365c:	232d      	movs	r3, #45	; 0x2d
 800365e:	426d      	negs	r5, r5
 8003660:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003664:	485e      	ldr	r0, [pc, #376]	; (80037e0 <_printf_i+0x244>)
 8003666:	230a      	movs	r3, #10
 8003668:	e019      	b.n	800369e <_printf_i+0x102>
 800366a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800366e:	6805      	ldr	r5, [r0, #0]
 8003670:	600b      	str	r3, [r1, #0]
 8003672:	bf18      	it	ne
 8003674:	b22d      	sxthne	r5, r5
 8003676:	e7ef      	b.n	8003658 <_printf_i+0xbc>
 8003678:	680b      	ldr	r3, [r1, #0]
 800367a:	6825      	ldr	r5, [r4, #0]
 800367c:	1d18      	adds	r0, r3, #4
 800367e:	6008      	str	r0, [r1, #0]
 8003680:	0628      	lsls	r0, r5, #24
 8003682:	d501      	bpl.n	8003688 <_printf_i+0xec>
 8003684:	681d      	ldr	r5, [r3, #0]
 8003686:	e002      	b.n	800368e <_printf_i+0xf2>
 8003688:	0669      	lsls	r1, r5, #25
 800368a:	d5fb      	bpl.n	8003684 <_printf_i+0xe8>
 800368c:	881d      	ldrh	r5, [r3, #0]
 800368e:	4854      	ldr	r0, [pc, #336]	; (80037e0 <_printf_i+0x244>)
 8003690:	2f6f      	cmp	r7, #111	; 0x6f
 8003692:	bf0c      	ite	eq
 8003694:	2308      	moveq	r3, #8
 8003696:	230a      	movne	r3, #10
 8003698:	2100      	movs	r1, #0
 800369a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800369e:	6866      	ldr	r6, [r4, #4]
 80036a0:	60a6      	str	r6, [r4, #8]
 80036a2:	2e00      	cmp	r6, #0
 80036a4:	bfa2      	ittt	ge
 80036a6:	6821      	ldrge	r1, [r4, #0]
 80036a8:	f021 0104 	bicge.w	r1, r1, #4
 80036ac:	6021      	strge	r1, [r4, #0]
 80036ae:	b90d      	cbnz	r5, 80036b4 <_printf_i+0x118>
 80036b0:	2e00      	cmp	r6, #0
 80036b2:	d04d      	beq.n	8003750 <_printf_i+0x1b4>
 80036b4:	4616      	mov	r6, r2
 80036b6:	fbb5 f1f3 	udiv	r1, r5, r3
 80036ba:	fb03 5711 	mls	r7, r3, r1, r5
 80036be:	5dc7      	ldrb	r7, [r0, r7]
 80036c0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80036c4:	462f      	mov	r7, r5
 80036c6:	42bb      	cmp	r3, r7
 80036c8:	460d      	mov	r5, r1
 80036ca:	d9f4      	bls.n	80036b6 <_printf_i+0x11a>
 80036cc:	2b08      	cmp	r3, #8
 80036ce:	d10b      	bne.n	80036e8 <_printf_i+0x14c>
 80036d0:	6823      	ldr	r3, [r4, #0]
 80036d2:	07df      	lsls	r7, r3, #31
 80036d4:	d508      	bpl.n	80036e8 <_printf_i+0x14c>
 80036d6:	6923      	ldr	r3, [r4, #16]
 80036d8:	6861      	ldr	r1, [r4, #4]
 80036da:	4299      	cmp	r1, r3
 80036dc:	bfde      	ittt	le
 80036de:	2330      	movle	r3, #48	; 0x30
 80036e0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80036e4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80036e8:	1b92      	subs	r2, r2, r6
 80036ea:	6122      	str	r2, [r4, #16]
 80036ec:	f8cd a000 	str.w	sl, [sp]
 80036f0:	464b      	mov	r3, r9
 80036f2:	aa03      	add	r2, sp, #12
 80036f4:	4621      	mov	r1, r4
 80036f6:	4640      	mov	r0, r8
 80036f8:	f7ff fee2 	bl	80034c0 <_printf_common>
 80036fc:	3001      	adds	r0, #1
 80036fe:	d14c      	bne.n	800379a <_printf_i+0x1fe>
 8003700:	f04f 30ff 	mov.w	r0, #4294967295
 8003704:	b004      	add	sp, #16
 8003706:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800370a:	4835      	ldr	r0, [pc, #212]	; (80037e0 <_printf_i+0x244>)
 800370c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003710:	6823      	ldr	r3, [r4, #0]
 8003712:	680e      	ldr	r6, [r1, #0]
 8003714:	061f      	lsls	r7, r3, #24
 8003716:	f856 5b04 	ldr.w	r5, [r6], #4
 800371a:	600e      	str	r6, [r1, #0]
 800371c:	d514      	bpl.n	8003748 <_printf_i+0x1ac>
 800371e:	07d9      	lsls	r1, r3, #31
 8003720:	bf44      	itt	mi
 8003722:	f043 0320 	orrmi.w	r3, r3, #32
 8003726:	6023      	strmi	r3, [r4, #0]
 8003728:	b91d      	cbnz	r5, 8003732 <_printf_i+0x196>
 800372a:	6823      	ldr	r3, [r4, #0]
 800372c:	f023 0320 	bic.w	r3, r3, #32
 8003730:	6023      	str	r3, [r4, #0]
 8003732:	2310      	movs	r3, #16
 8003734:	e7b0      	b.n	8003698 <_printf_i+0xfc>
 8003736:	6823      	ldr	r3, [r4, #0]
 8003738:	f043 0320 	orr.w	r3, r3, #32
 800373c:	6023      	str	r3, [r4, #0]
 800373e:	2378      	movs	r3, #120	; 0x78
 8003740:	4828      	ldr	r0, [pc, #160]	; (80037e4 <_printf_i+0x248>)
 8003742:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003746:	e7e3      	b.n	8003710 <_printf_i+0x174>
 8003748:	065e      	lsls	r6, r3, #25
 800374a:	bf48      	it	mi
 800374c:	b2ad      	uxthmi	r5, r5
 800374e:	e7e6      	b.n	800371e <_printf_i+0x182>
 8003750:	4616      	mov	r6, r2
 8003752:	e7bb      	b.n	80036cc <_printf_i+0x130>
 8003754:	680b      	ldr	r3, [r1, #0]
 8003756:	6826      	ldr	r6, [r4, #0]
 8003758:	6960      	ldr	r0, [r4, #20]
 800375a:	1d1d      	adds	r5, r3, #4
 800375c:	600d      	str	r5, [r1, #0]
 800375e:	0635      	lsls	r5, r6, #24
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	d501      	bpl.n	8003768 <_printf_i+0x1cc>
 8003764:	6018      	str	r0, [r3, #0]
 8003766:	e002      	b.n	800376e <_printf_i+0x1d2>
 8003768:	0671      	lsls	r1, r6, #25
 800376a:	d5fb      	bpl.n	8003764 <_printf_i+0x1c8>
 800376c:	8018      	strh	r0, [r3, #0]
 800376e:	2300      	movs	r3, #0
 8003770:	6123      	str	r3, [r4, #16]
 8003772:	4616      	mov	r6, r2
 8003774:	e7ba      	b.n	80036ec <_printf_i+0x150>
 8003776:	680b      	ldr	r3, [r1, #0]
 8003778:	1d1a      	adds	r2, r3, #4
 800377a:	600a      	str	r2, [r1, #0]
 800377c:	681e      	ldr	r6, [r3, #0]
 800377e:	6862      	ldr	r2, [r4, #4]
 8003780:	2100      	movs	r1, #0
 8003782:	4630      	mov	r0, r6
 8003784:	f7fc fd44 	bl	8000210 <memchr>
 8003788:	b108      	cbz	r0, 800378e <_printf_i+0x1f2>
 800378a:	1b80      	subs	r0, r0, r6
 800378c:	6060      	str	r0, [r4, #4]
 800378e:	6863      	ldr	r3, [r4, #4]
 8003790:	6123      	str	r3, [r4, #16]
 8003792:	2300      	movs	r3, #0
 8003794:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003798:	e7a8      	b.n	80036ec <_printf_i+0x150>
 800379a:	6923      	ldr	r3, [r4, #16]
 800379c:	4632      	mov	r2, r6
 800379e:	4649      	mov	r1, r9
 80037a0:	4640      	mov	r0, r8
 80037a2:	47d0      	blx	sl
 80037a4:	3001      	adds	r0, #1
 80037a6:	d0ab      	beq.n	8003700 <_printf_i+0x164>
 80037a8:	6823      	ldr	r3, [r4, #0]
 80037aa:	079b      	lsls	r3, r3, #30
 80037ac:	d413      	bmi.n	80037d6 <_printf_i+0x23a>
 80037ae:	68e0      	ldr	r0, [r4, #12]
 80037b0:	9b03      	ldr	r3, [sp, #12]
 80037b2:	4298      	cmp	r0, r3
 80037b4:	bfb8      	it	lt
 80037b6:	4618      	movlt	r0, r3
 80037b8:	e7a4      	b.n	8003704 <_printf_i+0x168>
 80037ba:	2301      	movs	r3, #1
 80037bc:	4632      	mov	r2, r6
 80037be:	4649      	mov	r1, r9
 80037c0:	4640      	mov	r0, r8
 80037c2:	47d0      	blx	sl
 80037c4:	3001      	adds	r0, #1
 80037c6:	d09b      	beq.n	8003700 <_printf_i+0x164>
 80037c8:	3501      	adds	r5, #1
 80037ca:	68e3      	ldr	r3, [r4, #12]
 80037cc:	9903      	ldr	r1, [sp, #12]
 80037ce:	1a5b      	subs	r3, r3, r1
 80037d0:	42ab      	cmp	r3, r5
 80037d2:	dcf2      	bgt.n	80037ba <_printf_i+0x21e>
 80037d4:	e7eb      	b.n	80037ae <_printf_i+0x212>
 80037d6:	2500      	movs	r5, #0
 80037d8:	f104 0619 	add.w	r6, r4, #25
 80037dc:	e7f5      	b.n	80037ca <_printf_i+0x22e>
 80037de:	bf00      	nop
 80037e0:	08003ad5 	.word	0x08003ad5
 80037e4:	08003ae6 	.word	0x08003ae6

080037e8 <_sbrk_r>:
 80037e8:	b538      	push	{r3, r4, r5, lr}
 80037ea:	4d06      	ldr	r5, [pc, #24]	; (8003804 <_sbrk_r+0x1c>)
 80037ec:	2300      	movs	r3, #0
 80037ee:	4604      	mov	r4, r0
 80037f0:	4608      	mov	r0, r1
 80037f2:	602b      	str	r3, [r5, #0]
 80037f4:	f7fd f9bc 	bl	8000b70 <_sbrk>
 80037f8:	1c43      	adds	r3, r0, #1
 80037fa:	d102      	bne.n	8003802 <_sbrk_r+0x1a>
 80037fc:	682b      	ldr	r3, [r5, #0]
 80037fe:	b103      	cbz	r3, 8003802 <_sbrk_r+0x1a>
 8003800:	6023      	str	r3, [r4, #0]
 8003802:	bd38      	pop	{r3, r4, r5, pc}
 8003804:	20000114 	.word	0x20000114

08003808 <__sread>:
 8003808:	b510      	push	{r4, lr}
 800380a:	460c      	mov	r4, r1
 800380c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003810:	f000 f8a0 	bl	8003954 <_read_r>
 8003814:	2800      	cmp	r0, #0
 8003816:	bfab      	itete	ge
 8003818:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800381a:	89a3      	ldrhlt	r3, [r4, #12]
 800381c:	181b      	addge	r3, r3, r0
 800381e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003822:	bfac      	ite	ge
 8003824:	6563      	strge	r3, [r4, #84]	; 0x54
 8003826:	81a3      	strhlt	r3, [r4, #12]
 8003828:	bd10      	pop	{r4, pc}

0800382a <__swrite>:
 800382a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800382e:	461f      	mov	r7, r3
 8003830:	898b      	ldrh	r3, [r1, #12]
 8003832:	05db      	lsls	r3, r3, #23
 8003834:	4605      	mov	r5, r0
 8003836:	460c      	mov	r4, r1
 8003838:	4616      	mov	r6, r2
 800383a:	d505      	bpl.n	8003848 <__swrite+0x1e>
 800383c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003840:	2302      	movs	r3, #2
 8003842:	2200      	movs	r2, #0
 8003844:	f000 f868 	bl	8003918 <_lseek_r>
 8003848:	89a3      	ldrh	r3, [r4, #12]
 800384a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800384e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003852:	81a3      	strh	r3, [r4, #12]
 8003854:	4632      	mov	r2, r6
 8003856:	463b      	mov	r3, r7
 8003858:	4628      	mov	r0, r5
 800385a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800385e:	f000 b817 	b.w	8003890 <_write_r>

08003862 <__sseek>:
 8003862:	b510      	push	{r4, lr}
 8003864:	460c      	mov	r4, r1
 8003866:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800386a:	f000 f855 	bl	8003918 <_lseek_r>
 800386e:	1c43      	adds	r3, r0, #1
 8003870:	89a3      	ldrh	r3, [r4, #12]
 8003872:	bf15      	itete	ne
 8003874:	6560      	strne	r0, [r4, #84]	; 0x54
 8003876:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800387a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800387e:	81a3      	strheq	r3, [r4, #12]
 8003880:	bf18      	it	ne
 8003882:	81a3      	strhne	r3, [r4, #12]
 8003884:	bd10      	pop	{r4, pc}

08003886 <__sclose>:
 8003886:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800388a:	f000 b813 	b.w	80038b4 <_close_r>
	...

08003890 <_write_r>:
 8003890:	b538      	push	{r3, r4, r5, lr}
 8003892:	4d07      	ldr	r5, [pc, #28]	; (80038b0 <_write_r+0x20>)
 8003894:	4604      	mov	r4, r0
 8003896:	4608      	mov	r0, r1
 8003898:	4611      	mov	r1, r2
 800389a:	2200      	movs	r2, #0
 800389c:	602a      	str	r2, [r5, #0]
 800389e:	461a      	mov	r2, r3
 80038a0:	f7fd f915 	bl	8000ace <_write>
 80038a4:	1c43      	adds	r3, r0, #1
 80038a6:	d102      	bne.n	80038ae <_write_r+0x1e>
 80038a8:	682b      	ldr	r3, [r5, #0]
 80038aa:	b103      	cbz	r3, 80038ae <_write_r+0x1e>
 80038ac:	6023      	str	r3, [r4, #0]
 80038ae:	bd38      	pop	{r3, r4, r5, pc}
 80038b0:	20000114 	.word	0x20000114

080038b4 <_close_r>:
 80038b4:	b538      	push	{r3, r4, r5, lr}
 80038b6:	4d06      	ldr	r5, [pc, #24]	; (80038d0 <_close_r+0x1c>)
 80038b8:	2300      	movs	r3, #0
 80038ba:	4604      	mov	r4, r0
 80038bc:	4608      	mov	r0, r1
 80038be:	602b      	str	r3, [r5, #0]
 80038c0:	f7fd f921 	bl	8000b06 <_close>
 80038c4:	1c43      	adds	r3, r0, #1
 80038c6:	d102      	bne.n	80038ce <_close_r+0x1a>
 80038c8:	682b      	ldr	r3, [r5, #0]
 80038ca:	b103      	cbz	r3, 80038ce <_close_r+0x1a>
 80038cc:	6023      	str	r3, [r4, #0]
 80038ce:	bd38      	pop	{r3, r4, r5, pc}
 80038d0:	20000114 	.word	0x20000114

080038d4 <_fstat_r>:
 80038d4:	b538      	push	{r3, r4, r5, lr}
 80038d6:	4d07      	ldr	r5, [pc, #28]	; (80038f4 <_fstat_r+0x20>)
 80038d8:	2300      	movs	r3, #0
 80038da:	4604      	mov	r4, r0
 80038dc:	4608      	mov	r0, r1
 80038de:	4611      	mov	r1, r2
 80038e0:	602b      	str	r3, [r5, #0]
 80038e2:	f7fd f91c 	bl	8000b1e <_fstat>
 80038e6:	1c43      	adds	r3, r0, #1
 80038e8:	d102      	bne.n	80038f0 <_fstat_r+0x1c>
 80038ea:	682b      	ldr	r3, [r5, #0]
 80038ec:	b103      	cbz	r3, 80038f0 <_fstat_r+0x1c>
 80038ee:	6023      	str	r3, [r4, #0]
 80038f0:	bd38      	pop	{r3, r4, r5, pc}
 80038f2:	bf00      	nop
 80038f4:	20000114 	.word	0x20000114

080038f8 <_isatty_r>:
 80038f8:	b538      	push	{r3, r4, r5, lr}
 80038fa:	4d06      	ldr	r5, [pc, #24]	; (8003914 <_isatty_r+0x1c>)
 80038fc:	2300      	movs	r3, #0
 80038fe:	4604      	mov	r4, r0
 8003900:	4608      	mov	r0, r1
 8003902:	602b      	str	r3, [r5, #0]
 8003904:	f7fd f91b 	bl	8000b3e <_isatty>
 8003908:	1c43      	adds	r3, r0, #1
 800390a:	d102      	bne.n	8003912 <_isatty_r+0x1a>
 800390c:	682b      	ldr	r3, [r5, #0]
 800390e:	b103      	cbz	r3, 8003912 <_isatty_r+0x1a>
 8003910:	6023      	str	r3, [r4, #0]
 8003912:	bd38      	pop	{r3, r4, r5, pc}
 8003914:	20000114 	.word	0x20000114

08003918 <_lseek_r>:
 8003918:	b538      	push	{r3, r4, r5, lr}
 800391a:	4d07      	ldr	r5, [pc, #28]	; (8003938 <_lseek_r+0x20>)
 800391c:	4604      	mov	r4, r0
 800391e:	4608      	mov	r0, r1
 8003920:	4611      	mov	r1, r2
 8003922:	2200      	movs	r2, #0
 8003924:	602a      	str	r2, [r5, #0]
 8003926:	461a      	mov	r2, r3
 8003928:	f7fd f914 	bl	8000b54 <_lseek>
 800392c:	1c43      	adds	r3, r0, #1
 800392e:	d102      	bne.n	8003936 <_lseek_r+0x1e>
 8003930:	682b      	ldr	r3, [r5, #0]
 8003932:	b103      	cbz	r3, 8003936 <_lseek_r+0x1e>
 8003934:	6023      	str	r3, [r4, #0]
 8003936:	bd38      	pop	{r3, r4, r5, pc}
 8003938:	20000114 	.word	0x20000114

0800393c <__malloc_lock>:
 800393c:	4801      	ldr	r0, [pc, #4]	; (8003944 <__malloc_lock+0x8>)
 800393e:	f7ff bb55 	b.w	8002fec <__retarget_lock_acquire_recursive>
 8003942:	bf00      	nop
 8003944:	2000010c 	.word	0x2000010c

08003948 <__malloc_unlock>:
 8003948:	4801      	ldr	r0, [pc, #4]	; (8003950 <__malloc_unlock+0x8>)
 800394a:	f7ff bb50 	b.w	8002fee <__retarget_lock_release_recursive>
 800394e:	bf00      	nop
 8003950:	2000010c 	.word	0x2000010c

08003954 <_read_r>:
 8003954:	b538      	push	{r3, r4, r5, lr}
 8003956:	4d07      	ldr	r5, [pc, #28]	; (8003974 <_read_r+0x20>)
 8003958:	4604      	mov	r4, r0
 800395a:	4608      	mov	r0, r1
 800395c:	4611      	mov	r1, r2
 800395e:	2200      	movs	r2, #0
 8003960:	602a      	str	r2, [r5, #0]
 8003962:	461a      	mov	r2, r3
 8003964:	f7fd f896 	bl	8000a94 <_read>
 8003968:	1c43      	adds	r3, r0, #1
 800396a:	d102      	bne.n	8003972 <_read_r+0x1e>
 800396c:	682b      	ldr	r3, [r5, #0]
 800396e:	b103      	cbz	r3, 8003972 <_read_r+0x1e>
 8003970:	6023      	str	r3, [r4, #0]
 8003972:	bd38      	pop	{r3, r4, r5, pc}
 8003974:	20000114 	.word	0x20000114

08003978 <_init>:
 8003978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800397a:	bf00      	nop
 800397c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800397e:	bc08      	pop	{r3}
 8003980:	469e      	mov	lr, r3
 8003982:	4770      	bx	lr

08003984 <_fini>:
 8003984:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003986:	bf00      	nop
 8003988:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800398a:	bc08      	pop	{r3}
 800398c:	469e      	mov	lr, r3
 800398e:	4770      	bx	lr
