===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.5298 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.4270 ( 20.8%)    0.4270 ( 27.9%)  FIR Parser
    0.9008 ( 43.9%)    0.5317 ( 34.8%)  'firrtl.circuit' Pipeline
    0.1267 (  6.2%)    0.0664 (  4.3%)    'firrtl.module' Pipeline
    0.1267 (  6.2%)    0.0664 (  4.3%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0149 (  0.7%)    0.0149 (  1.0%)    InferWidths
    0.0658 (  3.2%)    0.0658 (  4.3%)    LowerFIRRTLTypes
    0.6381 ( 31.1%)    0.3314 ( 21.7%)    'firrtl.module' Pipeline
    0.0910 (  4.4%)    0.0525 (  3.4%)      ExpandWhens
    0.5471 ( 26.7%)    0.2789 ( 18.2%)      SimpleCanonicalizer
    0.0493 (  2.4%)    0.0493 (  3.2%)    IMConstProp
    0.0039 (  0.2%)    0.0039 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0057 (  0.3%)    0.0036 (  0.2%)    'firrtl.module' Pipeline
    0.0056 (  0.3%)    0.0036 (  0.2%)      CheckWidths
    0.1956 (  9.5%)    0.1956 ( 12.8%)  LowerFIRRTLToHW
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.3029 ( 14.8%)    0.1677 ( 11.0%)  'hw.module' Pipeline
    0.0053 (  0.3%)    0.0045 (  0.3%)    HWCleanup
    0.1501 (  7.3%)    0.0795 (  5.2%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.1473 (  7.2%)    0.0835 (  5.5%)    SimpleCanonicalizer
    0.0179 (  0.9%)    0.0179 (  1.2%)  HWLegalizeNames
    0.0429 (  2.1%)    0.0269 (  1.8%)  'hw.module' Pipeline
    0.0429 (  2.1%)    0.0269 (  1.8%)    PrettifyVerilog
    0.1619 (  7.9%)    0.1619 ( 10.6%)  Output
    0.0009 (  0.0%)    0.0009 (  0.1%)  Rest
    2.0501 (100.0%)    1.5298 (100.0%)  Total

{
  totalTime: 1.543,
  maxMemory: 91533312
}
