// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        conv1_to_pool1_din,
        conv1_to_pool1_full_n,
        conv1_to_pool1_write,
        conv1_to_pool1_num_data_valid,
        conv1_to_pool1_fifo_cap,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address0,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_ce0,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_q0,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address0,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_ce0,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_q0,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address0,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_ce0,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_q0,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address0,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_ce0,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_q0,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address0,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_ce0,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_q0,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address0,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_ce0,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_q0,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address0,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_ce0,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_q0,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address0,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_ce0,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_q0,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address0,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_ce0,
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [7:0] conv1_to_pool1_din;
input   conv1_to_pool1_full_n;
output   conv1_to_pool1_write;
input  [31:0] conv1_to_pool1_num_data_valid;
input  [31:0] conv1_to_pool1_fifo_cap;
output  [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address0;
output   p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_ce0;
input  [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_q0;
output  [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address0;
output   p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_ce0;
input  [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_q0;
output  [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address0;
output   p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_ce0;
input  [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_q0;
output  [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address0;
output   p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_ce0;
input  [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_q0;
output  [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address0;
output   p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_ce0;
input  [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_q0;
output  [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address0;
output   p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_ce0;
input  [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_q0;
output  [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address0;
output   p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_ce0;
input  [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_q0;
output  [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address0;
output   p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_ce0;
input  [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_q0;
output  [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address0;
output   p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_ce0;
input  [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_q0;

reg ap_idle;
reg conv1_to_pool1_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln50_1_reg_2746;
reg   [0:0] icmp_ln50_1_reg_2746_pp0_iter18_reg;
reg    ap_block_state20_pp0_stage0_iter19_grp1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln46_fu_1297_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [4:0] BIAS_conv1_address0;
wire   [12:0] BIAS_conv1_q0;
wire   [4:0] REQUANT_conv1_address0;
wire   [20:0] REQUANT_conv1_q0;
wire   [4:0] SHIFT_conv1_address0;
wire   [1:0] SHIFT_conv1_q0;
wire   [7:0] p_ZL12FILTER_conv1_0_0_address0;
wire   [7:0] p_ZL12FILTER_conv1_0_0_q0;
wire   [7:0] p_ZL12FILTER_conv1_0_1_address0;
wire  signed [7:0] p_ZL12FILTER_conv1_0_1_q0;
wire   [7:0] p_ZL12FILTER_conv1_0_2_address0;
wire   [7:0] p_ZL12FILTER_conv1_0_2_q0;
wire   [7:0] p_ZL12FILTER_conv1_1_0_address0;
wire  signed [7:0] p_ZL12FILTER_conv1_1_0_q0;
wire   [7:0] p_ZL12FILTER_conv1_1_1_address0;
wire   [7:0] p_ZL12FILTER_conv1_1_1_q0;
wire   [7:0] p_ZL12FILTER_conv1_1_2_address0;
wire  signed [7:0] p_ZL12FILTER_conv1_1_2_q0;
wire   [7:0] p_ZL12FILTER_conv1_2_0_address0;
wire  signed [7:0] p_ZL12FILTER_conv1_2_0_q0;
wire   [7:0] p_ZL12FILTER_conv1_2_1_address0;
wire   [7:0] p_ZL12FILTER_conv1_2_1_q0;
wire   [7:0] p_ZL12FILTER_conv1_2_2_address0;
wire  signed [7:0] p_ZL12FILTER_conv1_2_2_q0;
reg    conv1_to_pool1_blk_n;
wire    ap_block_pp0_stage0_grp1;
wire    ap_block_pp0_stage0_11001_grp0;
wire    ap_block_pp0_stage0_subdone_grp0;
reg   [0:0] icmp_ln46_reg_2654;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln47_fu_1309_p2;
reg   [0:0] icmp_ln47_reg_2658;
reg   [0:0] icmp_ln47_reg_2658_pp0_iter1_reg;
reg   [0:0] icmp_ln47_reg_2658_pp0_iter2_reg;
reg   [0:0] icmp_ln47_reg_2658_pp0_iter3_reg;
reg   [0:0] icmp_ln47_reg_2658_pp0_iter4_reg;
reg   [0:0] icmp_ln47_reg_2658_pp0_iter5_reg;
reg   [0:0] icmp_ln47_reg_2658_pp0_iter6_reg;
reg   [0:0] icmp_ln47_reg_2658_pp0_iter7_reg;
reg   [0:0] icmp_ln47_reg_2658_pp0_iter8_reg;
wire   [0:0] xor_ln46_fu_1342_p2;
reg   [0:0] xor_ln46_reg_2669;
reg    ap_block_pp0_stage0_11001_grp1;
wire   [0:0] icmp_ln48_fu_1347_p2;
reg   [0:0] icmp_ln48_reg_2674;
wire   [0:0] and_ln46_1_fu_1353_p2;
reg   [0:0] and_ln46_1_reg_2679;
wire   [0:0] empty_69_fu_1359_p2;
reg   [0:0] empty_69_reg_2686;
wire   [3:0] indvars_iv_next75_mid2_fu_1437_p3;
reg   [3:0] indvars_iv_next75_mid2_reg_2692;
reg   [3:0] indvars_iv_next75_mid2_reg_2692_pp0_iter3_reg;
reg   [3:0] indvars_iv_next75_mid2_reg_2692_pp0_iter4_reg;
reg   [3:0] indvars_iv_next75_mid2_reg_2692_pp0_iter5_reg;
reg   [3:0] indvars_iv_next75_mid2_reg_2692_pp0_iter6_reg;
reg   [3:0] indvars_iv_next75_mid2_reg_2692_pp0_iter7_reg;
wire   [3:0] select_ln47_fu_1478_p3;
reg   [3:0] select_ln47_reg_2698;
wire   [0:0] empty_71_fu_1496_p2;
reg   [0:0] empty_71_reg_2705;
reg   [0:0] empty_71_reg_2705_pp0_iter3_reg;
reg   [0:0] empty_71_reg_2705_pp0_iter4_reg;
reg   [0:0] empty_71_reg_2705_pp0_iter5_reg;
reg   [0:0] empty_71_reg_2705_pp0_iter6_reg;
reg   [0:0] empty_71_reg_2705_pp0_iter7_reg;
reg   [0:0] empty_71_reg_2705_pp0_iter8_reg;
reg   [0:0] empty_71_reg_2705_pp0_iter9_reg;
reg   [0:0] empty_71_reg_2705_pp0_iter10_reg;
reg   [0:0] empty_71_reg_2705_pp0_iter11_reg;
reg   [0:0] empty_71_reg_2705_pp0_iter12_reg;
reg   [0:0] empty_71_reg_2705_pp0_iter13_reg;
reg   [0:0] empty_71_reg_2705_pp0_iter14_reg;
reg   [0:0] empty_71_reg_2705_pp0_iter15_reg;
wire   [3:0] ich_11_mid2_fu_1501_p3;
reg   [3:0] ich_11_mid2_reg_2710;
reg   [3:0] ich_11_mid2_reg_2710_pp0_iter3_reg;
reg   [3:0] ich_11_mid2_reg_2710_pp0_iter4_reg;
reg   [3:0] ich_11_mid2_reg_2710_pp0_iter5_reg;
reg   [3:0] ich_11_mid2_reg_2710_pp0_iter6_reg;
reg   [3:0] ich_11_mid2_reg_2710_pp0_iter7_reg;
reg   [3:0] ich_11_mid2_reg_2710_pp0_iter8_reg;
wire   [3:0] indvars_iv_next71_mid2_fu_1515_p3;
reg   [3:0] indvars_iv_next71_mid2_reg_2717;
reg   [3:0] indvars_iv_next71_mid2_reg_2717_pp0_iter3_reg;
reg   [3:0] indvars_iv_next71_mid2_reg_2717_pp0_iter4_reg;
reg   [3:0] indvars_iv_next71_mid2_reg_2717_pp0_iter5_reg;
reg   [3:0] indvars_iv_next71_mid2_reg_2717_pp0_iter6_reg;
reg   [3:0] indvars_iv_next71_mid2_reg_2717_pp0_iter7_reg;
reg   [3:0] indvars_iv_next71_mid2_reg_2717_pp0_iter8_reg;
wire   [3:0] select_ln48_fu_1523_p3;
reg   [3:0] select_ln48_reg_2723;
reg   [3:0] select_ln48_reg_2723_pp0_iter3_reg;
wire   [3:0] add_ln50_fu_1543_p2;
reg   [3:0] add_ln50_reg_2730;
reg   [2:0] tmp_57_reg_2735;
reg   [2:0] tmp_57_reg_2735_pp0_iter4_reg;
reg   [2:0] tmp_57_reg_2735_pp0_iter5_reg;
reg   [2:0] tmp_57_reg_2735_pp0_iter6_reg;
reg   [2:0] tmp_57_reg_2735_pp0_iter7_reg;
reg   [2:0] tmp_57_reg_2735_pp0_iter8_reg;
wire  signed [4:0] empty_72_fu_1586_p2;
reg  signed [4:0] empty_72_reg_2740;
wire   [0:0] icmp_ln50_1_fu_1592_p2;
reg   [0:0] icmp_ln50_1_reg_2746_pp0_iter4_reg;
reg   [0:0] icmp_ln50_1_reg_2746_pp0_iter5_reg;
reg   [0:0] icmp_ln50_1_reg_2746_pp0_iter6_reg;
reg   [0:0] icmp_ln50_1_reg_2746_pp0_iter7_reg;
reg   [0:0] icmp_ln50_1_reg_2746_pp0_iter8_reg;
reg   [0:0] icmp_ln50_1_reg_2746_pp0_iter9_reg;
reg   [0:0] icmp_ln50_1_reg_2746_pp0_iter10_reg;
reg   [0:0] icmp_ln50_1_reg_2746_pp0_iter11_reg;
reg   [0:0] icmp_ln50_1_reg_2746_pp0_iter12_reg;
reg   [0:0] icmp_ln50_1_reg_2746_pp0_iter13_reg;
reg   [0:0] icmp_ln50_1_reg_2746_pp0_iter14_reg;
reg   [0:0] icmp_ln50_1_reg_2746_pp0_iter15_reg;
reg   [0:0] icmp_ln50_1_reg_2746_pp0_iter16_reg;
reg   [0:0] icmp_ln50_1_reg_2746_pp0_iter17_reg;
wire   [0:0] empty_73_fu_1605_p2;
reg   [0:0] empty_73_reg_2755;
reg   [0:0] empty_73_reg_2755_pp0_iter5_reg;
reg   [0:0] empty_73_reg_2755_pp0_iter6_reg;
reg   [0:0] empty_73_reg_2755_pp0_iter7_reg;
reg   [0:0] empty_73_reg_2755_pp0_iter8_reg;
reg   [0:0] empty_73_reg_2755_pp0_iter9_reg;
reg   [0:0] empty_73_reg_2755_pp0_iter10_reg;
reg   [2:0] tmp_59_reg_2762;
reg   [2:0] tmp_59_reg_2762_pp0_iter5_reg;
reg   [2:0] tmp_59_reg_2762_pp0_iter6_reg;
reg   [2:0] tmp_59_reg_2762_pp0_iter7_reg;
reg   [2:0] tmp_59_reg_2762_pp0_iter8_reg;
reg   [2:0] tmp_59_reg_2762_pp0_iter9_reg;
wire  signed [4:0] empty_75_fu_1632_p2;
reg  signed [4:0] empty_75_reg_2767;
wire   [0:0] empty_76_fu_1646_p2;
reg   [0:0] empty_76_reg_2778;
reg   [0:0] empty_76_reg_2778_pp0_iter6_reg;
reg   [0:0] empty_76_reg_2778_pp0_iter7_reg;
reg   [0:0] empty_76_reg_2778_pp0_iter8_reg;
reg   [0:0] empty_76_reg_2778_pp0_iter9_reg;
reg   [0:0] empty_76_reg_2778_pp0_iter10_reg;
reg   [7:0] tmp_27_cast_reg_2785;
reg   [2:0] tmp_58_reg_2790;
wire   [0:0] empty_74_fu_1680_p2;
reg   [0:0] empty_74_reg_2795;
reg   [0:0] empty_74_reg_2795_pp0_iter9_reg;
reg   [0:0] empty_74_reg_2795_pp0_iter10_reg;
wire   [5:0] select_ln46_2_fu_1694_p3;
reg   [5:0] select_ln46_2_reg_2802;
reg   [5:0] select_ln46_2_reg_2802_pp0_iter10_reg;
reg   [5:0] select_ln46_2_reg_2802_pp0_iter11_reg;
reg   [5:0] select_ln46_2_reg_2802_pp0_iter12_reg;
reg   [5:0] select_ln46_2_reg_2802_pp0_iter13_reg;
reg   [5:0] select_ln46_2_reg_2802_pp0_iter14_reg;
wire   [1:0] trunc_ln47_fu_1716_p1;
reg   [1:0] trunc_ln47_reg_2807;
reg   [1:0] trunc_ln47_reg_2807_pp0_iter10_reg;
wire   [1:0] trunc_ln48_fu_1723_p1;
reg   [1:0] trunc_ln48_reg_2820;
reg   [1:0] trunc_ln48_reg_2820_pp0_iter10_reg;
reg   [7:0] tmp_29_cast_reg_2833;
reg   [2:0] tmp_60_reg_2840;
wire   [0:0] empty_78_fu_1756_p2;
reg   [0:0] empty_78_reg_2845;
reg   [0:0] empty_78_reg_2845_pp0_iter10_reg;
wire   [7:0] add_ln58_8_fu_1767_p2;
reg   [7:0] add_ln58_8_reg_2852;
wire   [7:0] add_ln57_fu_1794_p2;
reg   [7:0] add_ln57_reg_2857;
wire   [7:0] add_ln57_14_fu_1821_p2;
reg   [7:0] add_ln57_14_reg_2863;
wire   [7:0] add_ln57_15_fu_1849_p2;
reg   [7:0] add_ln57_15_reg_2870;
wire   [63:0] zext_ln58_2_fu_1866_p1;
reg   [63:0] zext_ln58_2_reg_2877;
wire   [7:0] ival_1_fu_2077_p3;
reg   [7:0] ival_1_reg_3339;
reg   [7:0] ival_1_reg_3339_pp0_iter12_reg;
reg  signed [7:0] ival_1_reg_3339_pp0_iter13_reg;
wire   [7:0] ival_3_fu_2104_p3;
reg  signed [7:0] ival_3_reg_3344;
wire   [7:0] ival_5_fu_2130_p3;
reg   [7:0] ival_5_reg_3349;
reg   [7:0] ival_5_reg_3349_pp0_iter12_reg;
reg  signed [7:0] ival_5_reg_3349_pp0_iter13_reg;
wire   [7:0] ival_7_fu_2157_p3;
reg  signed [7:0] ival_7_reg_3354;
wire   [7:0] ival_8_fu_2164_p9;
reg   [7:0] ival_8_reg_3359;
reg   [7:0] ival_8_reg_3359_pp0_iter12_reg;
reg  signed [7:0] ival_8_reg_3359_pp0_iter13_reg;
wire   [7:0] ival_10_fu_2202_p3;
reg  signed [7:0] ival_10_reg_3364;
wire   [7:0] ival_12_fu_2228_p3;
reg  signed [7:0] ival_12_reg_3369;
wire   [7:0] ival_14_fu_2255_p3;
reg   [7:0] ival_14_reg_3374;
reg  signed [7:0] ival_14_reg_3374_pp0_iter12_reg;
reg   [7:0] p_ZL12FILTER_conv1_0_0_load_reg_3389;
reg  signed [7:0] p_ZL12FILTER_conv1_0_0_load_reg_3389_pp0_iter13_reg;
reg   [7:0] p_ZL12FILTER_conv1_0_2_load_reg_3404;
reg  signed [7:0] p_ZL12FILTER_conv1_0_2_load_reg_3404_pp0_iter13_reg;
reg   [7:0] p_ZL12FILTER_conv1_1_1_load_reg_3419;
reg  signed [7:0] p_ZL12FILTER_conv1_1_1_load_reg_3419_pp0_iter13_reg;
reg  signed [7:0] p_ZL12FILTER_conv1_2_1_load_reg_3444;
wire  signed [15:0] mul_ln58_7_fu_2331_p2;
wire  signed [15:0] mul_ln58_fu_2343_p2;
wire  signed [15:0] mul_ln58_2_fu_2355_p2;
wire  signed [15:0] mul_ln58_4_fu_2367_p2;
wire   [18:0] add_ln58_7_fu_2414_p2;
reg   [18:0] add_ln58_7_reg_3489;
reg   [20:0] M_reg_3494;
reg  signed [1:0] S_reg_3499;
reg  signed [1:0] S_reg_3499_pp0_iter17_reg;
wire   [20:0] acc_20_fu_2461_p3;
reg   [20:0] acc_20_reg_3505;
wire   [29:0] round_fu_2495_p2;
reg   [29:0] round_reg_3510;
wire   [41:0] prod_fu_1066_p2;
reg   [41:0] prod_reg_3515;
reg   [5:0] tmp_63_reg_3520;
wire   [7:0] trunc_ln14_fu_2536_p1;
reg   [7:0] trunc_ln14_reg_3525;
reg    ap_condition_exit_pp0_iter1_stage0;
wire   [63:0] zext_ln57_2_fu_1885_p1;
wire   [63:0] zext_ln57_3_fu_1904_p1;
wire   [63:0] zext_ln57_4_fu_1923_p1;
wire   [63:0] zext_ln57_6_fu_1940_p1;
wire   [63:0] zext_ln57_7_fu_1958_p1;
wire   [63:0] zext_ln57_8_fu_1976_p1;
wire   [63:0] zext_ln57_10_fu_1993_p1;
wire   [63:0] zext_ln57_11_fu_2011_p1;
wire   [63:0] zext_ln57_12_fu_2029_p1;
wire   [63:0] zext_ln46_fu_2376_p1;
reg   [21:0] acc_06_fu_178;
wire   [21:0] acc_19_fu_2437_p2;
wire    ap_loop_init;
reg   [3:0] ich_fu_182;
reg   [3:0] ocol_fu_186;
reg   [7:0] indvar_flatten19_fu_190;
wire   [7:0] select_ln48_1_fu_1370_p3;
reg   [3:0] orow_fu_194;
reg   [10:0] indvar_flatten35_fu_198;
wire   [10:0] select_ln47_1_fu_1321_p3;
reg   [10:0] ap_sig_allocacmp_indvar_flatten35_load;
wire    ap_block_pp0_stage0;
reg   [5:0] och_fu_202;
reg   [15:0] indvar_flatten61_fu_206;
wire   [15:0] add_ln46_17_fu_1303_p2;
reg   [15:0] ap_sig_allocacmp_indvar_flatten61_load;
reg    ap_block_pp0_stage0_01001_grp1;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_ce0_local;
reg   [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address0_local;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_ce0_local;
reg   [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address0_local;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_ce0_local;
reg   [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address0_local;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_ce0_local;
reg   [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address0_local;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_ce0_local;
reg   [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address0_local;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_ce0_local;
reg   [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address0_local;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_ce0_local;
reg   [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address0_local;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_ce0_local;
reg   [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address0_local;
reg    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_ce0_local;
reg   [7:0] p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address0_local;
reg    p_ZL12FILTER_conv1_2_2_ce0_local;
reg    p_ZL12FILTER_conv1_0_0_ce0_local;
reg    p_ZL12FILTER_conv1_0_1_ce0_local;
reg    p_ZL12FILTER_conv1_0_2_ce0_local;
reg    p_ZL12FILTER_conv1_1_0_ce0_local;
reg    p_ZL12FILTER_conv1_1_1_ce0_local;
reg    p_ZL12FILTER_conv1_1_2_ce0_local;
reg    p_ZL12FILTER_conv1_2_0_ce0_local;
reg    p_ZL12FILTER_conv1_2_1_ce0_local;
reg    BIAS_conv1_ce0_local;
reg    REQUANT_conv1_ce0_local;
reg    SHIFT_conv1_ce0_local;
wire   [20:0] prod_fu_1066_p0;
wire   [20:0] prod_fu_1066_p1;
wire   [63:0] grp_fu_1070_p0;
wire   [65:0] grp_fu_1070_p1;
wire   [63:0] grp_fu_1075_p0;
wire   [65:0] grp_fu_1075_p1;
wire   [7:0] grp_fu_1080_p7;
wire   [7:0] grp_fu_1099_p7;
wire   [7:0] grp_fu_1118_p7;
wire   [7:0] grp_fu_1137_p7;
wire   [7:0] grp_fu_1156_p7;
wire   [7:0] grp_fu_1175_p7;
wire   [7:0] grp_fu_1194_p7;
wire   [7:0] grp_fu_1213_p7;
wire   [7:0] grp_fu_1232_p7;
wire   [10:0] add_ln47_fu_1315_p2;
wire   [7:0] add_ln48_fu_1364_p2;
wire   [3:0] indvars_iv_next75710_fu_1399_p2;
wire   [3:0] select_ln46_fu_1392_p3;
wire   [3:0] indvars_iv_next75_mid1_fu_1431_p2;
wire   [3:0] select_ln46_1_fu_1405_p3;
wire   [3:0] indvars_iv_next71713_fu_1444_p2;
wire   [0:0] exitcond_flatten21_not_fu_1457_p2;
wire   [0:0] icmp_ln50_fu_1412_p2;
wire   [0:0] and_ln46_fu_1467_p2;
wire   [0:0] not_exitcond_flatten21_mid260_fu_1462_p2;
wire   [3:0] indvars_iv_next75_dup_fu_1418_p2;
wire   [3:0] ocol_mid226_fu_1424_p3;
wire   [0:0] icmp_ln50_mid234_fu_1472_p2;
wire   [0:0] empty_70_fu_1491_p2;
wire   [3:0] indvars_iv_next71_mid1_fu_1509_p2;
wire   [3:0] indvars_iv_next71_mid232_fu_1450_p3;
wire   [3:0] indvars_iv_next71_dup_fu_1485_p2;
wire   [3:0] grp_fu_1531_p0;
wire   [2:0] grp_fu_1531_p1;
wire   [3:0] grp_fu_1537_p0;
wire   [2:0] grp_fu_1537_p1;
wire   [3:0] mul_ln47_fu_1570_p0;
wire   [5:0] mul_ln47_fu_1570_p1;
wire   [8:0] mul_ln47_fu_1570_p2;
wire   [4:0] zext_ln47_fu_1564_p1;
wire  signed [63:0] zext79_cast_fu_1597_p1;
wire   [3:0] mul_ln48_fu_1616_p0;
wire   [5:0] mul_ln48_fu_1616_p1;
wire   [8:0] mul_ln48_fu_1616_p2;
wire   [4:0] zext_ln48_fu_1610_p1;
wire  signed [63:0] zext70_cast_fu_1638_p1;
wire   [128:0] grp_fu_1070_p2;
wire   [3:0] mul77_fu_1664_p0;
wire   [5:0] mul77_fu_1664_p1;
wire   [8:0] mul77_fu_1664_p2;
wire   [5:0] add_ln46_fu_1688_p2;
wire   [4:0] empty_fu_1701_p1;
wire   [1:0] grp_fu_1531_p2;
wire   [1:0] grp_fu_1537_p2;
wire   [128:0] grp_fu_1075_p2;
wire   [3:0] mul69_fu_1740_p0;
wire   [5:0] mul69_fu_1740_p1;
wire   [8:0] mul69_fu_1740_p2;
wire   [7:0] tmp_26_fu_1705_p3;
wire   [7:0] zext_ln58_1_fu_1764_p1;
wire   [5:0] tmp_61_fu_1773_p3;
wire   [6:0] zext_ln57_fu_1780_p1;
wire   [6:0] zext_ln58_fu_1761_p1;
wire   [6:0] add_ln57_12_fu_1784_p2;
wire   [7:0] zext_ln57_1_fu_1790_p1;
wire   [6:0] zext_ln47_2_fu_1713_p1;
wire   [6:0] add_ln57_4_fu_1799_p2;
wire   [5:0] trunc_ln57_fu_1809_p1;
wire   [7:0] p_shl1_fu_1813_p3;
wire   [7:0] zext_ln57_5_fu_1805_p1;
wire   [6:0] tmp_28_cast_fu_1720_p1;
wire   [6:0] add_ln57_8_fu_1827_p2;
wire   [5:0] trunc_ln57_1_fu_1837_p1;
wire   [7:0] p_shl_fu_1841_p3;
wire   [7:0] zext_ln57_9_fu_1833_p1;
wire   [7:0] shl_ln57_fu_1870_p2;
wire   [7:0] add_ln57_13_fu_1875_p2;
wire   [7:0] add_ln57_1_fu_1880_p2;
wire   [7:0] zext_ln48_2_fu_1860_p1;
wire   [7:0] add_ln57_2_fu_1898_p2;
wire   [7:0] tmp_30_cast_fu_1863_p1;
wire   [7:0] add_ln57_3_fu_1917_p2;
wire   [7:0] add_ln57_5_fu_1936_p2;
wire   [7:0] add_ln57_6_fu_1953_p2;
wire   [7:0] add_ln57_7_fu_1971_p2;
wire   [7:0] add_ln57_9_fu_1989_p2;
wire   [7:0] add_ln57_10_fu_2006_p2;
wire   [7:0] add_ln57_11_fu_2024_p2;
wire   [7:0] grp_fu_1080_p9;
wire   [7:0] grp_fu_1099_p9;
wire   [7:0] grp_fu_1118_p9;
wire   [7:0] ival_fu_2058_p7;
wire   [0:0] empty_77_fu_2042_p2;
wire   [7:0] ival_fu_2058_p9;
wire   [7:0] grp_fu_1137_p9;
wire   [7:0] grp_fu_1156_p9;
wire   [7:0] grp_fu_1175_p9;
wire   [7:0] ival_2_fu_2085_p7;
wire   [7:0] ival_2_fu_2085_p9;
wire   [7:0] grp_fu_1194_p9;
wire   [7:0] grp_fu_1213_p9;
wire   [7:0] grp_fu_1232_p9;
wire   [7:0] ival_4_fu_2111_p7;
wire   [0:0] empty_79_fu_2046_p2;
wire   [7:0] ival_4_fu_2111_p9;
wire   [7:0] ival_6_fu_2138_p7;
wire   [7:0] ival_6_fu_2138_p9;
wire   [7:0] ival_8_fu_2164_p7;
wire   [7:0] ival_9_fu_2183_p7;
wire   [7:0] ival_9_fu_2183_p9;
wire   [7:0] ival_11_fu_2209_p7;
wire   [0:0] empty_80_fu_2050_p2;
wire   [7:0] ival_11_fu_2209_p9;
wire   [7:0] ival_13_fu_2236_p7;
wire   [7:0] ival_13_fu_2236_p9;
wire   [7:0] ival_15_fu_2262_p7;
wire   [0:0] empty_81_fu_2054_p2;
wire   [7:0] ival_15_fu_2262_p9;
wire  signed [7:0] ival_16_fu_2281_p3;
wire  signed [15:0] grp_fu_2553_p3;
wire  signed [15:0] grp_fu_2562_p3;
wire  signed [15:0] grp_fu_2571_p3;
wire  signed [16:0] sext_ln58_18_fu_2385_p1;
wire  signed [16:0] sext_ln58_17_fu_2382_p1;
wire   [16:0] add_ln58_2_fu_2388_p2;
wire  signed [15:0] grp_fu_2580_p3;
wire  signed [16:0] grp_fu_2589_p3;
wire  signed [17:0] sext_ln58_22_fu_2401_p1;
wire  signed [17:0] sext_ln58_20_fu_2398_p1;
wire   [17:0] add_ln58_6_fu_2404_p2;
wire  signed [18:0] sext_ln58_23_fu_2410_p1;
wire  signed [18:0] sext_ln58_19_fu_2394_p1;
wire   [21:0] acc_06_mid2_fu_2423_p3;
wire  signed [21:0] sext_ln58_24_fu_2434_p1;
wire  signed [21:0] BIAS_conv1_load_cast9_fu_2430_p1;
wire   [21:0] acc_fu_2443_p2;
wire   [0:0] tmp_62_fu_2453_p3;
wire   [20:0] trunc_ln49_fu_2449_p1;
wire  signed [2:0] S_cast7_fu_2474_p1;
wire   [2:0] sub_i_i67_i_fu_2481_p2;
wire  signed [4:0] sub_i_i67_i_cast_cast_cast_cast_cast_fu_2487_p1;
wire   [29:0] sub_i_i67_i_cast_cast_cast_cast_cast_cast_fu_2491_p1;
wire  signed [4:0] S_cast1_cast_cast_cast_cast_fu_2505_p1;
wire   [41:0] zext_ln27_fu_2512_p1;
wire   [41:0] add_ln27_fu_2515_p2;
wire   [41:0] S_cast1_cast_cast_cast_cast_cast_fu_2508_p1;
wire   [41:0] requant_fu_2520_p2;
wire   [0:0] icmp_ln12_fu_2540_p2;
reg    grp_fu_1070_ce;
reg    grp_fu_1075_ce;
reg    grp_fu_1531_ce;
reg    grp_fu_1537_ce;
reg    grp_fu_2553_ce;
reg    grp_fu_2562_ce;
reg    grp_fu_2571_ce;
reg    grp_fu_2580_ce;
reg    grp_fu_2589_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [128:0] grp_fu_1070_p00;
wire   [128:0] grp_fu_1075_p00;
wire   [8:0] mul69_fu_1740_p00;
wire   [8:0] mul77_fu_1664_p00;
wire   [8:0] mul_ln47_fu_1570_p00;
wire   [8:0] mul_ln48_fu_1616_p00;
wire   [41:0] prod_fu_1066_p00;
wire   [41:0] prod_fu_1066_p10;
reg    ap_condition_922;
reg    ap_condition_924;
reg    ap_condition_926;
reg    ap_condition_928;
reg    ap_condition_914;
reg    ap_condition_916;
reg    ap_condition_918;
reg    ap_condition_920;
reg    ap_condition_906;
reg    ap_condition_908;
reg    ap_condition_910;
reg    ap_condition_912;
reg    ap_condition_897;
reg    ap_condition_899;
reg    ap_condition_901;
reg    ap_condition_903;
reg    ap_condition_887;
reg    ap_condition_890;
reg    ap_condition_892;
reg    ap_condition_894;
reg    ap_condition_876;
reg    ap_condition_879;
reg    ap_condition_882;
reg    ap_condition_884;
reg    ap_condition_862;
reg    ap_condition_867;
reg    ap_condition_871;
reg    ap_condition_873;
reg    ap_condition_828;
reg    ap_condition_840;
reg    ap_condition_848;
reg    ap_condition_857;
reg    ap_condition_930;
reg    ap_condition_932;
reg    ap_condition_934;
reg    ap_condition_936;
wire   [1:0] grp_fu_1080_p1;
wire  signed [1:0] grp_fu_1080_p3;
wire   [1:0] grp_fu_1080_p5;
wire   [1:0] grp_fu_1099_p1;
wire  signed [1:0] grp_fu_1099_p3;
wire   [1:0] grp_fu_1099_p5;
wire   [1:0] grp_fu_1118_p1;
wire  signed [1:0] grp_fu_1118_p3;
wire   [1:0] grp_fu_1118_p5;
wire   [1:0] grp_fu_1137_p1;
wire   [1:0] grp_fu_1137_p3;
wire  signed [1:0] grp_fu_1137_p5;
wire   [1:0] grp_fu_1156_p1;
wire   [1:0] grp_fu_1156_p3;
wire  signed [1:0] grp_fu_1156_p5;
wire   [1:0] grp_fu_1175_p1;
wire   [1:0] grp_fu_1175_p3;
wire  signed [1:0] grp_fu_1175_p5;
wire  signed [1:0] grp_fu_1194_p1;
wire   [1:0] grp_fu_1194_p3;
wire   [1:0] grp_fu_1194_p5;
wire  signed [1:0] grp_fu_1213_p1;
wire   [1:0] grp_fu_1213_p3;
wire   [1:0] grp_fu_1213_p5;
wire  signed [1:0] grp_fu_1232_p1;
wire   [1:0] grp_fu_1232_p3;
wire   [1:0] grp_fu_1232_p5;
wire   [1:0] ival_fu_2058_p1;
wire  signed [1:0] ival_fu_2058_p3;
wire   [1:0] ival_fu_2058_p5;
wire   [1:0] ival_2_fu_2085_p1;
wire  signed [1:0] ival_2_fu_2085_p3;
wire   [1:0] ival_2_fu_2085_p5;
wire   [1:0] ival_4_fu_2111_p1;
wire  signed [1:0] ival_4_fu_2111_p3;
wire   [1:0] ival_4_fu_2111_p5;
wire   [1:0] ival_6_fu_2138_p1;
wire   [1:0] ival_6_fu_2138_p3;
wire  signed [1:0] ival_6_fu_2138_p5;
wire   [1:0] ival_8_fu_2164_p1;
wire   [1:0] ival_8_fu_2164_p3;
wire  signed [1:0] ival_8_fu_2164_p5;
wire   [1:0] ival_9_fu_2183_p1;
wire   [1:0] ival_9_fu_2183_p3;
wire  signed [1:0] ival_9_fu_2183_p5;
wire  signed [1:0] ival_11_fu_2209_p1;
wire   [1:0] ival_11_fu_2209_p3;
wire   [1:0] ival_11_fu_2209_p5;
wire  signed [1:0] ival_13_fu_2236_p1;
wire   [1:0] ival_13_fu_2236_p3;
wire   [1:0] ival_13_fu_2236_p5;
wire  signed [1:0] ival_15_fu_2262_p1;
wire   [1:0] ival_15_fu_2262_p3;
wire   [1:0] ival_15_fu_2262_p5;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 acc_06_fu_178 = 22'd0;
#0 ich_fu_182 = 4'd0;
#0 ocol_fu_186 = 4'd0;
#0 indvar_flatten19_fu_190 = 8'd0;
#0 orow_fu_194 = 4'd0;
#0 indvar_flatten35_fu_198 = 11'd0;
#0 och_fu_202 = 6'd0;
#0 indvar_flatten61_fu_206 = 16'd0;
#0 ap_done_reg = 1'b0;
end

layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOwdI #(
    .DataWidth( 13 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
BIAS_conv1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(BIAS_conv1_address0),
    .ce0(BIAS_conv1_ce0_local),
    .q0(BIAS_conv1_q0)
);

layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOxdS #(
    .DataWidth( 21 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
REQUANT_conv1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(REQUANT_conv1_address0),
    .ce0(REQUANT_conv1_ce0_local),
    .q0(REQUANT_conv1_q0)
);

layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOyd2 #(
    .DataWidth( 2 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
SHIFT_conv1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(SHIFT_conv1_address0),
    .ce0(SHIFT_conv1_ce0_local),
    .q0(SHIFT_conv1_q0)
);

layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOzec #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL12FILTER_conv1_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL12FILTER_conv1_0_0_address0),
    .ce0(p_ZL12FILTER_conv1_0_0_ce0_local),
    .q0(p_ZL12FILTER_conv1_0_0_q0)
);

layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOAem #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL12FILTER_conv1_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL12FILTER_conv1_0_1_address0),
    .ce0(p_ZL12FILTER_conv1_0_1_ce0_local),
    .q0(p_ZL12FILTER_conv1_0_1_q0)
);

layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOBew #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL12FILTER_conv1_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL12FILTER_conv1_0_2_address0),
    .ce0(p_ZL12FILTER_conv1_0_2_ce0_local),
    .q0(p_ZL12FILTER_conv1_0_2_q0)
);

layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOCeG #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL12FILTER_conv1_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL12FILTER_conv1_1_0_address0),
    .ce0(p_ZL12FILTER_conv1_1_0_ce0_local),
    .q0(p_ZL12FILTER_conv1_1_0_q0)
);

layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOODeQ #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL12FILTER_conv1_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL12FILTER_conv1_1_1_address0),
    .ce0(p_ZL12FILTER_conv1_1_1_ce0_local),
    .q0(p_ZL12FILTER_conv1_1_1_q0)
);

layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOEe0 #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL12FILTER_conv1_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL12FILTER_conv1_1_2_address0),
    .ce0(p_ZL12FILTER_conv1_1_2_ce0_local),
    .q0(p_ZL12FILTER_conv1_1_2_q0)
);

layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOFfa #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL12FILTER_conv1_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL12FILTER_conv1_2_0_address0),
    .ce0(p_ZL12FILTER_conv1_2_0_ce0_local),
    .q0(p_ZL12FILTER_conv1_2_0_q0)
);

layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOGfk #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL12FILTER_conv1_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL12FILTER_conv1_2_1_address0),
    .ce0(p_ZL12FILTER_conv1_2_1_ce0_local),
    .q0(p_ZL12FILTER_conv1_2_1_q0)
);

layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOHfu #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
p_ZL12FILTER_conv1_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(p_ZL12FILTER_conv1_2_2_address0),
    .ce0(p_ZL12FILTER_conv1_2_2_ce0_local),
    .q0(p_ZL12FILTER_conv1_2_2_q0)
);

layers_test_mul_21ns_21ns_42_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 21 ),
    .dout_WIDTH( 42 ))
mul_21ns_21ns_42_1_1_U122(
    .din0(prod_fu_1066_p0),
    .din1(prod_fu_1066_p1),
    .dout(prod_fu_1066_p2)
);

layers_test_mul_64ns_66ns_129_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_5_1_U123(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1070_p0),
    .din1(grp_fu_1070_p1),
    .ce(grp_fu_1070_ce),
    .dout(grp_fu_1070_p2)
);

layers_test_mul_64ns_66ns_129_5_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 66 ),
    .dout_WIDTH( 129 ))
mul_64ns_66ns_129_5_1_U124(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1075_p0),
    .din1(grp_fu_1075_p1),
    .ce(grp_fu_1075_ce),
    .dout(grp_fu_1075_p2)
);

(* dissolve_hierarchy = "yes" *) layers_test_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U125(
    .din0(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_q0),
    .din1(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_q0),
    .din2(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_q0),
    .def(grp_fu_1080_p7),
    .sel(trunc_ln48_reg_2820_pp0_iter10_reg),
    .dout(grp_fu_1080_p9)
);

(* dissolve_hierarchy = "yes" *) layers_test_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U126(
    .din0(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_q0),
    .din1(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_q0),
    .din2(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_q0),
    .def(grp_fu_1099_p7),
    .sel(trunc_ln48_reg_2820_pp0_iter10_reg),
    .dout(grp_fu_1099_p9)
);

(* dissolve_hierarchy = "yes" *) layers_test_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U127(
    .din0(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_q0),
    .din1(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_q0),
    .din2(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_q0),
    .def(grp_fu_1118_p7),
    .sel(trunc_ln48_reg_2820_pp0_iter10_reg),
    .dout(grp_fu_1118_p9)
);

(* dissolve_hierarchy = "yes" *) layers_test_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U128(
    .din0(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_q0),
    .din1(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_q0),
    .din2(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_q0),
    .def(grp_fu_1137_p7),
    .sel(trunc_ln48_reg_2820_pp0_iter10_reg),
    .dout(grp_fu_1137_p9)
);

(* dissolve_hierarchy = "yes" *) layers_test_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U129(
    .din0(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_q0),
    .din1(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_q0),
    .din2(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_q0),
    .def(grp_fu_1156_p7),
    .sel(trunc_ln48_reg_2820_pp0_iter10_reg),
    .dout(grp_fu_1156_p9)
);

(* dissolve_hierarchy = "yes" *) layers_test_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U130(
    .din0(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_q0),
    .din1(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_q0),
    .din2(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_q0),
    .def(grp_fu_1175_p7),
    .sel(trunc_ln48_reg_2820_pp0_iter10_reg),
    .dout(grp_fu_1175_p9)
);

(* dissolve_hierarchy = "yes" *) layers_test_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U131(
    .din0(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_q0),
    .din1(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_q0),
    .din2(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_q0),
    .def(grp_fu_1194_p7),
    .sel(trunc_ln48_reg_2820_pp0_iter10_reg),
    .dout(grp_fu_1194_p9)
);

(* dissolve_hierarchy = "yes" *) layers_test_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U132(
    .din0(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_q0),
    .din1(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_q0),
    .din2(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_q0),
    .def(grp_fu_1213_p7),
    .sel(trunc_ln48_reg_2820_pp0_iter10_reg),
    .dout(grp_fu_1213_p9)
);

(* dissolve_hierarchy = "yes" *) layers_test_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U133(
    .din0(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_q0),
    .din1(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_q0),
    .din2(p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_q0),
    .def(grp_fu_1232_p7),
    .sel(trunc_ln48_reg_2820_pp0_iter10_reg),
    .dout(grp_fu_1232_p9)
);

layers_test_urem_4ns_3ns_2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_4ns_3ns_2_8_1_U134(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1531_p0),
    .din1(grp_fu_1531_p1),
    .ce(grp_fu_1531_ce),
    .dout(grp_fu_1531_p2)
);

layers_test_urem_4ns_3ns_2_8_1 #(
    .ID( 1 ),
    .NUM_STAGE( 8 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_4ns_3ns_2_8_1_U135(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1537_p0),
    .din1(grp_fu_1537_p1),
    .ce(grp_fu_1537_ce),
    .dout(grp_fu_1537_p2)
);

layers_test_mul_4ns_6ns_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 9 ))
mul_4ns_6ns_9_1_1_U136(
    .din0(mul_ln47_fu_1570_p0),
    .din1(mul_ln47_fu_1570_p1),
    .dout(mul_ln47_fu_1570_p2)
);

layers_test_mul_4ns_6ns_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 9 ))
mul_4ns_6ns_9_1_1_U137(
    .din0(mul_ln48_fu_1616_p0),
    .din1(mul_ln48_fu_1616_p1),
    .dout(mul_ln48_fu_1616_p2)
);

layers_test_mul_4ns_6ns_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 9 ))
mul_4ns_6ns_9_1_1_U138(
    .din0(mul77_fu_1664_p0),
    .din1(mul77_fu_1664_p1),
    .dout(mul77_fu_1664_p2)
);

layers_test_mul_4ns_6ns_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 9 ))
mul_4ns_6ns_9_1_1_U139(
    .din0(mul69_fu_1740_p0),
    .din1(mul69_fu_1740_p1),
    .dout(mul69_fu_1740_p2)
);

(* dissolve_hierarchy = "yes" *) layers_test_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U140(
    .din0(grp_fu_1080_p9),
    .din1(grp_fu_1099_p9),
    .din2(grp_fu_1118_p9),
    .def(ival_fu_2058_p7),
    .sel(trunc_ln47_reg_2807_pp0_iter10_reg),
    .dout(ival_fu_2058_p9)
);

(* dissolve_hierarchy = "yes" *) layers_test_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U141(
    .din0(grp_fu_1137_p9),
    .din1(grp_fu_1156_p9),
    .din2(grp_fu_1175_p9),
    .def(ival_2_fu_2085_p7),
    .sel(trunc_ln47_reg_2807_pp0_iter10_reg),
    .dout(ival_2_fu_2085_p9)
);

(* dissolve_hierarchy = "yes" *) layers_test_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U142(
    .din0(grp_fu_1194_p9),
    .din1(grp_fu_1213_p9),
    .din2(grp_fu_1232_p9),
    .def(ival_4_fu_2111_p7),
    .sel(trunc_ln47_reg_2807_pp0_iter10_reg),
    .dout(ival_4_fu_2111_p9)
);

(* dissolve_hierarchy = "yes" *) layers_test_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U143(
    .din0(grp_fu_1080_p9),
    .din1(grp_fu_1099_p9),
    .din2(grp_fu_1118_p9),
    .def(ival_6_fu_2138_p7),
    .sel(trunc_ln47_reg_2807_pp0_iter10_reg),
    .dout(ival_6_fu_2138_p9)
);

(* dissolve_hierarchy = "yes" *) layers_test_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U144(
    .din0(grp_fu_1137_p9),
    .din1(grp_fu_1156_p9),
    .din2(grp_fu_1175_p9),
    .def(ival_8_fu_2164_p7),
    .sel(trunc_ln47_reg_2807_pp0_iter10_reg),
    .dout(ival_8_fu_2164_p9)
);

(* dissolve_hierarchy = "yes" *) layers_test_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U145(
    .din0(grp_fu_1194_p9),
    .din1(grp_fu_1213_p9),
    .din2(grp_fu_1232_p9),
    .def(ival_9_fu_2183_p7),
    .sel(trunc_ln47_reg_2807_pp0_iter10_reg),
    .dout(ival_9_fu_2183_p9)
);

(* dissolve_hierarchy = "yes" *) layers_test_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U146(
    .din0(grp_fu_1080_p9),
    .din1(grp_fu_1099_p9),
    .din2(grp_fu_1118_p9),
    .def(ival_11_fu_2209_p7),
    .sel(trunc_ln47_reg_2807_pp0_iter10_reg),
    .dout(ival_11_fu_2209_p9)
);

(* dissolve_hierarchy = "yes" *) layers_test_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U147(
    .din0(grp_fu_1137_p9),
    .din1(grp_fu_1156_p9),
    .din2(grp_fu_1175_p9),
    .def(ival_13_fu_2236_p7),
    .sel(trunc_ln47_reg_2807_pp0_iter10_reg),
    .dout(ival_13_fu_2236_p9)
);

(* dissolve_hierarchy = "yes" *) layers_test_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U148(
    .din0(grp_fu_1194_p9),
    .din1(grp_fu_1213_p9),
    .din2(grp_fu_1232_p9),
    .def(ival_15_fu_2262_p7),
    .sel(trunc_ln47_reg_2807_pp0_iter10_reg),
    .dout(ival_15_fu_2262_p9)
);

layers_test_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U149(
    .din0(p_ZL12FILTER_conv1_2_1_load_reg_3444),
    .din1(ival_14_reg_3374_pp0_iter12_reg),
    .dout(mul_ln58_7_fu_2331_p2)
);

layers_test_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U150(
    .din0(p_ZL12FILTER_conv1_0_0_load_reg_3389_pp0_iter13_reg),
    .din1(ival_1_reg_3339_pp0_iter13_reg),
    .dout(mul_ln58_fu_2343_p2)
);

layers_test_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U151(
    .din0(p_ZL12FILTER_conv1_0_2_load_reg_3404_pp0_iter13_reg),
    .din1(ival_5_reg_3349_pp0_iter13_reg),
    .dout(mul_ln58_2_fu_2355_p2)
);

layers_test_mul_8s_8s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_1_U152(
    .din0(p_ZL12FILTER_conv1_1_1_load_reg_3419_pp0_iter13_reg),
    .din1(ival_8_reg_3359_pp0_iter13_reg),
    .dout(mul_ln58_4_fu_2367_p2)
);

layers_test_mac_muladd_8s_8s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_8s_16s_16_4_1_U153(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_ZL12FILTER_conv1_2_2_q0),
    .din1(ival_16_fu_2281_p3),
    .din2(mul_ln58_7_fu_2331_p2),
    .ce(grp_fu_2553_ce),
    .dout(grp_fu_2553_p3)
);

layers_test_mac_muladd_8s_8s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_8s_16s_16_4_1_U154(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_ZL12FILTER_conv1_0_1_q0),
    .din1(ival_3_reg_3344),
    .din2(mul_ln58_fu_2343_p2),
    .ce(grp_fu_2562_ce),
    .dout(grp_fu_2562_p3)
);

layers_test_mac_muladd_8s_8s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_8s_16s_16_4_1_U155(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_ZL12FILTER_conv1_1_0_q0),
    .din1(ival_7_reg_3354),
    .din2(mul_ln58_2_fu_2355_p2),
    .ce(grp_fu_2571_ce),
    .dout(grp_fu_2571_p3)
);

layers_test_mac_muladd_8s_8s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8s_8s_16s_16_4_1_U156(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_ZL12FILTER_conv1_1_2_q0),
    .din1(ival_10_reg_3364),
    .din2(mul_ln58_4_fu_2367_p2),
    .ce(grp_fu_2580_ce),
    .dout(grp_fu_2580_p3)
);

layers_test_mac_muladd_8s_8s_16s_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8s_8s_16s_17_4_1_U157(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(p_ZL12FILTER_conv1_2_0_q0),
    .din1(ival_12_reg_3369),
    .din2(grp_fu_2553_p3),
    .ce(grp_fu_2589_ce),
    .dout(grp_fu_2589_p3)
);

layers_test_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter18_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            acc_06_fu_178 <= 22'd0;
        end else if ((ap_enable_reg_pp0_iter16 == 1'b1)) begin
            acc_06_fu_178 <= acc_19_fu_2437_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ich_fu_182 <= 4'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            ich_fu_182 <= add_ln50_fu_1543_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten19_fu_190 <= 8'd0;
        end else if (((icmp_ln46_reg_2654 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten19_fu_190 <= select_ln48_1_fu_1370_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln46_fu_1297_p2 == 1'd0))) begin
            indvar_flatten35_fu_198 <= select_ln47_1_fu_1321_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten35_fu_198 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln46_fu_1297_p2 == 1'd0))) begin
            indvar_flatten61_fu_206 <= add_ln46_17_fu_1303_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten61_fu_206 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            och_fu_202 <= 6'd0;
        end else if ((ap_enable_reg_pp0_iter9 == 1'b1)) begin
            och_fu_202 <= select_ln46_2_fu_1694_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ocol_fu_186 <= 4'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            ocol_fu_186 <= select_ln48_fu_1523_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            orow_fu_194 <= 4'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            orow_fu_194 <= select_ln47_fu_1478_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        M_reg_3494 <= REQUANT_conv1_q0;
        S_reg_3499 <= SHIFT_conv1_q0;
        S_reg_3499_pp0_iter17_reg <= S_reg_3499;
        acc_20_reg_3505 <= acc_20_fu_2461_p3;
        add_ln50_reg_2730 <= add_ln50_fu_1543_p2;
        add_ln57_14_reg_2863 <= add_ln57_14_fu_1821_p2;
        add_ln57_15_reg_2870 <= add_ln57_15_fu_1849_p2;
        add_ln57_reg_2857 <= add_ln57_fu_1794_p2;
        add_ln58_7_reg_3489 <= add_ln58_7_fu_2414_p2;
        add_ln58_8_reg_2852 <= add_ln58_8_fu_1767_p2;
        empty_71_reg_2705 <= empty_71_fu_1496_p2;
        empty_71_reg_2705_pp0_iter10_reg <= empty_71_reg_2705_pp0_iter9_reg;
        empty_71_reg_2705_pp0_iter11_reg <= empty_71_reg_2705_pp0_iter10_reg;
        empty_71_reg_2705_pp0_iter12_reg <= empty_71_reg_2705_pp0_iter11_reg;
        empty_71_reg_2705_pp0_iter13_reg <= empty_71_reg_2705_pp0_iter12_reg;
        empty_71_reg_2705_pp0_iter14_reg <= empty_71_reg_2705_pp0_iter13_reg;
        empty_71_reg_2705_pp0_iter15_reg <= empty_71_reg_2705_pp0_iter14_reg;
        empty_71_reg_2705_pp0_iter3_reg <= empty_71_reg_2705;
        empty_71_reg_2705_pp0_iter4_reg <= empty_71_reg_2705_pp0_iter3_reg;
        empty_71_reg_2705_pp0_iter5_reg <= empty_71_reg_2705_pp0_iter4_reg;
        empty_71_reg_2705_pp0_iter6_reg <= empty_71_reg_2705_pp0_iter5_reg;
        empty_71_reg_2705_pp0_iter7_reg <= empty_71_reg_2705_pp0_iter6_reg;
        empty_71_reg_2705_pp0_iter8_reg <= empty_71_reg_2705_pp0_iter7_reg;
        empty_71_reg_2705_pp0_iter9_reg <= empty_71_reg_2705_pp0_iter8_reg;
        empty_72_reg_2740 <= empty_72_fu_1586_p2;
        empty_73_reg_2755 <= empty_73_fu_1605_p2;
        empty_73_reg_2755_pp0_iter10_reg <= empty_73_reg_2755_pp0_iter9_reg;
        empty_73_reg_2755_pp0_iter5_reg <= empty_73_reg_2755;
        empty_73_reg_2755_pp0_iter6_reg <= empty_73_reg_2755_pp0_iter5_reg;
        empty_73_reg_2755_pp0_iter7_reg <= empty_73_reg_2755_pp0_iter6_reg;
        empty_73_reg_2755_pp0_iter8_reg <= empty_73_reg_2755_pp0_iter7_reg;
        empty_73_reg_2755_pp0_iter9_reg <= empty_73_reg_2755_pp0_iter8_reg;
        empty_74_reg_2795 <= empty_74_fu_1680_p2;
        empty_74_reg_2795_pp0_iter10_reg <= empty_74_reg_2795_pp0_iter9_reg;
        empty_74_reg_2795_pp0_iter9_reg <= empty_74_reg_2795;
        empty_75_reg_2767 <= empty_75_fu_1632_p2;
        empty_76_reg_2778 <= empty_76_fu_1646_p2;
        empty_76_reg_2778_pp0_iter10_reg <= empty_76_reg_2778_pp0_iter9_reg;
        empty_76_reg_2778_pp0_iter6_reg <= empty_76_reg_2778;
        empty_76_reg_2778_pp0_iter7_reg <= empty_76_reg_2778_pp0_iter6_reg;
        empty_76_reg_2778_pp0_iter8_reg <= empty_76_reg_2778_pp0_iter7_reg;
        empty_76_reg_2778_pp0_iter9_reg <= empty_76_reg_2778_pp0_iter8_reg;
        empty_78_reg_2845 <= empty_78_fu_1756_p2;
        empty_78_reg_2845_pp0_iter10_reg <= empty_78_reg_2845;
        ich_11_mid2_reg_2710 <= ich_11_mid2_fu_1501_p3;
        ich_11_mid2_reg_2710_pp0_iter3_reg <= ich_11_mid2_reg_2710;
        ich_11_mid2_reg_2710_pp0_iter4_reg <= ich_11_mid2_reg_2710_pp0_iter3_reg;
        ich_11_mid2_reg_2710_pp0_iter5_reg <= ich_11_mid2_reg_2710_pp0_iter4_reg;
        ich_11_mid2_reg_2710_pp0_iter6_reg <= ich_11_mid2_reg_2710_pp0_iter5_reg;
        ich_11_mid2_reg_2710_pp0_iter7_reg <= ich_11_mid2_reg_2710_pp0_iter6_reg;
        ich_11_mid2_reg_2710_pp0_iter8_reg <= ich_11_mid2_reg_2710_pp0_iter7_reg;
        icmp_ln50_1_reg_2746 <= icmp_ln50_1_fu_1592_p2;
        icmp_ln50_1_reg_2746_pp0_iter10_reg <= icmp_ln50_1_reg_2746_pp0_iter9_reg;
        icmp_ln50_1_reg_2746_pp0_iter11_reg <= icmp_ln50_1_reg_2746_pp0_iter10_reg;
        icmp_ln50_1_reg_2746_pp0_iter12_reg <= icmp_ln50_1_reg_2746_pp0_iter11_reg;
        icmp_ln50_1_reg_2746_pp0_iter13_reg <= icmp_ln50_1_reg_2746_pp0_iter12_reg;
        icmp_ln50_1_reg_2746_pp0_iter14_reg <= icmp_ln50_1_reg_2746_pp0_iter13_reg;
        icmp_ln50_1_reg_2746_pp0_iter15_reg <= icmp_ln50_1_reg_2746_pp0_iter14_reg;
        icmp_ln50_1_reg_2746_pp0_iter16_reg <= icmp_ln50_1_reg_2746_pp0_iter15_reg;
        icmp_ln50_1_reg_2746_pp0_iter17_reg <= icmp_ln50_1_reg_2746_pp0_iter16_reg;
        icmp_ln50_1_reg_2746_pp0_iter18_reg <= icmp_ln50_1_reg_2746_pp0_iter17_reg;
        icmp_ln50_1_reg_2746_pp0_iter4_reg <= icmp_ln50_1_reg_2746;
        icmp_ln50_1_reg_2746_pp0_iter5_reg <= icmp_ln50_1_reg_2746_pp0_iter4_reg;
        icmp_ln50_1_reg_2746_pp0_iter6_reg <= icmp_ln50_1_reg_2746_pp0_iter5_reg;
        icmp_ln50_1_reg_2746_pp0_iter7_reg <= icmp_ln50_1_reg_2746_pp0_iter6_reg;
        icmp_ln50_1_reg_2746_pp0_iter8_reg <= icmp_ln50_1_reg_2746_pp0_iter7_reg;
        icmp_ln50_1_reg_2746_pp0_iter9_reg <= icmp_ln50_1_reg_2746_pp0_iter8_reg;
        indvars_iv_next71_mid2_reg_2717 <= indvars_iv_next71_mid2_fu_1515_p3;
        indvars_iv_next71_mid2_reg_2717_pp0_iter3_reg <= indvars_iv_next71_mid2_reg_2717;
        indvars_iv_next71_mid2_reg_2717_pp0_iter4_reg <= indvars_iv_next71_mid2_reg_2717_pp0_iter3_reg;
        indvars_iv_next71_mid2_reg_2717_pp0_iter5_reg <= indvars_iv_next71_mid2_reg_2717_pp0_iter4_reg;
        indvars_iv_next71_mid2_reg_2717_pp0_iter6_reg <= indvars_iv_next71_mid2_reg_2717_pp0_iter5_reg;
        indvars_iv_next71_mid2_reg_2717_pp0_iter7_reg <= indvars_iv_next71_mid2_reg_2717_pp0_iter6_reg;
        indvars_iv_next71_mid2_reg_2717_pp0_iter8_reg <= indvars_iv_next71_mid2_reg_2717_pp0_iter7_reg;
        indvars_iv_next75_mid2_reg_2692 <= indvars_iv_next75_mid2_fu_1437_p3;
        indvars_iv_next75_mid2_reg_2692_pp0_iter3_reg <= indvars_iv_next75_mid2_reg_2692;
        indvars_iv_next75_mid2_reg_2692_pp0_iter4_reg <= indvars_iv_next75_mid2_reg_2692_pp0_iter3_reg;
        indvars_iv_next75_mid2_reg_2692_pp0_iter5_reg <= indvars_iv_next75_mid2_reg_2692_pp0_iter4_reg;
        indvars_iv_next75_mid2_reg_2692_pp0_iter6_reg <= indvars_iv_next75_mid2_reg_2692_pp0_iter5_reg;
        indvars_iv_next75_mid2_reg_2692_pp0_iter7_reg <= indvars_iv_next75_mid2_reg_2692_pp0_iter6_reg;
        ival_10_reg_3364 <= ival_10_fu_2202_p3;
        ival_12_reg_3369 <= ival_12_fu_2228_p3;
        ival_14_reg_3374 <= ival_14_fu_2255_p3;
        ival_14_reg_3374_pp0_iter12_reg <= ival_14_reg_3374;
        ival_1_reg_3339 <= ival_1_fu_2077_p3;
        ival_1_reg_3339_pp0_iter12_reg <= ival_1_reg_3339;
        ival_1_reg_3339_pp0_iter13_reg <= ival_1_reg_3339_pp0_iter12_reg;
        ival_3_reg_3344 <= ival_3_fu_2104_p3;
        ival_5_reg_3349 <= ival_5_fu_2130_p3;
        ival_5_reg_3349_pp0_iter12_reg <= ival_5_reg_3349;
        ival_5_reg_3349_pp0_iter13_reg <= ival_5_reg_3349_pp0_iter12_reg;
        ival_7_reg_3354 <= ival_7_fu_2157_p3;
        ival_8_reg_3359 <= ival_8_fu_2164_p9;
        ival_8_reg_3359_pp0_iter12_reg <= ival_8_reg_3359;
        ival_8_reg_3359_pp0_iter13_reg <= ival_8_reg_3359_pp0_iter12_reg;
        p_ZL12FILTER_conv1_0_0_load_reg_3389 <= p_ZL12FILTER_conv1_0_0_q0;
        p_ZL12FILTER_conv1_0_0_load_reg_3389_pp0_iter13_reg <= p_ZL12FILTER_conv1_0_0_load_reg_3389;
        p_ZL12FILTER_conv1_0_2_load_reg_3404 <= p_ZL12FILTER_conv1_0_2_q0;
        p_ZL12FILTER_conv1_0_2_load_reg_3404_pp0_iter13_reg <= p_ZL12FILTER_conv1_0_2_load_reg_3404;
        p_ZL12FILTER_conv1_1_1_load_reg_3419 <= p_ZL12FILTER_conv1_1_1_q0;
        p_ZL12FILTER_conv1_1_1_load_reg_3419_pp0_iter13_reg <= p_ZL12FILTER_conv1_1_1_load_reg_3419;
        p_ZL12FILTER_conv1_2_1_load_reg_3444 <= p_ZL12FILTER_conv1_2_1_q0;
        prod_reg_3515 <= prod_fu_1066_p2;
        round_reg_3510 <= round_fu_2495_p2;
        select_ln46_2_reg_2802 <= select_ln46_2_fu_1694_p3;
        select_ln46_2_reg_2802_pp0_iter10_reg <= select_ln46_2_reg_2802;
        select_ln46_2_reg_2802_pp0_iter11_reg <= select_ln46_2_reg_2802_pp0_iter10_reg;
        select_ln46_2_reg_2802_pp0_iter12_reg <= select_ln46_2_reg_2802_pp0_iter11_reg;
        select_ln46_2_reg_2802_pp0_iter13_reg <= select_ln46_2_reg_2802_pp0_iter12_reg;
        select_ln46_2_reg_2802_pp0_iter14_reg <= select_ln46_2_reg_2802_pp0_iter13_reg;
        select_ln47_reg_2698 <= select_ln47_fu_1478_p3;
        select_ln48_reg_2723 <= select_ln48_fu_1523_p3;
        select_ln48_reg_2723_pp0_iter3_reg <= select_ln48_reg_2723;
        tmp_27_cast_reg_2785 <= {{grp_fu_1070_p2[73:66]}};
        tmp_29_cast_reg_2833 <= {{grp_fu_1075_p2[73:66]}};
        tmp_57_reg_2735 <= {{mul_ln47_fu_1570_p2[8:6]}};
        tmp_57_reg_2735_pp0_iter4_reg <= tmp_57_reg_2735;
        tmp_57_reg_2735_pp0_iter5_reg <= tmp_57_reg_2735_pp0_iter4_reg;
        tmp_57_reg_2735_pp0_iter6_reg <= tmp_57_reg_2735_pp0_iter5_reg;
        tmp_57_reg_2735_pp0_iter7_reg <= tmp_57_reg_2735_pp0_iter6_reg;
        tmp_57_reg_2735_pp0_iter8_reg <= tmp_57_reg_2735_pp0_iter7_reg;
        tmp_58_reg_2790 <= {{mul77_fu_1664_p2[8:6]}};
        tmp_59_reg_2762 <= {{mul_ln48_fu_1616_p2[8:6]}};
        tmp_59_reg_2762_pp0_iter5_reg <= tmp_59_reg_2762;
        tmp_59_reg_2762_pp0_iter6_reg <= tmp_59_reg_2762_pp0_iter5_reg;
        tmp_59_reg_2762_pp0_iter7_reg <= tmp_59_reg_2762_pp0_iter6_reg;
        tmp_59_reg_2762_pp0_iter8_reg <= tmp_59_reg_2762_pp0_iter7_reg;
        tmp_59_reg_2762_pp0_iter9_reg <= tmp_59_reg_2762_pp0_iter8_reg;
        tmp_60_reg_2840 <= {{mul69_fu_1740_p2[8:6]}};
        tmp_63_reg_3520 <= {{requant_fu_2520_p2[12:7]}};
        trunc_ln14_reg_3525 <= trunc_ln14_fu_2536_p1;
        trunc_ln47_reg_2807 <= trunc_ln47_fu_1716_p1;
        trunc_ln47_reg_2807_pp0_iter10_reg <= trunc_ln47_reg_2807;
        trunc_ln48_reg_2820 <= trunc_ln48_fu_1723_p1;
        trunc_ln48_reg_2820_pp0_iter10_reg <= trunc_ln48_reg_2820;
        zext_ln58_2_reg_2877[7 : 0] <= zext_ln58_2_fu_1866_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        and_ln46_1_reg_2679 <= and_ln46_1_fu_1353_p2;
        empty_69_reg_2686 <= empty_69_fu_1359_p2;
        icmp_ln48_reg_2674 <= icmp_ln48_fu_1347_p2;
        xor_ln46_reg_2669 <= xor_ln46_fu_1342_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        icmp_ln47_reg_2658_pp0_iter2_reg <= icmp_ln47_reg_2658_pp0_iter1_reg;
        icmp_ln47_reg_2658_pp0_iter3_reg <= icmp_ln47_reg_2658_pp0_iter2_reg;
        icmp_ln47_reg_2658_pp0_iter4_reg <= icmp_ln47_reg_2658_pp0_iter3_reg;
        icmp_ln47_reg_2658_pp0_iter5_reg <= icmp_ln47_reg_2658_pp0_iter4_reg;
        icmp_ln47_reg_2658_pp0_iter6_reg <= icmp_ln47_reg_2658_pp0_iter5_reg;
        icmp_ln47_reg_2658_pp0_iter7_reg <= icmp_ln47_reg_2658_pp0_iter6_reg;
        icmp_ln47_reg_2658_pp0_iter8_reg <= icmp_ln47_reg_2658_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        icmp_ln46_reg_2654 <= icmp_ln46_fu_1297_p2;
        icmp_ln47_reg_2658 <= icmp_ln47_fu_1309_p2;
        icmp_ln47_reg_2658_pp0_iter1_reg <= icmp_ln47_reg_2658;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        BIAS_conv1_ce0_local = 1'b1;
    end else begin
        BIAS_conv1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        REQUANT_conv1_ce0_local = 1'b1;
    end else begin
        REQUANT_conv1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        SHIFT_conv1_ce0_local = 1'b1;
    end else begin
        SHIFT_conv1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln46_fu_1297_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln46_reg_2654 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter18_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten35_load = 11'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten35_load = indvar_flatten35_fu_198;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten61_load = 16'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten61_load = indvar_flatten61_fu_206;
    end
end

always @ (*) begin
    if (((icmp_ln50_1_reg_2746_pp0_iter18_reg == 1'd1) & (ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp1))) begin
        conv1_to_pool1_blk_n = conv1_to_pool1_full_n;
    end else begin
        conv1_to_pool1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln50_1_reg_2746_pp0_iter18_reg == 1'd1) & (ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        conv1_to_pool1_write = 1'b1;
    end else begin
        conv1_to_pool1_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_1070_ce = 1'b1;
    end else begin
        grp_fu_1070_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_1075_ce = 1'b1;
    end else begin
        grp_fu_1075_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_1531_ce = 1'b1;
    end else begin
        grp_fu_1531_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_1537_ce = 1'b1;
    end else begin
        grp_fu_1537_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_2553_ce = 1'b1;
    end else begin
        grp_fu_2553_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_2562_ce = 1'b1;
    end else begin
        grp_fu_2562_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_2571_ce = 1'b1;
    end else begin
        grp_fu_2571_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_2580_ce = 1'b1;
    end else begin
        grp_fu_2580_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b0 == ap_block_pp0_stage0_11001_grp1)) begin
        grp_fu_2589_ce = 1'b1;
    end else begin
        grp_fu_2589_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        p_ZL12FILTER_conv1_0_0_ce0_local = 1'b1;
    end else begin
        p_ZL12FILTER_conv1_0_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        p_ZL12FILTER_conv1_0_1_ce0_local = 1'b1;
    end else begin
        p_ZL12FILTER_conv1_0_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        p_ZL12FILTER_conv1_0_2_ce0_local = 1'b1;
    end else begin
        p_ZL12FILTER_conv1_0_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        p_ZL12FILTER_conv1_1_0_ce0_local = 1'b1;
    end else begin
        p_ZL12FILTER_conv1_1_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        p_ZL12FILTER_conv1_1_1_ce0_local = 1'b1;
    end else begin
        p_ZL12FILTER_conv1_1_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        p_ZL12FILTER_conv1_1_2_ce0_local = 1'b1;
    end else begin
        p_ZL12FILTER_conv1_1_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        p_ZL12FILTER_conv1_2_0_ce0_local = 1'b1;
    end else begin
        p_ZL12FILTER_conv1_2_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        p_ZL12FILTER_conv1_2_1_ce0_local = 1'b1;
    end else begin
        p_ZL12FILTER_conv1_2_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        p_ZL12FILTER_conv1_2_2_ce0_local = 1'b1;
    end else begin
        p_ZL12FILTER_conv1_2_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp1))) begin
        if (((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd1))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address0_local = zext_ln57_12_fu_2029_p1;
        end else if ((1'b1 == ap_condition_928)) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address0_local = zext_ln57_11_fu_2011_p1;
        end else if (((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd1))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address0_local = zext_ln57_10_fu_1993_p1;
        end else if ((1'b1 == ap_condition_926)) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address0_local = zext_ln57_8_fu_1976_p1;
        end else if (((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd2))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address0_local = zext_ln57_7_fu_1958_p1;
        end else if ((1'b1 == ap_condition_924)) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address0_local = zext_ln57_6_fu_1940_p1;
        end else if (((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd0))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address0_local = zext_ln57_4_fu_1923_p1;
        end else if ((1'b1 == ap_condition_922)) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address0_local = zext_ln57_3_fu_1904_p1;
        end else if (((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd0))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address0_local = zext_ln57_2_fu_1885_p1;
        end else begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address0_local = 'bx;
        end
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((empty_78_reg_2845 == 1'd0) & (trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (empty_76_reg_2778_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd2) & (ap_enable_reg_pp0_iter10 
    == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (empty_73_reg_2755_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (empty_74_reg_2795_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)))) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_ce0_local = 1'b1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp1))) begin
        if (((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd1))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address0_local = zext_ln57_12_fu_2029_p1;
        end else if ((1'b1 == ap_condition_920)) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address0_local = zext_ln57_11_fu_2011_p1;
        end else if (((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd1))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address0_local = zext_ln57_10_fu_1993_p1;
        end else if ((1'b1 == ap_condition_918)) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address0_local = zext_ln57_8_fu_1976_p1;
        end else if (((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd2))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address0_local = zext_ln57_7_fu_1958_p1;
        end else if ((1'b1 == ap_condition_916)) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address0_local = zext_ln57_6_fu_1940_p1;
        end else if (((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd0))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address0_local = zext_ln57_4_fu_1923_p1;
        end else if ((1'b1 == ap_condition_914)) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address0_local = zext_ln57_3_fu_1904_p1;
        end else if (((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd0))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address0_local = zext_ln57_2_fu_1885_p1;
        end else begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address0_local = 'bx;
        end
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((empty_78_reg_2845 == 1'd0) & (trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (empty_73_reg_2755_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (empty_74_reg_2795_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd1) 
    & (trunc_ln47_reg_2807 == 2'd2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (empty_76_reg_2778_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)))) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_ce0_local = 1'b1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp1))) begin
        if (((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd0))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address0_local = zext_ln57_12_fu_2029_p1;
        end else if ((1'b1 == ap_condition_912)) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address0_local = zext_ln57_11_fu_2011_p1;
        end else if (((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd0))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address0_local = zext_ln57_10_fu_1993_p1;
        end else if ((1'b1 == ap_condition_910)) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address0_local = zext_ln57_8_fu_1976_p1;
        end else if (((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd1))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address0_local = zext_ln57_7_fu_1958_p1;
        end else if ((1'b1 == ap_condition_908)) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address0_local = zext_ln57_6_fu_1940_p1;
        end else if (((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd2))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address0_local = zext_ln57_4_fu_1923_p1;
        end else if ((1'b1 == ap_condition_906)) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address0_local = zext_ln57_3_fu_1904_p1;
        end else if (((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd2))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address0_local = zext_ln57_2_fu_1885_p1;
        end else begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address0_local = 'bx;
        end
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((empty_78_reg_2845 == 1'd0) & (trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (empty_73_reg_2755_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (empty_74_reg_2795_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd0) 
    & (trunc_ln47_reg_2807 == 2'd1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (empty_76_reg_2778_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)))) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_ce0_local = 1'b1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp1))) begin
        if (((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd0))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address0_local = zext_ln57_12_fu_2029_p1;
        end else if ((1'b1 == ap_condition_903)) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address0_local = zext_ln57_11_fu_2011_p1;
        end else if (((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd0))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address0_local = zext_ln57_10_fu_1993_p1;
        end else if ((1'b1 == ap_condition_901)) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address0_local = zext_ln57_8_fu_1976_p1;
        end else if (((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd1))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address0_local = zext_ln57_7_fu_1958_p1;
        end else if ((1'b1 == ap_condition_899)) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address0_local = zext_ln57_6_fu_1940_p1;
        end else if (((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd2))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address0_local = zext_ln57_4_fu_1923_p1;
        end else if ((1'b1 == ap_condition_897)) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address0_local = zext_ln57_3_fu_1904_p1;
        end else if (((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd2))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address0_local = zext_ln57_2_fu_1885_p1;
        end else begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address0_local = 'bx;
        end
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((empty_78_reg_2845 == 1'd0) & (trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (empty_76_reg_2778_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd2) & (ap_enable_reg_pp0_iter10 
    == 1'b1) & (empty_73_reg_2755_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (empty_74_reg_2795_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)))) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_ce0_local = 1'b1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp1))) begin
        if (((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd0))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address0_local = zext_ln57_12_fu_2029_p1;
        end else if ((1'b1 == ap_condition_894)) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address0_local = zext_ln57_11_fu_2011_p1;
        end else if (((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd0))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address0_local = zext_ln57_10_fu_1993_p1;
        end else if ((1'b1 == ap_condition_892)) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address0_local = zext_ln57_8_fu_1976_p1;
        end else if (((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd1))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address0_local = zext_ln57_7_fu_1958_p1;
        end else if ((1'b1 == ap_condition_890)) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address0_local = zext_ln57_6_fu_1940_p1;
        end else if (((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd2))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address0_local = zext_ln57_4_fu_1923_p1;
        end else if ((1'b1 == ap_condition_887)) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address0_local = zext_ln57_3_fu_1904_p1;
        end else if (((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd2))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address0_local = zext_ln57_2_fu_1885_p1;
        end else begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address0_local = 'bx;
        end
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((empty_78_reg_2845 == 1'd0) & (trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (empty_73_reg_2755_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (empty_74_reg_2795_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd1) 
    & (trunc_ln47_reg_2807 == 2'd2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (empty_76_reg_2778_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)))) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_ce0_local = 1'b1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp1))) begin
        if (((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd2))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address0_local = zext_ln57_12_fu_2029_p1;
        end else if ((1'b1 == ap_condition_884)) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address0_local = zext_ln57_11_fu_2011_p1;
        end else if (((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd2))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address0_local = zext_ln57_10_fu_1993_p1;
        end else if ((1'b1 == ap_condition_882)) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address0_local = zext_ln57_8_fu_1976_p1;
        end else if (((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd0))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address0_local = zext_ln57_7_fu_1958_p1;
        end else if ((1'b1 == ap_condition_879)) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address0_local = zext_ln57_6_fu_1940_p1;
        end else if (((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd1))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address0_local = zext_ln57_4_fu_1923_p1;
        end else if ((1'b1 == ap_condition_876)) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address0_local = zext_ln57_3_fu_1904_p1;
        end else if (((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd1))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address0_local = zext_ln57_2_fu_1885_p1;
        end else begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address0_local = 'bx;
        end
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((empty_78_reg_2845 == 1'd0) & (trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (empty_74_reg_2795_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (empty_73_reg_2755_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (empty_76_reg_2778_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) 
    | ((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)))) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_ce0_local = 1'b1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp1))) begin
        if (((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd2))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address0_local = zext_ln57_12_fu_2029_p1;
        end else if ((1'b1 == ap_condition_873)) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address0_local = zext_ln57_11_fu_2011_p1;
        end else if (((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd2))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address0_local = zext_ln57_10_fu_1993_p1;
        end else if ((1'b1 == ap_condition_871)) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address0_local = zext_ln57_8_fu_1976_p1;
        end else if (((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd0))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address0_local = zext_ln57_7_fu_1958_p1;
        end else if ((1'b1 == ap_condition_867)) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address0_local = zext_ln57_6_fu_1940_p1;
        end else if (((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd1))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address0_local = zext_ln57_4_fu_1923_p1;
        end else if ((1'b1 == ap_condition_862)) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address0_local = zext_ln57_3_fu_1904_p1;
        end else if (((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd1))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address0_local = zext_ln57_2_fu_1885_p1;
        end else begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address0_local = 'bx;
        end
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((empty_78_reg_2845 == 1'd0) & (trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (empty_76_reg_2778_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd2) & (ap_enable_reg_pp0_iter10 
    == 1'b1) & (empty_74_reg_2795_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (empty_73_reg_2755_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)))) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_ce0_local = 1'b1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp1))) begin
        if (((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd2))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address0_local = zext_ln57_12_fu_2029_p1;
        end else if ((1'b1 == ap_condition_857)) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address0_local = zext_ln57_11_fu_2011_p1;
        end else if (((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd2))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address0_local = zext_ln57_10_fu_1993_p1;
        end else if ((1'b1 == ap_condition_848)) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address0_local = zext_ln57_8_fu_1976_p1;
        end else if (((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd0))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address0_local = zext_ln57_7_fu_1958_p1;
        end else if ((1'b1 == ap_condition_840)) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address0_local = zext_ln57_6_fu_1940_p1;
        end else if (((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd1))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address0_local = zext_ln57_4_fu_1923_p1;
        end else if ((1'b1 == ap_condition_828)) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address0_local = zext_ln57_3_fu_1904_p1;
        end else if (((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd1))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address0_local = zext_ln57_2_fu_1885_p1;
        end else begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address0_local = 'bx;
        end
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((empty_78_reg_2845 == 1'd0) & (trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (empty_74_reg_2795_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (empty_73_reg_2755_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd1) 
    & (trunc_ln47_reg_2807 == 2'd2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (empty_76_reg_2778_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)))) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_ce0_local = 1'b1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_grp1))) begin
        if (((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd1))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address0_local = zext_ln57_12_fu_2029_p1;
        end else if ((1'b1 == ap_condition_936)) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address0_local = zext_ln57_11_fu_2011_p1;
        end else if (((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd1))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address0_local = zext_ln57_10_fu_1993_p1;
        end else if ((1'b1 == ap_condition_934)) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address0_local = zext_ln57_8_fu_1976_p1;
        end else if (((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd2))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address0_local = zext_ln57_7_fu_1958_p1;
        end else if ((1'b1 == ap_condition_932)) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address0_local = zext_ln57_6_fu_1940_p1;
        end else if (((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd0))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address0_local = zext_ln57_4_fu_1923_p1;
        end else if ((1'b1 == ap_condition_930)) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address0_local = zext_ln57_3_fu_1904_p1;
        end else if (((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd0))) begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address0_local = zext_ln57_2_fu_1885_p1;
        end else begin
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address0_local = 'bx;
        end
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((empty_78_reg_2845 == 1'd0) & (trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (empty_73_reg_2755_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (empty_74_reg_2795_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd2) & (ap_enable_reg_pp0_iter10 == 1'b1) & (empty_76_reg_2778_pp0_iter9_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) 
    | ((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)) | ((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd1) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001_grp1)))) begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_ce0_local = 1'b1;
    end else begin
        p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign BIAS_conv1_address0 = zext_ln46_fu_2376_p1;

assign BIAS_conv1_load_cast9_fu_2430_p1 = $signed(BIAS_conv1_q0);

assign REQUANT_conv1_address0 = zext_ln46_fu_2376_p1;

assign SHIFT_conv1_address0 = zext_ln46_fu_2376_p1;

assign S_cast1_cast_cast_cast_cast_cast_fu_2508_p1 = $unsigned(S_cast1_cast_cast_cast_cast_fu_2505_p1);

assign S_cast1_cast_cast_cast_cast_fu_2505_p1 = S_reg_3499_pp0_iter17_reg;

assign S_cast7_fu_2474_p1 = S_reg_3499;

assign acc_06_mid2_fu_2423_p3 = ((empty_71_reg_2705_pp0_iter15_reg[0:0] == 1'b1) ? 22'd0 : acc_06_fu_178);

assign acc_19_fu_2437_p2 = ($signed(acc_06_mid2_fu_2423_p3) + $signed(sext_ln58_24_fu_2434_p1));

assign acc_20_fu_2461_p3 = ((tmp_62_fu_2453_p3[0:0] == 1'b1) ? 21'd0 : trunc_ln49_fu_2449_p1);

assign acc_fu_2443_p2 = ($signed(acc_19_fu_2437_p2) + $signed(BIAS_conv1_load_cast9_fu_2430_p1));

assign add_ln27_fu_2515_p2 = (prod_reg_3515 + zext_ln27_fu_2512_p1);

assign add_ln46_17_fu_1303_p2 = (ap_sig_allocacmp_indvar_flatten61_load + 16'd1);

assign add_ln46_fu_1688_p2 = (och_fu_202 + 6'd1);

assign add_ln47_fu_1315_p2 = (ap_sig_allocacmp_indvar_flatten35_load + 11'd1);

assign add_ln48_fu_1364_p2 = (indvar_flatten19_fu_190 + 8'd1);

assign add_ln50_fu_1543_p2 = (ich_11_mid2_fu_1501_p3 + 4'd1);

assign add_ln57_10_fu_2006_p2 = (add_ln57_15_reg_2870 + zext_ln48_2_fu_1860_p1);

assign add_ln57_11_fu_2024_p2 = (add_ln57_15_reg_2870 + tmp_30_cast_fu_1863_p1);

assign add_ln57_12_fu_1784_p2 = (zext_ln57_fu_1780_p1 + zext_ln58_fu_1761_p1);

assign add_ln57_13_fu_1875_p2 = (shl_ln57_fu_1870_p2 + add_ln57_reg_2857);

assign add_ln57_14_fu_1821_p2 = (p_shl1_fu_1813_p3 + zext_ln57_5_fu_1805_p1);

assign add_ln57_15_fu_1849_p2 = (p_shl_fu_1841_p3 + zext_ln57_9_fu_1833_p1);

assign add_ln57_1_fu_1880_p2 = (add_ln57_13_fu_1875_p2 + tmp_29_cast_reg_2833);

assign add_ln57_2_fu_1898_p2 = (add_ln57_13_fu_1875_p2 + zext_ln48_2_fu_1860_p1);

assign add_ln57_3_fu_1917_p2 = (add_ln57_13_fu_1875_p2 + tmp_30_cast_fu_1863_p1);

assign add_ln57_4_fu_1799_p2 = (add_ln57_12_fu_1784_p2 + zext_ln47_2_fu_1713_p1);

assign add_ln57_5_fu_1936_p2 = (add_ln57_14_reg_2863 + tmp_29_cast_reg_2833);

assign add_ln57_6_fu_1953_p2 = (add_ln57_14_reg_2863 + zext_ln48_2_fu_1860_p1);

assign add_ln57_7_fu_1971_p2 = (add_ln57_14_reg_2863 + tmp_30_cast_fu_1863_p1);

assign add_ln57_8_fu_1827_p2 = (add_ln57_12_fu_1784_p2 + tmp_28_cast_fu_1720_p1);

assign add_ln57_9_fu_1989_p2 = (add_ln57_15_reg_2870 + tmp_29_cast_reg_2833);

assign add_ln57_fu_1794_p2 = (zext_ln57_1_fu_1790_p1 + tmp_27_cast_reg_2785);

assign add_ln58_2_fu_2388_p2 = ($signed(sext_ln58_18_fu_2385_p1) + $signed(sext_ln58_17_fu_2382_p1));

assign add_ln58_6_fu_2404_p2 = ($signed(sext_ln58_22_fu_2401_p1) + $signed(sext_ln58_20_fu_2398_p1));

assign add_ln58_7_fu_2414_p2 = ($signed(sext_ln58_23_fu_2410_p1) + $signed(sext_ln58_19_fu_2394_p1));

assign add_ln58_8_fu_1767_p2 = (tmp_26_fu_1705_p3 + zext_ln58_1_fu_1764_p1);

assign and_ln46_1_fu_1353_p2 = (xor_ln46_fu_1342_p2 & icmp_ln48_fu_1347_p2);

assign and_ln46_fu_1467_p2 = (xor_ln46_reg_2669 & icmp_ln50_fu_1412_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001_grp1 = ((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_block_state20_pp0_stage0_iter19_grp1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_block_state20_pp0_stage0_iter19_grp1));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_block_state20_pp0_stage0_iter19_grp1));
end

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b1 == ap_block_state20_pp0_stage0_iter19_grp1));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state20_pp0_stage0_iter19_grp1 = ((icmp_ln50_1_reg_2746_pp0_iter18_reg == 1'd1) & (conv1_to_pool1_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_828 = ((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd1) & (empty_73_reg_2755_pp0_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_condition_840 = ((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd0) & (empty_76_reg_2778_pp0_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_condition_848 = ((empty_78_reg_2845 == 1'd0) & (trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd0));
end

always @ (*) begin
    ap_condition_857 = ((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd2) & (empty_74_reg_2795_pp0_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_condition_862 = ((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd1) & (empty_73_reg_2755_pp0_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_condition_867 = ((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd0) & (empty_76_reg_2778_pp0_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_condition_871 = ((empty_78_reg_2845 == 1'd0) & (trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd0));
end

always @ (*) begin
    ap_condition_873 = ((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd2) & (empty_74_reg_2795_pp0_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_condition_876 = ((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd1) & (empty_73_reg_2755_pp0_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_condition_879 = ((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd0) & (empty_76_reg_2778_pp0_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_condition_882 = ((empty_78_reg_2845 == 1'd0) & (trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd0));
end

always @ (*) begin
    ap_condition_884 = ((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd2) & (empty_74_reg_2795_pp0_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_condition_887 = ((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd2) & (empty_73_reg_2755_pp0_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_condition_890 = ((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd1) & (empty_76_reg_2778_pp0_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_condition_892 = ((empty_78_reg_2845 == 1'd0) & (trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd1));
end

always @ (*) begin
    ap_condition_894 = ((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd0) & (empty_74_reg_2795_pp0_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_condition_897 = ((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd2) & (empty_73_reg_2755_pp0_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_condition_899 = ((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd1) & (empty_76_reg_2778_pp0_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_condition_901 = ((empty_78_reg_2845 == 1'd0) & (trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd1));
end

always @ (*) begin
    ap_condition_903 = ((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd0) & (empty_74_reg_2795_pp0_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_condition_906 = ((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd2) & (empty_73_reg_2755_pp0_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_condition_908 = ((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd1) & (empty_76_reg_2778_pp0_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_condition_910 = ((empty_78_reg_2845 == 1'd0) & (trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd1));
end

always @ (*) begin
    ap_condition_912 = ((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd0) & (empty_74_reg_2795_pp0_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_condition_914 = ((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd0) & (empty_73_reg_2755_pp0_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_condition_916 = ((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd2) & (empty_76_reg_2778_pp0_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_condition_918 = ((empty_78_reg_2845 == 1'd0) & (trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd2));
end

always @ (*) begin
    ap_condition_920 = ((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd1) & (empty_74_reg_2795_pp0_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_condition_922 = ((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd0) & (empty_73_reg_2755_pp0_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_condition_924 = ((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd2) & (empty_76_reg_2778_pp0_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_condition_926 = ((empty_78_reg_2845 == 1'd0) & (trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd2));
end

always @ (*) begin
    ap_condition_928 = ((trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd1) & (empty_74_reg_2795_pp0_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_condition_930 = ((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd0) & (empty_73_reg_2755_pp0_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_condition_932 = ((trunc_ln48_reg_2820 == 2'd0) & (trunc_ln47_reg_2807 == 2'd2) & (empty_76_reg_2778_pp0_iter9_reg == 1'd0));
end

always @ (*) begin
    ap_condition_934 = ((empty_78_reg_2845 == 1'd0) & (trunc_ln48_reg_2820 == 2'd1) & (trunc_ln47_reg_2807 == 2'd2));
end

always @ (*) begin
    ap_condition_936 = ((trunc_ln48_reg_2820 == 2'd2) & (trunc_ln47_reg_2807 == 2'd1) & (empty_74_reg_2795_pp0_iter9_reg == 1'd0));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign conv1_to_pool1_din = ((icmp_ln12_fu_2540_p2[0:0] == 1'b1) ? 8'd127 : trunc_ln14_reg_3525);

assign empty_69_fu_1359_p2 = (icmp_ln47_reg_2658 | and_ln46_1_fu_1353_p2);

assign empty_70_fu_1491_p2 = (icmp_ln50_mid234_fu_1472_p2 | and_ln46_1_reg_2679);

assign empty_71_fu_1496_p2 = (icmp_ln47_reg_2658_pp0_iter1_reg | empty_70_fu_1491_p2);

assign empty_72_fu_1586_p2 = ($signed(zext_ln47_fu_1564_p1) + $signed(5'd31));

assign empty_73_fu_1605_p2 = ((empty_72_reg_2740 > 5'd13) ? 1'b1 : 1'b0);

assign empty_74_fu_1680_p2 = ((indvars_iv_next75_mid2_reg_2692_pp0_iter7_reg > 4'd13) ? 1'b1 : 1'b0);

assign empty_75_fu_1632_p2 = ($signed(zext_ln48_fu_1610_p1) + $signed(5'd31));

assign empty_76_fu_1646_p2 = ((empty_75_reg_2767 > 5'd13) ? 1'b1 : 1'b0);

assign empty_77_fu_2042_p2 = (empty_76_reg_2778_pp0_iter10_reg | empty_73_reg_2755_pp0_iter10_reg);

assign empty_78_fu_1756_p2 = ((indvars_iv_next71_mid2_reg_2717_pp0_iter8_reg > 4'd13) ? 1'b1 : 1'b0);

assign empty_79_fu_2046_p2 = (empty_78_reg_2845_pp0_iter10_reg | empty_73_reg_2755_pp0_iter10_reg);

assign empty_80_fu_2050_p2 = (empty_76_reg_2778_pp0_iter10_reg | empty_74_reg_2795_pp0_iter10_reg);

assign empty_81_fu_2054_p2 = (empty_78_reg_2845_pp0_iter10_reg | empty_74_reg_2795_pp0_iter10_reg);

assign empty_fu_1701_p1 = select_ln46_2_fu_1694_p3[4:0];

assign exitcond_flatten21_not_fu_1457_p2 = (icmp_ln48_reg_2674 ^ 1'd1);

assign grp_fu_1070_p0 = grp_fu_1070_p00;

assign grp_fu_1070_p00 = $unsigned(zext79_cast_fu_1597_p1);

assign grp_fu_1070_p1 = 129'd24595658764946068822;

assign grp_fu_1075_p0 = grp_fu_1075_p00;

assign grp_fu_1075_p00 = $unsigned(zext70_cast_fu_1638_p1);

assign grp_fu_1075_p1 = 129'd24595658764946068822;

assign grp_fu_1080_p7 = 'bx;

assign grp_fu_1099_p7 = 'bx;

assign grp_fu_1118_p7 = 'bx;

assign grp_fu_1137_p7 = 'bx;

assign grp_fu_1156_p7 = 'bx;

assign grp_fu_1175_p7 = 'bx;

assign grp_fu_1194_p7 = 'bx;

assign grp_fu_1213_p7 = 'bx;

assign grp_fu_1232_p7 = 'bx;

assign grp_fu_1531_p0 = ((and_ln46_1_reg_2679[0:0] == 1'b1) ? indvars_iv_next75_dup_fu_1418_p2 : select_ln46_fu_1392_p3);

assign grp_fu_1531_p1 = 4'd3;

assign grp_fu_1537_p0 = ((icmp_ln50_mid234_fu_1472_p2[0:0] == 1'b1) ? indvars_iv_next71_dup_fu_1485_p2 : ocol_mid226_fu_1424_p3);

assign grp_fu_1537_p1 = 4'd3;

assign ich_11_mid2_fu_1501_p3 = ((empty_71_fu_1496_p2[0:0] == 1'b1) ? 4'd0 : ich_fu_182);

assign icmp_ln12_fu_2540_p2 = (($signed(tmp_63_reg_3520) > $signed(6'd0)) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_1297_p2 = ((ap_sig_allocacmp_indvar_flatten61_load == 16'd50176) ? 1'b1 : 1'b0);

assign icmp_ln47_fu_1309_p2 = ((ap_sig_allocacmp_indvar_flatten35_load == 11'd1568) ? 1'b1 : 1'b0);

assign icmp_ln48_fu_1347_p2 = ((indvar_flatten19_fu_190 == 8'd112) ? 1'b1 : 1'b0);

assign icmp_ln50_1_fu_1592_p2 = ((add_ln50_reg_2730 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln50_fu_1412_p2 = ((ich_fu_182 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln50_mid234_fu_1472_p2 = (not_exitcond_flatten21_mid260_fu_1462_p2 & and_ln46_fu_1467_p2);

assign indvars_iv_next71713_fu_1444_p2 = (ocol_fu_186 + 4'd1);

assign indvars_iv_next71_dup_fu_1485_p2 = (ocol_mid226_fu_1424_p3 + 4'd1);

assign indvars_iv_next71_mid1_fu_1509_p2 = (ocol_mid226_fu_1424_p3 + 4'd2);

assign indvars_iv_next71_mid232_fu_1450_p3 = ((empty_69_reg_2686[0:0] == 1'b1) ? 4'd1 : indvars_iv_next71713_fu_1444_p2);

assign indvars_iv_next71_mid2_fu_1515_p3 = ((icmp_ln50_mid234_fu_1472_p2[0:0] == 1'b1) ? indvars_iv_next71_mid1_fu_1509_p2 : indvars_iv_next71_mid232_fu_1450_p3);

assign indvars_iv_next75710_fu_1399_p2 = (orow_fu_194 + 4'd1);

assign indvars_iv_next75_dup_fu_1418_p2 = (select_ln46_fu_1392_p3 + 4'd1);

assign indvars_iv_next75_mid1_fu_1431_p2 = (select_ln46_fu_1392_p3 + 4'd2);

assign indvars_iv_next75_mid2_fu_1437_p3 = ((and_ln46_1_reg_2679[0:0] == 1'b1) ? indvars_iv_next75_mid1_fu_1431_p2 : select_ln46_1_fu_1405_p3);

assign ival_10_fu_2202_p3 = ((empty_78_reg_2845_pp0_iter10_reg[0:0] == 1'b1) ? 8'd0 : ival_9_fu_2183_p9);

assign ival_11_fu_2209_p7 = 'bx;

assign ival_12_fu_2228_p3 = ((empty_80_fu_2050_p2[0:0] == 1'b1) ? 8'd0 : ival_11_fu_2209_p9);

assign ival_13_fu_2236_p7 = 'bx;

assign ival_14_fu_2255_p3 = ((empty_74_reg_2795_pp0_iter10_reg[0:0] == 1'b1) ? 8'd0 : ival_13_fu_2236_p9);

assign ival_15_fu_2262_p7 = 'bx;

assign ival_16_fu_2281_p3 = ((empty_81_fu_2054_p2[0:0] == 1'b1) ? 8'd0 : ival_15_fu_2262_p9);

assign ival_1_fu_2077_p3 = ((empty_77_fu_2042_p2[0:0] == 1'b1) ? 8'd0 : ival_fu_2058_p9);

assign ival_2_fu_2085_p7 = 'bx;

assign ival_3_fu_2104_p3 = ((empty_73_reg_2755_pp0_iter10_reg[0:0] == 1'b1) ? 8'd0 : ival_2_fu_2085_p9);

assign ival_4_fu_2111_p7 = 'bx;

assign ival_5_fu_2130_p3 = ((empty_79_fu_2046_p2[0:0] == 1'b1) ? 8'd0 : ival_4_fu_2111_p9);

assign ival_6_fu_2138_p7 = 'bx;

assign ival_7_fu_2157_p3 = ((empty_76_reg_2778_pp0_iter10_reg[0:0] == 1'b1) ? 8'd0 : ival_6_fu_2138_p9);

assign ival_8_fu_2164_p7 = 'bx;

assign ival_9_fu_2183_p7 = 'bx;

assign ival_fu_2058_p7 = 'bx;

assign mul69_fu_1740_p0 = mul69_fu_1740_p00;

assign mul69_fu_1740_p00 = indvars_iv_next71_mid2_reg_2717_pp0_iter8_reg;

assign mul69_fu_1740_p1 = 9'd22;

assign mul77_fu_1664_p0 = mul77_fu_1664_p00;

assign mul77_fu_1664_p00 = indvars_iv_next75_mid2_reg_2692_pp0_iter7_reg;

assign mul77_fu_1664_p1 = 9'd22;

assign mul_ln47_fu_1570_p0 = mul_ln47_fu_1570_p00;

assign mul_ln47_fu_1570_p00 = select_ln47_reg_2698;

assign mul_ln47_fu_1570_p1 = 9'd22;

assign mul_ln48_fu_1616_p0 = mul_ln48_fu_1616_p00;

assign mul_ln48_fu_1616_p00 = select_ln48_reg_2723_pp0_iter3_reg;

assign mul_ln48_fu_1616_p1 = 9'd22;

assign not_exitcond_flatten21_mid260_fu_1462_p2 = (icmp_ln47_reg_2658_pp0_iter1_reg | exitcond_flatten21_not_fu_1457_p2);

assign ocol_mid226_fu_1424_p3 = ((empty_69_reg_2686[0:0] == 1'b1) ? 4'd0 : ocol_fu_186);

assign p_ZL12FILTER_conv1_0_0_address0 = zext_ln58_2_reg_2877;

assign p_ZL12FILTER_conv1_0_1_address0 = zext_ln58_2_reg_2877;

assign p_ZL12FILTER_conv1_0_2_address0 = zext_ln58_2_reg_2877;

assign p_ZL12FILTER_conv1_1_0_address0 = zext_ln58_2_reg_2877;

assign p_ZL12FILTER_conv1_1_1_address0 = zext_ln58_2_reg_2877;

assign p_ZL12FILTER_conv1_1_2_address0 = zext_ln58_2_reg_2877;

assign p_ZL12FILTER_conv1_2_0_address0 = zext_ln58_2_reg_2877;

assign p_ZL12FILTER_conv1_2_1_address0 = zext_ln58_2_reg_2877;

assign p_ZL12FILTER_conv1_2_2_address0 = zext_ln58_2_fu_1866_p1;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address0 = p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address0_local;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_ce0 = p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_ce0_local;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address0 = p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address0_local;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_ce0 = p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_ce0_local;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address0 = p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address0_local;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_ce0 = p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_ce0_local;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address0 = p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address0_local;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_ce0 = p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_ce0_local;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address0 = p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address0_local;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_ce0 = p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_ce0_local;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address0 = p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address0_local;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_ce0 = p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_ce0_local;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address0 = p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address0_local;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_ce0 = p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_ce0_local;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address0 = p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address0_local;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_ce0 = p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_ce0_local;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address0 = p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address0_local;

assign p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_ce0 = p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_ce0_local;

assign p_shl1_fu_1813_p3 = {{trunc_ln57_fu_1809_p1}, {2'd0}};

assign p_shl_fu_1841_p3 = {{trunc_ln57_1_fu_1837_p1}, {2'd0}};

assign prod_fu_1066_p0 = prod_fu_1066_p00;

assign prod_fu_1066_p00 = acc_20_reg_3505;

assign prod_fu_1066_p1 = prod_fu_1066_p10;

assign prod_fu_1066_p10 = M_reg_3494;

assign requant_fu_2520_p2 = add_ln27_fu_2515_p2 >> S_cast1_cast_cast_cast_cast_cast_fu_2508_p1;

assign round_fu_2495_p2 = 30'd1 << sub_i_i67_i_cast_cast_cast_cast_cast_cast_fu_2491_p1;

assign select_ln46_1_fu_1405_p3 = ((icmp_ln47_reg_2658_pp0_iter1_reg[0:0] == 1'b1) ? 4'd1 : indvars_iv_next75710_fu_1399_p2);

assign select_ln46_2_fu_1694_p3 = ((icmp_ln47_reg_2658_pp0_iter8_reg[0:0] == 1'b1) ? add_ln46_fu_1688_p2 : och_fu_202);

assign select_ln46_fu_1392_p3 = ((icmp_ln47_reg_2658_pp0_iter1_reg[0:0] == 1'b1) ? 4'd0 : orow_fu_194);

assign select_ln47_1_fu_1321_p3 = ((icmp_ln47_fu_1309_p2[0:0] == 1'b1) ? 11'd1 : add_ln47_fu_1315_p2);

assign select_ln47_fu_1478_p3 = ((and_ln46_1_reg_2679[0:0] == 1'b1) ? indvars_iv_next75_dup_fu_1418_p2 : select_ln46_fu_1392_p3);

assign select_ln48_1_fu_1370_p3 = ((empty_69_fu_1359_p2[0:0] == 1'b1) ? 8'd1 : add_ln48_fu_1364_p2);

assign select_ln48_fu_1523_p3 = ((icmp_ln50_mid234_fu_1472_p2[0:0] == 1'b1) ? indvars_iv_next71_dup_fu_1485_p2 : ocol_mid226_fu_1424_p3);

assign sext_ln58_17_fu_2382_p1 = grp_fu_2562_p3;

assign sext_ln58_18_fu_2385_p1 = grp_fu_2571_p3;

assign sext_ln58_19_fu_2394_p1 = $signed(add_ln58_2_fu_2388_p2);

assign sext_ln58_20_fu_2398_p1 = grp_fu_2580_p3;

assign sext_ln58_22_fu_2401_p1 = grp_fu_2589_p3;

assign sext_ln58_23_fu_2410_p1 = $signed(add_ln58_6_fu_2404_p2);

assign sext_ln58_24_fu_2434_p1 = $signed(add_ln58_7_reg_3489);

assign shl_ln57_fu_1870_p2 = add_ln57_reg_2857 << 8'd2;

assign sub_i_i67_i_cast_cast_cast_cast_cast_cast_fu_2491_p1 = $unsigned(sub_i_i67_i_cast_cast_cast_cast_cast_fu_2487_p1);

assign sub_i_i67_i_cast_cast_cast_cast_cast_fu_2487_p1 = $signed(sub_i_i67_i_fu_2481_p2);

assign sub_i_i67_i_fu_2481_p2 = ($signed(S_cast7_fu_2474_p1) + $signed(3'd7));

assign tmp_26_fu_1705_p3 = {{empty_fu_1701_p1}, {3'd0}};

assign tmp_28_cast_fu_1720_p1 = tmp_58_reg_2790;

assign tmp_30_cast_fu_1863_p1 = tmp_60_reg_2840;

assign tmp_61_fu_1773_p3 = {{ich_11_mid2_reg_2710_pp0_iter8_reg}, {2'd0}};

assign tmp_62_fu_2453_p3 = acc_fu_2443_p2[32'd21];

assign trunc_ln14_fu_2536_p1 = requant_fu_2520_p2[7:0];

assign trunc_ln47_fu_1716_p1 = grp_fu_1531_p2[1:0];

assign trunc_ln48_fu_1723_p1 = grp_fu_1537_p2[1:0];

assign trunc_ln49_fu_2449_p1 = acc_fu_2443_p2[20:0];

assign trunc_ln57_1_fu_1837_p1 = add_ln57_8_fu_1827_p2[5:0];

assign trunc_ln57_fu_1809_p1 = add_ln57_4_fu_1799_p2[5:0];

assign xor_ln46_fu_1342_p2 = (icmp_ln47_reg_2658 ^ 1'd1);

assign zext70_cast_fu_1638_p1 = empty_75_reg_2767;

assign zext79_cast_fu_1597_p1 = empty_72_reg_2740;

assign zext_ln27_fu_2512_p1 = round_reg_3510;

assign zext_ln46_fu_2376_p1 = select_ln46_2_reg_2802_pp0_iter14_reg;

assign zext_ln47_2_fu_1713_p1 = tmp_57_reg_2735_pp0_iter8_reg;

assign zext_ln47_fu_1564_p1 = select_ln47_reg_2698;

assign zext_ln48_2_fu_1860_p1 = tmp_59_reg_2762_pp0_iter9_reg;

assign zext_ln48_fu_1610_p1 = select_ln48_reg_2723_pp0_iter3_reg;

assign zext_ln57_10_fu_1993_p1 = add_ln57_9_fu_1989_p2;

assign zext_ln57_11_fu_2011_p1 = add_ln57_10_fu_2006_p2;

assign zext_ln57_12_fu_2029_p1 = add_ln57_11_fu_2024_p2;

assign zext_ln57_1_fu_1790_p1 = add_ln57_12_fu_1784_p2;

assign zext_ln57_2_fu_1885_p1 = add_ln57_1_fu_1880_p2;

assign zext_ln57_3_fu_1904_p1 = add_ln57_2_fu_1898_p2;

assign zext_ln57_4_fu_1923_p1 = add_ln57_3_fu_1917_p2;

assign zext_ln57_5_fu_1805_p1 = add_ln57_4_fu_1799_p2;

assign zext_ln57_6_fu_1940_p1 = add_ln57_5_fu_1936_p2;

assign zext_ln57_7_fu_1958_p1 = add_ln57_6_fu_1953_p2;

assign zext_ln57_8_fu_1976_p1 = add_ln57_7_fu_1971_p2;

assign zext_ln57_9_fu_1833_p1 = add_ln57_8_fu_1827_p2;

assign zext_ln57_fu_1780_p1 = tmp_61_fu_1773_p3;

assign zext_ln58_1_fu_1764_p1 = ich_11_mid2_reg_2710_pp0_iter8_reg;

assign zext_ln58_2_fu_1866_p1 = add_ln58_8_reg_2852;

assign zext_ln58_fu_1761_p1 = ich_11_mid2_reg_2710_pp0_iter8_reg;

always @ (posedge ap_clk) begin
    zext_ln58_2_reg_2877[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
end

endmodule //layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5
