{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1515077686958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition " "Version 16.0.2 Build 222 07/20/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1515077686960 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan  4 15:54:46 2018 " "Processing started: Thu Jan  4 15:54:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1515077686960 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515077686960 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISCV-1 -c RISCV-1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISCV-1 -c RISCV-1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515077686960 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1515077687345 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1515077687346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test01.vhd 2 1 " "Found 2 design units, including 1 entities, in source file test01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imem-SYN " "Found design unit 1: imem-SYN" {  } { { "test01.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/test01.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695007 ""} { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "test01.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/test01.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515077695007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/student/home/walterdo/hardware_entwurf/ALUTest/Inc3Bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /student/home/walterdo/hardware_entwurf/ALUTest/Inc3Bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Inc3Bit-Behavioral " "Found design unit 1: Inc3Bit-Behavioral" {  } { { "../ALUTest/Inc3Bit.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/ALUTest/Inc3Bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695013 ""} { "Info" "ISGN_ENTITY_NAME" "1 Inc3Bit " "Found entity 1: Inc3Bit" {  } { { "../ALUTest/Inc3Bit.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/ALUTest/Inc3Bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515077695013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RISCV-1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file RISCV-1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RISCV-1 " "Found entity 1: RISCV-1" {  } { { "RISCV-1.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/RISCV-1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515077695018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode-Behavioral " "Found design unit 1: decode-Behavioral" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695023 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/decode.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515077695023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constants " "Found design unit 1: constants" {  } { { "constants.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/constants.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515077695028 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mux.vhd" 6 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1515077695033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-Behavioral " "Found design unit 1: mux-Behavioral" {  } { { "mux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mux.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695034 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/mux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515077695034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DecodeStage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DecodeStage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecodeStage-Behavioral " "Found design unit 1: DecodeStage-Behavioral" {  } { { "DecodeStage.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/DecodeStage.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695039 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecodeStage " "Found entity 1: DecodeStage" {  } { { "DecodeStage.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/DecodeStage.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515077695039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ExecuteStage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ExecuteStage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ExecuteStage-Behavioral " "Found design unit 1: ExecuteStage-Behavioral" {  } { { "ExecuteStage.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ExecuteStage.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695044 ""} { "Info" "ISGN_ENTITY_NAME" "1 ExecuteStage " "Found entity 1: ExecuteStage" {  } { { "ExecuteStage.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ExecuteStage.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515077695044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemStage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MemStage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemStage-Behavioral " "Found design unit 1: MemStage-Behavioral" {  } { { "MemStage.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemStage.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695049 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemStage " "Found entity 1: MemStage" {  } { { "MemStage.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemStage.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515077695049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Forward.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Forward.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Forward-Behavioral " "Found design unit 1: Forward-Behavioral" {  } { { "Forward.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/Forward.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695055 ""} { "Info" "ISGN_ENTITY_NAME" "1 Forward " "Found entity 1: Forward" {  } { { "Forward.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/Forward.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515077695055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FetchStage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FetchStage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FetchStage-Behavioral " "Found design unit 1: FetchStage-Behavioral" {  } { { "FetchStage.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/FetchStage.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695060 ""} { "Info" "ISGN_ENTITY_NAME" "1 FetchStage " "Found entity 1: FetchStage" {  } { { "FetchStage.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/FetchStage.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515077695060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fetch-Behavioral " "Found design unit 1: Fetch-Behavioral" {  } { { "Fetch.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/Fetch.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695065 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fetch " "Found entity 1: Fetch" {  } { { "Fetch.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/Fetch.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515077695065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-SYN " "Found design unit 1: memory-SYN" {  } { { "Memory.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/Memory.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695070 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/Memory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515077695070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemMux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MemMux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemMux-Behavioral " "Found design unit 1: MemMux-Behavioral" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695075 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemMux " "Found entity 1: MemMux" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515077695075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SRAMController.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SRAMController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAMController-Behavioral " "Found design unit 1: SRAMController-Behavioral" {  } { { "SRAMController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMController.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695080 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAMController " "Found entity 1: SRAMController" {  } { { "SRAMController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMController.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515077695080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionMemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file InstructionMemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructionmemory-SYN " "Found design unit 1: instructionmemory-SYN" {  } { { "InstructionMemory.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/InstructionMemory.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695085 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/InstructionMemory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515077695085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SevenSeg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SevenSeg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSeg-Behavioral " "Found design unit 1: SevenSeg-Behavioral" {  } { { "SevenSeg.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SevenSeg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695090 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SevenSeg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515077695090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.bdf 1 1 " "Found 1 design units, including 1 entities, in source file core.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515077695094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicore.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multicore.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 multicore " "Found entity 1: multicore" {  } { { "multicore.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515077695097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BusController.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BusController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BusController-Behavioral " "Found design unit 1: BusController-Behavioral" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695103 ""} { "Info" "ISGN_ENTITY_NAME" "1 BusController " "Found entity 1: BusController" {  } { { "BusController.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusController.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515077695103 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "node.bdf " "Can't analyze file -- file node.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1515077695103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "node.vhd 2 1 " "Found 2 design units, including 1 entities, in source file node.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 node-Behavioral " "Found design unit 1: node-Behavioral" {  } { { "node.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/node.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695108 ""} { "Info" "ISGN_ENTITY_NAME" "1 node " "Found entity 1: node" {  } { { "node.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/node.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515077695108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cluster.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cluster.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cluster-Behavioral " "Found design unit 1: cluster-Behavioral" {  } { { "cluster.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/cluster.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695113 ""} { "Info" "ISGN_ENTITY_NAME" "1 cluster " "Found entity 1: cluster" {  } { { "cluster.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/cluster.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515077695113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BusReader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BusReader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BusReader-Behavioral " "Found design unit 1: BusReader-Behavioral" {  } { { "BusReader.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusReader.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695118 ""} { "Info" "ISGN_ENTITY_NAME" "1 BusReader " "Found entity 1: BusReader" {  } { { "BusReader.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusReader.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515077695118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BusSync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BusSync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BusSync-Behavioral " "Found design unit 1: BusSync-Behavioral" {  } { { "BusSync.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusSync.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695123 ""} { "Info" "ISGN_ENTITY_NAME" "1 BusSync " "Found entity 1: BusSync" {  } { { "BusSync.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/BusSync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515077695123 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multicore " "Elaborating entity \"multicore\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1515077695187 ""}
{ "Warning" "WSGN_SEARCH_FILE" "SRAMControllerOnBus.vhd 2 1 " "Using design file SRAMControllerOnBus.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAMControllerOnBus-Behavioral " "Found design unit 1: SRAMControllerOnBus-Behavioral" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695198 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAMControllerOnBus " "Found entity 1: SRAMControllerOnBus" {  } { { "SRAMControllerOnBus.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/SRAMControllerOnBus.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695198 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1515077695198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAMControllerOnBus SRAMControllerOnBus:inst3 " "Elaborating entity \"SRAMControllerOnBus\" for hierarchy \"SRAMControllerOnBus:inst3\"" {  } { { "multicore.bdf" "inst3" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 584 656 920 792 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515077695200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cluster cluster:clusterInstance " "Elaborating entity \"cluster\" for hierarchy \"cluster:clusterInstance\"" {  } { { "multicore.bdf" "clusterInstance" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/multicore.bdf" { { 440 656 840 552 "clusterInstance" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515077695205 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "nRst cluster.vhd(109) " "VHDL Process Statement warning at cluster.vhd(109): signal \"nRst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cluster.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/cluster.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1515077695208 "|multicore|cluster:clusterInstance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "node cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0 " "Elaborating entity \"node\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\"" {  } { { "cluster.vhd" "\\nodeCluster:0:firstNode:n0" { Text "/student/home/walterdo/hardware_entwurf/riskv/cluster.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515077695209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|InstructionMemory:memInstance " "Elaborating entity \"InstructionMemory\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|InstructionMemory:memInstance\"" {  } { { "node.vhd" "memInstance" { Text "/student/home/walterdo/hardware_entwurf/riskv/node.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515077695218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|InstructionMemory:memInstance\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|InstructionMemory:memInstance\|altsyncram:altsyncram_component\"" {  } { { "InstructionMemory.vhd" "altsyncram_component" { Text "/student/home/walterdo/hardware_entwurf/riskv/InstructionMemory.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515077695257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|InstructionMemory:memInstance\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|InstructionMemory:memInstance\|altsyncram:altsyncram_component\"" {  } { { "InstructionMemory.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/InstructionMemory.vhd" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515077695270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|InstructionMemory:memInstance\|altsyncram:altsyncram_component " "Instantiated megafunction \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|InstructionMemory:memInstance\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file test12dec.hex " "Parameter \"init_file\" = \"test12dec.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1515077695271 ""}  } { { "InstructionMemory.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/InstructionMemory.vhd" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1515077695271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u0s3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u0s3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u0s3 " "Found entity 1: altsyncram_u0s3" {  } { { "db/altsyncram_u0s3.tdf" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/db/altsyncram_u0s3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1515077695310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u0s3 cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|InstructionMemory:memInstance\|altsyncram:altsyncram_component\|altsyncram_u0s3:auto_generated " "Elaborating entity \"altsyncram_u0s3\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|InstructionMemory:memInstance\|altsyncram:altsyncram_component\|altsyncram_u0s3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/16.0.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515077695310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance " "Elaborating entity \"core\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\"" {  } { { "node.vhd" "coreInstance" { Text "/student/home/walterdo/hardware_entwurf/riskv/node.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515077695317 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "MemStage inst4 " "Block or symbol \"MemStage\" of instance \"inst4\" overlaps another block or symbol" {  } { { "core.bdf" "" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 664 4512 4760 840 "inst4" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1515077695319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExecuteStage cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|ExecuteStage:inst3 " "Elaborating entity \"ExecuteStage\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|ExecuteStage:inst3\"" {  } { { "core.bdf" "inst3" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 632 3208 3464 968 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515077695320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|decode:dec " "Elaborating entity \"decode\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|decode:dec\"" {  } { { "core.bdf" "dec" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 632 2208 2440 936 "dec" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515077695324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DecodeStage cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|DecodeStage:inst2 " "Elaborating entity \"DecodeStage\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|DecodeStage:inst2\"" {  } { { "core.bdf" "inst2" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 632 1968 2192 808 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515077695329 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALUTest.vhd 2 1 " "Using design file ALUTest.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALUTest-Behavioral " "Found design unit 1: ALUTest-Behavioral" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695339 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALUTest " "Found entity 1: ALUTest" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695339 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1515077695339 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "SHIFT_LEFT 1 UNSIGNED SIGNED UNSIGNED ALUTest.vhd(71) " "VHDL type inferencing warning at ALUTest.vhd(71): two visible identifiers match \"SHIFT_LEFT\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 71 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515077695339 ""}
{ "Warning" "WVRFX_VHDL_RESOLVED_AMBIGUOUS_INDEXED_NAME" "SHIFT_LEFT 1 UNSIGNED SIGNED UNSIGNED ALUTest.vhd(74) " "VHDL type inferencing warning at ALUTest.vhd(74): two visible identifiers match \"SHIFT_LEFT\" because the actual at position 1 has an ambiguous type - it could be \"UNSIGNED\" or \"SIGNED\", assuming \"UNSIGNED\"" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 74 0 0 } }  } 0 10645 "VHDL type inferencing warning at %6!s!: two visible identifiers match \"%1!s!\" because the actual at position %2!d! has an ambiguous type - it could be \"%3!s!\" or \"%4!s!\", assuming \"%5!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515077695339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUTest cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|ALUTest:alu " "Elaborating entity \"ALUTest\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|ALUTest:alu\"" {  } { { "core.bdf" "alu" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 664 3800 4056 936 "alu" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515077695340 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JumpRel ALUTest.vhd(53) " "VHDL Process Statement warning at ALUTest.vhd(53): signal \"JumpRel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1515077695342 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MemAccessI ALUTest.vhd(67) " "VHDL Process Statement warning at ALUTest.vhd(67): signal \"MemAccessI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1515077695342 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Aux ALUTest.vhd(87) " "VHDL Process Statement warning at ALUTest.vhd(87): signal \"Aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1515077695343 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Aux ALUTest.vhd(107) " "VHDL Process Statement warning at ALUTest.vhd(107): signal \"Aux\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1515077695343 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JumpRel ALUTest.vhd(124) " "VHDL Process Statement warning at ALUTest.vhd(124): signal \"JumpRel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1515077695343 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JumpTargetI ALUTest.vhd(126) " "VHDL Process Statement warning at ALUTest.vhd(126): signal \"JumpTargetI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1515077695343 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JumpTargetI ALUTest.vhd(134) " "VHDL Process Statement warning at ALUTest.vhd(134): signal \"JumpTargetI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1515077695343 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JumpRel ALUTest.vhd(138) " "VHDL Process Statement warning at ALUTest.vhd(138): signal \"JumpRel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1515077695343 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCNext ALUTest.vhd(139) " "VHDL Process Statement warning at ALUTest.vhd(139): signal \"PCNext\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1515077695343 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PCNext ALUTest.vhd(143) " "VHDL Process Statement warning at ALUTest.vhd(143): signal \"PCNext\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1515077695343 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JumpTargetI ALUTest.vhd(144) " "VHDL Process Statement warning at ALUTest.vhd(144): signal \"JumpTargetI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALUTest.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/ALUTest.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1515077695343 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|ALUTest:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|mux:inst " "Elaborating entity \"mux\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|mux:inst\"" {  } { { "core.bdf" "inst" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 592 3560 3752 704 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515077695344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fetch cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|Fetch:inst7 " "Elaborating entity \"Fetch\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|Fetch:inst7\"" {  } { { "core.bdf" "inst7" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 680 1296 1536 824 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515077695347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FetchStage cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|FetchStage:inst6 " "Elaborating entity \"FetchStage\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|FetchStage:inst6\"" {  } { { "core.bdf" "inst6" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 696 1048 1232 808 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515077695350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forward cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|Forward:inst5 " "Elaborating entity \"Forward\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|Forward:inst5\"" {  } { { "core.bdf" "inst5" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 448 2896 3160 656 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515077695353 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DestWrEn_MEM Forward.vhd(38) " "VHDL Process Statement warning at Forward.vhd(38): signal \"DestWrEn_MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Forward.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/Forward.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1515077695355 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|Forward:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DestData_MEM Forward.vhd(39) " "VHDL Process Statement warning at Forward.vhd(39): signal \"DestData_MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Forward.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/Forward.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1515077695355 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|Forward:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DestWrEn_MEM Forward.vhd(46) " "VHDL Process Statement warning at Forward.vhd(46): signal \"DestWrEn_MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Forward.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/Forward.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1515077695355 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|Forward:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DestData_MEM Forward.vhd(47) " "VHDL Process Statement warning at Forward.vhd(47): signal \"DestData_MEM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Forward.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/Forward.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1515077695355 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|Forward:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemStage cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|MemStage:inst4 " "Elaborating entity \"MemStage\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|MemStage:inst4\"" {  } { { "core.bdf" "inst4" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 664 4512 4760 840 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515077695356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemMux cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|MemMux:inst9 " "Elaborating entity \"MemMux\" for hierarchy \"cluster:clusterInstance\|node:\\nodeCluster:0:firstNode:n0\|core:coreInstance\|MemMux:inst9\"" {  } { { "core.bdf" "inst9" { Schematic "/student/home/walterdo/hardware_entwurf/riskv/core.bdf" { { 680 4824 5064 824 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515077695359 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FunctI MemMux.vhd(23) " "VHDL Process Statement warning at MemMux.vhd(23): signal \"FunctI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1515077695362 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FunctI MemMux.vhd(42) " "VHDL Process Statement warning at MemMux.vhd(42): signal \"FunctI\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1515077695362 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RomDataIn MemMux.vhd(44) " "VHDL Process Statement warning at MemMux.vhd(44): signal \"RomDataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1515077695362 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RomDataIn MemMux.vhd(45) " "VHDL Process Statement warning at MemMux.vhd(45): signal \"RomDataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1515077695362 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RomDataIn MemMux.vhd(47) " "VHDL Process Statement warning at MemMux.vhd(47): signal \"RomDataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1515077695362 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RomDataIn MemMux.vhd(50) " "VHDL Process Statement warning at MemMux.vhd(50): signal \"RomDataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1515077695362 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RomDataIn MemMux.vhd(51) " "VHDL Process Statement warning at MemMux.vhd(51): signal \"RomDataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1515077695362 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RomDataIn MemMux.vhd(53) " "VHDL Process Statement warning at MemMux.vhd(53): signal \"RomDataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1515077695362 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RomDataIn MemMux.vhd(55) " "VHDL Process Statement warning at MemMux.vhd(55): signal \"RomDataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1515077695362 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RomDataIn MemMux.vhd(56) " "VHDL Process Statement warning at MemMux.vhd(56): signal \"RomDataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1515077695362 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RomDataIn MemMux.vhd(57) " "VHDL Process Statement warning at MemMux.vhd(57): signal \"RomDataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1515077695362 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RomDataIn MemMux.vhd(58) " "VHDL Process Statement warning at MemMux.vhd(58): signal \"RomDataIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MemMux.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/MemMux.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1515077695362 "|multicore|cluster:clusterInstance|node:\nodeCluster:0:firstNode:n0|core:coreInstance|MemMux:inst9"}
{ "Warning" "WSGN_SEARCH_FILE" "RegSet.vhd 2 1 " "Using design file RegSet.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegSet-Behavioral " "Found design unit 1: RegSet-Behavioral" {  } { { "RegSet.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/RegSet.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695370 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegSet " "Found entity 1: RegSet" {  } { { "RegSet.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/RegSet.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1515077695370 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1515077695370 ""}
{ "Error" "EVRFX_VHDL_ERROR_CANT_CONVERT_TYPE" " universal_integer UNSIGNED RegSet.vhd(43) " "VHDL Type Conversion error at RegSet.vhd(43): cannot convert type \" universal_integer\" to type \"UNSIGNED\"" {  } { { "RegSet.vhd" "" { Text "/student/home/walterdo/hardware_entwurf/riskv/RegSet.vhd" 43 0 0 } }  } 0 10305 "VHDL Type Conversion error at %3!s!: cannot convert type \"%1!s!\" to type \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1515077695370 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 37 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1324 " "Peak virtual memory: 1324 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1515077695583 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jan  4 15:54:55 2018 " "Processing ended: Thu Jan  4 15:54:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1515077695583 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1515077695583 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1515077695583 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1515077695583 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 37 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 37 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1515077695680 ""}
