ISim log file
Running: D:\Work Zone\FPGA\TX\TX_UART_Module\TOP_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/Work Zone/FPGA/TX/TX_UART_Module/TOP_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# isim force add /TOP/reset 1 -radix bin
# isim force add /TOP/reset 1 -radix bin
# isim force add /TOP/clk_p 1 -radix bin -value 0 -radix bin -time 2500 ps -repeat 5 ns
# isim force add /TOP/clk_N 0 -radix bin -value 1 -radix bin -time 2500 ps -repeat 5 ns
# isim force add /TOP/clk_N 0 -radix bin -value 1 -radix bin -time 2500 ps -repeat 5 ns
# run 1.00us
# isim force add /TOP/TX_EN 1 -radix bin
# isim force add /TOP/TX_EN 1 -radix bin
# run all
Stopped at time : 1873135 ns : File "D:/Work Zone/FPGA/TX/TX_UART_Module/Input_Data.v" Line 27
# isim force add /TOP/Switches 101 -radix bin
# isim force add /TOP/Switches 101 -radix bin
# run all
Stopped at time : 4062645 ns : File "D:/Work Zone/FPGA/TX/TX_UART_Module/Input_Data.v" Line 27
# isim force add /TOP/reset 0 -radix bin
# isim force add /TOP/reset 0 -radix bin
# run all
START

READ:x

READ:x

READ:x

READ:x

READ:x

READ:x

READ:x

READ:x

stop

START

READ:1

READ:0

READ:1

READ:0

READ:0

READ:0

READ:0

READ:0

stop

START

READ:1

READ:0

READ:1

READ:0

READ:0

READ:0

READ:0

READ:0

stop

START

READ:1

READ:0

READ:1

READ:0

READ:0

READ:0

READ:0

READ:0

stop

START

READ:1

READ:0

READ:1

READ:0

READ:0

READ:0

READ:0

READ:0

stop

START

READ:1

READ:0

READ:1

READ:0

READ:0

READ:0

READ:0

READ:0

stop

START

READ:1

READ:0

READ:1

READ:0

READ:0

READ:0

READ:0

READ:0

Stopped at time : 5271935 ns : File "D:/Work Zone/FPGA/TX/TX_UART_Module/Input_Data.v" Line 27
