
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.48+57 (git sha1 d37449605, clang++ 18.1.8 -fPIC -O3)

-- Running command `read -vlog2k TestVerilogZ.sv.v; synth_ecp5 -top SystemConnect -json fpga_build/SystemConnect-netlist.json' --

1. Executing Verilog-2005 frontend: TestVerilogZ.sv.v
Parsing Verilog input from `TestVerilogZ.sv.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (TestVerilogZ.sv.v:22)
Warning: Yosys has only limited support for tri-state logic at the moment. (TestVerilogZ.sv.v:23)
Storing AST representation for module `$abstract\SystemConnect'.
Storing AST representation for module `$abstract\MyClockGen'.
Storing AST representation for module `$abstract\I2C_main'.
Successfully finished Verilog frontend.

2. Executing SYNTH_ECP5 pass.

2.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

2.2. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

2.3. Executing HIERARCHY pass (managing design hierarchy).

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\SystemConnect'.
Generating RTLIL representation for module `\SystemConnect'.

2.4.1. Analyzing design hierarchy..
Top module:  \SystemConnect

2.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\I2C_main'.
Generating RTLIL representation for module `\I2C_main'.

2.4.3. Executing AST frontend in derive mode using pre-parsed AST for module `\MyClockGen'.
Generating RTLIL representation for module `\MyClockGen'.

2.4.4. Analyzing design hierarchy..
Top module:  \SystemConnect
Used module:     \I2C_main
Used module:     \MyClockGen

2.4.5. Analyzing design hierarchy..
Top module:  \SystemConnect
Used module:     \I2C_main
Used module:     \MyClockGen
Removing unused module `$abstract\I2C_main'.
Removing unused module `$abstract\MyClockGen'.
Removing unused module `$abstract\SystemConnect'.
Removed 3 unused modules.

2.5. Executing PROC pass (convert processes to netlists).

2.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$117'.
Cleaned up 1 empty switch.

2.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:350$224 in module TRELLIS_FF.
Marked 1 switch rules as full_case in process $proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$176 in module DPR16X4C.
Marked 1 switch rules as full_case in process $proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$118 in module TRELLIS_DPR16X4.
Marked 9 switch rules as full_case in process $proc$TestVerilogZ.sv.v:142$233 in module I2C_main.
Removed a total of 0 dead cases.

2.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 45 assignments to connections.

2.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\TRELLIS_FF.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$225'.
  Set init value: \Q = 1'0

2.5.5. Executing PROC_ARST pass (detect async resets in processes).

2.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~28 debug messages>

2.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TRELLIS_FF.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$225'.
Creating decoders for process `\TRELLIS_FF.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:350$224'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$199'.
Creating decoders for process `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$176'.
     1/3: $1$memwr$\ram$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$175_EN[3:0]$182
     2/3: $1$memwr$\ram$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$175_DATA[3:0]$181
     3/3: $1$memwr$\ram$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$175_ADDR[3:0]$180
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$142'.
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$118'.
     1/3: $1$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$116_EN[3:0]$124
     2/3: $1$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$116_DATA[3:0]$123
     3/3: $1$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$116_ADDR[3:0]$122
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$117'.
Creating decoders for process `\I2C_main.$proc$TestVerilogZ.sv.v:142$233'.
     1/29: $5$lookahead\my_mem$232[63:0]$283
     2/29: $5$bitselwrite$pos$TestVerilogZ.sv.v:255$231[5:0]$282
     3/29: $4$lookahead\my_mem$232[63:0]$255
     4/29: $4$bitselwrite$pos$TestVerilogZ.sv.v:255$231[5:0]$254
     5/29: $3$lookahead\my_mem$232[63:0]$252
     6/29: $3$bitselwrite$pos$TestVerilogZ.sv.v:255$231[5:0]$251
     7/29: $2$lookahead\my_mem$232[63:0]$250
     8/29: $2$bitselwrite$pos$TestVerilogZ.sv.v:255$231[5:0]$249
     9/29: $1$lookahead\my_mem$232[63:0]$238
    10/29: $1$bitselwrite$pos$TestVerilogZ.sv.v:255$231[5:0]$237
    11/29: $0\counter[1:0]
    12/29: $0\state[2:0]
    13/29: $0\byte_count[5:0]
    14/29: $0\mem_count[5:0]
    15/29: $0\dataByte[7:0]
    16/29: $0\registerAddress[7:0]
    17/29: $0\addressFromMaster[6:0]
    18/29: $0\bit_count[3:0]
    19/29: $0\address_check[2:0]
    20/29: $0\tester[0:0]
    21/29: $0\sendStop[0:0]
    22/29: $0\sendStart[0:0]
    23/29: $0\repeated_start[0:0]
    24/29: $0\writeComplete[0:0]
    25/29: $0\rw[0:0]
    26/29: $0\ledByte[7:0]
    27/29: $0\sda_o[0:0]
    28/29: $0\receiving[0:0]
    29/29: $0\debug[4:0]

2.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.5.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TRELLIS_FF.\Q' using process `\TRELLIS_FF.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:350$224'.
  created $dff cell `$procdff$704' with positive edge clock.
Creating register for signal `\DPR16X4C.\i' using process `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$160_EN' using process `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$161_EN' using process `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$162_EN' using process `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$163_EN' using process `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$164_EN' using process `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$165_EN' using process `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$166_EN' using process `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$167_EN' using process `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$168_EN' using process `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$169_EN' using process `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$170_EN' using process `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$171_EN' using process `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$172_EN' using process `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$173_EN' using process `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$174_EN' using process `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$199'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$175_ADDR' using process `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$176'.
  created $dff cell `$procdff$705' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$175_DATA' using process `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$176'.
  created $dff cell `$procdff$706' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$175_EN' using process `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$176'.
  created $dff cell `$procdff$707' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\i' using process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$100_EN' using process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$101_EN' using process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$102_EN' using process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$103_EN' using process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$104_EN' using process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$105_EN' using process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$106_EN' using process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$107_EN' using process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$108_EN' using process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$109_EN' using process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$110_EN' using process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$111_EN' using process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$112_EN' using process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$113_EN' using process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$114_EN' using process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$115_EN' using process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$142'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$116_ADDR' using process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$118'.
  created $dff cell `$procdff$708' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$116_DATA' using process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$118'.
  created $dff cell `$procdff$709' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$116_EN' using process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$118'.
  created $dff cell `$procdff$710' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\muxwre' using process `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$117'.
  created direct connection (no actual register cell created).
Creating register for signal `\I2C_main.\debug' using process `\I2C_main.$proc$TestVerilogZ.sv.v:142$233'.
  created $dff cell `$procdff$711' with positive edge clock.
Creating register for signal `\I2C_main.\receiving' using process `\I2C_main.$proc$TestVerilogZ.sv.v:142$233'.
  created $dff cell `$procdff$712' with positive edge clock.
Creating register for signal `\I2C_main.\sda_o' using process `\I2C_main.$proc$TestVerilogZ.sv.v:142$233'.
  created $dff cell `$procdff$713' with positive edge clock.
Creating register for signal `\I2C_main.\ledByte' using process `\I2C_main.$proc$TestVerilogZ.sv.v:142$233'.
  created $dff cell `$procdff$714' with positive edge clock.
Creating register for signal `\I2C_main.\rw' using process `\I2C_main.$proc$TestVerilogZ.sv.v:142$233'.
  created $dff cell `$procdff$715' with positive edge clock.
Creating register for signal `\I2C_main.\writeComplete' using process `\I2C_main.$proc$TestVerilogZ.sv.v:142$233'.
  created $dff cell `$procdff$716' with positive edge clock.
Creating register for signal `\I2C_main.\repeated_start' using process `\I2C_main.$proc$TestVerilogZ.sv.v:142$233'.
  created $dff cell `$procdff$717' with positive edge clock.
Creating register for signal `\I2C_main.\sendStart' using process `\I2C_main.$proc$TestVerilogZ.sv.v:142$233'.
  created $dff cell `$procdff$718' with positive edge clock.
Creating register for signal `\I2C_main.\sendStop' using process `\I2C_main.$proc$TestVerilogZ.sv.v:142$233'.
  created $dff cell `$procdff$719' with positive edge clock.
Creating register for signal `\I2C_main.\tester' using process `\I2C_main.$proc$TestVerilogZ.sv.v:142$233'.
  created $dff cell `$procdff$720' with positive edge clock.
Creating register for signal `\I2C_main.\counter' using process `\I2C_main.$proc$TestVerilogZ.sv.v:142$233'.
  created $dff cell `$procdff$721' with positive edge clock.
Creating register for signal `\I2C_main.\address_check' using process `\I2C_main.$proc$TestVerilogZ.sv.v:142$233'.
  created $dff cell `$procdff$722' with positive edge clock.
Creating register for signal `\I2C_main.\bit_count' using process `\I2C_main.$proc$TestVerilogZ.sv.v:142$233'.
  created $dff cell `$procdff$723' with positive edge clock.
Creating register for signal `\I2C_main.\addressFromMaster' using process `\I2C_main.$proc$TestVerilogZ.sv.v:142$233'.
  created $dff cell `$procdff$724' with positive edge clock.
Creating register for signal `\I2C_main.\registerAddress' using process `\I2C_main.$proc$TestVerilogZ.sv.v:142$233'.
  created $dff cell `$procdff$725' with positive edge clock.
Creating register for signal `\I2C_main.\dataByte' using process `\I2C_main.$proc$TestVerilogZ.sv.v:142$233'.
  created $dff cell `$procdff$726' with positive edge clock.
Creating register for signal `\I2C_main.\my_mem' using process `\I2C_main.$proc$TestVerilogZ.sv.v:142$233'.
  created $dff cell `$procdff$727' with positive edge clock.
Creating register for signal `\I2C_main.\mem_count' using process `\I2C_main.$proc$TestVerilogZ.sv.v:142$233'.
  created $dff cell `$procdff$728' with positive edge clock.
Creating register for signal `\I2C_main.\byte_count' using process `\I2C_main.$proc$TestVerilogZ.sv.v:142$233'.
  created $dff cell `$procdff$729' with positive edge clock.
Creating register for signal `\I2C_main.\state' using process `\I2C_main.$proc$TestVerilogZ.sv.v:142$233'.
  created $dff cell `$procdff$730' with positive edge clock.
Creating register for signal `\I2C_main.$bitselwrite$pos$TestVerilogZ.sv.v:255$231' using process `\I2C_main.$proc$TestVerilogZ.sv.v:142$233'.
  created $dff cell `$procdff$731' with positive edge clock.
Creating register for signal `\I2C_main.$lookahead\my_mem$232' using process `\I2C_main.$proc$TestVerilogZ.sv.v:142$233'.
  created $dff cell `$procdff$732' with positive edge clock.

2.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `TRELLIS_FF.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$225'.
Found and cleaned up 2 empty switches in `\TRELLIS_FF.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:350$224'.
Removing empty process `TRELLIS_FF.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:350$224'.
Removing empty process `DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$199'.
Found and cleaned up 1 empty switch in `\DPR16X4C.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$176'.
Removing empty process `TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$142'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$118'.
Removing empty process `TRELLIS_DPR16X4.$proc$/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$117'.
Found and cleaned up 24 empty switches in `\I2C_main.$proc$TestVerilogZ.sv.v:142$233'.
Removing empty process `I2C_main.$proc$TestVerilogZ.sv.v:142$233'.
Cleaned up 28 empty switches.

2.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module MyClockGen.
Optimizing module I2C_main.
<suppressed ~13 debug messages>
Optimizing module SystemConnect.

2.6. Executing FLATTEN pass (flatten design).
Deleting now unused module MyClockGen.
Deleting now unused module I2C_main.
<suppressed ~2 debug messages>

2.7. Executing TRIBUF pass.

2.8. Executing DEMINOUT pass (demote inout ports to input or output).

2.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemConnect.
<suppressed ~3 debug messages>

2.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemConnect..
Removed 28 unused cells and 210 unused wires.
<suppressed ~33 debug messages>

2.11. Executing CHECK pass (checking for obvious problems).
Checking module SystemConnect...
Warning: Wire SystemConnect.\gpdi_scl is used but has no driver.
Found and reported 1 problems.

2.12. Executing OPT pass (performing simple optimizations).

2.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemConnect.

2.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SystemConnect'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

2.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SystemConnect..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\instance1.$procmux$582: \instance1.repeated_start -> 1'0
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\instance1.$procmux$324.
    dead port 1/2 on $mux $flatten\instance1.$procmux$327.
    dead port 2/2 on $mux $flatten\instance1.$procmux$329.
    dead port 1/2 on $mux $flatten\instance1.$procmux$332.
    dead port 1/2 on $mux $flatten\instance1.$procmux$354.
    dead port 2/2 on $mux $flatten\instance1.$procmux$356.
    dead port 1/2 on $mux $flatten\instance1.$procmux$359.
    dead port 2/2 on $mux $flatten\instance1.$procmux$377.
    dead port 1/2 on $mux $flatten\instance1.$procmux$380.
    dead port 1/2 on $mux $flatten\instance1.$procmux$395.
Removed 10 multiplexer ports.
<suppressed ~29 debug messages>

2.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SystemConnect.
  Optimizing cells in module \SystemConnect.
Performed a total of 1 changes.

2.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SystemConnect'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

2.12.6. Executing OPT_DFF pass (perform DFF optimizations).

2.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemConnect..
Removed 0 unused cells and 25 unused wires.
<suppressed ~3 debug messages>

2.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemConnect.

2.12.9. Rerunning OPT passes. (Maybe there is more to do..)

2.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SystemConnect..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

2.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SystemConnect.
Performed a total of 0 changes.

2.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SystemConnect'.
Removed a total of 0 cells.

2.12.13. Executing OPT_DFF pass (perform DFF optimizations).

2.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemConnect..

2.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemConnect.

2.12.16. Finished OPT passes. (There is nothing left to do.)

2.13. Executing FSM pass (extract and optimize FSM).

2.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking SystemConnect.instance1.addressFromMaster as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking SystemConnect.instance1.dataByte as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking SystemConnect.instance1.registerAddress as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register SystemConnect.instance1.state.

2.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\instance1.state' from module `\SystemConnect'.
  found $dff cell for state register: $flatten\instance1.$procdff$730
  root of input selection tree: $flatten\instance1.$0\state[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \instance1.reset
  found ctrl input: $flatten\instance1.$eq$TestVerilogZ.sv.v:182$248_Y
  found ctrl input: $flatten\instance1.$logic_and$TestVerilogZ.sv.v:172$247_Y
  found ctrl input: $flatten\instance1.$logic_and$TestVerilogZ.sv.v:166$244_Y
  found ctrl input: \instance1.sendStart
  found state code: 3'001
  found ctrl input: \instance1.sendStop
  found state code: 3'000
  found ctrl input: $flatten\instance1.$eq$TestVerilogZ.sv.v:185$253_Y
  found ctrl input: $flatten\instance1.$eq$TestVerilogZ.sv.v:260$295_Y
  found ctrl input: $flatten\instance1.$eq$TestVerilogZ.sv.v:237$275_Y
  found ctrl input: $flatten\instance1.$eq$TestVerilogZ.sv.v:224$269_Y
  found ctrl input: $flatten\instance1.$eq$TestVerilogZ.sv.v:204$262_Y
  found ctrl input: $flatten\instance1.$eq$TestVerilogZ.sv.v:211$268_Y
  found ctrl input: \instance1.repeated_start
  found state code: 3'010
  found state code: 3'110
  found ctrl input: \instance1.rw
  found state code: 3'011
  found state code: 3'100
  found ctrl input: $flatten\instance1.$and$TestVerilogZ.sv.v:193$261_Y
  found ctrl input: $flatten\instance1.$or$TestVerilogZ.sv.v:187$258_Y
  found state code: 3'111
  found state code: 3'101
  found ctrl output: $flatten\instance1.$eq$TestVerilogZ.sv.v:260$295_Y
  found ctrl output: $flatten\instance1.$eq$TestVerilogZ.sv.v:251$281_Y
  found ctrl output: $flatten\instance1.$eq$TestVerilogZ.sv.v:237$275_Y
  found ctrl output: $flatten\instance1.$eq$TestVerilogZ.sv.v:224$269_Y
  found ctrl output: $flatten\instance1.$eq$TestVerilogZ.sv.v:204$262_Y
  found ctrl output: $flatten\instance1.$eq$TestVerilogZ.sv.v:172$246_Y
  found ctrl output: $flatten\instance1.$eq$TestVerilogZ.sv.v:166$243_Y
  ctrl inputs: { \instance1.reset \instance1.rw \instance1.repeated_start \instance1.sendStart \instance1.sendStop $flatten\instance1.$logic_and$TestVerilogZ.sv.v:166$244_Y $flatten\instance1.$logic_and$TestVerilogZ.sv.v:172$247_Y $flatten\instance1.$eq$TestVerilogZ.sv.v:182$248_Y $flatten\instance1.$eq$TestVerilogZ.sv.v:185$253_Y $flatten\instance1.$or$TestVerilogZ.sv.v:187$258_Y $flatten\instance1.$and$TestVerilogZ.sv.v:193$261_Y $flatten\instance1.$eq$TestVerilogZ.sv.v:211$268_Y }
  ctrl outputs: { $flatten\instance1.$0\state[2:0] $flatten\instance1.$eq$TestVerilogZ.sv.v:166$243_Y $flatten\instance1.$eq$TestVerilogZ.sv.v:172$246_Y $flatten\instance1.$eq$TestVerilogZ.sv.v:204$262_Y $flatten\instance1.$eq$TestVerilogZ.sv.v:224$269_Y $flatten\instance1.$eq$TestVerilogZ.sv.v:237$275_Y $flatten\instance1.$eq$TestVerilogZ.sv.v:251$281_Y $flatten\instance1.$eq$TestVerilogZ.sv.v:260$295_Y }
  transition:      3'000 12'0----000---- ->      3'000 10'0001000000
  transition:      3'000 12'0--0-100---- ->      3'000 10'0001000000
  transition:      3'000 12'0--1-100---- ->      3'001 10'0011000000
  transition:      3'000 12'0---0010---- ->      3'000 10'0001000000
  transition:      3'000 12'0--00110---- ->      3'000 10'0001000000
  transition:      3'000 12'0--10110---- ->      3'001 10'0011000000
  transition:      3'000 12'0---1-10---- ->      3'000 10'0001000000
  transition:      3'000 12'0---00010--- ->      3'000 10'0001000000
  transition:      3'000 12'0--001010--- ->      3'000 10'0001000000
  transition:      3'000 12'0--101010--- ->      3'001 10'0011000000
  transition:      3'000 12'0---00110--- ->      3'000 10'0001000000
  transition:      3'000 12'0--001110--- ->      3'000 10'0001000000
  transition:      3'000 12'0--101110--- ->      3'001 10'0011000000
  transition:      3'000 12'0-0-0001100- ->      3'000 10'0001000000
  transition:      3'000 12'0-000101100- ->      3'000 10'0001000000
  transition:      3'000 12'0-010101100- ->      3'001 10'0011000000
  transition:      3'000 12'0-0-0011100- ->      3'000 10'0001000000
  transition:      3'000 12'0-000111100- ->      3'000 10'0001000000
  transition:      3'000 12'0-010111100- ->      3'001 10'0011000000
  transition:      3'000 12'0-0-0--1110- ->      3'111 10'1111000000
  transition:      3'000 12'0-1-0--11-0- ->      3'101 10'1011000000
  transition:      3'000 12'0---0--11-1- ->      3'110 10'1101000000
  transition:      3'000 12'0---1001---- ->      3'000 10'0001000000
  transition:      3'000 12'0--01101---- ->      3'000 10'0001000000
  transition:      3'000 12'0--11101---- ->      3'001 10'0011000000
  transition:      3'000 12'0---1-11---- ->      3'000 10'0001000000
  transition:      3'000 12'1----------- ->      3'000 10'0001000000
  transition:      3'100 12'0----000---- ->      3'100 10'1000000000
  transition:      3'100 12'0--0-100---- ->      3'100 10'1000000000
  transition:      3'100 12'0--1-100---- ->      3'001 10'0010000000
  transition:      3'100 12'0---0010---- ->      3'100 10'1000000000
  transition:      3'100 12'0--00110---- ->      3'100 10'1000000000
  transition:      3'100 12'0--10110---- ->      3'001 10'0010000000
  transition:      3'100 12'0---1-10---- ->      3'000 10'0000000000
  transition:      3'100 12'0---00010--- ->      3'100 10'1000000000
  transition:      3'100 12'0--001010--- ->      3'100 10'1000000000
  transition:      3'100 12'0--101010--- ->      3'001 10'0010000000
  transition:      3'100 12'0---00110--- ->      3'100 10'1000000000
  transition:      3'100 12'0--001110--- ->      3'100 10'1000000000
  transition:      3'100 12'0--101110--- ->      3'001 10'0010000000
  transition:      3'100 12'0-0-0001100- ->      3'100 10'1000000000
  transition:      3'100 12'0-000101100- ->      3'100 10'1000000000
  transition:      3'100 12'0-010101100- ->      3'001 10'0010000000
  transition:      3'100 12'0-0-0011100- ->      3'100 10'1000000000
  transition:      3'100 12'0-000111100- ->      3'100 10'1000000000
  transition:      3'100 12'0-010111100- ->      3'001 10'0010000000
  transition:      3'100 12'0-0-0--1110- ->      3'111 10'1110000000
  transition:      3'100 12'0-1-0--11-0- ->      3'101 10'1010000000
  transition:      3'100 12'0---0--11-1- ->      3'110 10'1100000000
  transition:      3'100 12'0---1001---- ->      3'100 10'1000000000
  transition:      3'100 12'0--01101---- ->      3'100 10'1000000000
  transition:      3'100 12'0--11101---- ->      3'001 10'0010000000
  transition:      3'100 12'0---1-11---- ->      3'000 10'0000000000
  transition:      3'100 12'1----------- ->      3'000 10'0000000000
  transition:      3'010 12'0----000---- ->      3'010 10'0100001000
  transition:      3'010 12'0--0-100---- ->      3'010 10'0100001000
  transition:      3'010 12'0--1-100---- ->      3'001 10'0010001000
  transition:      3'010 12'0---0010---- ->      3'010 10'0100001000
  transition:      3'010 12'0--00110---- ->      3'010 10'0100001000
  transition:      3'010 12'0--10110---- ->      3'001 10'0010001000
  transition:      3'010 12'0---1-10---- ->      3'000 10'0000001000
  transition:      3'010 12'0---00010--0 ->      3'010 10'0100001000
  transition:      3'010 12'0--001010--0 ->      3'010 10'0100001000
  transition:      3'010 12'0--101010--0 ->      3'001 10'0010001000
  transition:      3'010 12'0---00110--0 ->      3'010 10'0100001000
  transition:      3'010 12'0--001110--0 ->      3'010 10'0100001000
  transition:      3'010 12'0--101110--0 ->      3'001 10'0010001000
  transition:      3'010 12'00--0--10--1 ->      3'011 10'0110001000
  transition:      3'010 12'01--00010--1 ->      3'010 10'0100001000
  transition:      3'010 12'01-001010--1 ->      3'010 10'0100001000
  transition:      3'010 12'01-101010--1 ->      3'001 10'0010001000
  transition:      3'010 12'01--00110--1 ->      3'010 10'0100001000
  transition:      3'010 12'01-001110--1 ->      3'010 10'0100001000
  transition:      3'010 12'01-101110--1 ->      3'001 10'0010001000
  transition:      3'010 12'0-0-0001100- ->      3'010 10'0100001000
  transition:      3'010 12'0-000101100- ->      3'010 10'0100001000
  transition:      3'010 12'0-010101100- ->      3'001 10'0010001000
  transition:      3'010 12'0-0-0011100- ->      3'010 10'0100001000
  transition:      3'010 12'0-000111100- ->      3'010 10'0100001000
  transition:      3'010 12'0-010111100- ->      3'001 10'0010001000
  transition:      3'010 12'0-0-0--1110- ->      3'111 10'1110001000
  transition:      3'010 12'0-1-0--11-0- ->      3'101 10'1010001000
  transition:      3'010 12'0---0--11-1- ->      3'110 10'1100001000
  transition:      3'010 12'0---1001---- ->      3'010 10'0100001000
  transition:      3'010 12'0--01101---- ->      3'010 10'0100001000
  transition:      3'010 12'0--11101---- ->      3'001 10'0010001000
  transition:      3'010 12'0---1-11---- ->      3'000 10'0000001000
  transition:      3'010 12'1----------- ->      3'000 10'0000001000
  transition:      3'110 12'0----000---- ->      3'110 10'1100000010
  transition:      3'110 12'0--0-100---- ->      3'110 10'1100000010
  transition:      3'110 12'0--1-100---- ->      3'001 10'0010000010
  transition:      3'110 12'0---0010---- ->      3'110 10'1100000010
  transition:      3'110 12'0--00110---- ->      3'110 10'1100000010
  transition:      3'110 12'0--10110---- ->      3'001 10'0010000010
  transition:      3'110 12'0---1-10---- ->      3'000 10'0000000010
  transition:      3'110 12'0---00010--- ->      3'110 10'1100000010
  transition:      3'110 12'0--001010--- ->      3'110 10'1100000010
  transition:      3'110 12'0--101010--- ->      3'001 10'0010000010
  transition:      3'110 12'0---00110--- ->      3'110 10'1100000010
  transition:      3'110 12'0--001110--- ->      3'110 10'1100000010
  transition:      3'110 12'0--101110--- ->      3'001 10'0010000010
  transition:      3'110 12'0-0-0001100- ->      3'110 10'1100000010
  transition:      3'110 12'0-000101100- ->      3'110 10'1100000010
  transition:      3'110 12'0-010101100- ->      3'001 10'0010000010
  transition:      3'110 12'0-0-0011100- ->      3'110 10'1100000010
  transition:      3'110 12'0-000111100- ->      3'110 10'1100000010
  transition:      3'110 12'0-010111100- ->      3'001 10'0010000010
  transition:      3'110 12'0-0-0--1110- ->      3'111 10'1110000010
  transition:      3'110 12'0-1-0--11-0- ->      3'101 10'1010000010
  transition:      3'110 12'0---0--11-1- ->      3'110 10'1100000010
  transition:      3'110 12'0---1001---- ->      3'110 10'1100000010
  transition:      3'110 12'0--01101---- ->      3'110 10'1100000010
  transition:      3'110 12'0--11101---- ->      3'001 10'0010000010
  transition:      3'110 12'0---1-11---- ->      3'000 10'0000000010
  transition:      3'110 12'1----------- ->      3'000 10'0000000010
  transition:      3'001 12'0----000---- ->      3'001 10'0010010000
  transition:      3'001 12'0--0-100---- ->      3'001 10'0010010000
  transition:      3'001 12'0--1-100---- ->      3'001 10'0010010000
  transition:      3'001 12'0---0010---- ->      3'001 10'0010010000
  transition:      3'001 12'0--00110---- ->      3'001 10'0010010000
  transition:      3'001 12'0--10110---- ->      3'001 10'0010010000
  transition:      3'001 12'0---1-10---- ->      3'000 10'0000010000
  transition:      3'001 12'0---00010--0 ->      3'001 10'0010010000
  transition:      3'001 12'0--001010--0 ->      3'001 10'0010010000
  transition:      3'001 12'0--101010--0 ->      3'001 10'0010010000
  transition:      3'001 12'0---00110--0 ->      3'001 10'0010010000
  transition:      3'001 12'0--001110--0 ->      3'001 10'0010010000
  transition:      3'001 12'0--101110--0 ->      3'001 10'0010010000
  transition:      3'001 12'0-0-0--10--1 ->      3'010 10'0100010000
  transition:      3'001 12'0-1-0--10--1 ->      3'110 10'1100010000
  transition:      3'001 12'0-0-0001100- ->      3'001 10'0010010000
  transition:      3'001 12'0-000101100- ->      3'001 10'0010010000
  transition:      3'001 12'0-010101100- ->      3'001 10'0010010000
  transition:      3'001 12'0-0-0011100- ->      3'001 10'0010010000
  transition:      3'001 12'0-000111100- ->      3'001 10'0010010000
  transition:      3'001 12'0-010111100- ->      3'001 10'0010010000
  transition:      3'001 12'0-0-0--1110- ->      3'111 10'1110010000
  transition:      3'001 12'0-1-0--11-0- ->      3'101 10'1010010000
  transition:      3'001 12'0---0--11-1- ->      3'110 10'1100010000
  transition:      3'001 12'0---1001---- ->      3'001 10'0010010000
  transition:      3'001 12'0--01101---- ->      3'001 10'0010010000
  transition:      3'001 12'0--11101---- ->      3'001 10'0010010000
  transition:      3'001 12'0---1-11---- ->      3'000 10'0000010000
  transition:      3'001 12'1----------- ->      3'000 10'0000010000
  transition:      3'101 12'0----000---- ->      3'101 10'1010000001
  transition:      3'101 12'0--0-100---- ->      3'101 10'1010000001
  transition:      3'101 12'0--1-100---- ->      3'001 10'0010000001
  transition:      3'101 12'0---0010---- ->      3'101 10'1010000001
  transition:      3'101 12'0--00110---- ->      3'101 10'1010000001
  transition:      3'101 12'0--10110---- ->      3'001 10'0010000001
  transition:      3'101 12'0---1-10---- ->      3'000 10'0000000001
  transition:      3'101 12'0---0--10--- ->      3'000 10'0000000001
  transition:      3'101 12'0-0-0001100- ->      3'101 10'1010000001
  transition:      3'101 12'0-000101100- ->      3'101 10'1010000001
  transition:      3'101 12'0-010101100- ->      3'001 10'0010000001
  transition:      3'101 12'0-0-0011100- ->      3'101 10'1010000001
  transition:      3'101 12'0-000111100- ->      3'101 10'1010000001
  transition:      3'101 12'0-010111100- ->      3'001 10'0010000001
  transition:      3'101 12'0-0-0--1110- ->      3'111 10'1110000001
  transition:      3'101 12'0-1-0--11-0- ->      3'101 10'1010000001
  transition:      3'101 12'0---0--11-1- ->      3'110 10'1100000001
  transition:      3'101 12'0---1001---- ->      3'101 10'1010000001
  transition:      3'101 12'0--01101---- ->      3'101 10'1010000001
  transition:      3'101 12'0--11101---- ->      3'001 10'0010000001
  transition:      3'101 12'0---1-11---- ->      3'000 10'0000000001
  transition:      3'101 12'1----------- ->      3'000 10'0000000001
  transition:      3'011 12'0----000---- ->      3'011 10'0110000100
  transition:      3'011 12'0--0-100---- ->      3'011 10'0110000100
  transition:      3'011 12'0--1-100---- ->      3'001 10'0010000100
  transition:      3'011 12'0---0010---- ->      3'011 10'0110000100
  transition:      3'011 12'0--00110---- ->      3'011 10'0110000100
  transition:      3'011 12'0--10110---- ->      3'001 10'0010000100
  transition:      3'011 12'0---1-10---- ->      3'000 10'0000000100
  transition:      3'011 12'00--00010--0 ->      3'011 10'0110000100
  transition:      3'011 12'00-001010--0 ->      3'011 10'0110000100
  transition:      3'011 12'00-101010--0 ->      3'001 10'0010000100
  transition:      3'011 12'00--00110--0 ->      3'011 10'0110000100
  transition:      3'011 12'00-001110--0 ->      3'011 10'0110000100
  transition:      3'011 12'00-101110--0 ->      3'001 10'0010000100
  transition:      3'011 12'00--0--10--1 ->      3'100 10'1000000100
  transition:      3'011 12'01--0--10--- ->      3'000 10'0000000100
  transition:      3'011 12'0-0-0001100- ->      3'011 10'0110000100
  transition:      3'011 12'0-000101100- ->      3'011 10'0110000100
  transition:      3'011 12'0-010101100- ->      3'001 10'0010000100
  transition:      3'011 12'0-0-0011100- ->      3'011 10'0110000100
  transition:      3'011 12'0-000111100- ->      3'011 10'0110000100
  transition:      3'011 12'0-010111100- ->      3'001 10'0010000100
  transition:      3'011 12'0-0-0--1110- ->      3'111 10'1110000100
  transition:      3'011 12'0-1-0--11-0- ->      3'101 10'1010000100
  transition:      3'011 12'0---0--11-1- ->      3'110 10'1100000100
  transition:      3'011 12'0---1001---- ->      3'011 10'0110000100
  transition:      3'011 12'0--01101---- ->      3'011 10'0110000100
  transition:      3'011 12'0--11101---- ->      3'001 10'0010000100
  transition:      3'011 12'0---1-11---- ->      3'000 10'0000000100
  transition:      3'011 12'1----------- ->      3'000 10'0000000100
  transition:      3'111 12'0----000---- ->      3'111 10'1110100000
  transition:      3'111 12'0--0-100---- ->      3'111 10'1110100000
  transition:      3'111 12'0--1-100---- ->      3'001 10'0010100000
  transition:      3'111 12'0---0010---- ->      3'111 10'1110100000
  transition:      3'111 12'0--00110---- ->      3'111 10'1110100000
  transition:      3'111 12'0--10110---- ->      3'001 10'0010100000
  transition:      3'111 12'0---1-10---- ->      3'000 10'0000100000
  transition:      3'111 12'0---00010--- ->      3'111 10'1110100000
  transition:      3'111 12'0--001010--- ->      3'111 10'1110100000
  transition:      3'111 12'0--101010--- ->      3'001 10'0010100000
  transition:      3'111 12'0---00110--- ->      3'111 10'1110100000
  transition:      3'111 12'0--001110--- ->      3'111 10'1110100000
  transition:      3'111 12'0--101110--- ->      3'001 10'0010100000
  transition:      3'111 12'0-0-0001100- ->      3'111 10'1110100000
  transition:      3'111 12'0-000101100- ->      3'111 10'1110100000
  transition:      3'111 12'0-010101100- ->      3'001 10'0010100000
  transition:      3'111 12'0-0-0011100- ->      3'111 10'1110100000
  transition:      3'111 12'0-000111100- ->      3'111 10'1110100000
  transition:      3'111 12'0-010111100- ->      3'001 10'0010100000
  transition:      3'111 12'0-0-0--1110- ->      3'111 10'1110100000
  transition:      3'111 12'0-1-0--11-0- ->      3'101 10'1010100000
  transition:      3'111 12'0---0--11-1- ->      3'110 10'1100100000
  transition:      3'111 12'0---1001---- ->      3'111 10'1110100000
  transition:      3'111 12'0--01101---- ->      3'111 10'1110100000
  transition:      3'111 12'0--11101---- ->      3'001 10'0010100000
  transition:      3'111 12'0---1-11---- ->      3'000 10'0000100000
  transition:      3'111 12'1----------- ->      3'000 10'0000100000

2.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\instance1.state$739' from module `\SystemConnect'.
  Merging pattern 12'0---1-10---- and 12'0---1-11---- from group (0 0 10'0001000000).
  Merging pattern 12'0---1-11---- and 12'0---1-10---- from group (0 0 10'0001000000).
  Merging pattern 12'0-0-0001100- and 12'0-0-0011100- from group (0 0 10'0001000000).
  Merging pattern 12'0-000101100- and 12'0-000111100- from group (0 0 10'0001000000).
  Merging pattern 12'0-0-0011100- and 12'0-0-0001100- from group (0 0 10'0001000000).
  Merging pattern 12'0-000111100- and 12'0-000101100- from group (0 0 10'0001000000).
  Merging pattern 12'0---00010--- and 12'0---00110--- from group (0 0 10'0001000000).
  Merging pattern 12'0--001010--- and 12'0--001110--- from group (0 0 10'0001000000).
  Merging pattern 12'0---00110--- and 12'0---00010--- from group (0 0 10'0001000000).
  Merging pattern 12'0--001110--- and 12'0--001010--- from group (0 0 10'0001000000).
  Merging pattern 12'0-010101100- and 12'0-010111100- from group (0 4 10'0011000000).
  Merging pattern 12'0-010111100- and 12'0-010101100- from group (0 4 10'0011000000).
  Merging pattern 12'0--101010--- and 12'0--101110--- from group (0 4 10'0011000000).
  Merging pattern 12'0--101110--- and 12'0--101010--- from group (0 4 10'0011000000).
  Merging pattern 12'0---1-10---- and 12'0---1-11---- from group (1 0 10'0000000000).
  Merging pattern 12'0---1-11---- and 12'0---1-10---- from group (1 0 10'0000000000).
  Merging pattern 12'0-0-0001100- and 12'0-0-0011100- from group (1 1 10'1000000000).
  Merging pattern 12'0-000101100- and 12'0-000111100- from group (1 1 10'1000000000).
  Merging pattern 12'0-0-0011100- and 12'0-0-0001100- from group (1 1 10'1000000000).
  Merging pattern 12'0-000111100- and 12'0-000101100- from group (1 1 10'1000000000).
  Merging pattern 12'0---00010--- and 12'0---00110--- from group (1 1 10'1000000000).
  Merging pattern 12'0--001010--- and 12'0--001110--- from group (1 1 10'1000000000).
  Merging pattern 12'0---00110--- and 12'0---00010--- from group (1 1 10'1000000000).
  Merging pattern 12'0--001110--- and 12'0--001010--- from group (1 1 10'1000000000).
  Merging pattern 12'0-010101100- and 12'0-010111100- from group (1 4 10'0010000000).
  Merging pattern 12'0-010111100- and 12'0-010101100- from group (1 4 10'0010000000).
  Merging pattern 12'0--101010--- and 12'0--101110--- from group (1 4 10'0010000000).
  Merging pattern 12'0--101110--- and 12'0--101010--- from group (1 4 10'0010000000).
  Merging pattern 12'0---1-10---- and 12'0---1-11---- from group (2 0 10'0000001000).
  Merging pattern 12'0---1-11---- and 12'0---1-10---- from group (2 0 10'0000001000).
  Merging pattern 12'0---00010--0 and 12'0---00110--0 from group (2 2 10'0100001000).
  Merging pattern 12'0--001010--0 and 12'0--001110--0 from group (2 2 10'0100001000).
  Merging pattern 12'0---00110--0 and 12'0---00010--0 from group (2 2 10'0100001000).
  Merging pattern 12'0--001110--0 and 12'0--001010--0 from group (2 2 10'0100001000).
  Merging pattern 12'01--00010--1 and 12'01--00110--1 from group (2 2 10'0100001000).
  Merging pattern 12'01-001010--1 and 12'01-001110--1 from group (2 2 10'0100001000).
  Merging pattern 12'01--00110--1 and 12'01--00010--1 from group (2 2 10'0100001000).
  Merging pattern 12'01-001110--1 and 12'01-001010--1 from group (2 2 10'0100001000).
  Merging pattern 12'0-0-0001100- and 12'0-0-0011100- from group (2 2 10'0100001000).
  Merging pattern 12'0-000101100- and 12'0-000111100- from group (2 2 10'0100001000).
  Merging pattern 12'0-0-0011100- and 12'0-0-0001100- from group (2 2 10'0100001000).
  Merging pattern 12'0-000111100- and 12'0-000101100- from group (2 2 10'0100001000).
  Merging pattern 12'0--101010--0 and 12'0--101110--0 from group (2 4 10'0010001000).
  Merging pattern 12'0--101110--0 and 12'0--101010--0 from group (2 4 10'0010001000).
  Merging pattern 12'01-101010--1 and 12'01-101110--1 from group (2 4 10'0010001000).
  Merging pattern 12'01-101110--1 and 12'01-101010--1 from group (2 4 10'0010001000).
  Merging pattern 12'0-010101100- and 12'0-010111100- from group (2 4 10'0010001000).
  Merging pattern 12'0-010111100- and 12'0-010101100- from group (2 4 10'0010001000).
  Merging pattern 12'0---1-10---- and 12'0---1-11---- from group (3 0 10'0000000010).
  Merging pattern 12'0---1-11---- and 12'0---1-10---- from group (3 0 10'0000000010).
  Merging pattern 12'0-0-0001100- and 12'0-0-0011100- from group (3 3 10'1100000010).
  Merging pattern 12'0-000101100- and 12'0-000111100- from group (3 3 10'1100000010).
  Merging pattern 12'0-0-0011100- and 12'0-0-0001100- from group (3 3 10'1100000010).
  Merging pattern 12'0-000111100- and 12'0-000101100- from group (3 3 10'1100000010).
  Merging pattern 12'0---00010--- and 12'0---00110--- from group (3 3 10'1100000010).
  Merging pattern 12'0--001010--- and 12'0--001110--- from group (3 3 10'1100000010).
  Merging pattern 12'0---00110--- and 12'0---00010--- from group (3 3 10'1100000010).
  Merging pattern 12'0--001110--- and 12'0--001010--- from group (3 3 10'1100000010).
  Merging pattern 12'0-010101100- and 12'0-010111100- from group (3 4 10'0010000010).
  Merging pattern 12'0-010111100- and 12'0-010101100- from group (3 4 10'0010000010).
  Merging pattern 12'0--101010--- and 12'0--101110--- from group (3 4 10'0010000010).
  Merging pattern 12'0--101110--- and 12'0--101010--- from group (3 4 10'0010000010).
  Merging pattern 12'0---1-10---- and 12'0---1-11---- from group (4 0 10'0000010000).
  Merging pattern 12'0---1-11---- and 12'0---1-10---- from group (4 0 10'0000010000).
  Merging pattern 12'0---00010--0 and 12'0---00110--0 from group (4 4 10'0010010000).
  Merging pattern 12'0--001010--0 and 12'0--001110--0 from group (4 4 10'0010010000).
  Merging pattern 12'0--101010--0 and 12'0--101110--0 from group (4 4 10'0010010000).
  Merging pattern 12'0---00110--0 and 12'0---00010--0 from group (4 4 10'0010010000).
  Merging pattern 12'0--001110--0 and 12'0--001010--0 from group (4 4 10'0010010000).
  Merging pattern 12'0--101110--0 and 12'0--101010--0 from group (4 4 10'0010010000).
  Merging pattern 12'0-0-0001100- and 12'0-0-0011100- from group (4 4 10'0010010000).
  Merging pattern 12'0-000101100- and 12'0-000111100- from group (4 4 10'0010010000).
  Merging pattern 12'0-010101100- and 12'0-010111100- from group (4 4 10'0010010000).
  Merging pattern 12'0-0-0011100- and 12'0-0-0001100- from group (4 4 10'0010010000).
  Merging pattern 12'0-000111100- and 12'0-000101100- from group (4 4 10'0010010000).
  Merging pattern 12'0-010111100- and 12'0-010101100- from group (4 4 10'0010010000).
  Merging pattern 12'0--001-10--0 and 12'0--101-10--0 from group (4 4 10'0010010000).
  Merging pattern 12'0--101-10--0 and 12'0--001-10--0 from group (4 4 10'0010010000).
  Merging pattern 12'0-0001-1100- and 12'0-0101-1100- from group (4 4 10'0010010000).
  Merging pattern 12'0-0101-1100- and 12'0-0001-1100- from group (4 4 10'0010010000).
  Merging pattern 12'0--0-100---- and 12'0--1-100---- from group (4 4 10'0010010000).
  Merging pattern 12'0--1-100---- and 12'0--0-100---- from group (4 4 10'0010010000).
  Merging pattern 12'0--00110---- and 12'0--10110---- from group (4 4 10'0010010000).
  Merging pattern 12'0--10110---- and 12'0--00110---- from group (4 4 10'0010010000).
  Merging pattern 12'0--01101---- and 12'0--11101---- from group (4 4 10'0010010000).
  Merging pattern 12'0--11101---- and 12'0--01101---- from group (4 4 10'0010010000).
  Merging pattern 12'0---00-10--0 and 12'0---01-10--0 from group (4 4 10'0010010000).
  Merging pattern 12'0---01-10--0 and 12'0---00-10--0 from group (4 4 10'0010010000).
  Merging pattern 12'0-0-00-1100- and 12'0-0-01-1100- from group (4 4 10'0010010000).
  Merging pattern 12'0-0-01-1100- and 12'0-0-00-1100- from group (4 4 10'0010010000).
  Merging pattern 12'0----000---- and 12'0----100---- from group (4 4 10'0010010000).
  Merging pattern 12'0----100---- and 12'0----000---- from group (4 4 10'0010010000).
  Merging pattern 12'0---0010---- and 12'0---0110---- from group (4 4 10'0010010000).
  Merging pattern 12'0---0110---- and 12'0---0010---- from group (4 4 10'0010010000).
  Merging pattern 12'0---1001---- and 12'0---1101---- from group (4 4 10'0010010000).
  Merging pattern 12'0---1101---- and 12'0---1001---- from group (4 4 10'0010010000).
  Merging pattern 12'0---1-10---- and 12'0---1-11---- from group (5 0 10'0000000001).
  Merging pattern 12'0---1-11---- and 12'0---1-10---- from group (5 0 10'0000000001).
  Merging pattern 12'0-010101100- and 12'0-010111100- from group (5 4 10'0010000001).
  Merging pattern 12'0-010111100- and 12'0-010101100- from group (5 4 10'0010000001).
  Merging pattern 12'0-0-0001100- and 12'0-0-0011100- from group (5 5 10'1010000001).
  Merging pattern 12'0-000101100- and 12'0-000111100- from group (5 5 10'1010000001).
  Merging pattern 12'0-0-0011100- and 12'0-0-0001100- from group (5 5 10'1010000001).
  Merging pattern 12'0-000111100- and 12'0-000101100- from group (5 5 10'1010000001).
  Merging pattern 12'0---1-10---- and 12'0---1-11---- from group (6 0 10'0000000100).
  Merging pattern 12'0---1-11---- and 12'0---1-10---- from group (6 0 10'0000000100).
  Merging pattern 12'00-101010--0 and 12'00-101110--0 from group (6 4 10'0010000100).
  Merging pattern 12'00-101110--0 and 12'00-101010--0 from group (6 4 10'0010000100).
  Merging pattern 12'0-010101100- and 12'0-010111100- from group (6 4 10'0010000100).
  Merging pattern 12'0-010111100- and 12'0-010101100- from group (6 4 10'0010000100).
  Merging pattern 12'00--00010--0 and 12'00--00110--0 from group (6 6 10'0110000100).
  Merging pattern 12'00-001010--0 and 12'00-001110--0 from group (6 6 10'0110000100).
  Merging pattern 12'00--00110--0 and 12'00--00010--0 from group (6 6 10'0110000100).
  Merging pattern 12'00-001110--0 and 12'00-001010--0 from group (6 6 10'0110000100).
  Merging pattern 12'0-0-0001100- and 12'0-0-0011100- from group (6 6 10'0110000100).
  Merging pattern 12'0-000101100- and 12'0-000111100- from group (6 6 10'0110000100).
  Merging pattern 12'0-0-0011100- and 12'0-0-0001100- from group (6 6 10'0110000100).
  Merging pattern 12'0-000111100- and 12'0-000101100- from group (6 6 10'0110000100).
  Merging pattern 12'0---1-10---- and 12'0---1-11---- from group (7 0 10'0000100000).
  Merging pattern 12'0---1-11---- and 12'0---1-10---- from group (7 0 10'0000100000).
  Merging pattern 12'0-010101100- and 12'0-010111100- from group (7 4 10'0010100000).
  Merging pattern 12'0-010111100- and 12'0-010101100- from group (7 4 10'0010100000).
  Merging pattern 12'0--101010--- and 12'0--101110--- from group (7 4 10'0010100000).
  Merging pattern 12'0--101110--- and 12'0--101010--- from group (7 4 10'0010100000).
  Merging pattern 12'0-0-0001100- and 12'0-0-0011100- from group (7 7 10'1110100000).
  Merging pattern 12'0-000101100- and 12'0-000111100- from group (7 7 10'1110100000).
  Merging pattern 12'0-0-0011100- and 12'0-0-0001100- from group (7 7 10'1110100000).
  Merging pattern 12'0-000111100- and 12'0-000101100- from group (7 7 10'1110100000).
  Merging pattern 12'0---00010--- and 12'0---00110--- from group (7 7 10'1110100000).
  Merging pattern 12'0--001010--- and 12'0--001110--- from group (7 7 10'1110100000).
  Merging pattern 12'0---00110--- and 12'0---00010--- from group (7 7 10'1110100000).
  Merging pattern 12'0--001110--- and 12'0--001010--- from group (7 7 10'1110100000).

2.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemConnect..
Removed 29 unused cells and 29 unused wires.
<suppressed ~30 debug messages>

2.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\instance1.state$739' from module `\SystemConnect'.
  Removing unused output signal $flatten\instance1.$0\state[2:0] [0].
  Removing unused output signal $flatten\instance1.$0\state[2:0] [1].
  Removing unused output signal $flatten\instance1.$0\state[2:0] [2].

2.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\instance1.state$739' from module `\SystemConnect' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> -------1
  100 -> ------1-
  010 -> -----1--
  110 -> ----1---
  001 -> ---1----
  101 -> --1-----
  011 -> -1------
  111 -> 1-------

2.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\instance1.state$739' from module `SystemConnect':
-------------------------------------

  Information on FSM $fsm$\instance1.state$739 (\instance1.state):

  Number of input signals:   12
  Number of output signals:   7
  Number of state bits:       8

  Input signals:
    0: $flatten\instance1.$eq$TestVerilogZ.sv.v:211$268_Y
    1: $flatten\instance1.$and$TestVerilogZ.sv.v:193$261_Y
    2: $flatten\instance1.$or$TestVerilogZ.sv.v:187$258_Y
    3: $flatten\instance1.$eq$TestVerilogZ.sv.v:185$253_Y
    4: $flatten\instance1.$eq$TestVerilogZ.sv.v:182$248_Y
    5: $flatten\instance1.$logic_and$TestVerilogZ.sv.v:172$247_Y
    6: $flatten\instance1.$logic_and$TestVerilogZ.sv.v:166$244_Y
    7: \instance1.sendStop
    8: \instance1.sendStart
    9: \instance1.repeated_start
   10: \instance1.rw
   11: \instance1.reset

  Output signals:
    0: $flatten\instance1.$eq$TestVerilogZ.sv.v:260$295_Y
    1: $flatten\instance1.$eq$TestVerilogZ.sv.v:251$281_Y
    2: $flatten\instance1.$eq$TestVerilogZ.sv.v:237$275_Y
    3: $flatten\instance1.$eq$TestVerilogZ.sv.v:224$269_Y
    4: $flatten\instance1.$eq$TestVerilogZ.sv.v:204$262_Y
    5: $flatten\instance1.$eq$TestVerilogZ.sv.v:172$246_Y
    6: $flatten\instance1.$eq$TestVerilogZ.sv.v:166$243_Y

  State encoding:
    0: 8'-------1  <RESET STATE>
    1: 8'------1-
    2: 8'-----1--
    3: 8'----1---
    4: 8'---1----
    5: 8'--1-----
    6: 8'-1------
    7: 8'1-------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 12'0-0-00-1100-   ->     0 7'1000000
      1:     0 12'0-0001-1100-   ->     0 7'1000000
      2:     0 12'0---00-10---   ->     0 7'1000000
      3:     0 12'0--001-10---   ->     0 7'1000000
      4:     0 12'0----000----   ->     0 7'1000000
      5:     0 12'0--0-100----   ->     0 7'1000000
      6:     0 12'0---0010----   ->     0 7'1000000
      7:     0 12'0--00110----   ->     0 7'1000000
      8:     0 12'0---1001----   ->     0 7'1000000
      9:     0 12'0--01101----   ->     0 7'1000000
     10:     0 12'0---1-1-----   ->     0 7'1000000
     11:     0 12'1-----------   ->     0 7'1000000
     12:     0 12'0---0--11-1-   ->     3 7'1000000
     13:     0 12'0-0101-1100-   ->     4 7'1000000
     14:     0 12'0--101-10---   ->     4 7'1000000
     15:     0 12'0--1-100----   ->     4 7'1000000
     16:     0 12'0--10110----   ->     4 7'1000000
     17:     0 12'0--11101----   ->     4 7'1000000
     18:     0 12'0-1-0--11-0-   ->     5 7'1000000
     19:     0 12'0-0-0--1110-   ->     7 7'1000000
     20:     1 12'0---1-1-----   ->     0 7'0000000
     21:     1 12'1-----------   ->     0 7'0000000
     22:     1 12'0-0-00-1100-   ->     1 7'0000000
     23:     1 12'0-0001-1100-   ->     1 7'0000000
     24:     1 12'0---00-10---   ->     1 7'0000000
     25:     1 12'0--001-10---   ->     1 7'0000000
     26:     1 12'0----000----   ->     1 7'0000000
     27:     1 12'0--0-100----   ->     1 7'0000000
     28:     1 12'0---0010----   ->     1 7'0000000
     29:     1 12'0--00110----   ->     1 7'0000000
     30:     1 12'0---1001----   ->     1 7'0000000
     31:     1 12'0--01101----   ->     1 7'0000000
     32:     1 12'0---0--11-1-   ->     3 7'0000000
     33:     1 12'0-0101-1100-   ->     4 7'0000000
     34:     1 12'0--101-10---   ->     4 7'0000000
     35:     1 12'0--1-100----   ->     4 7'0000000
     36:     1 12'0--10110----   ->     4 7'0000000
     37:     1 12'0--11101----   ->     4 7'0000000
     38:     1 12'0-1-0--11-0-   ->     5 7'0000000
     39:     1 12'0-0-0--1110-   ->     7 7'0000000
     40:     2 12'0---1-1-----   ->     0 7'0001000
     41:     2 12'1-----------   ->     0 7'0001000
     42:     2 12'0---00-10--0   ->     2 7'0001000
     43:     2 12'0--001-10--0   ->     2 7'0001000
     44:     2 12'01--00-10--1   ->     2 7'0001000
     45:     2 12'01-001-10--1   ->     2 7'0001000
     46:     2 12'0-0-00-1100-   ->     2 7'0001000
     47:     2 12'0-0001-1100-   ->     2 7'0001000
     48:     2 12'0----000----   ->     2 7'0001000
     49:     2 12'0--0-100----   ->     2 7'0001000
     50:     2 12'0---0010----   ->     2 7'0001000
     51:     2 12'0--00110----   ->     2 7'0001000
     52:     2 12'0---1001----   ->     2 7'0001000
     53:     2 12'0--01101----   ->     2 7'0001000
     54:     2 12'0---0--11-1-   ->     3 7'0001000
     55:     2 12'0--101-10--0   ->     4 7'0001000
     56:     2 12'01-101-10--1   ->     4 7'0001000
     57:     2 12'0-0101-1100-   ->     4 7'0001000
     58:     2 12'0--1-100----   ->     4 7'0001000
     59:     2 12'0--10110----   ->     4 7'0001000
     60:     2 12'0--11101----   ->     4 7'0001000
     61:     2 12'0-1-0--11-0-   ->     5 7'0001000
     62:     2 12'00--0--10--1   ->     6 7'0001000
     63:     2 12'0-0-0--1110-   ->     7 7'0001000
     64:     3 12'0---1-1-----   ->     0 7'0000010
     65:     3 12'1-----------   ->     0 7'0000010
     66:     3 12'0-0-00-1100-   ->     3 7'0000010
     67:     3 12'0-0001-1100-   ->     3 7'0000010
     68:     3 12'0---0--11-1-   ->     3 7'0000010
     69:     3 12'0---00-10---   ->     3 7'0000010
     70:     3 12'0--001-10---   ->     3 7'0000010
     71:     3 12'0----000----   ->     3 7'0000010
     72:     3 12'0--0-100----   ->     3 7'0000010
     73:     3 12'0---0010----   ->     3 7'0000010
     74:     3 12'0--00110----   ->     3 7'0000010
     75:     3 12'0---1001----   ->     3 7'0000010
     76:     3 12'0--01101----   ->     3 7'0000010
     77:     3 12'0-0101-1100-   ->     4 7'0000010
     78:     3 12'0--101-10---   ->     4 7'0000010
     79:     3 12'0--1-100----   ->     4 7'0000010
     80:     3 12'0--10110----   ->     4 7'0000010
     81:     3 12'0--11101----   ->     4 7'0000010
     82:     3 12'0-1-0--11-0-   ->     5 7'0000010
     83:     3 12'0-0-0--1110-   ->     7 7'0000010
     84:     4 12'0---1-1-----   ->     0 7'0010000
     85:     4 12'1-----------   ->     0 7'0010000
     86:     4 12'0-0-0--10--1   ->     2 7'0010000
     87:     4 12'0-1-0--10--1   ->     3 7'0010000
     88:     4 12'0---0--11-1-   ->     3 7'0010000
     89:     4 12'0---0--10--0   ->     4 7'0010000
     90:     4 12'0-0-0--1100-   ->     4 7'0010000
     91:     4 12'0-----00----   ->     4 7'0010000
     92:     4 12'0---0-10----   ->     4 7'0010000
     93:     4 12'0---1-01----   ->     4 7'0010000
     94:     4 12'0-1-0--11-0-   ->     5 7'0010000
     95:     4 12'0-0-0--1110-   ->     7 7'0010000
     96:     5 12'0---0--10---   ->     0 7'0000001
     97:     5 12'0---1-1-----   ->     0 7'0000001
     98:     5 12'1-----------   ->     0 7'0000001
     99:     5 12'0---0--11-1-   ->     3 7'0000001
    100:     5 12'0-0101-1100-   ->     4 7'0000001
    101:     5 12'0--1-100----   ->     4 7'0000001
    102:     5 12'0--10110----   ->     4 7'0000001
    103:     5 12'0--11101----   ->     4 7'0000001
    104:     5 12'0-0-00-1100-   ->     5 7'0000001
    105:     5 12'0-0001-1100-   ->     5 7'0000001
    106:     5 12'0-1-0--11-0-   ->     5 7'0000001
    107:     5 12'0----000----   ->     5 7'0000001
    108:     5 12'0--0-100----   ->     5 7'0000001
    109:     5 12'0---0010----   ->     5 7'0000001
    110:     5 12'0--00110----   ->     5 7'0000001
    111:     5 12'0---1001----   ->     5 7'0000001
    112:     5 12'0--01101----   ->     5 7'0000001
    113:     5 12'0-0-0--1110-   ->     7 7'0000001
    114:     6 12'01--0--10---   ->     0 7'0000100
    115:     6 12'0---1-1-----   ->     0 7'0000100
    116:     6 12'1-----------   ->     0 7'0000100
    117:     6 12'00--0--10--1   ->     1 7'0000100
    118:     6 12'0---0--11-1-   ->     3 7'0000100
    119:     6 12'00-101-10--0   ->     4 7'0000100
    120:     6 12'0-0101-1100-   ->     4 7'0000100
    121:     6 12'0--1-100----   ->     4 7'0000100
    122:     6 12'0--10110----   ->     4 7'0000100
    123:     6 12'0--11101----   ->     4 7'0000100
    124:     6 12'0-1-0--11-0-   ->     5 7'0000100
    125:     6 12'00--00-10--0   ->     6 7'0000100
    126:     6 12'00-001-10--0   ->     6 7'0000100
    127:     6 12'0-0-00-1100-   ->     6 7'0000100
    128:     6 12'0-0001-1100-   ->     6 7'0000100
    129:     6 12'0----000----   ->     6 7'0000100
    130:     6 12'0--0-100----   ->     6 7'0000100
    131:     6 12'0---0010----   ->     6 7'0000100
    132:     6 12'0--00110----   ->     6 7'0000100
    133:     6 12'0---1001----   ->     6 7'0000100
    134:     6 12'0--01101----   ->     6 7'0000100
    135:     6 12'0-0-0--1110-   ->     7 7'0000100
    136:     7 12'0---1-1-----   ->     0 7'0100000
    137:     7 12'1-----------   ->     0 7'0100000
    138:     7 12'0---0--11-1-   ->     3 7'0100000
    139:     7 12'0-0101-1100-   ->     4 7'0100000
    140:     7 12'0--101-10---   ->     4 7'0100000
    141:     7 12'0--1-100----   ->     4 7'0100000
    142:     7 12'0--10110----   ->     4 7'0100000
    143:     7 12'0--11101----   ->     4 7'0100000
    144:     7 12'0-1-0--11-0-   ->     5 7'0100000
    145:     7 12'0-0-00-1100-   ->     7 7'0100000
    146:     7 12'0-0001-1100-   ->     7 7'0100000
    147:     7 12'0-0-0--1110-   ->     7 7'0100000
    148:     7 12'0---00-10---   ->     7 7'0100000
    149:     7 12'0--001-10---   ->     7 7'0100000
    150:     7 12'0----000----   ->     7 7'0100000
    151:     7 12'0--0-100----   ->     7 7'0100000
    152:     7 12'0---0010----   ->     7 7'0100000
    153:     7 12'0--00110----   ->     7 7'0100000
    154:     7 12'0---1001----   ->     7 7'0100000
    155:     7 12'0--01101----   ->     7 7'0100000

-------------------------------------

2.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\instance1.state$739' from module `\SystemConnect'.

2.14. Executing OPT pass (performing simple optimizations).

2.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemConnect.
<suppressed ~9 debug messages>

2.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SystemConnect'.
<suppressed ~165 debug messages>
Removed a total of 55 cells.

2.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SystemConnect..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~23 debug messages>

2.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SystemConnect.
Performed a total of 0 changes.

2.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SystemConnect'.
Removed a total of 0 cells.

2.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\instance1.$procdff$729 ($dff) from module SystemConnect (D = $flatten\instance1.$procmux$474_Y, Q = \instance1.byte_count, rval = 6'000111).
Adding EN signal on $auto$ff.cc:266:slice$1120 ($sdff) from module SystemConnect (D = $flatten\instance1.$sub$TestVerilogZ.sv.v:258$294_Y [5:0], Q = \instance1.byte_count).
Adding SRST signal on $flatten\instance1.$procdff$728 ($dff) from module SystemConnect (D = $flatten\instance1.$procmux$489_Y, Q = \instance1.mem_count, rval = 6'111111).
Adding EN signal on $auto$ff.cc:266:slice$1128 ($sdff) from module SystemConnect (D = $flatten\instance1.$sub$TestVerilogZ.sv.v:256$292_Y [5:0], Q = \instance1.mem_count).
Adding EN signal on $flatten\instance1.$procdff$727 ($dff) from module SystemConnect (D = $flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y, Q = \instance1.my_mem).
Adding EN signal on $flatten\instance1.$procdff$726 ($dff) from module SystemConnect (D = 8'10101100, Q = \instance1.dataByte).
Adding EN signal on $flatten\instance1.$procdff$725 ($dff) from module SystemConnect (D = 8'01101011, Q = \instance1.registerAddress).
Adding EN signal on $flatten\instance1.$procdff$724 ($dff) from module SystemConnect (D = 7'1101011, Q = \instance1.addressFromMaster).
Adding SRST signal on $flatten\instance1.$procdff$723 ($dff) from module SystemConnect (D = $flatten\instance1.$procmux$522_Y, Q = \instance1.bit_count, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$1148 ($sdff) from module SystemConnect (D = $flatten\instance1.$procmux$517_Y, Q = \instance1.bit_count).
Adding SRST signal on $flatten\instance1.$procdff$722 ($dff) from module SystemConnect (D = $flatten\instance1.$procmux$551_Y, Q = \instance1.address_check, rval = 3'111).
Adding EN signal on $auto$ff.cc:266:slice$1154 ($sdff) from module SystemConnect (D = $flatten\instance1.$procmux$543_Y, Q = \instance1.address_check).
Adding SRST signal on $flatten\instance1.$procdff$721 ($dff) from module SystemConnect (D = $flatten\instance1.$add$TestVerilogZ.sv.v:143$236_Y [1:0], Q = { \gp [25] \instance1.counter [0] }, rval = 2'00).
Adding SRST signal on $flatten\instance1.$procdff$719 ($dff) from module SystemConnect (D = $flatten\instance1.$procmux$570_Y, Q = \instance1.sendStop, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1163 ($sdff) from module SystemConnect (D = $flatten\instance1.$procmux$568_Y, Q = \instance1.sendStop).
Adding SRST signal on $flatten\instance1.$procdff$718 ($dff) from module SystemConnect (D = $flatten\instance1.$procmux$575_Y, Q = \instance1.sendStart, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$1165 ($sdff) from module SystemConnect (D = 1'0, Q = \instance1.sendStart).
Adding SRST signal on $flatten\instance1.$procdff$717 ($dff) from module SystemConnect (D = $flatten\instance1.$procmux$601_Y, Q = \instance1.repeated_start, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1167 ($sdff) from module SystemConnect (D = $flatten\instance1.$procmux$593_Y, Q = \instance1.repeated_start).
Adding SRST signal on $flatten\instance1.$procdff$716 ($dff) from module SystemConnect (D = $flatten\instance1.$procmux$622_Y, Q = \instance1.writeComplete, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1175 ($sdff) from module SystemConnect (D = $flatten\instance1.$procmux$617_Y, Q = \instance1.writeComplete).
Adding EN signal on $flatten\instance1.$procdff$715 ($dff) from module SystemConnect (D = 1'1, Q = \instance1.rw).
Adding EN signal on $flatten\instance1.$procdff$714 ($dff) from module SystemConnect (D = $flatten\instance1.$shiftx$TestVerilogZ.sv.v:0$241_Y, Q = \instance1.ledByte).
Adding SRST signal on $flatten\instance1.$procdff$713 ($dff) from module SystemConnect (D = $flatten\instance1.$procmux$670_Y, Q = \instance1.sda_o, rval = 1'1).
Adding SRST signal on $flatten\instance1.$procdff$712 ($dff) from module SystemConnect (D = $flatten\instance1.$procmux$692_Y, Q = \instance1.receiving, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1192 ($sdff) from module SystemConnect (D = $flatten\instance1.$procmux$687_Y, Q = \instance1.receiving).
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$1189 ($dffe) from module SystemConnect.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$1147 ($dffe) from module SystemConnect.
Setting constant 1-bit at position 1 on $auto$ff.cc:266:slice$1147 ($dffe) from module SystemConnect.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$1147 ($dffe) from module SystemConnect.
Setting constant 1-bit at position 3 on $auto$ff.cc:266:slice$1147 ($dffe) from module SystemConnect.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$1147 ($dffe) from module SystemConnect.
Setting constant 1-bit at position 5 on $auto$ff.cc:266:slice$1147 ($dffe) from module SystemConnect.
Setting constant 1-bit at position 6 on $auto$ff.cc:266:slice$1147 ($dffe) from module SystemConnect.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$1146 ($dffe) from module SystemConnect.
Setting constant 1-bit at position 1 on $auto$ff.cc:266:slice$1146 ($dffe) from module SystemConnect.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$1146 ($dffe) from module SystemConnect.
Setting constant 1-bit at position 3 on $auto$ff.cc:266:slice$1146 ($dffe) from module SystemConnect.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$1146 ($dffe) from module SystemConnect.
Setting constant 1-bit at position 5 on $auto$ff.cc:266:slice$1146 ($dffe) from module SystemConnect.
Setting constant 1-bit at position 6 on $auto$ff.cc:266:slice$1146 ($dffe) from module SystemConnect.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$1146 ($dffe) from module SystemConnect.
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1145 ($dffe) from module SystemConnect.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$1145 ($dffe) from module SystemConnect.
Setting constant 1-bit at position 2 on $auto$ff.cc:266:slice$1145 ($dffe) from module SystemConnect.
Setting constant 1-bit at position 3 on $auto$ff.cc:266:slice$1145 ($dffe) from module SystemConnect.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$1145 ($dffe) from module SystemConnect.
Setting constant 1-bit at position 5 on $auto$ff.cc:266:slice$1145 ($dffe) from module SystemConnect.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$1145 ($dffe) from module SystemConnect.
Setting constant 1-bit at position 7 on $auto$ff.cc:266:slice$1145 ($dffe) from module SystemConnect.

2.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemConnect..
Removed 44 unused cells and 110 unused wires.
<suppressed ~45 debug messages>

2.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemConnect.
<suppressed ~21 debug messages>

2.14.9. Rerunning OPT passes. (Maybe there is more to do..)

2.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SystemConnect..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\instance1.$procmux$608.
    dead port 2/2 on $mux $flatten\instance1.$procmux$608.
Removed 2 multiplexer ports.
<suppressed ~9 debug messages>

2.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SystemConnect.
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$996: { $auto$fsm_map.cc:118:implement_pattern_cache$956 $auto$fsm_map.cc:118:implement_pattern_cache$960 $auto$fsm_map.cc:118:implement_pattern_cache$964 $auto$fsm_map.cc:74:implement_pattern_cache$966 $auto$fsm_map.cc:118:implement_pattern_cache$970 $auto$fsm_map.cc:118:implement_pattern_cache$976 $auto$fsm_map.cc:74:implement_pattern_cache$978 $auto$fsm_map.cc:118:implement_pattern_cache$982 $auto$fsm_map.cc:74:implement_pattern_cache$984 $auto$fsm_map.cc:118:implement_pattern_cache$988 $auto$fsm_map.cc:74:implement_pattern_cache$990 $auto$fsm_map.cc:118:implement_pattern_cache$994 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$849: { $auto$fsm_map.cc:118:implement_pattern_cache$839 $auto$fsm_map.cc:118:implement_pattern_cache$835 $auto$fsm_map.cc:118:implement_pattern_cache$831 $auto$fsm_map.cc:118:implement_pattern_cache$827 $auto$fsm_map.cc:118:implement_pattern_cache$823 $auto$fsm_map.cc:118:implement_pattern_cache$847 $auto$fsm_map.cc:118:implement_pattern_cache$819 $auto$fsm_map.cc:118:implement_pattern_cache$811 $auto$fsm_map.cc:118:implement_pattern_cache$815 $auto$fsm_map.cc:118:implement_pattern_cache$843 }
    New input vector for $reduce_or cell $auto$fsm_map.cc:144:implement_pattern_cache$1076: { $auto$fsm_map.cc:118:implement_pattern_cache$1054 $auto$fsm_map.cc:118:implement_pattern_cache$1058 $auto$fsm_map.cc:118:implement_pattern_cache$1062 $auto$fsm_map.cc:118:implement_pattern_cache$1066 $auto$fsm_map.cc:118:implement_pattern_cache$1070 $auto$fsm_map.cc:118:implement_pattern_cache$1074 $auto$fsm_map.cc:118:implement_pattern_cache$1046 $auto$fsm_map.cc:118:implement_pattern_cache$1050 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$1188: { $flatten\instance1.$eq$TestVerilogZ.sv.v:182$248_Y $auto$opt_dff.cc:194:make_patterns_logic$1177 $auto$opt_dff.cc:194:make_patterns_logic$1181 $auto$opt_dff.cc:194:make_patterns_logic$1183 $auto$rtlil.cc:2739:Not$1186 }
  Optimizing cells in module \SystemConnect.
Performed a total of 4 changes.

2.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SystemConnect'.
<suppressed ~39 debug messages>
Removed a total of 13 cells.

2.14.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$1149 ($sdffe) from module SystemConnect (D = $flatten\instance1.$procmux$517_Y, Q = \instance1.bit_count).

2.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemConnect..
Removed 1 unused cells and 34 unused wires.
<suppressed ~2 debug messages>

2.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemConnect.
<suppressed ~1 debug messages>

2.14.16. Rerunning OPT passes. (Maybe there is more to do..)

2.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SystemConnect..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

2.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SystemConnect.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$1206: { $auto$rtlil.cc:2739:Not$1125 $auto$opt_dff.cc:194:make_patterns_logic$1203 $flatten\instance1.$eq$TestVerilogZ.sv.v:182$248_Y }
  Optimizing cells in module \SystemConnect.
Performed a total of 1 changes.

2.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SystemConnect'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

2.14.20. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$1155 ($sdffe) from module SystemConnect (D = $flatten\instance1.$procmux$536_Y, Q = \instance1.address_check).

2.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemConnect..
Removed 1 unused cells and 2 unused wires.
<suppressed ~2 debug messages>

2.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemConnect.
<suppressed ~1 debug messages>

2.14.23. Rerunning OPT passes. (Maybe there is more to do..)

2.14.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SystemConnect..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

2.14.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SystemConnect.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$1213: { $auto$rtlil.cc:2739:Not$1125 $flatten\instance1.$eq$TestVerilogZ.sv.v:182$248_Y $auto$rtlil.cc:2739:Not$1123 $auto$opt_dff.cc:194:make_patterns_logic$1208 $auto$opt_dff.cc:194:make_patterns_logic$1210 }
  Optimizing cells in module \SystemConnect.
Performed a total of 1 changes.

2.14.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SystemConnect'.
Removed a total of 0 cells.

2.14.27. Executing OPT_DFF pass (perform DFF optimizations).

2.14.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemConnect..

2.14.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemConnect.

2.14.30. Rerunning OPT passes. (Maybe there is more to do..)

2.14.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SystemConnect..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

2.14.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SystemConnect.
Performed a total of 0 changes.

2.14.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SystemConnect'.
Removed a total of 0 cells.

2.14.34. Executing OPT_DFF pass (perform DFF optimizations).

2.14.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemConnect..

2.14.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemConnect.

2.14.37. Finished OPT passes. (There is nothing left to do.)

2.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 bits (of 6) from port B of cell SystemConnect.$auto$fsm_map.cc:77:implement_pattern_cache$1116 ($eq).
Removed top 1 bits (of 5) from port B of cell SystemConnect.$auto$fsm_map.cc:77:implement_pattern_cache$1112 ($eq).
Removed top 3 bits (of 6) from port B of cell SystemConnect.$auto$fsm_map.cc:77:implement_pattern_cache$1108 ($eq).
Removed top 3 bits (of 5) from port B of cell SystemConnect.$auto$fsm_map.cc:77:implement_pattern_cache$1104 ($eq).
Removed top 2 bits (of 5) from port B of cell SystemConnect.$auto$fsm_map.cc:77:implement_pattern_cache$1100 ($eq).
Removed top 3 bits (of 6) from port B of cell SystemConnect.$auto$fsm_map.cc:77:implement_pattern_cache$1092 ($eq).
Removed top 3 bits (of 5) from port B of cell SystemConnect.$auto$fsm_map.cc:77:implement_pattern_cache$1088 ($eq).
Removed top 3 bits (of 7) from port B of cell SystemConnect.$auto$fsm_map.cc:77:implement_pattern_cache$1086 ($eq).
Removed top 1 bits (of 2) from port B of cell SystemConnect.$auto$opt_dff.cc:195:make_patterns_logic$1182 ($ne).
Removed top 1 bits (of 6) from port B of cell SystemConnect.$auto$fsm_map.cc:77:implement_pattern_cache$1006 ($eq).
Removed top 1 bits (of 4) from port B of cell SystemConnect.$auto$fsm_map.cc:77:implement_pattern_cache$993 ($eq).
Removed top 1 bits (of 6) from port B of cell SystemConnect.$auto$fsm_map.cc:77:implement_pattern_cache$991 ($eq).
Removed top 2 bits (of 4) from port B of cell SystemConnect.$auto$fsm_map.cc:77:implement_pattern_cache$987 ($eq).
Removed top 1 bits (of 6) from port B of cell SystemConnect.$auto$fsm_map.cc:77:implement_pattern_cache$985 ($eq).
Removed top 1 bits (of 5) from port B of cell SystemConnect.$auto$fsm_map.cc:77:implement_pattern_cache$979 ($eq).
Removed top 1 bits (of 6) from port B of cell SystemConnect.$auto$fsm_map.cc:77:implement_pattern_cache$973 ($eq).
Removed top 3 bits (of 7) from port B of cell SystemConnect.$auto$fsm_map.cc:77:implement_pattern_cache$969 ($eq).
Removed top 2 bits (of 9) from port B of cell SystemConnect.$auto$fsm_map.cc:77:implement_pattern_cache$967 ($eq).
Removed top 1 bits (of 7) from port B of cell SystemConnect.$auto$fsm_map.cc:77:implement_pattern_cache$963 ($eq).
Removed top 2 bits (of 5) from port B of cell SystemConnect.$auto$fsm_map.cc:77:implement_pattern_cache$959 ($eq).
Removed top 1 bits (of 7) from port B of cell SystemConnect.$auto$fsm_map.cc:77:implement_pattern_cache$955 ($eq).
Removed top 2 bits (of 4) from port B of cell SystemConnect.$auto$fsm_map.cc:77:implement_pattern_cache$769 ($eq).
Removed top 2 bits (of 5) from port B of cell SystemConnect.$auto$fsm_map.cc:77:implement_pattern_cache$916 ($eq).
Removed top 1 bits (of 6) from port B of cell SystemConnect.$auto$fsm_map.cc:77:implement_pattern_cache$904 ($eq).
Removed top 3 bits (of 6) from port B of cell SystemConnect.$auto$fsm_map.cc:77:implement_pattern_cache$867 ($eq).
Removed top 2 bits (of 4) from port B of cell SystemConnect.$auto$opt_dff.cc:195:make_patterns_logic$1211 ($ne).
Removed top 3 bits (of 7) from port B of cell SystemConnect.$auto$fsm_map.cc:77:implement_pattern_cache$863 ($eq).
Removed top 3 bits (of 6) from port B of cell SystemConnect.$auto$fsm_map.cc:77:implement_pattern_cache$859 ($eq).
Removed top 3 bits (of 7) from port B of cell SystemConnect.$auto$fsm_map.cc:77:implement_pattern_cache$855 ($eq).
Removed top 3 bits (of 6) from port B of cell SystemConnect.$auto$fsm_map.cc:77:implement_pattern_cache$851 ($eq).
Removed top 4 bits (of 8) from port B of cell SystemConnect.$auto$fsm_map.cc:77:implement_pattern_cache$1078 ($eq).
Removed top 1 bits (of 3) from port B of cell SystemConnect.$auto$fsm_map.cc:77:implement_pattern_cache$801 ($eq).
Removed top 31 bits (of 32) from port B of cell SystemConnect.$flatten\instance1.$sub$TestVerilogZ.sv.v:258$294 ($sub).
Removed top 26 bits (of 32) from port Y of cell SystemConnect.$flatten\instance1.$sub$TestVerilogZ.sv.v:258$294 ($sub).
Removed top 1 bits (of 4) from port B of cell SystemConnect.$flatten\instance1.$eq$TestVerilogZ.sv.v:257$293 ($eq).
Removed top 31 bits (of 32) from port B of cell SystemConnect.$flatten\instance1.$sub$TestVerilogZ.sv.v:256$292 ($sub).
Removed top 26 bits (of 32) from port Y of cell SystemConnect.$flatten\instance1.$sub$TestVerilogZ.sv.v:256$292 ($sub).
Converting cell SystemConnect.$flatten\instance1.$neg$TestVerilogZ.sv.v:0$285 ($neg) from signed to unsigned.
Removed top 1 bits (of 7) from port A of cell SystemConnect.$flatten\instance1.$neg$TestVerilogZ.sv.v:0$285 ($neg).
Removed top 31 bits (of 32) from port B of cell SystemConnect.$flatten\instance1.$sub$TestVerilogZ.sv.v:208$265 ($sub).
Removed top 28 bits (of 32) from port Y of cell SystemConnect.$flatten\instance1.$sub$TestVerilogZ.sv.v:208$265 ($sub).
Removed top 31 bits (of 32) from port B of cell SystemConnect.$flatten\instance1.$gt$TestVerilogZ.sv.v:207$264 ($gt).
Removed top 31 bits (of 32) from port B of cell SystemConnect.$flatten\instance1.$add$TestVerilogZ.sv.v:206$263 ($add).
Removed top 28 bits (of 32) from port Y of cell SystemConnect.$flatten\instance1.$add$TestVerilogZ.sv.v:206$263 ($add).
Removed top 31 bits (of 32) from port B of cell SystemConnect.$flatten\instance1.$gt$TestVerilogZ.sv.v:193$260 ($gt).
Removed top 3 bits (of 6) from port B of cell SystemConnect.$flatten\instance1.$lt$TestVerilogZ.sv.v:193$259 ($lt).
Removed top 24 bits (of 32) from port B of cell SystemConnect.$flatten\instance1.$shiftx$TestVerilogZ.sv.v:0$241 ($shiftx).
Removed top 4 bits (of 9) from port B of cell SystemConnect.$auto$fsm_map.cc:77:implement_pattern_cache$1082 ($eq).
Removed top 31 bits (of 32) from port B of cell SystemConnect.$flatten\instance1.$add$TestVerilogZ.sv.v:143$236 ($add).
Removed top 30 bits (of 32) from port Y of cell SystemConnect.$flatten\instance1.$add$TestVerilogZ.sv.v:143$236 ($add).
Removed top 30 bits (of 32) from wire SystemConnect.$flatten\instance1.$add$TestVerilogZ.sv.v:143$236_Y.
Removed top 28 bits (of 32) from wire SystemConnect.$flatten\instance1.$add$TestVerilogZ.sv.v:206$263_Y.
Removed top 53 bits (of 64) from wire SystemConnect.$flatten\instance1.$shift$TestVerilogZ.sv.v:0$286_Y.
Removed top 26 bits (of 32) from wire SystemConnect.$flatten\instance1.$sub$TestVerilogZ.sv.v:256$292_Y.
Removed top 26 bits (of 32) from wire SystemConnect.$flatten\instance1.$sub$TestVerilogZ.sv.v:258$294_Y.

2.16. Executing PEEPOPT pass (run peephole optimizers).

2.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemConnect..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

2.18. Executing SHARE pass (SAT-based resource sharing).

2.19. Executing TECHMAP pass (map to technology primitives).

2.19.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

2.19.2. Continuing TECHMAP pass.
Using template $paramod$145abe87336b813af869805af52840f8eaed9f1a\_90_lut_cmp_ for cells of type $gt.
No more expansions possible.
<suppressed ~92 debug messages>

2.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemConnect.

2.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemConnect..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

2.22. Executing TECHMAP pass (map to technology primitives).

2.22.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/mul2dsp.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

2.22.2. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

2.22.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

2.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module SystemConnect:
  creating $macc model for $flatten\instance1.$add$TestVerilogZ.sv.v:143$236 ($add).
  creating $macc model for $flatten\instance1.$add$TestVerilogZ.sv.v:206$263 ($add).
  creating $macc model for $flatten\instance1.$neg$TestVerilogZ.sv.v:0$285 ($neg).
  creating $macc model for $flatten\instance1.$sub$TestVerilogZ.sv.v:208$265 ($sub).
  creating $macc model for $flatten\instance1.$sub$TestVerilogZ.sv.v:256$292 ($sub).
  creating $macc model for $flatten\instance1.$sub$TestVerilogZ.sv.v:258$294 ($sub).
  creating $alu model for $macc $flatten\instance1.$sub$TestVerilogZ.sv.v:258$294.
  creating $alu model for $macc $flatten\instance1.$sub$TestVerilogZ.sv.v:256$292.
  creating $alu model for $macc $flatten\instance1.$sub$TestVerilogZ.sv.v:208$265.
  creating $alu model for $macc $flatten\instance1.$neg$TestVerilogZ.sv.v:0$285.
  creating $alu model for $macc $flatten\instance1.$add$TestVerilogZ.sv.v:206$263.
  creating $alu model for $macc $flatten\instance1.$add$TestVerilogZ.sv.v:143$236.
  creating $alu model for $flatten\instance1.$gt$TestVerilogZ.sv.v:193$260 ($gt): new $alu
  creating $alu model for $flatten\instance1.$lt$TestVerilogZ.sv.v:193$259 ($lt): new $alu
  creating $alu cell for $flatten\instance1.$lt$TestVerilogZ.sv.v:193$259: $auto$alumacc.cc:485:replace_alu$1224
  creating $alu cell for $flatten\instance1.$gt$TestVerilogZ.sv.v:193$260: $auto$alumacc.cc:485:replace_alu$1235
  creating $alu cell for $flatten\instance1.$add$TestVerilogZ.sv.v:143$236: $auto$alumacc.cc:485:replace_alu$1240
  creating $alu cell for $flatten\instance1.$add$TestVerilogZ.sv.v:206$263: $auto$alumacc.cc:485:replace_alu$1243
  creating $alu cell for $flatten\instance1.$neg$TestVerilogZ.sv.v:0$285: $auto$alumacc.cc:485:replace_alu$1246
  creating $alu cell for $flatten\instance1.$sub$TestVerilogZ.sv.v:208$265: $auto$alumacc.cc:485:replace_alu$1249
  creating $alu cell for $flatten\instance1.$sub$TestVerilogZ.sv.v:256$292: $auto$alumacc.cc:485:replace_alu$1252
  creating $alu cell for $flatten\instance1.$sub$TestVerilogZ.sv.v:258$294: $auto$alumacc.cc:485:replace_alu$1255
  created 8 $alu and 0 $macc cells.

2.24. Executing OPT pass (performing simple optimizations).

2.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemConnect.

2.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SystemConnect'.
Removed a total of 0 cells.

2.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SystemConnect..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

2.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SystemConnect.
Performed a total of 0 changes.

2.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SystemConnect'.
Removed a total of 0 cells.

2.24.6. Executing OPT_DFF pass (perform DFF optimizations).

2.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemConnect..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

2.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemConnect.

2.24.9. Rerunning OPT passes. (Maybe there is more to do..)

2.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SystemConnect..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

2.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SystemConnect.
Performed a total of 0 changes.

2.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SystemConnect'.
Removed a total of 0 cells.

2.24.13. Executing OPT_DFF pass (perform DFF optimizations).

2.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemConnect..

2.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemConnect.

2.24.16. Finished OPT passes. (There is nothing left to do.)

2.25. Executing MEMORY pass.

2.25.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

2.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

2.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

2.25.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

2.25.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

2.25.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemConnect..

2.25.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

2.25.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

2.25.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemConnect..

2.25.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemConnect..

2.27. Executing MEMORY_LIBMAP pass (mapping memories to cells).

2.28. Executing TECHMAP pass (map to technology primitives).

2.28.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4_'.
Successfully finished Verilog frontend.

2.28.2. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD_'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD_'.
Successfully finished Verilog frontend.

2.28.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

2.29. Executing OPT pass (performing simple optimizations).

2.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemConnect.
<suppressed ~13 debug messages>

2.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SystemConnect'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

2.29.3. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$1176 ($sdffe) from module SystemConnect.

2.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemConnect..
Removed 7 unused cells and 18 unused wires.
<suppressed ~8 debug messages>

2.29.5. Rerunning OPT passes. (Removed registers in this run.)

2.29.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemConnect.
<suppressed ~3 debug messages>

2.29.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SystemConnect'.
Removed a total of 0 cells.

2.29.8. Executing OPT_DFF pass (perform DFF optimizations).

2.29.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemConnect..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

2.29.10. Finished fast OPT passes.

2.30. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

2.31. Executing OPT pass (performing simple optimizations).

2.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemConnect.

2.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SystemConnect'.
Removed a total of 0 cells.

2.31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SystemConnect..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~8 debug messages>

2.31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SystemConnect.
Performed a total of 0 changes.

2.31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SystemConnect'.
Removed a total of 0 cells.

2.31.6. Executing OPT_DFF pass (perform DFF optimizations).

2.31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemConnect..

2.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemConnect.

2.31.9. Finished OPT passes. (There is nothing left to do.)

2.32. Executing TECHMAP pass (map to technology primitives).

2.32.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.32.2. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

2.32.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $tribuf.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$7af24cf7f572852703f08ef7a936c59efa2c57af\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $or.
Using template $paramod$a04dd9d4d8b430140c4ff94b50470fb380fda2a0\_80_ecp5_alu for cells of type $alu.
Using template $paramod$25417eb1ceb444220a2cc387484bf7cf31b9177f\_80_ecp5_alu for cells of type $alu.
Using template $paramod$constmap:70d8a9a040f39a2d08a1743959155bef15e41d49$paramod$26de505cffdea93ae4a65cab40d30691657b5725\_90_shift_shiftx for cells of type $shift.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
Creating constmapped module `$paramod$constmap:fa393226669661cd420a2bdcb0a3956f911d7ac3$paramod$26de505cffdea93ae4a65cab40d30691657b5725\_90_shift_shiftx'.

2.32.16. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:fa393226669661cd420a2bdcb0a3956f911d7ac3$paramod$26de505cffdea93ae4a65cab40d30691657b5725\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$2669.
    dead port 2/2 on $mux $procmux$2663.
    dead port 2/2 on $mux $procmux$2657.
    dead port 2/2 on $mux $procmux$2651.
    dead port 2/2 on $mux $procmux$2645.
    dead port 2/2 on $mux $procmux$2639.
Removed 6 multiplexer ports.
<suppressed ~496 debug messages>

2.32.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:fa393226669661cd420a2bdcb0a3956f911d7ac3$paramod$26de505cffdea93ae4a65cab40d30691657b5725\_90_shift_shiftx.
<suppressed ~2 debug messages>
Removed 0 unused cells and 11 unused wires.
Using template $paramod$constmap:fa393226669661cd420a2bdcb0a3956f911d7ac3$paramod$26de505cffdea93ae4a65cab40d30691657b5725\_90_shift_shiftx for cells of type $shift.
Using template $paramod$1a9b2adc0e90ccf2d22dba8d72430d10741e65ed\_90_alu for cells of type $alu.
Using template $paramod$constmap:354449911c0013a2c82b5dd7ca50d4cba552337f$paramod$92adee9538f2381d8e5006822c900eb986d754e8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$constmap:34f5aa8b863ed6180ce7389d382fb44d2091d5c2$paramod$56a48bd44e86d08fefdee460d5d35297c232a9bd\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$constmap:2d7084766c3248ccda7eee36c45687963c1a3ee4$paramod$446ed975b2df5647dbea6907ae0dadbabaf9b836\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~1199 debug messages>

2.33. Executing OPT pass (performing simple optimizations).

2.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemConnect.
<suppressed ~2557 debug messages>

2.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SystemConnect'.
<suppressed ~429 debug messages>
Removed a total of 143 cells.

2.33.3. Executing OPT_DFF pass (perform DFF optimizations).

2.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemConnect..
Removed 295 unused cells and 478 unused wires.
<suppressed ~296 debug messages>

2.33.5. Finished fast OPT passes.

2.34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemConnect..

2.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

2.36. Executing TECHMAP pass (map to technology primitives).

2.36.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

2.36.2. Continuing TECHMAP pass.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PN_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
No more expansions possible.
<suppressed ~210 debug messages>

2.37. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemConnect.
<suppressed ~13 debug messages>

2.38. Executing SIMPLEMAP pass (map simple cells to gate primitives).

2.39. Executing LATTICE_GSR pass (implement FF init values).
Handling GSR in SystemConnect.

2.40. Executing ATTRMVCP pass (move or copy attributes).

2.41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemConnect..
Removed 2 unused cells and 549 unused wires.
<suppressed ~3 debug messages>

2.42. Executing TECHMAP pass (map to technology primitives).

2.42.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

2.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

2.43. Executing ABC9 pass.

2.43.1. Executing ABC9_OPS pass (helper functions for ABC9).

2.43.2. Executing ABC9_OPS pass (helper functions for ABC9).

2.43.3. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module SystemConnect.
Found 0 SCCs.

2.43.4. Executing ABC9_OPS pass (helper functions for ABC9).

2.43.5. Executing PROC pass (convert processes to netlists).

2.43.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.43.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

2.43.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

2.43.5.4. Executing PROC_INIT pass (extract init attributes).

2.43.5.5. Executing PROC_ARST pass (detect async resets in processes).

2.43.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

2.43.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

2.43.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.43.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

2.43.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.43.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.43.5.12. Executing OPT_EXPR pass (perform const folding).

2.43.6. Executing TECHMAP pass (map to technology primitives).

2.43.6.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.43.6.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~160 debug messages>

2.43.7. Executing OPT pass (performing simple optimizations).

2.43.7.1. Executing OPT_EXPR pass (perform const folding).

2.43.7.2. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

2.43.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Removed 0 multiplexer ports.

2.43.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Performed a total of 0 changes.

2.43.7.5. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

2.43.7.6. Executing OPT_DFF pass (perform DFF optimizations).

2.43.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).

2.43.7.8. Executing OPT_EXPR pass (perform const folding).

2.43.7.9. Finished OPT passes. (There is nothing left to do.)

2.43.8. Executing TECHMAP pass (map to technology primitives).

2.43.8.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/abc9_map.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

2.43.8.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~2 debug messages>

2.43.9. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/abc9_model.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

2.43.10. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

2.43.11. Executing ABC9_OPS pass (helper functions for ABC9).

2.43.12. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

2.43.13. Executing TECHMAP pass (map to technology primitives).

2.43.13.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.43.13.2. Continuing TECHMAP pass.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using extmapper simplemap for cells of type $not.
Using template $paramod\LUT2\INIT=4'1010 for cells of type LUT2.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
Using template $paramod\LUT4\INIT=16'1001011010101010 for cells of type LUT4.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~199 debug messages>

2.43.14. Executing OPT pass (performing simple optimizations).

2.43.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemConnect.
<suppressed ~18 debug messages>

2.43.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SystemConnect'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

2.43.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SystemConnect..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.43.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SystemConnect.
Performed a total of 0 changes.

2.43.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SystemConnect'.
Removed a total of 0 cells.

2.43.14.6. Executing OPT_DFF pass (perform DFF optimizations).

2.43.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemConnect..
Removed 0 unused cells and 55 unused wires.
<suppressed ~1 debug messages>

2.43.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemConnect.

2.43.14.9. Rerunning OPT passes. (Maybe there is more to do..)

2.43.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \SystemConnect..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.43.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \SystemConnect.
Performed a total of 0 changes.

2.43.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\SystemConnect'.
Removed a total of 0 cells.

2.43.14.13. Executing OPT_DFF pass (perform DFF optimizations).

2.43.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \SystemConnect..

2.43.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module SystemConnect.

2.43.14.16. Finished OPT passes. (There is nothing left to do.)

2.43.15. Executing AIGMAP pass (map logic to AIG).
Module SystemConnect: replaced 18 cells with 120 new cells, skipped 39 cells.
  replaced 3 cell types:
       2 $_OR_
       2 $_XOR_
      14 $_MUX_
  not replaced 3 cell types:
      31 $specify2
       4 $_NOT_
       4 $_AND_

2.43.16. Executing AIGMAP pass (map logic to AIG).
Module SystemConnect: replaced 625 cells with 3577 new cells, skipped 433 cells.
  replaced 3 cell types:
     266 $_OR_
       6 $_XOR_
     353 $_MUX_
  not replaced 8 cell types:
       2 $scopeinfo
     132 $_NOT_
     175 $_AND_
       2 $_TBUF_
     106 TRELLIS_FF
       1 EHXPLLL
       2 CLKDIVF
      13 $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C

2.43.16.1. Executing ABC9_OPS pass (helper functions for ABC9).

2.43.16.2. Executing ABC9_OPS pass (helper functions for ABC9).

2.43.16.3. Executing XAIGER backend.
<suppressed ~11 debug messages>
Extracted 1518 AND gates and 4175 wires from module `SystemConnect' to a netlist network with 146 inputs and 157 outputs.

2.43.16.4. Executing ABC9_EXE pass (technology mapping using ABC9).

2.43.16.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    146/    157  and =     947  lev =   23 (2.84)  mem = 0.02 MB  box = 13  bb = 0
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    146/    157  and =    1021  lev =   11 (2.72)  mem = 0.02 MB  ch =   98  box = 10  bb = 0
ABC: + &if -W 300 -v 
ABC: K = 7. Memory (bytes): Truth =    0. Cut =   64. Obj =  148. Set =  672. CutMin = no
ABC: Node =    1021.  Ch =    97.  Total mem =    0.23 MB. Peak cut mem =    0.03 MB.
ABC: P:  Del = 1998.00.  Ar =     898.0.  Edge =      893.  Cut =    10383.  T =     0.00 sec
ABC: P:  Del = 1998.00.  Ar =     898.0.  Edge =      893.  Cut =    10295.  T =     0.00 sec
ABC: P:  Del = 1998.00.  Ar =     770.0.  Edge =      918.  Cut =    14192.  T =     0.00 sec
ABC: F:  Del = 1998.00.  Ar =     398.0.  Edge =      813.  Cut =    11163.  T =     0.00 sec
ABC: A:  Del = 1998.00.  Ar =     393.0.  Edge =      800.  Cut =    11902.  T =     0.00 sec
ABC: A:  Del = 1998.00.  Ar =     393.0.  Edge =      800.  Cut =    10786.  T =     0.00 sec
ABC: Total time =     0.01 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =    146/    157  and =     922  lev =   14 (2.34)  mem = 0.02 MB  box = 10  bb = 0
ABC: Mapping (K=7)  :  lut =    171  edge =     769  lev =    4 (0.85)  Boxes are not in a topological order. Switching to level computation without boxes.
ABC: levB =   14  mem = 0.01 MB
ABC: LUT = 171 : 2=14 8.2 %  3=24 14.0 %  4=44 25.7 %  5=46 26.9 %  6=38 22.2 %  7=5 2.9 %  Ave = 4.50
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.07 seconds, total: 0.07 seconds

2.43.16.6. Executing AIGER frontend.
<suppressed ~621 debug messages>
Removed 1302 unused cells and 1815 unused wires.

2.43.16.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:      182
ABC RESULTS:   $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C cells:       10
ABC RESULTS:           input signals:       18
ABC RESULTS:          output signals:       32
Removing temp directory.

2.43.17. Executing TECHMAP pass (map to technology primitives).

2.43.17.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

2.43.17.2. Continuing TECHMAP pass.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
No more expansions possible.
<suppressed ~16 debug messages>
Removed 13 unused cells and 4237 unused wires.

2.44. Executing TECHMAP pass (map to technology primitives).

2.44.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

2.44.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$7a6a568d6113ed700dc3adb8c8bdf016ebd6406a\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$381ff14714e1fce8aed2353ecb5dc7a8b0a0671a\$lut for cells of type $lut.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c\$lut for cells of type $lut.
Using template $paramod$3f3846a064e4e287bb6210e27dde0b2423d58805\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod$2297fdc86e02a2252c4495210cd01126ac1988d8\$lut for cells of type $lut.
Using template $paramod$e51a8a571bee774247b38f52d6e85fd62ae52cea\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$f9813472aa48e533b3838c6f2316dc2e78c66111\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$d6ca727e39f31d51d29072e0f33aa09c65e37336\$lut for cells of type $lut.
Using template $paramod$712ffaebd269d360fb975c9955fd1983cfeac028\$lut for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b\$lut for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod$42a3b50b8f55c378701b81e4a33bb950e0f759e7\$lut for cells of type $lut.
Using template $paramod$2693264f6c2674c7282b2394414462b689bf04c1\$lut for cells of type $lut.
Using template $paramod$7233c15e5f8b60cd1b640302e45a46fd96c0de74\$lut for cells of type $lut.
Using template $paramod$76174b271cbc93532fc91cbe76d56e6aabfc0817\$lut for cells of type $lut.
Using template $paramod$c8f16510db975553c8b0be1064e8f5234175f8a8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod$5b5755730b9a53f6c50cca29ba2f99d7e0bc0fe6\$lut for cells of type $lut.
Using template $paramod$16894c241be5ea1f024e9339dea788b4dbe184ae\$lut for cells of type $lut.
Using template $paramod$9e394303e290a474880b56f98766417009256d93\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod$b1ced0d95249da266692ee3f9c6be36b75d97a5a\$lut for cells of type $lut.
Using template $paramod$954080e7fd56aafff6eb4a0a2d9527056ff73267\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$e8b1383c6901b56df73ac402d78a5e0a42461be0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod$515d18ce3a7ce059707c9ceb0b3dc55cac6120b3\$lut for cells of type $lut.
Using template $paramod$1578333f1a5078051b84dbcbad362e8087bf5284\$lut for cells of type $lut.
Using template $paramod$f678cf839e9d34b0c7b078333541f58aa3dc9449\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$87b0530621bace822c681fb3ac8709ab4ac7a4ff\$lut for cells of type $lut.
Using template $paramod$1dc04239bb241758f75df5b1118916486c63ca41\$lut for cells of type $lut.
Using template $paramod$b8fa687bca02218364e2d878a8dde096ddc981f4\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$c1a323bdee6ba44e23ade80b2cf1c15d0a735a42\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$04fab933f4cab9e4d93099f31ec1aff2a11b0722\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$0b43fd854ff9840364fbd4cafc558740c33f4f31\$lut for cells of type $lut.
Using template $paramod$6fc4df889b39de4af325330d108505e319b11d59\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod$0f8064571558db9d97342ad5d601f9c89c7d0466\$lut for cells of type $lut.
Using template $paramod$ab0a7d2b305668d6649218bf6944ae1a7dddf389\$lut for cells of type $lut.
Using template $paramod$ecbbc245079e137577db617670c4a26e37a0bb38\$lut for cells of type $lut.
Using template $paramod$a4fac5ba7578e43e7800976acb28869cc8d20ae4\$lut for cells of type $lut.
Using template $paramod$df8c35880c61d8ca922c050440e02f7fdf26b2d5\$lut for cells of type $lut.
Using template $paramod$6a752ca6da1013cf998e4990ae3fe9df3040627d\$lut for cells of type $lut.
Using template $paramod$323dbb47a6d14615772fecb6fe7c4bec277e6c6b\$lut for cells of type $lut.
Using template $paramod$3769c18411f0b242f1f0ae237f507a52b9dbe639\$lut for cells of type $lut.
Using template $paramod$d390f8b718b2522043154cabaa79a3cffbf52888\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101001 for cells of type $lut.
Using template $paramod$a63353f4d6dc92c802dc9ce9e386b8f6d246076e\$lut for cells of type $lut.
Using template $paramod$1787ccda58a5cc8148b54583009ad9e384e8c47e\$lut for cells of type $lut.
Using template $paramod$dd2051eb4fd72d3067b521363c904b0533587d7f\$lut for cells of type $lut.
Using template $paramod$b1c6ac5f9fc1c0132244e9af9f496008f4a29bd1\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~1163 debug messages>

2.45. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in SystemConnect.
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[16].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[16].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[14].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[14].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[12].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[12].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[10].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[10].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[8].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[8].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14107$lut$auto$fsm_map.cc:170:map_fsm$748[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$14107$lut$auto$fsm_map.cc:170:map_fsm$748[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[52].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[52].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$14109.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$14109.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$14110.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$14110.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$14107$lut$aiger14106$490.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$14107$lut$aiger14106$490.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$14107$lut$aiger14106$482.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$14107$lut$aiger14106$482.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$14107$lut$aiger14106$482.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$14111.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$14111.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$14111.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$14111.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$14111.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$14107$lut$aiger14106$436.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$14107$lut$aiger14106$436.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$14107$lut$aiger14106$436.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[50].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$14117.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$14117.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[54].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[58].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[58].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[60].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[60].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[62].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[62].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$14107$lut$aiger14106$217.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$14107$lut$aiger14106$217.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$14107$lut$aiger14106$217.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$14107$lut$aiger14106$223.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$14107$lut$aiger14106$223.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$14107$lut$aiger14106$231.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$14107$lut$aiger14106$231.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$14107$lut$aiger14106$231.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$14107$lut$aiger14106$231.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$14107$lut$aiger14106$231.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$14107$lut$aiger14106$231.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$14107$lut$flatten\instance1.$procmux$670_Y.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$14107$lut$flatten\instance1.$procmux$670_Y.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$procmux$670_Y.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 3)
  Optimizing lut $abc$14107$lut$flatten\instance1.$procmux$670_Y.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[18].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[18].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[20].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[20].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[22].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[22].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[24].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[24].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[26].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[26].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[28].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[28].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[30].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[30].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[34].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[34].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[36].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[38].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[40].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[42].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[44].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[46].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$14107$lut$aiger14106$223.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$14107$lut$aiger14106$231.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[36].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14107$lut$aiger14106$482.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[38].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[40].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14107$lut$auto$fsm_map.cc:170:map_fsm$748[7].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[42].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[44].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[46].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14107$lut$auto$fsm_map.cc:170:map_fsm$748[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$14107$lut$auto$fsm_map.cc:170:map_fsm$748[6].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$14107$lut$auto$opt_dff.cc:219:make_patterns_logic$1200.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$14107$lut$flatten\instance1.$procmux$670_Y.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[10].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[11].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[12].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[13].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[14].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[15].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[16].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[17].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[18].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[19].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[1].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[20].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[21].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[22].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[23].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[24].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[25].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[26].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[27].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[28].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[29].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[30].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[31].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[32].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[33].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[34].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[35].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[36].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[37].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[38].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[39].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[3].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[40].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[41].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[42].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[43].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[44].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[45].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[46].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[47].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[48].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[49].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[50].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[51].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[52].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[53].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[54].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[55].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[56].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[57].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[58].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[59].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[60].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[61].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[62].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[63].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[6].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[7].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[8].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[9].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$14107$lut$aiger14106$217.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[2].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$14107$lut$flatten\instance1.$procmux$670_Y.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$14109.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$14110.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$14111.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[54].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$14117.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$14107$lut$flatten\instance1.$or$TestVerilogZ.sv.v:0$291_Y[50].genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
Removed 0 unused cells and 397 unused wires.

2.46. Executing AUTONAME pass.
Renamed 22253 objects in module SystemConnect (73 iterations).
<suppressed ~1150 debug messages>

2.47. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `SystemConnect'. Setting top module to SystemConnect.

2.47.1. Analyzing design hierarchy..
Top module:  \SystemConnect

2.47.2. Analyzing design hierarchy..
Top module:  \SystemConnect
Removed 0 unused modules.

2.48. Printing statistics.

=== SystemConnect ===

   Number of wires:                511
   Number of wire bits:            944
   Number of public wires:         511
   Number of public wire bits:     944
   Number of ports:                  6
   Number of port bits:             45
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                687
     $_TBUF_                         2
     $scopeinfo                      2
     CCU2C                          10
     CLKDIVF                         2
     EHXPLLL                         1
     L6MUX21                        52
     LUT4                          373
     PFUMX                         140
     TRELLIS_FF                    105

2.49. Executing CHECK pass (checking for obvious problems).
Checking module SystemConnect...
Found and reported 0 problems.

2.50. Executing JSON backend.

Warnings: 3 unique messages, 3 total
End of script. Logfile hash: b152ae268a, CPU: user 0.95s system 0.04s, MEM: 50.17 MB peak
Yosys 0.48+57 (git sha1 d37449605, clang++ 18.1.8 -fPIC -O3)
Time spent: 16% 21x read_verilog (0 sec), 13% 11x techmap (0 sec), ...
