TimeQuest Timing Analyzer report for g47_enigma
Wed Apr 06 17:39:14 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clock'
 13. Slow Model Hold: 'clock'
 14. Slow Model Recovery: 'clock'
 15. Slow Model Removal: 'clock'
 16. Slow Model Minimum Pulse Width: 'clock'
 17. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Propagation Delay
 23. Minimum Propagation Delay
 24. Fast Model Setup Summary
 25. Fast Model Hold Summary
 26. Fast Model Recovery Summary
 27. Fast Model Removal Summary
 28. Fast Model Minimum Pulse Width Summary
 29. Fast Model Setup: 'clock'
 30. Fast Model Hold: 'clock'
 31. Fast Model Recovery: 'clock'
 32. Fast Model Removal: 'clock'
 33. Fast Model Minimum Pulse Width: 'clock'
 34. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Propagation Delay
 40. Minimum Propagation Delay
 41. Multicorner Timing Analysis Summary
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Progagation Delay
 47. Minimum Progagation Delay
 48. Setup Transfers
 49. Hold Transfers
 50. Recovery Transfers
 51. Removal Transfers
 52. Report TCCS
 53. Report RSKM
 54. Unconstrained Paths
 55. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; g47_enigma                                                        ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; g47_testbed.sdc ; OK     ; Wed Apr 06 17:39:04 2016 ;
+-----------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; clock               ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock }               ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+------------------------------------------------+
; Slow Model Fmax Summary                        ;
+----------+-----------------+------------+------+
; Fmax     ; Restricted Fmax ; Clock Name ; Note ;
+----------+-----------------+------------+------+
; 4.87 MHz ; 4.87 MHz        ; clock      ;      ;
+----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------+
; Slow Model Setup Summary         ;
+-------+----------+---------------+
; Clock ; Slack    ; End Point TNS ;
+-------+----------+---------------+
; clock ; -185.264 ; -1020.179     ;
+-------+----------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.445 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Slow Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.637 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Slow Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 2.681 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------------+
; Slow Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clock               ; 7.436  ; 0.000         ;
; altera_reserved_tck ; 97.531 ; 0.000         ;
+---------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                          ;
+----------+-------------------------------------------------------------------------------------------------+-----------------+--------------+-------------+--------------+------------+------------+
; Slack    ; From Node                                                                                       ; To Node         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+----------+-------------------------------------------------------------------------------------------------+-----------------+--------------+-------------+--------------+------------+------------+
; -185.264 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]  ; display_l_in[0] ; clock        ; clock       ; 20.000       ; 0.003      ; 205.305    ;
; -184.792 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]  ; display_l_in[2] ; clock        ; clock       ; 20.000       ; 0.002      ; 204.832    ;
; -184.587 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]  ; display_l_in[1] ; clock        ; clock       ; 20.000       ; 0.003      ; 204.628    ;
; -184.583 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]  ; display_l_in[4] ; clock        ; clock       ; 20.000       ; 0.003      ; 204.624    ;
; -184.447 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3]  ; display_l_in[0] ; clock        ; clock       ; 20.000       ; 0.003      ; 204.488    ;
; -184.274 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]  ; display_l_in[3] ; clock        ; clock       ; 20.000       ; 0.002      ; 204.314    ;
; -184.089 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4]  ; display_l_in[0] ; clock        ; clock       ; 20.000       ; 0.003      ; 204.130    ;
; -183.975 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3]  ; display_l_in[2] ; clock        ; clock       ; 20.000       ; 0.002      ; 204.015    ;
; -183.770 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3]  ; display_l_in[1] ; clock        ; clock       ; 20.000       ; 0.003      ; 203.811    ;
; -183.766 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3]  ; display_l_in[4] ; clock        ; clock       ; 20.000       ; 0.003      ; 203.807    ;
; -183.617 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4]  ; display_l_in[2] ; clock        ; clock       ; 20.000       ; 0.002      ; 203.657    ;
; -183.457 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3]  ; display_l_in[3] ; clock        ; clock       ; 20.000       ; 0.002      ; 203.497    ;
; -183.412 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4]  ; display_l_in[1] ; clock        ; clock       ; 20.000       ; 0.003      ; 203.453    ;
; -183.408 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4]  ; display_l_in[4] ; clock        ; clock       ; 20.000       ; 0.003      ; 203.449    ;
; -183.257 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]  ; display_l_in[0] ; clock        ; clock       ; 20.000       ; 0.003      ; 203.298    ;
; -183.099 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4]  ; display_l_in[3] ; clock        ; clock       ; 20.000       ; 0.002      ; 203.139    ;
; -182.814 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]  ; display_l_in[0] ; clock        ; clock       ; 20.000       ; 0.003      ; 202.855    ;
; -182.785 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]  ; display_l_in[2] ; clock        ; clock       ; 20.000       ; 0.002      ; 202.825    ;
; -182.580 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]  ; display_l_in[1] ; clock        ; clock       ; 20.000       ; 0.003      ; 202.621    ;
; -182.576 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]  ; display_l_in[4] ; clock        ; clock       ; 20.000       ; 0.003      ; 202.617    ;
; -182.342 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]  ; display_l_in[2] ; clock        ; clock       ; 20.000       ; 0.002      ; 202.382    ;
; -182.267 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]  ; display_l_in[3] ; clock        ; clock       ; 20.000       ; 0.002      ; 202.307    ;
; -182.137 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]  ; display_l_in[1] ; clock        ; clock       ; 20.000       ; 0.003      ; 202.178    ;
; -182.133 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]  ; display_l_in[4] ; clock        ; clock       ; 20.000       ; 0.003      ; 202.174    ;
; -181.824 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]  ; display_l_in[3] ; clock        ; clock       ; 20.000       ; 0.002      ; 201.864    ;
; -180.996 ; right_ring_shift[0]                                                                             ; display_l_in[0] ; clock        ; clock       ; 20.000       ; 0.004      ; 201.038    ;
; -180.524 ; right_ring_shift[0]                                                                             ; display_l_in[2] ; clock        ; clock       ; 20.000       ; 0.003      ; 200.565    ;
; -180.319 ; right_ring_shift[0]                                                                             ; display_l_in[1] ; clock        ; clock       ; 20.000       ; 0.004      ; 200.361    ;
; -180.315 ; right_ring_shift[0]                                                                             ; display_l_in[4] ; clock        ; clock       ; 20.000       ; 0.004      ; 200.357    ;
; -180.006 ; right_ring_shift[0]                                                                             ; display_l_in[3] ; clock        ; clock       ; 20.000       ; 0.003      ; 200.047    ;
; -178.940 ; right_ring_shift[3]                                                                             ; display_l_in[0] ; clock        ; clock       ; 20.000       ; -0.001     ; 198.977    ;
; -178.756 ; right_ring_shift[4]                                                                             ; display_l_in[0] ; clock        ; clock       ; 20.000       ; 0.000      ; 198.794    ;
; -178.477 ; right_ring_shift[2]                                                                             ; display_l_in[0] ; clock        ; clock       ; 20.000       ; 0.000      ; 198.515    ;
; -178.468 ; right_ring_shift[3]                                                                             ; display_l_in[2] ; clock        ; clock       ; 20.000       ; -0.002     ; 198.504    ;
; -178.284 ; right_ring_shift[1]                                                                             ; display_l_in[0] ; clock        ; clock       ; 20.000       ; 0.000      ; 198.322    ;
; -178.284 ; right_ring_shift[4]                                                                             ; display_l_in[2] ; clock        ; clock       ; 20.000       ; -0.001     ; 198.321    ;
; -178.263 ; right_ring_shift[3]                                                                             ; display_l_in[1] ; clock        ; clock       ; 20.000       ; -0.001     ; 198.300    ;
; -178.259 ; right_ring_shift[3]                                                                             ; display_l_in[4] ; clock        ; clock       ; 20.000       ; -0.001     ; 198.296    ;
; -178.079 ; right_ring_shift[4]                                                                             ; display_l_in[1] ; clock        ; clock       ; 20.000       ; 0.000      ; 198.117    ;
; -178.075 ; right_ring_shift[4]                                                                             ; display_l_in[4] ; clock        ; clock       ; 20.000       ; 0.000      ; 198.113    ;
; -178.005 ; right_ring_shift[2]                                                                             ; display_l_in[2] ; clock        ; clock       ; 20.000       ; -0.001     ; 198.042    ;
; -177.950 ; right_ring_shift[3]                                                                             ; display_l_in[3] ; clock        ; clock       ; 20.000       ; -0.002     ; 197.986    ;
; -177.812 ; right_ring_shift[1]                                                                             ; display_l_in[2] ; clock        ; clock       ; 20.000       ; -0.001     ; 197.849    ;
; -177.800 ; right_ring_shift[2]                                                                             ; display_l_in[1] ; clock        ; clock       ; 20.000       ; 0.000      ; 197.838    ;
; -177.796 ; right_ring_shift[2]                                                                             ; display_l_in[4] ; clock        ; clock       ; 20.000       ; 0.000      ; 197.834    ;
; -177.766 ; right_ring_shift[4]                                                                             ; display_l_in[3] ; clock        ; clock       ; 20.000       ; -0.001     ; 197.803    ;
; -177.607 ; right_ring_shift[1]                                                                             ; display_l_in[1] ; clock        ; clock       ; 20.000       ; 0.000      ; 197.645    ;
; -177.603 ; right_ring_shift[1]                                                                             ; display_l_in[4] ; clock        ; clock       ; 20.000       ; 0.000      ; 197.641    ;
; -177.487 ; right_ring_shift[2]                                                                             ; display_l_in[3] ; clock        ; clock       ; 20.000       ; -0.001     ; 197.524    ;
; -177.294 ; right_ring_shift[1]                                                                             ; display_l_in[3] ; clock        ; clock       ; 20.000       ; -0.001     ; 197.331    ;
; -172.297 ; right_rotor_type[0]                                                                             ; display_l_in[0] ; clock        ; clock       ; 20.000       ; -0.002     ; 192.333    ;
; -171.825 ; right_rotor_type[0]                                                                             ; display_l_in[2] ; clock        ; clock       ; 20.000       ; -0.003     ; 191.860    ;
; -171.657 ; right_rotor_type[1]                                                                             ; display_l_in[0] ; clock        ; clock       ; 20.000       ; -0.002     ; 191.693    ;
; -171.620 ; right_rotor_type[0]                                                                             ; display_l_in[1] ; clock        ; clock       ; 20.000       ; -0.002     ; 191.656    ;
; -171.616 ; right_rotor_type[0]                                                                             ; display_l_in[4] ; clock        ; clock       ; 20.000       ; -0.002     ; 191.652    ;
; -171.307 ; right_rotor_type[0]                                                                             ; display_l_in[3] ; clock        ; clock       ; 20.000       ; -0.003     ; 191.342    ;
; -171.185 ; right_rotor_type[1]                                                                             ; display_l_in[2] ; clock        ; clock       ; 20.000       ; -0.003     ; 191.220    ;
; -170.980 ; right_rotor_type[1]                                                                             ; display_l_in[1] ; clock        ; clock       ; 20.000       ; -0.002     ; 191.016    ;
; -170.976 ; right_rotor_type[1]                                                                             ; display_l_in[4] ; clock        ; clock       ; 20.000       ; -0.002     ; 191.012    ;
; -170.667 ; right_rotor_type[1]                                                                             ; display_l_in[3] ; clock        ; clock       ; 20.000       ; -0.003     ; 190.702    ;
; -152.935 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3] ; display_l_in[0] ; clock        ; clock       ; 20.000       ; 0.015      ; 172.988    ;
; -152.834 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0] ; display_l_in[0] ; clock        ; clock       ; 20.000       ; 0.013      ; 172.885    ;
; -152.488 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4] ; display_l_in[0] ; clock        ; clock       ; 20.000       ; 0.013      ; 172.539    ;
; -152.463 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3] ; display_l_in[2] ; clock        ; clock       ; 20.000       ; 0.014      ; 172.515    ;
; -152.362 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0] ; display_l_in[2] ; clock        ; clock       ; 20.000       ; 0.012      ; 172.412    ;
; -152.258 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3] ; display_l_in[1] ; clock        ; clock       ; 20.000       ; 0.015      ; 172.311    ;
; -152.254 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3] ; display_l_in[4] ; clock        ; clock       ; 20.000       ; 0.015      ; 172.307    ;
; -152.157 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0] ; display_l_in[1] ; clock        ; clock       ; 20.000       ; 0.013      ; 172.208    ;
; -152.153 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0] ; display_l_in[4] ; clock        ; clock       ; 20.000       ; 0.013      ; 172.204    ;
; -152.016 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4] ; display_l_in[2] ; clock        ; clock       ; 20.000       ; 0.012      ; 172.066    ;
; -151.945 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3] ; display_l_in[3] ; clock        ; clock       ; 20.000       ; 0.014      ; 171.997    ;
; -151.844 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0] ; display_l_in[3] ; clock        ; clock       ; 20.000       ; 0.012      ; 171.894    ;
; -151.811 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4] ; display_l_in[1] ; clock        ; clock       ; 20.000       ; 0.013      ; 171.862    ;
; -151.807 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4] ; display_l_in[4] ; clock        ; clock       ; 20.000       ; 0.013      ; 171.858    ;
; -151.498 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4] ; display_l_in[3] ; clock        ; clock       ; 20.000       ; 0.012      ; 171.548    ;
; -151.061 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2] ; display_l_in[0] ; clock        ; clock       ; 20.000       ; 0.013      ; 171.112    ;
; -150.715 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1] ; display_l_in[0] ; clock        ; clock       ; 20.000       ; 0.013      ; 170.766    ;
; -150.589 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2] ; display_l_in[2] ; clock        ; clock       ; 20.000       ; 0.012      ; 170.639    ;
; -150.384 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2] ; display_l_in[1] ; clock        ; clock       ; 20.000       ; 0.013      ; 170.435    ;
; -150.380 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2] ; display_l_in[4] ; clock        ; clock       ; 20.000       ; 0.013      ; 170.431    ;
; -150.243 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1] ; display_l_in[2] ; clock        ; clock       ; 20.000       ; 0.012      ; 170.293    ;
; -150.071 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2] ; display_l_in[3] ; clock        ; clock       ; 20.000       ; 0.012      ; 170.121    ;
; -150.038 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1] ; display_l_in[1] ; clock        ; clock       ; 20.000       ; 0.013      ; 170.089    ;
; -150.034 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1] ; display_l_in[4] ; clock        ; clock       ; 20.000       ; 0.013      ; 170.085    ;
; -149.825 ; middle_ring_shift[0]                                                                            ; display_l_in[0] ; clock        ; clock       ; 20.000       ; 0.013      ; 169.876    ;
; -149.725 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1] ; display_l_in[3] ; clock        ; clock       ; 20.000       ; 0.012      ; 169.775    ;
; -149.353 ; middle_ring_shift[0]                                                                            ; display_l_in[2] ; clock        ; clock       ; 20.000       ; 0.012      ; 169.403    ;
; -149.148 ; middle_ring_shift[0]                                                                            ; display_l_in[1] ; clock        ; clock       ; 20.000       ; 0.013      ; 169.199    ;
; -149.144 ; middle_ring_shift[0]                                                                            ; display_l_in[4] ; clock        ; clock       ; 20.000       ; 0.013      ; 169.195    ;
; -148.835 ; middle_ring_shift[0]                                                                            ; display_l_in[3] ; clock        ; clock       ; 20.000       ; 0.012      ; 168.885    ;
; -147.220 ; middle_ring_shift[3]                                                                            ; display_l_in[0] ; clock        ; clock       ; 20.000       ; 0.004      ; 167.262    ;
; -146.748 ; middle_ring_shift[3]                                                                            ; display_l_in[2] ; clock        ; clock       ; 20.000       ; 0.003      ; 166.789    ;
; -146.700 ; middle_ring_shift[4]                                                                            ; display_l_in[0] ; clock        ; clock       ; 20.000       ; 0.012      ; 166.750    ;
; -146.543 ; middle_ring_shift[3]                                                                            ; display_l_in[1] ; clock        ; clock       ; 20.000       ; 0.004      ; 166.585    ;
; -146.539 ; middle_ring_shift[3]                                                                            ; display_l_in[4] ; clock        ; clock       ; 20.000       ; 0.004      ; 166.581    ;
; -146.230 ; middle_ring_shift[3]                                                                            ; display_l_in[3] ; clock        ; clock       ; 20.000       ; 0.003      ; 166.271    ;
; -146.228 ; middle_ring_shift[4]                                                                            ; display_l_in[2] ; clock        ; clock       ; 20.000       ; 0.011      ; 166.277    ;
; -146.023 ; middle_ring_shift[4]                                                                            ; display_l_in[1] ; clock        ; clock       ; 20.000       ; 0.012      ; 166.073    ;
; -146.019 ; middle_ring_shift[4]                                                                            ; display_l_in[4] ; clock        ; clock       ; 20.000       ; 0.012      ; 166.069    ;
; -145.710 ; middle_ring_shift[4]                                                                            ; display_l_in[3] ; clock        ; clock       ; 20.000       ; 0.011      ; 165.759    ;
+----------+-------------------------------------------------------------------------------------------------+-----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                                                                                                                                                                                                                                                                         ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                                                                                                                                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; hold                                                                                                                                                                                                                                                                                                                                       ; hold                                                                                                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; reflector_type                                                                                                                                                                                                                                                                                                                             ; reflector_type                                                                                                                                                                                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.731      ;
; 0.612 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.898      ;
; 0.613 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.899      ;
; 0.613 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.899      ;
; 0.614 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.900      ;
; 0.617 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.906      ;
; 0.620 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.906      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.909      ;
; 0.623 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.909      ;
; 0.624 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.910      ;
; 0.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.911      ;
; 0.634 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.920      ;
; 0.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.926      ;
; 0.649 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.935      ;
; 0.652 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.938      ;
; 0.745 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg2                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.083      ; 1.078      ;
; 0.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg3                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.083      ; 1.079      ;
; 0.746 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.083      ; 1.079      ;
; 0.756 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg5                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.083      ; 1.089      ;
; 0.763 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.049      ;
; 0.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.052      ;
; 0.766 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.052      ;
; 0.766 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.052      ;
; 0.767 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.053      ;
; 0.767 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.053      ;
; 0.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.055      ;
; 0.769 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.055      ;
; 0.770 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.056      ;
; 0.777 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.063      ;
; 0.797 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.001      ; 1.084      ;
; 0.799 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.085      ;
; 0.802 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.087      ;
; 0.803 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.088      ;
; 0.832 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.118      ;
; 0.840 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.126      ;
; 0.848 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 1.134      ;
; 0.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.001      ; 1.136      ;
; 0.850 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.136      ;
; 0.852 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.138      ;
; 0.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; clock        ; clock       ; 0.000        ; -0.001     ; 1.139      ;
; 0.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; clock        ; clock       ; 0.000        ; -0.001     ; 1.139      ;
; 0.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.001      ; 1.142      ;
; 0.855 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.001      ; 1.142      ;
; 0.856 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.001      ; 1.143      ;
; 0.856 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.001      ; 1.143      ;
; 0.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.001      ; 1.144      ;
; 0.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; -0.001     ; 1.142      ;
; 0.866 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.151      ;
; 0.879 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.164      ;
; 0.880 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.165      ;
; 0.881 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.166      ;
; 0.885 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.170      ;
; 0.887 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.172      ;
; 0.887 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.172      ;
; 0.955 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.240      ;
; 0.956 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.241      ;
; 0.959 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; -0.001     ; 1.244      ;
; 0.962 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                        ; clock        ; clock       ; 0.000        ; -0.001     ; 1.247      ;
; 0.969 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; -0.001     ; 1.254      ;
; 0.977 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.263      ;
; 0.979 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.265      ;
; 0.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.270      ;
; 1.000 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.285      ;
; 1.000 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 1.285      ;
; 1.065 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 1.351      ;
; 1.067 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.353      ;
; 1.072 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.358      ;
; 1.102 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.388      ;
; 1.120 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.003      ; 1.409      ;
; 1.122 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.003      ; 1.411      ;
; 1.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; -0.001     ; 1.464      ;
; 1.214 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.001      ; 1.501      ;
; 1.228 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.001      ; 1.515      ;
; 1.254 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.540      ;
; 1.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; clock        ; clock       ; 0.000        ; 0.000      ; 1.543      ;
; 1.260 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.546      ;
; 1.266 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.003      ; 1.555      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'clock'                                                                                                                                                       ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.637  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold               ; clock        ; clock       ; 10.000       ; 0.543      ; 9.944      ;
; 1.256  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold               ; clock        ; clock       ; 10.000       ; 0.543      ; 9.325      ;
; 4.212  ; state[1]~_emulated                               ; hold                                             ; clock        ; clock       ; 10.000       ; -0.351     ; 5.475      ;
; 4.363  ; state[0]~_emulated                               ; hold                                             ; clock        ; clock       ; 10.000       ; -0.351     ; 5.324      ;
; 10.324 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated     ; clock        ; clock       ; 20.000       ; 0.538      ; 10.252     ;
; 10.324 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated     ; clock        ; clock       ; 20.000       ; 0.538      ; 10.252     ;
; 10.324 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated     ; clock        ; clock       ; 20.000       ; 0.538      ; 10.252     ;
; 10.352 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; clock        ; clock       ; 20.000       ; 0.000      ; 9.686      ;
; 10.352 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; clock        ; clock       ; 20.000       ; 0.000      ; 9.686      ;
; 10.943 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated     ; clock        ; clock       ; 20.000       ; 0.538      ; 9.633      ;
; 10.943 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated     ; clock        ; clock       ; 20.000       ; 0.538      ; 9.633      ;
; 10.943 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated     ; clock        ; clock       ; 20.000       ; 0.538      ; 9.633      ;
; 10.958 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated     ; clock        ; clock       ; 20.000       ; 0.538      ; 9.618      ;
; 10.971 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; clock        ; clock       ; 20.000       ; 0.000      ; 9.067      ;
; 10.971 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; clock        ; clock       ; 20.000       ; 0.000      ; 9.067      ;
; 11.837 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated     ; clock        ; clock       ; 20.000       ; 0.538      ; 8.739      ;
; 13.638 ; state[1]~_emulated                               ; input_enable~_emulated                           ; clock        ; clock       ; 20.000       ; -0.351     ; 6.049      ;
; 13.638 ; state[1]~_emulated                               ; keypress_enable~_emulated                        ; clock        ; clock       ; 20.000       ; -0.351     ; 6.049      ;
; 13.789 ; state[0]~_emulated                               ; input_enable~_emulated                           ; clock        ; clock       ; 20.000       ; -0.351     ; 5.898      ;
; 13.789 ; state[0]~_emulated                               ; keypress_enable~_emulated                        ; clock        ; clock       ; 20.000       ; -0.351     ; 5.898      ;
; 14.885 ; state[1]~_emulated                               ; state[0]~_emulated                               ; clock        ; clock       ; 20.000       ; 0.000      ; 5.153      ;
; 14.885 ; state[1]~_emulated                               ; state[1]~_emulated                               ; clock        ; clock       ; 20.000       ; 0.000      ; 5.153      ;
; 15.036 ; state[0]~_emulated                               ; state[0]~_emulated                               ; clock        ; clock       ; 20.000       ; 0.000      ; 5.002      ;
; 15.036 ; state[0]~_emulated                               ; state[1]~_emulated                               ; clock        ; clock       ; 20.000       ; 0.000      ; 5.002      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'clock'                                                                                                                                                        ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.681  ; state[1]~_emulated                               ; state[0]~_emulated                               ; clock        ; clock       ; 0.000        ; 0.000      ; 2.967      ;
; 2.681  ; state[1]~_emulated                               ; state[1]~_emulated                               ; clock        ; clock       ; 0.000        ; 0.000      ; 2.967      ;
; 2.899  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; clock        ; clock       ; 0.000        ; 0.000      ; 3.185      ;
; 2.899  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; clock        ; clock       ; 0.000        ; 0.000      ; 3.185      ;
; 3.350  ; state[0]~_emulated                               ; state[0]~_emulated                               ; clock        ; clock       ; 0.000        ; 0.000      ; 3.636      ;
; 3.350  ; state[0]~_emulated                               ; state[1]~_emulated                               ; clock        ; clock       ; 0.000        ; 0.000      ; 3.636      ;
; 3.505  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated     ; clock        ; clock       ; 0.000        ; 0.538      ; 4.329      ;
; 3.633  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated     ; clock        ; clock       ; 0.000        ; 0.538      ; 4.457      ;
; 3.633  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated     ; clock        ; clock       ; 0.000        ; 0.538      ; 4.457      ;
; 3.633  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated     ; clock        ; clock       ; 0.000        ; 0.538      ; 4.457      ;
; 3.635  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated     ; clock        ; clock       ; 0.000        ; 0.538      ; 4.459      ;
; 3.897  ; state[1]~_emulated                               ; input_enable~_emulated                           ; clock        ; clock       ; 0.000        ; -0.351     ; 3.832      ;
; 3.897  ; state[1]~_emulated                               ; keypress_enable~_emulated                        ; clock        ; clock       ; 0.000        ; -0.351     ; 3.832      ;
; 4.241  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; clock        ; clock       ; 0.000        ; 0.000      ; 4.527      ;
; 4.241  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; clock        ; clock       ; 0.000        ; 0.000      ; 4.527      ;
; 4.269  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated     ; clock        ; clock       ; 0.000        ; 0.538      ; 5.093      ;
; 4.269  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated     ; clock        ; clock       ; 0.000        ; 0.538      ; 5.093      ;
; 4.269  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated     ; clock        ; clock       ; 0.000        ; 0.538      ; 5.093      ;
; 4.597  ; state[0]~_emulated                               ; input_enable~_emulated                           ; clock        ; clock       ; 0.000        ; -0.351     ; 4.532      ;
; 4.597  ; state[0]~_emulated                               ; keypress_enable~_emulated                        ; clock        ; clock       ; 0.000        ; -0.351     ; 4.532      ;
; 13.881 ; state[1]~_emulated                               ; hold                                             ; clock        ; clock       ; -10.000      ; -0.351     ; 3.816      ;
; 13.956 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold               ; clock        ; clock       ; -10.000      ; 0.543      ; 4.785      ;
; 14.023 ; state[0]~_emulated                               ; hold                                             ; clock        ; clock       ; -10.000      ; -0.351     ; 3.958      ;
; 14.086 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold               ; clock        ; clock       ; -10.000      ; 0.543      ; 4.915      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a5~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a5~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a6~porta_memory_reg0  ;
; 7.436 ; 10.000       ; 2.564          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a6~porta_memory_reg0  ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_i_in[0]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_i_in[0]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_i_in[1]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_i_in[1]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_i_in[2]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_i_in[2]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_l_in[0]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[0]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_l_in[1]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[1]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_l_in[2]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[2]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_l_in[3]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[3]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_l_in[4]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[4]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_l_type                                                                                                                                                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_l_type                                                                                                                                                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_m_in[0]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_m_in[0]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_m_in[1]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_m_in[1]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_m_in[2]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_m_in[2]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_r_in[0]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[0]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_r_in[1]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[1]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_r_in[2]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[2]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_r_in[3]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[3]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_r_in[4]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[4]                                                                                                                                                                                                            ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; display_r_type                                                                                                                                                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; display_r_type                                                                                                                                                                                                             ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated                                                                                                                                                                               ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated                                                                                                                                                                               ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated                                                                                                                                                                               ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated                                                                                                                                                                               ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated                                                                                                                                                                               ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated                                                                                                                                                                               ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                                                                                                                                                         ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                                                                                                                                                         ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated                                                                                                                                                                               ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated                                                                                                                                                                               ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated                                                                                                                                                                           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated                                                                                                                                                                           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated                                                                                                                                                                           ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated                                                                                                                                                                           ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]                                                                                                                              ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]                                                                                                                              ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]                                                                                                                              ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]                                                                                                                              ;
; 8.889 ; 10.000       ; 1.111          ; High Pulse Width ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]                                                                                                                              ;
; 8.889 ; 10.000       ; 1.111          ; Low Pulse Width  ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]                                                                                                                              ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.531 ; 100.000      ; 2.469          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-------------------+------------+---------+---------+------------+-----------------+
; Data Port         ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference ;
+-------------------+------------+---------+---------+------------+-----------------+
; input_code[*]     ; clock      ; 208.496 ; 208.496 ; Rise       ; clock           ;
;  input_code[0]    ; clock      ; 206.373 ; 206.373 ; Rise       ; clock           ;
;  input_code[1]    ; clock      ; 207.333 ; 207.333 ; Rise       ; clock           ;
;  input_code[2]    ; clock      ; 208.496 ; 208.496 ; Rise       ; clock           ;
;  input_code[3]    ; clock      ; 206.670 ; 206.670 ; Rise       ; clock           ;
;  input_code[4]    ; clock      ; 206.978 ; 206.978 ; Rise       ; clock           ;
; keypress          ; clock      ; 19.776  ; 19.776  ; Rise       ; clock           ;
; setting_init      ; clock      ; 15.512  ; 15.512  ; Rise       ; clock           ;
; setting_mode[*]   ; clock      ; 16.402  ; 16.402  ; Rise       ; clock           ;
;  setting_mode[0]  ; clock      ; 15.893  ; 15.893  ; Rise       ; clock           ;
;  setting_mode[1]  ; clock      ; 16.402  ; 16.402  ; Rise       ; clock           ;
; setting_rotor[*]  ; clock      ; 17.021  ; 17.021  ; Rise       ; clock           ;
;  setting_rotor[0] ; clock      ; 17.021  ; 17.021  ; Rise       ; clock           ;
;  setting_rotor[1] ; clock      ; 13.963  ; 13.963  ; Rise       ; clock           ;
; keypress          ; clock      ; 15.461  ; 15.461  ; Fall       ; clock           ;
; setting_init      ; clock      ; 11.389  ; 11.389  ; Fall       ; clock           ;
+-------------------+------------+---------+---------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Hold Times                                                                      ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; input_code[*]     ; clock      ; 0.691  ; 0.691  ; Rise       ; clock           ;
;  input_code[0]    ; clock      ; -0.203 ; -0.203 ; Rise       ; clock           ;
;  input_code[1]    ; clock      ; 0.398  ; 0.398  ; Rise       ; clock           ;
;  input_code[2]    ; clock      ; 0.113  ; 0.113  ; Rise       ; clock           ;
;  input_code[3]    ; clock      ; 0.691  ; 0.691  ; Rise       ; clock           ;
;  input_code[4]    ; clock      ; -0.337 ; -0.337 ; Rise       ; clock           ;
; keypress          ; clock      ; -7.200 ; -7.200 ; Rise       ; clock           ;
; setting_init      ; clock      ; 0.031  ; 0.031  ; Rise       ; clock           ;
; setting_mode[*]   ; clock      ; -0.499 ; -0.499 ; Rise       ; clock           ;
;  setting_mode[0]  ; clock      ; -0.585 ; -0.585 ; Rise       ; clock           ;
;  setting_mode[1]  ; clock      ; -0.499 ; -0.499 ; Rise       ; clock           ;
; setting_rotor[*]  ; clock      ; 0.454  ; 0.454  ; Rise       ; clock           ;
;  setting_rotor[0] ; clock      ; 0.192  ; 0.192  ; Rise       ; clock           ;
;  setting_rotor[1] ; clock      ; 0.454  ; 0.454  ; Rise       ; clock           ;
; keypress          ; clock      ; -7.014 ; -7.014 ; Fall       ; clock           ;
; setting_init      ; clock      ; -1.028 ; -1.028 ; Fall       ; clock           ;
+-------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; led_error[*]   ; clock      ; 9.113  ; 9.113  ; Rise       ; clock           ;
;  led_error[4]  ; clock      ; 9.113  ; 9.113  ; Rise       ; clock           ;
; segments_i[*]  ; clock      ; 10.159 ; 10.159 ; Rise       ; clock           ;
;  segments_i[0] ; clock      ; 9.219  ; 9.219  ; Rise       ; clock           ;
;  segments_i[1] ; clock      ; 9.112  ; 9.112  ; Rise       ; clock           ;
;  segments_i[2] ; clock      ; 9.855  ; 9.855  ; Rise       ; clock           ;
;  segments_i[3] ; clock      ; 10.159 ; 10.159 ; Rise       ; clock           ;
;  segments_i[4] ; clock      ; 9.653  ; 9.653  ; Rise       ; clock           ;
;  segments_i[5] ; clock      ; 9.793  ; 9.793  ; Rise       ; clock           ;
;  segments_i[6] ; clock      ; 10.099 ; 10.099 ; Rise       ; clock           ;
; segments_l[*]  ; clock      ; 13.396 ; 13.396 ; Rise       ; clock           ;
;  segments_l[0] ; clock      ; 13.006 ; 13.006 ; Rise       ; clock           ;
;  segments_l[1] ; clock      ; 12.867 ; 12.867 ; Rise       ; clock           ;
;  segments_l[2] ; clock      ; 13.127 ; 13.127 ; Rise       ; clock           ;
;  segments_l[3] ; clock      ; 13.161 ; 13.161 ; Rise       ; clock           ;
;  segments_l[4] ; clock      ; 12.840 ; 12.840 ; Rise       ; clock           ;
;  segments_l[5] ; clock      ; 13.131 ; 13.131 ; Rise       ; clock           ;
;  segments_l[6] ; clock      ; 13.396 ; 13.396 ; Rise       ; clock           ;
; segments_m[*]  ; clock      ; 8.300  ; 8.300  ; Rise       ; clock           ;
;  segments_m[0] ; clock      ; 8.300  ; 8.300  ; Rise       ; clock           ;
;  segments_m[1] ; clock      ; 7.072  ; 7.072  ; Rise       ; clock           ;
;  segments_m[2] ; clock      ; 7.898  ; 7.898  ; Rise       ; clock           ;
;  segments_m[3] ; clock      ; 8.149  ; 8.149  ; Rise       ; clock           ;
;  segments_m[4] ; clock      ; 7.882  ; 7.882  ; Rise       ; clock           ;
;  segments_m[5] ; clock      ; 7.908  ; 7.908  ; Rise       ; clock           ;
;  segments_m[6] ; clock      ; 8.083  ; 8.083  ; Rise       ; clock           ;
; segments_r[*]  ; clock      ; 13.137 ; 13.137 ; Rise       ; clock           ;
;  segments_r[0] ; clock      ; 11.257 ; 11.257 ; Rise       ; clock           ;
;  segments_r[1] ; clock      ; 11.023 ; 11.023 ; Rise       ; clock           ;
;  segments_r[2] ; clock      ; 12.383 ; 12.383 ; Rise       ; clock           ;
;  segments_r[3] ; clock      ; 13.137 ; 13.137 ; Rise       ; clock           ;
;  segments_r[4] ; clock      ; 10.822 ; 10.822 ; Rise       ; clock           ;
;  segments_r[5] ; clock      ; 12.358 ; 12.358 ; Rise       ; clock           ;
;  segments_r[6] ; clock      ; 11.614 ; 11.614 ; Rise       ; clock           ;
; led_error[*]   ; clock      ; 14.444 ; 14.444 ; Fall       ; clock           ;
;  led_error[0]  ; clock      ; 14.444 ; 14.444 ; Fall       ; clock           ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; led_error[*]   ; clock      ; 9.113  ; 9.113  ; Rise       ; clock           ;
;  led_error[4]  ; clock      ; 9.113  ; 9.113  ; Rise       ; clock           ;
; segments_i[*]  ; clock      ; 8.843  ; 8.843  ; Rise       ; clock           ;
;  segments_i[0] ; clock      ; 8.843  ; 8.843  ; Rise       ; clock           ;
;  segments_i[1] ; clock      ; 9.112  ; 9.112  ; Rise       ; clock           ;
;  segments_i[2] ; clock      ; 9.438  ; 9.438  ; Rise       ; clock           ;
;  segments_i[3] ; clock      ; 9.783  ; 9.783  ; Rise       ; clock           ;
;  segments_i[4] ; clock      ; 9.402  ; 9.402  ; Rise       ; clock           ;
;  segments_i[5] ; clock      ; 9.403  ; 9.403  ; Rise       ; clock           ;
;  segments_i[6] ; clock      ; 9.915  ; 9.915  ; Rise       ; clock           ;
; segments_l[*]  ; clock      ; 9.255  ; 9.255  ; Rise       ; clock           ;
;  segments_l[0] ; clock      ; 9.709  ; 9.709  ; Rise       ; clock           ;
;  segments_l[1] ; clock      ; 10.302 ; 10.302 ; Rise       ; clock           ;
;  segments_l[2] ; clock      ; 9.955  ; 9.955  ; Rise       ; clock           ;
;  segments_l[3] ; clock      ; 9.255  ; 9.255  ; Rise       ; clock           ;
;  segments_l[4] ; clock      ; 9.834  ; 9.834  ; Rise       ; clock           ;
;  segments_l[5] ; clock      ; 9.577  ; 9.577  ; Rise       ; clock           ;
;  segments_l[6] ; clock      ; 9.920  ; 9.920  ; Rise       ; clock           ;
; segments_m[*]  ; clock      ; 7.072  ; 7.072  ; Rise       ; clock           ;
;  segments_m[0] ; clock      ; 7.968  ; 7.968  ; Rise       ; clock           ;
;  segments_m[1] ; clock      ; 7.072  ; 7.072  ; Rise       ; clock           ;
;  segments_m[2] ; clock      ; 7.564  ; 7.564  ; Rise       ; clock           ;
;  segments_m[3] ; clock      ; 7.817  ; 7.817  ; Rise       ; clock           ;
;  segments_m[4] ; clock      ; 7.582  ; 7.582  ; Rise       ; clock           ;
;  segments_m[5] ; clock      ; 7.609  ; 7.609  ; Rise       ; clock           ;
;  segments_m[6] ; clock      ; 7.948  ; 7.948  ; Rise       ; clock           ;
; segments_r[*]  ; clock      ; 8.992  ; 8.992  ; Rise       ; clock           ;
;  segments_r[0] ; clock      ; 8.992  ; 8.992  ; Rise       ; clock           ;
;  segments_r[1] ; clock      ; 9.020  ; 9.020  ; Rise       ; clock           ;
;  segments_r[2] ; clock      ; 9.208  ; 9.208  ; Rise       ; clock           ;
;  segments_r[3] ; clock      ; 9.522  ; 9.522  ; Rise       ; clock           ;
;  segments_r[4] ; clock      ; 9.360  ; 9.360  ; Rise       ; clock           ;
;  segments_r[5] ; clock      ; 9.033  ; 9.033  ; Rise       ; clock           ;
;  segments_r[6] ; clock      ; 9.371  ; 9.371  ; Rise       ; clock           ;
; led_error[*]   ; clock      ; 9.545  ; 9.545  ; Fall       ; clock           ;
;  led_error[0]  ; clock      ; 9.545  ; 9.545  ; Fall       ; clock           ;
+----------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------+
; Propagation Delay                                             ;
+------------+--------------+--------+--------+--------+--------+
; Input Port ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+------------+--------------+--------+--------+--------+--------+
; keypress   ; led_error[0] ; 18.759 ; 18.600 ; 18.600 ; 18.759 ;
+------------+--------------+--------+--------+--------+--------+


+---------------------------------------------------------------+
; Minimum Propagation Delay                                     ;
+------------+--------------+--------+--------+--------+--------+
; Input Port ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+------------+--------------+--------+--------+--------+--------+
; keypress   ; led_error[0] ; 17.013 ; 17.926 ; 17.926 ; 17.013 ;
+------------+--------------+--------+--------+--------+--------+


+---------------------------------+
; Fast Model Setup Summary        ;
+-------+---------+---------------+
; Clock ; Slack   ; End Point TNS ;
+-------+---------+---------------+
; clock ; -55.750 ; -277.700      ;
+-------+---------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.215 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Fast Model Recovery Summary   ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 5.826 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Fast Model Removal Summary    ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 1.021 ; 0.000         ;
+-------+-------+---------------+


+----------------------------------------------+
; Fast Model Minimum Pulse Width Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clock               ; 7.620  ; 0.000         ;
; altera_reserved_tck ; 97.778 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                         ;
+---------+-------------------------------------------------------------------------------------------------+-----------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                       ; To Node         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------------+-----------------+--------------+-------------+--------------+------------+------------+
; -55.750 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]  ; display_l_in[0] ; clock        ; clock       ; 20.000       ; 0.001      ; 75.783     ;
; -55.558 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]  ; display_l_in[2] ; clock        ; clock       ; 20.000       ; 0.001      ; 75.591     ;
; -55.500 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]  ; display_l_in[1] ; clock        ; clock       ; 20.000       ; 0.001      ; 75.533     ;
; -55.497 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]  ; display_l_in[4] ; clock        ; clock       ; 20.000       ; 0.001      ; 75.530     ;
; -55.447 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3]  ; display_l_in[0] ; clock        ; clock       ; 20.000       ; 0.001      ; 75.480     ;
; -55.395 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]  ; display_l_in[3] ; clock        ; clock       ; 20.000       ; 0.001      ; 75.428     ;
; -55.379 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4]  ; display_l_in[0] ; clock        ; clock       ; 20.000       ; 0.001      ; 75.412     ;
; -55.255 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3]  ; display_l_in[2] ; clock        ; clock       ; 20.000       ; 0.001      ; 75.288     ;
; -55.197 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3]  ; display_l_in[1] ; clock        ; clock       ; 20.000       ; 0.001      ; 75.230     ;
; -55.194 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3]  ; display_l_in[4] ; clock        ; clock       ; 20.000       ; 0.001      ; 75.227     ;
; -55.187 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4]  ; display_l_in[2] ; clock        ; clock       ; 20.000       ; 0.001      ; 75.220     ;
; -55.129 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4]  ; display_l_in[1] ; clock        ; clock       ; 20.000       ; 0.001      ; 75.162     ;
; -55.126 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4]  ; display_l_in[4] ; clock        ; clock       ; 20.000       ; 0.001      ; 75.159     ;
; -55.092 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3]  ; display_l_in[3] ; clock        ; clock       ; 20.000       ; 0.001      ; 75.125     ;
; -55.024 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4]  ; display_l_in[3] ; clock        ; clock       ; 20.000       ; 0.001      ; 75.057     ;
; -55.013 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]  ; display_l_in[0] ; clock        ; clock       ; 20.000       ; 0.001      ; 75.046     ;
; -54.888 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]  ; display_l_in[0] ; clock        ; clock       ; 20.000       ; 0.001      ; 74.921     ;
; -54.821 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]  ; display_l_in[2] ; clock        ; clock       ; 20.000       ; 0.001      ; 74.854     ;
; -54.763 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]  ; display_l_in[1] ; clock        ; clock       ; 20.000       ; 0.001      ; 74.796     ;
; -54.760 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]  ; display_l_in[4] ; clock        ; clock       ; 20.000       ; 0.001      ; 74.793     ;
; -54.696 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]  ; display_l_in[2] ; clock        ; clock       ; 20.000       ; 0.001      ; 74.729     ;
; -54.658 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]  ; display_l_in[3] ; clock        ; clock       ; 20.000       ; 0.001      ; 74.691     ;
; -54.638 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]  ; display_l_in[1] ; clock        ; clock       ; 20.000       ; 0.001      ; 74.671     ;
; -54.635 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]  ; display_l_in[4] ; clock        ; clock       ; 20.000       ; 0.001      ; 74.668     ;
; -54.533 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_RIGHT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]  ; display_l_in[3] ; clock        ; clock       ; 20.000       ; 0.001      ; 74.566     ;
; -54.282 ; right_ring_shift[0]                                                                             ; display_l_in[0] ; clock        ; clock       ; 20.000       ; 0.002      ; 74.316     ;
; -54.090 ; right_ring_shift[0]                                                                             ; display_l_in[2] ; clock        ; clock       ; 20.000       ; 0.002      ; 74.124     ;
; -54.032 ; right_ring_shift[0]                                                                             ; display_l_in[1] ; clock        ; clock       ; 20.000       ; 0.002      ; 74.066     ;
; -54.029 ; right_ring_shift[0]                                                                             ; display_l_in[4] ; clock        ; clock       ; 20.000       ; 0.002      ; 74.063     ;
; -53.927 ; right_ring_shift[0]                                                                             ; display_l_in[3] ; clock        ; clock       ; 20.000       ; 0.002      ; 73.961     ;
; -53.441 ; right_ring_shift[3]                                                                             ; display_l_in[0] ; clock        ; clock       ; 20.000       ; -0.002     ; 73.471     ;
; -53.377 ; right_ring_shift[4]                                                                             ; display_l_in[0] ; clock        ; clock       ; 20.000       ; -0.002     ; 73.407     ;
; -53.265 ; right_ring_shift[2]                                                                             ; display_l_in[0] ; clock        ; clock       ; 20.000       ; -0.002     ; 73.295     ;
; -53.249 ; right_ring_shift[3]                                                                             ; display_l_in[2] ; clock        ; clock       ; 20.000       ; -0.002     ; 73.279     ;
; -53.191 ; right_ring_shift[3]                                                                             ; display_l_in[1] ; clock        ; clock       ; 20.000       ; -0.002     ; 73.221     ;
; -53.188 ; right_ring_shift[3]                                                                             ; display_l_in[4] ; clock        ; clock       ; 20.000       ; -0.002     ; 73.218     ;
; -53.185 ; right_ring_shift[4]                                                                             ; display_l_in[2] ; clock        ; clock       ; 20.000       ; -0.002     ; 73.215     ;
; -53.162 ; right_ring_shift[1]                                                                             ; display_l_in[0] ; clock        ; clock       ; 20.000       ; -0.002     ; 73.192     ;
; -53.127 ; right_ring_shift[4]                                                                             ; display_l_in[1] ; clock        ; clock       ; 20.000       ; -0.002     ; 73.157     ;
; -53.124 ; right_ring_shift[4]                                                                             ; display_l_in[4] ; clock        ; clock       ; 20.000       ; -0.002     ; 73.154     ;
; -53.086 ; right_ring_shift[3]                                                                             ; display_l_in[3] ; clock        ; clock       ; 20.000       ; -0.002     ; 73.116     ;
; -53.073 ; right_ring_shift[2]                                                                             ; display_l_in[2] ; clock        ; clock       ; 20.000       ; -0.002     ; 73.103     ;
; -53.022 ; right_ring_shift[4]                                                                             ; display_l_in[3] ; clock        ; clock       ; 20.000       ; -0.002     ; 73.052     ;
; -53.015 ; right_ring_shift[2]                                                                             ; display_l_in[1] ; clock        ; clock       ; 20.000       ; -0.002     ; 73.045     ;
; -53.012 ; right_ring_shift[2]                                                                             ; display_l_in[4] ; clock        ; clock       ; 20.000       ; -0.002     ; 73.042     ;
; -52.970 ; right_ring_shift[1]                                                                             ; display_l_in[2] ; clock        ; clock       ; 20.000       ; -0.002     ; 73.000     ;
; -52.912 ; right_ring_shift[1]                                                                             ; display_l_in[1] ; clock        ; clock       ; 20.000       ; -0.002     ; 72.942     ;
; -52.910 ; right_ring_shift[2]                                                                             ; display_l_in[3] ; clock        ; clock       ; 20.000       ; -0.002     ; 72.940     ;
; -52.909 ; right_ring_shift[1]                                                                             ; display_l_in[4] ; clock        ; clock       ; 20.000       ; -0.002     ; 72.939     ;
; -52.807 ; right_ring_shift[1]                                                                             ; display_l_in[3] ; clock        ; clock       ; 20.000       ; -0.002     ; 72.837     ;
; -51.021 ; right_rotor_type[0]                                                                             ; display_l_in[0] ; clock        ; clock       ; 20.000       ; -0.003     ; 71.050     ;
; -50.829 ; right_rotor_type[0]                                                                             ; display_l_in[2] ; clock        ; clock       ; 20.000       ; -0.003     ; 70.858     ;
; -50.771 ; right_rotor_type[0]                                                                             ; display_l_in[1] ; clock        ; clock       ; 20.000       ; -0.003     ; 70.800     ;
; -50.768 ; right_rotor_type[0]                                                                             ; display_l_in[4] ; clock        ; clock       ; 20.000       ; -0.003     ; 70.797     ;
; -50.754 ; right_rotor_type[1]                                                                             ; display_l_in[0] ; clock        ; clock       ; 20.000       ; -0.003     ; 70.783     ;
; -50.666 ; right_rotor_type[0]                                                                             ; display_l_in[3] ; clock        ; clock       ; 20.000       ; -0.003     ; 70.695     ;
; -50.562 ; right_rotor_type[1]                                                                             ; display_l_in[2] ; clock        ; clock       ; 20.000       ; -0.003     ; 70.591     ;
; -50.504 ; right_rotor_type[1]                                                                             ; display_l_in[1] ; clock        ; clock       ; 20.000       ; -0.003     ; 70.533     ;
; -50.501 ; right_rotor_type[1]                                                                             ; display_l_in[4] ; clock        ; clock       ; 20.000       ; -0.003     ; 70.530     ;
; -50.399 ; right_rotor_type[1]                                                                             ; display_l_in[3] ; clock        ; clock       ; 20.000       ; -0.003     ; 70.428     ;
; -43.815 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3] ; display_l_in[0] ; clock        ; clock       ; 20.000       ; 0.013      ; 63.860     ;
; -43.761 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0] ; display_l_in[0] ; clock        ; clock       ; 20.000       ; 0.011      ; 63.804     ;
; -43.686 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4] ; display_l_in[0] ; clock        ; clock       ; 20.000       ; 0.011      ; 63.729     ;
; -43.623 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3] ; display_l_in[2] ; clock        ; clock       ; 20.000       ; 0.013      ; 63.668     ;
; -43.569 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0] ; display_l_in[2] ; clock        ; clock       ; 20.000       ; 0.011      ; 63.612     ;
; -43.565 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3] ; display_l_in[1] ; clock        ; clock       ; 20.000       ; 0.013      ; 63.610     ;
; -43.562 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3] ; display_l_in[4] ; clock        ; clock       ; 20.000       ; 0.013      ; 63.607     ;
; -43.511 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0] ; display_l_in[1] ; clock        ; clock       ; 20.000       ; 0.011      ; 63.554     ;
; -43.508 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0] ; display_l_in[4] ; clock        ; clock       ; 20.000       ; 0.011      ; 63.551     ;
; -43.494 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4] ; display_l_in[2] ; clock        ; clock       ; 20.000       ; 0.011      ; 63.537     ;
; -43.460 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[3] ; display_l_in[3] ; clock        ; clock       ; 20.000       ; 0.013      ; 63.505     ;
; -43.436 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4] ; display_l_in[1] ; clock        ; clock       ; 20.000       ; 0.011      ; 63.479     ;
; -43.433 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4] ; display_l_in[4] ; clock        ; clock       ; 20.000       ; 0.011      ; 63.476     ;
; -43.406 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0] ; display_l_in[3] ; clock        ; clock       ; 20.000       ; 0.011      ; 63.449     ;
; -43.331 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[4] ; display_l_in[3] ; clock        ; clock       ; 20.000       ; 0.011      ; 63.374     ;
; -43.144 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2] ; display_l_in[0] ; clock        ; clock       ; 20.000       ; 0.011      ; 63.187     ;
; -43.024 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1] ; display_l_in[0] ; clock        ; clock       ; 20.000       ; 0.011      ; 63.067     ;
; -42.952 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2] ; display_l_in[2] ; clock        ; clock       ; 20.000       ; 0.011      ; 62.995     ;
; -42.894 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2] ; display_l_in[1] ; clock        ; clock       ; 20.000       ; 0.011      ; 62.937     ;
; -42.891 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2] ; display_l_in[4] ; clock        ; clock       ; 20.000       ; 0.011      ; 62.934     ;
; -42.832 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1] ; display_l_in[2] ; clock        ; clock       ; 20.000       ; 0.011      ; 62.875     ;
; -42.789 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2] ; display_l_in[3] ; clock        ; clock       ; 20.000       ; 0.011      ; 62.832     ;
; -42.774 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1] ; display_l_in[1] ; clock        ; clock       ; 20.000       ; 0.011      ; 62.817     ;
; -42.771 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1] ; display_l_in[4] ; clock        ; clock       ; 20.000       ; 0.011      ; 62.814     ;
; -42.749 ; middle_ring_shift[0]                                                                            ; display_l_in[0] ; clock        ; clock       ; 20.000       ; 0.011      ; 62.792     ;
; -42.669 ; g47_enigma:ENIGMA|g47_rotor:ROTOR_MIDDLE|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1] ; display_l_in[3] ; clock        ; clock       ; 20.000       ; 0.011      ; 62.712     ;
; -42.557 ; middle_ring_shift[0]                                                                            ; display_l_in[2] ; clock        ; clock       ; 20.000       ; 0.011      ; 62.600     ;
; -42.499 ; middle_ring_shift[0]                                                                            ; display_l_in[1] ; clock        ; clock       ; 20.000       ; 0.011      ; 62.542     ;
; -42.496 ; middle_ring_shift[0]                                                                            ; display_l_in[4] ; clock        ; clock       ; 20.000       ; 0.011      ; 62.539     ;
; -42.394 ; middle_ring_shift[0]                                                                            ; display_l_in[3] ; clock        ; clock       ; 20.000       ; 0.011      ; 62.437     ;
; -41.777 ; middle_ring_shift[3]                                                                            ; display_l_in[0] ; clock        ; clock       ; 20.000       ; 0.003      ; 61.812     ;
; -41.585 ; middle_ring_shift[3]                                                                            ; display_l_in[2] ; clock        ; clock       ; 20.000       ; 0.003      ; 61.620     ;
; -41.558 ; middle_ring_shift[4]                                                                            ; display_l_in[0] ; clock        ; clock       ; 20.000       ; 0.010      ; 61.600     ;
; -41.527 ; middle_ring_shift[3]                                                                            ; display_l_in[1] ; clock        ; clock       ; 20.000       ; 0.003      ; 61.562     ;
; -41.524 ; middle_ring_shift[3]                                                                            ; display_l_in[4] ; clock        ; clock       ; 20.000       ; 0.003      ; 61.559     ;
; -41.422 ; middle_ring_shift[3]                                                                            ; display_l_in[3] ; clock        ; clock       ; 20.000       ; 0.003      ; 61.457     ;
; -41.366 ; middle_ring_shift[4]                                                                            ; display_l_in[2] ; clock        ; clock       ; 20.000       ; 0.010      ; 61.408     ;
; -41.308 ; middle_ring_shift[4]                                                                            ; display_l_in[1] ; clock        ; clock       ; 20.000       ; 0.010      ; 61.350     ;
; -41.305 ; middle_ring_shift[4]                                                                            ; display_l_in[4] ; clock        ; clock       ; 20.000       ; 0.010      ; 61.347     ;
; -41.203 ; middle_ring_shift[4]                                                                            ; display_l_in[3] ; clock        ; clock       ; 20.000       ; 0.010      ; 61.245     ;
+---------+-------------------------------------------------------------------------------------------------+-----------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                                                                                                                                                                                                                                                                         ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                                                                                                                                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; hold                                                                                                                                                                                                                                                                                                                                       ; hold                                                                                                                                                                                                                                                                                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; reflector_type                                                                                                                                                                                                                                                                                                                             ; reflector_type                                                                                                                                                                                                                                                                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][6]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][6]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][6]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg3                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.070      ; 0.452      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg2                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.070      ; 0.452      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.070      ; 0.452      ;
; 0.249 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg5                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.070      ; 0.457      ;
; 0.249 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.401      ;
; 0.257 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.409      ;
; 0.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.432      ;
; 0.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.466      ;
; 0.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.469      ;
; 0.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.468      ;
; 0.317 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.468      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.472      ;
; 0.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.472      ;
; 0.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.474      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.475      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; clock        ; clock       ; 0.000        ; -0.001     ; 0.475      ;
; 0.325 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; clock        ; clock       ; 0.000        ; -0.001     ; 0.476      ;
; 0.326 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][5]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]                                                                                                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.481      ;
; 0.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.482      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.488      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.490      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.490      ;
; 0.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.492      ;
; 0.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.493      ;
; 0.342 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.493      ;
; 0.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.499      ;
; 0.361 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.367 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.519      ;
; 0.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; -0.001     ; 0.537      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.548      ;
; 0.399 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.551      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; -0.001     ; 0.554      ;
; 0.405 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.000      ; 0.557      ;
; 0.408 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.559      ;
; 0.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.561      ;
; 0.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.560      ;
; 0.411 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.562      ;
; 0.411 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; -0.001     ; 0.562      ;
; 0.411 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                        ; clock        ; clock       ; 0.000        ; -0.001     ; 0.562      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.003      ; 0.573      ;
; 0.420 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                     ; clock        ; clock       ; 0.000        ; 0.003      ; 0.575      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                 ; clock        ; clock       ; 0.000        ; 0.001      ; 0.598      ;
; 0.450 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                ; clock        ; clock       ; 0.000        ; -0.001     ; 0.601      ;
; 0.457 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                                   ; clock        ; clock       ; 0.000        ; 0.001      ; 0.610      ;
; 0.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.611      ;
; 0.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.614      ;
; 0.462 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_1q31:auto_generated|sld_reserved_g47_enigma_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; clock        ; clock       ; 0.000        ; 0.000      ; 0.614      ;
; 0.486 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg1                                                                                                                  ; clock        ; clock       ; 0.000        ; 0.064      ; 0.688      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'clock'                                                                                                                                                       ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.826  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold               ; clock        ; clock       ; 10.000       ; 0.648      ; 4.854      ;
; 6.599  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold               ; clock        ; clock       ; 10.000       ; 0.648      ; 4.081      ;
; 8.007  ; state[1]~_emulated                               ; hold                                             ; clock        ; clock       ; 10.000       ; 0.246      ; 2.271      ;
; 8.037  ; state[0]~_emulated                               ; hold                                             ; clock        ; clock       ; 10.000       ; 0.246      ; 2.241      ;
; 15.776 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; clock        ; clock       ; 20.000       ; 0.000      ; 4.256      ;
; 15.776 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; clock        ; clock       ; 20.000       ; 0.000      ; 4.256      ;
; 16.200 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated     ; clock        ; clock       ; 20.000       ; 0.644      ; 4.476      ;
; 16.200 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated     ; clock        ; clock       ; 20.000       ; 0.644      ; 4.476      ;
; 16.200 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated     ; clock        ; clock       ; 20.000       ; 0.644      ; 4.476      ;
; 16.437 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated     ; clock        ; clock       ; 20.000       ; 0.644      ; 4.239      ;
; 16.549 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; clock        ; clock       ; 20.000       ; 0.000      ; 3.483      ;
; 16.549 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; clock        ; clock       ; 20.000       ; 0.000      ; 3.483      ;
; 16.973 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated     ; clock        ; clock       ; 20.000       ; 0.644      ; 3.703      ;
; 16.973 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated     ; clock        ; clock       ; 20.000       ; 0.644      ; 3.703      ;
; 16.973 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated     ; clock        ; clock       ; 20.000       ; 0.644      ; 3.703      ;
; 17.298 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated     ; clock        ; clock       ; 20.000       ; 0.644      ; 3.378      ;
; 17.790 ; state[1]~_emulated                               ; input_enable~_emulated                           ; clock        ; clock       ; 20.000       ; 0.246      ; 2.488      ;
; 17.790 ; state[1]~_emulated                               ; keypress_enable~_emulated                        ; clock        ; clock       ; 20.000       ; 0.246      ; 2.488      ;
; 17.820 ; state[0]~_emulated                               ; input_enable~_emulated                           ; clock        ; clock       ; 20.000       ; 0.246      ; 2.458      ;
; 17.820 ; state[0]~_emulated                               ; keypress_enable~_emulated                        ; clock        ; clock       ; 20.000       ; 0.246      ; 2.458      ;
; 17.893 ; state[1]~_emulated                               ; state[0]~_emulated                               ; clock        ; clock       ; 20.000       ; 0.000      ; 2.139      ;
; 17.893 ; state[1]~_emulated                               ; state[1]~_emulated                               ; clock        ; clock       ; 20.000       ; 0.000      ; 2.139      ;
; 17.923 ; state[0]~_emulated                               ; state[0]~_emulated                               ; clock        ; clock       ; 20.000       ; 0.000      ; 2.109      ;
; 17.923 ; state[0]~_emulated                               ; state[1]~_emulated                               ; clock        ; clock       ; 20.000       ; 0.000      ; 2.109      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'clock'                                                                                                                                                        ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                        ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.021  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated     ; clock        ; clock       ; 0.000        ; 0.644      ; 1.817      ;
; 1.059  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated     ; clock        ; clock       ; 0.000        ; 0.644      ; 1.855      ;
; 1.111  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated     ; clock        ; clock       ; 0.000        ; 0.644      ; 1.907      ;
; 1.111  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated     ; clock        ; clock       ; 0.000        ; 0.644      ; 1.907      ;
; 1.111  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated     ; clock        ; clock       ; 0.000        ; 0.644      ; 1.907      ;
; 1.175  ; state[1]~_emulated                               ; state[0]~_emulated                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.327      ;
; 1.175  ; state[1]~_emulated                               ; state[1]~_emulated                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.327      ;
; 1.246  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; clock        ; clock       ; 0.000        ; 0.000      ; 1.398      ;
; 1.246  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; clock        ; clock       ; 0.000        ; 0.000      ; 1.398      ;
; 1.256  ; state[1]~_emulated                               ; input_enable~_emulated                           ; clock        ; clock       ; 0.000        ; 0.246      ; 1.654      ;
; 1.256  ; state[1]~_emulated                               ; keypress_enable~_emulated                        ; clock        ; clock       ; 0.000        ; 0.246      ; 1.654      ;
; 1.296  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated     ; clock        ; clock       ; 0.000        ; 0.644      ; 2.092      ;
; 1.296  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated     ; clock        ; clock       ; 0.000        ; 0.644      ; 2.092      ;
; 1.296  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated     ; clock        ; clock       ; 0.000        ; 0.644      ; 2.092      ;
; 1.443  ; state[0]~_emulated                               ; state[0]~_emulated                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.595      ;
; 1.443  ; state[0]~_emulated                               ; state[1]~_emulated                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.595      ;
; 1.546  ; state[0]~_emulated                               ; input_enable~_emulated                           ; clock        ; clock       ; 0.000        ; 0.246      ; 1.944      ;
; 1.546  ; state[0]~_emulated                               ; keypress_enable~_emulated                        ; clock        ; clock       ; 0.000        ; 0.246      ; 1.944      ;
; 1.720  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; clock        ; clock       ; 0.000        ; 0.000      ; 1.872      ;
; 1.720  ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; clock        ; clock       ; 0.000        ; 0.000      ; 1.872      ;
; 11.277 ; state[1]~_emulated                               ; hold                                             ; clock        ; clock       ; -10.000      ; 0.246      ; 1.675      ;
; 11.329 ; state[0]~_emulated                               ; hold                                             ; clock        ; clock       ; -10.000      ; 0.246      ; 1.727      ;
; 11.670 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold               ; clock        ; clock       ; -10.000      ; 0.648      ; 2.470      ;
; 11.720 ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated ; g47_enigma:ENIGMA|g47_fsm:FSM|hold               ; clock        ; clock       ; -10.000      ; 0.648      ; 2.520      ;
+--------+--------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a5~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a5~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a6~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; clock ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_sm14:auto_generated|ram_block1a6~porta_memory_reg0  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_i_in[0]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_i_in[0]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_i_in[1]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_i_in[1]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_i_in[2]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_i_in[2]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_l_in[0]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[0]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_l_in[1]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[1]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_l_in[2]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[2]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_l_in[3]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[3]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_l_in[4]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_l_in[4]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_l_type                                                                                                                                                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_l_type                                                                                                                                                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_m_in[0]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_m_in[0]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_m_in[1]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_m_in[1]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_m_in[2]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_m_in[2]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_r_in[0]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[0]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_r_in[1]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[1]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_r_in[2]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[2]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_r_in[3]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[3]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_r_in[4]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_r_in[4]                                                                                                                                                                                                            ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; display_r_type                                                                                                                                                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; display_r_type                                                                                                                                                                                                             ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_l~_emulated                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_m~_emulated                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|en_r~_emulated                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                                                                                                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g47_enigma:ENIGMA|g47_fsm:FSM|hold                                                                                                                                                                                         ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|load~_emulated                                                                                                                                                                               ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated                                                                                                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|state[0]~_emulated                                                                                                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated                                                                                                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Fall       ; g47_enigma:ENIGMA|g47_fsm:FSM|state[1]~_emulated                                                                                                                                                                           ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[0]                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[1]                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; clock ; Rise       ; g47_enigma:ENIGMA|g47_rotor:ROTOR_LEFT|g47_0_25_counter:ROTOR_SHIFT_COUNTER|count_previous[2]                                                                                                                              ;
+-------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+---------------------------------------------------------------------------------+
; Setup Times                                                                     ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; input_code[*]     ; clock      ; 76.563 ; 76.563 ; Rise       ; clock           ;
;  input_code[0]    ; clock      ; 75.715 ; 75.715 ; Rise       ; clock           ;
;  input_code[1]    ; clock      ; 76.093 ; 76.093 ; Rise       ; clock           ;
;  input_code[2]    ; clock      ; 76.563 ; 76.563 ; Rise       ; clock           ;
;  input_code[3]    ; clock      ; 75.893 ; 75.893 ; Rise       ; clock           ;
;  input_code[4]    ; clock      ; 75.926 ; 75.926 ; Rise       ; clock           ;
; keypress          ; clock      ; 8.381  ; 8.381  ; Rise       ; clock           ;
; setting_init      ; clock      ; 5.810  ; 5.810  ; Rise       ; clock           ;
; setting_mode[*]   ; clock      ; 5.703  ; 5.703  ; Rise       ; clock           ;
;  setting_mode[0]  ; clock      ; 5.540  ; 5.540  ; Rise       ; clock           ;
;  setting_mode[1]  ; clock      ; 5.703  ; 5.703  ; Rise       ; clock           ;
; setting_rotor[*]  ; clock      ; 5.963  ; 5.963  ; Rise       ; clock           ;
;  setting_rotor[0] ; clock      ; 5.963  ; 5.963  ; Rise       ; clock           ;
;  setting_rotor[1] ; clock      ; 4.892  ; 4.892  ; Rise       ; clock           ;
; keypress          ; clock      ; 7.033  ; 7.033  ; Fall       ; clock           ;
; setting_init      ; clock      ; 4.526  ; 4.526  ; Fall       ; clock           ;
+-------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Hold Times                                                                      ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; input_code[*]     ; clock      ; 0.838  ; 0.838  ; Rise       ; clock           ;
;  input_code[0]    ; clock      ; 0.426  ; 0.426  ; Rise       ; clock           ;
;  input_code[1]    ; clock      ; 0.654  ; 0.654  ; Rise       ; clock           ;
;  input_code[2]    ; clock      ; 0.549  ; 0.549  ; Rise       ; clock           ;
;  input_code[3]    ; clock      ; 0.838  ; 0.838  ; Rise       ; clock           ;
;  input_code[4]    ; clock      ; 0.383  ; 0.383  ; Rise       ; clock           ;
; keypress          ; clock      ; -3.062 ; -3.062 ; Rise       ; clock           ;
; setting_init      ; clock      ; 0.487  ; 0.487  ; Rise       ; clock           ;
; setting_mode[*]   ; clock      ; 0.271  ; 0.271  ; Rise       ; clock           ;
;  setting_mode[0]  ; clock      ; 0.208  ; 0.208  ; Rise       ; clock           ;
;  setting_mode[1]  ; clock      ; 0.271  ; 0.271  ; Rise       ; clock           ;
; setting_rotor[*]  ; clock      ; 0.736  ; 0.736  ; Rise       ; clock           ;
;  setting_rotor[0] ; clock      ; 0.644  ; 0.644  ; Rise       ; clock           ;
;  setting_rotor[1] ; clock      ; 0.736  ; 0.736  ; Rise       ; clock           ;
; keypress          ; clock      ; -3.449 ; -3.449 ; Fall       ; clock           ;
; setting_init      ; clock      ; -0.287 ; -0.287 ; Fall       ; clock           ;
+-------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; led_error[*]   ; clock      ; 4.603 ; 4.603 ; Rise       ; clock           ;
;  led_error[4]  ; clock      ; 4.603 ; 4.603 ; Rise       ; clock           ;
; segments_i[*]  ; clock      ; 5.032 ; 5.032 ; Rise       ; clock           ;
;  segments_i[0] ; clock      ; 4.668 ; 4.668 ; Rise       ; clock           ;
;  segments_i[1] ; clock      ; 4.683 ; 4.683 ; Rise       ; clock           ;
;  segments_i[2] ; clock      ; 4.978 ; 4.978 ; Rise       ; clock           ;
;  segments_i[3] ; clock      ; 5.032 ; 5.032 ; Rise       ; clock           ;
;  segments_i[4] ; clock      ; 4.778 ; 4.778 ; Rise       ; clock           ;
;  segments_i[5] ; clock      ; 4.879 ; 4.879 ; Rise       ; clock           ;
;  segments_i[6] ; clock      ; 5.005 ; 5.005 ; Rise       ; clock           ;
; segments_l[*]  ; clock      ; 6.233 ; 6.233 ; Rise       ; clock           ;
;  segments_l[0] ; clock      ; 6.036 ; 6.036 ; Rise       ; clock           ;
;  segments_l[1] ; clock      ; 6.045 ; 6.045 ; Rise       ; clock           ;
;  segments_l[2] ; clock      ; 6.202 ; 6.202 ; Rise       ; clock           ;
;  segments_l[3] ; clock      ; 6.211 ; 6.211 ; Rise       ; clock           ;
;  segments_l[4] ; clock      ; 6.005 ; 6.005 ; Rise       ; clock           ;
;  segments_l[5] ; clock      ; 6.209 ; 6.209 ; Rise       ; clock           ;
;  segments_l[6] ; clock      ; 6.233 ; 6.233 ; Rise       ; clock           ;
; segments_m[*]  ; clock      ; 4.239 ; 4.239 ; Rise       ; clock           ;
;  segments_m[0] ; clock      ; 4.239 ; 4.239 ; Rise       ; clock           ;
;  segments_m[1] ; clock      ; 3.773 ; 3.773 ; Rise       ; clock           ;
;  segments_m[2] ; clock      ; 4.069 ; 4.069 ; Rise       ; clock           ;
;  segments_m[3] ; clock      ; 4.154 ; 4.154 ; Rise       ; clock           ;
;  segments_m[4] ; clock      ; 4.084 ; 4.084 ; Rise       ; clock           ;
;  segments_m[5] ; clock      ; 4.105 ; 4.105 ; Rise       ; clock           ;
;  segments_m[6] ; clock      ; 4.163 ; 4.163 ; Rise       ; clock           ;
; segments_r[*]  ; clock      ; 6.214 ; 6.214 ; Rise       ; clock           ;
;  segments_r[0] ; clock      ; 5.407 ; 5.407 ; Rise       ; clock           ;
;  segments_r[1] ; clock      ; 5.281 ; 5.281 ; Rise       ; clock           ;
;  segments_r[2] ; clock      ; 5.986 ; 5.986 ; Rise       ; clock           ;
;  segments_r[3] ; clock      ; 6.214 ; 6.214 ; Rise       ; clock           ;
;  segments_r[4] ; clock      ; 5.293 ; 5.293 ; Rise       ; clock           ;
;  segments_r[5] ; clock      ; 6.003 ; 6.003 ; Rise       ; clock           ;
;  segments_r[6] ; clock      ; 5.584 ; 5.584 ; Rise       ; clock           ;
; led_error[*]   ; clock      ; 6.274 ; 6.274 ; Fall       ; clock           ;
;  led_error[0]  ; clock      ; 6.274 ; 6.274 ; Fall       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; led_error[*]   ; clock      ; 4.603 ; 4.603 ; Rise       ; clock           ;
;  led_error[4]  ; clock      ; 4.603 ; 4.603 ; Rise       ; clock           ;
; segments_i[*]  ; clock      ; 4.526 ; 4.526 ; Rise       ; clock           ;
;  segments_i[0] ; clock      ; 4.526 ; 4.526 ; Rise       ; clock           ;
;  segments_i[1] ; clock      ; 4.683 ; 4.683 ; Rise       ; clock           ;
;  segments_i[2] ; clock      ; 4.833 ; 4.833 ; Rise       ; clock           ;
;  segments_i[3] ; clock      ; 4.890 ; 4.890 ; Rise       ; clock           ;
;  segments_i[4] ; clock      ; 4.712 ; 4.712 ; Rise       ; clock           ;
;  segments_i[5] ; clock      ; 4.724 ; 4.724 ; Rise       ; clock           ;
;  segments_i[6] ; clock      ; 4.907 ; 4.907 ; Rise       ; clock           ;
; segments_l[*]  ; clock      ; 4.632 ; 4.632 ; Rise       ; clock           ;
;  segments_l[0] ; clock      ; 4.768 ; 4.768 ; Rise       ; clock           ;
;  segments_l[1] ; clock      ; 4.979 ; 4.979 ; Rise       ; clock           ;
;  segments_l[2] ; clock      ; 4.924 ; 4.924 ; Rise       ; clock           ;
;  segments_l[3] ; clock      ; 4.632 ; 4.632 ; Rise       ; clock           ;
;  segments_l[4] ; clock      ; 4.831 ; 4.831 ; Rise       ; clock           ;
;  segments_l[5] ; clock      ; 4.728 ; 4.728 ; Rise       ; clock           ;
;  segments_l[6] ; clock      ; 4.896 ; 4.896 ; Rise       ; clock           ;
; segments_m[*]  ; clock      ; 3.773 ; 3.773 ; Rise       ; clock           ;
;  segments_m[0] ; clock      ; 4.147 ; 4.147 ; Rise       ; clock           ;
;  segments_m[1] ; clock      ; 3.773 ; 3.773 ; Rise       ; clock           ;
;  segments_m[2] ; clock      ; 3.971 ; 3.971 ; Rise       ; clock           ;
;  segments_m[3] ; clock      ; 4.062 ; 4.062 ; Rise       ; clock           ;
;  segments_m[4] ; clock      ; 3.968 ; 3.968 ; Rise       ; clock           ;
;  segments_m[5] ; clock      ; 3.992 ; 3.992 ; Rise       ; clock           ;
;  segments_m[6] ; clock      ; 4.119 ; 4.119 ; Rise       ; clock           ;
; segments_r[*]  ; clock      ; 4.495 ; 4.495 ; Rise       ; clock           ;
;  segments_r[0] ; clock      ; 4.495 ; 4.495 ; Rise       ; clock           ;
;  segments_r[1] ; clock      ; 4.603 ; 4.603 ; Rise       ; clock           ;
;  segments_r[2] ; clock      ; 4.683 ; 4.683 ; Rise       ; clock           ;
;  segments_r[3] ; clock      ; 4.732 ; 4.732 ; Rise       ; clock           ;
;  segments_r[4] ; clock      ; 4.732 ; 4.732 ; Rise       ; clock           ;
;  segments_r[5] ; clock      ; 4.611 ; 4.611 ; Rise       ; clock           ;
;  segments_r[6] ; clock      ; 4.741 ; 4.741 ; Rise       ; clock           ;
; led_error[*]   ; clock      ; 4.831 ; 4.831 ; Fall       ; clock           ;
;  led_error[0]  ; clock      ; 4.831 ; 4.831 ; Fall       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------+
; Propagation Delay                                         ;
+------------+--------------+-------+-------+-------+-------+
; Input Port ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------+-------+-------+-------+-------+
; keypress   ; led_error[0] ; 8.604 ; 8.569 ; 8.569 ; 8.604 ;
+------------+--------------+-------+-------+-------+-------+


+-----------------------------------------------------------+
; Minimum Propagation Delay                                 ;
+------------+--------------+-------+-------+-------+-------+
; Input Port ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------+-------+-------+-------+-------+
; keypress   ; led_error[0] ; 7.949 ; 8.312 ; 8.312 ; 7.949 ;
+------------+--------------+-------+-------+-------+-------+


+-------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                 ;
+----------------------+-----------+-------+----------+---------+---------------------+
; Clock                ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack     ; -185.264  ; 0.215 ; 0.637    ; 1.021   ; 7.436               ;
;  altera_reserved_tck ; N/A       ; N/A   ; N/A      ; N/A     ; 97.531              ;
;  clock               ; -185.264  ; 0.215 ; 0.637    ; 1.021   ; 7.436               ;
; Design-wide TNS      ; -1020.179 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; N/A       ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  clock               ; -1020.179 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+-----------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------+
; Setup Times                                                                       ;
+-------------------+------------+---------+---------+------------+-----------------+
; Data Port         ; Clock Port ; Rise    ; Fall    ; Clock Edge ; Clock Reference ;
+-------------------+------------+---------+---------+------------+-----------------+
; input_code[*]     ; clock      ; 208.496 ; 208.496 ; Rise       ; clock           ;
;  input_code[0]    ; clock      ; 206.373 ; 206.373 ; Rise       ; clock           ;
;  input_code[1]    ; clock      ; 207.333 ; 207.333 ; Rise       ; clock           ;
;  input_code[2]    ; clock      ; 208.496 ; 208.496 ; Rise       ; clock           ;
;  input_code[3]    ; clock      ; 206.670 ; 206.670 ; Rise       ; clock           ;
;  input_code[4]    ; clock      ; 206.978 ; 206.978 ; Rise       ; clock           ;
; keypress          ; clock      ; 19.776  ; 19.776  ; Rise       ; clock           ;
; setting_init      ; clock      ; 15.512  ; 15.512  ; Rise       ; clock           ;
; setting_mode[*]   ; clock      ; 16.402  ; 16.402  ; Rise       ; clock           ;
;  setting_mode[0]  ; clock      ; 15.893  ; 15.893  ; Rise       ; clock           ;
;  setting_mode[1]  ; clock      ; 16.402  ; 16.402  ; Rise       ; clock           ;
; setting_rotor[*]  ; clock      ; 17.021  ; 17.021  ; Rise       ; clock           ;
;  setting_rotor[0] ; clock      ; 17.021  ; 17.021  ; Rise       ; clock           ;
;  setting_rotor[1] ; clock      ; 13.963  ; 13.963  ; Rise       ; clock           ;
; keypress          ; clock      ; 15.461  ; 15.461  ; Fall       ; clock           ;
; setting_init      ; clock      ; 11.389  ; 11.389  ; Fall       ; clock           ;
+-------------------+------------+---------+---------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Hold Times                                                                      ;
+-------------------+------------+--------+--------+------------+-----------------+
; Data Port         ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------------+------------+--------+--------+------------+-----------------+
; input_code[*]     ; clock      ; 0.838  ; 0.838  ; Rise       ; clock           ;
;  input_code[0]    ; clock      ; 0.426  ; 0.426  ; Rise       ; clock           ;
;  input_code[1]    ; clock      ; 0.654  ; 0.654  ; Rise       ; clock           ;
;  input_code[2]    ; clock      ; 0.549  ; 0.549  ; Rise       ; clock           ;
;  input_code[3]    ; clock      ; 0.838  ; 0.838  ; Rise       ; clock           ;
;  input_code[4]    ; clock      ; 0.383  ; 0.383  ; Rise       ; clock           ;
; keypress          ; clock      ; -3.062 ; -3.062 ; Rise       ; clock           ;
; setting_init      ; clock      ; 0.487  ; 0.487  ; Rise       ; clock           ;
; setting_mode[*]   ; clock      ; 0.271  ; 0.271  ; Rise       ; clock           ;
;  setting_mode[0]  ; clock      ; 0.208  ; 0.208  ; Rise       ; clock           ;
;  setting_mode[1]  ; clock      ; 0.271  ; 0.271  ; Rise       ; clock           ;
; setting_rotor[*]  ; clock      ; 0.736  ; 0.736  ; Rise       ; clock           ;
;  setting_rotor[0] ; clock      ; 0.644  ; 0.644  ; Rise       ; clock           ;
;  setting_rotor[1] ; clock      ; 0.736  ; 0.736  ; Rise       ; clock           ;
; keypress          ; clock      ; -3.449 ; -3.449 ; Fall       ; clock           ;
; setting_init      ; clock      ; -0.287 ; -0.287 ; Fall       ; clock           ;
+-------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; led_error[*]   ; clock      ; 9.113  ; 9.113  ; Rise       ; clock           ;
;  led_error[4]  ; clock      ; 9.113  ; 9.113  ; Rise       ; clock           ;
; segments_i[*]  ; clock      ; 10.159 ; 10.159 ; Rise       ; clock           ;
;  segments_i[0] ; clock      ; 9.219  ; 9.219  ; Rise       ; clock           ;
;  segments_i[1] ; clock      ; 9.112  ; 9.112  ; Rise       ; clock           ;
;  segments_i[2] ; clock      ; 9.855  ; 9.855  ; Rise       ; clock           ;
;  segments_i[3] ; clock      ; 10.159 ; 10.159 ; Rise       ; clock           ;
;  segments_i[4] ; clock      ; 9.653  ; 9.653  ; Rise       ; clock           ;
;  segments_i[5] ; clock      ; 9.793  ; 9.793  ; Rise       ; clock           ;
;  segments_i[6] ; clock      ; 10.099 ; 10.099 ; Rise       ; clock           ;
; segments_l[*]  ; clock      ; 13.396 ; 13.396 ; Rise       ; clock           ;
;  segments_l[0] ; clock      ; 13.006 ; 13.006 ; Rise       ; clock           ;
;  segments_l[1] ; clock      ; 12.867 ; 12.867 ; Rise       ; clock           ;
;  segments_l[2] ; clock      ; 13.127 ; 13.127 ; Rise       ; clock           ;
;  segments_l[3] ; clock      ; 13.161 ; 13.161 ; Rise       ; clock           ;
;  segments_l[4] ; clock      ; 12.840 ; 12.840 ; Rise       ; clock           ;
;  segments_l[5] ; clock      ; 13.131 ; 13.131 ; Rise       ; clock           ;
;  segments_l[6] ; clock      ; 13.396 ; 13.396 ; Rise       ; clock           ;
; segments_m[*]  ; clock      ; 8.300  ; 8.300  ; Rise       ; clock           ;
;  segments_m[0] ; clock      ; 8.300  ; 8.300  ; Rise       ; clock           ;
;  segments_m[1] ; clock      ; 7.072  ; 7.072  ; Rise       ; clock           ;
;  segments_m[2] ; clock      ; 7.898  ; 7.898  ; Rise       ; clock           ;
;  segments_m[3] ; clock      ; 8.149  ; 8.149  ; Rise       ; clock           ;
;  segments_m[4] ; clock      ; 7.882  ; 7.882  ; Rise       ; clock           ;
;  segments_m[5] ; clock      ; 7.908  ; 7.908  ; Rise       ; clock           ;
;  segments_m[6] ; clock      ; 8.083  ; 8.083  ; Rise       ; clock           ;
; segments_r[*]  ; clock      ; 13.137 ; 13.137 ; Rise       ; clock           ;
;  segments_r[0] ; clock      ; 11.257 ; 11.257 ; Rise       ; clock           ;
;  segments_r[1] ; clock      ; 11.023 ; 11.023 ; Rise       ; clock           ;
;  segments_r[2] ; clock      ; 12.383 ; 12.383 ; Rise       ; clock           ;
;  segments_r[3] ; clock      ; 13.137 ; 13.137 ; Rise       ; clock           ;
;  segments_r[4] ; clock      ; 10.822 ; 10.822 ; Rise       ; clock           ;
;  segments_r[5] ; clock      ; 12.358 ; 12.358 ; Rise       ; clock           ;
;  segments_r[6] ; clock      ; 11.614 ; 11.614 ; Rise       ; clock           ;
; led_error[*]   ; clock      ; 14.444 ; 14.444 ; Fall       ; clock           ;
;  led_error[0]  ; clock      ; 14.444 ; 14.444 ; Fall       ; clock           ;
+----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; led_error[*]   ; clock      ; 4.603 ; 4.603 ; Rise       ; clock           ;
;  led_error[4]  ; clock      ; 4.603 ; 4.603 ; Rise       ; clock           ;
; segments_i[*]  ; clock      ; 4.526 ; 4.526 ; Rise       ; clock           ;
;  segments_i[0] ; clock      ; 4.526 ; 4.526 ; Rise       ; clock           ;
;  segments_i[1] ; clock      ; 4.683 ; 4.683 ; Rise       ; clock           ;
;  segments_i[2] ; clock      ; 4.833 ; 4.833 ; Rise       ; clock           ;
;  segments_i[3] ; clock      ; 4.890 ; 4.890 ; Rise       ; clock           ;
;  segments_i[4] ; clock      ; 4.712 ; 4.712 ; Rise       ; clock           ;
;  segments_i[5] ; clock      ; 4.724 ; 4.724 ; Rise       ; clock           ;
;  segments_i[6] ; clock      ; 4.907 ; 4.907 ; Rise       ; clock           ;
; segments_l[*]  ; clock      ; 4.632 ; 4.632 ; Rise       ; clock           ;
;  segments_l[0] ; clock      ; 4.768 ; 4.768 ; Rise       ; clock           ;
;  segments_l[1] ; clock      ; 4.979 ; 4.979 ; Rise       ; clock           ;
;  segments_l[2] ; clock      ; 4.924 ; 4.924 ; Rise       ; clock           ;
;  segments_l[3] ; clock      ; 4.632 ; 4.632 ; Rise       ; clock           ;
;  segments_l[4] ; clock      ; 4.831 ; 4.831 ; Rise       ; clock           ;
;  segments_l[5] ; clock      ; 4.728 ; 4.728 ; Rise       ; clock           ;
;  segments_l[6] ; clock      ; 4.896 ; 4.896 ; Rise       ; clock           ;
; segments_m[*]  ; clock      ; 3.773 ; 3.773 ; Rise       ; clock           ;
;  segments_m[0] ; clock      ; 4.147 ; 4.147 ; Rise       ; clock           ;
;  segments_m[1] ; clock      ; 3.773 ; 3.773 ; Rise       ; clock           ;
;  segments_m[2] ; clock      ; 3.971 ; 3.971 ; Rise       ; clock           ;
;  segments_m[3] ; clock      ; 4.062 ; 4.062 ; Rise       ; clock           ;
;  segments_m[4] ; clock      ; 3.968 ; 3.968 ; Rise       ; clock           ;
;  segments_m[5] ; clock      ; 3.992 ; 3.992 ; Rise       ; clock           ;
;  segments_m[6] ; clock      ; 4.119 ; 4.119 ; Rise       ; clock           ;
; segments_r[*]  ; clock      ; 4.495 ; 4.495 ; Rise       ; clock           ;
;  segments_r[0] ; clock      ; 4.495 ; 4.495 ; Rise       ; clock           ;
;  segments_r[1] ; clock      ; 4.603 ; 4.603 ; Rise       ; clock           ;
;  segments_r[2] ; clock      ; 4.683 ; 4.683 ; Rise       ; clock           ;
;  segments_r[3] ; clock      ; 4.732 ; 4.732 ; Rise       ; clock           ;
;  segments_r[4] ; clock      ; 4.732 ; 4.732 ; Rise       ; clock           ;
;  segments_r[5] ; clock      ; 4.611 ; 4.611 ; Rise       ; clock           ;
;  segments_r[6] ; clock      ; 4.741 ; 4.741 ; Rise       ; clock           ;
; led_error[*]   ; clock      ; 4.831 ; 4.831 ; Fall       ; clock           ;
;  led_error[0]  ; clock      ; 4.831 ; 4.831 ; Fall       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------+
; Progagation Delay                                             ;
+------------+--------------+--------+--------+--------+--------+
; Input Port ; Output Port  ; RR     ; RF     ; FR     ; FF     ;
+------------+--------------+--------+--------+--------+--------+
; keypress   ; led_error[0] ; 18.759 ; 18.600 ; 18.600 ; 18.759 ;
+------------+--------------+--------+--------+--------+--------+


+-----------------------------------------------------------+
; Minimum Progagation Delay                                 ;
+------------+--------------+-------+-------+-------+-------+
; Input Port ; Output Port  ; RR    ; RF    ; FR    ; FF    ;
+------------+--------------+-------+-------+-------+-------+
; keypress   ; led_error[0] ; 7.949 ; 8.312 ; 8.312 ; 7.949 ;
+------------+--------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; clock      ; clock    ; > 2147483647 ; 414      ; 10       ; 4        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; clock      ; clock    ; > 2147483647 ; 414      ; 10       ; 4        ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 0        ; 4        ; 0        ; 40       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 0        ; 4        ; 0        ; 40       ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 615   ; 615  ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 128   ; 128  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Apr 06 17:39:02 2016
Info: Command: quartus_sta g47_enigma -c g47_enigma
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 10 combinational loops as latches.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'g47_testbed.sdc'
Warning (332125): Found combinational loop of 16 nodes
    Warning (332126): Node "Equal2~0|combout"
    Warning (332126): Node "state[1]~2|dataa"
    Warning (332126): Node "state[1]~2|combout"
    Warning (332126): Node "state[1]~2|datac"
    Warning (332126): Node "state[0]~7|datac"
    Warning (332126): Node "state[0]~7|combout"
    Warning (332126): Node "state[1]~16|datac"
    Warning (332126): Node "state[1]~16|combout"
    Warning (332126): Node "state[1]~2|datab"
    Warning (332126): Node "state[0]~17|dataa"
    Warning (332126): Node "state[0]~17|combout"
    Warning (332126): Node "state[0]~7|datab"
    Warning (332126): Node "Equal2~0|dataa"
    Warning (332126): Node "state[0]~17|datac"
    Warning (332126): Node "Equal2~0|datac"
    Warning (332126): Node "state[0]~7|dataa"
Warning (332125): Found combinational loop of 40 nodes
    Warning (332126): Node "ENIGMA|FSM|en_l~7|combout"
    Warning (332126): Node "ENIGMA|FSM|state[0]~7|datac"
    Warning (332126): Node "ENIGMA|FSM|state[0]~7|combout"
    Warning (332126): Node "ENIGMA|FSM|state[0]~17|datac"
    Warning (332126): Node "ENIGMA|FSM|state[0]~17|combout"
    Warning (332126): Node "ENIGMA|FSM|state[0]~8|datab"
    Warning (332126): Node "ENIGMA|FSM|state[0]~8|combout"
    Warning (332126): Node "ENIGMA|FSM|state[0]~7|datad"
    Warning (332126): Node "ENIGMA|FSM|state[0]~19|datab"
    Warning (332126): Node "ENIGMA|FSM|state[0]~19|combout"
    Warning (332126): Node "ENIGMA|FSM|state[0]~6|datad"
    Warning (332126): Node "ENIGMA|FSM|state[0]~6|combout"
    Warning (332126): Node "ENIGMA|FSM|state[0]~8|dataa"
    Warning (332126): Node "ENIGMA|FSM|state[0]~19|datad"
    Warning (332126): Node "ENIGMA|FSM|state[1]~16|datac"
    Warning (332126): Node "ENIGMA|FSM|state[1]~16|combout"
    Warning (332126): Node "ENIGMA|FSM|state[1]~3|datab"
    Warning (332126): Node "ENIGMA|FSM|state[1]~3|combout"
    Warning (332126): Node "ENIGMA|FSM|state[1]~2|datad"
    Warning (332126): Node "ENIGMA|FSM|state[1]~2|combout"
    Warning (332126): Node "ENIGMA|FSM|en_l~7|datab"
    Warning (332126): Node "ENIGMA|FSM|state[0]~17|datab"
    Warning (332126): Node "ENIGMA|FSM|state[1]~15|datad"
    Warning (332126): Node "ENIGMA|FSM|state[1]~15|combout"
    Warning (332126): Node "ENIGMA|FSM|state[1]~15clkctrl|inclk[0]"
    Warning (332126): Node "ENIGMA|FSM|state[1]~15clkctrl|outclk"
    Warning (332126): Node "ENIGMA|FSM|state[0]~19|datac"
    Warning (332126): Node "ENIGMA|FSM|state[1]~18|datac"
    Warning (332126): Node "ENIGMA|FSM|state[1]~18|combout"
    Warning (332126): Node "ENIGMA|FSM|state[1]~1|dataa"
    Warning (332126): Node "ENIGMA|FSM|state[1]~1|combout"
    Warning (332126): Node "ENIGMA|FSM|state[1]~3|dataa"
    Warning (332126): Node "ENIGMA|FSM|state[1]~18|datad"
    Warning (332126): Node "ENIGMA|FSM|state[1]~3|datad"
    Warning (332126): Node "ENIGMA|FSM|state[0]~8|datad"
    Warning (332126): Node "ENIGMA|FSM|state[1]~18|datab"
    Warning (332126): Node "ENIGMA|FSM|en_l~7|datad"
    Warning (332126): Node "ENIGMA|FSM|state[0]~6|datac"
    Warning (332126): Node "ENIGMA|FSM|state[1]~2|datac"
    Warning (332126): Node "ENIGMA|FSM|state[1]~1|datac"
Warning (332060): Node: keypress was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -185.264
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):  -185.264     -1020.179 clock 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.445         0.000 clock 
Info (332146): Worst-case recovery slack is 0.637
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.637         0.000 clock 
Info (332146): Worst-case removal slack is 2.681
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.681         0.000 clock 
Info (332146): Worst-case minimum pulse width slack is 7.436
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.436         0.000 clock 
    Info (332119):    97.531         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332060): Node: keypress was determined to be a clock but was found without an associated clock assignment.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -55.750
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -55.750      -277.700 clock 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 clock 
Info (332146): Worst-case recovery slack is 5.826
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.826         0.000 clock 
Info (332146): Worst-case removal slack is 1.021
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.021         0.000 clock 
Info (332146): Worst-case minimum pulse width slack is 7.620
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.620         0.000 clock 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 63 warnings
    Info: Peak virtual memory: 610 megabytes
    Info: Processing ended: Wed Apr 06 17:39:14 2016
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:11


