

================================================================
== Vivado HLS Report for 'combine'
================================================================
* Date:           Sun Dec  7 14:25:27 2014

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        hls.prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+------+------+------+------+---------+
        |                          |               |   Latency   |   Interval  | Pipeline|
        |         Instance         |     Module    |  min |  max |  min |  max |   Type  |
        +--------------------------+---------------+------+------+------+------+---------+
        |grp_pitchshifting_fu_182  |pitchshifting  |     ?|     ?|     ?|     ?|   none  |
        |grp_cal_mag_phase_fu_192  |cal_mag_phase  |  1061|  1061|  1061|  1061|   none  |
        |grp_FFT_fu_202            |FFT            |     ?|     ?|     ?|     ?|   none  |
        +--------------------------+---------------+------+------+------+------+---------+

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  1024|  1024|         1|          -|          -|  1024|    no    |
        |- Loop 2  |  2048|  2048|         2|          -|          -|  1024|    no    |
        |- Loop 3  |  1029|  1029|         7|          1|          1|  1024|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      1|       0|     76|
|FIFO             |        -|      -|       -|      -|
|Instance         |       14|     98|   14839|  35123|
|Memory           |       11|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    142|
|Register         |        -|      -|     158|      -|
|ShiftMemory      |        -|      -|       0|     12|
+-----------------+---------+-------+--------+-------+
|Total            |       25|     99|   14997|  35353|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        8|     45|      14|     66|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------------+---------+-------+------+-------+
    |            Instance            |           Module           | BRAM_18K| DSP48E|  FF  |  LUT  |
    +--------------------------------+----------------------------+---------+-------+------+-------+
    |grp_FFT_fu_202                  |FFT                         |        2|     28|  2965|   3005|
    |grp_cal_mag_phase_fu_192        |cal_mag_phase               |        0|      2|  3323|  12928|
    |combine_mul_40ns_20ns_60_4_U54  |combine_mul_40ns_20ns_60_4  |        0|      3|    36|     16|
    |grp_pitchshifting_fu_182        |pitchshifting               |       12|     65|  8515|  19174|
    +--------------------------------+----------------------------+---------+-------+------+-------+
    |Total                           |                            |       14|     98| 14839|  35123|
    +--------------------------------+----------------------------+---------+-------+------+-------+

    * Memory: 
    +-------------------+-------------------------+---------+------+-----+------+-------------+
    |       Memory      |          Module         | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-------------------------+---------+------+-----+------+-------------+
    |currentFrame_V_U   |combine_currentFrame_V   |        1|  1024|   17|     1|        17408|
    |input_V_U          |combine_input_V          |        1|  1024|   17|     1|        17408|
    |magFrame_V_U       |combine_magFrame_V       |        2|  1024|   32|     1|        32768|
    |phaseFrame_V_U     |combine_phaseFrame_V     |        2|  1024|   26|     1|        26624|
    |previousPhase_V_U  |combine_previousPhase_V  |        1|  1024|    1|     1|         1024|
    |time_domain_V_U    |combine_time_domain_V    |        2|  1024|   32|     1|        32768|
    |wn_V_U             |pitchshifting_wn_V_1     |        2|  1024|   20|     1|        20480|
    +-------------------+-------------------------+---------+------+-----+------+-------------+
    |Total              |                         |       11|  7168|  145|     7|       148480|
    +-------------------+-------------------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Shift register: 
    +------------------+---+----+-----+-----------+
    |       Name       | FF| LUT| Bits| Const Bits|
    +------------------+---+----+-----+-----------+
    |exitcond_reg_324  |  0|   1|    1|          0|
    |tmp_8_reg_333     |  0|  11|   64|         53|
    +------------------+---+----+-----+-----------+
    |Total             |  0|  12|   65|         53|
    +------------------+---+----+-----+-----------+

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |r_V_fu_268_p2              |     *    |      1|  0|   1|          20|          17|
    |counter_input_1_fu_233_p2  |     +    |      0|  0|  11|          11|           1|
    |i_1_fu_250_p2              |     +    |      0|  0|  11|          11|           1|
    |p_rec_fu_221_p2            |     +    |      0|  0|  11|          11|           1|
    |exitcond6_fu_227_p2        |   icmp   |      0|  0|  14|          11|          12|
    |exitcond7_fu_215_p2        |   icmp   |      0|  0|  14|          11|          12|
    |exitcond_fu_244_p2         |   icmp   |      0|  0|  14|          11|          12|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      1|  0|  76|          86|          56|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |counter_input_reg_159            |  11|          2|   11|         22|
    |currentFrameWindowed_V_address0  |  10|          3|   10|         30|
    |currentFrameWindowed_V_d0        |  32|          2|   32|         64|
    |currentFrame_V_address0          |  10|          3|   10|         30|
    |currentFrame_V_d0                |  17|          2|   17|         34|
    |i_reg_170                        |  11|          2|   11|         22|
    |imag_V_address0                  |  10|          2|   10|         20|
    |magFrame_V_address0              |  10|          2|   10|         20|
    |p_049_rec_reg_148                |  11|          2|   11|         22|
    |phaseFrame_V_address0            |  10|          2|   10|         20|
    |previousPhase_V_address0         |  10|          2|   10|         20|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 142|         24|  142|        304|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+-----+-----------+
    |                      Name                      | FF | Bits| Const Bits|
    +------------------------------------------------+----+-----+-----------+
    |ap_CS_fsm                                       |   4|    4|          0|
    |ap_reg_ppiten_pp0_it0                           |   1|    1|          0|
    |ap_reg_ppiten_pp0_it1                           |   1|    1|          0|
    |ap_reg_ppiten_pp0_it2                           |   1|    1|          0|
    |ap_reg_ppiten_pp0_it3                           |   1|    1|          0|
    |ap_reg_ppiten_pp0_it4                           |   1|    1|          0|
    |ap_reg_ppiten_pp0_it5                           |   1|    1|          0|
    |ap_reg_ppiten_pp0_it6                           |   1|    1|          0|
    |counter_input_1_reg_309                         |  11|   11|          0|
    |counter_input_reg_159                           |  11|   11|          0|
    |currentFrame_V_load_reg_348                     |  17|   17|          0|
    |exitcond_reg_324                                |   1|    1|          0|
    |grp_FFT_fu_202_ap_start_ap_start_reg            |   1|    1|          0|
    |grp_cal_mag_phase_fu_192_ap_start_ap_start_reg  |   1|    1|          0|
    |grp_pitchshifting_fu_182_ap_start_ap_start_reg  |   1|    1|          0|
    |i_reg_170                                       |  11|   11|          0|
    |p_049_rec_reg_148                               |  11|   11|          0|
    |r_V_reg_358                                     |  40|   40|          0|
    |tmp_8_reg_333                                   |  11|   64|         53|
    |tmp_reg_314                                     |  11|   64|         53|
    |wn_V_load_reg_353                               |  20|   20|          0|
    +------------------------------------------------+----+-----+-----------+
    |Total                                           | 158|  264|        106|
    +------------------------------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |         combine        | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |         combine        | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |         combine        | return value |
|ap_done                          | out |    1| ap_ctrl_hs |         combine        | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |         combine        | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |         combine        | return value |
|currentFrameWindowed_V_address0  | out |   10|  ap_memory | currentFrameWindowed_V |     array    |
|currentFrameWindowed_V_ce0       | out |    1|  ap_memory | currentFrameWindowed_V |     array    |
|currentFrameWindowed_V_we0       | out |    1|  ap_memory | currentFrameWindowed_V |     array    |
|currentFrameWindowed_V_d0        | out |   32|  ap_memory | currentFrameWindowed_V |     array    |
|currentFrameWindowed_V_q0        |  in |   32|  ap_memory | currentFrameWindowed_V |     array    |
|currentFrameWindowed_V_address1  | out |   10|  ap_memory | currentFrameWindowed_V |     array    |
|currentFrameWindowed_V_ce1       | out |    1|  ap_memory | currentFrameWindowed_V |     array    |
|currentFrameWindowed_V_q1        |  in |   32|  ap_memory | currentFrameWindowed_V |     array    |
|imag_V_address0                  | out |   10|  ap_memory |         imag_V         |     array    |
|imag_V_ce0                       | out |    1|  ap_memory |         imag_V         |     array    |
|imag_V_we0                       | out |    1|  ap_memory |         imag_V         |     array    |
|imag_V_d0                        | out |   32|  ap_memory |         imag_V         |     array    |
|imag_V_q0                        |  in |   32|  ap_memory |         imag_V         |     array    |
|imag_V_address1                  | out |   10|  ap_memory |         imag_V         |     array    |
|imag_V_ce1                       | out |    1|  ap_memory |         imag_V         |     array    |
|imag_V_q1                        |  in |   32|  ap_memory |         imag_V         |     array    |
+---------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 17
* Pipeline: 1
  Pipeline-0: II = 1, D = 7, States = { 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond7)
	2  / (!exitcond7)
3 --> 
	4  / (!exitcond6)
	5  / (exitcond6)
4 --> 
	3  / true
5 --> 
	12  / (exitcond)
	6  / (!exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	5  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: currentFrame_V [1/1] 2.39ns
entry:0  %currentFrame_V = alloca [1024 x i17], align 4  ; <[1024 x i17]*> [#uses=3]

ST_1: magFrame_V [1/1] 2.39ns
entry:1  %magFrame_V = alloca [1024 x i32], align 4      ; <[1024 x i32]*> [#uses=2]

ST_1: phaseFrame_V [1/1] 2.39ns
entry:2  %phaseFrame_V = alloca [1024 x i26], align 4    ; <[1024 x i26]*> [#uses=2]

ST_1: previousPhase_V [1/1] 2.39ns
entry:3  %previousPhase_V = alloca [1024 x i1], align 1  ; <[1024 x i1]*> [#uses=2]

ST_1: time_domain_V [1/1] 2.39ns
entry:4  %time_domain_V = alloca [1024 x i32], align 4   ; <[1024 x i32]*> [#uses=1]

ST_1: stg_23 [1/1] 1.39ns
entry:5  br label %bb1


 <State 2>: 3.50ns
ST_2: p_049_rec [1/1] 0.00ns
bb1:0  %p_049_rec = phi i11 [ 0, %entry ], [ %p_rec, %bb ] ; <i11> [#uses=3]

ST_2: p_049_rec_cast [1/1] 0.00ns
bb1:1  %p_049_rec_cast = zext i11 %p_049_rec to i64    ; <i64> [#uses=1]

ST_2: empty [1/1] 0.00ns
bb1:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind ; <i32> [#uses=0]

ST_2: exitcond7 [1/1] 2.11ns
bb1:3  %exitcond7 = icmp eq i11 %p_049_rec, -1024      ; <i1> [#uses=1]

ST_2: p_rec [1/1] 1.84ns
bb1:4  %p_rec = add i11 %p_049_rec, 1                  ; <i11> [#uses=1]

ST_2: stg_29 [1/1] 1.39ns
bb1:5  br i1 %exitcond7, label %bb4, label %bb

ST_2: currentFrame_V_addr [1/1] 0.00ns
bb:0  %currentFrame_V_addr = getelementptr [1024 x i17]* %currentFrame_V, i64 0, i64 %p_049_rec_cast ; <i17*> [#uses=1]

ST_2: stg_31 [1/1] 2.39ns
bb:1  store i17 0, i17* %currentFrame_V_addr

ST_2: stg_32 [1/1] 0.00ns
bb:2  br label %bb1


 <State 3>: 3.50ns
ST_3: counter_input [1/1] 0.00ns
bb4:0  %counter_input = phi i11 [ %counter_input_1, %bb3 ], [ 0, %bb1 ] ; <i11> [#uses=3]

ST_3: empty_147 [1/1] 0.00ns
bb4:1  %empty_147 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind ; <i32> [#uses=0]

ST_3: exitcond6 [1/1] 2.11ns
bb4:2  %exitcond6 = icmp eq i11 %counter_input, -1024  ; <i1> [#uses=1]

ST_3: counter_input_1 [1/1] 1.84ns
bb4:3  %counter_input_1 = add i11 %counter_input, 1    ; <i11> [#uses=1]

ST_3: stg_37 [1/1] 1.39ns
bb4:4  br i1 %exitcond6, label %bb8, label %bb3

ST_3: tmp [1/1] 0.00ns
bb3:0  %tmp = zext i11 %counter_input to i64           ; <i64> [#uses=2]

ST_3: input_V_addr [1/1] 0.00ns
bb3:1  %input_V_addr = getelementptr [1024 x i17]* @input_V, i64 0, i64 %tmp ; <i17*> [#uses=1]

ST_3: input_V_load [2/2] 2.39ns
bb3:2  %input_V_load = load i17* %input_V_addr         ; <i17> [#uses=1]


 <State 4>: 4.78ns
ST_4: input_V_load [1/2] 2.39ns
bb3:2  %input_V_load = load i17* %input_V_addr         ; <i17> [#uses=1]

ST_4: currentFrame_V_addr_1 [1/1] 0.00ns
bb3:3  %currentFrame_V_addr_1 = getelementptr [1024 x i17]* %currentFrame_V, i64 0, i64 %tmp ; <i17*> [#uses=1]

ST_4: stg_43 [1/1] 2.39ns
bb3:4  store i17 %input_V_load, i17* %currentFrame_V_addr_1

ST_4: stg_44 [1/1] 0.00ns
bb3:5  br label %bb4


 <State 5>: 2.39ns
ST_5: i [1/1] 0.00ns
bb8:0  %i = phi i11 [ %i_1, %bb6 ], [ 0, %bb4 ]        ; <i11> [#uses=3]

ST_5: exitcond [1/1] 2.11ns
bb8:1  %exitcond = icmp eq i11 %i, -1024               ; <i1> [#uses=1]

ST_5: i_1 [1/1] 1.84ns
bb8:2  %i_1 = add i11 %i, 1                            ; <i11> [#uses=1]

ST_5: stg_48 [1/1] 0.00ns
bb8:3  br i1 %exitcond, label %bb9, label %bb6

ST_5: tmp_8 [1/1] 0.00ns
bb6:3  %tmp_8 = zext i11 %i to i64                     ; <i64> [#uses=3]

ST_5: currentFrame_V_addr_2 [1/1] 0.00ns
bb6:4  %currentFrame_V_addr_2 = getelementptr [1024 x i17]* %currentFrame_V, i64 0, i64 %tmp_8 ; <i17*> [#uses=1]

ST_5: currentFrame_V_load [2/2] 2.39ns
bb6:5  %currentFrame_V_load = load i17* %currentFrame_V_addr_2 ; <i17> [#uses=1]

ST_5: wn_V_addr [1/1] 0.00ns
bb6:7  %wn_V_addr = getelementptr [1024 x i20]* @wn_V, i64 0, i64 %tmp_8 ; <i20*> [#uses=1]

ST_5: wn_V_load [2/2] 2.39ns
bb6:8  %wn_V_load = load i20* %wn_V_addr               ; <i20> [#uses=1]


 <State 6>: 2.39ns
ST_6: currentFrame_V_load [1/2] 2.39ns
bb6:5  %currentFrame_V_load = load i17* %currentFrame_V_addr_2 ; <i17> [#uses=1]

ST_6: wn_V_load [1/2] 2.39ns
bb6:8  %wn_V_load = load i20* %wn_V_addr               ; <i20> [#uses=1]


 <State 7>: 6.66ns
ST_7: OP1_V_cast_cast [1/1] 0.00ns
bb6:6  %OP1_V_cast_cast = zext i17 %currentFrame_V_load to i40 ; <i40> [#uses=1]

ST_7: OP2_V_cast_cast [1/1] 0.00ns
bb6:9  %OP2_V_cast_cast = zext i20 %wn_V_load to i40   ; <i40> [#uses=1]

ST_7: r_V [1/1] 6.66ns
bb6:10  %r_V = mul i40 %OP2_V_cast_cast, %OP1_V_cast_cast ; <i40> [#uses=1]


 <State 8>: 6.36ns
ST_8: OP1_V_64_cast_cast [1/1] 0.00ns
bb6:11  %OP1_V_64_cast_cast = zext i40 %r_V to i60      ; <i60> [#uses=1]

ST_8: r_V_129 [4/4] 6.36ns
bb6:12  %r_V_129 = mul i60 %OP1_V_64_cast_cast, 741455  ; <i60> [#uses=1]


 <State 9>: 6.36ns
ST_9: r_V_129 [3/4] 6.36ns
bb6:12  %r_V_129 = mul i60 %OP1_V_64_cast_cast, 741455  ; <i60> [#uses=1]


 <State 10>: 6.36ns
ST_10: r_V_129 [2/4] 6.36ns
bb6:12  %r_V_129 = mul i60 %OP1_V_64_cast_cast, 741455  ; <i60> [#uses=1]


 <State 11>: 8.75ns
ST_11: empty_148 [1/1] 0.00ns
bb6:0  %empty_148 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind ; <i32> [#uses=0]

ST_11: tmp_s [1/1] 0.00ns
bb6:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str15) nounwind ; <i32> [#uses=1]

ST_11: stg_65 [1/1] 0.00ns
bb6:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str50) nounwind

ST_11: r_V_129 [1/4] 6.36ns
bb6:12  %r_V_129 = mul i60 %OP1_V_64_cast_cast, 741455  ; <i60> [#uses=1]

ST_11: tmp_103 [1/1] 0.00ns
bb6:13  %tmp_103 = call i20 @_ssdm_op_PartSelect.i20.i60.i32.i32(i60 %r_V_129, i32 40, i32 59) ; <i20> [#uses=1]

ST_11: tmp_10 [1/1] 0.00ns
bb6:14  %tmp_10 = zext i20 %tmp_103 to i32              ; <i32> [#uses=1]

ST_11: currentFrameWindowed_V_addr [1/1] 0.00ns
bb6:15  %currentFrameWindowed_V_addr = getelementptr [1024 x i32]* %currentFrameWindowed_V, i64 0, i64 %tmp_8 ; <i32*> [#uses=1]

ST_11: stg_70 [1/1] 2.39ns
bb6:16  store i32 %tmp_10, i32* %currentFrameWindowed_V_addr, align 4

ST_11: empty_149 [1/1] 0.00ns
bb6:17  %empty_149 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str15, i32 %tmp_s) nounwind ; <i32> [#uses=0]

ST_11: stg_72 [1/1] 0.00ns
bb6:18  br label %bb8


 <State 12>: 0.00ns
ST_12: stg_73 [2/2] 0.00ns
bb9:0  call fastcc void @FFT([1024 x i32]* %currentFrameWindowed_V, [1024 x i32]* %imag_V)


 <State 13>: 0.00ns
ST_13: stg_74 [1/2] 0.00ns
bb9:0  call fastcc void @FFT([1024 x i32]* %currentFrameWindowed_V, [1024 x i32]* %imag_V)


 <State 14>: 0.00ns
ST_14: stg_75 [2/2] 0.00ns
bb9:1  call fastcc void @cal_mag_phase([1024 x i32]* %magFrame_V, [1024 x i26]* %phaseFrame_V, [1024 x i32]* %currentFrameWindowed_V, [1024 x i32]* %imag_V) nounwind


 <State 15>: 2.39ns
ST_15: stg_76 [1/2] 0.00ns
bb9:1  call fastcc void @cal_mag_phase([1024 x i32]* %magFrame_V, [1024 x i26]* %phaseFrame_V, [1024 x i32]* %currentFrameWindowed_V, [1024 x i32]* %imag_V) nounwind

ST_15: previousPhase_V_addr [1/1] 0.00ns
bb9:2  %previousPhase_V_addr = getelementptr [1024 x i1]* %previousPhase_V, i64 0, i64 0 ; <i1*> [#uses=1]

ST_15: stg_78 [1/1] 2.39ns
bb9:3  store i1 false, i1* %previousPhase_V_addr


 <State 16>: 0.00ns
ST_16: stg_79 [2/2] 0.00ns
bb9:4  call fastcc void @pitchshifting([1024 x i32]* %magFrame_V, [1024 x i26]* %phaseFrame_V, [1024 x i1]* %previousPhase_V, [1024 x i32]* %time_domain_V) nounwind


 <State 17>: 0.00ns
ST_17: stg_80 [1/2] 0.00ns
bb9:4  call fastcc void @pitchshifting([1024 x i32]* %magFrame_V, [1024 x i26]* %phaseFrame_V, [1024 x i1]* %previousPhase_V, [1024 x i32]* %time_domain_V) nounwind

ST_17: stg_81 [1/1] 0.00ns
bb9:5  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ currentFrameWindowed_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=2; mode=0x138747f0; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=2; mode=0x139cc4c0; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ input_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=2; mode=0x13d27900; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ wn_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=2; mode=0x13d3de90; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ wn_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=2; mode=0x12d5f9a0; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
currentFrame_V              (alloca           ) [ 001111111111000000]
magFrame_V                  (alloca           ) [ 001111111111111111]
phaseFrame_V                (alloca           ) [ 001111111111111111]
previousPhase_V             (alloca           ) [ 001111111111111111]
time_domain_V               (alloca           ) [ 001111111111111111]
stg_23                      (br               ) [ 011000000000000000]
p_049_rec                   (phi              ) [ 001000000000000000]
p_049_rec_cast              (zext             ) [ 000000000000000000]
empty                       (speclooptripcount) [ 000000000000000000]
exitcond7                   (icmp             ) [ 001000000000000000]
p_rec                       (add              ) [ 011000000000000000]
stg_29                      (br               ) [ 001110000000000000]
currentFrame_V_addr         (getelementptr    ) [ 000000000000000000]
stg_31                      (store            ) [ 000000000000000000]
stg_32                      (br               ) [ 011000000000000000]
counter_input               (phi              ) [ 000100000000000000]
empty_147                   (speclooptripcount) [ 000000000000000000]
exitcond6                   (icmp             ) [ 000110000000000000]
counter_input_1             (add              ) [ 001110000000000000]
stg_37                      (br               ) [ 000111111111000000]
tmp                         (zext             ) [ 000010000000000000]
input_V_addr                (getelementptr    ) [ 000010000000000000]
input_V_load                (load             ) [ 000000000000000000]
currentFrame_V_addr_1       (getelementptr    ) [ 000000000000000000]
stg_43                      (store            ) [ 000000000000000000]
stg_44                      (br               ) [ 001110000000000000]
i                           (phi              ) [ 000001000000000000]
exitcond                    (icmp             ) [ 000001111111000000]
i_1                         (add              ) [ 000101111111000000]
stg_48                      (br               ) [ 000000000000000000]
tmp_8                       (zext             ) [ 000001111111000000]
currentFrame_V_addr_2       (getelementptr    ) [ 000001100000000000]
wn_V_addr                   (getelementptr    ) [ 000001100000000000]
currentFrame_V_load         (load             ) [ 000001010000000000]
wn_V_load                   (load             ) [ 000001010000000000]
OP1_V_cast_cast             (zext             ) [ 000000000000000000]
OP2_V_cast_cast             (zext             ) [ 000000000000000000]
r_V                         (mul              ) [ 000001001000000000]
OP1_V_64_cast_cast          (zext             ) [ 000001000111000000]
empty_148                   (speclooptripcount) [ 000000000000000000]
tmp_s                       (specregionbegin  ) [ 000000000000000000]
stg_65                      (specpipeline     ) [ 000000000000000000]
r_V_129                     (mul              ) [ 000000000000000000]
tmp_103                     (partselect       ) [ 000000000000000000]
tmp_10                      (zext             ) [ 000000000000000000]
currentFrameWindowed_V_addr (getelementptr    ) [ 000000000000000000]
stg_70                      (store            ) [ 000000000000000000]
empty_149                   (specregionend    ) [ 000000000000000000]
stg_72                      (br               ) [ 000101111111000000]
stg_74                      (call             ) [ 000000000000000000]
stg_76                      (call             ) [ 000000000000000000]
previousPhase_V_addr        (getelementptr    ) [ 000000000000000000]
stg_78                      (store            ) [ 000000000000000000]
stg_80                      (call             ) [ 000000000000000000]
stg_81                      (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="currentFrameWindowed_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currentFrameWindowed_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imag_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag_V"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="wn_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wn_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="wn_V_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="wn_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str50"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i20.i60.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="FFT"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cal_mag_phase"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pitchshifting"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="currentFrame_V_alloca_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="2" slack="0"/>
<pin id="54" dir="1" index="1" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="currentFrame_V/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="magFrame_V_alloca_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="2" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="magFrame_V/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="phaseFrame_V_alloca_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="2" slack="0"/>
<pin id="62" dir="1" index="1" bw="26" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phaseFrame_V/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="previousPhase_V_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="2" slack="0"/>
<pin id="66" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="previousPhase_V/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="time_domain_V_alloca_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="2" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="time_domain_V/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="currentFrame_V_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="11" slack="0"/>
<pin id="76" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="currentFrame_V_addr/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="10" slack="0"/>
<pin id="80" dir="0" index="1" bw="17" slack="0"/>
<pin id="81" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_31/2 stg_43/4 currentFrame_V_load/5 "/>
</bind>
</comp>

<comp id="84" class="1004" name="input_V_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="17" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="11" slack="0"/>
<pin id="88" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_V_addr/3 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="10" slack="0"/>
<pin id="93" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="94" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_V_load/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="currentFrame_V_addr_1_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="11" slack="1"/>
<pin id="100" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="currentFrame_V_addr_1/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="currentFrame_V_addr_2_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="11" slack="0"/>
<pin id="108" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="currentFrame_V_addr_2/5 "/>
</bind>
</comp>

<comp id="111" class="1004" name="wn_V_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="20" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="11" slack="0"/>
<pin id="115" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="wn_V_addr/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="10" slack="0"/>
<pin id="120" dir="0" index="1" bw="20" slack="2147483647"/>
<pin id="121" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="wn_V_load/5 "/>
</bind>
</comp>

<comp id="123" class="1004" name="currentFrameWindowed_V_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="11" slack="6"/>
<pin id="127" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="currentFrameWindowed_V_addr/11 "/>
</bind>
</comp>

<comp id="130" class="1004" name="stg_70_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="10" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_70/11 "/>
</bind>
</comp>

<comp id="135" class="1004" name="previousPhase_V_addr_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="1" slack="0"/>
<pin id="139" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="previousPhase_V_addr/15 "/>
</bind>
</comp>

<comp id="142" class="1004" name="stg_78_access_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="10" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_78/15 "/>
</bind>
</comp>

<comp id="148" class="1005" name="p_049_rec_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="11" slack="1"/>
<pin id="150" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="p_049_rec (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_049_rec_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="1"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="11" slack="0"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="p_049_rec/2 "/>
</bind>
</comp>

<comp id="159" class="1005" name="counter_input_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="11" slack="1"/>
<pin id="161" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="counter_input (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="counter_input_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="11" slack="0"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="1" slack="1"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="counter_input/3 "/>
</bind>
</comp>

<comp id="170" class="1005" name="i_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="11" slack="1"/>
<pin id="172" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="i_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="11" slack="0"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="1" slack="1"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(44) " fcode="phi"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_pitchshifting_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="0" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="26" slack="2147483647"/>
<pin id="186" dir="0" index="3" bw="1" slack="2147483647"/>
<pin id="187" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="188" dir="0" index="5" bw="20" slack="0"/>
<pin id="189" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="stg_79/16 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_cal_mag_phase_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="26" slack="2147483647"/>
<pin id="196" dir="0" index="3" bw="32" slack="0"/>
<pin id="197" dir="0" index="4" bw="32" slack="0"/>
<pin id="198" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="stg_75/14 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_FFT_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="0" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="0"/>
<pin id="205" dir="0" index="2" bw="32" slack="0"/>
<pin id="206" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(45) " fcode="call"/>
<opset="stg_73/12 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_049_rec_cast_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="11" slack="0"/>
<pin id="212" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="p_049_rec_cast/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="exitcond7_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="11" slack="0"/>
<pin id="217" dir="0" index="1" bw="11" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond7/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="p_rec_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="11" slack="0"/>
<pin id="223" dir="0" index="1" bw="2" slack="0"/>
<pin id="224" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_rec/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="exitcond6_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="11" slack="0"/>
<pin id="229" dir="0" index="1" bw="11" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond6/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="counter_input_1_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="11" slack="0"/>
<pin id="235" dir="0" index="1" bw="2" slack="0"/>
<pin id="236" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="counter_input_1/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="11" slack="0"/>
<pin id="241" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="exitcond_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="11" slack="0"/>
<pin id="246" dir="0" index="1" bw="11" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(42) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="i_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="11" slack="0"/>
<pin id="252" dir="0" index="1" bw="2" slack="0"/>
<pin id="253" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_8_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="11" slack="0"/>
<pin id="258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="OP1_V_cast_cast_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="17" slack="1"/>
<pin id="264" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="OP1_V_cast_cast/7 "/>
</bind>
</comp>

<comp id="265" class="1004" name="OP2_V_cast_cast_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="20" slack="1"/>
<pin id="267" dir="1" index="1" bw="40" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="OP2_V_cast_cast/7 "/>
</bind>
</comp>

<comp id="268" class="1004" name="r_V_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="20" slack="0"/>
<pin id="270" dir="0" index="1" bw="17" slack="0"/>
<pin id="271" dir="1" index="2" bw="40" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/7 "/>
</bind>
</comp>

<comp id="274" class="1004" name="OP1_V_64_cast_cast_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="37" slack="1"/>
<pin id="276" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="OP1_V_64_cast_cast/8 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="37" slack="0"/>
<pin id="279" dir="0" index="1" bw="21" slack="0"/>
<pin id="280" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_129/8 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_103_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="20" slack="0"/>
<pin id="285" dir="0" index="1" bw="58" slack="0"/>
<pin id="286" dir="0" index="2" bw="7" slack="0"/>
<pin id="287" dir="0" index="3" bw="7" slack="0"/>
<pin id="288" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_103/11 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_10_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="20" slack="0"/>
<pin id="295" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(31) " fcode="zext"/>
<opset="tmp_10/11 "/>
</bind>
</comp>

<comp id="301" class="1005" name="p_rec_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="11" slack="0"/>
<pin id="303" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="p_rec "/>
</bind>
</comp>

<comp id="309" class="1005" name="counter_input_1_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="11" slack="0"/>
<pin id="311" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="counter_input_1 "/>
</bind>
</comp>

<comp id="314" class="1005" name="tmp_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="1"/>
<pin id="316" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="319" class="1005" name="input_V_addr_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="10" slack="1"/>
<pin id="321" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_V_addr "/>
</bind>
</comp>

<comp id="324" class="1005" name="exitcond_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="1"/>
<pin id="326" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="328" class="1005" name="i_1_reg_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="11" slack="0"/>
<pin id="330" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="333" class="1005" name="tmp_8_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="64" slack="6"/>
<pin id="335" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="338" class="1005" name="currentFrame_V_addr_2_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="10" slack="1"/>
<pin id="340" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="currentFrame_V_addr_2 "/>
</bind>
</comp>

<comp id="343" class="1005" name="wn_V_addr_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="10" slack="1"/>
<pin id="345" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="wn_V_addr "/>
</bind>
</comp>

<comp id="348" class="1005" name="currentFrame_V_load_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="17" slack="1"/>
<pin id="350" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="currentFrame_V_load "/>
</bind>
</comp>

<comp id="353" class="1005" name="wn_V_load_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="20" slack="1"/>
<pin id="355" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="wn_V_load "/>
</bind>
</comp>

<comp id="358" class="1005" name="r_V_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="40" slack="1"/>
<pin id="360" dir="1" index="1" bw="40" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="363" class="1005" name="OP1_V_64_cast_cast_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="60" slack="1"/>
<pin id="365" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="OP1_V_64_cast_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="22" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="24" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="83"><net_src comp="72" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="22" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="22" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="102"><net_src comp="91" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="103"><net_src comp="96" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="110"><net_src comp="104" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="122"><net_src comp="111" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="22" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="134"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="141"><net_src comp="22" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="146"><net_src comp="48" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="147"><net_src comp="135" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="12" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="170" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="190"><net_src comp="50" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="8" pin="0"/><net_sink comp="182" pin=5"/></net>

<net id="199"><net_src comp="46" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="0" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="201"><net_src comp="2" pin="0"/><net_sink comp="192" pin=4"/></net>

<net id="207"><net_src comp="44" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="0" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="2" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="213"><net_src comp="152" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="219"><net_src comp="152" pin="4"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="18" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="152" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="20" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="163" pin="4"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="18" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="163" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="20" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="242"><net_src comp="163" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="248"><net_src comp="174" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="18" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="174" pin="4"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="20" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="174" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="261"><net_src comp="256" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="272"><net_src comp="265" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="262" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="281"><net_src comp="274" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="26" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="36" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="277" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="291"><net_src comp="38" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="292"><net_src comp="40" pin="0"/><net_sink comp="283" pin=3"/></net>

<net id="296"><net_src comp="283" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="304"><net_src comp="221" pin="2"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="312"><net_src comp="233" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="317"><net_src comp="239" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="322"><net_src comp="84" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="327"><net_src comp="244" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="250" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="336"><net_src comp="256" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="341"><net_src comp="104" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="346"><net_src comp="111" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="351"><net_src comp="78" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="356"><net_src comp="118" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="361"><net_src comp="268" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="366"><net_src comp="274" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="277" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
		p_049_rec_cast : 1
		exitcond7 : 1
		p_rec : 1
		stg_29 : 2
		currentFrame_V_addr : 2
		stg_31 : 3
	State 3
		exitcond6 : 1
		counter_input_1 : 1
		stg_37 : 2
		tmp : 1
		input_V_addr : 2
		input_V_load : 3
	State 4
		stg_43 : 1
	State 5
		exitcond : 1
		i_1 : 1
		stg_48 : 2
		tmp_8 : 1
		currentFrame_V_addr_2 : 2
		currentFrame_V_load : 3
		wn_V_addr : 2
		wn_V_load : 3
	State 6
	State 7
		r_V : 1
	State 8
		r_V_129 : 1
	State 9
	State 10
	State 11
		tmp_103 : 1
		tmp_10 : 2
		stg_70 : 3
		empty_149 : 1
	State 12
	State 13
	State 14
	State 15
		stg_78 : 1
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|---------|---------|
| Operation|      Functional Unit      |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|---------|---------|
|          |  grp_pitchshifting_fu_182 |    10   |    64   |  82.277 |  10139  |  19705  |
|   call   |  grp_cal_mag_phase_fu_192 |    0    |    2    | 12.1631 |   3422  |  12949  |
|          |       grp_FFT_fu_202      |    2    |    28   |  46.667 |   3547  |   3330  |
|----------|---------------------------|---------|---------|---------|---------|---------|
|    mul   |         r_V_fu_268        |    0    |    1    |    0    |    0    |    1    |
|          |         grp_fu_277        |    0    |    3    |    0    |    36   |    16   |
|----------|---------------------------|---------|---------|---------|---------|---------|
|          |      exitcond7_fu_215     |    0    |    0    |    0    |    0    |    13   |
|   icmp   |      exitcond6_fu_227     |    0    |    0    |    0    |    0    |    13   |
|          |      exitcond_fu_244      |    0    |    0    |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|---------|---------|
|          |        p_rec_fu_221       |    0    |    0    |    0    |    0    |    11   |
|    add   |   counter_input_1_fu_233  |    0    |    0    |    0    |    0    |    11   |
|          |         i_1_fu_250        |    0    |    0    |    0    |    0    |    11   |
|----------|---------------------------|---------|---------|---------|---------|---------|
|          |   p_049_rec_cast_fu_210   |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_fu_239        |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_8_fu_256       |    0    |    0    |    0    |    0    |    0    |
|   zext   |   OP1_V_cast_cast_fu_262  |    0    |    0    |    0    |    0    |    0    |
|          |   OP2_V_cast_cast_fu_265  |    0    |    0    |    0    |    0    |    0    |
|          | OP1_V_64_cast_cast_fu_274 |    0    |    0    |    0    |    0    |    0    |
|          |       tmp_10_fu_293       |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|---------|
|partselect|       tmp_103_fu_283      |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|---------|---------|
|   Total  |                           |    12   |    98   | 141.107 |  17144  |  36073  |
|----------|---------------------------|---------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |
+---------------+--------+--------+--------+
| currentFrame_V|    1   |    0   |    0   |
|    input_V    |    1   |    -   |    -   |
|   magFrame_V  |    2   |    0   |    0   |
|  phaseFrame_V |    2   |    0   |    0   |
|previousPhase_V|    1   |    0   |    0   |
| time_domain_V |    2   |    0   |    0   |
|      wn_V     |    2   |    -   |    -   |
|     wn_V_1    |    2   |    -   |    -   |
+---------------+--------+--------+--------+
|     Total     |   13   |    0   |    0   |
+---------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|  OP1_V_64_cast_cast_reg_363 |   60   |
|   counter_input_1_reg_309   |   11   |
|    counter_input_reg_159    |   11   |
|currentFrame_V_addr_2_reg_338|   10   |
| currentFrame_V_load_reg_348 |   17   |
|       exitcond_reg_324      |    1   |
|         i_1_reg_328         |   11   |
|          i_reg_170          |   11   |
|     input_V_addr_reg_319    |   10   |
|      p_049_rec_reg_148      |   11   |
|        p_rec_reg_301        |   11   |
|         r_V_reg_358         |   40   |
|        tmp_8_reg_333        |   64   |
|         tmp_reg_314         |   64   |
|      wn_V_addr_reg_343      |   10   |
|      wn_V_load_reg_353      |   20   |
+-----------------------------+--------+
|            Total            |   362  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_78 |  p0  |   4  |  10  |   40   ||    10   |
|  grp_access_fu_78 |  p1  |   2  |  17  |   34   ||    17   |
|  grp_access_fu_91 |  p0  |   2  |  10  |   20   ||    10   |
| grp_access_fu_118 |  p0  |   2  |  10  |   20   ||    10   |
|     grp_fu_277    |  p0  |   2  |  37  |   74   ||    37   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   188  || 7.40594 ||    84   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   12   |   98   |   141  |  17144 |  36073 |
|   Memory  |   13   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    7   |    -   |   84   |
|  Register |    -   |    -   |    -   |   362  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   25   |   98   |   148  |  17506 |  36157 |
+-----------+--------+--------+--------+--------+--------+
