C51 COMPILER V9.51   MAIN                                                                  07/01/2014 18:27:59 PAGE 1   


C51 COMPILER V9.51, COMPILATION OF MODULE MAIN
OBJECT MODULE PLACED IN .\DP8051\DP8051_Keil_951\Debug\main.obj
COMPILER INVOKED BY: C:\Program Files\Cypress\PSoC Creator\3.0\PSoC Creator\import\keil\pk51\9.51\C51\BIN\c51.exe .\main
                    -.c NOIV LARGE MODDP2 OMF2 VB(1) PR(.\DP8051\DP8051_Keil_951\Debug\main.lst) CD DB NOIP OT(2,SIZE) INCDIR(.,.\Generated_S
                    -ource\PSoC3) OJ(.\DP8051\DP8051_Keil_951\Debug\main.obj)

line level    source

   1          /* ========================================
   2           *
   3           * Copyright QMAX, 2012
   4           * All Rights Reserved
   5           * UNPUBLISHED, LICENSED SOFTWARE.
   6           *
   7           * CONFIDENTIAL AND PROPRIETARY INFORMATION
   8           * WHICH IS THE PROPERTY OF QMAX.
   9           *
  10           * ========================================
  11          */
  12          #include <device.h>
  13          #include <rtx51tny.h>
  14          #include "os.h"
  15          #include "TASK1.h"
  16          #include "TASK2.h"
  17          #include "TASK3.h"
  18          #include "TASK4.h"
  19          #include "TASK5.h"
  20          
  21          void os (void) _task_ OS                        //      FUNCTION OF 'OS' IS TO CREATE TASK'S 1 2 & 3 AND DELETE ITSELF
  22          {
  23   1              CyDelay(1000);
  24   1              RTX51_Start();                                  //      RTX51TINY MODULE INITIALISATION
  25   1              U_CLOCK_SetDividerValue(78);//38);      //      CLOCK DIVIDER INITIALISATION BAUD RATE SET AT 38400 BAUD RATE-> 19-
             -08-2013
  26   1              isr_Start();                                    //      UART ISR INITIALISATION
  27   1              k_isr_Start();                                  //      EMBEDDED KEYPAD INTERRUPT INITIALISATION
  28   1              UART_Start();                                   //      UART INITIALISATION
  29   1              SPIM_Start();                                   //      SPIM INITIALISATION
  30   1          SPIS_Start();
  31   1          
  32   1          QuadDecoder_Start();            //ADDED BY RRV FOR V3R1
  33   1          QuadDecoder_SetCounter(-127);     //ADDED BY RRV FOR V3R1
  34   1          qdCountPrev=0;                  //ADDED BY RRV FOR V3R1
  35   1          
  36   1              /*      DMM HV_1000V DEFAULT PoR MODE   */
  37   1              
  38   1              Relays_Init();                                  //      Relays Initialise Subroutine
  39   1          SRCIMP_Init();  
  40   1          
  41   1          CyPins_SetPin(SRC_0_P2_6);      //  Default 1K
  42   1          CyPins_SetPin(SRC_1_P2_7);                    
  43   1          CyPins_SetPin(SRC_2_P12_4);         //
  44   1              /*/////  Relays Switched ON ///// //COMMNETED BY RRV FOR V3R1
  45   1              
  46   1              CyPins_SetPin(RES_SEL1_P2_6);   
  47   1              CyPins_SetPin(RR1_100V_P4_4);
  48   1              CyPins_SetPin(DMM_SEL_P12_2);*/
  49   1      
  50   1              UART_ClearRxBuffer();                   //      Clear Receive Buffer
  51   1              UART_ClearTxBuffer();                   //      Clear Transmit Buffer
  52   1          SPIS_ClearRxBuffer();           //ADDED BY RRV FOR V3R1
C51 COMPILER V9.51   MAIN                                                                  07/01/2014 18:27:59 PAGE 2   

  53   1      
  54   1              TASK_1 ();                                              //      INITIALISATION OF TASK1: FRONT PANEL RELAY SWITCHING FUNCTION
  55   1              TASK_2 ();                                              //      INITIALISATION OF TASK2: COMMAND AND DATA RECEIVE SIGNALLED BY UART INTERRUPT
  56   1              TASK_3 ();                                              //      INITIALISATION OF TASK3: EMBEDDED KEYPAD RECEIVE INTERRUPT
  57   1              TASK_4 ();                                              //      INITIALISATION OF TASK4: PoR/RESET STATUS ACKNOWLEDGMENT
  58   1          TASK_5 ();                                          //      INITIALISATION OF TASK5: QUAD DECODER
  59   1              
  60   1              os_send_signal(4);                              //      SEND SIGNAL TO TASK_4
  61   1              os_delete_task (OS);                    //      DELETE 'OS' TASK
  62   1      }
  63          
  64          /* [] END OF FILE */
*** WARNING C316 IN LINE 64 OF .\main.c: unterminated conditionals
C51 COMPILER V9.51   MAIN                                                                  07/01/2014 18:27:59 PAGE 3   

ASSEMBLY LISTING OF GENERATED OBJECT CODE


             ; FUNCTION os (BEGIN)
                                           ; SOURCE LINE # 21
                                           ; SOURCE LINE # 23
0000 7FE8              MOV     R7,#0E8H
0002 7E03              MOV     R6,#03H
0004 7D00              MOV     R5,#00H
0006 7C00              MOV     R4,#00H
0008 120000      E     LCALL   _?CyDelay
                                           ; SOURCE LINE # 24
000B 120000      E     LCALL   RTX51_Start
                                           ; SOURCE LINE # 25
000E 7D01              MOV     R5,#01H
0010 7F4D              MOV     R7,#04DH
0012 7E00              MOV     R6,#00H
0014 120000      E     LCALL   _U_CLOCK_SetDividerRegister
                                           ; SOURCE LINE # 26
0017 120000      E     LCALL   isr_Start
                                           ; SOURCE LINE # 27
001A 120000      E     LCALL   k_isr_Start
                                           ; SOURCE LINE # 28
001D 120000      E     LCALL   UART_Start
                                           ; SOURCE LINE # 29
0020 120000      E     LCALL   SPIM_Start
                                           ; SOURCE LINE # 30
0023 120000      E     LCALL   SPIS_Start
                                           ; SOURCE LINE # 32
0026 120000      E     LCALL   QuadDecoder_Start
                                           ; SOURCE LINE # 33
0029 7F81              MOV     R7,#081H
002B 120000      E     LCALL   _QuadDecoder_SetCounter
                                           ; SOURCE LINE # 34
002E 900000      E     MOV     DPTR,#qdCountPrev
0031 E4                CLR     A
0032 F0                MOVX    @DPTR,A
0033 A3                INC     DPTR
0034 E4                CLR     A
0035 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 38
0036 120000      E     LCALL   Relays_Init
                                           ; SOURCE LINE # 39
0039 120000      E     LCALL   SRCIMP_Init
                                           ; SOURCE LINE # 41
003C 905016            MOV     DPTR,#05016H
003F E0                MOVX    A,@DPTR
0040 FF                MOV     R7,A
0041 EF                MOV     A,R7
0042 4401              ORL     A,#01H
0044 FF                MOV     R7,A
0045 EF                MOV     A,R7
0046 F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 42
0047 905017            MOV     DPTR,#05017H
004A E0                MOVX    A,@DPTR
004B FF                MOV     R7,A
004C EF                MOV     A,R7
004D 4401              ORL     A,#01H
004F FF                MOV     R7,A
0050 EF                MOV     A,R7
0051 F0                MOVX    @DPTR,A
C51 COMPILER V9.51   MAIN                                                                  07/01/2014 18:27:59 PAGE 4   

                                           ; SOURCE LINE # 43
0052 905064            MOV     DPTR,#05064H
0055 E0                MOVX    A,@DPTR
0056 FF                MOV     R7,A
0057 EF                MOV     A,R7
0058 4401              ORL     A,#01H
005A FF                MOV     R7,A
005B EF                MOV     A,R7
005C F0                MOVX    @DPTR,A
                                           ; SOURCE LINE # 50
005D 120000      E     LCALL   UART_ClearRxBuffer
                                           ; SOURCE LINE # 51
0060 120000      E     LCALL   UART_ClearTxBuffer
                                           ; SOURCE LINE # 52
0063 120000      E     LCALL   SPIS_ClearRxBuffer
                                           ; SOURCE LINE # 54
0066 120000      E     LCALL   TASK_1
                                           ; SOURCE LINE # 55
0069 120000      E     LCALL   TASK_2
                                           ; SOURCE LINE # 56
006C 120000      E     LCALL   TASK_3
                                           ; SOURCE LINE # 57
006F 120000      E     LCALL   TASK_4
                                           ; SOURCE LINE # 58
0072 120000      E     LCALL   TASK_5
                                           ; SOURCE LINE # 60
0075 7F04              MOV     R7,#04H
0077 120000      E     LCALL   _os_send_signal
                                           ; SOURCE LINE # 61
007A 7F00              MOV     R7,#00H
007C 120000      E     LCALL   _os_delete_task
                                           ; SOURCE LINE # 62
007F 22                RET     
             ; FUNCTION os (END)



MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =    128    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----    ----
   PDATA SIZE       =   ----    ----
   DATA SIZE        =   ----    ----
   IDATA SIZE       =   ----    ----
   BIT SIZE         =   ----    ----
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  1 WARNING(S),  0 ERROR(S)
