{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 08 10:31:56 2019 " "Info: Processing started: Sun Dec 08 10:31:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off zjw_jicunqizu -c zjw_jicunqizu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off zjw_jicunqizu -c zjw_jicunqizu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_jicunqizu/zjw_jicunqizu.vhd" 5 -1 0 } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "A\[0\] RWBA1 clk 9.550 ns register " "Info: tsu for register \"A\[0\]\" (data pin = \"RWBA1\", clock pin = \"clk\") is 9.550 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.281 ns + Longest pin register " "Info: + Longest pin to register delay is 12.281 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns RWBA1 1 PIN PIN_54 19 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_54; Fanout = 19; PIN Node = 'RWBA1'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { RWBA1 } "NODE_NAME" } } { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_jicunqizu/zjw_jicunqizu.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.900 ns) + CELL(0.590 ns) 8.965 ns A\[0\]~8 2 COMB LC_X18_Y11_N6 8 " "Info: 2: + IC(6.900 ns) + CELL(0.590 ns) = 8.965 ns; Loc. = LC_X18_Y11_N6; Fanout = 8; COMB Node = 'A\[0\]~8'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "7.490 ns" { RWBA1 A[0]~8 } "NODE_NAME" } } { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_jicunqizu/zjw_jicunqizu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.449 ns) + CELL(0.867 ns) 12.281 ns A\[0\] 3 REG LC_X10_Y10_N4 3 " "Info: 3: + IC(2.449 ns) + CELL(0.867 ns) = 12.281 ns; Loc. = LC_X10_Y10_N4; Fanout = 3; REG Node = 'A\[0\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "3.316 ns" { A[0]~8 A[0] } "NODE_NAME" } } { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_jicunqizu/zjw_jicunqizu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.932 ns ( 23.87 % ) " "Info: Total cell delay = 2.932 ns ( 23.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.349 ns ( 76.13 % ) " "Info: Total interconnect delay = 9.349 ns ( 76.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "12.281 ns" { RWBA1 A[0]~8 A[0] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "12.281 ns" { RWBA1 {} RWBA1~out0 {} A[0]~8 {} A[0] {} } { 0.000ns 0.000ns 6.900ns 2.449ns } { 0.000ns 1.475ns 0.590ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_jicunqizu/zjw_jicunqizu.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.768 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 24 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 24; CLK Node = 'clk'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_jicunqizu/zjw_jicunqizu.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.711 ns) 2.768 ns A\[0\] 2 REG LC_X10_Y10_N4 3 " "Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X10_Y10_N4; Fanout = 3; REG Node = 'A\[0\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { clk A[0] } "NODE_NAME" } } { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_jicunqizu/zjw_jicunqizu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.76 % ) " "Info: Total cell delay = 2.180 ns ( 78.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.588 ns ( 21.24 % ) " "Info: Total interconnect delay = 0.588 ns ( 21.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clk A[0] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { clk {} clk~out0 {} A[0] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "12.281 ns" { RWBA1 A[0]~8 A[0] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "12.281 ns" { RWBA1 {} RWBA1~out0 {} A[0]~8 {} A[0] {} } { 0.000ns 0.000ns 6.900ns 2.449ns } { 0.000ns 1.475ns 0.590ns 0.867ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clk A[0] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { clk {} clk~out0 {} A[0] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk BUSA\[4\] A\[4\] 12.218 ns register " "Info: tco from clock \"clk\" to destination pin \"BUSA\[4\]\" through register \"A\[4\]\" is 12.218 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.768 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.768 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 24 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 24; CLK Node = 'clk'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_jicunqizu/zjw_jicunqizu.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.711 ns) 2.768 ns A\[4\] 2 REG LC_X10_Y12_N5 3 " "Info: 2: + IC(0.588 ns) + CELL(0.711 ns) = 2.768 ns; Loc. = LC_X10_Y12_N5; Fanout = 3; REG Node = 'A\[4\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { clk A[4] } "NODE_NAME" } } { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_jicunqizu/zjw_jicunqizu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.76 % ) " "Info: Total cell delay = 2.180 ns ( 78.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.588 ns ( 21.24 % ) " "Info: Total interconnect delay = 0.588 ns ( 21.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clk A[4] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { clk {} clk~out0 {} A[4] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_jicunqizu/zjw_jicunqizu.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.226 ns + Longest register pin " "Info: + Longest register to pin delay is 9.226 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns A\[4\] 1 REG LC_X10_Y12_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y12_N5; Fanout = 3; REG Node = 'A\[4\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_jicunqizu/zjw_jicunqizu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.031 ns) + CELL(0.590 ns) 2.621 ns BUSA\[4\]~27 2 COMB LC_X17_Y10_N6 1 " "Info: 2: + IC(2.031 ns) + CELL(0.590 ns) = 2.621 ns; Loc. = LC_X17_Y10_N6; Fanout = 1; COMB Node = 'BUSA\[4\]~27'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.621 ns" { A[4] BUSA[4]~27 } "NODE_NAME" } } { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.008 ns) + CELL(0.442 ns) 5.071 ns BUSA\[4\]~28 3 COMB LC_X10_Y12_N1 1 " "Info: 3: + IC(2.008 ns) + CELL(0.442 ns) = 5.071 ns; Loc. = LC_X10_Y12_N1; Fanout = 1; COMB Node = 'BUSA\[4\]~28'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.450 ns" { BUSA[4]~27 BUSA[4]~28 } "NODE_NAME" } } { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.047 ns) + CELL(2.108 ns) 9.226 ns BUSA\[4\] 4 PIN PIN_125 0 " "Info: 4: + IC(2.047 ns) + CELL(2.108 ns) = 9.226 ns; Loc. = PIN_125; Fanout = 0; PIN Node = 'BUSA\[4\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "4.155 ns" { BUSA[4]~28 BUSA[4] } "NODE_NAME" } } { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.140 ns ( 34.03 % ) " "Info: Total cell delay = 3.140 ns ( 34.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.086 ns ( 65.97 % ) " "Info: Total interconnect delay = 6.086 ns ( 65.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "9.226 ns" { A[4] BUSA[4]~27 BUSA[4]~28 BUSA[4] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "9.226 ns" { A[4] {} BUSA[4]~27 {} BUSA[4]~28 {} BUSA[4] {} } { 0.000ns 2.031ns 2.008ns 2.047ns } { 0.000ns 0.590ns 0.442ns 2.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.768 ns" { clk A[4] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.768 ns" { clk {} clk~out0 {} A[4] {} } { 0.000ns 0.000ns 0.588ns } { 0.000ns 1.469ns 0.711ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "9.226 ns" { A[4] BUSA[4]~27 BUSA[4]~28 BUSA[4] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "9.226 ns" { A[4] {} BUSA[4]~27 {} BUSA[4]~28 {} BUSA[4] {} } { 0.000ns 2.031ns 2.008ns 2.047ns } { 0.000ns 0.590ns 0.442ns 2.108ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "RAA0 BUSA\[5\] 15.339 ns Longest " "Info: Longest tpd from source pin \"RAA0\" to destination pin \"BUSA\[5\]\" is 15.339 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns RAA0 1 PIN PIN_84 8 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_84; Fanout = 8; PIN Node = 'RAA0'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { RAA0 } "NODE_NAME" } } { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_jicunqizu/zjw_jicunqizu.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.542 ns) + CELL(0.442 ns) 8.453 ns BUSA\[5\]~29 2 COMB LC_X17_Y10_N5 1 " "Info: 2: + IC(6.542 ns) + CELL(0.442 ns) = 8.453 ns; Loc. = LC_X17_Y10_N5; Fanout = 1; COMB Node = 'BUSA\[5\]~29'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "6.984 ns" { RAA0 BUSA[5]~29 } "NODE_NAME" } } { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.971 ns) + CELL(0.442 ns) 10.866 ns BUSA\[5\]~30 3 COMB LC_X10_Y12_N8 1 " "Info: 3: + IC(1.971 ns) + CELL(0.442 ns) = 10.866 ns; Loc. = LC_X10_Y12_N8; Fanout = 1; COMB Node = 'BUSA\[5\]~30'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.413 ns" { BUSA[5]~29 BUSA[5]~30 } "NODE_NAME" } } { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.365 ns) + CELL(2.108 ns) 15.339 ns BUSA\[5\] 4 PIN PIN_119 0 " "Info: 4: + IC(2.365 ns) + CELL(2.108 ns) = 15.339 ns; Loc. = PIN_119; Fanout = 0; PIN Node = 'BUSA\[5\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "4.473 ns" { BUSA[5]~30 BUSA[5] } "NODE_NAME" } } { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_jicunqizu/zjw_jicunqizu.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.461 ns ( 29.08 % ) " "Info: Total cell delay = 4.461 ns ( 29.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.878 ns ( 70.92 % ) " "Info: Total interconnect delay = 10.878 ns ( 70.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "15.339 ns" { RAA0 BUSA[5]~29 BUSA[5]~30 BUSA[5] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "15.339 ns" { RAA0 {} RAA0~out0 {} BUSA[5]~29 {} BUSA[5]~30 {} BUSA[5] {} } { 0.000ns 0.000ns 6.542ns 1.971ns 2.365ns } { 0.000ns 1.469ns 0.442ns 0.442ns 2.108ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "C\[6\] BUSC\[6\] clk -0.904 ns register " "Info: th for register \"C\[6\]\" (data pin = \"BUSC\[6\]\", clock pin = \"clk\") is -0.904 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.782 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_17 24 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 24; CLK Node = 'clk'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_jicunqizu/zjw_jicunqizu.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns C\[6\] 2 REG LC_X18_Y11_N1 3 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X18_Y11_N1; Fanout = 3; REG Node = 'C\[6\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { clk C[6] } "NODE_NAME" } } { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_jicunqizu/zjw_jicunqizu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk C[6] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} C[6] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_jicunqizu/zjw_jicunqizu.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.701 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.701 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns BUSC\[6\] 1 PIN PIN_92 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_92; Fanout = 3; PIN Node = 'BUSC\[6\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUSC[6] } "NODE_NAME" } } { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_jicunqizu/zjw_jicunqizu.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.117 ns) + CELL(0.115 ns) 3.701 ns C\[6\] 2 REG LC_X18_Y11_N1 3 " "Info: 2: + IC(2.117 ns) + CELL(0.115 ns) = 3.701 ns; Loc. = LC_X18_Y11_N1; Fanout = 3; REG Node = 'C\[6\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.232 ns" { BUSC[6] C[6] } "NODE_NAME" } } { "zjw_jicunqizu.vhd" "" { Text "C:/Users/apple/Desktop/my_cpu/zjw_jicunqizu/zjw_jicunqizu.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.584 ns ( 42.80 % ) " "Info: Total cell delay = 1.584 ns ( 42.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.117 ns ( 57.20 % ) " "Info: Total interconnect delay = 2.117 ns ( 57.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "3.701 ns" { BUSC[6] C[6] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "3.701 ns" { BUSC[6] {} BUSC[6]~out0 {} C[6] {} } { 0.000ns 0.000ns 2.117ns } { 0.000ns 1.469ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clk C[6] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clk {} clk~out0 {} C[6] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "3.701 ns" { BUSC[6] C[6] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "3.701 ns" { BUSC[6] {} BUSC[6]~out0 {} C[6] {} } { 0.000ns 0.000ns 2.117ns } { 0.000ns 1.469ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 08 10:31:56 2019 " "Info: Processing ended: Sun Dec 08 10:31:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
