Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3_AR71948_AR71898 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Oct 10 12:03:23 2023
| Host         : Telops330 running 64-bit major release  (build 9200)
| Command      : report_utilization -file d:/Telops/fir-00251-Proc/Reports/isc0804A_2k/fir_00251_proc_325_isc0804A_2k_utilization_placed.rpt
| Design       : fir_00251_proc_isc0804A_2k
| Device       : 7k325tfbg676-1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Slice Logic
1.1 Summary of Registers by Type
2. Slice Logic Distribution
3. Memory
4. DSP
5. IO and GT Specific
6. Clocking
7. Specific Feature
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. Slice Logic
--------------

+----------------------------+--------+-------+-----------+-------+
|          Site Type         |  Used  | Fixed | Available | Util% |
+----------------------------+--------+-------+-----------+-------+
| Slice LUTs                 | 119477 |     0 |    203800 | 58.62 |
|   LUT as Logic             | 107621 |     0 |    203800 | 52.81 |
|   LUT as Memory            |  11856 |     0 |     64000 | 18.53 |
|     LUT as Distributed RAM |   3780 |     0 |           |       |
|     LUT as Shift Register  |   8076 |     0 |           |       |
| Slice Registers            | 187091 |     0 |    407600 | 45.90 |
|   Register as Flip Flop    | 187087 |     0 |    407600 | 45.90 |
|   Register as Latch        |      0 |     0 |    407600 |  0.00 |
|   Register as AND/OR       |      4 |     0 |    407600 | <0.01 |
| F7 Muxes                   |    944 |     0 |    101900 |  0.93 |
| F8 Muxes                   |     96 |     0 |     50950 |  0.19 |
+----------------------------+--------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 4      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 1067   |          Yes |           - |          Set |
| 1163   |          Yes |           - |        Reset |
| 5328   |          Yes |         Set |            - |
| 179551 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. Slice Logic Distribution
---------------------------

+--------------------------------------------+--------+-------+-----------+-------+
|                  Site Type                 |  Used  | Fixed | Available | Util% |
+--------------------------------------------+--------+-------+-----------+-------+
| Slice                                      |  46183 |     0 |     50950 | 90.64 |
|   SLICEL                                   |  31513 |     0 |           |       |
|   SLICEM                                   |  14670 |     0 |           |       |
| LUT as Logic                               | 107621 |     0 |    203800 | 52.81 |
|   using O5 output only                     |      3 |       |           |       |
|   using O6 output only                     |  82751 |       |           |       |
|   using O5 and O6                          |  24867 |       |           |       |
| LUT as Memory                              |  11856 |     0 |     64000 | 18.53 |
|   LUT as Distributed RAM                   |   3780 |     0 |           |       |
|     using O5 output only                   |      0 |       |           |       |
|     using O6 output only                   |      0 |       |           |       |
|     using O5 and O6                        |   3780 |       |           |       |
|   LUT as Shift Register                    |   8076 |     0 |           |       |
|     using O5 output only                   |   1572 |       |           |       |
|     using O6 output only                   |   2629 |       |           |       |
|     using O5 and O6                        |   3875 |       |           |       |
| Slice Registers                            | 187091 |     0 |    407600 | 45.90 |
|   Register driven from within the Slice    |  98591 |       |           |       |
|   Register driven from outside the Slice   |  88500 |       |           |       |
|     LUT in front of the register is unused |  59808 |       |           |       |
|     LUT in front of the register is used   |  28692 |       |           |       |
| Unique Control Sets                        |   5428 |       |     50950 | 10.65 |
+--------------------------------------------+--------+-------+-----------+-------+
* Note: Available Control Sets calculated as Slice Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. Memory
---------

+-------------------+-------+-------+-----------+-------+
|     Site Type     |  Used | Fixed | Available | Util% |
+-------------------+-------+-------+-----------+-------+
| Block RAM Tile    | 309.5 |     0 |       445 | 69.55 |
|   RAMB36/FIFO*    |   269 |     0 |       445 | 60.45 |
|     FIFO36E1 only |     4 |       |           |       |
|     RAMB36E1 only |   265 |       |           |       |
|   RAMB18          |    81 |     0 |       890 |  9.10 |
|     RAMB18E1 only |    81 |       |           |       |
+-------------------+-------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1


4. DSP
------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           |  413 |     0 |       840 | 49.17 |
|   DSP48E1 only |  413 |       |           |       |
+----------------+------+-------+-----------+-------+


5. IO and GT Specific
---------------------

+-----------------------------+------+-------+-----------+--------+
|          Site Type          | Used | Fixed | Available |  Util% |
+-----------------------------+------+-------+-----------+--------+
| Bonded IOB                  |  333 |   333 |       400 |  83.25 |
|   IOB Master Pads           |  162 |       |           |        |
|   IOB Slave Pads            |  158 |       |           |        |
|   IOB Flip Flops            |   22 |    22 |           |        |
| Bonded IPADs                |   12 |    12 |        26 |  46.15 |
| Bonded OPADs                |    8 |     8 |        16 |  50.00 |
| PHY_CONTROL                 |    4 |     4 |        10 |  40.00 |
| PHASER_REF                  |    4 |     4 |        10 |  40.00 |
| OUT_FIFO                    |   15 |    15 |        40 |  37.50 |
| IN_FIFO                     |   10 |    10 |        40 |  25.00 |
| IDELAYCTRL                  |    5 |     0 |        10 |  50.00 |
| IBUFDS                      |   20 |    20 |       384 |   5.21 |
| GTXE2_COMMON                |    2 |     0 |         2 | 100.00 |
| GTXE2_CHANNEL               |    4 |     4 |         8 |  50.00 |
| PHASER_OUT/PHASER_OUT_PHY   |   15 |    15 |        40 |  37.50 |
|   PHASER_OUT_PHY only       |   15 |    15 |           |        |
| PHASER_IN/PHASER_IN_PHY     |   10 |    10 |        40 |  25.00 |
|   PHASER_IN_PHY only        |   10 |    10 |           |        |
| IDELAYE2/IDELAYE2_FINEDELAY |   96 |    96 |       500 |  19.20 |
|   IDELAYE2 only             |   96 |    96 |           |        |
| ODELAYE2/ODELAYE2_FINEDELAY |    0 |     0 |       150 |   0.00 |
| IBUFDS_GTE2                 |    1 |     1 |         4 |  25.00 |
| ILOGIC                      |  118 |   118 |       400 |  29.50 |
|   IFF_Register              |    6 |     6 |           |        |
|   ISERDES                   |  112 |   112 |           |        |
| OLOGIC                      |  174 |   174 |       400 |  43.50 |
|   OUTFF_Register            |   16 |    16 |           |        |
|   OUTFF_ODDR_Register       |   12 |    12 |           |        |
|   TFF_ODDR_Register         |   10 |    10 |           |        |
|   OSERDES                   |  146 |   146 |           |        |
+-----------------------------+------+-------+-----------+--------+


6. Clocking
-----------

+------------+------+-------+-----------+-------+
|  Site Type | Used | Fixed | Available | Util% |
+------------+------+-------+-----------+-------+
| BUFGCTRL   |   28 |     0 |        32 | 87.50 |
| BUFIO      |    0 |     0 |        40 |  0.00 |
| MMCME2_ADV |    6 |     2 |        10 | 60.00 |
| PLLE2_ADV  |    4 |     2 |        10 | 40.00 |
| BUFMRCE    |    0 |     0 |        20 |  0.00 |
| BUFHCE     |    2 |     0 |       168 |  1.19 |
| BUFR       |    1 |     0 |        40 |  2.50 |
+------------+------+-------+-----------+-------+


7. Specific Feature
-------------------

+-------------+------+-------+-----------+--------+
|  Site Type  | Used | Fixed | Available |  Util% |
+-------------+------+-------+-----------+--------+
| BSCANE2     |    1 |     0 |         4 |  25.00 |
| CAPTUREE2   |    0 |     0 |         1 |   0.00 |
| DNA_PORT    |    0 |     0 |         1 |   0.00 |
| EFUSE_USR   |    0 |     0 |         1 |   0.00 |
| FRAME_ECCE2 |    0 |     0 |         1 |   0.00 |
| ICAPE2      |    0 |     0 |         2 |   0.00 |
| PCIE_2_1    |    0 |     0 |         1 |   0.00 |
| STARTUPE2   |    1 |     0 |         1 | 100.00 |
| XADC        |    1 |     1 |         1 | 100.00 |
+-------------+------+-------+-----------+--------+


8. Primitives
-------------

+--------------------------+--------+---------------------+
|         Ref Name         |  Used  | Functional Category |
+--------------------------+--------+---------------------+
| FDRE                     | 179551 |        Flop & Latch |
| LUT3                     |  42786 |                 LUT |
| LUT6                     |  27171 |                 LUT |
| LUT2                     |  22929 |                 LUT |
| LUT4                     |  18312 |                 LUT |
| LUT5                     |  17032 |                 LUT |
| SRL16E                   |  10293 |  Distributed Memory |
| CARRY4                   |   7867 |          CarryLogic |
| RAMD32                   |   5702 |  Distributed Memory |
| FDSE                     |   5328 |        Flop & Latch |
| LUT1                     |   4258 |                 LUT |
| RAMS32                   |   1858 |  Distributed Memory |
| SRLC32E                  |   1614 |  Distributed Memory |
| FDCE                     |   1163 |        Flop & Latch |
| FDPE                     |   1067 |        Flop & Latch |
| MUXF7                    |    944 |               MuxFx |
| DSP48E1                  |    413 |    Block Arithmetic |
| RAMB36E1                 |    265 |        Block Memory |
| OSERDESE2                |    146 |                  IO |
| ISERDESE2                |    112 |                  IO |
| OBUF                     |    108 |                  IO |
| MUXF8                    |     96 |               MuxFx |
| IDELAYE2                 |     96 |                  IO |
| IBUF                     |     89 |                  IO |
| RAMB18E1                 |     81 |        Block Memory |
| OBUFT                    |     71 |                  IO |
| OBUFT_DCIEN              |     64 |                  IO |
| IBUF_IBUFDISABLE         |     64 |                  IO |
| SRLC16E                  |     44 |  Distributed Memory |
| BUFG                     |     25 |               Clock |
| ODDR                     |     22 |                  IO |
| IBUFDS                   |     20 |                  IO |
| OBUFTDS_DCIEN            |     16 |                  IO |
| IBUF_INTERMDISABLE       |     16 |                  IO |
| IBUFDS_IBUFDISABLE_INT   |     16 |                  IO |
| PHASER_OUT_PHY           |     15 |                  IO |
| OUT_FIFO                 |     15 |                  IO |
| INV                      |     12 |                 LUT |
| PHASER_IN_PHY            |     10 |                  IO |
| IN_FIFO                  |     10 |                  IO |
| MMCME2_ADV               |      6 |               Clock |
| IDELAYCTRL               |      5 |                  IO |
| PLLE2_ADV                |      4 |               Clock |
| PHY_CONTROL              |      4 |                  IO |
| PHASER_REF               |      4 |                  IO |
| OBUFTDS                  |      4 |                  IO |
| OBUFDS                   |      4 |                  IO |
| IBUFDS_INTERMDISABLE_INT |      4 |                  IO |
| GTXE2_CHANNEL            |      4 |                  IO |
| FIFO36E1                 |      4 |        Block Memory |
| AND2B1L                  |      4 |              Others |
| BUFGCTRL                 |      3 |               Clock |
| GTXE2_COMMON             |      2 |                  IO |
| BUFH                     |      2 |               Clock |
| XADC                     |      1 |              Others |
| STARTUPE2                |      1 |              Others |
| IBUFDS_GTE2              |      1 |                  IO |
| BUFR                     |      1 |               Clock |
| BSCANE2                  |      1 |              Others |
+--------------------------+--------+---------------------+


9. Black Boxes
--------------

+----------+------+
| Ref Name | Used |
+----------+------+


10. Instantiated Netlists
-------------------------

+-------------------------------------+------+
|               Ref Name              | Used |
+-------------------------------------+------+
| ip_fp32_axis_mult                   |   40 |
| t_axi4_stream32_sfifo_d16           |   38 |
| ip_axis_fi32tofp32                  |   36 |
| ip_axis32_fanout2                   |   26 |
| t_axi4_stream32_sfifo_d64           |   18 |
| ip_fp32_axis_subtract               |   18 |
| t_axi4_stream32_sfifo_d256          |   16 |
| afpa_single_div_ip                  |   16 |
| ip_fp32_axis_add                    |   14 |
| ip_axis_fp32tofi32                  |   14 |
| ip_fp32_axis_divide                 |    8 |
| t_axi4_lite32_w_afifo_d16           |    7 |
| fwft_sfifo_w3_d16                   |    7 |
| t_axi4_stream32_sfifo_d1024         |    6 |
| fwft_sfifo_w76_d256                 |    6 |
| fwft_sfifo_w8_d16                   |    5 |
| ip_fp32_axis_greaterThan            |    4 |
| ip_axis16_reg                       |    4 |
| fwft_sfifo_w72_d16                  |    4 |
| fwft_sfifo_w32_d16                  |    4 |
| fwft_afifo_w96_d128                 |    4 |
| fwft_afifo_w72_d16                  |    4 |
| fwft_sfifo_wr66_rd66_d512           |    3 |
| t_axi4_stream8_sfifo_d2048          |    2 |
| t_axi4_stream64_sfifo_d16           |    2 |
| t_axi4_stream32_sfifo_d2048         |    2 |
| t_axi4_stream32_afifo_d512          |    2 |
| t_axi4_stream16_sfifo_d16           |    2 |
| serdes_clkin_35_0_MHz_mmcm          |    2 |
| ip_fp32_axis_sqroot                 |    2 |
| ip_axis64_fanout2                   |    2 |
| ip_axis16_combine_axis32            |    2 |
| fwft_sfifo_w72_d512                 |    2 |
| fwft_sfifo_w32_d256                 |    2 |
| fwft_afifo_wr66_rd66_d512           |    2 |
| fwft_afifo_wr34_rd68_d1024          |    2 |
| video_mgt                           |    1 |
| usart_mmcm                          |    1 |
| tdp_ram_w32_d32768                  |    1 |
| tdp_ram_w32_d16384                  |    1 |
| t_axi4_stream64_afifo_d16           |    1 |
| t_axi4_stream128_afifo_d512         |    1 |
| t_axi4_stream128_afifo_d16          |    1 |
| t_axi4_stream128_afifo_d128         |    1 |
| t_axi4_stream128_afifo_d1024        |    1 |
| sdp_ram_w32_d128                    |    1 |
| isc0804A_17_5_MHz_mmcm_v2           |    1 |
| ip_blk_mem_gen_w32_d8192            |    1 |
| ip_axis32_split_axis16              |    1 |
| ip_axis128_split_axis64             |    1 |
| ip_axi_bram_ctrl                    |    1 |
| histogram_axis_tmi_4pix_0           |    1 |
| fwft_sfifo_wr66_rd132_d32           |    1 |
| fwft_sfifo_wr132_rd66_d32           |    1 |
| fwft_sfifo_wr130_rd130_d128         |    1 |
| fwft_afifo_wr68_rd34_d16            |    1 |
| fwft_afifo_wr66_rd132_d32           |    1 |
| fwft_afifo_wr132_rd66_d16           |    1 |
| fwft_afifo_wr130_rd130_d512         |    1 |
| fwft_afifo_w8_d256                  |    1 |
| exp_mgt                             |    1 |
| ehdri_index_mem                     |    1 |
| dp_ram_byte_w32_d64                 |    1 |
| data_mgt                            |    1 |
| core_4DDR_xbar_5                    |    1 |
| core_4DDR_xbar_4                    |    1 |
| core_4DDR_xbar_3                    |    1 |
| core_4DDR_xbar_2                    |    1 |
| core_4DDR_xbar_1                    |    1 |
| core_4DDR_xbar_0                    |    1 |
| core_4DDR_xadc_wiz_1_0              |    1 |
| core_4DDR_proc_sys_reset_1_0        |    1 |
| core_4DDR_power_management_0        |    1 |
| core_4DDR_pleora_uart_0             |    1 |
| core_4DDR_oem_uart_0                |    1 |
| core_4DDR_mig_7series_0_0           |    1 |
| core_4DDR_microblaze_1_axi_intc_0   |    1 |
| core_4DDR_microblaze_1_0            |    1 |
| core_4DDR_mdm_1_0                   |    1 |
| core_4DDR_lmb_bram_0                |    1 |
| core_4DDR_ilmb_v10_0                |    1 |
| core_4DDR_ilmb_bram_if_cntlr_0      |    1 |
| core_4DDR_fw_uart_0                 |    1 |
| core_4DDR_fpga_output_uart_0        |    1 |
| core_4DDR_dlmb_v10_0                |    1 |
| core_4DDR_dlmb_bram_if_cntlr_0      |    1 |
| core_4DDR_clk_wiz_1_0               |    1 |
| core_4DDR_clink_uart_0              |    1 |
| core_4DDR_axis_dwidth_converter_0_0 |    1 |
| core_4DDR_axis_clock_converter_8_0  |    1 |
| core_4DDR_axis_clock_converter_7_0  |    1 |
| core_4DDR_axis_clock_converter_6_0  |    1 |
| core_4DDR_axis_clock_converter_5_0  |    1 |
| core_4DDR_axis_clock_converter_4_0  |    1 |
| core_4DDR_axis_clock_converter_3_0  |    1 |
| core_4DDR_axis_clock_converter_2_0  |    1 |
| core_4DDR_axis_clock_converter_1_0  |    1 |
| core_4DDR_axis_clock_converter_0_0  |    1 |
| core_4DDR_axi_usb_uart_0            |    1 |
| core_4DDR_axi_timer_0_0             |    1 |
| core_4DDR_axi_quad_spi_0_0          |    1 |
| core_4DDR_axi_ndf_uart_0            |    1 |
| core_4DDR_axi_lens_uart_0           |    1 |
| core_4DDR_axi_gps_uart_0            |    1 |
| core_4DDR_axi_gpio_0_0              |    1 |
| core_4DDR_axi_dm_frame_buffer_0     |    1 |
| core_4DDR_axi_dm_buffer_0           |    1 |
| core_4DDR_axi_datamover_ddrcal_0    |    1 |
| core_4DDR_auto_us_3                 |    1 |
| core_4DDR_auto_us_2                 |    1 |
| core_4DDR_auto_us_1                 |    1 |
| core_4DDR_auto_us_0                 |    1 |
| core_4DDR_auto_pc_2                 |    1 |
| core_4DDR_auto_pc_1                 |    1 |
| core_4DDR_auto_pc_0                 |    1 |
| core_4DDR_auto_ds_9                 |    1 |
| core_4DDR_auto_ds_8                 |    1 |
| core_4DDR_auto_ds_7                 |    1 |
| core_4DDR_auto_ds_6                 |    1 |
| core_4DDR_auto_ds_5                 |    1 |
| core_4DDR_auto_ds_4                 |    1 |
| core_4DDR_auto_ds_3                 |    1 |
| core_4DDR_auto_ds_2                 |    1 |
| core_4DDR_auto_ds_13                |    1 |
| core_4DDR_auto_ds_12                |    1 |
| core_4DDR_auto_ds_11                |    1 |
| core_4DDR_auto_ds_10                |    1 |
| core_4DDR_auto_ds_1                 |    1 |
| core_4DDR_auto_ds_0                 |    1 |
| core_4DDR_auto_cc_2                 |    1 |
| core_4DDR_auto_cc_1                 |    1 |
| core_4DDR_auto_cc_0                 |    1 |
| core_4DDR_FlashReset_0_0            |    1 |
| core_4DDR_CAL_DDR_MIG_0             |    1 |
| calib_param_ram                     |    1 |
| buffer_table_ram                    |    1 |
+-------------------------------------+------+


