--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Aug 09 14:03:35 2017

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     led
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets refclk_c]
            1254 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 991.391ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             compteur.count_37__i10  (from refclk_c +)
   Destination:    FD1S3IX    CD             compteur.count_37__i1  (to refclk_c +)

   Delay:                   8.449ns  (41.0% logic, 59.0% route), 11 logic levels.

 Constraint Details:

      8.449ns data_path compteur.count_37__i10 to compteur.count_37__i1 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 991.391ns

 Path Details: compteur.count_37__i10 to compteur.count_37__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              compteur.count_37__i10 (from refclk_c)
Route         3   e 1.315                                  compteur.count[10]
A1_TO_FCO   ---     0.827           A[2] to COUT           add_41_2
Route         1   e 0.020                                  n342
FCI_TO_FCO  ---     0.157            CIN to COUT           add_41_4
Route         1   e 0.020                                  n343
FCI_TO_FCO  ---     0.157            CIN to COUT           add_41_6
Route         1   e 0.020                                  n344
FCI_TO_FCO  ---     0.157            CIN to COUT           add_41_8
Route         1   e 0.020                                  n345
FCI_TO_FCO  ---     0.157            CIN to COUT           add_41_10
Route         1   e 0.020                                  n346
FCI_TO_FCO  ---     0.157            CIN to COUT           add_41_12
Route         1   e 0.020                                  n347
FCI_TO_FCO  ---     0.157            CIN to COUT           add_41_14
Route         1   e 0.020                                  n348
FCI_TO_FCO  ---     0.157            CIN to COUT           add_41_16
Route         1   e 0.020                                  n349
FCI_TO_F    ---     0.598            CIN to S[2]           add_41_cout
Route         2   e 1.486                                  n209
LUT4        ---     0.493              B to Z              i40_2_lut
Route        26   e 2.027                                  n286
                  --------
                    8.449  (41.0% logic, 59.0% route), 11 logic levels.


Passed:  The following path meets requirements by 991.391ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             compteur.count_37__i10  (from refclk_c +)
   Destination:    FD1S3IX    CD             compteur.count_37__i2  (to refclk_c +)

   Delay:                   8.449ns  (41.0% logic, 59.0% route), 11 logic levels.

 Constraint Details:

      8.449ns data_path compteur.count_37__i10 to compteur.count_37__i2 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 991.391ns

 Path Details: compteur.count_37__i10 to compteur.count_37__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              compteur.count_37__i10 (from refclk_c)
Route         3   e 1.315                                  compteur.count[10]
A1_TO_FCO   ---     0.827           A[2] to COUT           add_41_2
Route         1   e 0.020                                  n342
FCI_TO_FCO  ---     0.157            CIN to COUT           add_41_4
Route         1   e 0.020                                  n343
FCI_TO_FCO  ---     0.157            CIN to COUT           add_41_6
Route         1   e 0.020                                  n344
FCI_TO_FCO  ---     0.157            CIN to COUT           add_41_8
Route         1   e 0.020                                  n345
FCI_TO_FCO  ---     0.157            CIN to COUT           add_41_10
Route         1   e 0.020                                  n346
FCI_TO_FCO  ---     0.157            CIN to COUT           add_41_12
Route         1   e 0.020                                  n347
FCI_TO_FCO  ---     0.157            CIN to COUT           add_41_14
Route         1   e 0.020                                  n348
FCI_TO_FCO  ---     0.157            CIN to COUT           add_41_16
Route         1   e 0.020                                  n349
FCI_TO_F    ---     0.598            CIN to S[2]           add_41_cout
Route         2   e 1.486                                  n209
LUT4        ---     0.493              B to Z              i40_2_lut
Route        26   e 2.027                                  n286
                  --------
                    8.449  (41.0% logic, 59.0% route), 11 logic levels.


Passed:  The following path meets requirements by 991.391ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             compteur.count_37__i10  (from refclk_c +)
   Destination:    FD1S3IX    CD             compteur.count_37__i3  (to refclk_c +)

   Delay:                   8.449ns  (41.0% logic, 59.0% route), 11 logic levels.

 Constraint Details:

      8.449ns data_path compteur.count_37__i10 to compteur.count_37__i3 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 991.391ns

 Path Details: compteur.count_37__i10 to compteur.count_37__i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              compteur.count_37__i10 (from refclk_c)
Route         3   e 1.315                                  compteur.count[10]
A1_TO_FCO   ---     0.827           A[2] to COUT           add_41_2
Route         1   e 0.020                                  n342
FCI_TO_FCO  ---     0.157            CIN to COUT           add_41_4
Route         1   e 0.020                                  n343
FCI_TO_FCO  ---     0.157            CIN to COUT           add_41_6
Route         1   e 0.020                                  n344
FCI_TO_FCO  ---     0.157            CIN to COUT           add_41_8
Route         1   e 0.020                                  n345
FCI_TO_FCO  ---     0.157            CIN to COUT           add_41_10
Route         1   e 0.020                                  n346
FCI_TO_FCO  ---     0.157            CIN to COUT           add_41_12
Route         1   e 0.020                                  n347
FCI_TO_FCO  ---     0.157            CIN to COUT           add_41_14
Route         1   e 0.020                                  n348
FCI_TO_FCO  ---     0.157            CIN to COUT           add_41_16
Route         1   e 0.020                                  n349
FCI_TO_F    ---     0.598            CIN to S[2]           add_41_cout
Route         2   e 1.486                                  n209
LUT4        ---     0.493              B to Z              i40_2_lut
Route        26   e 2.027                                  n286
                  --------
                    8.449  (41.0% logic, 59.0% route), 11 logic levels.

Report: 8.609 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets refclk_c]                |  1000.000 ns|     8.609 ns|    11  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  1254 paths, 85 nets, and 171 connections (99.4% coverage)


Peak memory: 69165056 bytes, TRCE: 2850816 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
