Loading plugins phase: Elapsed time ==> 0s.395ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\CYTEST\Micrium_CY8CKIT-044_OS3\Examples\Cypress\CY8CKIT-044\OS3\PSoC\OS3.cydsn\OS3.cyprj -d CY8C4247AZS-M485 -s D:\CYTEST\Micrium_CY8CKIT-044_OS3\Examples\Cypress\CY8CKIT-044\OS3\PSoC\OS3.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 3s.600ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.129ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  OS3.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\CYTEST\Micrium_CY8CKIT-044_OS3\Examples\Cypress\CY8CKIT-044\OS3\PSoC\OS3.cydsn\OS3.cyprj -dcpsoc3 OS3.v -verilog
======================================================================

======================================================================
Compiling:  OS3.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\CYTEST\Micrium_CY8CKIT-044_OS3\Examples\Cypress\CY8CKIT-044\OS3\PSoC\OS3.cydsn\OS3.cyprj -dcpsoc3 OS3.v -verilog
======================================================================

======================================================================
Compiling:  OS3.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\CYTEST\Micrium_CY8CKIT-044_OS3\Examples\Cypress\CY8CKIT-044\OS3\PSoC\OS3.cydsn\OS3.cyprj -dcpsoc3 -verilog OS3.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sat Dec 22 16:52:45 2018


======================================================================
Compiling:  OS3.v
Program  :   vpp
Options  :    -yv2 -q10 OS3.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sat Dec 22 16:52:45 2018

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bTMP05Intf_v1_10\bTMP05Intf_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'OS3.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bTMP05Intf_v1_10\bTMP05Intf_v1_10.v (line 378, col 76):  Note: Substituting module 'sub_vi_vv' for '-'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  OS3.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\CYTEST\Micrium_CY8CKIT-044_OS3\Examples\Cypress\CY8CKIT-044\OS3\PSoC\OS3.cydsn\OS3.cyprj -dcpsoc3 -verilog OS3.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sat Dec 22 16:52:45 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\CYTEST\Micrium_CY8CKIT-044_OS3\Examples\Cypress\CY8CKIT-044\OS3\PSoC\OS3.cydsn\codegentemp\OS3.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\CYTEST\Micrium_CY8CKIT-044_OS3\Examples\Cypress\CY8CKIT-044\OS3\PSoC\OS3.cydsn\codegentemp\OS3.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bTMP05Intf_v1_10\bTMP05Intf_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  OS3.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\CYTEST\Micrium_CY8CKIT-044_OS3\Examples\Cypress\CY8CKIT-044\OS3\PSoC\OS3.cydsn\OS3.cyprj -dcpsoc3 -verilog OS3.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sat Dec 22 16:52:46 2018

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\CYTEST\Micrium_CY8CKIT-044_OS3\Examples\Cypress\CY8CKIT-044\OS3\PSoC\OS3.cydsn\codegentemp\OS3.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'D:\CYTEST\Micrium_CY8CKIT-044_OS3\Examples\Cypress\CY8CKIT-044\OS3\PSoC\OS3.cydsn\codegentemp\OS3.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_80\CyStatusReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\bTMP05Intf_v1_10\bTMP05Intf_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_50\Bus_Connect_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\I2C:Net_1257\
	\I2C:uncfg_rx_irq\
	\I2C:Net_1099\
	\I2C:Net_1258\
	Net_557
	Net_564
	Net_565
	Net_566
	Net_567
	Net_568
	Net_569
	Net_570
	Net_572
	Net_575
	Net_460
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:b_31\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:b_30\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:b_29\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:b_28\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:b_27\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:b_26\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:b_25\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:b_24\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:b_23\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:b_22\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:b_21\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:b_20\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:b_19\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:b_18\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:b_17\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:b_16\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:b_15\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:b_14\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:b_13\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:b_12\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:b_11\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:b_10\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:b_9\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:b_8\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:b_7\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:b_6\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:b_5\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:b_4\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:b_3\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:b_2\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:b_1\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:b_0\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_31\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_30\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_29\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_28\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_27\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_26\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_25\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_24\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:b_31\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:b_30\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:b_29\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:b_28\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:b_27\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:b_26\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:b_25\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:b_24\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:b_23\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:b_22\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:b_21\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:b_20\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:b_19\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:b_18\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:b_17\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:b_16\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:b_15\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:b_14\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:b_13\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:b_12\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:b_11\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:b_10\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:b_9\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:b_8\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:b_7\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:b_6\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:b_5\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:b_4\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:b_3\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:b_2\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:b_1\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:b_0\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:d_31\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:d_30\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:d_29\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:d_28\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:d_27\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:d_26\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:d_25\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:d_24\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:d_23\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:d_22\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:d_21\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:d_20\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:d_19\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:d_18\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:d_17\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:d_16\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:d_15\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:d_14\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:d_13\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:d_12\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:d_11\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:d_10\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:d_9\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:d_8\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:d_7\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:d_6\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:d_5\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:d_4\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:d_3\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:d_2\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\ADC:Net_3125\
	\ADC:Net_3126\

    Synthesized names
	\Temp_Sensor:bTMP05Intf_1:sub_vi_vv_MODGEN_1_31\
	\Temp_Sensor:bTMP05Intf_1:sub_vi_vv_MODGEN_1_30\
	\Temp_Sensor:bTMP05Intf_1:sub_vi_vv_MODGEN_1_29\
	\Temp_Sensor:bTMP05Intf_1:sub_vi_vv_MODGEN_1_28\
	\Temp_Sensor:bTMP05Intf_1:sub_vi_vv_MODGEN_1_27\
	\Temp_Sensor:bTMP05Intf_1:sub_vi_vv_MODGEN_1_26\
	\Temp_Sensor:bTMP05Intf_1:sub_vi_vv_MODGEN_1_25\
	\Temp_Sensor:bTMP05Intf_1:sub_vi_vv_MODGEN_1_24\
	\Temp_Sensor:bTMP05Intf_1:sub_vi_vv_MODGEN_1_23\
	\Temp_Sensor:bTMP05Intf_1:sub_vi_vv_MODGEN_1_22\
	\Temp_Sensor:bTMP05Intf_1:sub_vi_vv_MODGEN_1_21\
	\Temp_Sensor:bTMP05Intf_1:sub_vi_vv_MODGEN_1_20\
	\Temp_Sensor:bTMP05Intf_1:sub_vi_vv_MODGEN_1_19\
	\Temp_Sensor:bTMP05Intf_1:sub_vi_vv_MODGEN_1_18\
	\Temp_Sensor:bTMP05Intf_1:sub_vi_vv_MODGEN_1_17\
	\Temp_Sensor:bTMP05Intf_1:sub_vi_vv_MODGEN_1_16\
	\Temp_Sensor:bTMP05Intf_1:sub_vi_vv_MODGEN_1_15\
	\Temp_Sensor:bTMP05Intf_1:sub_vi_vv_MODGEN_1_14\
	\Temp_Sensor:bTMP05Intf_1:sub_vi_vv_MODGEN_1_13\
	\Temp_Sensor:bTMP05Intf_1:sub_vi_vv_MODGEN_1_12\
	\Temp_Sensor:bTMP05Intf_1:sub_vi_vv_MODGEN_1_11\
	\Temp_Sensor:bTMP05Intf_1:sub_vi_vv_MODGEN_1_10\
	\Temp_Sensor:bTMP05Intf_1:sub_vi_vv_MODGEN_1_9\
	\Temp_Sensor:bTMP05Intf_1:sub_vi_vv_MODGEN_1_8\
	\Temp_Sensor:bTMP05Intf_1:sub_vi_vv_MODGEN_1_7\
	\Temp_Sensor:bTMP05Intf_1:sub_vi_vv_MODGEN_1_6\
	\Temp_Sensor:bTMP05Intf_1:sub_vi_vv_MODGEN_1_5\
	\Temp_Sensor:bTMP05Intf_1:sub_vi_vv_MODGEN_1_4\
	\Temp_Sensor:bTMP05Intf_1:sub_vi_vv_MODGEN_1_3\
	\Temp_Sensor:bTMP05Intf_1:sub_vi_vv_MODGEN_1_2\

Deleted 126 User equations/components.
Deleted 30 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_Blue:Net_66\ to \PWM_Blue:Net_75\
Aliasing \PWM_Blue:Net_82\ to \PWM_Blue:Net_75\
Aliasing \PWM_Blue:Net_72\ to \PWM_Blue:Net_75\
Aliasing \PWM_Green:Net_81\ to \PWM_Blue:Net_81\
Aliasing \PWM_Green:Net_75\ to \PWM_Blue:Net_75\
Aliasing \PWM_Green:Net_69\ to \PWM_Blue:Net_69\
Aliasing \PWM_Green:Net_66\ to \PWM_Blue:Net_75\
Aliasing \PWM_Green:Net_82\ to \PWM_Blue:Net_75\
Aliasing \PWM_Green:Net_72\ to \PWM_Blue:Net_75\
Aliasing \PWM_Red:Net_81\ to \PWM_Blue:Net_81\
Aliasing \PWM_Red:Net_75\ to \PWM_Blue:Net_75\
Aliasing \PWM_Red:Net_69\ to \PWM_Blue:Net_69\
Aliasing \PWM_Red:Net_66\ to \PWM_Blue:Net_75\
Aliasing \PWM_Red:Net_82\ to \PWM_Blue:Net_75\
Aliasing \PWM_Red:Net_72\ to \PWM_Blue:Net_75\
Aliasing tmpOE__Pin_BlueLED_net_0 to \PWM_Blue:Net_69\
Aliasing zero to \PWM_Blue:Net_75\
Aliasing one to \PWM_Blue:Net_69\
Aliasing tmpOE__Pin_GreenLED_net_0 to \PWM_Blue:Net_69\
Aliasing tmpOE__Pin_RedLED_net_0 to \PWM_Blue:Net_69\
Aliasing tmpOE__Accel_Pin_net_0 to \PWM_Blue:Net_69\
Aliasing \I2C:select_s_wire\ to \PWM_Blue:Net_75\
Aliasing \I2C:rx_wire\ to \PWM_Blue:Net_75\
Aliasing \I2C:sclk_s_wire\ to \PWM_Blue:Net_75\
Aliasing \I2C:mosi_s_wire\ to \PWM_Blue:Net_75\
Aliasing \I2C:miso_m_wire\ to \PWM_Blue:Net_75\
Aliasing \I2C:tmpOE__sda_net_0\ to \PWM_Blue:Net_69\
Aliasing \I2C:tmpOE__scl_net_0\ to \PWM_Blue:Net_69\
Aliasing \I2C:cts_wire\ to \PWM_Blue:Net_75\
Aliasing tmpOE__SW2_net_0 to \PWM_Blue:Net_69\
Aliasing tmpOE__temp_raw_net_0 to \PWM_Blue:Net_69\
Aliasing tmpOE__temp_conv_net_0 to \PWM_Blue:Net_69\
Aliasing \Temp_Sensor:TMP05_STS:status_2\ to \PWM_Blue:Net_75\
Aliasing \Temp_Sensor:TMP05_STS:status_3\ to \PWM_Blue:Net_75\
Aliasing \Temp_Sensor:TMP05_STS:status_4\ to \PWM_Blue:Net_75\
Aliasing \Temp_Sensor:TMP05_STS:status_5\ to \PWM_Blue:Net_75\
Aliasing \Temp_Sensor:TMP05_STS:status_6\ to \PWM_Blue:Net_75\
Aliasing \Temp_Sensor:TMP05_STS:status_7\ to \PWM_Blue:Net_75\
Aliasing Net_268 to \PWM_Blue:Net_69\
Aliasing \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:cs_addr_2\ to \PWM_Blue:Net_75\
Aliasing \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_23\ to \PWM_Blue:Net_75\
Aliasing \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_22\ to \PWM_Blue:Net_75\
Aliasing \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_21\ to \PWM_Blue:Net_75\
Aliasing \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_20\ to \PWM_Blue:Net_75\
Aliasing \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_19\ to \PWM_Blue:Net_75\
Aliasing \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_18\ to \PWM_Blue:Net_75\
Aliasing \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_17\ to \PWM_Blue:Net_75\
Aliasing \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_16\ to \PWM_Blue:Net_75\
Aliasing \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_15\ to \PWM_Blue:Net_75\
Aliasing \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_14\ to \PWM_Blue:Net_75\
Aliasing \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_13\ to \PWM_Blue:Net_75\
Aliasing \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_12\ to \PWM_Blue:Net_75\
Aliasing \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_11\ to \PWM_Blue:Net_75\
Aliasing \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_10\ to \PWM_Blue:Net_75\
Aliasing \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_9\ to \PWM_Blue:Net_75\
Aliasing \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_8\ to \PWM_Blue:Net_75\
Aliasing \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_7\ to \PWM_Blue:Net_75\
Aliasing \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_6\ to \PWM_Blue:Net_75\
Aliasing \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_5\ to \PWM_Blue:Net_75\
Aliasing \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_4\ to \PWM_Blue:Net_75\
Aliasing \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_3\ to \PWM_Blue:Net_75\
Aliasing \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_2\ to \PWM_Blue:Net_75\
Aliasing \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to \PWM_Blue:Net_69\
Aliasing tmpOE__Pin_OA_Output_net_0 to \PWM_Blue:Net_69\
Aliasing tmpOE__Pin_OA_NonInverting_net_0 to \PWM_Blue:Net_69\
Aliasing tmpOE__Pin_OA_Inverting_net_0 to \PWM_Blue:Net_69\
Aliasing \ADC:Net_3107\ to \PWM_Blue:Net_75\
Aliasing \ADC:Net_3106\ to \PWM_Blue:Net_75\
Aliasing \ADC:Net_3105\ to \PWM_Blue:Net_75\
Aliasing \ADC:Net_3104\ to \PWM_Blue:Net_75\
Aliasing \ADC:Net_3103\ to \PWM_Blue:Net_75\
Aliasing \ADC:Net_3207_1\ to \PWM_Blue:Net_75\
Aliasing \ADC:Net_3207_0\ to \PWM_Blue:Net_75\
Aliasing \ADC:Net_3235\ to \PWM_Blue:Net_75\
Removing Lhs of wire \PWM_Blue:Net_81\[3] = Net_1989[1]
Removing Lhs of wire \PWM_Blue:Net_66\[6] = \PWM_Blue:Net_75\[4]
Removing Lhs of wire \PWM_Blue:Net_82\[7] = \PWM_Blue:Net_75\[4]
Removing Lhs of wire \PWM_Blue:Net_72\[8] = \PWM_Blue:Net_75\[4]
Removing Lhs of wire \PWM_Green:Net_81\[16] = Net_1989[1]
Removing Lhs of wire \PWM_Green:Net_75\[17] = \PWM_Blue:Net_75\[4]
Removing Lhs of wire \PWM_Green:Net_69\[18] = \PWM_Blue:Net_69\[5]
Removing Lhs of wire \PWM_Green:Net_66\[19] = \PWM_Blue:Net_75\[4]
Removing Lhs of wire \PWM_Green:Net_82\[20] = \PWM_Blue:Net_75\[4]
Removing Lhs of wire \PWM_Green:Net_72\[21] = \PWM_Blue:Net_75\[4]
Removing Lhs of wire \PWM_Red:Net_81\[29] = Net_1989[1]
Removing Lhs of wire \PWM_Red:Net_75\[30] = \PWM_Blue:Net_75\[4]
Removing Lhs of wire \PWM_Red:Net_69\[31] = \PWM_Blue:Net_69\[5]
Removing Lhs of wire \PWM_Red:Net_66\[32] = \PWM_Blue:Net_75\[4]
Removing Lhs of wire \PWM_Red:Net_82\[33] = \PWM_Blue:Net_75\[4]
Removing Lhs of wire \PWM_Red:Net_72\[34] = \PWM_Blue:Net_75\[4]
Removing Rhs of wire tmpOE__Pin_BlueLED_net_0[51] = \PWM_Blue:Net_69\[5]
Removing Rhs of wire zero[55] = \PWM_Blue:Net_75\[4]
Removing Lhs of wire one[56] = tmpOE__Pin_BlueLED_net_0[51]
Removing Lhs of wire tmpOE__Pin_GreenLED_net_0[59] = tmpOE__Pin_BlueLED_net_0[51]
Removing Lhs of wire tmpOE__Pin_RedLED_net_0[65] = tmpOE__Pin_BlueLED_net_0[51]
Removing Lhs of wire tmpOE__Accel_Pin_net_0[76] = tmpOE__Pin_BlueLED_net_0[51]
Removing Lhs of wire \I2C:select_s_wire\[83] = zero[55]
Removing Lhs of wire \I2C:rx_wire\[84] = zero[55]
Removing Lhs of wire \I2C:Net_1170\[87] = \I2C:Net_847\[82]
Removing Lhs of wire \I2C:sclk_s_wire\[88] = zero[55]
Removing Lhs of wire \I2C:mosi_s_wire\[89] = zero[55]
Removing Lhs of wire \I2C:miso_m_wire\[90] = zero[55]
Removing Lhs of wire \I2C:tmpOE__sda_net_0\[92] = tmpOE__Pin_BlueLED_net_0[51]
Removing Lhs of wire \I2C:tmpOE__scl_net_0\[98] = tmpOE__Pin_BlueLED_net_0[51]
Removing Lhs of wire \I2C:cts_wire\[107] = zero[55]
Removing Lhs of wire tmpOE__SW2_net_0[132] = tmpOE__Pin_BlueLED_net_0[51]
Removing Lhs of wire tmpOE__temp_raw_net_0[140] = tmpOE__Pin_BlueLED_net_0[51]
Removing Lhs of wire tmpOE__temp_conv_net_0[146] = tmpOE__Pin_BlueLED_net_0[51]
Removing Rhs of wire Net_265[147] = \Temp_Sensor:bTMP05Intf_1:start_pulse_reg\[267]
Removing Lhs of wire \Temp_Sensor:TMP05_STS:status_0\[156] = \Temp_Sensor:Net_140\[155]
Removing Lhs of wire \Temp_Sensor:TMP05_STS:status_1\[157] = Net_461[158]
Removing Rhs of wire Net_461[158] = \Temp_Sensor:bTMP05Intf_1:overflow\[283]
Removing Lhs of wire \Temp_Sensor:TMP05_STS:status_2\[159] = zero[55]
Removing Lhs of wire \Temp_Sensor:TMP05_STS:status_3\[160] = zero[55]
Removing Lhs of wire \Temp_Sensor:TMP05_STS:status_4\[161] = zero[55]
Removing Lhs of wire \Temp_Sensor:TMP05_STS:status_5\[162] = zero[55]
Removing Lhs of wire \Temp_Sensor:TMP05_STS:status_6\[163] = zero[55]
Removing Lhs of wire \Temp_Sensor:TMP05_STS:status_7\[164] = zero[55]
Removing Lhs of wire Net_268[167] = tmpOE__Pin_BlueLED_net_0[51]
Removing Lhs of wire \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:cs_addr_2\[179] = zero[55]
Removing Lhs of wire \Temp_Sensor:bTMP05Intf_1:ctrl_start\[265] = \Temp_Sensor:bTMP05Intf_1:control_0\[177]
Removing Lhs of wire \Temp_Sensor:bTMP05Intf_1:ctrl_eoc\[269] = \Temp_Sensor:bTMP05Intf_1:control_3\[174]
Removing Lhs of wire \Temp_Sensor:bTMP05Intf_1:ctrl_enable\[275] = \Temp_Sensor:bTMP05Intf_1:control_7\[170]
Removing Lhs of wire \Temp_Sensor:bTMP05Intf_1:ctrl_count1\[278] = \Temp_Sensor:bTMP05Intf_1:control_2\[175]
Removing Lhs of wire \Temp_Sensor:bTMP05Intf_1:sub_vi_vv_MODGEN_1_1\[279] = \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:d_1\[443]
Removing Lhs of wire \Temp_Sensor:bTMP05Intf_1:ctrl_count0\[280] = \Temp_Sensor:bTMP05Intf_1:control_1\[176]
Removing Lhs of wire \Temp_Sensor:bTMP05Intf_1:sub_vi_vv_MODGEN_1_0\[281] = \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:d_0\[444]
Removing Lhs of wire \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_23\[325] = zero[55]
Removing Lhs of wire \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_22\[326] = zero[55]
Removing Lhs of wire \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_21\[327] = zero[55]
Removing Lhs of wire \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_20\[328] = zero[55]
Removing Lhs of wire \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_19\[329] = zero[55]
Removing Lhs of wire \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_18\[330] = zero[55]
Removing Lhs of wire \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_17\[331] = zero[55]
Removing Lhs of wire \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_16\[332] = zero[55]
Removing Lhs of wire \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_15\[333] = zero[55]
Removing Lhs of wire \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_14\[334] = zero[55]
Removing Lhs of wire \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_13\[335] = zero[55]
Removing Lhs of wire \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_12\[336] = zero[55]
Removing Lhs of wire \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_11\[337] = zero[55]
Removing Lhs of wire \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_10\[338] = zero[55]
Removing Lhs of wire \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_9\[339] = zero[55]
Removing Lhs of wire \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_8\[340] = zero[55]
Removing Lhs of wire \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_7\[341] = zero[55]
Removing Lhs of wire \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_6\[342] = zero[55]
Removing Lhs of wire \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_5\[343] = zero[55]
Removing Lhs of wire \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_4\[344] = zero[55]
Removing Lhs of wire \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_3\[345] = zero[55]
Removing Lhs of wire \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_2\[346] = zero[55]
Removing Lhs of wire \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_1\[347] = \Temp_Sensor:bTMP05Intf_1:MODIN1_1\[348]
Removing Lhs of wire \Temp_Sensor:bTMP05Intf_1:MODIN1_1\[348] = \Temp_Sensor:bTMP05Intf_1:capture_count_1\[276]
Removing Lhs of wire \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:a_0\[349] = \Temp_Sensor:bTMP05Intf_1:MODIN1_0\[350]
Removing Lhs of wire \Temp_Sensor:bTMP05Intf_1:MODIN1_0\[350] = \Temp_Sensor:bTMP05Intf_1:capture_count_0\[277]
Removing Lhs of wire \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[482] = tmpOE__Pin_BlueLED_net_0[51]
Removing Lhs of wire \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[483] = tmpOE__Pin_BlueLED_net_0[51]
Removing Lhs of wire tmpOE__Pin_OA_Output_net_0[499] = tmpOE__Pin_BlueLED_net_0[51]
Removing Lhs of wire tmpOE__Pin_OA_NonInverting_net_0[521] = tmpOE__Pin_BlueLED_net_0[51]
Removing Lhs of wire tmpOE__Pin_OA_Inverting_net_0[527] = tmpOE__Pin_BlueLED_net_0[51]
Removing Lhs of wire \ADC:Net_3107\[603] = zero[55]
Removing Lhs of wire \ADC:Net_3106\[604] = zero[55]
Removing Lhs of wire \ADC:Net_3105\[605] = zero[55]
Removing Lhs of wire \ADC:Net_3104\[606] = zero[55]
Removing Lhs of wire \ADC:Net_3103\[607] = zero[55]
Removing Lhs of wire \ADC:Net_17\[649] = \ADC:Net_1845\[534]
Removing Lhs of wire \ADC:Net_3207_1\[670] = zero[55]
Removing Lhs of wire \ADC:Net_3207_0\[671] = zero[55]
Removing Lhs of wire \ADC:Net_3235\[672] = zero[55]
Removing Lhs of wire \Temp_Sensor:bTMP05Intf_1:sensor_reg\\D\[742] = Net_264[141]
Removing Lhs of wire \Temp_Sensor:bTMP05Intf_1:start_pulse_1\\D\[743] = \Temp_Sensor:bTMP05Intf_1:control_0\[177]
Removing Lhs of wire \Temp_Sensor:bTMP05Intf_1:start_pulse_2\\D\[744] = \Temp_Sensor:bTMP05Intf_1:start_pulse_1\[264]
Removing Lhs of wire \Temp_Sensor:bTMP05Intf_1:eoc_pulse_1\\D\[746] = \Temp_Sensor:bTMP05Intf_1:control_3\[174]
Removing Lhs of wire \Temp_Sensor:bTMP05Intf_1:eoc_pulse_2\\D\[747] = \Temp_Sensor:bTMP05Intf_1:eoc_pulse_1\[268]

------------------------------------------------------
Aliased 0 equations, 98 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__Pin_BlueLED_net_0' (cost = 0):
tmpOE__Pin_BlueLED_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'Net_461' (cost = 2):
Net_461 <= (\Temp_Sensor:bTMP05Intf_1:ff1_1\
	OR \Temp_Sensor:bTMP05Intf_1:ff0_1\);

Note:  Expanding virtual equation for '\Temp_Sensor:bTMP05Intf_1:pos_edge_sensor\' (cost = 2):
\Temp_Sensor:bTMP05Intf_1:pos_edge_sensor\ <= ((not \Temp_Sensor:bTMP05Intf_1:sensor_reg\ and Net_264));

Note:  Expanding virtual equation for '\Temp_Sensor:bTMP05Intf_1:internal_reset\' (cost = 0):
\Temp_Sensor:bTMP05Intf_1:internal_reset\ <= (\Temp_Sensor:bTMP05Intf_1:ff0_1\);

Note:  Expanding virtual equation for '\Temp_Sensor:bTMP05Intf_1:neg_edge_sensor\' (cost = 3):
\Temp_Sensor:bTMP05Intf_1:neg_edge_sensor\ <= ((not Net_264 and \Temp_Sensor:bTMP05Intf_1:sensor_reg\));

Note:  Expanding virtual equation for '\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (not \Temp_Sensor:bTMP05Intf_1:capture_count_0\);

Note:  Expanding virtual equation for '\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:d_0\' (cost = 0):
\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:d_0\ <= (not \Temp_Sensor:bTMP05Intf_1:capture_count_0\);

Note:  Expanding virtual equation for '\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <= (\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <= (\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 1):
\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((not \Temp_Sensor:bTMP05Intf_1:capture_count_1\ and not \Temp_Sensor:bTMP05Intf_1:capture_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:d_1\' (cost = 4):
\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:d_1\ <= ((\Temp_Sensor:bTMP05Intf_1:capture_count_1\ and \Temp_Sensor:bTMP05Intf_1:capture_count_0\)
	OR (not \Temp_Sensor:bTMP05Intf_1:capture_count_1\ and not \Temp_Sensor:bTMP05Intf_1:capture_count_0\));

Note:  Expanding virtual equation for '\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <= (\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <= (\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 1):
\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((not \Temp_Sensor:bTMP05Intf_1:capture_count_1\ and not \Temp_Sensor:bTMP05Intf_1:capture_count_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <= (\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <= (\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 1):
\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((not \Temp_Sensor:bTMP05Intf_1:capture_count_1\ and not \Temp_Sensor:bTMP05Intf_1:capture_count_0\));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <= (\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <= (\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 1):
\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((not \Temp_Sensor:bTMP05Intf_1:capture_count_1\ and not \Temp_Sensor:bTMP05Intf_1:capture_count_0\));


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <= (\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <= (\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 1):
\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((not \Temp_Sensor:bTMP05Intf_1:capture_count_1\ and not \Temp_Sensor:bTMP05Intf_1:capture_count_0\));


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <= (\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <= (\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);

Note:  Expanding virtual equation for '\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 1):
\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((not \Temp_Sensor:bTMP05Intf_1:capture_count_1\ and not \Temp_Sensor:bTMP05Intf_1:capture_count_0\));


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <= (\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);

Note:  Expanding virtual equation for '\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <= (\Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 29 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Removing Rhs of wire \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[453] = \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\[462]
Removing Rhs of wire \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[463] = \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\[472]

------------------------------------------------------
Aliased 0 equations, 2 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\CYTEST\Micrium_CY8CKIT-044_OS3\Examples\Cypress\CY8CKIT-044\OS3\PSoC\OS3.cydsn\OS3.cyprj -dcpsoc3 OS3.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.562ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Saturday, 22 December 2018 16:52:46
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\CYTEST\Micrium_CY8CKIT-044_OS3\Examples\Cypress\CY8CKIT-044\OS3\PSoC\OS3.cydsn\OS3.cyprj -d CY8C4247AZS-M485 OS3.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.030ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
    Removed wire end \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ kept \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\
    Removed wire end \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ kept \Temp_Sensor:bTMP05Intf_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Fixed Function Clock 11: Automatic-assigning  clock 'Clock_PWM'. Signal=Net_1989_ff11
    Fixed Function Clock 12: Automatic-assigning  clock 'Clock_PWM'. Signal=Net_1989_ff12
    Fixed Function Clock 13: Automatic-assigning  clock 'Clock_PWM'. Signal=Net_1989_ff13
    Fixed Function Clock 2: Automatic-assigning  clock 'I2C_SCBCLK'. Signal=\I2C:Net_847_ff2\
    Fixed Function Clock 10: Automatic-assigning  clock 'ADC_intClock'. Signal=\ADC:Net_1845_ff10\
    Digital Clock 0: Automatic-assigning  clock 'Clock_Temp'. Fanout=2, Signal=Net_266_digital
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Temp_Sensor:bTMP05Intf_1:ClkSync\: with output requested to be synchronous
        ClockIn: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0 was determined to be a global clock that is synchronous to HFCLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: ClockGenBlock:m0s8clockgenblockcell.gen_clk_out_0, EnableOut: Constant 1
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_BlueLED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_BlueLED(0)__PA ,
            pin_input => Net_127 ,
            annotation => Net_131 ,
            pad => Pin_BlueLED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_GreenLED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_GreenLED(0)__PA ,
            pin_input => Net_128 ,
            annotation => Net_130 ,
            pad => Pin_GreenLED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_RedLED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_RedLED(0)__PA ,
            pin_input => Net_129 ,
            annotation => Net_9 ,
            pad => Pin_RedLED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Accel_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: RISING
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, PORT_INTERRUPT
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Accel_Pin(0)__PA ,
            pad => Accel_Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \I2C:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C:sda(0)\__PA ,
            fb => Net_574 ,
            pad => \I2C:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \I2C:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \I2C:scl(0)\__PA ,
            fb => Net_573 ,
            pad => \I2C:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = SW2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW2(0)__PA ,
            annotation => Net_444 ,
            pad => SW2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = temp_raw(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => temp_raw(0)__PA ,
            fb => Net_264 ,
            pad => temp_raw(0)_PAD );
        Properties:
        {
        }

    Pin : Name = temp_conv(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => temp_conv(0)__PA ,
            pin_input => Net_265 ,
            pad => temp_conv(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_OA_Output(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_OA_Output(0)__PA ,
            analog_term => Net_760 ,
            annotation => Net_751 ,
            pad => Pin_OA_Output(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_OA_NonInverting(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_OA_NonInverting(0)__PA ,
            analog_term => Net_593 ,
            annotation => Net_753 ,
            pad => Pin_OA_NonInverting(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_OA_Inverting(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_OA_Inverting(0)__PA ,
            analog_term => Net_761 ,
            annotation => Net_756 ,
            pad => Pin_OA_Inverting(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Temp_Sensor:bTMP05Intf_1:load_fifos\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_264 * \Temp_Sensor:bTMP05Intf_1:pwm_state_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:pwm_state_0\ * 
              !\Temp_Sensor:bTMP05Intf_1:sensor_reg\
        );
        Output = \Temp_Sensor:bTMP05Intf_1:load_fifos\ (fanout=4)

    MacroCell: Name=\Temp_Sensor:Net_140\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Temp_Sensor:bTMP05Intf_1:ff0_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:ff1_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:stop_reg\
        );
        Output = \Temp_Sensor:Net_140\ (fanout=2)

    MacroCell: Name=Net_461, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Temp_Sensor:bTMP05Intf_1:ff0_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:ff1_1\
        );
        Output = Net_461 (fanout=1)

    MacroCell: Name=\Temp_Sensor:bTMP05Intf_1:pwm_state_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_266_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_264 * !\Temp_Sensor:bTMP05Intf_1:pwm_state_1\ * 
              \Temp_Sensor:bTMP05Intf_1:pwm_state_0\ * 
              !\Temp_Sensor:bTMP05Intf_1:ff0_1\ * 
              \Temp_Sensor:bTMP05Intf_1:sensor_reg\
            + \Temp_Sensor:bTMP05Intf_1:pwm_state_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:pwm_state_0\ * 
              !\Temp_Sensor:bTMP05Intf_1:ff0_1\
        );
        Output = \Temp_Sensor:bTMP05Intf_1:pwm_state_1\ (fanout=8)

    MacroCell: Name=\Temp_Sensor:bTMP05Intf_1:pwm_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_266_digital) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_264 * !\Temp_Sensor:bTMP05Intf_1:pwm_state_1\ * 
              \Temp_Sensor:bTMP05Intf_1:pwm_state_0\ * 
              \Temp_Sensor:bTMP05Intf_1:sensor_reg\
            + Net_264 * \Temp_Sensor:bTMP05Intf_1:pwm_state_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:pwm_state_0\ * 
              !\Temp_Sensor:bTMP05Intf_1:ff0_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:sensor_reg\
            + Net_265 * \Temp_Sensor:bTMP05Intf_1:control_7\ * 
              !\Temp_Sensor:bTMP05Intf_1:pwm_state_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:pwm_state_0\ * 
              !\Temp_Sensor:bTMP05Intf_1:ff0_1\
            + \Temp_Sensor:bTMP05Intf_1:pwm_state_1\ * 
              \Temp_Sensor:bTMP05Intf_1:pwm_state_0\ * 
              !\Temp_Sensor:bTMP05Intf_1:capture_count_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:capture_count_0\
            + \Temp_Sensor:bTMP05Intf_1:pwm_state_0\ * 
              \Temp_Sensor:bTMP05Intf_1:ff0_1\
        );
        Output = \Temp_Sensor:bTMP05Intf_1:pwm_state_0\ (fanout=8)

    MacroCell: Name=\Temp_Sensor:bTMP05Intf_1:sensor_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_266_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_264
        );
        Output = \Temp_Sensor:bTMP05Intf_1:sensor_reg\ (fanout=3)

    MacroCell: Name=\Temp_Sensor:bTMP05Intf_1:start_pulse_1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_266_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Temp_Sensor:bTMP05Intf_1:control_0\
        );
        Output = \Temp_Sensor:bTMP05Intf_1:start_pulse_1\ (fanout=2)

    MacroCell: Name=\Temp_Sensor:bTMP05Intf_1:start_pulse_2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_266_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Temp_Sensor:bTMP05Intf_1:start_pulse_1\
        );
        Output = \Temp_Sensor:bTMP05Intf_1:start_pulse_2\ (fanout=1)

    MacroCell: Name=Net_265, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_266_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Temp_Sensor:bTMP05Intf_1:start_pulse_1\ * 
              \Temp_Sensor:bTMP05Intf_1:start_pulse_2\
            + \Temp_Sensor:bTMP05Intf_1:start_pulse_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:start_pulse_2\
        );
        Output = Net_265 (fanout=2)

    MacroCell: Name=\Temp_Sensor:bTMP05Intf_1:capture_count_1\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_266_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Temp_Sensor:bTMP05Intf_1:control_7\ * 
              !\Temp_Sensor:bTMP05Intf_1:control_2\ * 
              !\Temp_Sensor:bTMP05Intf_1:pwm_state_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:pwm_state_0\ * 
              !\Temp_Sensor:bTMP05Intf_1:ff0_1\ * 
              \Temp_Sensor:bTMP05Intf_1:capture_count_1\
            + \Temp_Sensor:bTMP05Intf_1:control_7\ * 
              \Temp_Sensor:bTMP05Intf_1:control_2\ * 
              !\Temp_Sensor:bTMP05Intf_1:pwm_state_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:pwm_state_0\ * 
              !\Temp_Sensor:bTMP05Intf_1:ff0_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:capture_count_1\
            + \Temp_Sensor:bTMP05Intf_1:pwm_state_1\ * 
              \Temp_Sensor:bTMP05Intf_1:pwm_state_0\ * 
              !\Temp_Sensor:bTMP05Intf_1:ff0_1\ * 
              \Temp_Sensor:bTMP05Intf_1:capture_count_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:capture_count_0\
        );
        Output = \Temp_Sensor:bTMP05Intf_1:capture_count_1\ (fanout=4)

    MacroCell: Name=\Temp_Sensor:bTMP05Intf_1:capture_count_0\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_266_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Temp_Sensor:bTMP05Intf_1:control_7\ * 
              !\Temp_Sensor:bTMP05Intf_1:control_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:pwm_state_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:pwm_state_0\ * 
              !\Temp_Sensor:bTMP05Intf_1:ff0_1\ * 
              \Temp_Sensor:bTMP05Intf_1:capture_count_0\
            + \Temp_Sensor:bTMP05Intf_1:control_7\ * 
              \Temp_Sensor:bTMP05Intf_1:control_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:pwm_state_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:pwm_state_0\ * 
              !\Temp_Sensor:bTMP05Intf_1:ff0_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:capture_count_0\
            + \Temp_Sensor:bTMP05Intf_1:pwm_state_1\ * 
              \Temp_Sensor:bTMP05Intf_1:pwm_state_0\ * 
              !\Temp_Sensor:bTMP05Intf_1:ff0_1\ * 
              \Temp_Sensor:bTMP05Intf_1:capture_count_1\
            + \Temp_Sensor:bTMP05Intf_1:pwm_state_1\ * 
              \Temp_Sensor:bTMP05Intf_1:pwm_state_0\ * 
              !\Temp_Sensor:bTMP05Intf_1:ff0_1\ * 
              \Temp_Sensor:bTMP05Intf_1:capture_count_0\
        );
        Output = \Temp_Sensor:bTMP05Intf_1:capture_count_0\ (fanout=4)

    MacroCell: Name=\Temp_Sensor:bTMP05Intf_1:stop_reg\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_266_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Temp_Sensor:bTMP05Intf_1:control_7\ * 
              !\Temp_Sensor:bTMP05Intf_1:pwm_state_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:pwm_state_0\ * 
              !\Temp_Sensor:bTMP05Intf_1:ff0_1\ * 
              \Temp_Sensor:bTMP05Intf_1:stop_reg\
            + \Temp_Sensor:bTMP05Intf_1:pwm_state_1\ * 
              \Temp_Sensor:bTMP05Intf_1:pwm_state_0\ * 
              !\Temp_Sensor:bTMP05Intf_1:ff0_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:capture_count_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:capture_count_0\ * 
              !\Temp_Sensor:bTMP05Intf_1:stop_reg\
        );
        Output = \Temp_Sensor:bTMP05Intf_1:stop_reg\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\
        PORT MAP (
            clock => Net_266_digital ,
            cs_addr_1 => \Temp_Sensor:bTMP05Intf_1:pwm_state_1\ ,
            cs_addr_0 => \Temp_Sensor:bTMP05Intf_1:pwm_state_0\ ,
            f0_load => \Temp_Sensor:bTMP05Intf_1:load_fifos\ ,
            f1_load => \Temp_Sensor:bTMP05Intf_1:load_fifos\ ,
            chain_out => \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001010000001100000001000000100000010000001010100001010000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000000001001000000000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\

    datapathcell: Name =\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\
        PORT MAP (
            clock => Net_266_digital ,
            cs_addr_1 => \Temp_Sensor:bTMP05Intf_1:pwm_state_1\ ,
            cs_addr_0 => \Temp_Sensor:bTMP05Intf_1:pwm_state_0\ ,
            f0_load => \Temp_Sensor:bTMP05Intf_1:load_fifos\ ,
            f1_load => \Temp_Sensor:bTMP05Intf_1:load_fifos\ ,
            f0_comb => \Temp_Sensor:bTMP05Intf_1:ff0_1\ ,
            f1_comb => \Temp_Sensor:bTMP05Intf_1:ff1_1\ ,
            chain_in => \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001010000001100000001000000100000010000001010100001010000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000011110000000000001001011100110000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\Temp_Sensor:TMP05_STS:sts:sts_reg\
        PORT MAP (
            clock => Net_266_digital ,
            status_1 => Net_461 ,
            status_0 => \Temp_Sensor:Net_140\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000011"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Temp_Sensor:bTMP05Intf_1:SyncCtrl:CtrlReg\
        PORT MAP (
            clock => Net_266_digital ,
            control_7 => \Temp_Sensor:bTMP05Intf_1:control_7\ ,
            control_6 => \Temp_Sensor:bTMP05Intf_1:control_6\ ,
            control_5 => \Temp_Sensor:bTMP05Intf_1:control_5\ ,
            control_4 => \Temp_Sensor:bTMP05Intf_1:control_4\ ,
            control_3 => \Temp_Sensor:bTMP05Intf_1:control_3\ ,
            control_2 => \Temp_Sensor:bTMP05Intf_1:control_2\ ,
            control_1 => \Temp_Sensor:bTMP05Intf_1:control_1\ ,
            control_0 => \Temp_Sensor:bTMP05Intf_1:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "10001111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =DMA
        PORT MAP (
            dmareq => Net_749 ,
            termout => Net_467 );
        Properties:
        {
            priority = "11"
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\I2C:SCB_IRQ\
        PORT MAP (
            interrupt => Net_431 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =Accel_ISR
        PORT MAP (
            interrupt => Net_32 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\Temp_Sensor:EOC_ISR\
        PORT MAP (
            interrupt => \Temp_Sensor:Net_140\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => \ADC:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    3 :    4 : 25.00 %
Interrupts                    :    4 :   28 :   32 : 12.50 %
IO                            :   14 :   37 :   51 : 27.45 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    2 :    2 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    2 :    2 :  0.00 %
Serial Communication (SCB)    :    1 :    3 :    4 : 25.00 %
DMA Channels                  :    1 :    7 :    8 : 12.50 %
Timer/Counter/PWM             :    3 :    5 :    8 : 37.50 %
UDB                           :      :      :      :        
  Macrocells                  :   12 :   20 :   32 : 37.50 %
  Unique P-terms              :   24 :   40 :   64 : 37.50 %
  Total P-terms               :   24 :      :      :        
  Datapath Cells              :    2 :    2 :    4 : 50.00 %
  Status Cells                :    1 :    3 :    4 : 25.00 %
    Status Registers          :    1 :      :      :        
  Control Cells               :    1 :    3 :    4 : 25.00 %
    Control Registers         :    1 :      :      :        
Comparator/Opamp              :    1 :    3 :    4 : 25.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    2 :    2 :  0.00 %
  8-bit IDAC                  :    0 :    2 :    2 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.170ms
Tech Mapping phase: Elapsed time ==> 0s.223ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
Pin_BlueLED(0)                      : [IOP=(6)][IoId=(5)]                
Pin_GreenLED(0)                     : [IOP=(2)][IoId=(6)]                
Pin_RedLED(0)                       : [IOP=(0)][IoId=(6)]                
Accel_Pin(0)                        : [IOP=(1)][IoId=(6)]                
\I2C:sda(0)\                        : [IOP=(4)][IoId=(1)]                
\I2C:scl(0)\                        : [IOP=(4)][IoId=(0)]                
SW2(0)                              : [IOP=(0)][IoId=(7)]                
temp_raw(0)                         : [IOP=(1)][IoId=(4)]                
temp_conv(0)                        : [IOP=(1)][IoId=(5)]                
Pin_OA_Output(0)                    : [IOP=(5)][IoId=(2)]                
Pin_OA_NonInverting(0)              : [IOP=(5)][IoId=(0)]                
Pin_OA_Inverting(0)                 : [IOP=(5)][IoId=(1)]                
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\I2C:SCB\                           : SCB_[FFB(SCB,0)]                   
\ADC:cy_psoc4_sar\                  : SARADC_[FFB(SARADC,0)]             
\Opamp:cy_psoc4_abuf\               : OA_CTB1.OA0                        
\PWM_Blue:cy_m0s8_tcpwm_1\          : TCPWM_[FFB(TCPWM,6)]               
\PWM_Green:cy_m0s8_tcpwm_1\         : TCPWM_[FFB(TCPWM,0)]               
\PWM_Red:cy_m0s8_tcpwm_1\           : TCPWM_[FFB(TCPWM,1)]               

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Info: plm.M0038: The pin named temp_raw(0) at location [IOP=(1)][IoId=(4)] prevents usage of special purposes: F(OA,1). (App=cydsfit)
Elapsed time ==> 0.6219904s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 1s.491ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0085593 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.010ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_593 {
    p5_0
    PASS0_CTB1_A20
    PASS0_CTB1_oa0_vplus
  }
  Net: Net_760 {
    p5_2
    PASS0_CTB1_D81
    PASS0_CTB1_oa0_vout1
    PASS0_CTB1_D51
    PASS0_sarbus0
    PASS0_SARMUX0_sw24
    PASS0_sarmux_vminus
  }
  Net: Net_761 {
    p5_1
    PASS0_CTB1_A11
    PASS0_CTB1_oa0_vminus
    P5_P51
    amuxbusb_ctb
    AMUX_CTB_SAR_SWITCH_B_SR
    amuxbridge_ctb_sar_b
    AMUX_CTB_SAR_SWITCH_B_SL
    amuxbusb_sar
    PASS0_SARMUX0_sw19
    PASS0_sarmux_vplus
  }
  Net: \ADC:Net_3113\ {
  }
  Net: \ADC:mux_bus_minus_1\ {
  }
  Net: \ADC:mux_bus_plus_1\ {
  }
}
Map of item to net {
  p5_0                                             -> Net_593
  PASS0_CTB1_A20                                   -> Net_593
  PASS0_CTB1_oa0_vplus                             -> Net_593
  p5_2                                             -> Net_760
  PASS0_CTB1_D81                                   -> Net_760
  PASS0_CTB1_oa0_vout1                             -> Net_760
  PASS0_CTB1_D51                                   -> Net_760
  PASS0_sarbus0                                    -> Net_760
  PASS0_SARMUX0_sw24                               -> Net_760
  PASS0_sarmux_vminus                              -> Net_760
  p5_1                                             -> Net_761
  PASS0_CTB1_A11                                   -> Net_761
  PASS0_CTB1_oa0_vminus                            -> Net_761
  P5_P51                                           -> Net_761
  amuxbusb_ctb                                     -> Net_761
  AMUX_CTB_SAR_SWITCH_B_SR                         -> Net_761
  amuxbridge_ctb_sar_b                             -> Net_761
  AMUX_CTB_SAR_SWITCH_B_SL                         -> Net_761
  amuxbusb_sar                                     -> Net_761
  PASS0_SARMUX0_sw19                               -> Net_761
  PASS0_sarmux_vplus                               -> Net_761
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.029ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    4 :    4 :    8 :  50.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.25
                   Pterms :            6.00
               Macrocells :            3.00
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.025ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          3 :       7.67 :       4.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_461, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Temp_Sensor:bTMP05Intf_1:ff0_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:ff1_1\
        );
        Output = Net_461 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Temp_Sensor:Net_140\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\Temp_Sensor:bTMP05Intf_1:ff0_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:ff1_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:stop_reg\
        );
        Output = \Temp_Sensor:Net_140\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Temp_Sensor:bTMP05Intf_1:stop_reg\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_266_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \Temp_Sensor:bTMP05Intf_1:control_7\ * 
              !\Temp_Sensor:bTMP05Intf_1:pwm_state_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:pwm_state_0\ * 
              !\Temp_Sensor:bTMP05Intf_1:ff0_1\ * 
              \Temp_Sensor:bTMP05Intf_1:stop_reg\
            + \Temp_Sensor:bTMP05Intf_1:pwm_state_1\ * 
              \Temp_Sensor:bTMP05Intf_1:pwm_state_0\ * 
              !\Temp_Sensor:bTMP05Intf_1:ff0_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:capture_count_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:capture_count_0\ * 
              !\Temp_Sensor:bTMP05Intf_1:stop_reg\
        );
        Output = \Temp_Sensor:bTMP05Intf_1:stop_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\
    PORT MAP (
        clock => Net_266_digital ,
        cs_addr_1 => \Temp_Sensor:bTMP05Intf_1:pwm_state_1\ ,
        cs_addr_0 => \Temp_Sensor:bTMP05Intf_1:pwm_state_0\ ,
        f0_load => \Temp_Sensor:bTMP05Intf_1:load_fifos\ ,
        f1_load => \Temp_Sensor:bTMP05Intf_1:load_fifos\ ,
        f0_comb => \Temp_Sensor:bTMP05Intf_1:ff0_1\ ,
        f1_comb => \Temp_Sensor:bTMP05Intf_1:ff1_1\ ,
        chain_in => \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001010000001100000001000000100000010000001010100001010000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000011110000000000001001011100110000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\

statuscell: Name =\Temp_Sensor:TMP05_STS:sts:sts_reg\
    PORT MAP (
        clock => Net_266_digital ,
        status_1 => Net_461 ,
        status_0 => \Temp_Sensor:Net_140\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\Temp_Sensor:bTMP05Intf_1:load_fifos\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_264 * \Temp_Sensor:bTMP05Intf_1:pwm_state_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:pwm_state_0\ * 
              !\Temp_Sensor:bTMP05Intf_1:sensor_reg\
        );
        Output = \Temp_Sensor:bTMP05Intf_1:load_fifos\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Temp_Sensor:bTMP05Intf_1:pwm_state_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_266_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_264 * !\Temp_Sensor:bTMP05Intf_1:pwm_state_1\ * 
              \Temp_Sensor:bTMP05Intf_1:pwm_state_0\ * 
              !\Temp_Sensor:bTMP05Intf_1:ff0_1\ * 
              \Temp_Sensor:bTMP05Intf_1:sensor_reg\
            + \Temp_Sensor:bTMP05Intf_1:pwm_state_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:pwm_state_0\ * 
              !\Temp_Sensor:bTMP05Intf_1:ff0_1\
        );
        Output = \Temp_Sensor:bTMP05Intf_1:pwm_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Temp_Sensor:bTMP05Intf_1:pwm_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_266_digital) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !Net_264 * !\Temp_Sensor:bTMP05Intf_1:pwm_state_1\ * 
              \Temp_Sensor:bTMP05Intf_1:pwm_state_0\ * 
              \Temp_Sensor:bTMP05Intf_1:sensor_reg\
            + Net_264 * \Temp_Sensor:bTMP05Intf_1:pwm_state_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:pwm_state_0\ * 
              !\Temp_Sensor:bTMP05Intf_1:ff0_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:sensor_reg\
            + Net_265 * \Temp_Sensor:bTMP05Intf_1:control_7\ * 
              !\Temp_Sensor:bTMP05Intf_1:pwm_state_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:pwm_state_0\ * 
              !\Temp_Sensor:bTMP05Intf_1:ff0_1\
            + \Temp_Sensor:bTMP05Intf_1:pwm_state_1\ * 
              \Temp_Sensor:bTMP05Intf_1:pwm_state_0\ * 
              !\Temp_Sensor:bTMP05Intf_1:capture_count_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:capture_count_0\
            + \Temp_Sensor:bTMP05Intf_1:pwm_state_0\ * 
              \Temp_Sensor:bTMP05Intf_1:ff0_1\
        );
        Output = \Temp_Sensor:bTMP05Intf_1:pwm_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=8, #pterms=7
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Temp_Sensor:bTMP05Intf_1:capture_count_1\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_266_digital) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \Temp_Sensor:bTMP05Intf_1:control_7\ * 
              !\Temp_Sensor:bTMP05Intf_1:control_2\ * 
              !\Temp_Sensor:bTMP05Intf_1:pwm_state_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:pwm_state_0\ * 
              !\Temp_Sensor:bTMP05Intf_1:ff0_1\ * 
              \Temp_Sensor:bTMP05Intf_1:capture_count_1\
            + \Temp_Sensor:bTMP05Intf_1:control_7\ * 
              \Temp_Sensor:bTMP05Intf_1:control_2\ * 
              !\Temp_Sensor:bTMP05Intf_1:pwm_state_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:pwm_state_0\ * 
              !\Temp_Sensor:bTMP05Intf_1:ff0_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:capture_count_1\
            + \Temp_Sensor:bTMP05Intf_1:pwm_state_1\ * 
              \Temp_Sensor:bTMP05Intf_1:pwm_state_0\ * 
              !\Temp_Sensor:bTMP05Intf_1:ff0_1\ * 
              \Temp_Sensor:bTMP05Intf_1:capture_count_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:capture_count_0\
        );
        Output = \Temp_Sensor:bTMP05Intf_1:capture_count_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\Temp_Sensor:bTMP05Intf_1:capture_count_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_266_digital) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \Temp_Sensor:bTMP05Intf_1:control_7\ * 
              !\Temp_Sensor:bTMP05Intf_1:control_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:pwm_state_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:pwm_state_0\ * 
              !\Temp_Sensor:bTMP05Intf_1:ff0_1\ * 
              \Temp_Sensor:bTMP05Intf_1:capture_count_0\
            + \Temp_Sensor:bTMP05Intf_1:control_7\ * 
              \Temp_Sensor:bTMP05Intf_1:control_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:pwm_state_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:pwm_state_0\ * 
              !\Temp_Sensor:bTMP05Intf_1:ff0_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:capture_count_0\
            + \Temp_Sensor:bTMP05Intf_1:pwm_state_1\ * 
              \Temp_Sensor:bTMP05Intf_1:pwm_state_0\ * 
              !\Temp_Sensor:bTMP05Intf_1:ff0_1\ * 
              \Temp_Sensor:bTMP05Intf_1:capture_count_1\
            + \Temp_Sensor:bTMP05Intf_1:pwm_state_1\ * 
              \Temp_Sensor:bTMP05Intf_1:pwm_state_0\ * 
              !\Temp_Sensor:bTMP05Intf_1:ff0_1\ * 
              \Temp_Sensor:bTMP05Intf_1:capture_count_0\
        );
        Output = \Temp_Sensor:bTMP05Intf_1:capture_count_0\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u0\
    PORT MAP (
        clock => Net_266_digital ,
        cs_addr_1 => \Temp_Sensor:bTMP05Intf_1:pwm_state_1\ ,
        cs_addr_0 => \Temp_Sensor:bTMP05Intf_1:pwm_state_0\ ,
        f0_load => \Temp_Sensor:bTMP05Intf_1:load_fifos\ ,
        f1_load => \Temp_Sensor:bTMP05Intf_1:load_fifos\ ,
        chain_out => \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001010000001100000001000000100000010000001010100001010000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000000001001000000000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Temp_Sensor:bTMP05Intf_1:Tmp05Timer:u1\

controlcell: Name =\Temp_Sensor:bTMP05Intf_1:SyncCtrl:CtrlReg\
    PORT MAP (
        clock => Net_266_digital ,
        control_7 => \Temp_Sensor:bTMP05Intf_1:control_7\ ,
        control_6 => \Temp_Sensor:bTMP05Intf_1:control_6\ ,
        control_5 => \Temp_Sensor:bTMP05Intf_1:control_5\ ,
        control_4 => \Temp_Sensor:bTMP05Intf_1:control_4\ ,
        control_3 => \Temp_Sensor:bTMP05Intf_1:control_3\ ,
        control_2 => \Temp_Sensor:bTMP05Intf_1:control_2\ ,
        control_1 => \Temp_Sensor:bTMP05Intf_1:control_1\ ,
        control_0 => \Temp_Sensor:bTMP05Intf_1:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "10001111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=4, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_265, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_266_digital) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\Temp_Sensor:bTMP05Intf_1:start_pulse_1\ * 
              \Temp_Sensor:bTMP05Intf_1:start_pulse_2\
            + \Temp_Sensor:bTMP05Intf_1:start_pulse_1\ * 
              !\Temp_Sensor:bTMP05Intf_1:start_pulse_2\
        );
        Output = Net_265 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Temp_Sensor:bTMP05Intf_1:start_pulse_2\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_266_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Temp_Sensor:bTMP05Intf_1:start_pulse_1\
        );
        Output = \Temp_Sensor:bTMP05Intf_1:start_pulse_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Temp_Sensor:bTMP05Intf_1:start_pulse_1\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_266_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Temp_Sensor:bTMP05Intf_1:control_0\
        );
        Output = \Temp_Sensor:bTMP05Intf_1:start_pulse_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Temp_Sensor:bTMP05Intf_1:sensor_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_266_digital) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_264
        );
        Output = \Temp_Sensor:bTMP05Intf_1:sensor_reg\ (fanout=3)
        Properties               : 
        {
        }
}

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\Temp_Sensor:EOC_ISR\
        PORT MAP (
            interrupt => \Temp_Sensor:Net_140\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =Accel_ISR
        PORT MAP (
            interrupt => Net_32 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =\I2C:SCB_IRQ\
        PORT MAP (
            interrupt => Net_431 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(16)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => \ADC:Net_3112\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(2)] 
    drqcell: Name =DMA
        PORT MAP (
            dmareq => Net_749 ,
            termout => Net_467 );
        Properties:
        {
            priority = "11"
        }
Port 0 contains the following IO cells:
[IoId=6]: 
Pin : Name = Pin_RedLED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_RedLED(0)__PA ,
        pin_input => Net_129 ,
        annotation => Net_9 ,
        pad => Pin_RedLED(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SW2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW2(0)__PA ,
        annotation => Net_444 ,
        pad => SW2(0)_PAD );
    Properties:
    {
    }

Port 1 generates interrupt for logical port:
    logicalport: Name =Accel_Pin
        PORT MAP (
            in_clock_en => tmpOE__Pin_BlueLED_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__Pin_BlueLED_net_0 ,
            out_reset => zero ,
            interrupt => Net_32 );
        Properties:
        {
            drive_mode = "001"
            ibuf_enabled = "1"
            id = "7906e194-d1fa-4b78-a029-3cf49e1684b4"
            init_dr_st = "0"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "0"
            input_sync_mode = "0"
            intr_mode = "01"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=4]: 
Pin : Name = temp_raw(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => temp_raw(0)__PA ,
        fb => Net_264 ,
        pad => temp_raw(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = temp_conv(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => temp_conv(0)__PA ,
        pin_input => Net_265 ,
        pad => temp_conv(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Accel_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: RISING
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, PORT_INTERRUPT
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Accel_Pin(0)__PA ,
        pad => Accel_Pin(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=6]: 
Pin : Name = Pin_GreenLED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_GreenLED(0)__PA ,
        pin_input => Net_128 ,
        annotation => Net_130 ,
        pad => Pin_GreenLED(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \I2C:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C:scl(0)\__PA ,
        fb => Net_573 ,
        pad => \I2C:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \I2C:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \I2C:sda(0)\__PA ,
        fb => Net_574 ,
        pad => \I2C:sda(0)_PAD\ );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin_OA_NonInverting(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_OA_NonInverting(0)__PA ,
        analog_term => Net_593 ,
        annotation => Net_753 ,
        pad => Pin_OA_NonInverting(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin_OA_Inverting(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_OA_Inverting(0)__PA ,
        analog_term => Net_761 ,
        annotation => Net_756 ,
        pad => Pin_OA_Inverting(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_OA_Output(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_OA_Output(0)__PA ,
        analog_term => Net_760 ,
        annotation => Net_751 ,
        pad => Pin_OA_Output(0)_PAD );
    Properties:
    {
    }

Port 6 contains the following IO cells:
[IoId=5]: 
Pin : Name = Pin_BlueLED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_BlueLED(0)__PA ,
        pin_input => Net_127 ,
        annotation => Net_131 ,
        pad => Pin_BlueLED(0)_PAD );
    Properties:
    {
    }

Port 7 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 ,
            ff_div_11 => Net_1989_ff11 ,
            ff_div_12 => Net_1989_ff12 ,
            ff_div_13 => Net_1989_ff13 ,
            ff_div_2 => \I2C:Net_847_ff2\ ,
            ff_div_10 => \ADC:Net_1845_ff10\ ,
            udb_div_0 => dclk_to_genclk );
        Properties:
        {
        }
LCD group 0: empty
PICU group 0: empty
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,0): 
    m0s8scbcell: Name =\I2C:SCB\
        PORT MAP (
            clock => \I2C:Net_847_ff2\ ,
            interrupt => Net_431 ,
            uart_tx => \I2C:tx_wire\ ,
            uart_rts => \I2C:rts_wire\ ,
            mosi_m => \I2C:mosi_m_wire\ ,
            select_m_3 => \I2C:select_m_wire_3\ ,
            select_m_2 => \I2C:select_m_wire_2\ ,
            select_m_1 => \I2C:select_m_wire_1\ ,
            select_m_0 => \I2C:select_m_wire_0\ ,
            sclk_m => \I2C:sclk_m_wire\ ,
            miso_s => \I2C:miso_s_wire\ ,
            i2c_scl => Net_573 ,
            i2c_sda => Net_574 ,
            tr_tx_req => Net_559 ,
            tr_rx_req => Net_558 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
CSD group 0: empty
CSIDAC8 group 0: empty
CSIDAC7 group 0: empty
TCPWM group 0: 
    Tcpwm Block @ F(TCPWM,0): 
    m0s8tcpwmcell: Name =\PWM_Green:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_1989_ff12 ,
            capture => zero ,
            count => tmpOE__Pin_BlueLED_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_408 ,
            tr_overflow => Net_407 ,
            tr_compare_match => Net_409 ,
            line => Net_410 ,
            line_compl => Net_128 ,
            interrupt => Net_406 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,1): 
    m0s8tcpwmcell: Name =\PWM_Red:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_1989_ff13 ,
            capture => zero ,
            count => tmpOE__Pin_BlueLED_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_398 ,
            tr_overflow => Net_397 ,
            tr_compare_match => Net_399 ,
            line => Net_400 ,
            line_compl => Net_129 ,
            interrupt => Net_396 );
        Properties:
        {
            cy_registers = ""
        }
    Tcpwm Block @ F(TCPWM,6): 
    m0s8tcpwmcell: Name =\PWM_Blue:cy_m0s8_tcpwm_1\
        PORT MAP (
            clock => Net_1989_ff11 ,
            capture => zero ,
            count => tmpOE__Pin_BlueLED_net_0 ,
            reload => zero ,
            stop => zero ,
            start => zero ,
            tr_underflow => Net_418 ,
            tr_overflow => Net_417 ,
            tr_compare_match => Net_419 ,
            line => Net_420 ,
            line_compl => Net_127 ,
            interrupt => Net_416 );
        Properties:
        {
            cy_registers = ""
        }
OA group 0: 
    Comparator/Opamp @ F(OA,2): 
    p4abufcell: Name =\Opamp:cy_psoc4_abuf\
        PORT MAP (
            vplus => Net_593 ,
            vminus => Net_761 ,
            vout1 => \Opamp:Net_18\ ,
            vout10 => Net_760 ,
            ctb_dsi_comp => \Opamp:Net_12\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_available = 0
            has_resistor = 0
            needs_dsab = 0
        }
TEMP group 0: empty
SARADC group 0: 
    SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\ADC:cy_psoc4_sar\
        PORT MAP (
            vplus => Net_761 ,
            vminus => Net_760 ,
            vref => \ADC:Net_3113\ ,
            ext_vref => \ADC:Net_3225\ ,
            clock => \ADC:Net_1845_ff10\ ,
            sample_done => Net_553 ,
            chan_id_valid => \ADC:Net_3108\ ,
            chan_id_3 => \ADC:Net_3109_3\ ,
            chan_id_2 => \ADC:Net_3109_2\ ,
            chan_id_1 => \ADC:Net_3109_1\ ,
            chan_id_0 => \ADC:Net_3109_0\ ,
            data_valid => \ADC:Net_3110\ ,
            data_11 => \ADC:Net_3111_11\ ,
            data_10 => \ADC:Net_3111_10\ ,
            data_9 => \ADC:Net_3111_9\ ,
            data_8 => \ADC:Net_3111_8\ ,
            data_7 => \ADC:Net_3111_7\ ,
            data_6 => \ADC:Net_3111_6\ ,
            data_5 => \ADC:Net_3111_5\ ,
            data_4 => \ADC:Net_3111_4\ ,
            data_3 => \ADC:Net_3111_3\ ,
            data_2 => \ADC:Net_3111_2\ ,
            data_1 => \ADC:Net_3111_1\ ,
            data_0 => \ADC:Net_3111_0\ ,
            tr_sar_out => Net_749 ,
            irq => \ADC:Net_3112\ );
        Properties:
        {
            cy_registers = ""
        }
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
            gen_clk_out_0 => Net_266_digital ,
            gen_clk_in_0 => dclk_to_genclk );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: empty
EXCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                        | 
Port | Pin | Fixed |      Type |       Drive Mode |                   Name | Connections
-----+-----+-------+-----------+------------------+------------------------+----------------
   0 |   6 |     * |      NONE |         CMOS_OUT |          Pin_RedLED(0) | In(Net_129)
     |   7 |     * |      NONE |      RES_PULL_UP |                 SW2(0) | 
-----+-----+-------+-----------+------------------+------------------------+----------------
   1 |   4 |     * |      NONE |     HI_Z_DIGITAL |            temp_raw(0) | FB(Net_264)
     |   5 |     * |      NONE |         CMOS_OUT |           temp_conv(0) | In(Net_265)
     |   6 |     * |    RISING |     HI_Z_DIGITAL |           Accel_Pin(0) | 
-----+-----+-------+-----------+------------------+------------------------+----------------
   2 |   6 |     * |      NONE |         CMOS_OUT |        Pin_GreenLED(0) | In(Net_128)
-----+-----+-------+-----------+------------------+------------------------+----------------
   4 |   0 |     * |      NONE |    OPEN_DRAIN_LO |           \I2C:scl(0)\ | FB(Net_573)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |           \I2C:sda(0)\ | FB(Net_574)
-----+-----+-------+-----------+------------------+------------------------+----------------
   5 |   0 |     * |      NONE |      HI_Z_ANALOG | Pin_OA_NonInverting(0) | Analog(Net_593)
     |   1 |     * |      NONE |      HI_Z_ANALOG |    Pin_OA_Inverting(0) | Analog(Net_761)
     |   2 |     * |      NONE |      HI_Z_ANALOG |       Pin_OA_Output(0) | Analog(Net_760)
-----+-----+-------+-----------+------------------+------------------------+----------------
   6 |   5 |     * |      NONE |         CMOS_OUT |         Pin_BlueLED(0) | In(Net_127)
--------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.049ms
Digital Placement phase: Elapsed time ==> 1s.136ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc4/4/route_arch-rrg.cydata" --vh2-path "OS3_r.vh2" --pcf-path "OS3.pco" --des-name "OS3" --dsf-path "OS3.dsf" --sdc-path "OS3.sdc" --lib-path "OS3_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.477ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.374ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.038ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in OS3_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.540ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.310ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.689ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.690ms
API generation phase: Elapsed time ==> 3s.117ms
Dependency generation phase: Elapsed time ==> 0s.030ms
Cleanup phase: Elapsed time ==> 0s.002ms
