
BLDC-Driver-f446.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .backup_flash 00004000  08004000  08004000  00014000  2**0
                  ALLOC
  2 .text         0000af60  08008000  08008000  00018000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00013ba0  08012f60  08012f60  00022f60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  08026b00  08026b00  00040078  2**0
                  CONTENTS
  5 .ARM          00000008  08026b00  08026b00  00036b00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  08026b08  08026b08  00040078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  08026b08  08026b08  00036b08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  08026b0c  08026b0c  00036b0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         00000078  20000000  08026b10  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00004664  20000078  08026b88  00040078  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200046dc  08026b88  000446dc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00040078  2**0
                  CONTENTS, READONLY
 13 .debug_info   000218be  00000000  00000000  000400a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_abbrev 000046b6  00000000  00000000  00061966  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 000015c0  00000000  00000000  00066020  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00001370  00000000  00000000  000675e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  00026e27  00000000  00000000  00068950  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   00015a2f  00000000  00000000  0008f777  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    000dab4e  00000000  00000000  000a51a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  0017fcf4  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000060b4  00000000  00000000  0017fd70  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08008000 <__do_global_dtors_aux>:
 8008000:	b510      	push	{r4, lr}
 8008002:	4c05      	ldr	r4, [pc, #20]	; (8008018 <__do_global_dtors_aux+0x18>)
 8008004:	7823      	ldrb	r3, [r4, #0]
 8008006:	b933      	cbnz	r3, 8008016 <__do_global_dtors_aux+0x16>
 8008008:	4b04      	ldr	r3, [pc, #16]	; (800801c <__do_global_dtors_aux+0x1c>)
 800800a:	b113      	cbz	r3, 8008012 <__do_global_dtors_aux+0x12>
 800800c:	4804      	ldr	r0, [pc, #16]	; (8008020 <__do_global_dtors_aux+0x20>)
 800800e:	f3af 8000 	nop.w
 8008012:	2301      	movs	r3, #1
 8008014:	7023      	strb	r3, [r4, #0]
 8008016:	bd10      	pop	{r4, pc}
 8008018:	20000078 	.word	0x20000078
 800801c:	00000000 	.word	0x00000000
 8008020:	08012f48 	.word	0x08012f48

08008024 <frame_dummy>:
 8008024:	b508      	push	{r3, lr}
 8008026:	4b03      	ldr	r3, [pc, #12]	; (8008034 <frame_dummy+0x10>)
 8008028:	b11b      	cbz	r3, 8008032 <frame_dummy+0xe>
 800802a:	4903      	ldr	r1, [pc, #12]	; (8008038 <frame_dummy+0x14>)
 800802c:	4803      	ldr	r0, [pc, #12]	; (800803c <frame_dummy+0x18>)
 800802e:	f3af 8000 	nop.w
 8008032:	bd08      	pop	{r3, pc}
 8008034:	00000000 	.word	0x00000000
 8008038:	2000007c 	.word	0x2000007c
 800803c:	08012f48 	.word	0x08012f48

08008040 <memchr>:
 8008040:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8008044:	2a10      	cmp	r2, #16
 8008046:	db2b      	blt.n	80080a0 <memchr+0x60>
 8008048:	f010 0f07 	tst.w	r0, #7
 800804c:	d008      	beq.n	8008060 <memchr+0x20>
 800804e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008052:	3a01      	subs	r2, #1
 8008054:	428b      	cmp	r3, r1
 8008056:	d02d      	beq.n	80080b4 <memchr+0x74>
 8008058:	f010 0f07 	tst.w	r0, #7
 800805c:	b342      	cbz	r2, 80080b0 <memchr+0x70>
 800805e:	d1f6      	bne.n	800804e <memchr+0xe>
 8008060:	b4f0      	push	{r4, r5, r6, r7}
 8008062:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8008066:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800806a:	f022 0407 	bic.w	r4, r2, #7
 800806e:	f07f 0700 	mvns.w	r7, #0
 8008072:	2300      	movs	r3, #0
 8008074:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8008078:	3c08      	subs	r4, #8
 800807a:	ea85 0501 	eor.w	r5, r5, r1
 800807e:	ea86 0601 	eor.w	r6, r6, r1
 8008082:	fa85 f547 	uadd8	r5, r5, r7
 8008086:	faa3 f587 	sel	r5, r3, r7
 800808a:	fa86 f647 	uadd8	r6, r6, r7
 800808e:	faa5 f687 	sel	r6, r5, r7
 8008092:	b98e      	cbnz	r6, 80080b8 <memchr+0x78>
 8008094:	d1ee      	bne.n	8008074 <memchr+0x34>
 8008096:	bcf0      	pop	{r4, r5, r6, r7}
 8008098:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800809c:	f002 0207 	and.w	r2, r2, #7
 80080a0:	b132      	cbz	r2, 80080b0 <memchr+0x70>
 80080a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80080a6:	3a01      	subs	r2, #1
 80080a8:	ea83 0301 	eor.w	r3, r3, r1
 80080ac:	b113      	cbz	r3, 80080b4 <memchr+0x74>
 80080ae:	d1f8      	bne.n	80080a2 <memchr+0x62>
 80080b0:	2000      	movs	r0, #0
 80080b2:	4770      	bx	lr
 80080b4:	3801      	subs	r0, #1
 80080b6:	4770      	bx	lr
 80080b8:	2d00      	cmp	r5, #0
 80080ba:	bf06      	itte	eq
 80080bc:	4635      	moveq	r5, r6
 80080be:	3803      	subeq	r0, #3
 80080c0:	3807      	subne	r0, #7
 80080c2:	f015 0f01 	tst.w	r5, #1
 80080c6:	d107      	bne.n	80080d8 <memchr+0x98>
 80080c8:	3001      	adds	r0, #1
 80080ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80080ce:	bf02      	ittt	eq
 80080d0:	3001      	addeq	r0, #1
 80080d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80080d6:	3001      	addeq	r0, #1
 80080d8:	bcf0      	pop	{r4, r5, r6, r7}
 80080da:	3801      	subs	r0, #1
 80080dc:	4770      	bx	lr
 80080de:	bf00      	nop

080080e0 <__aeabi_drsub>:
 80080e0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80080e4:	e002      	b.n	80080ec <__adddf3>
 80080e6:	bf00      	nop

080080e8 <__aeabi_dsub>:
 80080e8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080080ec <__adddf3>:
 80080ec:	b530      	push	{r4, r5, lr}
 80080ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80080f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80080f6:	ea94 0f05 	teq	r4, r5
 80080fa:	bf08      	it	eq
 80080fc:	ea90 0f02 	teqeq	r0, r2
 8008100:	bf1f      	itttt	ne
 8008102:	ea54 0c00 	orrsne.w	ip, r4, r0
 8008106:	ea55 0c02 	orrsne.w	ip, r5, r2
 800810a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800810e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8008112:	f000 80e2 	beq.w	80082da <__adddf3+0x1ee>
 8008116:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800811a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800811e:	bfb8      	it	lt
 8008120:	426d      	neglt	r5, r5
 8008122:	dd0c      	ble.n	800813e <__adddf3+0x52>
 8008124:	442c      	add	r4, r5
 8008126:	ea80 0202 	eor.w	r2, r0, r2
 800812a:	ea81 0303 	eor.w	r3, r1, r3
 800812e:	ea82 0000 	eor.w	r0, r2, r0
 8008132:	ea83 0101 	eor.w	r1, r3, r1
 8008136:	ea80 0202 	eor.w	r2, r0, r2
 800813a:	ea81 0303 	eor.w	r3, r1, r3
 800813e:	2d36      	cmp	r5, #54	; 0x36
 8008140:	bf88      	it	hi
 8008142:	bd30      	pophi	{r4, r5, pc}
 8008144:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8008148:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800814c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8008150:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8008154:	d002      	beq.n	800815c <__adddf3+0x70>
 8008156:	4240      	negs	r0, r0
 8008158:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800815c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8008160:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8008164:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8008168:	d002      	beq.n	8008170 <__adddf3+0x84>
 800816a:	4252      	negs	r2, r2
 800816c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8008170:	ea94 0f05 	teq	r4, r5
 8008174:	f000 80a7 	beq.w	80082c6 <__adddf3+0x1da>
 8008178:	f1a4 0401 	sub.w	r4, r4, #1
 800817c:	f1d5 0e20 	rsbs	lr, r5, #32
 8008180:	db0d      	blt.n	800819e <__adddf3+0xb2>
 8008182:	fa02 fc0e 	lsl.w	ip, r2, lr
 8008186:	fa22 f205 	lsr.w	r2, r2, r5
 800818a:	1880      	adds	r0, r0, r2
 800818c:	f141 0100 	adc.w	r1, r1, #0
 8008190:	fa03 f20e 	lsl.w	r2, r3, lr
 8008194:	1880      	adds	r0, r0, r2
 8008196:	fa43 f305 	asr.w	r3, r3, r5
 800819a:	4159      	adcs	r1, r3
 800819c:	e00e      	b.n	80081bc <__adddf3+0xd0>
 800819e:	f1a5 0520 	sub.w	r5, r5, #32
 80081a2:	f10e 0e20 	add.w	lr, lr, #32
 80081a6:	2a01      	cmp	r2, #1
 80081a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80081ac:	bf28      	it	cs
 80081ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 80081b2:	fa43 f305 	asr.w	r3, r3, r5
 80081b6:	18c0      	adds	r0, r0, r3
 80081b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80081bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80081c0:	d507      	bpl.n	80081d2 <__adddf3+0xe6>
 80081c2:	f04f 0e00 	mov.w	lr, #0
 80081c6:	f1dc 0c00 	rsbs	ip, ip, #0
 80081ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 80081ce:	eb6e 0101 	sbc.w	r1, lr, r1
 80081d2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80081d6:	d31b      	bcc.n	8008210 <__adddf3+0x124>
 80081d8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80081dc:	d30c      	bcc.n	80081f8 <__adddf3+0x10c>
 80081de:	0849      	lsrs	r1, r1, #1
 80081e0:	ea5f 0030 	movs.w	r0, r0, rrx
 80081e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80081e8:	f104 0401 	add.w	r4, r4, #1
 80081ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80081f0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80081f4:	f080 809a 	bcs.w	800832c <__adddf3+0x240>
 80081f8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80081fc:	bf08      	it	eq
 80081fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8008202:	f150 0000 	adcs.w	r0, r0, #0
 8008206:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800820a:	ea41 0105 	orr.w	r1, r1, r5
 800820e:	bd30      	pop	{r4, r5, pc}
 8008210:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8008214:	4140      	adcs	r0, r0
 8008216:	eb41 0101 	adc.w	r1, r1, r1
 800821a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800821e:	f1a4 0401 	sub.w	r4, r4, #1
 8008222:	d1e9      	bne.n	80081f8 <__adddf3+0x10c>
 8008224:	f091 0f00 	teq	r1, #0
 8008228:	bf04      	itt	eq
 800822a:	4601      	moveq	r1, r0
 800822c:	2000      	moveq	r0, #0
 800822e:	fab1 f381 	clz	r3, r1
 8008232:	bf08      	it	eq
 8008234:	3320      	addeq	r3, #32
 8008236:	f1a3 030b 	sub.w	r3, r3, #11
 800823a:	f1b3 0220 	subs.w	r2, r3, #32
 800823e:	da0c      	bge.n	800825a <__adddf3+0x16e>
 8008240:	320c      	adds	r2, #12
 8008242:	dd08      	ble.n	8008256 <__adddf3+0x16a>
 8008244:	f102 0c14 	add.w	ip, r2, #20
 8008248:	f1c2 020c 	rsb	r2, r2, #12
 800824c:	fa01 f00c 	lsl.w	r0, r1, ip
 8008250:	fa21 f102 	lsr.w	r1, r1, r2
 8008254:	e00c      	b.n	8008270 <__adddf3+0x184>
 8008256:	f102 0214 	add.w	r2, r2, #20
 800825a:	bfd8      	it	le
 800825c:	f1c2 0c20 	rsble	ip, r2, #32
 8008260:	fa01 f102 	lsl.w	r1, r1, r2
 8008264:	fa20 fc0c 	lsr.w	ip, r0, ip
 8008268:	bfdc      	itt	le
 800826a:	ea41 010c 	orrle.w	r1, r1, ip
 800826e:	4090      	lslle	r0, r2
 8008270:	1ae4      	subs	r4, r4, r3
 8008272:	bfa2      	ittt	ge
 8008274:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8008278:	4329      	orrge	r1, r5
 800827a:	bd30      	popge	{r4, r5, pc}
 800827c:	ea6f 0404 	mvn.w	r4, r4
 8008280:	3c1f      	subs	r4, #31
 8008282:	da1c      	bge.n	80082be <__adddf3+0x1d2>
 8008284:	340c      	adds	r4, #12
 8008286:	dc0e      	bgt.n	80082a6 <__adddf3+0x1ba>
 8008288:	f104 0414 	add.w	r4, r4, #20
 800828c:	f1c4 0220 	rsb	r2, r4, #32
 8008290:	fa20 f004 	lsr.w	r0, r0, r4
 8008294:	fa01 f302 	lsl.w	r3, r1, r2
 8008298:	ea40 0003 	orr.w	r0, r0, r3
 800829c:	fa21 f304 	lsr.w	r3, r1, r4
 80082a0:	ea45 0103 	orr.w	r1, r5, r3
 80082a4:	bd30      	pop	{r4, r5, pc}
 80082a6:	f1c4 040c 	rsb	r4, r4, #12
 80082aa:	f1c4 0220 	rsb	r2, r4, #32
 80082ae:	fa20 f002 	lsr.w	r0, r0, r2
 80082b2:	fa01 f304 	lsl.w	r3, r1, r4
 80082b6:	ea40 0003 	orr.w	r0, r0, r3
 80082ba:	4629      	mov	r1, r5
 80082bc:	bd30      	pop	{r4, r5, pc}
 80082be:	fa21 f004 	lsr.w	r0, r1, r4
 80082c2:	4629      	mov	r1, r5
 80082c4:	bd30      	pop	{r4, r5, pc}
 80082c6:	f094 0f00 	teq	r4, #0
 80082ca:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80082ce:	bf06      	itte	eq
 80082d0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80082d4:	3401      	addeq	r4, #1
 80082d6:	3d01      	subne	r5, #1
 80082d8:	e74e      	b.n	8008178 <__adddf3+0x8c>
 80082da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80082de:	bf18      	it	ne
 80082e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80082e4:	d029      	beq.n	800833a <__adddf3+0x24e>
 80082e6:	ea94 0f05 	teq	r4, r5
 80082ea:	bf08      	it	eq
 80082ec:	ea90 0f02 	teqeq	r0, r2
 80082f0:	d005      	beq.n	80082fe <__adddf3+0x212>
 80082f2:	ea54 0c00 	orrs.w	ip, r4, r0
 80082f6:	bf04      	itt	eq
 80082f8:	4619      	moveq	r1, r3
 80082fa:	4610      	moveq	r0, r2
 80082fc:	bd30      	pop	{r4, r5, pc}
 80082fe:	ea91 0f03 	teq	r1, r3
 8008302:	bf1e      	ittt	ne
 8008304:	2100      	movne	r1, #0
 8008306:	2000      	movne	r0, #0
 8008308:	bd30      	popne	{r4, r5, pc}
 800830a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800830e:	d105      	bne.n	800831c <__adddf3+0x230>
 8008310:	0040      	lsls	r0, r0, #1
 8008312:	4149      	adcs	r1, r1
 8008314:	bf28      	it	cs
 8008316:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800831a:	bd30      	pop	{r4, r5, pc}
 800831c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8008320:	bf3c      	itt	cc
 8008322:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8008326:	bd30      	popcc	{r4, r5, pc}
 8008328:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800832c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8008330:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8008334:	f04f 0000 	mov.w	r0, #0
 8008338:	bd30      	pop	{r4, r5, pc}
 800833a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800833e:	bf1a      	itte	ne
 8008340:	4619      	movne	r1, r3
 8008342:	4610      	movne	r0, r2
 8008344:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8008348:	bf1c      	itt	ne
 800834a:	460b      	movne	r3, r1
 800834c:	4602      	movne	r2, r0
 800834e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008352:	bf06      	itte	eq
 8008354:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8008358:	ea91 0f03 	teqeq	r1, r3
 800835c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8008360:	bd30      	pop	{r4, r5, pc}
 8008362:	bf00      	nop

08008364 <__aeabi_ui2d>:
 8008364:	f090 0f00 	teq	r0, #0
 8008368:	bf04      	itt	eq
 800836a:	2100      	moveq	r1, #0
 800836c:	4770      	bxeq	lr
 800836e:	b530      	push	{r4, r5, lr}
 8008370:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008374:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8008378:	f04f 0500 	mov.w	r5, #0
 800837c:	f04f 0100 	mov.w	r1, #0
 8008380:	e750      	b.n	8008224 <__adddf3+0x138>
 8008382:	bf00      	nop

08008384 <__aeabi_i2d>:
 8008384:	f090 0f00 	teq	r0, #0
 8008388:	bf04      	itt	eq
 800838a:	2100      	moveq	r1, #0
 800838c:	4770      	bxeq	lr
 800838e:	b530      	push	{r4, r5, lr}
 8008390:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008394:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8008398:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800839c:	bf48      	it	mi
 800839e:	4240      	negmi	r0, r0
 80083a0:	f04f 0100 	mov.w	r1, #0
 80083a4:	e73e      	b.n	8008224 <__adddf3+0x138>
 80083a6:	bf00      	nop

080083a8 <__aeabi_f2d>:
 80083a8:	0042      	lsls	r2, r0, #1
 80083aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80083ae:	ea4f 0131 	mov.w	r1, r1, rrx
 80083b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80083b6:	bf1f      	itttt	ne
 80083b8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80083bc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80083c0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80083c4:	4770      	bxne	lr
 80083c6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80083ca:	bf08      	it	eq
 80083cc:	4770      	bxeq	lr
 80083ce:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80083d2:	bf04      	itt	eq
 80083d4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80083d8:	4770      	bxeq	lr
 80083da:	b530      	push	{r4, r5, lr}
 80083dc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80083e0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80083e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80083e8:	e71c      	b.n	8008224 <__adddf3+0x138>
 80083ea:	bf00      	nop

080083ec <__aeabi_ul2d>:
 80083ec:	ea50 0201 	orrs.w	r2, r0, r1
 80083f0:	bf08      	it	eq
 80083f2:	4770      	bxeq	lr
 80083f4:	b530      	push	{r4, r5, lr}
 80083f6:	f04f 0500 	mov.w	r5, #0
 80083fa:	e00a      	b.n	8008412 <__aeabi_l2d+0x16>

080083fc <__aeabi_l2d>:
 80083fc:	ea50 0201 	orrs.w	r2, r0, r1
 8008400:	bf08      	it	eq
 8008402:	4770      	bxeq	lr
 8008404:	b530      	push	{r4, r5, lr}
 8008406:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800840a:	d502      	bpl.n	8008412 <__aeabi_l2d+0x16>
 800840c:	4240      	negs	r0, r0
 800840e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8008412:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8008416:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800841a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800841e:	f43f aed8 	beq.w	80081d2 <__adddf3+0xe6>
 8008422:	f04f 0203 	mov.w	r2, #3
 8008426:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800842a:	bf18      	it	ne
 800842c:	3203      	addne	r2, #3
 800842e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8008432:	bf18      	it	ne
 8008434:	3203      	addne	r2, #3
 8008436:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800843a:	f1c2 0320 	rsb	r3, r2, #32
 800843e:	fa00 fc03 	lsl.w	ip, r0, r3
 8008442:	fa20 f002 	lsr.w	r0, r0, r2
 8008446:	fa01 fe03 	lsl.w	lr, r1, r3
 800844a:	ea40 000e 	orr.w	r0, r0, lr
 800844e:	fa21 f102 	lsr.w	r1, r1, r2
 8008452:	4414      	add	r4, r2
 8008454:	e6bd      	b.n	80081d2 <__adddf3+0xe6>
 8008456:	bf00      	nop

08008458 <__aeabi_dmul>:
 8008458:	b570      	push	{r4, r5, r6, lr}
 800845a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800845e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8008462:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8008466:	bf1d      	ittte	ne
 8008468:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800846c:	ea94 0f0c 	teqne	r4, ip
 8008470:	ea95 0f0c 	teqne	r5, ip
 8008474:	f000 f8de 	bleq	8008634 <__aeabi_dmul+0x1dc>
 8008478:	442c      	add	r4, r5
 800847a:	ea81 0603 	eor.w	r6, r1, r3
 800847e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8008482:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8008486:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800848a:	bf18      	it	ne
 800848c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8008490:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008494:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008498:	d038      	beq.n	800850c <__aeabi_dmul+0xb4>
 800849a:	fba0 ce02 	umull	ip, lr, r0, r2
 800849e:	f04f 0500 	mov.w	r5, #0
 80084a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80084a6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80084aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80084ae:	f04f 0600 	mov.w	r6, #0
 80084b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80084b6:	f09c 0f00 	teq	ip, #0
 80084ba:	bf18      	it	ne
 80084bc:	f04e 0e01 	orrne.w	lr, lr, #1
 80084c0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80084c4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80084c8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80084cc:	d204      	bcs.n	80084d8 <__aeabi_dmul+0x80>
 80084ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80084d2:	416d      	adcs	r5, r5
 80084d4:	eb46 0606 	adc.w	r6, r6, r6
 80084d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80084dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80084e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80084e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80084e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80084ec:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80084f0:	bf88      	it	hi
 80084f2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80084f6:	d81e      	bhi.n	8008536 <__aeabi_dmul+0xde>
 80084f8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80084fc:	bf08      	it	eq
 80084fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8008502:	f150 0000 	adcs.w	r0, r0, #0
 8008506:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800850a:	bd70      	pop	{r4, r5, r6, pc}
 800850c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8008510:	ea46 0101 	orr.w	r1, r6, r1
 8008514:	ea40 0002 	orr.w	r0, r0, r2
 8008518:	ea81 0103 	eor.w	r1, r1, r3
 800851c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8008520:	bfc2      	ittt	gt
 8008522:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008526:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800852a:	bd70      	popgt	{r4, r5, r6, pc}
 800852c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8008530:	f04f 0e00 	mov.w	lr, #0
 8008534:	3c01      	subs	r4, #1
 8008536:	f300 80ab 	bgt.w	8008690 <__aeabi_dmul+0x238>
 800853a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800853e:	bfde      	ittt	le
 8008540:	2000      	movle	r0, #0
 8008542:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8008546:	bd70      	pople	{r4, r5, r6, pc}
 8008548:	f1c4 0400 	rsb	r4, r4, #0
 800854c:	3c20      	subs	r4, #32
 800854e:	da35      	bge.n	80085bc <__aeabi_dmul+0x164>
 8008550:	340c      	adds	r4, #12
 8008552:	dc1b      	bgt.n	800858c <__aeabi_dmul+0x134>
 8008554:	f104 0414 	add.w	r4, r4, #20
 8008558:	f1c4 0520 	rsb	r5, r4, #32
 800855c:	fa00 f305 	lsl.w	r3, r0, r5
 8008560:	fa20 f004 	lsr.w	r0, r0, r4
 8008564:	fa01 f205 	lsl.w	r2, r1, r5
 8008568:	ea40 0002 	orr.w	r0, r0, r2
 800856c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8008570:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8008574:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8008578:	fa21 f604 	lsr.w	r6, r1, r4
 800857c:	eb42 0106 	adc.w	r1, r2, r6
 8008580:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8008584:	bf08      	it	eq
 8008586:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800858a:	bd70      	pop	{r4, r5, r6, pc}
 800858c:	f1c4 040c 	rsb	r4, r4, #12
 8008590:	f1c4 0520 	rsb	r5, r4, #32
 8008594:	fa00 f304 	lsl.w	r3, r0, r4
 8008598:	fa20 f005 	lsr.w	r0, r0, r5
 800859c:	fa01 f204 	lsl.w	r2, r1, r4
 80085a0:	ea40 0002 	orr.w	r0, r0, r2
 80085a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80085a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80085ac:	f141 0100 	adc.w	r1, r1, #0
 80085b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085b4:	bf08      	it	eq
 80085b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80085ba:	bd70      	pop	{r4, r5, r6, pc}
 80085bc:	f1c4 0520 	rsb	r5, r4, #32
 80085c0:	fa00 f205 	lsl.w	r2, r0, r5
 80085c4:	ea4e 0e02 	orr.w	lr, lr, r2
 80085c8:	fa20 f304 	lsr.w	r3, r0, r4
 80085cc:	fa01 f205 	lsl.w	r2, r1, r5
 80085d0:	ea43 0302 	orr.w	r3, r3, r2
 80085d4:	fa21 f004 	lsr.w	r0, r1, r4
 80085d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80085dc:	fa21 f204 	lsr.w	r2, r1, r4
 80085e0:	ea20 0002 	bic.w	r0, r0, r2
 80085e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80085e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80085ec:	bf08      	it	eq
 80085ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80085f2:	bd70      	pop	{r4, r5, r6, pc}
 80085f4:	f094 0f00 	teq	r4, #0
 80085f8:	d10f      	bne.n	800861a <__aeabi_dmul+0x1c2>
 80085fa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80085fe:	0040      	lsls	r0, r0, #1
 8008600:	eb41 0101 	adc.w	r1, r1, r1
 8008604:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8008608:	bf08      	it	eq
 800860a:	3c01      	subeq	r4, #1
 800860c:	d0f7      	beq.n	80085fe <__aeabi_dmul+0x1a6>
 800860e:	ea41 0106 	orr.w	r1, r1, r6
 8008612:	f095 0f00 	teq	r5, #0
 8008616:	bf18      	it	ne
 8008618:	4770      	bxne	lr
 800861a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800861e:	0052      	lsls	r2, r2, #1
 8008620:	eb43 0303 	adc.w	r3, r3, r3
 8008624:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8008628:	bf08      	it	eq
 800862a:	3d01      	subeq	r5, #1
 800862c:	d0f7      	beq.n	800861e <__aeabi_dmul+0x1c6>
 800862e:	ea43 0306 	orr.w	r3, r3, r6
 8008632:	4770      	bx	lr
 8008634:	ea94 0f0c 	teq	r4, ip
 8008638:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800863c:	bf18      	it	ne
 800863e:	ea95 0f0c 	teqne	r5, ip
 8008642:	d00c      	beq.n	800865e <__aeabi_dmul+0x206>
 8008644:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008648:	bf18      	it	ne
 800864a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800864e:	d1d1      	bne.n	80085f4 <__aeabi_dmul+0x19c>
 8008650:	ea81 0103 	eor.w	r1, r1, r3
 8008654:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8008658:	f04f 0000 	mov.w	r0, #0
 800865c:	bd70      	pop	{r4, r5, r6, pc}
 800865e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008662:	bf06      	itte	eq
 8008664:	4610      	moveq	r0, r2
 8008666:	4619      	moveq	r1, r3
 8008668:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800866c:	d019      	beq.n	80086a2 <__aeabi_dmul+0x24a>
 800866e:	ea94 0f0c 	teq	r4, ip
 8008672:	d102      	bne.n	800867a <__aeabi_dmul+0x222>
 8008674:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8008678:	d113      	bne.n	80086a2 <__aeabi_dmul+0x24a>
 800867a:	ea95 0f0c 	teq	r5, ip
 800867e:	d105      	bne.n	800868c <__aeabi_dmul+0x234>
 8008680:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8008684:	bf1c      	itt	ne
 8008686:	4610      	movne	r0, r2
 8008688:	4619      	movne	r1, r3
 800868a:	d10a      	bne.n	80086a2 <__aeabi_dmul+0x24a>
 800868c:	ea81 0103 	eor.w	r1, r1, r3
 8008690:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8008694:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8008698:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800869c:	f04f 0000 	mov.w	r0, #0
 80086a0:	bd70      	pop	{r4, r5, r6, pc}
 80086a2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80086a6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80086aa:	bd70      	pop	{r4, r5, r6, pc}

080086ac <__aeabi_ddiv>:
 80086ac:	b570      	push	{r4, r5, r6, lr}
 80086ae:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80086b2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80086b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80086ba:	bf1d      	ittte	ne
 80086bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80086c0:	ea94 0f0c 	teqne	r4, ip
 80086c4:	ea95 0f0c 	teqne	r5, ip
 80086c8:	f000 f8a7 	bleq	800881a <__aeabi_ddiv+0x16e>
 80086cc:	eba4 0405 	sub.w	r4, r4, r5
 80086d0:	ea81 0e03 	eor.w	lr, r1, r3
 80086d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80086d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80086dc:	f000 8088 	beq.w	80087f0 <__aeabi_ddiv+0x144>
 80086e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80086e4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80086e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80086ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80086f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80086f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80086f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80086fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8008700:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8008704:	429d      	cmp	r5, r3
 8008706:	bf08      	it	eq
 8008708:	4296      	cmpeq	r6, r2
 800870a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800870e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8008712:	d202      	bcs.n	800871a <__aeabi_ddiv+0x6e>
 8008714:	085b      	lsrs	r3, r3, #1
 8008716:	ea4f 0232 	mov.w	r2, r2, rrx
 800871a:	1ab6      	subs	r6, r6, r2
 800871c:	eb65 0503 	sbc.w	r5, r5, r3
 8008720:	085b      	lsrs	r3, r3, #1
 8008722:	ea4f 0232 	mov.w	r2, r2, rrx
 8008726:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800872a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800872e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008732:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008736:	bf22      	ittt	cs
 8008738:	1ab6      	subcs	r6, r6, r2
 800873a:	4675      	movcs	r5, lr
 800873c:	ea40 000c 	orrcs.w	r0, r0, ip
 8008740:	085b      	lsrs	r3, r3, #1
 8008742:	ea4f 0232 	mov.w	r2, r2, rrx
 8008746:	ebb6 0e02 	subs.w	lr, r6, r2
 800874a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800874e:	bf22      	ittt	cs
 8008750:	1ab6      	subcs	r6, r6, r2
 8008752:	4675      	movcs	r5, lr
 8008754:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8008758:	085b      	lsrs	r3, r3, #1
 800875a:	ea4f 0232 	mov.w	r2, r2, rrx
 800875e:	ebb6 0e02 	subs.w	lr, r6, r2
 8008762:	eb75 0e03 	sbcs.w	lr, r5, r3
 8008766:	bf22      	ittt	cs
 8008768:	1ab6      	subcs	r6, r6, r2
 800876a:	4675      	movcs	r5, lr
 800876c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8008770:	085b      	lsrs	r3, r3, #1
 8008772:	ea4f 0232 	mov.w	r2, r2, rrx
 8008776:	ebb6 0e02 	subs.w	lr, r6, r2
 800877a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800877e:	bf22      	ittt	cs
 8008780:	1ab6      	subcs	r6, r6, r2
 8008782:	4675      	movcs	r5, lr
 8008784:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8008788:	ea55 0e06 	orrs.w	lr, r5, r6
 800878c:	d018      	beq.n	80087c0 <__aeabi_ddiv+0x114>
 800878e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8008792:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8008796:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800879a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800879e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80087a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80087a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80087aa:	d1c0      	bne.n	800872e <__aeabi_ddiv+0x82>
 80087ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087b0:	d10b      	bne.n	80087ca <__aeabi_ddiv+0x11e>
 80087b2:	ea41 0100 	orr.w	r1, r1, r0
 80087b6:	f04f 0000 	mov.w	r0, #0
 80087ba:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80087be:	e7b6      	b.n	800872e <__aeabi_ddiv+0x82>
 80087c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80087c4:	bf04      	itt	eq
 80087c6:	4301      	orreq	r1, r0
 80087c8:	2000      	moveq	r0, #0
 80087ca:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80087ce:	bf88      	it	hi
 80087d0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80087d4:	f63f aeaf 	bhi.w	8008536 <__aeabi_dmul+0xde>
 80087d8:	ebb5 0c03 	subs.w	ip, r5, r3
 80087dc:	bf04      	itt	eq
 80087de:	ebb6 0c02 	subseq.w	ip, r6, r2
 80087e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80087e6:	f150 0000 	adcs.w	r0, r0, #0
 80087ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80087ee:	bd70      	pop	{r4, r5, r6, pc}
 80087f0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80087f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80087f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80087fc:	bfc2      	ittt	gt
 80087fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 8008802:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8008806:	bd70      	popgt	{r4, r5, r6, pc}
 8008808:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800880c:	f04f 0e00 	mov.w	lr, #0
 8008810:	3c01      	subs	r4, #1
 8008812:	e690      	b.n	8008536 <__aeabi_dmul+0xde>
 8008814:	ea45 0e06 	orr.w	lr, r5, r6
 8008818:	e68d      	b.n	8008536 <__aeabi_dmul+0xde>
 800881a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800881e:	ea94 0f0c 	teq	r4, ip
 8008822:	bf08      	it	eq
 8008824:	ea95 0f0c 	teqeq	r5, ip
 8008828:	f43f af3b 	beq.w	80086a2 <__aeabi_dmul+0x24a>
 800882c:	ea94 0f0c 	teq	r4, ip
 8008830:	d10a      	bne.n	8008848 <__aeabi_ddiv+0x19c>
 8008832:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8008836:	f47f af34 	bne.w	80086a2 <__aeabi_dmul+0x24a>
 800883a:	ea95 0f0c 	teq	r5, ip
 800883e:	f47f af25 	bne.w	800868c <__aeabi_dmul+0x234>
 8008842:	4610      	mov	r0, r2
 8008844:	4619      	mov	r1, r3
 8008846:	e72c      	b.n	80086a2 <__aeabi_dmul+0x24a>
 8008848:	ea95 0f0c 	teq	r5, ip
 800884c:	d106      	bne.n	800885c <__aeabi_ddiv+0x1b0>
 800884e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8008852:	f43f aefd 	beq.w	8008650 <__aeabi_dmul+0x1f8>
 8008856:	4610      	mov	r0, r2
 8008858:	4619      	mov	r1, r3
 800885a:	e722      	b.n	80086a2 <__aeabi_dmul+0x24a>
 800885c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8008860:	bf18      	it	ne
 8008862:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8008866:	f47f aec5 	bne.w	80085f4 <__aeabi_dmul+0x19c>
 800886a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800886e:	f47f af0d 	bne.w	800868c <__aeabi_dmul+0x234>
 8008872:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8008876:	f47f aeeb 	bne.w	8008650 <__aeabi_dmul+0x1f8>
 800887a:	e712      	b.n	80086a2 <__aeabi_dmul+0x24a>

0800887c <__gedf2>:
 800887c:	f04f 3cff 	mov.w	ip, #4294967295
 8008880:	e006      	b.n	8008890 <__cmpdf2+0x4>
 8008882:	bf00      	nop

08008884 <__ledf2>:
 8008884:	f04f 0c01 	mov.w	ip, #1
 8008888:	e002      	b.n	8008890 <__cmpdf2+0x4>
 800888a:	bf00      	nop

0800888c <__cmpdf2>:
 800888c:	f04f 0c01 	mov.w	ip, #1
 8008890:	f84d cd04 	str.w	ip, [sp, #-4]!
 8008894:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8008898:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800889c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80088a0:	bf18      	it	ne
 80088a2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80088a6:	d01b      	beq.n	80088e0 <__cmpdf2+0x54>
 80088a8:	b001      	add	sp, #4
 80088aa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80088ae:	bf0c      	ite	eq
 80088b0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80088b4:	ea91 0f03 	teqne	r1, r3
 80088b8:	bf02      	ittt	eq
 80088ba:	ea90 0f02 	teqeq	r0, r2
 80088be:	2000      	moveq	r0, #0
 80088c0:	4770      	bxeq	lr
 80088c2:	f110 0f00 	cmn.w	r0, #0
 80088c6:	ea91 0f03 	teq	r1, r3
 80088ca:	bf58      	it	pl
 80088cc:	4299      	cmppl	r1, r3
 80088ce:	bf08      	it	eq
 80088d0:	4290      	cmpeq	r0, r2
 80088d2:	bf2c      	ite	cs
 80088d4:	17d8      	asrcs	r0, r3, #31
 80088d6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80088da:	f040 0001 	orr.w	r0, r0, #1
 80088de:	4770      	bx	lr
 80088e0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80088e4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088e8:	d102      	bne.n	80088f0 <__cmpdf2+0x64>
 80088ea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80088ee:	d107      	bne.n	8008900 <__cmpdf2+0x74>
 80088f0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80088f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80088f8:	d1d6      	bne.n	80088a8 <__cmpdf2+0x1c>
 80088fa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80088fe:	d0d3      	beq.n	80088a8 <__cmpdf2+0x1c>
 8008900:	f85d 0b04 	ldr.w	r0, [sp], #4
 8008904:	4770      	bx	lr
 8008906:	bf00      	nop

08008908 <__aeabi_cdrcmple>:
 8008908:	4684      	mov	ip, r0
 800890a:	4610      	mov	r0, r2
 800890c:	4662      	mov	r2, ip
 800890e:	468c      	mov	ip, r1
 8008910:	4619      	mov	r1, r3
 8008912:	4663      	mov	r3, ip
 8008914:	e000      	b.n	8008918 <__aeabi_cdcmpeq>
 8008916:	bf00      	nop

08008918 <__aeabi_cdcmpeq>:
 8008918:	b501      	push	{r0, lr}
 800891a:	f7ff ffb7 	bl	800888c <__cmpdf2>
 800891e:	2800      	cmp	r0, #0
 8008920:	bf48      	it	mi
 8008922:	f110 0f00 	cmnmi.w	r0, #0
 8008926:	bd01      	pop	{r0, pc}

08008928 <__aeabi_dcmpeq>:
 8008928:	f84d ed08 	str.w	lr, [sp, #-8]!
 800892c:	f7ff fff4 	bl	8008918 <__aeabi_cdcmpeq>
 8008930:	bf0c      	ite	eq
 8008932:	2001      	moveq	r0, #1
 8008934:	2000      	movne	r0, #0
 8008936:	f85d fb08 	ldr.w	pc, [sp], #8
 800893a:	bf00      	nop

0800893c <__aeabi_dcmplt>:
 800893c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008940:	f7ff ffea 	bl	8008918 <__aeabi_cdcmpeq>
 8008944:	bf34      	ite	cc
 8008946:	2001      	movcc	r0, #1
 8008948:	2000      	movcs	r0, #0
 800894a:	f85d fb08 	ldr.w	pc, [sp], #8
 800894e:	bf00      	nop

08008950 <__aeabi_dcmple>:
 8008950:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008954:	f7ff ffe0 	bl	8008918 <__aeabi_cdcmpeq>
 8008958:	bf94      	ite	ls
 800895a:	2001      	movls	r0, #1
 800895c:	2000      	movhi	r0, #0
 800895e:	f85d fb08 	ldr.w	pc, [sp], #8
 8008962:	bf00      	nop

08008964 <__aeabi_dcmpge>:
 8008964:	f84d ed08 	str.w	lr, [sp, #-8]!
 8008968:	f7ff ffce 	bl	8008908 <__aeabi_cdrcmple>
 800896c:	bf94      	ite	ls
 800896e:	2001      	movls	r0, #1
 8008970:	2000      	movhi	r0, #0
 8008972:	f85d fb08 	ldr.w	pc, [sp], #8
 8008976:	bf00      	nop

08008978 <__aeabi_dcmpgt>:
 8008978:	f84d ed08 	str.w	lr, [sp, #-8]!
 800897c:	f7ff ffc4 	bl	8008908 <__aeabi_cdrcmple>
 8008980:	bf34      	ite	cc
 8008982:	2001      	movcc	r0, #1
 8008984:	2000      	movcs	r0, #0
 8008986:	f85d fb08 	ldr.w	pc, [sp], #8
 800898a:	bf00      	nop

0800898c <__aeabi_d2f>:
 800898c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8008990:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8008994:	bf24      	itt	cs
 8008996:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800899a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800899e:	d90d      	bls.n	80089bc <__aeabi_d2f+0x30>
 80089a0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80089a4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80089a8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80089ac:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 80089b0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80089b4:	bf08      	it	eq
 80089b6:	f020 0001 	biceq.w	r0, r0, #1
 80089ba:	4770      	bx	lr
 80089bc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 80089c0:	d121      	bne.n	8008a06 <__aeabi_d2f+0x7a>
 80089c2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 80089c6:	bfbc      	itt	lt
 80089c8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80089cc:	4770      	bxlt	lr
 80089ce:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80089d2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80089d6:	f1c2 0218 	rsb	r2, r2, #24
 80089da:	f1c2 0c20 	rsb	ip, r2, #32
 80089de:	fa10 f30c 	lsls.w	r3, r0, ip
 80089e2:	fa20 f002 	lsr.w	r0, r0, r2
 80089e6:	bf18      	it	ne
 80089e8:	f040 0001 	orrne.w	r0, r0, #1
 80089ec:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80089f0:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80089f4:	fa03 fc0c 	lsl.w	ip, r3, ip
 80089f8:	ea40 000c 	orr.w	r0, r0, ip
 80089fc:	fa23 f302 	lsr.w	r3, r3, r2
 8008a00:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008a04:	e7cc      	b.n	80089a0 <__aeabi_d2f+0x14>
 8008a06:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8008a0a:	d107      	bne.n	8008a1c <__aeabi_d2f+0x90>
 8008a0c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8008a10:	bf1e      	ittt	ne
 8008a12:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8008a16:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8008a1a:	4770      	bxne	lr
 8008a1c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8008a20:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8008a24:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8008a28:	4770      	bx	lr
 8008a2a:	bf00      	nop

08008a2c <__aeabi_uldivmod>:
 8008a2c:	b953      	cbnz	r3, 8008a44 <__aeabi_uldivmod+0x18>
 8008a2e:	b94a      	cbnz	r2, 8008a44 <__aeabi_uldivmod+0x18>
 8008a30:	2900      	cmp	r1, #0
 8008a32:	bf08      	it	eq
 8008a34:	2800      	cmpeq	r0, #0
 8008a36:	bf1c      	itt	ne
 8008a38:	f04f 31ff 	movne.w	r1, #4294967295
 8008a3c:	f04f 30ff 	movne.w	r0, #4294967295
 8008a40:	f000 b972 	b.w	8008d28 <__aeabi_idiv0>
 8008a44:	f1ad 0c08 	sub.w	ip, sp, #8
 8008a48:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8008a4c:	f000 f806 	bl	8008a5c <__udivmoddi4>
 8008a50:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008a54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008a58:	b004      	add	sp, #16
 8008a5a:	4770      	bx	lr

08008a5c <__udivmoddi4>:
 8008a5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a60:	9e08      	ldr	r6, [sp, #32]
 8008a62:	4604      	mov	r4, r0
 8008a64:	4688      	mov	r8, r1
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	d14b      	bne.n	8008b02 <__udivmoddi4+0xa6>
 8008a6a:	428a      	cmp	r2, r1
 8008a6c:	4615      	mov	r5, r2
 8008a6e:	d967      	bls.n	8008b40 <__udivmoddi4+0xe4>
 8008a70:	fab2 f282 	clz	r2, r2
 8008a74:	b14a      	cbz	r2, 8008a8a <__udivmoddi4+0x2e>
 8008a76:	f1c2 0720 	rsb	r7, r2, #32
 8008a7a:	fa01 f302 	lsl.w	r3, r1, r2
 8008a7e:	fa20 f707 	lsr.w	r7, r0, r7
 8008a82:	4095      	lsls	r5, r2
 8008a84:	ea47 0803 	orr.w	r8, r7, r3
 8008a88:	4094      	lsls	r4, r2
 8008a8a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008a8e:	0c23      	lsrs	r3, r4, #16
 8008a90:	fbb8 f7fe 	udiv	r7, r8, lr
 8008a94:	fa1f fc85 	uxth.w	ip, r5
 8008a98:	fb0e 8817 	mls	r8, lr, r7, r8
 8008a9c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8008aa0:	fb07 f10c 	mul.w	r1, r7, ip
 8008aa4:	4299      	cmp	r1, r3
 8008aa6:	d909      	bls.n	8008abc <__udivmoddi4+0x60>
 8008aa8:	18eb      	adds	r3, r5, r3
 8008aaa:	f107 30ff 	add.w	r0, r7, #4294967295
 8008aae:	f080 811b 	bcs.w	8008ce8 <__udivmoddi4+0x28c>
 8008ab2:	4299      	cmp	r1, r3
 8008ab4:	f240 8118 	bls.w	8008ce8 <__udivmoddi4+0x28c>
 8008ab8:	3f02      	subs	r7, #2
 8008aba:	442b      	add	r3, r5
 8008abc:	1a5b      	subs	r3, r3, r1
 8008abe:	b2a4      	uxth	r4, r4
 8008ac0:	fbb3 f0fe 	udiv	r0, r3, lr
 8008ac4:	fb0e 3310 	mls	r3, lr, r0, r3
 8008ac8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8008acc:	fb00 fc0c 	mul.w	ip, r0, ip
 8008ad0:	45a4      	cmp	ip, r4
 8008ad2:	d909      	bls.n	8008ae8 <__udivmoddi4+0x8c>
 8008ad4:	192c      	adds	r4, r5, r4
 8008ad6:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ada:	f080 8107 	bcs.w	8008cec <__udivmoddi4+0x290>
 8008ade:	45a4      	cmp	ip, r4
 8008ae0:	f240 8104 	bls.w	8008cec <__udivmoddi4+0x290>
 8008ae4:	3802      	subs	r0, #2
 8008ae6:	442c      	add	r4, r5
 8008ae8:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8008aec:	eba4 040c 	sub.w	r4, r4, ip
 8008af0:	2700      	movs	r7, #0
 8008af2:	b11e      	cbz	r6, 8008afc <__udivmoddi4+0xa0>
 8008af4:	40d4      	lsrs	r4, r2
 8008af6:	2300      	movs	r3, #0
 8008af8:	e9c6 4300 	strd	r4, r3, [r6]
 8008afc:	4639      	mov	r1, r7
 8008afe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b02:	428b      	cmp	r3, r1
 8008b04:	d909      	bls.n	8008b1a <__udivmoddi4+0xbe>
 8008b06:	2e00      	cmp	r6, #0
 8008b08:	f000 80eb 	beq.w	8008ce2 <__udivmoddi4+0x286>
 8008b0c:	2700      	movs	r7, #0
 8008b0e:	e9c6 0100 	strd	r0, r1, [r6]
 8008b12:	4638      	mov	r0, r7
 8008b14:	4639      	mov	r1, r7
 8008b16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b1a:	fab3 f783 	clz	r7, r3
 8008b1e:	2f00      	cmp	r7, #0
 8008b20:	d147      	bne.n	8008bb2 <__udivmoddi4+0x156>
 8008b22:	428b      	cmp	r3, r1
 8008b24:	d302      	bcc.n	8008b2c <__udivmoddi4+0xd0>
 8008b26:	4282      	cmp	r2, r0
 8008b28:	f200 80fa 	bhi.w	8008d20 <__udivmoddi4+0x2c4>
 8008b2c:	1a84      	subs	r4, r0, r2
 8008b2e:	eb61 0303 	sbc.w	r3, r1, r3
 8008b32:	2001      	movs	r0, #1
 8008b34:	4698      	mov	r8, r3
 8008b36:	2e00      	cmp	r6, #0
 8008b38:	d0e0      	beq.n	8008afc <__udivmoddi4+0xa0>
 8008b3a:	e9c6 4800 	strd	r4, r8, [r6]
 8008b3e:	e7dd      	b.n	8008afc <__udivmoddi4+0xa0>
 8008b40:	b902      	cbnz	r2, 8008b44 <__udivmoddi4+0xe8>
 8008b42:	deff      	udf	#255	; 0xff
 8008b44:	fab2 f282 	clz	r2, r2
 8008b48:	2a00      	cmp	r2, #0
 8008b4a:	f040 808f 	bne.w	8008c6c <__udivmoddi4+0x210>
 8008b4e:	1b49      	subs	r1, r1, r5
 8008b50:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008b54:	fa1f f885 	uxth.w	r8, r5
 8008b58:	2701      	movs	r7, #1
 8008b5a:	fbb1 fcfe 	udiv	ip, r1, lr
 8008b5e:	0c23      	lsrs	r3, r4, #16
 8008b60:	fb0e 111c 	mls	r1, lr, ip, r1
 8008b64:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8008b68:	fb08 f10c 	mul.w	r1, r8, ip
 8008b6c:	4299      	cmp	r1, r3
 8008b6e:	d907      	bls.n	8008b80 <__udivmoddi4+0x124>
 8008b70:	18eb      	adds	r3, r5, r3
 8008b72:	f10c 30ff 	add.w	r0, ip, #4294967295
 8008b76:	d202      	bcs.n	8008b7e <__udivmoddi4+0x122>
 8008b78:	4299      	cmp	r1, r3
 8008b7a:	f200 80cd 	bhi.w	8008d18 <__udivmoddi4+0x2bc>
 8008b7e:	4684      	mov	ip, r0
 8008b80:	1a59      	subs	r1, r3, r1
 8008b82:	b2a3      	uxth	r3, r4
 8008b84:	fbb1 f0fe 	udiv	r0, r1, lr
 8008b88:	fb0e 1410 	mls	r4, lr, r0, r1
 8008b8c:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8008b90:	fb08 f800 	mul.w	r8, r8, r0
 8008b94:	45a0      	cmp	r8, r4
 8008b96:	d907      	bls.n	8008ba8 <__udivmoddi4+0x14c>
 8008b98:	192c      	adds	r4, r5, r4
 8008b9a:	f100 33ff 	add.w	r3, r0, #4294967295
 8008b9e:	d202      	bcs.n	8008ba6 <__udivmoddi4+0x14a>
 8008ba0:	45a0      	cmp	r8, r4
 8008ba2:	f200 80b6 	bhi.w	8008d12 <__udivmoddi4+0x2b6>
 8008ba6:	4618      	mov	r0, r3
 8008ba8:	eba4 0408 	sub.w	r4, r4, r8
 8008bac:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8008bb0:	e79f      	b.n	8008af2 <__udivmoddi4+0x96>
 8008bb2:	f1c7 0c20 	rsb	ip, r7, #32
 8008bb6:	40bb      	lsls	r3, r7
 8008bb8:	fa22 fe0c 	lsr.w	lr, r2, ip
 8008bbc:	ea4e 0e03 	orr.w	lr, lr, r3
 8008bc0:	fa01 f407 	lsl.w	r4, r1, r7
 8008bc4:	fa20 f50c 	lsr.w	r5, r0, ip
 8008bc8:	fa21 f30c 	lsr.w	r3, r1, ip
 8008bcc:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8008bd0:	4325      	orrs	r5, r4
 8008bd2:	fbb3 f9f8 	udiv	r9, r3, r8
 8008bd6:	0c2c      	lsrs	r4, r5, #16
 8008bd8:	fb08 3319 	mls	r3, r8, r9, r3
 8008bdc:	fa1f fa8e 	uxth.w	sl, lr
 8008be0:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8008be4:	fb09 f40a 	mul.w	r4, r9, sl
 8008be8:	429c      	cmp	r4, r3
 8008bea:	fa02 f207 	lsl.w	r2, r2, r7
 8008bee:	fa00 f107 	lsl.w	r1, r0, r7
 8008bf2:	d90b      	bls.n	8008c0c <__udivmoddi4+0x1b0>
 8008bf4:	eb1e 0303 	adds.w	r3, lr, r3
 8008bf8:	f109 30ff 	add.w	r0, r9, #4294967295
 8008bfc:	f080 8087 	bcs.w	8008d0e <__udivmoddi4+0x2b2>
 8008c00:	429c      	cmp	r4, r3
 8008c02:	f240 8084 	bls.w	8008d0e <__udivmoddi4+0x2b2>
 8008c06:	f1a9 0902 	sub.w	r9, r9, #2
 8008c0a:	4473      	add	r3, lr
 8008c0c:	1b1b      	subs	r3, r3, r4
 8008c0e:	b2ad      	uxth	r5, r5
 8008c10:	fbb3 f0f8 	udiv	r0, r3, r8
 8008c14:	fb08 3310 	mls	r3, r8, r0, r3
 8008c18:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8008c1c:	fb00 fa0a 	mul.w	sl, r0, sl
 8008c20:	45a2      	cmp	sl, r4
 8008c22:	d908      	bls.n	8008c36 <__udivmoddi4+0x1da>
 8008c24:	eb1e 0404 	adds.w	r4, lr, r4
 8008c28:	f100 33ff 	add.w	r3, r0, #4294967295
 8008c2c:	d26b      	bcs.n	8008d06 <__udivmoddi4+0x2aa>
 8008c2e:	45a2      	cmp	sl, r4
 8008c30:	d969      	bls.n	8008d06 <__udivmoddi4+0x2aa>
 8008c32:	3802      	subs	r0, #2
 8008c34:	4474      	add	r4, lr
 8008c36:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8008c3a:	fba0 8902 	umull	r8, r9, r0, r2
 8008c3e:	eba4 040a 	sub.w	r4, r4, sl
 8008c42:	454c      	cmp	r4, r9
 8008c44:	46c2      	mov	sl, r8
 8008c46:	464b      	mov	r3, r9
 8008c48:	d354      	bcc.n	8008cf4 <__udivmoddi4+0x298>
 8008c4a:	d051      	beq.n	8008cf0 <__udivmoddi4+0x294>
 8008c4c:	2e00      	cmp	r6, #0
 8008c4e:	d069      	beq.n	8008d24 <__udivmoddi4+0x2c8>
 8008c50:	ebb1 050a 	subs.w	r5, r1, sl
 8008c54:	eb64 0403 	sbc.w	r4, r4, r3
 8008c58:	fa04 fc0c 	lsl.w	ip, r4, ip
 8008c5c:	40fd      	lsrs	r5, r7
 8008c5e:	40fc      	lsrs	r4, r7
 8008c60:	ea4c 0505 	orr.w	r5, ip, r5
 8008c64:	e9c6 5400 	strd	r5, r4, [r6]
 8008c68:	2700      	movs	r7, #0
 8008c6a:	e747      	b.n	8008afc <__udivmoddi4+0xa0>
 8008c6c:	f1c2 0320 	rsb	r3, r2, #32
 8008c70:	fa20 f703 	lsr.w	r7, r0, r3
 8008c74:	4095      	lsls	r5, r2
 8008c76:	fa01 f002 	lsl.w	r0, r1, r2
 8008c7a:	fa21 f303 	lsr.w	r3, r1, r3
 8008c7e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008c82:	4338      	orrs	r0, r7
 8008c84:	0c01      	lsrs	r1, r0, #16
 8008c86:	fbb3 f7fe 	udiv	r7, r3, lr
 8008c8a:	fa1f f885 	uxth.w	r8, r5
 8008c8e:	fb0e 3317 	mls	r3, lr, r7, r3
 8008c92:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008c96:	fb07 f308 	mul.w	r3, r7, r8
 8008c9a:	428b      	cmp	r3, r1
 8008c9c:	fa04 f402 	lsl.w	r4, r4, r2
 8008ca0:	d907      	bls.n	8008cb2 <__udivmoddi4+0x256>
 8008ca2:	1869      	adds	r1, r5, r1
 8008ca4:	f107 3cff 	add.w	ip, r7, #4294967295
 8008ca8:	d22f      	bcs.n	8008d0a <__udivmoddi4+0x2ae>
 8008caa:	428b      	cmp	r3, r1
 8008cac:	d92d      	bls.n	8008d0a <__udivmoddi4+0x2ae>
 8008cae:	3f02      	subs	r7, #2
 8008cb0:	4429      	add	r1, r5
 8008cb2:	1acb      	subs	r3, r1, r3
 8008cb4:	b281      	uxth	r1, r0
 8008cb6:	fbb3 f0fe 	udiv	r0, r3, lr
 8008cba:	fb0e 3310 	mls	r3, lr, r0, r3
 8008cbe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008cc2:	fb00 f308 	mul.w	r3, r0, r8
 8008cc6:	428b      	cmp	r3, r1
 8008cc8:	d907      	bls.n	8008cda <__udivmoddi4+0x27e>
 8008cca:	1869      	adds	r1, r5, r1
 8008ccc:	f100 3cff 	add.w	ip, r0, #4294967295
 8008cd0:	d217      	bcs.n	8008d02 <__udivmoddi4+0x2a6>
 8008cd2:	428b      	cmp	r3, r1
 8008cd4:	d915      	bls.n	8008d02 <__udivmoddi4+0x2a6>
 8008cd6:	3802      	subs	r0, #2
 8008cd8:	4429      	add	r1, r5
 8008cda:	1ac9      	subs	r1, r1, r3
 8008cdc:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8008ce0:	e73b      	b.n	8008b5a <__udivmoddi4+0xfe>
 8008ce2:	4637      	mov	r7, r6
 8008ce4:	4630      	mov	r0, r6
 8008ce6:	e709      	b.n	8008afc <__udivmoddi4+0xa0>
 8008ce8:	4607      	mov	r7, r0
 8008cea:	e6e7      	b.n	8008abc <__udivmoddi4+0x60>
 8008cec:	4618      	mov	r0, r3
 8008cee:	e6fb      	b.n	8008ae8 <__udivmoddi4+0x8c>
 8008cf0:	4541      	cmp	r1, r8
 8008cf2:	d2ab      	bcs.n	8008c4c <__udivmoddi4+0x1f0>
 8008cf4:	ebb8 0a02 	subs.w	sl, r8, r2
 8008cf8:	eb69 020e 	sbc.w	r2, r9, lr
 8008cfc:	3801      	subs	r0, #1
 8008cfe:	4613      	mov	r3, r2
 8008d00:	e7a4      	b.n	8008c4c <__udivmoddi4+0x1f0>
 8008d02:	4660      	mov	r0, ip
 8008d04:	e7e9      	b.n	8008cda <__udivmoddi4+0x27e>
 8008d06:	4618      	mov	r0, r3
 8008d08:	e795      	b.n	8008c36 <__udivmoddi4+0x1da>
 8008d0a:	4667      	mov	r7, ip
 8008d0c:	e7d1      	b.n	8008cb2 <__udivmoddi4+0x256>
 8008d0e:	4681      	mov	r9, r0
 8008d10:	e77c      	b.n	8008c0c <__udivmoddi4+0x1b0>
 8008d12:	3802      	subs	r0, #2
 8008d14:	442c      	add	r4, r5
 8008d16:	e747      	b.n	8008ba8 <__udivmoddi4+0x14c>
 8008d18:	f1ac 0c02 	sub.w	ip, ip, #2
 8008d1c:	442b      	add	r3, r5
 8008d1e:	e72f      	b.n	8008b80 <__udivmoddi4+0x124>
 8008d20:	4638      	mov	r0, r7
 8008d22:	e708      	b.n	8008b36 <__udivmoddi4+0xda>
 8008d24:	4637      	mov	r7, r6
 8008d26:	e6e9      	b.n	8008afc <__udivmoddi4+0xa0>

08008d28 <__aeabi_idiv0>:
 8008d28:	4770      	bx	lr
 8008d2a:	bf00      	nop

08008d2c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008d2c:	b580      	push	{r7, lr}
 8008d2e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8008d30:	4b0e      	ldr	r3, [pc, #56]	; (8008d6c <HAL_Init+0x40>)
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	4a0d      	ldr	r2, [pc, #52]	; (8008d6c <HAL_Init+0x40>)
 8008d36:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008d3a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8008d3c:	4b0b      	ldr	r3, [pc, #44]	; (8008d6c <HAL_Init+0x40>)
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	4a0a      	ldr	r2, [pc, #40]	; (8008d6c <HAL_Init+0x40>)
 8008d42:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008d46:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8008d48:	4b08      	ldr	r3, [pc, #32]	; (8008d6c <HAL_Init+0x40>)
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	4a07      	ldr	r2, [pc, #28]	; (8008d6c <HAL_Init+0x40>)
 8008d4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008d52:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8008d54:	2003      	movs	r0, #3
 8008d56:	f001 fab5 	bl	800a2c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8008d5a:	2000      	movs	r0, #0
 8008d5c:	f000 f808 	bl	8008d70 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8008d60:	f008 fd2e 	bl	80117c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8008d64:	2300      	movs	r3, #0
}
 8008d66:	4618      	mov	r0, r3
 8008d68:	bd80      	pop	{r7, pc}
 8008d6a:	bf00      	nop
 8008d6c:	40023c00 	.word	0x40023c00

08008d70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8008d70:	b580      	push	{r7, lr}
 8008d72:	b082      	sub	sp, #8
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8008d78:	4b12      	ldr	r3, [pc, #72]	; (8008dc4 <HAL_InitTick+0x54>)
 8008d7a:	681a      	ldr	r2, [r3, #0]
 8008d7c:	4b12      	ldr	r3, [pc, #72]	; (8008dc8 <HAL_InitTick+0x58>)
 8008d7e:	781b      	ldrb	r3, [r3, #0]
 8008d80:	4619      	mov	r1, r3
 8008d82:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8008d86:	fbb3 f3f1 	udiv	r3, r3, r1
 8008d8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8008d8e:	4618      	mov	r0, r3
 8008d90:	f001 facd 	bl	800a32e <HAL_SYSTICK_Config>
 8008d94:	4603      	mov	r3, r0
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d001      	beq.n	8008d9e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8008d9a:	2301      	movs	r3, #1
 8008d9c:	e00e      	b.n	8008dbc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	2b0f      	cmp	r3, #15
 8008da2:	d80a      	bhi.n	8008dba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8008da4:	2200      	movs	r2, #0
 8008da6:	6879      	ldr	r1, [r7, #4]
 8008da8:	f04f 30ff 	mov.w	r0, #4294967295
 8008dac:	f001 fa95 	bl	800a2da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8008db0:	4a06      	ldr	r2, [pc, #24]	; (8008dcc <HAL_InitTick+0x5c>)
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8008db6:	2300      	movs	r3, #0
 8008db8:	e000      	b.n	8008dbc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8008dba:	2301      	movs	r3, #1
}
 8008dbc:	4618      	mov	r0, r3
 8008dbe:	3708      	adds	r7, #8
 8008dc0:	46bd      	mov	sp, r7
 8008dc2:	bd80      	pop	{r7, pc}
 8008dc4:	2000000c 	.word	0x2000000c
 8008dc8:	20000004 	.word	0x20000004
 8008dcc:	20000000 	.word	0x20000000

08008dd0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8008dd0:	b480      	push	{r7}
 8008dd2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8008dd4:	4b06      	ldr	r3, [pc, #24]	; (8008df0 <HAL_IncTick+0x20>)
 8008dd6:	781b      	ldrb	r3, [r3, #0]
 8008dd8:	461a      	mov	r2, r3
 8008dda:	4b06      	ldr	r3, [pc, #24]	; (8008df4 <HAL_IncTick+0x24>)
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	4413      	add	r3, r2
 8008de0:	4a04      	ldr	r2, [pc, #16]	; (8008df4 <HAL_IncTick+0x24>)
 8008de2:	6013      	str	r3, [r2, #0]
}
 8008de4:	bf00      	nop
 8008de6:	46bd      	mov	sp, r7
 8008de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dec:	4770      	bx	lr
 8008dee:	bf00      	nop
 8008df0:	20000004 	.word	0x20000004
 8008df4:	2000412c 	.word	0x2000412c

08008df8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008df8:	b480      	push	{r7}
 8008dfa:	af00      	add	r7, sp, #0
  return uwTick;
 8008dfc:	4b03      	ldr	r3, [pc, #12]	; (8008e0c <HAL_GetTick+0x14>)
 8008dfe:	681b      	ldr	r3, [r3, #0]
}
 8008e00:	4618      	mov	r0, r3
 8008e02:	46bd      	mov	sp, r7
 8008e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e08:	4770      	bx	lr
 8008e0a:	bf00      	nop
 8008e0c:	2000412c 	.word	0x2000412c

08008e10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8008e10:	b580      	push	{r7, lr}
 8008e12:	b084      	sub	sp, #16
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008e18:	f7ff ffee 	bl	8008df8 <HAL_GetTick>
 8008e1c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e28:	d005      	beq.n	8008e36 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8008e2a:	4b09      	ldr	r3, [pc, #36]	; (8008e50 <HAL_Delay+0x40>)
 8008e2c:	781b      	ldrb	r3, [r3, #0]
 8008e2e:	461a      	mov	r2, r3
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	4413      	add	r3, r2
 8008e34:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8008e36:	bf00      	nop
 8008e38:	f7ff ffde 	bl	8008df8 <HAL_GetTick>
 8008e3c:	4602      	mov	r2, r0
 8008e3e:	68bb      	ldr	r3, [r7, #8]
 8008e40:	1ad3      	subs	r3, r2, r3
 8008e42:	68fa      	ldr	r2, [r7, #12]
 8008e44:	429a      	cmp	r2, r3
 8008e46:	d8f7      	bhi.n	8008e38 <HAL_Delay+0x28>
  {
  }
}
 8008e48:	bf00      	nop
 8008e4a:	3710      	adds	r7, #16
 8008e4c:	46bd      	mov	sp, r7
 8008e4e:	bd80      	pop	{r7, pc}
 8008e50:	20000004 	.word	0x20000004

08008e54 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8008e54:	b580      	push	{r7, lr}
 8008e56:	b084      	sub	sp, #16
 8008e58:	af00      	add	r7, sp, #0
 8008e5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008e5c:	2300      	movs	r3, #0
 8008e5e:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d101      	bne.n	8008e6a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8008e66:	2301      	movs	r3, #1
 8008e68:	e033      	b.n	8008ed2 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d109      	bne.n	8008e86 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8008e72:	6878      	ldr	r0, [r7, #4]
 8008e74:	f006 fc6a 	bl	800f74c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	2200      	movs	r2, #0
 8008e7c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8008e7e:	687b      	ldr	r3, [r7, #4]
 8008e80:	2200      	movs	r2, #0
 8008e82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e8a:	f003 0310 	and.w	r3, r3, #16
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d118      	bne.n	8008ec4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e96:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8008e9a:	f023 0302 	bic.w	r3, r3, #2
 8008e9e:	f043 0202 	orr.w	r2, r3, #2
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8008ea6:	6878      	ldr	r0, [r7, #4]
 8008ea8:	f000 fa5a 	bl	8009360 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	2200      	movs	r2, #0
 8008eb0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008eb6:	f023 0303 	bic.w	r3, r3, #3
 8008eba:	f043 0201 	orr.w	r2, r3, #1
 8008ebe:	687b      	ldr	r3, [r7, #4]
 8008ec0:	641a      	str	r2, [r3, #64]	; 0x40
 8008ec2:	e001      	b.n	8008ec8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8008ec4:	2301      	movs	r3, #1
 8008ec6:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8008ec8:	687b      	ldr	r3, [r7, #4]
 8008eca:	2200      	movs	r2, #0
 8008ecc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8008ed0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ed2:	4618      	mov	r0, r3
 8008ed4:	3710      	adds	r7, #16
 8008ed6:	46bd      	mov	sp, r7
 8008ed8:	bd80      	pop	{r7, pc}
	...

08008edc <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8008edc:	b580      	push	{r7, lr}
 8008ede:	b086      	sub	sp, #24
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	60f8      	str	r0, [r7, #12]
 8008ee4:	60b9      	str	r1, [r7, #8]
 8008ee6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8008ee8:	2300      	movs	r3, #0
 8008eea:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008ef2:	2b01      	cmp	r3, #1
 8008ef4:	d101      	bne.n	8008efa <HAL_ADC_Start_DMA+0x1e>
 8008ef6:	2302      	movs	r3, #2
 8008ef8:	e0cc      	b.n	8009094 <HAL_ADC_Start_DMA+0x1b8>
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	2201      	movs	r2, #1
 8008efe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	689b      	ldr	r3, [r3, #8]
 8008f08:	f003 0301 	and.w	r3, r3, #1
 8008f0c:	2b01      	cmp	r3, #1
 8008f0e:	d018      	beq.n	8008f42 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	689a      	ldr	r2, [r3, #8]
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	f042 0201 	orr.w	r2, r2, #1
 8008f1e:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8008f20:	4b5e      	ldr	r3, [pc, #376]	; (800909c <HAL_ADC_Start_DMA+0x1c0>)
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	4a5e      	ldr	r2, [pc, #376]	; (80090a0 <HAL_ADC_Start_DMA+0x1c4>)
 8008f26:	fba2 2303 	umull	r2, r3, r2, r3
 8008f2a:	0c9a      	lsrs	r2, r3, #18
 8008f2c:	4613      	mov	r3, r2
 8008f2e:	005b      	lsls	r3, r3, #1
 8008f30:	4413      	add	r3, r2
 8008f32:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8008f34:	e002      	b.n	8008f3c <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8008f36:	693b      	ldr	r3, [r7, #16]
 8008f38:	3b01      	subs	r3, #1
 8008f3a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8008f3c:	693b      	ldr	r3, [r7, #16]
 8008f3e:	2b00      	cmp	r3, #0
 8008f40:	d1f9      	bne.n	8008f36 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	689b      	ldr	r3, [r3, #8]
 8008f48:	f003 0301 	and.w	r3, r3, #1
 8008f4c:	2b01      	cmp	r3, #1
 8008f4e:	f040 80a0 	bne.w	8009092 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f56:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8008f5a:	f023 0301 	bic.w	r3, r3, #1
 8008f5e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	685b      	ldr	r3, [r3, #4]
 8008f6c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d007      	beq.n	8008f84 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f78:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8008f7c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f88:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8008f8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008f90:	d106      	bne.n	8008fa0 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008f96:	f023 0206 	bic.w	r2, r3, #6
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	645a      	str	r2, [r3, #68]	; 0x44
 8008f9e:	e002      	b.n	8008fa6 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	2200      	movs	r2, #0
 8008fa4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8008fa6:	68fb      	ldr	r3, [r7, #12]
 8008fa8:	2200      	movs	r2, #0
 8008faa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8008fae:	4b3d      	ldr	r3, [pc, #244]	; (80090a4 <HAL_ADC_Start_DMA+0x1c8>)
 8008fb0:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8008fb2:	68fb      	ldr	r3, [r7, #12]
 8008fb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fb6:	4a3c      	ldr	r2, [pc, #240]	; (80090a8 <HAL_ADC_Start_DMA+0x1cc>)
 8008fb8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fbe:	4a3b      	ldr	r2, [pc, #236]	; (80090ac <HAL_ADC_Start_DMA+0x1d0>)
 8008fc0:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008fc6:	4a3a      	ldr	r2, [pc, #232]	; (80090b0 <HAL_ADC_Start_DMA+0x1d4>)
 8008fc8:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8008fd2:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	685a      	ldr	r2, [r3, #4]
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8008fe2:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	689a      	ldr	r2, [r3, #8]
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008ff2:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8008ff8:	68fb      	ldr	r3, [r7, #12]
 8008ffa:	681b      	ldr	r3, [r3, #0]
 8008ffc:	334c      	adds	r3, #76	; 0x4c
 8008ffe:	4619      	mov	r1, r3
 8009000:	68ba      	ldr	r2, [r7, #8]
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	f001 fa4e 	bl	800a4a4 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8009008:	697b      	ldr	r3, [r7, #20]
 800900a:	685b      	ldr	r3, [r3, #4]
 800900c:	f003 031f 	and.w	r3, r3, #31
 8009010:	2b00      	cmp	r3, #0
 8009012:	d12a      	bne.n	800906a <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	4a26      	ldr	r2, [pc, #152]	; (80090b4 <HAL_ADC_Start_DMA+0x1d8>)
 800901a:	4293      	cmp	r3, r2
 800901c:	d015      	beq.n	800904a <HAL_ADC_Start_DMA+0x16e>
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	4a25      	ldr	r2, [pc, #148]	; (80090b8 <HAL_ADC_Start_DMA+0x1dc>)
 8009024:	4293      	cmp	r3, r2
 8009026:	d105      	bne.n	8009034 <HAL_ADC_Start_DMA+0x158>
 8009028:	4b1e      	ldr	r3, [pc, #120]	; (80090a4 <HAL_ADC_Start_DMA+0x1c8>)
 800902a:	685b      	ldr	r3, [r3, #4]
 800902c:	f003 031f 	and.w	r3, r3, #31
 8009030:	2b00      	cmp	r3, #0
 8009032:	d00a      	beq.n	800904a <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	4a20      	ldr	r2, [pc, #128]	; (80090bc <HAL_ADC_Start_DMA+0x1e0>)
 800903a:	4293      	cmp	r3, r2
 800903c:	d129      	bne.n	8009092 <HAL_ADC_Start_DMA+0x1b6>
 800903e:	4b19      	ldr	r3, [pc, #100]	; (80090a4 <HAL_ADC_Start_DMA+0x1c8>)
 8009040:	685b      	ldr	r3, [r3, #4]
 8009042:	f003 031f 	and.w	r3, r3, #31
 8009046:	2b0f      	cmp	r3, #15
 8009048:	d823      	bhi.n	8009092 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	689b      	ldr	r3, [r3, #8]
 8009050:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8009054:	2b00      	cmp	r3, #0
 8009056:	d11c      	bne.n	8009092 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	689a      	ldr	r2, [r3, #8]
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8009066:	609a      	str	r2, [r3, #8]
 8009068:	e013      	b.n	8009092 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	4a11      	ldr	r2, [pc, #68]	; (80090b4 <HAL_ADC_Start_DMA+0x1d8>)
 8009070:	4293      	cmp	r3, r2
 8009072:	d10e      	bne.n	8009092 <HAL_ADC_Start_DMA+0x1b6>
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	689b      	ldr	r3, [r3, #8]
 800907a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800907e:	2b00      	cmp	r3, #0
 8009080:	d107      	bne.n	8009092 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	689a      	ldr	r2, [r3, #8]
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8009090:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8009092:	2300      	movs	r3, #0
}
 8009094:	4618      	mov	r0, r3
 8009096:	3718      	adds	r7, #24
 8009098:	46bd      	mov	sp, r7
 800909a:	bd80      	pop	{r7, pc}
 800909c:	2000000c 	.word	0x2000000c
 80090a0:	431bde83 	.word	0x431bde83
 80090a4:	40012300 	.word	0x40012300
 80090a8:	08009559 	.word	0x08009559
 80090ac:	08009613 	.word	0x08009613
 80090b0:	0800962f 	.word	0x0800962f
 80090b4:	40012000 	.word	0x40012000
 80090b8:	40012100 	.word	0x40012100
 80090bc:	40012200 	.word	0x40012200

080090c0 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80090c0:	b480      	push	{r7}
 80090c2:	b083      	sub	sp, #12
 80090c4:	af00      	add	r7, sp, #0
 80090c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80090c8:	bf00      	nop
 80090ca:	370c      	adds	r7, #12
 80090cc:	46bd      	mov	sp, r7
 80090ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d2:	4770      	bx	lr

080090d4 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 80090d4:	b480      	push	{r7}
 80090d6:	b083      	sub	sp, #12
 80090d8:	af00      	add	r7, sp, #0
 80090da:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80090dc:	bf00      	nop
 80090de:	370c      	adds	r7, #12
 80090e0:	46bd      	mov	sp, r7
 80090e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e6:	4770      	bx	lr

080090e8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80090e8:	b480      	push	{r7}
 80090ea:	b083      	sub	sp, #12
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80090f0:	bf00      	nop
 80090f2:	370c      	adds	r7, #12
 80090f4:	46bd      	mov	sp, r7
 80090f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090fa:	4770      	bx	lr

080090fc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80090fc:	b480      	push	{r7}
 80090fe:	b085      	sub	sp, #20
 8009100:	af00      	add	r7, sp, #0
 8009102:	6078      	str	r0, [r7, #4]
 8009104:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8009106:	2300      	movs	r3, #0
 8009108:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009110:	2b01      	cmp	r3, #1
 8009112:	d101      	bne.n	8009118 <HAL_ADC_ConfigChannel+0x1c>
 8009114:	2302      	movs	r3, #2
 8009116:	e113      	b.n	8009340 <HAL_ADC_ConfigChannel+0x244>
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	2201      	movs	r2, #1
 800911c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8009120:	683b      	ldr	r3, [r7, #0]
 8009122:	681b      	ldr	r3, [r3, #0]
 8009124:	2b09      	cmp	r3, #9
 8009126:	d925      	bls.n	8009174 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	68d9      	ldr	r1, [r3, #12]
 800912e:	683b      	ldr	r3, [r7, #0]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	b29b      	uxth	r3, r3
 8009134:	461a      	mov	r2, r3
 8009136:	4613      	mov	r3, r2
 8009138:	005b      	lsls	r3, r3, #1
 800913a:	4413      	add	r3, r2
 800913c:	3b1e      	subs	r3, #30
 800913e:	2207      	movs	r2, #7
 8009140:	fa02 f303 	lsl.w	r3, r2, r3
 8009144:	43da      	mvns	r2, r3
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	400a      	ands	r2, r1
 800914c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	68d9      	ldr	r1, [r3, #12]
 8009154:	683b      	ldr	r3, [r7, #0]
 8009156:	689a      	ldr	r2, [r3, #8]
 8009158:	683b      	ldr	r3, [r7, #0]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	b29b      	uxth	r3, r3
 800915e:	4618      	mov	r0, r3
 8009160:	4603      	mov	r3, r0
 8009162:	005b      	lsls	r3, r3, #1
 8009164:	4403      	add	r3, r0
 8009166:	3b1e      	subs	r3, #30
 8009168:	409a      	lsls	r2, r3
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	430a      	orrs	r2, r1
 8009170:	60da      	str	r2, [r3, #12]
 8009172:	e022      	b.n	80091ba <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	6919      	ldr	r1, [r3, #16]
 800917a:	683b      	ldr	r3, [r7, #0]
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	b29b      	uxth	r3, r3
 8009180:	461a      	mov	r2, r3
 8009182:	4613      	mov	r3, r2
 8009184:	005b      	lsls	r3, r3, #1
 8009186:	4413      	add	r3, r2
 8009188:	2207      	movs	r2, #7
 800918a:	fa02 f303 	lsl.w	r3, r2, r3
 800918e:	43da      	mvns	r2, r3
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	400a      	ands	r2, r1
 8009196:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	681b      	ldr	r3, [r3, #0]
 800919c:	6919      	ldr	r1, [r3, #16]
 800919e:	683b      	ldr	r3, [r7, #0]
 80091a0:	689a      	ldr	r2, [r3, #8]
 80091a2:	683b      	ldr	r3, [r7, #0]
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	b29b      	uxth	r3, r3
 80091a8:	4618      	mov	r0, r3
 80091aa:	4603      	mov	r3, r0
 80091ac:	005b      	lsls	r3, r3, #1
 80091ae:	4403      	add	r3, r0
 80091b0:	409a      	lsls	r2, r3
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	681b      	ldr	r3, [r3, #0]
 80091b6:	430a      	orrs	r2, r1
 80091b8:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80091ba:	683b      	ldr	r3, [r7, #0]
 80091bc:	685b      	ldr	r3, [r3, #4]
 80091be:	2b06      	cmp	r3, #6
 80091c0:	d824      	bhi.n	800920c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80091c8:	683b      	ldr	r3, [r7, #0]
 80091ca:	685a      	ldr	r2, [r3, #4]
 80091cc:	4613      	mov	r3, r2
 80091ce:	009b      	lsls	r3, r3, #2
 80091d0:	4413      	add	r3, r2
 80091d2:	3b05      	subs	r3, #5
 80091d4:	221f      	movs	r2, #31
 80091d6:	fa02 f303 	lsl.w	r3, r2, r3
 80091da:	43da      	mvns	r2, r3
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	400a      	ands	r2, r1
 80091e2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80091ea:	683b      	ldr	r3, [r7, #0]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	b29b      	uxth	r3, r3
 80091f0:	4618      	mov	r0, r3
 80091f2:	683b      	ldr	r3, [r7, #0]
 80091f4:	685a      	ldr	r2, [r3, #4]
 80091f6:	4613      	mov	r3, r2
 80091f8:	009b      	lsls	r3, r3, #2
 80091fa:	4413      	add	r3, r2
 80091fc:	3b05      	subs	r3, #5
 80091fe:	fa00 f203 	lsl.w	r2, r0, r3
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	430a      	orrs	r2, r1
 8009208:	635a      	str	r2, [r3, #52]	; 0x34
 800920a:	e04c      	b.n	80092a6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800920c:	683b      	ldr	r3, [r7, #0]
 800920e:	685b      	ldr	r3, [r3, #4]
 8009210:	2b0c      	cmp	r3, #12
 8009212:	d824      	bhi.n	800925e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800921a:	683b      	ldr	r3, [r7, #0]
 800921c:	685a      	ldr	r2, [r3, #4]
 800921e:	4613      	mov	r3, r2
 8009220:	009b      	lsls	r3, r3, #2
 8009222:	4413      	add	r3, r2
 8009224:	3b23      	subs	r3, #35	; 0x23
 8009226:	221f      	movs	r2, #31
 8009228:	fa02 f303 	lsl.w	r3, r2, r3
 800922c:	43da      	mvns	r2, r3
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	400a      	ands	r2, r1
 8009234:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800923c:	683b      	ldr	r3, [r7, #0]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	b29b      	uxth	r3, r3
 8009242:	4618      	mov	r0, r3
 8009244:	683b      	ldr	r3, [r7, #0]
 8009246:	685a      	ldr	r2, [r3, #4]
 8009248:	4613      	mov	r3, r2
 800924a:	009b      	lsls	r3, r3, #2
 800924c:	4413      	add	r3, r2
 800924e:	3b23      	subs	r3, #35	; 0x23
 8009250:	fa00 f203 	lsl.w	r2, r0, r3
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	430a      	orrs	r2, r1
 800925a:	631a      	str	r2, [r3, #48]	; 0x30
 800925c:	e023      	b.n	80092a6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8009264:	683b      	ldr	r3, [r7, #0]
 8009266:	685a      	ldr	r2, [r3, #4]
 8009268:	4613      	mov	r3, r2
 800926a:	009b      	lsls	r3, r3, #2
 800926c:	4413      	add	r3, r2
 800926e:	3b41      	subs	r3, #65	; 0x41
 8009270:	221f      	movs	r2, #31
 8009272:	fa02 f303 	lsl.w	r3, r2, r3
 8009276:	43da      	mvns	r2, r3
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	681b      	ldr	r3, [r3, #0]
 800927c:	400a      	ands	r2, r1
 800927e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8009286:	683b      	ldr	r3, [r7, #0]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	b29b      	uxth	r3, r3
 800928c:	4618      	mov	r0, r3
 800928e:	683b      	ldr	r3, [r7, #0]
 8009290:	685a      	ldr	r2, [r3, #4]
 8009292:	4613      	mov	r3, r2
 8009294:	009b      	lsls	r3, r3, #2
 8009296:	4413      	add	r3, r2
 8009298:	3b41      	subs	r3, #65	; 0x41
 800929a:	fa00 f203 	lsl.w	r2, r0, r3
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	430a      	orrs	r2, r1
 80092a4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80092a6:	4b29      	ldr	r3, [pc, #164]	; (800934c <HAL_ADC_ConfigChannel+0x250>)
 80092a8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	4a28      	ldr	r2, [pc, #160]	; (8009350 <HAL_ADC_ConfigChannel+0x254>)
 80092b0:	4293      	cmp	r3, r2
 80092b2:	d10f      	bne.n	80092d4 <HAL_ADC_ConfigChannel+0x1d8>
 80092b4:	683b      	ldr	r3, [r7, #0]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	2b12      	cmp	r3, #18
 80092ba:	d10b      	bne.n	80092d4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80092bc:	68fb      	ldr	r3, [r7, #12]
 80092be:	685b      	ldr	r3, [r3, #4]
 80092c0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	685b      	ldr	r3, [r3, #4]
 80092cc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	4a1d      	ldr	r2, [pc, #116]	; (8009350 <HAL_ADC_ConfigChannel+0x254>)
 80092da:	4293      	cmp	r3, r2
 80092dc:	d12b      	bne.n	8009336 <HAL_ADC_ConfigChannel+0x23a>
 80092de:	683b      	ldr	r3, [r7, #0]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	4a1c      	ldr	r2, [pc, #112]	; (8009354 <HAL_ADC_ConfigChannel+0x258>)
 80092e4:	4293      	cmp	r3, r2
 80092e6:	d003      	beq.n	80092f0 <HAL_ADC_ConfigChannel+0x1f4>
 80092e8:	683b      	ldr	r3, [r7, #0]
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	2b11      	cmp	r3, #17
 80092ee:	d122      	bne.n	8009336 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	685b      	ldr	r3, [r3, #4]
 80092f4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	685b      	ldr	r3, [r3, #4]
 8009300:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8009308:	683b      	ldr	r3, [r7, #0]
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	4a11      	ldr	r2, [pc, #68]	; (8009354 <HAL_ADC_ConfigChannel+0x258>)
 800930e:	4293      	cmp	r3, r2
 8009310:	d111      	bne.n	8009336 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8009312:	4b11      	ldr	r3, [pc, #68]	; (8009358 <HAL_ADC_ConfigChannel+0x25c>)
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	4a11      	ldr	r2, [pc, #68]	; (800935c <HAL_ADC_ConfigChannel+0x260>)
 8009318:	fba2 2303 	umull	r2, r3, r2, r3
 800931c:	0c9a      	lsrs	r2, r3, #18
 800931e:	4613      	mov	r3, r2
 8009320:	009b      	lsls	r3, r3, #2
 8009322:	4413      	add	r3, r2
 8009324:	005b      	lsls	r3, r3, #1
 8009326:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8009328:	e002      	b.n	8009330 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800932a:	68bb      	ldr	r3, [r7, #8]
 800932c:	3b01      	subs	r3, #1
 800932e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8009330:	68bb      	ldr	r3, [r7, #8]
 8009332:	2b00      	cmp	r3, #0
 8009334:	d1f9      	bne.n	800932a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	2200      	movs	r2, #0
 800933a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800933e:	2300      	movs	r3, #0
}
 8009340:	4618      	mov	r0, r3
 8009342:	3714      	adds	r7, #20
 8009344:	46bd      	mov	sp, r7
 8009346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800934a:	4770      	bx	lr
 800934c:	40012300 	.word	0x40012300
 8009350:	40012000 	.word	0x40012000
 8009354:	10000012 	.word	0x10000012
 8009358:	2000000c 	.word	0x2000000c
 800935c:	431bde83 	.word	0x431bde83

08009360 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8009360:	b480      	push	{r7}
 8009362:	b085      	sub	sp, #20
 8009364:	af00      	add	r7, sp, #0
 8009366:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8009368:	4b79      	ldr	r3, [pc, #484]	; (8009550 <ADC_Init+0x1f0>)
 800936a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	685b      	ldr	r3, [r3, #4]
 8009370:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	685a      	ldr	r2, [r3, #4]
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	685b      	ldr	r3, [r3, #4]
 8009380:	431a      	orrs	r2, r3
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	685a      	ldr	r2, [r3, #4]
 800938c:	687b      	ldr	r3, [r7, #4]
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009394:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	6859      	ldr	r1, [r3, #4]
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	691b      	ldr	r3, [r3, #16]
 80093a0:	021a      	lsls	r2, r3, #8
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	430a      	orrs	r2, r1
 80093a8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	685a      	ldr	r2, [r3, #4]
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80093b8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	6859      	ldr	r1, [r3, #4]
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	689a      	ldr	r2, [r3, #8]
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	681b      	ldr	r3, [r3, #0]
 80093c8:	430a      	orrs	r2, r1
 80093ca:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	689a      	ldr	r2, [r3, #8]
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80093da:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	6899      	ldr	r1, [r3, #8]
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	68da      	ldr	r2, [r3, #12]
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	430a      	orrs	r2, r1
 80093ec:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80093f2:	4a58      	ldr	r2, [pc, #352]	; (8009554 <ADC_Init+0x1f4>)
 80093f4:	4293      	cmp	r3, r2
 80093f6:	d022      	beq.n	800943e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	689a      	ldr	r2, [r3, #8]
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8009406:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	6899      	ldr	r1, [r3, #8]
 800940e:	687b      	ldr	r3, [r7, #4]
 8009410:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	430a      	orrs	r2, r1
 8009418:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	689a      	ldr	r2, [r3, #8]
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8009428:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800942a:	687b      	ldr	r3, [r7, #4]
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	6899      	ldr	r1, [r3, #8]
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	430a      	orrs	r2, r1
 800943a:	609a      	str	r2, [r3, #8]
 800943c:	e00f      	b.n	800945e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	681b      	ldr	r3, [r3, #0]
 8009442:	689a      	ldr	r2, [r3, #8]
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	681b      	ldr	r3, [r3, #0]
 8009448:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800944c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	681b      	ldr	r3, [r3, #0]
 8009452:	689a      	ldr	r2, [r3, #8]
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800945c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800945e:	687b      	ldr	r3, [r7, #4]
 8009460:	681b      	ldr	r3, [r3, #0]
 8009462:	689a      	ldr	r2, [r3, #8]
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	f022 0202 	bic.w	r2, r2, #2
 800946c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	6899      	ldr	r1, [r3, #8]
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	7e1b      	ldrb	r3, [r3, #24]
 8009478:	005a      	lsls	r2, r3, #1
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	430a      	orrs	r2, r1
 8009480:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8009482:	687b      	ldr	r3, [r7, #4]
 8009484:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009488:	2b00      	cmp	r3, #0
 800948a:	d01b      	beq.n	80094c4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	685a      	ldr	r2, [r3, #4]
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800949a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	685a      	ldr	r2, [r3, #4]
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80094aa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	6859      	ldr	r1, [r3, #4]
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094b6:	3b01      	subs	r3, #1
 80094b8:	035a      	lsls	r2, r3, #13
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	430a      	orrs	r2, r1
 80094c0:	605a      	str	r2, [r3, #4]
 80094c2:	e007      	b.n	80094d4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	685a      	ldr	r2, [r3, #4]
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80094d2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80094e2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	69db      	ldr	r3, [r3, #28]
 80094ee:	3b01      	subs	r3, #1
 80094f0:	051a      	lsls	r2, r3, #20
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	681b      	ldr	r3, [r3, #0]
 80094f6:	430a      	orrs	r2, r1
 80094f8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	689a      	ldr	r2, [r3, #8]
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8009508:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	6899      	ldr	r1, [r3, #8]
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8009516:	025a      	lsls	r2, r3, #9
 8009518:	687b      	ldr	r3, [r7, #4]
 800951a:	681b      	ldr	r3, [r3, #0]
 800951c:	430a      	orrs	r2, r1
 800951e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	689a      	ldr	r2, [r3, #8]
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800952e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	6899      	ldr	r1, [r3, #8]
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	695b      	ldr	r3, [r3, #20]
 800953a:	029a      	lsls	r2, r3, #10
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	430a      	orrs	r2, r1
 8009542:	609a      	str	r2, [r3, #8]
}
 8009544:	bf00      	nop
 8009546:	3714      	adds	r7, #20
 8009548:	46bd      	mov	sp, r7
 800954a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800954e:	4770      	bx	lr
 8009550:	40012300 	.word	0x40012300
 8009554:	0f000001 	.word	0x0f000001

08009558 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8009558:	b580      	push	{r7, lr}
 800955a:	b084      	sub	sp, #16
 800955c:	af00      	add	r7, sp, #0
 800955e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009564:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800956a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800956e:	2b00      	cmp	r3, #0
 8009570:	d13c      	bne.n	80095ec <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009576:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	681b      	ldr	r3, [r3, #0]
 8009582:	689b      	ldr	r3, [r3, #8]
 8009584:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8009588:	2b00      	cmp	r3, #0
 800958a:	d12b      	bne.n	80095e4 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8009590:	2b00      	cmp	r3, #0
 8009592:	d127      	bne.n	80095e4 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	681b      	ldr	r3, [r3, #0]
 8009598:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800959a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800959e:	2b00      	cmp	r3, #0
 80095a0:	d006      	beq.n	80095b0 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	689b      	ldr	r3, [r3, #8]
 80095a8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d119      	bne.n	80095e4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80095b0:	68fb      	ldr	r3, [r7, #12]
 80095b2:	681b      	ldr	r3, [r3, #0]
 80095b4:	685a      	ldr	r2, [r3, #4]
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	f022 0220 	bic.w	r2, r2, #32
 80095be:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095c4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d105      	bne.n	80095e4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095dc:	f043 0201 	orr.w	r2, r3, #1
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80095e4:	68f8      	ldr	r0, [r7, #12]
 80095e6:	f7ff fd6b 	bl	80090c0 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80095ea:	e00e      	b.n	800960a <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80095ec:	68fb      	ldr	r3, [r7, #12]
 80095ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095f0:	f003 0310 	and.w	r3, r3, #16
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d003      	beq.n	8009600 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80095f8:	68f8      	ldr	r0, [r7, #12]
 80095fa:	f7ff fd75 	bl	80090e8 <HAL_ADC_ErrorCallback>
}
 80095fe:	e004      	b.n	800960a <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009604:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009606:	6878      	ldr	r0, [r7, #4]
 8009608:	4798      	blx	r3
}
 800960a:	bf00      	nop
 800960c:	3710      	adds	r7, #16
 800960e:	46bd      	mov	sp, r7
 8009610:	bd80      	pop	{r7, pc}

08009612 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8009612:	b580      	push	{r7, lr}
 8009614:	b084      	sub	sp, #16
 8009616:	af00      	add	r7, sp, #0
 8009618:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800961e:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8009620:	68f8      	ldr	r0, [r7, #12]
 8009622:	f7ff fd57 	bl	80090d4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8009626:	bf00      	nop
 8009628:	3710      	adds	r7, #16
 800962a:	46bd      	mov	sp, r7
 800962c:	bd80      	pop	{r7, pc}

0800962e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800962e:	b580      	push	{r7, lr}
 8009630:	b084      	sub	sp, #16
 8009632:	af00      	add	r7, sp, #0
 8009634:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800963a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800963c:	68fb      	ldr	r3, [r7, #12]
 800963e:	2240      	movs	r2, #64	; 0x40
 8009640:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009646:	f043 0204 	orr.w	r2, r3, #4
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800964e:	68f8      	ldr	r0, [r7, #12]
 8009650:	f7ff fd4a 	bl	80090e8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8009654:	bf00      	nop
 8009656:	3710      	adds	r7, #16
 8009658:	46bd      	mov	sp, r7
 800965a:	bd80      	pop	{r7, pc}

0800965c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800965c:	b580      	push	{r7, lr}
 800965e:	b084      	sub	sp, #16
 8009660:	af00      	add	r7, sp, #0
 8009662:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	2b00      	cmp	r3, #0
 8009668:	d101      	bne.n	800966e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800966a:	2301      	movs	r3, #1
 800966c:	e0ed      	b.n	800984a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009674:	b2db      	uxtb	r3, r3
 8009676:	2b00      	cmp	r3, #0
 8009678:	d102      	bne.n	8009680 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800967a:	6878      	ldr	r0, [r7, #4]
 800967c:	f006 f9fc 	bl	800fa78 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	681a      	ldr	r2, [r3, #0]
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	f022 0202 	bic.w	r2, r2, #2
 800968e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009690:	f7ff fbb2 	bl	8008df8 <HAL_GetTick>
 8009694:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8009696:	e012      	b.n	80096be <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8009698:	f7ff fbae 	bl	8008df8 <HAL_GetTick>
 800969c:	4602      	mov	r2, r0
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	1ad3      	subs	r3, r2, r3
 80096a2:	2b0a      	cmp	r3, #10
 80096a4:	d90b      	bls.n	80096be <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096aa:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	2205      	movs	r2, #5
 80096b6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80096ba:	2301      	movs	r3, #1
 80096bc:	e0c5      	b.n	800984a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	681b      	ldr	r3, [r3, #0]
 80096c2:	685b      	ldr	r3, [r3, #4]
 80096c4:	f003 0302 	and.w	r3, r3, #2
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d1e5      	bne.n	8009698 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	681a      	ldr	r2, [r3, #0]
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	f042 0201 	orr.w	r2, r2, #1
 80096da:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80096dc:	f7ff fb8c 	bl	8008df8 <HAL_GetTick>
 80096e0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80096e2:	e012      	b.n	800970a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80096e4:	f7ff fb88 	bl	8008df8 <HAL_GetTick>
 80096e8:	4602      	mov	r2, r0
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	1ad3      	subs	r3, r2, r3
 80096ee:	2b0a      	cmp	r3, #10
 80096f0:	d90b      	bls.n	800970a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096f6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80096fa:	687b      	ldr	r3, [r7, #4]
 80096fc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	2205      	movs	r2, #5
 8009702:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8009706:	2301      	movs	r3, #1
 8009708:	e09f      	b.n	800984a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	685b      	ldr	r3, [r3, #4]
 8009710:	f003 0301 	and.w	r3, r3, #1
 8009714:	2b00      	cmp	r3, #0
 8009716:	d0e5      	beq.n	80096e4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8009718:	687b      	ldr	r3, [r7, #4]
 800971a:	7e1b      	ldrb	r3, [r3, #24]
 800971c:	2b01      	cmp	r3, #1
 800971e:	d108      	bne.n	8009732 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8009720:	687b      	ldr	r3, [r7, #4]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	681a      	ldr	r2, [r3, #0]
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800972e:	601a      	str	r2, [r3, #0]
 8009730:	e007      	b.n	8009742 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	681a      	ldr	r2, [r3, #0]
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009740:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	7e5b      	ldrb	r3, [r3, #25]
 8009746:	2b01      	cmp	r3, #1
 8009748:	d108      	bne.n	800975c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	681a      	ldr	r2, [r3, #0]
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009758:	601a      	str	r2, [r3, #0]
 800975a:	e007      	b.n	800976c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	681a      	ldr	r2, [r3, #0]
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	681b      	ldr	r3, [r3, #0]
 8009766:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800976a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	7e9b      	ldrb	r3, [r3, #26]
 8009770:	2b01      	cmp	r3, #1
 8009772:	d108      	bne.n	8009786 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	681a      	ldr	r2, [r3, #0]
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	681b      	ldr	r3, [r3, #0]
 800977e:	f042 0220 	orr.w	r2, r2, #32
 8009782:	601a      	str	r2, [r3, #0]
 8009784:	e007      	b.n	8009796 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	681a      	ldr	r2, [r3, #0]
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	f022 0220 	bic.w	r2, r2, #32
 8009794:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	7edb      	ldrb	r3, [r3, #27]
 800979a:	2b01      	cmp	r3, #1
 800979c:	d108      	bne.n	80097b0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	681b      	ldr	r3, [r3, #0]
 80097a2:	681a      	ldr	r2, [r3, #0]
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	f022 0210 	bic.w	r2, r2, #16
 80097ac:	601a      	str	r2, [r3, #0]
 80097ae:	e007      	b.n	80097c0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	681a      	ldr	r2, [r3, #0]
 80097b6:	687b      	ldr	r3, [r7, #4]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	f042 0210 	orr.w	r2, r2, #16
 80097be:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80097c0:	687b      	ldr	r3, [r7, #4]
 80097c2:	7f1b      	ldrb	r3, [r3, #28]
 80097c4:	2b01      	cmp	r3, #1
 80097c6:	d108      	bne.n	80097da <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	681a      	ldr	r2, [r3, #0]
 80097ce:	687b      	ldr	r3, [r7, #4]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	f042 0208 	orr.w	r2, r2, #8
 80097d6:	601a      	str	r2, [r3, #0]
 80097d8:	e007      	b.n	80097ea <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	681a      	ldr	r2, [r3, #0]
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	f022 0208 	bic.w	r2, r2, #8
 80097e8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	7f5b      	ldrb	r3, [r3, #29]
 80097ee:	2b01      	cmp	r3, #1
 80097f0:	d108      	bne.n	8009804 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	681a      	ldr	r2, [r3, #0]
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	f042 0204 	orr.w	r2, r2, #4
 8009800:	601a      	str	r2, [r3, #0]
 8009802:	e007      	b.n	8009814 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	681a      	ldr	r2, [r3, #0]
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	f022 0204 	bic.w	r2, r2, #4
 8009812:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	689a      	ldr	r2, [r3, #8]
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	68db      	ldr	r3, [r3, #12]
 800981c:	431a      	orrs	r2, r3
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	691b      	ldr	r3, [r3, #16]
 8009822:	431a      	orrs	r2, r3
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	695b      	ldr	r3, [r3, #20]
 8009828:	ea42 0103 	orr.w	r1, r2, r3
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	685b      	ldr	r3, [r3, #4]
 8009830:	1e5a      	subs	r2, r3, #1
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	430a      	orrs	r2, r1
 8009838:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	2200      	movs	r2, #0
 800983e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	2201      	movs	r2, #1
 8009844:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8009848:	2300      	movs	r3, #0
}
 800984a:	4618      	mov	r0, r3
 800984c:	3710      	adds	r7, #16
 800984e:	46bd      	mov	sp, r7
 8009850:	bd80      	pop	{r7, pc}
	...

08009854 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8009854:	b480      	push	{r7}
 8009856:	b087      	sub	sp, #28
 8009858:	af00      	add	r7, sp, #0
 800985a:	6078      	str	r0, [r7, #4]
 800985c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800985e:	687b      	ldr	r3, [r7, #4]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	f893 3020 	ldrb.w	r3, [r3, #32]
 800986a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800986c:	7cfb      	ldrb	r3, [r7, #19]
 800986e:	2b01      	cmp	r3, #1
 8009870:	d003      	beq.n	800987a <HAL_CAN_ConfigFilter+0x26>
 8009872:	7cfb      	ldrb	r3, [r7, #19]
 8009874:	2b02      	cmp	r3, #2
 8009876:	f040 80be 	bne.w	80099f6 <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 800987a:	4b65      	ldr	r3, [pc, #404]	; (8009a10 <HAL_CAN_ConfigFilter+0x1bc>)
 800987c:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800987e:	697b      	ldr	r3, [r7, #20]
 8009880:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8009884:	f043 0201 	orr.w	r2, r3, #1
 8009888:	697b      	ldr	r3, [r7, #20]
 800988a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 800988e:	697b      	ldr	r3, [r7, #20]
 8009890:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8009894:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8009898:	697b      	ldr	r3, [r7, #20]
 800989a:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 800989e:	697b      	ldr	r3, [r7, #20]
 80098a0:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80098a4:	683b      	ldr	r3, [r7, #0]
 80098a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098a8:	021b      	lsls	r3, r3, #8
 80098aa:	431a      	orrs	r2, r3
 80098ac:	697b      	ldr	r3, [r7, #20]
 80098ae:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80098b2:	683b      	ldr	r3, [r7, #0]
 80098b4:	695b      	ldr	r3, [r3, #20]
 80098b6:	f003 031f 	and.w	r3, r3, #31
 80098ba:	2201      	movs	r2, #1
 80098bc:	fa02 f303 	lsl.w	r3, r2, r3
 80098c0:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80098c2:	697b      	ldr	r3, [r7, #20]
 80098c4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	43db      	mvns	r3, r3
 80098cc:	401a      	ands	r2, r3
 80098ce:	697b      	ldr	r3, [r7, #20]
 80098d0:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80098d4:	683b      	ldr	r3, [r7, #0]
 80098d6:	69db      	ldr	r3, [r3, #28]
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d123      	bne.n	8009924 <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80098dc:	697b      	ldr	r3, [r7, #20]
 80098de:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	43db      	mvns	r3, r3
 80098e6:	401a      	ands	r2, r3
 80098e8:	697b      	ldr	r3, [r7, #20]
 80098ea:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80098ee:	683b      	ldr	r3, [r7, #0]
 80098f0:	68db      	ldr	r3, [r3, #12]
 80098f2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80098f4:	683b      	ldr	r3, [r7, #0]
 80098f6:	685b      	ldr	r3, [r3, #4]
 80098f8:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80098fa:	683a      	ldr	r2, [r7, #0]
 80098fc:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80098fe:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8009900:	697b      	ldr	r3, [r7, #20]
 8009902:	3248      	adds	r2, #72	; 0x48
 8009904:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8009908:	683b      	ldr	r3, [r7, #0]
 800990a:	689b      	ldr	r3, [r3, #8]
 800990c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800990e:	683b      	ldr	r3, [r7, #0]
 8009910:	681b      	ldr	r3, [r3, #0]
 8009912:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8009914:	683b      	ldr	r3, [r7, #0]
 8009916:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8009918:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800991a:	6979      	ldr	r1, [r7, #20]
 800991c:	3348      	adds	r3, #72	; 0x48
 800991e:	00db      	lsls	r3, r3, #3
 8009920:	440b      	add	r3, r1
 8009922:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8009924:	683b      	ldr	r3, [r7, #0]
 8009926:	69db      	ldr	r3, [r3, #28]
 8009928:	2b01      	cmp	r3, #1
 800992a:	d122      	bne.n	8009972 <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800992c:	697b      	ldr	r3, [r7, #20]
 800992e:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	431a      	orrs	r2, r3
 8009936:	697b      	ldr	r3, [r7, #20]
 8009938:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800993c:	683b      	ldr	r3, [r7, #0]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8009942:	683b      	ldr	r3, [r7, #0]
 8009944:	685b      	ldr	r3, [r3, #4]
 8009946:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8009948:	683a      	ldr	r2, [r7, #0]
 800994a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800994c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800994e:	697b      	ldr	r3, [r7, #20]
 8009950:	3248      	adds	r2, #72	; 0x48
 8009952:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8009956:	683b      	ldr	r3, [r7, #0]
 8009958:	689b      	ldr	r3, [r3, #8]
 800995a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800995c:	683b      	ldr	r3, [r7, #0]
 800995e:	68db      	ldr	r3, [r3, #12]
 8009960:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8009962:	683b      	ldr	r3, [r7, #0]
 8009964:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8009966:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8009968:	6979      	ldr	r1, [r7, #20]
 800996a:	3348      	adds	r3, #72	; 0x48
 800996c:	00db      	lsls	r3, r3, #3
 800996e:	440b      	add	r3, r1
 8009970:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8009972:	683b      	ldr	r3, [r7, #0]
 8009974:	699b      	ldr	r3, [r3, #24]
 8009976:	2b00      	cmp	r3, #0
 8009978:	d109      	bne.n	800998e <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800997a:	697b      	ldr	r3, [r7, #20]
 800997c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	43db      	mvns	r3, r3
 8009984:	401a      	ands	r2, r3
 8009986:	697b      	ldr	r3, [r7, #20]
 8009988:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800998c:	e007      	b.n	800999e <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800998e:	697b      	ldr	r3, [r7, #20]
 8009990:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	431a      	orrs	r2, r3
 8009998:	697b      	ldr	r3, [r7, #20]
 800999a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800999e:	683b      	ldr	r3, [r7, #0]
 80099a0:	691b      	ldr	r3, [r3, #16]
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d109      	bne.n	80099ba <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80099a6:	697b      	ldr	r3, [r7, #20]
 80099a8:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	43db      	mvns	r3, r3
 80099b0:	401a      	ands	r2, r3
 80099b2:	697b      	ldr	r3, [r7, #20]
 80099b4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80099b8:	e007      	b.n	80099ca <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80099ba:	697b      	ldr	r3, [r7, #20]
 80099bc:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	431a      	orrs	r2, r3
 80099c4:	697b      	ldr	r3, [r7, #20]
 80099c6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80099ca:	683b      	ldr	r3, [r7, #0]
 80099cc:	6a1b      	ldr	r3, [r3, #32]
 80099ce:	2b01      	cmp	r3, #1
 80099d0:	d107      	bne.n	80099e2 <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80099d2:	697b      	ldr	r3, [r7, #20]
 80099d4:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	431a      	orrs	r2, r3
 80099dc:	697b      	ldr	r3, [r7, #20]
 80099de:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80099e2:	697b      	ldr	r3, [r7, #20]
 80099e4:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80099e8:	f023 0201 	bic.w	r2, r3, #1
 80099ec:	697b      	ldr	r3, [r7, #20]
 80099ee:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80099f2:	2300      	movs	r3, #0
 80099f4:	e006      	b.n	8009a04 <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099fa:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8009a02:	2301      	movs	r3, #1
  }
}
 8009a04:	4618      	mov	r0, r3
 8009a06:	371c      	adds	r7, #28
 8009a08:	46bd      	mov	sp, r7
 8009a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a0e:	4770      	bx	lr
 8009a10:	40006400 	.word	0x40006400

08009a14 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8009a14:	b580      	push	{r7, lr}
 8009a16:	b084      	sub	sp, #16
 8009a18:	af00      	add	r7, sp, #0
 8009a1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009a22:	b2db      	uxtb	r3, r3
 8009a24:	2b01      	cmp	r3, #1
 8009a26:	d12e      	bne.n	8009a86 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	2202      	movs	r2, #2
 8009a2c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	681a      	ldr	r2, [r3, #0]
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	f022 0201 	bic.w	r2, r2, #1
 8009a3e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8009a40:	f7ff f9da 	bl	8008df8 <HAL_GetTick>
 8009a44:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8009a46:	e012      	b.n	8009a6e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8009a48:	f7ff f9d6 	bl	8008df8 <HAL_GetTick>
 8009a4c:	4602      	mov	r2, r0
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	1ad3      	subs	r3, r2, r3
 8009a52:	2b0a      	cmp	r3, #10
 8009a54:	d90b      	bls.n	8009a6e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a5a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	2205      	movs	r2, #5
 8009a66:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8009a6a:	2301      	movs	r3, #1
 8009a6c:	e012      	b.n	8009a94 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	681b      	ldr	r3, [r3, #0]
 8009a72:	685b      	ldr	r3, [r3, #4]
 8009a74:	f003 0301 	and.w	r3, r3, #1
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d1e5      	bne.n	8009a48 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	2200      	movs	r2, #0
 8009a80:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8009a82:	2300      	movs	r3, #0
 8009a84:	e006      	b.n	8009a94 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a8a:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8009a92:	2301      	movs	r3, #1
  }
}
 8009a94:	4618      	mov	r0, r3
 8009a96:	3710      	adds	r7, #16
 8009a98:	46bd      	mov	sp, r7
 8009a9a:	bd80      	pop	{r7, pc}

08009a9c <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8009a9c:	b480      	push	{r7}
 8009a9e:	b087      	sub	sp, #28
 8009aa0:	af00      	add	r7, sp, #0
 8009aa2:	60f8      	str	r0, [r7, #12]
 8009aa4:	60b9      	str	r1, [r7, #8]
 8009aa6:	607a      	str	r2, [r7, #4]
 8009aa8:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009ab0:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8009ab2:	7dfb      	ldrb	r3, [r7, #23]
 8009ab4:	2b01      	cmp	r3, #1
 8009ab6:	d003      	beq.n	8009ac0 <HAL_CAN_GetRxMessage+0x24>
 8009ab8:	7dfb      	ldrb	r3, [r7, #23]
 8009aba:	2b02      	cmp	r3, #2
 8009abc:	f040 80f4 	bne.w	8009ca8 <HAL_CAN_GetRxMessage+0x20c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8009ac0:	68bb      	ldr	r3, [r7, #8]
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d10e      	bne.n	8009ae4 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8009ac6:	68fb      	ldr	r3, [r7, #12]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	68db      	ldr	r3, [r3, #12]
 8009acc:	f003 0303 	and.w	r3, r3, #3
 8009ad0:	2b00      	cmp	r3, #0
 8009ad2:	d116      	bne.n	8009b02 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8009ad4:	68fb      	ldr	r3, [r7, #12]
 8009ad6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ad8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8009ae0:	2301      	movs	r3, #1
 8009ae2:	e0e8      	b.n	8009cb6 <HAL_CAN_GetRxMessage+0x21a>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8009ae4:	68fb      	ldr	r3, [r7, #12]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	691b      	ldr	r3, [r3, #16]
 8009aea:	f003 0303 	and.w	r3, r3, #3
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d107      	bne.n	8009b02 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009af6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8009afe:	2301      	movs	r3, #1
 8009b00:	e0d9      	b.n	8009cb6 <HAL_CAN_GetRxMessage+0x21a>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	681a      	ldr	r2, [r3, #0]
 8009b06:	68bb      	ldr	r3, [r7, #8]
 8009b08:	331b      	adds	r3, #27
 8009b0a:	011b      	lsls	r3, r3, #4
 8009b0c:	4413      	add	r3, r2
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	f003 0204 	and.w	r2, r3, #4
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	689b      	ldr	r3, [r3, #8]
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	d10c      	bne.n	8009b3a <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8009b20:	68fb      	ldr	r3, [r7, #12]
 8009b22:	681a      	ldr	r2, [r3, #0]
 8009b24:	68bb      	ldr	r3, [r7, #8]
 8009b26:	331b      	adds	r3, #27
 8009b28:	011b      	lsls	r3, r3, #4
 8009b2a:	4413      	add	r3, r2
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	0d5b      	lsrs	r3, r3, #21
 8009b30:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	601a      	str	r2, [r3, #0]
 8009b38:	e00b      	b.n	8009b52 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	681a      	ldr	r2, [r3, #0]
 8009b3e:	68bb      	ldr	r3, [r7, #8]
 8009b40:	331b      	adds	r3, #27
 8009b42:	011b      	lsls	r3, r3, #4
 8009b44:	4413      	add	r3, r2
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	08db      	lsrs	r3, r3, #3
 8009b4a:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	681a      	ldr	r2, [r3, #0]
 8009b56:	68bb      	ldr	r3, [r7, #8]
 8009b58:	331b      	adds	r3, #27
 8009b5a:	011b      	lsls	r3, r3, #4
 8009b5c:	4413      	add	r3, r2
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	085b      	lsrs	r3, r3, #1
 8009b62:	f003 0201 	and.w	r2, r3, #1
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	681a      	ldr	r2, [r3, #0]
 8009b6e:	68bb      	ldr	r3, [r7, #8]
 8009b70:	331b      	adds	r3, #27
 8009b72:	011b      	lsls	r3, r3, #4
 8009b74:	4413      	add	r3, r2
 8009b76:	3304      	adds	r3, #4
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	f003 020f 	and.w	r2, r3, #15
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	681a      	ldr	r2, [r3, #0]
 8009b86:	68bb      	ldr	r3, [r7, #8]
 8009b88:	331b      	adds	r3, #27
 8009b8a:	011b      	lsls	r3, r3, #4
 8009b8c:	4413      	add	r3, r2
 8009b8e:	3304      	adds	r3, #4
 8009b90:	681b      	ldr	r3, [r3, #0]
 8009b92:	0a1b      	lsrs	r3, r3, #8
 8009b94:	b2da      	uxtb	r2, r3
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	681a      	ldr	r2, [r3, #0]
 8009b9e:	68bb      	ldr	r3, [r7, #8]
 8009ba0:	331b      	adds	r3, #27
 8009ba2:	011b      	lsls	r3, r3, #4
 8009ba4:	4413      	add	r3, r2
 8009ba6:	3304      	adds	r3, #4
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	0c1b      	lsrs	r3, r3, #16
 8009bac:	b29a      	uxth	r2, r3
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8009bb2:	68fb      	ldr	r3, [r7, #12]
 8009bb4:	681a      	ldr	r2, [r3, #0]
 8009bb6:	68bb      	ldr	r3, [r7, #8]
 8009bb8:	011b      	lsls	r3, r3, #4
 8009bba:	4413      	add	r3, r2
 8009bbc:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	b2da      	uxtb	r2, r3
 8009bc4:	683b      	ldr	r3, [r7, #0]
 8009bc6:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8009bc8:	68fb      	ldr	r3, [r7, #12]
 8009bca:	681a      	ldr	r2, [r3, #0]
 8009bcc:	68bb      	ldr	r3, [r7, #8]
 8009bce:	011b      	lsls	r3, r3, #4
 8009bd0:	4413      	add	r3, r2
 8009bd2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8009bd6:	681b      	ldr	r3, [r3, #0]
 8009bd8:	0a1a      	lsrs	r2, r3, #8
 8009bda:	683b      	ldr	r3, [r7, #0]
 8009bdc:	3301      	adds	r3, #1
 8009bde:	b2d2      	uxtb	r2, r2
 8009be0:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	681a      	ldr	r2, [r3, #0]
 8009be6:	68bb      	ldr	r3, [r7, #8]
 8009be8:	011b      	lsls	r3, r3, #4
 8009bea:	4413      	add	r3, r2
 8009bec:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	0c1a      	lsrs	r2, r3, #16
 8009bf4:	683b      	ldr	r3, [r7, #0]
 8009bf6:	3302      	adds	r3, #2
 8009bf8:	b2d2      	uxtb	r2, r2
 8009bfa:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	681a      	ldr	r2, [r3, #0]
 8009c00:	68bb      	ldr	r3, [r7, #8]
 8009c02:	011b      	lsls	r3, r3, #4
 8009c04:	4413      	add	r3, r2
 8009c06:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	0e1a      	lsrs	r2, r3, #24
 8009c0e:	683b      	ldr	r3, [r7, #0]
 8009c10:	3303      	adds	r3, #3
 8009c12:	b2d2      	uxtb	r2, r2
 8009c14:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8009c16:	68fb      	ldr	r3, [r7, #12]
 8009c18:	681a      	ldr	r2, [r3, #0]
 8009c1a:	68bb      	ldr	r3, [r7, #8]
 8009c1c:	011b      	lsls	r3, r3, #4
 8009c1e:	4413      	add	r3, r2
 8009c20:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8009c24:	681a      	ldr	r2, [r3, #0]
 8009c26:	683b      	ldr	r3, [r7, #0]
 8009c28:	3304      	adds	r3, #4
 8009c2a:	b2d2      	uxtb	r2, r2
 8009c2c:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	681a      	ldr	r2, [r3, #0]
 8009c32:	68bb      	ldr	r3, [r7, #8]
 8009c34:	011b      	lsls	r3, r3, #4
 8009c36:	4413      	add	r3, r2
 8009c38:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	0a1a      	lsrs	r2, r3, #8
 8009c40:	683b      	ldr	r3, [r7, #0]
 8009c42:	3305      	adds	r3, #5
 8009c44:	b2d2      	uxtb	r2, r2
 8009c46:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8009c48:	68fb      	ldr	r3, [r7, #12]
 8009c4a:	681a      	ldr	r2, [r3, #0]
 8009c4c:	68bb      	ldr	r3, [r7, #8]
 8009c4e:	011b      	lsls	r3, r3, #4
 8009c50:	4413      	add	r3, r2
 8009c52:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	0c1a      	lsrs	r2, r3, #16
 8009c5a:	683b      	ldr	r3, [r7, #0]
 8009c5c:	3306      	adds	r3, #6
 8009c5e:	b2d2      	uxtb	r2, r2
 8009c60:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	681a      	ldr	r2, [r3, #0]
 8009c66:	68bb      	ldr	r3, [r7, #8]
 8009c68:	011b      	lsls	r3, r3, #4
 8009c6a:	4413      	add	r3, r2
 8009c6c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8009c70:	681b      	ldr	r3, [r3, #0]
 8009c72:	0e1a      	lsrs	r2, r3, #24
 8009c74:	683b      	ldr	r3, [r7, #0]
 8009c76:	3307      	adds	r3, #7
 8009c78:	b2d2      	uxtb	r2, r2
 8009c7a:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8009c7c:	68bb      	ldr	r3, [r7, #8]
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d108      	bne.n	8009c94 <HAL_CAN_GetRxMessage+0x1f8>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	68da      	ldr	r2, [r3, #12]
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	f042 0220 	orr.w	r2, r2, #32
 8009c90:	60da      	str	r2, [r3, #12]
 8009c92:	e007      	b.n	8009ca4 <HAL_CAN_GetRxMessage+0x208>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	691a      	ldr	r2, [r3, #16]
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	f042 0220 	orr.w	r2, r2, #32
 8009ca2:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	e006      	b.n	8009cb6 <HAL_CAN_GetRxMessage+0x21a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8009ca8:	68fb      	ldr	r3, [r7, #12]
 8009caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cac:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8009cb4:	2301      	movs	r3, #1
  }
}
 8009cb6:	4618      	mov	r0, r3
 8009cb8:	371c      	adds	r7, #28
 8009cba:	46bd      	mov	sp, r7
 8009cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cc0:	4770      	bx	lr

08009cc2 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8009cc2:	b480      	push	{r7}
 8009cc4:	b085      	sub	sp, #20
 8009cc6:	af00      	add	r7, sp, #0
 8009cc8:	6078      	str	r0, [r7, #4]
 8009cca:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009cd2:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8009cd4:	7bfb      	ldrb	r3, [r7, #15]
 8009cd6:	2b01      	cmp	r3, #1
 8009cd8:	d002      	beq.n	8009ce0 <HAL_CAN_ActivateNotification+0x1e>
 8009cda:	7bfb      	ldrb	r3, [r7, #15]
 8009cdc:	2b02      	cmp	r3, #2
 8009cde:	d109      	bne.n	8009cf4 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	6959      	ldr	r1, [r3, #20]
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	683a      	ldr	r2, [r7, #0]
 8009cec:	430a      	orrs	r2, r1
 8009cee:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8009cf0:	2300      	movs	r3, #0
 8009cf2:	e006      	b.n	8009d02 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009cf8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8009d00:	2301      	movs	r3, #1
  }
}
 8009d02:	4618      	mov	r0, r3
 8009d04:	3714      	adds	r7, #20
 8009d06:	46bd      	mov	sp, r7
 8009d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d0c:	4770      	bx	lr

08009d0e <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8009d0e:	b580      	push	{r7, lr}
 8009d10:	b08a      	sub	sp, #40	; 0x28
 8009d12:	af00      	add	r7, sp, #0
 8009d14:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8009d16:	2300      	movs	r3, #0
 8009d18:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	695b      	ldr	r3, [r3, #20]
 8009d20:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	685b      	ldr	r3, [r3, #4]
 8009d28:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	689b      	ldr	r3, [r3, #8]
 8009d30:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	68db      	ldr	r3, [r3, #12]
 8009d38:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	691b      	ldr	r3, [r3, #16]
 8009d40:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	699b      	ldr	r3, [r3, #24]
 8009d48:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8009d4a:	6a3b      	ldr	r3, [r7, #32]
 8009d4c:	f003 0301 	and.w	r3, r3, #1
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d07c      	beq.n	8009e4e <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8009d54:	69bb      	ldr	r3, [r7, #24]
 8009d56:	f003 0301 	and.w	r3, r3, #1
 8009d5a:	2b00      	cmp	r3, #0
 8009d5c:	d023      	beq.n	8009da6 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	2201      	movs	r2, #1
 8009d64:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8009d66:	69bb      	ldr	r3, [r7, #24]
 8009d68:	f003 0302 	and.w	r3, r3, #2
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d003      	beq.n	8009d78 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8009d70:	6878      	ldr	r0, [r7, #4]
 8009d72:	f005 ff67 	bl	800fc44 <HAL_CAN_TxMailbox0CompleteCallback>
 8009d76:	e016      	b.n	8009da6 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8009d78:	69bb      	ldr	r3, [r7, #24]
 8009d7a:	f003 0304 	and.w	r3, r3, #4
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d004      	beq.n	8009d8c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8009d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d84:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8009d88:	627b      	str	r3, [r7, #36]	; 0x24
 8009d8a:	e00c      	b.n	8009da6 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8009d8c:	69bb      	ldr	r3, [r7, #24]
 8009d8e:	f003 0308 	and.w	r3, r3, #8
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d004      	beq.n	8009da0 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8009d96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d98:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8009d9c:	627b      	str	r3, [r7, #36]	; 0x24
 8009d9e:	e002      	b.n	8009da6 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8009da0:	6878      	ldr	r0, [r7, #4]
 8009da2:	f000 f965 	bl	800a070 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8009da6:	69bb      	ldr	r3, [r7, #24]
 8009da8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d024      	beq.n	8009dfa <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8009db8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8009dba:	69bb      	ldr	r3, [r7, #24]
 8009dbc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d003      	beq.n	8009dcc <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8009dc4:	6878      	ldr	r0, [r7, #4]
 8009dc6:	f005 ff4d 	bl	800fc64 <HAL_CAN_TxMailbox1CompleteCallback>
 8009dca:	e016      	b.n	8009dfa <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8009dcc:	69bb      	ldr	r3, [r7, #24]
 8009dce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009dd2:	2b00      	cmp	r3, #0
 8009dd4:	d004      	beq.n	8009de0 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8009dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dd8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8009ddc:	627b      	str	r3, [r7, #36]	; 0x24
 8009dde:	e00c      	b.n	8009dfa <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8009de0:	69bb      	ldr	r3, [r7, #24]
 8009de2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d004      	beq.n	8009df4 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8009dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009df0:	627b      	str	r3, [r7, #36]	; 0x24
 8009df2:	e002      	b.n	8009dfa <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8009df4:	6878      	ldr	r0, [r7, #4]
 8009df6:	f000 f945 	bl	800a084 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8009dfa:	69bb      	ldr	r3, [r7, #24]
 8009dfc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009e00:	2b00      	cmp	r3, #0
 8009e02:	d024      	beq.n	8009e4e <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8009e0c:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8009e0e:	69bb      	ldr	r3, [r7, #24]
 8009e10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009e14:	2b00      	cmp	r3, #0
 8009e16:	d003      	beq.n	8009e20 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8009e18:	6878      	ldr	r0, [r7, #4]
 8009e1a:	f005 ff33 	bl	800fc84 <HAL_CAN_TxMailbox2CompleteCallback>
 8009e1e:	e016      	b.n	8009e4e <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8009e20:	69bb      	ldr	r3, [r7, #24]
 8009e22:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d004      	beq.n	8009e34 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8009e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e2c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009e30:	627b      	str	r3, [r7, #36]	; 0x24
 8009e32:	e00c      	b.n	8009e4e <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8009e34:	69bb      	ldr	r3, [r7, #24]
 8009e36:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d004      	beq.n	8009e48 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8009e3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e40:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009e44:	627b      	str	r3, [r7, #36]	; 0x24
 8009e46:	e002      	b.n	8009e4e <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8009e48:	6878      	ldr	r0, [r7, #4]
 8009e4a:	f000 f925 	bl	800a098 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8009e4e:	6a3b      	ldr	r3, [r7, #32]
 8009e50:	f003 0308 	and.w	r3, r3, #8
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d00c      	beq.n	8009e72 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8009e58:	697b      	ldr	r3, [r7, #20]
 8009e5a:	f003 0310 	and.w	r3, r3, #16
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d007      	beq.n	8009e72 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8009e62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009e64:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8009e68:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8009e6a:	687b      	ldr	r3, [r7, #4]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	2210      	movs	r2, #16
 8009e70:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8009e72:	6a3b      	ldr	r3, [r7, #32]
 8009e74:	f003 0304 	and.w	r3, r3, #4
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d00b      	beq.n	8009e94 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8009e7c:	697b      	ldr	r3, [r7, #20]
 8009e7e:	f003 0308 	and.w	r3, r3, #8
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	d006      	beq.n	8009e94 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	681b      	ldr	r3, [r3, #0]
 8009e8a:	2208      	movs	r2, #8
 8009e8c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8009e8e:	6878      	ldr	r0, [r7, #4]
 8009e90:	f000 f90c 	bl	800a0ac <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8009e94:	6a3b      	ldr	r3, [r7, #32]
 8009e96:	f003 0302 	and.w	r3, r3, #2
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d009      	beq.n	8009eb2 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	681b      	ldr	r3, [r3, #0]
 8009ea2:	68db      	ldr	r3, [r3, #12]
 8009ea4:	f003 0303 	and.w	r3, r3, #3
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d002      	beq.n	8009eb2 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8009eac:	6878      	ldr	r0, [r7, #4]
 8009eae:	f005 fef9 	bl	800fca4 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8009eb2:	6a3b      	ldr	r3, [r7, #32]
 8009eb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d00c      	beq.n	8009ed6 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8009ebc:	693b      	ldr	r3, [r7, #16]
 8009ebe:	f003 0310 	and.w	r3, r3, #16
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d007      	beq.n	8009ed6 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8009ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ec8:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8009ecc:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	2210      	movs	r2, #16
 8009ed4:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8009ed6:	6a3b      	ldr	r3, [r7, #32]
 8009ed8:	f003 0320 	and.w	r3, r3, #32
 8009edc:	2b00      	cmp	r3, #0
 8009ede:	d00b      	beq.n	8009ef8 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8009ee0:	693b      	ldr	r3, [r7, #16]
 8009ee2:	f003 0308 	and.w	r3, r3, #8
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d006      	beq.n	8009ef8 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	2208      	movs	r2, #8
 8009ef0:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8009ef2:	6878      	ldr	r0, [r7, #4]
 8009ef4:	f000 f8ee 	bl	800a0d4 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8009ef8:	6a3b      	ldr	r3, [r7, #32]
 8009efa:	f003 0310 	and.w	r3, r3, #16
 8009efe:	2b00      	cmp	r3, #0
 8009f00:	d009      	beq.n	8009f16 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	691b      	ldr	r3, [r3, #16]
 8009f08:	f003 0303 	and.w	r3, r3, #3
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d002      	beq.n	8009f16 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8009f10:	6878      	ldr	r0, [r7, #4]
 8009f12:	f000 f8d5 	bl	800a0c0 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8009f16:	6a3b      	ldr	r3, [r7, #32]
 8009f18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d00b      	beq.n	8009f38 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8009f20:	69fb      	ldr	r3, [r7, #28]
 8009f22:	f003 0310 	and.w	r3, r3, #16
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d006      	beq.n	8009f38 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	2210      	movs	r2, #16
 8009f30:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8009f32:	6878      	ldr	r0, [r7, #4]
 8009f34:	f000 f8d8 	bl	800a0e8 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8009f38:	6a3b      	ldr	r3, [r7, #32]
 8009f3a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d00b      	beq.n	8009f5a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8009f42:	69fb      	ldr	r3, [r7, #28]
 8009f44:	f003 0308 	and.w	r3, r3, #8
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d006      	beq.n	8009f5a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	681b      	ldr	r3, [r3, #0]
 8009f50:	2208      	movs	r2, #8
 8009f52:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8009f54:	6878      	ldr	r0, [r7, #4]
 8009f56:	f000 f8d1 	bl	800a0fc <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8009f5a:	6a3b      	ldr	r3, [r7, #32]
 8009f5c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d075      	beq.n	800a050 <HAL_CAN_IRQHandler+0x342>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8009f64:	69fb      	ldr	r3, [r7, #28]
 8009f66:	f003 0304 	and.w	r3, r3, #4
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d06c      	beq.n	800a048 <HAL_CAN_IRQHandler+0x33a>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8009f6e:	6a3b      	ldr	r3, [r7, #32]
 8009f70:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d008      	beq.n	8009f8a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d003      	beq.n	8009f8a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8009f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f84:	f043 0301 	orr.w	r3, r3, #1
 8009f88:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8009f8a:	6a3b      	ldr	r3, [r7, #32]
 8009f8c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009f90:	2b00      	cmp	r3, #0
 8009f92:	d008      	beq.n	8009fa6 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d003      	beq.n	8009fa6 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8009f9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fa0:	f043 0302 	orr.w	r3, r3, #2
 8009fa4:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8009fa6:	6a3b      	ldr	r3, [r7, #32]
 8009fa8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d008      	beq.n	8009fc2 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8009fb6:	2b00      	cmp	r3, #0
 8009fb8:	d003      	beq.n	8009fc2 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8009fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009fbc:	f043 0304 	orr.w	r3, r3, #4
 8009fc0:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8009fc2:	6a3b      	ldr	r3, [r7, #32]
 8009fc4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009fc8:	2b00      	cmp	r3, #0
 8009fca:	d03d      	beq.n	800a048 <HAL_CAN_IRQHandler+0x33a>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8009fd2:	2b00      	cmp	r3, #0
 8009fd4:	d038      	beq.n	800a048 <HAL_CAN_IRQHandler+0x33a>
      {
        switch (esrflags & CAN_ESR_LEC)
 8009fd6:	68fb      	ldr	r3, [r7, #12]
 8009fd8:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8009fdc:	2b30      	cmp	r3, #48	; 0x30
 8009fde:	d017      	beq.n	800a010 <HAL_CAN_IRQHandler+0x302>
 8009fe0:	2b30      	cmp	r3, #48	; 0x30
 8009fe2:	d804      	bhi.n	8009fee <HAL_CAN_IRQHandler+0x2e0>
 8009fe4:	2b10      	cmp	r3, #16
 8009fe6:	d009      	beq.n	8009ffc <HAL_CAN_IRQHandler+0x2ee>
 8009fe8:	2b20      	cmp	r3, #32
 8009fea:	d00c      	beq.n	800a006 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8009fec:	e024      	b.n	800a038 <HAL_CAN_IRQHandler+0x32a>
        switch (esrflags & CAN_ESR_LEC)
 8009fee:	2b50      	cmp	r3, #80	; 0x50
 8009ff0:	d018      	beq.n	800a024 <HAL_CAN_IRQHandler+0x316>
 8009ff2:	2b60      	cmp	r3, #96	; 0x60
 8009ff4:	d01b      	beq.n	800a02e <HAL_CAN_IRQHandler+0x320>
 8009ff6:	2b40      	cmp	r3, #64	; 0x40
 8009ff8:	d00f      	beq.n	800a01a <HAL_CAN_IRQHandler+0x30c>
            break;
 8009ffa:	e01d      	b.n	800a038 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_STF;
 8009ffc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ffe:	f043 0308 	orr.w	r3, r3, #8
 800a002:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a004:	e018      	b.n	800a038 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_FOR;
 800a006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a008:	f043 0310 	orr.w	r3, r3, #16
 800a00c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a00e:	e013      	b.n	800a038 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_ACK;
 800a010:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a012:	f043 0320 	orr.w	r3, r3, #32
 800a016:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a018:	e00e      	b.n	800a038 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BR;
 800a01a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a01c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a020:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a022:	e009      	b.n	800a038 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_BD;
 800a024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a026:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a02a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a02c:	e004      	b.n	800a038 <HAL_CAN_IRQHandler+0x32a>
            errorcode |= HAL_CAN_ERROR_CRC;
 800a02e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a030:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a034:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800a036:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	681b      	ldr	r3, [r3, #0]
 800a03c:	699a      	ldr	r2, [r3, #24]
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800a046:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 800a048:	687b      	ldr	r3, [r7, #4]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	2204      	movs	r2, #4
 800a04e:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800a050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a052:	2b00      	cmp	r3, #0
 800a054:	d008      	beq.n	800a068 <HAL_CAN_IRQHandler+0x35a>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800a05a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a05c:	431a      	orrs	r2, r3
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800a062:	6878      	ldr	r0, [r7, #4]
 800a064:	f000 f854 	bl	800a110 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 800a068:	bf00      	nop
 800a06a:	3728      	adds	r7, #40	; 0x28
 800a06c:	46bd      	mov	sp, r7
 800a06e:	bd80      	pop	{r7, pc}

0800a070 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 800a070:	b480      	push	{r7}
 800a072:	b083      	sub	sp, #12
 800a074:	af00      	add	r7, sp, #0
 800a076:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800a078:	bf00      	nop
 800a07a:	370c      	adds	r7, #12
 800a07c:	46bd      	mov	sp, r7
 800a07e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a082:	4770      	bx	lr

0800a084 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800a084:	b480      	push	{r7}
 800a086:	b083      	sub	sp, #12
 800a088:	af00      	add	r7, sp, #0
 800a08a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800a08c:	bf00      	nop
 800a08e:	370c      	adds	r7, #12
 800a090:	46bd      	mov	sp, r7
 800a092:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a096:	4770      	bx	lr

0800a098 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800a098:	b480      	push	{r7}
 800a09a:	b083      	sub	sp, #12
 800a09c:	af00      	add	r7, sp, #0
 800a09e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 800a0a0:	bf00      	nop
 800a0a2:	370c      	adds	r7, #12
 800a0a4:	46bd      	mov	sp, r7
 800a0a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0aa:	4770      	bx	lr

0800a0ac <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800a0ac:	b480      	push	{r7}
 800a0ae:	b083      	sub	sp, #12
 800a0b0:	af00      	add	r7, sp, #0
 800a0b2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 800a0b4:	bf00      	nop
 800a0b6:	370c      	adds	r7, #12
 800a0b8:	46bd      	mov	sp, r7
 800a0ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0be:	4770      	bx	lr

0800a0c0 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800a0c0:	b480      	push	{r7}
 800a0c2:	b083      	sub	sp, #12
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800a0c8:	bf00      	nop
 800a0ca:	370c      	adds	r7, #12
 800a0cc:	46bd      	mov	sp, r7
 800a0ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d2:	4770      	bx	lr

0800a0d4 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 800a0d4:	b480      	push	{r7}
 800a0d6:	b083      	sub	sp, #12
 800a0d8:	af00      	add	r7, sp, #0
 800a0da:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800a0dc:	bf00      	nop
 800a0de:	370c      	adds	r7, #12
 800a0e0:	46bd      	mov	sp, r7
 800a0e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0e6:	4770      	bx	lr

0800a0e8 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800a0e8:	b480      	push	{r7}
 800a0ea:	b083      	sub	sp, #12
 800a0ec:	af00      	add	r7, sp, #0
 800a0ee:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 800a0f0:	bf00      	nop
 800a0f2:	370c      	adds	r7, #12
 800a0f4:	46bd      	mov	sp, r7
 800a0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0fa:	4770      	bx	lr

0800a0fc <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800a0fc:	b480      	push	{r7}
 800a0fe:	b083      	sub	sp, #12
 800a100:	af00      	add	r7, sp, #0
 800a102:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 800a104:	bf00      	nop
 800a106:	370c      	adds	r7, #12
 800a108:	46bd      	mov	sp, r7
 800a10a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a10e:	4770      	bx	lr

0800a110 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800a110:	b480      	push	{r7}
 800a112:	b083      	sub	sp, #12
 800a114:	af00      	add	r7, sp, #0
 800a116:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 800a118:	bf00      	nop
 800a11a:	370c      	adds	r7, #12
 800a11c:	46bd      	mov	sp, r7
 800a11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a122:	4770      	bx	lr

0800a124 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a124:	b480      	push	{r7}
 800a126:	b085      	sub	sp, #20
 800a128:	af00      	add	r7, sp, #0
 800a12a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	f003 0307 	and.w	r3, r3, #7
 800a132:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800a134:	4b0c      	ldr	r3, [pc, #48]	; (800a168 <__NVIC_SetPriorityGrouping+0x44>)
 800a136:	68db      	ldr	r3, [r3, #12]
 800a138:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800a13a:	68ba      	ldr	r2, [r7, #8]
 800a13c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800a140:	4013      	ands	r3, r2
 800a142:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800a148:	68bb      	ldr	r3, [r7, #8]
 800a14a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800a14c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800a150:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a154:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800a156:	4a04      	ldr	r2, [pc, #16]	; (800a168 <__NVIC_SetPriorityGrouping+0x44>)
 800a158:	68bb      	ldr	r3, [r7, #8]
 800a15a:	60d3      	str	r3, [r2, #12]
}
 800a15c:	bf00      	nop
 800a15e:	3714      	adds	r7, #20
 800a160:	46bd      	mov	sp, r7
 800a162:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a166:	4770      	bx	lr
 800a168:	e000ed00 	.word	0xe000ed00

0800a16c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800a16c:	b480      	push	{r7}
 800a16e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800a170:	4b04      	ldr	r3, [pc, #16]	; (800a184 <__NVIC_GetPriorityGrouping+0x18>)
 800a172:	68db      	ldr	r3, [r3, #12]
 800a174:	0a1b      	lsrs	r3, r3, #8
 800a176:	f003 0307 	and.w	r3, r3, #7
}
 800a17a:	4618      	mov	r0, r3
 800a17c:	46bd      	mov	sp, r7
 800a17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a182:	4770      	bx	lr
 800a184:	e000ed00 	.word	0xe000ed00

0800a188 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a188:	b480      	push	{r7}
 800a18a:	b083      	sub	sp, #12
 800a18c:	af00      	add	r7, sp, #0
 800a18e:	4603      	mov	r3, r0
 800a190:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a192:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a196:	2b00      	cmp	r3, #0
 800a198:	db0b      	blt.n	800a1b2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800a19a:	79fb      	ldrb	r3, [r7, #7]
 800a19c:	f003 021f 	and.w	r2, r3, #31
 800a1a0:	4907      	ldr	r1, [pc, #28]	; (800a1c0 <__NVIC_EnableIRQ+0x38>)
 800a1a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a1a6:	095b      	lsrs	r3, r3, #5
 800a1a8:	2001      	movs	r0, #1
 800a1aa:	fa00 f202 	lsl.w	r2, r0, r2
 800a1ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800a1b2:	bf00      	nop
 800a1b4:	370c      	adds	r7, #12
 800a1b6:	46bd      	mov	sp, r7
 800a1b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1bc:	4770      	bx	lr
 800a1be:	bf00      	nop
 800a1c0:	e000e100 	.word	0xe000e100

0800a1c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800a1c4:	b480      	push	{r7}
 800a1c6:	b083      	sub	sp, #12
 800a1c8:	af00      	add	r7, sp, #0
 800a1ca:	4603      	mov	r3, r0
 800a1cc:	6039      	str	r1, [r7, #0]
 800a1ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800a1d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	db0a      	blt.n	800a1ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a1d8:	683b      	ldr	r3, [r7, #0]
 800a1da:	b2da      	uxtb	r2, r3
 800a1dc:	490c      	ldr	r1, [pc, #48]	; (800a210 <__NVIC_SetPriority+0x4c>)
 800a1de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a1e2:	0112      	lsls	r2, r2, #4
 800a1e4:	b2d2      	uxtb	r2, r2
 800a1e6:	440b      	add	r3, r1
 800a1e8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800a1ec:	e00a      	b.n	800a204 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800a1ee:	683b      	ldr	r3, [r7, #0]
 800a1f0:	b2da      	uxtb	r2, r3
 800a1f2:	4908      	ldr	r1, [pc, #32]	; (800a214 <__NVIC_SetPriority+0x50>)
 800a1f4:	79fb      	ldrb	r3, [r7, #7]
 800a1f6:	f003 030f 	and.w	r3, r3, #15
 800a1fa:	3b04      	subs	r3, #4
 800a1fc:	0112      	lsls	r2, r2, #4
 800a1fe:	b2d2      	uxtb	r2, r2
 800a200:	440b      	add	r3, r1
 800a202:	761a      	strb	r2, [r3, #24]
}
 800a204:	bf00      	nop
 800a206:	370c      	adds	r7, #12
 800a208:	46bd      	mov	sp, r7
 800a20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a20e:	4770      	bx	lr
 800a210:	e000e100 	.word	0xe000e100
 800a214:	e000ed00 	.word	0xe000ed00

0800a218 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800a218:	b480      	push	{r7}
 800a21a:	b089      	sub	sp, #36	; 0x24
 800a21c:	af00      	add	r7, sp, #0
 800a21e:	60f8      	str	r0, [r7, #12]
 800a220:	60b9      	str	r1, [r7, #8]
 800a222:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	f003 0307 	and.w	r3, r3, #7
 800a22a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800a22c:	69fb      	ldr	r3, [r7, #28]
 800a22e:	f1c3 0307 	rsb	r3, r3, #7
 800a232:	2b04      	cmp	r3, #4
 800a234:	bf28      	it	cs
 800a236:	2304      	movcs	r3, #4
 800a238:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800a23a:	69fb      	ldr	r3, [r7, #28]
 800a23c:	3304      	adds	r3, #4
 800a23e:	2b06      	cmp	r3, #6
 800a240:	d902      	bls.n	800a248 <NVIC_EncodePriority+0x30>
 800a242:	69fb      	ldr	r3, [r7, #28]
 800a244:	3b03      	subs	r3, #3
 800a246:	e000      	b.n	800a24a <NVIC_EncodePriority+0x32>
 800a248:	2300      	movs	r3, #0
 800a24a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a24c:	f04f 32ff 	mov.w	r2, #4294967295
 800a250:	69bb      	ldr	r3, [r7, #24]
 800a252:	fa02 f303 	lsl.w	r3, r2, r3
 800a256:	43da      	mvns	r2, r3
 800a258:	68bb      	ldr	r3, [r7, #8]
 800a25a:	401a      	ands	r2, r3
 800a25c:	697b      	ldr	r3, [r7, #20]
 800a25e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800a260:	f04f 31ff 	mov.w	r1, #4294967295
 800a264:	697b      	ldr	r3, [r7, #20]
 800a266:	fa01 f303 	lsl.w	r3, r1, r3
 800a26a:	43d9      	mvns	r1, r3
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800a270:	4313      	orrs	r3, r2
         );
}
 800a272:	4618      	mov	r0, r3
 800a274:	3724      	adds	r7, #36	; 0x24
 800a276:	46bd      	mov	sp, r7
 800a278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a27c:	4770      	bx	lr
	...

0800a280 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800a280:	b580      	push	{r7, lr}
 800a282:	b082      	sub	sp, #8
 800a284:	af00      	add	r7, sp, #0
 800a286:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	3b01      	subs	r3, #1
 800a28c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800a290:	d301      	bcc.n	800a296 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800a292:	2301      	movs	r3, #1
 800a294:	e00f      	b.n	800a2b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800a296:	4a0a      	ldr	r2, [pc, #40]	; (800a2c0 <SysTick_Config+0x40>)
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	3b01      	subs	r3, #1
 800a29c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800a29e:	210f      	movs	r1, #15
 800a2a0:	f04f 30ff 	mov.w	r0, #4294967295
 800a2a4:	f7ff ff8e 	bl	800a1c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800a2a8:	4b05      	ldr	r3, [pc, #20]	; (800a2c0 <SysTick_Config+0x40>)
 800a2aa:	2200      	movs	r2, #0
 800a2ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800a2ae:	4b04      	ldr	r3, [pc, #16]	; (800a2c0 <SysTick_Config+0x40>)
 800a2b0:	2207      	movs	r2, #7
 800a2b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800a2b4:	2300      	movs	r3, #0
}
 800a2b6:	4618      	mov	r0, r3
 800a2b8:	3708      	adds	r7, #8
 800a2ba:	46bd      	mov	sp, r7
 800a2bc:	bd80      	pop	{r7, pc}
 800a2be:	bf00      	nop
 800a2c0:	e000e010 	.word	0xe000e010

0800a2c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800a2c4:	b580      	push	{r7, lr}
 800a2c6:	b082      	sub	sp, #8
 800a2c8:	af00      	add	r7, sp, #0
 800a2ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800a2cc:	6878      	ldr	r0, [r7, #4]
 800a2ce:	f7ff ff29 	bl	800a124 <__NVIC_SetPriorityGrouping>
}
 800a2d2:	bf00      	nop
 800a2d4:	3708      	adds	r7, #8
 800a2d6:	46bd      	mov	sp, r7
 800a2d8:	bd80      	pop	{r7, pc}

0800a2da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800a2da:	b580      	push	{r7, lr}
 800a2dc:	b086      	sub	sp, #24
 800a2de:	af00      	add	r7, sp, #0
 800a2e0:	4603      	mov	r3, r0
 800a2e2:	60b9      	str	r1, [r7, #8]
 800a2e4:	607a      	str	r2, [r7, #4]
 800a2e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800a2e8:	2300      	movs	r3, #0
 800a2ea:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800a2ec:	f7ff ff3e 	bl	800a16c <__NVIC_GetPriorityGrouping>
 800a2f0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800a2f2:	687a      	ldr	r2, [r7, #4]
 800a2f4:	68b9      	ldr	r1, [r7, #8]
 800a2f6:	6978      	ldr	r0, [r7, #20]
 800a2f8:	f7ff ff8e 	bl	800a218 <NVIC_EncodePriority>
 800a2fc:	4602      	mov	r2, r0
 800a2fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a302:	4611      	mov	r1, r2
 800a304:	4618      	mov	r0, r3
 800a306:	f7ff ff5d 	bl	800a1c4 <__NVIC_SetPriority>
}
 800a30a:	bf00      	nop
 800a30c:	3718      	adds	r7, #24
 800a30e:	46bd      	mov	sp, r7
 800a310:	bd80      	pop	{r7, pc}

0800a312 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800a312:	b580      	push	{r7, lr}
 800a314:	b082      	sub	sp, #8
 800a316:	af00      	add	r7, sp, #0
 800a318:	4603      	mov	r3, r0
 800a31a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800a31c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a320:	4618      	mov	r0, r3
 800a322:	f7ff ff31 	bl	800a188 <__NVIC_EnableIRQ>
}
 800a326:	bf00      	nop
 800a328:	3708      	adds	r7, #8
 800a32a:	46bd      	mov	sp, r7
 800a32c:	bd80      	pop	{r7, pc}

0800a32e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800a32e:	b580      	push	{r7, lr}
 800a330:	b082      	sub	sp, #8
 800a332:	af00      	add	r7, sp, #0
 800a334:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800a336:	6878      	ldr	r0, [r7, #4]
 800a338:	f7ff ffa2 	bl	800a280 <SysTick_Config>
 800a33c:	4603      	mov	r3, r0
}
 800a33e:	4618      	mov	r0, r3
 800a340:	3708      	adds	r7, #8
 800a342:	46bd      	mov	sp, r7
 800a344:	bd80      	pop	{r7, pc}
	...

0800a348 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800a348:	b580      	push	{r7, lr}
 800a34a:	b086      	sub	sp, #24
 800a34c:	af00      	add	r7, sp, #0
 800a34e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800a350:	2300      	movs	r3, #0
 800a352:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800a354:	f7fe fd50 	bl	8008df8 <HAL_GetTick>
 800a358:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d101      	bne.n	800a364 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800a360:	2301      	movs	r3, #1
 800a362:	e099      	b.n	800a498 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	2200      	movs	r2, #0
 800a368:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	2202      	movs	r2, #2
 800a370:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	681a      	ldr	r2, [r3, #0]
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	f022 0201 	bic.w	r2, r2, #1
 800a382:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800a384:	e00f      	b.n	800a3a6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800a386:	f7fe fd37 	bl	8008df8 <HAL_GetTick>
 800a38a:	4602      	mov	r2, r0
 800a38c:	693b      	ldr	r3, [r7, #16]
 800a38e:	1ad3      	subs	r3, r2, r3
 800a390:	2b05      	cmp	r3, #5
 800a392:	d908      	bls.n	800a3a6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	2220      	movs	r2, #32
 800a398:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	2203      	movs	r2, #3
 800a39e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800a3a2:	2303      	movs	r3, #3
 800a3a4:	e078      	b.n	800a498 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	f003 0301 	and.w	r3, r3, #1
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d1e8      	bne.n	800a386 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800a3bc:	697a      	ldr	r2, [r7, #20]
 800a3be:	4b38      	ldr	r3, [pc, #224]	; (800a4a0 <HAL_DMA_Init+0x158>)
 800a3c0:	4013      	ands	r3, r2
 800a3c2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	685a      	ldr	r2, [r3, #4]
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	689b      	ldr	r3, [r3, #8]
 800a3cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a3d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	691b      	ldr	r3, [r3, #16]
 800a3d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800a3de:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	699b      	ldr	r3, [r3, #24]
 800a3e4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800a3ea:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	6a1b      	ldr	r3, [r3, #32]
 800a3f0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800a3f2:	697a      	ldr	r2, [r7, #20]
 800a3f4:	4313      	orrs	r3, r2
 800a3f6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3fc:	2b04      	cmp	r3, #4
 800a3fe:	d107      	bne.n	800a410 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a404:	687b      	ldr	r3, [r7, #4]
 800a406:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a408:	4313      	orrs	r3, r2
 800a40a:	697a      	ldr	r2, [r7, #20]
 800a40c:	4313      	orrs	r3, r2
 800a40e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	697a      	ldr	r2, [r7, #20]
 800a416:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	695b      	ldr	r3, [r3, #20]
 800a41e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800a420:	697b      	ldr	r3, [r7, #20]
 800a422:	f023 0307 	bic.w	r3, r3, #7
 800a426:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a42c:	697a      	ldr	r2, [r7, #20]
 800a42e:	4313      	orrs	r3, r2
 800a430:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a436:	2b04      	cmp	r3, #4
 800a438:	d117      	bne.n	800a46a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800a43a:	687b      	ldr	r3, [r7, #4]
 800a43c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a43e:	697a      	ldr	r2, [r7, #20]
 800a440:	4313      	orrs	r3, r2
 800a442:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800a444:	687b      	ldr	r3, [r7, #4]
 800a446:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a448:	2b00      	cmp	r3, #0
 800a44a:	d00e      	beq.n	800a46a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800a44c:	6878      	ldr	r0, [r7, #4]
 800a44e:	f000 fa99 	bl	800a984 <DMA_CheckFifoParam>
 800a452:	4603      	mov	r3, r0
 800a454:	2b00      	cmp	r3, #0
 800a456:	d008      	beq.n	800a46a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	2240      	movs	r2, #64	; 0x40
 800a45c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	2201      	movs	r2, #1
 800a462:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800a466:	2301      	movs	r3, #1
 800a468:	e016      	b.n	800a498 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	697a      	ldr	r2, [r7, #20]
 800a470:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800a472:	6878      	ldr	r0, [r7, #4]
 800a474:	f000 fa50 	bl	800a918 <DMA_CalcBaseAndBitshift>
 800a478:	4603      	mov	r3, r0
 800a47a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a480:	223f      	movs	r2, #63	; 0x3f
 800a482:	409a      	lsls	r2, r3
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	2200      	movs	r2, #0
 800a48c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	2201      	movs	r2, #1
 800a492:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800a496:	2300      	movs	r3, #0
}
 800a498:	4618      	mov	r0, r3
 800a49a:	3718      	adds	r7, #24
 800a49c:	46bd      	mov	sp, r7
 800a49e:	bd80      	pop	{r7, pc}
 800a4a0:	f010803f 	.word	0xf010803f

0800a4a4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a4a4:	b580      	push	{r7, lr}
 800a4a6:	b086      	sub	sp, #24
 800a4a8:	af00      	add	r7, sp, #0
 800a4aa:	60f8      	str	r0, [r7, #12]
 800a4ac:	60b9      	str	r1, [r7, #8]
 800a4ae:	607a      	str	r2, [r7, #4]
 800a4b0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a4b2:	2300      	movs	r3, #0
 800a4b4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a4ba:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800a4c2:	2b01      	cmp	r3, #1
 800a4c4:	d101      	bne.n	800a4ca <HAL_DMA_Start_IT+0x26>
 800a4c6:	2302      	movs	r3, #2
 800a4c8:	e048      	b.n	800a55c <HAL_DMA_Start_IT+0xb8>
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	2201      	movs	r2, #1
 800a4ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a4d8:	b2db      	uxtb	r3, r3
 800a4da:	2b01      	cmp	r3, #1
 800a4dc:	d137      	bne.n	800a54e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800a4de:	68fb      	ldr	r3, [r7, #12]
 800a4e0:	2202      	movs	r2, #2
 800a4e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	2200      	movs	r2, #0
 800a4ea:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800a4ec:	683b      	ldr	r3, [r7, #0]
 800a4ee:	687a      	ldr	r2, [r7, #4]
 800a4f0:	68b9      	ldr	r1, [r7, #8]
 800a4f2:	68f8      	ldr	r0, [r7, #12]
 800a4f4:	f000 f9e2 	bl	800a8bc <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a4fc:	223f      	movs	r2, #63	; 0x3f
 800a4fe:	409a      	lsls	r2, r3
 800a500:	693b      	ldr	r3, [r7, #16]
 800a502:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	681b      	ldr	r3, [r3, #0]
 800a508:	681a      	ldr	r2, [r3, #0]
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	f042 0216 	orr.w	r2, r2, #22
 800a512:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	695a      	ldr	r2, [r3, #20]
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800a522:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a528:	2b00      	cmp	r3, #0
 800a52a:	d007      	beq.n	800a53c <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	681a      	ldr	r2, [r3, #0]
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	f042 0208 	orr.w	r2, r2, #8
 800a53a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800a53c:	68fb      	ldr	r3, [r7, #12]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	681a      	ldr	r2, [r3, #0]
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	681b      	ldr	r3, [r3, #0]
 800a546:	f042 0201 	orr.w	r2, r2, #1
 800a54a:	601a      	str	r2, [r3, #0]
 800a54c:	e005      	b.n	800a55a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	2200      	movs	r2, #0
 800a552:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800a556:	2302      	movs	r3, #2
 800a558:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800a55a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a55c:	4618      	mov	r0, r3
 800a55e:	3718      	adds	r7, #24
 800a560:	46bd      	mov	sp, r7
 800a562:	bd80      	pop	{r7, pc}

0800a564 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800a564:	b480      	push	{r7}
 800a566:	b083      	sub	sp, #12
 800a568:	af00      	add	r7, sp, #0
 800a56a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a572:	b2db      	uxtb	r3, r3
 800a574:	2b02      	cmp	r3, #2
 800a576:	d004      	beq.n	800a582 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	2280      	movs	r2, #128	; 0x80
 800a57c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800a57e:	2301      	movs	r3, #1
 800a580:	e00c      	b.n	800a59c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	2205      	movs	r2, #5
 800a586:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	681a      	ldr	r2, [r3, #0]
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	f022 0201 	bic.w	r2, r2, #1
 800a598:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800a59a:	2300      	movs	r3, #0
}
 800a59c:	4618      	mov	r0, r3
 800a59e:	370c      	adds	r7, #12
 800a5a0:	46bd      	mov	sp, r7
 800a5a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a6:	4770      	bx	lr

0800a5a8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800a5a8:	b580      	push	{r7, lr}
 800a5aa:	b086      	sub	sp, #24
 800a5ac:	af00      	add	r7, sp, #0
 800a5ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800a5b0:	2300      	movs	r3, #0
 800a5b2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800a5b4:	4b92      	ldr	r3, [pc, #584]	; (800a800 <HAL_DMA_IRQHandler+0x258>)
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	4a92      	ldr	r2, [pc, #584]	; (800a804 <HAL_DMA_IRQHandler+0x25c>)
 800a5ba:	fba2 2303 	umull	r2, r3, r2, r3
 800a5be:	0a9b      	lsrs	r3, r3, #10
 800a5c0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800a5c6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800a5c8:	693b      	ldr	r3, [r7, #16]
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a5d2:	2208      	movs	r2, #8
 800a5d4:	409a      	lsls	r2, r3
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	4013      	ands	r3, r2
 800a5da:	2b00      	cmp	r3, #0
 800a5dc:	d01a      	beq.n	800a614 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	681b      	ldr	r3, [r3, #0]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	f003 0304 	and.w	r3, r3, #4
 800a5e8:	2b00      	cmp	r3, #0
 800a5ea:	d013      	beq.n	800a614 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	681a      	ldr	r2, [r3, #0]
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	f022 0204 	bic.w	r2, r2, #4
 800a5fa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a600:	2208      	movs	r2, #8
 800a602:	409a      	lsls	r2, r3
 800a604:	693b      	ldr	r3, [r7, #16]
 800a606:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a60c:	f043 0201 	orr.w	r2, r3, #1
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a618:	2201      	movs	r2, #1
 800a61a:	409a      	lsls	r2, r3
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	4013      	ands	r3, r2
 800a620:	2b00      	cmp	r3, #0
 800a622:	d012      	beq.n	800a64a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	695b      	ldr	r3, [r3, #20]
 800a62a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d00b      	beq.n	800a64a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a636:	2201      	movs	r2, #1
 800a638:	409a      	lsls	r2, r3
 800a63a:	693b      	ldr	r3, [r7, #16]
 800a63c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a642:	f043 0202 	orr.w	r2, r3, #2
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a64e:	2204      	movs	r2, #4
 800a650:	409a      	lsls	r2, r3
 800a652:	68fb      	ldr	r3, [r7, #12]
 800a654:	4013      	ands	r3, r2
 800a656:	2b00      	cmp	r3, #0
 800a658:	d012      	beq.n	800a680 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	681b      	ldr	r3, [r3, #0]
 800a65e:	681b      	ldr	r3, [r3, #0]
 800a660:	f003 0302 	and.w	r3, r3, #2
 800a664:	2b00      	cmp	r3, #0
 800a666:	d00b      	beq.n	800a680 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a66c:	2204      	movs	r2, #4
 800a66e:	409a      	lsls	r2, r3
 800a670:	693b      	ldr	r3, [r7, #16]
 800a672:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a678:	f043 0204 	orr.w	r2, r3, #4
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a684:	2210      	movs	r2, #16
 800a686:	409a      	lsls	r2, r3
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	4013      	ands	r3, r2
 800a68c:	2b00      	cmp	r3, #0
 800a68e:	d043      	beq.n	800a718 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	f003 0308 	and.w	r3, r3, #8
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d03c      	beq.n	800a718 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a6a2:	2210      	movs	r2, #16
 800a6a4:	409a      	lsls	r2, r3
 800a6a6:	693b      	ldr	r3, [r7, #16]
 800a6a8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	681b      	ldr	r3, [r3, #0]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a6b4:	2b00      	cmp	r3, #0
 800a6b6:	d018      	beq.n	800a6ea <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	681b      	ldr	r3, [r3, #0]
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d108      	bne.n	800a6d8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d024      	beq.n	800a718 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a6d2:	6878      	ldr	r0, [r7, #4]
 800a6d4:	4798      	blx	r3
 800a6d6:	e01f      	b.n	800a718 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800a6d8:	687b      	ldr	r3, [r7, #4]
 800a6da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d01b      	beq.n	800a718 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a6e4:	6878      	ldr	r0, [r7, #4]
 800a6e6:	4798      	blx	r3
 800a6e8:	e016      	b.n	800a718 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d107      	bne.n	800a708 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	681a      	ldr	r2, [r3, #0]
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	f022 0208 	bic.w	r2, r2, #8
 800a706:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a70c:	2b00      	cmp	r3, #0
 800a70e:	d003      	beq.n	800a718 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a714:	6878      	ldr	r0, [r7, #4]
 800a716:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a71c:	2220      	movs	r2, #32
 800a71e:	409a      	lsls	r2, r3
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	4013      	ands	r3, r2
 800a724:	2b00      	cmp	r3, #0
 800a726:	f000 808e 	beq.w	800a846 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	f003 0310 	and.w	r3, r3, #16
 800a734:	2b00      	cmp	r3, #0
 800a736:	f000 8086 	beq.w	800a846 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a73e:	2220      	movs	r2, #32
 800a740:	409a      	lsls	r2, r3
 800a742:	693b      	ldr	r3, [r7, #16]
 800a744:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800a74c:	b2db      	uxtb	r3, r3
 800a74e:	2b05      	cmp	r3, #5
 800a750:	d136      	bne.n	800a7c0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	681b      	ldr	r3, [r3, #0]
 800a756:	681a      	ldr	r2, [r3, #0]
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	681b      	ldr	r3, [r3, #0]
 800a75c:	f022 0216 	bic.w	r2, r2, #22
 800a760:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	695a      	ldr	r2, [r3, #20]
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	681b      	ldr	r3, [r3, #0]
 800a76c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a770:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a776:	2b00      	cmp	r3, #0
 800a778:	d103      	bne.n	800a782 <HAL_DMA_IRQHandler+0x1da>
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d007      	beq.n	800a792 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	681a      	ldr	r2, [r3, #0]
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	f022 0208 	bic.w	r2, r2, #8
 800a790:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800a796:	223f      	movs	r2, #63	; 0x3f
 800a798:	409a      	lsls	r2, r3
 800a79a:	693b      	ldr	r3, [r7, #16]
 800a79c:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	2200      	movs	r2, #0
 800a7a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	2201      	movs	r2, #1
 800a7aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d07d      	beq.n	800a8b2 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a7ba:	6878      	ldr	r0, [r7, #4]
 800a7bc:	4798      	blx	r3
        }
        return;
 800a7be:	e078      	b.n	800a8b2 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	681b      	ldr	r3, [r3, #0]
 800a7c6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d01c      	beq.n	800a808 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	681b      	ldr	r3, [r3, #0]
 800a7d4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d108      	bne.n	800a7ee <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a7e0:	2b00      	cmp	r3, #0
 800a7e2:	d030      	beq.n	800a846 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a7e8:	6878      	ldr	r0, [r7, #4]
 800a7ea:	4798      	blx	r3
 800a7ec:	e02b      	b.n	800a846 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d027      	beq.n	800a846 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a7fa:	6878      	ldr	r0, [r7, #4]
 800a7fc:	4798      	blx	r3
 800a7fe:	e022      	b.n	800a846 <HAL_DMA_IRQHandler+0x29e>
 800a800:	2000000c 	.word	0x2000000c
 800a804:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	681b      	ldr	r3, [r3, #0]
 800a80c:	681b      	ldr	r3, [r3, #0]
 800a80e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a812:	2b00      	cmp	r3, #0
 800a814:	d10f      	bne.n	800a836 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	681b      	ldr	r3, [r3, #0]
 800a81a:	681a      	ldr	r2, [r3, #0]
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	681b      	ldr	r3, [r3, #0]
 800a820:	f022 0210 	bic.w	r2, r2, #16
 800a824:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800a826:	687b      	ldr	r3, [r7, #4]
 800a828:	2200      	movs	r2, #0
 800a82a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800a82e:	687b      	ldr	r3, [r7, #4]
 800a830:	2201      	movs	r2, #1
 800a832:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d003      	beq.n	800a846 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a842:	6878      	ldr	r0, [r7, #4]
 800a844:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	d032      	beq.n	800a8b4 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a852:	f003 0301 	and.w	r3, r3, #1
 800a856:	2b00      	cmp	r3, #0
 800a858:	d022      	beq.n	800a8a0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	2205      	movs	r2, #5
 800a85e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	681b      	ldr	r3, [r3, #0]
 800a866:	681a      	ldr	r2, [r3, #0]
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	f022 0201 	bic.w	r2, r2, #1
 800a870:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800a872:	68bb      	ldr	r3, [r7, #8]
 800a874:	3301      	adds	r3, #1
 800a876:	60bb      	str	r3, [r7, #8]
 800a878:	697a      	ldr	r2, [r7, #20]
 800a87a:	429a      	cmp	r2, r3
 800a87c:	d307      	bcc.n	800a88e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	681b      	ldr	r3, [r3, #0]
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	f003 0301 	and.w	r3, r3, #1
 800a888:	2b00      	cmp	r3, #0
 800a88a:	d1f2      	bne.n	800a872 <HAL_DMA_IRQHandler+0x2ca>
 800a88c:	e000      	b.n	800a890 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800a88e:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	2200      	movs	r2, #0
 800a894:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	2201      	movs	r2, #1
 800a89c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800a8a0:	687b      	ldr	r3, [r7, #4]
 800a8a2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a8a4:	2b00      	cmp	r3, #0
 800a8a6:	d005      	beq.n	800a8b4 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800a8a8:	687b      	ldr	r3, [r7, #4]
 800a8aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a8ac:	6878      	ldr	r0, [r7, #4]
 800a8ae:	4798      	blx	r3
 800a8b0:	e000      	b.n	800a8b4 <HAL_DMA_IRQHandler+0x30c>
        return;
 800a8b2:	bf00      	nop
    }
  }
}
 800a8b4:	3718      	adds	r7, #24
 800a8b6:	46bd      	mov	sp, r7
 800a8b8:	bd80      	pop	{r7, pc}
 800a8ba:	bf00      	nop

0800a8bc <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a8bc:	b480      	push	{r7}
 800a8be:	b085      	sub	sp, #20
 800a8c0:	af00      	add	r7, sp, #0
 800a8c2:	60f8      	str	r0, [r7, #12]
 800a8c4:	60b9      	str	r1, [r7, #8]
 800a8c6:	607a      	str	r2, [r7, #4]
 800a8c8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	681a      	ldr	r2, [r3, #0]
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a8d8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	683a      	ldr	r2, [r7, #0]
 800a8e0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	689b      	ldr	r3, [r3, #8]
 800a8e6:	2b40      	cmp	r3, #64	; 0x40
 800a8e8:	d108      	bne.n	800a8fc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800a8ea:	68fb      	ldr	r3, [r7, #12]
 800a8ec:	681b      	ldr	r3, [r3, #0]
 800a8ee:	687a      	ldr	r2, [r7, #4]
 800a8f0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	68ba      	ldr	r2, [r7, #8]
 800a8f8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800a8fa:	e007      	b.n	800a90c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	681b      	ldr	r3, [r3, #0]
 800a900:	68ba      	ldr	r2, [r7, #8]
 800a902:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	687a      	ldr	r2, [r7, #4]
 800a90a:	60da      	str	r2, [r3, #12]
}
 800a90c:	bf00      	nop
 800a90e:	3714      	adds	r7, #20
 800a910:	46bd      	mov	sp, r7
 800a912:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a916:	4770      	bx	lr

0800a918 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800a918:	b480      	push	{r7}
 800a91a:	b085      	sub	sp, #20
 800a91c:	af00      	add	r7, sp, #0
 800a91e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	681b      	ldr	r3, [r3, #0]
 800a924:	b2db      	uxtb	r3, r3
 800a926:	3b10      	subs	r3, #16
 800a928:	4a14      	ldr	r2, [pc, #80]	; (800a97c <DMA_CalcBaseAndBitshift+0x64>)
 800a92a:	fba2 2303 	umull	r2, r3, r2, r3
 800a92e:	091b      	lsrs	r3, r3, #4
 800a930:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800a932:	4a13      	ldr	r2, [pc, #76]	; (800a980 <DMA_CalcBaseAndBitshift+0x68>)
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	4413      	add	r3, r2
 800a938:	781b      	ldrb	r3, [r3, #0]
 800a93a:	461a      	mov	r2, r3
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800a940:	68fb      	ldr	r3, [r7, #12]
 800a942:	2b03      	cmp	r3, #3
 800a944:	d909      	bls.n	800a95a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	681b      	ldr	r3, [r3, #0]
 800a94a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800a94e:	f023 0303 	bic.w	r3, r3, #3
 800a952:	1d1a      	adds	r2, r3, #4
 800a954:	687b      	ldr	r3, [r7, #4]
 800a956:	659a      	str	r2, [r3, #88]	; 0x58
 800a958:	e007      	b.n	800a96a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800a962:	f023 0303 	bic.w	r3, r3, #3
 800a966:	687a      	ldr	r2, [r7, #4]
 800a968:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800a96e:	4618      	mov	r0, r3
 800a970:	3714      	adds	r7, #20
 800a972:	46bd      	mov	sp, r7
 800a974:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a978:	4770      	bx	lr
 800a97a:	bf00      	nop
 800a97c:	aaaaaaab 	.word	0xaaaaaaab
 800a980:	08013180 	.word	0x08013180

0800a984 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800a984:	b480      	push	{r7}
 800a986:	b085      	sub	sp, #20
 800a988:	af00      	add	r7, sp, #0
 800a98a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a98c:	2300      	movs	r3, #0
 800a98e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a994:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	699b      	ldr	r3, [r3, #24]
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d11f      	bne.n	800a9de <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800a99e:	68bb      	ldr	r3, [r7, #8]
 800a9a0:	2b03      	cmp	r3, #3
 800a9a2:	d855      	bhi.n	800aa50 <DMA_CheckFifoParam+0xcc>
 800a9a4:	a201      	add	r2, pc, #4	; (adr r2, 800a9ac <DMA_CheckFifoParam+0x28>)
 800a9a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9aa:	bf00      	nop
 800a9ac:	0800a9bd 	.word	0x0800a9bd
 800a9b0:	0800a9cf 	.word	0x0800a9cf
 800a9b4:	0800a9bd 	.word	0x0800a9bd
 800a9b8:	0800aa51 	.word	0x0800aa51
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9c0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d045      	beq.n	800aa54 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800a9c8:	2301      	movs	r3, #1
 800a9ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a9cc:	e042      	b.n	800aa54 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a9d2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800a9d6:	d13f      	bne.n	800aa58 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800a9d8:	2301      	movs	r3, #1
 800a9da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a9dc:	e03c      	b.n	800aa58 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	699b      	ldr	r3, [r3, #24]
 800a9e2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a9e6:	d121      	bne.n	800aa2c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800a9e8:	68bb      	ldr	r3, [r7, #8]
 800a9ea:	2b03      	cmp	r3, #3
 800a9ec:	d836      	bhi.n	800aa5c <DMA_CheckFifoParam+0xd8>
 800a9ee:	a201      	add	r2, pc, #4	; (adr r2, 800a9f4 <DMA_CheckFifoParam+0x70>)
 800a9f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9f4:	0800aa05 	.word	0x0800aa05
 800a9f8:	0800aa0b 	.word	0x0800aa0b
 800a9fc:	0800aa05 	.word	0x0800aa05
 800aa00:	0800aa1d 	.word	0x0800aa1d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800aa04:	2301      	movs	r3, #1
 800aa06:	73fb      	strb	r3, [r7, #15]
      break;
 800aa08:	e02f      	b.n	800aa6a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa0e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d024      	beq.n	800aa60 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800aa16:	2301      	movs	r3, #1
 800aa18:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800aa1a:	e021      	b.n	800aa60 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa20:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800aa24:	d11e      	bne.n	800aa64 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800aa26:	2301      	movs	r3, #1
 800aa28:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800aa2a:	e01b      	b.n	800aa64 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800aa2c:	68bb      	ldr	r3, [r7, #8]
 800aa2e:	2b02      	cmp	r3, #2
 800aa30:	d902      	bls.n	800aa38 <DMA_CheckFifoParam+0xb4>
 800aa32:	2b03      	cmp	r3, #3
 800aa34:	d003      	beq.n	800aa3e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800aa36:	e018      	b.n	800aa6a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800aa38:	2301      	movs	r3, #1
 800aa3a:	73fb      	strb	r3, [r7, #15]
      break;
 800aa3c:	e015      	b.n	800aa6a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800aa3e:	687b      	ldr	r3, [r7, #4]
 800aa40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aa42:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d00e      	beq.n	800aa68 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800aa4a:	2301      	movs	r3, #1
 800aa4c:	73fb      	strb	r3, [r7, #15]
      break;
 800aa4e:	e00b      	b.n	800aa68 <DMA_CheckFifoParam+0xe4>
      break;
 800aa50:	bf00      	nop
 800aa52:	e00a      	b.n	800aa6a <DMA_CheckFifoParam+0xe6>
      break;
 800aa54:	bf00      	nop
 800aa56:	e008      	b.n	800aa6a <DMA_CheckFifoParam+0xe6>
      break;
 800aa58:	bf00      	nop
 800aa5a:	e006      	b.n	800aa6a <DMA_CheckFifoParam+0xe6>
      break;
 800aa5c:	bf00      	nop
 800aa5e:	e004      	b.n	800aa6a <DMA_CheckFifoParam+0xe6>
      break;
 800aa60:	bf00      	nop
 800aa62:	e002      	b.n	800aa6a <DMA_CheckFifoParam+0xe6>
      break;   
 800aa64:	bf00      	nop
 800aa66:	e000      	b.n	800aa6a <DMA_CheckFifoParam+0xe6>
      break;
 800aa68:	bf00      	nop
    }
  } 
  
  return status; 
 800aa6a:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa6c:	4618      	mov	r0, r3
 800aa6e:	3714      	adds	r7, #20
 800aa70:	46bd      	mov	sp, r7
 800aa72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa76:	4770      	bx	lr

0800aa78 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 800aa78:	b580      	push	{r7, lr}
 800aa7a:	b086      	sub	sp, #24
 800aa7c:	af00      	add	r7, sp, #0
 800aa7e:	60f8      	str	r0, [r7, #12]
 800aa80:	60b9      	str	r1, [r7, #8]
 800aa82:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 800aa86:	2301      	movs	r3, #1
 800aa88:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800aa8a:	4b23      	ldr	r3, [pc, #140]	; (800ab18 <HAL_FLASH_Program+0xa0>)
 800aa8c:	7e1b      	ldrb	r3, [r3, #24]
 800aa8e:	2b01      	cmp	r3, #1
 800aa90:	d101      	bne.n	800aa96 <HAL_FLASH_Program+0x1e>
 800aa92:	2302      	movs	r3, #2
 800aa94:	e03b      	b.n	800ab0e <HAL_FLASH_Program+0x96>
 800aa96:	4b20      	ldr	r3, [pc, #128]	; (800ab18 <HAL_FLASH_Program+0xa0>)
 800aa98:	2201      	movs	r2, #1
 800aa9a:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800aa9c:	f24c 3050 	movw	r0, #50000	; 0xc350
 800aaa0:	f000 f870 	bl	800ab84 <FLASH_WaitForLastOperation>
 800aaa4:	4603      	mov	r3, r0
 800aaa6:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 800aaa8:	7dfb      	ldrb	r3, [r7, #23]
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d12b      	bne.n	800ab06 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	d105      	bne.n	800aac0 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 800aab4:	783b      	ldrb	r3, [r7, #0]
 800aab6:	4619      	mov	r1, r3
 800aab8:	68b8      	ldr	r0, [r7, #8]
 800aaba:	f000 f917 	bl	800acec <FLASH_Program_Byte>
 800aabe:	e016      	b.n	800aaee <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 800aac0:	68fb      	ldr	r3, [r7, #12]
 800aac2:	2b01      	cmp	r3, #1
 800aac4:	d105      	bne.n	800aad2 <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800aac6:	883b      	ldrh	r3, [r7, #0]
 800aac8:	4619      	mov	r1, r3
 800aaca:	68b8      	ldr	r0, [r7, #8]
 800aacc:	f000 f8ea 	bl	800aca4 <FLASH_Program_HalfWord>
 800aad0:	e00d      	b.n	800aaee <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	2b02      	cmp	r3, #2
 800aad6:	d105      	bne.n	800aae4 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 800aad8:	683b      	ldr	r3, [r7, #0]
 800aada:	4619      	mov	r1, r3
 800aadc:	68b8      	ldr	r0, [r7, #8]
 800aade:	f000 f8bf 	bl	800ac60 <FLASH_Program_Word>
 800aae2:	e004      	b.n	800aaee <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 800aae4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aae8:	68b8      	ldr	r0, [r7, #8]
 800aaea:	f000 f88b 	bl	800ac04 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800aaee:	f24c 3050 	movw	r0, #50000	; 0xc350
 800aaf2:	f000 f847 	bl	800ab84 <FLASH_WaitForLastOperation>
 800aaf6:	4603      	mov	r3, r0
 800aaf8:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 800aafa:	4b08      	ldr	r3, [pc, #32]	; (800ab1c <HAL_FLASH_Program+0xa4>)
 800aafc:	691b      	ldr	r3, [r3, #16]
 800aafe:	4a07      	ldr	r2, [pc, #28]	; (800ab1c <HAL_FLASH_Program+0xa4>)
 800ab00:	f023 0301 	bic.w	r3, r3, #1
 800ab04:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800ab06:	4b04      	ldr	r3, [pc, #16]	; (800ab18 <HAL_FLASH_Program+0xa0>)
 800ab08:	2200      	movs	r2, #0
 800ab0a:	761a      	strb	r2, [r3, #24]
  
  return status;
 800ab0c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab0e:	4618      	mov	r0, r3
 800ab10:	3718      	adds	r7, #24
 800ab12:	46bd      	mov	sp, r7
 800ab14:	bd80      	pop	{r7, pc}
 800ab16:	bf00      	nop
 800ab18:	20004130 	.word	0x20004130
 800ab1c:	40023c00 	.word	0x40023c00

0800ab20 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 800ab20:	b480      	push	{r7}
 800ab22:	b083      	sub	sp, #12
 800ab24:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800ab26:	2300      	movs	r3, #0
 800ab28:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800ab2a:	4b0b      	ldr	r3, [pc, #44]	; (800ab58 <HAL_FLASH_Unlock+0x38>)
 800ab2c:	691b      	ldr	r3, [r3, #16]
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	da0b      	bge.n	800ab4a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 800ab32:	4b09      	ldr	r3, [pc, #36]	; (800ab58 <HAL_FLASH_Unlock+0x38>)
 800ab34:	4a09      	ldr	r2, [pc, #36]	; (800ab5c <HAL_FLASH_Unlock+0x3c>)
 800ab36:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 800ab38:	4b07      	ldr	r3, [pc, #28]	; (800ab58 <HAL_FLASH_Unlock+0x38>)
 800ab3a:	4a09      	ldr	r2, [pc, #36]	; (800ab60 <HAL_FLASH_Unlock+0x40>)
 800ab3c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800ab3e:	4b06      	ldr	r3, [pc, #24]	; (800ab58 <HAL_FLASH_Unlock+0x38>)
 800ab40:	691b      	ldr	r3, [r3, #16]
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	da01      	bge.n	800ab4a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 800ab46:	2301      	movs	r3, #1
 800ab48:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 800ab4a:	79fb      	ldrb	r3, [r7, #7]
}
 800ab4c:	4618      	mov	r0, r3
 800ab4e:	370c      	adds	r7, #12
 800ab50:	46bd      	mov	sp, r7
 800ab52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab56:	4770      	bx	lr
 800ab58:	40023c00 	.word	0x40023c00
 800ab5c:	45670123 	.word	0x45670123
 800ab60:	cdef89ab 	.word	0xcdef89ab

0800ab64 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800ab64:	b480      	push	{r7}
 800ab66:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 800ab68:	4b05      	ldr	r3, [pc, #20]	; (800ab80 <HAL_FLASH_Lock+0x1c>)
 800ab6a:	691b      	ldr	r3, [r3, #16]
 800ab6c:	4a04      	ldr	r2, [pc, #16]	; (800ab80 <HAL_FLASH_Lock+0x1c>)
 800ab6e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ab72:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 800ab74:	2300      	movs	r3, #0
}
 800ab76:	4618      	mov	r0, r3
 800ab78:	46bd      	mov	sp, r7
 800ab7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab7e:	4770      	bx	lr
 800ab80:	40023c00 	.word	0x40023c00

0800ab84 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 800ab84:	b580      	push	{r7, lr}
 800ab86:	b084      	sub	sp, #16
 800ab88:	af00      	add	r7, sp, #0
 800ab8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800ab8c:	2300      	movs	r3, #0
 800ab8e:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800ab90:	4b1a      	ldr	r3, [pc, #104]	; (800abfc <FLASH_WaitForLastOperation+0x78>)
 800ab92:	2200      	movs	r2, #0
 800ab94:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 800ab96:	f7fe f92f 	bl	8008df8 <HAL_GetTick>
 800ab9a:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800ab9c:	e010      	b.n	800abc0 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aba4:	d00c      	beq.n	800abc0 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d007      	beq.n	800abbc <FLASH_WaitForLastOperation+0x38>
 800abac:	f7fe f924 	bl	8008df8 <HAL_GetTick>
 800abb0:	4602      	mov	r2, r0
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	1ad3      	subs	r3, r2, r3
 800abb6:	687a      	ldr	r2, [r7, #4]
 800abb8:	429a      	cmp	r2, r3
 800abba:	d201      	bcs.n	800abc0 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 800abbc:	2303      	movs	r3, #3
 800abbe:	e019      	b.n	800abf4 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 800abc0:	4b0f      	ldr	r3, [pc, #60]	; (800ac00 <FLASH_WaitForLastOperation+0x7c>)
 800abc2:	68db      	ldr	r3, [r3, #12]
 800abc4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800abc8:	2b00      	cmp	r3, #0
 800abca:	d1e8      	bne.n	800ab9e <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 800abcc:	4b0c      	ldr	r3, [pc, #48]	; (800ac00 <FLASH_WaitForLastOperation+0x7c>)
 800abce:	68db      	ldr	r3, [r3, #12]
 800abd0:	f003 0301 	and.w	r3, r3, #1
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d002      	beq.n	800abde <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 800abd8:	4b09      	ldr	r3, [pc, #36]	; (800ac00 <FLASH_WaitForLastOperation+0x7c>)
 800abda:	2201      	movs	r2, #1
 800abdc:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 800abde:	4b08      	ldr	r3, [pc, #32]	; (800ac00 <FLASH_WaitForLastOperation+0x7c>)
 800abe0:	68db      	ldr	r3, [r3, #12]
 800abe2:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d003      	beq.n	800abf2 <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 800abea:	f000 f8a1 	bl	800ad30 <FLASH_SetErrorCode>
    return HAL_ERROR;
 800abee:	2301      	movs	r3, #1
 800abf0:	e000      	b.n	800abf4 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 800abf2:	2300      	movs	r3, #0
  
}  
 800abf4:	4618      	mov	r0, r3
 800abf6:	3710      	adds	r7, #16
 800abf8:	46bd      	mov	sp, r7
 800abfa:	bd80      	pop	{r7, pc}
 800abfc:	20004130 	.word	0x20004130
 800ac00:	40023c00 	.word	0x40023c00

0800ac04 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 800ac04:	b490      	push	{r4, r7}
 800ac06:	b084      	sub	sp, #16
 800ac08:	af00      	add	r7, sp, #0
 800ac0a:	60f8      	str	r0, [r7, #12]
 800ac0c:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800ac10:	4b12      	ldr	r3, [pc, #72]	; (800ac5c <FLASH_Program_DoubleWord+0x58>)
 800ac12:	691b      	ldr	r3, [r3, #16]
 800ac14:	4a11      	ldr	r2, [pc, #68]	; (800ac5c <FLASH_Program_DoubleWord+0x58>)
 800ac16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ac1a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 800ac1c:	4b0f      	ldr	r3, [pc, #60]	; (800ac5c <FLASH_Program_DoubleWord+0x58>)
 800ac1e:	691b      	ldr	r3, [r3, #16]
 800ac20:	4a0e      	ldr	r2, [pc, #56]	; (800ac5c <FLASH_Program_DoubleWord+0x58>)
 800ac22:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800ac26:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800ac28:	4b0c      	ldr	r3, [pc, #48]	; (800ac5c <FLASH_Program_DoubleWord+0x58>)
 800ac2a:	691b      	ldr	r3, [r3, #16]
 800ac2c:	4a0b      	ldr	r2, [pc, #44]	; (800ac5c <FLASH_Program_DoubleWord+0x58>)
 800ac2e:	f043 0301 	orr.w	r3, r3, #1
 800ac32:	6113      	str	r3, [r2, #16]

  /* Program the double-word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	683a      	ldr	r2, [r7, #0]
 800ac38:	601a      	str	r2, [r3, #0]
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 800ac3a:	e9d7 1200 	ldrd	r1, r2, [r7]
 800ac3e:	f04f 0300 	mov.w	r3, #0
 800ac42:	f04f 0400 	mov.w	r4, #0
 800ac46:	0013      	movs	r3, r2
 800ac48:	2400      	movs	r4, #0
 800ac4a:	68fa      	ldr	r2, [r7, #12]
 800ac4c:	3204      	adds	r2, #4
 800ac4e:	6013      	str	r3, [r2, #0]
}
 800ac50:	bf00      	nop
 800ac52:	3710      	adds	r7, #16
 800ac54:	46bd      	mov	sp, r7
 800ac56:	bc90      	pop	{r4, r7}
 800ac58:	4770      	bx	lr
 800ac5a:	bf00      	nop
 800ac5c:	40023c00 	.word	0x40023c00

0800ac60 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 800ac60:	b480      	push	{r7}
 800ac62:	b083      	sub	sp, #12
 800ac64:	af00      	add	r7, sp, #0
 800ac66:	6078      	str	r0, [r7, #4]
 800ac68:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800ac6a:	4b0d      	ldr	r3, [pc, #52]	; (800aca0 <FLASH_Program_Word+0x40>)
 800ac6c:	691b      	ldr	r3, [r3, #16]
 800ac6e:	4a0c      	ldr	r2, [pc, #48]	; (800aca0 <FLASH_Program_Word+0x40>)
 800ac70:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ac74:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 800ac76:	4b0a      	ldr	r3, [pc, #40]	; (800aca0 <FLASH_Program_Word+0x40>)
 800ac78:	691b      	ldr	r3, [r3, #16]
 800ac7a:	4a09      	ldr	r2, [pc, #36]	; (800aca0 <FLASH_Program_Word+0x40>)
 800ac7c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800ac80:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800ac82:	4b07      	ldr	r3, [pc, #28]	; (800aca0 <FLASH_Program_Word+0x40>)
 800ac84:	691b      	ldr	r3, [r3, #16]
 800ac86:	4a06      	ldr	r2, [pc, #24]	; (800aca0 <FLASH_Program_Word+0x40>)
 800ac88:	f043 0301 	orr.w	r3, r3, #1
 800ac8c:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	683a      	ldr	r2, [r7, #0]
 800ac92:	601a      	str	r2, [r3, #0]
}
 800ac94:	bf00      	nop
 800ac96:	370c      	adds	r7, #12
 800ac98:	46bd      	mov	sp, r7
 800ac9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac9e:	4770      	bx	lr
 800aca0:	40023c00 	.word	0x40023c00

0800aca4 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 800aca4:	b480      	push	{r7}
 800aca6:	b083      	sub	sp, #12
 800aca8:	af00      	add	r7, sp, #0
 800acaa:	6078      	str	r0, [r7, #4]
 800acac:	460b      	mov	r3, r1
 800acae:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800acb0:	4b0d      	ldr	r3, [pc, #52]	; (800ace8 <FLASH_Program_HalfWord+0x44>)
 800acb2:	691b      	ldr	r3, [r3, #16]
 800acb4:	4a0c      	ldr	r2, [pc, #48]	; (800ace8 <FLASH_Program_HalfWord+0x44>)
 800acb6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800acba:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 800acbc:	4b0a      	ldr	r3, [pc, #40]	; (800ace8 <FLASH_Program_HalfWord+0x44>)
 800acbe:	691b      	ldr	r3, [r3, #16]
 800acc0:	4a09      	ldr	r2, [pc, #36]	; (800ace8 <FLASH_Program_HalfWord+0x44>)
 800acc2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800acc6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800acc8:	4b07      	ldr	r3, [pc, #28]	; (800ace8 <FLASH_Program_HalfWord+0x44>)
 800acca:	691b      	ldr	r3, [r3, #16]
 800accc:	4a06      	ldr	r2, [pc, #24]	; (800ace8 <FLASH_Program_HalfWord+0x44>)
 800acce:	f043 0301 	orr.w	r3, r3, #1
 800acd2:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	887a      	ldrh	r2, [r7, #2]
 800acd8:	801a      	strh	r2, [r3, #0]
}
 800acda:	bf00      	nop
 800acdc:	370c      	adds	r7, #12
 800acde:	46bd      	mov	sp, r7
 800ace0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace4:	4770      	bx	lr
 800ace6:	bf00      	nop
 800ace8:	40023c00 	.word	0x40023c00

0800acec <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 800acec:	b480      	push	{r7}
 800acee:	b083      	sub	sp, #12
 800acf0:	af00      	add	r7, sp, #0
 800acf2:	6078      	str	r0, [r7, #4]
 800acf4:	460b      	mov	r3, r1
 800acf6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800acf8:	4b0c      	ldr	r3, [pc, #48]	; (800ad2c <FLASH_Program_Byte+0x40>)
 800acfa:	691b      	ldr	r3, [r3, #16]
 800acfc:	4a0b      	ldr	r2, [pc, #44]	; (800ad2c <FLASH_Program_Byte+0x40>)
 800acfe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ad02:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 800ad04:	4b09      	ldr	r3, [pc, #36]	; (800ad2c <FLASH_Program_Byte+0x40>)
 800ad06:	4a09      	ldr	r2, [pc, #36]	; (800ad2c <FLASH_Program_Byte+0x40>)
 800ad08:	691b      	ldr	r3, [r3, #16]
 800ad0a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800ad0c:	4b07      	ldr	r3, [pc, #28]	; (800ad2c <FLASH_Program_Byte+0x40>)
 800ad0e:	691b      	ldr	r3, [r3, #16]
 800ad10:	4a06      	ldr	r2, [pc, #24]	; (800ad2c <FLASH_Program_Byte+0x40>)
 800ad12:	f043 0301 	orr.w	r3, r3, #1
 800ad16:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	78fa      	ldrb	r2, [r7, #3]
 800ad1c:	701a      	strb	r2, [r3, #0]
}
 800ad1e:	bf00      	nop
 800ad20:	370c      	adds	r7, #12
 800ad22:	46bd      	mov	sp, r7
 800ad24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad28:	4770      	bx	lr
 800ad2a:	bf00      	nop
 800ad2c:	40023c00 	.word	0x40023c00

0800ad30 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 800ad30:	b480      	push	{r7}
 800ad32:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 800ad34:	4b2f      	ldr	r3, [pc, #188]	; (800adf4 <FLASH_SetErrorCode+0xc4>)
 800ad36:	68db      	ldr	r3, [r3, #12]
 800ad38:	f003 0310 	and.w	r3, r3, #16
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d008      	beq.n	800ad52 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 800ad40:	4b2d      	ldr	r3, [pc, #180]	; (800adf8 <FLASH_SetErrorCode+0xc8>)
 800ad42:	69db      	ldr	r3, [r3, #28]
 800ad44:	f043 0310 	orr.w	r3, r3, #16
 800ad48:	4a2b      	ldr	r2, [pc, #172]	; (800adf8 <FLASH_SetErrorCode+0xc8>)
 800ad4a:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 800ad4c:	4b29      	ldr	r3, [pc, #164]	; (800adf4 <FLASH_SetErrorCode+0xc4>)
 800ad4e:	2210      	movs	r2, #16
 800ad50:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 800ad52:	4b28      	ldr	r3, [pc, #160]	; (800adf4 <FLASH_SetErrorCode+0xc4>)
 800ad54:	68db      	ldr	r3, [r3, #12]
 800ad56:	f003 0320 	and.w	r3, r3, #32
 800ad5a:	2b00      	cmp	r3, #0
 800ad5c:	d008      	beq.n	800ad70 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 800ad5e:	4b26      	ldr	r3, [pc, #152]	; (800adf8 <FLASH_SetErrorCode+0xc8>)
 800ad60:	69db      	ldr	r3, [r3, #28]
 800ad62:	f043 0308 	orr.w	r3, r3, #8
 800ad66:	4a24      	ldr	r2, [pc, #144]	; (800adf8 <FLASH_SetErrorCode+0xc8>)
 800ad68:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800ad6a:	4b22      	ldr	r3, [pc, #136]	; (800adf4 <FLASH_SetErrorCode+0xc4>)
 800ad6c:	2220      	movs	r2, #32
 800ad6e:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 800ad70:	4b20      	ldr	r3, [pc, #128]	; (800adf4 <FLASH_SetErrorCode+0xc4>)
 800ad72:	68db      	ldr	r3, [r3, #12]
 800ad74:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ad78:	2b00      	cmp	r3, #0
 800ad7a:	d008      	beq.n	800ad8e <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 800ad7c:	4b1e      	ldr	r3, [pc, #120]	; (800adf8 <FLASH_SetErrorCode+0xc8>)
 800ad7e:	69db      	ldr	r3, [r3, #28]
 800ad80:	f043 0304 	orr.w	r3, r3, #4
 800ad84:	4a1c      	ldr	r2, [pc, #112]	; (800adf8 <FLASH_SetErrorCode+0xc8>)
 800ad86:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 800ad88:	4b1a      	ldr	r3, [pc, #104]	; (800adf4 <FLASH_SetErrorCode+0xc4>)
 800ad8a:	2240      	movs	r2, #64	; 0x40
 800ad8c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 800ad8e:	4b19      	ldr	r3, [pc, #100]	; (800adf4 <FLASH_SetErrorCode+0xc4>)
 800ad90:	68db      	ldr	r3, [r3, #12]
 800ad92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d008      	beq.n	800adac <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800ad9a:	4b17      	ldr	r3, [pc, #92]	; (800adf8 <FLASH_SetErrorCode+0xc8>)
 800ad9c:	69db      	ldr	r3, [r3, #28]
 800ad9e:	f043 0302 	orr.w	r3, r3, #2
 800ada2:	4a15      	ldr	r2, [pc, #84]	; (800adf8 <FLASH_SetErrorCode+0xc8>)
 800ada4:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800ada6:	4b13      	ldr	r3, [pc, #76]	; (800adf4 <FLASH_SetErrorCode+0xc4>)
 800ada8:	2280      	movs	r2, #128	; 0x80
 800adaa:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 800adac:	4b11      	ldr	r3, [pc, #68]	; (800adf4 <FLASH_SetErrorCode+0xc4>)
 800adae:	68db      	ldr	r3, [r3, #12]
 800adb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d009      	beq.n	800adcc <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 800adb8:	4b0f      	ldr	r3, [pc, #60]	; (800adf8 <FLASH_SetErrorCode+0xc8>)
 800adba:	69db      	ldr	r3, [r3, #28]
 800adbc:	f043 0301 	orr.w	r3, r3, #1
 800adc0:	4a0d      	ldr	r2, [pc, #52]	; (800adf8 <FLASH_SetErrorCode+0xc8>)
 800adc2:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 800adc4:	4b0b      	ldr	r3, [pc, #44]	; (800adf4 <FLASH_SetErrorCode+0xc4>)
 800adc6:	f44f 7280 	mov.w	r2, #256	; 0x100
 800adca:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800adcc:	4b09      	ldr	r3, [pc, #36]	; (800adf4 <FLASH_SetErrorCode+0xc4>)
 800adce:	68db      	ldr	r3, [r3, #12]
 800add0:	f003 0302 	and.w	r3, r3, #2
 800add4:	2b00      	cmp	r3, #0
 800add6:	d008      	beq.n	800adea <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 800add8:	4b07      	ldr	r3, [pc, #28]	; (800adf8 <FLASH_SetErrorCode+0xc8>)
 800adda:	69db      	ldr	r3, [r3, #28]
 800addc:	f043 0320 	orr.w	r3, r3, #32
 800ade0:	4a05      	ldr	r2, [pc, #20]	; (800adf8 <FLASH_SetErrorCode+0xc8>)
 800ade2:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 800ade4:	4b03      	ldr	r3, [pc, #12]	; (800adf4 <FLASH_SetErrorCode+0xc4>)
 800ade6:	2202      	movs	r2, #2
 800ade8:	60da      	str	r2, [r3, #12]
  }
}
 800adea:	bf00      	nop
 800adec:	46bd      	mov	sp, r7
 800adee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adf2:	4770      	bx	lr
 800adf4:	40023c00 	.word	0x40023c00
 800adf8:	20004130 	.word	0x20004130

0800adfc <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 800adfc:	b580      	push	{r7, lr}
 800adfe:	b084      	sub	sp, #16
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	6078      	str	r0, [r7, #4]
 800ae04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 800ae06:	2301      	movs	r3, #1
 800ae08:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 800ae0a:	2300      	movs	r3, #0
 800ae0c:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800ae0e:	4b31      	ldr	r3, [pc, #196]	; (800aed4 <HAL_FLASHEx_Erase+0xd8>)
 800ae10:	7e1b      	ldrb	r3, [r3, #24]
 800ae12:	2b01      	cmp	r3, #1
 800ae14:	d101      	bne.n	800ae1a <HAL_FLASHEx_Erase+0x1e>
 800ae16:	2302      	movs	r3, #2
 800ae18:	e058      	b.n	800aecc <HAL_FLASHEx_Erase+0xd0>
 800ae1a:	4b2e      	ldr	r3, [pc, #184]	; (800aed4 <HAL_FLASHEx_Erase+0xd8>)
 800ae1c:	2201      	movs	r2, #1
 800ae1e:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800ae20:	f24c 3050 	movw	r0, #50000	; 0xc350
 800ae24:	f7ff feae 	bl	800ab84 <FLASH_WaitForLastOperation>
 800ae28:	4603      	mov	r3, r0
 800ae2a:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 800ae2c:	7bfb      	ldrb	r3, [r7, #15]
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d148      	bne.n	800aec4 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 800ae32:	683b      	ldr	r3, [r7, #0]
 800ae34:	f04f 32ff 	mov.w	r2, #4294967295
 800ae38:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800ae3a:	687b      	ldr	r3, [r7, #4]
 800ae3c:	681b      	ldr	r3, [r3, #0]
 800ae3e:	2b01      	cmp	r3, #1
 800ae40:	d115      	bne.n	800ae6e <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 800ae42:	687b      	ldr	r3, [r7, #4]
 800ae44:	691b      	ldr	r3, [r3, #16]
 800ae46:	b2da      	uxtb	r2, r3
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	685b      	ldr	r3, [r3, #4]
 800ae4c:	4619      	mov	r1, r3
 800ae4e:	4610      	mov	r0, r2
 800ae50:	f000 f844 	bl	800aedc <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800ae54:	f24c 3050 	movw	r0, #50000	; 0xc350
 800ae58:	f7ff fe94 	bl	800ab84 <FLASH_WaitForLastOperation>
 800ae5c:	4603      	mov	r3, r0
 800ae5e:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 800ae60:	4b1d      	ldr	r3, [pc, #116]	; (800aed8 <HAL_FLASHEx_Erase+0xdc>)
 800ae62:	691b      	ldr	r3, [r3, #16]
 800ae64:	4a1c      	ldr	r2, [pc, #112]	; (800aed8 <HAL_FLASHEx_Erase+0xdc>)
 800ae66:	f023 0304 	bic.w	r3, r3, #4
 800ae6a:	6113      	str	r3, [r2, #16]
 800ae6c:	e028      	b.n	800aec0 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	689b      	ldr	r3, [r3, #8]
 800ae72:	60bb      	str	r3, [r7, #8]
 800ae74:	e01c      	b.n	800aeb0 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	691b      	ldr	r3, [r3, #16]
 800ae7a:	b2db      	uxtb	r3, r3
 800ae7c:	4619      	mov	r1, r3
 800ae7e:	68b8      	ldr	r0, [r7, #8]
 800ae80:	f000 f850 	bl	800af24 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800ae84:	f24c 3050 	movw	r0, #50000	; 0xc350
 800ae88:	f7ff fe7c 	bl	800ab84 <FLASH_WaitForLastOperation>
 800ae8c:	4603      	mov	r3, r0
 800ae8e:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 800ae90:	4b11      	ldr	r3, [pc, #68]	; (800aed8 <HAL_FLASHEx_Erase+0xdc>)
 800ae92:	691b      	ldr	r3, [r3, #16]
 800ae94:	4a10      	ldr	r2, [pc, #64]	; (800aed8 <HAL_FLASHEx_Erase+0xdc>)
 800ae96:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 800ae9a:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 800ae9c:	7bfb      	ldrb	r3, [r7, #15]
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d003      	beq.n	800aeaa <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 800aea2:	683b      	ldr	r3, [r7, #0]
 800aea4:	68ba      	ldr	r2, [r7, #8]
 800aea6:	601a      	str	r2, [r3, #0]
          break;
 800aea8:	e00a      	b.n	800aec0 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800aeaa:	68bb      	ldr	r3, [r7, #8]
 800aeac:	3301      	adds	r3, #1
 800aeae:	60bb      	str	r3, [r7, #8]
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	68da      	ldr	r2, [r3, #12]
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	689b      	ldr	r3, [r3, #8]
 800aeb8:	4413      	add	r3, r2
 800aeba:	68ba      	ldr	r2, [r7, #8]
 800aebc:	429a      	cmp	r2, r3
 800aebe:	d3da      	bcc.n	800ae76 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 800aec0:	f000 f878 	bl	800afb4 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800aec4:	4b03      	ldr	r3, [pc, #12]	; (800aed4 <HAL_FLASHEx_Erase+0xd8>)
 800aec6:	2200      	movs	r2, #0
 800aec8:	761a      	strb	r2, [r3, #24]

  return status;
 800aeca:	7bfb      	ldrb	r3, [r7, #15]
}
 800aecc:	4618      	mov	r0, r3
 800aece:	3710      	adds	r7, #16
 800aed0:	46bd      	mov	sp, r7
 800aed2:	bd80      	pop	{r7, pc}
 800aed4:	20004130 	.word	0x20004130
 800aed8:	40023c00 	.word	0x40023c00

0800aedc <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 800aedc:	b480      	push	{r7}
 800aede:	b083      	sub	sp, #12
 800aee0:	af00      	add	r7, sp, #0
 800aee2:	4603      	mov	r3, r0
 800aee4:	6039      	str	r1, [r7, #0]
 800aee6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800aee8:	4b0d      	ldr	r3, [pc, #52]	; (800af20 <FLASH_MassErase+0x44>)
 800aeea:	691b      	ldr	r3, [r3, #16]
 800aeec:	4a0c      	ldr	r2, [pc, #48]	; (800af20 <FLASH_MassErase+0x44>)
 800aeee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800aef2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 800aef4:	4b0a      	ldr	r3, [pc, #40]	; (800af20 <FLASH_MassErase+0x44>)
 800aef6:	691b      	ldr	r3, [r3, #16]
 800aef8:	4a09      	ldr	r2, [pc, #36]	; (800af20 <FLASH_MassErase+0x44>)
 800aefa:	f043 0304 	orr.w	r3, r3, #4
 800aefe:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 800af00:	4b07      	ldr	r3, [pc, #28]	; (800af20 <FLASH_MassErase+0x44>)
 800af02:	691a      	ldr	r2, [r3, #16]
 800af04:	79fb      	ldrb	r3, [r7, #7]
 800af06:	021b      	lsls	r3, r3, #8
 800af08:	4313      	orrs	r3, r2
 800af0a:	4a05      	ldr	r2, [pc, #20]	; (800af20 <FLASH_MassErase+0x44>)
 800af0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800af10:	6113      	str	r3, [r2, #16]
}
 800af12:	bf00      	nop
 800af14:	370c      	adds	r7, #12
 800af16:	46bd      	mov	sp, r7
 800af18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af1c:	4770      	bx	lr
 800af1e:	bf00      	nop
 800af20:	40023c00 	.word	0x40023c00

0800af24 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 800af24:	b480      	push	{r7}
 800af26:	b085      	sub	sp, #20
 800af28:	af00      	add	r7, sp, #0
 800af2a:	6078      	str	r0, [r7, #4]
 800af2c:	460b      	mov	r3, r1
 800af2e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 800af30:	2300      	movs	r3, #0
 800af32:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 800af34:	78fb      	ldrb	r3, [r7, #3]
 800af36:	2b00      	cmp	r3, #0
 800af38:	d102      	bne.n	800af40 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 800af3a:	2300      	movs	r3, #0
 800af3c:	60fb      	str	r3, [r7, #12]
 800af3e:	e010      	b.n	800af62 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 800af40:	78fb      	ldrb	r3, [r7, #3]
 800af42:	2b01      	cmp	r3, #1
 800af44:	d103      	bne.n	800af4e <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800af46:	f44f 7380 	mov.w	r3, #256	; 0x100
 800af4a:	60fb      	str	r3, [r7, #12]
 800af4c:	e009      	b.n	800af62 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 800af4e:	78fb      	ldrb	r3, [r7, #3]
 800af50:	2b02      	cmp	r3, #2
 800af52:	d103      	bne.n	800af5c <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 800af54:	f44f 7300 	mov.w	r3, #512	; 0x200
 800af58:	60fb      	str	r3, [r7, #12]
 800af5a:	e002      	b.n	800af62 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 800af5c:	f44f 7340 	mov.w	r3, #768	; 0x300
 800af60:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800af62:	4b13      	ldr	r3, [pc, #76]	; (800afb0 <FLASH_Erase_Sector+0x8c>)
 800af64:	691b      	ldr	r3, [r3, #16]
 800af66:	4a12      	ldr	r2, [pc, #72]	; (800afb0 <FLASH_Erase_Sector+0x8c>)
 800af68:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800af6c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 800af6e:	4b10      	ldr	r3, [pc, #64]	; (800afb0 <FLASH_Erase_Sector+0x8c>)
 800af70:	691a      	ldr	r2, [r3, #16]
 800af72:	490f      	ldr	r1, [pc, #60]	; (800afb0 <FLASH_Erase_Sector+0x8c>)
 800af74:	68fb      	ldr	r3, [r7, #12]
 800af76:	4313      	orrs	r3, r2
 800af78:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800af7a:	4b0d      	ldr	r3, [pc, #52]	; (800afb0 <FLASH_Erase_Sector+0x8c>)
 800af7c:	691b      	ldr	r3, [r3, #16]
 800af7e:	4a0c      	ldr	r2, [pc, #48]	; (800afb0 <FLASH_Erase_Sector+0x8c>)
 800af80:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800af84:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 800af86:	4b0a      	ldr	r3, [pc, #40]	; (800afb0 <FLASH_Erase_Sector+0x8c>)
 800af88:	691a      	ldr	r2, [r3, #16]
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	00db      	lsls	r3, r3, #3
 800af8e:	4313      	orrs	r3, r2
 800af90:	4a07      	ldr	r2, [pc, #28]	; (800afb0 <FLASH_Erase_Sector+0x8c>)
 800af92:	f043 0302 	orr.w	r3, r3, #2
 800af96:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 800af98:	4b05      	ldr	r3, [pc, #20]	; (800afb0 <FLASH_Erase_Sector+0x8c>)
 800af9a:	691b      	ldr	r3, [r3, #16]
 800af9c:	4a04      	ldr	r2, [pc, #16]	; (800afb0 <FLASH_Erase_Sector+0x8c>)
 800af9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800afa2:	6113      	str	r3, [r2, #16]
}
 800afa4:	bf00      	nop
 800afa6:	3714      	adds	r7, #20
 800afa8:	46bd      	mov	sp, r7
 800afaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afae:	4770      	bx	lr
 800afb0:	40023c00 	.word	0x40023c00

0800afb4 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 800afb4:	b480      	push	{r7}
 800afb6:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 800afb8:	4b20      	ldr	r3, [pc, #128]	; (800b03c <FLASH_FlushCaches+0x88>)
 800afba:	681b      	ldr	r3, [r3, #0]
 800afbc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800afc0:	2b00      	cmp	r3, #0
 800afc2:	d017      	beq.n	800aff4 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 800afc4:	4b1d      	ldr	r3, [pc, #116]	; (800b03c <FLASH_FlushCaches+0x88>)
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	4a1c      	ldr	r2, [pc, #112]	; (800b03c <FLASH_FlushCaches+0x88>)
 800afca:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800afce:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 800afd0:	4b1a      	ldr	r3, [pc, #104]	; (800b03c <FLASH_FlushCaches+0x88>)
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	4a19      	ldr	r2, [pc, #100]	; (800b03c <FLASH_FlushCaches+0x88>)
 800afd6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800afda:	6013      	str	r3, [r2, #0]
 800afdc:	4b17      	ldr	r3, [pc, #92]	; (800b03c <FLASH_FlushCaches+0x88>)
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	4a16      	ldr	r2, [pc, #88]	; (800b03c <FLASH_FlushCaches+0x88>)
 800afe2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800afe6:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800afe8:	4b14      	ldr	r3, [pc, #80]	; (800b03c <FLASH_FlushCaches+0x88>)
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	4a13      	ldr	r2, [pc, #76]	; (800b03c <FLASH_FlushCaches+0x88>)
 800afee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800aff2:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 800aff4:	4b11      	ldr	r3, [pc, #68]	; (800b03c <FLASH_FlushCaches+0x88>)
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800affc:	2b00      	cmp	r3, #0
 800affe:	d017      	beq.n	800b030 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 800b000:	4b0e      	ldr	r3, [pc, #56]	; (800b03c <FLASH_FlushCaches+0x88>)
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	4a0d      	ldr	r2, [pc, #52]	; (800b03c <FLASH_FlushCaches+0x88>)
 800b006:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b00a:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 800b00c:	4b0b      	ldr	r3, [pc, #44]	; (800b03c <FLASH_FlushCaches+0x88>)
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	4a0a      	ldr	r2, [pc, #40]	; (800b03c <FLASH_FlushCaches+0x88>)
 800b012:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800b016:	6013      	str	r3, [r2, #0]
 800b018:	4b08      	ldr	r3, [pc, #32]	; (800b03c <FLASH_FlushCaches+0x88>)
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	4a07      	ldr	r2, [pc, #28]	; (800b03c <FLASH_FlushCaches+0x88>)
 800b01e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b022:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800b024:	4b05      	ldr	r3, [pc, #20]	; (800b03c <FLASH_FlushCaches+0x88>)
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	4a04      	ldr	r2, [pc, #16]	; (800b03c <FLASH_FlushCaches+0x88>)
 800b02a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800b02e:	6013      	str	r3, [r2, #0]
  }
}
 800b030:	bf00      	nop
 800b032:	46bd      	mov	sp, r7
 800b034:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b038:	4770      	bx	lr
 800b03a:	bf00      	nop
 800b03c:	40023c00 	.word	0x40023c00

0800b040 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800b040:	b480      	push	{r7}
 800b042:	b089      	sub	sp, #36	; 0x24
 800b044:	af00      	add	r7, sp, #0
 800b046:	6078      	str	r0, [r7, #4]
 800b048:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800b04a:	2300      	movs	r3, #0
 800b04c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800b04e:	2300      	movs	r3, #0
 800b050:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800b052:	2300      	movs	r3, #0
 800b054:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800b056:	2300      	movs	r3, #0
 800b058:	61fb      	str	r3, [r7, #28]
 800b05a:	e165      	b.n	800b328 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800b05c:	2201      	movs	r2, #1
 800b05e:	69fb      	ldr	r3, [r7, #28]
 800b060:	fa02 f303 	lsl.w	r3, r2, r3
 800b064:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800b066:	683b      	ldr	r3, [r7, #0]
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	697a      	ldr	r2, [r7, #20]
 800b06c:	4013      	ands	r3, r2
 800b06e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800b070:	693a      	ldr	r2, [r7, #16]
 800b072:	697b      	ldr	r3, [r7, #20]
 800b074:	429a      	cmp	r2, r3
 800b076:	f040 8154 	bne.w	800b322 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800b07a:	683b      	ldr	r3, [r7, #0]
 800b07c:	685b      	ldr	r3, [r3, #4]
 800b07e:	2b02      	cmp	r3, #2
 800b080:	d003      	beq.n	800b08a <HAL_GPIO_Init+0x4a>
 800b082:	683b      	ldr	r3, [r7, #0]
 800b084:	685b      	ldr	r3, [r3, #4]
 800b086:	2b12      	cmp	r3, #18
 800b088:	d123      	bne.n	800b0d2 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800b08a:	69fb      	ldr	r3, [r7, #28]
 800b08c:	08da      	lsrs	r2, r3, #3
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	3208      	adds	r2, #8
 800b092:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b096:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800b098:	69fb      	ldr	r3, [r7, #28]
 800b09a:	f003 0307 	and.w	r3, r3, #7
 800b09e:	009b      	lsls	r3, r3, #2
 800b0a0:	220f      	movs	r2, #15
 800b0a2:	fa02 f303 	lsl.w	r3, r2, r3
 800b0a6:	43db      	mvns	r3, r3
 800b0a8:	69ba      	ldr	r2, [r7, #24]
 800b0aa:	4013      	ands	r3, r2
 800b0ac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800b0ae:	683b      	ldr	r3, [r7, #0]
 800b0b0:	691a      	ldr	r2, [r3, #16]
 800b0b2:	69fb      	ldr	r3, [r7, #28]
 800b0b4:	f003 0307 	and.w	r3, r3, #7
 800b0b8:	009b      	lsls	r3, r3, #2
 800b0ba:	fa02 f303 	lsl.w	r3, r2, r3
 800b0be:	69ba      	ldr	r2, [r7, #24]
 800b0c0:	4313      	orrs	r3, r2
 800b0c2:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800b0c4:	69fb      	ldr	r3, [r7, #28]
 800b0c6:	08da      	lsrs	r2, r3, #3
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	3208      	adds	r2, #8
 800b0cc:	69b9      	ldr	r1, [r7, #24]
 800b0ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800b0d8:	69fb      	ldr	r3, [r7, #28]
 800b0da:	005b      	lsls	r3, r3, #1
 800b0dc:	2203      	movs	r2, #3
 800b0de:	fa02 f303 	lsl.w	r3, r2, r3
 800b0e2:	43db      	mvns	r3, r3
 800b0e4:	69ba      	ldr	r2, [r7, #24]
 800b0e6:	4013      	ands	r3, r2
 800b0e8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800b0ea:	683b      	ldr	r3, [r7, #0]
 800b0ec:	685b      	ldr	r3, [r3, #4]
 800b0ee:	f003 0203 	and.w	r2, r3, #3
 800b0f2:	69fb      	ldr	r3, [r7, #28]
 800b0f4:	005b      	lsls	r3, r3, #1
 800b0f6:	fa02 f303 	lsl.w	r3, r2, r3
 800b0fa:	69ba      	ldr	r2, [r7, #24]
 800b0fc:	4313      	orrs	r3, r2
 800b0fe:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	69ba      	ldr	r2, [r7, #24]
 800b104:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800b106:	683b      	ldr	r3, [r7, #0]
 800b108:	685b      	ldr	r3, [r3, #4]
 800b10a:	2b01      	cmp	r3, #1
 800b10c:	d00b      	beq.n	800b126 <HAL_GPIO_Init+0xe6>
 800b10e:	683b      	ldr	r3, [r7, #0]
 800b110:	685b      	ldr	r3, [r3, #4]
 800b112:	2b02      	cmp	r3, #2
 800b114:	d007      	beq.n	800b126 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800b116:	683b      	ldr	r3, [r7, #0]
 800b118:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800b11a:	2b11      	cmp	r3, #17
 800b11c:	d003      	beq.n	800b126 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800b11e:	683b      	ldr	r3, [r7, #0]
 800b120:	685b      	ldr	r3, [r3, #4]
 800b122:	2b12      	cmp	r3, #18
 800b124:	d130      	bne.n	800b188 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800b126:	687b      	ldr	r3, [r7, #4]
 800b128:	689b      	ldr	r3, [r3, #8]
 800b12a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800b12c:	69fb      	ldr	r3, [r7, #28]
 800b12e:	005b      	lsls	r3, r3, #1
 800b130:	2203      	movs	r2, #3
 800b132:	fa02 f303 	lsl.w	r3, r2, r3
 800b136:	43db      	mvns	r3, r3
 800b138:	69ba      	ldr	r2, [r7, #24]
 800b13a:	4013      	ands	r3, r2
 800b13c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800b13e:	683b      	ldr	r3, [r7, #0]
 800b140:	68da      	ldr	r2, [r3, #12]
 800b142:	69fb      	ldr	r3, [r7, #28]
 800b144:	005b      	lsls	r3, r3, #1
 800b146:	fa02 f303 	lsl.w	r3, r2, r3
 800b14a:	69ba      	ldr	r2, [r7, #24]
 800b14c:	4313      	orrs	r3, r2
 800b14e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	69ba      	ldr	r2, [r7, #24]
 800b154:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b156:	687b      	ldr	r3, [r7, #4]
 800b158:	685b      	ldr	r3, [r3, #4]
 800b15a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800b15c:	2201      	movs	r2, #1
 800b15e:	69fb      	ldr	r3, [r7, #28]
 800b160:	fa02 f303 	lsl.w	r3, r2, r3
 800b164:	43db      	mvns	r3, r3
 800b166:	69ba      	ldr	r2, [r7, #24]
 800b168:	4013      	ands	r3, r2
 800b16a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800b16c:	683b      	ldr	r3, [r7, #0]
 800b16e:	685b      	ldr	r3, [r3, #4]
 800b170:	091b      	lsrs	r3, r3, #4
 800b172:	f003 0201 	and.w	r2, r3, #1
 800b176:	69fb      	ldr	r3, [r7, #28]
 800b178:	fa02 f303 	lsl.w	r3, r2, r3
 800b17c:	69ba      	ldr	r2, [r7, #24]
 800b17e:	4313      	orrs	r3, r2
 800b180:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	69ba      	ldr	r2, [r7, #24]
 800b186:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	68db      	ldr	r3, [r3, #12]
 800b18c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800b18e:	69fb      	ldr	r3, [r7, #28]
 800b190:	005b      	lsls	r3, r3, #1
 800b192:	2203      	movs	r2, #3
 800b194:	fa02 f303 	lsl.w	r3, r2, r3
 800b198:	43db      	mvns	r3, r3
 800b19a:	69ba      	ldr	r2, [r7, #24]
 800b19c:	4013      	ands	r3, r2
 800b19e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800b1a0:	683b      	ldr	r3, [r7, #0]
 800b1a2:	689a      	ldr	r2, [r3, #8]
 800b1a4:	69fb      	ldr	r3, [r7, #28]
 800b1a6:	005b      	lsls	r3, r3, #1
 800b1a8:	fa02 f303 	lsl.w	r3, r2, r3
 800b1ac:	69ba      	ldr	r2, [r7, #24]
 800b1ae:	4313      	orrs	r3, r2
 800b1b0:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	69ba      	ldr	r2, [r7, #24]
 800b1b6:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800b1b8:	683b      	ldr	r3, [r7, #0]
 800b1ba:	685b      	ldr	r3, [r3, #4]
 800b1bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	f000 80ae 	beq.w	800b322 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b1c6:	2300      	movs	r3, #0
 800b1c8:	60fb      	str	r3, [r7, #12]
 800b1ca:	4b5c      	ldr	r3, [pc, #368]	; (800b33c <HAL_GPIO_Init+0x2fc>)
 800b1cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b1ce:	4a5b      	ldr	r2, [pc, #364]	; (800b33c <HAL_GPIO_Init+0x2fc>)
 800b1d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b1d4:	6453      	str	r3, [r2, #68]	; 0x44
 800b1d6:	4b59      	ldr	r3, [pc, #356]	; (800b33c <HAL_GPIO_Init+0x2fc>)
 800b1d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b1da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b1de:	60fb      	str	r3, [r7, #12]
 800b1e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800b1e2:	4a57      	ldr	r2, [pc, #348]	; (800b340 <HAL_GPIO_Init+0x300>)
 800b1e4:	69fb      	ldr	r3, [r7, #28]
 800b1e6:	089b      	lsrs	r3, r3, #2
 800b1e8:	3302      	adds	r3, #2
 800b1ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b1ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800b1f0:	69fb      	ldr	r3, [r7, #28]
 800b1f2:	f003 0303 	and.w	r3, r3, #3
 800b1f6:	009b      	lsls	r3, r3, #2
 800b1f8:	220f      	movs	r2, #15
 800b1fa:	fa02 f303 	lsl.w	r3, r2, r3
 800b1fe:	43db      	mvns	r3, r3
 800b200:	69ba      	ldr	r2, [r7, #24]
 800b202:	4013      	ands	r3, r2
 800b204:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	4a4e      	ldr	r2, [pc, #312]	; (800b344 <HAL_GPIO_Init+0x304>)
 800b20a:	4293      	cmp	r3, r2
 800b20c:	d025      	beq.n	800b25a <HAL_GPIO_Init+0x21a>
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	4a4d      	ldr	r2, [pc, #308]	; (800b348 <HAL_GPIO_Init+0x308>)
 800b212:	4293      	cmp	r3, r2
 800b214:	d01f      	beq.n	800b256 <HAL_GPIO_Init+0x216>
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	4a4c      	ldr	r2, [pc, #304]	; (800b34c <HAL_GPIO_Init+0x30c>)
 800b21a:	4293      	cmp	r3, r2
 800b21c:	d019      	beq.n	800b252 <HAL_GPIO_Init+0x212>
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	4a4b      	ldr	r2, [pc, #300]	; (800b350 <HAL_GPIO_Init+0x310>)
 800b222:	4293      	cmp	r3, r2
 800b224:	d013      	beq.n	800b24e <HAL_GPIO_Init+0x20e>
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	4a4a      	ldr	r2, [pc, #296]	; (800b354 <HAL_GPIO_Init+0x314>)
 800b22a:	4293      	cmp	r3, r2
 800b22c:	d00d      	beq.n	800b24a <HAL_GPIO_Init+0x20a>
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	4a49      	ldr	r2, [pc, #292]	; (800b358 <HAL_GPIO_Init+0x318>)
 800b232:	4293      	cmp	r3, r2
 800b234:	d007      	beq.n	800b246 <HAL_GPIO_Init+0x206>
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	4a48      	ldr	r2, [pc, #288]	; (800b35c <HAL_GPIO_Init+0x31c>)
 800b23a:	4293      	cmp	r3, r2
 800b23c:	d101      	bne.n	800b242 <HAL_GPIO_Init+0x202>
 800b23e:	2306      	movs	r3, #6
 800b240:	e00c      	b.n	800b25c <HAL_GPIO_Init+0x21c>
 800b242:	2307      	movs	r3, #7
 800b244:	e00a      	b.n	800b25c <HAL_GPIO_Init+0x21c>
 800b246:	2305      	movs	r3, #5
 800b248:	e008      	b.n	800b25c <HAL_GPIO_Init+0x21c>
 800b24a:	2304      	movs	r3, #4
 800b24c:	e006      	b.n	800b25c <HAL_GPIO_Init+0x21c>
 800b24e:	2303      	movs	r3, #3
 800b250:	e004      	b.n	800b25c <HAL_GPIO_Init+0x21c>
 800b252:	2302      	movs	r3, #2
 800b254:	e002      	b.n	800b25c <HAL_GPIO_Init+0x21c>
 800b256:	2301      	movs	r3, #1
 800b258:	e000      	b.n	800b25c <HAL_GPIO_Init+0x21c>
 800b25a:	2300      	movs	r3, #0
 800b25c:	69fa      	ldr	r2, [r7, #28]
 800b25e:	f002 0203 	and.w	r2, r2, #3
 800b262:	0092      	lsls	r2, r2, #2
 800b264:	4093      	lsls	r3, r2
 800b266:	69ba      	ldr	r2, [r7, #24]
 800b268:	4313      	orrs	r3, r2
 800b26a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800b26c:	4934      	ldr	r1, [pc, #208]	; (800b340 <HAL_GPIO_Init+0x300>)
 800b26e:	69fb      	ldr	r3, [r7, #28]
 800b270:	089b      	lsrs	r3, r3, #2
 800b272:	3302      	adds	r3, #2
 800b274:	69ba      	ldr	r2, [r7, #24]
 800b276:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800b27a:	4b39      	ldr	r3, [pc, #228]	; (800b360 <HAL_GPIO_Init+0x320>)
 800b27c:	681b      	ldr	r3, [r3, #0]
 800b27e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b280:	693b      	ldr	r3, [r7, #16]
 800b282:	43db      	mvns	r3, r3
 800b284:	69ba      	ldr	r2, [r7, #24]
 800b286:	4013      	ands	r3, r2
 800b288:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800b28a:	683b      	ldr	r3, [r7, #0]
 800b28c:	685b      	ldr	r3, [r3, #4]
 800b28e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b292:	2b00      	cmp	r3, #0
 800b294:	d003      	beq.n	800b29e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800b296:	69ba      	ldr	r2, [r7, #24]
 800b298:	693b      	ldr	r3, [r7, #16]
 800b29a:	4313      	orrs	r3, r2
 800b29c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800b29e:	4a30      	ldr	r2, [pc, #192]	; (800b360 <HAL_GPIO_Init+0x320>)
 800b2a0:	69bb      	ldr	r3, [r7, #24]
 800b2a2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800b2a4:	4b2e      	ldr	r3, [pc, #184]	; (800b360 <HAL_GPIO_Init+0x320>)
 800b2a6:	685b      	ldr	r3, [r3, #4]
 800b2a8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b2aa:	693b      	ldr	r3, [r7, #16]
 800b2ac:	43db      	mvns	r3, r3
 800b2ae:	69ba      	ldr	r2, [r7, #24]
 800b2b0:	4013      	ands	r3, r2
 800b2b2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800b2b4:	683b      	ldr	r3, [r7, #0]
 800b2b6:	685b      	ldr	r3, [r3, #4]
 800b2b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d003      	beq.n	800b2c8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800b2c0:	69ba      	ldr	r2, [r7, #24]
 800b2c2:	693b      	ldr	r3, [r7, #16]
 800b2c4:	4313      	orrs	r3, r2
 800b2c6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800b2c8:	4a25      	ldr	r2, [pc, #148]	; (800b360 <HAL_GPIO_Init+0x320>)
 800b2ca:	69bb      	ldr	r3, [r7, #24]
 800b2cc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800b2ce:	4b24      	ldr	r3, [pc, #144]	; (800b360 <HAL_GPIO_Init+0x320>)
 800b2d0:	689b      	ldr	r3, [r3, #8]
 800b2d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b2d4:	693b      	ldr	r3, [r7, #16]
 800b2d6:	43db      	mvns	r3, r3
 800b2d8:	69ba      	ldr	r2, [r7, #24]
 800b2da:	4013      	ands	r3, r2
 800b2dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800b2de:	683b      	ldr	r3, [r7, #0]
 800b2e0:	685b      	ldr	r3, [r3, #4]
 800b2e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d003      	beq.n	800b2f2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800b2ea:	69ba      	ldr	r2, [r7, #24]
 800b2ec:	693b      	ldr	r3, [r7, #16]
 800b2ee:	4313      	orrs	r3, r2
 800b2f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800b2f2:	4a1b      	ldr	r2, [pc, #108]	; (800b360 <HAL_GPIO_Init+0x320>)
 800b2f4:	69bb      	ldr	r3, [r7, #24]
 800b2f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800b2f8:	4b19      	ldr	r3, [pc, #100]	; (800b360 <HAL_GPIO_Init+0x320>)
 800b2fa:	68db      	ldr	r3, [r3, #12]
 800b2fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b2fe:	693b      	ldr	r3, [r7, #16]
 800b300:	43db      	mvns	r3, r3
 800b302:	69ba      	ldr	r2, [r7, #24]
 800b304:	4013      	ands	r3, r2
 800b306:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800b308:	683b      	ldr	r3, [r7, #0]
 800b30a:	685b      	ldr	r3, [r3, #4]
 800b30c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b310:	2b00      	cmp	r3, #0
 800b312:	d003      	beq.n	800b31c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800b314:	69ba      	ldr	r2, [r7, #24]
 800b316:	693b      	ldr	r3, [r7, #16]
 800b318:	4313      	orrs	r3, r2
 800b31a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800b31c:	4a10      	ldr	r2, [pc, #64]	; (800b360 <HAL_GPIO_Init+0x320>)
 800b31e:	69bb      	ldr	r3, [r7, #24]
 800b320:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800b322:	69fb      	ldr	r3, [r7, #28]
 800b324:	3301      	adds	r3, #1
 800b326:	61fb      	str	r3, [r7, #28]
 800b328:	69fb      	ldr	r3, [r7, #28]
 800b32a:	2b0f      	cmp	r3, #15
 800b32c:	f67f ae96 	bls.w	800b05c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800b330:	bf00      	nop
 800b332:	3724      	adds	r7, #36	; 0x24
 800b334:	46bd      	mov	sp, r7
 800b336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b33a:	4770      	bx	lr
 800b33c:	40023800 	.word	0x40023800
 800b340:	40013800 	.word	0x40013800
 800b344:	40020000 	.word	0x40020000
 800b348:	40020400 	.word	0x40020400
 800b34c:	40020800 	.word	0x40020800
 800b350:	40020c00 	.word	0x40020c00
 800b354:	40021000 	.word	0x40021000
 800b358:	40021400 	.word	0x40021400
 800b35c:	40021800 	.word	0x40021800
 800b360:	40013c00 	.word	0x40013c00

0800b364 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800b364:	b480      	push	{r7}
 800b366:	b085      	sub	sp, #20
 800b368:	af00      	add	r7, sp, #0
 800b36a:	6078      	str	r0, [r7, #4]
 800b36c:	460b      	mov	r3, r1
 800b36e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	691a      	ldr	r2, [r3, #16]
 800b374:	887b      	ldrh	r3, [r7, #2]
 800b376:	4013      	ands	r3, r2
 800b378:	2b00      	cmp	r3, #0
 800b37a:	d002      	beq.n	800b382 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800b37c:	2301      	movs	r3, #1
 800b37e:	73fb      	strb	r3, [r7, #15]
 800b380:	e001      	b.n	800b386 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800b382:	2300      	movs	r3, #0
 800b384:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800b386:	7bfb      	ldrb	r3, [r7, #15]
}
 800b388:	4618      	mov	r0, r3
 800b38a:	3714      	adds	r7, #20
 800b38c:	46bd      	mov	sp, r7
 800b38e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b392:	4770      	bx	lr

0800b394 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b394:	b480      	push	{r7}
 800b396:	b083      	sub	sp, #12
 800b398:	af00      	add	r7, sp, #0
 800b39a:	6078      	str	r0, [r7, #4]
 800b39c:	460b      	mov	r3, r1
 800b39e:	807b      	strh	r3, [r7, #2]
 800b3a0:	4613      	mov	r3, r2
 800b3a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800b3a4:	787b      	ldrb	r3, [r7, #1]
 800b3a6:	2b00      	cmp	r3, #0
 800b3a8:	d003      	beq.n	800b3b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800b3aa:	887a      	ldrh	r2, [r7, #2]
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800b3b0:	e003      	b.n	800b3ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800b3b2:	887b      	ldrh	r3, [r7, #2]
 800b3b4:	041a      	lsls	r2, r3, #16
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	619a      	str	r2, [r3, #24]
}
 800b3ba:	bf00      	nop
 800b3bc:	370c      	adds	r7, #12
 800b3be:	46bd      	mov	sp, r7
 800b3c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3c4:	4770      	bx	lr
	...

0800b3c8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b3c8:	b580      	push	{r7, lr}
 800b3ca:	b084      	sub	sp, #16
 800b3cc:	af00      	add	r7, sp, #0
 800b3ce:	6078      	str	r0, [r7, #4]
 800b3d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d101      	bne.n	800b3dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b3d8:	2301      	movs	r3, #1
 800b3da:	e0ca      	b.n	800b572 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800b3dc:	4b67      	ldr	r3, [pc, #412]	; (800b57c <HAL_RCC_ClockConfig+0x1b4>)
 800b3de:	681b      	ldr	r3, [r3, #0]
 800b3e0:	f003 030f 	and.w	r3, r3, #15
 800b3e4:	683a      	ldr	r2, [r7, #0]
 800b3e6:	429a      	cmp	r2, r3
 800b3e8:	d90c      	bls.n	800b404 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b3ea:	4b64      	ldr	r3, [pc, #400]	; (800b57c <HAL_RCC_ClockConfig+0x1b4>)
 800b3ec:	683a      	ldr	r2, [r7, #0]
 800b3ee:	b2d2      	uxtb	r2, r2
 800b3f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b3f2:	4b62      	ldr	r3, [pc, #392]	; (800b57c <HAL_RCC_ClockConfig+0x1b4>)
 800b3f4:	681b      	ldr	r3, [r3, #0]
 800b3f6:	f003 030f 	and.w	r3, r3, #15
 800b3fa:	683a      	ldr	r2, [r7, #0]
 800b3fc:	429a      	cmp	r2, r3
 800b3fe:	d001      	beq.n	800b404 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800b400:	2301      	movs	r3, #1
 800b402:	e0b6      	b.n	800b572 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	f003 0302 	and.w	r3, r3, #2
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d020      	beq.n	800b452 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	f003 0304 	and.w	r3, r3, #4
 800b418:	2b00      	cmp	r3, #0
 800b41a:	d005      	beq.n	800b428 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b41c:	4b58      	ldr	r3, [pc, #352]	; (800b580 <HAL_RCC_ClockConfig+0x1b8>)
 800b41e:	689b      	ldr	r3, [r3, #8]
 800b420:	4a57      	ldr	r2, [pc, #348]	; (800b580 <HAL_RCC_ClockConfig+0x1b8>)
 800b422:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800b426:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	681b      	ldr	r3, [r3, #0]
 800b42c:	f003 0308 	and.w	r3, r3, #8
 800b430:	2b00      	cmp	r3, #0
 800b432:	d005      	beq.n	800b440 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800b434:	4b52      	ldr	r3, [pc, #328]	; (800b580 <HAL_RCC_ClockConfig+0x1b8>)
 800b436:	689b      	ldr	r3, [r3, #8]
 800b438:	4a51      	ldr	r2, [pc, #324]	; (800b580 <HAL_RCC_ClockConfig+0x1b8>)
 800b43a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800b43e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b440:	4b4f      	ldr	r3, [pc, #316]	; (800b580 <HAL_RCC_ClockConfig+0x1b8>)
 800b442:	689b      	ldr	r3, [r3, #8]
 800b444:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	689b      	ldr	r3, [r3, #8]
 800b44c:	494c      	ldr	r1, [pc, #304]	; (800b580 <HAL_RCC_ClockConfig+0x1b8>)
 800b44e:	4313      	orrs	r3, r2
 800b450:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	f003 0301 	and.w	r3, r3, #1
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	d044      	beq.n	800b4e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b45e:	687b      	ldr	r3, [r7, #4]
 800b460:	685b      	ldr	r3, [r3, #4]
 800b462:	2b01      	cmp	r3, #1
 800b464:	d107      	bne.n	800b476 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b466:	4b46      	ldr	r3, [pc, #280]	; (800b580 <HAL_RCC_ClockConfig+0x1b8>)
 800b468:	681b      	ldr	r3, [r3, #0]
 800b46a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d119      	bne.n	800b4a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b472:	2301      	movs	r3, #1
 800b474:	e07d      	b.n	800b572 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	685b      	ldr	r3, [r3, #4]
 800b47a:	2b02      	cmp	r3, #2
 800b47c:	d003      	beq.n	800b486 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800b47e:	687b      	ldr	r3, [r7, #4]
 800b480:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800b482:	2b03      	cmp	r3, #3
 800b484:	d107      	bne.n	800b496 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b486:	4b3e      	ldr	r3, [pc, #248]	; (800b580 <HAL_RCC_ClockConfig+0x1b8>)
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b48e:	2b00      	cmp	r3, #0
 800b490:	d109      	bne.n	800b4a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b492:	2301      	movs	r3, #1
 800b494:	e06d      	b.n	800b572 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b496:	4b3a      	ldr	r3, [pc, #232]	; (800b580 <HAL_RCC_ClockConfig+0x1b8>)
 800b498:	681b      	ldr	r3, [r3, #0]
 800b49a:	f003 0302 	and.w	r3, r3, #2
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d101      	bne.n	800b4a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b4a2:	2301      	movs	r3, #1
 800b4a4:	e065      	b.n	800b572 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800b4a6:	4b36      	ldr	r3, [pc, #216]	; (800b580 <HAL_RCC_ClockConfig+0x1b8>)
 800b4a8:	689b      	ldr	r3, [r3, #8]
 800b4aa:	f023 0203 	bic.w	r2, r3, #3
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	685b      	ldr	r3, [r3, #4]
 800b4b2:	4933      	ldr	r1, [pc, #204]	; (800b580 <HAL_RCC_ClockConfig+0x1b8>)
 800b4b4:	4313      	orrs	r3, r2
 800b4b6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800b4b8:	f7fd fc9e 	bl	8008df8 <HAL_GetTick>
 800b4bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b4be:	e00a      	b.n	800b4d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b4c0:	f7fd fc9a 	bl	8008df8 <HAL_GetTick>
 800b4c4:	4602      	mov	r2, r0
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	1ad3      	subs	r3, r2, r3
 800b4ca:	f241 3288 	movw	r2, #5000	; 0x1388
 800b4ce:	4293      	cmp	r3, r2
 800b4d0:	d901      	bls.n	800b4d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800b4d2:	2303      	movs	r3, #3
 800b4d4:	e04d      	b.n	800b572 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b4d6:	4b2a      	ldr	r3, [pc, #168]	; (800b580 <HAL_RCC_ClockConfig+0x1b8>)
 800b4d8:	689b      	ldr	r3, [r3, #8]
 800b4da:	f003 020c 	and.w	r2, r3, #12
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	685b      	ldr	r3, [r3, #4]
 800b4e2:	009b      	lsls	r3, r3, #2
 800b4e4:	429a      	cmp	r2, r3
 800b4e6:	d1eb      	bne.n	800b4c0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800b4e8:	4b24      	ldr	r3, [pc, #144]	; (800b57c <HAL_RCC_ClockConfig+0x1b4>)
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	f003 030f 	and.w	r3, r3, #15
 800b4f0:	683a      	ldr	r2, [r7, #0]
 800b4f2:	429a      	cmp	r2, r3
 800b4f4:	d20c      	bcs.n	800b510 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b4f6:	4b21      	ldr	r3, [pc, #132]	; (800b57c <HAL_RCC_ClockConfig+0x1b4>)
 800b4f8:	683a      	ldr	r2, [r7, #0]
 800b4fa:	b2d2      	uxtb	r2, r2
 800b4fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b4fe:	4b1f      	ldr	r3, [pc, #124]	; (800b57c <HAL_RCC_ClockConfig+0x1b4>)
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	f003 030f 	and.w	r3, r3, #15
 800b506:	683a      	ldr	r2, [r7, #0]
 800b508:	429a      	cmp	r2, r3
 800b50a:	d001      	beq.n	800b510 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800b50c:	2301      	movs	r3, #1
 800b50e:	e030      	b.n	800b572 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	f003 0304 	and.w	r3, r3, #4
 800b518:	2b00      	cmp	r3, #0
 800b51a:	d008      	beq.n	800b52e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b51c:	4b18      	ldr	r3, [pc, #96]	; (800b580 <HAL_RCC_ClockConfig+0x1b8>)
 800b51e:	689b      	ldr	r3, [r3, #8]
 800b520:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	68db      	ldr	r3, [r3, #12]
 800b528:	4915      	ldr	r1, [pc, #84]	; (800b580 <HAL_RCC_ClockConfig+0x1b8>)
 800b52a:	4313      	orrs	r3, r2
 800b52c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	f003 0308 	and.w	r3, r3, #8
 800b536:	2b00      	cmp	r3, #0
 800b538:	d009      	beq.n	800b54e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b53a:	4b11      	ldr	r3, [pc, #68]	; (800b580 <HAL_RCC_ClockConfig+0x1b8>)
 800b53c:	689b      	ldr	r3, [r3, #8]
 800b53e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800b542:	687b      	ldr	r3, [r7, #4]
 800b544:	691b      	ldr	r3, [r3, #16]
 800b546:	00db      	lsls	r3, r3, #3
 800b548:	490d      	ldr	r1, [pc, #52]	; (800b580 <HAL_RCC_ClockConfig+0x1b8>)
 800b54a:	4313      	orrs	r3, r2
 800b54c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800b54e:	f000 f851 	bl	800b5f4 <HAL_RCC_GetSysClockFreq>
 800b552:	4601      	mov	r1, r0
 800b554:	4b0a      	ldr	r3, [pc, #40]	; (800b580 <HAL_RCC_ClockConfig+0x1b8>)
 800b556:	689b      	ldr	r3, [r3, #8]
 800b558:	091b      	lsrs	r3, r3, #4
 800b55a:	f003 030f 	and.w	r3, r3, #15
 800b55e:	4a09      	ldr	r2, [pc, #36]	; (800b584 <HAL_RCC_ClockConfig+0x1bc>)
 800b560:	5cd3      	ldrb	r3, [r2, r3]
 800b562:	fa21 f303 	lsr.w	r3, r1, r3
 800b566:	4a08      	ldr	r2, [pc, #32]	; (800b588 <HAL_RCC_ClockConfig+0x1c0>)
 800b568:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 800b56a:	2000      	movs	r0, #0
 800b56c:	f7fd fc00 	bl	8008d70 <HAL_InitTick>

  return HAL_OK;
 800b570:	2300      	movs	r3, #0
}
 800b572:	4618      	mov	r0, r3
 800b574:	3710      	adds	r7, #16
 800b576:	46bd      	mov	sp, r7
 800b578:	bd80      	pop	{r7, pc}
 800b57a:	bf00      	nop
 800b57c:	40023c00 	.word	0x40023c00
 800b580:	40023800 	.word	0x40023800
 800b584:	08026a40 	.word	0x08026a40
 800b588:	2000000c 	.word	0x2000000c

0800b58c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b58c:	b480      	push	{r7}
 800b58e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b590:	4b03      	ldr	r3, [pc, #12]	; (800b5a0 <HAL_RCC_GetHCLKFreq+0x14>)
 800b592:	681b      	ldr	r3, [r3, #0]
}
 800b594:	4618      	mov	r0, r3
 800b596:	46bd      	mov	sp, r7
 800b598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b59c:	4770      	bx	lr
 800b59e:	bf00      	nop
 800b5a0:	2000000c 	.word	0x2000000c

0800b5a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b5a4:	b580      	push	{r7, lr}
 800b5a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800b5a8:	f7ff fff0 	bl	800b58c <HAL_RCC_GetHCLKFreq>
 800b5ac:	4601      	mov	r1, r0
 800b5ae:	4b05      	ldr	r3, [pc, #20]	; (800b5c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 800b5b0:	689b      	ldr	r3, [r3, #8]
 800b5b2:	0a9b      	lsrs	r3, r3, #10
 800b5b4:	f003 0307 	and.w	r3, r3, #7
 800b5b8:	4a03      	ldr	r2, [pc, #12]	; (800b5c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b5ba:	5cd3      	ldrb	r3, [r2, r3]
 800b5bc:	fa21 f303 	lsr.w	r3, r1, r3
}
 800b5c0:	4618      	mov	r0, r3
 800b5c2:	bd80      	pop	{r7, pc}
 800b5c4:	40023800 	.word	0x40023800
 800b5c8:	08026a50 	.word	0x08026a50

0800b5cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b5cc:	b580      	push	{r7, lr}
 800b5ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800b5d0:	f7ff ffdc 	bl	800b58c <HAL_RCC_GetHCLKFreq>
 800b5d4:	4601      	mov	r1, r0
 800b5d6:	4b05      	ldr	r3, [pc, #20]	; (800b5ec <HAL_RCC_GetPCLK2Freq+0x20>)
 800b5d8:	689b      	ldr	r3, [r3, #8]
 800b5da:	0b5b      	lsrs	r3, r3, #13
 800b5dc:	f003 0307 	and.w	r3, r3, #7
 800b5e0:	4a03      	ldr	r2, [pc, #12]	; (800b5f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b5e2:	5cd3      	ldrb	r3, [r2, r3]
 800b5e4:	fa21 f303 	lsr.w	r3, r1, r3
}
 800b5e8:	4618      	mov	r0, r3
 800b5ea:	bd80      	pop	{r7, pc}
 800b5ec:	40023800 	.word	0x40023800
 800b5f0:	08026a50 	.word	0x08026a50

0800b5f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b5f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b5f6:	b087      	sub	sp, #28
 800b5f8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800b5fa:	2300      	movs	r3, #0
 800b5fc:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 800b5fe:	2300      	movs	r3, #0
 800b600:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 800b602:	2300      	movs	r3, #0
 800b604:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 800b606:	2300      	movs	r3, #0
 800b608:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800b60a:	2300      	movs	r3, #0
 800b60c:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b60e:	4bc6      	ldr	r3, [pc, #792]	; (800b928 <HAL_RCC_GetSysClockFreq+0x334>)
 800b610:	689b      	ldr	r3, [r3, #8]
 800b612:	f003 030c 	and.w	r3, r3, #12
 800b616:	2b0c      	cmp	r3, #12
 800b618:	f200 817e 	bhi.w	800b918 <HAL_RCC_GetSysClockFreq+0x324>
 800b61c:	a201      	add	r2, pc, #4	; (adr r2, 800b624 <HAL_RCC_GetSysClockFreq+0x30>)
 800b61e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b622:	bf00      	nop
 800b624:	0800b659 	.word	0x0800b659
 800b628:	0800b919 	.word	0x0800b919
 800b62c:	0800b919 	.word	0x0800b919
 800b630:	0800b919 	.word	0x0800b919
 800b634:	0800b65f 	.word	0x0800b65f
 800b638:	0800b919 	.word	0x0800b919
 800b63c:	0800b919 	.word	0x0800b919
 800b640:	0800b919 	.word	0x0800b919
 800b644:	0800b665 	.word	0x0800b665
 800b648:	0800b919 	.word	0x0800b919
 800b64c:	0800b919 	.word	0x0800b919
 800b650:	0800b919 	.word	0x0800b919
 800b654:	0800b7c1 	.word	0x0800b7c1
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800b658:	4bb4      	ldr	r3, [pc, #720]	; (800b92c <HAL_RCC_GetSysClockFreq+0x338>)
 800b65a:	613b      	str	r3, [r7, #16]
       break;
 800b65c:	e15f      	b.n	800b91e <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800b65e:	4bb4      	ldr	r3, [pc, #720]	; (800b930 <HAL_RCC_GetSysClockFreq+0x33c>)
 800b660:	613b      	str	r3, [r7, #16]
      break;
 800b662:	e15c      	b.n	800b91e <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800b664:	4bb0      	ldr	r3, [pc, #704]	; (800b928 <HAL_RCC_GetSysClockFreq+0x334>)
 800b666:	685b      	ldr	r3, [r3, #4]
 800b668:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b66c:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800b66e:	4bae      	ldr	r3, [pc, #696]	; (800b928 <HAL_RCC_GetSysClockFreq+0x334>)
 800b670:	685b      	ldr	r3, [r3, #4]
 800b672:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b676:	2b00      	cmp	r3, #0
 800b678:	d04a      	beq.n	800b710 <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b67a:	4bab      	ldr	r3, [pc, #684]	; (800b928 <HAL_RCC_GetSysClockFreq+0x334>)
 800b67c:	685b      	ldr	r3, [r3, #4]
 800b67e:	099b      	lsrs	r3, r3, #6
 800b680:	f04f 0400 	mov.w	r4, #0
 800b684:	f240 11ff 	movw	r1, #511	; 0x1ff
 800b688:	f04f 0200 	mov.w	r2, #0
 800b68c:	ea03 0501 	and.w	r5, r3, r1
 800b690:	ea04 0602 	and.w	r6, r4, r2
 800b694:	4629      	mov	r1, r5
 800b696:	4632      	mov	r2, r6
 800b698:	f04f 0300 	mov.w	r3, #0
 800b69c:	f04f 0400 	mov.w	r4, #0
 800b6a0:	0154      	lsls	r4, r2, #5
 800b6a2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800b6a6:	014b      	lsls	r3, r1, #5
 800b6a8:	4619      	mov	r1, r3
 800b6aa:	4622      	mov	r2, r4
 800b6ac:	1b49      	subs	r1, r1, r5
 800b6ae:	eb62 0206 	sbc.w	r2, r2, r6
 800b6b2:	f04f 0300 	mov.w	r3, #0
 800b6b6:	f04f 0400 	mov.w	r4, #0
 800b6ba:	0194      	lsls	r4, r2, #6
 800b6bc:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800b6c0:	018b      	lsls	r3, r1, #6
 800b6c2:	1a5b      	subs	r3, r3, r1
 800b6c4:	eb64 0402 	sbc.w	r4, r4, r2
 800b6c8:	f04f 0100 	mov.w	r1, #0
 800b6cc:	f04f 0200 	mov.w	r2, #0
 800b6d0:	00e2      	lsls	r2, r4, #3
 800b6d2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800b6d6:	00d9      	lsls	r1, r3, #3
 800b6d8:	460b      	mov	r3, r1
 800b6da:	4614      	mov	r4, r2
 800b6dc:	195b      	adds	r3, r3, r5
 800b6de:	eb44 0406 	adc.w	r4, r4, r6
 800b6e2:	f04f 0100 	mov.w	r1, #0
 800b6e6:	f04f 0200 	mov.w	r2, #0
 800b6ea:	0262      	lsls	r2, r4, #9
 800b6ec:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800b6f0:	0259      	lsls	r1, r3, #9
 800b6f2:	460b      	mov	r3, r1
 800b6f4:	4614      	mov	r4, r2
 800b6f6:	4618      	mov	r0, r3
 800b6f8:	4621      	mov	r1, r4
 800b6fa:	68fb      	ldr	r3, [r7, #12]
 800b6fc:	f04f 0400 	mov.w	r4, #0
 800b700:	461a      	mov	r2, r3
 800b702:	4623      	mov	r3, r4
 800b704:	f7fd f992 	bl	8008a2c <__aeabi_uldivmod>
 800b708:	4603      	mov	r3, r0
 800b70a:	460c      	mov	r4, r1
 800b70c:	617b      	str	r3, [r7, #20]
 800b70e:	e049      	b.n	800b7a4 <HAL_RCC_GetSysClockFreq+0x1b0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b710:	4b85      	ldr	r3, [pc, #532]	; (800b928 <HAL_RCC_GetSysClockFreq+0x334>)
 800b712:	685b      	ldr	r3, [r3, #4]
 800b714:	099b      	lsrs	r3, r3, #6
 800b716:	f04f 0400 	mov.w	r4, #0
 800b71a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800b71e:	f04f 0200 	mov.w	r2, #0
 800b722:	ea03 0501 	and.w	r5, r3, r1
 800b726:	ea04 0602 	and.w	r6, r4, r2
 800b72a:	4629      	mov	r1, r5
 800b72c:	4632      	mov	r2, r6
 800b72e:	f04f 0300 	mov.w	r3, #0
 800b732:	f04f 0400 	mov.w	r4, #0
 800b736:	0154      	lsls	r4, r2, #5
 800b738:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800b73c:	014b      	lsls	r3, r1, #5
 800b73e:	4619      	mov	r1, r3
 800b740:	4622      	mov	r2, r4
 800b742:	1b49      	subs	r1, r1, r5
 800b744:	eb62 0206 	sbc.w	r2, r2, r6
 800b748:	f04f 0300 	mov.w	r3, #0
 800b74c:	f04f 0400 	mov.w	r4, #0
 800b750:	0194      	lsls	r4, r2, #6
 800b752:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800b756:	018b      	lsls	r3, r1, #6
 800b758:	1a5b      	subs	r3, r3, r1
 800b75a:	eb64 0402 	sbc.w	r4, r4, r2
 800b75e:	f04f 0100 	mov.w	r1, #0
 800b762:	f04f 0200 	mov.w	r2, #0
 800b766:	00e2      	lsls	r2, r4, #3
 800b768:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800b76c:	00d9      	lsls	r1, r3, #3
 800b76e:	460b      	mov	r3, r1
 800b770:	4614      	mov	r4, r2
 800b772:	195b      	adds	r3, r3, r5
 800b774:	eb44 0406 	adc.w	r4, r4, r6
 800b778:	f04f 0100 	mov.w	r1, #0
 800b77c:	f04f 0200 	mov.w	r2, #0
 800b780:	02a2      	lsls	r2, r4, #10
 800b782:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800b786:	0299      	lsls	r1, r3, #10
 800b788:	460b      	mov	r3, r1
 800b78a:	4614      	mov	r4, r2
 800b78c:	4618      	mov	r0, r3
 800b78e:	4621      	mov	r1, r4
 800b790:	68fb      	ldr	r3, [r7, #12]
 800b792:	f04f 0400 	mov.w	r4, #0
 800b796:	461a      	mov	r2, r3
 800b798:	4623      	mov	r3, r4
 800b79a:	f7fd f947 	bl	8008a2c <__aeabi_uldivmod>
 800b79e:	4603      	mov	r3, r0
 800b7a0:	460c      	mov	r4, r1
 800b7a2:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800b7a4:	4b60      	ldr	r3, [pc, #384]	; (800b928 <HAL_RCC_GetSysClockFreq+0x334>)
 800b7a6:	685b      	ldr	r3, [r3, #4]
 800b7a8:	0c1b      	lsrs	r3, r3, #16
 800b7aa:	f003 0303 	and.w	r3, r3, #3
 800b7ae:	3301      	adds	r3, #1
 800b7b0:	005b      	lsls	r3, r3, #1
 800b7b2:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 800b7b4:	697a      	ldr	r2, [r7, #20]
 800b7b6:	68bb      	ldr	r3, [r7, #8]
 800b7b8:	fbb2 f3f3 	udiv	r3, r2, r3
 800b7bc:	613b      	str	r3, [r7, #16]
      break;
 800b7be:	e0ae      	b.n	800b91e <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800b7c0:	4b59      	ldr	r3, [pc, #356]	; (800b928 <HAL_RCC_GetSysClockFreq+0x334>)
 800b7c2:	685b      	ldr	r3, [r3, #4]
 800b7c4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b7c8:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800b7ca:	4b57      	ldr	r3, [pc, #348]	; (800b928 <HAL_RCC_GetSysClockFreq+0x334>)
 800b7cc:	685b      	ldr	r3, [r3, #4]
 800b7ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d04a      	beq.n	800b86c <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b7d6:	4b54      	ldr	r3, [pc, #336]	; (800b928 <HAL_RCC_GetSysClockFreq+0x334>)
 800b7d8:	685b      	ldr	r3, [r3, #4]
 800b7da:	099b      	lsrs	r3, r3, #6
 800b7dc:	f04f 0400 	mov.w	r4, #0
 800b7e0:	f240 11ff 	movw	r1, #511	; 0x1ff
 800b7e4:	f04f 0200 	mov.w	r2, #0
 800b7e8:	ea03 0501 	and.w	r5, r3, r1
 800b7ec:	ea04 0602 	and.w	r6, r4, r2
 800b7f0:	4629      	mov	r1, r5
 800b7f2:	4632      	mov	r2, r6
 800b7f4:	f04f 0300 	mov.w	r3, #0
 800b7f8:	f04f 0400 	mov.w	r4, #0
 800b7fc:	0154      	lsls	r4, r2, #5
 800b7fe:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800b802:	014b      	lsls	r3, r1, #5
 800b804:	4619      	mov	r1, r3
 800b806:	4622      	mov	r2, r4
 800b808:	1b49      	subs	r1, r1, r5
 800b80a:	eb62 0206 	sbc.w	r2, r2, r6
 800b80e:	f04f 0300 	mov.w	r3, #0
 800b812:	f04f 0400 	mov.w	r4, #0
 800b816:	0194      	lsls	r4, r2, #6
 800b818:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800b81c:	018b      	lsls	r3, r1, #6
 800b81e:	1a5b      	subs	r3, r3, r1
 800b820:	eb64 0402 	sbc.w	r4, r4, r2
 800b824:	f04f 0100 	mov.w	r1, #0
 800b828:	f04f 0200 	mov.w	r2, #0
 800b82c:	00e2      	lsls	r2, r4, #3
 800b82e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800b832:	00d9      	lsls	r1, r3, #3
 800b834:	460b      	mov	r3, r1
 800b836:	4614      	mov	r4, r2
 800b838:	195b      	adds	r3, r3, r5
 800b83a:	eb44 0406 	adc.w	r4, r4, r6
 800b83e:	f04f 0100 	mov.w	r1, #0
 800b842:	f04f 0200 	mov.w	r2, #0
 800b846:	0262      	lsls	r2, r4, #9
 800b848:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800b84c:	0259      	lsls	r1, r3, #9
 800b84e:	460b      	mov	r3, r1
 800b850:	4614      	mov	r4, r2
 800b852:	4618      	mov	r0, r3
 800b854:	4621      	mov	r1, r4
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	f04f 0400 	mov.w	r4, #0
 800b85c:	461a      	mov	r2, r3
 800b85e:	4623      	mov	r3, r4
 800b860:	f7fd f8e4 	bl	8008a2c <__aeabi_uldivmod>
 800b864:	4603      	mov	r3, r0
 800b866:	460c      	mov	r4, r1
 800b868:	617b      	str	r3, [r7, #20]
 800b86a:	e049      	b.n	800b900 <HAL_RCC_GetSysClockFreq+0x30c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b86c:	4b2e      	ldr	r3, [pc, #184]	; (800b928 <HAL_RCC_GetSysClockFreq+0x334>)
 800b86e:	685b      	ldr	r3, [r3, #4]
 800b870:	099b      	lsrs	r3, r3, #6
 800b872:	f04f 0400 	mov.w	r4, #0
 800b876:	f240 11ff 	movw	r1, #511	; 0x1ff
 800b87a:	f04f 0200 	mov.w	r2, #0
 800b87e:	ea03 0501 	and.w	r5, r3, r1
 800b882:	ea04 0602 	and.w	r6, r4, r2
 800b886:	4629      	mov	r1, r5
 800b888:	4632      	mov	r2, r6
 800b88a:	f04f 0300 	mov.w	r3, #0
 800b88e:	f04f 0400 	mov.w	r4, #0
 800b892:	0154      	lsls	r4, r2, #5
 800b894:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800b898:	014b      	lsls	r3, r1, #5
 800b89a:	4619      	mov	r1, r3
 800b89c:	4622      	mov	r2, r4
 800b89e:	1b49      	subs	r1, r1, r5
 800b8a0:	eb62 0206 	sbc.w	r2, r2, r6
 800b8a4:	f04f 0300 	mov.w	r3, #0
 800b8a8:	f04f 0400 	mov.w	r4, #0
 800b8ac:	0194      	lsls	r4, r2, #6
 800b8ae:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800b8b2:	018b      	lsls	r3, r1, #6
 800b8b4:	1a5b      	subs	r3, r3, r1
 800b8b6:	eb64 0402 	sbc.w	r4, r4, r2
 800b8ba:	f04f 0100 	mov.w	r1, #0
 800b8be:	f04f 0200 	mov.w	r2, #0
 800b8c2:	00e2      	lsls	r2, r4, #3
 800b8c4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800b8c8:	00d9      	lsls	r1, r3, #3
 800b8ca:	460b      	mov	r3, r1
 800b8cc:	4614      	mov	r4, r2
 800b8ce:	195b      	adds	r3, r3, r5
 800b8d0:	eb44 0406 	adc.w	r4, r4, r6
 800b8d4:	f04f 0100 	mov.w	r1, #0
 800b8d8:	f04f 0200 	mov.w	r2, #0
 800b8dc:	02a2      	lsls	r2, r4, #10
 800b8de:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800b8e2:	0299      	lsls	r1, r3, #10
 800b8e4:	460b      	mov	r3, r1
 800b8e6:	4614      	mov	r4, r2
 800b8e8:	4618      	mov	r0, r3
 800b8ea:	4621      	mov	r1, r4
 800b8ec:	68fb      	ldr	r3, [r7, #12]
 800b8ee:	f04f 0400 	mov.w	r4, #0
 800b8f2:	461a      	mov	r2, r3
 800b8f4:	4623      	mov	r3, r4
 800b8f6:	f7fd f899 	bl	8008a2c <__aeabi_uldivmod>
 800b8fa:	4603      	mov	r3, r0
 800b8fc:	460c      	mov	r4, r1
 800b8fe:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800b900:	4b09      	ldr	r3, [pc, #36]	; (800b928 <HAL_RCC_GetSysClockFreq+0x334>)
 800b902:	685b      	ldr	r3, [r3, #4]
 800b904:	0f1b      	lsrs	r3, r3, #28
 800b906:	f003 0307 	and.w	r3, r3, #7
 800b90a:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 800b90c:	697a      	ldr	r2, [r7, #20]
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	fbb2 f3f3 	udiv	r3, r2, r3
 800b914:	613b      	str	r3, [r7, #16]
      break;
 800b916:	e002      	b.n	800b91e <HAL_RCC_GetSysClockFreq+0x32a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800b918:	4b04      	ldr	r3, [pc, #16]	; (800b92c <HAL_RCC_GetSysClockFreq+0x338>)
 800b91a:	613b      	str	r3, [r7, #16]
      break;
 800b91c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800b91e:	693b      	ldr	r3, [r7, #16]
}
 800b920:	4618      	mov	r0, r3
 800b922:	371c      	adds	r7, #28
 800b924:	46bd      	mov	sp, r7
 800b926:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b928:	40023800 	.word	0x40023800
 800b92c:	00f42400 	.word	0x00f42400
 800b930:	007a1200 	.word	0x007a1200

0800b934 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b934:	b580      	push	{r7, lr}
 800b936:	b086      	sub	sp, #24
 800b938:	af00      	add	r7, sp, #0
 800b93a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b93c:	2300      	movs	r3, #0
 800b93e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	681b      	ldr	r3, [r3, #0]
 800b944:	f003 0301 	and.w	r3, r3, #1
 800b948:	2b00      	cmp	r3, #0
 800b94a:	f000 8083 	beq.w	800ba54 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800b94e:	4b95      	ldr	r3, [pc, #596]	; (800bba4 <HAL_RCC_OscConfig+0x270>)
 800b950:	689b      	ldr	r3, [r3, #8]
 800b952:	f003 030c 	and.w	r3, r3, #12
 800b956:	2b04      	cmp	r3, #4
 800b958:	d019      	beq.n	800b98e <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800b95a:	4b92      	ldr	r3, [pc, #584]	; (800bba4 <HAL_RCC_OscConfig+0x270>)
 800b95c:	689b      	ldr	r3, [r3, #8]
 800b95e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800b962:	2b08      	cmp	r3, #8
 800b964:	d106      	bne.n	800b974 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800b966:	4b8f      	ldr	r3, [pc, #572]	; (800bba4 <HAL_RCC_OscConfig+0x270>)
 800b968:	685b      	ldr	r3, [r3, #4]
 800b96a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b96e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b972:	d00c      	beq.n	800b98e <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800b974:	4b8b      	ldr	r3, [pc, #556]	; (800bba4 <HAL_RCC_OscConfig+0x270>)
 800b976:	689b      	ldr	r3, [r3, #8]
 800b978:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800b97c:	2b0c      	cmp	r3, #12
 800b97e:	d112      	bne.n	800b9a6 <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800b980:	4b88      	ldr	r3, [pc, #544]	; (800bba4 <HAL_RCC_OscConfig+0x270>)
 800b982:	685b      	ldr	r3, [r3, #4]
 800b984:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b988:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b98c:	d10b      	bne.n	800b9a6 <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b98e:	4b85      	ldr	r3, [pc, #532]	; (800bba4 <HAL_RCC_OscConfig+0x270>)
 800b990:	681b      	ldr	r3, [r3, #0]
 800b992:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b996:	2b00      	cmp	r3, #0
 800b998:	d05b      	beq.n	800ba52 <HAL_RCC_OscConfig+0x11e>
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	685b      	ldr	r3, [r3, #4]
 800b99e:	2b00      	cmp	r3, #0
 800b9a0:	d157      	bne.n	800ba52 <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 800b9a2:	2301      	movs	r3, #1
 800b9a4:	e216      	b.n	800bdd4 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	685b      	ldr	r3, [r3, #4]
 800b9aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b9ae:	d106      	bne.n	800b9be <HAL_RCC_OscConfig+0x8a>
 800b9b0:	4b7c      	ldr	r3, [pc, #496]	; (800bba4 <HAL_RCC_OscConfig+0x270>)
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	4a7b      	ldr	r2, [pc, #492]	; (800bba4 <HAL_RCC_OscConfig+0x270>)
 800b9b6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b9ba:	6013      	str	r3, [r2, #0]
 800b9bc:	e01d      	b.n	800b9fa <HAL_RCC_OscConfig+0xc6>
 800b9be:	687b      	ldr	r3, [r7, #4]
 800b9c0:	685b      	ldr	r3, [r3, #4]
 800b9c2:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b9c6:	d10c      	bne.n	800b9e2 <HAL_RCC_OscConfig+0xae>
 800b9c8:	4b76      	ldr	r3, [pc, #472]	; (800bba4 <HAL_RCC_OscConfig+0x270>)
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	4a75      	ldr	r2, [pc, #468]	; (800bba4 <HAL_RCC_OscConfig+0x270>)
 800b9ce:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800b9d2:	6013      	str	r3, [r2, #0]
 800b9d4:	4b73      	ldr	r3, [pc, #460]	; (800bba4 <HAL_RCC_OscConfig+0x270>)
 800b9d6:	681b      	ldr	r3, [r3, #0]
 800b9d8:	4a72      	ldr	r2, [pc, #456]	; (800bba4 <HAL_RCC_OscConfig+0x270>)
 800b9da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b9de:	6013      	str	r3, [r2, #0]
 800b9e0:	e00b      	b.n	800b9fa <HAL_RCC_OscConfig+0xc6>
 800b9e2:	4b70      	ldr	r3, [pc, #448]	; (800bba4 <HAL_RCC_OscConfig+0x270>)
 800b9e4:	681b      	ldr	r3, [r3, #0]
 800b9e6:	4a6f      	ldr	r2, [pc, #444]	; (800bba4 <HAL_RCC_OscConfig+0x270>)
 800b9e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b9ec:	6013      	str	r3, [r2, #0]
 800b9ee:	4b6d      	ldr	r3, [pc, #436]	; (800bba4 <HAL_RCC_OscConfig+0x270>)
 800b9f0:	681b      	ldr	r3, [r3, #0]
 800b9f2:	4a6c      	ldr	r2, [pc, #432]	; (800bba4 <HAL_RCC_OscConfig+0x270>)
 800b9f4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b9f8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	685b      	ldr	r3, [r3, #4]
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d013      	beq.n	800ba2a <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ba02:	f7fd f9f9 	bl	8008df8 <HAL_GetTick>
 800ba06:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ba08:	e008      	b.n	800ba1c <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800ba0a:	f7fd f9f5 	bl	8008df8 <HAL_GetTick>
 800ba0e:	4602      	mov	r2, r0
 800ba10:	693b      	ldr	r3, [r7, #16]
 800ba12:	1ad3      	subs	r3, r2, r3
 800ba14:	2b64      	cmp	r3, #100	; 0x64
 800ba16:	d901      	bls.n	800ba1c <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800ba18:	2303      	movs	r3, #3
 800ba1a:	e1db      	b.n	800bdd4 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ba1c:	4b61      	ldr	r3, [pc, #388]	; (800bba4 <HAL_RCC_OscConfig+0x270>)
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d0f0      	beq.n	800ba0a <HAL_RCC_OscConfig+0xd6>
 800ba28:	e014      	b.n	800ba54 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800ba2a:	f7fd f9e5 	bl	8008df8 <HAL_GetTick>
 800ba2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800ba30:	e008      	b.n	800ba44 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800ba32:	f7fd f9e1 	bl	8008df8 <HAL_GetTick>
 800ba36:	4602      	mov	r2, r0
 800ba38:	693b      	ldr	r3, [r7, #16]
 800ba3a:	1ad3      	subs	r3, r2, r3
 800ba3c:	2b64      	cmp	r3, #100	; 0x64
 800ba3e:	d901      	bls.n	800ba44 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 800ba40:	2303      	movs	r3, #3
 800ba42:	e1c7      	b.n	800bdd4 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800ba44:	4b57      	ldr	r3, [pc, #348]	; (800bba4 <HAL_RCC_OscConfig+0x270>)
 800ba46:	681b      	ldr	r3, [r3, #0]
 800ba48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d1f0      	bne.n	800ba32 <HAL_RCC_OscConfig+0xfe>
 800ba50:	e000      	b.n	800ba54 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ba52:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	681b      	ldr	r3, [r3, #0]
 800ba58:	f003 0302 	and.w	r3, r3, #2
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	d06f      	beq.n	800bb40 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800ba60:	4b50      	ldr	r3, [pc, #320]	; (800bba4 <HAL_RCC_OscConfig+0x270>)
 800ba62:	689b      	ldr	r3, [r3, #8]
 800ba64:	f003 030c 	and.w	r3, r3, #12
 800ba68:	2b00      	cmp	r3, #0
 800ba6a:	d017      	beq.n	800ba9c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800ba6c:	4b4d      	ldr	r3, [pc, #308]	; (800bba4 <HAL_RCC_OscConfig+0x270>)
 800ba6e:	689b      	ldr	r3, [r3, #8]
 800ba70:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800ba74:	2b08      	cmp	r3, #8
 800ba76:	d105      	bne.n	800ba84 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800ba78:	4b4a      	ldr	r3, [pc, #296]	; (800bba4 <HAL_RCC_OscConfig+0x270>)
 800ba7a:	685b      	ldr	r3, [r3, #4]
 800ba7c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ba80:	2b00      	cmp	r3, #0
 800ba82:	d00b      	beq.n	800ba9c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800ba84:	4b47      	ldr	r3, [pc, #284]	; (800bba4 <HAL_RCC_OscConfig+0x270>)
 800ba86:	689b      	ldr	r3, [r3, #8]
 800ba88:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800ba8c:	2b0c      	cmp	r3, #12
 800ba8e:	d11c      	bne.n	800baca <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800ba90:	4b44      	ldr	r3, [pc, #272]	; (800bba4 <HAL_RCC_OscConfig+0x270>)
 800ba92:	685b      	ldr	r3, [r3, #4]
 800ba94:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d116      	bne.n	800baca <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800ba9c:	4b41      	ldr	r3, [pc, #260]	; (800bba4 <HAL_RCC_OscConfig+0x270>)
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	f003 0302 	and.w	r3, r3, #2
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	d005      	beq.n	800bab4 <HAL_RCC_OscConfig+0x180>
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	68db      	ldr	r3, [r3, #12]
 800baac:	2b01      	cmp	r3, #1
 800baae:	d001      	beq.n	800bab4 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 800bab0:	2301      	movs	r3, #1
 800bab2:	e18f      	b.n	800bdd4 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bab4:	4b3b      	ldr	r3, [pc, #236]	; (800bba4 <HAL_RCC_OscConfig+0x270>)
 800bab6:	681b      	ldr	r3, [r3, #0]
 800bab8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	691b      	ldr	r3, [r3, #16]
 800bac0:	00db      	lsls	r3, r3, #3
 800bac2:	4938      	ldr	r1, [pc, #224]	; (800bba4 <HAL_RCC_OscConfig+0x270>)
 800bac4:	4313      	orrs	r3, r2
 800bac6:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800bac8:	e03a      	b.n	800bb40 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	68db      	ldr	r3, [r3, #12]
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d020      	beq.n	800bb14 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800bad2:	4b35      	ldr	r3, [pc, #212]	; (800bba8 <HAL_RCC_OscConfig+0x274>)
 800bad4:	2201      	movs	r2, #1
 800bad6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bad8:	f7fd f98e 	bl	8008df8 <HAL_GetTick>
 800badc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800bade:	e008      	b.n	800baf2 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800bae0:	f7fd f98a 	bl	8008df8 <HAL_GetTick>
 800bae4:	4602      	mov	r2, r0
 800bae6:	693b      	ldr	r3, [r7, #16]
 800bae8:	1ad3      	subs	r3, r2, r3
 800baea:	2b02      	cmp	r3, #2
 800baec:	d901      	bls.n	800baf2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800baee:	2303      	movs	r3, #3
 800baf0:	e170      	b.n	800bdd4 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800baf2:	4b2c      	ldr	r3, [pc, #176]	; (800bba4 <HAL_RCC_OscConfig+0x270>)
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	f003 0302 	and.w	r3, r3, #2
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d0f0      	beq.n	800bae0 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bafe:	4b29      	ldr	r3, [pc, #164]	; (800bba4 <HAL_RCC_OscConfig+0x270>)
 800bb00:	681b      	ldr	r3, [r3, #0]
 800bb02:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	691b      	ldr	r3, [r3, #16]
 800bb0a:	00db      	lsls	r3, r3, #3
 800bb0c:	4925      	ldr	r1, [pc, #148]	; (800bba4 <HAL_RCC_OscConfig+0x270>)
 800bb0e:	4313      	orrs	r3, r2
 800bb10:	600b      	str	r3, [r1, #0]
 800bb12:	e015      	b.n	800bb40 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800bb14:	4b24      	ldr	r3, [pc, #144]	; (800bba8 <HAL_RCC_OscConfig+0x274>)
 800bb16:	2200      	movs	r2, #0
 800bb18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bb1a:	f7fd f96d 	bl	8008df8 <HAL_GetTick>
 800bb1e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800bb20:	e008      	b.n	800bb34 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800bb22:	f7fd f969 	bl	8008df8 <HAL_GetTick>
 800bb26:	4602      	mov	r2, r0
 800bb28:	693b      	ldr	r3, [r7, #16]
 800bb2a:	1ad3      	subs	r3, r2, r3
 800bb2c:	2b02      	cmp	r3, #2
 800bb2e:	d901      	bls.n	800bb34 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 800bb30:	2303      	movs	r3, #3
 800bb32:	e14f      	b.n	800bdd4 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800bb34:	4b1b      	ldr	r3, [pc, #108]	; (800bba4 <HAL_RCC_OscConfig+0x270>)
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	f003 0302 	and.w	r3, r3, #2
 800bb3c:	2b00      	cmp	r3, #0
 800bb3e:	d1f0      	bne.n	800bb22 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	f003 0308 	and.w	r3, r3, #8
 800bb48:	2b00      	cmp	r3, #0
 800bb4a:	d037      	beq.n	800bbbc <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	695b      	ldr	r3, [r3, #20]
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d016      	beq.n	800bb82 <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800bb54:	4b15      	ldr	r3, [pc, #84]	; (800bbac <HAL_RCC_OscConfig+0x278>)
 800bb56:	2201      	movs	r2, #1
 800bb58:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bb5a:	f7fd f94d 	bl	8008df8 <HAL_GetTick>
 800bb5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800bb60:	e008      	b.n	800bb74 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800bb62:	f7fd f949 	bl	8008df8 <HAL_GetTick>
 800bb66:	4602      	mov	r2, r0
 800bb68:	693b      	ldr	r3, [r7, #16]
 800bb6a:	1ad3      	subs	r3, r2, r3
 800bb6c:	2b02      	cmp	r3, #2
 800bb6e:	d901      	bls.n	800bb74 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800bb70:	2303      	movs	r3, #3
 800bb72:	e12f      	b.n	800bdd4 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800bb74:	4b0b      	ldr	r3, [pc, #44]	; (800bba4 <HAL_RCC_OscConfig+0x270>)
 800bb76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bb78:	f003 0302 	and.w	r3, r3, #2
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	d0f0      	beq.n	800bb62 <HAL_RCC_OscConfig+0x22e>
 800bb80:	e01c      	b.n	800bbbc <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800bb82:	4b0a      	ldr	r3, [pc, #40]	; (800bbac <HAL_RCC_OscConfig+0x278>)
 800bb84:	2200      	movs	r2, #0
 800bb86:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bb88:	f7fd f936 	bl	8008df8 <HAL_GetTick>
 800bb8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800bb8e:	e00f      	b.n	800bbb0 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800bb90:	f7fd f932 	bl	8008df8 <HAL_GetTick>
 800bb94:	4602      	mov	r2, r0
 800bb96:	693b      	ldr	r3, [r7, #16]
 800bb98:	1ad3      	subs	r3, r2, r3
 800bb9a:	2b02      	cmp	r3, #2
 800bb9c:	d908      	bls.n	800bbb0 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 800bb9e:	2303      	movs	r3, #3
 800bba0:	e118      	b.n	800bdd4 <HAL_RCC_OscConfig+0x4a0>
 800bba2:	bf00      	nop
 800bba4:	40023800 	.word	0x40023800
 800bba8:	42470000 	.word	0x42470000
 800bbac:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800bbb0:	4b8a      	ldr	r3, [pc, #552]	; (800bddc <HAL_RCC_OscConfig+0x4a8>)
 800bbb2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bbb4:	f003 0302 	and.w	r3, r3, #2
 800bbb8:	2b00      	cmp	r3, #0
 800bbba:	d1e9      	bne.n	800bb90 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	f003 0304 	and.w	r3, r3, #4
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	f000 8097 	beq.w	800bcf8 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800bbca:	2300      	movs	r3, #0
 800bbcc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800bbce:	4b83      	ldr	r3, [pc, #524]	; (800bddc <HAL_RCC_OscConfig+0x4a8>)
 800bbd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bbd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bbd6:	2b00      	cmp	r3, #0
 800bbd8:	d10f      	bne.n	800bbfa <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800bbda:	2300      	movs	r3, #0
 800bbdc:	60fb      	str	r3, [r7, #12]
 800bbde:	4b7f      	ldr	r3, [pc, #508]	; (800bddc <HAL_RCC_OscConfig+0x4a8>)
 800bbe0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bbe2:	4a7e      	ldr	r2, [pc, #504]	; (800bddc <HAL_RCC_OscConfig+0x4a8>)
 800bbe4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bbe8:	6413      	str	r3, [r2, #64]	; 0x40
 800bbea:	4b7c      	ldr	r3, [pc, #496]	; (800bddc <HAL_RCC_OscConfig+0x4a8>)
 800bbec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bbee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bbf2:	60fb      	str	r3, [r7, #12]
 800bbf4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800bbf6:	2301      	movs	r3, #1
 800bbf8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800bbfa:	4b79      	ldr	r3, [pc, #484]	; (800bde0 <HAL_RCC_OscConfig+0x4ac>)
 800bbfc:	681b      	ldr	r3, [r3, #0]
 800bbfe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	d118      	bne.n	800bc38 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800bc06:	4b76      	ldr	r3, [pc, #472]	; (800bde0 <HAL_RCC_OscConfig+0x4ac>)
 800bc08:	681b      	ldr	r3, [r3, #0]
 800bc0a:	4a75      	ldr	r2, [pc, #468]	; (800bde0 <HAL_RCC_OscConfig+0x4ac>)
 800bc0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bc10:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800bc12:	f7fd f8f1 	bl	8008df8 <HAL_GetTick>
 800bc16:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800bc18:	e008      	b.n	800bc2c <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bc1a:	f7fd f8ed 	bl	8008df8 <HAL_GetTick>
 800bc1e:	4602      	mov	r2, r0
 800bc20:	693b      	ldr	r3, [r7, #16]
 800bc22:	1ad3      	subs	r3, r2, r3
 800bc24:	2b02      	cmp	r3, #2
 800bc26:	d901      	bls.n	800bc2c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800bc28:	2303      	movs	r3, #3
 800bc2a:	e0d3      	b.n	800bdd4 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800bc2c:	4b6c      	ldr	r3, [pc, #432]	; (800bde0 <HAL_RCC_OscConfig+0x4ac>)
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d0f0      	beq.n	800bc1a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800bc38:	687b      	ldr	r3, [r7, #4]
 800bc3a:	689b      	ldr	r3, [r3, #8]
 800bc3c:	2b01      	cmp	r3, #1
 800bc3e:	d106      	bne.n	800bc4e <HAL_RCC_OscConfig+0x31a>
 800bc40:	4b66      	ldr	r3, [pc, #408]	; (800bddc <HAL_RCC_OscConfig+0x4a8>)
 800bc42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bc44:	4a65      	ldr	r2, [pc, #404]	; (800bddc <HAL_RCC_OscConfig+0x4a8>)
 800bc46:	f043 0301 	orr.w	r3, r3, #1
 800bc4a:	6713      	str	r3, [r2, #112]	; 0x70
 800bc4c:	e01c      	b.n	800bc88 <HAL_RCC_OscConfig+0x354>
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	689b      	ldr	r3, [r3, #8]
 800bc52:	2b05      	cmp	r3, #5
 800bc54:	d10c      	bne.n	800bc70 <HAL_RCC_OscConfig+0x33c>
 800bc56:	4b61      	ldr	r3, [pc, #388]	; (800bddc <HAL_RCC_OscConfig+0x4a8>)
 800bc58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bc5a:	4a60      	ldr	r2, [pc, #384]	; (800bddc <HAL_RCC_OscConfig+0x4a8>)
 800bc5c:	f043 0304 	orr.w	r3, r3, #4
 800bc60:	6713      	str	r3, [r2, #112]	; 0x70
 800bc62:	4b5e      	ldr	r3, [pc, #376]	; (800bddc <HAL_RCC_OscConfig+0x4a8>)
 800bc64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bc66:	4a5d      	ldr	r2, [pc, #372]	; (800bddc <HAL_RCC_OscConfig+0x4a8>)
 800bc68:	f043 0301 	orr.w	r3, r3, #1
 800bc6c:	6713      	str	r3, [r2, #112]	; 0x70
 800bc6e:	e00b      	b.n	800bc88 <HAL_RCC_OscConfig+0x354>
 800bc70:	4b5a      	ldr	r3, [pc, #360]	; (800bddc <HAL_RCC_OscConfig+0x4a8>)
 800bc72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bc74:	4a59      	ldr	r2, [pc, #356]	; (800bddc <HAL_RCC_OscConfig+0x4a8>)
 800bc76:	f023 0301 	bic.w	r3, r3, #1
 800bc7a:	6713      	str	r3, [r2, #112]	; 0x70
 800bc7c:	4b57      	ldr	r3, [pc, #348]	; (800bddc <HAL_RCC_OscConfig+0x4a8>)
 800bc7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bc80:	4a56      	ldr	r2, [pc, #344]	; (800bddc <HAL_RCC_OscConfig+0x4a8>)
 800bc82:	f023 0304 	bic.w	r3, r3, #4
 800bc86:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	689b      	ldr	r3, [r3, #8]
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d015      	beq.n	800bcbc <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bc90:	f7fd f8b2 	bl	8008df8 <HAL_GetTick>
 800bc94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800bc96:	e00a      	b.n	800bcae <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800bc98:	f7fd f8ae 	bl	8008df8 <HAL_GetTick>
 800bc9c:	4602      	mov	r2, r0
 800bc9e:	693b      	ldr	r3, [r7, #16]
 800bca0:	1ad3      	subs	r3, r2, r3
 800bca2:	f241 3288 	movw	r2, #5000	; 0x1388
 800bca6:	4293      	cmp	r3, r2
 800bca8:	d901      	bls.n	800bcae <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 800bcaa:	2303      	movs	r3, #3
 800bcac:	e092      	b.n	800bdd4 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800bcae:	4b4b      	ldr	r3, [pc, #300]	; (800bddc <HAL_RCC_OscConfig+0x4a8>)
 800bcb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bcb2:	f003 0302 	and.w	r3, r3, #2
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	d0ee      	beq.n	800bc98 <HAL_RCC_OscConfig+0x364>
 800bcba:	e014      	b.n	800bce6 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bcbc:	f7fd f89c 	bl	8008df8 <HAL_GetTick>
 800bcc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800bcc2:	e00a      	b.n	800bcda <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800bcc4:	f7fd f898 	bl	8008df8 <HAL_GetTick>
 800bcc8:	4602      	mov	r2, r0
 800bcca:	693b      	ldr	r3, [r7, #16]
 800bccc:	1ad3      	subs	r3, r2, r3
 800bcce:	f241 3288 	movw	r2, #5000	; 0x1388
 800bcd2:	4293      	cmp	r3, r2
 800bcd4:	d901      	bls.n	800bcda <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 800bcd6:	2303      	movs	r3, #3
 800bcd8:	e07c      	b.n	800bdd4 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800bcda:	4b40      	ldr	r3, [pc, #256]	; (800bddc <HAL_RCC_OscConfig+0x4a8>)
 800bcdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bcde:	f003 0302 	and.w	r3, r3, #2
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d1ee      	bne.n	800bcc4 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800bce6:	7dfb      	ldrb	r3, [r7, #23]
 800bce8:	2b01      	cmp	r3, #1
 800bcea:	d105      	bne.n	800bcf8 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800bcec:	4b3b      	ldr	r3, [pc, #236]	; (800bddc <HAL_RCC_OscConfig+0x4a8>)
 800bcee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bcf0:	4a3a      	ldr	r2, [pc, #232]	; (800bddc <HAL_RCC_OscConfig+0x4a8>)
 800bcf2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800bcf6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	699b      	ldr	r3, [r3, #24]
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	d068      	beq.n	800bdd2 <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800bd00:	4b36      	ldr	r3, [pc, #216]	; (800bddc <HAL_RCC_OscConfig+0x4a8>)
 800bd02:	689b      	ldr	r3, [r3, #8]
 800bd04:	f003 030c 	and.w	r3, r3, #12
 800bd08:	2b08      	cmp	r3, #8
 800bd0a:	d060      	beq.n	800bdce <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	699b      	ldr	r3, [r3, #24]
 800bd10:	2b02      	cmp	r3, #2
 800bd12:	d145      	bne.n	800bda0 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800bd14:	4b33      	ldr	r3, [pc, #204]	; (800bde4 <HAL_RCC_OscConfig+0x4b0>)
 800bd16:	2200      	movs	r2, #0
 800bd18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bd1a:	f7fd f86d 	bl	8008df8 <HAL_GetTick>
 800bd1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800bd20:	e008      	b.n	800bd34 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800bd22:	f7fd f869 	bl	8008df8 <HAL_GetTick>
 800bd26:	4602      	mov	r2, r0
 800bd28:	693b      	ldr	r3, [r7, #16]
 800bd2a:	1ad3      	subs	r3, r2, r3
 800bd2c:	2b02      	cmp	r3, #2
 800bd2e:	d901      	bls.n	800bd34 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 800bd30:	2303      	movs	r3, #3
 800bd32:	e04f      	b.n	800bdd4 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800bd34:	4b29      	ldr	r3, [pc, #164]	; (800bddc <HAL_RCC_OscConfig+0x4a8>)
 800bd36:	681b      	ldr	r3, [r3, #0]
 800bd38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	d1f0      	bne.n	800bd22 <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	69da      	ldr	r2, [r3, #28]
 800bd44:	687b      	ldr	r3, [r7, #4]
 800bd46:	6a1b      	ldr	r3, [r3, #32]
 800bd48:	431a      	orrs	r2, r3
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bd4e:	019b      	lsls	r3, r3, #6
 800bd50:	431a      	orrs	r2, r3
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800bd56:	085b      	lsrs	r3, r3, #1
 800bd58:	3b01      	subs	r3, #1
 800bd5a:	041b      	lsls	r3, r3, #16
 800bd5c:	431a      	orrs	r2, r3
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bd62:	061b      	lsls	r3, r3, #24
 800bd64:	431a      	orrs	r2, r3
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bd6a:	071b      	lsls	r3, r3, #28
 800bd6c:	491b      	ldr	r1, [pc, #108]	; (800bddc <HAL_RCC_OscConfig+0x4a8>)
 800bd6e:	4313      	orrs	r3, r2
 800bd70:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800bd72:	4b1c      	ldr	r3, [pc, #112]	; (800bde4 <HAL_RCC_OscConfig+0x4b0>)
 800bd74:	2201      	movs	r2, #1
 800bd76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bd78:	f7fd f83e 	bl	8008df8 <HAL_GetTick>
 800bd7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800bd7e:	e008      	b.n	800bd92 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800bd80:	f7fd f83a 	bl	8008df8 <HAL_GetTick>
 800bd84:	4602      	mov	r2, r0
 800bd86:	693b      	ldr	r3, [r7, #16]
 800bd88:	1ad3      	subs	r3, r2, r3
 800bd8a:	2b02      	cmp	r3, #2
 800bd8c:	d901      	bls.n	800bd92 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 800bd8e:	2303      	movs	r3, #3
 800bd90:	e020      	b.n	800bdd4 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800bd92:	4b12      	ldr	r3, [pc, #72]	; (800bddc <HAL_RCC_OscConfig+0x4a8>)
 800bd94:	681b      	ldr	r3, [r3, #0]
 800bd96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bd9a:	2b00      	cmp	r3, #0
 800bd9c:	d0f0      	beq.n	800bd80 <HAL_RCC_OscConfig+0x44c>
 800bd9e:	e018      	b.n	800bdd2 <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800bda0:	4b10      	ldr	r3, [pc, #64]	; (800bde4 <HAL_RCC_OscConfig+0x4b0>)
 800bda2:	2200      	movs	r2, #0
 800bda4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bda6:	f7fd f827 	bl	8008df8 <HAL_GetTick>
 800bdaa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800bdac:	e008      	b.n	800bdc0 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800bdae:	f7fd f823 	bl	8008df8 <HAL_GetTick>
 800bdb2:	4602      	mov	r2, r0
 800bdb4:	693b      	ldr	r3, [r7, #16]
 800bdb6:	1ad3      	subs	r3, r2, r3
 800bdb8:	2b02      	cmp	r3, #2
 800bdba:	d901      	bls.n	800bdc0 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 800bdbc:	2303      	movs	r3, #3
 800bdbe:	e009      	b.n	800bdd4 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800bdc0:	4b06      	ldr	r3, [pc, #24]	; (800bddc <HAL_RCC_OscConfig+0x4a8>)
 800bdc2:	681b      	ldr	r3, [r3, #0]
 800bdc4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800bdc8:	2b00      	cmp	r3, #0
 800bdca:	d1f0      	bne.n	800bdae <HAL_RCC_OscConfig+0x47a>
 800bdcc:	e001      	b.n	800bdd2 <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800bdce:	2301      	movs	r3, #1
 800bdd0:	e000      	b.n	800bdd4 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 800bdd2:	2300      	movs	r3, #0
}
 800bdd4:	4618      	mov	r0, r3
 800bdd6:	3718      	adds	r7, #24
 800bdd8:	46bd      	mov	sp, r7
 800bdda:	bd80      	pop	{r7, pc}
 800bddc:	40023800 	.word	0x40023800
 800bde0:	40007000 	.word	0x40007000
 800bde4:	42470060 	.word	0x42470060

0800bde8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800bde8:	b580      	push	{r7, lr}
 800bdea:	b082      	sub	sp, #8
 800bdec:	af00      	add	r7, sp, #0
 800bdee:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	d101      	bne.n	800bdfa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800bdf6:	2301      	movs	r3, #1
 800bdf8:	e056      	b.n	800bea8 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	2200      	movs	r2, #0
 800bdfe:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800be06:	b2db      	uxtb	r3, r3
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d106      	bne.n	800be1a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	2200      	movs	r2, #0
 800be10:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800be14:	6878      	ldr	r0, [r7, #4]
 800be16:	f005 fbff 	bl	8011618 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800be1a:	687b      	ldr	r3, [r7, #4]
 800be1c:	2202      	movs	r2, #2
 800be1e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	681b      	ldr	r3, [r3, #0]
 800be26:	681a      	ldr	r2, [r3, #0]
 800be28:	687b      	ldr	r3, [r7, #4]
 800be2a:	681b      	ldr	r3, [r3, #0]
 800be2c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800be30:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	685a      	ldr	r2, [r3, #4]
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	689b      	ldr	r3, [r3, #8]
 800be3a:	431a      	orrs	r2, r3
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	68db      	ldr	r3, [r3, #12]
 800be40:	431a      	orrs	r2, r3
 800be42:	687b      	ldr	r3, [r7, #4]
 800be44:	691b      	ldr	r3, [r3, #16]
 800be46:	431a      	orrs	r2, r3
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	695b      	ldr	r3, [r3, #20]
 800be4c:	431a      	orrs	r2, r3
 800be4e:	687b      	ldr	r3, [r7, #4]
 800be50:	699b      	ldr	r3, [r3, #24]
 800be52:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800be56:	431a      	orrs	r2, r3
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	69db      	ldr	r3, [r3, #28]
 800be5c:	431a      	orrs	r2, r3
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	6a1b      	ldr	r3, [r3, #32]
 800be62:	ea42 0103 	orr.w	r1, r2, r3
 800be66:	687b      	ldr	r3, [r7, #4]
 800be68:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800be6a:	687b      	ldr	r3, [r7, #4]
 800be6c:	681b      	ldr	r3, [r3, #0]
 800be6e:	430a      	orrs	r2, r1
 800be70:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	699b      	ldr	r3, [r3, #24]
 800be76:	0c1b      	lsrs	r3, r3, #16
 800be78:	f003 0104 	and.w	r1, r3, #4
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800be80:	687b      	ldr	r3, [r7, #4]
 800be82:	681b      	ldr	r3, [r3, #0]
 800be84:	430a      	orrs	r2, r1
 800be86:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	681b      	ldr	r3, [r3, #0]
 800be8c:	69da      	ldr	r2, [r3, #28]
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	681b      	ldr	r3, [r3, #0]
 800be92:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800be96:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	2200      	movs	r2, #0
 800be9c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	2201      	movs	r2, #1
 800bea2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800bea6:	2300      	movs	r3, #0
}
 800bea8:	4618      	mov	r0, r3
 800beaa:	3708      	adds	r7, #8
 800beac:	46bd      	mov	sp, r7
 800beae:	bd80      	pop	{r7, pc}

0800beb0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800beb0:	b580      	push	{r7, lr}
 800beb2:	b08c      	sub	sp, #48	; 0x30
 800beb4:	af00      	add	r7, sp, #0
 800beb6:	60f8      	str	r0, [r7, #12]
 800beb8:	60b9      	str	r1, [r7, #8]
 800beba:	607a      	str	r2, [r7, #4]
 800bebc:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800bebe:	2301      	movs	r3, #1
 800bec0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800bec2:	2300      	movs	r3, #0
 800bec4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800bece:	2b01      	cmp	r3, #1
 800bed0:	d101      	bne.n	800bed6 <HAL_SPI_TransmitReceive+0x26>
 800bed2:	2302      	movs	r3, #2
 800bed4:	e18a      	b.n	800c1ec <HAL_SPI_TransmitReceive+0x33c>
 800bed6:	68fb      	ldr	r3, [r7, #12]
 800bed8:	2201      	movs	r2, #1
 800beda:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bede:	f7fc ff8b 	bl	8008df8 <HAL_GetTick>
 800bee2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800bee4:	68fb      	ldr	r3, [r7, #12]
 800bee6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800beea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800beee:	68fb      	ldr	r3, [r7, #12]
 800bef0:	685b      	ldr	r3, [r3, #4]
 800bef2:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800bef4:	887b      	ldrh	r3, [r7, #2]
 800bef6:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800bef8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800befc:	2b01      	cmp	r3, #1
 800befe:	d00f      	beq.n	800bf20 <HAL_SPI_TransmitReceive+0x70>
 800bf00:	69fb      	ldr	r3, [r7, #28]
 800bf02:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bf06:	d107      	bne.n	800bf18 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800bf08:	68fb      	ldr	r3, [r7, #12]
 800bf0a:	689b      	ldr	r3, [r3, #8]
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d103      	bne.n	800bf18 <HAL_SPI_TransmitReceive+0x68>
 800bf10:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800bf14:	2b04      	cmp	r3, #4
 800bf16:	d003      	beq.n	800bf20 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800bf18:	2302      	movs	r3, #2
 800bf1a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800bf1e:	e15b      	b.n	800c1d8 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800bf20:	68bb      	ldr	r3, [r7, #8]
 800bf22:	2b00      	cmp	r3, #0
 800bf24:	d005      	beq.n	800bf32 <HAL_SPI_TransmitReceive+0x82>
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	2b00      	cmp	r3, #0
 800bf2a:	d002      	beq.n	800bf32 <HAL_SPI_TransmitReceive+0x82>
 800bf2c:	887b      	ldrh	r3, [r7, #2]
 800bf2e:	2b00      	cmp	r3, #0
 800bf30:	d103      	bne.n	800bf3a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800bf32:	2301      	movs	r3, #1
 800bf34:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800bf38:	e14e      	b.n	800c1d8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800bf3a:	68fb      	ldr	r3, [r7, #12]
 800bf3c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800bf40:	b2db      	uxtb	r3, r3
 800bf42:	2b04      	cmp	r3, #4
 800bf44:	d003      	beq.n	800bf4e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800bf46:	68fb      	ldr	r3, [r7, #12]
 800bf48:	2205      	movs	r2, #5
 800bf4a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bf4e:	68fb      	ldr	r3, [r7, #12]
 800bf50:	2200      	movs	r2, #0
 800bf52:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800bf54:	68fb      	ldr	r3, [r7, #12]
 800bf56:	687a      	ldr	r2, [r7, #4]
 800bf58:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800bf5a:	68fb      	ldr	r3, [r7, #12]
 800bf5c:	887a      	ldrh	r2, [r7, #2]
 800bf5e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800bf60:	68fb      	ldr	r3, [r7, #12]
 800bf62:	887a      	ldrh	r2, [r7, #2]
 800bf64:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800bf66:	68fb      	ldr	r3, [r7, #12]
 800bf68:	68ba      	ldr	r2, [r7, #8]
 800bf6a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800bf6c:	68fb      	ldr	r3, [r7, #12]
 800bf6e:	887a      	ldrh	r2, [r7, #2]
 800bf70:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800bf72:	68fb      	ldr	r3, [r7, #12]
 800bf74:	887a      	ldrh	r2, [r7, #2]
 800bf76:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800bf78:	68fb      	ldr	r3, [r7, #12]
 800bf7a:	2200      	movs	r2, #0
 800bf7c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800bf7e:	68fb      	ldr	r3, [r7, #12]
 800bf80:	2200      	movs	r2, #0
 800bf82:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800bf84:	68fb      	ldr	r3, [r7, #12]
 800bf86:	681b      	ldr	r3, [r3, #0]
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bf8e:	2b40      	cmp	r3, #64	; 0x40
 800bf90:	d007      	beq.n	800bfa2 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800bf92:	68fb      	ldr	r3, [r7, #12]
 800bf94:	681b      	ldr	r3, [r3, #0]
 800bf96:	681a      	ldr	r2, [r3, #0]
 800bf98:	68fb      	ldr	r3, [r7, #12]
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800bfa0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800bfa2:	68fb      	ldr	r3, [r7, #12]
 800bfa4:	68db      	ldr	r3, [r3, #12]
 800bfa6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800bfaa:	d178      	bne.n	800c09e <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bfac:	68fb      	ldr	r3, [r7, #12]
 800bfae:	685b      	ldr	r3, [r3, #4]
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	d002      	beq.n	800bfba <HAL_SPI_TransmitReceive+0x10a>
 800bfb4:	8b7b      	ldrh	r3, [r7, #26]
 800bfb6:	2b01      	cmp	r3, #1
 800bfb8:	d166      	bne.n	800c088 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bfba:	68fb      	ldr	r3, [r7, #12]
 800bfbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bfbe:	881a      	ldrh	r2, [r3, #0]
 800bfc0:	68fb      	ldr	r3, [r7, #12]
 800bfc2:	681b      	ldr	r3, [r3, #0]
 800bfc4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800bfc6:	68fb      	ldr	r3, [r7, #12]
 800bfc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bfca:	1c9a      	adds	r2, r3, #2
 800bfcc:	68fb      	ldr	r3, [r7, #12]
 800bfce:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800bfd0:	68fb      	ldr	r3, [r7, #12]
 800bfd2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bfd4:	b29b      	uxth	r3, r3
 800bfd6:	3b01      	subs	r3, #1
 800bfd8:	b29a      	uxth	r2, r3
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800bfde:	e053      	b.n	800c088 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800bfe0:	68fb      	ldr	r3, [r7, #12]
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	689b      	ldr	r3, [r3, #8]
 800bfe6:	f003 0302 	and.w	r3, r3, #2
 800bfea:	2b02      	cmp	r3, #2
 800bfec:	d11b      	bne.n	800c026 <HAL_SPI_TransmitReceive+0x176>
 800bfee:	68fb      	ldr	r3, [r7, #12]
 800bff0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800bff2:	b29b      	uxth	r3, r3
 800bff4:	2b00      	cmp	r3, #0
 800bff6:	d016      	beq.n	800c026 <HAL_SPI_TransmitReceive+0x176>
 800bff8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800bffa:	2b01      	cmp	r3, #1
 800bffc:	d113      	bne.n	800c026 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800bffe:	68fb      	ldr	r3, [r7, #12]
 800c000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c002:	881a      	ldrh	r2, [r3, #0]
 800c004:	68fb      	ldr	r3, [r7, #12]
 800c006:	681b      	ldr	r3, [r3, #0]
 800c008:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c00e:	1c9a      	adds	r2, r3, #2
 800c010:	68fb      	ldr	r3, [r7, #12]
 800c012:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800c014:	68fb      	ldr	r3, [r7, #12]
 800c016:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c018:	b29b      	uxth	r3, r3
 800c01a:	3b01      	subs	r3, #1
 800c01c:	b29a      	uxth	r2, r3
 800c01e:	68fb      	ldr	r3, [r7, #12]
 800c020:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c022:	2300      	movs	r3, #0
 800c024:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c026:	68fb      	ldr	r3, [r7, #12]
 800c028:	681b      	ldr	r3, [r3, #0]
 800c02a:	689b      	ldr	r3, [r3, #8]
 800c02c:	f003 0301 	and.w	r3, r3, #1
 800c030:	2b01      	cmp	r3, #1
 800c032:	d119      	bne.n	800c068 <HAL_SPI_TransmitReceive+0x1b8>
 800c034:	68fb      	ldr	r3, [r7, #12]
 800c036:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c038:	b29b      	uxth	r3, r3
 800c03a:	2b00      	cmp	r3, #0
 800c03c:	d014      	beq.n	800c068 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c03e:	68fb      	ldr	r3, [r7, #12]
 800c040:	681b      	ldr	r3, [r3, #0]
 800c042:	68da      	ldr	r2, [r3, #12]
 800c044:	68fb      	ldr	r3, [r7, #12]
 800c046:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c048:	b292      	uxth	r2, r2
 800c04a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c050:	1c9a      	adds	r2, r3, #2
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c05a:	b29b      	uxth	r3, r3
 800c05c:	3b01      	subs	r3, #1
 800c05e:	b29a      	uxth	r2, r3
 800c060:	68fb      	ldr	r3, [r7, #12]
 800c062:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c064:	2301      	movs	r3, #1
 800c066:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800c068:	f7fc fec6 	bl	8008df8 <HAL_GetTick>
 800c06c:	4602      	mov	r2, r0
 800c06e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c070:	1ad3      	subs	r3, r2, r3
 800c072:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c074:	429a      	cmp	r2, r3
 800c076:	d807      	bhi.n	800c088 <HAL_SPI_TransmitReceive+0x1d8>
 800c078:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c07a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c07e:	d003      	beq.n	800c088 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800c080:	2303      	movs	r3, #3
 800c082:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800c086:	e0a7      	b.n	800c1d8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c088:	68fb      	ldr	r3, [r7, #12]
 800c08a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c08c:	b29b      	uxth	r3, r3
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d1a6      	bne.n	800bfe0 <HAL_SPI_TransmitReceive+0x130>
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c096:	b29b      	uxth	r3, r3
 800c098:	2b00      	cmp	r3, #0
 800c09a:	d1a1      	bne.n	800bfe0 <HAL_SPI_TransmitReceive+0x130>
 800c09c:	e07c      	b.n	800c198 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	685b      	ldr	r3, [r3, #4]
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d002      	beq.n	800c0ac <HAL_SPI_TransmitReceive+0x1fc>
 800c0a6:	8b7b      	ldrh	r3, [r7, #26]
 800c0a8:	2b01      	cmp	r3, #1
 800c0aa:	d16b      	bne.n	800c184 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800c0ac:	68fb      	ldr	r3, [r7, #12]
 800c0ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	681b      	ldr	r3, [r3, #0]
 800c0b4:	330c      	adds	r3, #12
 800c0b6:	7812      	ldrb	r2, [r2, #0]
 800c0b8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c0be:	1c5a      	adds	r2, r3, #1
 800c0c0:	68fb      	ldr	r3, [r7, #12]
 800c0c2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c0c8:	b29b      	uxth	r3, r3
 800c0ca:	3b01      	subs	r3, #1
 800c0cc:	b29a      	uxth	r2, r3
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c0d2:	e057      	b.n	800c184 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	681b      	ldr	r3, [r3, #0]
 800c0d8:	689b      	ldr	r3, [r3, #8]
 800c0da:	f003 0302 	and.w	r3, r3, #2
 800c0de:	2b02      	cmp	r3, #2
 800c0e0:	d11c      	bne.n	800c11c <HAL_SPI_TransmitReceive+0x26c>
 800c0e2:	68fb      	ldr	r3, [r7, #12]
 800c0e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c0e6:	b29b      	uxth	r3, r3
 800c0e8:	2b00      	cmp	r3, #0
 800c0ea:	d017      	beq.n	800c11c <HAL_SPI_TransmitReceive+0x26c>
 800c0ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c0ee:	2b01      	cmp	r3, #1
 800c0f0:	d114      	bne.n	800c11c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800c0f2:	68fb      	ldr	r3, [r7, #12]
 800c0f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	681b      	ldr	r3, [r3, #0]
 800c0fa:	330c      	adds	r3, #12
 800c0fc:	7812      	ldrb	r2, [r2, #0]
 800c0fe:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c104:	1c5a      	adds	r2, r3, #1
 800c106:	68fb      	ldr	r3, [r7, #12]
 800c108:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c10e:	b29b      	uxth	r3, r3
 800c110:	3b01      	subs	r3, #1
 800c112:	b29a      	uxth	r2, r3
 800c114:	68fb      	ldr	r3, [r7, #12]
 800c116:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c118:	2300      	movs	r3, #0
 800c11a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c11c:	68fb      	ldr	r3, [r7, #12]
 800c11e:	681b      	ldr	r3, [r3, #0]
 800c120:	689b      	ldr	r3, [r3, #8]
 800c122:	f003 0301 	and.w	r3, r3, #1
 800c126:	2b01      	cmp	r3, #1
 800c128:	d119      	bne.n	800c15e <HAL_SPI_TransmitReceive+0x2ae>
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c12e:	b29b      	uxth	r3, r3
 800c130:	2b00      	cmp	r3, #0
 800c132:	d014      	beq.n	800c15e <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800c134:	68fb      	ldr	r3, [r7, #12]
 800c136:	681b      	ldr	r3, [r3, #0]
 800c138:	68da      	ldr	r2, [r3, #12]
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c13e:	b2d2      	uxtb	r2, r2
 800c140:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c146:	1c5a      	adds	r2, r3, #1
 800c148:	68fb      	ldr	r3, [r7, #12]
 800c14a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800c14c:	68fb      	ldr	r3, [r7, #12]
 800c14e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c150:	b29b      	uxth	r3, r3
 800c152:	3b01      	subs	r3, #1
 800c154:	b29a      	uxth	r2, r3
 800c156:	68fb      	ldr	r3, [r7, #12]
 800c158:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c15a:	2301      	movs	r3, #1
 800c15c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800c15e:	f7fc fe4b 	bl	8008df8 <HAL_GetTick>
 800c162:	4602      	mov	r2, r0
 800c164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c166:	1ad3      	subs	r3, r2, r3
 800c168:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800c16a:	429a      	cmp	r2, r3
 800c16c:	d803      	bhi.n	800c176 <HAL_SPI_TransmitReceive+0x2c6>
 800c16e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c170:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c174:	d102      	bne.n	800c17c <HAL_SPI_TransmitReceive+0x2cc>
 800c176:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c178:	2b00      	cmp	r3, #0
 800c17a:	d103      	bne.n	800c184 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800c17c:	2303      	movs	r3, #3
 800c17e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800c182:	e029      	b.n	800c1d8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c184:	68fb      	ldr	r3, [r7, #12]
 800c186:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c188:	b29b      	uxth	r3, r3
 800c18a:	2b00      	cmp	r3, #0
 800c18c:	d1a2      	bne.n	800c0d4 <HAL_SPI_TransmitReceive+0x224>
 800c18e:	68fb      	ldr	r3, [r7, #12]
 800c190:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c192:	b29b      	uxth	r3, r3
 800c194:	2b00      	cmp	r3, #0
 800c196:	d19d      	bne.n	800c0d4 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c198:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c19a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800c19c:	68f8      	ldr	r0, [r7, #12]
 800c19e:	f000 fb1b 	bl	800c7d8 <SPI_EndRxTxTransaction>
 800c1a2:	4603      	mov	r3, r0
 800c1a4:	2b00      	cmp	r3, #0
 800c1a6:	d006      	beq.n	800c1b6 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800c1a8:	2301      	movs	r3, #1
 800c1aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c1ae:	68fb      	ldr	r3, [r7, #12]
 800c1b0:	2220      	movs	r2, #32
 800c1b2:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800c1b4:	e010      	b.n	800c1d8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c1b6:	68fb      	ldr	r3, [r7, #12]
 800c1b8:	689b      	ldr	r3, [r3, #8]
 800c1ba:	2b00      	cmp	r3, #0
 800c1bc:	d10b      	bne.n	800c1d6 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c1be:	2300      	movs	r3, #0
 800c1c0:	617b      	str	r3, [r7, #20]
 800c1c2:	68fb      	ldr	r3, [r7, #12]
 800c1c4:	681b      	ldr	r3, [r3, #0]
 800c1c6:	68db      	ldr	r3, [r3, #12]
 800c1c8:	617b      	str	r3, [r7, #20]
 800c1ca:	68fb      	ldr	r3, [r7, #12]
 800c1cc:	681b      	ldr	r3, [r3, #0]
 800c1ce:	689b      	ldr	r3, [r3, #8]
 800c1d0:	617b      	str	r3, [r7, #20]
 800c1d2:	697b      	ldr	r3, [r7, #20]
 800c1d4:	e000      	b.n	800c1d8 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800c1d6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800c1d8:	68fb      	ldr	r3, [r7, #12]
 800c1da:	2201      	movs	r2, #1
 800c1dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800c1e0:	68fb      	ldr	r3, [r7, #12]
 800c1e2:	2200      	movs	r2, #0
 800c1e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800c1e8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800c1ec:	4618      	mov	r0, r3
 800c1ee:	3730      	adds	r7, #48	; 0x30
 800c1f0:	46bd      	mov	sp, r7
 800c1f2:	bd80      	pop	{r7, pc}

0800c1f4 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 800c1f4:	b480      	push	{r7}
 800c1f6:	b087      	sub	sp, #28
 800c1f8:	af00      	add	r7, sp, #0
 800c1fa:	60f8      	str	r0, [r7, #12]
 800c1fc:	60b9      	str	r1, [r7, #8]
 800c1fe:	607a      	str	r2, [r7, #4]
 800c200:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800c202:	2300      	movs	r3, #0
 800c204:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800c206:	68fb      	ldr	r3, [r7, #12]
 800c208:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800c20c:	2b01      	cmp	r3, #1
 800c20e:	d101      	bne.n	800c214 <HAL_SPI_TransmitReceive_IT+0x20>
 800c210:	2302      	movs	r3, #2
 800c212:	e075      	b.n	800c300 <HAL_SPI_TransmitReceive_IT+0x10c>
 800c214:	68fb      	ldr	r3, [r7, #12]
 800c216:	2201      	movs	r2, #1
 800c218:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800c21c:	68fb      	ldr	r3, [r7, #12]
 800c21e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c222:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 800c224:	68fb      	ldr	r3, [r7, #12]
 800c226:	685b      	ldr	r3, [r3, #4]
 800c228:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800c22a:	7dbb      	ldrb	r3, [r7, #22]
 800c22c:	2b01      	cmp	r3, #1
 800c22e:	d00d      	beq.n	800c24c <HAL_SPI_TransmitReceive_IT+0x58>
 800c230:	693b      	ldr	r3, [r7, #16]
 800c232:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c236:	d106      	bne.n	800c246 <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800c238:	68fb      	ldr	r3, [r7, #12]
 800c23a:	689b      	ldr	r3, [r3, #8]
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d102      	bne.n	800c246 <HAL_SPI_TransmitReceive_IT+0x52>
 800c240:	7dbb      	ldrb	r3, [r7, #22]
 800c242:	2b04      	cmp	r3, #4
 800c244:	d002      	beq.n	800c24c <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 800c246:	2302      	movs	r3, #2
 800c248:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c24a:	e054      	b.n	800c2f6 <HAL_SPI_TransmitReceive_IT+0x102>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800c24c:	68bb      	ldr	r3, [r7, #8]
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d005      	beq.n	800c25e <HAL_SPI_TransmitReceive_IT+0x6a>
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	2b00      	cmp	r3, #0
 800c256:	d002      	beq.n	800c25e <HAL_SPI_TransmitReceive_IT+0x6a>
 800c258:	887b      	ldrh	r3, [r7, #2]
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d102      	bne.n	800c264 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 800c25e:	2301      	movs	r3, #1
 800c260:	75fb      	strb	r3, [r7, #23]
    goto error;
 800c262:	e048      	b.n	800c2f6 <HAL_SPI_TransmitReceive_IT+0x102>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c264:	68fb      	ldr	r3, [r7, #12]
 800c266:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c26a:	b2db      	uxtb	r3, r3
 800c26c:	2b04      	cmp	r3, #4
 800c26e:	d003      	beq.n	800c278 <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800c270:	68fb      	ldr	r3, [r7, #12]
 800c272:	2205      	movs	r2, #5
 800c274:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c278:	68fb      	ldr	r3, [r7, #12]
 800c27a:	2200      	movs	r2, #0
 800c27c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800c27e:	68fb      	ldr	r3, [r7, #12]
 800c280:	68ba      	ldr	r2, [r7, #8]
 800c282:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	887a      	ldrh	r2, [r7, #2]
 800c288:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800c28a:	68fb      	ldr	r3, [r7, #12]
 800c28c:	887a      	ldrh	r2, [r7, #2]
 800c28e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800c290:	68fb      	ldr	r3, [r7, #12]
 800c292:	687a      	ldr	r2, [r7, #4]
 800c294:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	887a      	ldrh	r2, [r7, #2]
 800c29a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800c29c:	68fb      	ldr	r3, [r7, #12]
 800c29e:	887a      	ldrh	r2, [r7, #2]
 800c2a0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	68db      	ldr	r3, [r3, #12]
 800c2a6:	2b00      	cmp	r3, #0
 800c2a8:	d006      	beq.n	800c2b8 <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	4a17      	ldr	r2, [pc, #92]	; (800c30c <HAL_SPI_TransmitReceive_IT+0x118>)
 800c2ae:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 800c2b0:	68fb      	ldr	r3, [r7, #12]
 800c2b2:	4a17      	ldr	r2, [pc, #92]	; (800c310 <HAL_SPI_TransmitReceive_IT+0x11c>)
 800c2b4:	645a      	str	r2, [r3, #68]	; 0x44
 800c2b6:	e005      	b.n	800c2c4 <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 800c2b8:	68fb      	ldr	r3, [r7, #12]
 800c2ba:	4a16      	ldr	r2, [pc, #88]	; (800c314 <HAL_SPI_TransmitReceive_IT+0x120>)
 800c2bc:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 800c2be:	68fb      	ldr	r3, [r7, #12]
 800c2c0:	4a15      	ldr	r2, [pc, #84]	; (800c318 <HAL_SPI_TransmitReceive_IT+0x124>)
 800c2c2:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c2c4:	68fb      	ldr	r3, [r7, #12]
 800c2c6:	681b      	ldr	r3, [r3, #0]
 800c2c8:	685a      	ldr	r2, [r3, #4]
 800c2ca:	68fb      	ldr	r3, [r7, #12]
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 800c2d2:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	681b      	ldr	r3, [r3, #0]
 800c2da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c2de:	2b40      	cmp	r3, #64	; 0x40
 800c2e0:	d008      	beq.n	800c2f4 <HAL_SPI_TransmitReceive_IT+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c2e2:	68fb      	ldr	r3, [r7, #12]
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	681a      	ldr	r2, [r3, #0]
 800c2e8:	68fb      	ldr	r3, [r7, #12]
 800c2ea:	681b      	ldr	r3, [r3, #0]
 800c2ec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c2f0:	601a      	str	r2, [r3, #0]
 800c2f2:	e000      	b.n	800c2f6 <HAL_SPI_TransmitReceive_IT+0x102>
  }

error :
 800c2f4:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800c2f6:	68fb      	ldr	r3, [r7, #12]
 800c2f8:	2200      	movs	r2, #0
 800c2fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800c2fe:	7dfb      	ldrb	r3, [r7, #23]
}
 800c300:	4618      	mov	r0, r3
 800c302:	371c      	adds	r7, #28
 800c304:	46bd      	mov	sp, r7
 800c306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c30a:	4770      	bx	lr
 800c30c:	0800c645 	.word	0x0800c645
 800c310:	0800c6a5 	.word	0x0800c6a5
 800c314:	0800c581 	.word	0x0800c581
 800c318:	0800c5e5 	.word	0x0800c5e5

0800c31c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800c31c:	b580      	push	{r7, lr}
 800c31e:	b088      	sub	sp, #32
 800c320:	af00      	add	r7, sp, #0
 800c322:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	685b      	ldr	r3, [r3, #4]
 800c32a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800c32c:	687b      	ldr	r3, [r7, #4]
 800c32e:	681b      	ldr	r3, [r3, #0]
 800c330:	689b      	ldr	r3, [r3, #8]
 800c332:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800c334:	69bb      	ldr	r3, [r7, #24]
 800c336:	099b      	lsrs	r3, r3, #6
 800c338:	f003 0301 	and.w	r3, r3, #1
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	d10f      	bne.n	800c360 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800c340:	69bb      	ldr	r3, [r7, #24]
 800c342:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800c346:	2b00      	cmp	r3, #0
 800c348:	d00a      	beq.n	800c360 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800c34a:	69fb      	ldr	r3, [r7, #28]
 800c34c:	099b      	lsrs	r3, r3, #6
 800c34e:	f003 0301 	and.w	r3, r3, #1
 800c352:	2b00      	cmp	r3, #0
 800c354:	d004      	beq.n	800c360 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c35a:	6878      	ldr	r0, [r7, #4]
 800c35c:	4798      	blx	r3
    return;
 800c35e:	e0d8      	b.n	800c512 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800c360:	69bb      	ldr	r3, [r7, #24]
 800c362:	085b      	lsrs	r3, r3, #1
 800c364:	f003 0301 	and.w	r3, r3, #1
 800c368:	2b00      	cmp	r3, #0
 800c36a:	d00a      	beq.n	800c382 <HAL_SPI_IRQHandler+0x66>
 800c36c:	69fb      	ldr	r3, [r7, #28]
 800c36e:	09db      	lsrs	r3, r3, #7
 800c370:	f003 0301 	and.w	r3, r3, #1
 800c374:	2b00      	cmp	r3, #0
 800c376:	d004      	beq.n	800c382 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c37c:	6878      	ldr	r0, [r7, #4]
 800c37e:	4798      	blx	r3
    return;
 800c380:	e0c7      	b.n	800c512 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800c382:	69bb      	ldr	r3, [r7, #24]
 800c384:	095b      	lsrs	r3, r3, #5
 800c386:	f003 0301 	and.w	r3, r3, #1
 800c38a:	2b00      	cmp	r3, #0
 800c38c:	d10c      	bne.n	800c3a8 <HAL_SPI_IRQHandler+0x8c>
 800c38e:	69bb      	ldr	r3, [r7, #24]
 800c390:	099b      	lsrs	r3, r3, #6
 800c392:	f003 0301 	and.w	r3, r3, #1
 800c396:	2b00      	cmp	r3, #0
 800c398:	d106      	bne.n	800c3a8 <HAL_SPI_IRQHandler+0x8c>
 800c39a:	69bb      	ldr	r3, [r7, #24]
 800c39c:	0a1b      	lsrs	r3, r3, #8
 800c39e:	f003 0301 	and.w	r3, r3, #1
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	f000 80b5 	beq.w	800c512 <HAL_SPI_IRQHandler+0x1f6>
 800c3a8:	69fb      	ldr	r3, [r7, #28]
 800c3aa:	095b      	lsrs	r3, r3, #5
 800c3ac:	f003 0301 	and.w	r3, r3, #1
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	f000 80ae 	beq.w	800c512 <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800c3b6:	69bb      	ldr	r3, [r7, #24]
 800c3b8:	099b      	lsrs	r3, r3, #6
 800c3ba:	f003 0301 	and.w	r3, r3, #1
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	d023      	beq.n	800c40a <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800c3c2:	687b      	ldr	r3, [r7, #4]
 800c3c4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c3c8:	b2db      	uxtb	r3, r3
 800c3ca:	2b03      	cmp	r3, #3
 800c3cc:	d011      	beq.n	800c3f2 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c3d2:	f043 0204 	orr.w	r2, r3, #4
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c3da:	2300      	movs	r3, #0
 800c3dc:	617b      	str	r3, [r7, #20]
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	681b      	ldr	r3, [r3, #0]
 800c3e2:	68db      	ldr	r3, [r3, #12]
 800c3e4:	617b      	str	r3, [r7, #20]
 800c3e6:	687b      	ldr	r3, [r7, #4]
 800c3e8:	681b      	ldr	r3, [r3, #0]
 800c3ea:	689b      	ldr	r3, [r3, #8]
 800c3ec:	617b      	str	r3, [r7, #20]
 800c3ee:	697b      	ldr	r3, [r7, #20]
 800c3f0:	e00b      	b.n	800c40a <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c3f2:	2300      	movs	r3, #0
 800c3f4:	613b      	str	r3, [r7, #16]
 800c3f6:	687b      	ldr	r3, [r7, #4]
 800c3f8:	681b      	ldr	r3, [r3, #0]
 800c3fa:	68db      	ldr	r3, [r3, #12]
 800c3fc:	613b      	str	r3, [r7, #16]
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	689b      	ldr	r3, [r3, #8]
 800c404:	613b      	str	r3, [r7, #16]
 800c406:	693b      	ldr	r3, [r7, #16]
        return;
 800c408:	e083      	b.n	800c512 <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800c40a:	69bb      	ldr	r3, [r7, #24]
 800c40c:	095b      	lsrs	r3, r3, #5
 800c40e:	f003 0301 	and.w	r3, r3, #1
 800c412:	2b00      	cmp	r3, #0
 800c414:	d014      	beq.n	800c440 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c41a:	f043 0201 	orr.w	r2, r3, #1
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800c422:	2300      	movs	r3, #0
 800c424:	60fb      	str	r3, [r7, #12]
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	689b      	ldr	r3, [r3, #8]
 800c42c:	60fb      	str	r3, [r7, #12]
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	681b      	ldr	r3, [r3, #0]
 800c432:	681a      	ldr	r2, [r3, #0]
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c43c:	601a      	str	r2, [r3, #0]
 800c43e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800c440:	69bb      	ldr	r3, [r7, #24]
 800c442:	0a1b      	lsrs	r3, r3, #8
 800c444:	f003 0301 	and.w	r3, r3, #1
 800c448:	2b00      	cmp	r3, #0
 800c44a:	d00c      	beq.n	800c466 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c450:	f043 0208 	orr.w	r2, r3, #8
 800c454:	687b      	ldr	r3, [r7, #4]
 800c456:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800c458:	2300      	movs	r3, #0
 800c45a:	60bb      	str	r3, [r7, #8]
 800c45c:	687b      	ldr	r3, [r7, #4]
 800c45e:	681b      	ldr	r3, [r3, #0]
 800c460:	689b      	ldr	r3, [r3, #8]
 800c462:	60bb      	str	r3, [r7, #8]
 800c464:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d050      	beq.n	800c510 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800c46e:	687b      	ldr	r3, [r7, #4]
 800c470:	681b      	ldr	r3, [r3, #0]
 800c472:	685a      	ldr	r2, [r3, #4]
 800c474:	687b      	ldr	r3, [r7, #4]
 800c476:	681b      	ldr	r3, [r3, #0]
 800c478:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c47c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800c47e:	687b      	ldr	r3, [r7, #4]
 800c480:	2201      	movs	r2, #1
 800c482:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800c486:	69fb      	ldr	r3, [r7, #28]
 800c488:	f003 0302 	and.w	r3, r3, #2
 800c48c:	2b00      	cmp	r3, #0
 800c48e:	d104      	bne.n	800c49a <HAL_SPI_IRQHandler+0x17e>
 800c490:	69fb      	ldr	r3, [r7, #28]
 800c492:	f003 0301 	and.w	r3, r3, #1
 800c496:	2b00      	cmp	r3, #0
 800c498:	d034      	beq.n	800c504 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800c49a:	687b      	ldr	r3, [r7, #4]
 800c49c:	681b      	ldr	r3, [r3, #0]
 800c49e:	685a      	ldr	r2, [r3, #4]
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	681b      	ldr	r3, [r3, #0]
 800c4a4:	f022 0203 	bic.w	r2, r2, #3
 800c4a8:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	d011      	beq.n	800c4d6 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c4b6:	4a18      	ldr	r2, [pc, #96]	; (800c518 <HAL_SPI_IRQHandler+0x1fc>)
 800c4b8:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c4be:	4618      	mov	r0, r3
 800c4c0:	f7fe f850 	bl	800a564 <HAL_DMA_Abort_IT>
 800c4c4:	4603      	mov	r3, r0
 800c4c6:	2b00      	cmp	r3, #0
 800c4c8:	d005      	beq.n	800c4d6 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c4ca:	687b      	ldr	r3, [r7, #4]
 800c4cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c4ce:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	d016      	beq.n	800c50c <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c4e2:	4a0d      	ldr	r2, [pc, #52]	; (800c518 <HAL_SPI_IRQHandler+0x1fc>)
 800c4e4:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c4ea:	4618      	mov	r0, r3
 800c4ec:	f7fe f83a 	bl	800a564 <HAL_DMA_Abort_IT>
 800c4f0:	4603      	mov	r3, r0
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	d00a      	beq.n	800c50c <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800c4f6:	687b      	ldr	r3, [r7, #4]
 800c4f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c4fa:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800c502:	e003      	b.n	800c50c <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800c504:	6878      	ldr	r0, [r7, #4]
 800c506:	f000 f81d 	bl	800c544 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800c50a:	e000      	b.n	800c50e <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800c50c:	bf00      	nop
    return;
 800c50e:	bf00      	nop
 800c510:	bf00      	nop
  }
}
 800c512:	3720      	adds	r7, #32
 800c514:	46bd      	mov	sp, r7
 800c516:	bd80      	pop	{r7, pc}
 800c518:	0800c559 	.word	0x0800c559

0800c51c <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c51c:	b480      	push	{r7}
 800c51e:	b083      	sub	sp, #12
 800c520:	af00      	add	r7, sp, #0
 800c522:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 800c524:	bf00      	nop
 800c526:	370c      	adds	r7, #12
 800c528:	46bd      	mov	sp, r7
 800c52a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c52e:	4770      	bx	lr

0800c530 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800c530:	b480      	push	{r7}
 800c532:	b083      	sub	sp, #12
 800c534:	af00      	add	r7, sp, #0
 800c536:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 800c538:	bf00      	nop
 800c53a:	370c      	adds	r7, #12
 800c53c:	46bd      	mov	sp, r7
 800c53e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c542:	4770      	bx	lr

0800c544 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800c544:	b480      	push	{r7}
 800c546:	b083      	sub	sp, #12
 800c548:	af00      	add	r7, sp, #0
 800c54a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800c54c:	bf00      	nop
 800c54e:	370c      	adds	r7, #12
 800c550:	46bd      	mov	sp, r7
 800c552:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c556:	4770      	bx	lr

0800c558 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c558:	b580      	push	{r7, lr}
 800c55a:	b084      	sub	sp, #16
 800c55c:	af00      	add	r7, sp, #0
 800c55e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c564:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800c566:	68fb      	ldr	r3, [r7, #12]
 800c568:	2200      	movs	r2, #0
 800c56a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	2200      	movs	r2, #0
 800c570:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800c572:	68f8      	ldr	r0, [r7, #12]
 800c574:	f7ff ffe6 	bl	800c544 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800c578:	bf00      	nop
 800c57a:	3710      	adds	r7, #16
 800c57c:	46bd      	mov	sp, r7
 800c57e:	bd80      	pop	{r7, pc}

0800c580 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800c580:	b580      	push	{r7, lr}
 800c582:	b082      	sub	sp, #8
 800c584:	af00      	add	r7, sp, #0
 800c586:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 800c588:	687b      	ldr	r3, [r7, #4]
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	f103 020c 	add.w	r2, r3, #12
 800c590:	687b      	ldr	r3, [r7, #4]
 800c592:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c594:	7812      	ldrb	r2, [r2, #0]
 800c596:	b2d2      	uxtb	r2, r2
 800c598:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c59e:	1c5a      	adds	r2, r3, #1
 800c5a0:	687b      	ldr	r3, [r7, #4]
 800c5a2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c5a8:	b29b      	uxth	r3, r3
 800c5aa:	3b01      	subs	r3, #1
 800c5ac:	b29a      	uxth	r2, r3
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c5b6:	b29b      	uxth	r3, r3
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d10f      	bne.n	800c5dc <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	681b      	ldr	r3, [r3, #0]
 800c5c0:	685a      	ldr	r2, [r3, #4]
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	681b      	ldr	r3, [r3, #0]
 800c5c6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800c5ca:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c5d0:	b29b      	uxth	r3, r3
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d102      	bne.n	800c5dc <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 800c5d6:	6878      	ldr	r0, [r7, #4]
 800c5d8:	f000 f940 	bl	800c85c <SPI_CloseRxTx_ISR>
    }
  }
}
 800c5dc:	bf00      	nop
 800c5de:	3708      	adds	r7, #8
 800c5e0:	46bd      	mov	sp, r7
 800c5e2:	bd80      	pop	{r7, pc}

0800c5e4 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 800c5e4:	b580      	push	{r7, lr}
 800c5e6:	b082      	sub	sp, #8
 800c5e8:	af00      	add	r7, sp, #0
 800c5ea:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	681b      	ldr	r3, [r3, #0]
 800c5f4:	330c      	adds	r3, #12
 800c5f6:	7812      	ldrb	r2, [r2, #0]
 800c5f8:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c5fe:	1c5a      	adds	r2, r3, #1
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800c604:	687b      	ldr	r3, [r7, #4]
 800c606:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c608:	b29b      	uxth	r3, r3
 800c60a:	3b01      	subs	r3, #1
 800c60c:	b29a      	uxth	r2, r3
 800c60e:	687b      	ldr	r3, [r7, #4]
 800c610:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c616:	b29b      	uxth	r3, r3
 800c618:	2b00      	cmp	r3, #0
 800c61a:	d10f      	bne.n	800c63c <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	681b      	ldr	r3, [r3, #0]
 800c620:	685a      	ldr	r2, [r3, #4]
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c62a:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c630:	b29b      	uxth	r3, r3
 800c632:	2b00      	cmp	r3, #0
 800c634:	d102      	bne.n	800c63c <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800c636:	6878      	ldr	r0, [r7, #4]
 800c638:	f000 f910 	bl	800c85c <SPI_CloseRxTx_ISR>
    }
  }
}
 800c63c:	bf00      	nop
 800c63e:	3708      	adds	r7, #8
 800c640:	46bd      	mov	sp, r7
 800c642:	bd80      	pop	{r7, pc}

0800c644 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800c644:	b580      	push	{r7, lr}
 800c646:	b082      	sub	sp, #8
 800c648:	af00      	add	r7, sp, #0
 800c64a:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	681b      	ldr	r3, [r3, #0]
 800c650:	68da      	ldr	r2, [r3, #12]
 800c652:	687b      	ldr	r3, [r7, #4]
 800c654:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c656:	b292      	uxth	r2, r2
 800c658:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c65e:	1c9a      	adds	r2, r3, #2
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 800c664:	687b      	ldr	r3, [r7, #4]
 800c666:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c668:	b29b      	uxth	r3, r3
 800c66a:	3b01      	subs	r3, #1
 800c66c:	b29a      	uxth	r2, r3
 800c66e:	687b      	ldr	r3, [r7, #4]
 800c670:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->RxXferCount == 0U)
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c676:	b29b      	uxth	r3, r3
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d10f      	bne.n	800c69c <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 800c67c:	687b      	ldr	r3, [r7, #4]
 800c67e:	681b      	ldr	r3, [r3, #0]
 800c680:	685a      	ldr	r2, [r3, #4]
 800c682:	687b      	ldr	r3, [r7, #4]
 800c684:	681b      	ldr	r3, [r3, #0]
 800c686:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c68a:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c690:	b29b      	uxth	r3, r3
 800c692:	2b00      	cmp	r3, #0
 800c694:	d102      	bne.n	800c69c <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800c696:	6878      	ldr	r0, [r7, #4]
 800c698:	f000 f8e0 	bl	800c85c <SPI_CloseRxTx_ISR>
    }
  }
}
 800c69c:	bf00      	nop
 800c69e:	3708      	adds	r7, #8
 800c6a0:	46bd      	mov	sp, r7
 800c6a2:	bd80      	pop	{r7, pc}

0800c6a4 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 800c6a4:	b580      	push	{r7, lr}
 800c6a6:	b082      	sub	sp, #8
 800c6a8:	af00      	add	r7, sp, #0
 800c6aa:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c6b0:	881a      	ldrh	r2, [r3, #0]
 800c6b2:	687b      	ldr	r3, [r7, #4]
 800c6b4:	681b      	ldr	r3, [r3, #0]
 800c6b6:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c6bc:	1c9a      	adds	r2, r3, #2
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c6c6:	b29b      	uxth	r3, r3
 800c6c8:	3b01      	subs	r3, #1
 800c6ca:	b29a      	uxth	r2, r3
 800c6cc:	687b      	ldr	r3, [r7, #4]
 800c6ce:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800c6d4:	b29b      	uxth	r3, r3
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d10f      	bne.n	800c6fa <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	681b      	ldr	r3, [r3, #0]
 800c6de:	685a      	ldr	r2, [r3, #4]
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	681b      	ldr	r3, [r3, #0]
 800c6e4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c6e8:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800c6ee:	b29b      	uxth	r3, r3
 800c6f0:	2b00      	cmp	r3, #0
 800c6f2:	d102      	bne.n	800c6fa <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 800c6f4:	6878      	ldr	r0, [r7, #4]
 800c6f6:	f000 f8b1 	bl	800c85c <SPI_CloseRxTx_ISR>
    }
  }
}
 800c6fa:	bf00      	nop
 800c6fc:	3708      	adds	r7, #8
 800c6fe:	46bd      	mov	sp, r7
 800c700:	bd80      	pop	{r7, pc}

0800c702 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c702:	b580      	push	{r7, lr}
 800c704:	b084      	sub	sp, #16
 800c706:	af00      	add	r7, sp, #0
 800c708:	60f8      	str	r0, [r7, #12]
 800c70a:	60b9      	str	r1, [r7, #8]
 800c70c:	603b      	str	r3, [r7, #0]
 800c70e:	4613      	mov	r3, r2
 800c710:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c712:	e04c      	b.n	800c7ae <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800c714:	683b      	ldr	r3, [r7, #0]
 800c716:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c71a:	d048      	beq.n	800c7ae <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800c71c:	f7fc fb6c 	bl	8008df8 <HAL_GetTick>
 800c720:	4602      	mov	r2, r0
 800c722:	69bb      	ldr	r3, [r7, #24]
 800c724:	1ad3      	subs	r3, r2, r3
 800c726:	683a      	ldr	r2, [r7, #0]
 800c728:	429a      	cmp	r2, r3
 800c72a:	d902      	bls.n	800c732 <SPI_WaitFlagStateUntilTimeout+0x30>
 800c72c:	683b      	ldr	r3, [r7, #0]
 800c72e:	2b00      	cmp	r3, #0
 800c730:	d13d      	bne.n	800c7ae <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c732:	68fb      	ldr	r3, [r7, #12]
 800c734:	681b      	ldr	r3, [r3, #0]
 800c736:	685a      	ldr	r2, [r3, #4]
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800c740:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c742:	68fb      	ldr	r3, [r7, #12]
 800c744:	685b      	ldr	r3, [r3, #4]
 800c746:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c74a:	d111      	bne.n	800c770 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800c74c:	68fb      	ldr	r3, [r7, #12]
 800c74e:	689b      	ldr	r3, [r3, #8]
 800c750:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c754:	d004      	beq.n	800c760 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c756:	68fb      	ldr	r3, [r7, #12]
 800c758:	689b      	ldr	r3, [r3, #8]
 800c75a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c75e:	d107      	bne.n	800c770 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c760:	68fb      	ldr	r3, [r7, #12]
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	681a      	ldr	r2, [r3, #0]
 800c766:	68fb      	ldr	r3, [r7, #12]
 800c768:	681b      	ldr	r3, [r3, #0]
 800c76a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c76e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c770:	68fb      	ldr	r3, [r7, #12]
 800c772:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c774:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c778:	d10f      	bne.n	800c79a <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800c77a:	68fb      	ldr	r3, [r7, #12]
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	681a      	ldr	r2, [r3, #0]
 800c780:	68fb      	ldr	r3, [r7, #12]
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c788:	601a      	str	r2, [r3, #0]
 800c78a:	68fb      	ldr	r3, [r7, #12]
 800c78c:	681b      	ldr	r3, [r3, #0]
 800c78e:	681a      	ldr	r2, [r3, #0]
 800c790:	68fb      	ldr	r3, [r7, #12]
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c798:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c79a:	68fb      	ldr	r3, [r7, #12]
 800c79c:	2201      	movs	r2, #1
 800c79e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c7a2:	68fb      	ldr	r3, [r7, #12]
 800c7a4:	2200      	movs	r2, #0
 800c7a6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800c7aa:	2303      	movs	r3, #3
 800c7ac:	e00f      	b.n	800c7ce <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c7ae:	68fb      	ldr	r3, [r7, #12]
 800c7b0:	681b      	ldr	r3, [r3, #0]
 800c7b2:	689a      	ldr	r2, [r3, #8]
 800c7b4:	68bb      	ldr	r3, [r7, #8]
 800c7b6:	4013      	ands	r3, r2
 800c7b8:	68ba      	ldr	r2, [r7, #8]
 800c7ba:	429a      	cmp	r2, r3
 800c7bc:	bf0c      	ite	eq
 800c7be:	2301      	moveq	r3, #1
 800c7c0:	2300      	movne	r3, #0
 800c7c2:	b2db      	uxtb	r3, r3
 800c7c4:	461a      	mov	r2, r3
 800c7c6:	79fb      	ldrb	r3, [r7, #7]
 800c7c8:	429a      	cmp	r2, r3
 800c7ca:	d1a3      	bne.n	800c714 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800c7cc:	2300      	movs	r3, #0
}
 800c7ce:	4618      	mov	r0, r3
 800c7d0:	3710      	adds	r7, #16
 800c7d2:	46bd      	mov	sp, r7
 800c7d4:	bd80      	pop	{r7, pc}
	...

0800c7d8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800c7d8:	b580      	push	{r7, lr}
 800c7da:	b088      	sub	sp, #32
 800c7dc:	af02      	add	r7, sp, #8
 800c7de:	60f8      	str	r0, [r7, #12]
 800c7e0:	60b9      	str	r1, [r7, #8]
 800c7e2:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800c7e4:	4b1b      	ldr	r3, [pc, #108]	; (800c854 <SPI_EndRxTxTransaction+0x7c>)
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	4a1b      	ldr	r2, [pc, #108]	; (800c858 <SPI_EndRxTxTransaction+0x80>)
 800c7ea:	fba2 2303 	umull	r2, r3, r2, r3
 800c7ee:	0d5b      	lsrs	r3, r3, #21
 800c7f0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800c7f4:	fb02 f303 	mul.w	r3, r2, r3
 800c7f8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800c7fa:	68fb      	ldr	r3, [r7, #12]
 800c7fc:	685b      	ldr	r3, [r3, #4]
 800c7fe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800c802:	d112      	bne.n	800c82a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	9300      	str	r3, [sp, #0]
 800c808:	68bb      	ldr	r3, [r7, #8]
 800c80a:	2200      	movs	r2, #0
 800c80c:	2180      	movs	r1, #128	; 0x80
 800c80e:	68f8      	ldr	r0, [r7, #12]
 800c810:	f7ff ff77 	bl	800c702 <SPI_WaitFlagStateUntilTimeout>
 800c814:	4603      	mov	r3, r0
 800c816:	2b00      	cmp	r3, #0
 800c818:	d016      	beq.n	800c848 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c81a:	68fb      	ldr	r3, [r7, #12]
 800c81c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c81e:	f043 0220 	orr.w	r2, r3, #32
 800c822:	68fb      	ldr	r3, [r7, #12]
 800c824:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800c826:	2303      	movs	r3, #3
 800c828:	e00f      	b.n	800c84a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800c82a:	697b      	ldr	r3, [r7, #20]
 800c82c:	2b00      	cmp	r3, #0
 800c82e:	d00a      	beq.n	800c846 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800c830:	697b      	ldr	r3, [r7, #20]
 800c832:	3b01      	subs	r3, #1
 800c834:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800c836:	68fb      	ldr	r3, [r7, #12]
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	689b      	ldr	r3, [r3, #8]
 800c83c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c840:	2b80      	cmp	r3, #128	; 0x80
 800c842:	d0f2      	beq.n	800c82a <SPI_EndRxTxTransaction+0x52>
 800c844:	e000      	b.n	800c848 <SPI_EndRxTxTransaction+0x70>
        break;
 800c846:	bf00      	nop
  }

  return HAL_OK;
 800c848:	2300      	movs	r3, #0
}
 800c84a:	4618      	mov	r0, r3
 800c84c:	3718      	adds	r7, #24
 800c84e:	46bd      	mov	sp, r7
 800c850:	bd80      	pop	{r7, pc}
 800c852:	bf00      	nop
 800c854:	2000000c 	.word	0x2000000c
 800c858:	165e9f81 	.word	0x165e9f81

0800c85c <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 800c85c:	b580      	push	{r7, lr}
 800c85e:	b086      	sub	sp, #24
 800c860:	af00      	add	r7, sp, #0
 800c862:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 800c864:	4b35      	ldr	r3, [pc, #212]	; (800c93c <SPI_CloseRxTx_ISR+0xe0>)
 800c866:	681b      	ldr	r3, [r3, #0]
 800c868:	4a35      	ldr	r2, [pc, #212]	; (800c940 <SPI_CloseRxTx_ISR+0xe4>)
 800c86a:	fba2 2303 	umull	r2, r3, r2, r3
 800c86e:	0a5b      	lsrs	r3, r3, #9
 800c870:	2264      	movs	r2, #100	; 0x64
 800c872:	fb02 f303 	mul.w	r3, r2, r3
 800c876:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800c878:	f7fc fabe 	bl	8008df8 <HAL_GetTick>
 800c87c:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800c87e:	687b      	ldr	r3, [r7, #4]
 800c880:	681b      	ldr	r3, [r3, #0]
 800c882:	685a      	ldr	r2, [r3, #4]
 800c884:	687b      	ldr	r3, [r7, #4]
 800c886:	681b      	ldr	r3, [r3, #0]
 800c888:	f022 0220 	bic.w	r2, r2, #32
 800c88c:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800c88e:	693b      	ldr	r3, [r7, #16]
 800c890:	2b00      	cmp	r3, #0
 800c892:	d106      	bne.n	800c8a2 <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c898:	f043 0220 	orr.w	r2, r3, #32
 800c89c:	687b      	ldr	r3, [r7, #4]
 800c89e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800c8a0:	e009      	b.n	800c8b6 <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 800c8a2:	693b      	ldr	r3, [r7, #16]
 800c8a4:	3b01      	subs	r3, #1
 800c8a6:	613b      	str	r3, [r7, #16]
  }
  while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800c8a8:	687b      	ldr	r3, [r7, #4]
 800c8aa:	681b      	ldr	r3, [r3, #0]
 800c8ac:	689b      	ldr	r3, [r3, #8]
 800c8ae:	f003 0302 	and.w	r3, r3, #2
 800c8b2:	2b00      	cmp	r3, #0
 800c8b4:	d0eb      	beq.n	800c88e <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800c8b6:	697a      	ldr	r2, [r7, #20]
 800c8b8:	2164      	movs	r1, #100	; 0x64
 800c8ba:	6878      	ldr	r0, [r7, #4]
 800c8bc:	f7ff ff8c 	bl	800c7d8 <SPI_EndRxTxTransaction>
 800c8c0:	4603      	mov	r3, r0
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	d005      	beq.n	800c8d2 <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c8ca:	f043 0220 	orr.w	r2, r3, #32
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800c8d2:	687b      	ldr	r3, [r7, #4]
 800c8d4:	689b      	ldr	r3, [r3, #8]
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	d10a      	bne.n	800c8f0 <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800c8da:	2300      	movs	r3, #0
 800c8dc:	60fb      	str	r3, [r7, #12]
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	681b      	ldr	r3, [r3, #0]
 800c8e2:	68db      	ldr	r3, [r3, #12]
 800c8e4:	60fb      	str	r3, [r7, #12]
 800c8e6:	687b      	ldr	r3, [r7, #4]
 800c8e8:	681b      	ldr	r3, [r3, #0]
 800c8ea:	689b      	ldr	r3, [r3, #8]
 800c8ec:	60fb      	str	r3, [r7, #12]
 800c8ee:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	d115      	bne.n	800c924 <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800c8f8:	687b      	ldr	r3, [r7, #4]
 800c8fa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800c8fe:	b2db      	uxtb	r3, r3
 800c900:	2b04      	cmp	r3, #4
 800c902:	d107      	bne.n	800c914 <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	2201      	movs	r2, #1
 800c908:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 800c90c:	6878      	ldr	r0, [r7, #4]
 800c90e:	f7ff fe05 	bl	800c51c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 800c912:	e00e      	b.n	800c932 <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	2201      	movs	r2, #1
 800c918:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 800c91c:	6878      	ldr	r0, [r7, #4]
 800c91e:	f7ff fe07 	bl	800c530 <HAL_SPI_TxRxCpltCallback>
}
 800c922:	e006      	b.n	800c932 <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	2201      	movs	r2, #1
 800c928:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 800c92c:	6878      	ldr	r0, [r7, #4]
 800c92e:	f7ff fe09 	bl	800c544 <HAL_SPI_ErrorCallback>
}
 800c932:	bf00      	nop
 800c934:	3718      	adds	r7, #24
 800c936:	46bd      	mov	sp, r7
 800c938:	bd80      	pop	{r7, pc}
 800c93a:	bf00      	nop
 800c93c:	2000000c 	.word	0x2000000c
 800c940:	057619f1 	.word	0x057619f1

0800c944 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800c944:	b580      	push	{r7, lr}
 800c946:	b082      	sub	sp, #8
 800c948:	af00      	add	r7, sp, #0
 800c94a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	2b00      	cmp	r3, #0
 800c950:	d101      	bne.n	800c956 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800c952:	2301      	movs	r3, #1
 800c954:	e01d      	b.n	800c992 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c95c:	b2db      	uxtb	r3, r3
 800c95e:	2b00      	cmp	r3, #0
 800c960:	d106      	bne.n	800c970 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	2200      	movs	r2, #0
 800c966:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800c96a:	6878      	ldr	r0, [r7, #4]
 800c96c:	f005 f93a 	bl	8011be4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	2202      	movs	r2, #2
 800c974:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c978:	687b      	ldr	r3, [r7, #4]
 800c97a:	681a      	ldr	r2, [r3, #0]
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	3304      	adds	r3, #4
 800c980:	4619      	mov	r1, r3
 800c982:	4610      	mov	r0, r2
 800c984:	f000 fc30 	bl	800d1e8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	2201      	movs	r2, #1
 800c98c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c990:	2300      	movs	r3, #0
}
 800c992:	4618      	mov	r0, r3
 800c994:	3708      	adds	r7, #8
 800c996:	46bd      	mov	sp, r7
 800c998:	bd80      	pop	{r7, pc}

0800c99a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800c99a:	b580      	push	{r7, lr}
 800c99c:	b082      	sub	sp, #8
 800c99e:	af00      	add	r7, sp, #0
 800c9a0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	2b00      	cmp	r3, #0
 800c9a6:	d101      	bne.n	800c9ac <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800c9a8:	2301      	movs	r3, #1
 800c9aa:	e01d      	b.n	800c9e8 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c9b2:	b2db      	uxtb	r3, r3
 800c9b4:	2b00      	cmp	r3, #0
 800c9b6:	d106      	bne.n	800c9c6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800c9b8:	687b      	ldr	r3, [r7, #4]
 800c9ba:	2200      	movs	r2, #0
 800c9bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800c9c0:	6878      	ldr	r0, [r7, #4]
 800c9c2:	f000 f815 	bl	800c9f0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c9c6:	687b      	ldr	r3, [r7, #4]
 800c9c8:	2202      	movs	r2, #2
 800c9ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	681a      	ldr	r2, [r3, #0]
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	3304      	adds	r3, #4
 800c9d6:	4619      	mov	r1, r3
 800c9d8:	4610      	mov	r0, r2
 800c9da:	f000 fc05 	bl	800d1e8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800c9de:	687b      	ldr	r3, [r7, #4]
 800c9e0:	2201      	movs	r2, #1
 800c9e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800c9e6:	2300      	movs	r3, #0
}
 800c9e8:	4618      	mov	r0, r3
 800c9ea:	3708      	adds	r7, #8
 800c9ec:	46bd      	mov	sp, r7
 800c9ee:	bd80      	pop	{r7, pc}

0800c9f0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800c9f0:	b480      	push	{r7}
 800c9f2:	b083      	sub	sp, #12
 800c9f4:	af00      	add	r7, sp, #0
 800c9f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800c9f8:	bf00      	nop
 800c9fa:	370c      	adds	r7, #12
 800c9fc:	46bd      	mov	sp, r7
 800c9fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca02:	4770      	bx	lr

0800ca04 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ca04:	b580      	push	{r7, lr}
 800ca06:	b084      	sub	sp, #16
 800ca08:	af00      	add	r7, sp, #0
 800ca0a:	6078      	str	r0, [r7, #4]
 800ca0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800ca0e:	683b      	ldr	r3, [r7, #0]
 800ca10:	2b0c      	cmp	r3, #12
 800ca12:	d841      	bhi.n	800ca98 <HAL_TIM_PWM_Start_IT+0x94>
 800ca14:	a201      	add	r2, pc, #4	; (adr r2, 800ca1c <HAL_TIM_PWM_Start_IT+0x18>)
 800ca16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca1a:	bf00      	nop
 800ca1c:	0800ca51 	.word	0x0800ca51
 800ca20:	0800ca99 	.word	0x0800ca99
 800ca24:	0800ca99 	.word	0x0800ca99
 800ca28:	0800ca99 	.word	0x0800ca99
 800ca2c:	0800ca63 	.word	0x0800ca63
 800ca30:	0800ca99 	.word	0x0800ca99
 800ca34:	0800ca99 	.word	0x0800ca99
 800ca38:	0800ca99 	.word	0x0800ca99
 800ca3c:	0800ca75 	.word	0x0800ca75
 800ca40:	0800ca99 	.word	0x0800ca99
 800ca44:	0800ca99 	.word	0x0800ca99
 800ca48:	0800ca99 	.word	0x0800ca99
 800ca4c:	0800ca87 	.word	0x0800ca87
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	681b      	ldr	r3, [r3, #0]
 800ca54:	68da      	ldr	r2, [r3, #12]
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	f042 0202 	orr.w	r2, r2, #2
 800ca5e:	60da      	str	r2, [r3, #12]
      break;
 800ca60:	e01b      	b.n	800ca9a <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800ca62:	687b      	ldr	r3, [r7, #4]
 800ca64:	681b      	ldr	r3, [r3, #0]
 800ca66:	68da      	ldr	r2, [r3, #12]
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	681b      	ldr	r3, [r3, #0]
 800ca6c:	f042 0204 	orr.w	r2, r2, #4
 800ca70:	60da      	str	r2, [r3, #12]
      break;
 800ca72:	e012      	b.n	800ca9a <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	681b      	ldr	r3, [r3, #0]
 800ca78:	68da      	ldr	r2, [r3, #12]
 800ca7a:	687b      	ldr	r3, [r7, #4]
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	f042 0208 	orr.w	r2, r2, #8
 800ca82:	60da      	str	r2, [r3, #12]
      break;
 800ca84:	e009      	b.n	800ca9a <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800ca86:	687b      	ldr	r3, [r7, #4]
 800ca88:	681b      	ldr	r3, [r3, #0]
 800ca8a:	68da      	ldr	r2, [r3, #12]
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	681b      	ldr	r3, [r3, #0]
 800ca90:	f042 0210 	orr.w	r2, r2, #16
 800ca94:	60da      	str	r2, [r3, #12]
      break;
 800ca96:	e000      	b.n	800ca9a <HAL_TIM_PWM_Start_IT+0x96>
    }

    default:
      break;
 800ca98:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	681b      	ldr	r3, [r3, #0]
 800ca9e:	2201      	movs	r2, #1
 800caa0:	6839      	ldr	r1, [r7, #0]
 800caa2:	4618      	mov	r0, r3
 800caa4:	f000 fe8a 	bl	800d7bc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	681b      	ldr	r3, [r3, #0]
 800caac:	4a15      	ldr	r2, [pc, #84]	; (800cb04 <HAL_TIM_PWM_Start_IT+0x100>)
 800caae:	4293      	cmp	r3, r2
 800cab0:	d004      	beq.n	800cabc <HAL_TIM_PWM_Start_IT+0xb8>
 800cab2:	687b      	ldr	r3, [r7, #4]
 800cab4:	681b      	ldr	r3, [r3, #0]
 800cab6:	4a14      	ldr	r2, [pc, #80]	; (800cb08 <HAL_TIM_PWM_Start_IT+0x104>)
 800cab8:	4293      	cmp	r3, r2
 800caba:	d101      	bne.n	800cac0 <HAL_TIM_PWM_Start_IT+0xbc>
 800cabc:	2301      	movs	r3, #1
 800cabe:	e000      	b.n	800cac2 <HAL_TIM_PWM_Start_IT+0xbe>
 800cac0:	2300      	movs	r3, #0
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	d007      	beq.n	800cad6 <HAL_TIM_PWM_Start_IT+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	681b      	ldr	r3, [r3, #0]
 800caca:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	681b      	ldr	r3, [r3, #0]
 800cad0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800cad4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cad6:	687b      	ldr	r3, [r7, #4]
 800cad8:	681b      	ldr	r3, [r3, #0]
 800cada:	689b      	ldr	r3, [r3, #8]
 800cadc:	f003 0307 	and.w	r3, r3, #7
 800cae0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cae2:	68fb      	ldr	r3, [r7, #12]
 800cae4:	2b06      	cmp	r3, #6
 800cae6:	d007      	beq.n	800caf8 <HAL_TIM_PWM_Start_IT+0xf4>
  {
    __HAL_TIM_ENABLE(htim);
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	681b      	ldr	r3, [r3, #0]
 800caec:	681a      	ldr	r2, [r3, #0]
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	681b      	ldr	r3, [r3, #0]
 800caf2:	f042 0201 	orr.w	r2, r2, #1
 800caf6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800caf8:	2300      	movs	r3, #0
}
 800cafa:	4618      	mov	r0, r3
 800cafc:	3710      	adds	r7, #16
 800cafe:	46bd      	mov	sp, r7
 800cb00:	bd80      	pop	{r7, pc}
 800cb02:	bf00      	nop
 800cb04:	40010000 	.word	0x40010000
 800cb08:	40010400 	.word	0x40010400

0800cb0c <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800cb0c:	b580      	push	{r7, lr}
 800cb0e:	b082      	sub	sp, #8
 800cb10:	af00      	add	r7, sp, #0
 800cb12:	6078      	str	r0, [r7, #4]
 800cb14:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800cb16:	683b      	ldr	r3, [r7, #0]
 800cb18:	2b0c      	cmp	r3, #12
 800cb1a:	d841      	bhi.n	800cba0 <HAL_TIM_PWM_Stop_IT+0x94>
 800cb1c:	a201      	add	r2, pc, #4	; (adr r2, 800cb24 <HAL_TIM_PWM_Stop_IT+0x18>)
 800cb1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb22:	bf00      	nop
 800cb24:	0800cb59 	.word	0x0800cb59
 800cb28:	0800cba1 	.word	0x0800cba1
 800cb2c:	0800cba1 	.word	0x0800cba1
 800cb30:	0800cba1 	.word	0x0800cba1
 800cb34:	0800cb6b 	.word	0x0800cb6b
 800cb38:	0800cba1 	.word	0x0800cba1
 800cb3c:	0800cba1 	.word	0x0800cba1
 800cb40:	0800cba1 	.word	0x0800cba1
 800cb44:	0800cb7d 	.word	0x0800cb7d
 800cb48:	0800cba1 	.word	0x0800cba1
 800cb4c:	0800cba1 	.word	0x0800cba1
 800cb50:	0800cba1 	.word	0x0800cba1
 800cb54:	0800cb8f 	.word	0x0800cb8f
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	681b      	ldr	r3, [r3, #0]
 800cb5c:	68da      	ldr	r2, [r3, #12]
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	681b      	ldr	r3, [r3, #0]
 800cb62:	f022 0202 	bic.w	r2, r2, #2
 800cb66:	60da      	str	r2, [r3, #12]
      break;
 800cb68:	e01b      	b.n	800cba2 <HAL_TIM_PWM_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	681b      	ldr	r3, [r3, #0]
 800cb6e:	68da      	ldr	r2, [r3, #12]
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	f022 0204 	bic.w	r2, r2, #4
 800cb78:	60da      	str	r2, [r3, #12]
      break;
 800cb7a:	e012      	b.n	800cba2 <HAL_TIM_PWM_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800cb7c:	687b      	ldr	r3, [r7, #4]
 800cb7e:	681b      	ldr	r3, [r3, #0]
 800cb80:	68da      	ldr	r2, [r3, #12]
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	681b      	ldr	r3, [r3, #0]
 800cb86:	f022 0208 	bic.w	r2, r2, #8
 800cb8a:	60da      	str	r2, [r3, #12]
      break;
 800cb8c:	e009      	b.n	800cba2 <HAL_TIM_PWM_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800cb8e:	687b      	ldr	r3, [r7, #4]
 800cb90:	681b      	ldr	r3, [r3, #0]
 800cb92:	68da      	ldr	r2, [r3, #12]
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	681b      	ldr	r3, [r3, #0]
 800cb98:	f022 0210 	bic.w	r2, r2, #16
 800cb9c:	60da      	str	r2, [r3, #12]
      break;
 800cb9e:	e000      	b.n	800cba2 <HAL_TIM_PWM_Stop_IT+0x96>
    }

    default:
      break;
 800cba0:	bf00      	nop
  }

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	681b      	ldr	r3, [r3, #0]
 800cba6:	2200      	movs	r2, #0
 800cba8:	6839      	ldr	r1, [r7, #0]
 800cbaa:	4618      	mov	r0, r3
 800cbac:	f000 fe06 	bl	800d7bc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800cbb0:	687b      	ldr	r3, [r7, #4]
 800cbb2:	681b      	ldr	r3, [r3, #0]
 800cbb4:	4a20      	ldr	r2, [pc, #128]	; (800cc38 <HAL_TIM_PWM_Stop_IT+0x12c>)
 800cbb6:	4293      	cmp	r3, r2
 800cbb8:	d004      	beq.n	800cbc4 <HAL_TIM_PWM_Stop_IT+0xb8>
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	681b      	ldr	r3, [r3, #0]
 800cbbe:	4a1f      	ldr	r2, [pc, #124]	; (800cc3c <HAL_TIM_PWM_Stop_IT+0x130>)
 800cbc0:	4293      	cmp	r3, r2
 800cbc2:	d101      	bne.n	800cbc8 <HAL_TIM_PWM_Stop_IT+0xbc>
 800cbc4:	2301      	movs	r3, #1
 800cbc6:	e000      	b.n	800cbca <HAL_TIM_PWM_Stop_IT+0xbe>
 800cbc8:	2300      	movs	r3, #0
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d017      	beq.n	800cbfe <HAL_TIM_PWM_Stop_IT+0xf2>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800cbce:	687b      	ldr	r3, [r7, #4]
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	6a1a      	ldr	r2, [r3, #32]
 800cbd4:	f241 1311 	movw	r3, #4369	; 0x1111
 800cbd8:	4013      	ands	r3, r2
 800cbda:	2b00      	cmp	r3, #0
 800cbdc:	d10f      	bne.n	800cbfe <HAL_TIM_PWM_Stop_IT+0xf2>
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	681b      	ldr	r3, [r3, #0]
 800cbe2:	6a1a      	ldr	r2, [r3, #32]
 800cbe4:	f240 4344 	movw	r3, #1092	; 0x444
 800cbe8:	4013      	ands	r3, r2
 800cbea:	2b00      	cmp	r3, #0
 800cbec:	d107      	bne.n	800cbfe <HAL_TIM_PWM_Stop_IT+0xf2>
 800cbee:	687b      	ldr	r3, [r7, #4]
 800cbf0:	681b      	ldr	r3, [r3, #0]
 800cbf2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800cbf4:	687b      	ldr	r3, [r7, #4]
 800cbf6:	681b      	ldr	r3, [r3, #0]
 800cbf8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800cbfc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	681b      	ldr	r3, [r3, #0]
 800cc02:	6a1a      	ldr	r2, [r3, #32]
 800cc04:	f241 1311 	movw	r3, #4369	; 0x1111
 800cc08:	4013      	ands	r3, r2
 800cc0a:	2b00      	cmp	r3, #0
 800cc0c:	d10f      	bne.n	800cc2e <HAL_TIM_PWM_Stop_IT+0x122>
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	681b      	ldr	r3, [r3, #0]
 800cc12:	6a1a      	ldr	r2, [r3, #32]
 800cc14:	f240 4344 	movw	r3, #1092	; 0x444
 800cc18:	4013      	ands	r3, r2
 800cc1a:	2b00      	cmp	r3, #0
 800cc1c:	d107      	bne.n	800cc2e <HAL_TIM_PWM_Stop_IT+0x122>
 800cc1e:	687b      	ldr	r3, [r7, #4]
 800cc20:	681b      	ldr	r3, [r3, #0]
 800cc22:	681a      	ldr	r2, [r3, #0]
 800cc24:	687b      	ldr	r3, [r7, #4]
 800cc26:	681b      	ldr	r3, [r3, #0]
 800cc28:	f022 0201 	bic.w	r2, r2, #1
 800cc2c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800cc2e:	2300      	movs	r3, #0
}
 800cc30:	4618      	mov	r0, r3
 800cc32:	3708      	adds	r7, #8
 800cc34:	46bd      	mov	sp, r7
 800cc36:	bd80      	pop	{r7, pc}
 800cc38:	40010000 	.word	0x40010000
 800cc3c:	40010400 	.word	0x40010400

0800cc40 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800cc40:	b580      	push	{r7, lr}
 800cc42:	b082      	sub	sp, #8
 800cc44:	af00      	add	r7, sp, #0
 800cc46:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	681b      	ldr	r3, [r3, #0]
 800cc4c:	691b      	ldr	r3, [r3, #16]
 800cc4e:	f003 0302 	and.w	r3, r3, #2
 800cc52:	2b02      	cmp	r3, #2
 800cc54:	d122      	bne.n	800cc9c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	681b      	ldr	r3, [r3, #0]
 800cc5a:	68db      	ldr	r3, [r3, #12]
 800cc5c:	f003 0302 	and.w	r3, r3, #2
 800cc60:	2b02      	cmp	r3, #2
 800cc62:	d11b      	bne.n	800cc9c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	681b      	ldr	r3, [r3, #0]
 800cc68:	f06f 0202 	mvn.w	r2, #2
 800cc6c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	2201      	movs	r2, #1
 800cc72:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	681b      	ldr	r3, [r3, #0]
 800cc78:	699b      	ldr	r3, [r3, #24]
 800cc7a:	f003 0303 	and.w	r3, r3, #3
 800cc7e:	2b00      	cmp	r3, #0
 800cc80:	d003      	beq.n	800cc8a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800cc82:	6878      	ldr	r0, [r7, #4]
 800cc84:	f000 fa92 	bl	800d1ac <HAL_TIM_IC_CaptureCallback>
 800cc88:	e005      	b.n	800cc96 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800cc8a:	6878      	ldr	r0, [r7, #4]
 800cc8c:	f000 fa84 	bl	800d198 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cc90:	6878      	ldr	r0, [r7, #4]
 800cc92:	f000 fa95 	bl	800d1c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cc96:	687b      	ldr	r3, [r7, #4]
 800cc98:	2200      	movs	r2, #0
 800cc9a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800cc9c:	687b      	ldr	r3, [r7, #4]
 800cc9e:	681b      	ldr	r3, [r3, #0]
 800cca0:	691b      	ldr	r3, [r3, #16]
 800cca2:	f003 0304 	and.w	r3, r3, #4
 800cca6:	2b04      	cmp	r3, #4
 800cca8:	d122      	bne.n	800ccf0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	681b      	ldr	r3, [r3, #0]
 800ccae:	68db      	ldr	r3, [r3, #12]
 800ccb0:	f003 0304 	and.w	r3, r3, #4
 800ccb4:	2b04      	cmp	r3, #4
 800ccb6:	d11b      	bne.n	800ccf0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	681b      	ldr	r3, [r3, #0]
 800ccbc:	f06f 0204 	mvn.w	r2, #4
 800ccc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ccc2:	687b      	ldr	r3, [r7, #4]
 800ccc4:	2202      	movs	r2, #2
 800ccc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ccc8:	687b      	ldr	r3, [r7, #4]
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	699b      	ldr	r3, [r3, #24]
 800ccce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d003      	beq.n	800ccde <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ccd6:	6878      	ldr	r0, [r7, #4]
 800ccd8:	f000 fa68 	bl	800d1ac <HAL_TIM_IC_CaptureCallback>
 800ccdc:	e005      	b.n	800ccea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ccde:	6878      	ldr	r0, [r7, #4]
 800cce0:	f000 fa5a 	bl	800d198 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cce4:	6878      	ldr	r0, [r7, #4]
 800cce6:	f000 fa6b 	bl	800d1c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ccea:	687b      	ldr	r3, [r7, #4]
 800ccec:	2200      	movs	r2, #0
 800ccee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800ccf0:	687b      	ldr	r3, [r7, #4]
 800ccf2:	681b      	ldr	r3, [r3, #0]
 800ccf4:	691b      	ldr	r3, [r3, #16]
 800ccf6:	f003 0308 	and.w	r3, r3, #8
 800ccfa:	2b08      	cmp	r3, #8
 800ccfc:	d122      	bne.n	800cd44 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	681b      	ldr	r3, [r3, #0]
 800cd02:	68db      	ldr	r3, [r3, #12]
 800cd04:	f003 0308 	and.w	r3, r3, #8
 800cd08:	2b08      	cmp	r3, #8
 800cd0a:	d11b      	bne.n	800cd44 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800cd0c:	687b      	ldr	r3, [r7, #4]
 800cd0e:	681b      	ldr	r3, [r3, #0]
 800cd10:	f06f 0208 	mvn.w	r2, #8
 800cd14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800cd16:	687b      	ldr	r3, [r7, #4]
 800cd18:	2204      	movs	r2, #4
 800cd1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800cd1c:	687b      	ldr	r3, [r7, #4]
 800cd1e:	681b      	ldr	r3, [r3, #0]
 800cd20:	69db      	ldr	r3, [r3, #28]
 800cd22:	f003 0303 	and.w	r3, r3, #3
 800cd26:	2b00      	cmp	r3, #0
 800cd28:	d003      	beq.n	800cd32 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cd2a:	6878      	ldr	r0, [r7, #4]
 800cd2c:	f000 fa3e 	bl	800d1ac <HAL_TIM_IC_CaptureCallback>
 800cd30:	e005      	b.n	800cd3e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cd32:	6878      	ldr	r0, [r7, #4]
 800cd34:	f000 fa30 	bl	800d198 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cd38:	6878      	ldr	r0, [r7, #4]
 800cd3a:	f000 fa41 	bl	800d1c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	2200      	movs	r2, #0
 800cd42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800cd44:	687b      	ldr	r3, [r7, #4]
 800cd46:	681b      	ldr	r3, [r3, #0]
 800cd48:	691b      	ldr	r3, [r3, #16]
 800cd4a:	f003 0310 	and.w	r3, r3, #16
 800cd4e:	2b10      	cmp	r3, #16
 800cd50:	d122      	bne.n	800cd98 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800cd52:	687b      	ldr	r3, [r7, #4]
 800cd54:	681b      	ldr	r3, [r3, #0]
 800cd56:	68db      	ldr	r3, [r3, #12]
 800cd58:	f003 0310 	and.w	r3, r3, #16
 800cd5c:	2b10      	cmp	r3, #16
 800cd5e:	d11b      	bne.n	800cd98 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	681b      	ldr	r3, [r3, #0]
 800cd64:	f06f 0210 	mvn.w	r2, #16
 800cd68:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	2208      	movs	r2, #8
 800cd6e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	681b      	ldr	r3, [r3, #0]
 800cd74:	69db      	ldr	r3, [r3, #28]
 800cd76:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800cd7a:	2b00      	cmp	r3, #0
 800cd7c:	d003      	beq.n	800cd86 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cd7e:	6878      	ldr	r0, [r7, #4]
 800cd80:	f000 fa14 	bl	800d1ac <HAL_TIM_IC_CaptureCallback>
 800cd84:	e005      	b.n	800cd92 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cd86:	6878      	ldr	r0, [r7, #4]
 800cd88:	f000 fa06 	bl	800d198 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cd8c:	6878      	ldr	r0, [r7, #4]
 800cd8e:	f000 fa17 	bl	800d1c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cd92:	687b      	ldr	r3, [r7, #4]
 800cd94:	2200      	movs	r2, #0
 800cd96:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	681b      	ldr	r3, [r3, #0]
 800cd9c:	691b      	ldr	r3, [r3, #16]
 800cd9e:	f003 0301 	and.w	r3, r3, #1
 800cda2:	2b01      	cmp	r3, #1
 800cda4:	d10e      	bne.n	800cdc4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800cda6:	687b      	ldr	r3, [r7, #4]
 800cda8:	681b      	ldr	r3, [r3, #0]
 800cdaa:	68db      	ldr	r3, [r3, #12]
 800cdac:	f003 0301 	and.w	r3, r3, #1
 800cdb0:	2b01      	cmp	r3, #1
 800cdb2:	d107      	bne.n	800cdc4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800cdb4:	687b      	ldr	r3, [r7, #4]
 800cdb6:	681b      	ldr	r3, [r3, #0]
 800cdb8:	f06f 0201 	mvn.w	r2, #1
 800cdbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800cdbe:	6878      	ldr	r0, [r7, #4]
 800cdc0:	f003 ff28 	bl	8010c14 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	681b      	ldr	r3, [r3, #0]
 800cdc8:	691b      	ldr	r3, [r3, #16]
 800cdca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cdce:	2b80      	cmp	r3, #128	; 0x80
 800cdd0:	d10e      	bne.n	800cdf0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	681b      	ldr	r3, [r3, #0]
 800cdd6:	68db      	ldr	r3, [r3, #12]
 800cdd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cddc:	2b80      	cmp	r3, #128	; 0x80
 800cdde:	d107      	bne.n	800cdf0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	681b      	ldr	r3, [r3, #0]
 800cde4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800cde8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800cdea:	6878      	ldr	r0, [r7, #4]
 800cdec:	f000 fe77 	bl	800dade <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	681b      	ldr	r3, [r3, #0]
 800cdf4:	691b      	ldr	r3, [r3, #16]
 800cdf6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cdfa:	2b40      	cmp	r3, #64	; 0x40
 800cdfc:	d10e      	bne.n	800ce1c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	681b      	ldr	r3, [r3, #0]
 800ce02:	68db      	ldr	r3, [r3, #12]
 800ce04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ce08:	2b40      	cmp	r3, #64	; 0x40
 800ce0a:	d107      	bne.n	800ce1c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	681b      	ldr	r3, [r3, #0]
 800ce10:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800ce14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ce16:	6878      	ldr	r0, [r7, #4]
 800ce18:	f000 f9dc 	bl	800d1d4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	681b      	ldr	r3, [r3, #0]
 800ce20:	691b      	ldr	r3, [r3, #16]
 800ce22:	f003 0320 	and.w	r3, r3, #32
 800ce26:	2b20      	cmp	r3, #32
 800ce28:	d10e      	bne.n	800ce48 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800ce2a:	687b      	ldr	r3, [r7, #4]
 800ce2c:	681b      	ldr	r3, [r3, #0]
 800ce2e:	68db      	ldr	r3, [r3, #12]
 800ce30:	f003 0320 	and.w	r3, r3, #32
 800ce34:	2b20      	cmp	r3, #32
 800ce36:	d107      	bne.n	800ce48 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	681b      	ldr	r3, [r3, #0]
 800ce3c:	f06f 0220 	mvn.w	r2, #32
 800ce40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ce42:	6878      	ldr	r0, [r7, #4]
 800ce44:	f000 fe41 	bl	800daca <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ce48:	bf00      	nop
 800ce4a:	3708      	adds	r7, #8
 800ce4c:	46bd      	mov	sp, r7
 800ce4e:	bd80      	pop	{r7, pc}

0800ce50 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800ce50:	b580      	push	{r7, lr}
 800ce52:	b084      	sub	sp, #16
 800ce54:	af00      	add	r7, sp, #0
 800ce56:	60f8      	str	r0, [r7, #12]
 800ce58:	60b9      	str	r1, [r7, #8]
 800ce5a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800ce5c:	68fb      	ldr	r3, [r7, #12]
 800ce5e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ce62:	2b01      	cmp	r3, #1
 800ce64:	d101      	bne.n	800ce6a <HAL_TIM_PWM_ConfigChannel+0x1a>
 800ce66:	2302      	movs	r3, #2
 800ce68:	e0b4      	b.n	800cfd4 <HAL_TIM_PWM_ConfigChannel+0x184>
 800ce6a:	68fb      	ldr	r3, [r7, #12]
 800ce6c:	2201      	movs	r2, #1
 800ce6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	2202      	movs	r2, #2
 800ce76:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800ce7a:	687b      	ldr	r3, [r7, #4]
 800ce7c:	2b0c      	cmp	r3, #12
 800ce7e:	f200 809f 	bhi.w	800cfc0 <HAL_TIM_PWM_ConfigChannel+0x170>
 800ce82:	a201      	add	r2, pc, #4	; (adr r2, 800ce88 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800ce84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce88:	0800cebd 	.word	0x0800cebd
 800ce8c:	0800cfc1 	.word	0x0800cfc1
 800ce90:	0800cfc1 	.word	0x0800cfc1
 800ce94:	0800cfc1 	.word	0x0800cfc1
 800ce98:	0800cefd 	.word	0x0800cefd
 800ce9c:	0800cfc1 	.word	0x0800cfc1
 800cea0:	0800cfc1 	.word	0x0800cfc1
 800cea4:	0800cfc1 	.word	0x0800cfc1
 800cea8:	0800cf3f 	.word	0x0800cf3f
 800ceac:	0800cfc1 	.word	0x0800cfc1
 800ceb0:	0800cfc1 	.word	0x0800cfc1
 800ceb4:	0800cfc1 	.word	0x0800cfc1
 800ceb8:	0800cf7f 	.word	0x0800cf7f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800cebc:	68fb      	ldr	r3, [r7, #12]
 800cebe:	681b      	ldr	r3, [r3, #0]
 800cec0:	68b9      	ldr	r1, [r7, #8]
 800cec2:	4618      	mov	r0, r3
 800cec4:	f000 fa30 	bl	800d328 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800cec8:	68fb      	ldr	r3, [r7, #12]
 800ceca:	681b      	ldr	r3, [r3, #0]
 800cecc:	699a      	ldr	r2, [r3, #24]
 800cece:	68fb      	ldr	r3, [r7, #12]
 800ced0:	681b      	ldr	r3, [r3, #0]
 800ced2:	f042 0208 	orr.w	r2, r2, #8
 800ced6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800ced8:	68fb      	ldr	r3, [r7, #12]
 800ceda:	681b      	ldr	r3, [r3, #0]
 800cedc:	699a      	ldr	r2, [r3, #24]
 800cede:	68fb      	ldr	r3, [r7, #12]
 800cee0:	681b      	ldr	r3, [r3, #0]
 800cee2:	f022 0204 	bic.w	r2, r2, #4
 800cee6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800cee8:	68fb      	ldr	r3, [r7, #12]
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	6999      	ldr	r1, [r3, #24]
 800ceee:	68bb      	ldr	r3, [r7, #8]
 800cef0:	691a      	ldr	r2, [r3, #16]
 800cef2:	68fb      	ldr	r3, [r7, #12]
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	430a      	orrs	r2, r1
 800cef8:	619a      	str	r2, [r3, #24]
      break;
 800cefa:	e062      	b.n	800cfc2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800cefc:	68fb      	ldr	r3, [r7, #12]
 800cefe:	681b      	ldr	r3, [r3, #0]
 800cf00:	68b9      	ldr	r1, [r7, #8]
 800cf02:	4618      	mov	r0, r3
 800cf04:	f000 fa80 	bl	800d408 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800cf08:	68fb      	ldr	r3, [r7, #12]
 800cf0a:	681b      	ldr	r3, [r3, #0]
 800cf0c:	699a      	ldr	r2, [r3, #24]
 800cf0e:	68fb      	ldr	r3, [r7, #12]
 800cf10:	681b      	ldr	r3, [r3, #0]
 800cf12:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800cf16:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800cf18:	68fb      	ldr	r3, [r7, #12]
 800cf1a:	681b      	ldr	r3, [r3, #0]
 800cf1c:	699a      	ldr	r2, [r3, #24]
 800cf1e:	68fb      	ldr	r3, [r7, #12]
 800cf20:	681b      	ldr	r3, [r3, #0]
 800cf22:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800cf26:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800cf28:	68fb      	ldr	r3, [r7, #12]
 800cf2a:	681b      	ldr	r3, [r3, #0]
 800cf2c:	6999      	ldr	r1, [r3, #24]
 800cf2e:	68bb      	ldr	r3, [r7, #8]
 800cf30:	691b      	ldr	r3, [r3, #16]
 800cf32:	021a      	lsls	r2, r3, #8
 800cf34:	68fb      	ldr	r3, [r7, #12]
 800cf36:	681b      	ldr	r3, [r3, #0]
 800cf38:	430a      	orrs	r2, r1
 800cf3a:	619a      	str	r2, [r3, #24]
      break;
 800cf3c:	e041      	b.n	800cfc2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800cf3e:	68fb      	ldr	r3, [r7, #12]
 800cf40:	681b      	ldr	r3, [r3, #0]
 800cf42:	68b9      	ldr	r1, [r7, #8]
 800cf44:	4618      	mov	r0, r3
 800cf46:	f000 fad5 	bl	800d4f4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800cf4a:	68fb      	ldr	r3, [r7, #12]
 800cf4c:	681b      	ldr	r3, [r3, #0]
 800cf4e:	69da      	ldr	r2, [r3, #28]
 800cf50:	68fb      	ldr	r3, [r7, #12]
 800cf52:	681b      	ldr	r3, [r3, #0]
 800cf54:	f042 0208 	orr.w	r2, r2, #8
 800cf58:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800cf5a:	68fb      	ldr	r3, [r7, #12]
 800cf5c:	681b      	ldr	r3, [r3, #0]
 800cf5e:	69da      	ldr	r2, [r3, #28]
 800cf60:	68fb      	ldr	r3, [r7, #12]
 800cf62:	681b      	ldr	r3, [r3, #0]
 800cf64:	f022 0204 	bic.w	r2, r2, #4
 800cf68:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800cf6a:	68fb      	ldr	r3, [r7, #12]
 800cf6c:	681b      	ldr	r3, [r3, #0]
 800cf6e:	69d9      	ldr	r1, [r3, #28]
 800cf70:	68bb      	ldr	r3, [r7, #8]
 800cf72:	691a      	ldr	r2, [r3, #16]
 800cf74:	68fb      	ldr	r3, [r7, #12]
 800cf76:	681b      	ldr	r3, [r3, #0]
 800cf78:	430a      	orrs	r2, r1
 800cf7a:	61da      	str	r2, [r3, #28]
      break;
 800cf7c:	e021      	b.n	800cfc2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800cf7e:	68fb      	ldr	r3, [r7, #12]
 800cf80:	681b      	ldr	r3, [r3, #0]
 800cf82:	68b9      	ldr	r1, [r7, #8]
 800cf84:	4618      	mov	r0, r3
 800cf86:	f000 fb29 	bl	800d5dc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800cf8a:	68fb      	ldr	r3, [r7, #12]
 800cf8c:	681b      	ldr	r3, [r3, #0]
 800cf8e:	69da      	ldr	r2, [r3, #28]
 800cf90:	68fb      	ldr	r3, [r7, #12]
 800cf92:	681b      	ldr	r3, [r3, #0]
 800cf94:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800cf98:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800cf9a:	68fb      	ldr	r3, [r7, #12]
 800cf9c:	681b      	ldr	r3, [r3, #0]
 800cf9e:	69da      	ldr	r2, [r3, #28]
 800cfa0:	68fb      	ldr	r3, [r7, #12]
 800cfa2:	681b      	ldr	r3, [r3, #0]
 800cfa4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800cfa8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800cfaa:	68fb      	ldr	r3, [r7, #12]
 800cfac:	681b      	ldr	r3, [r3, #0]
 800cfae:	69d9      	ldr	r1, [r3, #28]
 800cfb0:	68bb      	ldr	r3, [r7, #8]
 800cfb2:	691b      	ldr	r3, [r3, #16]
 800cfb4:	021a      	lsls	r2, r3, #8
 800cfb6:	68fb      	ldr	r3, [r7, #12]
 800cfb8:	681b      	ldr	r3, [r3, #0]
 800cfba:	430a      	orrs	r2, r1
 800cfbc:	61da      	str	r2, [r3, #28]
      break;
 800cfbe:	e000      	b.n	800cfc2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 800cfc0:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800cfc2:	68fb      	ldr	r3, [r7, #12]
 800cfc4:	2201      	movs	r2, #1
 800cfc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800cfca:	68fb      	ldr	r3, [r7, #12]
 800cfcc:	2200      	movs	r2, #0
 800cfce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800cfd2:	2300      	movs	r3, #0
}
 800cfd4:	4618      	mov	r0, r3
 800cfd6:	3710      	adds	r7, #16
 800cfd8:	46bd      	mov	sp, r7
 800cfda:	bd80      	pop	{r7, pc}

0800cfdc <HAL_TIM_GenerateEvent>:
  *         supporting a break input.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 800cfdc:	b480      	push	{r7}
 800cfde:	b083      	sub	sp, #12
 800cfe0:	af00      	add	r7, sp, #0
 800cfe2:	6078      	str	r0, [r7, #4]
 800cfe4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cfec:	2b01      	cmp	r3, #1
 800cfee:	d101      	bne.n	800cff4 <HAL_TIM_GenerateEvent+0x18>
 800cff0:	2302      	movs	r3, #2
 800cff2:	e014      	b.n	800d01e <HAL_TIM_GenerateEvent+0x42>
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	2201      	movs	r2, #1
 800cff8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cffc:	687b      	ldr	r3, [r7, #4]
 800cffe:	2202      	movs	r2, #2
 800d000:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	681b      	ldr	r3, [r3, #0]
 800d008:	683a      	ldr	r2, [r7, #0]
 800d00a:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800d00c:	687b      	ldr	r3, [r7, #4]
 800d00e:	2201      	movs	r2, #1
 800d010:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	2200      	movs	r2, #0
 800d018:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 800d01c:	2300      	movs	r3, #0
}
 800d01e:	4618      	mov	r0, r3
 800d020:	370c      	adds	r7, #12
 800d022:	46bd      	mov	sp, r7
 800d024:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d028:	4770      	bx	lr

0800d02a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800d02a:	b580      	push	{r7, lr}
 800d02c:	b084      	sub	sp, #16
 800d02e:	af00      	add	r7, sp, #0
 800d030:	6078      	str	r0, [r7, #4]
 800d032:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800d034:	687b      	ldr	r3, [r7, #4]
 800d036:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d03a:	2b01      	cmp	r3, #1
 800d03c:	d101      	bne.n	800d042 <HAL_TIM_ConfigClockSource+0x18>
 800d03e:	2302      	movs	r3, #2
 800d040:	e0a6      	b.n	800d190 <HAL_TIM_ConfigClockSource+0x166>
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	2201      	movs	r2, #1
 800d046:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	2202      	movs	r2, #2
 800d04e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	681b      	ldr	r3, [r3, #0]
 800d056:	689b      	ldr	r3, [r3, #8]
 800d058:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800d05a:	68fb      	ldr	r3, [r7, #12]
 800d05c:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800d060:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d062:	68fb      	ldr	r3, [r7, #12]
 800d064:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d068:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	681b      	ldr	r3, [r3, #0]
 800d06e:	68fa      	ldr	r2, [r7, #12]
 800d070:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800d072:	683b      	ldr	r3, [r7, #0]
 800d074:	681b      	ldr	r3, [r3, #0]
 800d076:	2b40      	cmp	r3, #64	; 0x40
 800d078:	d067      	beq.n	800d14a <HAL_TIM_ConfigClockSource+0x120>
 800d07a:	2b40      	cmp	r3, #64	; 0x40
 800d07c:	d80b      	bhi.n	800d096 <HAL_TIM_ConfigClockSource+0x6c>
 800d07e:	2b10      	cmp	r3, #16
 800d080:	d073      	beq.n	800d16a <HAL_TIM_ConfigClockSource+0x140>
 800d082:	2b10      	cmp	r3, #16
 800d084:	d802      	bhi.n	800d08c <HAL_TIM_ConfigClockSource+0x62>
 800d086:	2b00      	cmp	r3, #0
 800d088:	d06f      	beq.n	800d16a <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800d08a:	e078      	b.n	800d17e <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800d08c:	2b20      	cmp	r3, #32
 800d08e:	d06c      	beq.n	800d16a <HAL_TIM_ConfigClockSource+0x140>
 800d090:	2b30      	cmp	r3, #48	; 0x30
 800d092:	d06a      	beq.n	800d16a <HAL_TIM_ConfigClockSource+0x140>
      break;
 800d094:	e073      	b.n	800d17e <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800d096:	2b70      	cmp	r3, #112	; 0x70
 800d098:	d00d      	beq.n	800d0b6 <HAL_TIM_ConfigClockSource+0x8c>
 800d09a:	2b70      	cmp	r3, #112	; 0x70
 800d09c:	d804      	bhi.n	800d0a8 <HAL_TIM_ConfigClockSource+0x7e>
 800d09e:	2b50      	cmp	r3, #80	; 0x50
 800d0a0:	d033      	beq.n	800d10a <HAL_TIM_ConfigClockSource+0xe0>
 800d0a2:	2b60      	cmp	r3, #96	; 0x60
 800d0a4:	d041      	beq.n	800d12a <HAL_TIM_ConfigClockSource+0x100>
      break;
 800d0a6:	e06a      	b.n	800d17e <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800d0a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d0ac:	d066      	beq.n	800d17c <HAL_TIM_ConfigClockSource+0x152>
 800d0ae:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d0b2:	d017      	beq.n	800d0e4 <HAL_TIM_ConfigClockSource+0xba>
      break;
 800d0b4:	e063      	b.n	800d17e <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800d0b6:	687b      	ldr	r3, [r7, #4]
 800d0b8:	6818      	ldr	r0, [r3, #0]
 800d0ba:	683b      	ldr	r3, [r7, #0]
 800d0bc:	6899      	ldr	r1, [r3, #8]
 800d0be:	683b      	ldr	r3, [r7, #0]
 800d0c0:	685a      	ldr	r2, [r3, #4]
 800d0c2:	683b      	ldr	r3, [r7, #0]
 800d0c4:	68db      	ldr	r3, [r3, #12]
 800d0c6:	f000 fb59 	bl	800d77c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800d0ca:	687b      	ldr	r3, [r7, #4]
 800d0cc:	681b      	ldr	r3, [r3, #0]
 800d0ce:	689b      	ldr	r3, [r3, #8]
 800d0d0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800d0d2:	68fb      	ldr	r3, [r7, #12]
 800d0d4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800d0d8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	68fa      	ldr	r2, [r7, #12]
 800d0e0:	609a      	str	r2, [r3, #8]
      break;
 800d0e2:	e04c      	b.n	800d17e <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	6818      	ldr	r0, [r3, #0]
 800d0e8:	683b      	ldr	r3, [r7, #0]
 800d0ea:	6899      	ldr	r1, [r3, #8]
 800d0ec:	683b      	ldr	r3, [r7, #0]
 800d0ee:	685a      	ldr	r2, [r3, #4]
 800d0f0:	683b      	ldr	r3, [r7, #0]
 800d0f2:	68db      	ldr	r3, [r3, #12]
 800d0f4:	f000 fb42 	bl	800d77c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	681b      	ldr	r3, [r3, #0]
 800d0fc:	689a      	ldr	r2, [r3, #8]
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	681b      	ldr	r3, [r3, #0]
 800d102:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800d106:	609a      	str	r2, [r3, #8]
      break;
 800d108:	e039      	b.n	800d17e <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	6818      	ldr	r0, [r3, #0]
 800d10e:	683b      	ldr	r3, [r7, #0]
 800d110:	6859      	ldr	r1, [r3, #4]
 800d112:	683b      	ldr	r3, [r7, #0]
 800d114:	68db      	ldr	r3, [r3, #12]
 800d116:	461a      	mov	r2, r3
 800d118:	f000 fab6 	bl	800d688 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	681b      	ldr	r3, [r3, #0]
 800d120:	2150      	movs	r1, #80	; 0x50
 800d122:	4618      	mov	r0, r3
 800d124:	f000 fb0f 	bl	800d746 <TIM_ITRx_SetConfig>
      break;
 800d128:	e029      	b.n	800d17e <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	6818      	ldr	r0, [r3, #0]
 800d12e:	683b      	ldr	r3, [r7, #0]
 800d130:	6859      	ldr	r1, [r3, #4]
 800d132:	683b      	ldr	r3, [r7, #0]
 800d134:	68db      	ldr	r3, [r3, #12]
 800d136:	461a      	mov	r2, r3
 800d138:	f000 fad5 	bl	800d6e6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	681b      	ldr	r3, [r3, #0]
 800d140:	2160      	movs	r1, #96	; 0x60
 800d142:	4618      	mov	r0, r3
 800d144:	f000 faff 	bl	800d746 <TIM_ITRx_SetConfig>
      break;
 800d148:	e019      	b.n	800d17e <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	6818      	ldr	r0, [r3, #0]
 800d14e:	683b      	ldr	r3, [r7, #0]
 800d150:	6859      	ldr	r1, [r3, #4]
 800d152:	683b      	ldr	r3, [r7, #0]
 800d154:	68db      	ldr	r3, [r3, #12]
 800d156:	461a      	mov	r2, r3
 800d158:	f000 fa96 	bl	800d688 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	681b      	ldr	r3, [r3, #0]
 800d160:	2140      	movs	r1, #64	; 0x40
 800d162:	4618      	mov	r0, r3
 800d164:	f000 faef 	bl	800d746 <TIM_ITRx_SetConfig>
      break;
 800d168:	e009      	b.n	800d17e <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800d16a:	687b      	ldr	r3, [r7, #4]
 800d16c:	681a      	ldr	r2, [r3, #0]
 800d16e:	683b      	ldr	r3, [r7, #0]
 800d170:	681b      	ldr	r3, [r3, #0]
 800d172:	4619      	mov	r1, r3
 800d174:	4610      	mov	r0, r2
 800d176:	f000 fae6 	bl	800d746 <TIM_ITRx_SetConfig>
      break;
 800d17a:	e000      	b.n	800d17e <HAL_TIM_ConfigClockSource+0x154>
      break;
 800d17c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800d17e:	687b      	ldr	r3, [r7, #4]
 800d180:	2201      	movs	r2, #1
 800d182:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	2200      	movs	r2, #0
 800d18a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d18e:	2300      	movs	r3, #0
}
 800d190:	4618      	mov	r0, r3
 800d192:	3710      	adds	r7, #16
 800d194:	46bd      	mov	sp, r7
 800d196:	bd80      	pop	{r7, pc}

0800d198 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d198:	b480      	push	{r7}
 800d19a:	b083      	sub	sp, #12
 800d19c:	af00      	add	r7, sp, #0
 800d19e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d1a0:	bf00      	nop
 800d1a2:	370c      	adds	r7, #12
 800d1a4:	46bd      	mov	sp, r7
 800d1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1aa:	4770      	bx	lr

0800d1ac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d1ac:	b480      	push	{r7}
 800d1ae:	b083      	sub	sp, #12
 800d1b0:	af00      	add	r7, sp, #0
 800d1b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d1b4:	bf00      	nop
 800d1b6:	370c      	adds	r7, #12
 800d1b8:	46bd      	mov	sp, r7
 800d1ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1be:	4770      	bx	lr

0800d1c0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d1c0:	b480      	push	{r7}
 800d1c2:	b083      	sub	sp, #12
 800d1c4:	af00      	add	r7, sp, #0
 800d1c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d1c8:	bf00      	nop
 800d1ca:	370c      	adds	r7, #12
 800d1cc:	46bd      	mov	sp, r7
 800d1ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1d2:	4770      	bx	lr

0800d1d4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d1d4:	b480      	push	{r7}
 800d1d6:	b083      	sub	sp, #12
 800d1d8:	af00      	add	r7, sp, #0
 800d1da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d1dc:	bf00      	nop
 800d1de:	370c      	adds	r7, #12
 800d1e0:	46bd      	mov	sp, r7
 800d1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1e6:	4770      	bx	lr

0800d1e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800d1e8:	b480      	push	{r7}
 800d1ea:	b085      	sub	sp, #20
 800d1ec:	af00      	add	r7, sp, #0
 800d1ee:	6078      	str	r0, [r7, #4]
 800d1f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d1f2:	687b      	ldr	r3, [r7, #4]
 800d1f4:	681b      	ldr	r3, [r3, #0]
 800d1f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d1f8:	687b      	ldr	r3, [r7, #4]
 800d1fa:	4a40      	ldr	r2, [pc, #256]	; (800d2fc <TIM_Base_SetConfig+0x114>)
 800d1fc:	4293      	cmp	r3, r2
 800d1fe:	d013      	beq.n	800d228 <TIM_Base_SetConfig+0x40>
 800d200:	687b      	ldr	r3, [r7, #4]
 800d202:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d206:	d00f      	beq.n	800d228 <TIM_Base_SetConfig+0x40>
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	4a3d      	ldr	r2, [pc, #244]	; (800d300 <TIM_Base_SetConfig+0x118>)
 800d20c:	4293      	cmp	r3, r2
 800d20e:	d00b      	beq.n	800d228 <TIM_Base_SetConfig+0x40>
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	4a3c      	ldr	r2, [pc, #240]	; (800d304 <TIM_Base_SetConfig+0x11c>)
 800d214:	4293      	cmp	r3, r2
 800d216:	d007      	beq.n	800d228 <TIM_Base_SetConfig+0x40>
 800d218:	687b      	ldr	r3, [r7, #4]
 800d21a:	4a3b      	ldr	r2, [pc, #236]	; (800d308 <TIM_Base_SetConfig+0x120>)
 800d21c:	4293      	cmp	r3, r2
 800d21e:	d003      	beq.n	800d228 <TIM_Base_SetConfig+0x40>
 800d220:	687b      	ldr	r3, [r7, #4]
 800d222:	4a3a      	ldr	r2, [pc, #232]	; (800d30c <TIM_Base_SetConfig+0x124>)
 800d224:	4293      	cmp	r3, r2
 800d226:	d108      	bne.n	800d23a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d228:	68fb      	ldr	r3, [r7, #12]
 800d22a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d22e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d230:	683b      	ldr	r3, [r7, #0]
 800d232:	685b      	ldr	r3, [r3, #4]
 800d234:	68fa      	ldr	r2, [r7, #12]
 800d236:	4313      	orrs	r3, r2
 800d238:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	4a2f      	ldr	r2, [pc, #188]	; (800d2fc <TIM_Base_SetConfig+0x114>)
 800d23e:	4293      	cmp	r3, r2
 800d240:	d02b      	beq.n	800d29a <TIM_Base_SetConfig+0xb2>
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d248:	d027      	beq.n	800d29a <TIM_Base_SetConfig+0xb2>
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	4a2c      	ldr	r2, [pc, #176]	; (800d300 <TIM_Base_SetConfig+0x118>)
 800d24e:	4293      	cmp	r3, r2
 800d250:	d023      	beq.n	800d29a <TIM_Base_SetConfig+0xb2>
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	4a2b      	ldr	r2, [pc, #172]	; (800d304 <TIM_Base_SetConfig+0x11c>)
 800d256:	4293      	cmp	r3, r2
 800d258:	d01f      	beq.n	800d29a <TIM_Base_SetConfig+0xb2>
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	4a2a      	ldr	r2, [pc, #168]	; (800d308 <TIM_Base_SetConfig+0x120>)
 800d25e:	4293      	cmp	r3, r2
 800d260:	d01b      	beq.n	800d29a <TIM_Base_SetConfig+0xb2>
 800d262:	687b      	ldr	r3, [r7, #4]
 800d264:	4a29      	ldr	r2, [pc, #164]	; (800d30c <TIM_Base_SetConfig+0x124>)
 800d266:	4293      	cmp	r3, r2
 800d268:	d017      	beq.n	800d29a <TIM_Base_SetConfig+0xb2>
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	4a28      	ldr	r2, [pc, #160]	; (800d310 <TIM_Base_SetConfig+0x128>)
 800d26e:	4293      	cmp	r3, r2
 800d270:	d013      	beq.n	800d29a <TIM_Base_SetConfig+0xb2>
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	4a27      	ldr	r2, [pc, #156]	; (800d314 <TIM_Base_SetConfig+0x12c>)
 800d276:	4293      	cmp	r3, r2
 800d278:	d00f      	beq.n	800d29a <TIM_Base_SetConfig+0xb2>
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	4a26      	ldr	r2, [pc, #152]	; (800d318 <TIM_Base_SetConfig+0x130>)
 800d27e:	4293      	cmp	r3, r2
 800d280:	d00b      	beq.n	800d29a <TIM_Base_SetConfig+0xb2>
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	4a25      	ldr	r2, [pc, #148]	; (800d31c <TIM_Base_SetConfig+0x134>)
 800d286:	4293      	cmp	r3, r2
 800d288:	d007      	beq.n	800d29a <TIM_Base_SetConfig+0xb2>
 800d28a:	687b      	ldr	r3, [r7, #4]
 800d28c:	4a24      	ldr	r2, [pc, #144]	; (800d320 <TIM_Base_SetConfig+0x138>)
 800d28e:	4293      	cmp	r3, r2
 800d290:	d003      	beq.n	800d29a <TIM_Base_SetConfig+0xb2>
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	4a23      	ldr	r2, [pc, #140]	; (800d324 <TIM_Base_SetConfig+0x13c>)
 800d296:	4293      	cmp	r3, r2
 800d298:	d108      	bne.n	800d2ac <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d29a:	68fb      	ldr	r3, [r7, #12]
 800d29c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d2a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d2a2:	683b      	ldr	r3, [r7, #0]
 800d2a4:	68db      	ldr	r3, [r3, #12]
 800d2a6:	68fa      	ldr	r2, [r7, #12]
 800d2a8:	4313      	orrs	r3, r2
 800d2aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d2ac:	68fb      	ldr	r3, [r7, #12]
 800d2ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800d2b2:	683b      	ldr	r3, [r7, #0]
 800d2b4:	695b      	ldr	r3, [r3, #20]
 800d2b6:	4313      	orrs	r3, r2
 800d2b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	68fa      	ldr	r2, [r7, #12]
 800d2be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d2c0:	683b      	ldr	r3, [r7, #0]
 800d2c2:	689a      	ldr	r2, [r3, #8]
 800d2c4:	687b      	ldr	r3, [r7, #4]
 800d2c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d2c8:	683b      	ldr	r3, [r7, #0]
 800d2ca:	681a      	ldr	r2, [r3, #0]
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	4a0a      	ldr	r2, [pc, #40]	; (800d2fc <TIM_Base_SetConfig+0x114>)
 800d2d4:	4293      	cmp	r3, r2
 800d2d6:	d003      	beq.n	800d2e0 <TIM_Base_SetConfig+0xf8>
 800d2d8:	687b      	ldr	r3, [r7, #4]
 800d2da:	4a0c      	ldr	r2, [pc, #48]	; (800d30c <TIM_Base_SetConfig+0x124>)
 800d2dc:	4293      	cmp	r3, r2
 800d2de:	d103      	bne.n	800d2e8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d2e0:	683b      	ldr	r3, [r7, #0]
 800d2e2:	691a      	ldr	r2, [r3, #16]
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d2e8:	687b      	ldr	r3, [r7, #4]
 800d2ea:	2201      	movs	r2, #1
 800d2ec:	615a      	str	r2, [r3, #20]
}
 800d2ee:	bf00      	nop
 800d2f0:	3714      	adds	r7, #20
 800d2f2:	46bd      	mov	sp, r7
 800d2f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2f8:	4770      	bx	lr
 800d2fa:	bf00      	nop
 800d2fc:	40010000 	.word	0x40010000
 800d300:	40000400 	.word	0x40000400
 800d304:	40000800 	.word	0x40000800
 800d308:	40000c00 	.word	0x40000c00
 800d30c:	40010400 	.word	0x40010400
 800d310:	40014000 	.word	0x40014000
 800d314:	40014400 	.word	0x40014400
 800d318:	40014800 	.word	0x40014800
 800d31c:	40001800 	.word	0x40001800
 800d320:	40001c00 	.word	0x40001c00
 800d324:	40002000 	.word	0x40002000

0800d328 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d328:	b480      	push	{r7}
 800d32a:	b087      	sub	sp, #28
 800d32c:	af00      	add	r7, sp, #0
 800d32e:	6078      	str	r0, [r7, #4]
 800d330:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d332:	687b      	ldr	r3, [r7, #4]
 800d334:	6a1b      	ldr	r3, [r3, #32]
 800d336:	f023 0201 	bic.w	r2, r3, #1
 800d33a:	687b      	ldr	r3, [r7, #4]
 800d33c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	6a1b      	ldr	r3, [r3, #32]
 800d342:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	685b      	ldr	r3, [r3, #4]
 800d348:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d34a:	687b      	ldr	r3, [r7, #4]
 800d34c:	699b      	ldr	r3, [r3, #24]
 800d34e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800d350:	68fb      	ldr	r3, [r7, #12]
 800d352:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d356:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800d358:	68fb      	ldr	r3, [r7, #12]
 800d35a:	f023 0303 	bic.w	r3, r3, #3
 800d35e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d360:	683b      	ldr	r3, [r7, #0]
 800d362:	681b      	ldr	r3, [r3, #0]
 800d364:	68fa      	ldr	r2, [r7, #12]
 800d366:	4313      	orrs	r3, r2
 800d368:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800d36a:	697b      	ldr	r3, [r7, #20]
 800d36c:	f023 0302 	bic.w	r3, r3, #2
 800d370:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800d372:	683b      	ldr	r3, [r7, #0]
 800d374:	689b      	ldr	r3, [r3, #8]
 800d376:	697a      	ldr	r2, [r7, #20]
 800d378:	4313      	orrs	r3, r2
 800d37a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	4a20      	ldr	r2, [pc, #128]	; (800d400 <TIM_OC1_SetConfig+0xd8>)
 800d380:	4293      	cmp	r3, r2
 800d382:	d003      	beq.n	800d38c <TIM_OC1_SetConfig+0x64>
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	4a1f      	ldr	r2, [pc, #124]	; (800d404 <TIM_OC1_SetConfig+0xdc>)
 800d388:	4293      	cmp	r3, r2
 800d38a:	d10c      	bne.n	800d3a6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800d38c:	697b      	ldr	r3, [r7, #20]
 800d38e:	f023 0308 	bic.w	r3, r3, #8
 800d392:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800d394:	683b      	ldr	r3, [r7, #0]
 800d396:	68db      	ldr	r3, [r3, #12]
 800d398:	697a      	ldr	r2, [r7, #20]
 800d39a:	4313      	orrs	r3, r2
 800d39c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800d39e:	697b      	ldr	r3, [r7, #20]
 800d3a0:	f023 0304 	bic.w	r3, r3, #4
 800d3a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d3a6:	687b      	ldr	r3, [r7, #4]
 800d3a8:	4a15      	ldr	r2, [pc, #84]	; (800d400 <TIM_OC1_SetConfig+0xd8>)
 800d3aa:	4293      	cmp	r3, r2
 800d3ac:	d003      	beq.n	800d3b6 <TIM_OC1_SetConfig+0x8e>
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	4a14      	ldr	r2, [pc, #80]	; (800d404 <TIM_OC1_SetConfig+0xdc>)
 800d3b2:	4293      	cmp	r3, r2
 800d3b4:	d111      	bne.n	800d3da <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800d3b6:	693b      	ldr	r3, [r7, #16]
 800d3b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d3bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800d3be:	693b      	ldr	r3, [r7, #16]
 800d3c0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d3c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800d3c6:	683b      	ldr	r3, [r7, #0]
 800d3c8:	695b      	ldr	r3, [r3, #20]
 800d3ca:	693a      	ldr	r2, [r7, #16]
 800d3cc:	4313      	orrs	r3, r2
 800d3ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800d3d0:	683b      	ldr	r3, [r7, #0]
 800d3d2:	699b      	ldr	r3, [r3, #24]
 800d3d4:	693a      	ldr	r2, [r7, #16]
 800d3d6:	4313      	orrs	r3, r2
 800d3d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	693a      	ldr	r2, [r7, #16]
 800d3de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d3e0:	687b      	ldr	r3, [r7, #4]
 800d3e2:	68fa      	ldr	r2, [r7, #12]
 800d3e4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800d3e6:	683b      	ldr	r3, [r7, #0]
 800d3e8:	685a      	ldr	r2, [r3, #4]
 800d3ea:	687b      	ldr	r3, [r7, #4]
 800d3ec:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	697a      	ldr	r2, [r7, #20]
 800d3f2:	621a      	str	r2, [r3, #32]
}
 800d3f4:	bf00      	nop
 800d3f6:	371c      	adds	r7, #28
 800d3f8:	46bd      	mov	sp, r7
 800d3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3fe:	4770      	bx	lr
 800d400:	40010000 	.word	0x40010000
 800d404:	40010400 	.word	0x40010400

0800d408 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d408:	b480      	push	{r7}
 800d40a:	b087      	sub	sp, #28
 800d40c:	af00      	add	r7, sp, #0
 800d40e:	6078      	str	r0, [r7, #4]
 800d410:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	6a1b      	ldr	r3, [r3, #32]
 800d416:	f023 0210 	bic.w	r2, r3, #16
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d41e:	687b      	ldr	r3, [r7, #4]
 800d420:	6a1b      	ldr	r3, [r3, #32]
 800d422:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	685b      	ldr	r3, [r3, #4]
 800d428:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	699b      	ldr	r3, [r3, #24]
 800d42e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800d430:	68fb      	ldr	r3, [r7, #12]
 800d432:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d436:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800d438:	68fb      	ldr	r3, [r7, #12]
 800d43a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d43e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d440:	683b      	ldr	r3, [r7, #0]
 800d442:	681b      	ldr	r3, [r3, #0]
 800d444:	021b      	lsls	r3, r3, #8
 800d446:	68fa      	ldr	r2, [r7, #12]
 800d448:	4313      	orrs	r3, r2
 800d44a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800d44c:	697b      	ldr	r3, [r7, #20]
 800d44e:	f023 0320 	bic.w	r3, r3, #32
 800d452:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800d454:	683b      	ldr	r3, [r7, #0]
 800d456:	689b      	ldr	r3, [r3, #8]
 800d458:	011b      	lsls	r3, r3, #4
 800d45a:	697a      	ldr	r2, [r7, #20]
 800d45c:	4313      	orrs	r3, r2
 800d45e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800d460:	687b      	ldr	r3, [r7, #4]
 800d462:	4a22      	ldr	r2, [pc, #136]	; (800d4ec <TIM_OC2_SetConfig+0xe4>)
 800d464:	4293      	cmp	r3, r2
 800d466:	d003      	beq.n	800d470 <TIM_OC2_SetConfig+0x68>
 800d468:	687b      	ldr	r3, [r7, #4]
 800d46a:	4a21      	ldr	r2, [pc, #132]	; (800d4f0 <TIM_OC2_SetConfig+0xe8>)
 800d46c:	4293      	cmp	r3, r2
 800d46e:	d10d      	bne.n	800d48c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800d470:	697b      	ldr	r3, [r7, #20]
 800d472:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d476:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800d478:	683b      	ldr	r3, [r7, #0]
 800d47a:	68db      	ldr	r3, [r3, #12]
 800d47c:	011b      	lsls	r3, r3, #4
 800d47e:	697a      	ldr	r2, [r7, #20]
 800d480:	4313      	orrs	r3, r2
 800d482:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800d484:	697b      	ldr	r3, [r7, #20]
 800d486:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d48a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	4a17      	ldr	r2, [pc, #92]	; (800d4ec <TIM_OC2_SetConfig+0xe4>)
 800d490:	4293      	cmp	r3, r2
 800d492:	d003      	beq.n	800d49c <TIM_OC2_SetConfig+0x94>
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	4a16      	ldr	r2, [pc, #88]	; (800d4f0 <TIM_OC2_SetConfig+0xe8>)
 800d498:	4293      	cmp	r3, r2
 800d49a:	d113      	bne.n	800d4c4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800d49c:	693b      	ldr	r3, [r7, #16]
 800d49e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d4a2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800d4a4:	693b      	ldr	r3, [r7, #16]
 800d4a6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d4aa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800d4ac:	683b      	ldr	r3, [r7, #0]
 800d4ae:	695b      	ldr	r3, [r3, #20]
 800d4b0:	009b      	lsls	r3, r3, #2
 800d4b2:	693a      	ldr	r2, [r7, #16]
 800d4b4:	4313      	orrs	r3, r2
 800d4b6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800d4b8:	683b      	ldr	r3, [r7, #0]
 800d4ba:	699b      	ldr	r3, [r3, #24]
 800d4bc:	009b      	lsls	r3, r3, #2
 800d4be:	693a      	ldr	r2, [r7, #16]
 800d4c0:	4313      	orrs	r3, r2
 800d4c2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d4c4:	687b      	ldr	r3, [r7, #4]
 800d4c6:	693a      	ldr	r2, [r7, #16]
 800d4c8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	68fa      	ldr	r2, [r7, #12]
 800d4ce:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800d4d0:	683b      	ldr	r3, [r7, #0]
 800d4d2:	685a      	ldr	r2, [r3, #4]
 800d4d4:	687b      	ldr	r3, [r7, #4]
 800d4d6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	697a      	ldr	r2, [r7, #20]
 800d4dc:	621a      	str	r2, [r3, #32]
}
 800d4de:	bf00      	nop
 800d4e0:	371c      	adds	r7, #28
 800d4e2:	46bd      	mov	sp, r7
 800d4e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4e8:	4770      	bx	lr
 800d4ea:	bf00      	nop
 800d4ec:	40010000 	.word	0x40010000
 800d4f0:	40010400 	.word	0x40010400

0800d4f4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d4f4:	b480      	push	{r7}
 800d4f6:	b087      	sub	sp, #28
 800d4f8:	af00      	add	r7, sp, #0
 800d4fa:	6078      	str	r0, [r7, #4]
 800d4fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800d4fe:	687b      	ldr	r3, [r7, #4]
 800d500:	6a1b      	ldr	r3, [r3, #32]
 800d502:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d50a:	687b      	ldr	r3, [r7, #4]
 800d50c:	6a1b      	ldr	r3, [r3, #32]
 800d50e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	685b      	ldr	r3, [r3, #4]
 800d514:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	69db      	ldr	r3, [r3, #28]
 800d51a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800d51c:	68fb      	ldr	r3, [r7, #12]
 800d51e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d522:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800d524:	68fb      	ldr	r3, [r7, #12]
 800d526:	f023 0303 	bic.w	r3, r3, #3
 800d52a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800d52c:	683b      	ldr	r3, [r7, #0]
 800d52e:	681b      	ldr	r3, [r3, #0]
 800d530:	68fa      	ldr	r2, [r7, #12]
 800d532:	4313      	orrs	r3, r2
 800d534:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800d536:	697b      	ldr	r3, [r7, #20]
 800d538:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800d53c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800d53e:	683b      	ldr	r3, [r7, #0]
 800d540:	689b      	ldr	r3, [r3, #8]
 800d542:	021b      	lsls	r3, r3, #8
 800d544:	697a      	ldr	r2, [r7, #20]
 800d546:	4313      	orrs	r3, r2
 800d548:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800d54a:	687b      	ldr	r3, [r7, #4]
 800d54c:	4a21      	ldr	r2, [pc, #132]	; (800d5d4 <TIM_OC3_SetConfig+0xe0>)
 800d54e:	4293      	cmp	r3, r2
 800d550:	d003      	beq.n	800d55a <TIM_OC3_SetConfig+0x66>
 800d552:	687b      	ldr	r3, [r7, #4]
 800d554:	4a20      	ldr	r2, [pc, #128]	; (800d5d8 <TIM_OC3_SetConfig+0xe4>)
 800d556:	4293      	cmp	r3, r2
 800d558:	d10d      	bne.n	800d576 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800d55a:	697b      	ldr	r3, [r7, #20]
 800d55c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800d560:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800d562:	683b      	ldr	r3, [r7, #0]
 800d564:	68db      	ldr	r3, [r3, #12]
 800d566:	021b      	lsls	r3, r3, #8
 800d568:	697a      	ldr	r2, [r7, #20]
 800d56a:	4313      	orrs	r3, r2
 800d56c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800d56e:	697b      	ldr	r3, [r7, #20]
 800d570:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d574:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	4a16      	ldr	r2, [pc, #88]	; (800d5d4 <TIM_OC3_SetConfig+0xe0>)
 800d57a:	4293      	cmp	r3, r2
 800d57c:	d003      	beq.n	800d586 <TIM_OC3_SetConfig+0x92>
 800d57e:	687b      	ldr	r3, [r7, #4]
 800d580:	4a15      	ldr	r2, [pc, #84]	; (800d5d8 <TIM_OC3_SetConfig+0xe4>)
 800d582:	4293      	cmp	r3, r2
 800d584:	d113      	bne.n	800d5ae <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800d586:	693b      	ldr	r3, [r7, #16]
 800d588:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d58c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800d58e:	693b      	ldr	r3, [r7, #16]
 800d590:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d594:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800d596:	683b      	ldr	r3, [r7, #0]
 800d598:	695b      	ldr	r3, [r3, #20]
 800d59a:	011b      	lsls	r3, r3, #4
 800d59c:	693a      	ldr	r2, [r7, #16]
 800d59e:	4313      	orrs	r3, r2
 800d5a0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800d5a2:	683b      	ldr	r3, [r7, #0]
 800d5a4:	699b      	ldr	r3, [r3, #24]
 800d5a6:	011b      	lsls	r3, r3, #4
 800d5a8:	693a      	ldr	r2, [r7, #16]
 800d5aa:	4313      	orrs	r3, r2
 800d5ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	693a      	ldr	r2, [r7, #16]
 800d5b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	68fa      	ldr	r2, [r7, #12]
 800d5b8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800d5ba:	683b      	ldr	r3, [r7, #0]
 800d5bc:	685a      	ldr	r2, [r3, #4]
 800d5be:	687b      	ldr	r3, [r7, #4]
 800d5c0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	697a      	ldr	r2, [r7, #20]
 800d5c6:	621a      	str	r2, [r3, #32]
}
 800d5c8:	bf00      	nop
 800d5ca:	371c      	adds	r7, #28
 800d5cc:	46bd      	mov	sp, r7
 800d5ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5d2:	4770      	bx	lr
 800d5d4:	40010000 	.word	0x40010000
 800d5d8:	40010400 	.word	0x40010400

0800d5dc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800d5dc:	b480      	push	{r7}
 800d5de:	b087      	sub	sp, #28
 800d5e0:	af00      	add	r7, sp, #0
 800d5e2:	6078      	str	r0, [r7, #4]
 800d5e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800d5e6:	687b      	ldr	r3, [r7, #4]
 800d5e8:	6a1b      	ldr	r3, [r3, #32]
 800d5ea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800d5ee:	687b      	ldr	r3, [r7, #4]
 800d5f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	6a1b      	ldr	r3, [r3, #32]
 800d5f6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800d5f8:	687b      	ldr	r3, [r7, #4]
 800d5fa:	685b      	ldr	r3, [r3, #4]
 800d5fc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	69db      	ldr	r3, [r3, #28]
 800d602:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800d604:	68fb      	ldr	r3, [r7, #12]
 800d606:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800d60a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800d60c:	68fb      	ldr	r3, [r7, #12]
 800d60e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d612:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800d614:	683b      	ldr	r3, [r7, #0]
 800d616:	681b      	ldr	r3, [r3, #0]
 800d618:	021b      	lsls	r3, r3, #8
 800d61a:	68fa      	ldr	r2, [r7, #12]
 800d61c:	4313      	orrs	r3, r2
 800d61e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800d620:	693b      	ldr	r3, [r7, #16]
 800d622:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800d626:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800d628:	683b      	ldr	r3, [r7, #0]
 800d62a:	689b      	ldr	r3, [r3, #8]
 800d62c:	031b      	lsls	r3, r3, #12
 800d62e:	693a      	ldr	r2, [r7, #16]
 800d630:	4313      	orrs	r3, r2
 800d632:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800d634:	687b      	ldr	r3, [r7, #4]
 800d636:	4a12      	ldr	r2, [pc, #72]	; (800d680 <TIM_OC4_SetConfig+0xa4>)
 800d638:	4293      	cmp	r3, r2
 800d63a:	d003      	beq.n	800d644 <TIM_OC4_SetConfig+0x68>
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	4a11      	ldr	r2, [pc, #68]	; (800d684 <TIM_OC4_SetConfig+0xa8>)
 800d640:	4293      	cmp	r3, r2
 800d642:	d109      	bne.n	800d658 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800d644:	697b      	ldr	r3, [r7, #20]
 800d646:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800d64a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800d64c:	683b      	ldr	r3, [r7, #0]
 800d64e:	695b      	ldr	r3, [r3, #20]
 800d650:	019b      	lsls	r3, r3, #6
 800d652:	697a      	ldr	r2, [r7, #20]
 800d654:	4313      	orrs	r3, r2
 800d656:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	697a      	ldr	r2, [r7, #20]
 800d65c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	68fa      	ldr	r2, [r7, #12]
 800d662:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800d664:	683b      	ldr	r3, [r7, #0]
 800d666:	685a      	ldr	r2, [r3, #4]
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	693a      	ldr	r2, [r7, #16]
 800d670:	621a      	str	r2, [r3, #32]
}
 800d672:	bf00      	nop
 800d674:	371c      	adds	r7, #28
 800d676:	46bd      	mov	sp, r7
 800d678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d67c:	4770      	bx	lr
 800d67e:	bf00      	nop
 800d680:	40010000 	.word	0x40010000
 800d684:	40010400 	.word	0x40010400

0800d688 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d688:	b480      	push	{r7}
 800d68a:	b087      	sub	sp, #28
 800d68c:	af00      	add	r7, sp, #0
 800d68e:	60f8      	str	r0, [r7, #12]
 800d690:	60b9      	str	r1, [r7, #8]
 800d692:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d694:	68fb      	ldr	r3, [r7, #12]
 800d696:	6a1b      	ldr	r3, [r3, #32]
 800d698:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d69a:	68fb      	ldr	r3, [r7, #12]
 800d69c:	6a1b      	ldr	r3, [r3, #32]
 800d69e:	f023 0201 	bic.w	r2, r3, #1
 800d6a2:	68fb      	ldr	r3, [r7, #12]
 800d6a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d6a6:	68fb      	ldr	r3, [r7, #12]
 800d6a8:	699b      	ldr	r3, [r3, #24]
 800d6aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d6ac:	693b      	ldr	r3, [r7, #16]
 800d6ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d6b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	011b      	lsls	r3, r3, #4
 800d6b8:	693a      	ldr	r2, [r7, #16]
 800d6ba:	4313      	orrs	r3, r2
 800d6bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d6be:	697b      	ldr	r3, [r7, #20]
 800d6c0:	f023 030a 	bic.w	r3, r3, #10
 800d6c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d6c6:	697a      	ldr	r2, [r7, #20]
 800d6c8:	68bb      	ldr	r3, [r7, #8]
 800d6ca:	4313      	orrs	r3, r2
 800d6cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d6ce:	68fb      	ldr	r3, [r7, #12]
 800d6d0:	693a      	ldr	r2, [r7, #16]
 800d6d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d6d4:	68fb      	ldr	r3, [r7, #12]
 800d6d6:	697a      	ldr	r2, [r7, #20]
 800d6d8:	621a      	str	r2, [r3, #32]
}
 800d6da:	bf00      	nop
 800d6dc:	371c      	adds	r7, #28
 800d6de:	46bd      	mov	sp, r7
 800d6e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6e4:	4770      	bx	lr

0800d6e6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d6e6:	b480      	push	{r7}
 800d6e8:	b087      	sub	sp, #28
 800d6ea:	af00      	add	r7, sp, #0
 800d6ec:	60f8      	str	r0, [r7, #12]
 800d6ee:	60b9      	str	r1, [r7, #8]
 800d6f0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d6f2:	68fb      	ldr	r3, [r7, #12]
 800d6f4:	6a1b      	ldr	r3, [r3, #32]
 800d6f6:	f023 0210 	bic.w	r2, r3, #16
 800d6fa:	68fb      	ldr	r3, [r7, #12]
 800d6fc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d6fe:	68fb      	ldr	r3, [r7, #12]
 800d700:	699b      	ldr	r3, [r3, #24]
 800d702:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800d704:	68fb      	ldr	r3, [r7, #12]
 800d706:	6a1b      	ldr	r3, [r3, #32]
 800d708:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d70a:	697b      	ldr	r3, [r7, #20]
 800d70c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800d710:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d712:	687b      	ldr	r3, [r7, #4]
 800d714:	031b      	lsls	r3, r3, #12
 800d716:	697a      	ldr	r2, [r7, #20]
 800d718:	4313      	orrs	r3, r2
 800d71a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d71c:	693b      	ldr	r3, [r7, #16]
 800d71e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800d722:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d724:	68bb      	ldr	r3, [r7, #8]
 800d726:	011b      	lsls	r3, r3, #4
 800d728:	693a      	ldr	r2, [r7, #16]
 800d72a:	4313      	orrs	r3, r2
 800d72c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d72e:	68fb      	ldr	r3, [r7, #12]
 800d730:	697a      	ldr	r2, [r7, #20]
 800d732:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d734:	68fb      	ldr	r3, [r7, #12]
 800d736:	693a      	ldr	r2, [r7, #16]
 800d738:	621a      	str	r2, [r3, #32]
}
 800d73a:	bf00      	nop
 800d73c:	371c      	adds	r7, #28
 800d73e:	46bd      	mov	sp, r7
 800d740:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d744:	4770      	bx	lr

0800d746 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d746:	b480      	push	{r7}
 800d748:	b085      	sub	sp, #20
 800d74a:	af00      	add	r7, sp, #0
 800d74c:	6078      	str	r0, [r7, #4]
 800d74e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	689b      	ldr	r3, [r3, #8]
 800d754:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d756:	68fb      	ldr	r3, [r7, #12]
 800d758:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d75c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d75e:	683a      	ldr	r2, [r7, #0]
 800d760:	68fb      	ldr	r3, [r7, #12]
 800d762:	4313      	orrs	r3, r2
 800d764:	f043 0307 	orr.w	r3, r3, #7
 800d768:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d76a:	687b      	ldr	r3, [r7, #4]
 800d76c:	68fa      	ldr	r2, [r7, #12]
 800d76e:	609a      	str	r2, [r3, #8]
}
 800d770:	bf00      	nop
 800d772:	3714      	adds	r7, #20
 800d774:	46bd      	mov	sp, r7
 800d776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d77a:	4770      	bx	lr

0800d77c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d77c:	b480      	push	{r7}
 800d77e:	b087      	sub	sp, #28
 800d780:	af00      	add	r7, sp, #0
 800d782:	60f8      	str	r0, [r7, #12]
 800d784:	60b9      	str	r1, [r7, #8]
 800d786:	607a      	str	r2, [r7, #4]
 800d788:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d78a:	68fb      	ldr	r3, [r7, #12]
 800d78c:	689b      	ldr	r3, [r3, #8]
 800d78e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d790:	697b      	ldr	r3, [r7, #20]
 800d792:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d796:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d798:	683b      	ldr	r3, [r7, #0]
 800d79a:	021a      	lsls	r2, r3, #8
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	431a      	orrs	r2, r3
 800d7a0:	68bb      	ldr	r3, [r7, #8]
 800d7a2:	4313      	orrs	r3, r2
 800d7a4:	697a      	ldr	r2, [r7, #20]
 800d7a6:	4313      	orrs	r3, r2
 800d7a8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d7aa:	68fb      	ldr	r3, [r7, #12]
 800d7ac:	697a      	ldr	r2, [r7, #20]
 800d7ae:	609a      	str	r2, [r3, #8]
}
 800d7b0:	bf00      	nop
 800d7b2:	371c      	adds	r7, #28
 800d7b4:	46bd      	mov	sp, r7
 800d7b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7ba:	4770      	bx	lr

0800d7bc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800d7bc:	b480      	push	{r7}
 800d7be:	b087      	sub	sp, #28
 800d7c0:	af00      	add	r7, sp, #0
 800d7c2:	60f8      	str	r0, [r7, #12]
 800d7c4:	60b9      	str	r1, [r7, #8]
 800d7c6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800d7c8:	68bb      	ldr	r3, [r7, #8]
 800d7ca:	f003 031f 	and.w	r3, r3, #31
 800d7ce:	2201      	movs	r2, #1
 800d7d0:	fa02 f303 	lsl.w	r3, r2, r3
 800d7d4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800d7d6:	68fb      	ldr	r3, [r7, #12]
 800d7d8:	6a1a      	ldr	r2, [r3, #32]
 800d7da:	697b      	ldr	r3, [r7, #20]
 800d7dc:	43db      	mvns	r3, r3
 800d7de:	401a      	ands	r2, r3
 800d7e0:	68fb      	ldr	r3, [r7, #12]
 800d7e2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800d7e4:	68fb      	ldr	r3, [r7, #12]
 800d7e6:	6a1a      	ldr	r2, [r3, #32]
 800d7e8:	68bb      	ldr	r3, [r7, #8]
 800d7ea:	f003 031f 	and.w	r3, r3, #31
 800d7ee:	6879      	ldr	r1, [r7, #4]
 800d7f0:	fa01 f303 	lsl.w	r3, r1, r3
 800d7f4:	431a      	orrs	r2, r3
 800d7f6:	68fb      	ldr	r3, [r7, #12]
 800d7f8:	621a      	str	r2, [r3, #32]
}
 800d7fa:	bf00      	nop
 800d7fc:	371c      	adds	r7, #28
 800d7fe:	46bd      	mov	sp, r7
 800d800:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d804:	4770      	bx	lr

0800d806 <HAL_TIMEx_PWMN_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d806:	b580      	push	{r7, lr}
 800d808:	b084      	sub	sp, #16
 800d80a:	af00      	add	r7, sp, #0
 800d80c:	6078      	str	r0, [r7, #4]
 800d80e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800d810:	683b      	ldr	r3, [r7, #0]
 800d812:	2b04      	cmp	r3, #4
 800d814:	d00d      	beq.n	800d832 <HAL_TIMEx_PWMN_Start_IT+0x2c>
 800d816:	2b08      	cmp	r3, #8
 800d818:	d014      	beq.n	800d844 <HAL_TIMEx_PWMN_Start_IT+0x3e>
 800d81a:	2b00      	cmp	r3, #0
 800d81c:	d000      	beq.n	800d820 <HAL_TIMEx_PWMN_Start_IT+0x1a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
      break;
    }

    default:
      break;
 800d81e:	e01a      	b.n	800d856 <HAL_TIMEx_PWMN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 800d820:	687b      	ldr	r3, [r7, #4]
 800d822:	681b      	ldr	r3, [r3, #0]
 800d824:	68da      	ldr	r2, [r3, #12]
 800d826:	687b      	ldr	r3, [r7, #4]
 800d828:	681b      	ldr	r3, [r3, #0]
 800d82a:	f042 0202 	orr.w	r2, r2, #2
 800d82e:	60da      	str	r2, [r3, #12]
      break;
 800d830:	e011      	b.n	800d856 <HAL_TIMEx_PWMN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	681b      	ldr	r3, [r3, #0]
 800d836:	68da      	ldr	r2, [r3, #12]
 800d838:	687b      	ldr	r3, [r7, #4]
 800d83a:	681b      	ldr	r3, [r3, #0]
 800d83c:	f042 0204 	orr.w	r2, r2, #4
 800d840:	60da      	str	r2, [r3, #12]
      break;
 800d842:	e008      	b.n	800d856 <HAL_TIMEx_PWMN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800d844:	687b      	ldr	r3, [r7, #4]
 800d846:	681b      	ldr	r3, [r3, #0]
 800d848:	68da      	ldr	r2, [r3, #12]
 800d84a:	687b      	ldr	r3, [r7, #4]
 800d84c:	681b      	ldr	r3, [r3, #0]
 800d84e:	f042 0208 	orr.w	r2, r2, #8
 800d852:	60da      	str	r2, [r3, #12]
      break;
 800d854:	bf00      	nop
  }

  /* Enable the TIM Break interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	681b      	ldr	r3, [r3, #0]
 800d85a:	68da      	ldr	r2, [r3, #12]
 800d85c:	687b      	ldr	r3, [r7, #4]
 800d85e:	681b      	ldr	r3, [r3, #0]
 800d860:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800d864:	60da      	str	r2, [r3, #12]

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800d866:	687b      	ldr	r3, [r7, #4]
 800d868:	681b      	ldr	r3, [r3, #0]
 800d86a:	2204      	movs	r2, #4
 800d86c:	6839      	ldr	r1, [r7, #0]
 800d86e:	4618      	mov	r0, r3
 800d870:	f000 f93f 	bl	800daf2 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	681b      	ldr	r3, [r3, #0]
 800d878:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d87a:	687b      	ldr	r3, [r7, #4]
 800d87c:	681b      	ldr	r3, [r3, #0]
 800d87e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800d882:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800d884:	687b      	ldr	r3, [r7, #4]
 800d886:	681b      	ldr	r3, [r3, #0]
 800d888:	689b      	ldr	r3, [r3, #8]
 800d88a:	f003 0307 	and.w	r3, r3, #7
 800d88e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800d890:	68fb      	ldr	r3, [r7, #12]
 800d892:	2b06      	cmp	r3, #6
 800d894:	d007      	beq.n	800d8a6 <HAL_TIMEx_PWMN_Start_IT+0xa0>
  {
    __HAL_TIM_ENABLE(htim);
 800d896:	687b      	ldr	r3, [r7, #4]
 800d898:	681b      	ldr	r3, [r3, #0]
 800d89a:	681a      	ldr	r2, [r3, #0]
 800d89c:	687b      	ldr	r3, [r7, #4]
 800d89e:	681b      	ldr	r3, [r3, #0]
 800d8a0:	f042 0201 	orr.w	r2, r2, #1
 800d8a4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800d8a6:	2300      	movs	r3, #0
}
 800d8a8:	4618      	mov	r0, r3
 800d8aa:	3710      	adds	r7, #16
 800d8ac:	46bd      	mov	sp, r7
 800d8ae:	bd80      	pop	{r7, pc}

0800d8b0 <HAL_TIMEx_PWMN_Stop_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800d8b0:	b580      	push	{r7, lr}
 800d8b2:	b084      	sub	sp, #16
 800d8b4:	af00      	add	r7, sp, #0
 800d8b6:	6078      	str	r0, [r7, #4]
 800d8b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccer;

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800d8ba:	683b      	ldr	r3, [r7, #0]
 800d8bc:	2b04      	cmp	r3, #4
 800d8be:	d00d      	beq.n	800d8dc <HAL_TIMEx_PWMN_Stop_IT+0x2c>
 800d8c0:	2b08      	cmp	r3, #8
 800d8c2:	d014      	beq.n	800d8ee <HAL_TIMEx_PWMN_Stop_IT+0x3e>
 800d8c4:	2b00      	cmp	r3, #0
 800d8c6:	d000      	beq.n	800d8ca <HAL_TIMEx_PWMN_Stop_IT+0x1a>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
      break;
    }

    default:
      break;
 800d8c8:	e01a      	b.n	800d900 <HAL_TIMEx_PWMN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	681b      	ldr	r3, [r3, #0]
 800d8ce:	68da      	ldr	r2, [r3, #12]
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	681b      	ldr	r3, [r3, #0]
 800d8d4:	f022 0202 	bic.w	r2, r2, #2
 800d8d8:	60da      	str	r2, [r3, #12]
      break;
 800d8da:	e011      	b.n	800d900 <HAL_TIMEx_PWMN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	681b      	ldr	r3, [r3, #0]
 800d8e0:	68da      	ldr	r2, [r3, #12]
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	681b      	ldr	r3, [r3, #0]
 800d8e6:	f022 0204 	bic.w	r2, r2, #4
 800d8ea:	60da      	str	r2, [r3, #12]
      break;
 800d8ec:	e008      	b.n	800d900 <HAL_TIMEx_PWMN_Stop_IT+0x50>
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	681b      	ldr	r3, [r3, #0]
 800d8f2:	68da      	ldr	r2, [r3, #12]
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	681b      	ldr	r3, [r3, #0]
 800d8f8:	f022 0208 	bic.w	r2, r2, #8
 800d8fc:	60da      	str	r2, [r3, #12]
      break;
 800d8fe:	bf00      	nop
  }

  /* Disable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_DISABLE);
 800d900:	687b      	ldr	r3, [r7, #4]
 800d902:	681b      	ldr	r3, [r3, #0]
 800d904:	2200      	movs	r2, #0
 800d906:	6839      	ldr	r1, [r7, #0]
 800d908:	4618      	mov	r0, r3
 800d90a:	f000 f8f2 	bl	800daf2 <TIM_CCxNChannelCmd>

  /* Disable the TIM Break interrupt (only if no more channel is active) */
  tmpccer = htim->Instance->CCER;
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	681b      	ldr	r3, [r3, #0]
 800d912:	6a1b      	ldr	r3, [r3, #32]
 800d914:	60fb      	str	r3, [r7, #12]
  if ((tmpccer & (TIM_CCER_CC1NE | TIM_CCER_CC2NE | TIM_CCER_CC3NE)) == (uint32_t)RESET)
 800d916:	68fa      	ldr	r2, [r7, #12]
 800d918:	f240 4344 	movw	r3, #1092	; 0x444
 800d91c:	4013      	ands	r3, r2
 800d91e:	2b00      	cmp	r3, #0
 800d920:	d107      	bne.n	800d932 <HAL_TIMEx_PWMN_Stop_IT+0x82>
  {
    __HAL_TIM_DISABLE_IT(htim, TIM_IT_BREAK);
 800d922:	687b      	ldr	r3, [r7, #4]
 800d924:	681b      	ldr	r3, [r3, #0]
 800d926:	68da      	ldr	r2, [r3, #12]
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	681b      	ldr	r3, [r3, #0]
 800d92c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800d930:	60da      	str	r2, [r3, #12]
  }

  /* Disable the Main Output */
  __HAL_TIM_MOE_DISABLE(htim);
 800d932:	687b      	ldr	r3, [r7, #4]
 800d934:	681b      	ldr	r3, [r3, #0]
 800d936:	6a1a      	ldr	r2, [r3, #32]
 800d938:	f241 1311 	movw	r3, #4369	; 0x1111
 800d93c:	4013      	ands	r3, r2
 800d93e:	2b00      	cmp	r3, #0
 800d940:	d10f      	bne.n	800d962 <HAL_TIMEx_PWMN_Stop_IT+0xb2>
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	681b      	ldr	r3, [r3, #0]
 800d946:	6a1a      	ldr	r2, [r3, #32]
 800d948:	f240 4344 	movw	r3, #1092	; 0x444
 800d94c:	4013      	ands	r3, r2
 800d94e:	2b00      	cmp	r3, #0
 800d950:	d107      	bne.n	800d962 <HAL_TIMEx_PWMN_Stop_IT+0xb2>
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	681b      	ldr	r3, [r3, #0]
 800d956:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	681b      	ldr	r3, [r3, #0]
 800d95c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800d960:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800d962:	687b      	ldr	r3, [r7, #4]
 800d964:	681b      	ldr	r3, [r3, #0]
 800d966:	6a1a      	ldr	r2, [r3, #32]
 800d968:	f241 1311 	movw	r3, #4369	; 0x1111
 800d96c:	4013      	ands	r3, r2
 800d96e:	2b00      	cmp	r3, #0
 800d970:	d10f      	bne.n	800d992 <HAL_TIMEx_PWMN_Stop_IT+0xe2>
 800d972:	687b      	ldr	r3, [r7, #4]
 800d974:	681b      	ldr	r3, [r3, #0]
 800d976:	6a1a      	ldr	r2, [r3, #32]
 800d978:	f240 4344 	movw	r3, #1092	; 0x444
 800d97c:	4013      	ands	r3, r2
 800d97e:	2b00      	cmp	r3, #0
 800d980:	d107      	bne.n	800d992 <HAL_TIMEx_PWMN_Stop_IT+0xe2>
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	681b      	ldr	r3, [r3, #0]
 800d986:	681a      	ldr	r2, [r3, #0]
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	681b      	ldr	r3, [r3, #0]
 800d98c:	f022 0201 	bic.w	r2, r2, #1
 800d990:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800d992:	2300      	movs	r3, #0
}
 800d994:	4618      	mov	r0, r3
 800d996:	3710      	adds	r7, #16
 800d998:	46bd      	mov	sp, r7
 800d99a:	bd80      	pop	{r7, pc}

0800d99c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d99c:	b480      	push	{r7}
 800d99e:	b085      	sub	sp, #20
 800d9a0:	af00      	add	r7, sp, #0
 800d9a2:	6078      	str	r0, [r7, #4]
 800d9a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d9a6:	687b      	ldr	r3, [r7, #4]
 800d9a8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d9ac:	2b01      	cmp	r3, #1
 800d9ae:	d101      	bne.n	800d9b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d9b0:	2302      	movs	r3, #2
 800d9b2:	e032      	b.n	800da1a <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800d9b4:	687b      	ldr	r3, [r7, #4]
 800d9b6:	2201      	movs	r2, #1
 800d9b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	2202      	movs	r2, #2
 800d9c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d9c4:	687b      	ldr	r3, [r7, #4]
 800d9c6:	681b      	ldr	r3, [r3, #0]
 800d9c8:	685b      	ldr	r3, [r3, #4]
 800d9ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	681b      	ldr	r3, [r3, #0]
 800d9d0:	689b      	ldr	r3, [r3, #8]
 800d9d2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d9d4:	68fb      	ldr	r3, [r7, #12]
 800d9d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d9da:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d9dc:	683b      	ldr	r3, [r7, #0]
 800d9de:	681b      	ldr	r3, [r3, #0]
 800d9e0:	68fa      	ldr	r2, [r7, #12]
 800d9e2:	4313      	orrs	r3, r2
 800d9e4:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800d9e6:	68bb      	ldr	r3, [r7, #8]
 800d9e8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d9ec:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d9ee:	683b      	ldr	r3, [r7, #0]
 800d9f0:	685b      	ldr	r3, [r3, #4]
 800d9f2:	68ba      	ldr	r2, [r7, #8]
 800d9f4:	4313      	orrs	r3, r2
 800d9f6:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d9f8:	687b      	ldr	r3, [r7, #4]
 800d9fa:	681b      	ldr	r3, [r3, #0]
 800d9fc:	68fa      	ldr	r2, [r7, #12]
 800d9fe:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	681b      	ldr	r3, [r3, #0]
 800da04:	68ba      	ldr	r2, [r7, #8]
 800da06:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	2201      	movs	r2, #1
 800da0c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800da10:	687b      	ldr	r3, [r7, #4]
 800da12:	2200      	movs	r2, #0
 800da14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800da18:	2300      	movs	r3, #0
}
 800da1a:	4618      	mov	r0, r3
 800da1c:	3714      	adds	r7, #20
 800da1e:	46bd      	mov	sp, r7
 800da20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da24:	4770      	bx	lr

0800da26 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800da26:	b480      	push	{r7}
 800da28:	b085      	sub	sp, #20
 800da2a:	af00      	add	r7, sp, #0
 800da2c:	6078      	str	r0, [r7, #4]
 800da2e:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800da30:	2300      	movs	r3, #0
 800da32:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800da3a:	2b01      	cmp	r3, #1
 800da3c:	d101      	bne.n	800da42 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800da3e:	2302      	movs	r3, #2
 800da40:	e03d      	b.n	800dabe <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	2201      	movs	r2, #1
 800da46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800da4a:	68fb      	ldr	r3, [r7, #12]
 800da4c:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800da50:	683b      	ldr	r3, [r7, #0]
 800da52:	68db      	ldr	r3, [r3, #12]
 800da54:	4313      	orrs	r3, r2
 800da56:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800da58:	68fb      	ldr	r3, [r7, #12]
 800da5a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800da5e:	683b      	ldr	r3, [r7, #0]
 800da60:	689b      	ldr	r3, [r3, #8]
 800da62:	4313      	orrs	r3, r2
 800da64:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800da66:	68fb      	ldr	r3, [r7, #12]
 800da68:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800da6c:	683b      	ldr	r3, [r7, #0]
 800da6e:	685b      	ldr	r3, [r3, #4]
 800da70:	4313      	orrs	r3, r2
 800da72:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800da74:	68fb      	ldr	r3, [r7, #12]
 800da76:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800da7a:	683b      	ldr	r3, [r7, #0]
 800da7c:	681b      	ldr	r3, [r3, #0]
 800da7e:	4313      	orrs	r3, r2
 800da80:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800da82:	68fb      	ldr	r3, [r7, #12]
 800da84:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800da88:	683b      	ldr	r3, [r7, #0]
 800da8a:	691b      	ldr	r3, [r3, #16]
 800da8c:	4313      	orrs	r3, r2
 800da8e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800da90:	68fb      	ldr	r3, [r7, #12]
 800da92:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800da96:	683b      	ldr	r3, [r7, #0]
 800da98:	695b      	ldr	r3, [r3, #20]
 800da9a:	4313      	orrs	r3, r2
 800da9c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800da9e:	68fb      	ldr	r3, [r7, #12]
 800daa0:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800daa4:	683b      	ldr	r3, [r7, #0]
 800daa6:	69db      	ldr	r3, [r3, #28]
 800daa8:	4313      	orrs	r3, r2
 800daaa:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	681b      	ldr	r3, [r3, #0]
 800dab0:	68fa      	ldr	r2, [r7, #12]
 800dab2:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	2200      	movs	r2, #0
 800dab8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800dabc:	2300      	movs	r3, #0
}
 800dabe:	4618      	mov	r0, r3
 800dac0:	3714      	adds	r7, #20
 800dac2:	46bd      	mov	sp, r7
 800dac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dac8:	4770      	bx	lr

0800daca <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800daca:	b480      	push	{r7}
 800dacc:	b083      	sub	sp, #12
 800dace:	af00      	add	r7, sp, #0
 800dad0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800dad2:	bf00      	nop
 800dad4:	370c      	adds	r7, #12
 800dad6:	46bd      	mov	sp, r7
 800dad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dadc:	4770      	bx	lr

0800dade <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800dade:	b480      	push	{r7}
 800dae0:	b083      	sub	sp, #12
 800dae2:	af00      	add	r7, sp, #0
 800dae4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800dae6:	bf00      	nop
 800dae8:	370c      	adds	r7, #12
 800daea:	46bd      	mov	sp, r7
 800daec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800daf0:	4770      	bx	lr

0800daf2 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800daf2:	b480      	push	{r7}
 800daf4:	b087      	sub	sp, #28
 800daf6:	af00      	add	r7, sp, #0
 800daf8:	60f8      	str	r0, [r7, #12]
 800dafa:	60b9      	str	r1, [r7, #8]
 800dafc:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800dafe:	68bb      	ldr	r3, [r7, #8]
 800db00:	f003 031f 	and.w	r3, r3, #31
 800db04:	2204      	movs	r2, #4
 800db06:	fa02 f303 	lsl.w	r3, r2, r3
 800db0a:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 800db0c:	68fb      	ldr	r3, [r7, #12]
 800db0e:	6a1a      	ldr	r2, [r3, #32]
 800db10:	697b      	ldr	r3, [r7, #20]
 800db12:	43db      	mvns	r3, r3
 800db14:	401a      	ands	r2, r3
 800db16:	68fb      	ldr	r3, [r7, #12]
 800db18:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800db1a:	68fb      	ldr	r3, [r7, #12]
 800db1c:	6a1a      	ldr	r2, [r3, #32]
 800db1e:	68bb      	ldr	r3, [r7, #8]
 800db20:	f003 031f 	and.w	r3, r3, #31
 800db24:	6879      	ldr	r1, [r7, #4]
 800db26:	fa01 f303 	lsl.w	r3, r1, r3
 800db2a:	431a      	orrs	r2, r3
 800db2c:	68fb      	ldr	r3, [r7, #12]
 800db2e:	621a      	str	r2, [r3, #32]
}
 800db30:	bf00      	nop
 800db32:	371c      	adds	r7, #28
 800db34:	46bd      	mov	sp, r7
 800db36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db3a:	4770      	bx	lr

0800db3c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800db3c:	b580      	push	{r7, lr}
 800db3e:	b082      	sub	sp, #8
 800db40:	af00      	add	r7, sp, #0
 800db42:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800db44:	687b      	ldr	r3, [r7, #4]
 800db46:	2b00      	cmp	r3, #0
 800db48:	d101      	bne.n	800db4e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800db4a:	2301      	movs	r3, #1
 800db4c:	e03f      	b.n	800dbce <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800db54:	b2db      	uxtb	r3, r3
 800db56:	2b00      	cmp	r3, #0
 800db58:	d106      	bne.n	800db68 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	2200      	movs	r2, #0
 800db5e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800db62:	6878      	ldr	r0, [r7, #4]
 800db64:	f004 f90a 	bl	8011d7c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800db68:	687b      	ldr	r3, [r7, #4]
 800db6a:	2224      	movs	r2, #36	; 0x24
 800db6c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	681b      	ldr	r3, [r3, #0]
 800db74:	68da      	ldr	r2, [r3, #12]
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	681b      	ldr	r3, [r3, #0]
 800db7a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800db7e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800db80:	6878      	ldr	r0, [r7, #4]
 800db82:	f000 fa65 	bl	800e050 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	681b      	ldr	r3, [r3, #0]
 800db8a:	691a      	ldr	r2, [r3, #16]
 800db8c:	687b      	ldr	r3, [r7, #4]
 800db8e:	681b      	ldr	r3, [r3, #0]
 800db90:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800db94:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800db96:	687b      	ldr	r3, [r7, #4]
 800db98:	681b      	ldr	r3, [r3, #0]
 800db9a:	695a      	ldr	r2, [r3, #20]
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	681b      	ldr	r3, [r3, #0]
 800dba0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800dba4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	681b      	ldr	r3, [r3, #0]
 800dbaa:	68da      	ldr	r2, [r3, #12]
 800dbac:	687b      	ldr	r3, [r7, #4]
 800dbae:	681b      	ldr	r3, [r3, #0]
 800dbb0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800dbb4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	2200      	movs	r2, #0
 800dbba:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800dbbc:	687b      	ldr	r3, [r7, #4]
 800dbbe:	2220      	movs	r2, #32
 800dbc0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800dbc4:	687b      	ldr	r3, [r7, #4]
 800dbc6:	2220      	movs	r2, #32
 800dbc8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800dbcc:	2300      	movs	r3, #0
}
 800dbce:	4618      	mov	r0, r3
 800dbd0:	3708      	adds	r7, #8
 800dbd2:	46bd      	mov	sp, r7
 800dbd4:	bd80      	pop	{r7, pc}
	...

0800dbd8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800dbd8:	b580      	push	{r7, lr}
 800dbda:	b088      	sub	sp, #32
 800dbdc:	af00      	add	r7, sp, #0
 800dbde:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	681b      	ldr	r3, [r3, #0]
 800dbe4:	681b      	ldr	r3, [r3, #0]
 800dbe6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	681b      	ldr	r3, [r3, #0]
 800dbec:	68db      	ldr	r3, [r3, #12]
 800dbee:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	681b      	ldr	r3, [r3, #0]
 800dbf4:	695b      	ldr	r3, [r3, #20]
 800dbf6:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800dbf8:	2300      	movs	r3, #0
 800dbfa:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800dbfc:	2300      	movs	r3, #0
 800dbfe:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800dc00:	69fb      	ldr	r3, [r7, #28]
 800dc02:	f003 030f 	and.w	r3, r3, #15
 800dc06:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800dc08:	693b      	ldr	r3, [r7, #16]
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	d10d      	bne.n	800dc2a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800dc0e:	69fb      	ldr	r3, [r7, #28]
 800dc10:	f003 0320 	and.w	r3, r3, #32
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	d008      	beq.n	800dc2a <HAL_UART_IRQHandler+0x52>
 800dc18:	69bb      	ldr	r3, [r7, #24]
 800dc1a:	f003 0320 	and.w	r3, r3, #32
 800dc1e:	2b00      	cmp	r3, #0
 800dc20:	d003      	beq.n	800dc2a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800dc22:	6878      	ldr	r0, [r7, #4]
 800dc24:	f000 f992 	bl	800df4c <UART_Receive_IT>
      return;
 800dc28:	e0cc      	b.n	800ddc4 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800dc2a:	693b      	ldr	r3, [r7, #16]
 800dc2c:	2b00      	cmp	r3, #0
 800dc2e:	f000 80ab 	beq.w	800dd88 <HAL_UART_IRQHandler+0x1b0>
 800dc32:	697b      	ldr	r3, [r7, #20]
 800dc34:	f003 0301 	and.w	r3, r3, #1
 800dc38:	2b00      	cmp	r3, #0
 800dc3a:	d105      	bne.n	800dc48 <HAL_UART_IRQHandler+0x70>
 800dc3c:	69bb      	ldr	r3, [r7, #24]
 800dc3e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800dc42:	2b00      	cmp	r3, #0
 800dc44:	f000 80a0 	beq.w	800dd88 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800dc48:	69fb      	ldr	r3, [r7, #28]
 800dc4a:	f003 0301 	and.w	r3, r3, #1
 800dc4e:	2b00      	cmp	r3, #0
 800dc50:	d00a      	beq.n	800dc68 <HAL_UART_IRQHandler+0x90>
 800dc52:	69bb      	ldr	r3, [r7, #24]
 800dc54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800dc58:	2b00      	cmp	r3, #0
 800dc5a:	d005      	beq.n	800dc68 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dc60:	f043 0201 	orr.w	r2, r3, #1
 800dc64:	687b      	ldr	r3, [r7, #4]
 800dc66:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800dc68:	69fb      	ldr	r3, [r7, #28]
 800dc6a:	f003 0304 	and.w	r3, r3, #4
 800dc6e:	2b00      	cmp	r3, #0
 800dc70:	d00a      	beq.n	800dc88 <HAL_UART_IRQHandler+0xb0>
 800dc72:	697b      	ldr	r3, [r7, #20]
 800dc74:	f003 0301 	and.w	r3, r3, #1
 800dc78:	2b00      	cmp	r3, #0
 800dc7a:	d005      	beq.n	800dc88 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dc80:	f043 0202 	orr.w	r2, r3, #2
 800dc84:	687b      	ldr	r3, [r7, #4]
 800dc86:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800dc88:	69fb      	ldr	r3, [r7, #28]
 800dc8a:	f003 0302 	and.w	r3, r3, #2
 800dc8e:	2b00      	cmp	r3, #0
 800dc90:	d00a      	beq.n	800dca8 <HAL_UART_IRQHandler+0xd0>
 800dc92:	697b      	ldr	r3, [r7, #20]
 800dc94:	f003 0301 	and.w	r3, r3, #1
 800dc98:	2b00      	cmp	r3, #0
 800dc9a:	d005      	beq.n	800dca8 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800dc9c:	687b      	ldr	r3, [r7, #4]
 800dc9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dca0:	f043 0204 	orr.w	r2, r3, #4
 800dca4:	687b      	ldr	r3, [r7, #4]
 800dca6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800dca8:	69fb      	ldr	r3, [r7, #28]
 800dcaa:	f003 0308 	and.w	r3, r3, #8
 800dcae:	2b00      	cmp	r3, #0
 800dcb0:	d00a      	beq.n	800dcc8 <HAL_UART_IRQHandler+0xf0>
 800dcb2:	697b      	ldr	r3, [r7, #20]
 800dcb4:	f003 0301 	and.w	r3, r3, #1
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	d005      	beq.n	800dcc8 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dcc0:	f043 0208 	orr.w	r2, r3, #8
 800dcc4:	687b      	ldr	r3, [r7, #4]
 800dcc6:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800dcc8:	687b      	ldr	r3, [r7, #4]
 800dcca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dccc:	2b00      	cmp	r3, #0
 800dcce:	d078      	beq.n	800ddc2 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800dcd0:	69fb      	ldr	r3, [r7, #28]
 800dcd2:	f003 0320 	and.w	r3, r3, #32
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	d007      	beq.n	800dcea <HAL_UART_IRQHandler+0x112>
 800dcda:	69bb      	ldr	r3, [r7, #24]
 800dcdc:	f003 0320 	and.w	r3, r3, #32
 800dce0:	2b00      	cmp	r3, #0
 800dce2:	d002      	beq.n	800dcea <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 800dce4:	6878      	ldr	r0, [r7, #4]
 800dce6:	f000 f931 	bl	800df4c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800dcea:	687b      	ldr	r3, [r7, #4]
 800dcec:	681b      	ldr	r3, [r3, #0]
 800dcee:	695b      	ldr	r3, [r3, #20]
 800dcf0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dcf4:	2b40      	cmp	r3, #64	; 0x40
 800dcf6:	bf0c      	ite	eq
 800dcf8:	2301      	moveq	r3, #1
 800dcfa:	2300      	movne	r3, #0
 800dcfc:	b2db      	uxtb	r3, r3
 800dcfe:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800dd04:	f003 0308 	and.w	r3, r3, #8
 800dd08:	2b00      	cmp	r3, #0
 800dd0a:	d102      	bne.n	800dd12 <HAL_UART_IRQHandler+0x13a>
 800dd0c:	68fb      	ldr	r3, [r7, #12]
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	d031      	beq.n	800dd76 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800dd12:	6878      	ldr	r0, [r7, #4]
 800dd14:	f000 f87a 	bl	800de0c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dd18:	687b      	ldr	r3, [r7, #4]
 800dd1a:	681b      	ldr	r3, [r3, #0]
 800dd1c:	695b      	ldr	r3, [r3, #20]
 800dd1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dd22:	2b40      	cmp	r3, #64	; 0x40
 800dd24:	d123      	bne.n	800dd6e <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800dd26:	687b      	ldr	r3, [r7, #4]
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	695a      	ldr	r2, [r3, #20]
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	681b      	ldr	r3, [r3, #0]
 800dd30:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800dd34:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800dd36:	687b      	ldr	r3, [r7, #4]
 800dd38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dd3a:	2b00      	cmp	r3, #0
 800dd3c:	d013      	beq.n	800dd66 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dd42:	4a22      	ldr	r2, [pc, #136]	; (800ddcc <HAL_UART_IRQHandler+0x1f4>)
 800dd44:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800dd46:	687b      	ldr	r3, [r7, #4]
 800dd48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dd4a:	4618      	mov	r0, r3
 800dd4c:	f7fc fc0a 	bl	800a564 <HAL_DMA_Abort_IT>
 800dd50:	4603      	mov	r3, r0
 800dd52:	2b00      	cmp	r3, #0
 800dd54:	d016      	beq.n	800dd84 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800dd5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dd5c:	687a      	ldr	r2, [r7, #4]
 800dd5e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800dd60:	4610      	mov	r0, r2
 800dd62:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dd64:	e00e      	b.n	800dd84 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800dd66:	6878      	ldr	r0, [r7, #4]
 800dd68:	f000 f846 	bl	800ddf8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dd6c:	e00a      	b.n	800dd84 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800dd6e:	6878      	ldr	r0, [r7, #4]
 800dd70:	f000 f842 	bl	800ddf8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dd74:	e006      	b.n	800dd84 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800dd76:	6878      	ldr	r0, [r7, #4]
 800dd78:	f000 f83e 	bl	800ddf8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	2200      	movs	r2, #0
 800dd80:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800dd82:	e01e      	b.n	800ddc2 <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dd84:	bf00      	nop
    return;
 800dd86:	e01c      	b.n	800ddc2 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800dd88:	69fb      	ldr	r3, [r7, #28]
 800dd8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dd8e:	2b00      	cmp	r3, #0
 800dd90:	d008      	beq.n	800dda4 <HAL_UART_IRQHandler+0x1cc>
 800dd92:	69bb      	ldr	r3, [r7, #24]
 800dd94:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dd98:	2b00      	cmp	r3, #0
 800dd9a:	d003      	beq.n	800dda4 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 800dd9c:	6878      	ldr	r0, [r7, #4]
 800dd9e:	f000 f867 	bl	800de70 <UART_Transmit_IT>
    return;
 800dda2:	e00f      	b.n	800ddc4 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800dda4:	69fb      	ldr	r3, [r7, #28]
 800dda6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ddaa:	2b00      	cmp	r3, #0
 800ddac:	d00a      	beq.n	800ddc4 <HAL_UART_IRQHandler+0x1ec>
 800ddae:	69bb      	ldr	r3, [r7, #24]
 800ddb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ddb4:	2b00      	cmp	r3, #0
 800ddb6:	d005      	beq.n	800ddc4 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 800ddb8:	6878      	ldr	r0, [r7, #4]
 800ddba:	f000 f8af 	bl	800df1c <UART_EndTransmit_IT>
    return;
 800ddbe:	bf00      	nop
 800ddc0:	e000      	b.n	800ddc4 <HAL_UART_IRQHandler+0x1ec>
    return;
 800ddc2:	bf00      	nop
  }
}
 800ddc4:	3720      	adds	r7, #32
 800ddc6:	46bd      	mov	sp, r7
 800ddc8:	bd80      	pop	{r7, pc}
 800ddca:	bf00      	nop
 800ddcc:	0800de49 	.word	0x0800de49

0800ddd0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ddd0:	b480      	push	{r7}
 800ddd2:	b083      	sub	sp, #12
 800ddd4:	af00      	add	r7, sp, #0
 800ddd6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800ddd8:	bf00      	nop
 800ddda:	370c      	adds	r7, #12
 800dddc:	46bd      	mov	sp, r7
 800ddde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dde2:	4770      	bx	lr

0800dde4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800dde4:	b480      	push	{r7}
 800dde6:	b083      	sub	sp, #12
 800dde8:	af00      	add	r7, sp, #0
 800ddea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800ddec:	bf00      	nop
 800ddee:	370c      	adds	r7, #12
 800ddf0:	46bd      	mov	sp, r7
 800ddf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddf6:	4770      	bx	lr

0800ddf8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ddf8:	b480      	push	{r7}
 800ddfa:	b083      	sub	sp, #12
 800ddfc:	af00      	add	r7, sp, #0
 800ddfe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800de00:	bf00      	nop
 800de02:	370c      	adds	r7, #12
 800de04:	46bd      	mov	sp, r7
 800de06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de0a:	4770      	bx	lr

0800de0c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800de0c:	b480      	push	{r7}
 800de0e:	b083      	sub	sp, #12
 800de10:	af00      	add	r7, sp, #0
 800de12:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	681b      	ldr	r3, [r3, #0]
 800de18:	68da      	ldr	r2, [r3, #12]
 800de1a:	687b      	ldr	r3, [r7, #4]
 800de1c:	681b      	ldr	r3, [r3, #0]
 800de1e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800de22:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800de24:	687b      	ldr	r3, [r7, #4]
 800de26:	681b      	ldr	r3, [r3, #0]
 800de28:	695a      	ldr	r2, [r3, #20]
 800de2a:	687b      	ldr	r3, [r7, #4]
 800de2c:	681b      	ldr	r3, [r3, #0]
 800de2e:	f022 0201 	bic.w	r2, r2, #1
 800de32:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800de34:	687b      	ldr	r3, [r7, #4]
 800de36:	2220      	movs	r2, #32
 800de38:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800de3c:	bf00      	nop
 800de3e:	370c      	adds	r7, #12
 800de40:	46bd      	mov	sp, r7
 800de42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de46:	4770      	bx	lr

0800de48 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800de48:	b580      	push	{r7, lr}
 800de4a:	b084      	sub	sp, #16
 800de4c:	af00      	add	r7, sp, #0
 800de4e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800de50:	687b      	ldr	r3, [r7, #4]
 800de52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800de54:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800de56:	68fb      	ldr	r3, [r7, #12]
 800de58:	2200      	movs	r2, #0
 800de5a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800de5c:	68fb      	ldr	r3, [r7, #12]
 800de5e:	2200      	movs	r2, #0
 800de60:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800de62:	68f8      	ldr	r0, [r7, #12]
 800de64:	f7ff ffc8 	bl	800ddf8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800de68:	bf00      	nop
 800de6a:	3710      	adds	r7, #16
 800de6c:	46bd      	mov	sp, r7
 800de6e:	bd80      	pop	{r7, pc}

0800de70 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800de70:	b480      	push	{r7}
 800de72:	b085      	sub	sp, #20
 800de74:	af00      	add	r7, sp, #0
 800de76:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800de7e:	b2db      	uxtb	r3, r3
 800de80:	2b21      	cmp	r3, #33	; 0x21
 800de82:	d144      	bne.n	800df0e <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	689b      	ldr	r3, [r3, #8]
 800de88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800de8c:	d11a      	bne.n	800dec4 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	6a1b      	ldr	r3, [r3, #32]
 800de92:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800de94:	68fb      	ldr	r3, [r7, #12]
 800de96:	881b      	ldrh	r3, [r3, #0]
 800de98:	461a      	mov	r2, r3
 800de9a:	687b      	ldr	r3, [r7, #4]
 800de9c:	681b      	ldr	r3, [r3, #0]
 800de9e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800dea2:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	691b      	ldr	r3, [r3, #16]
 800dea8:	2b00      	cmp	r3, #0
 800deaa:	d105      	bne.n	800deb8 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	6a1b      	ldr	r3, [r3, #32]
 800deb0:	1c9a      	adds	r2, r3, #2
 800deb2:	687b      	ldr	r3, [r7, #4]
 800deb4:	621a      	str	r2, [r3, #32]
 800deb6:	e00e      	b.n	800ded6 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	6a1b      	ldr	r3, [r3, #32]
 800debc:	1c5a      	adds	r2, r3, #1
 800debe:	687b      	ldr	r3, [r7, #4]
 800dec0:	621a      	str	r2, [r3, #32]
 800dec2:	e008      	b.n	800ded6 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800dec4:	687b      	ldr	r3, [r7, #4]
 800dec6:	6a1b      	ldr	r3, [r3, #32]
 800dec8:	1c59      	adds	r1, r3, #1
 800deca:	687a      	ldr	r2, [r7, #4]
 800decc:	6211      	str	r1, [r2, #32]
 800dece:	781a      	ldrb	r2, [r3, #0]
 800ded0:	687b      	ldr	r3, [r7, #4]
 800ded2:	681b      	ldr	r3, [r3, #0]
 800ded4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800ded6:	687b      	ldr	r3, [r7, #4]
 800ded8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800deda:	b29b      	uxth	r3, r3
 800dedc:	3b01      	subs	r3, #1
 800dede:	b29b      	uxth	r3, r3
 800dee0:	687a      	ldr	r2, [r7, #4]
 800dee2:	4619      	mov	r1, r3
 800dee4:	84d1      	strh	r1, [r2, #38]	; 0x26
 800dee6:	2b00      	cmp	r3, #0
 800dee8:	d10f      	bne.n	800df0a <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800deea:	687b      	ldr	r3, [r7, #4]
 800deec:	681b      	ldr	r3, [r3, #0]
 800deee:	68da      	ldr	r2, [r3, #12]
 800def0:	687b      	ldr	r3, [r7, #4]
 800def2:	681b      	ldr	r3, [r3, #0]
 800def4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800def8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800defa:	687b      	ldr	r3, [r7, #4]
 800defc:	681b      	ldr	r3, [r3, #0]
 800defe:	68da      	ldr	r2, [r3, #12]
 800df00:	687b      	ldr	r3, [r7, #4]
 800df02:	681b      	ldr	r3, [r3, #0]
 800df04:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800df08:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800df0a:	2300      	movs	r3, #0
 800df0c:	e000      	b.n	800df10 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800df0e:	2302      	movs	r3, #2
  }
}
 800df10:	4618      	mov	r0, r3
 800df12:	3714      	adds	r7, #20
 800df14:	46bd      	mov	sp, r7
 800df16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df1a:	4770      	bx	lr

0800df1c <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800df1c:	b580      	push	{r7, lr}
 800df1e:	b082      	sub	sp, #8
 800df20:	af00      	add	r7, sp, #0
 800df22:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800df24:	687b      	ldr	r3, [r7, #4]
 800df26:	681b      	ldr	r3, [r3, #0]
 800df28:	68da      	ldr	r2, [r3, #12]
 800df2a:	687b      	ldr	r3, [r7, #4]
 800df2c:	681b      	ldr	r3, [r3, #0]
 800df2e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800df32:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	2220      	movs	r2, #32
 800df38:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800df3c:	6878      	ldr	r0, [r7, #4]
 800df3e:	f7ff ff47 	bl	800ddd0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800df42:	2300      	movs	r3, #0
}
 800df44:	4618      	mov	r0, r3
 800df46:	3708      	adds	r7, #8
 800df48:	46bd      	mov	sp, r7
 800df4a:	bd80      	pop	{r7, pc}

0800df4c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800df4c:	b580      	push	{r7, lr}
 800df4e:	b084      	sub	sp, #16
 800df50:	af00      	add	r7, sp, #0
 800df52:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800df54:	687b      	ldr	r3, [r7, #4]
 800df56:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800df5a:	b2db      	uxtb	r3, r3
 800df5c:	2b22      	cmp	r3, #34	; 0x22
 800df5e:	d171      	bne.n	800e044 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800df60:	687b      	ldr	r3, [r7, #4]
 800df62:	689b      	ldr	r3, [r3, #8]
 800df64:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800df68:	d123      	bne.n	800dfb2 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800df6a:	687b      	ldr	r3, [r7, #4]
 800df6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800df6e:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800df70:	687b      	ldr	r3, [r7, #4]
 800df72:	691b      	ldr	r3, [r3, #16]
 800df74:	2b00      	cmp	r3, #0
 800df76:	d10e      	bne.n	800df96 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	681b      	ldr	r3, [r3, #0]
 800df7c:	685b      	ldr	r3, [r3, #4]
 800df7e:	b29b      	uxth	r3, r3
 800df80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800df84:	b29a      	uxth	r2, r3
 800df86:	68fb      	ldr	r3, [r7, #12]
 800df88:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800df8e:	1c9a      	adds	r2, r3, #2
 800df90:	687b      	ldr	r3, [r7, #4]
 800df92:	629a      	str	r2, [r3, #40]	; 0x28
 800df94:	e029      	b.n	800dfea <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800df96:	687b      	ldr	r3, [r7, #4]
 800df98:	681b      	ldr	r3, [r3, #0]
 800df9a:	685b      	ldr	r3, [r3, #4]
 800df9c:	b29b      	uxth	r3, r3
 800df9e:	b2db      	uxtb	r3, r3
 800dfa0:	b29a      	uxth	r2, r3
 800dfa2:	68fb      	ldr	r3, [r7, #12]
 800dfa4:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dfaa:	1c5a      	adds	r2, r3, #1
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	629a      	str	r2, [r3, #40]	; 0x28
 800dfb0:	e01b      	b.n	800dfea <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800dfb2:	687b      	ldr	r3, [r7, #4]
 800dfb4:	691b      	ldr	r3, [r3, #16]
 800dfb6:	2b00      	cmp	r3, #0
 800dfb8:	d10a      	bne.n	800dfd0 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	681b      	ldr	r3, [r3, #0]
 800dfbe:	6858      	ldr	r0, [r3, #4]
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dfc4:	1c59      	adds	r1, r3, #1
 800dfc6:	687a      	ldr	r2, [r7, #4]
 800dfc8:	6291      	str	r1, [r2, #40]	; 0x28
 800dfca:	b2c2      	uxtb	r2, r0
 800dfcc:	701a      	strb	r2, [r3, #0]
 800dfce:	e00c      	b.n	800dfea <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	681b      	ldr	r3, [r3, #0]
 800dfd4:	685b      	ldr	r3, [r3, #4]
 800dfd6:	b2da      	uxtb	r2, r3
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dfdc:	1c58      	adds	r0, r3, #1
 800dfde:	6879      	ldr	r1, [r7, #4]
 800dfe0:	6288      	str	r0, [r1, #40]	; 0x28
 800dfe2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800dfe6:	b2d2      	uxtb	r2, r2
 800dfe8:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800dfea:	687b      	ldr	r3, [r7, #4]
 800dfec:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800dfee:	b29b      	uxth	r3, r3
 800dff0:	3b01      	subs	r3, #1
 800dff2:	b29b      	uxth	r3, r3
 800dff4:	687a      	ldr	r2, [r7, #4]
 800dff6:	4619      	mov	r1, r3
 800dff8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800dffa:	2b00      	cmp	r3, #0
 800dffc:	d120      	bne.n	800e040 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	681b      	ldr	r3, [r3, #0]
 800e002:	68da      	ldr	r2, [r3, #12]
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	681b      	ldr	r3, [r3, #0]
 800e008:	f022 0220 	bic.w	r2, r2, #32
 800e00c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	681b      	ldr	r3, [r3, #0]
 800e012:	68da      	ldr	r2, [r3, #12]
 800e014:	687b      	ldr	r3, [r7, #4]
 800e016:	681b      	ldr	r3, [r3, #0]
 800e018:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800e01c:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800e01e:	687b      	ldr	r3, [r7, #4]
 800e020:	681b      	ldr	r3, [r3, #0]
 800e022:	695a      	ldr	r2, [r3, #20]
 800e024:	687b      	ldr	r3, [r7, #4]
 800e026:	681b      	ldr	r3, [r3, #0]
 800e028:	f022 0201 	bic.w	r2, r2, #1
 800e02c:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e02e:	687b      	ldr	r3, [r7, #4]
 800e030:	2220      	movs	r2, #32
 800e032:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800e036:	6878      	ldr	r0, [r7, #4]
 800e038:	f7ff fed4 	bl	800dde4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800e03c:	2300      	movs	r3, #0
 800e03e:	e002      	b.n	800e046 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800e040:	2300      	movs	r3, #0
 800e042:	e000      	b.n	800e046 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800e044:	2302      	movs	r3, #2
  }
}
 800e046:	4618      	mov	r0, r3
 800e048:	3710      	adds	r7, #16
 800e04a:	46bd      	mov	sp, r7
 800e04c:	bd80      	pop	{r7, pc}
	...

0800e050 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800e050:	b5b0      	push	{r4, r5, r7, lr}
 800e052:	b084      	sub	sp, #16
 800e054:	af00      	add	r7, sp, #0
 800e056:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800e058:	687b      	ldr	r3, [r7, #4]
 800e05a:	681b      	ldr	r3, [r3, #0]
 800e05c:	691b      	ldr	r3, [r3, #16]
 800e05e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	68da      	ldr	r2, [r3, #12]
 800e066:	687b      	ldr	r3, [r7, #4]
 800e068:	681b      	ldr	r3, [r3, #0]
 800e06a:	430a      	orrs	r2, r1
 800e06c:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800e06e:	687b      	ldr	r3, [r7, #4]
 800e070:	689a      	ldr	r2, [r3, #8]
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	691b      	ldr	r3, [r3, #16]
 800e076:	431a      	orrs	r2, r3
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	695b      	ldr	r3, [r3, #20]
 800e07c:	431a      	orrs	r2, r3
 800e07e:	687b      	ldr	r3, [r7, #4]
 800e080:	69db      	ldr	r3, [r3, #28]
 800e082:	4313      	orrs	r3, r2
 800e084:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	681b      	ldr	r3, [r3, #0]
 800e08a:	68db      	ldr	r3, [r3, #12]
 800e08c:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800e090:	f023 030c 	bic.w	r3, r3, #12
 800e094:	687a      	ldr	r2, [r7, #4]
 800e096:	6812      	ldr	r2, [r2, #0]
 800e098:	68f9      	ldr	r1, [r7, #12]
 800e09a:	430b      	orrs	r3, r1
 800e09c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800e09e:	687b      	ldr	r3, [r7, #4]
 800e0a0:	681b      	ldr	r3, [r3, #0]
 800e0a2:	695b      	ldr	r3, [r3, #20]
 800e0a4:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	699a      	ldr	r2, [r3, #24]
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	681b      	ldr	r3, [r3, #0]
 800e0b0:	430a      	orrs	r2, r1
 800e0b2:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e0b4:	687b      	ldr	r3, [r7, #4]
 800e0b6:	69db      	ldr	r3, [r3, #28]
 800e0b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e0bc:	f040 80e4 	bne.w	800e288 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	681b      	ldr	r3, [r3, #0]
 800e0c4:	4aab      	ldr	r2, [pc, #684]	; (800e374 <UART_SetConfig+0x324>)
 800e0c6:	4293      	cmp	r3, r2
 800e0c8:	d004      	beq.n	800e0d4 <UART_SetConfig+0x84>
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	681b      	ldr	r3, [r3, #0]
 800e0ce:	4aaa      	ldr	r2, [pc, #680]	; (800e378 <UART_SetConfig+0x328>)
 800e0d0:	4293      	cmp	r3, r2
 800e0d2:	d16c      	bne.n	800e1ae <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800e0d4:	f7fd fa7a 	bl	800b5cc <HAL_RCC_GetPCLK2Freq>
 800e0d8:	4602      	mov	r2, r0
 800e0da:	4613      	mov	r3, r2
 800e0dc:	009b      	lsls	r3, r3, #2
 800e0de:	4413      	add	r3, r2
 800e0e0:	009a      	lsls	r2, r3, #2
 800e0e2:	441a      	add	r2, r3
 800e0e4:	687b      	ldr	r3, [r7, #4]
 800e0e6:	685b      	ldr	r3, [r3, #4]
 800e0e8:	005b      	lsls	r3, r3, #1
 800e0ea:	fbb2 f3f3 	udiv	r3, r2, r3
 800e0ee:	4aa3      	ldr	r2, [pc, #652]	; (800e37c <UART_SetConfig+0x32c>)
 800e0f0:	fba2 2303 	umull	r2, r3, r2, r3
 800e0f4:	095b      	lsrs	r3, r3, #5
 800e0f6:	011c      	lsls	r4, r3, #4
 800e0f8:	f7fd fa68 	bl	800b5cc <HAL_RCC_GetPCLK2Freq>
 800e0fc:	4602      	mov	r2, r0
 800e0fe:	4613      	mov	r3, r2
 800e100:	009b      	lsls	r3, r3, #2
 800e102:	4413      	add	r3, r2
 800e104:	009a      	lsls	r2, r3, #2
 800e106:	441a      	add	r2, r3
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	685b      	ldr	r3, [r3, #4]
 800e10c:	005b      	lsls	r3, r3, #1
 800e10e:	fbb2 f5f3 	udiv	r5, r2, r3
 800e112:	f7fd fa5b 	bl	800b5cc <HAL_RCC_GetPCLK2Freq>
 800e116:	4602      	mov	r2, r0
 800e118:	4613      	mov	r3, r2
 800e11a:	009b      	lsls	r3, r3, #2
 800e11c:	4413      	add	r3, r2
 800e11e:	009a      	lsls	r2, r3, #2
 800e120:	441a      	add	r2, r3
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	685b      	ldr	r3, [r3, #4]
 800e126:	005b      	lsls	r3, r3, #1
 800e128:	fbb2 f3f3 	udiv	r3, r2, r3
 800e12c:	4a93      	ldr	r2, [pc, #588]	; (800e37c <UART_SetConfig+0x32c>)
 800e12e:	fba2 2303 	umull	r2, r3, r2, r3
 800e132:	095b      	lsrs	r3, r3, #5
 800e134:	2264      	movs	r2, #100	; 0x64
 800e136:	fb02 f303 	mul.w	r3, r2, r3
 800e13a:	1aeb      	subs	r3, r5, r3
 800e13c:	00db      	lsls	r3, r3, #3
 800e13e:	3332      	adds	r3, #50	; 0x32
 800e140:	4a8e      	ldr	r2, [pc, #568]	; (800e37c <UART_SetConfig+0x32c>)
 800e142:	fba2 2303 	umull	r2, r3, r2, r3
 800e146:	095b      	lsrs	r3, r3, #5
 800e148:	005b      	lsls	r3, r3, #1
 800e14a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800e14e:	441c      	add	r4, r3
 800e150:	f7fd fa3c 	bl	800b5cc <HAL_RCC_GetPCLK2Freq>
 800e154:	4602      	mov	r2, r0
 800e156:	4613      	mov	r3, r2
 800e158:	009b      	lsls	r3, r3, #2
 800e15a:	4413      	add	r3, r2
 800e15c:	009a      	lsls	r2, r3, #2
 800e15e:	441a      	add	r2, r3
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	685b      	ldr	r3, [r3, #4]
 800e164:	005b      	lsls	r3, r3, #1
 800e166:	fbb2 f5f3 	udiv	r5, r2, r3
 800e16a:	f7fd fa2f 	bl	800b5cc <HAL_RCC_GetPCLK2Freq>
 800e16e:	4602      	mov	r2, r0
 800e170:	4613      	mov	r3, r2
 800e172:	009b      	lsls	r3, r3, #2
 800e174:	4413      	add	r3, r2
 800e176:	009a      	lsls	r2, r3, #2
 800e178:	441a      	add	r2, r3
 800e17a:	687b      	ldr	r3, [r7, #4]
 800e17c:	685b      	ldr	r3, [r3, #4]
 800e17e:	005b      	lsls	r3, r3, #1
 800e180:	fbb2 f3f3 	udiv	r3, r2, r3
 800e184:	4a7d      	ldr	r2, [pc, #500]	; (800e37c <UART_SetConfig+0x32c>)
 800e186:	fba2 2303 	umull	r2, r3, r2, r3
 800e18a:	095b      	lsrs	r3, r3, #5
 800e18c:	2264      	movs	r2, #100	; 0x64
 800e18e:	fb02 f303 	mul.w	r3, r2, r3
 800e192:	1aeb      	subs	r3, r5, r3
 800e194:	00db      	lsls	r3, r3, #3
 800e196:	3332      	adds	r3, #50	; 0x32
 800e198:	4a78      	ldr	r2, [pc, #480]	; (800e37c <UART_SetConfig+0x32c>)
 800e19a:	fba2 2303 	umull	r2, r3, r2, r3
 800e19e:	095b      	lsrs	r3, r3, #5
 800e1a0:	f003 0207 	and.w	r2, r3, #7
 800e1a4:	687b      	ldr	r3, [r7, #4]
 800e1a6:	681b      	ldr	r3, [r3, #0]
 800e1a8:	4422      	add	r2, r4
 800e1aa:	609a      	str	r2, [r3, #8]
 800e1ac:	e154      	b.n	800e458 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800e1ae:	f7fd f9f9 	bl	800b5a4 <HAL_RCC_GetPCLK1Freq>
 800e1b2:	4602      	mov	r2, r0
 800e1b4:	4613      	mov	r3, r2
 800e1b6:	009b      	lsls	r3, r3, #2
 800e1b8:	4413      	add	r3, r2
 800e1ba:	009a      	lsls	r2, r3, #2
 800e1bc:	441a      	add	r2, r3
 800e1be:	687b      	ldr	r3, [r7, #4]
 800e1c0:	685b      	ldr	r3, [r3, #4]
 800e1c2:	005b      	lsls	r3, r3, #1
 800e1c4:	fbb2 f3f3 	udiv	r3, r2, r3
 800e1c8:	4a6c      	ldr	r2, [pc, #432]	; (800e37c <UART_SetConfig+0x32c>)
 800e1ca:	fba2 2303 	umull	r2, r3, r2, r3
 800e1ce:	095b      	lsrs	r3, r3, #5
 800e1d0:	011c      	lsls	r4, r3, #4
 800e1d2:	f7fd f9e7 	bl	800b5a4 <HAL_RCC_GetPCLK1Freq>
 800e1d6:	4602      	mov	r2, r0
 800e1d8:	4613      	mov	r3, r2
 800e1da:	009b      	lsls	r3, r3, #2
 800e1dc:	4413      	add	r3, r2
 800e1de:	009a      	lsls	r2, r3, #2
 800e1e0:	441a      	add	r2, r3
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	685b      	ldr	r3, [r3, #4]
 800e1e6:	005b      	lsls	r3, r3, #1
 800e1e8:	fbb2 f5f3 	udiv	r5, r2, r3
 800e1ec:	f7fd f9da 	bl	800b5a4 <HAL_RCC_GetPCLK1Freq>
 800e1f0:	4602      	mov	r2, r0
 800e1f2:	4613      	mov	r3, r2
 800e1f4:	009b      	lsls	r3, r3, #2
 800e1f6:	4413      	add	r3, r2
 800e1f8:	009a      	lsls	r2, r3, #2
 800e1fa:	441a      	add	r2, r3
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	685b      	ldr	r3, [r3, #4]
 800e200:	005b      	lsls	r3, r3, #1
 800e202:	fbb2 f3f3 	udiv	r3, r2, r3
 800e206:	4a5d      	ldr	r2, [pc, #372]	; (800e37c <UART_SetConfig+0x32c>)
 800e208:	fba2 2303 	umull	r2, r3, r2, r3
 800e20c:	095b      	lsrs	r3, r3, #5
 800e20e:	2264      	movs	r2, #100	; 0x64
 800e210:	fb02 f303 	mul.w	r3, r2, r3
 800e214:	1aeb      	subs	r3, r5, r3
 800e216:	00db      	lsls	r3, r3, #3
 800e218:	3332      	adds	r3, #50	; 0x32
 800e21a:	4a58      	ldr	r2, [pc, #352]	; (800e37c <UART_SetConfig+0x32c>)
 800e21c:	fba2 2303 	umull	r2, r3, r2, r3
 800e220:	095b      	lsrs	r3, r3, #5
 800e222:	005b      	lsls	r3, r3, #1
 800e224:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800e228:	441c      	add	r4, r3
 800e22a:	f7fd f9bb 	bl	800b5a4 <HAL_RCC_GetPCLK1Freq>
 800e22e:	4602      	mov	r2, r0
 800e230:	4613      	mov	r3, r2
 800e232:	009b      	lsls	r3, r3, #2
 800e234:	4413      	add	r3, r2
 800e236:	009a      	lsls	r2, r3, #2
 800e238:	441a      	add	r2, r3
 800e23a:	687b      	ldr	r3, [r7, #4]
 800e23c:	685b      	ldr	r3, [r3, #4]
 800e23e:	005b      	lsls	r3, r3, #1
 800e240:	fbb2 f5f3 	udiv	r5, r2, r3
 800e244:	f7fd f9ae 	bl	800b5a4 <HAL_RCC_GetPCLK1Freq>
 800e248:	4602      	mov	r2, r0
 800e24a:	4613      	mov	r3, r2
 800e24c:	009b      	lsls	r3, r3, #2
 800e24e:	4413      	add	r3, r2
 800e250:	009a      	lsls	r2, r3, #2
 800e252:	441a      	add	r2, r3
 800e254:	687b      	ldr	r3, [r7, #4]
 800e256:	685b      	ldr	r3, [r3, #4]
 800e258:	005b      	lsls	r3, r3, #1
 800e25a:	fbb2 f3f3 	udiv	r3, r2, r3
 800e25e:	4a47      	ldr	r2, [pc, #284]	; (800e37c <UART_SetConfig+0x32c>)
 800e260:	fba2 2303 	umull	r2, r3, r2, r3
 800e264:	095b      	lsrs	r3, r3, #5
 800e266:	2264      	movs	r2, #100	; 0x64
 800e268:	fb02 f303 	mul.w	r3, r2, r3
 800e26c:	1aeb      	subs	r3, r5, r3
 800e26e:	00db      	lsls	r3, r3, #3
 800e270:	3332      	adds	r3, #50	; 0x32
 800e272:	4a42      	ldr	r2, [pc, #264]	; (800e37c <UART_SetConfig+0x32c>)
 800e274:	fba2 2303 	umull	r2, r3, r2, r3
 800e278:	095b      	lsrs	r3, r3, #5
 800e27a:	f003 0207 	and.w	r2, r3, #7
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	681b      	ldr	r3, [r3, #0]
 800e282:	4422      	add	r2, r4
 800e284:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 800e286:	e0e7      	b.n	800e458 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800e288:	687b      	ldr	r3, [r7, #4]
 800e28a:	681b      	ldr	r3, [r3, #0]
 800e28c:	4a39      	ldr	r2, [pc, #228]	; (800e374 <UART_SetConfig+0x324>)
 800e28e:	4293      	cmp	r3, r2
 800e290:	d004      	beq.n	800e29c <UART_SetConfig+0x24c>
 800e292:	687b      	ldr	r3, [r7, #4]
 800e294:	681b      	ldr	r3, [r3, #0]
 800e296:	4a38      	ldr	r2, [pc, #224]	; (800e378 <UART_SetConfig+0x328>)
 800e298:	4293      	cmp	r3, r2
 800e29a:	d171      	bne.n	800e380 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800e29c:	f7fd f996 	bl	800b5cc <HAL_RCC_GetPCLK2Freq>
 800e2a0:	4602      	mov	r2, r0
 800e2a2:	4613      	mov	r3, r2
 800e2a4:	009b      	lsls	r3, r3, #2
 800e2a6:	4413      	add	r3, r2
 800e2a8:	009a      	lsls	r2, r3, #2
 800e2aa:	441a      	add	r2, r3
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	685b      	ldr	r3, [r3, #4]
 800e2b0:	009b      	lsls	r3, r3, #2
 800e2b2:	fbb2 f3f3 	udiv	r3, r2, r3
 800e2b6:	4a31      	ldr	r2, [pc, #196]	; (800e37c <UART_SetConfig+0x32c>)
 800e2b8:	fba2 2303 	umull	r2, r3, r2, r3
 800e2bc:	095b      	lsrs	r3, r3, #5
 800e2be:	011c      	lsls	r4, r3, #4
 800e2c0:	f7fd f984 	bl	800b5cc <HAL_RCC_GetPCLK2Freq>
 800e2c4:	4602      	mov	r2, r0
 800e2c6:	4613      	mov	r3, r2
 800e2c8:	009b      	lsls	r3, r3, #2
 800e2ca:	4413      	add	r3, r2
 800e2cc:	009a      	lsls	r2, r3, #2
 800e2ce:	441a      	add	r2, r3
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	685b      	ldr	r3, [r3, #4]
 800e2d4:	009b      	lsls	r3, r3, #2
 800e2d6:	fbb2 f5f3 	udiv	r5, r2, r3
 800e2da:	f7fd f977 	bl	800b5cc <HAL_RCC_GetPCLK2Freq>
 800e2de:	4602      	mov	r2, r0
 800e2e0:	4613      	mov	r3, r2
 800e2e2:	009b      	lsls	r3, r3, #2
 800e2e4:	4413      	add	r3, r2
 800e2e6:	009a      	lsls	r2, r3, #2
 800e2e8:	441a      	add	r2, r3
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	685b      	ldr	r3, [r3, #4]
 800e2ee:	009b      	lsls	r3, r3, #2
 800e2f0:	fbb2 f3f3 	udiv	r3, r2, r3
 800e2f4:	4a21      	ldr	r2, [pc, #132]	; (800e37c <UART_SetConfig+0x32c>)
 800e2f6:	fba2 2303 	umull	r2, r3, r2, r3
 800e2fa:	095b      	lsrs	r3, r3, #5
 800e2fc:	2264      	movs	r2, #100	; 0x64
 800e2fe:	fb02 f303 	mul.w	r3, r2, r3
 800e302:	1aeb      	subs	r3, r5, r3
 800e304:	011b      	lsls	r3, r3, #4
 800e306:	3332      	adds	r3, #50	; 0x32
 800e308:	4a1c      	ldr	r2, [pc, #112]	; (800e37c <UART_SetConfig+0x32c>)
 800e30a:	fba2 2303 	umull	r2, r3, r2, r3
 800e30e:	095b      	lsrs	r3, r3, #5
 800e310:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e314:	441c      	add	r4, r3
 800e316:	f7fd f959 	bl	800b5cc <HAL_RCC_GetPCLK2Freq>
 800e31a:	4602      	mov	r2, r0
 800e31c:	4613      	mov	r3, r2
 800e31e:	009b      	lsls	r3, r3, #2
 800e320:	4413      	add	r3, r2
 800e322:	009a      	lsls	r2, r3, #2
 800e324:	441a      	add	r2, r3
 800e326:	687b      	ldr	r3, [r7, #4]
 800e328:	685b      	ldr	r3, [r3, #4]
 800e32a:	009b      	lsls	r3, r3, #2
 800e32c:	fbb2 f5f3 	udiv	r5, r2, r3
 800e330:	f7fd f94c 	bl	800b5cc <HAL_RCC_GetPCLK2Freq>
 800e334:	4602      	mov	r2, r0
 800e336:	4613      	mov	r3, r2
 800e338:	009b      	lsls	r3, r3, #2
 800e33a:	4413      	add	r3, r2
 800e33c:	009a      	lsls	r2, r3, #2
 800e33e:	441a      	add	r2, r3
 800e340:	687b      	ldr	r3, [r7, #4]
 800e342:	685b      	ldr	r3, [r3, #4]
 800e344:	009b      	lsls	r3, r3, #2
 800e346:	fbb2 f3f3 	udiv	r3, r2, r3
 800e34a:	4a0c      	ldr	r2, [pc, #48]	; (800e37c <UART_SetConfig+0x32c>)
 800e34c:	fba2 2303 	umull	r2, r3, r2, r3
 800e350:	095b      	lsrs	r3, r3, #5
 800e352:	2264      	movs	r2, #100	; 0x64
 800e354:	fb02 f303 	mul.w	r3, r2, r3
 800e358:	1aeb      	subs	r3, r5, r3
 800e35a:	011b      	lsls	r3, r3, #4
 800e35c:	3332      	adds	r3, #50	; 0x32
 800e35e:	4a07      	ldr	r2, [pc, #28]	; (800e37c <UART_SetConfig+0x32c>)
 800e360:	fba2 2303 	umull	r2, r3, r2, r3
 800e364:	095b      	lsrs	r3, r3, #5
 800e366:	f003 020f 	and.w	r2, r3, #15
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	681b      	ldr	r3, [r3, #0]
 800e36e:	4422      	add	r2, r4
 800e370:	609a      	str	r2, [r3, #8]
 800e372:	e071      	b.n	800e458 <UART_SetConfig+0x408>
 800e374:	40011000 	.word	0x40011000
 800e378:	40011400 	.word	0x40011400
 800e37c:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800e380:	f7fd f910 	bl	800b5a4 <HAL_RCC_GetPCLK1Freq>
 800e384:	4602      	mov	r2, r0
 800e386:	4613      	mov	r3, r2
 800e388:	009b      	lsls	r3, r3, #2
 800e38a:	4413      	add	r3, r2
 800e38c:	009a      	lsls	r2, r3, #2
 800e38e:	441a      	add	r2, r3
 800e390:	687b      	ldr	r3, [r7, #4]
 800e392:	685b      	ldr	r3, [r3, #4]
 800e394:	009b      	lsls	r3, r3, #2
 800e396:	fbb2 f3f3 	udiv	r3, r2, r3
 800e39a:	4a31      	ldr	r2, [pc, #196]	; (800e460 <UART_SetConfig+0x410>)
 800e39c:	fba2 2303 	umull	r2, r3, r2, r3
 800e3a0:	095b      	lsrs	r3, r3, #5
 800e3a2:	011c      	lsls	r4, r3, #4
 800e3a4:	f7fd f8fe 	bl	800b5a4 <HAL_RCC_GetPCLK1Freq>
 800e3a8:	4602      	mov	r2, r0
 800e3aa:	4613      	mov	r3, r2
 800e3ac:	009b      	lsls	r3, r3, #2
 800e3ae:	4413      	add	r3, r2
 800e3b0:	009a      	lsls	r2, r3, #2
 800e3b2:	441a      	add	r2, r3
 800e3b4:	687b      	ldr	r3, [r7, #4]
 800e3b6:	685b      	ldr	r3, [r3, #4]
 800e3b8:	009b      	lsls	r3, r3, #2
 800e3ba:	fbb2 f5f3 	udiv	r5, r2, r3
 800e3be:	f7fd f8f1 	bl	800b5a4 <HAL_RCC_GetPCLK1Freq>
 800e3c2:	4602      	mov	r2, r0
 800e3c4:	4613      	mov	r3, r2
 800e3c6:	009b      	lsls	r3, r3, #2
 800e3c8:	4413      	add	r3, r2
 800e3ca:	009a      	lsls	r2, r3, #2
 800e3cc:	441a      	add	r2, r3
 800e3ce:	687b      	ldr	r3, [r7, #4]
 800e3d0:	685b      	ldr	r3, [r3, #4]
 800e3d2:	009b      	lsls	r3, r3, #2
 800e3d4:	fbb2 f3f3 	udiv	r3, r2, r3
 800e3d8:	4a21      	ldr	r2, [pc, #132]	; (800e460 <UART_SetConfig+0x410>)
 800e3da:	fba2 2303 	umull	r2, r3, r2, r3
 800e3de:	095b      	lsrs	r3, r3, #5
 800e3e0:	2264      	movs	r2, #100	; 0x64
 800e3e2:	fb02 f303 	mul.w	r3, r2, r3
 800e3e6:	1aeb      	subs	r3, r5, r3
 800e3e8:	011b      	lsls	r3, r3, #4
 800e3ea:	3332      	adds	r3, #50	; 0x32
 800e3ec:	4a1c      	ldr	r2, [pc, #112]	; (800e460 <UART_SetConfig+0x410>)
 800e3ee:	fba2 2303 	umull	r2, r3, r2, r3
 800e3f2:	095b      	lsrs	r3, r3, #5
 800e3f4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e3f8:	441c      	add	r4, r3
 800e3fa:	f7fd f8d3 	bl	800b5a4 <HAL_RCC_GetPCLK1Freq>
 800e3fe:	4602      	mov	r2, r0
 800e400:	4613      	mov	r3, r2
 800e402:	009b      	lsls	r3, r3, #2
 800e404:	4413      	add	r3, r2
 800e406:	009a      	lsls	r2, r3, #2
 800e408:	441a      	add	r2, r3
 800e40a:	687b      	ldr	r3, [r7, #4]
 800e40c:	685b      	ldr	r3, [r3, #4]
 800e40e:	009b      	lsls	r3, r3, #2
 800e410:	fbb2 f5f3 	udiv	r5, r2, r3
 800e414:	f7fd f8c6 	bl	800b5a4 <HAL_RCC_GetPCLK1Freq>
 800e418:	4602      	mov	r2, r0
 800e41a:	4613      	mov	r3, r2
 800e41c:	009b      	lsls	r3, r3, #2
 800e41e:	4413      	add	r3, r2
 800e420:	009a      	lsls	r2, r3, #2
 800e422:	441a      	add	r2, r3
 800e424:	687b      	ldr	r3, [r7, #4]
 800e426:	685b      	ldr	r3, [r3, #4]
 800e428:	009b      	lsls	r3, r3, #2
 800e42a:	fbb2 f3f3 	udiv	r3, r2, r3
 800e42e:	4a0c      	ldr	r2, [pc, #48]	; (800e460 <UART_SetConfig+0x410>)
 800e430:	fba2 2303 	umull	r2, r3, r2, r3
 800e434:	095b      	lsrs	r3, r3, #5
 800e436:	2264      	movs	r2, #100	; 0x64
 800e438:	fb02 f303 	mul.w	r3, r2, r3
 800e43c:	1aeb      	subs	r3, r5, r3
 800e43e:	011b      	lsls	r3, r3, #4
 800e440:	3332      	adds	r3, #50	; 0x32
 800e442:	4a07      	ldr	r2, [pc, #28]	; (800e460 <UART_SetConfig+0x410>)
 800e444:	fba2 2303 	umull	r2, r3, r2, r3
 800e448:	095b      	lsrs	r3, r3, #5
 800e44a:	f003 020f 	and.w	r2, r3, #15
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	681b      	ldr	r3, [r3, #0]
 800e452:	4422      	add	r2, r4
 800e454:	609a      	str	r2, [r3, #8]
}
 800e456:	e7ff      	b.n	800e458 <UART_SetConfig+0x408>
 800e458:	bf00      	nop
 800e45a:	3710      	adds	r7, #16
 800e45c:	46bd      	mov	sp, r7
 800e45e:	bdb0      	pop	{r4, r5, r7, pc}
 800e460:	51eb851f 	.word	0x51eb851f

0800e464 <ACR_Init>:
ACR_TypeDef mainACR;



void ACR_Init()
{
 800e464:	b580      	push	{r7, lr}
 800e466:	af00      	add	r7, sp, #0

	memset(&mainACR, 0x00, sizeof(mainACR));
 800e468:	226c      	movs	r2, #108	; 0x6c
 800e46a:	2100      	movs	r1, #0
 800e46c:	4812      	ldr	r0, [pc, #72]	; (800e4b8 <ACR_Init+0x54>)
 800e46e:	f003 fd34 	bl	8011eda <memset>

	mainACR.Init.Kp = 0.1f;
 800e472:	4b11      	ldr	r3, [pc, #68]	; (800e4b8 <ACR_Init+0x54>)
 800e474:	4a11      	ldr	r2, [pc, #68]	; (800e4bc <ACR_Init+0x58>)
 800e476:	601a      	str	r2, [r3, #0]
	mainACR.Init.Ki = 400.0f;
 800e478:	4b0f      	ldr	r3, [pc, #60]	; (800e4b8 <ACR_Init+0x54>)
 800e47a:	4a11      	ldr	r2, [pc, #68]	; (800e4c0 <ACR_Init+0x5c>)
 800e47c:	605a      	str	r2, [r3, #4]

	mainACR.Init.Id_limit = 20.0f;
 800e47e:	4b0e      	ldr	r3, [pc, #56]	; (800e4b8 <ACR_Init+0x54>)
 800e480:	4a10      	ldr	r2, [pc, #64]	; (800e4c4 <ACR_Init+0x60>)
 800e482:	60da      	str	r2, [r3, #12]
	mainACR.Init.Iq_limit = 20.0f;
 800e484:	4b0c      	ldr	r3, [pc, #48]	; (800e4b8 <ACR_Init+0x54>)
 800e486:	4a0f      	ldr	r2, [pc, #60]	; (800e4c4 <ACR_Init+0x60>)
 800e488:	611a      	str	r2, [r3, #16]

	mainACR.Init.Id_error_integ_limit = 1.0f;
 800e48a:	4b0b      	ldr	r3, [pc, #44]	; (800e4b8 <ACR_Init+0x54>)
 800e48c:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800e490:	615a      	str	r2, [r3, #20]
	mainACR.Init.Iq_error_integ_limit = 1.0f;
 800e492:	4b09      	ldr	r3, [pc, #36]	; (800e4b8 <ACR_Init+0x54>)
 800e494:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800e498:	619a      	str	r2, [r3, #24]

	mainACR.Init.cycleTime = 100E-6;
 800e49a:	4b07      	ldr	r3, [pc, #28]	; (800e4b8 <ACR_Init+0x54>)
 800e49c:	4a0a      	ldr	r2, [pc, #40]	; (800e4c8 <ACR_Init+0x64>)
 800e49e:	609a      	str	r2, [r3, #8]

	mainACR.Init.hEncoder = &mainEncoder;
 800e4a0:	4b05      	ldr	r3, [pc, #20]	; (800e4b8 <ACR_Init+0x54>)
 800e4a2:	4a0a      	ldr	r2, [pc, #40]	; (800e4cc <ACR_Init+0x68>)
 800e4a4:	61da      	str	r2, [r3, #28]

	mainACR.Init.hCS = &mainCS;
 800e4a6:	4b04      	ldr	r3, [pc, #16]	; (800e4b8 <ACR_Init+0x54>)
 800e4a8:	4a09      	ldr	r2, [pc, #36]	; (800e4d0 <ACR_Init+0x6c>)
 800e4aa:	621a      	str	r2, [r3, #32]
	mainACR.Init.htim = &htim8;
 800e4ac:	4b02      	ldr	r3, [pc, #8]	; (800e4b8 <ACR_Init+0x54>)
 800e4ae:	4a09      	ldr	r2, [pc, #36]	; (800e4d4 <ACR_Init+0x70>)
 800e4b0:	625a      	str	r2, [r3, #36]	; 0x24

}
 800e4b2:	bf00      	nop
 800e4b4:	bd80      	pop	{r7, pc}
 800e4b6:	bf00      	nop
 800e4b8:	20004150 	.word	0x20004150
 800e4bc:	3dcccccd 	.word	0x3dcccccd
 800e4c0:	43c80000 	.word	0x43c80000
 800e4c4:	41a00000 	.word	0x41a00000
 800e4c8:	38d1b717 	.word	0x38d1b717
 800e4cc:	2000455c 	.word	0x2000455c
 800e4d0:	20004254 	.word	0x20004254
 800e4d4:	20004658 	.word	0x20004658

0800e4d8 <ACR_Start>:



void ACR_Start(ACR_TypeDef *hACR)
{
 800e4d8:	b580      	push	{r7, lr}
 800e4da:	b082      	sub	sp, #8
 800e4dc:	af00      	add	r7, sp, #0
 800e4de:	6078      	str	r0, [r7, #4]

	hACR->enable = 1;
 800e4e0:	687b      	ldr	r3, [r7, #4]
 800e4e2:	2201      	movs	r2, #1
 800e4e4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	ACR_Reset(hACR);
 800e4e8:	6878      	ldr	r0, [r7, #4]
 800e4ea:	f000 fa75 	bl	800e9d8 <ACR_Reset>

}
 800e4ee:	bf00      	nop
 800e4f0:	3708      	adds	r7, #8
 800e4f2:	46bd      	mov	sp, r7
 800e4f4:	bd80      	pop	{r7, pc}
	...

0800e4f8 <ACR_Refresh>:
}



inline void ACR_Refresh(ACR_TypeDef *hACR)
{
 800e4f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e4fc:	b082      	sub	sp, #8
 800e4fe:	af00      	add	r7, sp, #0
 800e500:	6078      	str	r0, [r7, #4]
	static float _Id_ref;
	static float _Iq_ref;

	static ACR_InitTypeDef *hACR_Init;

	hACR_Init = &hACR->Init;
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	4aa8      	ldr	r2, [pc, #672]	; (800e7a8 <ACR_Refresh+0x2b0>)
 800e506:	6013      	str	r3, [r2, #0]

	HAL_GPIO_WritePin(DB0_GPIO_Port, DB0_Pin, GPIO_PIN_SET);
 800e508:	2201      	movs	r2, #1
 800e50a:	2140      	movs	r1, #64	; 0x40
 800e50c:	48a7      	ldr	r0, [pc, #668]	; (800e7ac <ACR_Refresh+0x2b4>)
 800e50e:	f7fc ff41 	bl	800b394 <HAL_GPIO_WritePin>


	CurrentSensor_getIdq(&mainCS, &hACR->Id, &hACR->Iq, hACR_Init->hEncoder->cos_theta_re, hACR_Init->hEncoder->sin_theta_re);
 800e512:	687b      	ldr	r3, [r7, #4]
 800e514:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800e51e:	4ba2      	ldr	r3, [pc, #648]	; (800e7a8 <ACR_Refresh+0x2b0>)
 800e520:	681b      	ldr	r3, [r3, #0]
 800e522:	69db      	ldr	r3, [r3, #28]
 800e524:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 800e528:	4b9f      	ldr	r3, [pc, #636]	; (800e7a8 <ACR_Refresh+0x2b0>)
 800e52a:	681b      	ldr	r3, [r3, #0]
 800e52c:	69db      	ldr	r3, [r3, #28]
 800e52e:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 800e532:	eef0 0a47 	vmov.f32	s1, s14
 800e536:	eeb0 0a67 	vmov.f32	s0, s15
 800e53a:	489d      	ldr	r0, [pc, #628]	; (800e7b0 <ACR_Refresh+0x2b8>)
 800e53c:	f000 feb0 	bl	800f2a0 <CurrentSensor_getIdq>


	/*
	 * 
	 */
	if(hACR->forced_commute_enable)
 800e540:	687b      	ldr	r3, [r7, #4]
 800e542:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800e546:	2b00      	cmp	r3, #0
 800e548:	d03d      	beq.n	800e5c6 <ACR_Refresh+0xce>
	{

		hACR->forced_cos_theta_re = sin_table2[(int)((hACR->forced_theta_re * 0.3183f + 0.5f) * 5000.0f)];
 800e54a:	687b      	ldr	r3, [r7, #4]
 800e54c:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 800e550:	ed9f 7a98 	vldr	s14, [pc, #608]	; 800e7b4 <ACR_Refresh+0x2bc>
 800e554:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e558:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800e55c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e560:	ed9f 7a95 	vldr	s14, [pc, #596]	; 800e7b8 <ACR_Refresh+0x2c0>
 800e564:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e568:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e56c:	ee17 3a90 	vmov	r3, s15
 800e570:	4a92      	ldr	r2, [pc, #584]	; (800e7bc <ACR_Refresh+0x2c4>)
 800e572:	009b      	lsls	r3, r3, #2
 800e574:	4413      	add	r3, r2
 800e576:	681a      	ldr	r2, [r3, #0]
 800e578:	687b      	ldr	r3, [r7, #4]
 800e57a:	665a      	str	r2, [r3, #100]	; 0x64
		hACR->forced_sin_theta_re = sin_table2[(int)(hACR->forced_theta_re * 1591.54943f)];
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 800e582:	ed9f 7a8f 	vldr	s14, [pc, #572]	; 800e7c0 <ACR_Refresh+0x2c8>
 800e586:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e58a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800e58e:	ee17 3a90 	vmov	r3, s15
 800e592:	4a8a      	ldr	r2, [pc, #552]	; (800e7bc <ACR_Refresh+0x2c4>)
 800e594:	009b      	lsls	r3, r3, #2
 800e596:	4413      	add	r3, r2
 800e598:	681a      	ldr	r2, [r3, #0]
 800e59a:	687b      	ldr	r3, [r7, #4]
 800e59c:	669a      	str	r2, [r3, #104]	; 0x68

		CurrentSensor_getIdq(&mainCS, &hACR->Id, &hACR->Iq, hACR->forced_cos_theta_re, hACR->forced_sin_theta_re);
 800e59e:	687b      	ldr	r3, [r7, #4]
 800e5a0:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800e5a4:	687b      	ldr	r3, [r7, #4]
 800e5a6:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 800e5b0:	687b      	ldr	r3, [r7, #4]
 800e5b2:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 800e5b6:	eef0 0a47 	vmov.f32	s1, s14
 800e5ba:	eeb0 0a67 	vmov.f32	s0, s15
 800e5be:	487c      	ldr	r0, [pc, #496]	; (800e7b0 <ACR_Refresh+0x2b8>)
 800e5c0:	f000 fe6e 	bl	800f2a0 <CurrentSensor_getIdq>
 800e5c4:	e016      	b.n	800e5f4 <ACR_Refresh+0xfc>

	}
	else
	{

		CurrentSensor_getIdq(&mainCS, &hACR->Id, &hACR->Iq, hACR_Init->hEncoder->cos_theta_re, hACR_Init->hEncoder->sin_theta_re);
 800e5c6:	687b      	ldr	r3, [r7, #4]
 800e5c8:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800e5cc:	687b      	ldr	r3, [r7, #4]
 800e5ce:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800e5d2:	4b75      	ldr	r3, [pc, #468]	; (800e7a8 <ACR_Refresh+0x2b0>)
 800e5d4:	681b      	ldr	r3, [r3, #0]
 800e5d6:	69db      	ldr	r3, [r3, #28]
 800e5d8:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 800e5dc:	4b72      	ldr	r3, [pc, #456]	; (800e7a8 <ACR_Refresh+0x2b0>)
 800e5de:	681b      	ldr	r3, [r3, #0]
 800e5e0:	69db      	ldr	r3, [r3, #28]
 800e5e2:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 800e5e6:	eef0 0a47 	vmov.f32	s1, s14
 800e5ea:	eeb0 0a67 	vmov.f32	s0, s15
 800e5ee:	4870      	ldr	r0, [pc, #448]	; (800e7b0 <ACR_Refresh+0x2b8>)
 800e5f0:	f000 fe56 	bl	800f2a0 <CurrentSensor_getIdq>

	}



	if(hACR_Init->hEncoder->theta_re < M_PI)
 800e5f4:	4b6c      	ldr	r3, [pc, #432]	; (800e7a8 <ACR_Refresh+0x2b0>)
 800e5f6:	681b      	ldr	r3, [r3, #0]
 800e5f8:	69db      	ldr	r3, [r3, #28]
 800e5fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e5fc:	4618      	mov	r0, r3
 800e5fe:	f7f9 fed3 	bl	80083a8 <__aeabi_f2d>
 800e602:	a367      	add	r3, pc, #412	; (adr r3, 800e7a0 <ACR_Refresh+0x2a8>)
 800e604:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e608:	f7fa f998 	bl	800893c <__aeabi_dcmplt>
 800e60c:	4603      	mov	r3, r0
 800e60e:	2b00      	cmp	r3, #0
 800e610:	d005      	beq.n	800e61e <ACR_Refresh+0x126>
		HAL_GPIO_WritePin(DB1_GPIO_Port, DB1_Pin, GPIO_PIN_RESET);
 800e612:	2200      	movs	r2, #0
 800e614:	2140      	movs	r1, #64	; 0x40
 800e616:	486b      	ldr	r0, [pc, #428]	; (800e7c4 <ACR_Refresh+0x2cc>)
 800e618:	f7fc febc 	bl	800b394 <HAL_GPIO_WritePin>
 800e61c:	e004      	b.n	800e628 <ACR_Refresh+0x130>
	else
		HAL_GPIO_WritePin(DB1_GPIO_Port, DB1_Pin, GPIO_PIN_SET);
 800e61e:	2201      	movs	r2, #1
 800e620:	2140      	movs	r1, #64	; 0x40
 800e622:	4868      	ldr	r0, [pc, #416]	; (800e7c4 <ACR_Refresh+0x2cc>)
 800e624:	f7fc feb6 	bl	800b394 <HAL_GPIO_WritePin>



	/********** ACR (Auto Current Regulator) **********/

	if(hACR->enable /*&& soundCount == -1*/)
 800e628:	687b      	ldr	r3, [r7, #4]
 800e62a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800e62e:	2b00      	cmp	r3, #0
 800e630:	f000 81ac 	beq.w	800e98c <ACR_Refresh+0x494>
	{

		_Id_ref = hACR->Id_ref;
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e638:	4a63      	ldr	r2, [pc, #396]	; (800e7c8 <ACR_Refresh+0x2d0>)
 800e63a:	6013      	str	r3, [r2, #0]
		//_Iq_ref = hACR->Iq_ref + 0.75f * sin_table2[(int)((fmod(mainEncoder.theta * POLES + 4.14159f, 2.0f * M_PI) * 0.3183f + 0.5f) * 5000.0f)];
		_Iq_ref = hACR->Iq_ref;
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e640:	4a62      	ldr	r2, [pc, #392]	; (800e7cc <ACR_Refresh+0x2d4>)
 800e642:	6013      	str	r3, [r2, #0]


		if(_Id_ref < -hACR_Init->Id_limit)			_Id_ref = -hACR_Init->Id_limit;
 800e644:	4b58      	ldr	r3, [pc, #352]	; (800e7a8 <ACR_Refresh+0x2b0>)
 800e646:	681b      	ldr	r3, [r3, #0]
 800e648:	edd3 7a03 	vldr	s15, [r3, #12]
 800e64c:	eeb1 7a67 	vneg.f32	s14, s15
 800e650:	4b5d      	ldr	r3, [pc, #372]	; (800e7c8 <ACR_Refresh+0x2d0>)
 800e652:	edd3 7a00 	vldr	s15, [r3]
 800e656:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800e65a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e65e:	dd09      	ble.n	800e674 <ACR_Refresh+0x17c>
 800e660:	4b51      	ldr	r3, [pc, #324]	; (800e7a8 <ACR_Refresh+0x2b0>)
 800e662:	681b      	ldr	r3, [r3, #0]
 800e664:	edd3 7a03 	vldr	s15, [r3, #12]
 800e668:	eef1 7a67 	vneg.f32	s15, s15
 800e66c:	4b56      	ldr	r3, [pc, #344]	; (800e7c8 <ACR_Refresh+0x2d0>)
 800e66e:	edc3 7a00 	vstr	s15, [r3]
 800e672:	e010      	b.n	800e696 <ACR_Refresh+0x19e>
		else if(_Id_ref > hACR_Init->Id_limit)		_Id_ref = hACR_Init->Id_limit;
 800e674:	4b4c      	ldr	r3, [pc, #304]	; (800e7a8 <ACR_Refresh+0x2b0>)
 800e676:	681b      	ldr	r3, [r3, #0]
 800e678:	ed93 7a03 	vldr	s14, [r3, #12]
 800e67c:	4b52      	ldr	r3, [pc, #328]	; (800e7c8 <ACR_Refresh+0x2d0>)
 800e67e:	edd3 7a00 	vldr	s15, [r3]
 800e682:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800e686:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e68a:	d504      	bpl.n	800e696 <ACR_Refresh+0x19e>
 800e68c:	4b46      	ldr	r3, [pc, #280]	; (800e7a8 <ACR_Refresh+0x2b0>)
 800e68e:	681b      	ldr	r3, [r3, #0]
 800e690:	68db      	ldr	r3, [r3, #12]
 800e692:	4a4d      	ldr	r2, [pc, #308]	; (800e7c8 <ACR_Refresh+0x2d0>)
 800e694:	6013      	str	r3, [r2, #0]

		if(_Iq_ref < -hACR_Init->Iq_limit)			_Iq_ref = -hACR_Init->Iq_limit;
 800e696:	4b44      	ldr	r3, [pc, #272]	; (800e7a8 <ACR_Refresh+0x2b0>)
 800e698:	681b      	ldr	r3, [r3, #0]
 800e69a:	edd3 7a04 	vldr	s15, [r3, #16]
 800e69e:	eeb1 7a67 	vneg.f32	s14, s15
 800e6a2:	4b4a      	ldr	r3, [pc, #296]	; (800e7cc <ACR_Refresh+0x2d4>)
 800e6a4:	edd3 7a00 	vldr	s15, [r3]
 800e6a8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800e6ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6b0:	dd09      	ble.n	800e6c6 <ACR_Refresh+0x1ce>
 800e6b2:	4b3d      	ldr	r3, [pc, #244]	; (800e7a8 <ACR_Refresh+0x2b0>)
 800e6b4:	681b      	ldr	r3, [r3, #0]
 800e6b6:	edd3 7a04 	vldr	s15, [r3, #16]
 800e6ba:	eef1 7a67 	vneg.f32	s15, s15
 800e6be:	4b43      	ldr	r3, [pc, #268]	; (800e7cc <ACR_Refresh+0x2d4>)
 800e6c0:	edc3 7a00 	vstr	s15, [r3]
 800e6c4:	e010      	b.n	800e6e8 <ACR_Refresh+0x1f0>
		else if(_Iq_ref > hACR_Init->Iq_limit)		_Iq_ref = hACR_Init->Iq_limit;
 800e6c6:	4b38      	ldr	r3, [pc, #224]	; (800e7a8 <ACR_Refresh+0x2b0>)
 800e6c8:	681b      	ldr	r3, [r3, #0]
 800e6ca:	ed93 7a04 	vldr	s14, [r3, #16]
 800e6ce:	4b3f      	ldr	r3, [pc, #252]	; (800e7cc <ACR_Refresh+0x2d4>)
 800e6d0:	edd3 7a00 	vldr	s15, [r3]
 800e6d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800e6d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e6dc:	d504      	bpl.n	800e6e8 <ACR_Refresh+0x1f0>
 800e6de:	4b32      	ldr	r3, [pc, #200]	; (800e7a8 <ACR_Refresh+0x2b0>)
 800e6e0:	681b      	ldr	r3, [r3, #0]
 800e6e2:	691b      	ldr	r3, [r3, #16]
 800e6e4:	4a39      	ldr	r2, [pc, #228]	; (800e7cc <ACR_Refresh+0x2d4>)
 800e6e6:	6013      	str	r3, [r2, #0]


		hACR->Id_error = _Id_ref - hACR->Id;
 800e6e8:	4b37      	ldr	r3, [pc, #220]	; (800e7c8 <ACR_Refresh+0x2d0>)
 800e6ea:	ed93 7a00 	vldr	s14, [r3]
 800e6ee:	687b      	ldr	r3, [r7, #4]
 800e6f0:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800e6f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c
		hACR->Iq_error = _Iq_ref - hACR->Iq;
 800e6fe:	4b33      	ldr	r3, [pc, #204]	; (800e7cc <ACR_Refresh+0x2d4>)
 800e700:	ed93 7a00 	vldr	s14, [r3]
 800e704:	687b      	ldr	r3, [r7, #4]
 800e706:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 800e70a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800e70e:	687b      	ldr	r3, [r7, #4]
 800e710:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40


		hACR->Id_error_integ += hACR_Init->cycleTime * 0.5f * (hACR->Id_error + hACR->p_Id_error);
 800e714:	687b      	ldr	r3, [r7, #4]
 800e716:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 800e71a:	4b23      	ldr	r3, [pc, #140]	; (800e7a8 <ACR_Refresh+0x2b0>)
 800e71c:	681b      	ldr	r3, [r3, #0]
 800e71e:	edd3 7a02 	vldr	s15, [r3, #8]
 800e722:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800e726:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	ed93 6a0f 	vldr	s12, [r3, #60]	; 0x3c
 800e730:	687b      	ldr	r3, [r7, #4]
 800e732:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800e736:	ee76 7a27 	vadd.f32	s15, s12, s15
 800e73a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e73e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e742:	687b      	ldr	r3, [r7, #4]
 800e744:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
		hACR->Iq_error_integ += hACR_Init->cycleTime * 0.5f * (hACR->Iq_error + hACR->p_Iq_error);
 800e748:	687b      	ldr	r3, [r7, #4]
 800e74a:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 800e74e:	4b16      	ldr	r3, [pc, #88]	; (800e7a8 <ACR_Refresh+0x2b0>)
 800e750:	681b      	ldr	r3, [r3, #0]
 800e752:	edd3 7a02 	vldr	s15, [r3, #8]
 800e756:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800e75a:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800e75e:	687b      	ldr	r3, [r7, #4]
 800e760:	ed93 6a10 	vldr	s12, [r3, #64]	; 0x40
 800e764:	687b      	ldr	r3, [r7, #4]
 800e766:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 800e76a:	ee76 7a27 	vadd.f32	s15, s12, s15
 800e76e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e772:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50


		if(hACR->Id_error_integ > hACR_Init->Id_error_integ_limit)
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 800e782:	4b09      	ldr	r3, [pc, #36]	; (800e7a8 <ACR_Refresh+0x2b0>)
 800e784:	681b      	ldr	r3, [r3, #0]
 800e786:	edd3 7a05 	vldr	s15, [r3, #20]
 800e78a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800e78e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e792:	dd1d      	ble.n	800e7d0 <ACR_Refresh+0x2d8>
		{
			hACR->Id_error_integ = hACR_Init->Id_error_integ_limit;
 800e794:	4b04      	ldr	r3, [pc, #16]	; (800e7a8 <ACR_Refresh+0x2b0>)
 800e796:	681b      	ldr	r3, [r3, #0]
 800e798:	695a      	ldr	r2, [r3, #20]
 800e79a:	687b      	ldr	r3, [r7, #4]
 800e79c:	64da      	str	r2, [r3, #76]	; 0x4c
 800e79e:	e046      	b.n	800e82e <ACR_Refresh+0x336>
 800e7a0:	54442d18 	.word	0x54442d18
 800e7a4:	400921fb 	.word	0x400921fb
 800e7a8:	20000098 	.word	0x20000098
 800e7ac:	40020400 	.word	0x40020400
 800e7b0:	20004254 	.word	0x20004254
 800e7b4:	3ea2f838 	.word	0x3ea2f838
 800e7b8:	459c4000 	.word	0x459c4000
 800e7bc:	080131c0 	.word	0x080131c0
 800e7c0:	44c6f195 	.word	0x44c6f195
 800e7c4:	40020000 	.word	0x40020000
 800e7c8:	2000009c 	.word	0x2000009c
 800e7cc:	200000a0 	.word	0x200000a0
		}
		else if(hACR->Id_error_integ < -1.0 * hACR_Init->Id_error_integ_limit)
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e7d4:	4618      	mov	r0, r3
 800e7d6:	f7f9 fde7 	bl	80083a8 <__aeabi_f2d>
 800e7da:	4682      	mov	sl, r0
 800e7dc:	468b      	mov	fp, r1
 800e7de:	4b78      	ldr	r3, [pc, #480]	; (800e9c0 <ACR_Refresh+0x4c8>)
 800e7e0:	681b      	ldr	r3, [r3, #0]
 800e7e2:	695b      	ldr	r3, [r3, #20]
 800e7e4:	4618      	mov	r0, r3
 800e7e6:	f7f9 fddf 	bl	80083a8 <__aeabi_f2d>
 800e7ea:	4602      	mov	r2, r0
 800e7ec:	460b      	mov	r3, r1
 800e7ee:	4690      	mov	r8, r2
 800e7f0:	f083 4900 	eor.w	r9, r3, #2147483648	; 0x80000000
 800e7f4:	4642      	mov	r2, r8
 800e7f6:	464b      	mov	r3, r9
 800e7f8:	4650      	mov	r0, sl
 800e7fa:	4659      	mov	r1, fp
 800e7fc:	f7fa f89e 	bl	800893c <__aeabi_dcmplt>
 800e800:	4603      	mov	r3, r0
 800e802:	2b00      	cmp	r3, #0
 800e804:	d013      	beq.n	800e82e <ACR_Refresh+0x336>
		{
			hACR->Id_error_integ = -1.0 * hACR_Init->Id_error_integ_limit;
 800e806:	4b6e      	ldr	r3, [pc, #440]	; (800e9c0 <ACR_Refresh+0x4c8>)
 800e808:	681b      	ldr	r3, [r3, #0]
 800e80a:	695b      	ldr	r3, [r3, #20]
 800e80c:	4618      	mov	r0, r3
 800e80e:	f7f9 fdcb 	bl	80083a8 <__aeabi_f2d>
 800e812:	4602      	mov	r2, r0
 800e814:	460b      	mov	r3, r1
 800e816:	4610      	mov	r0, r2
 800e818:	4619      	mov	r1, r3
 800e81a:	f7fa f8b7 	bl	800898c <__aeabi_d2f>
 800e81e:	4603      	mov	r3, r0
 800e820:	ee07 3a90 	vmov	s15, r3
 800e824:	eef1 7a67 	vneg.f32	s15, s15
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	edc3 7a13 	vstr	s15, [r3, #76]	; 0x4c
		}

		if(hACR->Iq_error_integ > hACR_Init->Iq_error_integ_limit)
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 800e834:	4b62      	ldr	r3, [pc, #392]	; (800e9c0 <ACR_Refresh+0x4c8>)
 800e836:	681b      	ldr	r3, [r3, #0]
 800e838:	edd3 7a06 	vldr	s15, [r3, #24]
 800e83c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800e840:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e844:	dd05      	ble.n	800e852 <ACR_Refresh+0x35a>
		{
			hACR->Iq_error_integ = hACR_Init->Iq_error_integ_limit;
 800e846:	4b5e      	ldr	r3, [pc, #376]	; (800e9c0 <ACR_Refresh+0x4c8>)
 800e848:	681b      	ldr	r3, [r3, #0]
 800e84a:	699a      	ldr	r2, [r3, #24]
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	651a      	str	r2, [r3, #80]	; 0x50
 800e850:	e02e      	b.n	800e8b0 <ACR_Refresh+0x3b8>
		}
		else if(hACR->Iq_error_integ < -1.0 * hACR_Init->Iq_error_integ_limit)
 800e852:	687b      	ldr	r3, [r7, #4]
 800e854:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800e856:	4618      	mov	r0, r3
 800e858:	f7f9 fda6 	bl	80083a8 <__aeabi_f2d>
 800e85c:	4680      	mov	r8, r0
 800e85e:	4689      	mov	r9, r1
 800e860:	4b57      	ldr	r3, [pc, #348]	; (800e9c0 <ACR_Refresh+0x4c8>)
 800e862:	681b      	ldr	r3, [r3, #0]
 800e864:	699b      	ldr	r3, [r3, #24]
 800e866:	4618      	mov	r0, r3
 800e868:	f7f9 fd9e 	bl	80083a8 <__aeabi_f2d>
 800e86c:	4602      	mov	r2, r0
 800e86e:	460b      	mov	r3, r1
 800e870:	4614      	mov	r4, r2
 800e872:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 800e876:	4622      	mov	r2, r4
 800e878:	462b      	mov	r3, r5
 800e87a:	4640      	mov	r0, r8
 800e87c:	4649      	mov	r1, r9
 800e87e:	f7fa f85d 	bl	800893c <__aeabi_dcmplt>
 800e882:	4603      	mov	r3, r0
 800e884:	2b00      	cmp	r3, #0
 800e886:	d013      	beq.n	800e8b0 <ACR_Refresh+0x3b8>
		{
			hACR->Iq_error_integ = -1.0 * hACR_Init->Iq_error_integ_limit;
 800e888:	4b4d      	ldr	r3, [pc, #308]	; (800e9c0 <ACR_Refresh+0x4c8>)
 800e88a:	681b      	ldr	r3, [r3, #0]
 800e88c:	699b      	ldr	r3, [r3, #24]
 800e88e:	4618      	mov	r0, r3
 800e890:	f7f9 fd8a 	bl	80083a8 <__aeabi_f2d>
 800e894:	4603      	mov	r3, r0
 800e896:	460c      	mov	r4, r1
 800e898:	4618      	mov	r0, r3
 800e89a:	4621      	mov	r1, r4
 800e89c:	f7fa f876 	bl	800898c <__aeabi_d2f>
 800e8a0:	4603      	mov	r3, r0
 800e8a2:	ee07 3a90 	vmov	s15, r3
 800e8a6:	eef1 7a67 	vneg.f32	s15, s15
 800e8aa:	687b      	ldr	r3, [r7, #4]
 800e8ac:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
		}


		hACR->p_Id_error = hACR->Id_error;
 800e8b0:	687b      	ldr	r3, [r7, #4]
 800e8b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	645a      	str	r2, [r3, #68]	; 0x44
		hACR->p_Iq_error = hACR->Iq_error;
 800e8b8:	687b      	ldr	r3, [r7, #4]
 800e8ba:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e8bc:	687b      	ldr	r3, [r7, #4]
 800e8be:	649a      	str	r2, [r3, #72]	; 0x48

		hACR->Vd_ref = hACR_Init->Kp * hACR->Id_error + hACR_Init->Ki * hACR->Id_error_integ;
 800e8c0:	4b3f      	ldr	r3, [pc, #252]	; (800e9c0 <ACR_Refresh+0x4c8>)
 800e8c2:	681b      	ldr	r3, [r3, #0]
 800e8c4:	ed93 7a00 	vldr	s14, [r3]
 800e8c8:	687b      	ldr	r3, [r7, #4]
 800e8ca:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 800e8ce:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e8d2:	4b3b      	ldr	r3, [pc, #236]	; (800e9c0 <ACR_Refresh+0x4c8>)
 800e8d4:	681b      	ldr	r3, [r3, #0]
 800e8d6:	edd3 6a01 	vldr	s13, [r3, #4]
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 800e8e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e8e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e8e8:	687b      	ldr	r3, [r7, #4]
 800e8ea:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
		hACR->Vq_ref = hACR_Init->Kp * hACR->Iq_error + hACR_Init->Ki * hACR->Iq_error_integ;
 800e8ee:	4b34      	ldr	r3, [pc, #208]	; (800e9c0 <ACR_Refresh+0x4c8>)
 800e8f0:	681b      	ldr	r3, [r3, #0]
 800e8f2:	ed93 7a00 	vldr	s14, [r3]
 800e8f6:	687b      	ldr	r3, [r7, #4]
 800e8f8:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 800e8fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 800e900:	4b2f      	ldr	r3, [pc, #188]	; (800e9c0 <ACR_Refresh+0x4c8>)
 800e902:	681b      	ldr	r3, [r3, #0]
 800e904:	edd3 6a01 	vldr	s13, [r3, #4]
 800e908:	687b      	ldr	r3, [r7, #4]
 800e90a:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 800e90e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800e912:	ee77 7a27 	vadd.f32	s15, s14, s15
 800e916:	687b      	ldr	r3, [r7, #4]
 800e918:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58


		if(hACR->forced_commute_enable)
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800e922:	2b00      	cmp	r3, #0
 800e924:	d017      	beq.n	800e956 <ACR_Refresh+0x45e>
		{
			setSVM_dq(&htim8, hACR->Vd_ref, hACR->Vq_ref, hACR->forced_cos_theta_re, hACR->forced_sin_theta_re);
 800e926:	687b      	ldr	r3, [r7, #4]
 800e928:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 800e92c:	687b      	ldr	r3, [r7, #4]
 800e92e:	ed93 7a16 	vldr	s14, [r3, #88]	; 0x58
 800e932:	687b      	ldr	r3, [r7, #4]
 800e934:	edd3 6a19 	vldr	s13, [r3, #100]	; 0x64
 800e938:	687b      	ldr	r3, [r7, #4]
 800e93a:	ed93 6a1a 	vldr	s12, [r3, #104]	; 0x68
 800e93e:	eef0 1a46 	vmov.f32	s3, s12
 800e942:	eeb0 1a66 	vmov.f32	s2, s13
 800e946:	eef0 0a47 	vmov.f32	s1, s14
 800e94a:	eeb0 0a67 	vmov.f32	s0, s15
 800e94e:	481d      	ldr	r0, [pc, #116]	; (800e9c4 <ACR_Refresh+0x4cc>)
 800e950:	f002 fa42 	bl	8010dd8 <setSVM_dq>
 800e954:	e01a      	b.n	800e98c <ACR_Refresh+0x494>
		}
		else
		{
			setSVM_dq(&htim8, hACR->Vd_ref, hACR->Vq_ref, hACR_Init->hEncoder->cos_theta_re, hACR_Init->hEncoder->sin_theta_re);
 800e956:	687b      	ldr	r3, [r7, #4]
 800e958:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 800e95c:	687b      	ldr	r3, [r7, #4]
 800e95e:	ed93 7a16 	vldr	s14, [r3, #88]	; 0x58
 800e962:	4b17      	ldr	r3, [pc, #92]	; (800e9c0 <ACR_Refresh+0x4c8>)
 800e964:	681b      	ldr	r3, [r3, #0]
 800e966:	69db      	ldr	r3, [r3, #28]
 800e968:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 800e96c:	4b14      	ldr	r3, [pc, #80]	; (800e9c0 <ACR_Refresh+0x4c8>)
 800e96e:	681b      	ldr	r3, [r3, #0]
 800e970:	69db      	ldr	r3, [r3, #28]
 800e972:	ed93 6a0f 	vldr	s12, [r3, #60]	; 0x3c
 800e976:	eef0 1a46 	vmov.f32	s3, s12
 800e97a:	eeb0 1a66 	vmov.f32	s2, s13
 800e97e:	eef0 0a47 	vmov.f32	s1, s14
 800e982:	eeb0 0a67 	vmov.f32	s0, s15
 800e986:	480f      	ldr	r0, [pc, #60]	; (800e9c4 <ACR_Refresh+0x4cc>)
 800e988:	f002 fa26 	bl	8010dd8 <setSVM_dq>
	*/




	if(HAL_GPIO_ReadPin(BR_FLT_GPIO_Port, BR_FLT_Pin) == GPIO_PIN_RESET)
 800e98c:	f44f 7180 	mov.w	r1, #256	; 0x100
 800e990:	480d      	ldr	r0, [pc, #52]	; (800e9c8 <ACR_Refresh+0x4d0>)
 800e992:	f7fc fce7 	bl	800b364 <HAL_GPIO_ReadPin>
#endif




	msec += 0.1f;
 800e996:	4b0d      	ldr	r3, [pc, #52]	; (800e9cc <ACR_Refresh+0x4d4>)
 800e998:	edd3 7a00 	vldr	s15, [r3]
 800e99c:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800e9d0 <ACR_Refresh+0x4d8>
 800e9a0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800e9a4:	4b09      	ldr	r3, [pc, #36]	; (800e9cc <ACR_Refresh+0x4d4>)
 800e9a6:	edc3 7a00 	vstr	s15, [r3]


	HAL_GPIO_WritePin(DB0_GPIO_Port, DB0_Pin, GPIO_PIN_RESET);
 800e9aa:	2200      	movs	r2, #0
 800e9ac:	2140      	movs	r1, #64	; 0x40
 800e9ae:	4809      	ldr	r0, [pc, #36]	; (800e9d4 <ACR_Refresh+0x4dc>)
 800e9b0:	f7fc fcf0 	bl	800b394 <HAL_GPIO_WritePin>

	return;
 800e9b4:	bf00      	nop
}
 800e9b6:	3708      	adds	r7, #8
 800e9b8:	46bd      	mov	sp, r7
 800e9ba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800e9be:	bf00      	nop
 800e9c0:	20000098 	.word	0x20000098
 800e9c4:	20004658 	.word	0x20004658
 800e9c8:	40020000 	.word	0x40020000
 800e9cc:	20000094 	.word	0x20000094
 800e9d0:	3dcccccd 	.word	0x3dcccccd
 800e9d4:	40020400 	.word	0x40020400

0800e9d8 <ACR_Reset>:



inline void ACR_Reset(ACR_TypeDef *hACR)
{
 800e9d8:	b480      	push	{r7}
 800e9da:	b083      	sub	sp, #12
 800e9dc:	af00      	add	r7, sp, #0
 800e9de:	6078      	str	r0, [r7, #4]

	hACR->Id_error_integ = 0.0f;
 800e9e0:	687b      	ldr	r3, [r7, #4]
 800e9e2:	f04f 0200 	mov.w	r2, #0
 800e9e6:	64da      	str	r2, [r3, #76]	; 0x4c
	hACR->Iq_error_integ = 0.0f;
 800e9e8:	687b      	ldr	r3, [r7, #4]
 800e9ea:	f04f 0200 	mov.w	r2, #0
 800e9ee:	651a      	str	r2, [r3, #80]	; 0x50

	hACR->Id = hACR->Id_ref = 0.0f;
 800e9f0:	687b      	ldr	r3, [r7, #4]
 800e9f2:	f04f 0200 	mov.w	r2, #0
 800e9f6:	62da      	str	r2, [r3, #44]	; 0x2c
 800e9f8:	687b      	ldr	r3, [r7, #4]
 800e9fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e9fc:	687b      	ldr	r3, [r7, #4]
 800e9fe:	635a      	str	r2, [r3, #52]	; 0x34
	hACR->Iq = hACR->Iq_ref = 0.0f;
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	f04f 0200 	mov.w	r2, #0
 800ea06:	631a      	str	r2, [r3, #48]	; 0x30
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	639a      	str	r2, [r3, #56]	; 0x38

	hACR->Vd_ref = 0.0f;
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	f04f 0200 	mov.w	r2, #0
 800ea16:	655a      	str	r2, [r3, #84]	; 0x54
	hACR->Vq_ref = 0.0f;
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	f04f 0200 	mov.w	r2, #0
 800ea1e:	659a      	str	r2, [r3, #88]	; 0x58

}
 800ea20:	bf00      	nop
 800ea22:	370c      	adds	r7, #12
 800ea24:	46bd      	mov	sp, r7
 800ea26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea2a:	4770      	bx	lr

0800ea2c <APR_Init>:

APR_TypeDef mainAPR;


void APR_Init()
{
 800ea2c:	b580      	push	{r7, lr}
 800ea2e:	af00      	add	r7, sp, #0
	memset(&mainAPR, 0x00, sizeof(mainAPR));
 800ea30:	2254      	movs	r2, #84	; 0x54
 800ea32:	2100      	movs	r1, #0
 800ea34:	4814      	ldr	r0, [pc, #80]	; (800ea88 <APR_Init+0x5c>)
 800ea36:	f003 fa50 	bl	8011eda <memset>

	mainAPR.Init.Kp = 0.1f;
 800ea3a:	4b13      	ldr	r3, [pc, #76]	; (800ea88 <APR_Init+0x5c>)
 800ea3c:	4a13      	ldr	r2, [pc, #76]	; (800ea8c <APR_Init+0x60>)
 800ea3e:	601a      	str	r2, [r3, #0]
	mainAPR.Init.Ki = 0.0f;
 800ea40:	4b11      	ldr	r3, [pc, #68]	; (800ea88 <APR_Init+0x5c>)
 800ea42:	f04f 0200 	mov.w	r2, #0
 800ea46:	605a      	str	r2, [r3, #4]
	mainAPR.Init.Kd = 0.0f;
 800ea48:	4b0f      	ldr	r3, [pc, #60]	; (800ea88 <APR_Init+0x5c>)
 800ea4a:	f04f 0200 	mov.w	r2, #0
 800ea4e:	609a      	str	r2, [r3, #8]

	mainAPR.Init.theta_error_integ_limit = 10000.0f;
 800ea50:	4b0d      	ldr	r3, [pc, #52]	; (800ea88 <APR_Init+0x5c>)
 800ea52:	4a0f      	ldr	r2, [pc, #60]	; (800ea90 <APR_Init+0x64>)
 800ea54:	611a      	str	r2, [r3, #16]
	mainAPR.Init.cycleTime = 1E-3;
 800ea56:	4b0c      	ldr	r3, [pc, #48]	; (800ea88 <APR_Init+0x5c>)
 800ea58:	4a0e      	ldr	r2, [pc, #56]	; (800ea94 <APR_Init+0x68>)
 800ea5a:	60da      	str	r2, [r3, #12]
	mainAPR.Init.prescaler = 10;
 800ea5c:	4b0a      	ldr	r3, [pc, #40]	; (800ea88 <APR_Init+0x5c>)
 800ea5e:	220a      	movs	r2, #10
 800ea60:	625a      	str	r2, [r3, #36]	; 0x24

	mainAPR.Init.hEncoder = &mainEncoder;
 800ea62:	4b09      	ldr	r3, [pc, #36]	; (800ea88 <APR_Init+0x5c>)
 800ea64:	4a0c      	ldr	r2, [pc, #48]	; (800ea98 <APR_Init+0x6c>)
 800ea66:	615a      	str	r2, [r3, #20]
	mainAPR.Init.hASR = &mainASR;
 800ea68:	4b07      	ldr	r3, [pc, #28]	; (800ea88 <APR_Init+0x5c>)
 800ea6a:	4a0c      	ldr	r2, [pc, #48]	; (800ea9c <APR_Init+0x70>)
 800ea6c:	619a      	str	r2, [r3, #24]
	mainAPR.Init.hACR = &mainACR;
 800ea6e:	4b06      	ldr	r3, [pc, #24]	; (800ea88 <APR_Init+0x5c>)
 800ea70:	4a0b      	ldr	r2, [pc, #44]	; (800eaa0 <APR_Init+0x74>)
 800ea72:	61da      	str	r2, [r3, #28]
	mainAPR.Init.htim = &htim8;
 800ea74:	4b04      	ldr	r3, [pc, #16]	; (800ea88 <APR_Init+0x5c>)
 800ea76:	4a0b      	ldr	r2, [pc, #44]	; (800eaa4 <APR_Init+0x78>)
 800ea78:	621a      	str	r2, [r3, #32]

	mainAPR.MV_type = 0;
 800ea7a:	4b03      	ldr	r3, [pc, #12]	; (800ea88 <APR_Init+0x5c>)
 800ea7c:	2200      	movs	r2, #0
 800ea7e:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29


}
 800ea82:	bf00      	nop
 800ea84:	bd80      	pop	{r7, pc}
 800ea86:	bf00      	nop
 800ea88:	200041bc 	.word	0x200041bc
 800ea8c:	3dcccccd 	.word	0x3dcccccd
 800ea90:	461c4000 	.word	0x461c4000
 800ea94:	3a83126f 	.word	0x3a83126f
 800ea98:	2000455c 	.word	0x2000455c
 800ea9c:	20004210 	.word	0x20004210
 800eaa0:	20004150 	.word	0x20004150
 800eaa4:	20004658 	.word	0x20004658

0800eaa8 <APR_prescaler>:

}


inline void APR_prescaler(APR_TypeDef *hAPR)
{
 800eaa8:	b480      	push	{r7}
 800eaaa:	b083      	sub	sp, #12
 800eaac:	af00      	add	r7, sp, #0
 800eaae:	6078      	str	r0, [r7, #4]

	hAPR->prescalerCount += 1;
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800eab4:	1c5a      	adds	r2, r3, #1
 800eab6:	687b      	ldr	r3, [r7, #4]
 800eab8:	64da      	str	r2, [r3, #76]	; 0x4c

	if(hAPR->prescalerCount >= hAPR->Init.prescaler)
 800eaba:	687b      	ldr	r3, [r7, #4]
 800eabc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eac2:	429a      	cmp	r2, r3
 800eac4:	d306      	bcc.n	800ead4 <APR_prescaler+0x2c>
	{
		hAPR->launchFlg = 1;
 800eac6:	687b      	ldr	r3, [r7, #4]
 800eac8:	2201      	movs	r2, #1
 800eaca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
		hAPR->prescalerCount = 0;
 800eace:	687b      	ldr	r3, [r7, #4]
 800ead0:	2200      	movs	r2, #0
 800ead2:	64da      	str	r2, [r3, #76]	; 0x4c
	}

}
 800ead4:	bf00      	nop
 800ead6:	370c      	adds	r7, #12
 800ead8:	46bd      	mov	sp, r7
 800eada:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eade:	4770      	bx	lr

0800eae0 <APR_Refresh>:


inline void APR_Refresh(APR_TypeDef *hAPR)
{
 800eae0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800eae4:	b082      	sub	sp, #8
 800eae6:	af00      	add	r7, sp, #0
 800eae8:	6078      	str	r0, [r7, #4]

	static APR_InitTypeDef *hAPR_Init;

	// 
	if(hAPR->enable == 0)
 800eaea:	687b      	ldr	r3, [r7, #4]
 800eaec:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800eaf0:	2b00      	cmp	r3, #0
 800eaf2:	f000 80c1 	beq.w	800ec78 <APR_Refresh+0x198>
	{
		return;
	}

	// 
	if(hAPR->launchFlg == 0)
 800eaf6:	687b      	ldr	r3, [r7, #4]
 800eaf8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800eafc:	2b00      	cmp	r3, #0
 800eafe:	f000 80bd 	beq.w	800ec7c <APR_Refresh+0x19c>
	{
		return;
	}
	hAPR->launchFlg = 0;
 800eb02:	687b      	ldr	r3, [r7, #4]
 800eb04:	2200      	movs	r2, #0
 800eb06:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51


	hAPR_Init = &hAPR->Init;
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	4a5f      	ldr	r2, [pc, #380]	; (800ec8c <APR_Refresh+0x1ac>)
 800eb0e:	6013      	str	r3, [r2, #0]

	hAPR->theta = hAPR_Init->hEncoder->theta_multiturn;
 800eb10:	4b5e      	ldr	r3, [pc, #376]	; (800ec8c <APR_Refresh+0x1ac>)
 800eb12:	681b      	ldr	r3, [r3, #0]
 800eb14:	695b      	ldr	r3, [r3, #20]
 800eb16:	6a1a      	ldr	r2, [r3, #32]
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	631a      	str	r2, [r3, #48]	; 0x30

	// 
	hAPR->theta_error = hAPR->theta_ref - hAPR->theta;
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 800eb22:	687b      	ldr	r3, [r7, #4]
 800eb24:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800eb28:	ee77 7a67 	vsub.f32	s15, s14, s15
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34

	// integral
	hAPR->theta_error_integ += hAPR_Init->cycleTime * 0.5 * (hAPR->theta_error + hAPR->p_theta_error);
 800eb32:	687b      	ldr	r3, [r7, #4]
 800eb34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800eb36:	4618      	mov	r0, r3
 800eb38:	f7f9 fc36 	bl	80083a8 <__aeabi_f2d>
 800eb3c:	4604      	mov	r4, r0
 800eb3e:	460d      	mov	r5, r1
 800eb40:	4b52      	ldr	r3, [pc, #328]	; (800ec8c <APR_Refresh+0x1ac>)
 800eb42:	681b      	ldr	r3, [r3, #0]
 800eb44:	68db      	ldr	r3, [r3, #12]
 800eb46:	4618      	mov	r0, r3
 800eb48:	f7f9 fc2e 	bl	80083a8 <__aeabi_f2d>
 800eb4c:	f04f 0200 	mov.w	r2, #0
 800eb50:	4b4f      	ldr	r3, [pc, #316]	; (800ec90 <APR_Refresh+0x1b0>)
 800eb52:	f7f9 fc81 	bl	8008458 <__aeabi_dmul>
 800eb56:	4602      	mov	r2, r0
 800eb58:	460b      	mov	r3, r1
 800eb5a:	4690      	mov	r8, r2
 800eb5c:	4699      	mov	r9, r3
 800eb5e:	687b      	ldr	r3, [r7, #4]
 800eb60:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 800eb6a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800eb6e:	ee17 0a90 	vmov	r0, s15
 800eb72:	f7f9 fc19 	bl	80083a8 <__aeabi_f2d>
 800eb76:	4602      	mov	r2, r0
 800eb78:	460b      	mov	r3, r1
 800eb7a:	4640      	mov	r0, r8
 800eb7c:	4649      	mov	r1, r9
 800eb7e:	f7f9 fc6b 	bl	8008458 <__aeabi_dmul>
 800eb82:	4602      	mov	r2, r0
 800eb84:	460b      	mov	r3, r1
 800eb86:	4620      	mov	r0, r4
 800eb88:	4629      	mov	r1, r5
 800eb8a:	f7f9 faaf 	bl	80080ec <__adddf3>
 800eb8e:	4603      	mov	r3, r0
 800eb90:	460c      	mov	r4, r1
 800eb92:	4618      	mov	r0, r3
 800eb94:	4621      	mov	r1, r4
 800eb96:	f7f9 fef9 	bl	800898c <__aeabi_d2f>
 800eb9a:	4602      	mov	r2, r0
 800eb9c:	687b      	ldr	r3, [r7, #4]
 800eb9e:	63da      	str	r2, [r3, #60]	; 0x3c

	hAPR->p_theta_error = hAPR->theta_error;
 800eba0:	687b      	ldr	r3, [r7, #4]
 800eba2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	639a      	str	r2, [r3, #56]	; 0x38

	if(hAPR->MV_type == 0)
 800eba8:	687b      	ldr	r3, [r7, #4]
 800ebaa:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800ebae:	2b00      	cmp	r3, #0
 800ebb0:	d11f      	bne.n	800ebf2 <APR_Refresh+0x112>
	{
		// P-D
		hAPR_Init->hASR->omega_ref = hAPR->omega_ref = hAPR_Init->Kp * hAPR->theta_error - hAPR_Init->Kd * hAPR_Init->hEncoder->omega;
 800ebb2:	4b36      	ldr	r3, [pc, #216]	; (800ec8c <APR_Refresh+0x1ac>)
 800ebb4:	681b      	ldr	r3, [r3, #0]
 800ebb6:	ed93 7a00 	vldr	s14, [r3]
 800ebba:	687b      	ldr	r3, [r7, #4]
 800ebbc:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800ebc0:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ebc4:	4b31      	ldr	r3, [pc, #196]	; (800ec8c <APR_Refresh+0x1ac>)
 800ebc6:	681b      	ldr	r3, [r3, #0]
 800ebc8:	edd3 6a02 	vldr	s13, [r3, #8]
 800ebcc:	4b2f      	ldr	r3, [pc, #188]	; (800ec8c <APR_Refresh+0x1ac>)
 800ebce:	681b      	ldr	r3, [r3, #0]
 800ebd0:	695b      	ldr	r3, [r3, #20]
 800ebd2:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800ebd6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ebda:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ebde:	687b      	ldr	r3, [r7, #4]
 800ebe0:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
 800ebe4:	4b29      	ldr	r3, [pc, #164]	; (800ec8c <APR_Refresh+0x1ac>)
 800ebe6:	681b      	ldr	r3, [r3, #0]
 800ebe8:	699b      	ldr	r3, [r3, #24]
 800ebea:	687a      	ldr	r2, [r7, #4]
 800ebec:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800ebee:	625a      	str	r2, [r3, #36]	; 0x24
		setSVM_dq(&htim8, 0.0f, hAPR->Vq_ref, hAPR_Init->hEncoder->cos_theta_re, hAPR_Init->hEncoder->sin_theta_re);

	}


	return;
 800ebf0:	e046      	b.n	800ec80 <APR_Refresh+0x1a0>
	else if(hAPR->MV_type == 2)
 800ebf2:	687b      	ldr	r3, [r7, #4]
 800ebf4:	f893 3029 	ldrb.w	r3, [r3, #41]	; 0x29
 800ebf8:	2b02      	cmp	r3, #2
 800ebfa:	d141      	bne.n	800ec80 <APR_Refresh+0x1a0>
				hAPR_Init->Kp * hAPR->theta_error
 800ebfc:	4b23      	ldr	r3, [pc, #140]	; (800ec8c <APR_Refresh+0x1ac>)
 800ebfe:	681b      	ldr	r3, [r3, #0]
 800ec00:	ed93 7a00 	vldr	s14, [r3]
 800ec04:	687b      	ldr	r3, [r7, #4]
 800ec06:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800ec0a:	ee27 7a27 	vmul.f32	s14, s14, s15
				+ hAPR_Init->Ki * hAPR->theta_error_integ
 800ec0e:	4b1f      	ldr	r3, [pc, #124]	; (800ec8c <APR_Refresh+0x1ac>)
 800ec10:	681b      	ldr	r3, [r3, #0]
 800ec12:	edd3 6a01 	vldr	s13, [r3, #4]
 800ec16:	687b      	ldr	r3, [r7, #4]
 800ec18:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 800ec1c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ec20:	ee37 7a27 	vadd.f32	s14, s14, s15
				- hAPR_Init->Kd * hAPR_Init->hEncoder->omega;
 800ec24:	4b19      	ldr	r3, [pc, #100]	; (800ec8c <APR_Refresh+0x1ac>)
 800ec26:	681b      	ldr	r3, [r3, #0]
 800ec28:	edd3 6a02 	vldr	s13, [r3, #8]
 800ec2c:	4b17      	ldr	r3, [pc, #92]	; (800ec8c <APR_Refresh+0x1ac>)
 800ec2e:	681b      	ldr	r3, [r3, #0]
 800ec30:	695b      	ldr	r3, [r3, #20]
 800ec32:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800ec36:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800ec3a:	ee77 7a67 	vsub.f32	s15, s14, s15
		hAPR->Vq_ref =
 800ec3e:	687b      	ldr	r3, [r7, #4]
 800ec40:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
		setSVM_dq(&htim8, 0.0f, hAPR->Vq_ref, hAPR_Init->hEncoder->cos_theta_re, hAPR_Init->hEncoder->sin_theta_re);
 800ec44:	687b      	ldr	r3, [r7, #4]
 800ec46:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 800ec4a:	4b10      	ldr	r3, [pc, #64]	; (800ec8c <APR_Refresh+0x1ac>)
 800ec4c:	681b      	ldr	r3, [r3, #0]
 800ec4e:	695b      	ldr	r3, [r3, #20]
 800ec50:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 800ec54:	4b0d      	ldr	r3, [pc, #52]	; (800ec8c <APR_Refresh+0x1ac>)
 800ec56:	681b      	ldr	r3, [r3, #0]
 800ec58:	695b      	ldr	r3, [r3, #20]
 800ec5a:	edd3 6a0f 	vldr	s13, [r3, #60]	; 0x3c
 800ec5e:	eef0 1a66 	vmov.f32	s3, s13
 800ec62:	eeb0 1a47 	vmov.f32	s2, s14
 800ec66:	eef0 0a67 	vmov.f32	s1, s15
 800ec6a:	ed9f 0a0a 	vldr	s0, [pc, #40]	; 800ec94 <APR_Refresh+0x1b4>
 800ec6e:	480a      	ldr	r0, [pc, #40]	; (800ec98 <APR_Refresh+0x1b8>)
 800ec70:	f002 f8b2 	bl	8010dd8 <setSVM_dq>
	return;
 800ec74:	bf00      	nop
 800ec76:	e003      	b.n	800ec80 <APR_Refresh+0x1a0>
		return;
 800ec78:	bf00      	nop
 800ec7a:	e002      	b.n	800ec82 <APR_Refresh+0x1a2>
		return;
 800ec7c:	bf00      	nop
 800ec7e:	e000      	b.n	800ec82 <APR_Refresh+0x1a2>
	return;
 800ec80:	bf00      	nop
}
 800ec82:	3708      	adds	r7, #8
 800ec84:	46bd      	mov	sp, r7
 800ec86:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800ec8a:	bf00      	nop
 800ec8c:	200000a4 	.word	0x200000a4
 800ec90:	3fe00000 	.word	0x3fe00000
 800ec94:	00000000 	.word	0x00000000
 800ec98:	20004658 	.word	0x20004658

0800ec9c <ASR_Init>:

ASR_TypeDef mainASR;


void ASR_Init()
{
 800ec9c:	b580      	push	{r7, lr}
 800ec9e:	af00      	add	r7, sp, #0
	memset(&mainASR, 0x00, sizeof(mainASR));
 800eca0:	2244      	movs	r2, #68	; 0x44
 800eca2:	2100      	movs	r1, #0
 800eca4:	4812      	ldr	r0, [pc, #72]	; (800ecf0 <ASR_Init+0x54>)
 800eca6:	f003 f918 	bl	8011eda <memset>

	mainASR.Init.Kp = 0.3f;
 800ecaa:	4b11      	ldr	r3, [pc, #68]	; (800ecf0 <ASR_Init+0x54>)
 800ecac:	4a11      	ldr	r2, [pc, #68]	; (800ecf4 <ASR_Init+0x58>)
 800ecae:	601a      	str	r2, [r3, #0]
	mainASR.Init.Ki = 20.0f;
 800ecb0:	4b0f      	ldr	r3, [pc, #60]	; (800ecf0 <ASR_Init+0x54>)
 800ecb2:	4a11      	ldr	r2, [pc, #68]	; (800ecf8 <ASR_Init+0x5c>)
 800ecb4:	605a      	str	r2, [r3, #4]
	mainASR.Init.omega_limit = 400.0f;
 800ecb6:	4b0e      	ldr	r3, [pc, #56]	; (800ecf0 <ASR_Init+0x54>)
 800ecb8:	4a10      	ldr	r2, [pc, #64]	; (800ecfc <ASR_Init+0x60>)
 800ecba:	60da      	str	r2, [r3, #12]
	mainASR.Init.omega_error_integ_limit = 10.0f;
 800ecbc:	4b0c      	ldr	r3, [pc, #48]	; (800ecf0 <ASR_Init+0x54>)
 800ecbe:	4a10      	ldr	r2, [pc, #64]	; (800ed00 <ASR_Init+0x64>)
 800ecc0:	611a      	str	r2, [r3, #16]
	mainASR.Init.cycleTime = 1E-3;
 800ecc2:	4b0b      	ldr	r3, [pc, #44]	; (800ecf0 <ASR_Init+0x54>)
 800ecc4:	4a0f      	ldr	r2, [pc, #60]	; (800ed04 <ASR_Init+0x68>)
 800ecc6:	609a      	str	r2, [r3, #8]
	mainASR.Init.prescaler = 10;
 800ecc8:	4b09      	ldr	r3, [pc, #36]	; (800ecf0 <ASR_Init+0x54>)
 800ecca:	220a      	movs	r2, #10
 800eccc:	61da      	str	r2, [r3, #28]

	mainASR.Init.hEncoder = &mainEncoder;
 800ecce:	4b08      	ldr	r3, [pc, #32]	; (800ecf0 <ASR_Init+0x54>)
 800ecd0:	4a0d      	ldr	r2, [pc, #52]	; (800ed08 <ASR_Init+0x6c>)
 800ecd2:	615a      	str	r2, [r3, #20]
	mainASR.Init.hACR = &mainACR;
 800ecd4:	4b06      	ldr	r3, [pc, #24]	; (800ecf0 <ASR_Init+0x54>)
 800ecd6:	4a0d      	ldr	r2, [pc, #52]	; (800ed0c <ASR_Init+0x70>)
 800ecd8:	619a      	str	r2, [r3, #24]

	mainASR.firstLaunch = 1;
 800ecda:	4b05      	ldr	r3, [pc, #20]	; (800ecf0 <ASR_Init+0x54>)
 800ecdc:	2201      	movs	r2, #1
 800ecde:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

	mainASR.omega = 0.0f;
 800ece2:	4b03      	ldr	r3, [pc, #12]	; (800ecf0 <ASR_Init+0x54>)
 800ece4:	f04f 0200 	mov.w	r2, #0
 800ece8:	629a      	str	r2, [r3, #40]	; 0x28

}
 800ecea:	bf00      	nop
 800ecec:	bd80      	pop	{r7, pc}
 800ecee:	bf00      	nop
 800ecf0:	20004210 	.word	0x20004210
 800ecf4:	3e99999a 	.word	0x3e99999a
 800ecf8:	41a00000 	.word	0x41a00000
 800ecfc:	43c80000 	.word	0x43c80000
 800ed00:	41200000 	.word	0x41200000
 800ed04:	3a83126f 	.word	0x3a83126f
 800ed08:	2000455c 	.word	0x2000455c
 800ed0c:	20004150 	.word	0x20004150

0800ed10 <ASR_Start>:


void ASR_Start(ASR_TypeDef *hASR)
{
 800ed10:	b580      	push	{r7, lr}
 800ed12:	b082      	sub	sp, #8
 800ed14:	af00      	add	r7, sp, #0
 800ed16:	6078      	str	r0, [r7, #4]

	hASR->enable = 1;
 800ed18:	687b      	ldr	r3, [r7, #4]
 800ed1a:	2201      	movs	r2, #1
 800ed1c:	f883 2020 	strb.w	r2, [r3, #32]
	ASR_Reset(hASR);
 800ed20:	6878      	ldr	r0, [r7, #4]
 800ed22:	f000 f901 	bl	800ef28 <ASR_Reset>

}
 800ed26:	bf00      	nop
 800ed28:	3708      	adds	r7, #8
 800ed2a:	46bd      	mov	sp, r7
 800ed2c:	bd80      	pop	{r7, pc}

0800ed2e <ASR_prescaler>:

}


inline void ASR_prescaler(ASR_TypeDef *hASR)
{
 800ed2e:	b480      	push	{r7}
 800ed30:	b083      	sub	sp, #12
 800ed32:	af00      	add	r7, sp, #0
 800ed34:	6078      	str	r0, [r7, #4]

	hASR->prescalerCount += 1;
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ed3a:	1c5a      	adds	r2, r3, #1
 800ed3c:	687b      	ldr	r3, [r7, #4]
 800ed3e:	63da      	str	r2, [r3, #60]	; 0x3c

	if(hASR->prescalerCount >= hASR->Init.prescaler)
 800ed40:	687b      	ldr	r3, [r7, #4]
 800ed42:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ed44:	687b      	ldr	r3, [r7, #4]
 800ed46:	69db      	ldr	r3, [r3, #28]
 800ed48:	429a      	cmp	r2, r3
 800ed4a:	d306      	bcc.n	800ed5a <ASR_prescaler+0x2c>
	{
		hASR->launchFlg = 1;
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	2201      	movs	r2, #1
 800ed50:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
		hASR->prescalerCount = 0;
 800ed54:	687b      	ldr	r3, [r7, #4]
 800ed56:	2200      	movs	r2, #0
 800ed58:	63da      	str	r2, [r3, #60]	; 0x3c
	}

}
 800ed5a:	bf00      	nop
 800ed5c:	370c      	adds	r7, #12
 800ed5e:	46bd      	mov	sp, r7
 800ed60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed64:	4770      	bx	lr
	...

0800ed68 <ASR_Refresh>:


inline void ASR_Refresh(ASR_TypeDef *hASR)
{
 800ed68:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800ed6c:	b082      	sub	sp, #8
 800ed6e:	af00      	add	r7, sp, #0
 800ed70:	6078      	str	r0, [r7, #4]
	static float torque_ref;

	static ASR_InitTypeDef *hASR_Init;

	// 
	if(hASR->enable == 0)
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ed78:	2b00      	cmp	r3, #0
 800ed7a:	f000 80bf 	beq.w	800eefc <ASR_Refresh+0x194>
	{
		return;
	}

	// 
	if(hASR->launchFlg == 0)
 800ed7e:	687b      	ldr	r3, [r7, #4]
 800ed80:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800ed84:	2b00      	cmp	r3, #0
 800ed86:	f000 80bb 	beq.w	800ef00 <ASR_Refresh+0x198>
	{
		return;
	}
	hASR->launchFlg = 0;
 800ed8a:	687b      	ldr	r3, [r7, #4]
 800ed8c:	2200      	movs	r2, #0
 800ed8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


	hASR_Init = &hASR->Init;
 800ed92:	687b      	ldr	r3, [r7, #4]
 800ed94:	4a60      	ldr	r2, [pc, #384]	; (800ef18 <ASR_Refresh+0x1b0>)
 800ed96:	6013      	str	r3, [r2, #0]

	hASR->omega = hASR_Init->hEncoder->omega;
 800ed98:	4b5f      	ldr	r3, [pc, #380]	; (800ef18 <ASR_Refresh+0x1b0>)
 800ed9a:	681b      	ldr	r3, [r3, #0]
 800ed9c:	695b      	ldr	r3, [r3, #20]
 800ed9e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800eda0:	687b      	ldr	r3, [r7, #4]
 800eda2:	629a      	str	r2, [r3, #40]	; 0x28

	// 
	if(hASR->omega_ref < -hASR_Init->omega_limit)		_omega_ref = -hASR_Init->omega_limit;
 800eda4:	687b      	ldr	r3, [r7, #4]
 800eda6:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800edaa:	4b5b      	ldr	r3, [pc, #364]	; (800ef18 <ASR_Refresh+0x1b0>)
 800edac:	681b      	ldr	r3, [r3, #0]
 800edae:	edd3 7a03 	vldr	s15, [r3, #12]
 800edb2:	eef1 7a67 	vneg.f32	s15, s15
 800edb6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800edba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800edbe:	d509      	bpl.n	800edd4 <ASR_Refresh+0x6c>
 800edc0:	4b55      	ldr	r3, [pc, #340]	; (800ef18 <ASR_Refresh+0x1b0>)
 800edc2:	681b      	ldr	r3, [r3, #0]
 800edc4:	edd3 7a03 	vldr	s15, [r3, #12]
 800edc8:	eef1 7a67 	vneg.f32	s15, s15
 800edcc:	4b53      	ldr	r3, [pc, #332]	; (800ef1c <ASR_Refresh+0x1b4>)
 800edce:	edc3 7a00 	vstr	s15, [r3]
 800edd2:	e015      	b.n	800ee00 <ASR_Refresh+0x98>
	else if(hASR->omega_ref > hASR_Init->omega_limit)	_omega_ref = hASR_Init->omega_limit;
 800edd4:	687b      	ldr	r3, [r7, #4]
 800edd6:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800edda:	4b4f      	ldr	r3, [pc, #316]	; (800ef18 <ASR_Refresh+0x1b0>)
 800eddc:	681b      	ldr	r3, [r3, #0]
 800edde:	edd3 7a03 	vldr	s15, [r3, #12]
 800ede2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ede6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800edea:	dd05      	ble.n	800edf8 <ASR_Refresh+0x90>
 800edec:	4b4a      	ldr	r3, [pc, #296]	; (800ef18 <ASR_Refresh+0x1b0>)
 800edee:	681b      	ldr	r3, [r3, #0]
 800edf0:	68db      	ldr	r3, [r3, #12]
 800edf2:	4a4a      	ldr	r2, [pc, #296]	; (800ef1c <ASR_Refresh+0x1b4>)
 800edf4:	6013      	str	r3, [r2, #0]
 800edf6:	e003      	b.n	800ee00 <ASR_Refresh+0x98>
	else												_omega_ref = hASR->omega_ref;
 800edf8:	687b      	ldr	r3, [r7, #4]
 800edfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800edfc:	4a47      	ldr	r2, [pc, #284]	; (800ef1c <ASR_Refresh+0x1b4>)
 800edfe:	6013      	str	r3, [r2, #0]

	// 
	hASR->omega_error = _omega_ref - hASR->omega;
 800ee00:	4b46      	ldr	r3, [pc, #280]	; (800ef1c <ASR_Refresh+0x1b4>)
 800ee02:	ed93 7a00 	vldr	s14, [r3]
 800ee06:	687b      	ldr	r3, [r7, #4]
 800ee08:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800ee0c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ee10:	687b      	ldr	r3, [r7, #4]
 800ee12:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c

	// integral
	hASR->omega_error_integ += hASR_Init->cycleTime * 0.5 * (hASR->omega_error + hASR->p_omega_error);
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ee1a:	4618      	mov	r0, r3
 800ee1c:	f7f9 fac4 	bl	80083a8 <__aeabi_f2d>
 800ee20:	4604      	mov	r4, r0
 800ee22:	460d      	mov	r5, r1
 800ee24:	4b3c      	ldr	r3, [pc, #240]	; (800ef18 <ASR_Refresh+0x1b0>)
 800ee26:	681b      	ldr	r3, [r3, #0]
 800ee28:	689b      	ldr	r3, [r3, #8]
 800ee2a:	4618      	mov	r0, r3
 800ee2c:	f7f9 fabc 	bl	80083a8 <__aeabi_f2d>
 800ee30:	f04f 0200 	mov.w	r2, #0
 800ee34:	4b3a      	ldr	r3, [pc, #232]	; (800ef20 <ASR_Refresh+0x1b8>)
 800ee36:	f7f9 fb0f 	bl	8008458 <__aeabi_dmul>
 800ee3a:	4602      	mov	r2, r0
 800ee3c:	460b      	mov	r3, r1
 800ee3e:	4690      	mov	r8, r2
 800ee40:	4699      	mov	r9, r3
 800ee42:	687b      	ldr	r3, [r7, #4]
 800ee44:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 800ee4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ee52:	ee17 0a90 	vmov	r0, s15
 800ee56:	f7f9 faa7 	bl	80083a8 <__aeabi_f2d>
 800ee5a:	4602      	mov	r2, r0
 800ee5c:	460b      	mov	r3, r1
 800ee5e:	4640      	mov	r0, r8
 800ee60:	4649      	mov	r1, r9
 800ee62:	f7f9 faf9 	bl	8008458 <__aeabi_dmul>
 800ee66:	4602      	mov	r2, r0
 800ee68:	460b      	mov	r3, r1
 800ee6a:	4620      	mov	r0, r4
 800ee6c:	4629      	mov	r1, r5
 800ee6e:	f7f9 f93d 	bl	80080ec <__adddf3>
 800ee72:	4603      	mov	r3, r0
 800ee74:	460c      	mov	r4, r1
 800ee76:	4618      	mov	r0, r3
 800ee78:	4621      	mov	r1, r4
 800ee7a:	f7f9 fd87 	bl	800898c <__aeabi_d2f>
 800ee7e:	4602      	mov	r2, r0
 800ee80:	687b      	ldr	r3, [r7, #4]
 800ee82:	635a      	str	r2, [r3, #52]	; 0x34

	hASR->p_omega_error = hASR->omega_error;
 800ee84:	687b      	ldr	r3, [r7, #4]
 800ee86:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ee88:	687b      	ldr	r3, [r7, #4]
 800ee8a:	631a      	str	r2, [r3, #48]	; 0x30

	torque_ref = hASR_Init->Kp * hASR->omega_error + hASR_Init->Ki * hASR->omega_error_integ;
 800ee8c:	4b22      	ldr	r3, [pc, #136]	; (800ef18 <ASR_Refresh+0x1b0>)
 800ee8e:	681b      	ldr	r3, [r3, #0]
 800ee90:	ed93 7a00 	vldr	s14, [r3]
 800ee94:	687b      	ldr	r3, [r7, #4]
 800ee96:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800ee9a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ee9e:	4b1e      	ldr	r3, [pc, #120]	; (800ef18 <ASR_Refresh+0x1b0>)
 800eea0:	681b      	ldr	r3, [r3, #0]
 800eea2:	edd3 6a01 	vldr	s13, [r3, #4]
 800eea6:	687b      	ldr	r3, [r7, #4]
 800eea8:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800eeac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800eeb0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800eeb4:	4b1b      	ldr	r3, [pc, #108]	; (800ef24 <ASR_Refresh+0x1bc>)
 800eeb6:	edc3 7a00 	vstr	s15, [r3]

	hASR_Init->hACR->Id_ref = 0.0f;
 800eeba:	4b17      	ldr	r3, [pc, #92]	; (800ef18 <ASR_Refresh+0x1b0>)
 800eebc:	681b      	ldr	r3, [r3, #0]
 800eebe:	699b      	ldr	r3, [r3, #24]
 800eec0:	f04f 0200 	mov.w	r2, #0
 800eec4:	62da      	str	r2, [r3, #44]	; 0x2c
	hASR_Init->hACR->Iq_ref = hASR->Iq_ref = KT * torque_ref;
 800eec6:	4b17      	ldr	r3, [pc, #92]	; (800ef24 <ASR_Refresh+0x1bc>)
 800eec8:	681b      	ldr	r3, [r3, #0]
 800eeca:	4618      	mov	r0, r3
 800eecc:	f7f9 fa6c 	bl	80083a8 <__aeabi_f2d>
 800eed0:	a30f      	add	r3, pc, #60	; (adr r3, 800ef10 <ASR_Refresh+0x1a8>)
 800eed2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eed6:	f7f9 fabf 	bl	8008458 <__aeabi_dmul>
 800eeda:	4603      	mov	r3, r0
 800eedc:	460c      	mov	r4, r1
 800eede:	4618      	mov	r0, r3
 800eee0:	4621      	mov	r1, r4
 800eee2:	f7f9 fd53 	bl	800898c <__aeabi_d2f>
 800eee6:	4602      	mov	r2, r0
 800eee8:	687b      	ldr	r3, [r7, #4]
 800eeea:	639a      	str	r2, [r3, #56]	; 0x38
 800eeec:	4b0a      	ldr	r3, [pc, #40]	; (800ef18 <ASR_Refresh+0x1b0>)
 800eeee:	681b      	ldr	r3, [r3, #0]
 800eef0:	699b      	ldr	r3, [r3, #24]
 800eef2:	687a      	ldr	r2, [r7, #4]
 800eef4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800eef6:	631a      	str	r2, [r3, #48]	; 0x30


	return;
 800eef8:	bf00      	nop
 800eefa:	e002      	b.n	800ef02 <ASR_Refresh+0x19a>
		return;
 800eefc:	bf00      	nop
 800eefe:	e000      	b.n	800ef02 <ASR_Refresh+0x19a>
		return;
 800ef00:	bf00      	nop
}
 800ef02:	3708      	adds	r7, #8
 800ef04:	46bd      	mov	sp, r7
 800ef06:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800ef0a:	bf00      	nop
 800ef0c:	f3af 8000 	nop.w
 800ef10:	7b830193 	.word	0x7b830193
 800ef14:	3fd6eb16 	.word	0x3fd6eb16
 800ef18:	200000a8 	.word	0x200000a8
 800ef1c:	200000ac 	.word	0x200000ac
 800ef20:	3fe00000 	.word	0x3fe00000
 800ef24:	200000b0 	.word	0x200000b0

0800ef28 <ASR_Reset>:



inline void ASR_Reset(ASR_TypeDef *hASR)
{
 800ef28:	b480      	push	{r7}
 800ef2a:	b083      	sub	sp, #12
 800ef2c:	af00      	add	r7, sp, #0
 800ef2e:	6078      	str	r0, [r7, #4]

	hASR->firstLaunch = 1;
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	2201      	movs	r2, #1
 800ef34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

	hASR->omega_error_integ = 0.0f;
 800ef38:	687b      	ldr	r3, [r7, #4]
 800ef3a:	f04f 0200 	mov.w	r2, #0
 800ef3e:	635a      	str	r2, [r3, #52]	; 0x34

	hASR->omega = 0.0f;
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	f04f 0200 	mov.w	r2, #0
 800ef46:	629a      	str	r2, [r3, #40]	; 0x28

	hASR->omega_ref = 0.0f;
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	f04f 0200 	mov.w	r2, #0
 800ef4e:	625a      	str	r2, [r3, #36]	; 0x24


}
 800ef50:	bf00      	nop
 800ef52:	370c      	adds	r7, #12
 800ef54:	46bd      	mov	sp, r7
 800ef56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef5a:	4770      	bx	lr

0800ef5c <CurrentSensor_Init>:

int32_t median3(int32_t *buf);


void CurrentSensor_Init()
{
 800ef5c:	b580      	push	{r7, lr}
 800ef5e:	af00      	add	r7, sp, #0

	memcpy(&mainCS, 0x00, sizeof(mainCS));
 800ef60:	4a12      	ldr	r2, [pc, #72]	; (800efac <CurrentSensor_Init+0x50>)
 800ef62:	2300      	movs	r3, #0
 800ef64:	4610      	mov	r0, r2
 800ef66:	4619      	mov	r1, r3
 800ef68:	2370      	movs	r3, #112	; 0x70
 800ef6a:	461a      	mov	r2, r3
 800ef6c:	f002 ffaa 	bl	8011ec4 <memcpy>

	mainCS.Init.CS_Type = CS_Type_3shunt;
 800ef70:	4b0e      	ldr	r3, [pc, #56]	; (800efac <CurrentSensor_Init+0x50>)
 800ef72:	2200      	movs	r2, #0
 800ef74:	701a      	strb	r2, [r3, #0]
	mainCS.Init.Gain_currentSense = -10.0f; // 1 / ( R * OPAmpGain) [A / V]
 800ef76:	4b0d      	ldr	r3, [pc, #52]	; (800efac <CurrentSensor_Init+0x50>)
 800ef78:	4a0d      	ldr	r2, [pc, #52]	; (800efb0 <CurrentSensor_Init+0x54>)
 800ef7a:	615a      	str	r2, [r3, #20]
	mainCS.Init.V_Iu_offset = 1.67497551f;
 800ef7c:	4b0b      	ldr	r3, [pc, #44]	; (800efac <CurrentSensor_Init+0x50>)
 800ef7e:	4a0d      	ldr	r2, [pc, #52]	; (800efb4 <CurrentSensor_Init+0x58>)
 800ef80:	619a      	str	r2, [r3, #24]
	mainCS.Init.V_Iv_offset = 1.67578125f;
 800ef82:	4b0a      	ldr	r3, [pc, #40]	; (800efac <CurrentSensor_Init+0x50>)
 800ef84:	4a0c      	ldr	r2, [pc, #48]	; (800efb8 <CurrentSensor_Init+0x5c>)
 800ef86:	61da      	str	r2, [r3, #28]
	mainCS.Init.V_Iw_offset = 1.67819822f;
 800ef88:	4b08      	ldr	r3, [pc, #32]	; (800efac <CurrentSensor_Init+0x50>)
 800ef8a:	4a0c      	ldr	r2, [pc, #48]	; (800efbc <CurrentSensor_Init+0x60>)
 800ef8c:	621a      	str	r2, [r3, #32]
	mainCS.Init.hadc_Iu = &hadc1;
 800ef8e:	4b07      	ldr	r3, [pc, #28]	; (800efac <CurrentSensor_Init+0x50>)
 800ef90:	4a0b      	ldr	r2, [pc, #44]	; (800efc0 <CurrentSensor_Init+0x64>)
 800ef92:	605a      	str	r2, [r3, #4]
	mainCS.Init.hadc_Iv = &hadc2;
 800ef94:	4b05      	ldr	r3, [pc, #20]	; (800efac <CurrentSensor_Init+0x50>)
 800ef96:	4a0b      	ldr	r2, [pc, #44]	; (800efc4 <CurrentSensor_Init+0x68>)
 800ef98:	609a      	str	r2, [r3, #8]
	mainCS.Init.hadc_Iw = &hadc3;
 800ef9a:	4b04      	ldr	r3, [pc, #16]	; (800efac <CurrentSensor_Init+0x50>)
 800ef9c:	4a0a      	ldr	r2, [pc, #40]	; (800efc8 <CurrentSensor_Init+0x6c>)
 800ef9e:	60da      	str	r2, [r3, #12]

	mainCS.pos_MEDF_I = 0;
 800efa0:	4b02      	ldr	r3, [pc, #8]	; (800efac <CurrentSensor_Init+0x50>)
 800efa2:	2200      	movs	r2, #0
 800efa4:	631a      	str	r2, [r3, #48]	; 0x30

}
 800efa6:	bf00      	nop
 800efa8:	bd80      	pop	{r7, pc}
 800efaa:	bf00      	nop
 800efac:	20004254 	.word	0x20004254
 800efb0:	c1200000 	.word	0xc1200000
 800efb4:	3fd66599 	.word	0x3fd66599
 800efb8:	3fd68000 	.word	0x3fd68000
 800efbc:	3fd6cf33 	.word	0x3fd6cf33
 800efc0:	20004398 	.word	0x20004398
 800efc4:	200042f0 	.word	0x200042f0
 800efc8:	200043e0 	.word	0x200043e0

0800efcc <CurrentSensor_Start>:


void CurrentSensor_Start(CurrentSensor_TypeDef *hCS)
{
 800efcc:	b580      	push	{r7, lr}
 800efce:	b082      	sub	sp, #8
 800efd0:	af00      	add	r7, sp, #0
 800efd2:	6078      	str	r0, [r7, #4]

	switch(hCS->Init.CS_Type)
 800efd4:	687b      	ldr	r3, [r7, #4]
 800efd6:	781b      	ldrb	r3, [r3, #0]
 800efd8:	2b00      	cmp	r3, #0
 800efda:	d000      	beq.n	800efde <CurrentSensor_Start+0x12>
		break;
	}



}
 800efdc:	e018      	b.n	800f010 <CurrentSensor_Start+0x44>
		HAL_ADC_Start_DMA(hCS->Init.hadc_Iu, hCS->AD_Iu, 1);
 800efde:	687b      	ldr	r3, [r7, #4]
 800efe0:	6858      	ldr	r0, [r3, #4]
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	3328      	adds	r3, #40	; 0x28
 800efe6:	2201      	movs	r2, #1
 800efe8:	4619      	mov	r1, r3
 800efea:	f7f9 ff77 	bl	8008edc <HAL_ADC_Start_DMA>
		HAL_ADC_Start_DMA(hCS->Init.hadc_Iv, hCS->AD_Iv, 1);
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	6898      	ldr	r0, [r3, #8]
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	332a      	adds	r3, #42	; 0x2a
 800eff6:	2201      	movs	r2, #1
 800eff8:	4619      	mov	r1, r3
 800effa:	f7f9 ff6f 	bl	8008edc <HAL_ADC_Start_DMA>
		HAL_ADC_Start_DMA(hCS->Init.hadc_Iw, hCS->AD_Iw, 1);
 800effe:	687b      	ldr	r3, [r7, #4]
 800f000:	68d8      	ldr	r0, [r3, #12]
 800f002:	687b      	ldr	r3, [r7, #4]
 800f004:	332c      	adds	r3, #44	; 0x2c
 800f006:	2201      	movs	r2, #1
 800f008:	4619      	mov	r1, r3
 800f00a:	f7f9 ff67 	bl	8008edc <HAL_ADC_Start_DMA>
		break;
 800f00e:	bf00      	nop
}
 800f010:	bf00      	nop
 800f012:	3708      	adds	r7, #8
 800f014:	46bd      	mov	sp, r7
 800f016:	bd80      	pop	{r7, pc}

0800f018 <CurrentSensor_Refresh>:
/*
 * UVW
 * 
 */
inline void CurrentSensor_Refresh(CurrentSensor_TypeDef *hCS, uint8_t SVM_sector)
{
 800f018:	b580      	push	{r7, lr}
 800f01a:	b082      	sub	sp, #8
 800f01c:	af00      	add	r7, sp, #0
 800f01e:	6078      	str	r0, [r7, #4]
 800f020:	460b      	mov	r3, r1
 800f022:	70fb      	strb	r3, [r7, #3]
	static int32_t AD_Iv_MEDF = 0;
	static int32_t AD_Iw_MEDF = 0;

	static CurrentSensor_InitTypeDef *hCS_Init;

	hCS_Init = &hCS->Init;
 800f024:	687b      	ldr	r3, [r7, #4]
 800f026:	4a98      	ldr	r2, [pc, #608]	; (800f288 <CurrentSensor_Refresh+0x270>)
 800f028:	6013      	str	r3, [r2, #0]

	switch(hCS->Init.CS_Type)
 800f02a:	687b      	ldr	r3, [r7, #4]
 800f02c:	781b      	ldrb	r3, [r3, #0]
 800f02e:	2b00      	cmp	r3, #0
 800f030:	d000      	beq.n	800f034 <CurrentSensor_Refresh+0x1c>

		break; /* CS_Type_3shunt */


		default:
			break;
 800f032:	e124      	b.n	800f27e <CurrentSensor_Refresh+0x266>
		HAL_ADC_Start_DMA(hCS_Init->hadc_Iu, hCS->AD_Iu, 1);
 800f034:	4b94      	ldr	r3, [pc, #592]	; (800f288 <CurrentSensor_Refresh+0x270>)
 800f036:	681b      	ldr	r3, [r3, #0]
 800f038:	6858      	ldr	r0, [r3, #4]
 800f03a:	687b      	ldr	r3, [r7, #4]
 800f03c:	3328      	adds	r3, #40	; 0x28
 800f03e:	2201      	movs	r2, #1
 800f040:	4619      	mov	r1, r3
 800f042:	f7f9 ff4b 	bl	8008edc <HAL_ADC_Start_DMA>
		HAL_ADC_Start_DMA(hCS_Init->hadc_Iv, hCS->AD_Iv, 1);
 800f046:	4b90      	ldr	r3, [pc, #576]	; (800f288 <CurrentSensor_Refresh+0x270>)
 800f048:	681b      	ldr	r3, [r3, #0]
 800f04a:	6898      	ldr	r0, [r3, #8]
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	332a      	adds	r3, #42	; 0x2a
 800f050:	2201      	movs	r2, #1
 800f052:	4619      	mov	r1, r3
 800f054:	f7f9 ff42 	bl	8008edc <HAL_ADC_Start_DMA>
		HAL_ADC_Start_DMA(hCS_Init->hadc_Iw, hCS->AD_Iw, 1);
 800f058:	4b8b      	ldr	r3, [pc, #556]	; (800f288 <CurrentSensor_Refresh+0x270>)
 800f05a:	681b      	ldr	r3, [r3, #0]
 800f05c:	68d8      	ldr	r0, [r3, #12]
 800f05e:	687b      	ldr	r3, [r7, #4]
 800f060:	332c      	adds	r3, #44	; 0x2c
 800f062:	2201      	movs	r2, #1
 800f064:	4619      	mov	r1, r3
 800f066:	f7f9 ff39 	bl	8008edc <HAL_ADC_Start_DMA>
		hCS->AD_Iu_buf[hCS->pos_MEDF_I] = (int32_t)hCS->AD_Iu[0];
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 800f06e:	687b      	ldr	r3, [r7, #4]
 800f070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f072:	4611      	mov	r1, r2
 800f074:	687a      	ldr	r2, [r7, #4]
 800f076:	330c      	adds	r3, #12
 800f078:	009b      	lsls	r3, r3, #2
 800f07a:	4413      	add	r3, r2
 800f07c:	6059      	str	r1, [r3, #4]
		hCS->AD_Iv_buf[hCS->pos_MEDF_I] = (int32_t)hCS->AD_Iv[0];
 800f07e:	687b      	ldr	r3, [r7, #4]
 800f080:	8d59      	ldrh	r1, [r3, #42]	; 0x2a
 800f082:	687b      	ldr	r3, [r7, #4]
 800f084:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	3210      	adds	r2, #16
 800f08a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		hCS->AD_Iw_buf[hCS->pos_MEDF_I] = (int32_t)hCS->AD_Iw[0];
 800f08e:	687b      	ldr	r3, [r7, #4]
 800f090:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800f092:	687b      	ldr	r3, [r7, #4]
 800f094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f096:	4611      	mov	r1, r2
 800f098:	687a      	ldr	r2, [r7, #4]
 800f09a:	3312      	adds	r3, #18
 800f09c:	009b      	lsls	r3, r3, #2
 800f09e:	4413      	add	r3, r2
 800f0a0:	6059      	str	r1, [r3, #4]
		hCS->pos_MEDF_I += 1;
 800f0a2:	687b      	ldr	r3, [r7, #4]
 800f0a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f0a6:	1c5a      	adds	r2, r3, #1
 800f0a8:	687b      	ldr	r3, [r7, #4]
 800f0aa:	631a      	str	r2, [r3, #48]	; 0x30
		if(hCS->pos_MEDF_I >= 3)
 800f0ac:	687b      	ldr	r3, [r7, #4]
 800f0ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f0b0:	2b02      	cmp	r3, #2
 800f0b2:	dd02      	ble.n	800f0ba <CurrentSensor_Refresh+0xa2>
			hCS->pos_MEDF_I = 0;
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	2200      	movs	r2, #0
 800f0b8:	631a      	str	r2, [r3, #48]	; 0x30
		AD_Iu_MEDF = median3(hCS->AD_Iu_buf);
 800f0ba:	687b      	ldr	r3, [r7, #4]
 800f0bc:	3334      	adds	r3, #52	; 0x34
 800f0be:	4618      	mov	r0, r3
 800f0c0:	f000 f974 	bl	800f3ac <median3>
 800f0c4:	4602      	mov	r2, r0
 800f0c6:	4b71      	ldr	r3, [pc, #452]	; (800f28c <CurrentSensor_Refresh+0x274>)
 800f0c8:	601a      	str	r2, [r3, #0]
		AD_Iv_MEDF = median3(hCS->AD_Iv_buf);
 800f0ca:	687b      	ldr	r3, [r7, #4]
 800f0cc:	3340      	adds	r3, #64	; 0x40
 800f0ce:	4618      	mov	r0, r3
 800f0d0:	f000 f96c 	bl	800f3ac <median3>
 800f0d4:	4602      	mov	r2, r0
 800f0d6:	4b6e      	ldr	r3, [pc, #440]	; (800f290 <CurrentSensor_Refresh+0x278>)
 800f0d8:	601a      	str	r2, [r3, #0]
		AD_Iw_MEDF = median3(hCS->AD_Iw_buf);
 800f0da:	687b      	ldr	r3, [r7, #4]
 800f0dc:	334c      	adds	r3, #76	; 0x4c
 800f0de:	4618      	mov	r0, r3
 800f0e0:	f000 f964 	bl	800f3ac <median3>
 800f0e4:	4602      	mov	r2, r0
 800f0e6:	4b6b      	ldr	r3, [pc, #428]	; (800f294 <CurrentSensor_Refresh+0x27c>)
 800f0e8:	601a      	str	r2, [r3, #0]
		hCS->V_Iu = (float)AD_Iu_MEDF / AD_Range * Vref_AD - hCS_Init->V_Iu_offset;
 800f0ea:	4b68      	ldr	r3, [pc, #416]	; (800f28c <CurrentSensor_Refresh+0x274>)
 800f0ec:	681b      	ldr	r3, [r3, #0]
 800f0ee:	ee07 3a90 	vmov	s15, r3
 800f0f2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800f0f6:	eddf 7a68 	vldr	s15, [pc, #416]	; 800f298 <CurrentSensor_Refresh+0x280>
 800f0fa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f0fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f102:	ed9f 7a66 	vldr	s14, [pc, #408]	; 800f29c <CurrentSensor_Refresh+0x284>
 800f106:	ee27 7a87 	vmul.f32	s14, s15, s14
 800f10a:	4b5f      	ldr	r3, [pc, #380]	; (800f288 <CurrentSensor_Refresh+0x270>)
 800f10c:	681b      	ldr	r3, [r3, #0]
 800f10e:	edd3 7a06 	vldr	s15, [r3, #24]
 800f112:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f116:	687b      	ldr	r3, [r7, #4]
 800f118:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
		hCS->V_Iv = (float)AD_Iv_MEDF / AD_Range * Vref_AD - hCS_Init->V_Iv_offset;
 800f11c:	4b5c      	ldr	r3, [pc, #368]	; (800f290 <CurrentSensor_Refresh+0x278>)
 800f11e:	681b      	ldr	r3, [r3, #0]
 800f120:	ee07 3a90 	vmov	s15, r3
 800f124:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800f128:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800f298 <CurrentSensor_Refresh+0x280>
 800f12c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f130:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f134:	ed9f 7a59 	vldr	s14, [pc, #356]	; 800f29c <CurrentSensor_Refresh+0x284>
 800f138:	ee27 7a87 	vmul.f32	s14, s15, s14
 800f13c:	4b52      	ldr	r3, [pc, #328]	; (800f288 <CurrentSensor_Refresh+0x270>)
 800f13e:	681b      	ldr	r3, [r3, #0]
 800f140:	edd3 7a07 	vldr	s15, [r3, #28]
 800f144:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f148:	687b      	ldr	r3, [r7, #4]
 800f14a:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
		hCS->V_Iw = (float)AD_Iw_MEDF / AD_Range * Vref_AD - hCS_Init->V_Iw_offset;
 800f14e:	4b51      	ldr	r3, [pc, #324]	; (800f294 <CurrentSensor_Refresh+0x27c>)
 800f150:	681b      	ldr	r3, [r3, #0]
 800f152:	ee07 3a90 	vmov	s15, r3
 800f156:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800f15a:	eddf 7a4f 	vldr	s15, [pc, #316]	; 800f298 <CurrentSensor_Refresh+0x280>
 800f15e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800f162:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800f166:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 800f29c <CurrentSensor_Refresh+0x284>
 800f16a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800f16e:	4b46      	ldr	r3, [pc, #280]	; (800f288 <CurrentSensor_Refresh+0x270>)
 800f170:	681b      	ldr	r3, [r3, #0]
 800f172:	edd3 7a08 	vldr	s15, [r3, #32]
 800f176:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f17a:	687b      	ldr	r3, [r7, #4]
 800f17c:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
		switch(SVM_sector)
 800f180:	78fb      	ldrb	r3, [r7, #3]
 800f182:	2b05      	cmp	r3, #5
 800f184:	d87a      	bhi.n	800f27c <CurrentSensor_Refresh+0x264>
 800f186:	a201      	add	r2, pc, #4	; (adr r2, 800f18c <CurrentSensor_Refresh+0x174>)
 800f188:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f18c:	0800f1a5 	.word	0x0800f1a5
 800f190:	0800f1ed 	.word	0x0800f1ed
 800f194:	0800f1ed 	.word	0x0800f1ed
 800f198:	0800f235 	.word	0x0800f235
 800f19c:	0800f235 	.word	0x0800f235
 800f1a0:	0800f1a5 	.word	0x0800f1a5
			hCS->Iv = hCS->V_Iv * hCS->Init.Gain_currentSense;
 800f1a4:	687b      	ldr	r3, [r7, #4]
 800f1a6:	ed93 7a17 	vldr	s14, [r3, #92]	; 0x5c
 800f1aa:	687b      	ldr	r3, [r7, #4]
 800f1ac:	edd3 7a05 	vldr	s15, [r3, #20]
 800f1b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f1b4:	687b      	ldr	r3, [r7, #4]
 800f1b6:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
			hCS->Iw = hCS->V_Iw * hCS->Init.Gain_currentSense;
 800f1ba:	687b      	ldr	r3, [r7, #4]
 800f1bc:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 800f1c0:	687b      	ldr	r3, [r7, #4]
 800f1c2:	edd3 7a05 	vldr	s15, [r3, #20]
 800f1c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f1ca:	687b      	ldr	r3, [r7, #4]
 800f1cc:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
			hCS->Iu = - hCS->Iv - hCS->Iw;
 800f1d0:	687b      	ldr	r3, [r7, #4]
 800f1d2:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 800f1d6:	eeb1 7a67 	vneg.f32	s14, s15
 800f1da:	687b      	ldr	r3, [r7, #4]
 800f1dc:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 800f1e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f1e4:	687b      	ldr	r3, [r7, #4]
 800f1e6:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
			break;
 800f1ea:	e047      	b.n	800f27c <CurrentSensor_Refresh+0x264>
			hCS->Iw = hCS->V_Iw * hCS->Init.Gain_currentSense;
 800f1ec:	687b      	ldr	r3, [r7, #4]
 800f1ee:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 800f1f2:	687b      	ldr	r3, [r7, #4]
 800f1f4:	edd3 7a05 	vldr	s15, [r3, #20]
 800f1f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
			hCS->Iu = hCS->V_Iu * hCS->Init.Gain_currentSense;
 800f202:	687b      	ldr	r3, [r7, #4]
 800f204:	ed93 7a16 	vldr	s14, [r3, #88]	; 0x58
 800f208:	687b      	ldr	r3, [r7, #4]
 800f20a:	edd3 7a05 	vldr	s15, [r3, #20]
 800f20e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f212:	687b      	ldr	r3, [r7, #4]
 800f214:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
			hCS->Iv = - hCS->Iw - hCS->Iu;
 800f218:	687b      	ldr	r3, [r7, #4]
 800f21a:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 800f21e:	eeb1 7a67 	vneg.f32	s14, s15
 800f222:	687b      	ldr	r3, [r7, #4]
 800f224:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 800f228:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f22c:	687b      	ldr	r3, [r7, #4]
 800f22e:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
			break;
 800f232:	e023      	b.n	800f27c <CurrentSensor_Refresh+0x264>
			hCS->Iu = hCS->V_Iu * hCS->Init.Gain_currentSense;
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	ed93 7a16 	vldr	s14, [r3, #88]	; 0x58
 800f23a:	687b      	ldr	r3, [r7, #4]
 800f23c:	edd3 7a05 	vldr	s15, [r3, #20]
 800f240:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f244:	687b      	ldr	r3, [r7, #4]
 800f246:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
			hCS->Iv = hCS->V_Iv * hCS->Init.Gain_currentSense;
 800f24a:	687b      	ldr	r3, [r7, #4]
 800f24c:	ed93 7a17 	vldr	s14, [r3, #92]	; 0x5c
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	edd3 7a05 	vldr	s15, [r3, #20]
 800f256:	ee67 7a27 	vmul.f32	s15, s14, s15
 800f25a:	687b      	ldr	r3, [r7, #4]
 800f25c:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
			hCS->Iw = - hCS->Iu - hCS->Iv;
 800f260:	687b      	ldr	r3, [r7, #4]
 800f262:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 800f266:	eeb1 7a67 	vneg.f32	s14, s15
 800f26a:	687b      	ldr	r3, [r7, #4]
 800f26c:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 800f270:	ee77 7a67 	vsub.f32	s15, s14, s15
 800f274:	687b      	ldr	r3, [r7, #4]
 800f276:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
			break;
 800f27a:	bf00      	nop
		break; /* CS_Type_3shunt */
 800f27c:	bf00      	nop
	}




}
 800f27e:	bf00      	nop
 800f280:	3708      	adds	r7, #8
 800f282:	46bd      	mov	sp, r7
 800f284:	bd80      	pop	{r7, pc}
 800f286:	bf00      	nop
 800f288:	200000b4 	.word	0x200000b4
 800f28c:	200000b8 	.word	0x200000b8
 800f290:	200000bc 	.word	0x200000bc
 800f294:	200000c0 	.word	0x200000c0
 800f298:	00001000 	.word	0x00001000
 800f29c:	40533333 	.word	0x40533333

0800f2a0 <CurrentSensor_getIdq>:

/*
 * 
 */
inline void CurrentSensor_getIdq(CurrentSensor_TypeDef *hCS, float *Id, float *Iq, float cos_theta_re, float sin_theta_re)
{
 800f2a0:	b480      	push	{r7}
 800f2a2:	b087      	sub	sp, #28
 800f2a4:	af00      	add	r7, sp, #0
 800f2a6:	6178      	str	r0, [r7, #20]
 800f2a8:	6139      	str	r1, [r7, #16]
 800f2aa:	60fa      	str	r2, [r7, #12]
 800f2ac:	ed87 0a02 	vstr	s0, [r7, #8]
 800f2b0:	edc7 0a01 	vstr	s1, [r7, #4]

	*Id = 0.8165f * (
			+ hCS->Iu * cos_theta_re
 800f2b4:	697b      	ldr	r3, [r7, #20]
 800f2b6:	ed93 7a19 	vldr	s14, [r3, #100]	; 0x64
 800f2ba:	edd7 7a02 	vldr	s15, [r7, #8]
 800f2be:	ee27 7a27 	vmul.f32	s14, s14, s15
			+ hCS->Iv * (-0.5f * cos_theta_re + 0.855f * sin_theta_re)
 800f2c2:	697b      	ldr	r3, [r7, #20]
 800f2c4:	edd3 6a1a 	vldr	s13, [r3, #104]	; 0x68
 800f2c8:	edd7 7a02 	vldr	s15, [r7, #8]
 800f2cc:	eebe 6a00 	vmov.f32	s12, #224	; 0xbf000000 -0.5
 800f2d0:	ee27 6a86 	vmul.f32	s12, s15, s12
 800f2d4:	edd7 7a01 	vldr	s15, [r7, #4]
 800f2d8:	eddf 5a32 	vldr	s11, [pc, #200]	; 800f3a4 <CurrentSensor_getIdq+0x104>
 800f2dc:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800f2e0:	ee76 7a27 	vadd.f32	s15, s12, s15
 800f2e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f2e8:	ee37 7a27 	vadd.f32	s14, s14, s15
			+ hCS->Iw * (-0.5f * cos_theta_re - 0.855f * sin_theta_re));
 800f2ec:	697b      	ldr	r3, [r7, #20]
 800f2ee:	edd3 6a1b 	vldr	s13, [r3, #108]	; 0x6c
 800f2f2:	edd7 7a02 	vldr	s15, [r7, #8]
 800f2f6:	eebe 6a00 	vmov.f32	s12, #224	; 0xbf000000 -0.5
 800f2fa:	ee27 6a86 	vmul.f32	s12, s15, s12
 800f2fe:	edd7 7a01 	vldr	s15, [r7, #4]
 800f302:	eddf 5a28 	vldr	s11, [pc, #160]	; 800f3a4 <CurrentSensor_getIdq+0x104>
 800f306:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800f30a:	ee76 7a67 	vsub.f32	s15, s12, s15
 800f30e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f312:	ee77 7a27 	vadd.f32	s15, s14, s15
	*Id = 0.8165f * (
 800f316:	ed9f 7a24 	vldr	s14, [pc, #144]	; 800f3a8 <CurrentSensor_getIdq+0x108>
 800f31a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f31e:	693b      	ldr	r3, [r7, #16]
 800f320:	edc3 7a00 	vstr	s15, [r3]

	*Iq = 0.8165f * (
			- hCS->Iu * sin_theta_re
 800f324:	697b      	ldr	r3, [r7, #20]
 800f326:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 800f32a:	eeb1 7a67 	vneg.f32	s14, s15
 800f32e:	edd7 7a01 	vldr	s15, [r7, #4]
 800f332:	ee27 7a27 	vmul.f32	s14, s14, s15
			+ hCS->Iv * (0.5f * sin_theta_re + 0.855f * cos_theta_re)
 800f336:	697b      	ldr	r3, [r7, #20]
 800f338:	edd3 6a1a 	vldr	s13, [r3, #104]	; 0x68
 800f33c:	edd7 7a01 	vldr	s15, [r7, #4]
 800f340:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800f344:	ee27 6a86 	vmul.f32	s12, s15, s12
 800f348:	edd7 7a02 	vldr	s15, [r7, #8]
 800f34c:	eddf 5a15 	vldr	s11, [pc, #84]	; 800f3a4 <CurrentSensor_getIdq+0x104>
 800f350:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800f354:	ee76 7a27 	vadd.f32	s15, s12, s15
 800f358:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f35c:	ee37 7a27 	vadd.f32	s14, s14, s15
			+ hCS->Iw * (0.5f * sin_theta_re - 0.855f * cos_theta_re));
 800f360:	697b      	ldr	r3, [r7, #20]
 800f362:	edd3 6a1b 	vldr	s13, [r3, #108]	; 0x6c
 800f366:	edd7 7a01 	vldr	s15, [r7, #4]
 800f36a:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800f36e:	ee27 6a86 	vmul.f32	s12, s15, s12
 800f372:	edd7 7a02 	vldr	s15, [r7, #8]
 800f376:	eddf 5a0b 	vldr	s11, [pc, #44]	; 800f3a4 <CurrentSensor_getIdq+0x104>
 800f37a:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800f37e:	ee76 7a67 	vsub.f32	s15, s12, s15
 800f382:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800f386:	ee77 7a27 	vadd.f32	s15, s14, s15
	*Iq = 0.8165f * (
 800f38a:	ed9f 7a07 	vldr	s14, [pc, #28]	; 800f3a8 <CurrentSensor_getIdq+0x108>
 800f38e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800f392:	68fb      	ldr	r3, [r7, #12]
 800f394:	edc3 7a00 	vstr	s15, [r3]

}
 800f398:	bf00      	nop
 800f39a:	371c      	adds	r7, #28
 800f39c:	46bd      	mov	sp, r7
 800f39e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3a2:	4770      	bx	lr
 800f3a4:	3f5ae148 	.word	0x3f5ae148
 800f3a8:	3f510625 	.word	0x3f510625

0800f3ac <median3>:

/*
 * Length:3 
 */
inline int32_t median3(int32_t *buf)
{
 800f3ac:	b480      	push	{r7}
 800f3ae:	b083      	sub	sp, #12
 800f3b0:	af00      	add	r7, sp, #0
 800f3b2:	6078      	str	r0, [r7, #4]

	if(buf[0] < buf[1])
 800f3b4:	687b      	ldr	r3, [r7, #4]
 800f3b6:	681a      	ldr	r2, [r3, #0]
 800f3b8:	687b      	ldr	r3, [r7, #4]
 800f3ba:	3304      	adds	r3, #4
 800f3bc:	681b      	ldr	r3, [r3, #0]
 800f3be:	429a      	cmp	r2, r3
 800f3c0:	da17      	bge.n	800f3f2 <median3+0x46>
	{
		if(buf[2] < buf[0])			return buf[0];
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	3308      	adds	r3, #8
 800f3c6:	681a      	ldr	r2, [r3, #0]
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	681b      	ldr	r3, [r3, #0]
 800f3cc:	429a      	cmp	r2, r3
 800f3ce:	da02      	bge.n	800f3d6 <median3+0x2a>
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	681b      	ldr	r3, [r3, #0]
 800f3d4:	e025      	b.n	800f422 <median3+0x76>
		else if(buf[2] < buf[1])	return buf[2];
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	3308      	adds	r3, #8
 800f3da:	681a      	ldr	r2, [r3, #0]
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	3304      	adds	r3, #4
 800f3e0:	681b      	ldr	r3, [r3, #0]
 800f3e2:	429a      	cmp	r2, r3
 800f3e4:	da02      	bge.n	800f3ec <median3+0x40>
 800f3e6:	687b      	ldr	r3, [r7, #4]
 800f3e8:	689b      	ldr	r3, [r3, #8]
 800f3ea:	e01a      	b.n	800f422 <median3+0x76>
		else						return buf[1];
 800f3ec:	687b      	ldr	r3, [r7, #4]
 800f3ee:	685b      	ldr	r3, [r3, #4]
 800f3f0:	e017      	b.n	800f422 <median3+0x76>
	}
	else
	{
		if(buf[2] < buf[1])			return buf[1];
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	3308      	adds	r3, #8
 800f3f6:	681a      	ldr	r2, [r3, #0]
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	3304      	adds	r3, #4
 800f3fc:	681b      	ldr	r3, [r3, #0]
 800f3fe:	429a      	cmp	r2, r3
 800f400:	da02      	bge.n	800f408 <median3+0x5c>
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	685b      	ldr	r3, [r3, #4]
 800f406:	e00c      	b.n	800f422 <median3+0x76>
		else if(buf[2] < buf[1])	return buf[2];
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	3308      	adds	r3, #8
 800f40c:	681a      	ldr	r2, [r3, #0]
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	3304      	adds	r3, #4
 800f412:	681b      	ldr	r3, [r3, #0]
 800f414:	429a      	cmp	r2, r3
 800f416:	da02      	bge.n	800f41e <median3+0x72>
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	689b      	ldr	r3, [r3, #8]
 800f41c:	e001      	b.n	800f422 <median3+0x76>
		else						return buf[0];
 800f41e:	687b      	ldr	r3, [r7, #4]
 800f420:	681b      	ldr	r3, [r3, #0]
	}

	return 0;
}
 800f422:	4618      	mov	r0, r3
 800f424:	370c      	adds	r7, #12
 800f426:	46bd      	mov	sp, r7
 800f428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f42c:	4770      	bx	lr
	...

0800f430 <DRV_Init>:
DRV_TypeDef drv8323;



void DRV_Init()
{
 800f430:	b480      	push	{r7}
 800f432:	af00      	add	r7, sp, #0

	drv8323.NSS_GPIOx = SPI3_NSS_GPIO_Port;
 800f434:	4b07      	ldr	r3, [pc, #28]	; (800f454 <DRV_Init+0x24>)
 800f436:	4a08      	ldr	r2, [pc, #32]	; (800f458 <DRV_Init+0x28>)
 800f438:	621a      	str	r2, [r3, #32]
	drv8323.NSS_GPIO_Pin = SPI3_NSS_Pin;
 800f43a:	4b06      	ldr	r3, [pc, #24]	; (800f454 <DRV_Init+0x24>)
 800f43c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800f440:	849a      	strh	r2, [r3, #36]	; 0x24
	drv8323.hspi = &hspi3;
 800f442:	4b04      	ldr	r3, [pc, #16]	; (800f454 <DRV_Init+0x24>)
 800f444:	4a05      	ldr	r2, [pc, #20]	; (800f45c <DRV_Init+0x2c>)
 800f446:	61da      	str	r2, [r3, #28]



}
 800f448:	bf00      	nop
 800f44a:	46bd      	mov	sp, r7
 800f44c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f450:	4770      	bx	lr
 800f452:	bf00      	nop
 800f454:	200042c4 	.word	0x200042c4
 800f458:	40020000 	.word	0x40020000
 800f45c:	20004600 	.word	0x20004600

0800f460 <DRV_WriteData>:


void DRV_WriteData(DRV_TypeDef *hdrv, regAddr_t addr)
{
 800f460:	b580      	push	{r7, lr}
 800f462:	b084      	sub	sp, #16
 800f464:	af02      	add	r7, sp, #8
 800f466:	6078      	str	r0, [r7, #4]
 800f468:	460b      	mov	r3, r1
 800f46a:	70fb      	strb	r3, [r7, #3]

	// MSB
	hdrv->txBuf[0] = (addr << 3) | (hdrv->Reg.words[addr] >> 8);
 800f46c:	78fb      	ldrb	r3, [r7, #3]
 800f46e:	00db      	lsls	r3, r3, #3
 800f470:	b2da      	uxtb	r2, r3
 800f472:	78f9      	ldrb	r1, [r7, #3]
 800f474:	687b      	ldr	r3, [r7, #4]
 800f476:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f47a:	0a1b      	lsrs	r3, r3, #8
 800f47c:	b2db      	uxtb	r3, r3
 800f47e:	4313      	orrs	r3, r2
 800f480:	b2da      	uxtb	r2, r3
 800f482:	687b      	ldr	r3, [r7, #4]
 800f484:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	// LSB
	hdrv->txBuf[1] = hdrv->Reg.words[addr] & 0xff;
 800f488:	78fa      	ldrb	r2, [r7, #3]
 800f48a:	687b      	ldr	r3, [r7, #4]
 800f48c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800f490:	b2da      	uxtb	r2, r3
 800f492:	687b      	ldr	r3, [r7, #4]
 800f494:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

	HAL_GPIO_WritePin(hdrv->NSS_GPIOx, hdrv->NSS_GPIO_Pin, GPIO_PIN_RESET);
 800f498:	687b      	ldr	r3, [r7, #4]
 800f49a:	6a18      	ldr	r0, [r3, #32]
 800f49c:	687b      	ldr	r3, [r7, #4]
 800f49e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800f4a0:	2200      	movs	r2, #0
 800f4a2:	4619      	mov	r1, r3
 800f4a4:	f7fb ff76 	bl	800b394 <HAL_GPIO_WritePin>

	HAL_SPI_TransmitReceive(hdrv->hspi, hdrv->txBuf, hdrv->rxBuf, 2, 1);
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	69d8      	ldr	r0, [r3, #28]
 800f4ac:	687b      	ldr	r3, [r7, #4]
 800f4ae:	f103 0126 	add.w	r1, r3, #38	; 0x26
 800f4b2:	687b      	ldr	r3, [r7, #4]
 800f4b4:	f103 0228 	add.w	r2, r3, #40	; 0x28
 800f4b8:	2301      	movs	r3, #1
 800f4ba:	9300      	str	r3, [sp, #0]
 800f4bc:	2302      	movs	r3, #2
 800f4be:	f7fc fcf7 	bl	800beb0 <HAL_SPI_TransmitReceive>

	HAL_GPIO_WritePin(hdrv->NSS_GPIOx, hdrv->NSS_GPIO_Pin, GPIO_PIN_SET);
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	6a18      	ldr	r0, [r3, #32]
 800f4c6:	687b      	ldr	r3, [r7, #4]
 800f4c8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800f4ca:	2201      	movs	r2, #1
 800f4cc:	4619      	mov	r1, r3
 800f4ce:	f7fb ff61 	bl	800b394 <HAL_GPIO_WritePin>

}
 800f4d2:	bf00      	nop
 800f4d4:	3708      	adds	r7, #8
 800f4d6:	46bd      	mov	sp, r7
 800f4d8:	bd80      	pop	{r7, pc}

0800f4da <DRV_ReadData>:



void DRV_ReadData(DRV_TypeDef *hdrv, regAddr_t addr)
{
 800f4da:	b580      	push	{r7, lr}
 800f4dc:	b084      	sub	sp, #16
 800f4de:	af02      	add	r7, sp, #8
 800f4e0:	6078      	str	r0, [r7, #4]
 800f4e2:	460b      	mov	r3, r1
 800f4e4:	70fb      	strb	r3, [r7, #3]

	// MSB
	hdrv->txBuf[0] = 0x80 | (addr << 3);
 800f4e6:	78fb      	ldrb	r3, [r7, #3]
 800f4e8:	00db      	lsls	r3, r3, #3
 800f4ea:	b25b      	sxtb	r3, r3
 800f4ec:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800f4f0:	b25b      	sxtb	r3, r3
 800f4f2:	b2da      	uxtb	r2, r3
 800f4f4:	687b      	ldr	r3, [r7, #4]
 800f4f6:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	// LSB
	hdrv->txBuf[1] = 0x00;
 800f4fa:	687b      	ldr	r3, [r7, #4]
 800f4fc:	2200      	movs	r2, #0
 800f4fe:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

	HAL_GPIO_WritePin(hdrv->NSS_GPIOx, hdrv->NSS_GPIO_Pin, GPIO_PIN_RESET);
 800f502:	687b      	ldr	r3, [r7, #4]
 800f504:	6a18      	ldr	r0, [r3, #32]
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800f50a:	2200      	movs	r2, #0
 800f50c:	4619      	mov	r1, r3
 800f50e:	f7fb ff41 	bl	800b394 <HAL_GPIO_WritePin>

	HAL_SPI_TransmitReceive(hdrv->hspi, hdrv->txBuf, hdrv->rxBuf, 2, 1);
 800f512:	687b      	ldr	r3, [r7, #4]
 800f514:	69d8      	ldr	r0, [r3, #28]
 800f516:	687b      	ldr	r3, [r7, #4]
 800f518:	f103 0126 	add.w	r1, r3, #38	; 0x26
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	f103 0228 	add.w	r2, r3, #40	; 0x28
 800f522:	2301      	movs	r3, #1
 800f524:	9300      	str	r3, [sp, #0]
 800f526:	2302      	movs	r3, #2
 800f528:	f7fc fcc2 	bl	800beb0 <HAL_SPI_TransmitReceive>

	HAL_GPIO_WritePin(hdrv->NSS_GPIOx, hdrv->NSS_GPIO_Pin, GPIO_PIN_SET);
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	6a18      	ldr	r0, [r3, #32]
 800f530:	687b      	ldr	r3, [r7, #4]
 800f532:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800f534:	2201      	movs	r2, #1
 800f536:	4619      	mov	r1, r3
 800f538:	f7fb ff2c 	bl	800b394 <HAL_GPIO_WritePin>

	hdrv->Reg.words[addr] = (hdrv->rxBuf[0] << 8) | hdrv->rxBuf[1];
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f542:	021b      	lsls	r3, r3, #8
 800f544:	687a      	ldr	r2, [r7, #4]
 800f546:	f892 2029 	ldrb.w	r2, [r2, #41]	; 0x29
 800f54a:	4313      	orrs	r3, r2
 800f54c:	78fa      	ldrb	r2, [r7, #3]
 800f54e:	4619      	mov	r1, r3
 800f550:	687b      	ldr	r3, [r7, #4]
 800f552:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

}
 800f556:	bf00      	nop
 800f558:	3708      	adds	r7, #8
 800f55a:	46bd      	mov	sp, r7
 800f55c:	bd80      	pop	{r7, pc}
	...

0800f560 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc2;
DMA_HandleTypeDef hdma_adc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800f560:	b580      	push	{r7, lr}
 800f562:	b084      	sub	sp, #16
 800f564:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 800f566:	463b      	mov	r3, r7
 800f568:	2200      	movs	r2, #0
 800f56a:	601a      	str	r2, [r3, #0]
 800f56c:	605a      	str	r2, [r3, #4]
 800f56e:	609a      	str	r2, [r3, #8]
 800f570:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 800f572:	4b22      	ldr	r3, [pc, #136]	; (800f5fc <MX_ADC1_Init+0x9c>)
 800f574:	4a22      	ldr	r2, [pc, #136]	; (800f600 <MX_ADC1_Init+0xa0>)
 800f576:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800f578:	4b20      	ldr	r3, [pc, #128]	; (800f5fc <MX_ADC1_Init+0x9c>)
 800f57a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800f57e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800f580:	4b1e      	ldr	r3, [pc, #120]	; (800f5fc <MX_ADC1_Init+0x9c>)
 800f582:	2200      	movs	r2, #0
 800f584:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800f586:	4b1d      	ldr	r3, [pc, #116]	; (800f5fc <MX_ADC1_Init+0x9c>)
 800f588:	2200      	movs	r2, #0
 800f58a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800f58c:	4b1b      	ldr	r3, [pc, #108]	; (800f5fc <MX_ADC1_Init+0x9c>)
 800f58e:	2200      	movs	r2, #0
 800f590:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800f592:	4b1a      	ldr	r3, [pc, #104]	; (800f5fc <MX_ADC1_Init+0x9c>)
 800f594:	2200      	movs	r2, #0
 800f596:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_FALLING;
 800f59a:	4b18      	ldr	r3, [pc, #96]	; (800f5fc <MX_ADC1_Init+0x9c>)
 800f59c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800f5a0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T8_TRGO;
 800f5a2:	4b16      	ldr	r3, [pc, #88]	; (800f5fc <MX_ADC1_Init+0x9c>)
 800f5a4:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 800f5a8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800f5aa:	4b14      	ldr	r3, [pc, #80]	; (800f5fc <MX_ADC1_Init+0x9c>)
 800f5ac:	2200      	movs	r2, #0
 800f5ae:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800f5b0:	4b12      	ldr	r3, [pc, #72]	; (800f5fc <MX_ADC1_Init+0x9c>)
 800f5b2:	2201      	movs	r2, #1
 800f5b4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800f5b6:	4b11      	ldr	r3, [pc, #68]	; (800f5fc <MX_ADC1_Init+0x9c>)
 800f5b8:	2201      	movs	r2, #1
 800f5ba:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800f5be:	4b0f      	ldr	r3, [pc, #60]	; (800f5fc <MX_ADC1_Init+0x9c>)
 800f5c0:	2201      	movs	r2, #1
 800f5c2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800f5c4:	480d      	ldr	r0, [pc, #52]	; (800f5fc <MX_ADC1_Init+0x9c>)
 800f5c6:	f7f9 fc45 	bl	8008e54 <HAL_ADC_Init>
 800f5ca:	4603      	mov	r3, r0
 800f5cc:	2b00      	cmp	r3, #0
 800f5ce:	d001      	beq.n	800f5d4 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 800f5d0:	f001 fba0 	bl	8010d14 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 800f5d4:	2300      	movs	r3, #0
 800f5d6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800f5d8:	2301      	movs	r3, #1
 800f5da:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800f5dc:	2301      	movs	r3, #1
 800f5de:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800f5e0:	463b      	mov	r3, r7
 800f5e2:	4619      	mov	r1, r3
 800f5e4:	4805      	ldr	r0, [pc, #20]	; (800f5fc <MX_ADC1_Init+0x9c>)
 800f5e6:	f7f9 fd89 	bl	80090fc <HAL_ADC_ConfigChannel>
 800f5ea:	4603      	mov	r3, r0
 800f5ec:	2b00      	cmp	r3, #0
 800f5ee:	d001      	beq.n	800f5f4 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 800f5f0:	f001 fb90 	bl	8010d14 <Error_Handler>
  }

}
 800f5f4:	bf00      	nop
 800f5f6:	3710      	adds	r7, #16
 800f5f8:	46bd      	mov	sp, r7
 800f5fa:	bd80      	pop	{r7, pc}
 800f5fc:	20004398 	.word	0x20004398
 800f600:	40012000 	.word	0x40012000

0800f604 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 800f604:	b580      	push	{r7, lr}
 800f606:	b084      	sub	sp, #16
 800f608:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 800f60a:	463b      	mov	r3, r7
 800f60c:	2200      	movs	r2, #0
 800f60e:	601a      	str	r2, [r3, #0]
 800f610:	605a      	str	r2, [r3, #4]
 800f612:	609a      	str	r2, [r3, #8]
 800f614:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc2.Instance = ADC2;
 800f616:	4b22      	ldr	r3, [pc, #136]	; (800f6a0 <MX_ADC2_Init+0x9c>)
 800f618:	4a22      	ldr	r2, [pc, #136]	; (800f6a4 <MX_ADC2_Init+0xa0>)
 800f61a:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800f61c:	4b20      	ldr	r3, [pc, #128]	; (800f6a0 <MX_ADC2_Init+0x9c>)
 800f61e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800f622:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800f624:	4b1e      	ldr	r3, [pc, #120]	; (800f6a0 <MX_ADC2_Init+0x9c>)
 800f626:	2200      	movs	r2, #0
 800f628:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 800f62a:	4b1d      	ldr	r3, [pc, #116]	; (800f6a0 <MX_ADC2_Init+0x9c>)
 800f62c:	2200      	movs	r2, #0
 800f62e:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800f630:	4b1b      	ldr	r3, [pc, #108]	; (800f6a0 <MX_ADC2_Init+0x9c>)
 800f632:	2200      	movs	r2, #0
 800f634:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 800f636:	4b1a      	ldr	r3, [pc, #104]	; (800f6a0 <MX_ADC2_Init+0x9c>)
 800f638:	2200      	movs	r2, #0
 800f63a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_FALLING;
 800f63e:	4b18      	ldr	r3, [pc, #96]	; (800f6a0 <MX_ADC2_Init+0x9c>)
 800f640:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800f644:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T8_TRGO;
 800f646:	4b16      	ldr	r3, [pc, #88]	; (800f6a0 <MX_ADC2_Init+0x9c>)
 800f648:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 800f64c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800f64e:	4b14      	ldr	r3, [pc, #80]	; (800f6a0 <MX_ADC2_Init+0x9c>)
 800f650:	2200      	movs	r2, #0
 800f652:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 800f654:	4b12      	ldr	r3, [pc, #72]	; (800f6a0 <MX_ADC2_Init+0x9c>)
 800f656:	2201      	movs	r2, #1
 800f658:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800f65a:	4b11      	ldr	r3, [pc, #68]	; (800f6a0 <MX_ADC2_Init+0x9c>)
 800f65c:	2201      	movs	r2, #1
 800f65e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800f662:	4b0f      	ldr	r3, [pc, #60]	; (800f6a0 <MX_ADC2_Init+0x9c>)
 800f664:	2201      	movs	r2, #1
 800f666:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800f668:	480d      	ldr	r0, [pc, #52]	; (800f6a0 <MX_ADC2_Init+0x9c>)
 800f66a:	f7f9 fbf3 	bl	8008e54 <HAL_ADC_Init>
 800f66e:	4603      	mov	r3, r0
 800f670:	2b00      	cmp	r3, #0
 800f672:	d001      	beq.n	800f678 <MX_ADC2_Init+0x74>
  {
    Error_Handler();
 800f674:	f001 fb4e 	bl	8010d14 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800f678:	2304      	movs	r3, #4
 800f67a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800f67c:	2301      	movs	r3, #1
 800f67e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800f680:	2301      	movs	r3, #1
 800f682:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800f684:	463b      	mov	r3, r7
 800f686:	4619      	mov	r1, r3
 800f688:	4805      	ldr	r0, [pc, #20]	; (800f6a0 <MX_ADC2_Init+0x9c>)
 800f68a:	f7f9 fd37 	bl	80090fc <HAL_ADC_ConfigChannel>
 800f68e:	4603      	mov	r3, r0
 800f690:	2b00      	cmp	r3, #0
 800f692:	d001      	beq.n	800f698 <MX_ADC2_Init+0x94>
  {
    Error_Handler();
 800f694:	f001 fb3e 	bl	8010d14 <Error_Handler>
  }

}
 800f698:	bf00      	nop
 800f69a:	3710      	adds	r7, #16
 800f69c:	46bd      	mov	sp, r7
 800f69e:	bd80      	pop	{r7, pc}
 800f6a0:	200042f0 	.word	0x200042f0
 800f6a4:	40012100 	.word	0x40012100

0800f6a8 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 800f6a8:	b580      	push	{r7, lr}
 800f6aa:	b084      	sub	sp, #16
 800f6ac:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 800f6ae:	463b      	mov	r3, r7
 800f6b0:	2200      	movs	r2, #0
 800f6b2:	601a      	str	r2, [r3, #0]
 800f6b4:	605a      	str	r2, [r3, #4]
 800f6b6:	609a      	str	r2, [r3, #8]
 800f6b8:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc3.Instance = ADC3;
 800f6ba:	4b22      	ldr	r3, [pc, #136]	; (800f744 <MX_ADC3_Init+0x9c>)
 800f6bc:	4a22      	ldr	r2, [pc, #136]	; (800f748 <MX_ADC3_Init+0xa0>)
 800f6be:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV6;
 800f6c0:	4b20      	ldr	r3, [pc, #128]	; (800f744 <MX_ADC3_Init+0x9c>)
 800f6c2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800f6c6:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 800f6c8:	4b1e      	ldr	r3, [pc, #120]	; (800f744 <MX_ADC3_Init+0x9c>)
 800f6ca:	2200      	movs	r2, #0
 800f6cc:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 800f6ce:	4b1d      	ldr	r3, [pc, #116]	; (800f744 <MX_ADC3_Init+0x9c>)
 800f6d0:	2200      	movs	r2, #0
 800f6d2:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 800f6d4:	4b1b      	ldr	r3, [pc, #108]	; (800f744 <MX_ADC3_Init+0x9c>)
 800f6d6:	2200      	movs	r2, #0
 800f6d8:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800f6da:	4b1a      	ldr	r3, [pc, #104]	; (800f744 <MX_ADC3_Init+0x9c>)
 800f6dc:	2200      	movs	r2, #0
 800f6de:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_FALLING;
 800f6e2:	4b18      	ldr	r3, [pc, #96]	; (800f744 <MX_ADC3_Init+0x9c>)
 800f6e4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800f6e8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T8_TRGO;
 800f6ea:	4b16      	ldr	r3, [pc, #88]	; (800f744 <MX_ADC3_Init+0x9c>)
 800f6ec:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 800f6f0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800f6f2:	4b14      	ldr	r3, [pc, #80]	; (800f744 <MX_ADC3_Init+0x9c>)
 800f6f4:	2200      	movs	r2, #0
 800f6f6:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 800f6f8:	4b12      	ldr	r3, [pc, #72]	; (800f744 <MX_ADC3_Init+0x9c>)
 800f6fa:	2201      	movs	r2, #1
 800f6fc:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = ENABLE;
 800f6fe:	4b11      	ldr	r3, [pc, #68]	; (800f744 <MX_ADC3_Init+0x9c>)
 800f700:	2201      	movs	r2, #1
 800f702:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800f706:	4b0f      	ldr	r3, [pc, #60]	; (800f744 <MX_ADC3_Init+0x9c>)
 800f708:	2201      	movs	r2, #1
 800f70a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 800f70c:	480d      	ldr	r0, [pc, #52]	; (800f744 <MX_ADC3_Init+0x9c>)
 800f70e:	f7f9 fba1 	bl	8008e54 <HAL_ADC_Init>
 800f712:	4603      	mov	r3, r0
 800f714:	2b00      	cmp	r3, #0
 800f716:	d001      	beq.n	800f71c <MX_ADC3_Init+0x74>
  {
    Error_Handler();
 800f718:	f001 fafc 	bl	8010d14 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800f71c:	2301      	movs	r3, #1
 800f71e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800f720:	2301      	movs	r3, #1
 800f722:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 800f724:	2301      	movs	r3, #1
 800f726:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800f728:	463b      	mov	r3, r7
 800f72a:	4619      	mov	r1, r3
 800f72c:	4805      	ldr	r0, [pc, #20]	; (800f744 <MX_ADC3_Init+0x9c>)
 800f72e:	f7f9 fce5 	bl	80090fc <HAL_ADC_ConfigChannel>
 800f732:	4603      	mov	r3, r0
 800f734:	2b00      	cmp	r3, #0
 800f736:	d001      	beq.n	800f73c <MX_ADC3_Init+0x94>
  {
    Error_Handler();
 800f738:	f001 faec 	bl	8010d14 <Error_Handler>
  }

}
 800f73c:	bf00      	nop
 800f73e:	3710      	adds	r7, #16
 800f740:	46bd      	mov	sp, r7
 800f742:	bd80      	pop	{r7, pc}
 800f744:	200043e0 	.word	0x200043e0
 800f748:	40012200 	.word	0x40012200

0800f74c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800f74c:	b580      	push	{r7, lr}
 800f74e:	b08e      	sub	sp, #56	; 0x38
 800f750:	af00      	add	r7, sp, #0
 800f752:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f754:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f758:	2200      	movs	r2, #0
 800f75a:	601a      	str	r2, [r3, #0]
 800f75c:	605a      	str	r2, [r3, #4]
 800f75e:	609a      	str	r2, [r3, #8]
 800f760:	60da      	str	r2, [r3, #12]
 800f762:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 800f764:	687b      	ldr	r3, [r7, #4]
 800f766:	681b      	ldr	r3, [r3, #0]
 800f768:	4a9b      	ldr	r2, [pc, #620]	; (800f9d8 <HAL_ADC_MspInit+0x28c>)
 800f76a:	4293      	cmp	r3, r2
 800f76c:	d172      	bne.n	800f854 <HAL_ADC_MspInit+0x108>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800f76e:	2300      	movs	r3, #0
 800f770:	623b      	str	r3, [r7, #32]
 800f772:	4b9a      	ldr	r3, [pc, #616]	; (800f9dc <HAL_ADC_MspInit+0x290>)
 800f774:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f776:	4a99      	ldr	r2, [pc, #612]	; (800f9dc <HAL_ADC_MspInit+0x290>)
 800f778:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800f77c:	6453      	str	r3, [r2, #68]	; 0x44
 800f77e:	4b97      	ldr	r3, [pc, #604]	; (800f9dc <HAL_ADC_MspInit+0x290>)
 800f780:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f782:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800f786:	623b      	str	r3, [r7, #32]
 800f788:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800f78a:	2300      	movs	r3, #0
 800f78c:	61fb      	str	r3, [r7, #28]
 800f78e:	4b93      	ldr	r3, [pc, #588]	; (800f9dc <HAL_ADC_MspInit+0x290>)
 800f790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f792:	4a92      	ldr	r2, [pc, #584]	; (800f9dc <HAL_ADC_MspInit+0x290>)
 800f794:	f043 0304 	orr.w	r3, r3, #4
 800f798:	6313      	str	r3, [r2, #48]	; 0x30
 800f79a:	4b90      	ldr	r3, [pc, #576]	; (800f9dc <HAL_ADC_MspInit+0x290>)
 800f79c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f79e:	f003 0304 	and.w	r3, r3, #4
 800f7a2:	61fb      	str	r3, [r7, #28]
 800f7a4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f7a6:	2300      	movs	r3, #0
 800f7a8:	61bb      	str	r3, [r7, #24]
 800f7aa:	4b8c      	ldr	r3, [pc, #560]	; (800f9dc <HAL_ADC_MspInit+0x290>)
 800f7ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f7ae:	4a8b      	ldr	r2, [pc, #556]	; (800f9dc <HAL_ADC_MspInit+0x290>)
 800f7b0:	f043 0301 	orr.w	r3, r3, #1
 800f7b4:	6313      	str	r3, [r2, #48]	; 0x30
 800f7b6:	4b89      	ldr	r3, [pc, #548]	; (800f9dc <HAL_ADC_MspInit+0x290>)
 800f7b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f7ba:	f003 0301 	and.w	r3, r3, #1
 800f7be:	61bb      	str	r3, [r7, #24]
 800f7c0:	69bb      	ldr	r3, [r7, #24]
    /**ADC1 GPIO Configuration    
    PC0     ------> ADC1_IN10
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800f7c2:	2301      	movs	r3, #1
 800f7c4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800f7c6:	2303      	movs	r3, #3
 800f7c8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f7ca:	2300      	movs	r3, #0
 800f7cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800f7ce:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f7d2:	4619      	mov	r1, r3
 800f7d4:	4882      	ldr	r0, [pc, #520]	; (800f9e0 <HAL_ADC_MspInit+0x294>)
 800f7d6:	f7fb fc33 	bl	800b040 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800f7da:	2301      	movs	r3, #1
 800f7dc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800f7de:	2303      	movs	r3, #3
 800f7e0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f7e2:	2300      	movs	r3, #0
 800f7e4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f7e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f7ea:	4619      	mov	r1, r3
 800f7ec:	487d      	ldr	r0, [pc, #500]	; (800f9e4 <HAL_ADC_MspInit+0x298>)
 800f7ee:	f7fb fc27 	bl	800b040 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800f7f2:	4b7d      	ldr	r3, [pc, #500]	; (800f9e8 <HAL_ADC_MspInit+0x29c>)
 800f7f4:	4a7d      	ldr	r2, [pc, #500]	; (800f9ec <HAL_ADC_MspInit+0x2a0>)
 800f7f6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 800f7f8:	4b7b      	ldr	r3, [pc, #492]	; (800f9e8 <HAL_ADC_MspInit+0x29c>)
 800f7fa:	2200      	movs	r2, #0
 800f7fc:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800f7fe:	4b7a      	ldr	r3, [pc, #488]	; (800f9e8 <HAL_ADC_MspInit+0x29c>)
 800f800:	2200      	movs	r2, #0
 800f802:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800f804:	4b78      	ldr	r3, [pc, #480]	; (800f9e8 <HAL_ADC_MspInit+0x29c>)
 800f806:	2200      	movs	r2, #0
 800f808:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800f80a:	4b77      	ldr	r3, [pc, #476]	; (800f9e8 <HAL_ADC_MspInit+0x29c>)
 800f80c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800f810:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800f812:	4b75      	ldr	r3, [pc, #468]	; (800f9e8 <HAL_ADC_MspInit+0x29c>)
 800f814:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800f818:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800f81a:	4b73      	ldr	r3, [pc, #460]	; (800f9e8 <HAL_ADC_MspInit+0x29c>)
 800f81c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800f820:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800f822:	4b71      	ldr	r3, [pc, #452]	; (800f9e8 <HAL_ADC_MspInit+0x29c>)
 800f824:	2200      	movs	r2, #0
 800f826:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 800f828:	4b6f      	ldr	r3, [pc, #444]	; (800f9e8 <HAL_ADC_MspInit+0x29c>)
 800f82a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800f82e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800f830:	4b6d      	ldr	r3, [pc, #436]	; (800f9e8 <HAL_ADC_MspInit+0x29c>)
 800f832:	2200      	movs	r2, #0
 800f834:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800f836:	486c      	ldr	r0, [pc, #432]	; (800f9e8 <HAL_ADC_MspInit+0x29c>)
 800f838:	f7fa fd86 	bl	800a348 <HAL_DMA_Init>
 800f83c:	4603      	mov	r3, r0
 800f83e:	2b00      	cmp	r3, #0
 800f840:	d001      	beq.n	800f846 <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 800f842:	f001 fa67 	bl	8010d14 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	4a67      	ldr	r2, [pc, #412]	; (800f9e8 <HAL_ADC_MspInit+0x29c>)
 800f84a:	639a      	str	r2, [r3, #56]	; 0x38
 800f84c:	4a66      	ldr	r2, [pc, #408]	; (800f9e8 <HAL_ADC_MspInit+0x29c>)
 800f84e:	687b      	ldr	r3, [r7, #4]
 800f850:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 800f852:	e0bc      	b.n	800f9ce <HAL_ADC_MspInit+0x282>
  else if(adcHandle->Instance==ADC2)
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	681b      	ldr	r3, [r3, #0]
 800f858:	4a65      	ldr	r2, [pc, #404]	; (800f9f0 <HAL_ADC_MspInit+0x2a4>)
 800f85a:	4293      	cmp	r3, r2
 800f85c:	d159      	bne.n	800f912 <HAL_ADC_MspInit+0x1c6>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800f85e:	2300      	movs	r3, #0
 800f860:	617b      	str	r3, [r7, #20]
 800f862:	4b5e      	ldr	r3, [pc, #376]	; (800f9dc <HAL_ADC_MspInit+0x290>)
 800f864:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f866:	4a5d      	ldr	r2, [pc, #372]	; (800f9dc <HAL_ADC_MspInit+0x290>)
 800f868:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800f86c:	6453      	str	r3, [r2, #68]	; 0x44
 800f86e:	4b5b      	ldr	r3, [pc, #364]	; (800f9dc <HAL_ADC_MspInit+0x290>)
 800f870:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f872:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800f876:	617b      	str	r3, [r7, #20]
 800f878:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f87a:	2300      	movs	r3, #0
 800f87c:	613b      	str	r3, [r7, #16]
 800f87e:	4b57      	ldr	r3, [pc, #348]	; (800f9dc <HAL_ADC_MspInit+0x290>)
 800f880:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f882:	4a56      	ldr	r2, [pc, #344]	; (800f9dc <HAL_ADC_MspInit+0x290>)
 800f884:	f043 0301 	orr.w	r3, r3, #1
 800f888:	6313      	str	r3, [r2, #48]	; 0x30
 800f88a:	4b54      	ldr	r3, [pc, #336]	; (800f9dc <HAL_ADC_MspInit+0x290>)
 800f88c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f88e:	f003 0301 	and.w	r3, r3, #1
 800f892:	613b      	str	r3, [r7, #16]
 800f894:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800f896:	2310      	movs	r3, #16
 800f898:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800f89a:	2303      	movs	r3, #3
 800f89c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f89e:	2300      	movs	r3, #0
 800f8a0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f8a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f8a6:	4619      	mov	r1, r3
 800f8a8:	484e      	ldr	r0, [pc, #312]	; (800f9e4 <HAL_ADC_MspInit+0x298>)
 800f8aa:	f7fb fbc9 	bl	800b040 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 800f8ae:	4b51      	ldr	r3, [pc, #324]	; (800f9f4 <HAL_ADC_MspInit+0x2a8>)
 800f8b0:	4a51      	ldr	r2, [pc, #324]	; (800f9f8 <HAL_ADC_MspInit+0x2ac>)
 800f8b2:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 800f8b4:	4b4f      	ldr	r3, [pc, #316]	; (800f9f4 <HAL_ADC_MspInit+0x2a8>)
 800f8b6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800f8ba:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800f8bc:	4b4d      	ldr	r3, [pc, #308]	; (800f9f4 <HAL_ADC_MspInit+0x2a8>)
 800f8be:	2200      	movs	r2, #0
 800f8c0:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800f8c2:	4b4c      	ldr	r3, [pc, #304]	; (800f9f4 <HAL_ADC_MspInit+0x2a8>)
 800f8c4:	2200      	movs	r2, #0
 800f8c6:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800f8c8:	4b4a      	ldr	r3, [pc, #296]	; (800f9f4 <HAL_ADC_MspInit+0x2a8>)
 800f8ca:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800f8ce:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800f8d0:	4b48      	ldr	r3, [pc, #288]	; (800f9f4 <HAL_ADC_MspInit+0x2a8>)
 800f8d2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800f8d6:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800f8d8:	4b46      	ldr	r3, [pc, #280]	; (800f9f4 <HAL_ADC_MspInit+0x2a8>)
 800f8da:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800f8de:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_NORMAL;
 800f8e0:	4b44      	ldr	r3, [pc, #272]	; (800f9f4 <HAL_ADC_MspInit+0x2a8>)
 800f8e2:	2200      	movs	r2, #0
 800f8e4:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_HIGH;
 800f8e6:	4b43      	ldr	r3, [pc, #268]	; (800f9f4 <HAL_ADC_MspInit+0x2a8>)
 800f8e8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800f8ec:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800f8ee:	4b41      	ldr	r3, [pc, #260]	; (800f9f4 <HAL_ADC_MspInit+0x2a8>)
 800f8f0:	2200      	movs	r2, #0
 800f8f2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800f8f4:	483f      	ldr	r0, [pc, #252]	; (800f9f4 <HAL_ADC_MspInit+0x2a8>)
 800f8f6:	f7fa fd27 	bl	800a348 <HAL_DMA_Init>
 800f8fa:	4603      	mov	r3, r0
 800f8fc:	2b00      	cmp	r3, #0
 800f8fe:	d001      	beq.n	800f904 <HAL_ADC_MspInit+0x1b8>
      Error_Handler();
 800f900:	f001 fa08 	bl	8010d14 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	4a3b      	ldr	r2, [pc, #236]	; (800f9f4 <HAL_ADC_MspInit+0x2a8>)
 800f908:	639a      	str	r2, [r3, #56]	; 0x38
 800f90a:	4a3a      	ldr	r2, [pc, #232]	; (800f9f4 <HAL_ADC_MspInit+0x2a8>)
 800f90c:	687b      	ldr	r3, [r7, #4]
 800f90e:	6393      	str	r3, [r2, #56]	; 0x38
}
 800f910:	e05d      	b.n	800f9ce <HAL_ADC_MspInit+0x282>
  else if(adcHandle->Instance==ADC3)
 800f912:	687b      	ldr	r3, [r7, #4]
 800f914:	681b      	ldr	r3, [r3, #0]
 800f916:	4a39      	ldr	r2, [pc, #228]	; (800f9fc <HAL_ADC_MspInit+0x2b0>)
 800f918:	4293      	cmp	r3, r2
 800f91a:	d158      	bne.n	800f9ce <HAL_ADC_MspInit+0x282>
    __HAL_RCC_ADC3_CLK_ENABLE();
 800f91c:	2300      	movs	r3, #0
 800f91e:	60fb      	str	r3, [r7, #12]
 800f920:	4b2e      	ldr	r3, [pc, #184]	; (800f9dc <HAL_ADC_MspInit+0x290>)
 800f922:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f924:	4a2d      	ldr	r2, [pc, #180]	; (800f9dc <HAL_ADC_MspInit+0x290>)
 800f926:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800f92a:	6453      	str	r3, [r2, #68]	; 0x44
 800f92c:	4b2b      	ldr	r3, [pc, #172]	; (800f9dc <HAL_ADC_MspInit+0x290>)
 800f92e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800f930:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800f934:	60fb      	str	r3, [r7, #12]
 800f936:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f938:	2300      	movs	r3, #0
 800f93a:	60bb      	str	r3, [r7, #8]
 800f93c:	4b27      	ldr	r3, [pc, #156]	; (800f9dc <HAL_ADC_MspInit+0x290>)
 800f93e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f940:	4a26      	ldr	r2, [pc, #152]	; (800f9dc <HAL_ADC_MspInit+0x290>)
 800f942:	f043 0301 	orr.w	r3, r3, #1
 800f946:	6313      	str	r3, [r2, #48]	; 0x30
 800f948:	4b24      	ldr	r3, [pc, #144]	; (800f9dc <HAL_ADC_MspInit+0x290>)
 800f94a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f94c:	f003 0301 	and.w	r3, r3, #1
 800f950:	60bb      	str	r3, [r7, #8]
 800f952:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800f954:	2302      	movs	r3, #2
 800f956:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800f958:	2303      	movs	r3, #3
 800f95a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f95c:	2300      	movs	r3, #0
 800f95e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f960:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f964:	4619      	mov	r1, r3
 800f966:	481f      	ldr	r0, [pc, #124]	; (800f9e4 <HAL_ADC_MspInit+0x298>)
 800f968:	f7fb fb6a 	bl	800b040 <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA2_Stream1;
 800f96c:	4b24      	ldr	r3, [pc, #144]	; (800fa00 <HAL_ADC_MspInit+0x2b4>)
 800f96e:	4a25      	ldr	r2, [pc, #148]	; (800fa04 <HAL_ADC_MspInit+0x2b8>)
 800f970:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Channel = DMA_CHANNEL_2;
 800f972:	4b23      	ldr	r3, [pc, #140]	; (800fa00 <HAL_ADC_MspInit+0x2b4>)
 800f974:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800f978:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800f97a:	4b21      	ldr	r3, [pc, #132]	; (800fa00 <HAL_ADC_MspInit+0x2b4>)
 800f97c:	2200      	movs	r2, #0
 800f97e:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 800f980:	4b1f      	ldr	r3, [pc, #124]	; (800fa00 <HAL_ADC_MspInit+0x2b4>)
 800f982:	2200      	movs	r2, #0
 800f984:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 800f986:	4b1e      	ldr	r3, [pc, #120]	; (800fa00 <HAL_ADC_MspInit+0x2b4>)
 800f988:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800f98c:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800f98e:	4b1c      	ldr	r3, [pc, #112]	; (800fa00 <HAL_ADC_MspInit+0x2b4>)
 800f990:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800f994:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800f996:	4b1a      	ldr	r3, [pc, #104]	; (800fa00 <HAL_ADC_MspInit+0x2b4>)
 800f998:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800f99c:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_NORMAL;
 800f99e:	4b18      	ldr	r3, [pc, #96]	; (800fa00 <HAL_ADC_MspInit+0x2b4>)
 800f9a0:	2200      	movs	r2, #0
 800f9a2:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_HIGH;
 800f9a4:	4b16      	ldr	r3, [pc, #88]	; (800fa00 <HAL_ADC_MspInit+0x2b4>)
 800f9a6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800f9aa:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800f9ac:	4b14      	ldr	r3, [pc, #80]	; (800fa00 <HAL_ADC_MspInit+0x2b4>)
 800f9ae:	2200      	movs	r2, #0
 800f9b0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 800f9b2:	4813      	ldr	r0, [pc, #76]	; (800fa00 <HAL_ADC_MspInit+0x2b4>)
 800f9b4:	f7fa fcc8 	bl	800a348 <HAL_DMA_Init>
 800f9b8:	4603      	mov	r3, r0
 800f9ba:	2b00      	cmp	r3, #0
 800f9bc:	d001      	beq.n	800f9c2 <HAL_ADC_MspInit+0x276>
      Error_Handler();
 800f9be:	f001 f9a9 	bl	8010d14 <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 800f9c2:	687b      	ldr	r3, [r7, #4]
 800f9c4:	4a0e      	ldr	r2, [pc, #56]	; (800fa00 <HAL_ADC_MspInit+0x2b4>)
 800f9c6:	639a      	str	r2, [r3, #56]	; 0x38
 800f9c8:	4a0d      	ldr	r2, [pc, #52]	; (800fa00 <HAL_ADC_MspInit+0x2b4>)
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	6393      	str	r3, [r2, #56]	; 0x38
}
 800f9ce:	bf00      	nop
 800f9d0:	3738      	adds	r7, #56	; 0x38
 800f9d2:	46bd      	mov	sp, r7
 800f9d4:	bd80      	pop	{r7, pc}
 800f9d6:	bf00      	nop
 800f9d8:	40012000 	.word	0x40012000
 800f9dc:	40023800 	.word	0x40023800
 800f9e0:	40020800 	.word	0x40020800
 800f9e4:	40020000 	.word	0x40020000
 800f9e8:	20004428 	.word	0x20004428
 800f9ec:	40026410 	.word	0x40026410
 800f9f0:	40012100 	.word	0x40012100
 800f9f4:	20004488 	.word	0x20004488
 800f9f8:	40026440 	.word	0x40026440
 800f9fc:	40012200 	.word	0x40012200
 800fa00:	20004338 	.word	0x20004338
 800fa04:	40026428 	.word	0x40026428

0800fa08 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 800fa08:	b580      	push	{r7, lr}
 800fa0a:	af00      	add	r7, sp, #0

  hcan1.Instance = CAN1;
 800fa0c:	4b18      	ldr	r3, [pc, #96]	; (800fa70 <MX_CAN1_Init+0x68>)
 800fa0e:	4a19      	ldr	r2, [pc, #100]	; (800fa74 <MX_CAN1_Init+0x6c>)
 800fa10:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 4;
 800fa12:	4b17      	ldr	r3, [pc, #92]	; (800fa70 <MX_CAN1_Init+0x68>)
 800fa14:	2204      	movs	r2, #4
 800fa16:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800fa18:	4b15      	ldr	r3, [pc, #84]	; (800fa70 <MX_CAN1_Init+0x68>)
 800fa1a:	2200      	movs	r2, #0
 800fa1c:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_2TQ;
 800fa1e:	4b14      	ldr	r3, [pc, #80]	; (800fa70 <MX_CAN1_Init+0x68>)
 800fa20:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800fa24:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_6TQ;
 800fa26:	4b12      	ldr	r3, [pc, #72]	; (800fa70 <MX_CAN1_Init+0x68>)
 800fa28:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 800fa2c:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 800fa2e:	4b10      	ldr	r3, [pc, #64]	; (800fa70 <MX_CAN1_Init+0x68>)
 800fa30:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800fa34:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800fa36:	4b0e      	ldr	r3, [pc, #56]	; (800fa70 <MX_CAN1_Init+0x68>)
 800fa38:	2200      	movs	r2, #0
 800fa3a:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800fa3c:	4b0c      	ldr	r3, [pc, #48]	; (800fa70 <MX_CAN1_Init+0x68>)
 800fa3e:	2200      	movs	r2, #0
 800fa40:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 800fa42:	4b0b      	ldr	r3, [pc, #44]	; (800fa70 <MX_CAN1_Init+0x68>)
 800fa44:	2200      	movs	r2, #0
 800fa46:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 800fa48:	4b09      	ldr	r3, [pc, #36]	; (800fa70 <MX_CAN1_Init+0x68>)
 800fa4a:	2200      	movs	r2, #0
 800fa4c:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800fa4e:	4b08      	ldr	r3, [pc, #32]	; (800fa70 <MX_CAN1_Init+0x68>)
 800fa50:	2200      	movs	r2, #0
 800fa52:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 800fa54:	4b06      	ldr	r3, [pc, #24]	; (800fa70 <MX_CAN1_Init+0x68>)
 800fa56:	2200      	movs	r2, #0
 800fa58:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800fa5a:	4805      	ldr	r0, [pc, #20]	; (800fa70 <MX_CAN1_Init+0x68>)
 800fa5c:	f7f9 fdfe 	bl	800965c <HAL_CAN_Init>
 800fa60:	4603      	mov	r3, r0
 800fa62:	2b00      	cmp	r3, #0
 800fa64:	d001      	beq.n	800fa6a <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 800fa66:	f001 f955 	bl	8010d14 <Error_Handler>
  }

}
 800fa6a:	bf00      	nop
 800fa6c:	bd80      	pop	{r7, pc}
 800fa6e:	bf00      	nop
 800fa70:	20004534 	.word	0x20004534
 800fa74:	40006400 	.word	0x40006400

0800fa78 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 800fa78:	b580      	push	{r7, lr}
 800fa7a:	b08a      	sub	sp, #40	; 0x28
 800fa7c:	af00      	add	r7, sp, #0
 800fa7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800fa80:	f107 0314 	add.w	r3, r7, #20
 800fa84:	2200      	movs	r2, #0
 800fa86:	601a      	str	r2, [r3, #0]
 800fa88:	605a      	str	r2, [r3, #4]
 800fa8a:	609a      	str	r2, [r3, #8]
 800fa8c:	60da      	str	r2, [r3, #12]
 800fa8e:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 800fa90:	687b      	ldr	r3, [r7, #4]
 800fa92:	681b      	ldr	r3, [r3, #0]
 800fa94:	4a21      	ldr	r2, [pc, #132]	; (800fb1c <HAL_CAN_MspInit+0xa4>)
 800fa96:	4293      	cmp	r3, r2
 800fa98:	d13c      	bne.n	800fb14 <HAL_CAN_MspInit+0x9c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800fa9a:	2300      	movs	r3, #0
 800fa9c:	613b      	str	r3, [r7, #16]
 800fa9e:	4b20      	ldr	r3, [pc, #128]	; (800fb20 <HAL_CAN_MspInit+0xa8>)
 800faa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800faa2:	4a1f      	ldr	r2, [pc, #124]	; (800fb20 <HAL_CAN_MspInit+0xa8>)
 800faa4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800faa8:	6413      	str	r3, [r2, #64]	; 0x40
 800faaa:	4b1d      	ldr	r3, [pc, #116]	; (800fb20 <HAL_CAN_MspInit+0xa8>)
 800faac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800faae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800fab2:	613b      	str	r3, [r7, #16]
 800fab4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800fab6:	2300      	movs	r3, #0
 800fab8:	60fb      	str	r3, [r7, #12]
 800faba:	4b19      	ldr	r3, [pc, #100]	; (800fb20 <HAL_CAN_MspInit+0xa8>)
 800fabc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fabe:	4a18      	ldr	r2, [pc, #96]	; (800fb20 <HAL_CAN_MspInit+0xa8>)
 800fac0:	f043 0301 	orr.w	r3, r3, #1
 800fac4:	6313      	str	r3, [r2, #48]	; 0x30
 800fac6:	4b16      	ldr	r3, [pc, #88]	; (800fb20 <HAL_CAN_MspInit+0xa8>)
 800fac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800faca:	f003 0301 	and.w	r3, r3, #1
 800face:	60fb      	str	r3, [r7, #12]
 800fad0:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration    
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800fad2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800fad6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800fad8:	2302      	movs	r3, #2
 800fada:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800fadc:	2300      	movs	r3, #0
 800fade:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800fae0:	2303      	movs	r3, #3
 800fae2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800fae4:	2309      	movs	r3, #9
 800fae6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800fae8:	f107 0314 	add.w	r3, r7, #20
 800faec:	4619      	mov	r1, r3
 800faee:	480d      	ldr	r0, [pc, #52]	; (800fb24 <HAL_CAN_MspInit+0xac>)
 800faf0:	f7fb faa6 	bl	800b040 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 0, 0);
 800faf4:	2200      	movs	r2, #0
 800faf6:	2100      	movs	r1, #0
 800faf8:	2013      	movs	r0, #19
 800fafa:	f7fa fbee 	bl	800a2da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 800fafe:	2013      	movs	r0, #19
 800fb00:	f7fa fc07 	bl	800a312 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 800fb04:	2200      	movs	r2, #0
 800fb06:	2100      	movs	r1, #0
 800fb08:	2014      	movs	r0, #20
 800fb0a:	f7fa fbe6 	bl	800a2da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 800fb0e:	2014      	movs	r0, #20
 800fb10:	f7fa fbff 	bl	800a312 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 800fb14:	bf00      	nop
 800fb16:	3728      	adds	r7, #40	; 0x28
 800fb18:	46bd      	mov	sp, r7
 800fb1a:	bd80      	pop	{r7, pc}
 800fb1c:	40006400 	.word	0x40006400
 800fb20:	40023800 	.word	0x40023800
 800fb24:	40020000 	.word	0x40020000

0800fb28 <CAN_Init>:

/* USER CODE BEGIN 1 */


void CAN_Init()
{
 800fb28:	b580      	push	{r7, lr}
 800fb2a:	af00      	add	r7, sp, #0

	motorChannel = getChannel();
 800fb2c:	f000 f84a 	bl	800fbc4 <getChannel>
 800fb30:	4603      	mov	r3, r0
 800fb32:	461a      	mov	r2, r3
 800fb34:	4b20      	ldr	r3, [pc, #128]	; (800fbb8 <CAN_Init+0x90>)
 800fb36:	701a      	strb	r2, [r3, #0]


	sFilterConfig.FilterBank = 0;
 800fb38:	4b20      	ldr	r3, [pc, #128]	; (800fbbc <CAN_Init+0x94>)
 800fb3a:	2200      	movs	r2, #0
 800fb3c:	615a      	str	r2, [r3, #20]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800fb3e:	4b1f      	ldr	r3, [pc, #124]	; (800fbbc <CAN_Init+0x94>)
 800fb40:	2200      	movs	r2, #0
 800fb42:	619a      	str	r2, [r3, #24]
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 800fb44:	4b1d      	ldr	r3, [pc, #116]	; (800fbbc <CAN_Init+0x94>)
 800fb46:	2201      	movs	r2, #1
 800fb48:	61da      	str	r2, [r3, #28]
	sFilterConfig.FilterIdHigh = 0x2000 | motorChannel << 10;
 800fb4a:	4b1b      	ldr	r3, [pc, #108]	; (800fbb8 <CAN_Init+0x90>)
 800fb4c:	781b      	ldrb	r3, [r3, #0]
 800fb4e:	029b      	lsls	r3, r3, #10
 800fb50:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800fb54:	461a      	mov	r2, r3
 800fb56:	4b19      	ldr	r3, [pc, #100]	; (800fbbc <CAN_Init+0x94>)
 800fb58:	601a      	str	r2, [r3, #0]
	sFilterConfig.FilterIdLow = 0x0000;
 800fb5a:	4b18      	ldr	r3, [pc, #96]	; (800fbbc <CAN_Init+0x94>)
 800fb5c:	2200      	movs	r2, #0
 800fb5e:	605a      	str	r2, [r3, #4]
	sFilterConfig.FilterMaskIdHigh = 0xfc00;
 800fb60:	4b16      	ldr	r3, [pc, #88]	; (800fbbc <CAN_Init+0x94>)
 800fb62:	f44f 427c 	mov.w	r2, #64512	; 0xfc00
 800fb66:	609a      	str	r2, [r3, #8]
	sFilterConfig.FilterMaskIdLow = 0x0006;
 800fb68:	4b14      	ldr	r3, [pc, #80]	; (800fbbc <CAN_Init+0x94>)
 800fb6a:	2206      	movs	r2, #6
 800fb6c:	60da      	str	r2, [r3, #12]
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 800fb6e:	4b13      	ldr	r3, [pc, #76]	; (800fbbc <CAN_Init+0x94>)
 800fb70:	2200      	movs	r2, #0
 800fb72:	611a      	str	r2, [r3, #16]
	sFilterConfig.FilterActivation = ENABLE;
 800fb74:	4b11      	ldr	r3, [pc, #68]	; (800fbbc <CAN_Init+0x94>)
 800fb76:	2201      	movs	r2, #1
 800fb78:	621a      	str	r2, [r3, #32]
	sFilterConfig.SlaveStartFilterBank = 14;
 800fb7a:	4b10      	ldr	r3, [pc, #64]	; (800fbbc <CAN_Init+0x94>)
 800fb7c:	220e      	movs	r2, #14
 800fb7e:	625a      	str	r2, [r3, #36]	; 0x24

	if(HAL_CAN_ConfigFilter(&hcan1,&sFilterConfig) != HAL_OK)
 800fb80:	490e      	ldr	r1, [pc, #56]	; (800fbbc <CAN_Init+0x94>)
 800fb82:	480f      	ldr	r0, [pc, #60]	; (800fbc0 <CAN_Init+0x98>)
 800fb84:	f7f9 fe66 	bl	8009854 <HAL_CAN_ConfigFilter>
 800fb88:	4603      	mov	r3, r0
 800fb8a:	2b00      	cmp	r3, #0
 800fb8c:	d001      	beq.n	800fb92 <CAN_Init+0x6a>
	{
	  Error_Handler();
 800fb8e:	f001 f8c1 	bl	8010d14 <Error_Handler>
	}

	if(HAL_CAN_Start(&hcan1) != HAL_OK)
 800fb92:	480b      	ldr	r0, [pc, #44]	; (800fbc0 <CAN_Init+0x98>)
 800fb94:	f7f9 ff3e 	bl	8009a14 <HAL_CAN_Start>
 800fb98:	4603      	mov	r3, r0
 800fb9a:	2b00      	cmp	r3, #0
 800fb9c:	d001      	beq.n	800fba2 <CAN_Init+0x7a>
	{
	  Error_Handler();
 800fb9e:	f001 f8b9 	bl	8010d14 <Error_Handler>
	}

	if(HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING | CAN_IT_TX_MAILBOX_EMPTY) != HAL_OK)
 800fba2:	2103      	movs	r1, #3
 800fba4:	4806      	ldr	r0, [pc, #24]	; (800fbc0 <CAN_Init+0x98>)
 800fba6:	f7fa f88c 	bl	8009cc2 <HAL_CAN_ActivateNotification>
 800fbaa:	4603      	mov	r3, r0
 800fbac:	2b00      	cmp	r3, #0
 800fbae:	d001      	beq.n	800fbb4 <CAN_Init+0x8c>
	{
	  Error_Handler();
 800fbb0:	f001 f8b0 	bl	8010d14 <Error_Handler>
	}


}
 800fbb4:	bf00      	nop
 800fbb6:	bd80      	pop	{r7, pc}
 800fbb8:	200000c4 	.word	0x200000c4
 800fbbc:	200044e8 	.word	0x200044e8
 800fbc0:	20004534 	.word	0x20004534

0800fbc4 <getChannel>:


uint8_t getChannel()
{
 800fbc4:	b580      	push	{r7, lr}
 800fbc6:	b082      	sub	sp, #8
 800fbc8:	af00      	add	r7, sp, #0
	uint8_t ch = 0;
 800fbca:	2300      	movs	r3, #0
 800fbcc:	71fb      	strb	r3, [r7, #7]

	ch |= !HAL_GPIO_ReadPin(CH_b0_GPIO_Port, CH_b0_Pin) << 0;
 800fbce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800fbd2:	481b      	ldr	r0, [pc, #108]	; (800fc40 <getChannel+0x7c>)
 800fbd4:	f7fb fbc6 	bl	800b364 <HAL_GPIO_ReadPin>
 800fbd8:	4603      	mov	r3, r0
 800fbda:	2b00      	cmp	r3, #0
 800fbdc:	bf0c      	ite	eq
 800fbde:	2301      	moveq	r3, #1
 800fbe0:	2300      	movne	r3, #0
 800fbe2:	b2db      	uxtb	r3, r3
 800fbe4:	b25a      	sxtb	r2, r3
 800fbe6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fbea:	4313      	orrs	r3, r2
 800fbec:	b25b      	sxtb	r3, r3
 800fbee:	71fb      	strb	r3, [r7, #7]
	ch |= !HAL_GPIO_ReadPin(CH_b1_GPIO_Port, CH_b1_Pin) << 1;
 800fbf0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800fbf4:	4812      	ldr	r0, [pc, #72]	; (800fc40 <getChannel+0x7c>)
 800fbf6:	f7fb fbb5 	bl	800b364 <HAL_GPIO_ReadPin>
 800fbfa:	4603      	mov	r3, r0
 800fbfc:	2b00      	cmp	r3, #0
 800fbfe:	d101      	bne.n	800fc04 <getChannel+0x40>
 800fc00:	2302      	movs	r3, #2
 800fc02:	e000      	b.n	800fc06 <getChannel+0x42>
 800fc04:	2300      	movs	r3, #0
 800fc06:	b25a      	sxtb	r2, r3
 800fc08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fc0c:	4313      	orrs	r3, r2
 800fc0e:	b25b      	sxtb	r3, r3
 800fc10:	71fb      	strb	r3, [r7, #7]
	ch |= !HAL_GPIO_ReadPin(CH_b2_GPIO_Port, CH_b2_Pin) << 2;
 800fc12:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800fc16:	480a      	ldr	r0, [pc, #40]	; (800fc40 <getChannel+0x7c>)
 800fc18:	f7fb fba4 	bl	800b364 <HAL_GPIO_ReadPin>
 800fc1c:	4603      	mov	r3, r0
 800fc1e:	2b00      	cmp	r3, #0
 800fc20:	d101      	bne.n	800fc26 <getChannel+0x62>
 800fc22:	2304      	movs	r3, #4
 800fc24:	e000      	b.n	800fc28 <getChannel+0x64>
 800fc26:	2300      	movs	r3, #0
 800fc28:	b25a      	sxtb	r2, r3
 800fc2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800fc2e:	4313      	orrs	r3, r2
 800fc30:	b25b      	sxtb	r3, r3
 800fc32:	71fb      	strb	r3, [r7, #7]

	return ch;
 800fc34:	79fb      	ldrb	r3, [r7, #7]
}
 800fc36:	4618      	mov	r0, r3
 800fc38:	3708      	adds	r7, #8
 800fc3a:	46bd      	mov	sp, r7
 800fc3c:	bd80      	pop	{r7, pc}
 800fc3e:	bf00      	nop
 800fc40:	40020400 	.word	0x40020400

0800fc44 <HAL_CAN_TxMailbox0CompleteCallback>:




void HAL_CAN_TxMailbox0CompleteCallback (CAN_HandleTypeDef * hcan)
{
 800fc44:	b580      	push	{r7, lr}
 800fc46:	b082      	sub	sp, #8
 800fc48:	af00      	add	r7, sp, #0
 800fc4a:	6078      	str	r0, [r7, #4]
	if(hcan->Instance == CAN1)
	{
	}
	HAL_GPIO_WritePin(DB0_GPIO_Port, DB0_Pin, GPIO_PIN_RESET);
 800fc4c:	2200      	movs	r2, #0
 800fc4e:	2140      	movs	r1, #64	; 0x40
 800fc50:	4803      	ldr	r0, [pc, #12]	; (800fc60 <HAL_CAN_TxMailbox0CompleteCallback+0x1c>)
 800fc52:	f7fb fb9f 	bl	800b394 <HAL_GPIO_WritePin>

}
 800fc56:	bf00      	nop
 800fc58:	3708      	adds	r7, #8
 800fc5a:	46bd      	mov	sp, r7
 800fc5c:	bd80      	pop	{r7, pc}
 800fc5e:	bf00      	nop
 800fc60:	40020400 	.word	0x40020400

0800fc64 <HAL_CAN_TxMailbox1CompleteCallback>:

void HAL_CAN_TxMailbox1CompleteCallback (CAN_HandleTypeDef * hcan)
{
 800fc64:	b580      	push	{r7, lr}
 800fc66:	b082      	sub	sp, #8
 800fc68:	af00      	add	r7, sp, #0
 800fc6a:	6078      	str	r0, [r7, #4]
	if(hcan->Instance == CAN1)
	{
	}
	HAL_GPIO_WritePin(DB0_GPIO_Port, DB0_Pin, GPIO_PIN_RESET);
 800fc6c:	2200      	movs	r2, #0
 800fc6e:	2140      	movs	r1, #64	; 0x40
 800fc70:	4803      	ldr	r0, [pc, #12]	; (800fc80 <HAL_CAN_TxMailbox1CompleteCallback+0x1c>)
 800fc72:	f7fb fb8f 	bl	800b394 <HAL_GPIO_WritePin>

}
 800fc76:	bf00      	nop
 800fc78:	3708      	adds	r7, #8
 800fc7a:	46bd      	mov	sp, r7
 800fc7c:	bd80      	pop	{r7, pc}
 800fc7e:	bf00      	nop
 800fc80:	40020400 	.word	0x40020400

0800fc84 <HAL_CAN_TxMailbox2CompleteCallback>:

void HAL_CAN_TxMailbox2CompleteCallback (CAN_HandleTypeDef * hcan)
{
 800fc84:	b580      	push	{r7, lr}
 800fc86:	b082      	sub	sp, #8
 800fc88:	af00      	add	r7, sp, #0
 800fc8a:	6078      	str	r0, [r7, #4]
	if(hcan->Instance == CAN1)
	{
	}
	HAL_GPIO_WritePin(DB0_GPIO_Port, DB0_Pin, GPIO_PIN_RESET);
 800fc8c:	2200      	movs	r2, #0
 800fc8e:	2140      	movs	r1, #64	; 0x40
 800fc90:	4803      	ldr	r0, [pc, #12]	; (800fca0 <HAL_CAN_TxMailbox2CompleteCallback+0x1c>)
 800fc92:	f7fb fb7f 	bl	800b394 <HAL_GPIO_WritePin>

}
 800fc96:	bf00      	nop
 800fc98:	3708      	adds	r7, #8
 800fc9a:	46bd      	mov	sp, r7
 800fc9c:	bd80      	pop	{r7, pc}
 800fc9e:	bf00      	nop
 800fca0:	40020400 	.word	0x40020400

0800fca4 <HAL_CAN_RxFifo0MsgPendingCallback>:



void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800fca4:	b580      	push	{r7, lr}
 800fca6:	b084      	sub	sp, #16
 800fca8:	af00      	add	r7, sp, #0
 800fcaa:	6078      	str	r0, [r7, #4]
			uint8_t byte[4];
		};
	}controlRef;


	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &can1RxHeader, can1RxData);
 800fcac:	4b24      	ldr	r3, [pc, #144]	; (800fd40 <HAL_CAN_RxFifo0MsgPendingCallback+0x9c>)
 800fcae:	4a25      	ldr	r2, [pc, #148]	; (800fd44 <HAL_CAN_RxFifo0MsgPendingCallback+0xa0>)
 800fcb0:	2100      	movs	r1, #0
 800fcb2:	6878      	ldr	r0, [r7, #4]
 800fcb4:	f7f9 fef2 	bl	8009a9c <HAL_CAN_GetRxMessage>

	can1RxFlg = 1;
 800fcb8:	4b23      	ldr	r3, [pc, #140]	; (800fd48 <HAL_CAN_RxFifo0MsgPendingCallback+0xa4>)
 800fcba:	2201      	movs	r2, #1
 800fcbc:	701a      	strb	r2, [r3, #0]

	if(((can1RxHeader.StdId & 0x1c) >> 2) == 0x01 && can1RxHeader.DLC == 0x4)
 800fcbe:	4b21      	ldr	r3, [pc, #132]	; (800fd44 <HAL_CAN_RxFifo0MsgPendingCallback+0xa0>)
 800fcc0:	681b      	ldr	r3, [r3, #0]
 800fcc2:	089b      	lsrs	r3, r3, #2
 800fcc4:	f003 0307 	and.w	r3, r3, #7
 800fcc8:	2b01      	cmp	r3, #1
 800fcca:	d114      	bne.n	800fcf6 <HAL_CAN_RxFifo0MsgPendingCallback+0x52>
 800fccc:	4b1d      	ldr	r3, [pc, #116]	; (800fd44 <HAL_CAN_RxFifo0MsgPendingCallback+0xa0>)
 800fcce:	691b      	ldr	r3, [r3, #16]
 800fcd0:	2b04      	cmp	r3, #4
 800fcd2:	d110      	bne.n	800fcf6 <HAL_CAN_RxFifo0MsgPendingCallback+0x52>
	{
		controlRef.byte[0] = can1RxData[0];
 800fcd4:	4b1a      	ldr	r3, [pc, #104]	; (800fd40 <HAL_CAN_RxFifo0MsgPendingCallback+0x9c>)
 800fcd6:	781b      	ldrb	r3, [r3, #0]
 800fcd8:	733b      	strb	r3, [r7, #12]
		controlRef.byte[1] = can1RxData[1];
 800fcda:	4b19      	ldr	r3, [pc, #100]	; (800fd40 <HAL_CAN_RxFifo0MsgPendingCallback+0x9c>)
 800fcdc:	785b      	ldrb	r3, [r3, #1]
 800fcde:	737b      	strb	r3, [r7, #13]
		controlRef.byte[2] = can1RxData[2];
 800fce0:	4b17      	ldr	r3, [pc, #92]	; (800fd40 <HAL_CAN_RxFifo0MsgPendingCallback+0x9c>)
 800fce2:	789b      	ldrb	r3, [r3, #2]
 800fce4:	73bb      	strb	r3, [r7, #14]
		controlRef.byte[3] = can1RxData[3];
 800fce6:	4b16      	ldr	r3, [pc, #88]	; (800fd40 <HAL_CAN_RxFifo0MsgPendingCallback+0x9c>)
 800fce8:	78db      	ldrb	r3, [r3, #3]
 800fcea:	73fb      	strb	r3, [r7, #15]

		mainASR.omega_ref = controlRef.fval;
 800fcec:	68fb      	ldr	r3, [r7, #12]
 800fcee:	4a17      	ldr	r2, [pc, #92]	; (800fd4c <HAL_CAN_RxFifo0MsgPendingCallback+0xa8>)
 800fcf0:	6253      	str	r3, [r2, #36]	; 0x24

		timeoutReset();
 800fcf2:	f000 ffed 	bl	8010cd0 <timeoutReset>

	}


	if(((can1RxHeader.StdId & 0x1c) >> 2) == 0x02 && can1RxHeader.DLC == 0x4)
 800fcf6:	4b13      	ldr	r3, [pc, #76]	; (800fd44 <HAL_CAN_RxFifo0MsgPendingCallback+0xa0>)
 800fcf8:	681b      	ldr	r3, [r3, #0]
 800fcfa:	089b      	lsrs	r3, r3, #2
 800fcfc:	f003 0307 	and.w	r3, r3, #7
 800fd00:	2b02      	cmp	r3, #2
 800fd02:	d114      	bne.n	800fd2e <HAL_CAN_RxFifo0MsgPendingCallback+0x8a>
 800fd04:	4b0f      	ldr	r3, [pc, #60]	; (800fd44 <HAL_CAN_RxFifo0MsgPendingCallback+0xa0>)
 800fd06:	691b      	ldr	r3, [r3, #16]
 800fd08:	2b04      	cmp	r3, #4
 800fd0a:	d110      	bne.n	800fd2e <HAL_CAN_RxFifo0MsgPendingCallback+0x8a>
	{
		controlRef.byte[0] = can1RxData[0];
 800fd0c:	4b0c      	ldr	r3, [pc, #48]	; (800fd40 <HAL_CAN_RxFifo0MsgPendingCallback+0x9c>)
 800fd0e:	781b      	ldrb	r3, [r3, #0]
 800fd10:	733b      	strb	r3, [r7, #12]
		controlRef.byte[1] = can1RxData[1];
 800fd12:	4b0b      	ldr	r3, [pc, #44]	; (800fd40 <HAL_CAN_RxFifo0MsgPendingCallback+0x9c>)
 800fd14:	785b      	ldrb	r3, [r3, #1]
 800fd16:	737b      	strb	r3, [r7, #13]
		controlRef.byte[2] = can1RxData[2];
 800fd18:	4b09      	ldr	r3, [pc, #36]	; (800fd40 <HAL_CAN_RxFifo0MsgPendingCallback+0x9c>)
 800fd1a:	789b      	ldrb	r3, [r3, #2]
 800fd1c:	73bb      	strb	r3, [r7, #14]
		controlRef.byte[3] = can1RxData[3];
 800fd1e:	4b08      	ldr	r3, [pc, #32]	; (800fd40 <HAL_CAN_RxFifo0MsgPendingCallback+0x9c>)
 800fd20:	78db      	ldrb	r3, [r3, #3]
 800fd22:	73fb      	strb	r3, [r7, #15]

		mainAPR.theta_ref = controlRef.fval;
 800fd24:	68fb      	ldr	r3, [r7, #12]
 800fd26:	4a0a      	ldr	r2, [pc, #40]	; (800fd50 <HAL_CAN_RxFifo0MsgPendingCallback+0xac>)
 800fd28:	62d3      	str	r3, [r2, #44]	; 0x2c

		timeoutReset();
 800fd2a:	f000 ffd1 	bl	8010cd0 <timeoutReset>
	}


	HAL_GPIO_WritePin(DB1_GPIO_Port, DB1_Pin, GPIO_PIN_SET);
 800fd2e:	2201      	movs	r2, #1
 800fd30:	2140      	movs	r1, #64	; 0x40
 800fd32:	4808      	ldr	r0, [pc, #32]	; (800fd54 <HAL_CAN_RxFifo0MsgPendingCallback+0xb0>)
 800fd34:	f7fb fb2e 	bl	800b394 <HAL_GPIO_WritePin>

}
 800fd38:	bf00      	nop
 800fd3a:	3710      	adds	r7, #16
 800fd3c:	46bd      	mov	sp, r7
 800fd3e:	bd80      	pop	{r7, pc}
 800fd40:	2000452c 	.word	0x2000452c
 800fd44:	20004510 	.word	0x20004510
 800fd48:	200000c5 	.word	0x200000c5
 800fd4c:	20004210 	.word	0x20004210
 800fd50:	200041bc 	.word	0x200041bc
 800fd54:	40020000 	.word	0x40020000

0800fd58 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 800fd58:	b580      	push	{r7, lr}
 800fd5a:	b082      	sub	sp, #8
 800fd5c:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800fd5e:	2300      	movs	r3, #0
 800fd60:	607b      	str	r3, [r7, #4]
 800fd62:	4b14      	ldr	r3, [pc, #80]	; (800fdb4 <MX_DMA_Init+0x5c>)
 800fd64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fd66:	4a13      	ldr	r2, [pc, #76]	; (800fdb4 <MX_DMA_Init+0x5c>)
 800fd68:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800fd6c:	6313      	str	r3, [r2, #48]	; 0x30
 800fd6e:	4b11      	ldr	r3, [pc, #68]	; (800fdb4 <MX_DMA_Init+0x5c>)
 800fd70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fd72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800fd76:	607b      	str	r3, [r7, #4]
 800fd78:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 800fd7a:	2200      	movs	r2, #0
 800fd7c:	2100      	movs	r1, #0
 800fd7e:	2038      	movs	r0, #56	; 0x38
 800fd80:	f7fa faab 	bl	800a2da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800fd84:	2038      	movs	r0, #56	; 0x38
 800fd86:	f7fa fac4 	bl	800a312 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 800fd8a:	2200      	movs	r2, #0
 800fd8c:	2100      	movs	r1, #0
 800fd8e:	2039      	movs	r0, #57	; 0x39
 800fd90:	f7fa faa3 	bl	800a2da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800fd94:	2039      	movs	r0, #57	; 0x39
 800fd96:	f7fa fabc 	bl	800a312 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800fd9a:	2200      	movs	r2, #0
 800fd9c:	2100      	movs	r1, #0
 800fd9e:	203a      	movs	r0, #58	; 0x3a
 800fda0:	f7fa fa9b 	bl	800a2da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800fda4:	203a      	movs	r0, #58	; 0x3a
 800fda6:	f7fa fab4 	bl	800a312 <HAL_NVIC_EnableIRQ>

}
 800fdaa:	bf00      	nop
 800fdac:	3708      	adds	r7, #8
 800fdae:	46bd      	mov	sp, r7
 800fdb0:	bd80      	pop	{r7, pc}
 800fdb2:	bf00      	nop
 800fdb4:	40023800 	.word	0x40023800

0800fdb8 <Encoder_Init>:
Encoder_TypeDef mainEncoder;



void Encoder_Init()
{
 800fdb8:	b480      	push	{r7}
 800fdba:	af00      	add	r7, sp, #0

	mainEncoder.Init.hspi = &hspi2;
 800fdbc:	4b1d      	ldr	r3, [pc, #116]	; (800fe34 <Encoder_Init+0x7c>)
 800fdbe:	4a1e      	ldr	r2, [pc, #120]	; (800fe38 <Encoder_Init+0x80>)
 800fdc0:	60da      	str	r2, [r3, #12]
	mainEncoder.Init.SPI_NSS_Port = SPI2_NSS_GPIO_Port;
 800fdc2:	4b1c      	ldr	r3, [pc, #112]	; (800fe34 <Encoder_Init+0x7c>)
 800fdc4:	4a1d      	ldr	r2, [pc, #116]	; (800fe3c <Encoder_Init+0x84>)
 800fdc6:	611a      	str	r2, [r3, #16]
	mainEncoder.Init.SPI_NSS_Pin = SPI2_NSS_Pin;
 800fdc8:	4b1a      	ldr	r3, [pc, #104]	; (800fe34 <Encoder_Init+0x7c>)
 800fdca:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800fdce:	829a      	strh	r2, [r3, #20]

	mainEncoder.Init.theta_offset = 0.0f;
 800fdd0:	4b18      	ldr	r3, [pc, #96]	; (800fe34 <Encoder_Init+0x7c>)
 800fdd2:	f04f 0200 	mov.w	r2, #0
 800fdd6:	601a      	str	r2, [r3, #0]
	mainEncoder.Init.theta_re_offset = -3.0723f;
 800fdd8:	4b16      	ldr	r3, [pc, #88]	; (800fe34 <Encoder_Init+0x7c>)
 800fdda:	4a19      	ldr	r2, [pc, #100]	; (800fe40 <Encoder_Init+0x88>)
 800fddc:	605a      	str	r2, [r3, #4]
	mainEncoder.Init.cycleTime = 100E-6;
 800fdde:	4b15      	ldr	r3, [pc, #84]	; (800fe34 <Encoder_Init+0x7c>)
 800fde0:	4a18      	ldr	r2, [pc, #96]	; (800fe44 <Encoder_Init+0x8c>)
 800fde2:	609a      	str	r2, [r3, #8]

	mainEncoder.theta = 0.0f;
 800fde4:	4b13      	ldr	r3, [pc, #76]	; (800fe34 <Encoder_Init+0x7c>)
 800fde6:	f04f 0200 	mov.w	r2, #0
 800fdea:	619a      	str	r2, [r3, #24]
	mainEncoder.theta_re = 0.0f;
 800fdec:	4b11      	ldr	r3, [pc, #68]	; (800fe34 <Encoder_Init+0x7c>)
 800fdee:	f04f 0200 	mov.w	r2, #0
 800fdf2:	635a      	str	r2, [r3, #52]	; 0x34
	mainEncoder.forced_commute_enable = 0;
 800fdf4:	4b0f      	ldr	r3, [pc, #60]	; (800fe34 <Encoder_Init+0x7c>)
 800fdf6:	2200      	movs	r2, #0
 800fdf8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
	mainEncoder.cos_theta_re = 1.0f;
 800fdfc:	4b0d      	ldr	r3, [pc, #52]	; (800fe34 <Encoder_Init+0x7c>)
 800fdfe:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800fe02:	639a      	str	r2, [r3, #56]	; 0x38
	mainEncoder.sin_theta_re = 0.0f;
 800fe04:	4b0b      	ldr	r3, [pc, #44]	; (800fe34 <Encoder_Init+0x7c>)
 800fe06:	f04f 0200 	mov.w	r2, #0
 800fe0a:	63da      	str	r2, [r3, #60]	; 0x3c


	mainEncoder.firstLaunch = 1;
 800fe0c:	4b09      	ldr	r3, [pc, #36]	; (800fe34 <Encoder_Init+0x7c>)
 800fe0e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800fe12:	62da      	str	r2, [r3, #44]	; 0x2c

	// SPI Interrupt Setting
	__HAL_SPI_ENABLE_IT(mainEncoder.Init.hspi, SPI_IT_TXE | SPI_IT_RXNE);
 800fe14:	4b07      	ldr	r3, [pc, #28]	; (800fe34 <Encoder_Init+0x7c>)
 800fe16:	68db      	ldr	r3, [r3, #12]
 800fe18:	681b      	ldr	r3, [r3, #0]
 800fe1a:	685a      	ldr	r2, [r3, #4]
 800fe1c:	4b05      	ldr	r3, [pc, #20]	; (800fe34 <Encoder_Init+0x7c>)
 800fe1e:	68db      	ldr	r3, [r3, #12]
 800fe20:	681b      	ldr	r3, [r3, #0]
 800fe22:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 800fe26:	605a      	str	r2, [r3, #4]


}
 800fe28:	bf00      	nop
 800fe2a:	46bd      	mov	sp, r7
 800fe2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe30:	4770      	bx	lr
 800fe32:	bf00      	nop
 800fe34:	2000455c 	.word	0x2000455c
 800fe38:	200045a8 	.word	0x200045a8
 800fe3c:	40020400 	.word	0x40020400
 800fe40:	c044a090 	.word	0xc044a090
 800fe44:	38d1b717 	.word	0x38d1b717

0800fe48 <setZeroEncoder>:


#if 1

void setZeroEncoder(uint8_t exe)
{
 800fe48:	b590      	push	{r4, r7, lr}
 800fe4a:	b08b      	sub	sp, #44	; 0x2c
 800fe4c:	af00      	add	r7, sp, #0
 800fe4e:	4603      	mov	r3, r0
 800fe50:	71fb      	strb	r3, [r7, #7]

	const int32_t forced_commute_steps = 2000;
 800fe52:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800fe56:	627b      	str	r3, [r7, #36]	; 0x24



	volatile uint32_t forced_commute_count = 0;
 800fe58:	2300      	movs	r3, #0
 800fe5a:	61bb      	str	r3, [r7, #24]

	const float forced_I_gamma_ref = 8.0f;
 800fe5c:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
 800fe60:	623b      	str	r3, [r7, #32]
	const float forced_I_delta_ref = 0.0f;
 800fe62:	f04f 0300 	mov.w	r3, #0
 800fe66:	61fb      	str	r3, [r7, #28]

	volatile float sensed_theta_re_error;

	volatile float sensed_theta_error;
	volatile float sensed_theta_error_sum = 0.0f;
 800fe68:	f04f 0300 	mov.w	r3, #0
 800fe6c:	60fb      	str	r3, [r7, #12]
	volatile float sensed_theta_error_ave = 0.0f;
 800fe6e:	f04f 0300 	mov.w	r3, #0
 800fe72:	60bb      	str	r3, [r7, #8]


	flash_data = (uint32_t*)Flash_load();
 800fe74:	f000 fbb8 	bl	80105e8 <Flash_load>
 800fe78:	4602      	mov	r2, r0
 800fe7a:	4b93      	ldr	r3, [pc, #588]	; (80100c8 <setZeroEncoder+0x280>)
 800fe7c:	601a      	str	r2, [r3, #0]

	if(exe == 0)
 800fe7e:	79fb      	ldrb	r3, [r7, #7]
 800fe80:	2b00      	cmp	r3, #0
 800fe82:	d126      	bne.n	800fed2 <setZeroEncoder+0x8a>
	{

		memcpy(&mainEncoder.Init.theta_re_offset, flash_data, 4);
 800fe84:	4b90      	ldr	r3, [pc, #576]	; (80100c8 <setZeroEncoder+0x280>)
 800fe86:	681b      	ldr	r3, [r3, #0]
 800fe88:	681b      	ldr	r3, [r3, #0]
 800fe8a:	461a      	mov	r2, r3
 800fe8c:	4b8f      	ldr	r3, [pc, #572]	; (80100cc <setZeroEncoder+0x284>)
 800fe8e:	605a      	str	r2, [r3, #4]

		printf("flash_data:%d\n", mainEncoder.Init.theta_re_offset * 100000);
 800fe90:	4b8e      	ldr	r3, [pc, #568]	; (80100cc <setZeroEncoder+0x284>)
 800fe92:	edd3 7a01 	vldr	s15, [r3, #4]
 800fe96:	ed9f 7a8e 	vldr	s14, [pc, #568]	; 80100d0 <setZeroEncoder+0x288>
 800fe9a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fe9e:	ee17 0a90 	vmov	r0, s15
 800fea2:	f7f8 fa81 	bl	80083a8 <__aeabi_f2d>
 800fea6:	4603      	mov	r3, r0
 800fea8:	460c      	mov	r4, r1
 800feaa:	461a      	mov	r2, r3
 800feac:	4623      	mov	r3, r4
 800feae:	4889      	ldr	r0, [pc, #548]	; (80100d4 <setZeroEncoder+0x28c>)
 800feb0:	f002 f81c 	bl	8011eec <iprintf>
		printf(" theta_re_offset = %d\n", (int)(mainEncoder.Init.theta_re_offset * 100000));
 800feb4:	4b85      	ldr	r3, [pc, #532]	; (80100cc <setZeroEncoder+0x284>)
 800feb6:	edd3 7a01 	vldr	s15, [r3, #4]
 800feba:	ed9f 7a85 	vldr	s14, [pc, #532]	; 80100d0 <setZeroEncoder+0x288>
 800febe:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fec2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800fec6:	ee17 1a90 	vmov	r1, s15
 800feca:	4883      	ldr	r0, [pc, #524]	; (80100d8 <setZeroEncoder+0x290>)
 800fecc:	f002 f80e 	bl	8011eec <iprintf>
		return;
 800fed0:	e0ea      	b.n	80100a8 <setZeroEncoder+0x260>
	}


	mainACR.Id_ref = forced_I_gamma_ref;
 800fed2:	4a82      	ldr	r2, [pc, #520]	; (80100dc <setZeroEncoder+0x294>)
 800fed4:	6a3b      	ldr	r3, [r7, #32]
 800fed6:	62d3      	str	r3, [r2, #44]	; 0x2c
	mainACR.Iq_ref = forced_I_delta_ref;
 800fed8:	4a80      	ldr	r2, [pc, #512]	; (80100dc <setZeroEncoder+0x294>)
 800feda:	69fb      	ldr	r3, [r7, #28]
 800fedc:	6313      	str	r3, [r2, #48]	; 0x30

	mainEncoder.Init.theta_re_offset = 0.0f;
 800fede:	4b7b      	ldr	r3, [pc, #492]	; (80100cc <setZeroEncoder+0x284>)
 800fee0:	f04f 0200 	mov.w	r2, #0
 800fee4:	605a      	str	r2, [r3, #4]

	mainACR.forced_theta_re = 0.0f;
 800fee6:	4b7d      	ldr	r3, [pc, #500]	; (80100dc <setZeroEncoder+0x294>)
 800fee8:	f04f 0200 	mov.w	r2, #0
 800feec:	661a      	str	r2, [r3, #96]	; 0x60

	mainACR.forced_commute_enable = 1;
 800feee:	4b7b      	ldr	r3, [pc, #492]	; (80100dc <setZeroEncoder+0x294>)
 800fef0:	2201      	movs	r2, #1
 800fef2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

	HAL_Delay(1000);
 800fef6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800fefa:	f7f8 ff89 	bl	8008e10 <HAL_Delay>


	mainEncoder.Init.theta_re_offset = 0.0f - mainEncoder.theta_re;
 800fefe:	4b73      	ldr	r3, [pc, #460]	; (80100cc <setZeroEncoder+0x284>)
 800ff00:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800ff04:	ed9f 7a76 	vldr	s14, [pc, #472]	; 80100e0 <setZeroEncoder+0x298>
 800ff08:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ff0c:	4b6f      	ldr	r3, [pc, #444]	; (80100cc <setZeroEncoder+0x284>)
 800ff0e:	edc3 7a01 	vstr	s15, [r3, #4]

	mainACR.Id_ref = 0.0f;
 800ff12:	4b72      	ldr	r3, [pc, #456]	; (80100dc <setZeroEncoder+0x294>)
 800ff14:	f04f 0200 	mov.w	r2, #0
 800ff18:	62da      	str	r2, [r3, #44]	; 0x2c
	mainACR.Iq_ref = 0.0f;
 800ff1a:	4b70      	ldr	r3, [pc, #448]	; (80100dc <setZeroEncoder+0x294>)
 800ff1c:	f04f 0200 	mov.w	r2, #0
 800ff20:	631a      	str	r2, [r3, #48]	; 0x30


	while(mainEncoder.Init.theta_re_offset < -M_PI)	mainEncoder.Init.theta_re_offset += 2.0f * M_PI;
 800ff22:	e012      	b.n	800ff4a <setZeroEncoder+0x102>
 800ff24:	4b69      	ldr	r3, [pc, #420]	; (80100cc <setZeroEncoder+0x284>)
 800ff26:	685b      	ldr	r3, [r3, #4]
 800ff28:	4618      	mov	r0, r3
 800ff2a:	f7f8 fa3d 	bl	80083a8 <__aeabi_f2d>
 800ff2e:	a360      	add	r3, pc, #384	; (adr r3, 80100b0 <setZeroEncoder+0x268>)
 800ff30:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff34:	f7f8 f8da 	bl	80080ec <__adddf3>
 800ff38:	4603      	mov	r3, r0
 800ff3a:	460c      	mov	r4, r1
 800ff3c:	4618      	mov	r0, r3
 800ff3e:	4621      	mov	r1, r4
 800ff40:	f7f8 fd24 	bl	800898c <__aeabi_d2f>
 800ff44:	4602      	mov	r2, r0
 800ff46:	4b61      	ldr	r3, [pc, #388]	; (80100cc <setZeroEncoder+0x284>)
 800ff48:	605a      	str	r2, [r3, #4]
 800ff4a:	4b60      	ldr	r3, [pc, #384]	; (80100cc <setZeroEncoder+0x284>)
 800ff4c:	685b      	ldr	r3, [r3, #4]
 800ff4e:	4618      	mov	r0, r3
 800ff50:	f7f8 fa2a 	bl	80083a8 <__aeabi_f2d>
 800ff54:	a358      	add	r3, pc, #352	; (adr r3, 80100b8 <setZeroEncoder+0x270>)
 800ff56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff5a:	f7f8 fcef 	bl	800893c <__aeabi_dcmplt>
 800ff5e:	4603      	mov	r3, r0
 800ff60:	2b00      	cmp	r3, #0
 800ff62:	d1df      	bne.n	800ff24 <setZeroEncoder+0xdc>
	while(mainEncoder.Init.theta_re_offset > M_PI)	mainEncoder.Init.theta_re_offset -= 2.0f * M_PI;
 800ff64:	e012      	b.n	800ff8c <setZeroEncoder+0x144>
 800ff66:	4b59      	ldr	r3, [pc, #356]	; (80100cc <setZeroEncoder+0x284>)
 800ff68:	685b      	ldr	r3, [r3, #4]
 800ff6a:	4618      	mov	r0, r3
 800ff6c:	f7f8 fa1c 	bl	80083a8 <__aeabi_f2d>
 800ff70:	a34f      	add	r3, pc, #316	; (adr r3, 80100b0 <setZeroEncoder+0x268>)
 800ff72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff76:	f7f8 f8b7 	bl	80080e8 <__aeabi_dsub>
 800ff7a:	4603      	mov	r3, r0
 800ff7c:	460c      	mov	r4, r1
 800ff7e:	4618      	mov	r0, r3
 800ff80:	4621      	mov	r1, r4
 800ff82:	f7f8 fd03 	bl	800898c <__aeabi_d2f>
 800ff86:	4602      	mov	r2, r0
 800ff88:	4b50      	ldr	r3, [pc, #320]	; (80100cc <setZeroEncoder+0x284>)
 800ff8a:	605a      	str	r2, [r3, #4]
 800ff8c:	4b4f      	ldr	r3, [pc, #316]	; (80100cc <setZeroEncoder+0x284>)
 800ff8e:	685b      	ldr	r3, [r3, #4]
 800ff90:	4618      	mov	r0, r3
 800ff92:	f7f8 fa09 	bl	80083a8 <__aeabi_f2d>
 800ff96:	a34a      	add	r3, pc, #296	; (adr r3, 80100c0 <setZeroEncoder+0x278>)
 800ff98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff9c:	f7f8 fcec 	bl	8008978 <__aeabi_dcmpgt>
 800ffa0:	4603      	mov	r3, r0
 800ffa2:	2b00      	cmp	r3, #0
 800ffa4:	d1df      	bne.n	800ff66 <setZeroEncoder+0x11e>


	printf(" theta_re_offset = %d -- ", (int)(mainEncoder.Init.theta_re_offset * 100000));
 800ffa6:	4b49      	ldr	r3, [pc, #292]	; (80100cc <setZeroEncoder+0x284>)
 800ffa8:	edd3 7a01 	vldr	s15, [r3, #4]
 800ffac:	ed9f 7a48 	vldr	s14, [pc, #288]	; 80100d0 <setZeroEncoder+0x288>
 800ffb0:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ffb4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ffb8:	ee17 1a90 	vmov	r1, s15
 800ffbc:	4849      	ldr	r0, [pc, #292]	; (80100e4 <setZeroEncoder+0x29c>)
 800ffbe:	f001 ff95 	bl	8011eec <iprintf>
	HAL_Delay(1);
 800ffc2:	2001      	movs	r0, #1
 800ffc4:	f7f8 ff24 	bl	8008e10 <HAL_Delay>
	printf(" theta_re_offset = %d\n", (int)(mainEncoder.Init.theta_re_offset * 100000));
 800ffc8:	4b40      	ldr	r3, [pc, #256]	; (80100cc <setZeroEncoder+0x284>)
 800ffca:	edd3 7a01 	vldr	s15, [r3, #4]
 800ffce:	ed9f 7a40 	vldr	s14, [pc, #256]	; 80100d0 <setZeroEncoder+0x288>
 800ffd2:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ffd6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800ffda:	ee17 1a90 	vmov	r1, s15
 800ffde:	483e      	ldr	r0, [pc, #248]	; (80100d8 <setZeroEncoder+0x290>)
 800ffe0:	f001 ff84 	bl	8011eec <iprintf>
	HAL_Delay(1);
 800ffe4:	2001      	movs	r0, #1
 800ffe6:	f7f8 ff13 	bl	8008e10 <HAL_Delay>
	printf(" theta_re_offset(4) = %d -- ", (int)(mainEncoder.Init.theta_re_offset * 10000));
 800ffea:	4b38      	ldr	r3, [pc, #224]	; (80100cc <setZeroEncoder+0x284>)
 800ffec:	edd3 7a01 	vldr	s15, [r3, #4]
 800fff0:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 80100e8 <setZeroEncoder+0x2a0>
 800fff4:	ee67 7a87 	vmul.f32	s15, s15, s14
 800fff8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800fffc:	ee17 1a90 	vmov	r1, s15
 8010000:	483a      	ldr	r0, [pc, #232]	; (80100ec <setZeroEncoder+0x2a4>)
 8010002:	f001 ff73 	bl	8011eec <iprintf>
	HAL_Delay(1);
 8010006:	2001      	movs	r0, #1
 8010008:	f7f8 ff02 	bl	8008e10 <HAL_Delay>
	printf(" theta_re_offset(4) = %d\n", (int)(mainEncoder.Init.theta_re_offset * 10000));
 801000c:	4b2f      	ldr	r3, [pc, #188]	; (80100cc <setZeroEncoder+0x284>)
 801000e:	edd3 7a01 	vldr	s15, [r3, #4]
 8010012:	ed9f 7a35 	vldr	s14, [pc, #212]	; 80100e8 <setZeroEncoder+0x2a0>
 8010016:	ee67 7a87 	vmul.f32	s15, s15, s14
 801001a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801001e:	ee17 1a90 	vmov	r1, s15
 8010022:	4833      	ldr	r0, [pc, #204]	; (80100f0 <setZeroEncoder+0x2a8>)
 8010024:	f001 ff62 	bl	8011eec <iprintf>
	HAL_Delay(1);
 8010028:	2001      	movs	r0, #1
 801002a:	f7f8 fef1 	bl	8008e10 <HAL_Delay>

	printf("(theta_re_offset < 1.0f) = %d\n", (int)(mainEncoder.Init.theta_re_offset < 1.0f));
 801002e:	4b27      	ldr	r3, [pc, #156]	; (80100cc <setZeroEncoder+0x284>)
 8010030:	edd3 7a01 	vldr	s15, [r3, #4]
 8010034:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8010038:	eef4 7ac7 	vcmpe.f32	s15, s14
 801003c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010040:	bf4c      	ite	mi
 8010042:	2301      	movmi	r3, #1
 8010044:	2300      	movpl	r3, #0
 8010046:	b2db      	uxtb	r3, r3
 8010048:	4619      	mov	r1, r3
 801004a:	482a      	ldr	r0, [pc, #168]	; (80100f4 <setZeroEncoder+0x2ac>)
 801004c:	f001 ff4e 	bl	8011eec <iprintf>

	printf("(theta_re_offset > -1.0f) = %d\n", (int)(mainEncoder.Init.theta_re_offset > -1.0f));
 8010050:	4b1e      	ldr	r3, [pc, #120]	; (80100cc <setZeroEncoder+0x284>)
 8010052:	edd3 7a01 	vldr	s15, [r3, #4]
 8010056:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 801005a:	eef4 7ac7 	vcmpe.f32	s15, s14
 801005e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010062:	bfcc      	ite	gt
 8010064:	2301      	movgt	r3, #1
 8010066:	2300      	movle	r3, #0
 8010068:	b2db      	uxtb	r3, r3
 801006a:	4619      	mov	r1, r3
 801006c:	4822      	ldr	r0, [pc, #136]	; (80100f8 <setZeroEncoder+0x2b0>)
 801006e:	f001 ff3d 	bl	8011eec <iprintf>


	memcpy(flash_data, &mainEncoder.Init.theta_re_offset, 4);
 8010072:	4b15      	ldr	r3, [pc, #84]	; (80100c8 <setZeroEncoder+0x280>)
 8010074:	681b      	ldr	r3, [r3, #0]
 8010076:	4a15      	ldr	r2, [pc, #84]	; (80100cc <setZeroEncoder+0x284>)
 8010078:	6852      	ldr	r2, [r2, #4]
 801007a:	601a      	str	r2, [r3, #0]

	if (!Flash_store())
 801007c:	f000 fac6 	bl	801060c <Flash_store>
 8010080:	4603      	mov	r3, r0
 8010082:	2b00      	cmp	r3, #0
 8010084:	d102      	bne.n	801008c <setZeroEncoder+0x244>
	{
		printf("Failed to write flash\n");
 8010086:	481d      	ldr	r0, [pc, #116]	; (80100fc <setZeroEncoder+0x2b4>)
 8010088:	f001 ffa4 	bl	8011fd4 <puts>
	}

	printf("flash_data:%lu\n", *flash_data);
 801008c:	4b0e      	ldr	r3, [pc, #56]	; (80100c8 <setZeroEncoder+0x280>)
 801008e:	681b      	ldr	r3, [r3, #0]
 8010090:	681b      	ldr	r3, [r3, #0]
 8010092:	4619      	mov	r1, r3
 8010094:	481a      	ldr	r0, [pc, #104]	; (8010100 <setZeroEncoder+0x2b8>)
 8010096:	f001 ff29 	bl	8011eec <iprintf>


	mainACR.forced_commute_enable = 0;
 801009a:	4b10      	ldr	r3, [pc, #64]	; (80100dc <setZeroEncoder+0x294>)
 801009c:	2200      	movs	r2, #0
 801009e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

	ACR_Reset(&mainACR);
 80100a2:	480e      	ldr	r0, [pc, #56]	; (80100dc <setZeroEncoder+0x294>)
 80100a4:	f7fe fc98 	bl	800e9d8 <ACR_Reset>


#endif


}
 80100a8:	372c      	adds	r7, #44	; 0x2c
 80100aa:	46bd      	mov	sp, r7
 80100ac:	bd90      	pop	{r4, r7, pc}
 80100ae:	bf00      	nop
 80100b0:	54442d18 	.word	0x54442d18
 80100b4:	401921fb 	.word	0x401921fb
 80100b8:	54442d18 	.word	0x54442d18
 80100bc:	c00921fb 	.word	0xc00921fb
 80100c0:	54442d18 	.word	0x54442d18
 80100c4:	400921fb 	.word	0x400921fb
 80100c8:	200045a4 	.word	0x200045a4
 80100cc:	2000455c 	.word	0x2000455c
 80100d0:	47c35000 	.word	0x47c35000
 80100d4:	08012f60 	.word	0x08012f60
 80100d8:	08012f70 	.word	0x08012f70
 80100dc:	20004150 	.word	0x20004150
 80100e0:	00000000 	.word	0x00000000
 80100e4:	08012f88 	.word	0x08012f88
 80100e8:	461c4000 	.word	0x461c4000
 80100ec:	08012fa4 	.word	0x08012fa4
 80100f0:	08012fc4 	.word	0x08012fc4
 80100f4:	08012fe0 	.word	0x08012fe0
 80100f8:	08013000 	.word	0x08013000
 80100fc:	08013020 	.word	0x08013020
 8010100:	08013038 	.word	0x08013038

08010104 <Encoder_Request>:

#endif


inline void Encoder_Request(Encoder_TypeDef *hEncoder)
{
 8010104:	b580      	push	{r7, lr}
 8010106:	b082      	sub	sp, #8
 8010108:	af00      	add	r7, sp, #0
 801010a:	6078      	str	r0, [r7, #4]


	// Reading Encoder for next sampling
	hEncoder->spi2txBuf[0] = 0xff;
 801010c:	687b      	ldr	r3, [r7, #4]
 801010e:	22ff      	movs	r2, #255	; 0xff
 8010110:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
	hEncoder->spi2txBuf[1] = 0xff;
 8010114:	687b      	ldr	r3, [r7, #4]
 8010116:	22ff      	movs	r2, #255	; 0xff
 8010118:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

	HAL_GPIO_WritePin(hEncoder->Init.SPI_NSS_Port, hEncoder->Init.SPI_NSS_Pin, GPIO_PIN_RESET);
 801011c:	687b      	ldr	r3, [r7, #4]
 801011e:	6918      	ldr	r0, [r3, #16]
 8010120:	687b      	ldr	r3, [r7, #4]
 8010122:	8a9b      	ldrh	r3, [r3, #20]
 8010124:	2200      	movs	r2, #0
 8010126:	4619      	mov	r1, r3
 8010128:	f7fb f934 	bl	800b394 <HAL_GPIO_WritePin>

	HAL_SPI_TransmitReceive_IT(hEncoder->Init.hspi, hEncoder->spi2txBuf, hEncoder->spi2rxBuf, 1);
 801012c:	687b      	ldr	r3, [r7, #4]
 801012e:	68d8      	ldr	r0, [r3, #12]
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	f103 0141 	add.w	r1, r3, #65	; 0x41
 8010136:	687b      	ldr	r3, [r7, #4]
 8010138:	f103 0243 	add.w	r2, r3, #67	; 0x43
 801013c:	2301      	movs	r3, #1
 801013e:	f7fc f859 	bl	800c1f4 <HAL_SPI_TransmitReceive_IT>


}
 8010142:	bf00      	nop
 8010144:	3708      	adds	r7, #8
 8010146:	46bd      	mov	sp, r7
 8010148:	bd80      	pop	{r7, pc}
 801014a:	0000      	movs	r0, r0
 801014c:	0000      	movs	r0, r0
	...

08010150 <Encoder_Refresh>:


inline int Encoder_Refresh(Encoder_TypeDef *hEncoder)
{
 8010150:	b5b0      	push	{r4, r5, r7, lr}
 8010152:	b082      	sub	sp, #8
 8010154:	af00      	add	r7, sp, #0
 8010156:	6078      	str	r0, [r7, #4]
	static float _theta;
	static float _theta_re;
	static float d_theta;

	// Reading RX Data from SPI Encoder
	HAL_GPIO_WritePin(hEncoder->Init.SPI_NSS_Port, hEncoder->Init.SPI_NSS_Pin, GPIO_PIN_SET);
 8010158:	687b      	ldr	r3, [r7, #4]
 801015a:	6918      	ldr	r0, [r3, #16]
 801015c:	687b      	ldr	r3, [r7, #4]
 801015e:	8a9b      	ldrh	r3, [r3, #20]
 8010160:	2201      	movs	r2, #1
 8010162:	4619      	mov	r1, r3
 8010164:	f7fb f916 	bl	800b394 <HAL_GPIO_WritePin>

	angle_raw = (hEncoder->spi2rxBuf[1] & 0x3f) << 8 | hEncoder->spi2rxBuf[0];
 8010168:	687b      	ldr	r3, [r7, #4]
 801016a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801016e:	021b      	lsls	r3, r3, #8
 8010170:	b21b      	sxth	r3, r3
 8010172:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
 8010176:	b21a      	sxth	r2, r3
 8010178:	687b      	ldr	r3, [r7, #4]
 801017a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801017e:	b21b      	sxth	r3, r3
 8010180:	4313      	orrs	r3, r2
 8010182:	b21b      	sxth	r3, r3
 8010184:	b29a      	uxth	r2, r3
 8010186:	4b62      	ldr	r3, [pc, #392]	; (8010310 <Encoder_Refresh+0x1c0>)
 8010188:	801a      	strh	r2, [r3, #0]

	_theta = (float)angle_raw / (float)ENCODER_RESOL * 2.0f * M_PI + hEncoder->Init.theta_offset;
 801018a:	4b61      	ldr	r3, [pc, #388]	; (8010310 <Encoder_Refresh+0x1c0>)
 801018c:	881b      	ldrh	r3, [r3, #0]
 801018e:	ee07 3a90 	vmov	s15, r3
 8010192:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8010196:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8010314 <Encoder_Refresh+0x1c4>
 801019a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 801019e:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80101a2:	ee17 0a90 	vmov	r0, s15
 80101a6:	f7f8 f8ff 	bl	80083a8 <__aeabi_f2d>
 80101aa:	a353      	add	r3, pc, #332	; (adr r3, 80102f8 <Encoder_Refresh+0x1a8>)
 80101ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101b0:	f7f8 f952 	bl	8008458 <__aeabi_dmul>
 80101b4:	4603      	mov	r3, r0
 80101b6:	460c      	mov	r4, r1
 80101b8:	4625      	mov	r5, r4
 80101ba:	461c      	mov	r4, r3
 80101bc:	687b      	ldr	r3, [r7, #4]
 80101be:	681b      	ldr	r3, [r3, #0]
 80101c0:	4618      	mov	r0, r3
 80101c2:	f7f8 f8f1 	bl	80083a8 <__aeabi_f2d>
 80101c6:	4602      	mov	r2, r0
 80101c8:	460b      	mov	r3, r1
 80101ca:	4620      	mov	r0, r4
 80101cc:	4629      	mov	r1, r5
 80101ce:	f7f7 ff8d 	bl	80080ec <__adddf3>
 80101d2:	4603      	mov	r3, r0
 80101d4:	460c      	mov	r4, r1
 80101d6:	4618      	mov	r0, r3
 80101d8:	4621      	mov	r1, r4
 80101da:	f7f8 fbd7 	bl	800898c <__aeabi_d2f>
 80101de:	4602      	mov	r2, r0
 80101e0:	4b4d      	ldr	r3, [pc, #308]	; (8010318 <Encoder_Refresh+0x1c8>)
 80101e2:	601a      	str	r2, [r3, #0]

	if(_theta < 0.0f)			hEncoder->theta = _theta + 2 * M_PI;
 80101e4:	4b4c      	ldr	r3, [pc, #304]	; (8010318 <Encoder_Refresh+0x1c8>)
 80101e6:	edd3 7a00 	vldr	s15, [r3]
 80101ea:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80101ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80101f2:	d513      	bpl.n	801021c <Encoder_Refresh+0xcc>
 80101f4:	4b48      	ldr	r3, [pc, #288]	; (8010318 <Encoder_Refresh+0x1c8>)
 80101f6:	681b      	ldr	r3, [r3, #0]
 80101f8:	4618      	mov	r0, r3
 80101fa:	f7f8 f8d5 	bl	80083a8 <__aeabi_f2d>
 80101fe:	a340      	add	r3, pc, #256	; (adr r3, 8010300 <Encoder_Refresh+0x1b0>)
 8010200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010204:	f7f7 ff72 	bl	80080ec <__adddf3>
 8010208:	4603      	mov	r3, r0
 801020a:	460c      	mov	r4, r1
 801020c:	4618      	mov	r0, r3
 801020e:	4621      	mov	r1, r4
 8010210:	f7f8 fbbc 	bl	800898c <__aeabi_d2f>
 8010214:	4602      	mov	r2, r0
 8010216:	687b      	ldr	r3, [r7, #4]
 8010218:	619a      	str	r2, [r3, #24]
 801021a:	e024      	b.n	8010266 <Encoder_Refresh+0x116>
	else if(_theta >= 2 * M_PI)	hEncoder->theta = _theta - 2 * M_PI;
 801021c:	4b3e      	ldr	r3, [pc, #248]	; (8010318 <Encoder_Refresh+0x1c8>)
 801021e:	681b      	ldr	r3, [r3, #0]
 8010220:	4618      	mov	r0, r3
 8010222:	f7f8 f8c1 	bl	80083a8 <__aeabi_f2d>
 8010226:	a336      	add	r3, pc, #216	; (adr r3, 8010300 <Encoder_Refresh+0x1b0>)
 8010228:	e9d3 2300 	ldrd	r2, r3, [r3]
 801022c:	f7f8 fb9a 	bl	8008964 <__aeabi_dcmpge>
 8010230:	4603      	mov	r3, r0
 8010232:	2b00      	cmp	r3, #0
 8010234:	d013      	beq.n	801025e <Encoder_Refresh+0x10e>
 8010236:	4b38      	ldr	r3, [pc, #224]	; (8010318 <Encoder_Refresh+0x1c8>)
 8010238:	681b      	ldr	r3, [r3, #0]
 801023a:	4618      	mov	r0, r3
 801023c:	f7f8 f8b4 	bl	80083a8 <__aeabi_f2d>
 8010240:	a32f      	add	r3, pc, #188	; (adr r3, 8010300 <Encoder_Refresh+0x1b0>)
 8010242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010246:	f7f7 ff4f 	bl	80080e8 <__aeabi_dsub>
 801024a:	4603      	mov	r3, r0
 801024c:	460c      	mov	r4, r1
 801024e:	4618      	mov	r0, r3
 8010250:	4621      	mov	r1, r4
 8010252:	f7f8 fb9b 	bl	800898c <__aeabi_d2f>
 8010256:	4602      	mov	r2, r0
 8010258:	687b      	ldr	r3, [r7, #4]
 801025a:	619a      	str	r2, [r3, #24]
 801025c:	e003      	b.n	8010266 <Encoder_Refresh+0x116>
	else						hEncoder->theta = _theta;
 801025e:	4b2e      	ldr	r3, [pc, #184]	; (8010318 <Encoder_Refresh+0x1c8>)
 8010260:	681a      	ldr	r2, [r3, #0]
 8010262:	687b      	ldr	r3, [r7, #4]
 8010264:	619a      	str	r2, [r3, #24]


	// 
	if(hEncoder->firstLaunch != 0)
 8010266:	687b      	ldr	r3, [r7, #4]
 8010268:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 801026c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8010270:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010274:	d008      	beq.n	8010288 <Encoder_Refresh+0x138>
	{
		d_theta = 0.0f;
 8010276:	4b29      	ldr	r3, [pc, #164]	; (801031c <Encoder_Refresh+0x1cc>)
 8010278:	f04f 0200 	mov.w	r2, #0
 801027c:	601a      	str	r2, [r3, #0]
		hEncoder->firstLaunch = 0;
 801027e:	687b      	ldr	r3, [r7, #4]
 8010280:	f04f 0200 	mov.w	r2, #0
 8010284:	62da      	str	r2, [r3, #44]	; 0x2c
 8010286:	e00a      	b.n	801029e <Encoder_Refresh+0x14e>
	}
	else
	{
		d_theta = hEncoder->theta - hEncoder->p_theta;
 8010288:	687b      	ldr	r3, [r7, #4]
 801028a:	ed93 7a06 	vldr	s14, [r3, #24]
 801028e:	687b      	ldr	r3, [r7, #4]
 8010290:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8010294:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010298:	4b20      	ldr	r3, [pc, #128]	; (801031c <Encoder_Refresh+0x1cc>)
 801029a:	edc3 7a00 	vstr	s15, [r3]
	}
	hEncoder->p_theta = hEncoder->theta;
 801029e:	687b      	ldr	r3, [r7, #4]
 80102a0:	699a      	ldr	r2, [r3, #24]
 80102a2:	687b      	ldr	r3, [r7, #4]
 80102a4:	625a      	str	r2, [r3, #36]	; 0x24

	// Unwrapping Process
	if(d_theta < - M_PI)
 80102a6:	4b1d      	ldr	r3, [pc, #116]	; (801031c <Encoder_Refresh+0x1cc>)
 80102a8:	681b      	ldr	r3, [r3, #0]
 80102aa:	4618      	mov	r0, r3
 80102ac:	f7f8 f87c 	bl	80083a8 <__aeabi_f2d>
 80102b0:	a315      	add	r3, pc, #84	; (adr r3, 8010308 <Encoder_Refresh+0x1b8>)
 80102b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102b6:	f7f8 fb41 	bl	800893c <__aeabi_dcmplt>
 80102ba:	4603      	mov	r3, r0
 80102bc:	2b00      	cmp	r3, #0
 80102be:	d02f      	beq.n	8010320 <Encoder_Refresh+0x1d0>
	{
		d_theta += 2 * M_PI;
 80102c0:	4b16      	ldr	r3, [pc, #88]	; (801031c <Encoder_Refresh+0x1cc>)
 80102c2:	681b      	ldr	r3, [r3, #0]
 80102c4:	4618      	mov	r0, r3
 80102c6:	f7f8 f86f 	bl	80083a8 <__aeabi_f2d>
 80102ca:	a30d      	add	r3, pc, #52	; (adr r3, 8010300 <Encoder_Refresh+0x1b0>)
 80102cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80102d0:	f7f7 ff0c 	bl	80080ec <__adddf3>
 80102d4:	4603      	mov	r3, r0
 80102d6:	460c      	mov	r4, r1
 80102d8:	4618      	mov	r0, r3
 80102da:	4621      	mov	r1, r4
 80102dc:	f7f8 fb56 	bl	800898c <__aeabi_d2f>
 80102e0:	4602      	mov	r2, r0
 80102e2:	4b0e      	ldr	r3, [pc, #56]	; (801031c <Encoder_Refresh+0x1cc>)
 80102e4:	601a      	str	r2, [r3, #0]
		hEncoder->turnCount += 1;
 80102e6:	687b      	ldr	r3, [r7, #4]
 80102e8:	69db      	ldr	r3, [r3, #28]
 80102ea:	1c5a      	adds	r2, r3, #1
 80102ec:	687b      	ldr	r3, [r7, #4]
 80102ee:	61da      	str	r2, [r3, #28]
 80102f0:	e03b      	b.n	801036a <Encoder_Refresh+0x21a>
 80102f2:	bf00      	nop
 80102f4:	f3af 8000 	nop.w
 80102f8:	54442d18 	.word	0x54442d18
 80102fc:	400921fb 	.word	0x400921fb
 8010300:	54442d18 	.word	0x54442d18
 8010304:	401921fb 	.word	0x401921fb
 8010308:	54442d18 	.word	0x54442d18
 801030c:	c00921fb 	.word	0xc00921fb
 8010310:	200000c6 	.word	0x200000c6
 8010314:	46800000 	.word	0x46800000
 8010318:	200000c8 	.word	0x200000c8
 801031c:	200000cc 	.word	0x200000cc
	}
	else if(d_theta > M_PI)
 8010320:	4b93      	ldr	r3, [pc, #588]	; (8010570 <Encoder_Refresh+0x420>)
 8010322:	681b      	ldr	r3, [r3, #0]
 8010324:	4618      	mov	r0, r3
 8010326:	f7f8 f83f 	bl	80083a8 <__aeabi_f2d>
 801032a:	a389      	add	r3, pc, #548	; (adr r3, 8010550 <Encoder_Refresh+0x400>)
 801032c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010330:	f7f8 fb22 	bl	8008978 <__aeabi_dcmpgt>
 8010334:	4603      	mov	r3, r0
 8010336:	2b00      	cmp	r3, #0
 8010338:	d017      	beq.n	801036a <Encoder_Refresh+0x21a>
	{
		d_theta -= 2 * M_PI;
 801033a:	4b8d      	ldr	r3, [pc, #564]	; (8010570 <Encoder_Refresh+0x420>)
 801033c:	681b      	ldr	r3, [r3, #0]
 801033e:	4618      	mov	r0, r3
 8010340:	f7f8 f832 	bl	80083a8 <__aeabi_f2d>
 8010344:	a384      	add	r3, pc, #528	; (adr r3, 8010558 <Encoder_Refresh+0x408>)
 8010346:	e9d3 2300 	ldrd	r2, r3, [r3]
 801034a:	f7f7 fecd 	bl	80080e8 <__aeabi_dsub>
 801034e:	4603      	mov	r3, r0
 8010350:	460c      	mov	r4, r1
 8010352:	4618      	mov	r0, r3
 8010354:	4621      	mov	r1, r4
 8010356:	f7f8 fb19 	bl	800898c <__aeabi_d2f>
 801035a:	4602      	mov	r2, r0
 801035c:	4b84      	ldr	r3, [pc, #528]	; (8010570 <Encoder_Refresh+0x420>)
 801035e:	601a      	str	r2, [r3, #0]
		hEncoder->turnCount += -1;
 8010360:	687b      	ldr	r3, [r7, #4]
 8010362:	69db      	ldr	r3, [r3, #28]
 8010364:	1e5a      	subs	r2, r3, #1
 8010366:	687b      	ldr	r3, [r7, #4]
 8010368:	61da      	str	r2, [r3, #28]
	}

	// LPF
	hEncoder->omega = hEncoder->omega * SPEED_LPF_COEFF + d_theta / hEncoder->Init.cycleTime * (1.0f - SPEED_LPF_COEFF);
 801036a:	687b      	ldr	r3, [r7, #4]
 801036c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801036e:	4618      	mov	r0, r3
 8010370:	f7f8 f81a 	bl	80083a8 <__aeabi_f2d>
 8010374:	a37a      	add	r3, pc, #488	; (adr r3, 8010560 <Encoder_Refresh+0x410>)
 8010376:	e9d3 2300 	ldrd	r2, r3, [r3]
 801037a:	f7f8 f86d 	bl	8008458 <__aeabi_dmul>
 801037e:	4603      	mov	r3, r0
 8010380:	460c      	mov	r4, r1
 8010382:	4625      	mov	r5, r4
 8010384:	461c      	mov	r4, r3
 8010386:	4b7a      	ldr	r3, [pc, #488]	; (8010570 <Encoder_Refresh+0x420>)
 8010388:	ed93 7a00 	vldr	s14, [r3]
 801038c:	687b      	ldr	r3, [r7, #4]
 801038e:	edd3 7a02 	vldr	s15, [r3, #8]
 8010392:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8010396:	ee16 0a90 	vmov	r0, s13
 801039a:	f7f8 f805 	bl	80083a8 <__aeabi_f2d>
 801039e:	a372      	add	r3, pc, #456	; (adr r3, 8010568 <Encoder_Refresh+0x418>)
 80103a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103a4:	f7f8 f858 	bl	8008458 <__aeabi_dmul>
 80103a8:	4602      	mov	r2, r0
 80103aa:	460b      	mov	r3, r1
 80103ac:	4620      	mov	r0, r4
 80103ae:	4629      	mov	r1, r5
 80103b0:	f7f7 fe9c 	bl	80080ec <__adddf3>
 80103b4:	4603      	mov	r3, r0
 80103b6:	460c      	mov	r4, r1
 80103b8:	4618      	mov	r0, r3
 80103ba:	4621      	mov	r1, r4
 80103bc:	f7f8 fae6 	bl	800898c <__aeabi_d2f>
 80103c0:	4602      	mov	r2, r0
 80103c2:	687b      	ldr	r3, [r7, #4]
 80103c4:	629a      	str	r2, [r3, #40]	; 0x28

	// 
	hEncoder->theta_multiturn = hEncoder->theta + 2.0f * M_PI * hEncoder->turnCount;
 80103c6:	687b      	ldr	r3, [r7, #4]
 80103c8:	699b      	ldr	r3, [r3, #24]
 80103ca:	4618      	mov	r0, r3
 80103cc:	f7f7 ffec 	bl	80083a8 <__aeabi_f2d>
 80103d0:	4604      	mov	r4, r0
 80103d2:	460d      	mov	r5, r1
 80103d4:	687b      	ldr	r3, [r7, #4]
 80103d6:	69db      	ldr	r3, [r3, #28]
 80103d8:	4618      	mov	r0, r3
 80103da:	f7f7 ffd3 	bl	8008384 <__aeabi_i2d>
 80103de:	a35e      	add	r3, pc, #376	; (adr r3, 8010558 <Encoder_Refresh+0x408>)
 80103e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80103e4:	f7f8 f838 	bl	8008458 <__aeabi_dmul>
 80103e8:	4602      	mov	r2, r0
 80103ea:	460b      	mov	r3, r1
 80103ec:	4620      	mov	r0, r4
 80103ee:	4629      	mov	r1, r5
 80103f0:	f7f7 fe7c 	bl	80080ec <__adddf3>
 80103f4:	4603      	mov	r3, r0
 80103f6:	460c      	mov	r4, r1
 80103f8:	4618      	mov	r0, r3
 80103fa:	4621      	mov	r1, r4
 80103fc:	f7f8 fac6 	bl	800898c <__aeabi_d2f>
 8010400:	4602      	mov	r2, r0
 8010402:	687b      	ldr	r3, [r7, #4]
 8010404:	621a      	str	r2, [r3, #32]

	// 
	_theta_re = fmodf((float)angle_raw / (float)ENCODER_RESOL * 2.0f * M_PI * POLE_PAIRS, 2.0f * M_PI) + hEncoder->Init.theta_re_offset;
 8010406:	4b5b      	ldr	r3, [pc, #364]	; (8010574 <Encoder_Refresh+0x424>)
 8010408:	881b      	ldrh	r3, [r3, #0]
 801040a:	ee07 3a90 	vmov	s15, r3
 801040e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8010412:	eddf 6a59 	vldr	s13, [pc, #356]	; 8010578 <Encoder_Refresh+0x428>
 8010416:	eec7 7a26 	vdiv.f32	s15, s14, s13
 801041a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 801041e:	ee17 0a90 	vmov	r0, s15
 8010422:	f7f7 ffc1 	bl	80083a8 <__aeabi_f2d>
 8010426:	a34a      	add	r3, pc, #296	; (adr r3, 8010550 <Encoder_Refresh+0x400>)
 8010428:	e9d3 2300 	ldrd	r2, r3, [r3]
 801042c:	f7f8 f814 	bl	8008458 <__aeabi_dmul>
 8010430:	4603      	mov	r3, r0
 8010432:	460c      	mov	r4, r1
 8010434:	4618      	mov	r0, r3
 8010436:	4621      	mov	r1, r4
 8010438:	f04f 0200 	mov.w	r2, #0
 801043c:	4b4f      	ldr	r3, [pc, #316]	; (801057c <Encoder_Refresh+0x42c>)
 801043e:	f7f8 f80b 	bl	8008458 <__aeabi_dmul>
 8010442:	4603      	mov	r3, r0
 8010444:	460c      	mov	r4, r1
 8010446:	4618      	mov	r0, r3
 8010448:	4621      	mov	r1, r4
 801044a:	f7f8 fa9f 	bl	800898c <__aeabi_d2f>
 801044e:	4603      	mov	r3, r0
 8010450:	eddf 0a4b 	vldr	s1, [pc, #300]	; 8010580 <Encoder_Refresh+0x430>
 8010454:	ee00 3a10 	vmov	s0, r3
 8010458:	f002 fc90 	bl	8012d7c <fmodf>
 801045c:	eeb0 7a40 	vmov.f32	s14, s0
 8010460:	687b      	ldr	r3, [r7, #4]
 8010462:	edd3 7a01 	vldr	s15, [r3, #4]
 8010466:	ee77 7a27 	vadd.f32	s15, s14, s15
 801046a:	4b46      	ldr	r3, [pc, #280]	; (8010584 <Encoder_Refresh+0x434>)
 801046c:	edc3 7a00 	vstr	s15, [r3]

	if(_theta_re < 0.0f)			hEncoder->theta_re = _theta_re + 2 * M_PI;
 8010470:	4b44      	ldr	r3, [pc, #272]	; (8010584 <Encoder_Refresh+0x434>)
 8010472:	edd3 7a00 	vldr	s15, [r3]
 8010476:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 801047a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801047e:	d513      	bpl.n	80104a8 <Encoder_Refresh+0x358>
 8010480:	4b40      	ldr	r3, [pc, #256]	; (8010584 <Encoder_Refresh+0x434>)
 8010482:	681b      	ldr	r3, [r3, #0]
 8010484:	4618      	mov	r0, r3
 8010486:	f7f7 ff8f 	bl	80083a8 <__aeabi_f2d>
 801048a:	a333      	add	r3, pc, #204	; (adr r3, 8010558 <Encoder_Refresh+0x408>)
 801048c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010490:	f7f7 fe2c 	bl	80080ec <__adddf3>
 8010494:	4603      	mov	r3, r0
 8010496:	460c      	mov	r4, r1
 8010498:	4618      	mov	r0, r3
 801049a:	4621      	mov	r1, r4
 801049c:	f7f8 fa76 	bl	800898c <__aeabi_d2f>
 80104a0:	4602      	mov	r2, r0
 80104a2:	687b      	ldr	r3, [r7, #4]
 80104a4:	635a      	str	r2, [r3, #52]	; 0x34
 80104a6:	e024      	b.n	80104f2 <Encoder_Refresh+0x3a2>
	else if(_theta_re >= 2 * M_PI)	hEncoder->theta_re = _theta_re - 2 * M_PI;
 80104a8:	4b36      	ldr	r3, [pc, #216]	; (8010584 <Encoder_Refresh+0x434>)
 80104aa:	681b      	ldr	r3, [r3, #0]
 80104ac:	4618      	mov	r0, r3
 80104ae:	f7f7 ff7b 	bl	80083a8 <__aeabi_f2d>
 80104b2:	a329      	add	r3, pc, #164	; (adr r3, 8010558 <Encoder_Refresh+0x408>)
 80104b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104b8:	f7f8 fa54 	bl	8008964 <__aeabi_dcmpge>
 80104bc:	4603      	mov	r3, r0
 80104be:	2b00      	cmp	r3, #0
 80104c0:	d013      	beq.n	80104ea <Encoder_Refresh+0x39a>
 80104c2:	4b30      	ldr	r3, [pc, #192]	; (8010584 <Encoder_Refresh+0x434>)
 80104c4:	681b      	ldr	r3, [r3, #0]
 80104c6:	4618      	mov	r0, r3
 80104c8:	f7f7 ff6e 	bl	80083a8 <__aeabi_f2d>
 80104cc:	a322      	add	r3, pc, #136	; (adr r3, 8010558 <Encoder_Refresh+0x408>)
 80104ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80104d2:	f7f7 fe09 	bl	80080e8 <__aeabi_dsub>
 80104d6:	4603      	mov	r3, r0
 80104d8:	460c      	mov	r4, r1
 80104da:	4618      	mov	r0, r3
 80104dc:	4621      	mov	r1, r4
 80104de:	f7f8 fa55 	bl	800898c <__aeabi_d2f>
 80104e2:	4602      	mov	r2, r0
 80104e4:	687b      	ldr	r3, [r7, #4]
 80104e6:	635a      	str	r2, [r3, #52]	; 0x34
 80104e8:	e003      	b.n	80104f2 <Encoder_Refresh+0x3a2>
	else							hEncoder->theta_re = _theta_re;
 80104ea:	4b26      	ldr	r3, [pc, #152]	; (8010584 <Encoder_Refresh+0x434>)
 80104ec:	681a      	ldr	r2, [r3, #0]
 80104ee:	687b      	ldr	r3, [r7, #4]
 80104f0:	635a      	str	r2, [r3, #52]	; 0x34

	hEncoder->cos_theta_re = sin_table2[(int)((hEncoder->theta_re * 0.3183f + 0.5f) * 5000.0f)];
 80104f2:	687b      	ldr	r3, [r7, #4]
 80104f4:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 80104f8:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8010588 <Encoder_Refresh+0x438>
 80104fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010500:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8010504:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010508:	ed9f 7a20 	vldr	s14, [pc, #128]	; 801058c <Encoder_Refresh+0x43c>
 801050c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010510:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010514:	ee17 3a90 	vmov	r3, s15
 8010518:	4a1d      	ldr	r2, [pc, #116]	; (8010590 <Encoder_Refresh+0x440>)
 801051a:	009b      	lsls	r3, r3, #2
 801051c:	4413      	add	r3, r2
 801051e:	681a      	ldr	r2, [r3, #0]
 8010520:	687b      	ldr	r3, [r7, #4]
 8010522:	639a      	str	r2, [r3, #56]	; 0x38
	hEncoder->sin_theta_re = sin_table2[(int)(hEncoder->theta_re * 1591.54943f)];
 8010524:	687b      	ldr	r3, [r7, #4]
 8010526:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 801052a:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8010594 <Encoder_Refresh+0x444>
 801052e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8010532:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010536:	ee17 3a90 	vmov	r3, s15
 801053a:	4a15      	ldr	r2, [pc, #84]	; (8010590 <Encoder_Refresh+0x440>)
 801053c:	009b      	lsls	r3, r3, #2
 801053e:	4413      	add	r3, r2
 8010540:	681a      	ldr	r2, [r3, #0]
 8010542:	687b      	ldr	r3, [r7, #4]
 8010544:	63da      	str	r2, [r3, #60]	; 0x3c


	return 0;
 8010546:	2300      	movs	r3, #0

}
 8010548:	4618      	mov	r0, r3
 801054a:	3708      	adds	r7, #8
 801054c:	46bd      	mov	sp, r7
 801054e:	bdb0      	pop	{r4, r5, r7, pc}
 8010550:	54442d18 	.word	0x54442d18
 8010554:	400921fb 	.word	0x400921fb
 8010558:	54442d18 	.word	0x54442d18
 801055c:	401921fb 	.word	0x401921fb
 8010560:	aa57066e 	.word	0xaa57066e
 8010564:	3fe859a4 	.word	0x3fe859a4
 8010568:	56a3e648 	.word	0x56a3e648
 801056c:	3fce996d 	.word	0x3fce996d
 8010570:	200000cc 	.word	0x200000cc
 8010574:	200000c6 	.word	0x200000c6
 8010578:	46800000 	.word	0x46800000
 801057c:	40280000 	.word	0x40280000
 8010580:	40c90fdb 	.word	0x40c90fdb
 8010584:	200000d0 	.word	0x200000d0
 8010588:	3ea2f838 	.word	0x3ea2f838
 801058c:	459c4000 	.word	0x459c4000
 8010590:	080131c0 	.word	0x080131c0
 8010594:	44c6f195 	.word	0x44c6f195

08010598 <Flash_clear>:
extern char _backup_flash_start;


// Flashsectoe1
HAL_StatusTypeDef Flash_clear()
{
 8010598:	b580      	push	{r7, lr}
 801059a:	b088      	sub	sp, #32
 801059c:	af00      	add	r7, sp, #0
    HAL_FLASH_Unlock();
 801059e:	f7fa fabf 	bl	800ab20 <HAL_FLASH_Unlock>

    FLASH_EraseInitTypeDef EraseInitStruct;
    EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 80105a2:	2300      	movs	r3, #0
 80105a4:	60bb      	str	r3, [r7, #8]
    EraseInitStruct.Sector = BACKUP_FLASH_SECTOR_NUM;
 80105a6:	2301      	movs	r3, #1
 80105a8:	613b      	str	r3, [r7, #16]
    EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 80105aa:	2302      	movs	r3, #2
 80105ac:	61bb      	str	r3, [r7, #24]
    EraseInitStruct.NbSectors = 1;
 80105ae:	2301      	movs	r3, #1
 80105b0:	617b      	str	r3, [r7, #20]

    // Erasesectorerror_sector
    // Erase0xFFFFFFFF
    uint32_t error_sector;
    HAL_StatusTypeDef result = HAL_FLASHEx_Erase(&EraseInitStruct, &error_sector);
 80105b2:	1d3a      	adds	r2, r7, #4
 80105b4:	f107 0308 	add.w	r3, r7, #8
 80105b8:	4611      	mov	r1, r2
 80105ba:	4618      	mov	r0, r3
 80105bc:	f7fa fc1e 	bl	800adfc <HAL_FLASHEx_Erase>
 80105c0:	4603      	mov	r3, r0
 80105c2:	77fb      	strb	r3, [r7, #31]

    HAL_FLASH_Lock();
 80105c4:	f7fa face 	bl	800ab64 <HAL_FLASH_Lock>

    return result == HAL_OK && error_sector == 0xFFFFFFFF;
 80105c8:	7ffb      	ldrb	r3, [r7, #31]
 80105ca:	2b00      	cmp	r3, #0
 80105cc:	d105      	bne.n	80105da <Flash_clear+0x42>
 80105ce:	687b      	ldr	r3, [r7, #4]
 80105d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80105d4:	d101      	bne.n	80105da <Flash_clear+0x42>
 80105d6:	2301      	movs	r3, #1
 80105d8:	e000      	b.n	80105dc <Flash_clear+0x44>
 80105da:	2300      	movs	r3, #0
 80105dc:	b2db      	uxtb	r3, r3
}
 80105de:	4618      	mov	r0, r3
 80105e0:	3720      	adds	r7, #32
 80105e2:	46bd      	mov	sp, r7
 80105e4:	bd80      	pop	{r7, pc}
	...

080105e8 <Flash_load>:

// Flashsector1work_ram
// work_ram
uint8_t* Flash_load()
{
 80105e8:	b580      	push	{r7, lr}
 80105ea:	af00      	add	r7, sp, #0
    memcpy(work_ram, &_backup_flash_start, BACKUP_FLASH_SECTOR_SIZE);
 80105ec:	4a05      	ldr	r2, [pc, #20]	; (8010604 <Flash_load+0x1c>)
 80105ee:	4b06      	ldr	r3, [pc, #24]	; (8010608 <Flash_load+0x20>)
 80105f0:	4610      	mov	r0, r2
 80105f2:	4619      	mov	r1, r3
 80105f4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80105f8:	461a      	mov	r2, r3
 80105fa:	f001 fc63 	bl	8011ec4 <memcpy>
    return work_ram;
 80105fe:	4b01      	ldr	r3, [pc, #4]	; (8010604 <Flash_load+0x1c>)
}
 8010600:	4618      	mov	r0, r3
 8010602:	bd80      	pop	{r7, pc}
 8010604:	200000d4 	.word	0x200000d4
 8010608:	08004000 	.word	0x08004000

0801060c <Flash_store>:

// Flashsector1work_ram
HAL_StatusTypeDef Flash_store()
{
 801060c:	b590      	push	{r4, r7, lr}
 801060e:	b085      	sub	sp, #20
 8010610:	af00      	add	r7, sp, #0
    // Flashclear
    if (!Flash_clear()) return HAL_ERROR;
 8010612:	f7ff ffc1 	bl	8010598 <Flash_clear>
 8010616:	4603      	mov	r3, r0
 8010618:	2b00      	cmp	r3, #0
 801061a:	d101      	bne.n	8010620 <Flash_store+0x14>
 801061c:	2301      	movs	r3, #1
 801061e:	e02f      	b.n	8010680 <Flash_store+0x74>

    uint32_t *p_work_ram = (uint32_t*)work_ram;
 8010620:	4b19      	ldr	r3, [pc, #100]	; (8010688 <Flash_store+0x7c>)
 8010622:	607b      	str	r3, [r7, #4]

    HAL_FLASH_Unlock();
 8010624:	f7fa fa7c 	bl	800ab20 <HAL_FLASH_Unlock>

    // work_ram4
    HAL_StatusTypeDef result;
    const size_t write_cnt = BACKUP_FLASH_SECTOR_SIZE / sizeof(uint32_t);
 8010628:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 801062c:	603b      	str	r3, [r7, #0]

    for (size_t i=0; i<write_cnt; i++)
 801062e:	2300      	movs	r3, #0
 8010630:	60bb      	str	r3, [r7, #8]
 8010632:	e017      	b.n	8010664 <Flash_store+0x58>
    {
        result = HAL_FLASH_Program(
                    FLASH_TYPEPROGRAM_WORD,
                    (uint32_t)(&_backup_flash_start) + sizeof(uint32_t) * i,
 8010634:	68bb      	ldr	r3, [r7, #8]
 8010636:	009b      	lsls	r3, r3, #2
 8010638:	4a14      	ldr	r2, [pc, #80]	; (801068c <Flash_store+0x80>)
        result = HAL_FLASH_Program(
 801063a:	1899      	adds	r1, r3, r2
                    p_work_ram[i]
 801063c:	68bb      	ldr	r3, [r7, #8]
 801063e:	009b      	lsls	r3, r3, #2
 8010640:	687a      	ldr	r2, [r7, #4]
 8010642:	4413      	add	r3, r2
 8010644:	681b      	ldr	r3, [r3, #0]
        result = HAL_FLASH_Program(
 8010646:	f04f 0400 	mov.w	r4, #0
 801064a:	461a      	mov	r2, r3
 801064c:	4623      	mov	r3, r4
 801064e:	2002      	movs	r0, #2
 8010650:	f7fa fa12 	bl	800aa78 <HAL_FLASH_Program>
 8010654:	4603      	mov	r3, r0
 8010656:	73fb      	strb	r3, [r7, #15]
                );
        if (result != HAL_OK) break;
 8010658:	7bfb      	ldrb	r3, [r7, #15]
 801065a:	2b00      	cmp	r3, #0
 801065c:	d107      	bne.n	801066e <Flash_store+0x62>
    for (size_t i=0; i<write_cnt; i++)
 801065e:	68bb      	ldr	r3, [r7, #8]
 8010660:	3301      	adds	r3, #1
 8010662:	60bb      	str	r3, [r7, #8]
 8010664:	68ba      	ldr	r2, [r7, #8]
 8010666:	683b      	ldr	r3, [r7, #0]
 8010668:	429a      	cmp	r2, r3
 801066a:	d3e3      	bcc.n	8010634 <Flash_store+0x28>
 801066c:	e000      	b.n	8010670 <Flash_store+0x64>
        if (result != HAL_OK) break;
 801066e:	bf00      	nop
    }

    HAL_FLASH_Lock();
 8010670:	f7fa fa78 	bl	800ab64 <HAL_FLASH_Lock>

    return result == HAL_OK;
 8010674:	7bfb      	ldrb	r3, [r7, #15]
 8010676:	2b00      	cmp	r3, #0
 8010678:	bf0c      	ite	eq
 801067a:	2301      	moveq	r3, #1
 801067c:	2300      	movne	r3, #0
 801067e:	b2db      	uxtb	r3, r3
}
 8010680:	4618      	mov	r0, r3
 8010682:	3714      	adds	r7, #20
 8010684:	46bd      	mov	sp, r7
 8010686:	bd90      	pop	{r4, r7, pc}
 8010688:	200000d4 	.word	0x200000d4
 801068c:	08004000 	.word	0x08004000

08010690 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8010690:	b580      	push	{r7, lr}
 8010692:	b08a      	sub	sp, #40	; 0x28
 8010694:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010696:	f107 0314 	add.w	r3, r7, #20
 801069a:	2200      	movs	r2, #0
 801069c:	601a      	str	r2, [r3, #0]
 801069e:	605a      	str	r2, [r3, #4]
 80106a0:	609a      	str	r2, [r3, #8]
 80106a2:	60da      	str	r2, [r3, #12]
 80106a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80106a6:	2300      	movs	r3, #0
 80106a8:	613b      	str	r3, [r7, #16]
 80106aa:	4b45      	ldr	r3, [pc, #276]	; (80107c0 <MX_GPIO_Init+0x130>)
 80106ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80106ae:	4a44      	ldr	r2, [pc, #272]	; (80107c0 <MX_GPIO_Init+0x130>)
 80106b0:	f043 0304 	orr.w	r3, r3, #4
 80106b4:	6313      	str	r3, [r2, #48]	; 0x30
 80106b6:	4b42      	ldr	r3, [pc, #264]	; (80107c0 <MX_GPIO_Init+0x130>)
 80106b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80106ba:	f003 0304 	and.w	r3, r3, #4
 80106be:	613b      	str	r3, [r7, #16]
 80106c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80106c2:	2300      	movs	r3, #0
 80106c4:	60fb      	str	r3, [r7, #12]
 80106c6:	4b3e      	ldr	r3, [pc, #248]	; (80107c0 <MX_GPIO_Init+0x130>)
 80106c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80106ca:	4a3d      	ldr	r2, [pc, #244]	; (80107c0 <MX_GPIO_Init+0x130>)
 80106cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80106d0:	6313      	str	r3, [r2, #48]	; 0x30
 80106d2:	4b3b      	ldr	r3, [pc, #236]	; (80107c0 <MX_GPIO_Init+0x130>)
 80106d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80106d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80106da:	60fb      	str	r3, [r7, #12]
 80106dc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80106de:	2300      	movs	r3, #0
 80106e0:	60bb      	str	r3, [r7, #8]
 80106e2:	4b37      	ldr	r3, [pc, #220]	; (80107c0 <MX_GPIO_Init+0x130>)
 80106e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80106e6:	4a36      	ldr	r2, [pc, #216]	; (80107c0 <MX_GPIO_Init+0x130>)
 80106e8:	f043 0301 	orr.w	r3, r3, #1
 80106ec:	6313      	str	r3, [r2, #48]	; 0x30
 80106ee:	4b34      	ldr	r3, [pc, #208]	; (80107c0 <MX_GPIO_Init+0x130>)
 80106f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80106f2:	f003 0301 	and.w	r3, r3, #1
 80106f6:	60bb      	str	r3, [r7, #8]
 80106f8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80106fa:	2300      	movs	r3, #0
 80106fc:	607b      	str	r3, [r7, #4]
 80106fe:	4b30      	ldr	r3, [pc, #192]	; (80107c0 <MX_GPIO_Init+0x130>)
 8010700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010702:	4a2f      	ldr	r2, [pc, #188]	; (80107c0 <MX_GPIO_Init+0x130>)
 8010704:	f043 0302 	orr.w	r3, r3, #2
 8010708:	6313      	str	r3, [r2, #48]	; 0x30
 801070a:	4b2d      	ldr	r3, [pc, #180]	; (80107c0 <MX_GPIO_Init+0x130>)
 801070c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801070e:	f003 0302 	and.w	r3, r3, #2
 8010712:	607b      	str	r3, [r7, #4]
 8010714:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|DB1_Pin|OP_CAL_Pin|GATE_EN_Pin 
 8010716:	2200      	movs	r2, #0
 8010718:	f248 6160 	movw	r1, #34400	; 0x8660
 801071c:	4829      	ldr	r0, [pc, #164]	; (80107c4 <MX_GPIO_Init+0x134>)
 801071e:	f7fa fe39 	bl	800b394 <HAL_GPIO_WritePin>
                          |SPI3_NSS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_NSS_Pin|DB2_Pin|DB0_Pin, GPIO_PIN_RESET);
 8010722:	2200      	movs	r2, #0
 8010724:	f241 0150 	movw	r1, #4176	; 0x1050
 8010728:	4827      	ldr	r0, [pc, #156]	; (80107c8 <MX_GPIO_Init+0x138>)
 801072a:	f7fa fe33 	bl	800b394 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 801072e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8010732:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8010734:	4b25      	ldr	r3, [pc, #148]	; (80107cc <MX_GPIO_Init+0x13c>)
 8010736:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010738:	2300      	movs	r3, #0
 801073a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 801073c:	f107 0314 	add.w	r3, r7, #20
 8010740:	4619      	mov	r1, r3
 8010742:	4823      	ldr	r0, [pc, #140]	; (80107d0 <MX_GPIO_Init+0x140>)
 8010744:	f7fa fc7c 	bl	800b040 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin 
                           PAPin */
  GPIO_InitStruct.Pin = LD2_Pin|DB1_Pin|OP_CAL_Pin|GATE_EN_Pin 
 8010748:	f248 6360 	movw	r3, #34400	; 0x8660
 801074c:	617b      	str	r3, [r7, #20]
                          |SPI3_NSS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 801074e:	2301      	movs	r3, #1
 8010750:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010752:	2300      	movs	r3, #0
 8010754:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010756:	2300      	movs	r3, #0
 8010758:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801075a:	f107 0314 	add.w	r3, r7, #20
 801075e:	4619      	mov	r1, r3
 8010760:	4818      	ldr	r0, [pc, #96]	; (80107c4 <MX_GPIO_Init+0x134>)
 8010762:	f7fa fc6d 	bl	800b040 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = SPI2_NSS_Pin|DB2_Pin|DB0_Pin;
 8010766:	f241 0350 	movw	r3, #4176	; 0x1050
 801076a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 801076c:	2301      	movs	r3, #1
 801076e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010770:	2300      	movs	r3, #0
 8010772:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8010774:	2300      	movs	r3, #0
 8010776:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8010778:	f107 0314 	add.w	r3, r7, #20
 801077c:	4619      	mov	r1, r3
 801077e:	4812      	ldr	r0, [pc, #72]	; (80107c8 <MX_GPIO_Init+0x138>)
 8010780:	f7fa fc5e 	bl	800b040 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = CH_b0_Pin|CH_b1_Pin|CH_b2_Pin;
 8010784:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8010788:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 801078a:	2300      	movs	r3, #0
 801078c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 801078e:	2301      	movs	r3, #1
 8010790:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8010792:	f107 0314 	add.w	r3, r7, #20
 8010796:	4619      	mov	r1, r3
 8010798:	480b      	ldr	r0, [pc, #44]	; (80107c8 <MX_GPIO_Init+0x138>)
 801079a:	f7fa fc51 	bl	800b040 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BR_FLT_Pin;
 801079e:	f44f 7380 	mov.w	r3, #256	; 0x100
 80107a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80107a4:	2300      	movs	r3, #0
 80107a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80107a8:	2300      	movs	r3, #0
 80107aa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BR_FLT_GPIO_Port, &GPIO_InitStruct);
 80107ac:	f107 0314 	add.w	r3, r7, #20
 80107b0:	4619      	mov	r1, r3
 80107b2:	4804      	ldr	r0, [pc, #16]	; (80107c4 <MX_GPIO_Init+0x134>)
 80107b4:	f7fa fc44 	bl	800b040 <HAL_GPIO_Init>

}
 80107b8:	bf00      	nop
 80107ba:	3728      	adds	r7, #40	; 0x28
 80107bc:	46bd      	mov	sp, r7
 80107be:	bd80      	pop	{r7, pc}
 80107c0:	40023800 	.word	0x40023800
 80107c4:	40020000 	.word	0x40020000
 80107c8:	40020400 	.word	0x40020400
 80107cc:	10210000 	.word	0x10210000
 80107d0:	40020800 	.word	0x40020800

080107d4 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80107d4:	b480      	push	{r7}
 80107d6:	b083      	sub	sp, #12
 80107d8:	af00      	add	r7, sp, #0
 80107da:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80107dc:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80107e0:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80107e4:	f003 0301 	and.w	r3, r3, #1
 80107e8:	2b00      	cmp	r3, #0
 80107ea:	d013      	beq.n	8010814 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80107ec:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80107f0:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80107f4:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80107f8:	2b00      	cmp	r3, #0
 80107fa:	d00b      	beq.n	8010814 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80107fc:	e000      	b.n	8010800 <ITM_SendChar+0x2c>
    {
      __NOP();
 80107fe:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8010800:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8010804:	681b      	ldr	r3, [r3, #0]
 8010806:	2b00      	cmp	r3, #0
 8010808:	d0f9      	beq.n	80107fe <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 801080a:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 801080e:	687a      	ldr	r2, [r7, #4]
 8010810:	b2d2      	uxtb	r2, r2
 8010812:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8010814:	687b      	ldr	r3, [r7, #4]
}
 8010816:	4618      	mov	r0, r3
 8010818:	370c      	adds	r7, #12
 801081a:	46bd      	mov	sp, r7
 801081c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010820:	4770      	bx	lr

08010822 <_write>:
#endif



int _write(int file, char *ptr, int len)
{
 8010822:	b580      	push	{r7, lr}
 8010824:	b086      	sub	sp, #24
 8010826:	af00      	add	r7, sp, #0
 8010828:	60f8      	str	r0, [r7, #12]
 801082a:	60b9      	str	r1, [r7, #8]
 801082c:	607a      	str	r2, [r7, #4]
  int DataIdx;
  for(DataIdx=0; DataIdx<len; DataIdx++)
 801082e:	2300      	movs	r3, #0
 8010830:	617b      	str	r3, [r7, #20]
 8010832:	e009      	b.n	8010848 <_write+0x26>
  {
    ITM_SendChar(*ptr++);
 8010834:	68bb      	ldr	r3, [r7, #8]
 8010836:	1c5a      	adds	r2, r3, #1
 8010838:	60ba      	str	r2, [r7, #8]
 801083a:	781b      	ldrb	r3, [r3, #0]
 801083c:	4618      	mov	r0, r3
 801083e:	f7ff ffc9 	bl	80107d4 <ITM_SendChar>
  for(DataIdx=0; DataIdx<len; DataIdx++)
 8010842:	697b      	ldr	r3, [r7, #20]
 8010844:	3301      	adds	r3, #1
 8010846:	617b      	str	r3, [r7, #20]
 8010848:	697a      	ldr	r2, [r7, #20]
 801084a:	687b      	ldr	r3, [r7, #4]
 801084c:	429a      	cmp	r2, r3
 801084e:	dbf1      	blt.n	8010834 <_write+0x12>
  }
  return len;
 8010850:	687b      	ldr	r3, [r7, #4]
}
 8010852:	4618      	mov	r0, r3
 8010854:	3718      	adds	r7, #24
 8010856:	46bd      	mov	sp, r7
 8010858:	bd80      	pop	{r7, pc}
	...

0801085c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 801085c:	b580      	push	{r7, lr}
 801085e:	b082      	sub	sp, #8
 8010860:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */


	int count = 0;
 8010862:	2300      	movs	r3, #0
 8010864:	607b      	str	r3, [r7, #4]
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8010866:	f7f8 fa61 	bl	8008d2c <HAL_Init>


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 801086a:	f000 f967 	bl	8010b3c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 801086e:	f7ff ff0f 	bl	8010690 <MX_GPIO_Init>
  MX_DMA_Init();
 8010872:	f7ff fa71 	bl	800fd58 <MX_DMA_Init>
  MX_ADC1_Init();
 8010876:	f7fe fe73 	bl	800f560 <MX_ADC1_Init>
  MX_ADC2_Init();
 801087a:	f7fe fec3 	bl	800f604 <MX_ADC2_Init>
  MX_ADC3_Init();
 801087e:	f7fe ff13 	bl	800f6a8 <MX_ADC3_Init>
  MX_CAN1_Init();
 8010882:	f7ff f8c1 	bl	800fa08 <MX_CAN1_Init>
  MX_SPI2_Init();
 8010886:	f000 fe59 	bl	801153c <MX_SPI2_Init>
  MX_SPI3_Init();
 801088a:	f000 fe8f 	bl	80115ac <MX_SPI3_Init>
  MX_TIM8_Init();
 801088e:	f001 f8f1 	bl	8011a74 <MX_TIM8_Init>
  MX_USART2_UART_Init();
 8010892:	f001 fa49 	bl	8011d28 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  DRV_Init();
 8010896:	f7fe fdcb 	bl	800f430 <DRV_Init>



  //UartPrintf(&huart2, "Hello world\n");

  printf("Hello\n");
 801089a:	4898      	ldr	r0, [pc, #608]	; (8010afc <main+0x2a0>)
 801089c:	f001 fb9a 	bl	8011fd4 <puts>



  // Gate Enable
  HAL_GPIO_WritePin(GATE_EN_GPIO_Port, GATE_EN_Pin, GPIO_PIN_SET);
 80108a0:	2201      	movs	r2, #1
 80108a2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80108a6:	4896      	ldr	r0, [pc, #600]	; (8010b00 <main+0x2a4>)
 80108a8:	f7fa fd74 	bl	800b394 <HAL_GPIO_WritePin>


  printf("Hello SPI Gate Driver\n");
 80108ac:	4895      	ldr	r0, [pc, #596]	; (8010b04 <main+0x2a8>)
 80108ae:	f001 fb91 	bl	8011fd4 <puts>


  DRV_ReadData(&drv8323, ADDR_OCP_Control);
 80108b2:	2105      	movs	r1, #5
 80108b4:	4894      	ldr	r0, [pc, #592]	; (8010b08 <main+0x2ac>)
 80108b6:	f7fe fe10 	bl	800f4da <DRV_ReadData>

  drv8323.Reg.OCP_Control.DEAD_TIME = 0b01; // Dead Time : 100ns
 80108ba:	4a93      	ldr	r2, [pc, #588]	; (8010b08 <main+0x2ac>)
 80108bc:	7d53      	ldrb	r3, [r2, #21]
 80108be:	2101      	movs	r1, #1
 80108c0:	f361 0301 	bfi	r3, r1, #0, #2
 80108c4:	7553      	strb	r3, [r2, #21]
  drv8323.Reg.OCP_Control.OCP_MODE = 0b00; // Overcurrentcausesa latchedfault
 80108c6:	4a90      	ldr	r2, [pc, #576]	; (8010b08 <main+0x2ac>)
 80108c8:	7d13      	ldrb	r3, [r2, #20]
 80108ca:	f36f 1387 	bfc	r3, #6, #2
 80108ce:	7513      	strb	r3, [r2, #20]
  drv8323.Reg.OCP_Control.OCP_DEG = 0b11; // Deglitch Time of 8us
 80108d0:	4a8d      	ldr	r2, [pc, #564]	; (8010b08 <main+0x2ac>)
 80108d2:	7d13      	ldrb	r3, [r2, #20]
 80108d4:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80108d8:	7513      	strb	r3, [r2, #20]
  drv8323.Reg.OCP_Control.VDS_LVL = 0b0100; // VDS = 0.31V -> ID = 31A
 80108da:	4a8b      	ldr	r2, [pc, #556]	; (8010b08 <main+0x2ac>)
 80108dc:	7d13      	ldrb	r3, [r2, #20]
 80108de:	2104      	movs	r1, #4
 80108e0:	f361 0303 	bfi	r3, r1, #0, #4
 80108e4:	7513      	strb	r3, [r2, #20]

  DRV_WriteData(&drv8323, ADDR_OCP_Control);
 80108e6:	2105      	movs	r1, #5
 80108e8:	4887      	ldr	r0, [pc, #540]	; (8010b08 <main+0x2ac>)
 80108ea:	f7fe fdb9 	bl	800f460 <DRV_WriteData>


  DRV_ReadData(&drv8323, ADDR_CSA_Control);
 80108ee:	2106      	movs	r1, #6
 80108f0:	4885      	ldr	r0, [pc, #532]	; (8010b08 <main+0x2ac>)
 80108f2:	f7fe fdf2 	bl	800f4da <DRV_ReadData>

  drv8323.Reg.CSA_Control.SEN_LVL = 0b01; // Vsense = 0.5V -> 50A
 80108f6:	4a84      	ldr	r2, [pc, #528]	; (8010b08 <main+0x2ac>)
 80108f8:	7e13      	ldrb	r3, [r2, #24]
 80108fa:	2101      	movs	r1, #1
 80108fc:	f361 0301 	bfi	r3, r1, #0, #2
 8010900:	7613      	strb	r3, [r2, #24]

  DRV_WriteData(&drv8323, ADDR_CSA_Control);
 8010902:	2106      	movs	r1, #6
 8010904:	4880      	ldr	r0, [pc, #512]	; (8010b08 <main+0x2ac>)
 8010906:	f7fe fdab 	bl	800f460 <DRV_WriteData>


  PRINT_HEX(drv8323.Reg.FaultStatus1.word);
 801090a:	4b7f      	ldr	r3, [pc, #508]	; (8010b08 <main+0x2ac>)
 801090c:	881b      	ldrh	r3, [r3, #0]
 801090e:	4619      	mov	r1, r3
 8010910:	487e      	ldr	r0, [pc, #504]	; (8010b0c <main+0x2b0>)
 8010912:	f001 faeb 	bl	8011eec <iprintf>
  PRINT_HEX(drv8323.Reg.FaultStatus2.word);
 8010916:	4b7c      	ldr	r3, [pc, #496]	; (8010b08 <main+0x2ac>)
 8010918:	889b      	ldrh	r3, [r3, #4]
 801091a:	4619      	mov	r1, r3
 801091c:	487c      	ldr	r0, [pc, #496]	; (8010b10 <main+0x2b4>)
 801091e:	f001 fae5 	bl	8011eec <iprintf>
  PRINT_HEX(drv8323.Reg.DriverControl.word);
 8010922:	4b79      	ldr	r3, [pc, #484]	; (8010b08 <main+0x2ac>)
 8010924:	891b      	ldrh	r3, [r3, #8]
 8010926:	4619      	mov	r1, r3
 8010928:	487a      	ldr	r0, [pc, #488]	; (8010b14 <main+0x2b8>)
 801092a:	f001 fadf 	bl	8011eec <iprintf>
  PRINT_HEX(drv8323.Reg.GateDrive_HS.word);
 801092e:	4b76      	ldr	r3, [pc, #472]	; (8010b08 <main+0x2ac>)
 8010930:	899b      	ldrh	r3, [r3, #12]
 8010932:	4619      	mov	r1, r3
 8010934:	4878      	ldr	r0, [pc, #480]	; (8010b18 <main+0x2bc>)
 8010936:	f001 fad9 	bl	8011eec <iprintf>
  PRINT_HEX(drv8323.Reg.GateDrive_LS.word);
 801093a:	4b73      	ldr	r3, [pc, #460]	; (8010b08 <main+0x2ac>)
 801093c:	8a1b      	ldrh	r3, [r3, #16]
 801093e:	4619      	mov	r1, r3
 8010940:	4876      	ldr	r0, [pc, #472]	; (8010b1c <main+0x2c0>)
 8010942:	f001 fad3 	bl	8011eec <iprintf>
  PRINT_HEX(drv8323.Reg.OCP_Control.word);
 8010946:	4b70      	ldr	r3, [pc, #448]	; (8010b08 <main+0x2ac>)
 8010948:	8a9b      	ldrh	r3, [r3, #20]
 801094a:	4619      	mov	r1, r3
 801094c:	4874      	ldr	r0, [pc, #464]	; (8010b20 <main+0x2c4>)
 801094e:	f001 facd 	bl	8011eec <iprintf>
  PRINT_HEX(drv8323.Reg.CSA_Control.word);
 8010952:	4b6d      	ldr	r3, [pc, #436]	; (8010b08 <main+0x2ac>)
 8010954:	8b1b      	ldrh	r3, [r3, #24]
 8010956:	4619      	mov	r1, r3
 8010958:	4872      	ldr	r0, [pc, #456]	; (8010b24 <main+0x2c8>)
 801095a:	f001 fac7 	bl	8011eec <iprintf>


  // Current Sensing Auto Offset Calibration
  HAL_GPIO_WritePin(OP_CAL_GPIO_Port, OP_CAL_Pin, GPIO_PIN_SET);
 801095e:	2201      	movs	r2, #1
 8010960:	f44f 7100 	mov.w	r1, #512	; 0x200
 8010964:	4866      	ldr	r0, [pc, #408]	; (8010b00 <main+0x2a4>)
 8010966:	f7fa fd15 	bl	800b394 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 801096a:	200a      	movs	r0, #10
 801096c:	f7f8 fa50 	bl	8008e10 <HAL_Delay>
  HAL_GPIO_WritePin(OP_CAL_GPIO_Port, OP_CAL_Pin, GPIO_PIN_RESET);
 8010970:	2200      	movs	r2, #0
 8010972:	f44f 7100 	mov.w	r1, #512	; 0x200
 8010976:	4862      	ldr	r0, [pc, #392]	; (8010b00 <main+0x2a4>)
 8010978:	f7fa fd0c 	bl	800b394 <HAL_GPIO_WritePin>


  /******** DEBUG ********/


  DRV_ReadData(&drv8323, ADDR_CSA_Control);
 801097c:	2106      	movs	r1, #6
 801097e:	4862      	ldr	r0, [pc, #392]	; (8010b08 <main+0x2ac>)
 8010980:	f7fe fdab 	bl	800f4da <DRV_ReadData>
  PRINT_HEX(drv8323.Reg.CSA_Control.word);
 8010984:	4b60      	ldr	r3, [pc, #384]	; (8010b08 <main+0x2ac>)
 8010986:	8b1b      	ldrh	r3, [r3, #24]
 8010988:	4619      	mov	r1, r3
 801098a:	4866      	ldr	r0, [pc, #408]	; (8010b24 <main+0x2c8>)
 801098c:	f001 faae 	bl	8011eec <iprintf>

  HAL_GPIO_WritePin(DB1_GPIO_Port, DB1_Pin, GPIO_PIN_RESET);
 8010990:	2200      	movs	r2, #0
 8010992:	2140      	movs	r1, #64	; 0x40
 8010994:	485a      	ldr	r0, [pc, #360]	; (8010b00 <main+0x2a4>)
 8010996:	f7fa fcfd 	bl	800b394 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(DB2_GPIO_Port, DB2_Pin, GPIO_PIN_RESET);
 801099a:	2200      	movs	r2, #0
 801099c:	2110      	movs	r1, #16
 801099e:	4862      	ldr	r0, [pc, #392]	; (8010b28 <main+0x2cc>)
 80109a0:	f7fa fcf8 	bl	800b394 <HAL_GPIO_WritePin>


  p_ch = getChannel();
 80109a4:	f7ff f90e 	bl	800fbc4 <getChannel>
 80109a8:	4603      	mov	r3, r0
 80109aa:	70fb      	strb	r3, [r7, #3]


  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);		HAL_Delay(100);
 80109ac:	2201      	movs	r2, #1
 80109ae:	2120      	movs	r1, #32
 80109b0:	4853      	ldr	r0, [pc, #332]	; (8010b00 <main+0x2a4>)
 80109b2:	f7fa fcef 	bl	800b394 <HAL_GPIO_WritePin>
 80109b6:	2064      	movs	r0, #100	; 0x64
 80109b8:	f7f8 fa2a 	bl	8008e10 <HAL_Delay>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);	HAL_Delay(100);
 80109bc:	2200      	movs	r2, #0
 80109be:	2120      	movs	r1, #32
 80109c0:	484f      	ldr	r0, [pc, #316]	; (8010b00 <main+0x2a4>)
 80109c2:	f7fa fce7 	bl	800b394 <HAL_GPIO_WritePin>
 80109c6:	2064      	movs	r0, #100	; 0x64
 80109c8:	f7f8 fa22 	bl	8008e10 <HAL_Delay>

  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);		HAL_Delay(100);
 80109cc:	2201      	movs	r2, #1
 80109ce:	2120      	movs	r1, #32
 80109d0:	484b      	ldr	r0, [pc, #300]	; (8010b00 <main+0x2a4>)
 80109d2:	f7fa fcdf 	bl	800b394 <HAL_GPIO_WritePin>
 80109d6:	2064      	movs	r0, #100	; 0x64
 80109d8:	f7f8 fa1a 	bl	8008e10 <HAL_Delay>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);	HAL_Delay(100);
 80109dc:	2200      	movs	r2, #0
 80109de:	2120      	movs	r1, #32
 80109e0:	4847      	ldr	r0, [pc, #284]	; (8010b00 <main+0x2a4>)
 80109e2:	f7fa fcd7 	bl	800b394 <HAL_GPIO_WritePin>
 80109e6:	2064      	movs	r0, #100	; 0x64
 80109e8:	f7f8 fa12 	bl	8008e10 <HAL_Delay>

  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);		HAL_Delay(100);
 80109ec:	2201      	movs	r2, #1
 80109ee:	2120      	movs	r1, #32
 80109f0:	4843      	ldr	r0, [pc, #268]	; (8010b00 <main+0x2a4>)
 80109f2:	f7fa fccf 	bl	800b394 <HAL_GPIO_WritePin>
 80109f6:	2064      	movs	r0, #100	; 0x64
 80109f8:	f7f8 fa0a 	bl	8008e10 <HAL_Delay>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);	HAL_Delay(100);
 80109fc:	2200      	movs	r2, #0
 80109fe:	2120      	movs	r1, #32
 8010a00:	483f      	ldr	r0, [pc, #252]	; (8010b00 <main+0x2a4>)
 8010a02:	f7fa fcc7 	bl	800b394 <HAL_GPIO_WritePin>
 8010a06:	2064      	movs	r0, #100	; 0x64
 8010a08:	f7f8 fa02 	bl	8008e10 <HAL_Delay>

  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);		HAL_Delay(100);
 8010a0c:	2201      	movs	r2, #1
 8010a0e:	2120      	movs	r1, #32
 8010a10:	483b      	ldr	r0, [pc, #236]	; (8010b00 <main+0x2a4>)
 8010a12:	f7fa fcbf 	bl	800b394 <HAL_GPIO_WritePin>
 8010a16:	2064      	movs	r0, #100	; 0x64
 8010a18:	f7f8 f9fa 	bl	8008e10 <HAL_Delay>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);	HAL_Delay(100);
 8010a1c:	2200      	movs	r2, #0
 8010a1e:	2120      	movs	r1, #32
 8010a20:	4837      	ldr	r0, [pc, #220]	; (8010b00 <main+0x2a4>)
 8010a22:	f7fa fcb7 	bl	800b394 <HAL_GPIO_WritePin>
 8010a26:	2064      	movs	r0, #100	; 0x64
 8010a28:	f7f8 f9f2 	bl	8008e10 <HAL_Delay>

  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);		HAL_Delay(100);
 8010a2c:	2201      	movs	r2, #1
 8010a2e:	2120      	movs	r1, #32
 8010a30:	4833      	ldr	r0, [pc, #204]	; (8010b00 <main+0x2a4>)
 8010a32:	f7fa fcaf 	bl	800b394 <HAL_GPIO_WritePin>
 8010a36:	2064      	movs	r0, #100	; 0x64
 8010a38:	f7f8 f9ea 	bl	8008e10 <HAL_Delay>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);	HAL_Delay(100);
 8010a3c:	2200      	movs	r2, #0
 8010a3e:	2120      	movs	r1, #32
 8010a40:	482f      	ldr	r0, [pc, #188]	; (8010b00 <main+0x2a4>)
 8010a42:	f7fa fca7 	bl	800b394 <HAL_GPIO_WritePin>
 8010a46:	2064      	movs	r0, #100	; 0x64
 8010a48:	f7f8 f9e2 	bl	8008e10 <HAL_Delay>

  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);		HAL_Delay(100);
 8010a4c:	2201      	movs	r2, #1
 8010a4e:	2120      	movs	r1, #32
 8010a50:	482b      	ldr	r0, [pc, #172]	; (8010b00 <main+0x2a4>)
 8010a52:	f7fa fc9f 	bl	800b394 <HAL_GPIO_WritePin>
 8010a56:	2064      	movs	r0, #100	; 0x64
 8010a58:	f7f8 f9da 	bl	8008e10 <HAL_Delay>
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);	HAL_Delay(100);
 8010a5c:	2200      	movs	r2, #0
 8010a5e:	2120      	movs	r1, #32
 8010a60:	4827      	ldr	r0, [pc, #156]	; (8010b00 <main+0x2a4>)
 8010a62:	f7fa fc97 	bl	800b394 <HAL_GPIO_WritePin>
 8010a66:	2064      	movs	r0, #100	; 0x64
 8010a68:	f7f8 f9d2 	bl	8008e10 <HAL_Delay>


  ch = getChannel();
 8010a6c:	f7ff f8aa 	bl	800fbc4 <getChannel>
 8010a70:	4603      	mov	r3, r0
 8010a72:	70bb      	strb	r3, [r7, #2]




  CAN_Init();
 8010a74:	f7ff f858 	bl	800fb28 <CAN_Init>


  Encoder_Init();
 8010a78:	f7ff f99e 	bl	800fdb8 <Encoder_Init>


  HAL_Delay(100);
 8010a7c:	2064      	movs	r0, #100	; 0x64
 8010a7e:	f7f8 f9c7 	bl	8008e10 <HAL_Delay>

  CurrentSensor_Init();
 8010a82:	f7fe fa6b 	bl	800ef5c <CurrentSensor_Init>

  CurrentSensor_Start(&mainCS);
 8010a86:	4829      	ldr	r0, [pc, #164]	; (8010b2c <main+0x2d0>)
 8010a88:	f7fe faa0 	bl	800efcc <CurrentSensor_Start>

  PWM_Init();
 8010a8c:	f000 f94a 	bl	8010d24 <PWM_Init>

  ACR_Init();
 8010a90:	f7fd fce8 	bl	800e464 <ACR_Init>

  ASR_Init();
 8010a94:	f7fe f902 	bl	800ec9c <ASR_Init>

  APR_Init();
 8010a98:	f7fd ffc8 	bl	800ea2c <APR_Init>


  HAL_Delay(10);
 8010a9c:	200a      	movs	r0, #10
 8010a9e:	f7f8 f9b7 	bl	8008e10 <HAL_Delay>



  ACR_Start(&mainACR);
 8010aa2:	4823      	ldr	r0, [pc, #140]	; (8010b30 <main+0x2d4>)
 8010aa4:	f7fd fd18 	bl	800e4d8 <ACR_Start>

  DRV_ReadData(&drv8323, ADDR_FaultStatus1);
 8010aa8:	2100      	movs	r1, #0
 8010aaa:	4817      	ldr	r0, [pc, #92]	; (8010b08 <main+0x2ac>)
 8010aac:	f7fe fd15 	bl	800f4da <DRV_ReadData>
  PRINT_HEX(drv8323.Reg.FaultStatus1.word);
 8010ab0:	4b15      	ldr	r3, [pc, #84]	; (8010b08 <main+0x2ac>)
 8010ab2:	881b      	ldrh	r3, [r3, #0]
 8010ab4:	4619      	mov	r1, r3
 8010ab6:	4815      	ldr	r0, [pc, #84]	; (8010b0c <main+0x2b0>)
 8010ab8:	f001 fa18 	bl	8011eec <iprintf>

  setZeroEncoder((p_ch != ch)? 1: 0);
 8010abc:	78fa      	ldrb	r2, [r7, #3]
 8010abe:	78bb      	ldrb	r3, [r7, #2]
 8010ac0:	429a      	cmp	r2, r3
 8010ac2:	bf14      	ite	ne
 8010ac4:	2301      	movne	r3, #1
 8010ac6:	2300      	moveq	r3, #0
 8010ac8:	b2db      	uxtb	r3, r3
 8010aca:	4618      	mov	r0, r3
 8010acc:	f7ff f9bc 	bl	800fe48 <setZeroEncoder>



  ASR_Start(&mainASR);
 8010ad0:	4818      	ldr	r0, [pc, #96]	; (8010b34 <main+0x2d8>)
 8010ad2:	f7fe f91d 	bl	800ed10 <ASR_Start>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  if(HAL_GPIO_ReadPin(BR_FLT_GPIO_Port, BR_FLT_Pin) == GPIO_PIN_RESET)
 8010ad6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8010ada:	4809      	ldr	r0, [pc, #36]	; (8010b00 <main+0x2a4>)
 8010adc:	f7fa fc42 	bl	800b364 <HAL_GPIO_ReadPin>
 8010ae0:	4603      	mov	r3, r0
 8010ae2:	2b00      	cmp	r3, #0
 8010ae4:	d103      	bne.n	8010aee <main+0x292>
	  {
		  //HAL_NVIC_SystemReset();
		  DRV_ReadData(&drv8323, ADDR_OCP_Control);
 8010ae6:	2105      	movs	r1, #5
 8010ae8:	4807      	ldr	r0, [pc, #28]	; (8010b08 <main+0x2ac>)
 8010aea:	f7fe fcf6 	bl	800f4da <DRV_ReadData>

	  }



	  APR_Refresh(&mainAPR);
 8010aee:	4812      	ldr	r0, [pc, #72]	; (8010b38 <main+0x2dc>)
 8010af0:	f7fd fff6 	bl	800eae0 <APR_Refresh>

	  ASR_Refresh(&mainASR);
 8010af4:	480f      	ldr	r0, [pc, #60]	; (8010b34 <main+0x2d8>)
 8010af6:	f7fe f937 	bl	800ed68 <ASR_Refresh>
	  if(HAL_GPIO_ReadPin(BR_FLT_GPIO_Port, BR_FLT_Pin) == GPIO_PIN_RESET)
 8010afa:	e7ec      	b.n	8010ad6 <main+0x27a>
 8010afc:	08013048 	.word	0x08013048
 8010b00:	40020000 	.word	0x40020000
 8010b04:	08013050 	.word	0x08013050
 8010b08:	200042c4 	.word	0x200042c4
 8010b0c:	08013068 	.word	0x08013068
 8010b10:	08013090 	.word	0x08013090
 8010b14:	080130b8 	.word	0x080130b8
 8010b18:	080130e0 	.word	0x080130e0
 8010b1c:	08013108 	.word	0x08013108
 8010b20:	08013130 	.word	0x08013130
 8010b24:	08013158 	.word	0x08013158
 8010b28:	40020400 	.word	0x40020400
 8010b2c:	20004254 	.word	0x20004254
 8010b30:	20004150 	.word	0x20004150
 8010b34:	20004210 	.word	0x20004210
 8010b38:	200041bc 	.word	0x200041bc

08010b3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8010b3c:	b580      	push	{r7, lr}
 8010b3e:	b094      	sub	sp, #80	; 0x50
 8010b40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8010b42:	f107 031c 	add.w	r3, r7, #28
 8010b46:	2234      	movs	r2, #52	; 0x34
 8010b48:	2100      	movs	r1, #0
 8010b4a:	4618      	mov	r0, r3
 8010b4c:	f001 f9c5 	bl	8011eda <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8010b50:	f107 0308 	add.w	r3, r7, #8
 8010b54:	2200      	movs	r2, #0
 8010b56:	601a      	str	r2, [r3, #0]
 8010b58:	605a      	str	r2, [r3, #4]
 8010b5a:	609a      	str	r2, [r3, #8]
 8010b5c:	60da      	str	r2, [r3, #12]
 8010b5e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8010b60:	2300      	movs	r3, #0
 8010b62:	607b      	str	r3, [r7, #4]
 8010b64:	4b29      	ldr	r3, [pc, #164]	; (8010c0c <SystemClock_Config+0xd0>)
 8010b66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010b68:	4a28      	ldr	r2, [pc, #160]	; (8010c0c <SystemClock_Config+0xd0>)
 8010b6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8010b6e:	6413      	str	r3, [r2, #64]	; 0x40
 8010b70:	4b26      	ldr	r3, [pc, #152]	; (8010c0c <SystemClock_Config+0xd0>)
 8010b72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010b74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8010b78:	607b      	str	r3, [r7, #4]
 8010b7a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8010b7c:	2300      	movs	r3, #0
 8010b7e:	603b      	str	r3, [r7, #0]
 8010b80:	4b23      	ldr	r3, [pc, #140]	; (8010c10 <SystemClock_Config+0xd4>)
 8010b82:	681b      	ldr	r3, [r3, #0]
 8010b84:	4a22      	ldr	r2, [pc, #136]	; (8010c10 <SystemClock_Config+0xd4>)
 8010b86:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8010b8a:	6013      	str	r3, [r2, #0]
 8010b8c:	4b20      	ldr	r3, [pc, #128]	; (8010c10 <SystemClock_Config+0xd4>)
 8010b8e:	681b      	ldr	r3, [r3, #0]
 8010b90:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8010b94:	603b      	str	r3, [r7, #0]
 8010b96:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8010b98:	2302      	movs	r3, #2
 8010b9a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8010b9c:	2301      	movs	r3, #1
 8010b9e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8010ba0:	2310      	movs	r3, #16
 8010ba2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8010ba4:	2302      	movs	r3, #2
 8010ba6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8010ba8:	2300      	movs	r3, #0
 8010baa:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8010bac:	2310      	movs	r3, #16
 8010bae:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 320;
 8010bb0:	f44f 73a0 	mov.w	r3, #320	; 0x140
 8010bb4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8010bb6:	2302      	movs	r3, #2
 8010bb8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8010bba:	2302      	movs	r3, #2
 8010bbc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8010bbe:	2302      	movs	r3, #2
 8010bc0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8010bc2:	f107 031c 	add.w	r3, r7, #28
 8010bc6:	4618      	mov	r0, r3
 8010bc8:	f7fa feb4 	bl	800b934 <HAL_RCC_OscConfig>
 8010bcc:	4603      	mov	r3, r0
 8010bce:	2b00      	cmp	r3, #0
 8010bd0:	d001      	beq.n	8010bd6 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8010bd2:	f000 f89f 	bl	8010d14 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8010bd6:	230f      	movs	r3, #15
 8010bd8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8010bda:	2302      	movs	r3, #2
 8010bdc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8010bde:	2300      	movs	r3, #0
 8010be0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8010be2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8010be6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8010be8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010bec:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8010bee:	f107 0308 	add.w	r3, r7, #8
 8010bf2:	2105      	movs	r1, #5
 8010bf4:	4618      	mov	r0, r3
 8010bf6:	f7fa fbe7 	bl	800b3c8 <HAL_RCC_ClockConfig>
 8010bfa:	4603      	mov	r3, r0
 8010bfc:	2b00      	cmp	r3, #0
 8010bfe:	d001      	beq.n	8010c04 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8010c00:	f000 f888 	bl	8010d14 <Error_Handler>
  }
}
 8010c04:	bf00      	nop
 8010c06:	3750      	adds	r7, #80	; 0x50
 8010c08:	46bd      	mov	sp, r7
 8010c0a:	bd80      	pop	{r7, pc}
 8010c0c:	40023800 	.word	0x40023800
 8010c10:	40007000 	.word	0x40007000

08010c14 <HAL_TIM_PeriodElapsedCallback>:




void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef * htim)
{
 8010c14:	b580      	push	{r7, lr}
 8010c16:	b082      	sub	sp, #8
 8010c18:	af00      	add	r7, sp, #0
 8010c1a:	6078      	str	r0, [r7, #4]

	HAL_GPIO_WritePin(DB2_GPIO_Port, DB2_Pin, GPIO_PIN_SET);
 8010c1c:	2201      	movs	r2, #1
 8010c1e:	2110      	movs	r1, #16
 8010c20:	4820      	ldr	r0, [pc, #128]	; (8010ca4 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8010c22:	f7fa fbb7 	bl	800b394 <HAL_GPIO_WritePin>

	if(htim->Instance == TIM8 && !__HAL_TIM_IS_TIM_COUNTING_DOWN(htim))
 8010c26:	687b      	ldr	r3, [r7, #4]
 8010c28:	681b      	ldr	r3, [r3, #0]
 8010c2a:	4a1f      	ldr	r2, [pc, #124]	; (8010ca8 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8010c2c:	4293      	cmp	r3, r2
 8010c2e:	d130      	bne.n	8010c92 <HAL_TIM_PeriodElapsedCallback+0x7e>
 8010c30:	687b      	ldr	r3, [r7, #4]
 8010c32:	681b      	ldr	r3, [r3, #0]
 8010c34:	681b      	ldr	r3, [r3, #0]
 8010c36:	f003 0310 	and.w	r3, r3, #16
 8010c3a:	2b10      	cmp	r3, #16
 8010c3c:	d029      	beq.n	8010c92 <HAL_TIM_PeriodElapsedCallback+0x7e>
	{

		Encoder_Refresh(&mainEncoder);
 8010c3e:	481b      	ldr	r0, [pc, #108]	; (8010cac <HAL_TIM_PeriodElapsedCallback+0x98>)
 8010c40:	f7ff fa86 	bl	8010150 <Encoder_Refresh>

		CurrentSensor_Refresh(&mainCS, sector_SVM);
 8010c44:	4b1a      	ldr	r3, [pc, #104]	; (8010cb0 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8010c46:	681b      	ldr	r3, [r3, #0]
 8010c48:	b2db      	uxtb	r3, r3
 8010c4a:	4619      	mov	r1, r3
 8010c4c:	4819      	ldr	r0, [pc, #100]	; (8010cb4 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8010c4e:	f7fe f9e3 	bl	800f018 <CurrentSensor_Refresh>

		ACR_Refresh(&mainACR);
 8010c52:	4819      	ldr	r0, [pc, #100]	; (8010cb8 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8010c54:	f7fd fc50 	bl	800e4f8 <ACR_Refresh>

		ASR_prescaler(&mainASR);
 8010c58:	4818      	ldr	r0, [pc, #96]	; (8010cbc <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8010c5a:	f7fe f868 	bl	800ed2e <ASR_prescaler>

		APR_prescaler(&mainAPR);
 8010c5e:	4818      	ldr	r0, [pc, #96]	; (8010cc0 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8010c60:	f7fd ff22 	bl	800eaa8 <APR_prescaler>

		Encoder_Request(&mainEncoder);
 8010c64:	4811      	ldr	r0, [pc, #68]	; (8010cac <HAL_TIM_PeriodElapsedCallback+0x98>)
 8010c66:	f7ff fa4d 	bl	8010104 <Encoder_Request>

#if 1
		// timeout control
		if(timeoutCount < TIMEOUT_MS * TIMEOUT_BASE_FREQ / 1000)
 8010c6a:	4b16      	ldr	r3, [pc, #88]	; (8010cc4 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8010c6c:	681b      	ldr	r3, [r3, #0]
 8010c6e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8010c72:	d205      	bcs.n	8010c80 <HAL_TIM_PeriodElapsedCallback+0x6c>
		{
			timeoutCount += 1;
 8010c74:	4b13      	ldr	r3, [pc, #76]	; (8010cc4 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8010c76:	681b      	ldr	r3, [r3, #0]
 8010c78:	3301      	adds	r3, #1
 8010c7a:	4a12      	ldr	r2, [pc, #72]	; (8010cc4 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8010c7c:	6013      	str	r3, [r2, #0]
 8010c7e:	e008      	b.n	8010c92 <HAL_TIM_PeriodElapsedCallback+0x7e>
		}
		else
		{
			stopPWM(&htim8);
 8010c80:	4811      	ldr	r0, [pc, #68]	; (8010cc8 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8010c82:	f000 f889 	bl	8010d98 <stopPWM>
			timeoutCount = 0;
 8010c86:	4b0f      	ldr	r3, [pc, #60]	; (8010cc4 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8010c88:	2200      	movs	r2, #0
 8010c8a:	601a      	str	r2, [r3, #0]
			timeoutState = 1;
 8010c8c:	4b0f      	ldr	r3, [pc, #60]	; (8010ccc <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8010c8e:	2201      	movs	r2, #1
 8010c90:	701a      	strb	r2, [r3, #0]
#endif


	}

	HAL_GPIO_WritePin(DB2_GPIO_Port, DB2_Pin, GPIO_PIN_RESET);
 8010c92:	2200      	movs	r2, #0
 8010c94:	2110      	movs	r1, #16
 8010c96:	4803      	ldr	r0, [pc, #12]	; (8010ca4 <HAL_TIM_PeriodElapsedCallback+0x90>)
 8010c98:	f7fa fb7c 	bl	800b394 <HAL_GPIO_WritePin>

}
 8010c9c:	bf00      	nop
 8010c9e:	3708      	adds	r7, #8
 8010ca0:	46bd      	mov	sp, r7
 8010ca2:	bd80      	pop	{r7, pc}
 8010ca4:	40020400 	.word	0x40020400
 8010ca8:	40010400 	.word	0x40010400
 8010cac:	2000455c 	.word	0x2000455c
 8010cb0:	200040e8 	.word	0x200040e8
 8010cb4:	20004254 	.word	0x20004254
 8010cb8:	20004150 	.word	0x20004150
 8010cbc:	20004210 	.word	0x20004210
 8010cc0:	200041bc 	.word	0x200041bc
 8010cc4:	200040d4 	.word	0x200040d4
 8010cc8:	20004658 	.word	0x20004658
 8010ccc:	200040d8 	.word	0x200040d8

08010cd0 <timeoutReset>:



inline void timeoutReset()
{
 8010cd0:	b580      	push	{r7, lr}
 8010cd2:	af00      	add	r7, sp, #0
	timeoutCount = 0;
 8010cd4:	4b0a      	ldr	r3, [pc, #40]	; (8010d00 <timeoutReset+0x30>)
 8010cd6:	2200      	movs	r2, #0
 8010cd8:	601a      	str	r2, [r3, #0]
	if(timeoutState == 1)
 8010cda:	4b0a      	ldr	r3, [pc, #40]	; (8010d04 <timeoutReset+0x34>)
 8010cdc:	781b      	ldrb	r3, [r3, #0]
 8010cde:	b2db      	uxtb	r3, r3
 8010ce0:	2b01      	cmp	r3, #1
 8010ce2:	d10b      	bne.n	8010cfc <timeoutReset+0x2c>
	{
		timeoutState = 0;
 8010ce4:	4b07      	ldr	r3, [pc, #28]	; (8010d04 <timeoutReset+0x34>)
 8010ce6:	2200      	movs	r2, #0
 8010ce8:	701a      	strb	r2, [r3, #0]
		ASR_Reset(&mainASR);
 8010cea:	4807      	ldr	r0, [pc, #28]	; (8010d08 <timeoutReset+0x38>)
 8010cec:	f7fe f91c 	bl	800ef28 <ASR_Reset>
		ACR_Reset(&mainACR);
 8010cf0:	4806      	ldr	r0, [pc, #24]	; (8010d0c <timeoutReset+0x3c>)
 8010cf2:	f7fd fe71 	bl	800e9d8 <ACR_Reset>
		startPWM(&htim8);
 8010cf6:	4806      	ldr	r0, [pc, #24]	; (8010d10 <timeoutReset+0x40>)
 8010cf8:	f000 f82e 	bl	8010d58 <startPWM>
	}
}
 8010cfc:	bf00      	nop
 8010cfe:	bd80      	pop	{r7, pc}
 8010d00:	200040d4 	.word	0x200040d4
 8010d04:	200040d8 	.word	0x200040d8
 8010d08:	20004210 	.word	0x20004210
 8010d0c:	20004150 	.word	0x20004150
 8010d10:	20004658 	.word	0x20004658

08010d14 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8010d14:	b480      	push	{r7}
 8010d16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8010d18:	bf00      	nop
 8010d1a:	46bd      	mov	sp, r7
 8010d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d20:	4770      	bx	lr
	...

08010d24 <PWM_Init>:

volatile int sector_SVM = 0;


void PWM_Init()
{
 8010d24:	b580      	push	{r7, lr}
 8010d26:	af00      	add	r7, sp, #0

	__HAL_TIM_CLEAR_FLAG(&htim8, TIM_FLAG_UPDATE);
 8010d28:	4b0a      	ldr	r3, [pc, #40]	; (8010d54 <PWM_Init+0x30>)
 8010d2a:	681b      	ldr	r3, [r3, #0]
 8010d2c:	f06f 0201 	mvn.w	r2, #1
 8010d30:	611a      	str	r2, [r3, #16]
	__HAL_TIM_ENABLE_IT(&htim8, TIM_IT_UPDATE);
 8010d32:	4b08      	ldr	r3, [pc, #32]	; (8010d54 <PWM_Init+0x30>)
 8010d34:	681b      	ldr	r3, [r3, #0]
 8010d36:	68da      	ldr	r2, [r3, #12]
 8010d38:	4b06      	ldr	r3, [pc, #24]	; (8010d54 <PWM_Init+0x30>)
 8010d3a:	681b      	ldr	r3, [r3, #0]
 8010d3c:	f042 0201 	orr.w	r2, r2, #1
 8010d40:	60da      	str	r2, [r3, #12]


	HAL_TIM_GenerateEvent(&htim8, TIM_EVENTSOURCE_UPDATE);
 8010d42:	2101      	movs	r1, #1
 8010d44:	4803      	ldr	r0, [pc, #12]	; (8010d54 <PWM_Init+0x30>)
 8010d46:	f7fc f949 	bl	800cfdc <HAL_TIM_GenerateEvent>
	//HAL_TIM_GenerateEvent(&htim8, TIM_EVENTSOURCE_TRIGGER);


	startPWM(&htim8);
 8010d4a:	4802      	ldr	r0, [pc, #8]	; (8010d54 <PWM_Init+0x30>)
 8010d4c:	f000 f804 	bl	8010d58 <startPWM>

}
 8010d50:	bf00      	nop
 8010d52:	bd80      	pop	{r7, pc}
 8010d54:	20004658 	.word	0x20004658

08010d58 <startPWM>:


inline void startPWM(TIM_HandleTypeDef *htim)
{
 8010d58:	b580      	push	{r7, lr}
 8010d5a:	b082      	sub	sp, #8
 8010d5c:	af00      	add	r7, sp, #0
 8010d5e:	6078      	str	r0, [r7, #4]


	// 3phase PWM Starting
	HAL_TIM_PWM_Start_IT(htim, TIM_CHANNEL_1);
 8010d60:	2100      	movs	r1, #0
 8010d62:	6878      	ldr	r0, [r7, #4]
 8010d64:	f7fb fe4e 	bl	800ca04 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(htim, TIM_CHANNEL_2);
 8010d68:	2104      	movs	r1, #4
 8010d6a:	6878      	ldr	r0, [r7, #4]
 8010d6c:	f7fb fe4a 	bl	800ca04 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_PWM_Start_IT(htim, TIM_CHANNEL_3);
 8010d70:	2108      	movs	r1, #8
 8010d72:	6878      	ldr	r0, [r7, #4]
 8010d74:	f7fb fe46 	bl	800ca04 <HAL_TIM_PWM_Start_IT>

	HAL_TIMEx_PWMN_Start_IT(htim, TIM_CHANNEL_1);
 8010d78:	2100      	movs	r1, #0
 8010d7a:	6878      	ldr	r0, [r7, #4]
 8010d7c:	f7fc fd43 	bl	800d806 <HAL_TIMEx_PWMN_Start_IT>
	HAL_TIMEx_PWMN_Start_IT(htim, TIM_CHANNEL_2);
 8010d80:	2104      	movs	r1, #4
 8010d82:	6878      	ldr	r0, [r7, #4]
 8010d84:	f7fc fd3f 	bl	800d806 <HAL_TIMEx_PWMN_Start_IT>
	HAL_TIMEx_PWMN_Start_IT(htim, TIM_CHANNEL_3);
 8010d88:	2108      	movs	r1, #8
 8010d8a:	6878      	ldr	r0, [r7, #4]
 8010d8c:	f7fc fd3b 	bl	800d806 <HAL_TIMEx_PWMN_Start_IT>

}
 8010d90:	bf00      	nop
 8010d92:	3708      	adds	r7, #8
 8010d94:	46bd      	mov	sp, r7
 8010d96:	bd80      	pop	{r7, pc}

08010d98 <stopPWM>:



inline void stopPWM(TIM_HandleTypeDef *htim)
{
 8010d98:	b580      	push	{r7, lr}
 8010d9a:	b082      	sub	sp, #8
 8010d9c:	af00      	add	r7, sp, #0
 8010d9e:	6078      	str	r0, [r7, #4]

	// 3phase PWM Stopping
	HAL_TIM_PWM_Stop_IT(htim, TIM_CHANNEL_1);
 8010da0:	2100      	movs	r1, #0
 8010da2:	6878      	ldr	r0, [r7, #4]
 8010da4:	f7fb feb2 	bl	800cb0c <HAL_TIM_PWM_Stop_IT>
	HAL_TIM_PWM_Stop_IT(htim, TIM_CHANNEL_2);
 8010da8:	2104      	movs	r1, #4
 8010daa:	6878      	ldr	r0, [r7, #4]
 8010dac:	f7fb feae 	bl	800cb0c <HAL_TIM_PWM_Stop_IT>
	HAL_TIM_PWM_Stop_IT(htim, TIM_CHANNEL_3);
 8010db0:	2108      	movs	r1, #8
 8010db2:	6878      	ldr	r0, [r7, #4]
 8010db4:	f7fb feaa 	bl	800cb0c <HAL_TIM_PWM_Stop_IT>

	HAL_TIMEx_PWMN_Stop_IT(htim, TIM_CHANNEL_1);
 8010db8:	2100      	movs	r1, #0
 8010dba:	6878      	ldr	r0, [r7, #4]
 8010dbc:	f7fc fd78 	bl	800d8b0 <HAL_TIMEx_PWMN_Stop_IT>
	HAL_TIMEx_PWMN_Stop_IT(htim, TIM_CHANNEL_2);
 8010dc0:	2104      	movs	r1, #4
 8010dc2:	6878      	ldr	r0, [r7, #4]
 8010dc4:	f7fc fd74 	bl	800d8b0 <HAL_TIMEx_PWMN_Stop_IT>
	HAL_TIMEx_PWMN_Stop_IT(htim, TIM_CHANNEL_3);
 8010dc8:	2108      	movs	r1, #8
 8010dca:	6878      	ldr	r0, [r7, #4]
 8010dcc:	f7fc fd70 	bl	800d8b0 <HAL_TIMEx_PWMN_Stop_IT>

}
 8010dd0:	bf00      	nop
 8010dd2:	3708      	adds	r7, #8
 8010dd4:	46bd      	mov	sp, r7
 8010dd6:	bd80      	pop	{r7, pc}

08010dd8 <setSVM_dq>:


inline void setSVM_dq(TIM_HandleTypeDef *htim, float Vd_ref, float Vq_ref, float cos_theta_re, float sin_theta_re)
{
 8010dd8:	b5b0      	push	{r4, r5, r7, lr}
 8010dda:	b086      	sub	sp, #24
 8010ddc:	af00      	add	r7, sp, #0
 8010dde:	6178      	str	r0, [r7, #20]
 8010de0:	ed87 0a04 	vstr	s0, [r7, #16]
 8010de4:	edc7 0a03 	vstr	s1, [r7, #12]
 8010de8:	ed87 1a02 	vstr	s2, [r7, #8]
 8010dec:	edc7 1a01 	vstr	s3, [r7, #4]
	static float x1, y1, x2, y2;
	static float x, y;
	static float vect1, vect2;


	x = Vd_ref * cos_theta_re - Vq_ref * sin_theta_re;
 8010df0:	ed97 7a04 	vldr	s14, [r7, #16]
 8010df4:	edd7 7a02 	vldr	s15, [r7, #8]
 8010df8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010dfc:	edd7 6a03 	vldr	s13, [r7, #12]
 8010e00:	edd7 7a01 	vldr	s15, [r7, #4]
 8010e04:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010e08:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010e0c:	4bad      	ldr	r3, [pc, #692]	; (80110c4 <setSVM_dq+0x2ec>)
 8010e0e:	edc3 7a00 	vstr	s15, [r3]
	y = Vd_ref * sin_theta_re + Vq_ref * cos_theta_re;
 8010e12:	ed97 7a04 	vldr	s14, [r7, #16]
 8010e16:	edd7 7a01 	vldr	s15, [r7, #4]
 8010e1a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010e1e:	edd7 6a03 	vldr	s13, [r7, #12]
 8010e22:	edd7 7a02 	vldr	s15, [r7, #8]
 8010e26:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010e2a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8010e2e:	4ba6      	ldr	r3, [pc, #664]	; (80110c8 <setSVM_dq+0x2f0>)
 8010e30:	edc3 7a00 	vstr	s15, [r3]

	cross0 = refVector[0][0] * y - refVector[0][1] * x;
 8010e34:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8010e38:	4ba3      	ldr	r3, [pc, #652]	; (80110c8 <setSVM_dq+0x2f0>)
 8010e3a:	edd3 7a00 	vldr	s15, [r3]
 8010e3e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010e42:	eddf 6aa2 	vldr	s13, [pc, #648]	; 80110cc <setSVM_dq+0x2f4>
 8010e46:	4b9f      	ldr	r3, [pc, #636]	; (80110c4 <setSVM_dq+0x2ec>)
 8010e48:	edd3 7a00 	vldr	s15, [r3]
 8010e4c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010e50:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010e54:	4b9e      	ldr	r3, [pc, #632]	; (80110d0 <setSVM_dq+0x2f8>)
 8010e56:	edc3 7a00 	vstr	s15, [r3]
	cross1 = refVector[1][0] * y - refVector[1][1] * x;
 8010e5a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8010e5e:	4b9a      	ldr	r3, [pc, #616]	; (80110c8 <setSVM_dq+0x2f0>)
 8010e60:	edd3 7a00 	vldr	s15, [r3]
 8010e64:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010e68:	eddf 6a9a 	vldr	s13, [pc, #616]	; 80110d4 <setSVM_dq+0x2fc>
 8010e6c:	4b95      	ldr	r3, [pc, #596]	; (80110c4 <setSVM_dq+0x2ec>)
 8010e6e:	edd3 7a00 	vldr	s15, [r3]
 8010e72:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010e76:	ee77 7a67 	vsub.f32	s15, s14, s15
 8010e7a:	4b97      	ldr	r3, [pc, #604]	; (80110d8 <setSVM_dq+0x300>)
 8010e7c:	edc3 7a00 	vstr	s15, [r3]

	if(cross0 >= 0)
 8010e80:	4b93      	ldr	r3, [pc, #588]	; (80110d0 <setSVM_dq+0x2f8>)
 8010e82:	edd3 7a00 	vldr	s15, [r3]
 8010e86:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8010e8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e8e:	db1e      	blt.n	8010ece <setSVM_dq+0xf6>
	{
		if(cross1 <= 0)				sector_SVM = 0;
 8010e90:	4b91      	ldr	r3, [pc, #580]	; (80110d8 <setSVM_dq+0x300>)
 8010e92:	edd3 7a00 	vldr	s15, [r3]
 8010e96:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8010e9a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e9e:	d803      	bhi.n	8010ea8 <setSVM_dq+0xd0>
 8010ea0:	4b8e      	ldr	r3, [pc, #568]	; (80110dc <setSVM_dq+0x304>)
 8010ea2:	2200      	movs	r2, #0
 8010ea4:	601a      	str	r2, [r3, #0]
 8010ea6:	e030      	b.n	8010f0a <setSVM_dq+0x132>
		else if(cross0 >= cross1)	sector_SVM = 1;
 8010ea8:	4b89      	ldr	r3, [pc, #548]	; (80110d0 <setSVM_dq+0x2f8>)
 8010eaa:	ed93 7a00 	vldr	s14, [r3]
 8010eae:	4b8a      	ldr	r3, [pc, #552]	; (80110d8 <setSVM_dq+0x300>)
 8010eb0:	edd3 7a00 	vldr	s15, [r3]
 8010eb4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010eb8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010ebc:	db03      	blt.n	8010ec6 <setSVM_dq+0xee>
 8010ebe:	4b87      	ldr	r3, [pc, #540]	; (80110dc <setSVM_dq+0x304>)
 8010ec0:	2201      	movs	r2, #1
 8010ec2:	601a      	str	r2, [r3, #0]
 8010ec4:	e021      	b.n	8010f0a <setSVM_dq+0x132>
		else						sector_SVM = 2;
 8010ec6:	4b85      	ldr	r3, [pc, #532]	; (80110dc <setSVM_dq+0x304>)
 8010ec8:	2202      	movs	r2, #2
 8010eca:	601a      	str	r2, [r3, #0]
 8010ecc:	e01d      	b.n	8010f0a <setSVM_dq+0x132>
	}
	else
	{
		if(cross1 >= 0)				sector_SVM = 3;
 8010ece:	4b82      	ldr	r3, [pc, #520]	; (80110d8 <setSVM_dq+0x300>)
 8010ed0:	edd3 7a00 	vldr	s15, [r3]
 8010ed4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8010ed8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010edc:	db03      	blt.n	8010ee6 <setSVM_dq+0x10e>
 8010ede:	4b7f      	ldr	r3, [pc, #508]	; (80110dc <setSVM_dq+0x304>)
 8010ee0:	2203      	movs	r2, #3
 8010ee2:	601a      	str	r2, [r3, #0]
 8010ee4:	e011      	b.n	8010f0a <setSVM_dq+0x132>
		else if(cross0 <= cross1)	sector_SVM = 4;
 8010ee6:	4b7a      	ldr	r3, [pc, #488]	; (80110d0 <setSVM_dq+0x2f8>)
 8010ee8:	ed93 7a00 	vldr	s14, [r3]
 8010eec:	4b7a      	ldr	r3, [pc, #488]	; (80110d8 <setSVM_dq+0x300>)
 8010eee:	edd3 7a00 	vldr	s15, [r3]
 8010ef2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8010ef6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010efa:	d803      	bhi.n	8010f04 <setSVM_dq+0x12c>
 8010efc:	4b77      	ldr	r3, [pc, #476]	; (80110dc <setSVM_dq+0x304>)
 8010efe:	2204      	movs	r2, #4
 8010f00:	601a      	str	r2, [r3, #0]
 8010f02:	e002      	b.n	8010f0a <setSVM_dq+0x132>
		else						sector_SVM = 5;
 8010f04:	4b75      	ldr	r3, [pc, #468]	; (80110dc <setSVM_dq+0x304>)
 8010f06:	2205      	movs	r2, #5
 8010f08:	601a      	str	r2, [r3, #0]
	}

	x1 = refVector[sector_SVM][0];
 8010f0a:	4b74      	ldr	r3, [pc, #464]	; (80110dc <setSVM_dq+0x304>)
 8010f0c:	681b      	ldr	r3, [r3, #0]
 8010f0e:	4a74      	ldr	r2, [pc, #464]	; (80110e0 <setSVM_dq+0x308>)
 8010f10:	00db      	lsls	r3, r3, #3
 8010f12:	4413      	add	r3, r2
 8010f14:	681b      	ldr	r3, [r3, #0]
 8010f16:	4a73      	ldr	r2, [pc, #460]	; (80110e4 <setSVM_dq+0x30c>)
 8010f18:	6013      	str	r3, [r2, #0]
	y1 = refVector[sector_SVM][1];
 8010f1a:	4b70      	ldr	r3, [pc, #448]	; (80110dc <setSVM_dq+0x304>)
 8010f1c:	681b      	ldr	r3, [r3, #0]
 8010f1e:	4a70      	ldr	r2, [pc, #448]	; (80110e0 <setSVM_dq+0x308>)
 8010f20:	00db      	lsls	r3, r3, #3
 8010f22:	4413      	add	r3, r2
 8010f24:	3304      	adds	r3, #4
 8010f26:	681b      	ldr	r3, [r3, #0]
 8010f28:	4a6f      	ldr	r2, [pc, #444]	; (80110e8 <setSVM_dq+0x310>)
 8010f2a:	6013      	str	r3, [r2, #0]
	x2 = refVector[sector_SVM + 1][0];
 8010f2c:	4b6b      	ldr	r3, [pc, #428]	; (80110dc <setSVM_dq+0x304>)
 8010f2e:	681b      	ldr	r3, [r3, #0]
 8010f30:	3301      	adds	r3, #1
 8010f32:	4a6b      	ldr	r2, [pc, #428]	; (80110e0 <setSVM_dq+0x308>)
 8010f34:	00db      	lsls	r3, r3, #3
 8010f36:	4413      	add	r3, r2
 8010f38:	681b      	ldr	r3, [r3, #0]
 8010f3a:	4a6c      	ldr	r2, [pc, #432]	; (80110ec <setSVM_dq+0x314>)
 8010f3c:	6013      	str	r3, [r2, #0]
	y2 = refVector[sector_SVM + 1][1];
 8010f3e:	4b67      	ldr	r3, [pc, #412]	; (80110dc <setSVM_dq+0x304>)
 8010f40:	681b      	ldr	r3, [r3, #0]
 8010f42:	3301      	adds	r3, #1
 8010f44:	4a66      	ldr	r2, [pc, #408]	; (80110e0 <setSVM_dq+0x308>)
 8010f46:	00db      	lsls	r3, r3, #3
 8010f48:	4413      	add	r3, r2
 8010f4a:	3304      	adds	r3, #4
 8010f4c:	681b      	ldr	r3, [r3, #0]
 8010f4e:	4a68      	ldr	r2, [pc, #416]	; (80110f0 <setSVM_dq+0x318>)
 8010f50:	6013      	str	r3, [r2, #0]

	vect1 = (y2 * x - x2 * y) / ((x1 * y2 - y1 * x2) * Vdc);
 8010f52:	4b67      	ldr	r3, [pc, #412]	; (80110f0 <setSVM_dq+0x318>)
 8010f54:	ed93 7a00 	vldr	s14, [r3]
 8010f58:	4b5a      	ldr	r3, [pc, #360]	; (80110c4 <setSVM_dq+0x2ec>)
 8010f5a:	edd3 7a00 	vldr	s15, [r3]
 8010f5e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010f62:	4b62      	ldr	r3, [pc, #392]	; (80110ec <setSVM_dq+0x314>)
 8010f64:	edd3 6a00 	vldr	s13, [r3]
 8010f68:	4b57      	ldr	r3, [pc, #348]	; (80110c8 <setSVM_dq+0x2f0>)
 8010f6a:	edd3 7a00 	vldr	s15, [r3]
 8010f6e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010f72:	ee77 6a67 	vsub.f32	s13, s14, s15
 8010f76:	4b5b      	ldr	r3, [pc, #364]	; (80110e4 <setSVM_dq+0x30c>)
 8010f78:	ed93 7a00 	vldr	s14, [r3]
 8010f7c:	4b5c      	ldr	r3, [pc, #368]	; (80110f0 <setSVM_dq+0x318>)
 8010f7e:	edd3 7a00 	vldr	s15, [r3]
 8010f82:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010f86:	4b58      	ldr	r3, [pc, #352]	; (80110e8 <setSVM_dq+0x310>)
 8010f88:	ed93 6a00 	vldr	s12, [r3]
 8010f8c:	4b57      	ldr	r3, [pc, #348]	; (80110ec <setSVM_dq+0x314>)
 8010f8e:	edd3 7a00 	vldr	s15, [r3]
 8010f92:	ee66 7a27 	vmul.f32	s15, s12, s15
 8010f96:	ee37 7a67 	vsub.f32	s14, s14, s15
 8010f9a:	4b56      	ldr	r3, [pc, #344]	; (80110f4 <setSVM_dq+0x31c>)
 8010f9c:	edd3 7a00 	vldr	s15, [r3]
 8010fa0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010fa4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010fa8:	4b53      	ldr	r3, [pc, #332]	; (80110f8 <setSVM_dq+0x320>)
 8010faa:	edc3 7a00 	vstr	s15, [r3]
	vect2 = (-y1 * x + x1 * y) / ((x1 * y2 - y1 * x2) * Vdc);
 8010fae:	4b4e      	ldr	r3, [pc, #312]	; (80110e8 <setSVM_dq+0x310>)
 8010fb0:	edd3 7a00 	vldr	s15, [r3]
 8010fb4:	eeb1 7a67 	vneg.f32	s14, s15
 8010fb8:	4b42      	ldr	r3, [pc, #264]	; (80110c4 <setSVM_dq+0x2ec>)
 8010fba:	edd3 7a00 	vldr	s15, [r3]
 8010fbe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010fc2:	4b48      	ldr	r3, [pc, #288]	; (80110e4 <setSVM_dq+0x30c>)
 8010fc4:	edd3 6a00 	vldr	s13, [r3]
 8010fc8:	4b3f      	ldr	r3, [pc, #252]	; (80110c8 <setSVM_dq+0x2f0>)
 8010fca:	edd3 7a00 	vldr	s15, [r3]
 8010fce:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8010fd2:	ee77 6a27 	vadd.f32	s13, s14, s15
 8010fd6:	4b43      	ldr	r3, [pc, #268]	; (80110e4 <setSVM_dq+0x30c>)
 8010fd8:	ed93 7a00 	vldr	s14, [r3]
 8010fdc:	4b44      	ldr	r3, [pc, #272]	; (80110f0 <setSVM_dq+0x318>)
 8010fde:	edd3 7a00 	vldr	s15, [r3]
 8010fe2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8010fe6:	4b40      	ldr	r3, [pc, #256]	; (80110e8 <setSVM_dq+0x310>)
 8010fe8:	ed93 6a00 	vldr	s12, [r3]
 8010fec:	4b3f      	ldr	r3, [pc, #252]	; (80110ec <setSVM_dq+0x314>)
 8010fee:	edd3 7a00 	vldr	s15, [r3]
 8010ff2:	ee66 7a27 	vmul.f32	s15, s12, s15
 8010ff6:	ee37 7a67 	vsub.f32	s14, s14, s15
 8010ffa:	4b3e      	ldr	r3, [pc, #248]	; (80110f4 <setSVM_dq+0x31c>)
 8010ffc:	edd3 7a00 	vldr	s15, [r3]
 8011000:	ee27 7a27 	vmul.f32	s14, s14, s15
 8011004:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8011008:	4b3c      	ldr	r3, [pc, #240]	; (80110fc <setSVM_dq+0x324>)
 801100a:	edc3 7a00 	vstr	s15, [r3]

	switch(sector_SVM)
 801100e:	4b33      	ldr	r3, [pc, #204]	; (80110dc <setSVM_dq+0x304>)
 8011010:	681b      	ldr	r3, [r3, #0]
 8011012:	2b05      	cmp	r3, #5
 8011014:	f200 81d8 	bhi.w	80113c8 <setSVM_dq+0x5f0>
 8011018:	a201      	add	r2, pc, #4	; (adr r2, 8011020 <setSVM_dq+0x248>)
 801101a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801101e:	bf00      	nop
 8011020:	08011039 	.word	0x08011039
 8011024:	0801110d 	.word	0x0801110d
 8011028:	08011199 	.word	0x08011199
 801102c:	08011225 	.word	0x08011225
 8011030:	080112b1 	.word	0x080112b1
 8011034:	0801133d 	.word	0x0801133d
	{
	case 0: duty[2] = (1.0 - vect1 - vect2) * 0.5f; 	duty[1] = duty[2] + vect2; 	duty[0] = duty[1] + vect1;  break;
 8011038:	4b2f      	ldr	r3, [pc, #188]	; (80110f8 <setSVM_dq+0x320>)
 801103a:	681b      	ldr	r3, [r3, #0]
 801103c:	4618      	mov	r0, r3
 801103e:	f7f7 f9b3 	bl	80083a8 <__aeabi_f2d>
 8011042:	4603      	mov	r3, r0
 8011044:	460c      	mov	r4, r1
 8011046:	461a      	mov	r2, r3
 8011048:	4623      	mov	r3, r4
 801104a:	f04f 0000 	mov.w	r0, #0
 801104e:	492c      	ldr	r1, [pc, #176]	; (8011100 <setSVM_dq+0x328>)
 8011050:	f7f7 f84a 	bl	80080e8 <__aeabi_dsub>
 8011054:	4603      	mov	r3, r0
 8011056:	460c      	mov	r4, r1
 8011058:	4625      	mov	r5, r4
 801105a:	461c      	mov	r4, r3
 801105c:	4b27      	ldr	r3, [pc, #156]	; (80110fc <setSVM_dq+0x324>)
 801105e:	681b      	ldr	r3, [r3, #0]
 8011060:	4618      	mov	r0, r3
 8011062:	f7f7 f9a1 	bl	80083a8 <__aeabi_f2d>
 8011066:	4602      	mov	r2, r0
 8011068:	460b      	mov	r3, r1
 801106a:	4620      	mov	r0, r4
 801106c:	4629      	mov	r1, r5
 801106e:	f7f7 f83b 	bl	80080e8 <__aeabi_dsub>
 8011072:	4603      	mov	r3, r0
 8011074:	460c      	mov	r4, r1
 8011076:	4618      	mov	r0, r3
 8011078:	4621      	mov	r1, r4
 801107a:	f04f 0200 	mov.w	r2, #0
 801107e:	4b21      	ldr	r3, [pc, #132]	; (8011104 <setSVM_dq+0x32c>)
 8011080:	f7f7 f9ea 	bl	8008458 <__aeabi_dmul>
 8011084:	4603      	mov	r3, r0
 8011086:	460c      	mov	r4, r1
 8011088:	4618      	mov	r0, r3
 801108a:	4621      	mov	r1, r4
 801108c:	f7f7 fc7e 	bl	800898c <__aeabi_d2f>
 8011090:	4602      	mov	r2, r0
 8011092:	4b1d      	ldr	r3, [pc, #116]	; (8011108 <setSVM_dq+0x330>)
 8011094:	609a      	str	r2, [r3, #8]
 8011096:	4b1c      	ldr	r3, [pc, #112]	; (8011108 <setSVM_dq+0x330>)
 8011098:	ed93 7a02 	vldr	s14, [r3, #8]
 801109c:	4b17      	ldr	r3, [pc, #92]	; (80110fc <setSVM_dq+0x324>)
 801109e:	edd3 7a00 	vldr	s15, [r3]
 80110a2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80110a6:	4b18      	ldr	r3, [pc, #96]	; (8011108 <setSVM_dq+0x330>)
 80110a8:	edc3 7a01 	vstr	s15, [r3, #4]
 80110ac:	4b16      	ldr	r3, [pc, #88]	; (8011108 <setSVM_dq+0x330>)
 80110ae:	ed93 7a01 	vldr	s14, [r3, #4]
 80110b2:	4b11      	ldr	r3, [pc, #68]	; (80110f8 <setSVM_dq+0x320>)
 80110b4:	edd3 7a00 	vldr	s15, [r3]
 80110b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80110bc:	4b12      	ldr	r3, [pc, #72]	; (8011108 <setSVM_dq+0x330>)
 80110be:	edc3 7a00 	vstr	s15, [r3]
 80110c2:	e181      	b.n	80113c8 <setSVM_dq+0x5f0>
 80110c4:	200040ec 	.word	0x200040ec
 80110c8:	200040f0 	.word	0x200040f0
 80110cc:	00000000 	.word	0x00000000
 80110d0:	200040f4 	.word	0x200040f4
 80110d4:	3f5db22d 	.word	0x3f5db22d
 80110d8:	200040f8 	.word	0x200040f8
 80110dc:	200040e8 	.word	0x200040e8
 80110e0:	08013188 	.word	0x08013188
 80110e4:	200040fc 	.word	0x200040fc
 80110e8:	20004100 	.word	0x20004100
 80110ec:	20004104 	.word	0x20004104
 80110f0:	20004108 	.word	0x20004108
 80110f4:	20000008 	.word	0x20000008
 80110f8:	2000410c 	.word	0x2000410c
 80110fc:	20004110 	.word	0x20004110
 8011100:	3ff00000 	.word	0x3ff00000
 8011104:	3fe00000 	.word	0x3fe00000
 8011108:	20004114 	.word	0x20004114
	case 1: duty[2] = (1.0 - vect1 - vect2) * 0.5f; 	duty[0] = duty[2] + vect1; 	duty[1] = duty[0] + vect2; 	break;
 801110c:	4bc3      	ldr	r3, [pc, #780]	; (801141c <setSVM_dq+0x644>)
 801110e:	681b      	ldr	r3, [r3, #0]
 8011110:	4618      	mov	r0, r3
 8011112:	f7f7 f949 	bl	80083a8 <__aeabi_f2d>
 8011116:	4603      	mov	r3, r0
 8011118:	460c      	mov	r4, r1
 801111a:	461a      	mov	r2, r3
 801111c:	4623      	mov	r3, r4
 801111e:	f04f 0000 	mov.w	r0, #0
 8011122:	49bf      	ldr	r1, [pc, #764]	; (8011420 <setSVM_dq+0x648>)
 8011124:	f7f6 ffe0 	bl	80080e8 <__aeabi_dsub>
 8011128:	4603      	mov	r3, r0
 801112a:	460c      	mov	r4, r1
 801112c:	4625      	mov	r5, r4
 801112e:	461c      	mov	r4, r3
 8011130:	4bbc      	ldr	r3, [pc, #752]	; (8011424 <setSVM_dq+0x64c>)
 8011132:	681b      	ldr	r3, [r3, #0]
 8011134:	4618      	mov	r0, r3
 8011136:	f7f7 f937 	bl	80083a8 <__aeabi_f2d>
 801113a:	4602      	mov	r2, r0
 801113c:	460b      	mov	r3, r1
 801113e:	4620      	mov	r0, r4
 8011140:	4629      	mov	r1, r5
 8011142:	f7f6 ffd1 	bl	80080e8 <__aeabi_dsub>
 8011146:	4603      	mov	r3, r0
 8011148:	460c      	mov	r4, r1
 801114a:	4618      	mov	r0, r3
 801114c:	4621      	mov	r1, r4
 801114e:	f04f 0200 	mov.w	r2, #0
 8011152:	4bb5      	ldr	r3, [pc, #724]	; (8011428 <setSVM_dq+0x650>)
 8011154:	f7f7 f980 	bl	8008458 <__aeabi_dmul>
 8011158:	4603      	mov	r3, r0
 801115a:	460c      	mov	r4, r1
 801115c:	4618      	mov	r0, r3
 801115e:	4621      	mov	r1, r4
 8011160:	f7f7 fc14 	bl	800898c <__aeabi_d2f>
 8011164:	4602      	mov	r2, r0
 8011166:	4bb1      	ldr	r3, [pc, #708]	; (801142c <setSVM_dq+0x654>)
 8011168:	609a      	str	r2, [r3, #8]
 801116a:	4bb0      	ldr	r3, [pc, #704]	; (801142c <setSVM_dq+0x654>)
 801116c:	ed93 7a02 	vldr	s14, [r3, #8]
 8011170:	4baa      	ldr	r3, [pc, #680]	; (801141c <setSVM_dq+0x644>)
 8011172:	edd3 7a00 	vldr	s15, [r3]
 8011176:	ee77 7a27 	vadd.f32	s15, s14, s15
 801117a:	4bac      	ldr	r3, [pc, #688]	; (801142c <setSVM_dq+0x654>)
 801117c:	edc3 7a00 	vstr	s15, [r3]
 8011180:	4baa      	ldr	r3, [pc, #680]	; (801142c <setSVM_dq+0x654>)
 8011182:	ed93 7a00 	vldr	s14, [r3]
 8011186:	4ba7      	ldr	r3, [pc, #668]	; (8011424 <setSVM_dq+0x64c>)
 8011188:	edd3 7a00 	vldr	s15, [r3]
 801118c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8011190:	4ba6      	ldr	r3, [pc, #664]	; (801142c <setSVM_dq+0x654>)
 8011192:	edc3 7a01 	vstr	s15, [r3, #4]
 8011196:	e117      	b.n	80113c8 <setSVM_dq+0x5f0>
	case 2: duty[0] = (1.0 - vect1 - vect2) * 0.5f; 	duty[2] = duty[0] + vect2; 	duty[1] = duty[2] + vect1; 	break;
 8011198:	4ba0      	ldr	r3, [pc, #640]	; (801141c <setSVM_dq+0x644>)
 801119a:	681b      	ldr	r3, [r3, #0]
 801119c:	4618      	mov	r0, r3
 801119e:	f7f7 f903 	bl	80083a8 <__aeabi_f2d>
 80111a2:	4603      	mov	r3, r0
 80111a4:	460c      	mov	r4, r1
 80111a6:	461a      	mov	r2, r3
 80111a8:	4623      	mov	r3, r4
 80111aa:	f04f 0000 	mov.w	r0, #0
 80111ae:	499c      	ldr	r1, [pc, #624]	; (8011420 <setSVM_dq+0x648>)
 80111b0:	f7f6 ff9a 	bl	80080e8 <__aeabi_dsub>
 80111b4:	4603      	mov	r3, r0
 80111b6:	460c      	mov	r4, r1
 80111b8:	4625      	mov	r5, r4
 80111ba:	461c      	mov	r4, r3
 80111bc:	4b99      	ldr	r3, [pc, #612]	; (8011424 <setSVM_dq+0x64c>)
 80111be:	681b      	ldr	r3, [r3, #0]
 80111c0:	4618      	mov	r0, r3
 80111c2:	f7f7 f8f1 	bl	80083a8 <__aeabi_f2d>
 80111c6:	4602      	mov	r2, r0
 80111c8:	460b      	mov	r3, r1
 80111ca:	4620      	mov	r0, r4
 80111cc:	4629      	mov	r1, r5
 80111ce:	f7f6 ff8b 	bl	80080e8 <__aeabi_dsub>
 80111d2:	4603      	mov	r3, r0
 80111d4:	460c      	mov	r4, r1
 80111d6:	4618      	mov	r0, r3
 80111d8:	4621      	mov	r1, r4
 80111da:	f04f 0200 	mov.w	r2, #0
 80111de:	4b92      	ldr	r3, [pc, #584]	; (8011428 <setSVM_dq+0x650>)
 80111e0:	f7f7 f93a 	bl	8008458 <__aeabi_dmul>
 80111e4:	4603      	mov	r3, r0
 80111e6:	460c      	mov	r4, r1
 80111e8:	4618      	mov	r0, r3
 80111ea:	4621      	mov	r1, r4
 80111ec:	f7f7 fbce 	bl	800898c <__aeabi_d2f>
 80111f0:	4602      	mov	r2, r0
 80111f2:	4b8e      	ldr	r3, [pc, #568]	; (801142c <setSVM_dq+0x654>)
 80111f4:	601a      	str	r2, [r3, #0]
 80111f6:	4b8d      	ldr	r3, [pc, #564]	; (801142c <setSVM_dq+0x654>)
 80111f8:	ed93 7a00 	vldr	s14, [r3]
 80111fc:	4b89      	ldr	r3, [pc, #548]	; (8011424 <setSVM_dq+0x64c>)
 80111fe:	edd3 7a00 	vldr	s15, [r3]
 8011202:	ee77 7a27 	vadd.f32	s15, s14, s15
 8011206:	4b89      	ldr	r3, [pc, #548]	; (801142c <setSVM_dq+0x654>)
 8011208:	edc3 7a02 	vstr	s15, [r3, #8]
 801120c:	4b87      	ldr	r3, [pc, #540]	; (801142c <setSVM_dq+0x654>)
 801120e:	ed93 7a02 	vldr	s14, [r3, #8]
 8011212:	4b82      	ldr	r3, [pc, #520]	; (801141c <setSVM_dq+0x644>)
 8011214:	edd3 7a00 	vldr	s15, [r3]
 8011218:	ee77 7a27 	vadd.f32	s15, s14, s15
 801121c:	4b83      	ldr	r3, [pc, #524]	; (801142c <setSVM_dq+0x654>)
 801121e:	edc3 7a01 	vstr	s15, [r3, #4]
 8011222:	e0d1      	b.n	80113c8 <setSVM_dq+0x5f0>
	case 3: duty[0] = (1.0 - vect1 - vect2) * 0.5f; 	duty[1] = duty[0] + vect1; 	duty[2] = duty[1] + vect2; 	break;
 8011224:	4b7d      	ldr	r3, [pc, #500]	; (801141c <setSVM_dq+0x644>)
 8011226:	681b      	ldr	r3, [r3, #0]
 8011228:	4618      	mov	r0, r3
 801122a:	f7f7 f8bd 	bl	80083a8 <__aeabi_f2d>
 801122e:	4603      	mov	r3, r0
 8011230:	460c      	mov	r4, r1
 8011232:	461a      	mov	r2, r3
 8011234:	4623      	mov	r3, r4
 8011236:	f04f 0000 	mov.w	r0, #0
 801123a:	4979      	ldr	r1, [pc, #484]	; (8011420 <setSVM_dq+0x648>)
 801123c:	f7f6 ff54 	bl	80080e8 <__aeabi_dsub>
 8011240:	4603      	mov	r3, r0
 8011242:	460c      	mov	r4, r1
 8011244:	4625      	mov	r5, r4
 8011246:	461c      	mov	r4, r3
 8011248:	4b76      	ldr	r3, [pc, #472]	; (8011424 <setSVM_dq+0x64c>)
 801124a:	681b      	ldr	r3, [r3, #0]
 801124c:	4618      	mov	r0, r3
 801124e:	f7f7 f8ab 	bl	80083a8 <__aeabi_f2d>
 8011252:	4602      	mov	r2, r0
 8011254:	460b      	mov	r3, r1
 8011256:	4620      	mov	r0, r4
 8011258:	4629      	mov	r1, r5
 801125a:	f7f6 ff45 	bl	80080e8 <__aeabi_dsub>
 801125e:	4603      	mov	r3, r0
 8011260:	460c      	mov	r4, r1
 8011262:	4618      	mov	r0, r3
 8011264:	4621      	mov	r1, r4
 8011266:	f04f 0200 	mov.w	r2, #0
 801126a:	4b6f      	ldr	r3, [pc, #444]	; (8011428 <setSVM_dq+0x650>)
 801126c:	f7f7 f8f4 	bl	8008458 <__aeabi_dmul>
 8011270:	4603      	mov	r3, r0
 8011272:	460c      	mov	r4, r1
 8011274:	4618      	mov	r0, r3
 8011276:	4621      	mov	r1, r4
 8011278:	f7f7 fb88 	bl	800898c <__aeabi_d2f>
 801127c:	4602      	mov	r2, r0
 801127e:	4b6b      	ldr	r3, [pc, #428]	; (801142c <setSVM_dq+0x654>)
 8011280:	601a      	str	r2, [r3, #0]
 8011282:	4b6a      	ldr	r3, [pc, #424]	; (801142c <setSVM_dq+0x654>)
 8011284:	ed93 7a00 	vldr	s14, [r3]
 8011288:	4b64      	ldr	r3, [pc, #400]	; (801141c <setSVM_dq+0x644>)
 801128a:	edd3 7a00 	vldr	s15, [r3]
 801128e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8011292:	4b66      	ldr	r3, [pc, #408]	; (801142c <setSVM_dq+0x654>)
 8011294:	edc3 7a01 	vstr	s15, [r3, #4]
 8011298:	4b64      	ldr	r3, [pc, #400]	; (801142c <setSVM_dq+0x654>)
 801129a:	ed93 7a01 	vldr	s14, [r3, #4]
 801129e:	4b61      	ldr	r3, [pc, #388]	; (8011424 <setSVM_dq+0x64c>)
 80112a0:	edd3 7a00 	vldr	s15, [r3]
 80112a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80112a8:	4b60      	ldr	r3, [pc, #384]	; (801142c <setSVM_dq+0x654>)
 80112aa:	edc3 7a02 	vstr	s15, [r3, #8]
 80112ae:	e08b      	b.n	80113c8 <setSVM_dq+0x5f0>
	case 4: duty[1] = (1.0 - vect1 - vect2) * 0.5f; 	duty[0] = duty[1] + vect2; 	duty[2] = duty[0] + vect1; 	break;
 80112b0:	4b5a      	ldr	r3, [pc, #360]	; (801141c <setSVM_dq+0x644>)
 80112b2:	681b      	ldr	r3, [r3, #0]
 80112b4:	4618      	mov	r0, r3
 80112b6:	f7f7 f877 	bl	80083a8 <__aeabi_f2d>
 80112ba:	4603      	mov	r3, r0
 80112bc:	460c      	mov	r4, r1
 80112be:	461a      	mov	r2, r3
 80112c0:	4623      	mov	r3, r4
 80112c2:	f04f 0000 	mov.w	r0, #0
 80112c6:	4956      	ldr	r1, [pc, #344]	; (8011420 <setSVM_dq+0x648>)
 80112c8:	f7f6 ff0e 	bl	80080e8 <__aeabi_dsub>
 80112cc:	4603      	mov	r3, r0
 80112ce:	460c      	mov	r4, r1
 80112d0:	4625      	mov	r5, r4
 80112d2:	461c      	mov	r4, r3
 80112d4:	4b53      	ldr	r3, [pc, #332]	; (8011424 <setSVM_dq+0x64c>)
 80112d6:	681b      	ldr	r3, [r3, #0]
 80112d8:	4618      	mov	r0, r3
 80112da:	f7f7 f865 	bl	80083a8 <__aeabi_f2d>
 80112de:	4602      	mov	r2, r0
 80112e0:	460b      	mov	r3, r1
 80112e2:	4620      	mov	r0, r4
 80112e4:	4629      	mov	r1, r5
 80112e6:	f7f6 feff 	bl	80080e8 <__aeabi_dsub>
 80112ea:	4603      	mov	r3, r0
 80112ec:	460c      	mov	r4, r1
 80112ee:	4618      	mov	r0, r3
 80112f0:	4621      	mov	r1, r4
 80112f2:	f04f 0200 	mov.w	r2, #0
 80112f6:	4b4c      	ldr	r3, [pc, #304]	; (8011428 <setSVM_dq+0x650>)
 80112f8:	f7f7 f8ae 	bl	8008458 <__aeabi_dmul>
 80112fc:	4603      	mov	r3, r0
 80112fe:	460c      	mov	r4, r1
 8011300:	4618      	mov	r0, r3
 8011302:	4621      	mov	r1, r4
 8011304:	f7f7 fb42 	bl	800898c <__aeabi_d2f>
 8011308:	4602      	mov	r2, r0
 801130a:	4b48      	ldr	r3, [pc, #288]	; (801142c <setSVM_dq+0x654>)
 801130c:	605a      	str	r2, [r3, #4]
 801130e:	4b47      	ldr	r3, [pc, #284]	; (801142c <setSVM_dq+0x654>)
 8011310:	ed93 7a01 	vldr	s14, [r3, #4]
 8011314:	4b43      	ldr	r3, [pc, #268]	; (8011424 <setSVM_dq+0x64c>)
 8011316:	edd3 7a00 	vldr	s15, [r3]
 801131a:	ee77 7a27 	vadd.f32	s15, s14, s15
 801131e:	4b43      	ldr	r3, [pc, #268]	; (801142c <setSVM_dq+0x654>)
 8011320:	edc3 7a00 	vstr	s15, [r3]
 8011324:	4b41      	ldr	r3, [pc, #260]	; (801142c <setSVM_dq+0x654>)
 8011326:	ed93 7a00 	vldr	s14, [r3]
 801132a:	4b3c      	ldr	r3, [pc, #240]	; (801141c <setSVM_dq+0x644>)
 801132c:	edd3 7a00 	vldr	s15, [r3]
 8011330:	ee77 7a27 	vadd.f32	s15, s14, s15
 8011334:	4b3d      	ldr	r3, [pc, #244]	; (801142c <setSVM_dq+0x654>)
 8011336:	edc3 7a02 	vstr	s15, [r3, #8]
 801133a:	e045      	b.n	80113c8 <setSVM_dq+0x5f0>
	case 5: duty[1] = (1.0 - vect1 - vect2) * 0.5f; 	duty[2] = duty[1] + vect1; 	duty[0] = duty[2] + vect2; 	break;
 801133c:	4b37      	ldr	r3, [pc, #220]	; (801141c <setSVM_dq+0x644>)
 801133e:	681b      	ldr	r3, [r3, #0]
 8011340:	4618      	mov	r0, r3
 8011342:	f7f7 f831 	bl	80083a8 <__aeabi_f2d>
 8011346:	4603      	mov	r3, r0
 8011348:	460c      	mov	r4, r1
 801134a:	461a      	mov	r2, r3
 801134c:	4623      	mov	r3, r4
 801134e:	f04f 0000 	mov.w	r0, #0
 8011352:	4933      	ldr	r1, [pc, #204]	; (8011420 <setSVM_dq+0x648>)
 8011354:	f7f6 fec8 	bl	80080e8 <__aeabi_dsub>
 8011358:	4603      	mov	r3, r0
 801135a:	460c      	mov	r4, r1
 801135c:	4625      	mov	r5, r4
 801135e:	461c      	mov	r4, r3
 8011360:	4b30      	ldr	r3, [pc, #192]	; (8011424 <setSVM_dq+0x64c>)
 8011362:	681b      	ldr	r3, [r3, #0]
 8011364:	4618      	mov	r0, r3
 8011366:	f7f7 f81f 	bl	80083a8 <__aeabi_f2d>
 801136a:	4602      	mov	r2, r0
 801136c:	460b      	mov	r3, r1
 801136e:	4620      	mov	r0, r4
 8011370:	4629      	mov	r1, r5
 8011372:	f7f6 feb9 	bl	80080e8 <__aeabi_dsub>
 8011376:	4603      	mov	r3, r0
 8011378:	460c      	mov	r4, r1
 801137a:	4618      	mov	r0, r3
 801137c:	4621      	mov	r1, r4
 801137e:	f04f 0200 	mov.w	r2, #0
 8011382:	4b29      	ldr	r3, [pc, #164]	; (8011428 <setSVM_dq+0x650>)
 8011384:	f7f7 f868 	bl	8008458 <__aeabi_dmul>
 8011388:	4603      	mov	r3, r0
 801138a:	460c      	mov	r4, r1
 801138c:	4618      	mov	r0, r3
 801138e:	4621      	mov	r1, r4
 8011390:	f7f7 fafc 	bl	800898c <__aeabi_d2f>
 8011394:	4602      	mov	r2, r0
 8011396:	4b25      	ldr	r3, [pc, #148]	; (801142c <setSVM_dq+0x654>)
 8011398:	605a      	str	r2, [r3, #4]
 801139a:	4b24      	ldr	r3, [pc, #144]	; (801142c <setSVM_dq+0x654>)
 801139c:	ed93 7a01 	vldr	s14, [r3, #4]
 80113a0:	4b1e      	ldr	r3, [pc, #120]	; (801141c <setSVM_dq+0x644>)
 80113a2:	edd3 7a00 	vldr	s15, [r3]
 80113a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80113aa:	4b20      	ldr	r3, [pc, #128]	; (801142c <setSVM_dq+0x654>)
 80113ac:	edc3 7a02 	vstr	s15, [r3, #8]
 80113b0:	4b1e      	ldr	r3, [pc, #120]	; (801142c <setSVM_dq+0x654>)
 80113b2:	ed93 7a02 	vldr	s14, [r3, #8]
 80113b6:	4b1b      	ldr	r3, [pc, #108]	; (8011424 <setSVM_dq+0x64c>)
 80113b8:	edd3 7a00 	vldr	s15, [r3]
 80113bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80113c0:	4b1a      	ldr	r3, [pc, #104]	; (801142c <setSVM_dq+0x654>)
 80113c2:	edc3 7a00 	vstr	s15, [r3]
 80113c6:	bf00      	nop
	}


	if(duty[0] < -1.0f) duty[0] = -1.0f; else if (duty[0] > 1.0f) duty[0] = 1.0f;
 80113c8:	4b18      	ldr	r3, [pc, #96]	; (801142c <setSVM_dq+0x654>)
 80113ca:	edd3 7a00 	vldr	s15, [r3]
 80113ce:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80113d2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80113d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80113da:	d503      	bpl.n	80113e4 <setSVM_dq+0x60c>
 80113dc:	4b13      	ldr	r3, [pc, #76]	; (801142c <setSVM_dq+0x654>)
 80113de:	4a14      	ldr	r2, [pc, #80]	; (8011430 <setSVM_dq+0x658>)
 80113e0:	601a      	str	r2, [r3, #0]
 80113e2:	e00d      	b.n	8011400 <setSVM_dq+0x628>
 80113e4:	4b11      	ldr	r3, [pc, #68]	; (801142c <setSVM_dq+0x654>)
 80113e6:	edd3 7a00 	vldr	s15, [r3]
 80113ea:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80113ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80113f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80113f6:	dd03      	ble.n	8011400 <setSVM_dq+0x628>
 80113f8:	4b0c      	ldr	r3, [pc, #48]	; (801142c <setSVM_dq+0x654>)
 80113fa:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80113fe:	601a      	str	r2, [r3, #0]
	if(duty[1] < -1.0f) duty[1] = -1.0f; else if (duty[1] > 1.0f) duty[1] = 1.0f;
 8011400:	4b0a      	ldr	r3, [pc, #40]	; (801142c <setSVM_dq+0x654>)
 8011402:	edd3 7a01 	vldr	s15, [r3, #4]
 8011406:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 801140a:	eef4 7ac7 	vcmpe.f32	s15, s14
 801140e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011412:	d50f      	bpl.n	8011434 <setSVM_dq+0x65c>
 8011414:	4b05      	ldr	r3, [pc, #20]	; (801142c <setSVM_dq+0x654>)
 8011416:	4a06      	ldr	r2, [pc, #24]	; (8011430 <setSVM_dq+0x658>)
 8011418:	605a      	str	r2, [r3, #4]
 801141a:	e019      	b.n	8011450 <setSVM_dq+0x678>
 801141c:	2000410c 	.word	0x2000410c
 8011420:	3ff00000 	.word	0x3ff00000
 8011424:	20004110 	.word	0x20004110
 8011428:	3fe00000 	.word	0x3fe00000
 801142c:	20004114 	.word	0x20004114
 8011430:	bf800000 	.word	0xbf800000
 8011434:	4b3c      	ldr	r3, [pc, #240]	; (8011528 <setSVM_dq+0x750>)
 8011436:	edd3 7a01 	vldr	s15, [r3, #4]
 801143a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 801143e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8011442:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011446:	dd03      	ble.n	8011450 <setSVM_dq+0x678>
 8011448:	4b37      	ldr	r3, [pc, #220]	; (8011528 <setSVM_dq+0x750>)
 801144a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 801144e:	605a      	str	r2, [r3, #4]
	if(duty[2] < -1.0f) duty[2] = -1.0f; else if (duty[2] > 1.0f) duty[2] = 1.0f;
 8011450:	4b35      	ldr	r3, [pc, #212]	; (8011528 <setSVM_dq+0x750>)
 8011452:	edd3 7a02 	vldr	s15, [r3, #8]
 8011456:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 801145a:	eef4 7ac7 	vcmpe.f32	s15, s14
 801145e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8011462:	d503      	bpl.n	801146c <setSVM_dq+0x694>
 8011464:	4b30      	ldr	r3, [pc, #192]	; (8011528 <setSVM_dq+0x750>)
 8011466:	4a31      	ldr	r2, [pc, #196]	; (801152c <setSVM_dq+0x754>)
 8011468:	609a      	str	r2, [r3, #8]
 801146a:	e00d      	b.n	8011488 <setSVM_dq+0x6b0>
 801146c:	4b2e      	ldr	r3, [pc, #184]	; (8011528 <setSVM_dq+0x750>)
 801146e:	edd3 7a02 	vldr	s15, [r3, #8]
 8011472:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8011476:	eef4 7ac7 	vcmpe.f32	s15, s14
 801147a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801147e:	dd03      	ble.n	8011488 <setSVM_dq+0x6b0>
 8011480:	4b29      	ldr	r3, [pc, #164]	; (8011528 <setSVM_dq+0x750>)
 8011482:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8011486:	609a      	str	r2, [r3, #8]

	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_1, htim->Init.Period * (1.0f - (amp_u = duty[0])));
 8011488:	697b      	ldr	r3, [r7, #20]
 801148a:	68db      	ldr	r3, [r3, #12]
 801148c:	ee07 3a90 	vmov	s15, r3
 8011490:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8011494:	4b24      	ldr	r3, [pc, #144]	; (8011528 <setSVM_dq+0x750>)
 8011496:	edd3 7a00 	vldr	s15, [r3]
 801149a:	4b25      	ldr	r3, [pc, #148]	; (8011530 <setSVM_dq+0x758>)
 801149c:	edc3 7a00 	vstr	s15, [r3]
 80114a0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80114a4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80114a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80114ac:	697b      	ldr	r3, [r7, #20]
 80114ae:	681b      	ldr	r3, [r3, #0]
 80114b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80114b4:	ee17 2a90 	vmov	r2, s15
 80114b8:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_2, htim->Init.Period * (1.0f - (amp_v = duty[1])));
 80114ba:	697b      	ldr	r3, [r7, #20]
 80114bc:	68db      	ldr	r3, [r3, #12]
 80114be:	ee07 3a90 	vmov	s15, r3
 80114c2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80114c6:	4b18      	ldr	r3, [pc, #96]	; (8011528 <setSVM_dq+0x750>)
 80114c8:	edd3 7a01 	vldr	s15, [r3, #4]
 80114cc:	4b19      	ldr	r3, [pc, #100]	; (8011534 <setSVM_dq+0x75c>)
 80114ce:	edc3 7a00 	vstr	s15, [r3]
 80114d2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80114d6:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80114da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80114de:	697b      	ldr	r3, [r7, #20]
 80114e0:	681b      	ldr	r3, [r3, #0]
 80114e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80114e6:	ee17 2a90 	vmov	r2, s15
 80114ea:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(htim, TIM_CHANNEL_3, htim->Init.Period * (1.0f - (amp_w = duty[2])));
 80114ec:	697b      	ldr	r3, [r7, #20]
 80114ee:	68db      	ldr	r3, [r3, #12]
 80114f0:	ee07 3a90 	vmov	s15, r3
 80114f4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80114f8:	4b0b      	ldr	r3, [pc, #44]	; (8011528 <setSVM_dq+0x750>)
 80114fa:	edd3 7a02 	vldr	s15, [r3, #8]
 80114fe:	4b0e      	ldr	r3, [pc, #56]	; (8011538 <setSVM_dq+0x760>)
 8011500:	edc3 7a00 	vstr	s15, [r3]
 8011504:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8011508:	ee76 7ae7 	vsub.f32	s15, s13, s15
 801150c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8011510:	697b      	ldr	r3, [r7, #20]
 8011512:	681b      	ldr	r3, [r3, #0]
 8011514:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8011518:	ee17 2a90 	vmov	r2, s15
 801151c:	63da      	str	r2, [r3, #60]	; 0x3c


	return;
 801151e:	bf00      	nop
}
 8011520:	3718      	adds	r7, #24
 8011522:	46bd      	mov	sp, r7
 8011524:	bdb0      	pop	{r4, r5, r7, pc}
 8011526:	bf00      	nop
 8011528:	20004114 	.word	0x20004114
 801152c:	bf800000 	.word	0xbf800000
 8011530:	200040dc 	.word	0x200040dc
 8011534:	200040e0 	.word	0x200040e0
 8011538:	200040e4 	.word	0x200040e4

0801153c <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 801153c:	b580      	push	{r7, lr}
 801153e:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8011540:	4b18      	ldr	r3, [pc, #96]	; (80115a4 <MX_SPI2_Init+0x68>)
 8011542:	4a19      	ldr	r2, [pc, #100]	; (80115a8 <MX_SPI2_Init+0x6c>)
 8011544:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8011546:	4b17      	ldr	r3, [pc, #92]	; (80115a4 <MX_SPI2_Init+0x68>)
 8011548:	f44f 7282 	mov.w	r2, #260	; 0x104
 801154c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 801154e:	4b15      	ldr	r3, [pc, #84]	; (80115a4 <MX_SPI2_Init+0x68>)
 8011550:	2200      	movs	r2, #0
 8011552:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 8011554:	4b13      	ldr	r3, [pc, #76]	; (80115a4 <MX_SPI2_Init+0x68>)
 8011556:	f44f 6200 	mov.w	r2, #2048	; 0x800
 801155a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 801155c:	4b11      	ldr	r3, [pc, #68]	; (80115a4 <MX_SPI2_Init+0x68>)
 801155e:	2200      	movs	r2, #0
 8011560:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8011562:	4b10      	ldr	r3, [pc, #64]	; (80115a4 <MX_SPI2_Init+0x68>)
 8011564:	2201      	movs	r2, #1
 8011566:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8011568:	4b0e      	ldr	r3, [pc, #56]	; (80115a4 <MX_SPI2_Init+0x68>)
 801156a:	f44f 7200 	mov.w	r2, #512	; 0x200
 801156e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8011570:	4b0c      	ldr	r3, [pc, #48]	; (80115a4 <MX_SPI2_Init+0x68>)
 8011572:	2218      	movs	r2, #24
 8011574:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8011576:	4b0b      	ldr	r3, [pc, #44]	; (80115a4 <MX_SPI2_Init+0x68>)
 8011578:	2200      	movs	r2, #0
 801157a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 801157c:	4b09      	ldr	r3, [pc, #36]	; (80115a4 <MX_SPI2_Init+0x68>)
 801157e:	2200      	movs	r2, #0
 8011580:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8011582:	4b08      	ldr	r3, [pc, #32]	; (80115a4 <MX_SPI2_Init+0x68>)
 8011584:	2200      	movs	r2, #0
 8011586:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8011588:	4b06      	ldr	r3, [pc, #24]	; (80115a4 <MX_SPI2_Init+0x68>)
 801158a:	220a      	movs	r2, #10
 801158c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 801158e:	4805      	ldr	r0, [pc, #20]	; (80115a4 <MX_SPI2_Init+0x68>)
 8011590:	f7fa fc2a 	bl	800bde8 <HAL_SPI_Init>
 8011594:	4603      	mov	r3, r0
 8011596:	2b00      	cmp	r3, #0
 8011598:	d001      	beq.n	801159e <MX_SPI2_Init+0x62>
  {
    Error_Handler();
 801159a:	f7ff fbbb 	bl	8010d14 <Error_Handler>
  }

}
 801159e:	bf00      	nop
 80115a0:	bd80      	pop	{r7, pc}
 80115a2:	bf00      	nop
 80115a4:	200045a8 	.word	0x200045a8
 80115a8:	40003800 	.word	0x40003800

080115ac <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80115ac:	b580      	push	{r7, lr}
 80115ae:	af00      	add	r7, sp, #0

  hspi3.Instance = SPI3;
 80115b0:	4b17      	ldr	r3, [pc, #92]	; (8011610 <MX_SPI3_Init+0x64>)
 80115b2:	4a18      	ldr	r2, [pc, #96]	; (8011614 <MX_SPI3_Init+0x68>)
 80115b4:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80115b6:	4b16      	ldr	r3, [pc, #88]	; (8011610 <MX_SPI3_Init+0x64>)
 80115b8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80115bc:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80115be:	4b14      	ldr	r3, [pc, #80]	; (8011610 <MX_SPI3_Init+0x64>)
 80115c0:	2200      	movs	r2, #0
 80115c2:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80115c4:	4b12      	ldr	r3, [pc, #72]	; (8011610 <MX_SPI3_Init+0x64>)
 80115c6:	2200      	movs	r2, #0
 80115c8:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80115ca:	4b11      	ldr	r3, [pc, #68]	; (8011610 <MX_SPI3_Init+0x64>)
 80115cc:	2200      	movs	r2, #0
 80115ce:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 80115d0:	4b0f      	ldr	r3, [pc, #60]	; (8011610 <MX_SPI3_Init+0x64>)
 80115d2:	2201      	movs	r2, #1
 80115d4:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80115d6:	4b0e      	ldr	r3, [pc, #56]	; (8011610 <MX_SPI3_Init+0x64>)
 80115d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80115dc:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80115de:	4b0c      	ldr	r3, [pc, #48]	; (8011610 <MX_SPI3_Init+0x64>)
 80115e0:	2220      	movs	r2, #32
 80115e2:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80115e4:	4b0a      	ldr	r3, [pc, #40]	; (8011610 <MX_SPI3_Init+0x64>)
 80115e6:	2200      	movs	r2, #0
 80115e8:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80115ea:	4b09      	ldr	r3, [pc, #36]	; (8011610 <MX_SPI3_Init+0x64>)
 80115ec:	2200      	movs	r2, #0
 80115ee:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80115f0:	4b07      	ldr	r3, [pc, #28]	; (8011610 <MX_SPI3_Init+0x64>)
 80115f2:	2200      	movs	r2, #0
 80115f4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 80115f6:	4b06      	ldr	r3, [pc, #24]	; (8011610 <MX_SPI3_Init+0x64>)
 80115f8:	220a      	movs	r2, #10
 80115fa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80115fc:	4804      	ldr	r0, [pc, #16]	; (8011610 <MX_SPI3_Init+0x64>)
 80115fe:	f7fa fbf3 	bl	800bde8 <HAL_SPI_Init>
 8011602:	4603      	mov	r3, r0
 8011604:	2b00      	cmp	r3, #0
 8011606:	d001      	beq.n	801160c <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8011608:	f7ff fb84 	bl	8010d14 <Error_Handler>
  }

}
 801160c:	bf00      	nop
 801160e:	bd80      	pop	{r7, pc}
 8011610:	20004600 	.word	0x20004600
 8011614:	40003c00 	.word	0x40003c00

08011618 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8011618:	b580      	push	{r7, lr}
 801161a:	b08e      	sub	sp, #56	; 0x38
 801161c:	af00      	add	r7, sp, #0
 801161e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8011620:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8011624:	2200      	movs	r2, #0
 8011626:	601a      	str	r2, [r3, #0]
 8011628:	605a      	str	r2, [r3, #4]
 801162a:	609a      	str	r2, [r3, #8]
 801162c:	60da      	str	r2, [r3, #12]
 801162e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8011630:	687b      	ldr	r3, [r7, #4]
 8011632:	681b      	ldr	r3, [r3, #0]
 8011634:	4a5d      	ldr	r2, [pc, #372]	; (80117ac <HAL_SPI_MspInit+0x194>)
 8011636:	4293      	cmp	r3, r2
 8011638:	d163      	bne.n	8011702 <HAL_SPI_MspInit+0xea>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 801163a:	2300      	movs	r3, #0
 801163c:	623b      	str	r3, [r7, #32]
 801163e:	4b5c      	ldr	r3, [pc, #368]	; (80117b0 <HAL_SPI_MspInit+0x198>)
 8011640:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011642:	4a5b      	ldr	r2, [pc, #364]	; (80117b0 <HAL_SPI_MspInit+0x198>)
 8011644:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8011648:	6413      	str	r3, [r2, #64]	; 0x40
 801164a:	4b59      	ldr	r3, [pc, #356]	; (80117b0 <HAL_SPI_MspInit+0x198>)
 801164c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801164e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011652:	623b      	str	r3, [r7, #32]
 8011654:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8011656:	2300      	movs	r3, #0
 8011658:	61fb      	str	r3, [r7, #28]
 801165a:	4b55      	ldr	r3, [pc, #340]	; (80117b0 <HAL_SPI_MspInit+0x198>)
 801165c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801165e:	4a54      	ldr	r2, [pc, #336]	; (80117b0 <HAL_SPI_MspInit+0x198>)
 8011660:	f043 0304 	orr.w	r3, r3, #4
 8011664:	6313      	str	r3, [r2, #48]	; 0x30
 8011666:	4b52      	ldr	r3, [pc, #328]	; (80117b0 <HAL_SPI_MspInit+0x198>)
 8011668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801166a:	f003 0304 	and.w	r3, r3, #4
 801166e:	61fb      	str	r3, [r7, #28]
 8011670:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8011672:	2300      	movs	r3, #0
 8011674:	61bb      	str	r3, [r7, #24]
 8011676:	4b4e      	ldr	r3, [pc, #312]	; (80117b0 <HAL_SPI_MspInit+0x198>)
 8011678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801167a:	4a4d      	ldr	r2, [pc, #308]	; (80117b0 <HAL_SPI_MspInit+0x198>)
 801167c:	f043 0302 	orr.w	r3, r3, #2
 8011680:	6313      	str	r3, [r2, #48]	; 0x30
 8011682:	4b4b      	ldr	r3, [pc, #300]	; (80117b0 <HAL_SPI_MspInit+0x198>)
 8011684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011686:	f003 0302 	and.w	r3, r3, #2
 801168a:	61bb      	str	r3, [r7, #24]
 801168c:	69bb      	ldr	r3, [r7, #24]
    /**SPI2 GPIO Configuration    
    PC1     ------> SPI2_MOSI
    PC2     ------> SPI2_MISO
    PB10     ------> SPI2_SCK 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 801168e:	2302      	movs	r3, #2
 8011690:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011692:	2302      	movs	r3, #2
 8011694:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011696:	2300      	movs	r3, #0
 8011698:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801169a:	2303      	movs	r3, #3
 801169c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 801169e:	2307      	movs	r3, #7
 80116a0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80116a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80116a6:	4619      	mov	r1, r3
 80116a8:	4842      	ldr	r0, [pc, #264]	; (80117b4 <HAL_SPI_MspInit+0x19c>)
 80116aa:	f7f9 fcc9 	bl	800b040 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80116ae:	2304      	movs	r3, #4
 80116b0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80116b2:	2302      	movs	r3, #2
 80116b4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80116b6:	2300      	movs	r3, #0
 80116b8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80116ba:	2303      	movs	r3, #3
 80116bc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80116be:	2305      	movs	r3, #5
 80116c0:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80116c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80116c6:	4619      	mov	r1, r3
 80116c8:	483a      	ldr	r0, [pc, #232]	; (80117b4 <HAL_SPI_MspInit+0x19c>)
 80116ca:	f7f9 fcb9 	bl	800b040 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80116ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80116d2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80116d4:	2302      	movs	r3, #2
 80116d6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80116d8:	2300      	movs	r3, #0
 80116da:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80116dc:	2303      	movs	r3, #3
 80116de:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80116e0:	2305      	movs	r3, #5
 80116e2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80116e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80116e8:	4619      	mov	r1, r3
 80116ea:	4833      	ldr	r0, [pc, #204]	; (80117b8 <HAL_SPI_MspInit+0x1a0>)
 80116ec:	f7f9 fca8 	bl	800b040 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 80116f0:	2200      	movs	r2, #0
 80116f2:	2100      	movs	r1, #0
 80116f4:	2024      	movs	r0, #36	; 0x24
 80116f6:	f7f8 fdf0 	bl	800a2da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80116fa:	2024      	movs	r0, #36	; 0x24
 80116fc:	f7f8 fe09 	bl	800a312 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8011700:	e04f      	b.n	80117a2 <HAL_SPI_MspInit+0x18a>
  else if(spiHandle->Instance==SPI3)
 8011702:	687b      	ldr	r3, [r7, #4]
 8011704:	681b      	ldr	r3, [r3, #0]
 8011706:	4a2d      	ldr	r2, [pc, #180]	; (80117bc <HAL_SPI_MspInit+0x1a4>)
 8011708:	4293      	cmp	r3, r2
 801170a:	d14a      	bne.n	80117a2 <HAL_SPI_MspInit+0x18a>
    __HAL_RCC_SPI3_CLK_ENABLE();
 801170c:	2300      	movs	r3, #0
 801170e:	617b      	str	r3, [r7, #20]
 8011710:	4b27      	ldr	r3, [pc, #156]	; (80117b0 <HAL_SPI_MspInit+0x198>)
 8011712:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011714:	4a26      	ldr	r2, [pc, #152]	; (80117b0 <HAL_SPI_MspInit+0x198>)
 8011716:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 801171a:	6413      	str	r3, [r2, #64]	; 0x40
 801171c:	4b24      	ldr	r3, [pc, #144]	; (80117b0 <HAL_SPI_MspInit+0x198>)
 801171e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011720:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8011724:	617b      	str	r3, [r7, #20]
 8011726:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8011728:	2300      	movs	r3, #0
 801172a:	613b      	str	r3, [r7, #16]
 801172c:	4b20      	ldr	r3, [pc, #128]	; (80117b0 <HAL_SPI_MspInit+0x198>)
 801172e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011730:	4a1f      	ldr	r2, [pc, #124]	; (80117b0 <HAL_SPI_MspInit+0x198>)
 8011732:	f043 0302 	orr.w	r3, r3, #2
 8011736:	6313      	str	r3, [r2, #48]	; 0x30
 8011738:	4b1d      	ldr	r3, [pc, #116]	; (80117b0 <HAL_SPI_MspInit+0x198>)
 801173a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801173c:	f003 0302 	and.w	r3, r3, #2
 8011740:	613b      	str	r3, [r7, #16]
 8011742:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8011744:	2300      	movs	r3, #0
 8011746:	60fb      	str	r3, [r7, #12]
 8011748:	4b19      	ldr	r3, [pc, #100]	; (80117b0 <HAL_SPI_MspInit+0x198>)
 801174a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 801174c:	4a18      	ldr	r2, [pc, #96]	; (80117b0 <HAL_SPI_MspInit+0x198>)
 801174e:	f043 0304 	orr.w	r3, r3, #4
 8011752:	6313      	str	r3, [r2, #48]	; 0x30
 8011754:	4b16      	ldr	r3, [pc, #88]	; (80117b0 <HAL_SPI_MspInit+0x198>)
 8011756:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011758:	f003 0304 	and.w	r3, r3, #4
 801175c:	60fb      	str	r3, [r7, #12]
 801175e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8011760:	2304      	movs	r3, #4
 8011762:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011764:	2302      	movs	r3, #2
 8011766:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011768:	2300      	movs	r3, #0
 801176a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801176c:	2303      	movs	r3, #3
 801176e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8011770:	2307      	movs	r3, #7
 8011772:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8011774:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8011778:	4619      	mov	r1, r3
 801177a:	480f      	ldr	r0, [pc, #60]	; (80117b8 <HAL_SPI_MspInit+0x1a0>)
 801177c:	f7f9 fc60 	bl	800b040 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8011780:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8011784:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011786:	2302      	movs	r3, #2
 8011788:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801178a:	2300      	movs	r3, #0
 801178c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 801178e:	2303      	movs	r3, #3
 8011790:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8011792:	2306      	movs	r3, #6
 8011794:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8011796:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801179a:	4619      	mov	r1, r3
 801179c:	4805      	ldr	r0, [pc, #20]	; (80117b4 <HAL_SPI_MspInit+0x19c>)
 801179e:	f7f9 fc4f 	bl	800b040 <HAL_GPIO_Init>
}
 80117a2:	bf00      	nop
 80117a4:	3738      	adds	r7, #56	; 0x38
 80117a6:	46bd      	mov	sp, r7
 80117a8:	bd80      	pop	{r7, pc}
 80117aa:	bf00      	nop
 80117ac:	40003800 	.word	0x40003800
 80117b0:	40023800 	.word	0x40023800
 80117b4:	40020800 	.word	0x40020800
 80117b8:	40020400 	.word	0x40020400
 80117bc:	40003c00 	.word	0x40003c00

080117c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80117c0:	b580      	push	{r7, lr}
 80117c2:	b082      	sub	sp, #8
 80117c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80117c6:	2300      	movs	r3, #0
 80117c8:	607b      	str	r3, [r7, #4]
 80117ca:	4b10      	ldr	r3, [pc, #64]	; (801180c <HAL_MspInit+0x4c>)
 80117cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80117ce:	4a0f      	ldr	r2, [pc, #60]	; (801180c <HAL_MspInit+0x4c>)
 80117d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80117d4:	6453      	str	r3, [r2, #68]	; 0x44
 80117d6:	4b0d      	ldr	r3, [pc, #52]	; (801180c <HAL_MspInit+0x4c>)
 80117d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80117da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80117de:	607b      	str	r3, [r7, #4]
 80117e0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80117e2:	2300      	movs	r3, #0
 80117e4:	603b      	str	r3, [r7, #0]
 80117e6:	4b09      	ldr	r3, [pc, #36]	; (801180c <HAL_MspInit+0x4c>)
 80117e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80117ea:	4a08      	ldr	r2, [pc, #32]	; (801180c <HAL_MspInit+0x4c>)
 80117ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80117f0:	6413      	str	r3, [r2, #64]	; 0x40
 80117f2:	4b06      	ldr	r3, [pc, #24]	; (801180c <HAL_MspInit+0x4c>)
 80117f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80117f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80117fa:	603b      	str	r3, [r7, #0]
 80117fc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80117fe:	2007      	movs	r0, #7
 8011800:	f7f8 fd60 	bl	800a2c4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8011804:	bf00      	nop
 8011806:	3708      	adds	r7, #8
 8011808:	46bd      	mov	sp, r7
 801180a:	bd80      	pop	{r7, pc}
 801180c:	40023800 	.word	0x40023800

08011810 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8011810:	b480      	push	{r7}
 8011812:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8011814:	bf00      	nop
 8011816:	46bd      	mov	sp, r7
 8011818:	f85d 7b04 	ldr.w	r7, [sp], #4
 801181c:	4770      	bx	lr

0801181e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 801181e:	b480      	push	{r7}
 8011820:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8011822:	e7fe      	b.n	8011822 <HardFault_Handler+0x4>

08011824 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8011824:	b480      	push	{r7}
 8011826:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8011828:	e7fe      	b.n	8011828 <MemManage_Handler+0x4>

0801182a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 801182a:	b480      	push	{r7}
 801182c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 801182e:	e7fe      	b.n	801182e <BusFault_Handler+0x4>

08011830 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8011830:	b480      	push	{r7}
 8011832:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8011834:	e7fe      	b.n	8011834 <UsageFault_Handler+0x4>

08011836 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8011836:	b480      	push	{r7}
 8011838:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 801183a:	bf00      	nop
 801183c:	46bd      	mov	sp, r7
 801183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011842:	4770      	bx	lr

08011844 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8011844:	b480      	push	{r7}
 8011846:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8011848:	bf00      	nop
 801184a:	46bd      	mov	sp, r7
 801184c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011850:	4770      	bx	lr

08011852 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8011852:	b480      	push	{r7}
 8011854:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8011856:	bf00      	nop
 8011858:	46bd      	mov	sp, r7
 801185a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801185e:	4770      	bx	lr

08011860 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8011860:	b580      	push	{r7, lr}
 8011862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8011864:	f7f7 fab4 	bl	8008dd0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8011868:	bf00      	nop
 801186a:	bd80      	pop	{r7, pc}

0801186c <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupt.
  */
void CAN1_TX_IRQHandler(void)
{
 801186c:	b580      	push	{r7, lr}
 801186e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8011870:	4802      	ldr	r0, [pc, #8]	; (801187c <CAN1_TX_IRQHandler+0x10>)
 8011872:	f7f8 fa4c 	bl	8009d0e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8011876:	bf00      	nop
 8011878:	bd80      	pop	{r7, pc}
 801187a:	bf00      	nop
 801187c:	20004534 	.word	0x20004534

08011880 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8011880:	b580      	push	{r7, lr}
 8011882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8011884:	4802      	ldr	r0, [pc, #8]	; (8011890 <CAN1_RX0_IRQHandler+0x10>)
 8011886:	f7f8 fa42 	bl	8009d0e <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 801188a:	bf00      	nop
 801188c:	bd80      	pop	{r7, pc}
 801188e:	bf00      	nop
 8011890:	20004534 	.word	0x20004534

08011894 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8011894:	b580      	push	{r7, lr}
 8011896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8011898:	4802      	ldr	r0, [pc, #8]	; (80118a4 <SPI2_IRQHandler+0x10>)
 801189a:	f7fa fd3f 	bl	800c31c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 801189e:	bf00      	nop
 80118a0:	bd80      	pop	{r7, pc}
 80118a2:	bf00      	nop
 80118a4:	200045a8 	.word	0x200045a8

080118a8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80118a8:	b580      	push	{r7, lr}
 80118aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80118ac:	4802      	ldr	r0, [pc, #8]	; (80118b8 <USART2_IRQHandler+0x10>)
 80118ae:	f7fc f993 	bl	800dbd8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80118b2:	bf00      	nop
 80118b4:	bd80      	pop	{r7, pc}
 80118b6:	bf00      	nop
 80118b8:	20004698 	.word	0x20004698

080118bc <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 80118bc:	b580      	push	{r7, lr}
 80118be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80118c0:	4802      	ldr	r0, [pc, #8]	; (80118cc <TIM8_UP_TIM13_IRQHandler+0x10>)
 80118c2:	f7fb f9bd 	bl	800cc40 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 80118c6:	bf00      	nop
 80118c8:	bd80      	pop	{r7, pc}
 80118ca:	bf00      	nop
 80118cc:	20004658 	.word	0x20004658

080118d0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80118d0:	b580      	push	{r7, lr}
 80118d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80118d4:	4802      	ldr	r0, [pc, #8]	; (80118e0 <DMA2_Stream0_IRQHandler+0x10>)
 80118d6:	f7f8 fe67 	bl	800a5a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80118da:	bf00      	nop
 80118dc:	bd80      	pop	{r7, pc}
 80118de:	bf00      	nop
 80118e0:	20004428 	.word	0x20004428

080118e4 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 80118e4:	b580      	push	{r7, lr}
 80118e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 80118e8:	4802      	ldr	r0, [pc, #8]	; (80118f4 <DMA2_Stream1_IRQHandler+0x10>)
 80118ea:	f7f8 fe5d 	bl	800a5a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 80118ee:	bf00      	nop
 80118f0:	bd80      	pop	{r7, pc}
 80118f2:	bf00      	nop
 80118f4:	20004338 	.word	0x20004338

080118f8 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80118f8:	b580      	push	{r7, lr}
 80118fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80118fc:	4802      	ldr	r0, [pc, #8]	; (8011908 <DMA2_Stream2_IRQHandler+0x10>)
 80118fe:	f7f8 fe53 	bl	800a5a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8011902:	bf00      	nop
 8011904:	bd80      	pop	{r7, pc}
 8011906:	bf00      	nop
 8011908:	20004488 	.word	0x20004488

0801190c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 801190c:	b580      	push	{r7, lr}
 801190e:	b086      	sub	sp, #24
 8011910:	af00      	add	r7, sp, #0
 8011912:	60f8      	str	r0, [r7, #12]
 8011914:	60b9      	str	r1, [r7, #8]
 8011916:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8011918:	2300      	movs	r3, #0
 801191a:	617b      	str	r3, [r7, #20]
 801191c:	e00a      	b.n	8011934 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 801191e:	f3af 8000 	nop.w
 8011922:	4601      	mov	r1, r0
 8011924:	68bb      	ldr	r3, [r7, #8]
 8011926:	1c5a      	adds	r2, r3, #1
 8011928:	60ba      	str	r2, [r7, #8]
 801192a:	b2ca      	uxtb	r2, r1
 801192c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 801192e:	697b      	ldr	r3, [r7, #20]
 8011930:	3301      	adds	r3, #1
 8011932:	617b      	str	r3, [r7, #20]
 8011934:	697a      	ldr	r2, [r7, #20]
 8011936:	687b      	ldr	r3, [r7, #4]
 8011938:	429a      	cmp	r2, r3
 801193a:	dbf0      	blt.n	801191e <_read+0x12>
	}

return len;
 801193c:	687b      	ldr	r3, [r7, #4]
}
 801193e:	4618      	mov	r0, r3
 8011940:	3718      	adds	r7, #24
 8011942:	46bd      	mov	sp, r7
 8011944:	bd80      	pop	{r7, pc}

08011946 <_close>:
	}
	return len;
}

int _close(int file)
{
 8011946:	b480      	push	{r7}
 8011948:	b083      	sub	sp, #12
 801194a:	af00      	add	r7, sp, #0
 801194c:	6078      	str	r0, [r7, #4]
	return -1;
 801194e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8011952:	4618      	mov	r0, r3
 8011954:	370c      	adds	r7, #12
 8011956:	46bd      	mov	sp, r7
 8011958:	f85d 7b04 	ldr.w	r7, [sp], #4
 801195c:	4770      	bx	lr

0801195e <_fstat>:


int _fstat(int file, struct stat *st)
{
 801195e:	b480      	push	{r7}
 8011960:	b083      	sub	sp, #12
 8011962:	af00      	add	r7, sp, #0
 8011964:	6078      	str	r0, [r7, #4]
 8011966:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8011968:	683b      	ldr	r3, [r7, #0]
 801196a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 801196e:	605a      	str	r2, [r3, #4]
	return 0;
 8011970:	2300      	movs	r3, #0
}
 8011972:	4618      	mov	r0, r3
 8011974:	370c      	adds	r7, #12
 8011976:	46bd      	mov	sp, r7
 8011978:	f85d 7b04 	ldr.w	r7, [sp], #4
 801197c:	4770      	bx	lr

0801197e <_isatty>:

int _isatty(int file)
{
 801197e:	b480      	push	{r7}
 8011980:	b083      	sub	sp, #12
 8011982:	af00      	add	r7, sp, #0
 8011984:	6078      	str	r0, [r7, #4]
	return 1;
 8011986:	2301      	movs	r3, #1
}
 8011988:	4618      	mov	r0, r3
 801198a:	370c      	adds	r7, #12
 801198c:	46bd      	mov	sp, r7
 801198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011992:	4770      	bx	lr

08011994 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8011994:	b480      	push	{r7}
 8011996:	b085      	sub	sp, #20
 8011998:	af00      	add	r7, sp, #0
 801199a:	60f8      	str	r0, [r7, #12]
 801199c:	60b9      	str	r1, [r7, #8]
 801199e:	607a      	str	r2, [r7, #4]
	return 0;
 80119a0:	2300      	movs	r3, #0
}
 80119a2:	4618      	mov	r0, r3
 80119a4:	3714      	adds	r7, #20
 80119a6:	46bd      	mov	sp, r7
 80119a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80119ac:	4770      	bx	lr
	...

080119b0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80119b0:	b580      	push	{r7, lr}
 80119b2:	b084      	sub	sp, #16
 80119b4:	af00      	add	r7, sp, #0
 80119b6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80119b8:	4b11      	ldr	r3, [pc, #68]	; (8011a00 <_sbrk+0x50>)
 80119ba:	681b      	ldr	r3, [r3, #0]
 80119bc:	2b00      	cmp	r3, #0
 80119be:	d102      	bne.n	80119c6 <_sbrk+0x16>
		heap_end = &end;
 80119c0:	4b0f      	ldr	r3, [pc, #60]	; (8011a00 <_sbrk+0x50>)
 80119c2:	4a10      	ldr	r2, [pc, #64]	; (8011a04 <_sbrk+0x54>)
 80119c4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80119c6:	4b0e      	ldr	r3, [pc, #56]	; (8011a00 <_sbrk+0x50>)
 80119c8:	681b      	ldr	r3, [r3, #0]
 80119ca:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80119cc:	4b0c      	ldr	r3, [pc, #48]	; (8011a00 <_sbrk+0x50>)
 80119ce:	681a      	ldr	r2, [r3, #0]
 80119d0:	687b      	ldr	r3, [r7, #4]
 80119d2:	4413      	add	r3, r2
 80119d4:	466a      	mov	r2, sp
 80119d6:	4293      	cmp	r3, r2
 80119d8:	d907      	bls.n	80119ea <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80119da:	f000 fa49 	bl	8011e70 <__errno>
 80119de:	4602      	mov	r2, r0
 80119e0:	230c      	movs	r3, #12
 80119e2:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80119e4:	f04f 33ff 	mov.w	r3, #4294967295
 80119e8:	e006      	b.n	80119f8 <_sbrk+0x48>
	}

	heap_end += incr;
 80119ea:	4b05      	ldr	r3, [pc, #20]	; (8011a00 <_sbrk+0x50>)
 80119ec:	681a      	ldr	r2, [r3, #0]
 80119ee:	687b      	ldr	r3, [r7, #4]
 80119f0:	4413      	add	r3, r2
 80119f2:	4a03      	ldr	r2, [pc, #12]	; (8011a00 <_sbrk+0x50>)
 80119f4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80119f6:	68fb      	ldr	r3, [r7, #12]
}
 80119f8:	4618      	mov	r0, r3
 80119fa:	3710      	adds	r7, #16
 80119fc:	46bd      	mov	sp, r7
 80119fe:	bd80      	pop	{r7, pc}
 8011a00:	20004120 	.word	0x20004120
 8011a04:	200046e0 	.word	0x200046e0

08011a08 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8011a08:	b480      	push	{r7}
 8011a0a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8011a0c:	4b16      	ldr	r3, [pc, #88]	; (8011a68 <SystemInit+0x60>)
 8011a0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8011a12:	4a15      	ldr	r2, [pc, #84]	; (8011a68 <SystemInit+0x60>)
 8011a14:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8011a18:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8011a1c:	4b13      	ldr	r3, [pc, #76]	; (8011a6c <SystemInit+0x64>)
 8011a1e:	681b      	ldr	r3, [r3, #0]
 8011a20:	4a12      	ldr	r2, [pc, #72]	; (8011a6c <SystemInit+0x64>)
 8011a22:	f043 0301 	orr.w	r3, r3, #1
 8011a26:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8011a28:	4b10      	ldr	r3, [pc, #64]	; (8011a6c <SystemInit+0x64>)
 8011a2a:	2200      	movs	r2, #0
 8011a2c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8011a2e:	4b0f      	ldr	r3, [pc, #60]	; (8011a6c <SystemInit+0x64>)
 8011a30:	681b      	ldr	r3, [r3, #0]
 8011a32:	4a0e      	ldr	r2, [pc, #56]	; (8011a6c <SystemInit+0x64>)
 8011a34:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8011a38:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8011a3c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8011a3e:	4b0b      	ldr	r3, [pc, #44]	; (8011a6c <SystemInit+0x64>)
 8011a40:	4a0b      	ldr	r2, [pc, #44]	; (8011a70 <SystemInit+0x68>)
 8011a42:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8011a44:	4b09      	ldr	r3, [pc, #36]	; (8011a6c <SystemInit+0x64>)
 8011a46:	681b      	ldr	r3, [r3, #0]
 8011a48:	4a08      	ldr	r2, [pc, #32]	; (8011a6c <SystemInit+0x64>)
 8011a4a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8011a4e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8011a50:	4b06      	ldr	r3, [pc, #24]	; (8011a6c <SystemInit+0x64>)
 8011a52:	2200      	movs	r2, #0
 8011a54:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8011a56:	4b04      	ldr	r3, [pc, #16]	; (8011a68 <SystemInit+0x60>)
 8011a58:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8011a5c:	609a      	str	r2, [r3, #8]
#endif
}
 8011a5e:	bf00      	nop
 8011a60:	46bd      	mov	sp, r7
 8011a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a66:	4770      	bx	lr
 8011a68:	e000ed00 	.word	0xe000ed00
 8011a6c:	40023800 	.word	0x40023800
 8011a70:	24003010 	.word	0x24003010

08011a74 <MX_TIM8_Init>:

TIM_HandleTypeDef htim8;

/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8011a74:	b580      	push	{r7, lr}
 8011a76:	b096      	sub	sp, #88	; 0x58
 8011a78:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8011a7a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8011a7e:	2200      	movs	r2, #0
 8011a80:	601a      	str	r2, [r3, #0]
 8011a82:	605a      	str	r2, [r3, #4]
 8011a84:	609a      	str	r2, [r3, #8]
 8011a86:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8011a88:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8011a8c:	2200      	movs	r2, #0
 8011a8e:	601a      	str	r2, [r3, #0]
 8011a90:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8011a92:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8011a96:	2200      	movs	r2, #0
 8011a98:	601a      	str	r2, [r3, #0]
 8011a9a:	605a      	str	r2, [r3, #4]
 8011a9c:	609a      	str	r2, [r3, #8]
 8011a9e:	60da      	str	r2, [r3, #12]
 8011aa0:	611a      	str	r2, [r3, #16]
 8011aa2:	615a      	str	r2, [r3, #20]
 8011aa4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8011aa6:	1d3b      	adds	r3, r7, #4
 8011aa8:	2220      	movs	r2, #32
 8011aaa:	2100      	movs	r1, #0
 8011aac:	4618      	mov	r0, r3
 8011aae:	f000 fa14 	bl	8011eda <memset>

  htim8.Instance = TIM8;
 8011ab2:	4b4a      	ldr	r3, [pc, #296]	; (8011bdc <MX_TIM8_Init+0x168>)
 8011ab4:	4a4a      	ldr	r2, [pc, #296]	; (8011be0 <MX_TIM8_Init+0x16c>)
 8011ab6:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8011ab8:	4b48      	ldr	r3, [pc, #288]	; (8011bdc <MX_TIM8_Init+0x168>)
 8011aba:	2200      	movs	r2, #0
 8011abc:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8011abe:	4b47      	ldr	r3, [pc, #284]	; (8011bdc <MX_TIM8_Init+0x168>)
 8011ac0:	2220      	movs	r2, #32
 8011ac2:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 8000;
 8011ac4:	4b45      	ldr	r3, [pc, #276]	; (8011bdc <MX_TIM8_Init+0x168>)
 8011ac6:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8011aca:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8011acc:	4b43      	ldr	r3, [pc, #268]	; (8011bdc <MX_TIM8_Init+0x168>)
 8011ace:	2200      	movs	r2, #0
 8011ad0:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8011ad2:	4b42      	ldr	r3, [pc, #264]	; (8011bdc <MX_TIM8_Init+0x168>)
 8011ad4:	2200      	movs	r2, #0
 8011ad6:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8011ad8:	4b40      	ldr	r3, [pc, #256]	; (8011bdc <MX_TIM8_Init+0x168>)
 8011ada:	2200      	movs	r2, #0
 8011adc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8011ade:	483f      	ldr	r0, [pc, #252]	; (8011bdc <MX_TIM8_Init+0x168>)
 8011ae0:	f7fa ff30 	bl	800c944 <HAL_TIM_Base_Init>
 8011ae4:	4603      	mov	r3, r0
 8011ae6:	2b00      	cmp	r3, #0
 8011ae8:	d001      	beq.n	8011aee <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 8011aea:	f7ff f913 	bl	8010d14 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8011aee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011af2:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8011af4:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8011af8:	4619      	mov	r1, r3
 8011afa:	4838      	ldr	r0, [pc, #224]	; (8011bdc <MX_TIM8_Init+0x168>)
 8011afc:	f7fb fa95 	bl	800d02a <HAL_TIM_ConfigClockSource>
 8011b00:	4603      	mov	r3, r0
 8011b02:	2b00      	cmp	r3, #0
 8011b04:	d001      	beq.n	8011b0a <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8011b06:	f7ff f905 	bl	8010d14 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8011b0a:	4834      	ldr	r0, [pc, #208]	; (8011bdc <MX_TIM8_Init+0x168>)
 8011b0c:	f7fa ff45 	bl	800c99a <HAL_TIM_PWM_Init>
 8011b10:	4603      	mov	r3, r0
 8011b12:	2b00      	cmp	r3, #0
 8011b14:	d001      	beq.n	8011b1a <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8011b16:	f7ff f8fd 	bl	8010d14 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8011b1a:	2320      	movs	r3, #32
 8011b1c:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8011b1e:	2300      	movs	r3, #0
 8011b20:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8011b22:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8011b26:	4619      	mov	r1, r3
 8011b28:	482c      	ldr	r0, [pc, #176]	; (8011bdc <MX_TIM8_Init+0x168>)
 8011b2a:	f7fb ff37 	bl	800d99c <HAL_TIMEx_MasterConfigSynchronization>
 8011b2e:	4603      	mov	r3, r0
 8011b30:	2b00      	cmp	r3, #0
 8011b32:	d001      	beq.n	8011b38 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8011b34:	f7ff f8ee 	bl	8010d14 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8011b38:	2360      	movs	r3, #96	; 0x60
 8011b3a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 4000;
 8011b3c:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 8011b40:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8011b42:	2300      	movs	r3, #0
 8011b44:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8011b46:	2300      	movs	r3, #0
 8011b48:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8011b4a:	2300      	movs	r3, #0
 8011b4c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8011b4e:	2300      	movs	r3, #0
 8011b50:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8011b52:	2300      	movs	r3, #0
 8011b54:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8011b56:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8011b5a:	2200      	movs	r2, #0
 8011b5c:	4619      	mov	r1, r3
 8011b5e:	481f      	ldr	r0, [pc, #124]	; (8011bdc <MX_TIM8_Init+0x168>)
 8011b60:	f7fb f976 	bl	800ce50 <HAL_TIM_PWM_ConfigChannel>
 8011b64:	4603      	mov	r3, r0
 8011b66:	2b00      	cmp	r3, #0
 8011b68:	d001      	beq.n	8011b6e <MX_TIM8_Init+0xfa>
  {
    Error_Handler();
 8011b6a:	f7ff f8d3 	bl	8010d14 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8011b6e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8011b72:	2204      	movs	r2, #4
 8011b74:	4619      	mov	r1, r3
 8011b76:	4819      	ldr	r0, [pc, #100]	; (8011bdc <MX_TIM8_Init+0x168>)
 8011b78:	f7fb f96a 	bl	800ce50 <HAL_TIM_PWM_ConfigChannel>
 8011b7c:	4603      	mov	r3, r0
 8011b7e:	2b00      	cmp	r3, #0
 8011b80:	d001      	beq.n	8011b86 <MX_TIM8_Init+0x112>
  {
    Error_Handler();
 8011b82:	f7ff f8c7 	bl	8010d14 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8011b86:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8011b8a:	2208      	movs	r2, #8
 8011b8c:	4619      	mov	r1, r3
 8011b8e:	4813      	ldr	r0, [pc, #76]	; (8011bdc <MX_TIM8_Init+0x168>)
 8011b90:	f7fb f95e 	bl	800ce50 <HAL_TIM_PWM_ConfigChannel>
 8011b94:	4603      	mov	r3, r0
 8011b96:	2b00      	cmp	r3, #0
 8011b98:	d001      	beq.n	8011b9e <MX_TIM8_Init+0x12a>
  {
    Error_Handler();
 8011b9a:	f7ff f8bb 	bl	8010d14 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8011b9e:	2300      	movs	r3, #0
 8011ba0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8011ba2:	2300      	movs	r3, #0
 8011ba4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8011ba6:	2300      	movs	r3, #0
 8011ba8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8011baa:	2300      	movs	r3, #0
 8011bac:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8011bae:	2300      	movs	r3, #0
 8011bb0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_LOW;
 8011bb2:	2300      	movs	r3, #0
 8011bb4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8011bb6:	2300      	movs	r3, #0
 8011bb8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8011bba:	1d3b      	adds	r3, r7, #4
 8011bbc:	4619      	mov	r1, r3
 8011bbe:	4807      	ldr	r0, [pc, #28]	; (8011bdc <MX_TIM8_Init+0x168>)
 8011bc0:	f7fb ff31 	bl	800da26 <HAL_TIMEx_ConfigBreakDeadTime>
 8011bc4:	4603      	mov	r3, r0
 8011bc6:	2b00      	cmp	r3, #0
 8011bc8:	d001      	beq.n	8011bce <MX_TIM8_Init+0x15a>
  {
    Error_Handler();
 8011bca:	f7ff f8a3 	bl	8010d14 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim8);
 8011bce:	4803      	ldr	r0, [pc, #12]	; (8011bdc <MX_TIM8_Init+0x168>)
 8011bd0:	f000 f830 	bl	8011c34 <HAL_TIM_MspPostInit>

}
 8011bd4:	bf00      	nop
 8011bd6:	3758      	adds	r7, #88	; 0x58
 8011bd8:	46bd      	mov	sp, r7
 8011bda:	bd80      	pop	{r7, pc}
 8011bdc:	20004658 	.word	0x20004658
 8011be0:	40010400 	.word	0x40010400

08011be4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8011be4:	b580      	push	{r7, lr}
 8011be6:	b084      	sub	sp, #16
 8011be8:	af00      	add	r7, sp, #0
 8011bea:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM8)
 8011bec:	687b      	ldr	r3, [r7, #4]
 8011bee:	681b      	ldr	r3, [r3, #0]
 8011bf0:	4a0e      	ldr	r2, [pc, #56]	; (8011c2c <HAL_TIM_Base_MspInit+0x48>)
 8011bf2:	4293      	cmp	r3, r2
 8011bf4:	d115      	bne.n	8011c22 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* TIM8 clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8011bf6:	2300      	movs	r3, #0
 8011bf8:	60fb      	str	r3, [r7, #12]
 8011bfa:	4b0d      	ldr	r3, [pc, #52]	; (8011c30 <HAL_TIM_Base_MspInit+0x4c>)
 8011bfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011bfe:	4a0c      	ldr	r2, [pc, #48]	; (8011c30 <HAL_TIM_Base_MspInit+0x4c>)
 8011c00:	f043 0302 	orr.w	r3, r3, #2
 8011c04:	6453      	str	r3, [r2, #68]	; 0x44
 8011c06:	4b0a      	ldr	r3, [pc, #40]	; (8011c30 <HAL_TIM_Base_MspInit+0x4c>)
 8011c08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011c0a:	f003 0302 	and.w	r3, r3, #2
 8011c0e:	60fb      	str	r3, [r7, #12]
 8011c10:	68fb      	ldr	r3, [r7, #12]

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8011c12:	2200      	movs	r2, #0
 8011c14:	2100      	movs	r1, #0
 8011c16:	202c      	movs	r0, #44	; 0x2c
 8011c18:	f7f8 fb5f 	bl	800a2da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 8011c1c:	202c      	movs	r0, #44	; 0x2c
 8011c1e:	f7f8 fb78 	bl	800a312 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8011c22:	bf00      	nop
 8011c24:	3710      	adds	r7, #16
 8011c26:	46bd      	mov	sp, r7
 8011c28:	bd80      	pop	{r7, pc}
 8011c2a:	bf00      	nop
 8011c2c:	40010400 	.word	0x40010400
 8011c30:	40023800 	.word	0x40023800

08011c34 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8011c34:	b580      	push	{r7, lr}
 8011c36:	b08a      	sub	sp, #40	; 0x28
 8011c38:	af00      	add	r7, sp, #0
 8011c3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8011c3c:	f107 0314 	add.w	r3, r7, #20
 8011c40:	2200      	movs	r2, #0
 8011c42:	601a      	str	r2, [r3, #0]
 8011c44:	605a      	str	r2, [r3, #4]
 8011c46:	609a      	str	r2, [r3, #8]
 8011c48:	60da      	str	r2, [r3, #12]
 8011c4a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM8)
 8011c4c:	687b      	ldr	r3, [r7, #4]
 8011c4e:	681b      	ldr	r3, [r3, #0]
 8011c50:	4a30      	ldr	r2, [pc, #192]	; (8011d14 <HAL_TIM_MspPostInit+0xe0>)
 8011c52:	4293      	cmp	r3, r2
 8011c54:	d15a      	bne.n	8011d0c <HAL_TIM_MspPostInit+0xd8>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8011c56:	2300      	movs	r3, #0
 8011c58:	613b      	str	r3, [r7, #16]
 8011c5a:	4b2f      	ldr	r3, [pc, #188]	; (8011d18 <HAL_TIM_MspPostInit+0xe4>)
 8011c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011c5e:	4a2e      	ldr	r2, [pc, #184]	; (8011d18 <HAL_TIM_MspPostInit+0xe4>)
 8011c60:	f043 0301 	orr.w	r3, r3, #1
 8011c64:	6313      	str	r3, [r2, #48]	; 0x30
 8011c66:	4b2c      	ldr	r3, [pc, #176]	; (8011d18 <HAL_TIM_MspPostInit+0xe4>)
 8011c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011c6a:	f003 0301 	and.w	r3, r3, #1
 8011c6e:	613b      	str	r3, [r7, #16]
 8011c70:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8011c72:	2300      	movs	r3, #0
 8011c74:	60fb      	str	r3, [r7, #12]
 8011c76:	4b28      	ldr	r3, [pc, #160]	; (8011d18 <HAL_TIM_MspPostInit+0xe4>)
 8011c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011c7a:	4a27      	ldr	r2, [pc, #156]	; (8011d18 <HAL_TIM_MspPostInit+0xe4>)
 8011c7c:	f043 0302 	orr.w	r3, r3, #2
 8011c80:	6313      	str	r3, [r2, #48]	; 0x30
 8011c82:	4b25      	ldr	r3, [pc, #148]	; (8011d18 <HAL_TIM_MspPostInit+0xe4>)
 8011c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011c86:	f003 0302 	and.w	r3, r3, #2
 8011c8a:	60fb      	str	r3, [r7, #12]
 8011c8c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8011c8e:	2300      	movs	r3, #0
 8011c90:	60bb      	str	r3, [r7, #8]
 8011c92:	4b21      	ldr	r3, [pc, #132]	; (8011d18 <HAL_TIM_MspPostInit+0xe4>)
 8011c94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011c96:	4a20      	ldr	r2, [pc, #128]	; (8011d18 <HAL_TIM_MspPostInit+0xe4>)
 8011c98:	f043 0304 	orr.w	r3, r3, #4
 8011c9c:	6313      	str	r3, [r2, #48]	; 0x30
 8011c9e:	4b1e      	ldr	r3, [pc, #120]	; (8011d18 <HAL_TIM_MspPostInit+0xe4>)
 8011ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011ca2:	f003 0304 	and.w	r3, r3, #4
 8011ca6:	60bb      	str	r3, [r7, #8]
 8011ca8:	68bb      	ldr	r3, [r7, #8]
    PB1     ------> TIM8_CH3N
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    PC8     ------> TIM8_CH3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8011caa:	2380      	movs	r3, #128	; 0x80
 8011cac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011cae:	2302      	movs	r3, #2
 8011cb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011cb2:	2300      	movs	r3, #0
 8011cb4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8011cb6:	2300      	movs	r3, #0
 8011cb8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8011cba:	2303      	movs	r3, #3
 8011cbc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8011cbe:	f107 0314 	add.w	r3, r7, #20
 8011cc2:	4619      	mov	r1, r3
 8011cc4:	4815      	ldr	r0, [pc, #84]	; (8011d1c <HAL_TIM_MspPostInit+0xe8>)
 8011cc6:	f7f9 f9bb 	bl	800b040 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8011cca:	2303      	movs	r3, #3
 8011ccc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011cce:	2302      	movs	r3, #2
 8011cd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011cd2:	2300      	movs	r3, #0
 8011cd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8011cd6:	2300      	movs	r3, #0
 8011cd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8011cda:	2303      	movs	r3, #3
 8011cdc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8011cde:	f107 0314 	add.w	r3, r7, #20
 8011ce2:	4619      	mov	r1, r3
 8011ce4:	480e      	ldr	r0, [pc, #56]	; (8011d20 <HAL_TIM_MspPostInit+0xec>)
 8011ce6:	f7f9 f9ab 	bl	800b040 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8011cea:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 8011cee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011cf0:	2302      	movs	r3, #2
 8011cf2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011cf4:	2300      	movs	r3, #0
 8011cf6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8011cf8:	2300      	movs	r3, #0
 8011cfa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8011cfc:	2303      	movs	r3, #3
 8011cfe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8011d00:	f107 0314 	add.w	r3, r7, #20
 8011d04:	4619      	mov	r1, r3
 8011d06:	4807      	ldr	r0, [pc, #28]	; (8011d24 <HAL_TIM_MspPostInit+0xf0>)
 8011d08:	f7f9 f99a 	bl	800b040 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8011d0c:	bf00      	nop
 8011d0e:	3728      	adds	r7, #40	; 0x28
 8011d10:	46bd      	mov	sp, r7
 8011d12:	bd80      	pop	{r7, pc}
 8011d14:	40010400 	.word	0x40010400
 8011d18:	40023800 	.word	0x40023800
 8011d1c:	40020000 	.word	0x40020000
 8011d20:	40020400 	.word	0x40020400
 8011d24:	40020800 	.word	0x40020800

08011d28 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8011d28:	b580      	push	{r7, lr}
 8011d2a:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 8011d2c:	4b11      	ldr	r3, [pc, #68]	; (8011d74 <MX_USART2_UART_Init+0x4c>)
 8011d2e:	4a12      	ldr	r2, [pc, #72]	; (8011d78 <MX_USART2_UART_Init+0x50>)
 8011d30:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8011d32:	4b10      	ldr	r3, [pc, #64]	; (8011d74 <MX_USART2_UART_Init+0x4c>)
 8011d34:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8011d38:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8011d3a:	4b0e      	ldr	r3, [pc, #56]	; (8011d74 <MX_USART2_UART_Init+0x4c>)
 8011d3c:	2200      	movs	r2, #0
 8011d3e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8011d40:	4b0c      	ldr	r3, [pc, #48]	; (8011d74 <MX_USART2_UART_Init+0x4c>)
 8011d42:	2200      	movs	r2, #0
 8011d44:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8011d46:	4b0b      	ldr	r3, [pc, #44]	; (8011d74 <MX_USART2_UART_Init+0x4c>)
 8011d48:	2200      	movs	r2, #0
 8011d4a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8011d4c:	4b09      	ldr	r3, [pc, #36]	; (8011d74 <MX_USART2_UART_Init+0x4c>)
 8011d4e:	220c      	movs	r2, #12
 8011d50:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8011d52:	4b08      	ldr	r3, [pc, #32]	; (8011d74 <MX_USART2_UART_Init+0x4c>)
 8011d54:	2200      	movs	r2, #0
 8011d56:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8011d58:	4b06      	ldr	r3, [pc, #24]	; (8011d74 <MX_USART2_UART_Init+0x4c>)
 8011d5a:	2200      	movs	r2, #0
 8011d5c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8011d5e:	4805      	ldr	r0, [pc, #20]	; (8011d74 <MX_USART2_UART_Init+0x4c>)
 8011d60:	f7fb feec 	bl	800db3c <HAL_UART_Init>
 8011d64:	4603      	mov	r3, r0
 8011d66:	2b00      	cmp	r3, #0
 8011d68:	d001      	beq.n	8011d6e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8011d6a:	f7fe ffd3 	bl	8010d14 <Error_Handler>
  }

}
 8011d6e:	bf00      	nop
 8011d70:	bd80      	pop	{r7, pc}
 8011d72:	bf00      	nop
 8011d74:	20004698 	.word	0x20004698
 8011d78:	40004400 	.word	0x40004400

08011d7c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8011d7c:	b580      	push	{r7, lr}
 8011d7e:	b08a      	sub	sp, #40	; 0x28
 8011d80:	af00      	add	r7, sp, #0
 8011d82:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8011d84:	f107 0314 	add.w	r3, r7, #20
 8011d88:	2200      	movs	r2, #0
 8011d8a:	601a      	str	r2, [r3, #0]
 8011d8c:	605a      	str	r2, [r3, #4]
 8011d8e:	609a      	str	r2, [r3, #8]
 8011d90:	60da      	str	r2, [r3, #12]
 8011d92:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8011d94:	687b      	ldr	r3, [r7, #4]
 8011d96:	681b      	ldr	r3, [r3, #0]
 8011d98:	4a1d      	ldr	r2, [pc, #116]	; (8011e10 <HAL_UART_MspInit+0x94>)
 8011d9a:	4293      	cmp	r3, r2
 8011d9c:	d133      	bne.n	8011e06 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8011d9e:	2300      	movs	r3, #0
 8011da0:	613b      	str	r3, [r7, #16]
 8011da2:	4b1c      	ldr	r3, [pc, #112]	; (8011e14 <HAL_UART_MspInit+0x98>)
 8011da4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011da6:	4a1b      	ldr	r2, [pc, #108]	; (8011e14 <HAL_UART_MspInit+0x98>)
 8011da8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8011dac:	6413      	str	r3, [r2, #64]	; 0x40
 8011dae:	4b19      	ldr	r3, [pc, #100]	; (8011e14 <HAL_UART_MspInit+0x98>)
 8011db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011db2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8011db6:	613b      	str	r3, [r7, #16]
 8011db8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8011dba:	2300      	movs	r3, #0
 8011dbc:	60fb      	str	r3, [r7, #12]
 8011dbe:	4b15      	ldr	r3, [pc, #84]	; (8011e14 <HAL_UART_MspInit+0x98>)
 8011dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011dc2:	4a14      	ldr	r2, [pc, #80]	; (8011e14 <HAL_UART_MspInit+0x98>)
 8011dc4:	f043 0301 	orr.w	r3, r3, #1
 8011dc8:	6313      	str	r3, [r2, #48]	; 0x30
 8011dca:	4b12      	ldr	r3, [pc, #72]	; (8011e14 <HAL_UART_MspInit+0x98>)
 8011dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011dce:	f003 0301 	and.w	r3, r3, #1
 8011dd2:	60fb      	str	r3, [r7, #12]
 8011dd4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8011dd6:	230c      	movs	r3, #12
 8011dd8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011dda:	2302      	movs	r3, #2
 8011ddc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8011dde:	2301      	movs	r3, #1
 8011de0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8011de2:	2303      	movs	r3, #3
 8011de4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8011de6:	2307      	movs	r3, #7
 8011de8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8011dea:	f107 0314 	add.w	r3, r7, #20
 8011dee:	4619      	mov	r1, r3
 8011df0:	4809      	ldr	r0, [pc, #36]	; (8011e18 <HAL_UART_MspInit+0x9c>)
 8011df2:	f7f9 f925 	bl	800b040 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8011df6:	2200      	movs	r2, #0
 8011df8:	2100      	movs	r1, #0
 8011dfa:	2026      	movs	r0, #38	; 0x26
 8011dfc:	f7f8 fa6d 	bl	800a2da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8011e00:	2026      	movs	r0, #38	; 0x26
 8011e02:	f7f8 fa86 	bl	800a312 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8011e06:	bf00      	nop
 8011e08:	3728      	adds	r7, #40	; 0x28
 8011e0a:	46bd      	mov	sp, r7
 8011e0c:	bd80      	pop	{r7, pc}
 8011e0e:	bf00      	nop
 8011e10:	40004400 	.word	0x40004400
 8011e14:	40023800 	.word	0x40023800
 8011e18:	40020000 	.word	0x40020000

08011e1c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8011e1c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8011e54 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8011e20:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8011e22:	e003      	b.n	8011e2c <LoopCopyDataInit>

08011e24 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8011e24:	4b0c      	ldr	r3, [pc, #48]	; (8011e58 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8011e26:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8011e28:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8011e2a:	3104      	adds	r1, #4

08011e2c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8011e2c:	480b      	ldr	r0, [pc, #44]	; (8011e5c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8011e2e:	4b0c      	ldr	r3, [pc, #48]	; (8011e60 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8011e30:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8011e32:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8011e34:	d3f6      	bcc.n	8011e24 <CopyDataInit>
  ldr  r2, =_sbss
 8011e36:	4a0b      	ldr	r2, [pc, #44]	; (8011e64 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8011e38:	e002      	b.n	8011e40 <LoopFillZerobss>

08011e3a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8011e3a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8011e3c:	f842 3b04 	str.w	r3, [r2], #4

08011e40 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8011e40:	4b09      	ldr	r3, [pc, #36]	; (8011e68 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8011e42:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8011e44:	d3f9      	bcc.n	8011e3a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8011e46:	f7ff fddf 	bl	8011a08 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8011e4a:	f000 f817 	bl	8011e7c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8011e4e:	f7fe fd05 	bl	801085c <main>
  bx  lr    
 8011e52:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8011e54:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8011e58:	08026b10 	.word	0x08026b10
  ldr  r0, =_sdata
 8011e5c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8011e60:	20000078 	.word	0x20000078
  ldr  r2, =_sbss
 8011e64:	20000078 	.word	0x20000078
  ldr  r3, = _ebss
 8011e68:	200046dc 	.word	0x200046dc

08011e6c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8011e6c:	e7fe      	b.n	8011e6c <ADC_IRQHandler>
	...

08011e70 <__errno>:
 8011e70:	4b01      	ldr	r3, [pc, #4]	; (8011e78 <__errno+0x8>)
 8011e72:	6818      	ldr	r0, [r3, #0]
 8011e74:	4770      	bx	lr
 8011e76:	bf00      	nop
 8011e78:	20000010 	.word	0x20000010

08011e7c <__libc_init_array>:
 8011e7c:	b570      	push	{r4, r5, r6, lr}
 8011e7e:	4e0d      	ldr	r6, [pc, #52]	; (8011eb4 <__libc_init_array+0x38>)
 8011e80:	4c0d      	ldr	r4, [pc, #52]	; (8011eb8 <__libc_init_array+0x3c>)
 8011e82:	1ba4      	subs	r4, r4, r6
 8011e84:	10a4      	asrs	r4, r4, #2
 8011e86:	2500      	movs	r5, #0
 8011e88:	42a5      	cmp	r5, r4
 8011e8a:	d109      	bne.n	8011ea0 <__libc_init_array+0x24>
 8011e8c:	4e0b      	ldr	r6, [pc, #44]	; (8011ebc <__libc_init_array+0x40>)
 8011e8e:	4c0c      	ldr	r4, [pc, #48]	; (8011ec0 <__libc_init_array+0x44>)
 8011e90:	f001 f85a 	bl	8012f48 <_init>
 8011e94:	1ba4      	subs	r4, r4, r6
 8011e96:	10a4      	asrs	r4, r4, #2
 8011e98:	2500      	movs	r5, #0
 8011e9a:	42a5      	cmp	r5, r4
 8011e9c:	d105      	bne.n	8011eaa <__libc_init_array+0x2e>
 8011e9e:	bd70      	pop	{r4, r5, r6, pc}
 8011ea0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8011ea4:	4798      	blx	r3
 8011ea6:	3501      	adds	r5, #1
 8011ea8:	e7ee      	b.n	8011e88 <__libc_init_array+0xc>
 8011eaa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8011eae:	4798      	blx	r3
 8011eb0:	3501      	adds	r5, #1
 8011eb2:	e7f2      	b.n	8011e9a <__libc_init_array+0x1e>
 8011eb4:	08026b08 	.word	0x08026b08
 8011eb8:	08026b08 	.word	0x08026b08
 8011ebc:	08026b08 	.word	0x08026b08
 8011ec0:	08026b0c 	.word	0x08026b0c

08011ec4 <memcpy>:
 8011ec4:	b510      	push	{r4, lr}
 8011ec6:	1e43      	subs	r3, r0, #1
 8011ec8:	440a      	add	r2, r1
 8011eca:	4291      	cmp	r1, r2
 8011ecc:	d100      	bne.n	8011ed0 <memcpy+0xc>
 8011ece:	bd10      	pop	{r4, pc}
 8011ed0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011ed4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011ed8:	e7f7      	b.n	8011eca <memcpy+0x6>

08011eda <memset>:
 8011eda:	4402      	add	r2, r0
 8011edc:	4603      	mov	r3, r0
 8011ede:	4293      	cmp	r3, r2
 8011ee0:	d100      	bne.n	8011ee4 <memset+0xa>
 8011ee2:	4770      	bx	lr
 8011ee4:	f803 1b01 	strb.w	r1, [r3], #1
 8011ee8:	e7f9      	b.n	8011ede <memset+0x4>
	...

08011eec <iprintf>:
 8011eec:	b40f      	push	{r0, r1, r2, r3}
 8011eee:	4b0a      	ldr	r3, [pc, #40]	; (8011f18 <iprintf+0x2c>)
 8011ef0:	b513      	push	{r0, r1, r4, lr}
 8011ef2:	681c      	ldr	r4, [r3, #0]
 8011ef4:	b124      	cbz	r4, 8011f00 <iprintf+0x14>
 8011ef6:	69a3      	ldr	r3, [r4, #24]
 8011ef8:	b913      	cbnz	r3, 8011f00 <iprintf+0x14>
 8011efa:	4620      	mov	r0, r4
 8011efc:	f000 fa22 	bl	8012344 <__sinit>
 8011f00:	ab05      	add	r3, sp, #20
 8011f02:	9a04      	ldr	r2, [sp, #16]
 8011f04:	68a1      	ldr	r1, [r4, #8]
 8011f06:	9301      	str	r3, [sp, #4]
 8011f08:	4620      	mov	r0, r4
 8011f0a:	f000 fbdb 	bl	80126c4 <_vfiprintf_r>
 8011f0e:	b002      	add	sp, #8
 8011f10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011f14:	b004      	add	sp, #16
 8011f16:	4770      	bx	lr
 8011f18:	20000010 	.word	0x20000010

08011f1c <_puts_r>:
 8011f1c:	b570      	push	{r4, r5, r6, lr}
 8011f1e:	460e      	mov	r6, r1
 8011f20:	4605      	mov	r5, r0
 8011f22:	b118      	cbz	r0, 8011f2c <_puts_r+0x10>
 8011f24:	6983      	ldr	r3, [r0, #24]
 8011f26:	b90b      	cbnz	r3, 8011f2c <_puts_r+0x10>
 8011f28:	f000 fa0c 	bl	8012344 <__sinit>
 8011f2c:	69ab      	ldr	r3, [r5, #24]
 8011f2e:	68ac      	ldr	r4, [r5, #8]
 8011f30:	b913      	cbnz	r3, 8011f38 <_puts_r+0x1c>
 8011f32:	4628      	mov	r0, r5
 8011f34:	f000 fa06 	bl	8012344 <__sinit>
 8011f38:	4b23      	ldr	r3, [pc, #140]	; (8011fc8 <_puts_r+0xac>)
 8011f3a:	429c      	cmp	r4, r3
 8011f3c:	d117      	bne.n	8011f6e <_puts_r+0x52>
 8011f3e:	686c      	ldr	r4, [r5, #4]
 8011f40:	89a3      	ldrh	r3, [r4, #12]
 8011f42:	071b      	lsls	r3, r3, #28
 8011f44:	d51d      	bpl.n	8011f82 <_puts_r+0x66>
 8011f46:	6923      	ldr	r3, [r4, #16]
 8011f48:	b1db      	cbz	r3, 8011f82 <_puts_r+0x66>
 8011f4a:	3e01      	subs	r6, #1
 8011f4c:	68a3      	ldr	r3, [r4, #8]
 8011f4e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8011f52:	3b01      	subs	r3, #1
 8011f54:	60a3      	str	r3, [r4, #8]
 8011f56:	b9e9      	cbnz	r1, 8011f94 <_puts_r+0x78>
 8011f58:	2b00      	cmp	r3, #0
 8011f5a:	da2e      	bge.n	8011fba <_puts_r+0x9e>
 8011f5c:	4622      	mov	r2, r4
 8011f5e:	210a      	movs	r1, #10
 8011f60:	4628      	mov	r0, r5
 8011f62:	f000 f83f 	bl	8011fe4 <__swbuf_r>
 8011f66:	3001      	adds	r0, #1
 8011f68:	d011      	beq.n	8011f8e <_puts_r+0x72>
 8011f6a:	200a      	movs	r0, #10
 8011f6c:	e011      	b.n	8011f92 <_puts_r+0x76>
 8011f6e:	4b17      	ldr	r3, [pc, #92]	; (8011fcc <_puts_r+0xb0>)
 8011f70:	429c      	cmp	r4, r3
 8011f72:	d101      	bne.n	8011f78 <_puts_r+0x5c>
 8011f74:	68ac      	ldr	r4, [r5, #8]
 8011f76:	e7e3      	b.n	8011f40 <_puts_r+0x24>
 8011f78:	4b15      	ldr	r3, [pc, #84]	; (8011fd0 <_puts_r+0xb4>)
 8011f7a:	429c      	cmp	r4, r3
 8011f7c:	bf08      	it	eq
 8011f7e:	68ec      	ldreq	r4, [r5, #12]
 8011f80:	e7de      	b.n	8011f40 <_puts_r+0x24>
 8011f82:	4621      	mov	r1, r4
 8011f84:	4628      	mov	r0, r5
 8011f86:	f000 f87f 	bl	8012088 <__swsetup_r>
 8011f8a:	2800      	cmp	r0, #0
 8011f8c:	d0dd      	beq.n	8011f4a <_puts_r+0x2e>
 8011f8e:	f04f 30ff 	mov.w	r0, #4294967295
 8011f92:	bd70      	pop	{r4, r5, r6, pc}
 8011f94:	2b00      	cmp	r3, #0
 8011f96:	da04      	bge.n	8011fa2 <_puts_r+0x86>
 8011f98:	69a2      	ldr	r2, [r4, #24]
 8011f9a:	429a      	cmp	r2, r3
 8011f9c:	dc06      	bgt.n	8011fac <_puts_r+0x90>
 8011f9e:	290a      	cmp	r1, #10
 8011fa0:	d004      	beq.n	8011fac <_puts_r+0x90>
 8011fa2:	6823      	ldr	r3, [r4, #0]
 8011fa4:	1c5a      	adds	r2, r3, #1
 8011fa6:	6022      	str	r2, [r4, #0]
 8011fa8:	7019      	strb	r1, [r3, #0]
 8011faa:	e7cf      	b.n	8011f4c <_puts_r+0x30>
 8011fac:	4622      	mov	r2, r4
 8011fae:	4628      	mov	r0, r5
 8011fb0:	f000 f818 	bl	8011fe4 <__swbuf_r>
 8011fb4:	3001      	adds	r0, #1
 8011fb6:	d1c9      	bne.n	8011f4c <_puts_r+0x30>
 8011fb8:	e7e9      	b.n	8011f8e <_puts_r+0x72>
 8011fba:	6823      	ldr	r3, [r4, #0]
 8011fbc:	200a      	movs	r0, #10
 8011fbe:	1c5a      	adds	r2, r3, #1
 8011fc0:	6022      	str	r2, [r4, #0]
 8011fc2:	7018      	strb	r0, [r3, #0]
 8011fc4:	e7e5      	b.n	8011f92 <_puts_r+0x76>
 8011fc6:	bf00      	nop
 8011fc8:	08026a7c 	.word	0x08026a7c
 8011fcc:	08026a9c 	.word	0x08026a9c
 8011fd0:	08026a5c 	.word	0x08026a5c

08011fd4 <puts>:
 8011fd4:	4b02      	ldr	r3, [pc, #8]	; (8011fe0 <puts+0xc>)
 8011fd6:	4601      	mov	r1, r0
 8011fd8:	6818      	ldr	r0, [r3, #0]
 8011fda:	f7ff bf9f 	b.w	8011f1c <_puts_r>
 8011fde:	bf00      	nop
 8011fe0:	20000010 	.word	0x20000010

08011fe4 <__swbuf_r>:
 8011fe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011fe6:	460e      	mov	r6, r1
 8011fe8:	4614      	mov	r4, r2
 8011fea:	4605      	mov	r5, r0
 8011fec:	b118      	cbz	r0, 8011ff6 <__swbuf_r+0x12>
 8011fee:	6983      	ldr	r3, [r0, #24]
 8011ff0:	b90b      	cbnz	r3, 8011ff6 <__swbuf_r+0x12>
 8011ff2:	f000 f9a7 	bl	8012344 <__sinit>
 8011ff6:	4b21      	ldr	r3, [pc, #132]	; (801207c <__swbuf_r+0x98>)
 8011ff8:	429c      	cmp	r4, r3
 8011ffa:	d12a      	bne.n	8012052 <__swbuf_r+0x6e>
 8011ffc:	686c      	ldr	r4, [r5, #4]
 8011ffe:	69a3      	ldr	r3, [r4, #24]
 8012000:	60a3      	str	r3, [r4, #8]
 8012002:	89a3      	ldrh	r3, [r4, #12]
 8012004:	071a      	lsls	r2, r3, #28
 8012006:	d52e      	bpl.n	8012066 <__swbuf_r+0x82>
 8012008:	6923      	ldr	r3, [r4, #16]
 801200a:	b363      	cbz	r3, 8012066 <__swbuf_r+0x82>
 801200c:	6923      	ldr	r3, [r4, #16]
 801200e:	6820      	ldr	r0, [r4, #0]
 8012010:	1ac0      	subs	r0, r0, r3
 8012012:	6963      	ldr	r3, [r4, #20]
 8012014:	b2f6      	uxtb	r6, r6
 8012016:	4283      	cmp	r3, r0
 8012018:	4637      	mov	r7, r6
 801201a:	dc04      	bgt.n	8012026 <__swbuf_r+0x42>
 801201c:	4621      	mov	r1, r4
 801201e:	4628      	mov	r0, r5
 8012020:	f000 f926 	bl	8012270 <_fflush_r>
 8012024:	bb28      	cbnz	r0, 8012072 <__swbuf_r+0x8e>
 8012026:	68a3      	ldr	r3, [r4, #8]
 8012028:	3b01      	subs	r3, #1
 801202a:	60a3      	str	r3, [r4, #8]
 801202c:	6823      	ldr	r3, [r4, #0]
 801202e:	1c5a      	adds	r2, r3, #1
 8012030:	6022      	str	r2, [r4, #0]
 8012032:	701e      	strb	r6, [r3, #0]
 8012034:	6963      	ldr	r3, [r4, #20]
 8012036:	3001      	adds	r0, #1
 8012038:	4283      	cmp	r3, r0
 801203a:	d004      	beq.n	8012046 <__swbuf_r+0x62>
 801203c:	89a3      	ldrh	r3, [r4, #12]
 801203e:	07db      	lsls	r3, r3, #31
 8012040:	d519      	bpl.n	8012076 <__swbuf_r+0x92>
 8012042:	2e0a      	cmp	r6, #10
 8012044:	d117      	bne.n	8012076 <__swbuf_r+0x92>
 8012046:	4621      	mov	r1, r4
 8012048:	4628      	mov	r0, r5
 801204a:	f000 f911 	bl	8012270 <_fflush_r>
 801204e:	b190      	cbz	r0, 8012076 <__swbuf_r+0x92>
 8012050:	e00f      	b.n	8012072 <__swbuf_r+0x8e>
 8012052:	4b0b      	ldr	r3, [pc, #44]	; (8012080 <__swbuf_r+0x9c>)
 8012054:	429c      	cmp	r4, r3
 8012056:	d101      	bne.n	801205c <__swbuf_r+0x78>
 8012058:	68ac      	ldr	r4, [r5, #8]
 801205a:	e7d0      	b.n	8011ffe <__swbuf_r+0x1a>
 801205c:	4b09      	ldr	r3, [pc, #36]	; (8012084 <__swbuf_r+0xa0>)
 801205e:	429c      	cmp	r4, r3
 8012060:	bf08      	it	eq
 8012062:	68ec      	ldreq	r4, [r5, #12]
 8012064:	e7cb      	b.n	8011ffe <__swbuf_r+0x1a>
 8012066:	4621      	mov	r1, r4
 8012068:	4628      	mov	r0, r5
 801206a:	f000 f80d 	bl	8012088 <__swsetup_r>
 801206e:	2800      	cmp	r0, #0
 8012070:	d0cc      	beq.n	801200c <__swbuf_r+0x28>
 8012072:	f04f 37ff 	mov.w	r7, #4294967295
 8012076:	4638      	mov	r0, r7
 8012078:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801207a:	bf00      	nop
 801207c:	08026a7c 	.word	0x08026a7c
 8012080:	08026a9c 	.word	0x08026a9c
 8012084:	08026a5c 	.word	0x08026a5c

08012088 <__swsetup_r>:
 8012088:	4b32      	ldr	r3, [pc, #200]	; (8012154 <__swsetup_r+0xcc>)
 801208a:	b570      	push	{r4, r5, r6, lr}
 801208c:	681d      	ldr	r5, [r3, #0]
 801208e:	4606      	mov	r6, r0
 8012090:	460c      	mov	r4, r1
 8012092:	b125      	cbz	r5, 801209e <__swsetup_r+0x16>
 8012094:	69ab      	ldr	r3, [r5, #24]
 8012096:	b913      	cbnz	r3, 801209e <__swsetup_r+0x16>
 8012098:	4628      	mov	r0, r5
 801209a:	f000 f953 	bl	8012344 <__sinit>
 801209e:	4b2e      	ldr	r3, [pc, #184]	; (8012158 <__swsetup_r+0xd0>)
 80120a0:	429c      	cmp	r4, r3
 80120a2:	d10f      	bne.n	80120c4 <__swsetup_r+0x3c>
 80120a4:	686c      	ldr	r4, [r5, #4]
 80120a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80120aa:	b29a      	uxth	r2, r3
 80120ac:	0715      	lsls	r5, r2, #28
 80120ae:	d42c      	bmi.n	801210a <__swsetup_r+0x82>
 80120b0:	06d0      	lsls	r0, r2, #27
 80120b2:	d411      	bmi.n	80120d8 <__swsetup_r+0x50>
 80120b4:	2209      	movs	r2, #9
 80120b6:	6032      	str	r2, [r6, #0]
 80120b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80120bc:	81a3      	strh	r3, [r4, #12]
 80120be:	f04f 30ff 	mov.w	r0, #4294967295
 80120c2:	e03e      	b.n	8012142 <__swsetup_r+0xba>
 80120c4:	4b25      	ldr	r3, [pc, #148]	; (801215c <__swsetup_r+0xd4>)
 80120c6:	429c      	cmp	r4, r3
 80120c8:	d101      	bne.n	80120ce <__swsetup_r+0x46>
 80120ca:	68ac      	ldr	r4, [r5, #8]
 80120cc:	e7eb      	b.n	80120a6 <__swsetup_r+0x1e>
 80120ce:	4b24      	ldr	r3, [pc, #144]	; (8012160 <__swsetup_r+0xd8>)
 80120d0:	429c      	cmp	r4, r3
 80120d2:	bf08      	it	eq
 80120d4:	68ec      	ldreq	r4, [r5, #12]
 80120d6:	e7e6      	b.n	80120a6 <__swsetup_r+0x1e>
 80120d8:	0751      	lsls	r1, r2, #29
 80120da:	d512      	bpl.n	8012102 <__swsetup_r+0x7a>
 80120dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80120de:	b141      	cbz	r1, 80120f2 <__swsetup_r+0x6a>
 80120e0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80120e4:	4299      	cmp	r1, r3
 80120e6:	d002      	beq.n	80120ee <__swsetup_r+0x66>
 80120e8:	4630      	mov	r0, r6
 80120ea:	f000 fa19 	bl	8012520 <_free_r>
 80120ee:	2300      	movs	r3, #0
 80120f0:	6363      	str	r3, [r4, #52]	; 0x34
 80120f2:	89a3      	ldrh	r3, [r4, #12]
 80120f4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80120f8:	81a3      	strh	r3, [r4, #12]
 80120fa:	2300      	movs	r3, #0
 80120fc:	6063      	str	r3, [r4, #4]
 80120fe:	6923      	ldr	r3, [r4, #16]
 8012100:	6023      	str	r3, [r4, #0]
 8012102:	89a3      	ldrh	r3, [r4, #12]
 8012104:	f043 0308 	orr.w	r3, r3, #8
 8012108:	81a3      	strh	r3, [r4, #12]
 801210a:	6923      	ldr	r3, [r4, #16]
 801210c:	b94b      	cbnz	r3, 8012122 <__swsetup_r+0x9a>
 801210e:	89a3      	ldrh	r3, [r4, #12]
 8012110:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8012114:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8012118:	d003      	beq.n	8012122 <__swsetup_r+0x9a>
 801211a:	4621      	mov	r1, r4
 801211c:	4630      	mov	r0, r6
 801211e:	f000 f9bf 	bl	80124a0 <__smakebuf_r>
 8012122:	89a2      	ldrh	r2, [r4, #12]
 8012124:	f012 0301 	ands.w	r3, r2, #1
 8012128:	d00c      	beq.n	8012144 <__swsetup_r+0xbc>
 801212a:	2300      	movs	r3, #0
 801212c:	60a3      	str	r3, [r4, #8]
 801212e:	6963      	ldr	r3, [r4, #20]
 8012130:	425b      	negs	r3, r3
 8012132:	61a3      	str	r3, [r4, #24]
 8012134:	6923      	ldr	r3, [r4, #16]
 8012136:	b953      	cbnz	r3, 801214e <__swsetup_r+0xc6>
 8012138:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801213c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8012140:	d1ba      	bne.n	80120b8 <__swsetup_r+0x30>
 8012142:	bd70      	pop	{r4, r5, r6, pc}
 8012144:	0792      	lsls	r2, r2, #30
 8012146:	bf58      	it	pl
 8012148:	6963      	ldrpl	r3, [r4, #20]
 801214a:	60a3      	str	r3, [r4, #8]
 801214c:	e7f2      	b.n	8012134 <__swsetup_r+0xac>
 801214e:	2000      	movs	r0, #0
 8012150:	e7f7      	b.n	8012142 <__swsetup_r+0xba>
 8012152:	bf00      	nop
 8012154:	20000010 	.word	0x20000010
 8012158:	08026a7c 	.word	0x08026a7c
 801215c:	08026a9c 	.word	0x08026a9c
 8012160:	08026a5c 	.word	0x08026a5c

08012164 <__sflush_r>:
 8012164:	898a      	ldrh	r2, [r1, #12]
 8012166:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801216a:	4605      	mov	r5, r0
 801216c:	0710      	lsls	r0, r2, #28
 801216e:	460c      	mov	r4, r1
 8012170:	d458      	bmi.n	8012224 <__sflush_r+0xc0>
 8012172:	684b      	ldr	r3, [r1, #4]
 8012174:	2b00      	cmp	r3, #0
 8012176:	dc05      	bgt.n	8012184 <__sflush_r+0x20>
 8012178:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801217a:	2b00      	cmp	r3, #0
 801217c:	dc02      	bgt.n	8012184 <__sflush_r+0x20>
 801217e:	2000      	movs	r0, #0
 8012180:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012184:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8012186:	2e00      	cmp	r6, #0
 8012188:	d0f9      	beq.n	801217e <__sflush_r+0x1a>
 801218a:	2300      	movs	r3, #0
 801218c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8012190:	682f      	ldr	r7, [r5, #0]
 8012192:	6a21      	ldr	r1, [r4, #32]
 8012194:	602b      	str	r3, [r5, #0]
 8012196:	d032      	beq.n	80121fe <__sflush_r+0x9a>
 8012198:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801219a:	89a3      	ldrh	r3, [r4, #12]
 801219c:	075a      	lsls	r2, r3, #29
 801219e:	d505      	bpl.n	80121ac <__sflush_r+0x48>
 80121a0:	6863      	ldr	r3, [r4, #4]
 80121a2:	1ac0      	subs	r0, r0, r3
 80121a4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80121a6:	b10b      	cbz	r3, 80121ac <__sflush_r+0x48>
 80121a8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80121aa:	1ac0      	subs	r0, r0, r3
 80121ac:	2300      	movs	r3, #0
 80121ae:	4602      	mov	r2, r0
 80121b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80121b2:	6a21      	ldr	r1, [r4, #32]
 80121b4:	4628      	mov	r0, r5
 80121b6:	47b0      	blx	r6
 80121b8:	1c43      	adds	r3, r0, #1
 80121ba:	89a3      	ldrh	r3, [r4, #12]
 80121bc:	d106      	bne.n	80121cc <__sflush_r+0x68>
 80121be:	6829      	ldr	r1, [r5, #0]
 80121c0:	291d      	cmp	r1, #29
 80121c2:	d848      	bhi.n	8012256 <__sflush_r+0xf2>
 80121c4:	4a29      	ldr	r2, [pc, #164]	; (801226c <__sflush_r+0x108>)
 80121c6:	40ca      	lsrs	r2, r1
 80121c8:	07d6      	lsls	r6, r2, #31
 80121ca:	d544      	bpl.n	8012256 <__sflush_r+0xf2>
 80121cc:	2200      	movs	r2, #0
 80121ce:	6062      	str	r2, [r4, #4]
 80121d0:	04d9      	lsls	r1, r3, #19
 80121d2:	6922      	ldr	r2, [r4, #16]
 80121d4:	6022      	str	r2, [r4, #0]
 80121d6:	d504      	bpl.n	80121e2 <__sflush_r+0x7e>
 80121d8:	1c42      	adds	r2, r0, #1
 80121da:	d101      	bne.n	80121e0 <__sflush_r+0x7c>
 80121dc:	682b      	ldr	r3, [r5, #0]
 80121de:	b903      	cbnz	r3, 80121e2 <__sflush_r+0x7e>
 80121e0:	6560      	str	r0, [r4, #84]	; 0x54
 80121e2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80121e4:	602f      	str	r7, [r5, #0]
 80121e6:	2900      	cmp	r1, #0
 80121e8:	d0c9      	beq.n	801217e <__sflush_r+0x1a>
 80121ea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80121ee:	4299      	cmp	r1, r3
 80121f0:	d002      	beq.n	80121f8 <__sflush_r+0x94>
 80121f2:	4628      	mov	r0, r5
 80121f4:	f000 f994 	bl	8012520 <_free_r>
 80121f8:	2000      	movs	r0, #0
 80121fa:	6360      	str	r0, [r4, #52]	; 0x34
 80121fc:	e7c0      	b.n	8012180 <__sflush_r+0x1c>
 80121fe:	2301      	movs	r3, #1
 8012200:	4628      	mov	r0, r5
 8012202:	47b0      	blx	r6
 8012204:	1c41      	adds	r1, r0, #1
 8012206:	d1c8      	bne.n	801219a <__sflush_r+0x36>
 8012208:	682b      	ldr	r3, [r5, #0]
 801220a:	2b00      	cmp	r3, #0
 801220c:	d0c5      	beq.n	801219a <__sflush_r+0x36>
 801220e:	2b1d      	cmp	r3, #29
 8012210:	d001      	beq.n	8012216 <__sflush_r+0xb2>
 8012212:	2b16      	cmp	r3, #22
 8012214:	d101      	bne.n	801221a <__sflush_r+0xb6>
 8012216:	602f      	str	r7, [r5, #0]
 8012218:	e7b1      	b.n	801217e <__sflush_r+0x1a>
 801221a:	89a3      	ldrh	r3, [r4, #12]
 801221c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012220:	81a3      	strh	r3, [r4, #12]
 8012222:	e7ad      	b.n	8012180 <__sflush_r+0x1c>
 8012224:	690f      	ldr	r7, [r1, #16]
 8012226:	2f00      	cmp	r7, #0
 8012228:	d0a9      	beq.n	801217e <__sflush_r+0x1a>
 801222a:	0793      	lsls	r3, r2, #30
 801222c:	680e      	ldr	r6, [r1, #0]
 801222e:	bf08      	it	eq
 8012230:	694b      	ldreq	r3, [r1, #20]
 8012232:	600f      	str	r7, [r1, #0]
 8012234:	bf18      	it	ne
 8012236:	2300      	movne	r3, #0
 8012238:	eba6 0807 	sub.w	r8, r6, r7
 801223c:	608b      	str	r3, [r1, #8]
 801223e:	f1b8 0f00 	cmp.w	r8, #0
 8012242:	dd9c      	ble.n	801217e <__sflush_r+0x1a>
 8012244:	4643      	mov	r3, r8
 8012246:	463a      	mov	r2, r7
 8012248:	6a21      	ldr	r1, [r4, #32]
 801224a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801224c:	4628      	mov	r0, r5
 801224e:	47b0      	blx	r6
 8012250:	2800      	cmp	r0, #0
 8012252:	dc06      	bgt.n	8012262 <__sflush_r+0xfe>
 8012254:	89a3      	ldrh	r3, [r4, #12]
 8012256:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801225a:	81a3      	strh	r3, [r4, #12]
 801225c:	f04f 30ff 	mov.w	r0, #4294967295
 8012260:	e78e      	b.n	8012180 <__sflush_r+0x1c>
 8012262:	4407      	add	r7, r0
 8012264:	eba8 0800 	sub.w	r8, r8, r0
 8012268:	e7e9      	b.n	801223e <__sflush_r+0xda>
 801226a:	bf00      	nop
 801226c:	20400001 	.word	0x20400001

08012270 <_fflush_r>:
 8012270:	b538      	push	{r3, r4, r5, lr}
 8012272:	690b      	ldr	r3, [r1, #16]
 8012274:	4605      	mov	r5, r0
 8012276:	460c      	mov	r4, r1
 8012278:	b1db      	cbz	r3, 80122b2 <_fflush_r+0x42>
 801227a:	b118      	cbz	r0, 8012284 <_fflush_r+0x14>
 801227c:	6983      	ldr	r3, [r0, #24]
 801227e:	b90b      	cbnz	r3, 8012284 <_fflush_r+0x14>
 8012280:	f000 f860 	bl	8012344 <__sinit>
 8012284:	4b0c      	ldr	r3, [pc, #48]	; (80122b8 <_fflush_r+0x48>)
 8012286:	429c      	cmp	r4, r3
 8012288:	d109      	bne.n	801229e <_fflush_r+0x2e>
 801228a:	686c      	ldr	r4, [r5, #4]
 801228c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012290:	b17b      	cbz	r3, 80122b2 <_fflush_r+0x42>
 8012292:	4621      	mov	r1, r4
 8012294:	4628      	mov	r0, r5
 8012296:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801229a:	f7ff bf63 	b.w	8012164 <__sflush_r>
 801229e:	4b07      	ldr	r3, [pc, #28]	; (80122bc <_fflush_r+0x4c>)
 80122a0:	429c      	cmp	r4, r3
 80122a2:	d101      	bne.n	80122a8 <_fflush_r+0x38>
 80122a4:	68ac      	ldr	r4, [r5, #8]
 80122a6:	e7f1      	b.n	801228c <_fflush_r+0x1c>
 80122a8:	4b05      	ldr	r3, [pc, #20]	; (80122c0 <_fflush_r+0x50>)
 80122aa:	429c      	cmp	r4, r3
 80122ac:	bf08      	it	eq
 80122ae:	68ec      	ldreq	r4, [r5, #12]
 80122b0:	e7ec      	b.n	801228c <_fflush_r+0x1c>
 80122b2:	2000      	movs	r0, #0
 80122b4:	bd38      	pop	{r3, r4, r5, pc}
 80122b6:	bf00      	nop
 80122b8:	08026a7c 	.word	0x08026a7c
 80122bc:	08026a9c 	.word	0x08026a9c
 80122c0:	08026a5c 	.word	0x08026a5c

080122c4 <std>:
 80122c4:	2300      	movs	r3, #0
 80122c6:	b510      	push	{r4, lr}
 80122c8:	4604      	mov	r4, r0
 80122ca:	e9c0 3300 	strd	r3, r3, [r0]
 80122ce:	6083      	str	r3, [r0, #8]
 80122d0:	8181      	strh	r1, [r0, #12]
 80122d2:	6643      	str	r3, [r0, #100]	; 0x64
 80122d4:	81c2      	strh	r2, [r0, #14]
 80122d6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80122da:	6183      	str	r3, [r0, #24]
 80122dc:	4619      	mov	r1, r3
 80122de:	2208      	movs	r2, #8
 80122e0:	305c      	adds	r0, #92	; 0x5c
 80122e2:	f7ff fdfa 	bl	8011eda <memset>
 80122e6:	4b05      	ldr	r3, [pc, #20]	; (80122fc <std+0x38>)
 80122e8:	6263      	str	r3, [r4, #36]	; 0x24
 80122ea:	4b05      	ldr	r3, [pc, #20]	; (8012300 <std+0x3c>)
 80122ec:	62a3      	str	r3, [r4, #40]	; 0x28
 80122ee:	4b05      	ldr	r3, [pc, #20]	; (8012304 <std+0x40>)
 80122f0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80122f2:	4b05      	ldr	r3, [pc, #20]	; (8012308 <std+0x44>)
 80122f4:	6224      	str	r4, [r4, #32]
 80122f6:	6323      	str	r3, [r4, #48]	; 0x30
 80122f8:	bd10      	pop	{r4, pc}
 80122fa:	bf00      	nop
 80122fc:	08012c21 	.word	0x08012c21
 8012300:	08012c43 	.word	0x08012c43
 8012304:	08012c7b 	.word	0x08012c7b
 8012308:	08012c9f 	.word	0x08012c9f

0801230c <_cleanup_r>:
 801230c:	4901      	ldr	r1, [pc, #4]	; (8012314 <_cleanup_r+0x8>)
 801230e:	f000 b885 	b.w	801241c <_fwalk_reent>
 8012312:	bf00      	nop
 8012314:	08012271 	.word	0x08012271

08012318 <__sfmoreglue>:
 8012318:	b570      	push	{r4, r5, r6, lr}
 801231a:	1e4a      	subs	r2, r1, #1
 801231c:	2568      	movs	r5, #104	; 0x68
 801231e:	4355      	muls	r5, r2
 8012320:	460e      	mov	r6, r1
 8012322:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8012326:	f000 f949 	bl	80125bc <_malloc_r>
 801232a:	4604      	mov	r4, r0
 801232c:	b140      	cbz	r0, 8012340 <__sfmoreglue+0x28>
 801232e:	2100      	movs	r1, #0
 8012330:	e9c0 1600 	strd	r1, r6, [r0]
 8012334:	300c      	adds	r0, #12
 8012336:	60a0      	str	r0, [r4, #8]
 8012338:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801233c:	f7ff fdcd 	bl	8011eda <memset>
 8012340:	4620      	mov	r0, r4
 8012342:	bd70      	pop	{r4, r5, r6, pc}

08012344 <__sinit>:
 8012344:	6983      	ldr	r3, [r0, #24]
 8012346:	b510      	push	{r4, lr}
 8012348:	4604      	mov	r4, r0
 801234a:	bb33      	cbnz	r3, 801239a <__sinit+0x56>
 801234c:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8012350:	6503      	str	r3, [r0, #80]	; 0x50
 8012352:	4b12      	ldr	r3, [pc, #72]	; (801239c <__sinit+0x58>)
 8012354:	4a12      	ldr	r2, [pc, #72]	; (80123a0 <__sinit+0x5c>)
 8012356:	681b      	ldr	r3, [r3, #0]
 8012358:	6282      	str	r2, [r0, #40]	; 0x28
 801235a:	4298      	cmp	r0, r3
 801235c:	bf04      	itt	eq
 801235e:	2301      	moveq	r3, #1
 8012360:	6183      	streq	r3, [r0, #24]
 8012362:	f000 f81f 	bl	80123a4 <__sfp>
 8012366:	6060      	str	r0, [r4, #4]
 8012368:	4620      	mov	r0, r4
 801236a:	f000 f81b 	bl	80123a4 <__sfp>
 801236e:	60a0      	str	r0, [r4, #8]
 8012370:	4620      	mov	r0, r4
 8012372:	f000 f817 	bl	80123a4 <__sfp>
 8012376:	2200      	movs	r2, #0
 8012378:	60e0      	str	r0, [r4, #12]
 801237a:	2104      	movs	r1, #4
 801237c:	6860      	ldr	r0, [r4, #4]
 801237e:	f7ff ffa1 	bl	80122c4 <std>
 8012382:	2201      	movs	r2, #1
 8012384:	2109      	movs	r1, #9
 8012386:	68a0      	ldr	r0, [r4, #8]
 8012388:	f7ff ff9c 	bl	80122c4 <std>
 801238c:	2202      	movs	r2, #2
 801238e:	2112      	movs	r1, #18
 8012390:	68e0      	ldr	r0, [r4, #12]
 8012392:	f7ff ff97 	bl	80122c4 <std>
 8012396:	2301      	movs	r3, #1
 8012398:	61a3      	str	r3, [r4, #24]
 801239a:	bd10      	pop	{r4, pc}
 801239c:	08026a58 	.word	0x08026a58
 80123a0:	0801230d 	.word	0x0801230d

080123a4 <__sfp>:
 80123a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80123a6:	4b1b      	ldr	r3, [pc, #108]	; (8012414 <__sfp+0x70>)
 80123a8:	681e      	ldr	r6, [r3, #0]
 80123aa:	69b3      	ldr	r3, [r6, #24]
 80123ac:	4607      	mov	r7, r0
 80123ae:	b913      	cbnz	r3, 80123b6 <__sfp+0x12>
 80123b0:	4630      	mov	r0, r6
 80123b2:	f7ff ffc7 	bl	8012344 <__sinit>
 80123b6:	3648      	adds	r6, #72	; 0x48
 80123b8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80123bc:	3b01      	subs	r3, #1
 80123be:	d503      	bpl.n	80123c8 <__sfp+0x24>
 80123c0:	6833      	ldr	r3, [r6, #0]
 80123c2:	b133      	cbz	r3, 80123d2 <__sfp+0x2e>
 80123c4:	6836      	ldr	r6, [r6, #0]
 80123c6:	e7f7      	b.n	80123b8 <__sfp+0x14>
 80123c8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80123cc:	b16d      	cbz	r5, 80123ea <__sfp+0x46>
 80123ce:	3468      	adds	r4, #104	; 0x68
 80123d0:	e7f4      	b.n	80123bc <__sfp+0x18>
 80123d2:	2104      	movs	r1, #4
 80123d4:	4638      	mov	r0, r7
 80123d6:	f7ff ff9f 	bl	8012318 <__sfmoreglue>
 80123da:	6030      	str	r0, [r6, #0]
 80123dc:	2800      	cmp	r0, #0
 80123de:	d1f1      	bne.n	80123c4 <__sfp+0x20>
 80123e0:	230c      	movs	r3, #12
 80123e2:	603b      	str	r3, [r7, #0]
 80123e4:	4604      	mov	r4, r0
 80123e6:	4620      	mov	r0, r4
 80123e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80123ea:	4b0b      	ldr	r3, [pc, #44]	; (8012418 <__sfp+0x74>)
 80123ec:	6665      	str	r5, [r4, #100]	; 0x64
 80123ee:	e9c4 5500 	strd	r5, r5, [r4]
 80123f2:	60a5      	str	r5, [r4, #8]
 80123f4:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80123f8:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80123fc:	2208      	movs	r2, #8
 80123fe:	4629      	mov	r1, r5
 8012400:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8012404:	f7ff fd69 	bl	8011eda <memset>
 8012408:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801240c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8012410:	e7e9      	b.n	80123e6 <__sfp+0x42>
 8012412:	bf00      	nop
 8012414:	08026a58 	.word	0x08026a58
 8012418:	ffff0001 	.word	0xffff0001

0801241c <_fwalk_reent>:
 801241c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012420:	4680      	mov	r8, r0
 8012422:	4689      	mov	r9, r1
 8012424:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8012428:	2600      	movs	r6, #0
 801242a:	b914      	cbnz	r4, 8012432 <_fwalk_reent+0x16>
 801242c:	4630      	mov	r0, r6
 801242e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012432:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8012436:	3f01      	subs	r7, #1
 8012438:	d501      	bpl.n	801243e <_fwalk_reent+0x22>
 801243a:	6824      	ldr	r4, [r4, #0]
 801243c:	e7f5      	b.n	801242a <_fwalk_reent+0xe>
 801243e:	89ab      	ldrh	r3, [r5, #12]
 8012440:	2b01      	cmp	r3, #1
 8012442:	d907      	bls.n	8012454 <_fwalk_reent+0x38>
 8012444:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012448:	3301      	adds	r3, #1
 801244a:	d003      	beq.n	8012454 <_fwalk_reent+0x38>
 801244c:	4629      	mov	r1, r5
 801244e:	4640      	mov	r0, r8
 8012450:	47c8      	blx	r9
 8012452:	4306      	orrs	r6, r0
 8012454:	3568      	adds	r5, #104	; 0x68
 8012456:	e7ee      	b.n	8012436 <_fwalk_reent+0x1a>

08012458 <__swhatbuf_r>:
 8012458:	b570      	push	{r4, r5, r6, lr}
 801245a:	460e      	mov	r6, r1
 801245c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012460:	2900      	cmp	r1, #0
 8012462:	b096      	sub	sp, #88	; 0x58
 8012464:	4614      	mov	r4, r2
 8012466:	461d      	mov	r5, r3
 8012468:	da07      	bge.n	801247a <__swhatbuf_r+0x22>
 801246a:	2300      	movs	r3, #0
 801246c:	602b      	str	r3, [r5, #0]
 801246e:	89b3      	ldrh	r3, [r6, #12]
 8012470:	061a      	lsls	r2, r3, #24
 8012472:	d410      	bmi.n	8012496 <__swhatbuf_r+0x3e>
 8012474:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012478:	e00e      	b.n	8012498 <__swhatbuf_r+0x40>
 801247a:	466a      	mov	r2, sp
 801247c:	f000 fc36 	bl	8012cec <_fstat_r>
 8012480:	2800      	cmp	r0, #0
 8012482:	dbf2      	blt.n	801246a <__swhatbuf_r+0x12>
 8012484:	9a01      	ldr	r2, [sp, #4]
 8012486:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801248a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801248e:	425a      	negs	r2, r3
 8012490:	415a      	adcs	r2, r3
 8012492:	602a      	str	r2, [r5, #0]
 8012494:	e7ee      	b.n	8012474 <__swhatbuf_r+0x1c>
 8012496:	2340      	movs	r3, #64	; 0x40
 8012498:	2000      	movs	r0, #0
 801249a:	6023      	str	r3, [r4, #0]
 801249c:	b016      	add	sp, #88	; 0x58
 801249e:	bd70      	pop	{r4, r5, r6, pc}

080124a0 <__smakebuf_r>:
 80124a0:	898b      	ldrh	r3, [r1, #12]
 80124a2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80124a4:	079d      	lsls	r5, r3, #30
 80124a6:	4606      	mov	r6, r0
 80124a8:	460c      	mov	r4, r1
 80124aa:	d507      	bpl.n	80124bc <__smakebuf_r+0x1c>
 80124ac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80124b0:	6023      	str	r3, [r4, #0]
 80124b2:	6123      	str	r3, [r4, #16]
 80124b4:	2301      	movs	r3, #1
 80124b6:	6163      	str	r3, [r4, #20]
 80124b8:	b002      	add	sp, #8
 80124ba:	bd70      	pop	{r4, r5, r6, pc}
 80124bc:	ab01      	add	r3, sp, #4
 80124be:	466a      	mov	r2, sp
 80124c0:	f7ff ffca 	bl	8012458 <__swhatbuf_r>
 80124c4:	9900      	ldr	r1, [sp, #0]
 80124c6:	4605      	mov	r5, r0
 80124c8:	4630      	mov	r0, r6
 80124ca:	f000 f877 	bl	80125bc <_malloc_r>
 80124ce:	b948      	cbnz	r0, 80124e4 <__smakebuf_r+0x44>
 80124d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80124d4:	059a      	lsls	r2, r3, #22
 80124d6:	d4ef      	bmi.n	80124b8 <__smakebuf_r+0x18>
 80124d8:	f023 0303 	bic.w	r3, r3, #3
 80124dc:	f043 0302 	orr.w	r3, r3, #2
 80124e0:	81a3      	strh	r3, [r4, #12]
 80124e2:	e7e3      	b.n	80124ac <__smakebuf_r+0xc>
 80124e4:	4b0d      	ldr	r3, [pc, #52]	; (801251c <__smakebuf_r+0x7c>)
 80124e6:	62b3      	str	r3, [r6, #40]	; 0x28
 80124e8:	89a3      	ldrh	r3, [r4, #12]
 80124ea:	6020      	str	r0, [r4, #0]
 80124ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80124f0:	81a3      	strh	r3, [r4, #12]
 80124f2:	9b00      	ldr	r3, [sp, #0]
 80124f4:	6163      	str	r3, [r4, #20]
 80124f6:	9b01      	ldr	r3, [sp, #4]
 80124f8:	6120      	str	r0, [r4, #16]
 80124fa:	b15b      	cbz	r3, 8012514 <__smakebuf_r+0x74>
 80124fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012500:	4630      	mov	r0, r6
 8012502:	f000 fc05 	bl	8012d10 <_isatty_r>
 8012506:	b128      	cbz	r0, 8012514 <__smakebuf_r+0x74>
 8012508:	89a3      	ldrh	r3, [r4, #12]
 801250a:	f023 0303 	bic.w	r3, r3, #3
 801250e:	f043 0301 	orr.w	r3, r3, #1
 8012512:	81a3      	strh	r3, [r4, #12]
 8012514:	89a3      	ldrh	r3, [r4, #12]
 8012516:	431d      	orrs	r5, r3
 8012518:	81a5      	strh	r5, [r4, #12]
 801251a:	e7cd      	b.n	80124b8 <__smakebuf_r+0x18>
 801251c:	0801230d 	.word	0x0801230d

08012520 <_free_r>:
 8012520:	b538      	push	{r3, r4, r5, lr}
 8012522:	4605      	mov	r5, r0
 8012524:	2900      	cmp	r1, #0
 8012526:	d045      	beq.n	80125b4 <_free_r+0x94>
 8012528:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801252c:	1f0c      	subs	r4, r1, #4
 801252e:	2b00      	cmp	r3, #0
 8012530:	bfb8      	it	lt
 8012532:	18e4      	addlt	r4, r4, r3
 8012534:	f000 fc0e 	bl	8012d54 <__malloc_lock>
 8012538:	4a1f      	ldr	r2, [pc, #124]	; (80125b8 <_free_r+0x98>)
 801253a:	6813      	ldr	r3, [r2, #0]
 801253c:	4610      	mov	r0, r2
 801253e:	b933      	cbnz	r3, 801254e <_free_r+0x2e>
 8012540:	6063      	str	r3, [r4, #4]
 8012542:	6014      	str	r4, [r2, #0]
 8012544:	4628      	mov	r0, r5
 8012546:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801254a:	f000 bc04 	b.w	8012d56 <__malloc_unlock>
 801254e:	42a3      	cmp	r3, r4
 8012550:	d90c      	bls.n	801256c <_free_r+0x4c>
 8012552:	6821      	ldr	r1, [r4, #0]
 8012554:	1862      	adds	r2, r4, r1
 8012556:	4293      	cmp	r3, r2
 8012558:	bf04      	itt	eq
 801255a:	681a      	ldreq	r2, [r3, #0]
 801255c:	685b      	ldreq	r3, [r3, #4]
 801255e:	6063      	str	r3, [r4, #4]
 8012560:	bf04      	itt	eq
 8012562:	1852      	addeq	r2, r2, r1
 8012564:	6022      	streq	r2, [r4, #0]
 8012566:	6004      	str	r4, [r0, #0]
 8012568:	e7ec      	b.n	8012544 <_free_r+0x24>
 801256a:	4613      	mov	r3, r2
 801256c:	685a      	ldr	r2, [r3, #4]
 801256e:	b10a      	cbz	r2, 8012574 <_free_r+0x54>
 8012570:	42a2      	cmp	r2, r4
 8012572:	d9fa      	bls.n	801256a <_free_r+0x4a>
 8012574:	6819      	ldr	r1, [r3, #0]
 8012576:	1858      	adds	r0, r3, r1
 8012578:	42a0      	cmp	r0, r4
 801257a:	d10b      	bne.n	8012594 <_free_r+0x74>
 801257c:	6820      	ldr	r0, [r4, #0]
 801257e:	4401      	add	r1, r0
 8012580:	1858      	adds	r0, r3, r1
 8012582:	4282      	cmp	r2, r0
 8012584:	6019      	str	r1, [r3, #0]
 8012586:	d1dd      	bne.n	8012544 <_free_r+0x24>
 8012588:	6810      	ldr	r0, [r2, #0]
 801258a:	6852      	ldr	r2, [r2, #4]
 801258c:	605a      	str	r2, [r3, #4]
 801258e:	4401      	add	r1, r0
 8012590:	6019      	str	r1, [r3, #0]
 8012592:	e7d7      	b.n	8012544 <_free_r+0x24>
 8012594:	d902      	bls.n	801259c <_free_r+0x7c>
 8012596:	230c      	movs	r3, #12
 8012598:	602b      	str	r3, [r5, #0]
 801259a:	e7d3      	b.n	8012544 <_free_r+0x24>
 801259c:	6820      	ldr	r0, [r4, #0]
 801259e:	1821      	adds	r1, r4, r0
 80125a0:	428a      	cmp	r2, r1
 80125a2:	bf04      	itt	eq
 80125a4:	6811      	ldreq	r1, [r2, #0]
 80125a6:	6852      	ldreq	r2, [r2, #4]
 80125a8:	6062      	str	r2, [r4, #4]
 80125aa:	bf04      	itt	eq
 80125ac:	1809      	addeq	r1, r1, r0
 80125ae:	6021      	streq	r1, [r4, #0]
 80125b0:	605c      	str	r4, [r3, #4]
 80125b2:	e7c7      	b.n	8012544 <_free_r+0x24>
 80125b4:	bd38      	pop	{r3, r4, r5, pc}
 80125b6:	bf00      	nop
 80125b8:	20004124 	.word	0x20004124

080125bc <_malloc_r>:
 80125bc:	b570      	push	{r4, r5, r6, lr}
 80125be:	1ccd      	adds	r5, r1, #3
 80125c0:	f025 0503 	bic.w	r5, r5, #3
 80125c4:	3508      	adds	r5, #8
 80125c6:	2d0c      	cmp	r5, #12
 80125c8:	bf38      	it	cc
 80125ca:	250c      	movcc	r5, #12
 80125cc:	2d00      	cmp	r5, #0
 80125ce:	4606      	mov	r6, r0
 80125d0:	db01      	blt.n	80125d6 <_malloc_r+0x1a>
 80125d2:	42a9      	cmp	r1, r5
 80125d4:	d903      	bls.n	80125de <_malloc_r+0x22>
 80125d6:	230c      	movs	r3, #12
 80125d8:	6033      	str	r3, [r6, #0]
 80125da:	2000      	movs	r0, #0
 80125dc:	bd70      	pop	{r4, r5, r6, pc}
 80125de:	f000 fbb9 	bl	8012d54 <__malloc_lock>
 80125e2:	4a21      	ldr	r2, [pc, #132]	; (8012668 <_malloc_r+0xac>)
 80125e4:	6814      	ldr	r4, [r2, #0]
 80125e6:	4621      	mov	r1, r4
 80125e8:	b991      	cbnz	r1, 8012610 <_malloc_r+0x54>
 80125ea:	4c20      	ldr	r4, [pc, #128]	; (801266c <_malloc_r+0xb0>)
 80125ec:	6823      	ldr	r3, [r4, #0]
 80125ee:	b91b      	cbnz	r3, 80125f8 <_malloc_r+0x3c>
 80125f0:	4630      	mov	r0, r6
 80125f2:	f000 fb05 	bl	8012c00 <_sbrk_r>
 80125f6:	6020      	str	r0, [r4, #0]
 80125f8:	4629      	mov	r1, r5
 80125fa:	4630      	mov	r0, r6
 80125fc:	f000 fb00 	bl	8012c00 <_sbrk_r>
 8012600:	1c43      	adds	r3, r0, #1
 8012602:	d124      	bne.n	801264e <_malloc_r+0x92>
 8012604:	230c      	movs	r3, #12
 8012606:	6033      	str	r3, [r6, #0]
 8012608:	4630      	mov	r0, r6
 801260a:	f000 fba4 	bl	8012d56 <__malloc_unlock>
 801260e:	e7e4      	b.n	80125da <_malloc_r+0x1e>
 8012610:	680b      	ldr	r3, [r1, #0]
 8012612:	1b5b      	subs	r3, r3, r5
 8012614:	d418      	bmi.n	8012648 <_malloc_r+0x8c>
 8012616:	2b0b      	cmp	r3, #11
 8012618:	d90f      	bls.n	801263a <_malloc_r+0x7e>
 801261a:	600b      	str	r3, [r1, #0]
 801261c:	50cd      	str	r5, [r1, r3]
 801261e:	18cc      	adds	r4, r1, r3
 8012620:	4630      	mov	r0, r6
 8012622:	f000 fb98 	bl	8012d56 <__malloc_unlock>
 8012626:	f104 000b 	add.w	r0, r4, #11
 801262a:	1d23      	adds	r3, r4, #4
 801262c:	f020 0007 	bic.w	r0, r0, #7
 8012630:	1ac3      	subs	r3, r0, r3
 8012632:	d0d3      	beq.n	80125dc <_malloc_r+0x20>
 8012634:	425a      	negs	r2, r3
 8012636:	50e2      	str	r2, [r4, r3]
 8012638:	e7d0      	b.n	80125dc <_malloc_r+0x20>
 801263a:	428c      	cmp	r4, r1
 801263c:	684b      	ldr	r3, [r1, #4]
 801263e:	bf16      	itet	ne
 8012640:	6063      	strne	r3, [r4, #4]
 8012642:	6013      	streq	r3, [r2, #0]
 8012644:	460c      	movne	r4, r1
 8012646:	e7eb      	b.n	8012620 <_malloc_r+0x64>
 8012648:	460c      	mov	r4, r1
 801264a:	6849      	ldr	r1, [r1, #4]
 801264c:	e7cc      	b.n	80125e8 <_malloc_r+0x2c>
 801264e:	1cc4      	adds	r4, r0, #3
 8012650:	f024 0403 	bic.w	r4, r4, #3
 8012654:	42a0      	cmp	r0, r4
 8012656:	d005      	beq.n	8012664 <_malloc_r+0xa8>
 8012658:	1a21      	subs	r1, r4, r0
 801265a:	4630      	mov	r0, r6
 801265c:	f000 fad0 	bl	8012c00 <_sbrk_r>
 8012660:	3001      	adds	r0, #1
 8012662:	d0cf      	beq.n	8012604 <_malloc_r+0x48>
 8012664:	6025      	str	r5, [r4, #0]
 8012666:	e7db      	b.n	8012620 <_malloc_r+0x64>
 8012668:	20004124 	.word	0x20004124
 801266c:	20004128 	.word	0x20004128

08012670 <__sfputc_r>:
 8012670:	6893      	ldr	r3, [r2, #8]
 8012672:	3b01      	subs	r3, #1
 8012674:	2b00      	cmp	r3, #0
 8012676:	b410      	push	{r4}
 8012678:	6093      	str	r3, [r2, #8]
 801267a:	da08      	bge.n	801268e <__sfputc_r+0x1e>
 801267c:	6994      	ldr	r4, [r2, #24]
 801267e:	42a3      	cmp	r3, r4
 8012680:	db01      	blt.n	8012686 <__sfputc_r+0x16>
 8012682:	290a      	cmp	r1, #10
 8012684:	d103      	bne.n	801268e <__sfputc_r+0x1e>
 8012686:	f85d 4b04 	ldr.w	r4, [sp], #4
 801268a:	f7ff bcab 	b.w	8011fe4 <__swbuf_r>
 801268e:	6813      	ldr	r3, [r2, #0]
 8012690:	1c58      	adds	r0, r3, #1
 8012692:	6010      	str	r0, [r2, #0]
 8012694:	7019      	strb	r1, [r3, #0]
 8012696:	4608      	mov	r0, r1
 8012698:	f85d 4b04 	ldr.w	r4, [sp], #4
 801269c:	4770      	bx	lr

0801269e <__sfputs_r>:
 801269e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80126a0:	4606      	mov	r6, r0
 80126a2:	460f      	mov	r7, r1
 80126a4:	4614      	mov	r4, r2
 80126a6:	18d5      	adds	r5, r2, r3
 80126a8:	42ac      	cmp	r4, r5
 80126aa:	d101      	bne.n	80126b0 <__sfputs_r+0x12>
 80126ac:	2000      	movs	r0, #0
 80126ae:	e007      	b.n	80126c0 <__sfputs_r+0x22>
 80126b0:	463a      	mov	r2, r7
 80126b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80126b6:	4630      	mov	r0, r6
 80126b8:	f7ff ffda 	bl	8012670 <__sfputc_r>
 80126bc:	1c43      	adds	r3, r0, #1
 80126be:	d1f3      	bne.n	80126a8 <__sfputs_r+0xa>
 80126c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080126c4 <_vfiprintf_r>:
 80126c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80126c8:	460c      	mov	r4, r1
 80126ca:	b09d      	sub	sp, #116	; 0x74
 80126cc:	4617      	mov	r7, r2
 80126ce:	461d      	mov	r5, r3
 80126d0:	4606      	mov	r6, r0
 80126d2:	b118      	cbz	r0, 80126dc <_vfiprintf_r+0x18>
 80126d4:	6983      	ldr	r3, [r0, #24]
 80126d6:	b90b      	cbnz	r3, 80126dc <_vfiprintf_r+0x18>
 80126d8:	f7ff fe34 	bl	8012344 <__sinit>
 80126dc:	4b7c      	ldr	r3, [pc, #496]	; (80128d0 <_vfiprintf_r+0x20c>)
 80126de:	429c      	cmp	r4, r3
 80126e0:	d158      	bne.n	8012794 <_vfiprintf_r+0xd0>
 80126e2:	6874      	ldr	r4, [r6, #4]
 80126e4:	89a3      	ldrh	r3, [r4, #12]
 80126e6:	0718      	lsls	r0, r3, #28
 80126e8:	d55e      	bpl.n	80127a8 <_vfiprintf_r+0xe4>
 80126ea:	6923      	ldr	r3, [r4, #16]
 80126ec:	2b00      	cmp	r3, #0
 80126ee:	d05b      	beq.n	80127a8 <_vfiprintf_r+0xe4>
 80126f0:	2300      	movs	r3, #0
 80126f2:	9309      	str	r3, [sp, #36]	; 0x24
 80126f4:	2320      	movs	r3, #32
 80126f6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80126fa:	2330      	movs	r3, #48	; 0x30
 80126fc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8012700:	9503      	str	r5, [sp, #12]
 8012702:	f04f 0b01 	mov.w	fp, #1
 8012706:	46b8      	mov	r8, r7
 8012708:	4645      	mov	r5, r8
 801270a:	f815 3b01 	ldrb.w	r3, [r5], #1
 801270e:	b10b      	cbz	r3, 8012714 <_vfiprintf_r+0x50>
 8012710:	2b25      	cmp	r3, #37	; 0x25
 8012712:	d154      	bne.n	80127be <_vfiprintf_r+0xfa>
 8012714:	ebb8 0a07 	subs.w	sl, r8, r7
 8012718:	d00b      	beq.n	8012732 <_vfiprintf_r+0x6e>
 801271a:	4653      	mov	r3, sl
 801271c:	463a      	mov	r2, r7
 801271e:	4621      	mov	r1, r4
 8012720:	4630      	mov	r0, r6
 8012722:	f7ff ffbc 	bl	801269e <__sfputs_r>
 8012726:	3001      	adds	r0, #1
 8012728:	f000 80c2 	beq.w	80128b0 <_vfiprintf_r+0x1ec>
 801272c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801272e:	4453      	add	r3, sl
 8012730:	9309      	str	r3, [sp, #36]	; 0x24
 8012732:	f898 3000 	ldrb.w	r3, [r8]
 8012736:	2b00      	cmp	r3, #0
 8012738:	f000 80ba 	beq.w	80128b0 <_vfiprintf_r+0x1ec>
 801273c:	2300      	movs	r3, #0
 801273e:	f04f 32ff 	mov.w	r2, #4294967295
 8012742:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012746:	9304      	str	r3, [sp, #16]
 8012748:	9307      	str	r3, [sp, #28]
 801274a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801274e:	931a      	str	r3, [sp, #104]	; 0x68
 8012750:	46a8      	mov	r8, r5
 8012752:	2205      	movs	r2, #5
 8012754:	f818 1b01 	ldrb.w	r1, [r8], #1
 8012758:	485e      	ldr	r0, [pc, #376]	; (80128d4 <_vfiprintf_r+0x210>)
 801275a:	f7f5 fc71 	bl	8008040 <memchr>
 801275e:	9b04      	ldr	r3, [sp, #16]
 8012760:	bb78      	cbnz	r0, 80127c2 <_vfiprintf_r+0xfe>
 8012762:	06d9      	lsls	r1, r3, #27
 8012764:	bf44      	itt	mi
 8012766:	2220      	movmi	r2, #32
 8012768:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801276c:	071a      	lsls	r2, r3, #28
 801276e:	bf44      	itt	mi
 8012770:	222b      	movmi	r2, #43	; 0x2b
 8012772:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8012776:	782a      	ldrb	r2, [r5, #0]
 8012778:	2a2a      	cmp	r2, #42	; 0x2a
 801277a:	d02a      	beq.n	80127d2 <_vfiprintf_r+0x10e>
 801277c:	9a07      	ldr	r2, [sp, #28]
 801277e:	46a8      	mov	r8, r5
 8012780:	2000      	movs	r0, #0
 8012782:	250a      	movs	r5, #10
 8012784:	4641      	mov	r1, r8
 8012786:	f811 3b01 	ldrb.w	r3, [r1], #1
 801278a:	3b30      	subs	r3, #48	; 0x30
 801278c:	2b09      	cmp	r3, #9
 801278e:	d969      	bls.n	8012864 <_vfiprintf_r+0x1a0>
 8012790:	b360      	cbz	r0, 80127ec <_vfiprintf_r+0x128>
 8012792:	e024      	b.n	80127de <_vfiprintf_r+0x11a>
 8012794:	4b50      	ldr	r3, [pc, #320]	; (80128d8 <_vfiprintf_r+0x214>)
 8012796:	429c      	cmp	r4, r3
 8012798:	d101      	bne.n	801279e <_vfiprintf_r+0xda>
 801279a:	68b4      	ldr	r4, [r6, #8]
 801279c:	e7a2      	b.n	80126e4 <_vfiprintf_r+0x20>
 801279e:	4b4f      	ldr	r3, [pc, #316]	; (80128dc <_vfiprintf_r+0x218>)
 80127a0:	429c      	cmp	r4, r3
 80127a2:	bf08      	it	eq
 80127a4:	68f4      	ldreq	r4, [r6, #12]
 80127a6:	e79d      	b.n	80126e4 <_vfiprintf_r+0x20>
 80127a8:	4621      	mov	r1, r4
 80127aa:	4630      	mov	r0, r6
 80127ac:	f7ff fc6c 	bl	8012088 <__swsetup_r>
 80127b0:	2800      	cmp	r0, #0
 80127b2:	d09d      	beq.n	80126f0 <_vfiprintf_r+0x2c>
 80127b4:	f04f 30ff 	mov.w	r0, #4294967295
 80127b8:	b01d      	add	sp, #116	; 0x74
 80127ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80127be:	46a8      	mov	r8, r5
 80127c0:	e7a2      	b.n	8012708 <_vfiprintf_r+0x44>
 80127c2:	4a44      	ldr	r2, [pc, #272]	; (80128d4 <_vfiprintf_r+0x210>)
 80127c4:	1a80      	subs	r0, r0, r2
 80127c6:	fa0b f000 	lsl.w	r0, fp, r0
 80127ca:	4318      	orrs	r0, r3
 80127cc:	9004      	str	r0, [sp, #16]
 80127ce:	4645      	mov	r5, r8
 80127d0:	e7be      	b.n	8012750 <_vfiprintf_r+0x8c>
 80127d2:	9a03      	ldr	r2, [sp, #12]
 80127d4:	1d11      	adds	r1, r2, #4
 80127d6:	6812      	ldr	r2, [r2, #0]
 80127d8:	9103      	str	r1, [sp, #12]
 80127da:	2a00      	cmp	r2, #0
 80127dc:	db01      	blt.n	80127e2 <_vfiprintf_r+0x11e>
 80127de:	9207      	str	r2, [sp, #28]
 80127e0:	e004      	b.n	80127ec <_vfiprintf_r+0x128>
 80127e2:	4252      	negs	r2, r2
 80127e4:	f043 0302 	orr.w	r3, r3, #2
 80127e8:	9207      	str	r2, [sp, #28]
 80127ea:	9304      	str	r3, [sp, #16]
 80127ec:	f898 3000 	ldrb.w	r3, [r8]
 80127f0:	2b2e      	cmp	r3, #46	; 0x2e
 80127f2:	d10e      	bne.n	8012812 <_vfiprintf_r+0x14e>
 80127f4:	f898 3001 	ldrb.w	r3, [r8, #1]
 80127f8:	2b2a      	cmp	r3, #42	; 0x2a
 80127fa:	d138      	bne.n	801286e <_vfiprintf_r+0x1aa>
 80127fc:	9b03      	ldr	r3, [sp, #12]
 80127fe:	1d1a      	adds	r2, r3, #4
 8012800:	681b      	ldr	r3, [r3, #0]
 8012802:	9203      	str	r2, [sp, #12]
 8012804:	2b00      	cmp	r3, #0
 8012806:	bfb8      	it	lt
 8012808:	f04f 33ff 	movlt.w	r3, #4294967295
 801280c:	f108 0802 	add.w	r8, r8, #2
 8012810:	9305      	str	r3, [sp, #20]
 8012812:	4d33      	ldr	r5, [pc, #204]	; (80128e0 <_vfiprintf_r+0x21c>)
 8012814:	f898 1000 	ldrb.w	r1, [r8]
 8012818:	2203      	movs	r2, #3
 801281a:	4628      	mov	r0, r5
 801281c:	f7f5 fc10 	bl	8008040 <memchr>
 8012820:	b140      	cbz	r0, 8012834 <_vfiprintf_r+0x170>
 8012822:	2340      	movs	r3, #64	; 0x40
 8012824:	1b40      	subs	r0, r0, r5
 8012826:	fa03 f000 	lsl.w	r0, r3, r0
 801282a:	9b04      	ldr	r3, [sp, #16]
 801282c:	4303      	orrs	r3, r0
 801282e:	f108 0801 	add.w	r8, r8, #1
 8012832:	9304      	str	r3, [sp, #16]
 8012834:	f898 1000 	ldrb.w	r1, [r8]
 8012838:	482a      	ldr	r0, [pc, #168]	; (80128e4 <_vfiprintf_r+0x220>)
 801283a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801283e:	2206      	movs	r2, #6
 8012840:	f108 0701 	add.w	r7, r8, #1
 8012844:	f7f5 fbfc 	bl	8008040 <memchr>
 8012848:	2800      	cmp	r0, #0
 801284a:	d037      	beq.n	80128bc <_vfiprintf_r+0x1f8>
 801284c:	4b26      	ldr	r3, [pc, #152]	; (80128e8 <_vfiprintf_r+0x224>)
 801284e:	bb1b      	cbnz	r3, 8012898 <_vfiprintf_r+0x1d4>
 8012850:	9b03      	ldr	r3, [sp, #12]
 8012852:	3307      	adds	r3, #7
 8012854:	f023 0307 	bic.w	r3, r3, #7
 8012858:	3308      	adds	r3, #8
 801285a:	9303      	str	r3, [sp, #12]
 801285c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801285e:	444b      	add	r3, r9
 8012860:	9309      	str	r3, [sp, #36]	; 0x24
 8012862:	e750      	b.n	8012706 <_vfiprintf_r+0x42>
 8012864:	fb05 3202 	mla	r2, r5, r2, r3
 8012868:	2001      	movs	r0, #1
 801286a:	4688      	mov	r8, r1
 801286c:	e78a      	b.n	8012784 <_vfiprintf_r+0xc0>
 801286e:	2300      	movs	r3, #0
 8012870:	f108 0801 	add.w	r8, r8, #1
 8012874:	9305      	str	r3, [sp, #20]
 8012876:	4619      	mov	r1, r3
 8012878:	250a      	movs	r5, #10
 801287a:	4640      	mov	r0, r8
 801287c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012880:	3a30      	subs	r2, #48	; 0x30
 8012882:	2a09      	cmp	r2, #9
 8012884:	d903      	bls.n	801288e <_vfiprintf_r+0x1ca>
 8012886:	2b00      	cmp	r3, #0
 8012888:	d0c3      	beq.n	8012812 <_vfiprintf_r+0x14e>
 801288a:	9105      	str	r1, [sp, #20]
 801288c:	e7c1      	b.n	8012812 <_vfiprintf_r+0x14e>
 801288e:	fb05 2101 	mla	r1, r5, r1, r2
 8012892:	2301      	movs	r3, #1
 8012894:	4680      	mov	r8, r0
 8012896:	e7f0      	b.n	801287a <_vfiprintf_r+0x1b6>
 8012898:	ab03      	add	r3, sp, #12
 801289a:	9300      	str	r3, [sp, #0]
 801289c:	4622      	mov	r2, r4
 801289e:	4b13      	ldr	r3, [pc, #76]	; (80128ec <_vfiprintf_r+0x228>)
 80128a0:	a904      	add	r1, sp, #16
 80128a2:	4630      	mov	r0, r6
 80128a4:	f3af 8000 	nop.w
 80128a8:	f1b0 3fff 	cmp.w	r0, #4294967295
 80128ac:	4681      	mov	r9, r0
 80128ae:	d1d5      	bne.n	801285c <_vfiprintf_r+0x198>
 80128b0:	89a3      	ldrh	r3, [r4, #12]
 80128b2:	065b      	lsls	r3, r3, #25
 80128b4:	f53f af7e 	bmi.w	80127b4 <_vfiprintf_r+0xf0>
 80128b8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80128ba:	e77d      	b.n	80127b8 <_vfiprintf_r+0xf4>
 80128bc:	ab03      	add	r3, sp, #12
 80128be:	9300      	str	r3, [sp, #0]
 80128c0:	4622      	mov	r2, r4
 80128c2:	4b0a      	ldr	r3, [pc, #40]	; (80128ec <_vfiprintf_r+0x228>)
 80128c4:	a904      	add	r1, sp, #16
 80128c6:	4630      	mov	r0, r6
 80128c8:	f000 f888 	bl	80129dc <_printf_i>
 80128cc:	e7ec      	b.n	80128a8 <_vfiprintf_r+0x1e4>
 80128ce:	bf00      	nop
 80128d0:	08026a7c 	.word	0x08026a7c
 80128d4:	08026abc 	.word	0x08026abc
 80128d8:	08026a9c 	.word	0x08026a9c
 80128dc:	08026a5c 	.word	0x08026a5c
 80128e0:	08026ac2 	.word	0x08026ac2
 80128e4:	08026ac6 	.word	0x08026ac6
 80128e8:	00000000 	.word	0x00000000
 80128ec:	0801269f 	.word	0x0801269f

080128f0 <_printf_common>:
 80128f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80128f4:	4691      	mov	r9, r2
 80128f6:	461f      	mov	r7, r3
 80128f8:	688a      	ldr	r2, [r1, #8]
 80128fa:	690b      	ldr	r3, [r1, #16]
 80128fc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8012900:	4293      	cmp	r3, r2
 8012902:	bfb8      	it	lt
 8012904:	4613      	movlt	r3, r2
 8012906:	f8c9 3000 	str.w	r3, [r9]
 801290a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801290e:	4606      	mov	r6, r0
 8012910:	460c      	mov	r4, r1
 8012912:	b112      	cbz	r2, 801291a <_printf_common+0x2a>
 8012914:	3301      	adds	r3, #1
 8012916:	f8c9 3000 	str.w	r3, [r9]
 801291a:	6823      	ldr	r3, [r4, #0]
 801291c:	0699      	lsls	r1, r3, #26
 801291e:	bf42      	ittt	mi
 8012920:	f8d9 3000 	ldrmi.w	r3, [r9]
 8012924:	3302      	addmi	r3, #2
 8012926:	f8c9 3000 	strmi.w	r3, [r9]
 801292a:	6825      	ldr	r5, [r4, #0]
 801292c:	f015 0506 	ands.w	r5, r5, #6
 8012930:	d107      	bne.n	8012942 <_printf_common+0x52>
 8012932:	f104 0a19 	add.w	sl, r4, #25
 8012936:	68e3      	ldr	r3, [r4, #12]
 8012938:	f8d9 2000 	ldr.w	r2, [r9]
 801293c:	1a9b      	subs	r3, r3, r2
 801293e:	42ab      	cmp	r3, r5
 8012940:	dc28      	bgt.n	8012994 <_printf_common+0xa4>
 8012942:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8012946:	6822      	ldr	r2, [r4, #0]
 8012948:	3300      	adds	r3, #0
 801294a:	bf18      	it	ne
 801294c:	2301      	movne	r3, #1
 801294e:	0692      	lsls	r2, r2, #26
 8012950:	d42d      	bmi.n	80129ae <_printf_common+0xbe>
 8012952:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8012956:	4639      	mov	r1, r7
 8012958:	4630      	mov	r0, r6
 801295a:	47c0      	blx	r8
 801295c:	3001      	adds	r0, #1
 801295e:	d020      	beq.n	80129a2 <_printf_common+0xb2>
 8012960:	6823      	ldr	r3, [r4, #0]
 8012962:	68e5      	ldr	r5, [r4, #12]
 8012964:	f8d9 2000 	ldr.w	r2, [r9]
 8012968:	f003 0306 	and.w	r3, r3, #6
 801296c:	2b04      	cmp	r3, #4
 801296e:	bf08      	it	eq
 8012970:	1aad      	subeq	r5, r5, r2
 8012972:	68a3      	ldr	r3, [r4, #8]
 8012974:	6922      	ldr	r2, [r4, #16]
 8012976:	bf0c      	ite	eq
 8012978:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801297c:	2500      	movne	r5, #0
 801297e:	4293      	cmp	r3, r2
 8012980:	bfc4      	itt	gt
 8012982:	1a9b      	subgt	r3, r3, r2
 8012984:	18ed      	addgt	r5, r5, r3
 8012986:	f04f 0900 	mov.w	r9, #0
 801298a:	341a      	adds	r4, #26
 801298c:	454d      	cmp	r5, r9
 801298e:	d11a      	bne.n	80129c6 <_printf_common+0xd6>
 8012990:	2000      	movs	r0, #0
 8012992:	e008      	b.n	80129a6 <_printf_common+0xb6>
 8012994:	2301      	movs	r3, #1
 8012996:	4652      	mov	r2, sl
 8012998:	4639      	mov	r1, r7
 801299a:	4630      	mov	r0, r6
 801299c:	47c0      	blx	r8
 801299e:	3001      	adds	r0, #1
 80129a0:	d103      	bne.n	80129aa <_printf_common+0xba>
 80129a2:	f04f 30ff 	mov.w	r0, #4294967295
 80129a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80129aa:	3501      	adds	r5, #1
 80129ac:	e7c3      	b.n	8012936 <_printf_common+0x46>
 80129ae:	18e1      	adds	r1, r4, r3
 80129b0:	1c5a      	adds	r2, r3, #1
 80129b2:	2030      	movs	r0, #48	; 0x30
 80129b4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80129b8:	4422      	add	r2, r4
 80129ba:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80129be:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80129c2:	3302      	adds	r3, #2
 80129c4:	e7c5      	b.n	8012952 <_printf_common+0x62>
 80129c6:	2301      	movs	r3, #1
 80129c8:	4622      	mov	r2, r4
 80129ca:	4639      	mov	r1, r7
 80129cc:	4630      	mov	r0, r6
 80129ce:	47c0      	blx	r8
 80129d0:	3001      	adds	r0, #1
 80129d2:	d0e6      	beq.n	80129a2 <_printf_common+0xb2>
 80129d4:	f109 0901 	add.w	r9, r9, #1
 80129d8:	e7d8      	b.n	801298c <_printf_common+0x9c>
	...

080129dc <_printf_i>:
 80129dc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80129e0:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80129e4:	460c      	mov	r4, r1
 80129e6:	7e09      	ldrb	r1, [r1, #24]
 80129e8:	b085      	sub	sp, #20
 80129ea:	296e      	cmp	r1, #110	; 0x6e
 80129ec:	4617      	mov	r7, r2
 80129ee:	4606      	mov	r6, r0
 80129f0:	4698      	mov	r8, r3
 80129f2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80129f4:	f000 80b3 	beq.w	8012b5e <_printf_i+0x182>
 80129f8:	d822      	bhi.n	8012a40 <_printf_i+0x64>
 80129fa:	2963      	cmp	r1, #99	; 0x63
 80129fc:	d036      	beq.n	8012a6c <_printf_i+0x90>
 80129fe:	d80a      	bhi.n	8012a16 <_printf_i+0x3a>
 8012a00:	2900      	cmp	r1, #0
 8012a02:	f000 80b9 	beq.w	8012b78 <_printf_i+0x19c>
 8012a06:	2958      	cmp	r1, #88	; 0x58
 8012a08:	f000 8083 	beq.w	8012b12 <_printf_i+0x136>
 8012a0c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012a10:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8012a14:	e032      	b.n	8012a7c <_printf_i+0xa0>
 8012a16:	2964      	cmp	r1, #100	; 0x64
 8012a18:	d001      	beq.n	8012a1e <_printf_i+0x42>
 8012a1a:	2969      	cmp	r1, #105	; 0x69
 8012a1c:	d1f6      	bne.n	8012a0c <_printf_i+0x30>
 8012a1e:	6820      	ldr	r0, [r4, #0]
 8012a20:	6813      	ldr	r3, [r2, #0]
 8012a22:	0605      	lsls	r5, r0, #24
 8012a24:	f103 0104 	add.w	r1, r3, #4
 8012a28:	d52a      	bpl.n	8012a80 <_printf_i+0xa4>
 8012a2a:	681b      	ldr	r3, [r3, #0]
 8012a2c:	6011      	str	r1, [r2, #0]
 8012a2e:	2b00      	cmp	r3, #0
 8012a30:	da03      	bge.n	8012a3a <_printf_i+0x5e>
 8012a32:	222d      	movs	r2, #45	; 0x2d
 8012a34:	425b      	negs	r3, r3
 8012a36:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8012a3a:	486f      	ldr	r0, [pc, #444]	; (8012bf8 <_printf_i+0x21c>)
 8012a3c:	220a      	movs	r2, #10
 8012a3e:	e039      	b.n	8012ab4 <_printf_i+0xd8>
 8012a40:	2973      	cmp	r1, #115	; 0x73
 8012a42:	f000 809d 	beq.w	8012b80 <_printf_i+0x1a4>
 8012a46:	d808      	bhi.n	8012a5a <_printf_i+0x7e>
 8012a48:	296f      	cmp	r1, #111	; 0x6f
 8012a4a:	d020      	beq.n	8012a8e <_printf_i+0xb2>
 8012a4c:	2970      	cmp	r1, #112	; 0x70
 8012a4e:	d1dd      	bne.n	8012a0c <_printf_i+0x30>
 8012a50:	6823      	ldr	r3, [r4, #0]
 8012a52:	f043 0320 	orr.w	r3, r3, #32
 8012a56:	6023      	str	r3, [r4, #0]
 8012a58:	e003      	b.n	8012a62 <_printf_i+0x86>
 8012a5a:	2975      	cmp	r1, #117	; 0x75
 8012a5c:	d017      	beq.n	8012a8e <_printf_i+0xb2>
 8012a5e:	2978      	cmp	r1, #120	; 0x78
 8012a60:	d1d4      	bne.n	8012a0c <_printf_i+0x30>
 8012a62:	2378      	movs	r3, #120	; 0x78
 8012a64:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8012a68:	4864      	ldr	r0, [pc, #400]	; (8012bfc <_printf_i+0x220>)
 8012a6a:	e055      	b.n	8012b18 <_printf_i+0x13c>
 8012a6c:	6813      	ldr	r3, [r2, #0]
 8012a6e:	1d19      	adds	r1, r3, #4
 8012a70:	681b      	ldr	r3, [r3, #0]
 8012a72:	6011      	str	r1, [r2, #0]
 8012a74:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012a78:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8012a7c:	2301      	movs	r3, #1
 8012a7e:	e08c      	b.n	8012b9a <_printf_i+0x1be>
 8012a80:	681b      	ldr	r3, [r3, #0]
 8012a82:	6011      	str	r1, [r2, #0]
 8012a84:	f010 0f40 	tst.w	r0, #64	; 0x40
 8012a88:	bf18      	it	ne
 8012a8a:	b21b      	sxthne	r3, r3
 8012a8c:	e7cf      	b.n	8012a2e <_printf_i+0x52>
 8012a8e:	6813      	ldr	r3, [r2, #0]
 8012a90:	6825      	ldr	r5, [r4, #0]
 8012a92:	1d18      	adds	r0, r3, #4
 8012a94:	6010      	str	r0, [r2, #0]
 8012a96:	0628      	lsls	r0, r5, #24
 8012a98:	d501      	bpl.n	8012a9e <_printf_i+0xc2>
 8012a9a:	681b      	ldr	r3, [r3, #0]
 8012a9c:	e002      	b.n	8012aa4 <_printf_i+0xc8>
 8012a9e:	0668      	lsls	r0, r5, #25
 8012aa0:	d5fb      	bpl.n	8012a9a <_printf_i+0xbe>
 8012aa2:	881b      	ldrh	r3, [r3, #0]
 8012aa4:	4854      	ldr	r0, [pc, #336]	; (8012bf8 <_printf_i+0x21c>)
 8012aa6:	296f      	cmp	r1, #111	; 0x6f
 8012aa8:	bf14      	ite	ne
 8012aaa:	220a      	movne	r2, #10
 8012aac:	2208      	moveq	r2, #8
 8012aae:	2100      	movs	r1, #0
 8012ab0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8012ab4:	6865      	ldr	r5, [r4, #4]
 8012ab6:	60a5      	str	r5, [r4, #8]
 8012ab8:	2d00      	cmp	r5, #0
 8012aba:	f2c0 8095 	blt.w	8012be8 <_printf_i+0x20c>
 8012abe:	6821      	ldr	r1, [r4, #0]
 8012ac0:	f021 0104 	bic.w	r1, r1, #4
 8012ac4:	6021      	str	r1, [r4, #0]
 8012ac6:	2b00      	cmp	r3, #0
 8012ac8:	d13d      	bne.n	8012b46 <_printf_i+0x16a>
 8012aca:	2d00      	cmp	r5, #0
 8012acc:	f040 808e 	bne.w	8012bec <_printf_i+0x210>
 8012ad0:	4665      	mov	r5, ip
 8012ad2:	2a08      	cmp	r2, #8
 8012ad4:	d10b      	bne.n	8012aee <_printf_i+0x112>
 8012ad6:	6823      	ldr	r3, [r4, #0]
 8012ad8:	07db      	lsls	r3, r3, #31
 8012ada:	d508      	bpl.n	8012aee <_printf_i+0x112>
 8012adc:	6923      	ldr	r3, [r4, #16]
 8012ade:	6862      	ldr	r2, [r4, #4]
 8012ae0:	429a      	cmp	r2, r3
 8012ae2:	bfde      	ittt	le
 8012ae4:	2330      	movle	r3, #48	; 0x30
 8012ae6:	f805 3c01 	strble.w	r3, [r5, #-1]
 8012aea:	f105 35ff 	addle.w	r5, r5, #4294967295
 8012aee:	ebac 0305 	sub.w	r3, ip, r5
 8012af2:	6123      	str	r3, [r4, #16]
 8012af4:	f8cd 8000 	str.w	r8, [sp]
 8012af8:	463b      	mov	r3, r7
 8012afa:	aa03      	add	r2, sp, #12
 8012afc:	4621      	mov	r1, r4
 8012afe:	4630      	mov	r0, r6
 8012b00:	f7ff fef6 	bl	80128f0 <_printf_common>
 8012b04:	3001      	adds	r0, #1
 8012b06:	d14d      	bne.n	8012ba4 <_printf_i+0x1c8>
 8012b08:	f04f 30ff 	mov.w	r0, #4294967295
 8012b0c:	b005      	add	sp, #20
 8012b0e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012b12:	4839      	ldr	r0, [pc, #228]	; (8012bf8 <_printf_i+0x21c>)
 8012b14:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8012b18:	6813      	ldr	r3, [r2, #0]
 8012b1a:	6821      	ldr	r1, [r4, #0]
 8012b1c:	1d1d      	adds	r5, r3, #4
 8012b1e:	681b      	ldr	r3, [r3, #0]
 8012b20:	6015      	str	r5, [r2, #0]
 8012b22:	060a      	lsls	r2, r1, #24
 8012b24:	d50b      	bpl.n	8012b3e <_printf_i+0x162>
 8012b26:	07ca      	lsls	r2, r1, #31
 8012b28:	bf44      	itt	mi
 8012b2a:	f041 0120 	orrmi.w	r1, r1, #32
 8012b2e:	6021      	strmi	r1, [r4, #0]
 8012b30:	b91b      	cbnz	r3, 8012b3a <_printf_i+0x15e>
 8012b32:	6822      	ldr	r2, [r4, #0]
 8012b34:	f022 0220 	bic.w	r2, r2, #32
 8012b38:	6022      	str	r2, [r4, #0]
 8012b3a:	2210      	movs	r2, #16
 8012b3c:	e7b7      	b.n	8012aae <_printf_i+0xd2>
 8012b3e:	064d      	lsls	r5, r1, #25
 8012b40:	bf48      	it	mi
 8012b42:	b29b      	uxthmi	r3, r3
 8012b44:	e7ef      	b.n	8012b26 <_printf_i+0x14a>
 8012b46:	4665      	mov	r5, ip
 8012b48:	fbb3 f1f2 	udiv	r1, r3, r2
 8012b4c:	fb02 3311 	mls	r3, r2, r1, r3
 8012b50:	5cc3      	ldrb	r3, [r0, r3]
 8012b52:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8012b56:	460b      	mov	r3, r1
 8012b58:	2900      	cmp	r1, #0
 8012b5a:	d1f5      	bne.n	8012b48 <_printf_i+0x16c>
 8012b5c:	e7b9      	b.n	8012ad2 <_printf_i+0xf6>
 8012b5e:	6813      	ldr	r3, [r2, #0]
 8012b60:	6825      	ldr	r5, [r4, #0]
 8012b62:	6961      	ldr	r1, [r4, #20]
 8012b64:	1d18      	adds	r0, r3, #4
 8012b66:	6010      	str	r0, [r2, #0]
 8012b68:	0628      	lsls	r0, r5, #24
 8012b6a:	681b      	ldr	r3, [r3, #0]
 8012b6c:	d501      	bpl.n	8012b72 <_printf_i+0x196>
 8012b6e:	6019      	str	r1, [r3, #0]
 8012b70:	e002      	b.n	8012b78 <_printf_i+0x19c>
 8012b72:	066a      	lsls	r2, r5, #25
 8012b74:	d5fb      	bpl.n	8012b6e <_printf_i+0x192>
 8012b76:	8019      	strh	r1, [r3, #0]
 8012b78:	2300      	movs	r3, #0
 8012b7a:	6123      	str	r3, [r4, #16]
 8012b7c:	4665      	mov	r5, ip
 8012b7e:	e7b9      	b.n	8012af4 <_printf_i+0x118>
 8012b80:	6813      	ldr	r3, [r2, #0]
 8012b82:	1d19      	adds	r1, r3, #4
 8012b84:	6011      	str	r1, [r2, #0]
 8012b86:	681d      	ldr	r5, [r3, #0]
 8012b88:	6862      	ldr	r2, [r4, #4]
 8012b8a:	2100      	movs	r1, #0
 8012b8c:	4628      	mov	r0, r5
 8012b8e:	f7f5 fa57 	bl	8008040 <memchr>
 8012b92:	b108      	cbz	r0, 8012b98 <_printf_i+0x1bc>
 8012b94:	1b40      	subs	r0, r0, r5
 8012b96:	6060      	str	r0, [r4, #4]
 8012b98:	6863      	ldr	r3, [r4, #4]
 8012b9a:	6123      	str	r3, [r4, #16]
 8012b9c:	2300      	movs	r3, #0
 8012b9e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8012ba2:	e7a7      	b.n	8012af4 <_printf_i+0x118>
 8012ba4:	6923      	ldr	r3, [r4, #16]
 8012ba6:	462a      	mov	r2, r5
 8012ba8:	4639      	mov	r1, r7
 8012baa:	4630      	mov	r0, r6
 8012bac:	47c0      	blx	r8
 8012bae:	3001      	adds	r0, #1
 8012bb0:	d0aa      	beq.n	8012b08 <_printf_i+0x12c>
 8012bb2:	6823      	ldr	r3, [r4, #0]
 8012bb4:	079b      	lsls	r3, r3, #30
 8012bb6:	d413      	bmi.n	8012be0 <_printf_i+0x204>
 8012bb8:	68e0      	ldr	r0, [r4, #12]
 8012bba:	9b03      	ldr	r3, [sp, #12]
 8012bbc:	4298      	cmp	r0, r3
 8012bbe:	bfb8      	it	lt
 8012bc0:	4618      	movlt	r0, r3
 8012bc2:	e7a3      	b.n	8012b0c <_printf_i+0x130>
 8012bc4:	2301      	movs	r3, #1
 8012bc6:	464a      	mov	r2, r9
 8012bc8:	4639      	mov	r1, r7
 8012bca:	4630      	mov	r0, r6
 8012bcc:	47c0      	blx	r8
 8012bce:	3001      	adds	r0, #1
 8012bd0:	d09a      	beq.n	8012b08 <_printf_i+0x12c>
 8012bd2:	3501      	adds	r5, #1
 8012bd4:	68e3      	ldr	r3, [r4, #12]
 8012bd6:	9a03      	ldr	r2, [sp, #12]
 8012bd8:	1a9b      	subs	r3, r3, r2
 8012bda:	42ab      	cmp	r3, r5
 8012bdc:	dcf2      	bgt.n	8012bc4 <_printf_i+0x1e8>
 8012bde:	e7eb      	b.n	8012bb8 <_printf_i+0x1dc>
 8012be0:	2500      	movs	r5, #0
 8012be2:	f104 0919 	add.w	r9, r4, #25
 8012be6:	e7f5      	b.n	8012bd4 <_printf_i+0x1f8>
 8012be8:	2b00      	cmp	r3, #0
 8012bea:	d1ac      	bne.n	8012b46 <_printf_i+0x16a>
 8012bec:	7803      	ldrb	r3, [r0, #0]
 8012bee:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8012bf2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8012bf6:	e76c      	b.n	8012ad2 <_printf_i+0xf6>
 8012bf8:	08026acd 	.word	0x08026acd
 8012bfc:	08026ade 	.word	0x08026ade

08012c00 <_sbrk_r>:
 8012c00:	b538      	push	{r3, r4, r5, lr}
 8012c02:	4c06      	ldr	r4, [pc, #24]	; (8012c1c <_sbrk_r+0x1c>)
 8012c04:	2300      	movs	r3, #0
 8012c06:	4605      	mov	r5, r0
 8012c08:	4608      	mov	r0, r1
 8012c0a:	6023      	str	r3, [r4, #0]
 8012c0c:	f7fe fed0 	bl	80119b0 <_sbrk>
 8012c10:	1c43      	adds	r3, r0, #1
 8012c12:	d102      	bne.n	8012c1a <_sbrk_r+0x1a>
 8012c14:	6823      	ldr	r3, [r4, #0]
 8012c16:	b103      	cbz	r3, 8012c1a <_sbrk_r+0x1a>
 8012c18:	602b      	str	r3, [r5, #0]
 8012c1a:	bd38      	pop	{r3, r4, r5, pc}
 8012c1c:	200046d8 	.word	0x200046d8

08012c20 <__sread>:
 8012c20:	b510      	push	{r4, lr}
 8012c22:	460c      	mov	r4, r1
 8012c24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012c28:	f000 f896 	bl	8012d58 <_read_r>
 8012c2c:	2800      	cmp	r0, #0
 8012c2e:	bfab      	itete	ge
 8012c30:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8012c32:	89a3      	ldrhlt	r3, [r4, #12]
 8012c34:	181b      	addge	r3, r3, r0
 8012c36:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8012c3a:	bfac      	ite	ge
 8012c3c:	6563      	strge	r3, [r4, #84]	; 0x54
 8012c3e:	81a3      	strhlt	r3, [r4, #12]
 8012c40:	bd10      	pop	{r4, pc}

08012c42 <__swrite>:
 8012c42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012c46:	461f      	mov	r7, r3
 8012c48:	898b      	ldrh	r3, [r1, #12]
 8012c4a:	05db      	lsls	r3, r3, #23
 8012c4c:	4605      	mov	r5, r0
 8012c4e:	460c      	mov	r4, r1
 8012c50:	4616      	mov	r6, r2
 8012c52:	d505      	bpl.n	8012c60 <__swrite+0x1e>
 8012c54:	2302      	movs	r3, #2
 8012c56:	2200      	movs	r2, #0
 8012c58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012c5c:	f000 f868 	bl	8012d30 <_lseek_r>
 8012c60:	89a3      	ldrh	r3, [r4, #12]
 8012c62:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012c66:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012c6a:	81a3      	strh	r3, [r4, #12]
 8012c6c:	4632      	mov	r2, r6
 8012c6e:	463b      	mov	r3, r7
 8012c70:	4628      	mov	r0, r5
 8012c72:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012c76:	f000 b817 	b.w	8012ca8 <_write_r>

08012c7a <__sseek>:
 8012c7a:	b510      	push	{r4, lr}
 8012c7c:	460c      	mov	r4, r1
 8012c7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012c82:	f000 f855 	bl	8012d30 <_lseek_r>
 8012c86:	1c43      	adds	r3, r0, #1
 8012c88:	89a3      	ldrh	r3, [r4, #12]
 8012c8a:	bf15      	itete	ne
 8012c8c:	6560      	strne	r0, [r4, #84]	; 0x54
 8012c8e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8012c92:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8012c96:	81a3      	strheq	r3, [r4, #12]
 8012c98:	bf18      	it	ne
 8012c9a:	81a3      	strhne	r3, [r4, #12]
 8012c9c:	bd10      	pop	{r4, pc}

08012c9e <__sclose>:
 8012c9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012ca2:	f000 b813 	b.w	8012ccc <_close_r>
	...

08012ca8 <_write_r>:
 8012ca8:	b538      	push	{r3, r4, r5, lr}
 8012caa:	4c07      	ldr	r4, [pc, #28]	; (8012cc8 <_write_r+0x20>)
 8012cac:	4605      	mov	r5, r0
 8012cae:	4608      	mov	r0, r1
 8012cb0:	4611      	mov	r1, r2
 8012cb2:	2200      	movs	r2, #0
 8012cb4:	6022      	str	r2, [r4, #0]
 8012cb6:	461a      	mov	r2, r3
 8012cb8:	f7fd fdb3 	bl	8010822 <_write>
 8012cbc:	1c43      	adds	r3, r0, #1
 8012cbe:	d102      	bne.n	8012cc6 <_write_r+0x1e>
 8012cc0:	6823      	ldr	r3, [r4, #0]
 8012cc2:	b103      	cbz	r3, 8012cc6 <_write_r+0x1e>
 8012cc4:	602b      	str	r3, [r5, #0]
 8012cc6:	bd38      	pop	{r3, r4, r5, pc}
 8012cc8:	200046d8 	.word	0x200046d8

08012ccc <_close_r>:
 8012ccc:	b538      	push	{r3, r4, r5, lr}
 8012cce:	4c06      	ldr	r4, [pc, #24]	; (8012ce8 <_close_r+0x1c>)
 8012cd0:	2300      	movs	r3, #0
 8012cd2:	4605      	mov	r5, r0
 8012cd4:	4608      	mov	r0, r1
 8012cd6:	6023      	str	r3, [r4, #0]
 8012cd8:	f7fe fe35 	bl	8011946 <_close>
 8012cdc:	1c43      	adds	r3, r0, #1
 8012cde:	d102      	bne.n	8012ce6 <_close_r+0x1a>
 8012ce0:	6823      	ldr	r3, [r4, #0]
 8012ce2:	b103      	cbz	r3, 8012ce6 <_close_r+0x1a>
 8012ce4:	602b      	str	r3, [r5, #0]
 8012ce6:	bd38      	pop	{r3, r4, r5, pc}
 8012ce8:	200046d8 	.word	0x200046d8

08012cec <_fstat_r>:
 8012cec:	b538      	push	{r3, r4, r5, lr}
 8012cee:	4c07      	ldr	r4, [pc, #28]	; (8012d0c <_fstat_r+0x20>)
 8012cf0:	2300      	movs	r3, #0
 8012cf2:	4605      	mov	r5, r0
 8012cf4:	4608      	mov	r0, r1
 8012cf6:	4611      	mov	r1, r2
 8012cf8:	6023      	str	r3, [r4, #0]
 8012cfa:	f7fe fe30 	bl	801195e <_fstat>
 8012cfe:	1c43      	adds	r3, r0, #1
 8012d00:	d102      	bne.n	8012d08 <_fstat_r+0x1c>
 8012d02:	6823      	ldr	r3, [r4, #0]
 8012d04:	b103      	cbz	r3, 8012d08 <_fstat_r+0x1c>
 8012d06:	602b      	str	r3, [r5, #0]
 8012d08:	bd38      	pop	{r3, r4, r5, pc}
 8012d0a:	bf00      	nop
 8012d0c:	200046d8 	.word	0x200046d8

08012d10 <_isatty_r>:
 8012d10:	b538      	push	{r3, r4, r5, lr}
 8012d12:	4c06      	ldr	r4, [pc, #24]	; (8012d2c <_isatty_r+0x1c>)
 8012d14:	2300      	movs	r3, #0
 8012d16:	4605      	mov	r5, r0
 8012d18:	4608      	mov	r0, r1
 8012d1a:	6023      	str	r3, [r4, #0]
 8012d1c:	f7fe fe2f 	bl	801197e <_isatty>
 8012d20:	1c43      	adds	r3, r0, #1
 8012d22:	d102      	bne.n	8012d2a <_isatty_r+0x1a>
 8012d24:	6823      	ldr	r3, [r4, #0]
 8012d26:	b103      	cbz	r3, 8012d2a <_isatty_r+0x1a>
 8012d28:	602b      	str	r3, [r5, #0]
 8012d2a:	bd38      	pop	{r3, r4, r5, pc}
 8012d2c:	200046d8 	.word	0x200046d8

08012d30 <_lseek_r>:
 8012d30:	b538      	push	{r3, r4, r5, lr}
 8012d32:	4c07      	ldr	r4, [pc, #28]	; (8012d50 <_lseek_r+0x20>)
 8012d34:	4605      	mov	r5, r0
 8012d36:	4608      	mov	r0, r1
 8012d38:	4611      	mov	r1, r2
 8012d3a:	2200      	movs	r2, #0
 8012d3c:	6022      	str	r2, [r4, #0]
 8012d3e:	461a      	mov	r2, r3
 8012d40:	f7fe fe28 	bl	8011994 <_lseek>
 8012d44:	1c43      	adds	r3, r0, #1
 8012d46:	d102      	bne.n	8012d4e <_lseek_r+0x1e>
 8012d48:	6823      	ldr	r3, [r4, #0]
 8012d4a:	b103      	cbz	r3, 8012d4e <_lseek_r+0x1e>
 8012d4c:	602b      	str	r3, [r5, #0]
 8012d4e:	bd38      	pop	{r3, r4, r5, pc}
 8012d50:	200046d8 	.word	0x200046d8

08012d54 <__malloc_lock>:
 8012d54:	4770      	bx	lr

08012d56 <__malloc_unlock>:
 8012d56:	4770      	bx	lr

08012d58 <_read_r>:
 8012d58:	b538      	push	{r3, r4, r5, lr}
 8012d5a:	4c07      	ldr	r4, [pc, #28]	; (8012d78 <_read_r+0x20>)
 8012d5c:	4605      	mov	r5, r0
 8012d5e:	4608      	mov	r0, r1
 8012d60:	4611      	mov	r1, r2
 8012d62:	2200      	movs	r2, #0
 8012d64:	6022      	str	r2, [r4, #0]
 8012d66:	461a      	mov	r2, r3
 8012d68:	f7fe fdd0 	bl	801190c <_read>
 8012d6c:	1c43      	adds	r3, r0, #1
 8012d6e:	d102      	bne.n	8012d76 <_read_r+0x1e>
 8012d70:	6823      	ldr	r3, [r4, #0]
 8012d72:	b103      	cbz	r3, 8012d76 <_read_r+0x1e>
 8012d74:	602b      	str	r3, [r5, #0]
 8012d76:	bd38      	pop	{r3, r4, r5, pc}
 8012d78:	200046d8 	.word	0x200046d8

08012d7c <fmodf>:
 8012d7c:	b5d0      	push	{r4, r6, r7, lr}
 8012d7e:	ed2d 8b02 	vpush	{d8}
 8012d82:	b08a      	sub	sp, #40	; 0x28
 8012d84:	eef0 8a40 	vmov.f32	s17, s0
 8012d88:	eeb0 8a60 	vmov.f32	s16, s1
 8012d8c:	f000 f852 	bl	8012e34 <__ieee754_fmodf>
 8012d90:	4b26      	ldr	r3, [pc, #152]	; (8012e2c <fmodf+0xb0>)
 8012d92:	f993 4000 	ldrsb.w	r4, [r3]
 8012d96:	1c63      	adds	r3, r4, #1
 8012d98:	d035      	beq.n	8012e06 <fmodf+0x8a>
 8012d9a:	eeb4 8a48 	vcmp.f32	s16, s16
 8012d9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012da2:	d630      	bvs.n	8012e06 <fmodf+0x8a>
 8012da4:	eef4 8a68 	vcmp.f32	s17, s17
 8012da8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012dac:	d62b      	bvs.n	8012e06 <fmodf+0x8a>
 8012dae:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8012db2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012db6:	d126      	bne.n	8012e06 <fmodf+0x8a>
 8012db8:	2301      	movs	r3, #1
 8012dba:	9300      	str	r3, [sp, #0]
 8012dbc:	4b1c      	ldr	r3, [pc, #112]	; (8012e30 <fmodf+0xb4>)
 8012dbe:	9301      	str	r3, [sp, #4]
 8012dc0:	ee18 0a90 	vmov	r0, s17
 8012dc4:	2300      	movs	r3, #0
 8012dc6:	9308      	str	r3, [sp, #32]
 8012dc8:	f7f5 faee 	bl	80083a8 <__aeabi_f2d>
 8012dcc:	4606      	mov	r6, r0
 8012dce:	460f      	mov	r7, r1
 8012dd0:	ee18 0a10 	vmov	r0, s16
 8012dd4:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8012dd8:	f7f5 fae6 	bl	80083a8 <__aeabi_f2d>
 8012ddc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012de0:	b9ac      	cbnz	r4, 8012e0e <fmodf+0x92>
 8012de2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8012de6:	4668      	mov	r0, sp
 8012de8:	f000 f8ac 	bl	8012f44 <matherr>
 8012dec:	b1c8      	cbz	r0, 8012e22 <fmodf+0xa6>
 8012dee:	9b08      	ldr	r3, [sp, #32]
 8012df0:	b11b      	cbz	r3, 8012dfa <fmodf+0x7e>
 8012df2:	f7ff f83d 	bl	8011e70 <__errno>
 8012df6:	9b08      	ldr	r3, [sp, #32]
 8012df8:	6003      	str	r3, [r0, #0]
 8012dfa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8012dfe:	f7f5 fdc5 	bl	800898c <__aeabi_d2f>
 8012e02:	ee00 0a10 	vmov	s0, r0
 8012e06:	b00a      	add	sp, #40	; 0x28
 8012e08:	ecbd 8b02 	vpop	{d8}
 8012e0c:	bdd0      	pop	{r4, r6, r7, pc}
 8012e0e:	2200      	movs	r2, #0
 8012e10:	2300      	movs	r3, #0
 8012e12:	4610      	mov	r0, r2
 8012e14:	4619      	mov	r1, r3
 8012e16:	f7f5 fc49 	bl	80086ac <__aeabi_ddiv>
 8012e1a:	2c02      	cmp	r4, #2
 8012e1c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8012e20:	d1e1      	bne.n	8012de6 <fmodf+0x6a>
 8012e22:	f7ff f825 	bl	8011e70 <__errno>
 8012e26:	2321      	movs	r3, #33	; 0x21
 8012e28:	6003      	str	r3, [r0, #0]
 8012e2a:	e7e0      	b.n	8012dee <fmodf+0x72>
 8012e2c:	20000074 	.word	0x20000074
 8012e30:	08026aef 	.word	0x08026aef

08012e34 <__ieee754_fmodf>:
 8012e34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012e36:	ee10 6a90 	vmov	r6, s1
 8012e3a:	f036 4500 	bics.w	r5, r6, #2147483648	; 0x80000000
 8012e3e:	ee10 3a10 	vmov	r3, s0
 8012e42:	d009      	beq.n	8012e58 <__ieee754_fmodf+0x24>
 8012e44:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8012e48:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8012e4c:	ee10 7a10 	vmov	r7, s0
 8012e50:	da02      	bge.n	8012e58 <__ieee754_fmodf+0x24>
 8012e52:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8012e56:	dd0a      	ble.n	8012e6e <__ieee754_fmodf+0x3a>
 8012e58:	ee07 3a90 	vmov	s15, r3
 8012e5c:	ee67 0aa0 	vmul.f32	s1, s15, s1
 8012e60:	eec0 7aa0 	vdiv.f32	s15, s1, s1
 8012e64:	ee17 3a90 	vmov	r3, s15
 8012e68:	ee00 3a10 	vmov	s0, r3
 8012e6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012e6e:	42a9      	cmp	r1, r5
 8012e70:	dbfa      	blt.n	8012e68 <__ieee754_fmodf+0x34>
 8012e72:	f003 4400 	and.w	r4, r3, #2147483648	; 0x80000000
 8012e76:	d105      	bne.n	8012e84 <__ieee754_fmodf+0x50>
 8012e78:	4a30      	ldr	r2, [pc, #192]	; (8012f3c <__ieee754_fmodf+0x108>)
 8012e7a:	0fe3      	lsrs	r3, r4, #31
 8012e7c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8012e80:	681b      	ldr	r3, [r3, #0]
 8012e82:	e7f1      	b.n	8012e68 <__ieee754_fmodf+0x34>
 8012e84:	4b2e      	ldr	r3, [pc, #184]	; (8012f40 <__ieee754_fmodf+0x10c>)
 8012e86:	4299      	cmp	r1, r3
 8012e88:	dc3e      	bgt.n	8012f08 <__ieee754_fmodf+0xd4>
 8012e8a:	020a      	lsls	r2, r1, #8
 8012e8c:	f06f 007d 	mvn.w	r0, #125	; 0x7d
 8012e90:	2a00      	cmp	r2, #0
 8012e92:	dc36      	bgt.n	8012f02 <__ieee754_fmodf+0xce>
 8012e94:	429d      	cmp	r5, r3
 8012e96:	dc3a      	bgt.n	8012f0e <__ieee754_fmodf+0xda>
 8012e98:	022b      	lsls	r3, r5, #8
 8012e9a:	f06f 027d 	mvn.w	r2, #125	; 0x7d
 8012e9e:	005b      	lsls	r3, r3, #1
 8012ea0:	f102 32ff 	add.w	r2, r2, #4294967295
 8012ea4:	d5fb      	bpl.n	8012e9e <__ieee754_fmodf+0x6a>
 8012ea6:	f110 0f7e 	cmn.w	r0, #126	; 0x7e
 8012eaa:	bfbb      	ittet	lt
 8012eac:	f06f 037d 	mvnlt.w	r3, #125	; 0x7d
 8012eb0:	1a1b      	sublt	r3, r3, r0
 8012eb2:	f3c7 0116 	ubfxge	r1, r7, #0, #23
 8012eb6:	4099      	lsllt	r1, r3
 8012eb8:	bfa8      	it	ge
 8012eba:	f441 0100 	orrge.w	r1, r1, #8388608	; 0x800000
 8012ebe:	f112 0f7e 	cmn.w	r2, #126	; 0x7e
 8012ec2:	bfb5      	itete	lt
 8012ec4:	f06f 037d 	mvnlt.w	r3, #125	; 0x7d
 8012ec8:	f3c6 0516 	ubfxge	r5, r6, #0, #23
 8012ecc:	1a9b      	sublt	r3, r3, r2
 8012ece:	f445 0500 	orrge.w	r5, r5, #8388608	; 0x800000
 8012ed2:	bfb8      	it	lt
 8012ed4:	409d      	lsllt	r5, r3
 8012ed6:	1a80      	subs	r0, r0, r2
 8012ed8:	1b4b      	subs	r3, r1, r5
 8012eda:	b9d8      	cbnz	r0, 8012f14 <__ieee754_fmodf+0xe0>
 8012edc:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 8012ee0:	bf28      	it	cs
 8012ee2:	460b      	movcs	r3, r1
 8012ee4:	2b00      	cmp	r3, #0
 8012ee6:	d0c7      	beq.n	8012e78 <__ieee754_fmodf+0x44>
 8012ee8:	4915      	ldr	r1, [pc, #84]	; (8012f40 <__ieee754_fmodf+0x10c>)
 8012eea:	428b      	cmp	r3, r1
 8012eec:	dd1a      	ble.n	8012f24 <__ieee754_fmodf+0xf0>
 8012eee:	f112 0f7e 	cmn.w	r2, #126	; 0x7e
 8012ef2:	db1a      	blt.n	8012f2a <__ieee754_fmodf+0xf6>
 8012ef4:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8012ef8:	4323      	orrs	r3, r4
 8012efa:	327f      	adds	r2, #127	; 0x7f
 8012efc:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8012f00:	e7b2      	b.n	8012e68 <__ieee754_fmodf+0x34>
 8012f02:	3801      	subs	r0, #1
 8012f04:	0052      	lsls	r2, r2, #1
 8012f06:	e7c3      	b.n	8012e90 <__ieee754_fmodf+0x5c>
 8012f08:	15c8      	asrs	r0, r1, #23
 8012f0a:	387f      	subs	r0, #127	; 0x7f
 8012f0c:	e7c2      	b.n	8012e94 <__ieee754_fmodf+0x60>
 8012f0e:	15ea      	asrs	r2, r5, #23
 8012f10:	3a7f      	subs	r2, #127	; 0x7f
 8012f12:	e7c8      	b.n	8012ea6 <__ieee754_fmodf+0x72>
 8012f14:	2b00      	cmp	r3, #0
 8012f16:	da02      	bge.n	8012f1e <__ieee754_fmodf+0xea>
 8012f18:	0049      	lsls	r1, r1, #1
 8012f1a:	3801      	subs	r0, #1
 8012f1c:	e7dc      	b.n	8012ed8 <__ieee754_fmodf+0xa4>
 8012f1e:	d0ab      	beq.n	8012e78 <__ieee754_fmodf+0x44>
 8012f20:	0059      	lsls	r1, r3, #1
 8012f22:	e7fa      	b.n	8012f1a <__ieee754_fmodf+0xe6>
 8012f24:	005b      	lsls	r3, r3, #1
 8012f26:	3a01      	subs	r2, #1
 8012f28:	e7df      	b.n	8012eea <__ieee754_fmodf+0xb6>
 8012f2a:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8012f2e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8012f32:	3282      	adds	r2, #130	; 0x82
 8012f34:	4113      	asrs	r3, r2
 8012f36:	4323      	orrs	r3, r4
 8012f38:	e796      	b.n	8012e68 <__ieee754_fmodf+0x34>
 8012f3a:	bf00      	nop
 8012f3c:	08026af8 	.word	0x08026af8
 8012f40:	007fffff 	.word	0x007fffff

08012f44 <matherr>:
 8012f44:	2000      	movs	r0, #0
 8012f46:	4770      	bx	lr

08012f48 <_init>:
 8012f48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012f4a:	bf00      	nop
 8012f4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012f4e:	bc08      	pop	{r3}
 8012f50:	469e      	mov	lr, r3
 8012f52:	4770      	bx	lr

08012f54 <_fini>:
 8012f54:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012f56:	bf00      	nop
 8012f58:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012f5a:	bc08      	pop	{r3}
 8012f5c:	469e      	mov	lr, r3
 8012f5e:	4770      	bx	lr
