 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 5
Design : mips_processor
Version: M-2016.12-SP4
Date   : Sun Nov 17 14:46:51 2019
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: tt1p05v125c   Library: saed32rvt_tt1p05v125c
	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125/125

Information: Percent of Arnoldi-based delays =  6.04%

Information: Percent of CCS-based delays =  5.75%

  Startpoint: control/CS_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: datapath/PC/Q_reg_16_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  control/CS_reg_1_/CLK (DFFX1_RVT)                       0.00       0.08 r
  control/CS_reg_1_/QN (DFFX1_RVT)                        0.10       0.17 r
  control/U57/Y (NAND3X2_RVT)                             0.06 *     0.23 f
  control/U56/Y (NAND2X2_RVT)                             0.11 *     0.34 r
  control/alusrcb[0] (mips_control)                       0.00       0.34 r
  datapath/alusrcb[0] (mips_datapath)                     0.00       0.34 r
  datapath/U114/Y (NOR2X0_RVT)                            0.20 *     0.55 f
  datapath/U202/Y (AO22X1_RVT)                            0.15 *     0.69 f
  datapath/m_alu/b[1] (alu)                               0.00       0.69 f
  datapath/m_alu/sub_50/B[1] (alu_DW01_sub_0)             0.00       0.69 f
  datapath/m_alu/sub_50/U21/Y (INVX2_RVT)                 0.04 *     0.73 r
  datapath/m_alu/sub_50/U2_1/CO (FADDX1_RVT)              0.06 *     0.80 r
  datapath/m_alu/sub_50/U2_2/CO (FADDX1_RVT)              0.06 *     0.86 r
  datapath/m_alu/sub_50/U2_3/CO (FADDX1_RVT)              0.06 *     0.92 r
  datapath/m_alu/sub_50/U2_4/CO (FADDX1_RVT)              0.06 *     0.98 r
  datapath/m_alu/sub_50/U2_5/CO (FADDX1_RVT)              0.07 *     1.05 r
  datapath/m_alu/sub_50/U2_6/CO (FADDX1_RVT)              0.06 *     1.11 r
  datapath/m_alu/sub_50/U2_7/CO (FADDX1_RVT)              0.06 *     1.17 r
  datapath/m_alu/sub_50/U2_8/CO (FADDX1_RVT)              0.06 *     1.23 r
  datapath/m_alu/sub_50/U2_9/CO (FADDX1_RVT)              0.06 *     1.29 r
  datapath/m_alu/sub_50/U2_10/CO (FADDX1_RVT)             0.06 *     1.35 r
  datapath/m_alu/sub_50/U2_11/CO (FADDX1_RVT)             0.06 *     1.41 r
  datapath/m_alu/sub_50/U2_12/CO (FADDX1_RVT)             0.06 *     1.47 r
  datapath/m_alu/sub_50/U2_13/CO (FADDX1_RVT)             0.06 *     1.53 r
  datapath/m_alu/sub_50/U2_14/CO (FADDX1_RVT)             0.06 *     1.59 r
  datapath/m_alu/sub_50/U2_15/CO (FADDX1_RVT)             0.06 *     1.66 r
  datapath/m_alu/sub_50/U2_16/CO (FADDX1_RVT)             0.06 *     1.72 r
  datapath/m_alu/sub_50/U2_17/CO (FADDX1_RVT)             0.06 *     1.78 r
  datapath/m_alu/sub_50/U2_18/CO (FADDX1_RVT)             0.06 *     1.84 r
  datapath/m_alu/sub_50/U2_19/CO (FADDX1_RVT)             0.06 *     1.90 r
  datapath/m_alu/sub_50/U2_20/CO (FADDX1_RVT)             0.06 *     1.96 r
  datapath/m_alu/sub_50/U2_21/CO (FADDX1_RVT)             0.06 *     2.02 r
  datapath/m_alu/sub_50/U2_22/CO (FADDX1_RVT)             0.06 *     2.08 r
  datapath/m_alu/sub_50/U2_23/CO (FADDX1_RVT)             0.06 *     2.15 r
  datapath/m_alu/sub_50/U2_24/CO (FADDX1_RVT)             0.06 *     2.21 r
  datapath/m_alu/sub_50/U2_25/CO (FADDX1_RVT)             0.06 *     2.27 r
  datapath/m_alu/sub_50/U2_26/CO (FADDX1_RVT)             0.06 *     2.33 r
  datapath/m_alu/sub_50/U2_27/CO (FADDX1_RVT)             0.06 *     2.39 r
  datapath/m_alu/sub_50/U2_28/CO (FADDX1_RVT)             0.06 *     2.45 r
  datapath/m_alu/sub_50/U2_29/CO (FADDX1_RVT)             0.06 *     2.51 r
  datapath/m_alu/sub_50/U7/Y (NAND2X0_RVT)                0.03 *     2.54 f
  datapath/m_alu/sub_50/U10/Y (NAND3X0_RVT)               0.04 *     2.58 r
  datapath/m_alu/sub_50/U6/Y (XNOR3X2_RVT)                0.05 *     2.64 r
  datapath/m_alu/sub_50/DIFF[31] (alu_DW01_sub_0)         0.00       2.64 r
  datapath/m_alu/U142/Y (AOI222X1_RVT)                    0.10 *     2.74 f
  datapath/m_alu/U6/Y (NAND3X1_RVT)                       0.08 *     2.82 r
  datapath/m_alu/U21/Y (OR4X4_RVT)                        0.08 *     2.90 r
  datapath/m_alu/U91/Y (NOR4X0_RVT)                       0.06 *     2.96 f
  datapath/m_alu/U90/Y (AND2X1_RVT)                       0.05 *     3.01 f
  datapath/m_alu/zero (alu)                               0.00       3.01 f
  datapath/U47/Y (AO21X1_RVT)                             0.06 *     3.06 f
  datapath/PC/load_en (register_width32_0)                0.00       3.06 f
  datapath/PC/U39/Y (NOR2X0_RVT)                          0.13 *     3.20 r
  datapath/PC/U25/Y (AO22X1_RVT)                          0.07 *     3.26 r
  datapath/PC/Q_reg_16_/D (DFFX1_RVT)                     0.00 *     3.26 r
  data arrival time                                                  3.26

  clock ideal_clock1 (rise edge)                          4.00       4.00
  clock network delay (propagated)                        0.08       4.08
  datapath/PC/Q_reg_16_/CLK (DFFX1_RVT)                   0.00       4.08 r
  library setup time                                     -0.03       4.05
  data required time                                                 4.05
  --------------------------------------------------------------------------
  data required time                                                 4.05
  data arrival time                                                 -3.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: control/CS_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: datapath/PC/Q_reg_18_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  control/CS_reg_1_/CLK (DFFX1_RVT)                       0.00       0.08 r
  control/CS_reg_1_/QN (DFFX1_RVT)                        0.10       0.17 r
  control/U57/Y (NAND3X2_RVT)                             0.06 *     0.23 f
  control/U56/Y (NAND2X2_RVT)                             0.11 *     0.34 r
  control/alusrcb[0] (mips_control)                       0.00       0.34 r
  datapath/alusrcb[0] (mips_datapath)                     0.00       0.34 r
  datapath/U114/Y (NOR2X0_RVT)                            0.20 *     0.55 f
  datapath/U202/Y (AO22X1_RVT)                            0.15 *     0.69 f
  datapath/m_alu/b[1] (alu)                               0.00       0.69 f
  datapath/m_alu/sub_50/B[1] (alu_DW01_sub_0)             0.00       0.69 f
  datapath/m_alu/sub_50/U21/Y (INVX2_RVT)                 0.04 *     0.73 r
  datapath/m_alu/sub_50/U2_1/CO (FADDX1_RVT)              0.06 *     0.80 r
  datapath/m_alu/sub_50/U2_2/CO (FADDX1_RVT)              0.06 *     0.86 r
  datapath/m_alu/sub_50/U2_3/CO (FADDX1_RVT)              0.06 *     0.92 r
  datapath/m_alu/sub_50/U2_4/CO (FADDX1_RVT)              0.06 *     0.98 r
  datapath/m_alu/sub_50/U2_5/CO (FADDX1_RVT)              0.07 *     1.05 r
  datapath/m_alu/sub_50/U2_6/CO (FADDX1_RVT)              0.06 *     1.11 r
  datapath/m_alu/sub_50/U2_7/CO (FADDX1_RVT)              0.06 *     1.17 r
  datapath/m_alu/sub_50/U2_8/CO (FADDX1_RVT)              0.06 *     1.23 r
  datapath/m_alu/sub_50/U2_9/CO (FADDX1_RVT)              0.06 *     1.29 r
  datapath/m_alu/sub_50/U2_10/CO (FADDX1_RVT)             0.06 *     1.35 r
  datapath/m_alu/sub_50/U2_11/CO (FADDX1_RVT)             0.06 *     1.41 r
  datapath/m_alu/sub_50/U2_12/CO (FADDX1_RVT)             0.06 *     1.47 r
  datapath/m_alu/sub_50/U2_13/CO (FADDX1_RVT)             0.06 *     1.53 r
  datapath/m_alu/sub_50/U2_14/CO (FADDX1_RVT)             0.06 *     1.59 r
  datapath/m_alu/sub_50/U2_15/CO (FADDX1_RVT)             0.06 *     1.66 r
  datapath/m_alu/sub_50/U2_16/CO (FADDX1_RVT)             0.06 *     1.72 r
  datapath/m_alu/sub_50/U2_17/CO (FADDX1_RVT)             0.06 *     1.78 r
  datapath/m_alu/sub_50/U2_18/CO (FADDX1_RVT)             0.06 *     1.84 r
  datapath/m_alu/sub_50/U2_19/CO (FADDX1_RVT)             0.06 *     1.90 r
  datapath/m_alu/sub_50/U2_20/CO (FADDX1_RVT)             0.06 *     1.96 r
  datapath/m_alu/sub_50/U2_21/CO (FADDX1_RVT)             0.06 *     2.02 r
  datapath/m_alu/sub_50/U2_22/CO (FADDX1_RVT)             0.06 *     2.08 r
  datapath/m_alu/sub_50/U2_23/CO (FADDX1_RVT)             0.06 *     2.15 r
  datapath/m_alu/sub_50/U2_24/CO (FADDX1_RVT)             0.06 *     2.21 r
  datapath/m_alu/sub_50/U2_25/CO (FADDX1_RVT)             0.06 *     2.27 r
  datapath/m_alu/sub_50/U2_26/CO (FADDX1_RVT)             0.06 *     2.33 r
  datapath/m_alu/sub_50/U2_27/CO (FADDX1_RVT)             0.06 *     2.39 r
  datapath/m_alu/sub_50/U2_28/CO (FADDX1_RVT)             0.06 *     2.45 r
  datapath/m_alu/sub_50/U2_29/CO (FADDX1_RVT)             0.06 *     2.51 r
  datapath/m_alu/sub_50/U7/Y (NAND2X0_RVT)                0.03 *     2.54 f
  datapath/m_alu/sub_50/U10/Y (NAND3X0_RVT)               0.04 *     2.58 r
  datapath/m_alu/sub_50/U6/Y (XNOR3X2_RVT)                0.05 *     2.64 r
  datapath/m_alu/sub_50/DIFF[31] (alu_DW01_sub_0)         0.00       2.64 r
  datapath/m_alu/U142/Y (AOI222X1_RVT)                    0.10 *     2.74 f
  datapath/m_alu/U6/Y (NAND3X1_RVT)                       0.08 *     2.82 r
  datapath/m_alu/U21/Y (OR4X4_RVT)                        0.08 *     2.90 r
  datapath/m_alu/U91/Y (NOR4X0_RVT)                       0.06 *     2.96 f
  datapath/m_alu/U90/Y (AND2X1_RVT)                       0.05 *     3.01 f
  datapath/m_alu/zero (alu)                               0.00       3.01 f
  datapath/U47/Y (AO21X1_RVT)                             0.06 *     3.06 f
  datapath/PC/load_en (register_width32_0)                0.00       3.06 f
  datapath/PC/U39/Y (NOR2X0_RVT)                          0.13 *     3.20 r
  datapath/PC/U23/Y (AO22X1_RVT)                          0.07 *     3.26 r
  datapath/PC/Q_reg_18_/D (DFFX1_RVT)                     0.00 *     3.26 r
  data arrival time                                                  3.26

  clock ideal_clock1 (rise edge)                          4.00       4.00
  clock network delay (propagated)                        0.08       4.08
  datapath/PC/Q_reg_18_/CLK (DFFX1_RVT)                   0.00       4.08 r
  library setup time                                     -0.03       4.05
  data required time                                                 4.05
  --------------------------------------------------------------------------
  data required time                                                 4.05
  data arrival time                                                 -3.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: control/CS_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: datapath/PC/Q_reg_20_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  control/CS_reg_1_/CLK (DFFX1_RVT)                       0.00       0.08 r
  control/CS_reg_1_/QN (DFFX1_RVT)                        0.10       0.17 r
  control/U57/Y (NAND3X2_RVT)                             0.06 *     0.23 f
  control/U56/Y (NAND2X2_RVT)                             0.11 *     0.34 r
  control/alusrcb[0] (mips_control)                       0.00       0.34 r
  datapath/alusrcb[0] (mips_datapath)                     0.00       0.34 r
  datapath/U114/Y (NOR2X0_RVT)                            0.20 *     0.55 f
  datapath/U202/Y (AO22X1_RVT)                            0.15 *     0.69 f
  datapath/m_alu/b[1] (alu)                               0.00       0.69 f
  datapath/m_alu/sub_50/B[1] (alu_DW01_sub_0)             0.00       0.69 f
  datapath/m_alu/sub_50/U21/Y (INVX2_RVT)                 0.04 *     0.73 r
  datapath/m_alu/sub_50/U2_1/CO (FADDX1_RVT)              0.06 *     0.80 r
  datapath/m_alu/sub_50/U2_2/CO (FADDX1_RVT)              0.06 *     0.86 r
  datapath/m_alu/sub_50/U2_3/CO (FADDX1_RVT)              0.06 *     0.92 r
  datapath/m_alu/sub_50/U2_4/CO (FADDX1_RVT)              0.06 *     0.98 r
  datapath/m_alu/sub_50/U2_5/CO (FADDX1_RVT)              0.07 *     1.05 r
  datapath/m_alu/sub_50/U2_6/CO (FADDX1_RVT)              0.06 *     1.11 r
  datapath/m_alu/sub_50/U2_7/CO (FADDX1_RVT)              0.06 *     1.17 r
  datapath/m_alu/sub_50/U2_8/CO (FADDX1_RVT)              0.06 *     1.23 r
  datapath/m_alu/sub_50/U2_9/CO (FADDX1_RVT)              0.06 *     1.29 r
  datapath/m_alu/sub_50/U2_10/CO (FADDX1_RVT)             0.06 *     1.35 r
  datapath/m_alu/sub_50/U2_11/CO (FADDX1_RVT)             0.06 *     1.41 r
  datapath/m_alu/sub_50/U2_12/CO (FADDX1_RVT)             0.06 *     1.47 r
  datapath/m_alu/sub_50/U2_13/CO (FADDX1_RVT)             0.06 *     1.53 r
  datapath/m_alu/sub_50/U2_14/CO (FADDX1_RVT)             0.06 *     1.59 r
  datapath/m_alu/sub_50/U2_15/CO (FADDX1_RVT)             0.06 *     1.66 r
  datapath/m_alu/sub_50/U2_16/CO (FADDX1_RVT)             0.06 *     1.72 r
  datapath/m_alu/sub_50/U2_17/CO (FADDX1_RVT)             0.06 *     1.78 r
  datapath/m_alu/sub_50/U2_18/CO (FADDX1_RVT)             0.06 *     1.84 r
  datapath/m_alu/sub_50/U2_19/CO (FADDX1_RVT)             0.06 *     1.90 r
  datapath/m_alu/sub_50/U2_20/CO (FADDX1_RVT)             0.06 *     1.96 r
  datapath/m_alu/sub_50/U2_21/CO (FADDX1_RVT)             0.06 *     2.02 r
  datapath/m_alu/sub_50/U2_22/CO (FADDX1_RVT)             0.06 *     2.08 r
  datapath/m_alu/sub_50/U2_23/CO (FADDX1_RVT)             0.06 *     2.15 r
  datapath/m_alu/sub_50/U2_24/CO (FADDX1_RVT)             0.06 *     2.21 r
  datapath/m_alu/sub_50/U2_25/CO (FADDX1_RVT)             0.06 *     2.27 r
  datapath/m_alu/sub_50/U2_26/CO (FADDX1_RVT)             0.06 *     2.33 r
  datapath/m_alu/sub_50/U2_27/CO (FADDX1_RVT)             0.06 *     2.39 r
  datapath/m_alu/sub_50/U2_28/CO (FADDX1_RVT)             0.06 *     2.45 r
  datapath/m_alu/sub_50/U2_29/CO (FADDX1_RVT)             0.06 *     2.51 r
  datapath/m_alu/sub_50/U7/Y (NAND2X0_RVT)                0.03 *     2.54 f
  datapath/m_alu/sub_50/U10/Y (NAND3X0_RVT)               0.04 *     2.58 r
  datapath/m_alu/sub_50/U6/Y (XNOR3X2_RVT)                0.05 *     2.64 r
  datapath/m_alu/sub_50/DIFF[31] (alu_DW01_sub_0)         0.00       2.64 r
  datapath/m_alu/U142/Y (AOI222X1_RVT)                    0.10 *     2.74 f
  datapath/m_alu/U6/Y (NAND3X1_RVT)                       0.08 *     2.82 r
  datapath/m_alu/U21/Y (OR4X4_RVT)                        0.08 *     2.90 r
  datapath/m_alu/U91/Y (NOR4X0_RVT)                       0.06 *     2.96 f
  datapath/m_alu/U90/Y (AND2X1_RVT)                       0.05 *     3.01 f
  datapath/m_alu/zero (alu)                               0.00       3.01 f
  datapath/U47/Y (AO21X1_RVT)                             0.06 *     3.06 f
  datapath/PC/load_en (register_width32_0)                0.00       3.06 f
  datapath/PC/U39/Y (NOR2X0_RVT)                          0.13 *     3.20 r
  datapath/PC/U21/Y (AO22X1_RVT)                          0.06 *     3.26 r
  datapath/PC/Q_reg_20_/D (DFFX1_RVT)                     0.00 *     3.26 r
  data arrival time                                                  3.26

  clock ideal_clock1 (rise edge)                          4.00       4.00
  clock network delay (propagated)                        0.08       4.08
  datapath/PC/Q_reg_20_/CLK (DFFX1_RVT)                   0.00       4.08 r
  library setup time                                     -0.03       4.05
  data required time                                                 4.05
  --------------------------------------------------------------------------
  data required time                                                 4.05
  data arrival time                                                 -3.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: control/CS_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: datapath/PC/Q_reg_19_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  control/CS_reg_1_/CLK (DFFX1_RVT)                       0.00       0.08 r
  control/CS_reg_1_/QN (DFFX1_RVT)                        0.10       0.17 r
  control/U57/Y (NAND3X2_RVT)                             0.06 *     0.23 f
  control/U56/Y (NAND2X2_RVT)                             0.11 *     0.34 r
  control/alusrcb[0] (mips_control)                       0.00       0.34 r
  datapath/alusrcb[0] (mips_datapath)                     0.00       0.34 r
  datapath/U114/Y (NOR2X0_RVT)                            0.20 *     0.55 f
  datapath/U202/Y (AO22X1_RVT)                            0.15 *     0.69 f
  datapath/m_alu/b[1] (alu)                               0.00       0.69 f
  datapath/m_alu/sub_50/B[1] (alu_DW01_sub_0)             0.00       0.69 f
  datapath/m_alu/sub_50/U21/Y (INVX2_RVT)                 0.04 *     0.73 r
  datapath/m_alu/sub_50/U2_1/CO (FADDX1_RVT)              0.06 *     0.80 r
  datapath/m_alu/sub_50/U2_2/CO (FADDX1_RVT)              0.06 *     0.86 r
  datapath/m_alu/sub_50/U2_3/CO (FADDX1_RVT)              0.06 *     0.92 r
  datapath/m_alu/sub_50/U2_4/CO (FADDX1_RVT)              0.06 *     0.98 r
  datapath/m_alu/sub_50/U2_5/CO (FADDX1_RVT)              0.07 *     1.05 r
  datapath/m_alu/sub_50/U2_6/CO (FADDX1_RVT)              0.06 *     1.11 r
  datapath/m_alu/sub_50/U2_7/CO (FADDX1_RVT)              0.06 *     1.17 r
  datapath/m_alu/sub_50/U2_8/CO (FADDX1_RVT)              0.06 *     1.23 r
  datapath/m_alu/sub_50/U2_9/CO (FADDX1_RVT)              0.06 *     1.29 r
  datapath/m_alu/sub_50/U2_10/CO (FADDX1_RVT)             0.06 *     1.35 r
  datapath/m_alu/sub_50/U2_11/CO (FADDX1_RVT)             0.06 *     1.41 r
  datapath/m_alu/sub_50/U2_12/CO (FADDX1_RVT)             0.06 *     1.47 r
  datapath/m_alu/sub_50/U2_13/CO (FADDX1_RVT)             0.06 *     1.53 r
  datapath/m_alu/sub_50/U2_14/CO (FADDX1_RVT)             0.06 *     1.59 r
  datapath/m_alu/sub_50/U2_15/CO (FADDX1_RVT)             0.06 *     1.66 r
  datapath/m_alu/sub_50/U2_16/CO (FADDX1_RVT)             0.06 *     1.72 r
  datapath/m_alu/sub_50/U2_17/CO (FADDX1_RVT)             0.06 *     1.78 r
  datapath/m_alu/sub_50/U2_18/CO (FADDX1_RVT)             0.06 *     1.84 r
  datapath/m_alu/sub_50/U2_19/CO (FADDX1_RVT)             0.06 *     1.90 r
  datapath/m_alu/sub_50/U2_20/CO (FADDX1_RVT)             0.06 *     1.96 r
  datapath/m_alu/sub_50/U2_21/CO (FADDX1_RVT)             0.06 *     2.02 r
  datapath/m_alu/sub_50/U2_22/CO (FADDX1_RVT)             0.06 *     2.08 r
  datapath/m_alu/sub_50/U2_23/CO (FADDX1_RVT)             0.06 *     2.15 r
  datapath/m_alu/sub_50/U2_24/CO (FADDX1_RVT)             0.06 *     2.21 r
  datapath/m_alu/sub_50/U2_25/CO (FADDX1_RVT)             0.06 *     2.27 r
  datapath/m_alu/sub_50/U2_26/CO (FADDX1_RVT)             0.06 *     2.33 r
  datapath/m_alu/sub_50/U2_27/CO (FADDX1_RVT)             0.06 *     2.39 r
  datapath/m_alu/sub_50/U2_28/CO (FADDX1_RVT)             0.06 *     2.45 r
  datapath/m_alu/sub_50/U2_29/CO (FADDX1_RVT)             0.06 *     2.51 r
  datapath/m_alu/sub_50/U7/Y (NAND2X0_RVT)                0.03 *     2.54 f
  datapath/m_alu/sub_50/U10/Y (NAND3X0_RVT)               0.04 *     2.58 r
  datapath/m_alu/sub_50/U6/Y (XNOR3X2_RVT)                0.05 *     2.64 r
  datapath/m_alu/sub_50/DIFF[31] (alu_DW01_sub_0)         0.00       2.64 r
  datapath/m_alu/U142/Y (AOI222X1_RVT)                    0.10 *     2.74 f
  datapath/m_alu/U6/Y (NAND3X1_RVT)                       0.08 *     2.82 r
  datapath/m_alu/U21/Y (OR4X4_RVT)                        0.08 *     2.90 r
  datapath/m_alu/U91/Y (NOR4X0_RVT)                       0.06 *     2.96 f
  datapath/m_alu/U90/Y (AND2X1_RVT)                       0.05 *     3.01 f
  datapath/m_alu/zero (alu)                               0.00       3.01 f
  datapath/U47/Y (AO21X1_RVT)                             0.06 *     3.06 f
  datapath/PC/load_en (register_width32_0)                0.00       3.06 f
  datapath/PC/U39/Y (NOR2X0_RVT)                          0.13 *     3.20 r
  datapath/PC/U22/Y (AO22X1_RVT)                          0.07 *     3.26 r
  datapath/PC/Q_reg_19_/D (DFFX1_RVT)                     0.00 *     3.26 r
  data arrival time                                                  3.26

  clock ideal_clock1 (rise edge)                          4.00       4.00
  clock network delay (propagated)                        0.08       4.08
  datapath/PC/Q_reg_19_/CLK (DFFX1_RVT)                   0.00       4.08 r
  library setup time                                     -0.03       4.05
  data required time                                                 4.05
  --------------------------------------------------------------------------
  data required time                                                 4.05
  data arrival time                                                 -3.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: control/CS_reg_1_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: datapath/PC/Q_reg_14_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.08       0.08
  control/CS_reg_1_/CLK (DFFX1_RVT)                       0.00       0.08 r
  control/CS_reg_1_/QN (DFFX1_RVT)                        0.10       0.17 r
  control/U57/Y (NAND3X2_RVT)                             0.06 *     0.23 f
  control/U56/Y (NAND2X2_RVT)                             0.11 *     0.34 r
  control/alusrcb[0] (mips_control)                       0.00       0.34 r
  datapath/alusrcb[0] (mips_datapath)                     0.00       0.34 r
  datapath/U114/Y (NOR2X0_RVT)                            0.20 *     0.55 f
  datapath/U202/Y (AO22X1_RVT)                            0.15 *     0.69 f
  datapath/m_alu/b[1] (alu)                               0.00       0.69 f
  datapath/m_alu/sub_50/B[1] (alu_DW01_sub_0)             0.00       0.69 f
  datapath/m_alu/sub_50/U21/Y (INVX2_RVT)                 0.04 *     0.73 r
  datapath/m_alu/sub_50/U2_1/CO (FADDX1_RVT)              0.06 *     0.80 r
  datapath/m_alu/sub_50/U2_2/CO (FADDX1_RVT)              0.06 *     0.86 r
  datapath/m_alu/sub_50/U2_3/CO (FADDX1_RVT)              0.06 *     0.92 r
  datapath/m_alu/sub_50/U2_4/CO (FADDX1_RVT)              0.06 *     0.98 r
  datapath/m_alu/sub_50/U2_5/CO (FADDX1_RVT)              0.07 *     1.05 r
  datapath/m_alu/sub_50/U2_6/CO (FADDX1_RVT)              0.06 *     1.11 r
  datapath/m_alu/sub_50/U2_7/CO (FADDX1_RVT)              0.06 *     1.17 r
  datapath/m_alu/sub_50/U2_8/CO (FADDX1_RVT)              0.06 *     1.23 r
  datapath/m_alu/sub_50/U2_9/CO (FADDX1_RVT)              0.06 *     1.29 r
  datapath/m_alu/sub_50/U2_10/CO (FADDX1_RVT)             0.06 *     1.35 r
  datapath/m_alu/sub_50/U2_11/CO (FADDX1_RVT)             0.06 *     1.41 r
  datapath/m_alu/sub_50/U2_12/CO (FADDX1_RVT)             0.06 *     1.47 r
  datapath/m_alu/sub_50/U2_13/CO (FADDX1_RVT)             0.06 *     1.53 r
  datapath/m_alu/sub_50/U2_14/CO (FADDX1_RVT)             0.06 *     1.59 r
  datapath/m_alu/sub_50/U2_15/CO (FADDX1_RVT)             0.06 *     1.66 r
  datapath/m_alu/sub_50/U2_16/CO (FADDX1_RVT)             0.06 *     1.72 r
  datapath/m_alu/sub_50/U2_17/CO (FADDX1_RVT)             0.06 *     1.78 r
  datapath/m_alu/sub_50/U2_18/CO (FADDX1_RVT)             0.06 *     1.84 r
  datapath/m_alu/sub_50/U2_19/CO (FADDX1_RVT)             0.06 *     1.90 r
  datapath/m_alu/sub_50/U2_20/CO (FADDX1_RVT)             0.06 *     1.96 r
  datapath/m_alu/sub_50/U2_21/CO (FADDX1_RVT)             0.06 *     2.02 r
  datapath/m_alu/sub_50/U2_22/CO (FADDX1_RVT)             0.06 *     2.08 r
  datapath/m_alu/sub_50/U2_23/CO (FADDX1_RVT)             0.06 *     2.15 r
  datapath/m_alu/sub_50/U2_24/CO (FADDX1_RVT)             0.06 *     2.21 r
  datapath/m_alu/sub_50/U2_25/CO (FADDX1_RVT)             0.06 *     2.27 r
  datapath/m_alu/sub_50/U2_26/CO (FADDX1_RVT)             0.06 *     2.33 r
  datapath/m_alu/sub_50/U2_27/CO (FADDX1_RVT)             0.06 *     2.39 r
  datapath/m_alu/sub_50/U2_28/CO (FADDX1_RVT)             0.06 *     2.45 r
  datapath/m_alu/sub_50/U2_29/CO (FADDX1_RVT)             0.06 *     2.51 r
  datapath/m_alu/sub_50/U7/Y (NAND2X0_RVT)                0.03 *     2.54 f
  datapath/m_alu/sub_50/U10/Y (NAND3X0_RVT)               0.04 *     2.58 r
  datapath/m_alu/sub_50/U6/Y (XNOR3X2_RVT)                0.05 *     2.64 r
  datapath/m_alu/sub_50/DIFF[31] (alu_DW01_sub_0)         0.00       2.64 r
  datapath/m_alu/U142/Y (AOI222X1_RVT)                    0.10 *     2.74 f
  datapath/m_alu/U6/Y (NAND3X1_RVT)                       0.08 *     2.82 r
  datapath/m_alu/U21/Y (OR4X4_RVT)                        0.08 *     2.90 r
  datapath/m_alu/U91/Y (NOR4X0_RVT)                       0.06 *     2.96 f
  datapath/m_alu/U90/Y (AND2X1_RVT)                       0.05 *     3.01 f
  datapath/m_alu/zero (alu)                               0.00       3.01 f
  datapath/U47/Y (AO21X1_RVT)                             0.06 *     3.06 f
  datapath/PC/load_en (register_width32_0)                0.00       3.06 f
  datapath/PC/U39/Y (NOR2X0_RVT)                          0.13 *     3.20 r
  datapath/PC/U27/Y (AO22X1_RVT)                          0.07 *     3.26 r
  datapath/PC/Q_reg_14_/D (DFFX1_RVT)                     0.00 *     3.26 r
  data arrival time                                                  3.26

  clock ideal_clock1 (rise edge)                          4.00       4.00
  clock network delay (propagated)                        0.08       4.08
  datapath/PC/Q_reg_14_/CLK (DFFX1_RVT)                   0.00       4.08 r
  library setup time                                     -0.03       4.05
  data required time                                                 4.05
  --------------------------------------------------------------------------
  data required time                                                 4.05
  data arrival time                                                 -3.26
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


1
