
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.088622                       # Number of seconds simulated
sim_ticks                                1088622443000                       # Number of ticks simulated
final_tick                               1588682100500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 193330                       # Simulator instruction rate (inst/s)
host_op_rate                                   193330                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               70154567                       # Simulator tick rate (ticks/s)
host_mem_usage                                2342696                       # Number of bytes of host memory used
host_seconds                                 15517.49                       # Real time elapsed on the host
sim_insts                                  3000000001                       # Number of instructions simulated
sim_ops                                    3000000001                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        66624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data   1489811456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1489878080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        66624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         66624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    348618048                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       348618048                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst         1041                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data     23278304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            23279345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       5447157                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5447157                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst        61200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data   1368529067                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1368590267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst        61200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            61200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       320237792                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            320237792                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       320237792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst        61200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data   1368529067                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1688828060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    23279346                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                    5447157                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                  23279346                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                  5447157                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                 1489878080                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten               348618048                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd           1489878080                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr            348618048                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                    216                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0             1454501                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1             1452395                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2             1453057                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3             1452272                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4             1453243                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5             1460949                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6             1452684                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7             1459586                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8             1456927                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9             1465168                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10            1452401                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11            1453087                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12            1452279                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13            1456633                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14            1451504                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15            1452444                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0              340753                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1              340556                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2              340767                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3              340767                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4              340812                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5              340575                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6              340559                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7              340457                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8              340187                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9              340358                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10             340176                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11             340298                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12             340235                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13             340315                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14             340021                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15             340317                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  1088622142500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6              23279346                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6              5447157                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                15173126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 6278009                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1717167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  110813                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                  212003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                  236646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                  236800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                  236831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                  236833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                  236833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                  236833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                  236833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                  236833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                  236833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                 236833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                 236833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                 236833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                 236833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                 236833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 236833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 236833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 236832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 236832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 236832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 236832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 236832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 236832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  24830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2435802                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    754.761827                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   224.293159                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev  1546.579790                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65      1235990     50.74%     50.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129       127024      5.21%     55.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193        61042      2.51%     58.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257        41735      1.71%     60.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321        35236      1.45%     61.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385        31178      1.28%     62.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449        31439      1.29%     64.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513        30999      1.27%     65.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577        29640      1.22%     66.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641        39806      1.63%     68.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705        67090      2.75%     71.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769        72797      2.99%     74.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833        38505      1.58%     75.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897        19707      0.81%     76.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961        16132      0.66%     77.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025        25386      1.04%     78.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089        30857      1.27%     79.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153        13977      0.57%     80.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217        19764      0.81%     80.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281        34673      1.42%     82.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345        56655      2.33%     84.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409        71745      2.95%     87.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473        77714      3.19%     90.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537        33325      1.37%     92.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601        21021      0.86%     92.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665        10845      0.45%     93.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729         5428      0.22%     93.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793         2596      0.11%     93.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857         1912      0.08%     93.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921         1449      0.06%     93.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985         1491      0.06%     93.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049         1404      0.06%     93.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113         2561      0.11%     94.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177         2184      0.09%     94.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241         1655      0.07%     94.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305         1757      0.07%     94.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369         1647      0.07%     94.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433         1556      0.06%     94.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2497         1450      0.06%     94.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561         1238      0.05%     94.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625         1197      0.05%     94.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689         1086      0.04%     94.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753         1160      0.05%     94.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817         1217      0.05%     94.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880-2881         1799      0.07%     94.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945         1609      0.07%     94.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009         1486      0.06%     94.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073         1535      0.06%     94.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136-3137         1602      0.07%     95.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3201         6453      0.26%     95.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265         1443      0.06%     95.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329         1095      0.04%     95.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3393         1059      0.04%     95.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456-3457          934      0.04%     95.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520-3521          909      0.04%     95.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584-3585          889      0.04%     95.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648-3649          840      0.03%     95.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3713          907      0.04%     95.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776-3777          797      0.03%     95.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3841          785      0.03%     95.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904-3905          844      0.03%     95.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968-3969          871      0.04%     95.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033          812      0.03%     95.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096-4097          741      0.03%     95.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4160-4161          735      0.03%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224-4225         4289      0.18%     96.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288-4289          581      0.02%     96.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352-4353          419      0.02%     96.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4416-4417          557      0.02%     96.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480-4481          517      0.02%     96.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4544-4545          452      0.02%     96.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608-4609          529      0.02%     96.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4672-4673          483      0.02%     96.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736-4737          486      0.02%     96.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4800-4801          597      0.02%     96.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4864-4865          409      0.02%     96.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4928-4929          455      0.02%     96.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4992-4993          463      0.02%     96.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5056-5057          443      0.02%     96.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120-5121          363      0.01%     96.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5184-5185          338      0.01%     96.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5248-5249          324      0.01%     96.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5312-5313          487      0.02%     96.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376-5377          353      0.01%     96.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5440-5441          366      0.02%     96.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5504-5505          344      0.01%     96.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5568-5569          337      0.01%     96.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5632-5633          330      0.01%     96.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5696-5697          346      0.01%     96.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5760-5761          309      0.01%     96.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5824-5825          301      0.01%     96.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5888-5889          340      0.01%     96.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5952-5953          365      0.01%     96.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6016-6017          355      0.01%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6080-6081          305      0.01%     96.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6144-6145          271      0.01%     96.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6208-6209          378      0.02%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6272-6273         3498      0.14%     96.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6336-6337          295      0.01%     96.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6400-6401          295      0.01%     96.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6464-6465          296      0.01%     96.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6528-6529          243      0.01%     96.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6592-6593          228      0.01%     96.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6656-6657          231      0.01%     96.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6720-6721          302      0.01%     96.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6784-6785          281      0.01%     96.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6848-6849          328      0.01%     96.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6912-6913          335      0.01%     96.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6976-6977          366      0.02%     96.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7040-7041          330      0.01%     96.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7104-7105          405      0.02%     96.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7168-7169          761      0.03%     96.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7232-7233          459      0.02%     96.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7296-7297          406      0.02%     96.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7360-7361          396      0.02%     96.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7424-7425          245      0.01%     96.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7488-7489          138      0.01%     96.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7552-7553          136      0.01%     96.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7616-7617          115      0.00%     96.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7680-7681          129      0.01%     96.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7744-7745          137      0.01%     97.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7808-7809          132      0.01%     97.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7872-7873          132      0.01%     97.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7936-7937          146      0.01%     97.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8000-8001          122      0.01%     97.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8064-8065          140      0.01%     97.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8128-8129          111      0.00%     97.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193        72357      2.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2435802                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                 128556569250                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat            606167469250                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat               116395650000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat              361215250000                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                      5522.40                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  15516.70                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                26039.09                       # Average memory access latency
system.mem_ctrls.avgRdBW                      1368.59                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                       320.24                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW              1368.59                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW               320.24                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                        13.19                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.56                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                       9.29                       # Average write queue length over time
system.mem_ctrls.readRowHits                 21448511                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4841953                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.89                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      37896.09                       # Average gap between requests
system.membus.throughput                   1688828001                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq            18402980                       # Transaction distribution
system.membus.trans_dist::ReadResp           18402979                       # Transaction distribution
system.membus.trans_dist::Writeback           5447157                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4876366                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4876365                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     52005847                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               52005847                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port   1838496064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total          1838496064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus             1838496064                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy         36151879500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy       110384843750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       108152960                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    107965500                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       407519                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    107988407                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       107562460                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.605562                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           25431                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect         1240                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            400387068                       # DTB read hits
system.switch_cpus.dtb.read_misses            1544122                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        401931190                       # DTB read accesses
system.switch_cpus.dtb.write_hits           127860091                       # DTB write hits
system.switch_cpus.dtb.write_misses            150961                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       128011052                       # DTB write accesses
system.switch_cpus.dtb.data_hits            528247159                       # DTB hits
system.switch_cpus.dtb.data_misses            1695083                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses        529942242                       # DTB accesses
system.switch_cpus.itb.fetch_hits           207210440                       # ITB hits
system.switch_cpus.itb.fetch_misses               131                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       207210571                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                    2                       # Number of system calls
system.switch_cpus.numCycles               2177244896                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    208304307                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2145046518                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           108152960                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    107587891                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             322663850                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        16796069                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles     1462613408                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles          113                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         3209                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         207210440                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes        361585                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   2006154928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.069233                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.539827                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1683491078     83.92%     83.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          3675061      0.18%     84.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2789670      0.14%     84.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          2425474      0.12%     84.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         65165374      3.25%     87.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          6711756      0.33%     87.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          9683615      0.48%     88.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         81509471      4.06%     92.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        150703429      7.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2006154928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.049674                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.985211                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        281979488                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles    1390508531                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         237805411                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles      83295712                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       12565785                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved       128519                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred          4271                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2134342519                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts          7816                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       12565785                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        312765175                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles      1121547803                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        73206                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         284307522                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles     274895436                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2113925668                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       1750806                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents      120209627                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents     130564072                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1875656075                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    3341048455                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   1176166107                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups   2164882348                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1772716426                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        102939582                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         4558                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          294                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         584379534                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    412536379                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    131410290                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     10039979                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      4490518                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2085570109                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded          469                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2047087720                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued     12491356                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined     85559988                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     76243892                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   2006154928                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.020404                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.497311                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1144382578     57.04%     57.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    244008672     12.16%     69.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    327475379     16.32%     85.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    155340862      7.74%     93.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     62257796      3.10%     96.38% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     26270886      1.31%     97.69% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     27654330      1.38%     99.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     14321290      0.71%     99.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      4443135      0.22%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2006154928                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          175903      0.26%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd        834306      1.25%      1.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      1.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      1.51% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult     50636270     75.68%     77.19% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv       9560960     14.29%     91.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt         6901      0.01%     91.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     91.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     91.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     91.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     91.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     91.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     91.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     91.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     91.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     91.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     91.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     91.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     91.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     91.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     91.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     91.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     91.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     91.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     91.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     91.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     91.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        2492351      3.72%     95.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       3205090      4.79%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass          104      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     760992271     37.17%     37.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         7965      0.00%     37.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     37.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    307351606     15.01%     52.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp    104080132      5.08%     57.27% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     56244153      2.75%     60.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult    270489432     13.21%     73.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv     10689206      0.52%     73.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt      1845247      0.09%     73.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     73.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     73.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     73.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     73.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     73.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     73.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     73.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     73.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     73.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     73.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     73.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    407363629     19.90%     93.75% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    128023975      6.25%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2047087720                       # Type of FU issued
system.switch_cpus.iq.rate                   0.940219                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            66911781                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.032686                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   3660780098                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes    882394886                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    817020158                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads   2518953404                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes   1288738069                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses   1208705573                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses      824749778                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses      1289249619                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      5961660                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     23062019                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses          582                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         2393                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      4011802                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          338                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      7672974                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       12565785                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles       907122607                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles      23172453                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2086269709                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts       610119                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     412536379                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    131410290                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          240                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents       11723511                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         61797                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         2393                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect       399024                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect         8302                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts       407326                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2035767676                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     401931314                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts     11320041                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                699131                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            529942470                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        102170189                       # Number of branches executed
system.switch_cpus.iew.exec_stores          128011156                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.935020                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2027479473                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2025725731                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1378663397                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1822900414                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               0.930408                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.756302                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts     82179004                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          450                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       403282                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1993589143                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.003545                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.256248                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1506638529     75.57%     75.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    139782188      7.01%     82.59% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2     73867444      3.71%     86.29% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     36990630      1.86%     88.15% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     37292570      1.87%     90.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     20089636      1.01%     91.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     10531726      0.53%     91.55% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     57811796      2.90%     94.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8    110584624      5.55%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1993589143                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2000657346                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2000657346                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              516872820                       # Number of memory references committed
system.switch_cpus.commit.loads             389474332                       # Number of loads committed
system.switch_cpus.commit.membars                 224                       # Number of memory barriers committed
system.switch_cpus.commit.branches           99903220                       # Number of branches committed
system.switch_cpus.commit.fp_insts         1203315135                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1309260647                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        18358                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events     110584624                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3962840092                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4178238689                       # The number of ROB writes
system.switch_cpus.timesIdled                 2988314                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles               171089968                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000000                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000000                       # Number of Instructions Simulated
system.switch_cpus.cpi                       1.088622                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.088622                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.918592                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.918592                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       1612350779                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       755522252                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads        1606184813                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes       1040253261                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads            4054                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes            500                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1               297                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2               297                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.009064                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.009064                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                 3177364189                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         5297611.410792                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          5297611.410792                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            2315.546190                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                  23279922                       # number of replacements
system.l2.tags.tagsinuse                 32334.183792                       # Cycle average of tags in use
system.l2.tags.total_refs                     4170998                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  23312288                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.178918                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     5039.061814                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst     1.279639                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 27248.519065                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         45.323273                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.153780                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.831559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.001383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986761                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.inst         1739                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data      3498366                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 3500105                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          5529512                       # number of Writeback hits
system.l2.Writeback_hits::total               5529512                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data        66588                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 66588                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.inst          1739                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data       3564954                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3566693                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst         1739                       # number of overall hits
system.l2.overall_hits::switch_cpus.data      3564954                       # number of overall hits
system.l2.overall_hits::total                 3566693                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst         1041                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data     18401939                       # number of ReadReq misses
system.l2.ReadReq_misses::total              18402980                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data      4876366                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4876366                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst         1041                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data     23278305                       # number of demand (read+write) misses
system.l2.demand_misses::total               23279346                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst         1041                       # number of overall misses
system.l2.overall_misses::switch_cpus.data     23278305                       # number of overall misses
system.l2.overall_misses::total              23279346                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     63703750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data 1063220144500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    1063283848250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data 322547526000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  322547526000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     63703750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data 1385767670500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1385831374250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     63703750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data 1385767670500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1385831374250                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst         2780                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     21900305                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            21903085                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      5529512                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           5529512                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data      4942954                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4942954                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst         2780                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     26843259                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             26846039                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst         2780                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     26843259                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            26846039                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.374460                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.840259                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.840200                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.986529                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.986529                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.374460                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.867194                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.867143                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.374460                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.867194                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.867143                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 61194.764649                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 57777.614875                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 57777.808173                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 66145.060892                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 66145.060892                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 61194.764649                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 59530.437053                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 59530.511478                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 61194.764649                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 59530.437053                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 59530.511478                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              5447157                       # number of writebacks
system.l2.writebacks::total                   5447157                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst         1041                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data     18401939                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total         18402980                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data      4876366                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4876366                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst         1041                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data     23278305                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          23279346                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst         1041                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data     23278305                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         23279346                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     51745250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data 851842911500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 851894656750                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data 266608342000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 266608342000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     51745250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data 1118451253500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1118502998750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     51745250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data 1118451253500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1118502998750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.374460                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.840259                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.840200                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.986529                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.986529                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.374460                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.867194                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.867143                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.374460                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.867194                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.867143                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 49707.252642                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 46290.932249                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 46291.125500                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 54673.570852                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 54673.570852                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 49707.252642                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 48046.936987                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48047.011233                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 49707.252642                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 48046.936987                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48047.011233                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  1903355152                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq           21903085                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          21903084                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          5529512                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4942954                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4942953                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5560                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     59216028                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              59221588                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       177920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2071857216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total         2072035136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus            2072035136                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy        21717287500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           4423750                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       45886655000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         3177364184                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 5401976.111426                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  5401976.111426                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements              2776                       # number of replacements
system.cpu.icache.tags.tagsinuse          1021.339147                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           983638725                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3800                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          258852.296053                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      1421233639750                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   173.233291                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst   848.105855                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.169173                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.828228                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997402                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    207207237                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       207207237                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    207207237                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        207207237                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    207207237                       # number of overall hits
system.cpu.icache.overall_hits::total       207207237                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst         3201                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3201                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst         3201                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3201                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst         3201                       # number of overall misses
system.cpu.icache.overall_misses::total          3201                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     95161750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     95161750                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     95161750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     95161750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     95161750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     95161750                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    207210438                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    207210438                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    207210438                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    207210438                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    207210438                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    207210438                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000015                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000015                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 29728.756639                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 29728.756639                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 29728.756639                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 29728.756639                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 29728.756639                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 29728.756639                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          382                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    54.571429                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          421                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          421                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          421                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          421                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          421                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          421                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst         2780                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2780                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst         2780                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2780                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst         2780                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2780                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     69967250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     69967250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     69967250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     69967250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     69967250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     69967250                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 25168.075540                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 25168.075540                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 25168.075540                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 25168.075540                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 25168.075540                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 25168.075540                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1           70                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            3                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.068359                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.002930                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2         3177364201                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 11764795.540051                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  11764795.540051                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          inf                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            1                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      77.955970                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements          26843257                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1021                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           408942366                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          26844278                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.233875                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1014.021933                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     6.978067                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.990256                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.006815                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997070                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    286664604                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       286664604                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    103517761                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      103517761                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data          223                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          223                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data          224                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          224                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    390182365                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        390182365                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    390182365                       # number of overall hits
system.cpu.dcache.overall_hits::total       390182365                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data    100582163                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     100582163                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data     23880500                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     23880500                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data    124462663                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      124462663                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data    124462663                       # number of overall misses
system.cpu.dcache.overall_misses::total     124462663                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 5043887572500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 5043887572500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data 1501404126380                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1501404126380                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data        83250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        83250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 6545291698880                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 6545291698880                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 6545291698880                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 6545291698880                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    387246767                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    387246767                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    127398261                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    127398261                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data          224                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          224                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data          224                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          224                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    514645028                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    514645028                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    514645028                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    514645028                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.259737                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.259737                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.187448                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.187448                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.004464                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.004464                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.241842                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.241842                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.241842                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.241842                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 50146.938802                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50146.938802                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 62871.553208                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62871.553208                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data        83250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        83250                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 52588.395115                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52588.395115                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 52588.395115                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52588.395115                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs     35929816                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           48                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1278660                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.099586                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           48                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      5529512                       # number of writebacks
system.cpu.dcache.writebacks::total           5529512                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     78681857                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     78681857                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data     18937547                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     18937547                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     97619404                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     97619404                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     97619404                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     97619404                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     21900306                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     21900306                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data      4942953                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      4942953                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     26843259                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     26843259                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     26843259                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     26843259                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 1092314656000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1092314656000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data 328379853064                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 328379853064                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data        80750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        80750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 1420694509064                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 1420694509064                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 1420694509064                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1420694509064                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.056554                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.056554                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.038799                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.038799                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.004464                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.004464                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.052159                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.052159                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.052159                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.052159                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 49876.684645                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49876.684645                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 66433.942031                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66433.942031                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data        80750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        80750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 52925.559786                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 52925.559786                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 52925.559786                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 52925.559786                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
