# SPDX-FileCopyrightText: Copyright (C) 2026 Advanced Micro Devices, Inc. All rights reserved.
# SPDX-License-Identifier: Apache-2.0

"""bf16 GEMM over a 4-row compute-tile grid, in the declared form.

The array is one configuration of the grid: the n tile, the A-tile height,
the row-block chunk, the activations compiled into the epilogue and the
rounding mode. Everything the xclbin depends on, and nothing else; its
``config_name`` is the xclbin's stem. M, K, N, the activation and the
clamp bounds are values written to the cores and reach only the
instruction stream, so every shape sharing a configuration shares one
xclbin. That split is what this operator exists for, and :meth:`GEMM._build`
compiles the two halves separately.

``design.py`` keeps the fixed geometry and the L1 budget; README.md has the
per-choice breakdown against the shipped FastFlowLM overlay
(:mod:`.shipped`).
"""

import dataclasses
from typing import Any, ClassVar

import numpy as np
from aie.dialects._aie_enum_gen import AIEArch
from aie.dialects.aie import (
    get_target_model,  # pyright: ignore[reportAttributeAccessIssue]  # not in _aie.pyi
)
from aie.helpers.util import v8bfp16ebs8
from ml_dtypes import bfloat16

from iron.common import (
    In,
    Incompatible,
    Operator,
    Out,
    Unresolvable,
    Value,
    auto,
    param,
    select,
)
from iron.common.device import bound_device, device_name
from iron.common.kernels import lut_sources
from iron.common.tiling import Access, run_dims
from iron.exports.flm.gemm.design import (
    _VERIFIED_CT_K,
    A_DEPTH,
    B_DEPTH,
    BFP16_GROUP,
    BFP16_GROUP_BYTES,
    C_DEPTH,
    CT_MAX_K_FOR_N,
    CT_OUT_LEN,
    EPILOGUE_SYMBOL,
    K_TILE,
    M_CHUNK_FOR_N,
    M_TILE,
    MIN_K,
    N_TILE_DEFAULT,
    OVERLAP_DEFAULT,
    RTP_CLAMP_MAX,
    RTP_CLAMP_MIN,
    RTP_EPILOGUE,
    RTP_K_ITERS,
    RTP_M_ROW_BLOCKS,
    RTP_N_VAL,
    SHIM_TASK_QUEUE,
    STACK_SIZE,
    Epilogue,
    R,
    Rounding,
    S,
    T,
    _b_depth_for,
    _default_l1,
    _hw_stride_ok,
    compute_rows,
    l1_budget,
    rtp_layout,
)
from iron.exports.flm.packing import pack_b, packed_b_size


def _device_name() -> str:
    return device_name()


def _clamp_bits(clamp) -> tuple[int, int]:
    """The clamp bounds as the int32 bit patterns the parameter words carry.

    No clamp means the identity bounds rather than a different build: min(x,
    +inf) and max(x, -inf) leave every finite value bit-identical.
    """
    lo, hi = clamp if clamp is not None else (-np.inf, np.inf)
    return (
        int(np.float32(lo).view(np.int32)),
        int(np.float32(hi).view(np.int32)),
    )


class GEMM(Operator):
    """AIE-accelerated bf16 GEMM on a 4-row grid, with a fused epilogue.

    Fixed 64/512/128 tiling and an activation plus optional clamp folded into
    the output stage. M, K, N, the activation and the clamp bounds are
    values written to the cores: they change the instruction stream only, so
    every shape on one configuration shares an xclbin.

    The grid is as wide as the device. ``tile_n`` defaults to 64 from the
    device alone (the general winner; 128 beats it by ~9% only on NPU2 at
    K = 512, where the caller asks for it). ``tile_ma`` and ``m_chunk`` are
    filled from the device's L1 and the tuning tables.
    """

    M: int = param()
    K: int = param()
    N: int = param()
    # Activation fused into the C drain, selected at run time from the
    # compiled-in modes.
    epilogue: Epilogue | str = param(default=Epilogue.NONE)
    # Optional (min, max) applied after the activation.
    clamp: tuple | None = param(default=None)
    # B's packed block count on AIE2P; filled by validate() from K and N.
    packed_blocks: int | None = param(default=None, repr=False)
    # n tile width. 64 halves the mmul's accumulator traffic per mac; 128
    # halves A fetches instead. See README.md.
    tile_n: int = auto(array=True)
    # A-tile rows, decoupled from the accumulator's M_TILE (asymmetric tile
    # buffering). None resolves to whatever L1 affords.
    tile_ma: int = auto(array=True)
    # Row-blocks folded into one B fetch. None resolves from tile_n.
    m_chunk: int = auto(array=True)
    # The activations the epilogue can select between at run time. Each one
    # compiled in costs program memory, so a deployment that dispatches two
    # should compile two.
    epilogue_modes: tuple = param(default=tuple(Epilogue), array=True)
    # Rounding for every f32->bf16 conversion; see Rounding in design.py.
    rounding: Rounding | str = param(default=Rounding.CONV_EVEN, array=True)
    # Filled by resolve, from the device: the grid, B's storage, the L2 tiles.
    rows: int = auto(repr=False)
    cols: int = auto(repr=False)
    bfp16_b: bool = auto(repr=False, array=True)
    # B's element type, on the array and in DDR alike; the host holds a
    # block-float B as bytes (BoundBuffer.host_dtype).
    b_dtype: Any = auto(repr=False)
    l1_b_depth: int = auto(repr=False, array=True)
    shim_bds: int = auto(repr=False)
    a_l2: int = auto(repr=False)
    b_l2: int = auto(repr=False)
    c_l2: int = auto(repr=False)

    # The k order pack_B writes within a block: the port's kernel's, or the
    # shipped binary's own (see shipped.py).
    b_overlay_order: ClassVar[bool] = False

    A = In(M, K, tile=(a_l2,), per=(rows,), depth=A_DEPTH)
    # On AIE2P B is quantized to bfp16ebs8, so it is declared as a count of
    # those blocks -- the unit the array, the core and every descriptor into
    # B already count in. Declaring it in bytes instead made the sequence's
    # offsets and lengths address a ui8 buffer with block-unit numbers, so a
    # transfer moved a ninth of what it named. On AIE2 it is a (K, N) element
    # count, pre-packed.
    B = In(
        select(bfp16_b, (packed_blocks,), (K, N)),
        dtype=b_dtype,
        tile=(b_l2,),
        per=(cols,),
        depth=B_DEPTH,
    )
    C = Out(M, N, tile=(c_l2,), per=(cols,), depth=C_DEPTH)
    # The parameter words every core reads once its barrier opens. The last
    # two exist only at m_chunk > 1 (rtp_layout); a word is not free.
    n_val = Value(np.int32, derive=lambda op: op.N)
    m_row_blocks = Value(np.int32, derive=lambda op: op._m_row_blocks)
    k_iters = Value(np.int32, derive=lambda op: op._k_iters)
    mode = Value(np.int32, derive=lambda op: Epilogue(op.epilogue).mode)
    clamp_min = Value(np.int32, derive=lambda op: _clamp_bits(op.clamp)[0])
    clamp_max = Value(np.int32, derive=lambda op: _clamp_bits(op.clamp)[1])
    n_chunks = Value(np.int32, derive=lambda op: op._n_units, optional=True)
    n_units = Value(np.int32, derive=lambda op: op._n_units, optional=True)

    # -- checks ----------------------------------------------------------------

    def validate(self) -> None:
        if self.tile_n is not None:
            if self.tile_n not in CT_MAX_K_FOR_N:
                raise ValueError(
                    f"tile_n must be one of {sorted(CT_MAX_K_FOR_N)}, got {self.tile_n}"
                )
            ct_k = CT_MAX_K_FOR_N[self.tile_n]
            if (self.tile_n, ct_k) not in _VERIFIED_CT_K:
                raise ValueError(
                    f"tile_n={self.tile_n} with ct_max_k={ct_k} is not a verified "
                    f"combination (verified: {sorted(_VERIFIED_CT_K)}). It would "
                    f"build, run, and compute the WRONG ANSWER -- see "
                    f"_VERIFIED_CT_K. If you are retuning CT_MAX_K_FOR_N, fix that "
                    f"coupling first and add the pair here once a hardware test "
                    f"passes."
                )
        if self.tile_ma is not None and (
            M_TILE % self.tile_ma or self.tile_ma % (2 * R)
        ):
            raise ValueError(
                f"tile_ma ({self.tile_ma}) must divide {M_TILE} and be a multiple "
                f"of {2 * R}"
            )
        # Coerce so callers may pass bare strings; deduplicate, since the mask
        # ORs one bit per mode.
        self.rounding = Rounding(self.rounding)
        self.epilogue_modes = tuple(
            dict.fromkeys(Epilogue(m) for m in self.epilogue_modes)
        )
        self.epilogue = Epilogue(self.epilogue)
        if self.K % MIN_K:
            raise ValueError(f"K ({self.K}) must be a multiple of {MIN_K}")
        # Blocks, not bytes: B's declaration counts bfp16ebs8 blocks, and
        # bfp.itemsize turns that back into the byte count pack_B returns.
        expected = self.K * self.N // BFP16_GROUP
        if self.packed_blocks is None:
            self.packed_blocks = expected
        elif self.packed_blocks != expected:
            raise ValueError(
                f"packed_blocks={self.packed_blocks} does not match K={self.K}, "
                f"N={self.N} ({expected})"
            )
        # A mode the mask leaves out reaches the kernel's default arm, which
        # is NONE -- an unactivated result rather than an error. Refuse.
        if (
            self.epilogue is not Epilogue.NONE
            and self.epilogue not in self.epilogue_modes
        ):
            raise ValueError(
                f"epilogue {self.epilogue} is not in epilogue_modes "
                f"{tuple(str(m) for m in self.epilogue_modes)}, so it would "
                "not be compiled in and the kernel would silently apply none"
            )
        if self.clamp is not None:
            lo, hi = self.clamp
            if lo > hi:
                raise ValueError(f"clamp min ({lo}) must be <= max ({hi})")
        if self.rows is not None:
            self._check_shape(ValueError)

    def resolve(self, dev):
        if dev is None:
            raise Unresolvable("flm.GEMM is sized from the device's L1 and grid")
        tm = get_target_model(dev.resolve())
        rows, cols = compute_rows(dev), dev.cols
        # B is bfp16ebs8 on AIE2P and bf16 on AIE2. AIE2 has no scalar BFP
        # types, so B stays bf16 and the mmul lowers onto four native macs.
        bfp16_b = dev.arch == AIEArch.AIE2p
        b_elem_bytes = BFP16_GROUP_BYTES / BFP16_GROUP if bfp16_b else 2
        b_group = BFP16_GROUP if bfp16_b else 1
        tile_n = N_TILE_DEFAULT if self.tile_n is None else self.tile_n
        ct_k = CT_MAX_K_FOR_N[tile_n]
        m_chunk = M_CHUNK_FOR_N[tile_n] if self.m_chunk is None else self.m_chunk
        l1 = l1_budget(dev)
        if self.tile_ma is None:
            tile_ma, l1_b_depth = _default_l1(tile_n, ct_k, b_elem_bytes, l1, m_chunk)
        else:
            tile_ma = self.tile_ma
            l1_b_depth = _b_depth_for(tile_ma, tile_n, ct_k, b_elem_bytes, l1, m_chunk)
        b_dtype = v8bfp16ebs8 if bfp16_b else bfloat16
        return dataclasses.replace(
            self,
            tile_n=tile_n,
            tile_ma=tile_ma,
            m_chunk=m_chunk,
            rows=rows,
            cols=cols,
            bfp16_b=bfp16_b,
            b_dtype=b_dtype,
            l1_b_depth=l1_b_depth,
            shim_bds=tm.get_num_bds(0, 0),
            a_l2=m_chunk * M_TILE * K_TILE,
            b_l2=K_TILE * tile_n // b_group,
            c_l2=M_TILE * tile_n * rows,
        )

    def _check_shape(self, error) -> None:
        # N only needs to tile to tile_n: a trailing group of fewer than
        # cols column-blocks is handled by per-column trip counts.
        for name, value, unit in (
            ("M", self.M, M_TILE * self.rows),
            ("K", self.K, MIN_K),
            ("N", self.N, self.tile_n),
        ):
            if value % unit != 0:
                raise error(f"{name} ({value}) must be a multiple of {unit}")
        m_row_blocks = self.M // (M_TILE * self.rows)
        if m_row_blocks % self.m_chunk:
            # A partial group is inexpressible: the object is m_chunk tiles
            # wide and the forward always drains that much.
            raise error(
                f"m_row_blocks ({m_row_blocks}) must be a multiple of m_chunk "
                f"({self.m_chunk}); pass m_chunk=1 for this shape"
            )

    def compatible(self) -> None:
        self._check_shape(Incompatible)
        if (self._a_split or self._c_split) and _BDS_PER_BLOCK > self.shim_bds:
            raise Incompatible(
                f"M={self.M} K={self.K} N={self.N} needs {_BDS_PER_BLOCK} shim "
                f"buffer descriptors for the split path but a shim tile has only "
                f"{self.shim_bds}."
            )

    # -- derived -----------------------------------------------------------------

    @property
    def _tuned(self) -> "GEMM":
        """This operator resolved for the current device, when construction
        left it unresolved: the names and the packing read fields resolution
        fills (tile_n, tile_ma, the B block depth), and both are wanted
        before the build resolves.
        """
        if self._resolved:
            return self
        return self.resolved(bound_device())

    @property
    def ct_max_k(self) -> int:
        return CT_MAX_K_FOR_N[self.tile_n]

    @property
    def b_group(self) -> int:
        """B values per element of the array type: 8 per v8bfp16ebs8, 1 per bf16."""
        return BFP16_GROUP if self.bfp16_b else 1

    @property
    def epilogue_mask(self) -> int:
        """Bitmask of the modes compiled into the epilogue. Mode 0 is always
        present -- the kernel falls back to it.
        """
        mask = 1
        for m in self.epilogue_modes:
            mask |= 1 << Epilogue(m).mode
        return mask

    @property
    def config_name(self) -> str:
        """Stem of the artifacts that do not depend on the shape: the xclbin's.

        ``ck`` needs naming separately because retuning CT_MAX_K_FOR_N moves
        it while tn is unmoved, and tile_ma is caller-overridable. Omitting it
        once served an xclbin built at one ck to a request for another.
        """
        t = self._tuned
        return (
            f"FLM_GEMM_tn{t.tile_n}_ck{t.ct_max_k}"
            f"_ma{t.tile_ma}_mc{t.m_chunk}"
            f"_em{t.epilogue_mask:x}_{t.rounding}_{_device_name()}"
        )

    @property
    def name(self) -> str:
        """Artifact stem for the instruction stream, which does depend on it.

        The configuration it runs on, then the runtime parameters on top.
        Every runtime parameter has to appear, because the sequence writes
        them as immediates and the build cache keys on filename: a stem that
        omits one serves the first caller's instruction stream to the
        second. The clamp bounds go in as raw bit patterns.
        """
        base = f"{self.config_name}_M{self.M}_K{self.K}_N{self.N}"
        if self.epilogue != Epilogue.NONE:
            base = f"{base}_epi{self.epilogue}"
        if self.clamp is not None:
            lo, hi = (
                int(np.float32(v).view(np.int32)) & 0xFFFFFFFF for v in self.clamp
            )
            base = f"{base}_cl{lo:08x}{hi:08x}"
        return base

    @property
    def kernel_object(self) -> str:
        """Object name over every flag that changes the emitted code."""
        return (
            f"mm_fused_{M_TILE}x{K_TILE}x{self.tile_n}"
            f"_ck{self.ct_max_k}"
            f"_r{R}t{T}_ma{self.tile_ma}_{self.rounding}"
            f"_em{self.epilogue_mask:x}.o"
        )

    def kernel_source(self, target):
        return target.kernels_dir / "generic" / "mm_fused.cc"

    def kernel_flags(self, target) -> list[str]:
        """The -D set mm_fused.cc is compiled with."""
        flags = [
            f"-DMM_FUSED_TILE_M={M_TILE}",
            f"-DMM_FUSED_TILE_K={K_TILE}",
            f"-DMM_FUSED_TILE_N={self.tile_n}",
            f"-DMM_FUSED_TILE_MA={self.tile_ma}",
            f"-DMM_FUSED_R={R}",
            f"-DMM_FUSED_S={S}",
            f"-DMM_FUSED_T={T}",
            # The k slice. Passed rather than looked up in the kernel so that
            # CT_MAX_K_FOR_N is the only place it is chosen.
            f"-DMM_FUSED_CT_K={self.ct_max_k}",
            f"-DMM_FUSED_OUT_CHUNK={CT_OUT_LEN}",
            f"-DMM_FUSED_C_DEPTH={C_DEPTH}",
            f"-DMM_FUSED_EPILOGUE_MODE_MASK={self.epilogue_mask}",
        ]
        if self.bfp16_b:
            # AIE2P lowers the 8x8x8 mmul onto two bfp16-emulated macs;
            # MM_FUSED_BFP16_B rides along for the scalar BFP types.
            flags += [
                "-DAIE_API_EMULATE_BFLOAT16_MMUL_WITH_BFP16",
                "-DMM_FUSED_BFP16_B",
            ]
        if self.rounding is Rounding.CONV_EVEN:
            # mm.cc's flag and polarity, reused: absent means the core's
            # power-up floor mode. Covers both conversions in the kernel.
            flags.append("-DROUND_CONV_EVEN")
        return flags

    # -- the array -------------------------------------------------------------

    def array(self, target) -> list:
        from aie.helpers.util import v8bfp16ebs8  # noqa: F401  (the array type)
        from aie.iron import Buffer, ObjectFifo, Worker
        from aie.iron.controlflow import range_
        from aie.iron.dataflow.objectfifo import StreamDims

        COLS, ROWS = self.cols, self.rows
        N_TILE, CT_MAX_K, M_CHUNK, T_MA = (
            self.tile_n,
            self.ct_max_k,
            self.m_chunk,
            self.tile_ma,
        )
        B_GROUP, L1_B_DEPTH = self.b_group, self.l1_b_depth
        RHO = M_TILE // T_MA
        K_DIV_CT_K_MAX = K_TILE // CT_MAX_K
        CT_A_LEN = 2 * R * CT_MAX_K  # one z slice
        CT_A_OBJ = CT_A_LEN * (T_MA // R // 2)  # every z slice of one mmul
        C_SLICE_LEN = M_TILE * N_TILE  # one compute tile's C contribution
        O_CHUNKS = C_SLICE_LEN // CT_OUT_LEN  # C objects an accumulator drains as
        B_ITERS = K_TILE // CT_MAX_K  # B chunks consumed per k step
        rtp_slots, rtp_words = rtp_layout(M_CHUNK)

        bf16_ty = np.dtype[bfloat16]
        f32 = np.dtype[np.float32]
        b_elem_ty = np.dtype[self.b_dtype]
        # L1 (per compute tile)
        ct_a_obj_ty = np.ndarray[(CT_A_OBJ,), bf16_ty]
        ct_b_ty = np.ndarray[(CT_MAX_K * N_TILE // B_GROUP,), b_elem_ty]
        ct_out_ty = np.ndarray[(CT_OUT_LEN,), bf16_ty]
        ct_acc_ty = np.ndarray[(M_TILE * N_TILE,), f32]
        # L2 (per memtile): the declared stream tiles.
        mt_a_ty = self.A.tile
        mt_b_ty = self.B.tile
        mt_out_ty = self.C.tile

        # All three are compiled into mm_fused.cc, so they name one object.
        # Declared by hand rather than from aie.iron.kernels.fused_mm: this
        # overlay's -D flags (tile sizes, bfp16 emulation) are its own.
        def fused_kernel(name, arg_types):
            return target.kernel(
                name,
                arg_types,
                source=self.kernel_source(target),
                bundled_sources=lut_sources(target.dev),
                compile_flags=self.kernel_flags(target),
                object_file_name=self.kernel_object,
            )

        acc_init = fused_kernel("mm_fused_acc_init", [ct_acc_ty])
        # The trailing int32 is the A band index: under asymmetric tile
        # buffering the core folds RHO A bands into one accumulator.
        k_step = fused_kernel(
            "mm_fused_k_step", [ct_a_obj_ty, ct_b_ty, ct_acc_ty, np.int32]
        )
        epilogue_chunk = fused_kernel(
            EPILOGUE_SYMBOL,
            # outer, half, mode, clamp_min_bits, clamp_max_bits
            [ct_out_ty, ct_acc_ty] + [np.int32] * 5,
        )

        # --- Data movement ------------------------------------------------
        # These turn a row-major DDR tile into the blocked layout the mmul
        # indexes. A mismatch is silently wrong, not a build error.
        gather_dims: StreamDims = [
            (M_TILE // R, R * N_TILE),
            (N_TILE // T, T),
            (R, N_TILE),
            (T, 1),
        ]
        # B needs no reblocking on either hop: pack_B emits it in consume order.
        b_recv_dims = None
        b_send_dims = None
        a_recv_dims: StreamDims = [
            (M_CHUNK * M_TILE // R, R * K_TILE),
            (R, S),
            (K_TILE // S, R * S),
            (S, 1),
        ]
        # Emits (b_iter, mc, band): the order the core acquires A in.
        a_send_dims: StreamDims = [
            (K_DIV_CT_K_MAX, R * CT_MAX_K),
            (M_CHUNK * M_TILE // R, R * K_TILE),
            *run_dims(R * CT_MAX_K),
        ]

        # C: one join per column; each of the ROWS cores drops its slice at
        # its own offset in a single memtile buffer.
        c_l2l3_fifos, c_prod = [], {}
        for c in range(COLS):
            of_c = ObjectFifo(mt_out_ty, name=f"C_L2L3_{c}", depth=C_DEPTH)
            c_l2l3_fifos.append(of_c)
            sub = of_c.prod().join(
                [C_SLICE_LEN * r for r in range(ROWS)],
                obj_types=[ct_out_ty] * ROWS,
                names=[f"C_L1L2_{c}_{r}" for r in range(ROWS)],
                dims_from_stream=[gather_dims] * ROWS,
            )
            for r in range(ROWS):
                c_prod[(r, c)] = sub[r]

        # A: shim -> memtile -> broadcast along the compute row, reblocking on
        # the forward(). One fifo per row even at M_CHUNK > 1.
        a_l3l2_fifos, a_cons = [], {}
        for r in range(ROWS):
            of_a_in = ObjectFifo(mt_a_ty, name=f"A_L3L2_{r}", depth=A_DEPTH)
            a_l3l2_fifos.append(of_a_in)
            of_a = of_a_in.cons(dims_from_stream=a_recv_dims).forward(
                obj_type=ct_a_obj_ty,
                depth=A_DEPTH,
                name=f"A_L2L1_{r}",
                dims_to_stream=a_send_dims,
            )
            for c in range(COLS):
                a_cons[(r, c)] = of_a.cons()

        # B: shim -> memtile -> broadcast down the compute column, one k-block
        # per object and re-fetched per row-block.
        b_l3l2_fifos, b_cons = [], {}
        for c in range(COLS):
            of_b_in = ObjectFifo(mt_b_ty, name=f"B_L3L2_{c}", depth=B_DEPTH)
            b_l3l2_fifos.append(of_b_in)
            of_b = of_b_in.cons(dims_from_stream=b_recv_dims).forward(
                obj_type=ct_b_ty,
                depth=L1_B_DEPTH,
                name=f"B_L2L1_{c}",
                dims_to_stream=b_send_dims,
            )
            for r in range(ROWS):
                b_cons[(r, c)] = of_b.cons()

        # Data, not an immediate folded into the program: the core programs
        # differ only in symbol names.
        my_cols = [
            [
                Buffer(
                    np.ndarray[(1,), np.dtype[np.int32]],
                    name=f"my_col_{r}_{c}",
                    initial_value=np.array([c], dtype=np.int32),
                )
                for c in range(COLS)
            ]
            for r in range(ROWS)
        ]
        rtps = [
            [
                target.rtp(
                    np.ndarray[(rtp_words,), np.dtype[np.int32]],
                    name=f"rtp_{r}_{c}",
                    initial_value=np.zeros(rtp_words, dtype=np.int32),
                )
                for c in range(COLS)
            ]
            for r in range(ROWS)
        ]
        barriers = [[target.barrier() for _ in range(COLS)] for _ in range(ROWS)]

        # --- Compute ------------------------------------------------------
        def core_fn(
            accs, o_h, b_h, a_h, init_k, kstep_k, epi_k, my_rtp, my_col, barrier
        ):
            """Core body. Every trip count and the activation come from the
            runtime parameter buffer, so one core program serves every shape.
            """
            barrier.wait_for_value(1)
            # Derived rather than sent, saving an RTP word: column c has work
            # in block j iff (j*COLS + c)*N_TILE < N. Both divisors are powers
            # of two, so this must leave no __divsi3 -- check the .o.
            n_tiles = my_rtp[RTP_N_VAL] // N_TILE
            n_work = (n_tiles - my_col[0] + COLS - 1) // COLS
            n_drain = ((n_tiles + COLS - 1) // COLS) - n_work
            n_row_blocks = my_rtp[RTP_M_ROW_BLOCKS]
            n_k_iters = my_rtp[RTP_K_ITERS]
            epi_mode = my_rtp[RTP_EPILOGUE]
            clamp_min_bits = my_rtp[RTP_CLAMP_MIN]
            clamp_max_bits = my_rtp[RTP_CLAMP_MAX]
            if "n_chunks" in rtp_slots:
                n_chunks = my_rtp[rtp_slots["n_chunks"]]
                n_units_rt = my_rtp[rtp_slots["n_units"]]
            else:
                n_chunks = n_row_blocks
                n_units_rt = n_row_blocks
            # Acquire does not consume the barrier, so take it back to zero or
            # the next dispatch re-reads these instead of waiting.
            barrier.release_with_value(1)

            def sweep(group):
                """One k reduction feeding ``group`` accumulators off a shared B."""
                for a_acc in group:
                    init_k(a_acc)
                for _ in range_(n_k_iters):
                    for _ in range_(B_ITERS // B_DEPTH):
                        for _ in range(B_DEPTH):
                            b = b_h.acquire(1)
                            for a_acc in group:
                                for band in range(RHO):
                                    a = a_h.acquire(1)
                                    kstep_k(a, b, a_acc, band)
                                    a_h.release(1)
                            b_h.release(1)
                # Unrolled by C_DEPTH; a full O_CHUNKS unroll overflows
                # program memory.
                for a_acc in group:
                    for chunk in range_(O_CHUNKS // C_DEPTH):
                        for half in range(C_DEPTH):
                            o = o_h.acquire(1)
                            epi_k(
                                o,
                                a_acc,
                                chunk,
                                half,
                                epi_mode,
                                clamp_min_bits,
                                clamp_max_bits,
                            )
                            o_h.release(1)

            for _ in range_(n_work):
                for _ in range_(n_chunks):
                    sweep(accs)

            # Column-blocks this column sits out. A is broadcast along the
            # row, so it must still consume its share.
            for _ in range_(n_drain):
                for _ in range_(n_units_rt):
                    for _ in range_(n_k_iters):
                        for _ in range_(B_ITERS // B_DEPTH):
                            for _ in range(B_DEPTH):
                                for _ in range(M_CHUNK * RHO):
                                    a_h.acquire(1)
                                    a_h.release(1)

        workers = []
        for r in range(ROWS):
            for c in range(COLS):
                accs = [
                    Buffer(type=ct_acc_ty, name=f"c_acc_{r}_{c}_{mc}")
                    for mc in range(M_CHUNK)
                ]
                workers.append(
                    Worker(
                        core_fn,
                        [
                            accs,
                            c_prod[(r, c)].prod(),
                            b_cons[(r, c)],
                            a_cons[(r, c)],
                            acc_init,
                            k_step,
                            epilogue_chunk,
                            rtps[r][c],
                            my_cols[r][c],
                            barriers[r][c],
                        ],
                        stack_size=STACK_SIZE,
                    )
                )

        for r in range(ROWS):
            self.A.lane(r).bind(a_l3l2_fifos[r].prod())
        for c in range(COLS):
            self.B.lane(c).bind(b_l3l2_fifos[c].prod())
            self.C.lane(c).bind(c_l2l3_fifos[c].cons())
        flat = [b for row in rtps for b in row]
        self.n_val.bind(flat, RTP_N_VAL)
        self.m_row_blocks.bind(flat, RTP_M_ROW_BLOCKS)
        self.k_iters.bind(flat, RTP_K_ITERS)
        self.mode.bind(flat, RTP_EPILOGUE)
        self.clamp_min.bind(flat, RTP_CLAMP_MIN)
        self.clamp_max.bind(flat, RTP_CLAMP_MAX)
        if "n_chunks" in rtp_slots:
            self.n_chunks.bind(flat, rtp_slots["n_chunks"])
            self.n_units.bind(flat, rtp_slots["n_units"])
        return workers

    # -- geometry of one dispatch ------------------------------------------------

    @property
    def _m_row_blocks(self) -> int:
        return self.M // (M_TILE * self.rows)

    @property
    def _k_iters(self) -> int:
        return self.K // K_TILE

    @property
    def _n_units(self) -> int:
        """Groups of m_chunk row-blocks; every leg is issued per unit."""
        return self._m_row_blocks // self.m_chunk

    @property
    def _a_split(self) -> bool:
        # A mega_row stride lands in the shim BD's 20-bit iteration step, so
        # it overflows once K or N passes ~8191 elements. Such a leg goes out
        # as one transfer per mega_row. m_chunk > 1 forces the same path.
        return self._n_units > 1 and (
            self.m_chunk > 1 or not _hw_stride_ok(self.rows * M_TILE * self.K)
        )

    @property
    def _c_split(self) -> bool:
        return self._m_row_blocks > 1 and not _hw_stride_ok(self.rows * M_TILE * self.N)

    # -- the runtime sequence --------------------------------------------------

    def sequence(self, rt):
        K, N = self.K, self.N
        COLS, ROWS = self.cols, self.rows
        N_TILE, M_CHUNK, B_GROUP = self.tile_n, self.m_chunk, self.b_group
        m_row_blocks, k_iters, n_units = (
            self._m_row_blocks,
            self._k_iters,
            self._n_units,
        )
        a_split, c_split = self._a_split, self._c_split
        # The unsplit path pipelines whole column-blocks, at 3 descriptors
        # each (A + B + C). The split path bounds itself and ignores this.
        OVERLAP = max(1, min(OVERLAP_DEFAULT, self.shim_bds // 3))
        # Sweeps where all COLS columns have work, plus a trailing group of
        # rem_blocks columns (0 <= rem_blocks < COLS) that do one block more.
        n_full = N // (N_TILE * COLS)
        rem_blocks = (N % (N_TILE * COLS)) // N_TILE
        a_elems, c_elems = self.A.elements, self.C.elements
        # B's extents are in array elements (values // B_GROUP), whatever the
        # host buffer counts.
        b_units = K * N // B_GROUP

        def unit_rows(u):
            """(first row-block, how many) for unit ``u``; always a full group."""
            return u * M_CHUNK, M_CHUNK

        # One transfer per (column-block, leg), not one per object: a
        # descriptor walks many fifo objects in consume order. Dimension
        # order must match the core's nest.
        def a_taps(r, units):
            # Every (row-block, k) block this row consumes for one
            # column-block, k outermost. Re-fetched per column-block because
            # the cores re-consume it.
            if M_CHUNK == 1 and not a_split:
                return [
                    Access(
                        a_elems,
                        r * M_TILE * K,
                        (m_row_blocks, k_iters, M_TILE, K_TILE),
                        (ROWS * M_TILE * K, K_TILE, K, 1),
                    )
                ]
            taps = []
            for u in units:
                first, _ = unit_rows(u)
                taps.append(
                    Access(
                        a_elems,
                        first * ROWS * M_TILE * K + r * M_TILE * K,
                        (k_iters, M_CHUNK, M_TILE, K_TILE),
                        (K_TILE, ROWS * M_TILE * K, K, 1),
                    )
                )
            return taps

        def b_tap(mega_col, c):
            # Every (mega_row, k) chunk this column consumes. B does not
            # depend on mega_row, hence the 0 stride. Pre-packed so each
            # k-block is one contiguous run.
            return Access(
                b_units,
                (mega_col * COLS + c) * N_TILE * K // B_GROUP,
                (n_units, k_iters, 1, K_TILE * N_TILE // B_GROUP),
                (0, K_TILE * N_TILE // B_GROUP, 0, 1),
            )

        def c_taps(mega_col, c, units):
            # Every joined block this column produces: one ROWS*M_TILE x
            # N_TILE per row-block, in plain row-block order.
            if c_split:
                taps = []
                for u in units:
                    first, count = unit_rows(u)
                    for i in range(count):
                        taps.append(
                            Access(
                                c_elems,
                                (mega_col * COLS + c) * N_TILE
                                + (first + i) * ROWS * M_TILE * N,
                                (1, 1, ROWS * M_TILE, N_TILE),
                                (0, 0, N, 1),
                            )
                        )
                return taps
            return [
                Access(
                    c_elems,
                    (mega_col * COLS + c) * N_TILE,
                    (1, m_row_blocks, ROWS * M_TILE, N_TILE),
                    (0, ROWS * M_TILE * N, N, 1),
                )
            ]

        # A trailing block uses only the first rem_blocks columns. A is still
        # issued for every row, since the sitting-out columns drain it.
        blocks = [(mc, COLS) for mc in range(n_full)]
        if rem_blocks:
            blocks.append((n_full, rem_blocks))
        all_mb = list(range(n_units))

        def issue_a(mbs, group, wait=False):
            for r in range(ROWS):
                taps = a_taps(r, mbs)
                for i, tap in enumerate(taps):
                    # A leftover unit emits many fills back to back on one
                    # channel, so await every SHIM_TASK_QUEUE-th.
                    bounded = (
                        len(taps) > SHIM_TASK_QUEUE and (i + 1) % SHIM_TASK_QUEUE == 0
                    )
                    rt.fill(self.A.lane(r), tap, group=group, wait=wait or bounded)

        def issue_b(mega_col, active_cols, group):
            for c in range(active_cols):
                rt.fill(self.B.lane(c), b_tap(mega_col, c), group=group)

        def issue_c(mega_col, active_cols, mbs, group):
            for c in range(active_cols):
                for tap in c_taps(mega_col, c, mbs):
                    rt.drain(self.C.lane(c), tap, group=group, wait=True)

        def emit_unsplit():
            pending = []
            for mega_col, active_cols in blocks:
                # C in its own group so it does not share one with the fills
                # it depends on; issued first and retired last.
                tg_c = rt.new_group()
                issue_c(mega_col, active_cols, all_mb, tg_c)
                tg_f = rt.new_group()
                issue_a(all_mb, tg_f)
                issue_b(mega_col, active_cols, tg_f)
                pending.append([tg_f, tg_c])
                while len(pending) >= OVERLAP:
                    for tg in pending.pop(0):
                        tg.finish()
            for group in pending:
                for tg in group:
                    tg.finish()

        def emit_split():
            """Issue split legs one unit at a time, retiring the oldest.

            Split legs share one channel whose task queue is SHIM_TASK_QUEUE
            deep; overrunning it hangs. Retire the oldest as the next is
            issued, which also keeps the channel full.
            """
            unit_cost = M_CHUNK if c_split else 1
            pending = []  # (group, queue cost), oldest first

            def retire(limit):
                while sum(q for _, q in pending) > limit:
                    pending.pop(0)[0].finish()

            for mega_col, active_cols in blocks:
                tg_b = rt.new_group()
                issue_b(mega_col, active_cols, tg_b)
                tg_whole = rt.new_group()
                if not c_split:
                    issue_c(mega_col, active_cols, all_mb, tg_whole)
                if not a_split:
                    issue_a(all_mb, tg_whole)
                for u in all_mb:
                    # Before issuing, not after: fill/drain pushes the task
                    # immediately while finish() emits the await.
                    retire(SHIM_TASK_QUEUE - unit_cost)
                    tg_u = rt.new_group()
                    if c_split:
                        issue_c(mega_col, active_cols, [u], tg_u)
                    if a_split:
                        issue_a([u], tg_u, wait=True)
                    pending.append((tg_u, unit_cost))
                # Not queue-counted: B and the unsplit leg ride channels the
                # units do not contend for. Still retired in order.
                pending.append((tg_whole, 0))
                pending.append((tg_b, 0))
            # Drain everything, not retire(0): the tail groups are weighted 0.
            for tg, _ in pending:
                tg.finish()

        emit_split() if (a_split or c_split) else emit_unsplit()

    # -- packaging: one xclbin per configuration ----------------------------------

    @property
    def _reference_shape(self) -> tuple[int, int, int]:
        """The shape the configuration-only module is emitted at: the smallest
        valid one, so the shape-independence is explicit.
        """
        return (M_TILE * self.rows * self.m_chunk, MIN_K, self.tile_n * self.cols)

    def _build(self):
        """The configuration's image plus this shape's instruction stream.

        Two compiles rather than one. The image is emitted at a reference
        shape and activation, so every shape sharing the configuration reuses
        it: the cache keys on content, and the reference shape is what that
        content is. Only the instruction stream is per shape, which is an
        instructions-only compile with no kernel built twice. On the shipped
        overlay there is no image to build at all.
        """
        from iron.common.image.artifacts import Artifacts, Design, Step
        from iron.common.image.jit_compile import (
            cache_entry,
            insts_design,
            xclbin_design,
        )

        if self.external is not None:
            return super()._build()  # the downloaded image, instructions only
        tuned = self.resolved(bound_device())
        M, K, N = tuned._reference_shape
        reference = dataclasses.replace(
            tuned, M=M, K=K, N=N, epilogue=Epilogue.NONE, clamp=None, packed_blocks=None
        )
        image = xclbin_design(reference.generator(), kernel_name="MLIR_AIE")
        stream = insts_design(self.generator())
        config, own = cache_entry(image), cache_entry(stream)
        assert config.xclbin is not None and own.insts is not None
        self._design = stream
        return Artifacts(
            kind="xclbin",
            image=config.xclbin,
            insts=own.insts,
            entry=own,
            designs=(
                Design(
                    name=self.config_name,
                    operators=(self.name,),
                    entry=config,
                    image=config.xclbin,
                    insts=own.insts,
                ),
            ),
            steps=(
                Step(
                    0,
                    self.name,
                    self.config_name,
                    tuple(b.name for b in self._members_io()),
                ),
            ),
            buffers=self.buffer_map(),
        )

    # -- host-side helpers -------------------------------------------------------

    def pack_B(self, B):  # noqa: N802  (the operand's name)
        """Reorder a row-major ``(K, N)`` weight matrix into consumption order.

        Flat uint8 bfp16ebs8 blocks on NPU2, flat bf16 on NPU1. Packing to
        consumption order is what makes both B hops linear descriptors. See
        :mod:`iron.exports.flm.packing`.
        """
        t = self._tuned
        return pack_b(
            B,
            k_tile=K_TILE,
            n_tile=t.tile_n,
            s=S,
            t=T,
            ct_k=t.ct_max_k,
            bfp16=bool(t.bfp16_b),
            round_conv_even=t.rounding is Rounding.CONV_EVEN,
            overlay_order=t.b_overlay_order,
        )

    def packed_B_size(self, K, N):  # noqa: N802
        """Elements (bf16) or bytes (bfp16ebs8) that ``pack_B`` returns."""
        return packed_b_size(K, N, bool(self._tuned.bfp16_b))

    def reference(self, A, B):
        """CPU reference: ``C = epilogue(A @ B)``."""
        from iron.exports.flm.gemm.reference import reference

        return reference(A, B, Epilogue(self.epilogue), self.clamp)


# Live descriptors on a shim tile under the split path: SHIM_TASK_QUEUE from
# the rolling window, plus B and the unsplit leg for each of the two blocks a
# boundary spans.
_BDS_PER_BLOCK = SHIM_TASK_QUEUE + 2 + 2

FLMGEMM = GEMM
