
1404-Reveil_Matrice_STM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005434  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  080054f4  080054f4  000154f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800552c  0800552c  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  0800552c  0800552c  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800552c  0800552c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800552c  0800552c  0001552c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005530  08005530  00015530  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005534  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c4c  20000070  080055a4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000cbc  080055a4  00020cbc  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010a15  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024cd  00000000  00000000  00030aad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000eb0  00000000  00000000  00032f80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000db8  00000000  00000000  00033e30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000029be  00000000  00000000  00034be8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015154  00000000  00000000  000375a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094588  00000000  00000000  0004c6fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e0c82  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000036b4  00000000  00000000  000e0cd4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080054dc 	.word	0x080054dc

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	080054dc 	.word	0x080054dc

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <setCanvasColor>:
 *  Created on: 9 oct. 2023
 *      Author: alyvasseur
 */
#include "includes.h"

void setCanvasColor(Canvas* canvas, Pixel encre) {
 8000220:	b590      	push	{r4, r7, lr}
 8000222:	b085      	sub	sp, #20
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]
 8000228:	003b      	movs	r3, r7
 800022a:	6019      	str	r1, [r3, #0]
for (uint16_t i = 0; i < canvas->numCols * canvas->numRows; i++) {
 800022c:	230e      	movs	r3, #14
 800022e:	18fb      	adds	r3, r7, r3
 8000230:	2200      	movs	r2, #0
 8000232:	801a      	strh	r2, [r3, #0]
 8000234:	e014      	b.n	8000260 <setCanvasColor+0x40>
		canvas->pixels[i]=encre;
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	6899      	ldr	r1, [r3, #8]
 800023a:	240e      	movs	r4, #14
 800023c:	193b      	adds	r3, r7, r4
 800023e:	881a      	ldrh	r2, [r3, #0]
 8000240:	0013      	movs	r3, r2
 8000242:	005b      	lsls	r3, r3, #1
 8000244:	189b      	adds	r3, r3, r2
 8000246:	18ca      	adds	r2, r1, r3
 8000248:	003b      	movs	r3, r7
 800024a:	0010      	movs	r0, r2
 800024c:	0019      	movs	r1, r3
 800024e:	2303      	movs	r3, #3
 8000250:	001a      	movs	r2, r3
 8000252:	f005 f875 	bl	8005340 <memcpy>
for (uint16_t i = 0; i < canvas->numCols * canvas->numRows; i++) {
 8000256:	193b      	adds	r3, r7, r4
 8000258:	881a      	ldrh	r2, [r3, #0]
 800025a:	193b      	adds	r3, r7, r4
 800025c:	3201      	adds	r2, #1
 800025e:	801a      	strh	r2, [r3, #0]
 8000260:	230e      	movs	r3, #14
 8000262:	18fb      	adds	r3, r7, r3
 8000264:	881a      	ldrh	r2, [r3, #0]
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	6819      	ldr	r1, [r3, #0]
 800026a:	687b      	ldr	r3, [r7, #4]
 800026c:	685b      	ldr	r3, [r3, #4]
 800026e:	434b      	muls	r3, r1
 8000270:	429a      	cmp	r2, r3
 8000272:	dbe0      	blt.n	8000236 <setCanvasColor+0x16>
    }
}
 8000274:	46c0      	nop			; (mov r8, r8)
 8000276:	46c0      	nop			; (mov r8, r8)
 8000278:	46bd      	mov	sp, r7
 800027a:	b005      	add	sp, #20
 800027c:	bd90      	pop	{r4, r7, pc}

0800027e <sendCanvas>:



// Fonction pour mettre à jour l'affichage LED
void sendCanvas(Canvas* canvas) {
 800027e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000280:	b085      	sub	sp, #20
 8000282:	af00      	add	r7, sp, #0
 8000284:	6078      	str	r0, [r7, #4]
    // Copiez les pixels du canevas vers l'écran LED
    for (uint16_t i = 0; i < canvas->numCols * canvas->numRows -1; i++) {  // -1 car résolution bug affichage photodiode inexistante
 8000286:	230e      	movs	r3, #14
 8000288:	18fb      	adds	r3, r7, r3
 800028a:	2200      	movs	r2, #0
 800028c:	801a      	strh	r2, [r3, #0]
 800028e:	e026      	b.n	80002de <sendCanvas+0x60>
        setLEDcolor(i, canvas -> pixels[i].R, canvas -> pixels[i].G, canvas -> pixels[i].B);
 8000290:	260e      	movs	r6, #14
 8000292:	19bb      	adds	r3, r7, r6
 8000294:	8818      	ldrh	r0, [r3, #0]
 8000296:	687b      	ldr	r3, [r7, #4]
 8000298:	6899      	ldr	r1, [r3, #8]
 800029a:	19bb      	adds	r3, r7, r6
 800029c:	881a      	ldrh	r2, [r3, #0]
 800029e:	0013      	movs	r3, r2
 80002a0:	005b      	lsls	r3, r3, #1
 80002a2:	189b      	adds	r3, r3, r2
 80002a4:	18cb      	adds	r3, r1, r3
 80002a6:	781c      	ldrb	r4, [r3, #0]
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	6899      	ldr	r1, [r3, #8]
 80002ac:	19bb      	adds	r3, r7, r6
 80002ae:	881a      	ldrh	r2, [r3, #0]
 80002b0:	0013      	movs	r3, r2
 80002b2:	005b      	lsls	r3, r3, #1
 80002b4:	189b      	adds	r3, r3, r2
 80002b6:	18cb      	adds	r3, r1, r3
 80002b8:	785d      	ldrb	r5, [r3, #1]
 80002ba:	687b      	ldr	r3, [r7, #4]
 80002bc:	6899      	ldr	r1, [r3, #8]
 80002be:	19bb      	adds	r3, r7, r6
 80002c0:	881a      	ldrh	r2, [r3, #0]
 80002c2:	0013      	movs	r3, r2
 80002c4:	005b      	lsls	r3, r3, #1
 80002c6:	189b      	adds	r3, r3, r2
 80002c8:	18cb      	adds	r3, r1, r3
 80002ca:	789b      	ldrb	r3, [r3, #2]
 80002cc:	002a      	movs	r2, r5
 80002ce:	0021      	movs	r1, r4
 80002d0:	f000 f934 	bl	800053c <setLEDcolor>
    for (uint16_t i = 0; i < canvas->numCols * canvas->numRows -1; i++) {  // -1 car résolution bug affichage photodiode inexistante
 80002d4:	19bb      	adds	r3, r7, r6
 80002d6:	881a      	ldrh	r2, [r3, #0]
 80002d8:	19bb      	adds	r3, r7, r6
 80002da:	3201      	adds	r2, #1
 80002dc:	801a      	strh	r2, [r3, #0]
 80002de:	230e      	movs	r3, #14
 80002e0:	18fb      	adds	r3, r7, r3
 80002e2:	881a      	ldrh	r2, [r3, #0]
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	6819      	ldr	r1, [r3, #0]
 80002e8:	687b      	ldr	r3, [r7, #4]
 80002ea:	685b      	ldr	r3, [r3, #4]
 80002ec:	434b      	muls	r3, r1
 80002ee:	3b01      	subs	r3, #1
 80002f0:	429a      	cmp	r2, r3
 80002f2:	dbcd      	blt.n	8000290 <sendCanvas+0x12>
    }
}
 80002f4:	46c0      	nop			; (mov r8, r8)
 80002f6:	46c0      	nop			; (mov r8, r8)
 80002f8:	46bd      	mov	sp, r7
 80002fa:	b005      	add	sp, #20
 80002fc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080002fe <getPixel>:

Pixel* getPixel(Canvas* canvas, int x, int y) {
 80002fe:	b580      	push	{r7, lr}
 8000300:	b084      	sub	sp, #16
 8000302:	af00      	add	r7, sp, #0
 8000304:	60f8      	str	r0, [r7, #12]
 8000306:	60b9      	str	r1, [r7, #8]
 8000308:	607a      	str	r2, [r7, #4]
    if (x > 0 && x <= canvas->numCols && y > 0 && y <= canvas->numRows) {
 800030a:	68bb      	ldr	r3, [r7, #8]
 800030c:	2b00      	cmp	r3, #0
 800030e:	dd1c      	ble.n	800034a <getPixel+0x4c>
 8000310:	68fb      	ldr	r3, [r7, #12]
 8000312:	681b      	ldr	r3, [r3, #0]
 8000314:	68ba      	ldr	r2, [r7, #8]
 8000316:	429a      	cmp	r2, r3
 8000318:	dc17      	bgt.n	800034a <getPixel+0x4c>
 800031a:	687b      	ldr	r3, [r7, #4]
 800031c:	2b00      	cmp	r3, #0
 800031e:	dd14      	ble.n	800034a <getPixel+0x4c>
 8000320:	68fb      	ldr	r3, [r7, #12]
 8000322:	685b      	ldr	r3, [r3, #4]
 8000324:	687a      	ldr	r2, [r7, #4]
 8000326:	429a      	cmp	r2, r3
 8000328:	dc0f      	bgt.n	800034a <getPixel+0x4c>
        return &canvas->pixels[(x-1)*canvas->numRows+(y-1)];
 800032a:	68fb      	ldr	r3, [r7, #12]
 800032c:	689a      	ldr	r2, [r3, #8]
 800032e:	68bb      	ldr	r3, [r7, #8]
 8000330:	1e59      	subs	r1, r3, #1
 8000332:	68fb      	ldr	r3, [r7, #12]
 8000334:	685b      	ldr	r3, [r3, #4]
 8000336:	4359      	muls	r1, r3
 8000338:	687b      	ldr	r3, [r7, #4]
 800033a:	3b01      	subs	r3, #1
 800033c:	18cb      	adds	r3, r1, r3
 800033e:	0019      	movs	r1, r3
 8000340:	000b      	movs	r3, r1
 8000342:	005b      	lsls	r3, r3, #1
 8000344:	185b      	adds	r3, r3, r1
 8000346:	18d3      	adds	r3, r2, r3
 8000348:	e000      	b.n	800034c <getPixel+0x4e>
    } else {
        return NULL; // Coordonnées hors limites
 800034a:	2300      	movs	r3, #0
    }
}
 800034c:	0018      	movs	r0, r3
 800034e:	46bd      	mov	sp, r7
 8000350:	b004      	add	sp, #16
 8000352:	bd80      	pop	{r7, pc}

08000354 <drawRectangle>:
    }
}
//

// Fonction pour dessiner un rectangle
void drawRectangle(Canvas* canvas, int W,int H, int X, int Y, Pixel BorderInk, Pixel FillInk) {
 8000354:	b590      	push	{r4, r7, lr}
 8000356:	b087      	sub	sp, #28
 8000358:	af00      	add	r7, sp, #0
 800035a:	60f8      	str	r0, [r7, #12]
 800035c:	60b9      	str	r1, [r7, #8]
 800035e:	607a      	str	r2, [r7, #4]
 8000360:	603b      	str	r3, [r7, #0]
    if (canvas == NULL || H <= 0 || W <= 0 || X < 0 || Y < 0) {
 8000362:	68fb      	ldr	r3, [r7, #12]
 8000364:	2b00      	cmp	r3, #0
 8000366:	d100      	bne.n	800036a <drawRectangle+0x16>
 8000368:	e06d      	b.n	8000446 <drawRectangle+0xf2>
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	2b00      	cmp	r3, #0
 800036e:	dc00      	bgt.n	8000372 <drawRectangle+0x1e>
 8000370:	e069      	b.n	8000446 <drawRectangle+0xf2>
 8000372:	68bb      	ldr	r3, [r7, #8]
 8000374:	2b00      	cmp	r3, #0
 8000376:	dd66      	ble.n	8000446 <drawRectangle+0xf2>
 8000378:	683b      	ldr	r3, [r7, #0]
 800037a:	2b00      	cmp	r3, #0
 800037c:	db63      	blt.n	8000446 <drawRectangle+0xf2>
 800037e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000380:	2b00      	cmp	r3, #0
 8000382:	db60      	blt.n	8000446 <drawRectangle+0xf2>
        return;
    }

    int i, j;

    for (i = Y; i < Y + H; i++) {
 8000384:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000386:	617b      	str	r3, [r7, #20]
 8000388:	e056      	b.n	8000438 <drawRectangle+0xe4>
        for (j = X; j < X + W; j++) {
 800038a:	683b      	ldr	r3, [r7, #0]
 800038c:	613b      	str	r3, [r7, #16]
 800038e:	e04a      	b.n	8000426 <drawRectangle+0xd2>
            if (i == Y || i == Y + H - 1 || j == X || j == X + W - 1) {
 8000390:	697a      	ldr	r2, [r7, #20]
 8000392:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000394:	429a      	cmp	r2, r3
 8000396:	d011      	beq.n	80003bc <drawRectangle+0x68>
 8000398:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	18d3      	adds	r3, r2, r3
 800039e:	3b01      	subs	r3, #1
 80003a0:	697a      	ldr	r2, [r7, #20]
 80003a2:	429a      	cmp	r2, r3
 80003a4:	d00a      	beq.n	80003bc <drawRectangle+0x68>
 80003a6:	693a      	ldr	r2, [r7, #16]
 80003a8:	683b      	ldr	r3, [r7, #0]
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d006      	beq.n	80003bc <drawRectangle+0x68>
 80003ae:	683a      	ldr	r2, [r7, #0]
 80003b0:	68bb      	ldr	r3, [r7, #8]
 80003b2:	18d3      	adds	r3, r2, r3
 80003b4:	3b01      	subs	r3, #1
 80003b6:	693a      	ldr	r2, [r7, #16]
 80003b8:	429a      	cmp	r2, r3
 80003ba:	d114      	bne.n	80003e6 <drawRectangle+0x92>
                // Dessiner la bordure
                    *getPixel(canvas,j,i) = BorderInk;
 80003bc:	697a      	ldr	r2, [r7, #20]
 80003be:	6939      	ldr	r1, [r7, #16]
 80003c0:	68fb      	ldr	r3, [r7, #12]
 80003c2:	0018      	movs	r0, r3
 80003c4:	f7ff ff9b 	bl	80002fe <getPixel>
 80003c8:	0002      	movs	r2, r0
 80003ca:	2304      	movs	r3, #4
 80003cc:	2120      	movs	r1, #32
 80003ce:	185b      	adds	r3, r3, r1
 80003d0:	2108      	movs	r1, #8
 80003d2:	468c      	mov	ip, r1
 80003d4:	44bc      	add	ip, r7
 80003d6:	4463      	add	r3, ip
 80003d8:	0010      	movs	r0, r2
 80003da:	0019      	movs	r1, r3
 80003dc:	2303      	movs	r3, #3
 80003de:	001a      	movs	r2, r3
 80003e0:	f004 ffae 	bl	8005340 <memcpy>
 80003e4:	e01c      	b.n	8000420 <drawRectangle+0xcc>
            } else {
                // Remplir l'intérieur du rectangle
                if (FillInk.R != 1) {
 80003e6:	2308      	movs	r3, #8
 80003e8:	2420      	movs	r4, #32
 80003ea:	191b      	adds	r3, r3, r4
 80003ec:	2208      	movs	r2, #8
 80003ee:	4694      	mov	ip, r2
 80003f0:	44bc      	add	ip, r7
 80003f2:	4463      	add	r3, ip
 80003f4:	781b      	ldrb	r3, [r3, #0]
 80003f6:	2b01      	cmp	r3, #1
 80003f8:	d012      	beq.n	8000420 <drawRectangle+0xcc>
                	*getPixel(canvas,j,i) = FillInk;
 80003fa:	697a      	ldr	r2, [r7, #20]
 80003fc:	6939      	ldr	r1, [r7, #16]
 80003fe:	68fb      	ldr	r3, [r7, #12]
 8000400:	0018      	movs	r0, r3
 8000402:	f7ff ff7c 	bl	80002fe <getPixel>
 8000406:	0002      	movs	r2, r0
 8000408:	2308      	movs	r3, #8
 800040a:	191b      	adds	r3, r3, r4
 800040c:	2108      	movs	r1, #8
 800040e:	468c      	mov	ip, r1
 8000410:	44bc      	add	ip, r7
 8000412:	4463      	add	r3, ip
 8000414:	0010      	movs	r0, r2
 8000416:	0019      	movs	r1, r3
 8000418:	2303      	movs	r3, #3
 800041a:	001a      	movs	r2, r3
 800041c:	f004 ff90 	bl	8005340 <memcpy>
        for (j = X; j < X + W; j++) {
 8000420:	693b      	ldr	r3, [r7, #16]
 8000422:	3301      	adds	r3, #1
 8000424:	613b      	str	r3, [r7, #16]
 8000426:	683a      	ldr	r2, [r7, #0]
 8000428:	68bb      	ldr	r3, [r7, #8]
 800042a:	18d3      	adds	r3, r2, r3
 800042c:	693a      	ldr	r2, [r7, #16]
 800042e:	429a      	cmp	r2, r3
 8000430:	dbae      	blt.n	8000390 <drawRectangle+0x3c>
    for (i = Y; i < Y + H; i++) {
 8000432:	697b      	ldr	r3, [r7, #20]
 8000434:	3301      	adds	r3, #1
 8000436:	617b      	str	r3, [r7, #20]
 8000438:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800043a:	687b      	ldr	r3, [r7, #4]
 800043c:	18d3      	adds	r3, r2, r3
 800043e:	697a      	ldr	r2, [r7, #20]
 8000440:	429a      	cmp	r2, r3
 8000442:	dba2      	blt.n	800038a <drawRectangle+0x36>
 8000444:	e000      	b.n	8000448 <drawRectangle+0xf4>
        return;
 8000446:	46c0      	nop			; (mov r8, r8)
                }
            }
        }
    }
}
 8000448:	46bd      	mov	sp, r7
 800044a:	b007      	add	sp, #28
 800044c:	bd90      	pop	{r4, r7, pc}

0800044e <displayBCD>:

// Fonction pour afficher un chiffre en BCD
void displayBCD(Canvas* canvas, int X, int Y, int BCD, int NbDeBitAffiches) {
 800044e:	b580      	push	{r7, lr}
 8000450:	b088      	sub	sp, #32
 8000452:	af00      	add	r7, sp, #0
 8000454:	60f8      	str	r0, [r7, #12]
 8000456:	60b9      	str	r1, [r7, #8]
 8000458:	607a      	str	r2, [r7, #4]
 800045a:	603b      	str	r3, [r7, #0]
    if (canvas == NULL || X < 0 || Y < 0 || BCD < 0 || NbDeBitAffiches <= 0) {
 800045c:	68fb      	ldr	r3, [r7, #12]
 800045e:	2b00      	cmp	r3, #0
 8000460:	d04e      	beq.n	8000500 <displayBCD+0xb2>
 8000462:	68bb      	ldr	r3, [r7, #8]
 8000464:	2b00      	cmp	r3, #0
 8000466:	db4b      	blt.n	8000500 <displayBCD+0xb2>
 8000468:	687b      	ldr	r3, [r7, #4]
 800046a:	2b00      	cmp	r3, #0
 800046c:	db48      	blt.n	8000500 <displayBCD+0xb2>
 800046e:	683b      	ldr	r3, [r7, #0]
 8000470:	2b00      	cmp	r3, #0
 8000472:	db45      	blt.n	8000500 <displayBCD+0xb2>
 8000474:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000476:	2b00      	cmp	r3, #0
 8000478:	dd42      	ble.n	8000500 <displayBCD+0xb2>
        // Vérifiez les paramètres d'entrée valides
        return;
    }

    int j;
    int mask = 1 << (NbDeBitAffiches - 1);  // Masque pour extraire chaque bit
 800047a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800047c:	3b01      	subs	r3, #1
 800047e:	2201      	movs	r2, #1
 8000480:	409a      	lsls	r2, r3
 8000482:	0013      	movs	r3, r2
 8000484:	61bb      	str	r3, [r7, #24]

        for (j = X; j < X + NbDeBitAffiches; j++) {
 8000486:	68bb      	ldr	r3, [r7, #8]
 8000488:	61fb      	str	r3, [r7, #28]
 800048a:	e032      	b.n	80004f2 <displayBCD+0xa4>
            if (BCD & mask) {
 800048c:	683b      	ldr	r3, [r7, #0]
 800048e:	69ba      	ldr	r2, [r7, #24]
 8000490:	4013      	ands	r3, r2
 8000492:	d014      	beq.n	80004be <displayBCD+0x70>
                // Afficher un 1 (blanc)
                Pixel* pixel = getPixel(canvas, j, Y);
 8000494:	687a      	ldr	r2, [r7, #4]
 8000496:	69f9      	ldr	r1, [r7, #28]
 8000498:	68fb      	ldr	r3, [r7, #12]
 800049a:	0018      	movs	r0, r3
 800049c:	f7ff ff2f 	bl	80002fe <getPixel>
 80004a0:	0003      	movs	r3, r0
 80004a2:	613b      	str	r3, [r7, #16]
                if (pixel != NULL) {
 80004a4:	693b      	ldr	r3, [r7, #16]
 80004a6:	2b00      	cmp	r3, #0
 80004a8:	d01d      	beq.n	80004e6 <displayBCD+0x98>
                    pixel->R = MAX_LUX;
 80004aa:	693b      	ldr	r3, [r7, #16]
 80004ac:	22fe      	movs	r2, #254	; 0xfe
 80004ae:	701a      	strb	r2, [r3, #0]
                    pixel->G = MAX_LUX;
 80004b0:	693b      	ldr	r3, [r7, #16]
 80004b2:	22fe      	movs	r2, #254	; 0xfe
 80004b4:	705a      	strb	r2, [r3, #1]
                    pixel->B = MAX_LUX;
 80004b6:	693b      	ldr	r3, [r7, #16]
 80004b8:	22fe      	movs	r2, #254	; 0xfe
 80004ba:	709a      	strb	r2, [r3, #2]
 80004bc:	e013      	b.n	80004e6 <displayBCD+0x98>
                }
            }
            else{
            	//afficher un 0 (noir)
            	Pixel* pixel = getPixel(canvas, j, Y);
 80004be:	687a      	ldr	r2, [r7, #4]
 80004c0:	69f9      	ldr	r1, [r7, #28]
 80004c2:	68fb      	ldr	r3, [r7, #12]
 80004c4:	0018      	movs	r0, r3
 80004c6:	f7ff ff1a 	bl	80002fe <getPixel>
 80004ca:	0003      	movs	r3, r0
 80004cc:	617b      	str	r3, [r7, #20]
            	if (pixel != NULL) {
 80004ce:	697b      	ldr	r3, [r7, #20]
 80004d0:	2b00      	cmp	r3, #0
 80004d2:	d008      	beq.n	80004e6 <displayBCD+0x98>
            		pixel->R = 0;
 80004d4:	697b      	ldr	r3, [r7, #20]
 80004d6:	2200      	movs	r2, #0
 80004d8:	701a      	strb	r2, [r3, #0]
                    pixel->G = 0;
 80004da:	697b      	ldr	r3, [r7, #20]
 80004dc:	2200      	movs	r2, #0
 80004de:	705a      	strb	r2, [r3, #1]
                    pixel->B = 0;
 80004e0:	697b      	ldr	r3, [r7, #20]
 80004e2:	2200      	movs	r2, #0
 80004e4:	709a      	strb	r2, [r3, #2]
            	}
            }
            mask >>= 1;
 80004e6:	69bb      	ldr	r3, [r7, #24]
 80004e8:	105b      	asrs	r3, r3, #1
 80004ea:	61bb      	str	r3, [r7, #24]
        for (j = X; j < X + NbDeBitAffiches; j++) {
 80004ec:	69fb      	ldr	r3, [r7, #28]
 80004ee:	3301      	adds	r3, #1
 80004f0:	61fb      	str	r3, [r7, #28]
 80004f2:	68ba      	ldr	r2, [r7, #8]
 80004f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80004f6:	18d3      	adds	r3, r2, r3
 80004f8:	69fa      	ldr	r2, [r7, #28]
 80004fa:	429a      	cmp	r2, r3
 80004fc:	dbc6      	blt.n	800048c <displayBCD+0x3e>
 80004fe:	e000      	b.n	8000502 <displayBCD+0xb4>
        return;
 8000500:	46c0      	nop			; (mov r8, r8)
        }
}
 8000502:	46bd      	mov	sp, r7
 8000504:	b008      	add	sp, #32
 8000506:	bd80      	pop	{r7, pc}

08000508 <ws2812_start>:
/* Variables -----------------------------------------------*/
static uint8_t LEDbuffer[LED_BUFFER_SIZE];
extern TIM_HandleTypeDef htim2;

/* Functions -----------------------------------------------*/
void ws2812_start(void) {
 8000508:	b580      	push	{r7, lr}
 800050a:	af00      	add	r7, sp, #0
	fillBufferBlack();
 800050c:	f000 f89a 	bl	8000644 <fillBufferBlack>
	htim2.Init.Period = TIMER_PERIOD - 1;
 8000510:	4b07      	ldr	r3, [pc, #28]	; (8000530 <ws2812_start+0x28>)
 8000512:	2209      	movs	r2, #9
 8000514:	60da      	str	r2, [r3, #12]
	HAL_TIM_Base_Init(&htim2);
 8000516:	4b06      	ldr	r3, [pc, #24]	; (8000530 <ws2812_start+0x28>)
 8000518:	0018      	movs	r0, r3
 800051a:	f002 fcc3 	bl	8002ea4 <HAL_TIM_Base_Init>
	HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_1, (uint32_t *) LEDbuffer,
 800051e:	4b05      	ldr	r3, [pc, #20]	; (8000534 <ws2812_start+0x2c>)
 8000520:	4a05      	ldr	r2, [pc, #20]	; (8000538 <ws2812_start+0x30>)
 8000522:	4803      	ldr	r0, [pc, #12]	; (8000530 <ws2812_start+0x28>)
 8000524:	2100      	movs	r1, #0
 8000526:	f002 fd65 	bl	8002ff4 <HAL_TIM_PWM_Start_DMA>
				LED_BUFFER_SIZE);
	//HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
}
 800052a:	46c0      	nop			; (mov r8, r8)
 800052c:	46bd      	mov	sp, r7
 800052e:	bd80      	pop	{r7, pc}
 8000530:	20000b30 	.word	0x20000b30
 8000534:	00000a61 	.word	0x00000a61
 8000538:	2000008c 	.word	0x2000008c

0800053c <setLEDcolor>:
void ws2812_update(void) {
	HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_1, (uint32_t *) LEDbuffer,
			LED_BUFFER_SIZE);
}

void setLEDcolor(uint32_t LEDnumber, uint8_t RED, uint8_t GREEN, uint8_t BLUE) {
 800053c:	b590      	push	{r4, r7, lr}
 800053e:	b08b      	sub	sp, #44	; 0x2c
 8000540:	af00      	add	r7, sp, #0
 8000542:	6078      	str	r0, [r7, #4]
 8000544:	000c      	movs	r4, r1
 8000546:	0010      	movs	r0, r2
 8000548:	0019      	movs	r1, r3
 800054a:	1cfb      	adds	r3, r7, #3
 800054c:	1c22      	adds	r2, r4, #0
 800054e:	701a      	strb	r2, [r3, #0]
 8000550:	1cbb      	adds	r3, r7, #2
 8000552:	1c02      	adds	r2, r0, #0
 8000554:	701a      	strb	r2, [r3, #0]
 8000556:	1c7b      	adds	r3, r7, #1
 8000558:	1c0a      	adds	r2, r1, #0
 800055a:	701a      	strb	r2, [r3, #0]
	uint8_t tempBuffer[24];
	uint32_t i;
	uint32_t LEDindex;
	LEDindex = LEDnumber % LED_NUMBER;
 800055c:	687b      	ldr	r3, [r7, #4]
 800055e:	215e      	movs	r1, #94	; 0x5e
 8000560:	0018      	movs	r0, r3
 8000562:	f7ff fe57 	bl	8000214 <__aeabi_uidivmod>
 8000566:	000b      	movs	r3, r1
 8000568:	623b      	str	r3, [r7, #32]

	for (i = 0; i < 8; i++) // GREEN data
 800056a:	2300      	movs	r3, #0
 800056c:	627b      	str	r3, [r7, #36]	; 0x24
 800056e:	e013      	b.n	8000598 <setLEDcolor+0x5c>
		tempBuffer[i] = ((GREEN << i) & 0x80) ? WS2812_1 : WS2812_0;
 8000570:	1cbb      	adds	r3, r7, #2
 8000572:	781a      	ldrb	r2, [r3, #0]
 8000574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000576:	409a      	lsls	r2, r3
 8000578:	0013      	movs	r3, r2
 800057a:	2280      	movs	r2, #128	; 0x80
 800057c:	4013      	ands	r3, r2
 800057e:	d001      	beq.n	8000584 <setLEDcolor+0x48>
 8000580:	2106      	movs	r1, #6
 8000582:	e000      	b.n	8000586 <setLEDcolor+0x4a>
 8000584:	2103      	movs	r1, #3
 8000586:	2308      	movs	r3, #8
 8000588:	18fa      	adds	r2, r7, r3
 800058a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800058c:	18d3      	adds	r3, r2, r3
 800058e:	1c0a      	adds	r2, r1, #0
 8000590:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < 8; i++) // GREEN data
 8000592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000594:	3301      	adds	r3, #1
 8000596:	627b      	str	r3, [r7, #36]	; 0x24
 8000598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800059a:	2b07      	cmp	r3, #7
 800059c:	d9e8      	bls.n	8000570 <setLEDcolor+0x34>
	for (i = 0; i < 8; i++) // RED
 800059e:	2300      	movs	r3, #0
 80005a0:	627b      	str	r3, [r7, #36]	; 0x24
 80005a2:	e012      	b.n	80005ca <setLEDcolor+0x8e>
		tempBuffer[8 + i] = ((RED << i) & 0x80) ? WS2812_1 : WS2812_0;
 80005a4:	1cfb      	adds	r3, r7, #3
 80005a6:	781a      	ldrb	r2, [r3, #0]
 80005a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005aa:	409a      	lsls	r2, r3
 80005ac:	0013      	movs	r3, r2
 80005ae:	2280      	movs	r2, #128	; 0x80
 80005b0:	4013      	ands	r3, r2
 80005b2:	d001      	beq.n	80005b8 <setLEDcolor+0x7c>
 80005b4:	2106      	movs	r1, #6
 80005b6:	e000      	b.n	80005ba <setLEDcolor+0x7e>
 80005b8:	2103      	movs	r1, #3
 80005ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005bc:	3308      	adds	r3, #8
 80005be:	2208      	movs	r2, #8
 80005c0:	18ba      	adds	r2, r7, r2
 80005c2:	54d1      	strb	r1, [r2, r3]
	for (i = 0; i < 8; i++) // RED
 80005c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005c6:	3301      	adds	r3, #1
 80005c8:	627b      	str	r3, [r7, #36]	; 0x24
 80005ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005cc:	2b07      	cmp	r3, #7
 80005ce:	d9e9      	bls.n	80005a4 <setLEDcolor+0x68>
	for (i = 0; i < 8; i++) // BLUE
 80005d0:	2300      	movs	r3, #0
 80005d2:	627b      	str	r3, [r7, #36]	; 0x24
 80005d4:	e012      	b.n	80005fc <setLEDcolor+0xc0>
		tempBuffer[16 + i] = ((BLUE << i) & 0x80) ? WS2812_1 : WS2812_0;
 80005d6:	1c7b      	adds	r3, r7, #1
 80005d8:	781a      	ldrb	r2, [r3, #0]
 80005da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005dc:	409a      	lsls	r2, r3
 80005de:	0013      	movs	r3, r2
 80005e0:	2280      	movs	r2, #128	; 0x80
 80005e2:	4013      	ands	r3, r2
 80005e4:	d001      	beq.n	80005ea <setLEDcolor+0xae>
 80005e6:	2106      	movs	r1, #6
 80005e8:	e000      	b.n	80005ec <setLEDcolor+0xb0>
 80005ea:	2103      	movs	r1, #3
 80005ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005ee:	3310      	adds	r3, #16
 80005f0:	2208      	movs	r2, #8
 80005f2:	18ba      	adds	r2, r7, r2
 80005f4:	54d1      	strb	r1, [r2, r3]
	for (i = 0; i < 8; i++) // BLUE
 80005f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005f8:	3301      	adds	r3, #1
 80005fa:	627b      	str	r3, [r7, #36]	; 0x24
 80005fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005fe:	2b07      	cmp	r3, #7
 8000600:	d9e9      	bls.n	80005d6 <setLEDcolor+0x9a>

	for (i = 0; i < 24; i++)
 8000602:	2300      	movs	r3, #0
 8000604:	627b      	str	r3, [r7, #36]	; 0x24
 8000606:	e012      	b.n	800062e <setLEDcolor+0xf2>
		LEDbuffer[RESET_SLOTS_BEGIN + LEDindex * 24 + i] = tempBuffer[i];
 8000608:	6a3a      	ldr	r2, [r7, #32]
 800060a:	0013      	movs	r3, r2
 800060c:	005b      	lsls	r3, r3, #1
 800060e:	189b      	adds	r3, r3, r2
 8000610:	00db      	lsls	r3, r3, #3
 8000612:	001a      	movs	r2, r3
 8000614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000616:	18d3      	adds	r3, r2, r3
 8000618:	33c8      	adds	r3, #200	; 0xc8
 800061a:	2208      	movs	r2, #8
 800061c:	18b9      	adds	r1, r7, r2
 800061e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000620:	188a      	adds	r2, r1, r2
 8000622:	7811      	ldrb	r1, [r2, #0]
 8000624:	4a06      	ldr	r2, [pc, #24]	; (8000640 <setLEDcolor+0x104>)
 8000626:	54d1      	strb	r1, [r2, r3]
	for (i = 0; i < 24; i++)
 8000628:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800062a:	3301      	adds	r3, #1
 800062c:	627b      	str	r3, [r7, #36]	; 0x24
 800062e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000630:	2b17      	cmp	r3, #23
 8000632:	d9e9      	bls.n	8000608 <setLEDcolor+0xcc>
}
 8000634:	46c0      	nop			; (mov r8, r8)
 8000636:	46c0      	nop			; (mov r8, r8)
 8000638:	46bd      	mov	sp, r7
 800063a:	b00b      	add	sp, #44	; 0x2c
 800063c:	bd90      	pop	{r4, r7, pc}
 800063e:	46c0      	nop			; (mov r8, r8)
 8000640:	2000008c 	.word	0x2000008c

08000644 <fillBufferBlack>:

	for (index = 0; index < LED_NUMBER; index++)
		setLEDcolor(index, RED, GREEN, BLUE);
}

void fillBufferBlack(void) {
 8000644:	b580      	push	{r7, lr}
 8000646:	b082      	sub	sp, #8
 8000648:	af00      	add	r7, sp, #0
	/*Fill LED buffer - ALL OFF*/
	uint32_t index, buffIndex;
	buffIndex = 0;
 800064a:	2300      	movs	r3, #0
 800064c:	603b      	str	r3, [r7, #0]

	for (index = 0; index < RESET_SLOTS_BEGIN; index++) {
 800064e:	2300      	movs	r3, #0
 8000650:	607b      	str	r3, [r7, #4]
 8000652:	e00a      	b.n	800066a <fillBufferBlack+0x26>
		LEDbuffer[buffIndex] = WS2812_RESET;
 8000654:	4a1f      	ldr	r2, [pc, #124]	; (80006d4 <fillBufferBlack+0x90>)
 8000656:	683b      	ldr	r3, [r7, #0]
 8000658:	18d3      	adds	r3, r2, r3
 800065a:	2200      	movs	r2, #0
 800065c:	701a      	strb	r2, [r3, #0]
		buffIndex++;
 800065e:	683b      	ldr	r3, [r7, #0]
 8000660:	3301      	adds	r3, #1
 8000662:	603b      	str	r3, [r7, #0]
	for (index = 0; index < RESET_SLOTS_BEGIN; index++) {
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	3301      	adds	r3, #1
 8000668:	607b      	str	r3, [r7, #4]
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	2bc7      	cmp	r3, #199	; 0xc7
 800066e:	d9f1      	bls.n	8000654 <fillBufferBlack+0x10>
	}
	for (index = 0; index < LED_DATA_SIZE; index++) {
 8000670:	2300      	movs	r3, #0
 8000672:	607b      	str	r3, [r7, #4]
 8000674:	e00a      	b.n	800068c <fillBufferBlack+0x48>
		LEDbuffer[buffIndex] = WS2812_0;
 8000676:	4a17      	ldr	r2, [pc, #92]	; (80006d4 <fillBufferBlack+0x90>)
 8000678:	683b      	ldr	r3, [r7, #0]
 800067a:	18d3      	adds	r3, r2, r3
 800067c:	2203      	movs	r2, #3
 800067e:	701a      	strb	r2, [r3, #0]
		buffIndex++;
 8000680:	683b      	ldr	r3, [r7, #0]
 8000682:	3301      	adds	r3, #1
 8000684:	603b      	str	r3, [r7, #0]
	for (index = 0; index < LED_DATA_SIZE; index++) {
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	3301      	adds	r3, #1
 800068a:	607b      	str	r3, [r7, #4]
 800068c:	687a      	ldr	r2, [r7, #4]
 800068e:	238d      	movs	r3, #141	; 0x8d
 8000690:	011b      	lsls	r3, r3, #4
 8000692:	429a      	cmp	r2, r3
 8000694:	d3ef      	bcc.n	8000676 <fillBufferBlack+0x32>
	}
	LEDbuffer[buffIndex] = WS2812_0;
 8000696:	4a0f      	ldr	r2, [pc, #60]	; (80006d4 <fillBufferBlack+0x90>)
 8000698:	683b      	ldr	r3, [r7, #0]
 800069a:	18d3      	adds	r3, r2, r3
 800069c:	2203      	movs	r2, #3
 800069e:	701a      	strb	r2, [r3, #0]
	buffIndex++;
 80006a0:	683b      	ldr	r3, [r7, #0]
 80006a2:	3301      	adds	r3, #1
 80006a4:	603b      	str	r3, [r7, #0]
	for (index = 0; index < RESET_SLOTS_END; index++) {
 80006a6:	2300      	movs	r3, #0
 80006a8:	607b      	str	r3, [r7, #4]
 80006aa:	e00a      	b.n	80006c2 <fillBufferBlack+0x7e>
		LEDbuffer[buffIndex] = 0;
 80006ac:	4a09      	ldr	r2, [pc, #36]	; (80006d4 <fillBufferBlack+0x90>)
 80006ae:	683b      	ldr	r3, [r7, #0]
 80006b0:	18d3      	adds	r3, r2, r3
 80006b2:	2200      	movs	r2, #0
 80006b4:	701a      	strb	r2, [r3, #0]
		buffIndex++;
 80006b6:	683b      	ldr	r3, [r7, #0]
 80006b8:	3301      	adds	r3, #1
 80006ba:	603b      	str	r3, [r7, #0]
	for (index = 0; index < RESET_SLOTS_END; index++) {
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	3301      	adds	r3, #1
 80006c0:	607b      	str	r3, [r7, #4]
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	2bc7      	cmp	r3, #199	; 0xc7
 80006c6:	d9f1      	bls.n	80006ac <fillBufferBlack+0x68>
	}
}
 80006c8:	46c0      	nop			; (mov r8, r8)
 80006ca:	46c0      	nop			; (mov r8, r8)
 80006cc:	46bd      	mov	sp, r7
 80006ce:	b002      	add	sp, #8
 80006d0:	bd80      	pop	{r7, pc}
 80006d2:	46c0      	nop			; (mov r8, r8)
 80006d4:	2000008c 	.word	0x2000008c

080006d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80006da:	b091      	sub	sp, #68	; 0x44
 80006dc:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006de:	f000 fd53 	bl	8001188 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006e2:	f000 f8cf 	bl	8000884 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006e6:	f000 fa5d 	bl	8000ba4 <MX_GPIO_Init>
  MX_DMA_Init();
 80006ea:	f000 fa35 	bl	8000b58 <MX_DMA_Init>
  MX_TIM2_Init();
 80006ee:	f000 f983 	bl	80009f8 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 80006f2:	f000 f9ff 	bl	8000af4 <MX_USART1_UART_Init>
  MX_ADC_Init();
 80006f6:	f000 f923 	bl	8000940 <MX_ADC_Init>
  /* USER CODE BEGIN 2 */
  ws2812_start();
 80006fa:	f7ff ff05 	bl	8000508 <ws2812_start>
  HAL_UART_Receive_IT(&huart1, Rx_data, 19);
 80006fe:	495e      	ldr	r1, [pc, #376]	; (8000878 <main+0x1a0>)
 8000700:	4b5e      	ldr	r3, [pc, #376]	; (800087c <main+0x1a4>)
 8000702:	2213      	movs	r2, #19
 8000704:	0018      	movs	r0, r3
 8000706:	f003 fc65 	bl	8003fd4 <HAL_UART_Receive_IT>
  /*
  uint8_t H =0;
  ImageData* pacManSprite;
  */

  uint8_t valADC=0;
 800070a:	232f      	movs	r3, #47	; 0x2f
 800070c:	18fb      	adds	r3, r7, r3
 800070e:	2200      	movs	r2, #0
 8000710:	701a      	strb	r2, [r3, #0]

  // Déclarez une instance de Canvas
  Canvas myCanvas;
  Canvas blackCanvas;
  // Initialisez la structure Canvas
  myCanvas.numCols = NUM_COLS;
 8000712:	2420      	movs	r4, #32
 8000714:	193b      	adds	r3, r7, r4
 8000716:	2213      	movs	r2, #19
 8000718:	601a      	str	r2, [r3, #0]
  myCanvas.numRows = NUM_ROWS;
 800071a:	193b      	adds	r3, r7, r4
 800071c:	2205      	movs	r2, #5
 800071e:	605a      	str	r2, [r3, #4]
  // Allouez de la mémoire pour les pixels
  myCanvas.pixels = malloc(sizeof(Pixel) * NUM_COLS * NUM_ROWS);
 8000720:	231e      	movs	r3, #30
 8000722:	33ff      	adds	r3, #255	; 0xff
 8000724:	0018      	movs	r0, r3
 8000726:	f004 fe01 	bl	800532c <malloc>
 800072a:	0003      	movs	r3, r0
 800072c:	001a      	movs	r2, r3
 800072e:	193b      	adds	r3, r7, r4
 8000730:	609a      	str	r2, [r3, #8]
  // Utilisez memset pour initialiser le tableau à zéro
  memset(myCanvas.pixels, 0, sizeof(Pixel) * NUM_COLS * NUM_ROWS);
 8000732:	193b      	adds	r3, r7, r4
 8000734:	689b      	ldr	r3, [r3, #8]
 8000736:	221e      	movs	r2, #30
 8000738:	32ff      	adds	r2, #255	; 0xff
 800073a:	2100      	movs	r1, #0
 800073c:	0018      	movs	r0, r3
 800073e:	f004 fe08 	bl	8005352 <memset>


  blackCanvas.numCols = NUM_COLS;
 8000742:	2414      	movs	r4, #20
 8000744:	193b      	adds	r3, r7, r4
 8000746:	2213      	movs	r2, #19
 8000748:	601a      	str	r2, [r3, #0]
    blackCanvas.numRows = NUM_ROWS;
 800074a:	193b      	adds	r3, r7, r4
 800074c:	2205      	movs	r2, #5
 800074e:	605a      	str	r2, [r3, #4]
    // Allouez de la mémoire pour les pixels
    blackCanvas.pixels = malloc(sizeof(Pixel) * NUM_COLS * NUM_ROWS);
 8000750:	231e      	movs	r3, #30
 8000752:	33ff      	adds	r3, #255	; 0xff
 8000754:	0018      	movs	r0, r3
 8000756:	f004 fde9 	bl	800532c <malloc>
 800075a:	0003      	movs	r3, r0
 800075c:	001a      	movs	r2, r3
 800075e:	193b      	adds	r3, r7, r4
 8000760:	609a      	str	r2, [r3, #8]
    // Utilisez memset pour initialiser le tableau à zéro
    memset(blackCanvas.pixels, 0, sizeof(Pixel) * NUM_COLS * NUM_ROWS);
 8000762:	193b      	adds	r3, r7, r4
 8000764:	689b      	ldr	r3, [r3, #8]
 8000766:	221e      	movs	r2, #30
 8000768:	32ff      	adds	r2, #255	; 0xff
 800076a:	2100      	movs	r1, #0
 800076c:	0018      	movs	r0, r3
 800076e:	f004 fdf0 	bl	8005352 <memset>
  // Vous pouvez maintenant utiliser myCanvas et les pixels initialisé
  setCanvasColor(&blackCanvas, (Pixel){0,0,0});
 8000772:	2110      	movs	r1, #16
 8000774:	187b      	adds	r3, r7, r1
 8000776:	2200      	movs	r2, #0
 8000778:	701a      	strb	r2, [r3, #0]
 800077a:	187b      	adds	r3, r7, r1
 800077c:	2200      	movs	r2, #0
 800077e:	705a      	strb	r2, [r3, #1]
 8000780:	187b      	adds	r3, r7, r1
 8000782:	2200      	movs	r2, #0
 8000784:	709a      	strb	r2, [r3, #2]
 8000786:	187b      	adds	r3, r7, r1
 8000788:	193a      	adds	r2, r7, r4
 800078a:	6819      	ldr	r1, [r3, #0]
 800078c:	0010      	movs	r0, r2
 800078e:	f7ff fd47 	bl	8000220 <setCanvasColor>
//
//	  ReadADC = HAL_ADC_GetValue(&hadc);



	  if(HAL_UART_Receive_IT(&huart1, Rx_data, 19) != HAL_BUSY)
 8000792:	4939      	ldr	r1, [pc, #228]	; (8000878 <main+0x1a0>)
 8000794:	4b39      	ldr	r3, [pc, #228]	; (800087c <main+0x1a4>)
 8000796:	2213      	movs	r2, #19
 8000798:	0018      	movs	r0, r3
 800079a:	f003 fc1b 	bl	8003fd4 <HAL_UART_Receive_IT>
 800079e:	0003      	movs	r3, r0
 80007a0:	2b02      	cmp	r3, #2
 80007a2:	d005      	beq.n	80007b0 <main+0xd8>
	  {
		  HAL_UART_Receive_IT(&huart1, Rx_data, 19);
 80007a4:	4934      	ldr	r1, [pc, #208]	; (8000878 <main+0x1a0>)
 80007a6:	4b35      	ldr	r3, [pc, #212]	; (800087c <main+0x1a4>)
 80007a8:	2213      	movs	r2, #19
 80007aa:	0018      	movs	r0, r3
 80007ac:	f003 fc12 	bl	8003fd4 <HAL_UART_Receive_IT>
	  }
		*/


	  //Read ADC
	  HAL_ADC_Start(&hadc);
 80007b0:	4b33      	ldr	r3, [pc, #204]	; (8000880 <main+0x1a8>)
 80007b2:	0018      	movs	r0, r3
 80007b4:	f000 feb0 	bl	8001518 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc, 1);
 80007b8:	4b31      	ldr	r3, [pc, #196]	; (8000880 <main+0x1a8>)
 80007ba:	2101      	movs	r1, #1
 80007bc:	0018      	movs	r0, r3
 80007be:	f000 feff 	bl	80015c0 <HAL_ADC_PollForConversion>
	  valADC= HAL_ADC_GetValue(&hadc);
 80007c2:	4b2f      	ldr	r3, [pc, #188]	; (8000880 <main+0x1a8>)
 80007c4:	0018      	movs	r0, r3
 80007c6:	f000 ff93 	bl	80016f0 <HAL_ADC_GetValue>
 80007ca:	0002      	movs	r2, r0
 80007cc:	242f      	movs	r4, #47	; 0x2f
 80007ce:	193b      	adds	r3, r7, r4
 80007d0:	701a      	strb	r2, [r3, #0]


	  valADC &= 0xFE;
 80007d2:	193b      	adds	r3, r7, r4
 80007d4:	193a      	adds	r2, r7, r4
 80007d6:	7812      	ldrb	r2, [r2, #0]
 80007d8:	2101      	movs	r1, #1
 80007da:	438a      	bics	r2, r1
 80007dc:	701a      	strb	r2, [r3, #0]
	  setCanvasColor(&myCanvas, (Pixel){valADC,0,0});
 80007de:	210c      	movs	r1, #12
 80007e0:	187b      	adds	r3, r7, r1
 80007e2:	193a      	adds	r2, r7, r4
 80007e4:	7812      	ldrb	r2, [r2, #0]
 80007e6:	701a      	strb	r2, [r3, #0]
 80007e8:	187b      	adds	r3, r7, r1
 80007ea:	2200      	movs	r2, #0
 80007ec:	705a      	strb	r2, [r3, #1]
 80007ee:	187b      	adds	r3, r7, r1
 80007f0:	2200      	movs	r2, #0
 80007f2:	709a      	strb	r2, [r3, #2]
 80007f4:	187b      	adds	r3, r7, r1
 80007f6:	2520      	movs	r5, #32
 80007f8:	197a      	adds	r2, r7, r5
 80007fa:	6819      	ldr	r1, [r3, #0]
 80007fc:	0010      	movs	r0, r2
 80007fe:	f7ff fd0f 	bl	8000220 <setCanvasColor>
	  drawRectangle(&myCanvas, 10, 5, 10, 1, (Pixel){0,0,0}, (Pixel){0,0,0});
 8000802:	2608      	movs	r6, #8
 8000804:	19bb      	adds	r3, r7, r6
 8000806:	2200      	movs	r2, #0
 8000808:	701a      	strb	r2, [r3, #0]
 800080a:	19bb      	adds	r3, r7, r6
 800080c:	2200      	movs	r2, #0
 800080e:	705a      	strb	r2, [r3, #1]
 8000810:	19bb      	adds	r3, r7, r6
 8000812:	2200      	movs	r2, #0
 8000814:	709a      	strb	r2, [r3, #2]
 8000816:	1d3b      	adds	r3, r7, #4
 8000818:	2200      	movs	r2, #0
 800081a:	701a      	strb	r2, [r3, #0]
 800081c:	1d3b      	adds	r3, r7, #4
 800081e:	2200      	movs	r2, #0
 8000820:	705a      	strb	r2, [r3, #1]
 8000822:	1d3b      	adds	r3, r7, #4
 8000824:	2200      	movs	r2, #0
 8000826:	709a      	strb	r2, [r3, #2]
 8000828:	1978      	adds	r0, r7, r5
 800082a:	1d3a      	adds	r2, r7, #4
 800082c:	2308      	movs	r3, #8
 800082e:	446b      	add	r3, sp
 8000830:	8811      	ldrh	r1, [r2, #0]
 8000832:	8019      	strh	r1, [r3, #0]
 8000834:	7892      	ldrb	r2, [r2, #2]
 8000836:	709a      	strb	r2, [r3, #2]
 8000838:	19ba      	adds	r2, r7, r6
 800083a:	2304      	movs	r3, #4
 800083c:	446b      	add	r3, sp
 800083e:	8811      	ldrh	r1, [r2, #0]
 8000840:	8019      	strh	r1, [r3, #0]
 8000842:	7892      	ldrb	r2, [r2, #2]
 8000844:	709a      	strb	r2, [r3, #2]
 8000846:	2301      	movs	r3, #1
 8000848:	9300      	str	r3, [sp, #0]
 800084a:	230a      	movs	r3, #10
 800084c:	2205      	movs	r2, #5
 800084e:	210a      	movs	r1, #10
 8000850:	f7ff fd80 	bl	8000354 <drawRectangle>
	  displayBCD(&myCanvas, 1, 3, valADC, 8);
 8000854:	193b      	adds	r3, r7, r4
 8000856:	781b      	ldrb	r3, [r3, #0]
 8000858:	1978      	adds	r0, r7, r5
 800085a:	2208      	movs	r2, #8
 800085c:	9200      	str	r2, [sp, #0]
 800085e:	2203      	movs	r2, #3
 8000860:	2101      	movs	r1, #1
 8000862:	f7ff fdf4 	bl	800044e <displayBCD>

	  sendCanvas(&myCanvas);
 8000866:	197b      	adds	r3, r7, r5
 8000868:	0018      	movs	r0, r3
 800086a:	f7ff fd08 	bl	800027e <sendCanvas>
	  HAL_Delay(200);
 800086e:	20c8      	movs	r0, #200	; 0xc8
 8000870:	f000 fcee 	bl	8001250 <HAL_Delay>
  {
 8000874:	e78d      	b.n	8000792 <main+0xba>
 8000876:	46c0      	nop			; (mov r8, r8)
 8000878:	20000c90 	.word	0x20000c90
 800087c:	20000bbc 	.word	0x20000bbc
 8000880:	20000af0 	.word	0x20000af0

08000884 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000884:	b590      	push	{r4, r7, lr}
 8000886:	b099      	sub	sp, #100	; 0x64
 8000888:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800088a:	242c      	movs	r4, #44	; 0x2c
 800088c:	193b      	adds	r3, r7, r4
 800088e:	0018      	movs	r0, r3
 8000890:	2334      	movs	r3, #52	; 0x34
 8000892:	001a      	movs	r2, r3
 8000894:	2100      	movs	r1, #0
 8000896:	f004 fd5c 	bl	8005352 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800089a:	231c      	movs	r3, #28
 800089c:	18fb      	adds	r3, r7, r3
 800089e:	0018      	movs	r0, r3
 80008a0:	2310      	movs	r3, #16
 80008a2:	001a      	movs	r2, r3
 80008a4:	2100      	movs	r1, #0
 80008a6:	f004 fd54 	bl	8005352 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008aa:	1d3b      	adds	r3, r7, #4
 80008ac:	0018      	movs	r0, r3
 80008ae:	2318      	movs	r3, #24
 80008b0:	001a      	movs	r2, r3
 80008b2:	2100      	movs	r1, #0
 80008b4:	f004 fd4d 	bl	8005352 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 80008b8:	0021      	movs	r1, r4
 80008ba:	187b      	adds	r3, r7, r1
 80008bc:	2212      	movs	r2, #18
 80008be:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80008c0:	187b      	adds	r3, r7, r1
 80008c2:	2201      	movs	r2, #1
 80008c4:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 80008c6:	187b      	adds	r3, r7, r1
 80008c8:	2201      	movs	r2, #1
 80008ca:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80008cc:	187b      	adds	r3, r7, r1
 80008ce:	2210      	movs	r2, #16
 80008d0:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 80008d2:	187b      	adds	r3, r7, r1
 80008d4:	2210      	movs	r2, #16
 80008d6:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80008d8:	187b      	adds	r3, r7, r1
 80008da:	2200      	movs	r2, #0
 80008dc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008de:	187b      	adds	r3, r7, r1
 80008e0:	0018      	movs	r0, r3
 80008e2:	f001 fcff 	bl	80022e4 <HAL_RCC_OscConfig>
 80008e6:	1e03      	subs	r3, r0, #0
 80008e8:	d001      	beq.n	80008ee <SystemClock_Config+0x6a>
  {
    Error_Handler();
 80008ea:	f000 fa1d 	bl	8000d28 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008ee:	211c      	movs	r1, #28
 80008f0:	187b      	adds	r3, r7, r1
 80008f2:	2207      	movs	r2, #7
 80008f4:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80008f6:	187b      	adds	r3, r7, r1
 80008f8:	2200      	movs	r2, #0
 80008fa:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008fc:	187b      	adds	r3, r7, r1
 80008fe:	2200      	movs	r2, #0
 8000900:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000902:	187b      	adds	r3, r7, r1
 8000904:	2200      	movs	r2, #0
 8000906:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000908:	187b      	adds	r3, r7, r1
 800090a:	2100      	movs	r1, #0
 800090c:	0018      	movs	r0, r3
 800090e:	f002 f86f 	bl	80029f0 <HAL_RCC_ClockConfig>
 8000912:	1e03      	subs	r3, r0, #0
 8000914:	d001      	beq.n	800091a <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000916:	f000 fa07 	bl	8000d28 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800091a:	1d3b      	adds	r3, r7, #4
 800091c:	2201      	movs	r2, #1
 800091e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 8000920:	1d3b      	adds	r3, r7, #4
 8000922:	2200      	movs	r2, #0
 8000924:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000926:	1d3b      	adds	r3, r7, #4
 8000928:	0018      	movs	r0, r3
 800092a:	f002 f9cd 	bl	8002cc8 <HAL_RCCEx_PeriphCLKConfig>
 800092e:	1e03      	subs	r3, r0, #0
 8000930:	d001      	beq.n	8000936 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8000932:	f000 f9f9 	bl	8000d28 <Error_Handler>
  }
}
 8000936:	46c0      	nop			; (mov r8, r8)
 8000938:	46bd      	mov	sp, r7
 800093a:	b019      	add	sp, #100	; 0x64
 800093c:	bd90      	pop	{r4, r7, pc}
	...

08000940 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b084      	sub	sp, #16
 8000944:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000946:	1d3b      	adds	r3, r7, #4
 8000948:	0018      	movs	r0, r3
 800094a:	230c      	movs	r3, #12
 800094c:	001a      	movs	r2, r3
 800094e:	2100      	movs	r1, #0
 8000950:	f004 fcff 	bl	8005352 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000954:	4b26      	ldr	r3, [pc, #152]	; (80009f0 <MX_ADC_Init+0xb0>)
 8000956:	4a27      	ldr	r2, [pc, #156]	; (80009f4 <MX_ADC_Init+0xb4>)
 8000958:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800095a:	4b25      	ldr	r3, [pc, #148]	; (80009f0 <MX_ADC_Init+0xb0>)
 800095c:	2200      	movs	r2, #0
 800095e:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_8B;
 8000960:	4b23      	ldr	r3, [pc, #140]	; (80009f0 <MX_ADC_Init+0xb0>)
 8000962:	2210      	movs	r2, #16
 8000964:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000966:	4b22      	ldr	r3, [pc, #136]	; (80009f0 <MX_ADC_Init+0xb0>)
 8000968:	2200      	movs	r2, #0
 800096a:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800096c:	4b20      	ldr	r3, [pc, #128]	; (80009f0 <MX_ADC_Init+0xb0>)
 800096e:	2201      	movs	r2, #1
 8000970:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000972:	4b1f      	ldr	r3, [pc, #124]	; (80009f0 <MX_ADC_Init+0xb0>)
 8000974:	2204      	movs	r2, #4
 8000976:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000978:	4b1d      	ldr	r3, [pc, #116]	; (80009f0 <MX_ADC_Init+0xb0>)
 800097a:	2200      	movs	r2, #0
 800097c:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800097e:	4b1c      	ldr	r3, [pc, #112]	; (80009f0 <MX_ADC_Init+0xb0>)
 8000980:	2200      	movs	r2, #0
 8000982:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000984:	4b1a      	ldr	r3, [pc, #104]	; (80009f0 <MX_ADC_Init+0xb0>)
 8000986:	2200      	movs	r2, #0
 8000988:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800098a:	4b19      	ldr	r3, [pc, #100]	; (80009f0 <MX_ADC_Init+0xb0>)
 800098c:	2200      	movs	r2, #0
 800098e:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000990:	4b17      	ldr	r3, [pc, #92]	; (80009f0 <MX_ADC_Init+0xb0>)
 8000992:	22c2      	movs	r2, #194	; 0xc2
 8000994:	32ff      	adds	r2, #255	; 0xff
 8000996:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000998:	4b15      	ldr	r3, [pc, #84]	; (80009f0 <MX_ADC_Init+0xb0>)
 800099a:	2200      	movs	r2, #0
 800099c:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 800099e:	4b14      	ldr	r3, [pc, #80]	; (80009f0 <MX_ADC_Init+0xb0>)
 80009a0:	2224      	movs	r2, #36	; 0x24
 80009a2:	2100      	movs	r1, #0
 80009a4:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80009a6:	4b12      	ldr	r3, [pc, #72]	; (80009f0 <MX_ADC_Init+0xb0>)
 80009a8:	2201      	movs	r2, #1
 80009aa:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80009ac:	4b10      	ldr	r3, [pc, #64]	; (80009f0 <MX_ADC_Init+0xb0>)
 80009ae:	0018      	movs	r0, r3
 80009b0:	f000 fc72 	bl	8001298 <HAL_ADC_Init>
 80009b4:	1e03      	subs	r3, r0, #0
 80009b6:	d001      	beq.n	80009bc <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 80009b8:	f000 f9b6 	bl	8000d28 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80009bc:	1d3b      	adds	r3, r7, #4
 80009be:	2207      	movs	r2, #7
 80009c0:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80009c2:	1d3b      	adds	r3, r7, #4
 80009c4:	2280      	movs	r2, #128	; 0x80
 80009c6:	0152      	lsls	r2, r2, #5
 80009c8:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80009ca:	1d3b      	adds	r3, r7, #4
 80009cc:	2280      	movs	r2, #128	; 0x80
 80009ce:	0552      	lsls	r2, r2, #21
 80009d0:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80009d2:	1d3a      	adds	r2, r7, #4
 80009d4:	4b06      	ldr	r3, [pc, #24]	; (80009f0 <MX_ADC_Init+0xb0>)
 80009d6:	0011      	movs	r1, r2
 80009d8:	0018      	movs	r0, r3
 80009da:	f000 fe95 	bl	8001708 <HAL_ADC_ConfigChannel>
 80009de:	1e03      	subs	r3, r0, #0
 80009e0:	d001      	beq.n	80009e6 <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 80009e2:	f000 f9a1 	bl	8000d28 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 80009e6:	46c0      	nop			; (mov r8, r8)
 80009e8:	46bd      	mov	sp, r7
 80009ea:	b004      	add	sp, #16
 80009ec:	bd80      	pop	{r7, pc}
 80009ee:	46c0      	nop			; (mov r8, r8)
 80009f0:	20000af0 	.word	0x20000af0
 80009f4:	40012400 	.word	0x40012400

080009f8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b08e      	sub	sp, #56	; 0x38
 80009fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009fe:	2328      	movs	r3, #40	; 0x28
 8000a00:	18fb      	adds	r3, r7, r3
 8000a02:	0018      	movs	r0, r3
 8000a04:	2310      	movs	r3, #16
 8000a06:	001a      	movs	r2, r3
 8000a08:	2100      	movs	r1, #0
 8000a0a:	f004 fca2 	bl	8005352 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a0e:	2320      	movs	r3, #32
 8000a10:	18fb      	adds	r3, r7, r3
 8000a12:	0018      	movs	r0, r3
 8000a14:	2308      	movs	r3, #8
 8000a16:	001a      	movs	r2, r3
 8000a18:	2100      	movs	r1, #0
 8000a1a:	f004 fc9a 	bl	8005352 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a1e:	1d3b      	adds	r3, r7, #4
 8000a20:	0018      	movs	r0, r3
 8000a22:	231c      	movs	r3, #28
 8000a24:	001a      	movs	r2, r3
 8000a26:	2100      	movs	r1, #0
 8000a28:	f004 fc93 	bl	8005352 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000a2c:	4b30      	ldr	r3, [pc, #192]	; (8000af0 <MX_TIM2_Init+0xf8>)
 8000a2e:	2280      	movs	r2, #128	; 0x80
 8000a30:	05d2      	lsls	r2, r2, #23
 8000a32:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000a34:	4b2e      	ldr	r3, [pc, #184]	; (8000af0 <MX_TIM2_Init+0xf8>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a3a:	4b2d      	ldr	r3, [pc, #180]	; (8000af0 <MX_TIM2_Init+0xf8>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10-1;
 8000a40:	4b2b      	ldr	r3, [pc, #172]	; (8000af0 <MX_TIM2_Init+0xf8>)
 8000a42:	2209      	movs	r2, #9
 8000a44:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a46:	4b2a      	ldr	r3, [pc, #168]	; (8000af0 <MX_TIM2_Init+0xf8>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a4c:	4b28      	ldr	r3, [pc, #160]	; (8000af0 <MX_TIM2_Init+0xf8>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000a52:	4b27      	ldr	r3, [pc, #156]	; (8000af0 <MX_TIM2_Init+0xf8>)
 8000a54:	0018      	movs	r0, r3
 8000a56:	f002 fa25 	bl	8002ea4 <HAL_TIM_Base_Init>
 8000a5a:	1e03      	subs	r3, r0, #0
 8000a5c:	d001      	beq.n	8000a62 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8000a5e:	f000 f963 	bl	8000d28 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a62:	2128      	movs	r1, #40	; 0x28
 8000a64:	187b      	adds	r3, r7, r1
 8000a66:	2280      	movs	r2, #128	; 0x80
 8000a68:	0152      	lsls	r2, r2, #5
 8000a6a:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000a6c:	187a      	adds	r2, r7, r1
 8000a6e:	4b20      	ldr	r3, [pc, #128]	; (8000af0 <MX_TIM2_Init+0xf8>)
 8000a70:	0011      	movs	r1, r2
 8000a72:	0018      	movs	r0, r3
 8000a74:	f002 fd2e 	bl	80034d4 <HAL_TIM_ConfigClockSource>
 8000a78:	1e03      	subs	r3, r0, #0
 8000a7a:	d001      	beq.n	8000a80 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 8000a7c:	f000 f954 	bl	8000d28 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000a80:	4b1b      	ldr	r3, [pc, #108]	; (8000af0 <MX_TIM2_Init+0xf8>)
 8000a82:	0018      	movs	r0, r3
 8000a84:	f002 fa5e 	bl	8002f44 <HAL_TIM_PWM_Init>
 8000a88:	1e03      	subs	r3, r0, #0
 8000a8a:	d001      	beq.n	8000a90 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 8000a8c:	f000 f94c 	bl	8000d28 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a90:	2120      	movs	r1, #32
 8000a92:	187b      	adds	r3, r7, r1
 8000a94:	2200      	movs	r2, #0
 8000a96:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a98:	187b      	adds	r3, r7, r1
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000a9e:	187a      	adds	r2, r7, r1
 8000aa0:	4b13      	ldr	r3, [pc, #76]	; (8000af0 <MX_TIM2_Init+0xf8>)
 8000aa2:	0011      	movs	r1, r2
 8000aa4:	0018      	movs	r0, r3
 8000aa6:	f003 f9e9 	bl	8003e7c <HAL_TIMEx_MasterConfigSynchronization>
 8000aaa:	1e03      	subs	r3, r0, #0
 8000aac:	d001      	beq.n	8000ab2 <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 8000aae:	f000 f93b 	bl	8000d28 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ab2:	1d3b      	adds	r3, r7, #4
 8000ab4:	2260      	movs	r2, #96	; 0x60
 8000ab6:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 8000ab8:	1d3b      	adds	r3, r7, #4
 8000aba:	2200      	movs	r2, #0
 8000abc:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000abe:	1d3b      	adds	r3, r7, #4
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ac4:	1d3b      	adds	r3, r7, #4
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000aca:	1d39      	adds	r1, r7, #4
 8000acc:	4b08      	ldr	r3, [pc, #32]	; (8000af0 <MX_TIM2_Init+0xf8>)
 8000ace:	2200      	movs	r2, #0
 8000ad0:	0018      	movs	r0, r3
 8000ad2:	f002 fc39 	bl	8003348 <HAL_TIM_PWM_ConfigChannel>
 8000ad6:	1e03      	subs	r3, r0, #0
 8000ad8:	d001      	beq.n	8000ade <MX_TIM2_Init+0xe6>
  {
    Error_Handler();
 8000ada:	f000 f925 	bl	8000d28 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000ade:	4b04      	ldr	r3, [pc, #16]	; (8000af0 <MX_TIM2_Init+0xf8>)
 8000ae0:	0018      	movs	r0, r3
 8000ae2:	f000 f9d9 	bl	8000e98 <HAL_TIM_MspPostInit>

}
 8000ae6:	46c0      	nop			; (mov r8, r8)
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	b00e      	add	sp, #56	; 0x38
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	46c0      	nop			; (mov r8, r8)
 8000af0:	20000b30 	.word	0x20000b30

08000af4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000af8:	4b14      	ldr	r3, [pc, #80]	; (8000b4c <MX_USART1_UART_Init+0x58>)
 8000afa:	4a15      	ldr	r2, [pc, #84]	; (8000b50 <MX_USART1_UART_Init+0x5c>)
 8000afc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 250000;
 8000afe:	4b13      	ldr	r3, [pc, #76]	; (8000b4c <MX_USART1_UART_Init+0x58>)
 8000b00:	4a14      	ldr	r2, [pc, #80]	; (8000b54 <MX_USART1_UART_Init+0x60>)
 8000b02:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000b04:	4b11      	ldr	r3, [pc, #68]	; (8000b4c <MX_USART1_UART_Init+0x58>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000b0a:	4b10      	ldr	r3, [pc, #64]	; (8000b4c <MX_USART1_UART_Init+0x58>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000b10:	4b0e      	ldr	r3, [pc, #56]	; (8000b4c <MX_USART1_UART_Init+0x58>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000b16:	4b0d      	ldr	r3, [pc, #52]	; (8000b4c <MX_USART1_UART_Init+0x58>)
 8000b18:	220c      	movs	r2, #12
 8000b1a:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b1c:	4b0b      	ldr	r3, [pc, #44]	; (8000b4c <MX_USART1_UART_Init+0x58>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b22:	4b0a      	ldr	r3, [pc, #40]	; (8000b4c <MX_USART1_UART_Init+0x58>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000b28:	4b08      	ldr	r3, [pc, #32]	; (8000b4c <MX_USART1_UART_Init+0x58>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000b2e:	4b07      	ldr	r3, [pc, #28]	; (8000b4c <MX_USART1_UART_Init+0x58>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000b34:	4b05      	ldr	r3, [pc, #20]	; (8000b4c <MX_USART1_UART_Init+0x58>)
 8000b36:	0018      	movs	r0, r3
 8000b38:	f003 f9f8 	bl	8003f2c <HAL_UART_Init>
 8000b3c:	1e03      	subs	r3, r0, #0
 8000b3e:	d001      	beq.n	8000b44 <MX_USART1_UART_Init+0x50>
  {
    Error_Handler();
 8000b40:	f000 f8f2 	bl	8000d28 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000b44:	46c0      	nop			; (mov r8, r8)
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}
 8000b4a:	46c0      	nop			; (mov r8, r8)
 8000b4c:	20000bbc 	.word	0x20000bbc
 8000b50:	40013800 	.word	0x40013800
 8000b54:	0003d090 	.word	0x0003d090

08000b58 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b58:	b580      	push	{r7, lr}
 8000b5a:	b082      	sub	sp, #8
 8000b5c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b5e:	4b10      	ldr	r3, [pc, #64]	; (8000ba0 <MX_DMA_Init+0x48>)
 8000b60:	695a      	ldr	r2, [r3, #20]
 8000b62:	4b0f      	ldr	r3, [pc, #60]	; (8000ba0 <MX_DMA_Init+0x48>)
 8000b64:	2101      	movs	r1, #1
 8000b66:	430a      	orrs	r2, r1
 8000b68:	615a      	str	r2, [r3, #20]
 8000b6a:	4b0d      	ldr	r3, [pc, #52]	; (8000ba0 <MX_DMA_Init+0x48>)
 8000b6c:	695b      	ldr	r3, [r3, #20]
 8000b6e:	2201      	movs	r2, #1
 8000b70:	4013      	ands	r3, r2
 8000b72:	607b      	str	r3, [r7, #4]
 8000b74:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 8000b76:	2200      	movs	r2, #0
 8000b78:	2100      	movs	r1, #0
 8000b7a:	200a      	movs	r0, #10
 8000b7c:	f001 f802 	bl	8001b84 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 8000b80:	200a      	movs	r0, #10
 8000b82:	f001 f814 	bl	8001bae <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_IRQn, 0, 0);
 8000b86:	2200      	movs	r2, #0
 8000b88:	2100      	movs	r1, #0
 8000b8a:	200b      	movs	r0, #11
 8000b8c:	f000 fffa 	bl	8001b84 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_IRQn);
 8000b90:	200b      	movs	r0, #11
 8000b92:	f001 f80c 	bl	8001bae <HAL_NVIC_EnableIRQ>

}
 8000b96:	46c0      	nop			; (mov r8, r8)
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	b002      	add	sp, #8
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	46c0      	nop			; (mov r8, r8)
 8000ba0:	40021000 	.word	0x40021000

08000ba4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ba4:	b590      	push	{r4, r7, lr}
 8000ba6:	b089      	sub	sp, #36	; 0x24
 8000ba8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000baa:	240c      	movs	r4, #12
 8000bac:	193b      	adds	r3, r7, r4
 8000bae:	0018      	movs	r0, r3
 8000bb0:	2314      	movs	r3, #20
 8000bb2:	001a      	movs	r2, r3
 8000bb4:	2100      	movs	r1, #0
 8000bb6:	f004 fbcc 	bl	8005352 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000bba:	4b27      	ldr	r3, [pc, #156]	; (8000c58 <MX_GPIO_Init+0xb4>)
 8000bbc:	695a      	ldr	r2, [r3, #20]
 8000bbe:	4b26      	ldr	r3, [pc, #152]	; (8000c58 <MX_GPIO_Init+0xb4>)
 8000bc0:	2180      	movs	r1, #128	; 0x80
 8000bc2:	03c9      	lsls	r1, r1, #15
 8000bc4:	430a      	orrs	r2, r1
 8000bc6:	615a      	str	r2, [r3, #20]
 8000bc8:	4b23      	ldr	r3, [pc, #140]	; (8000c58 <MX_GPIO_Init+0xb4>)
 8000bca:	695a      	ldr	r2, [r3, #20]
 8000bcc:	2380      	movs	r3, #128	; 0x80
 8000bce:	03db      	lsls	r3, r3, #15
 8000bd0:	4013      	ands	r3, r2
 8000bd2:	60bb      	str	r3, [r7, #8]
 8000bd4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000bd6:	4b20      	ldr	r3, [pc, #128]	; (8000c58 <MX_GPIO_Init+0xb4>)
 8000bd8:	695a      	ldr	r2, [r3, #20]
 8000bda:	4b1f      	ldr	r3, [pc, #124]	; (8000c58 <MX_GPIO_Init+0xb4>)
 8000bdc:	2180      	movs	r1, #128	; 0x80
 8000bde:	0289      	lsls	r1, r1, #10
 8000be0:	430a      	orrs	r2, r1
 8000be2:	615a      	str	r2, [r3, #20]
 8000be4:	4b1c      	ldr	r3, [pc, #112]	; (8000c58 <MX_GPIO_Init+0xb4>)
 8000be6:	695a      	ldr	r2, [r3, #20]
 8000be8:	2380      	movs	r3, #128	; 0x80
 8000bea:	029b      	lsls	r3, r3, #10
 8000bec:	4013      	ands	r3, r2
 8000bee:	607b      	str	r3, [r7, #4]
 8000bf0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bf2:	4b19      	ldr	r3, [pc, #100]	; (8000c58 <MX_GPIO_Init+0xb4>)
 8000bf4:	695a      	ldr	r2, [r3, #20]
 8000bf6:	4b18      	ldr	r3, [pc, #96]	; (8000c58 <MX_GPIO_Init+0xb4>)
 8000bf8:	2180      	movs	r1, #128	; 0x80
 8000bfa:	02c9      	lsls	r1, r1, #11
 8000bfc:	430a      	orrs	r2, r1
 8000bfe:	615a      	str	r2, [r3, #20]
 8000c00:	4b15      	ldr	r3, [pc, #84]	; (8000c58 <MX_GPIO_Init+0xb4>)
 8000c02:	695a      	ldr	r2, [r3, #20]
 8000c04:	2380      	movs	r3, #128	; 0x80
 8000c06:	02db      	lsls	r3, r3, #11
 8000c08:	4013      	ands	r3, r2
 8000c0a:	603b      	str	r3, [r7, #0]
 8000c0c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pins : SW4_Pin SW3_Pin */
  GPIO_InitStruct.Pin = SW4_Pin|SW3_Pin;
 8000c0e:	193b      	adds	r3, r7, r4
 8000c10:	2290      	movs	r2, #144	; 0x90
 8000c12:	0112      	lsls	r2, r2, #4
 8000c14:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c16:	193b      	adds	r3, r7, r4
 8000c18:	2200      	movs	r2, #0
 8000c1a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c1c:	193b      	adds	r3, r7, r4
 8000c1e:	2200      	movs	r2, #0
 8000c20:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c22:	193a      	adds	r2, r7, r4
 8000c24:	2390      	movs	r3, #144	; 0x90
 8000c26:	05db      	lsls	r3, r3, #23
 8000c28:	0011      	movs	r1, r2
 8000c2a:	0018      	movs	r0, r3
 8000c2c:	f001 f9f2 	bl	8002014 <HAL_GPIO_Init>

  /*Configure GPIO pins : SW1_Pin SW2_Pin */
  GPIO_InitStruct.Pin = SW1_Pin|SW2_Pin;
 8000c30:	193b      	adds	r3, r7, r4
 8000c32:	2230      	movs	r2, #48	; 0x30
 8000c34:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c36:	193b      	adds	r3, r7, r4
 8000c38:	2200      	movs	r2, #0
 8000c3a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3c:	193b      	adds	r3, r7, r4
 8000c3e:	2200      	movs	r2, #0
 8000c40:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c42:	193b      	adds	r3, r7, r4
 8000c44:	4a05      	ldr	r2, [pc, #20]	; (8000c5c <MX_GPIO_Init+0xb8>)
 8000c46:	0019      	movs	r1, r3
 8000c48:	0010      	movs	r0, r2
 8000c4a:	f001 f9e3 	bl	8002014 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000c4e:	46c0      	nop			; (mov r8, r8)
 8000c50:	46bd      	mov	sp, r7
 8000c52:	b009      	add	sp, #36	; 0x24
 8000c54:	bd90      	pop	{r4, r7, pc}
 8000c56:	46c0      	nop			; (mov r8, r8)
 8000c58:	40021000 	.word	0x40021000
 8000c5c:	48000400 	.word	0x48000400

08000c60 <HAL_UART_RxCpltCallback>:
* Interruption qui va mettre dans des variables la réception UART comme le	  *
* temps										 								  *
******************************************************************************/

void HAL_UART_RxCpltCallback (UART_HandleTypeDef * huart)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b082      	sub	sp, #8
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]

	if(&huart1 == huart)
 8000c68:	687a      	ldr	r2, [r7, #4]
 8000c6a:	4b1c      	ldr	r3, [pc, #112]	; (8000cdc <HAL_UART_RxCpltCallback+0x7c>)
 8000c6c:	429a      	cmp	r2, r3
 8000c6e:	d130      	bne.n	8000cd2 <HAL_UART_RxCpltCallback+0x72>
	{
		Heures_brt = Rx_data[4];	//Stock le data des heures, "brt" = brute
 8000c70:	4b1b      	ldr	r3, [pc, #108]	; (8000ce0 <HAL_UART_RxCpltCallback+0x80>)
 8000c72:	791a      	ldrb	r2, [r3, #4]
 8000c74:	4b1b      	ldr	r3, [pc, #108]	; (8000ce4 <HAL_UART_RxCpltCallback+0x84>)
 8000c76:	701a      	strb	r2, [r3, #0]
		Minutes_brt = Rx_data[5];	//Stock le data des minutes
 8000c78:	4b19      	ldr	r3, [pc, #100]	; (8000ce0 <HAL_UART_RxCpltCallback+0x80>)
 8000c7a:	795a      	ldrb	r2, [r3, #5]
 8000c7c:	4b1a      	ldr	r3, [pc, #104]	; (8000ce8 <HAL_UART_RxCpltCallback+0x88>)
 8000c7e:	701a      	strb	r2, [r3, #0]

		Heures_U = Heures_brt & 0x0F;	//Traite le data pour avoir l'Unité des Heures
 8000c80:	4b18      	ldr	r3, [pc, #96]	; (8000ce4 <HAL_UART_RxCpltCallback+0x84>)
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	220f      	movs	r2, #15
 8000c86:	4013      	ands	r3, r2
 8000c88:	b2da      	uxtb	r2, r3
 8000c8a:	4b18      	ldr	r3, [pc, #96]	; (8000cec <HAL_UART_RxCpltCallback+0x8c>)
 8000c8c:	701a      	strb	r2, [r3, #0]

		Heures_D = (Heures_brt & 0xF0) >> 4;	//Traite le data pour avoir la Dizaine des Heures
 8000c8e:	4b15      	ldr	r3, [pc, #84]	; (8000ce4 <HAL_UART_RxCpltCallback+0x84>)
 8000c90:	781b      	ldrb	r3, [r3, #0]
 8000c92:	091b      	lsrs	r3, r3, #4
 8000c94:	b2da      	uxtb	r2, r3
 8000c96:	4b16      	ldr	r3, [pc, #88]	; (8000cf0 <HAL_UART_RxCpltCallback+0x90>)
 8000c98:	701a      	strb	r2, [r3, #0]

		Minutes_U = Minutes_brt & 0x0F;	//Traite le data pour avoir l'Unité des Minutes
 8000c9a:	4b13      	ldr	r3, [pc, #76]	; (8000ce8 <HAL_UART_RxCpltCallback+0x88>)
 8000c9c:	781b      	ldrb	r3, [r3, #0]
 8000c9e:	220f      	movs	r2, #15
 8000ca0:	4013      	ands	r3, r2
 8000ca2:	b2da      	uxtb	r2, r3
 8000ca4:	4b13      	ldr	r3, [pc, #76]	; (8000cf4 <HAL_UART_RxCpltCallback+0x94>)
 8000ca6:	701a      	strb	r2, [r3, #0]

		Minutes_D = (Minutes_brt & 0xF0) >> 4;	//Traite le data pour avoir la Dizaine des Minutes
 8000ca8:	4b0f      	ldr	r3, [pc, #60]	; (8000ce8 <HAL_UART_RxCpltCallback+0x88>)
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	091b      	lsrs	r3, r3, #4
 8000cae:	b2da      	uxtb	r2, r3
 8000cb0:	4b11      	ldr	r3, [pc, #68]	; (8000cf8 <HAL_UART_RxCpltCallback+0x98>)
 8000cb2:	701a      	strb	r2, [r3, #0]

		if(HAL_UART_Receive_IT(&huart1, Rx_data, 19) == HAL_ERROR)	//Réception d'UART lors d'une erreur
 8000cb4:	490a      	ldr	r1, [pc, #40]	; (8000ce0 <HAL_UART_RxCpltCallback+0x80>)
 8000cb6:	4b09      	ldr	r3, [pc, #36]	; (8000cdc <HAL_UART_RxCpltCallback+0x7c>)
 8000cb8:	2213      	movs	r2, #19
 8000cba:	0018      	movs	r0, r3
 8000cbc:	f003 f98a 	bl	8003fd4 <HAL_UART_Receive_IT>
 8000cc0:	0003      	movs	r3, r0
 8000cc2:	2b01      	cmp	r3, #1
 8000cc4:	d105      	bne.n	8000cd2 <HAL_UART_RxCpltCallback+0x72>
		{
			HAL_UART_Receive_IT(&huart1, Rx_data, 19);
 8000cc6:	4906      	ldr	r1, [pc, #24]	; (8000ce0 <HAL_UART_RxCpltCallback+0x80>)
 8000cc8:	4b04      	ldr	r3, [pc, #16]	; (8000cdc <HAL_UART_RxCpltCallback+0x7c>)
 8000cca:	2213      	movs	r2, #19
 8000ccc:	0018      	movs	r0, r3
 8000cce:	f003 f981 	bl	8003fd4 <HAL_UART_Receive_IT>
		}
	}
}
 8000cd2:	46c0      	nop			; (mov r8, r8)
 8000cd4:	46bd      	mov	sp, r7
 8000cd6:	b002      	add	sp, #8
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	46c0      	nop			; (mov r8, r8)
 8000cdc:	20000bbc 	.word	0x20000bbc
 8000ce0:	20000c90 	.word	0x20000c90
 8000ce4:	20000c88 	.word	0x20000c88
 8000ce8:	20000c8b 	.word	0x20000c8b
 8000cec:	20000c89 	.word	0x20000c89
 8000cf0:	20000c8a 	.word	0x20000c8a
 8000cf4:	20000c8c 	.word	0x20000c8c
 8000cf8:	20000c8d 	.word	0x20000c8d

08000cfc <HAL_UART_ErrorCallback>:
* Interruption lorsqu'il y a un problème dans la transmission UART qui permet *
* de refaire une réception									 				  *
******************************************************************************/

void HAL_UART_ErrorCallback (UART_HandleTypeDef * huart)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b082      	sub	sp, #8
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	6078      	str	r0, [r7, #4]
	if(&huart1 == huart)
 8000d04:	687a      	ldr	r2, [r7, #4]
 8000d06:	4b06      	ldr	r3, [pc, #24]	; (8000d20 <HAL_UART_ErrorCallback+0x24>)
 8000d08:	429a      	cmp	r2, r3
 8000d0a:	d105      	bne.n	8000d18 <HAL_UART_ErrorCallback+0x1c>
	{
		HAL_UART_Receive_IT(&huart1, Rx_data, 19);
 8000d0c:	4905      	ldr	r1, [pc, #20]	; (8000d24 <HAL_UART_ErrorCallback+0x28>)
 8000d0e:	4b04      	ldr	r3, [pc, #16]	; (8000d20 <HAL_UART_ErrorCallback+0x24>)
 8000d10:	2213      	movs	r2, #19
 8000d12:	0018      	movs	r0, r3
 8000d14:	f003 f95e 	bl	8003fd4 <HAL_UART_Receive_IT>
	}
}
 8000d18:	46c0      	nop			; (mov r8, r8)
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	b002      	add	sp, #8
 8000d1e:	bd80      	pop	{r7, pc}
 8000d20:	20000bbc 	.word	0x20000bbc
 8000d24:	20000c90 	.word	0x20000c90

08000d28 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d2c:	b672      	cpsid	i
}
 8000d2e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d30:	e7fe      	b.n	8000d30 <Error_Handler+0x8>
	...

08000d34 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b082      	sub	sp, #8
 8000d38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d3a:	4b0f      	ldr	r3, [pc, #60]	; (8000d78 <HAL_MspInit+0x44>)
 8000d3c:	699a      	ldr	r2, [r3, #24]
 8000d3e:	4b0e      	ldr	r3, [pc, #56]	; (8000d78 <HAL_MspInit+0x44>)
 8000d40:	2101      	movs	r1, #1
 8000d42:	430a      	orrs	r2, r1
 8000d44:	619a      	str	r2, [r3, #24]
 8000d46:	4b0c      	ldr	r3, [pc, #48]	; (8000d78 <HAL_MspInit+0x44>)
 8000d48:	699b      	ldr	r3, [r3, #24]
 8000d4a:	2201      	movs	r2, #1
 8000d4c:	4013      	ands	r3, r2
 8000d4e:	607b      	str	r3, [r7, #4]
 8000d50:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d52:	4b09      	ldr	r3, [pc, #36]	; (8000d78 <HAL_MspInit+0x44>)
 8000d54:	69da      	ldr	r2, [r3, #28]
 8000d56:	4b08      	ldr	r3, [pc, #32]	; (8000d78 <HAL_MspInit+0x44>)
 8000d58:	2180      	movs	r1, #128	; 0x80
 8000d5a:	0549      	lsls	r1, r1, #21
 8000d5c:	430a      	orrs	r2, r1
 8000d5e:	61da      	str	r2, [r3, #28]
 8000d60:	4b05      	ldr	r3, [pc, #20]	; (8000d78 <HAL_MspInit+0x44>)
 8000d62:	69da      	ldr	r2, [r3, #28]
 8000d64:	2380      	movs	r3, #128	; 0x80
 8000d66:	055b      	lsls	r3, r3, #21
 8000d68:	4013      	ands	r3, r2
 8000d6a:	603b      	str	r3, [r7, #0]
 8000d6c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d6e:	46c0      	nop			; (mov r8, r8)
 8000d70:	46bd      	mov	sp, r7
 8000d72:	b002      	add	sp, #8
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	46c0      	nop			; (mov r8, r8)
 8000d78:	40021000 	.word	0x40021000

08000d7c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000d7c:	b590      	push	{r4, r7, lr}
 8000d7e:	b08b      	sub	sp, #44	; 0x2c
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d84:	2414      	movs	r4, #20
 8000d86:	193b      	adds	r3, r7, r4
 8000d88:	0018      	movs	r0, r3
 8000d8a:	2314      	movs	r3, #20
 8000d8c:	001a      	movs	r2, r3
 8000d8e:	2100      	movs	r1, #0
 8000d90:	f004 fadf 	bl	8005352 <memset>
  if(hadc->Instance==ADC1)
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	4a19      	ldr	r2, [pc, #100]	; (8000e00 <HAL_ADC_MspInit+0x84>)
 8000d9a:	4293      	cmp	r3, r2
 8000d9c:	d12b      	bne.n	8000df6 <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000d9e:	4b19      	ldr	r3, [pc, #100]	; (8000e04 <HAL_ADC_MspInit+0x88>)
 8000da0:	699a      	ldr	r2, [r3, #24]
 8000da2:	4b18      	ldr	r3, [pc, #96]	; (8000e04 <HAL_ADC_MspInit+0x88>)
 8000da4:	2180      	movs	r1, #128	; 0x80
 8000da6:	0089      	lsls	r1, r1, #2
 8000da8:	430a      	orrs	r2, r1
 8000daa:	619a      	str	r2, [r3, #24]
 8000dac:	4b15      	ldr	r3, [pc, #84]	; (8000e04 <HAL_ADC_MspInit+0x88>)
 8000dae:	699a      	ldr	r2, [r3, #24]
 8000db0:	2380      	movs	r3, #128	; 0x80
 8000db2:	009b      	lsls	r3, r3, #2
 8000db4:	4013      	ands	r3, r2
 8000db6:	613b      	str	r3, [r7, #16]
 8000db8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dba:	4b12      	ldr	r3, [pc, #72]	; (8000e04 <HAL_ADC_MspInit+0x88>)
 8000dbc:	695a      	ldr	r2, [r3, #20]
 8000dbe:	4b11      	ldr	r3, [pc, #68]	; (8000e04 <HAL_ADC_MspInit+0x88>)
 8000dc0:	2180      	movs	r1, #128	; 0x80
 8000dc2:	0289      	lsls	r1, r1, #10
 8000dc4:	430a      	orrs	r2, r1
 8000dc6:	615a      	str	r2, [r3, #20]
 8000dc8:	4b0e      	ldr	r3, [pc, #56]	; (8000e04 <HAL_ADC_MspInit+0x88>)
 8000dca:	695a      	ldr	r2, [r3, #20]
 8000dcc:	2380      	movs	r3, #128	; 0x80
 8000dce:	029b      	lsls	r3, r3, #10
 8000dd0:	4013      	ands	r3, r2
 8000dd2:	60fb      	str	r3, [r7, #12]
 8000dd4:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA7     ------> ADC_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000dd6:	193b      	adds	r3, r7, r4
 8000dd8:	2280      	movs	r2, #128	; 0x80
 8000dda:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ddc:	193b      	adds	r3, r7, r4
 8000dde:	2203      	movs	r2, #3
 8000de0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de2:	193b      	adds	r3, r7, r4
 8000de4:	2200      	movs	r2, #0
 8000de6:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000de8:	193a      	adds	r2, r7, r4
 8000dea:	2390      	movs	r3, #144	; 0x90
 8000dec:	05db      	lsls	r3, r3, #23
 8000dee:	0011      	movs	r1, r2
 8000df0:	0018      	movs	r0, r3
 8000df2:	f001 f90f 	bl	8002014 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000df6:	46c0      	nop			; (mov r8, r8)
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	b00b      	add	sp, #44	; 0x2c
 8000dfc:	bd90      	pop	{r4, r7, pc}
 8000dfe:	46c0      	nop			; (mov r8, r8)
 8000e00:	40012400 	.word	0x40012400
 8000e04:	40021000 	.word	0x40021000

08000e08 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b084      	sub	sp, #16
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000e10:	687b      	ldr	r3, [r7, #4]
 8000e12:	681a      	ldr	r2, [r3, #0]
 8000e14:	2380      	movs	r3, #128	; 0x80
 8000e16:	05db      	lsls	r3, r3, #23
 8000e18:	429a      	cmp	r2, r3
 8000e1a:	d133      	bne.n	8000e84 <HAL_TIM_Base_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000e1c:	4b1b      	ldr	r3, [pc, #108]	; (8000e8c <HAL_TIM_Base_MspInit+0x84>)
 8000e1e:	69da      	ldr	r2, [r3, #28]
 8000e20:	4b1a      	ldr	r3, [pc, #104]	; (8000e8c <HAL_TIM_Base_MspInit+0x84>)
 8000e22:	2101      	movs	r1, #1
 8000e24:	430a      	orrs	r2, r1
 8000e26:	61da      	str	r2, [r3, #28]
 8000e28:	4b18      	ldr	r3, [pc, #96]	; (8000e8c <HAL_TIM_Base_MspInit+0x84>)
 8000e2a:	69db      	ldr	r3, [r3, #28]
 8000e2c:	2201      	movs	r2, #1
 8000e2e:	4013      	ands	r3, r2
 8000e30:	60fb      	str	r3, [r7, #12]
 8000e32:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Channel5;
 8000e34:	4b16      	ldr	r3, [pc, #88]	; (8000e90 <HAL_TIM_Base_MspInit+0x88>)
 8000e36:	4a17      	ldr	r2, [pc, #92]	; (8000e94 <HAL_TIM_Base_MspInit+0x8c>)
 8000e38:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000e3a:	4b15      	ldr	r3, [pc, #84]	; (8000e90 <HAL_TIM_Base_MspInit+0x88>)
 8000e3c:	2210      	movs	r2, #16
 8000e3e:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e40:	4b13      	ldr	r3, [pc, #76]	; (8000e90 <HAL_TIM_Base_MspInit+0x88>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000e46:	4b12      	ldr	r3, [pc, #72]	; (8000e90 <HAL_TIM_Base_MspInit+0x88>)
 8000e48:	2280      	movs	r2, #128	; 0x80
 8000e4a:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000e4c:	4b10      	ldr	r3, [pc, #64]	; (8000e90 <HAL_TIM_Base_MspInit+0x88>)
 8000e4e:	2280      	movs	r2, #128	; 0x80
 8000e50:	0092      	lsls	r2, r2, #2
 8000e52:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000e54:	4b0e      	ldr	r3, [pc, #56]	; (8000e90 <HAL_TIM_Base_MspInit+0x88>)
 8000e56:	2200      	movs	r2, #0
 8000e58:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.Mode = DMA_CIRCULAR;
 8000e5a:	4b0d      	ldr	r3, [pc, #52]	; (8000e90 <HAL_TIM_Base_MspInit+0x88>)
 8000e5c:	2220      	movs	r2, #32
 8000e5e:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8000e60:	4b0b      	ldr	r3, [pc, #44]	; (8000e90 <HAL_TIM_Base_MspInit+0x88>)
 8000e62:	2280      	movs	r2, #128	; 0x80
 8000e64:	0192      	lsls	r2, r2, #6
 8000e66:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8000e68:	4b09      	ldr	r3, [pc, #36]	; (8000e90 <HAL_TIM_Base_MspInit+0x88>)
 8000e6a:	0018      	movs	r0, r3
 8000e6c:	f000 febc 	bl	8001be8 <HAL_DMA_Init>
 8000e70:	1e03      	subs	r3, r0, #0
 8000e72:	d001      	beq.n	8000e78 <HAL_TIM_Base_MspInit+0x70>
    {
      Error_Handler();
 8000e74:	f7ff ff58 	bl	8000d28 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	4a05      	ldr	r2, [pc, #20]	; (8000e90 <HAL_TIM_Base_MspInit+0x88>)
 8000e7c:	625a      	str	r2, [r3, #36]	; 0x24
 8000e7e:	4b04      	ldr	r3, [pc, #16]	; (8000e90 <HAL_TIM_Base_MspInit+0x88>)
 8000e80:	687a      	ldr	r2, [r7, #4]
 8000e82:	625a      	str	r2, [r3, #36]	; 0x24
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000e84:	46c0      	nop			; (mov r8, r8)
 8000e86:	46bd      	mov	sp, r7
 8000e88:	b004      	add	sp, #16
 8000e8a:	bd80      	pop	{r7, pc}
 8000e8c:	40021000 	.word	0x40021000
 8000e90:	20000b78 	.word	0x20000b78
 8000e94:	40020058 	.word	0x40020058

08000e98 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000e98:	b590      	push	{r4, r7, lr}
 8000e9a:	b089      	sub	sp, #36	; 0x24
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ea0:	240c      	movs	r4, #12
 8000ea2:	193b      	adds	r3, r7, r4
 8000ea4:	0018      	movs	r0, r3
 8000ea6:	2314      	movs	r3, #20
 8000ea8:	001a      	movs	r2, r3
 8000eaa:	2100      	movs	r1, #0
 8000eac:	f004 fa51 	bl	8005352 <memset>
  if(htim->Instance==TIM2)
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	681a      	ldr	r2, [r3, #0]
 8000eb4:	2380      	movs	r3, #128	; 0x80
 8000eb6:	05db      	lsls	r3, r3, #23
 8000eb8:	429a      	cmp	r2, r3
 8000eba:	d124      	bne.n	8000f06 <HAL_TIM_MspPostInit+0x6e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ebc:	4b14      	ldr	r3, [pc, #80]	; (8000f10 <HAL_TIM_MspPostInit+0x78>)
 8000ebe:	695a      	ldr	r2, [r3, #20]
 8000ec0:	4b13      	ldr	r3, [pc, #76]	; (8000f10 <HAL_TIM_MspPostInit+0x78>)
 8000ec2:	2180      	movs	r1, #128	; 0x80
 8000ec4:	0289      	lsls	r1, r1, #10
 8000ec6:	430a      	orrs	r2, r1
 8000ec8:	615a      	str	r2, [r3, #20]
 8000eca:	4b11      	ldr	r3, [pc, #68]	; (8000f10 <HAL_TIM_MspPostInit+0x78>)
 8000ecc:	695a      	ldr	r2, [r3, #20]
 8000ece:	2380      	movs	r3, #128	; 0x80
 8000ed0:	029b      	lsls	r3, r3, #10
 8000ed2:	4013      	ands	r3, r2
 8000ed4:	60bb      	str	r3, [r7, #8]
 8000ed6:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000ed8:	0021      	movs	r1, r4
 8000eda:	187b      	adds	r3, r7, r1
 8000edc:	2201      	movs	r2, #1
 8000ede:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ee0:	187b      	adds	r3, r7, r1
 8000ee2:	2202      	movs	r2, #2
 8000ee4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee6:	187b      	adds	r3, r7, r1
 8000ee8:	2200      	movs	r2, #0
 8000eea:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eec:	187b      	adds	r3, r7, r1
 8000eee:	2200      	movs	r2, #0
 8000ef0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8000ef2:	187b      	adds	r3, r7, r1
 8000ef4:	2202      	movs	r2, #2
 8000ef6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ef8:	187a      	adds	r2, r7, r1
 8000efa:	2390      	movs	r3, #144	; 0x90
 8000efc:	05db      	lsls	r3, r3, #23
 8000efe:	0011      	movs	r1, r2
 8000f00:	0018      	movs	r0, r3
 8000f02:	f001 f887 	bl	8002014 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000f06:	46c0      	nop			; (mov r8, r8)
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	b009      	add	sp, #36	; 0x24
 8000f0c:	bd90      	pop	{r4, r7, pc}
 8000f0e:	46c0      	nop			; (mov r8, r8)
 8000f10:	40021000 	.word	0x40021000

08000f14 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f14:	b590      	push	{r4, r7, lr}
 8000f16:	b08b      	sub	sp, #44	; 0x2c
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f1c:	2414      	movs	r4, #20
 8000f1e:	193b      	adds	r3, r7, r4
 8000f20:	0018      	movs	r0, r3
 8000f22:	2314      	movs	r3, #20
 8000f24:	001a      	movs	r2, r3
 8000f26:	2100      	movs	r1, #0
 8000f28:	f004 fa13 	bl	8005352 <memset>
  if(huart->Instance==USART1)
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	4a34      	ldr	r2, [pc, #208]	; (8001004 <HAL_UART_MspInit+0xf0>)
 8000f32:	4293      	cmp	r3, r2
 8000f34:	d162      	bne.n	8000ffc <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000f36:	4b34      	ldr	r3, [pc, #208]	; (8001008 <HAL_UART_MspInit+0xf4>)
 8000f38:	699a      	ldr	r2, [r3, #24]
 8000f3a:	4b33      	ldr	r3, [pc, #204]	; (8001008 <HAL_UART_MspInit+0xf4>)
 8000f3c:	2180      	movs	r1, #128	; 0x80
 8000f3e:	01c9      	lsls	r1, r1, #7
 8000f40:	430a      	orrs	r2, r1
 8000f42:	619a      	str	r2, [r3, #24]
 8000f44:	4b30      	ldr	r3, [pc, #192]	; (8001008 <HAL_UART_MspInit+0xf4>)
 8000f46:	699a      	ldr	r2, [r3, #24]
 8000f48:	2380      	movs	r3, #128	; 0x80
 8000f4a:	01db      	lsls	r3, r3, #7
 8000f4c:	4013      	ands	r3, r2
 8000f4e:	613b      	str	r3, [r7, #16]
 8000f50:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f52:	4b2d      	ldr	r3, [pc, #180]	; (8001008 <HAL_UART_MspInit+0xf4>)
 8000f54:	695a      	ldr	r2, [r3, #20]
 8000f56:	4b2c      	ldr	r3, [pc, #176]	; (8001008 <HAL_UART_MspInit+0xf4>)
 8000f58:	2180      	movs	r1, #128	; 0x80
 8000f5a:	0289      	lsls	r1, r1, #10
 8000f5c:	430a      	orrs	r2, r1
 8000f5e:	615a      	str	r2, [r3, #20]
 8000f60:	4b29      	ldr	r3, [pc, #164]	; (8001008 <HAL_UART_MspInit+0xf4>)
 8000f62:	695a      	ldr	r2, [r3, #20]
 8000f64:	2380      	movs	r3, #128	; 0x80
 8000f66:	029b      	lsls	r3, r3, #10
 8000f68:	4013      	ands	r3, r2
 8000f6a:	60fb      	str	r3, [r7, #12]
 8000f6c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000f6e:	193b      	adds	r3, r7, r4
 8000f70:	22c0      	movs	r2, #192	; 0xc0
 8000f72:	00d2      	lsls	r2, r2, #3
 8000f74:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f76:	0021      	movs	r1, r4
 8000f78:	187b      	adds	r3, r7, r1
 8000f7a:	2202      	movs	r2, #2
 8000f7c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7e:	187b      	adds	r3, r7, r1
 8000f80:	2200      	movs	r2, #0
 8000f82:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f84:	187b      	adds	r3, r7, r1
 8000f86:	2203      	movs	r2, #3
 8000f88:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000f8a:	187b      	adds	r3, r7, r1
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f90:	187a      	adds	r2, r7, r1
 8000f92:	2390      	movs	r3, #144	; 0x90
 8000f94:	05db      	lsls	r3, r3, #23
 8000f96:	0011      	movs	r1, r2
 8000f98:	0018      	movs	r0, r3
 8000f9a:	f001 f83b 	bl	8002014 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel2;
 8000f9e:	4b1b      	ldr	r3, [pc, #108]	; (800100c <HAL_UART_MspInit+0xf8>)
 8000fa0:	4a1b      	ldr	r2, [pc, #108]	; (8001010 <HAL_UART_MspInit+0xfc>)
 8000fa2:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000fa4:	4b19      	ldr	r3, [pc, #100]	; (800100c <HAL_UART_MspInit+0xf8>)
 8000fa6:	2210      	movs	r2, #16
 8000fa8:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000faa:	4b18      	ldr	r3, [pc, #96]	; (800100c <HAL_UART_MspInit+0xf8>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000fb0:	4b16      	ldr	r3, [pc, #88]	; (800100c <HAL_UART_MspInit+0xf8>)
 8000fb2:	2280      	movs	r2, #128	; 0x80
 8000fb4:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000fb6:	4b15      	ldr	r3, [pc, #84]	; (800100c <HAL_UART_MspInit+0xf8>)
 8000fb8:	2200      	movs	r2, #0
 8000fba:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000fbc:	4b13      	ldr	r3, [pc, #76]	; (800100c <HAL_UART_MspInit+0xf8>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8000fc2:	4b12      	ldr	r3, [pc, #72]	; (800100c <HAL_UART_MspInit+0xf8>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000fc8:	4b10      	ldr	r3, [pc, #64]	; (800100c <HAL_UART_MspInit+0xf8>)
 8000fca:	22c0      	movs	r2, #192	; 0xc0
 8000fcc:	0192      	lsls	r2, r2, #6
 8000fce:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8000fd0:	4b0e      	ldr	r3, [pc, #56]	; (800100c <HAL_UART_MspInit+0xf8>)
 8000fd2:	0018      	movs	r0, r3
 8000fd4:	f000 fe08 	bl	8001be8 <HAL_DMA_Init>
 8000fd8:	1e03      	subs	r3, r0, #0
 8000fda:	d001      	beq.n	8000fe0 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8000fdc:	f7ff fea4 	bl	8000d28 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	4a0a      	ldr	r2, [pc, #40]	; (800100c <HAL_UART_MspInit+0xf8>)
 8000fe4:	671a      	str	r2, [r3, #112]	; 0x70
 8000fe6:	4b09      	ldr	r3, [pc, #36]	; (800100c <HAL_UART_MspInit+0xf8>)
 8000fe8:	687a      	ldr	r2, [r7, #4]
 8000fea:	625a      	str	r2, [r3, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000fec:	2200      	movs	r2, #0
 8000fee:	2100      	movs	r1, #0
 8000ff0:	201b      	movs	r0, #27
 8000ff2:	f000 fdc7 	bl	8001b84 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000ff6:	201b      	movs	r0, #27
 8000ff8:	f000 fdd9 	bl	8001bae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000ffc:	46c0      	nop			; (mov r8, r8)
 8000ffe:	46bd      	mov	sp, r7
 8001000:	b00b      	add	sp, #44	; 0x2c
 8001002:	bd90      	pop	{r4, r7, pc}
 8001004:	40013800 	.word	0x40013800
 8001008:	40021000 	.word	0x40021000
 800100c:	20000c44 	.word	0x20000c44
 8001010:	4002001c 	.word	0x4002001c

08001014 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001018:	e7fe      	b.n	8001018 <NMI_Handler+0x4>

0800101a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800101a:	b580      	push	{r7, lr}
 800101c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800101e:	e7fe      	b.n	800101e <HardFault_Handler+0x4>

08001020 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001024:	46c0      	nop			; (mov r8, r8)
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}

0800102a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800102a:	b580      	push	{r7, lr}
 800102c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800102e:	46c0      	nop			; (mov r8, r8)
 8001030:	46bd      	mov	sp, r7
 8001032:	bd80      	pop	{r7, pc}

08001034 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001038:	f000 f8ee 	bl	8001218 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800103c:	46c0      	nop			; (mov r8, r8)
 800103e:	46bd      	mov	sp, r7
 8001040:	bd80      	pop	{r7, pc}
	...

08001044 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001048:	4b03      	ldr	r3, [pc, #12]	; (8001058 <DMA1_Channel2_3_IRQHandler+0x14>)
 800104a:	0018      	movs	r0, r3
 800104c:	f000 fef7 	bl	8001e3e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8001050:	46c0      	nop			; (mov r8, r8)
 8001052:	46bd      	mov	sp, r7
 8001054:	bd80      	pop	{r7, pc}
 8001056:	46c0      	nop			; (mov r8, r8)
 8001058:	20000c44 	.word	0x20000c44

0800105c <DMA1_Channel4_5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4 and 5 interrupts.
  */
void DMA1_Channel4_5_IRQHandler(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8001060:	4b03      	ldr	r3, [pc, #12]	; (8001070 <DMA1_Channel4_5_IRQHandler+0x14>)
 8001062:	0018      	movs	r0, r3
 8001064:	f000 feeb 	bl	8001e3e <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_IRQn 1 */
}
 8001068:	46c0      	nop			; (mov r8, r8)
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	46c0      	nop			; (mov r8, r8)
 8001070:	20000b78 	.word	0x20000b78

08001074 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001078:	4b03      	ldr	r3, [pc, #12]	; (8001088 <USART1_IRQHandler+0x14>)
 800107a:	0018      	movs	r0, r3
 800107c:	f003 f802 	bl	8004084 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001080:	46c0      	nop			; (mov r8, r8)
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	46c0      	nop			; (mov r8, r8)
 8001088:	20000bbc 	.word	0x20000bbc

0800108c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b086      	sub	sp, #24
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001094:	4a14      	ldr	r2, [pc, #80]	; (80010e8 <_sbrk+0x5c>)
 8001096:	4b15      	ldr	r3, [pc, #84]	; (80010ec <_sbrk+0x60>)
 8001098:	1ad3      	subs	r3, r2, r3
 800109a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800109c:	697b      	ldr	r3, [r7, #20]
 800109e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010a0:	4b13      	ldr	r3, [pc, #76]	; (80010f0 <_sbrk+0x64>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d102      	bne.n	80010ae <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010a8:	4b11      	ldr	r3, [pc, #68]	; (80010f0 <_sbrk+0x64>)
 80010aa:	4a12      	ldr	r2, [pc, #72]	; (80010f4 <_sbrk+0x68>)
 80010ac:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010ae:	4b10      	ldr	r3, [pc, #64]	; (80010f0 <_sbrk+0x64>)
 80010b0:	681a      	ldr	r2, [r3, #0]
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	18d3      	adds	r3, r2, r3
 80010b6:	693a      	ldr	r2, [r7, #16]
 80010b8:	429a      	cmp	r2, r3
 80010ba:	d207      	bcs.n	80010cc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010bc:	f004 f90c 	bl	80052d8 <__errno>
 80010c0:	0003      	movs	r3, r0
 80010c2:	220c      	movs	r2, #12
 80010c4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80010c6:	2301      	movs	r3, #1
 80010c8:	425b      	negs	r3, r3
 80010ca:	e009      	b.n	80010e0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010cc:	4b08      	ldr	r3, [pc, #32]	; (80010f0 <_sbrk+0x64>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010d2:	4b07      	ldr	r3, [pc, #28]	; (80010f0 <_sbrk+0x64>)
 80010d4:	681a      	ldr	r2, [r3, #0]
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	18d2      	adds	r2, r2, r3
 80010da:	4b05      	ldr	r3, [pc, #20]	; (80010f0 <_sbrk+0x64>)
 80010dc:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80010de:	68fb      	ldr	r3, [r7, #12]
}
 80010e0:	0018      	movs	r0, r3
 80010e2:	46bd      	mov	sp, r7
 80010e4:	b006      	add	sp, #24
 80010e6:	bd80      	pop	{r7, pc}
 80010e8:	20001800 	.word	0x20001800
 80010ec:	00000400 	.word	0x00000400
 80010f0:	20000ca4 	.word	0x20000ca4
 80010f4:	20000cc0 	.word	0x20000cc0

080010f8 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80010fc:	46c0      	nop			; (mov r8, r8)
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
	...

08001104 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001104:	4813      	ldr	r0, [pc, #76]	; (8001154 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001106:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001108:	f7ff fff6 	bl	80010f8 <SystemInit>

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 800110c:	4812      	ldr	r0, [pc, #72]	; (8001158 <LoopForever+0x6>)
    LDR R1, [R0]
 800110e:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8001110:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 8001112:	4a12      	ldr	r2, [pc, #72]	; (800115c <LoopForever+0xa>)
    CMP R1, R2
 8001114:	4291      	cmp	r1, r2
    BNE ApplicationStart
 8001116:	d105      	bne.n	8001124 <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 8001118:	4811      	ldr	r0, [pc, #68]	; (8001160 <LoopForever+0xe>)
    LDR R1,=0x00000001
 800111a:	4912      	ldr	r1, [pc, #72]	; (8001164 <LoopForever+0x12>)
    STR R1, [R0]
 800111c:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 800111e:	4812      	ldr	r0, [pc, #72]	; (8001168 <LoopForever+0x16>)
    LDR R1,=0x00000000
 8001120:	4912      	ldr	r1, [pc, #72]	; (800116c <LoopForever+0x1a>)
    STR R1, [R0]
 8001122:	6001      	str	r1, [r0, #0]

08001124 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001124:	4812      	ldr	r0, [pc, #72]	; (8001170 <LoopForever+0x1e>)
  ldr r1, =_edata
 8001126:	4913      	ldr	r1, [pc, #76]	; (8001174 <LoopForever+0x22>)
  ldr r2, =_sidata
 8001128:	4a13      	ldr	r2, [pc, #76]	; (8001178 <LoopForever+0x26>)
  movs r3, #0
 800112a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800112c:	e002      	b.n	8001134 <LoopCopyDataInit>

0800112e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800112e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001130:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001132:	3304      	adds	r3, #4

08001134 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001134:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001136:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001138:	d3f9      	bcc.n	800112e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800113a:	4a10      	ldr	r2, [pc, #64]	; (800117c <LoopForever+0x2a>)
  ldr r4, =_ebss
 800113c:	4c10      	ldr	r4, [pc, #64]	; (8001180 <LoopForever+0x2e>)
  movs r3, #0
 800113e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001140:	e001      	b.n	8001146 <LoopFillZerobss>

08001142 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001142:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001144:	3204      	adds	r2, #4

08001146 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001146:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001148:	d3fb      	bcc.n	8001142 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800114a:	f004 f8cb 	bl	80052e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800114e:	f7ff fac3 	bl	80006d8 <main>

08001152 <LoopForever>:

LoopForever:
    b LoopForever
 8001152:	e7fe      	b.n	8001152 <LoopForever>
  ldr   r0, =_estack
 8001154:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 8001158:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 800115c:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 8001160:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 8001164:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8001168:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 800116c:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8001170:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001174:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001178:	08005534 	.word	0x08005534
  ldr r2, =_sbss
 800117c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001180:	20000cbc 	.word	0x20000cbc

08001184 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001184:	e7fe      	b.n	8001184 <ADC1_IRQHandler>
	...

08001188 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800118c:	4b07      	ldr	r3, [pc, #28]	; (80011ac <HAL_Init+0x24>)
 800118e:	681a      	ldr	r2, [r3, #0]
 8001190:	4b06      	ldr	r3, [pc, #24]	; (80011ac <HAL_Init+0x24>)
 8001192:	2110      	movs	r1, #16
 8001194:	430a      	orrs	r2, r1
 8001196:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8001198:	2000      	movs	r0, #0
 800119a:	f000 f809 	bl	80011b0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800119e:	f7ff fdc9 	bl	8000d34 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011a2:	2300      	movs	r3, #0
}
 80011a4:	0018      	movs	r0, r3
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	46c0      	nop			; (mov r8, r8)
 80011ac:	40022000 	.word	0x40022000

080011b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011b0:	b590      	push	{r4, r7, lr}
 80011b2:	b083      	sub	sp, #12
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011b8:	4b14      	ldr	r3, [pc, #80]	; (800120c <HAL_InitTick+0x5c>)
 80011ba:	681c      	ldr	r4, [r3, #0]
 80011bc:	4b14      	ldr	r3, [pc, #80]	; (8001210 <HAL_InitTick+0x60>)
 80011be:	781b      	ldrb	r3, [r3, #0]
 80011c0:	0019      	movs	r1, r3
 80011c2:	23fa      	movs	r3, #250	; 0xfa
 80011c4:	0098      	lsls	r0, r3, #2
 80011c6:	f7fe ff9f 	bl	8000108 <__udivsi3>
 80011ca:	0003      	movs	r3, r0
 80011cc:	0019      	movs	r1, r3
 80011ce:	0020      	movs	r0, r4
 80011d0:	f7fe ff9a 	bl	8000108 <__udivsi3>
 80011d4:	0003      	movs	r3, r0
 80011d6:	0018      	movs	r0, r3
 80011d8:	f000 fcf9 	bl	8001bce <HAL_SYSTICK_Config>
 80011dc:	1e03      	subs	r3, r0, #0
 80011de:	d001      	beq.n	80011e4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 80011e0:	2301      	movs	r3, #1
 80011e2:	e00f      	b.n	8001204 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	2b03      	cmp	r3, #3
 80011e8:	d80b      	bhi.n	8001202 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011ea:	6879      	ldr	r1, [r7, #4]
 80011ec:	2301      	movs	r3, #1
 80011ee:	425b      	negs	r3, r3
 80011f0:	2200      	movs	r2, #0
 80011f2:	0018      	movs	r0, r3
 80011f4:	f000 fcc6 	bl	8001b84 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011f8:	4b06      	ldr	r3, [pc, #24]	; (8001214 <HAL_InitTick+0x64>)
 80011fa:	687a      	ldr	r2, [r7, #4]
 80011fc:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 80011fe:	2300      	movs	r3, #0
 8001200:	e000      	b.n	8001204 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001202:	2301      	movs	r3, #1
}
 8001204:	0018      	movs	r0, r3
 8001206:	46bd      	mov	sp, r7
 8001208:	b003      	add	sp, #12
 800120a:	bd90      	pop	{r4, r7, pc}
 800120c:	20000000 	.word	0x20000000
 8001210:	20000008 	.word	0x20000008
 8001214:	20000004 	.word	0x20000004

08001218 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800121c:	4b05      	ldr	r3, [pc, #20]	; (8001234 <HAL_IncTick+0x1c>)
 800121e:	781b      	ldrb	r3, [r3, #0]
 8001220:	001a      	movs	r2, r3
 8001222:	4b05      	ldr	r3, [pc, #20]	; (8001238 <HAL_IncTick+0x20>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	18d2      	adds	r2, r2, r3
 8001228:	4b03      	ldr	r3, [pc, #12]	; (8001238 <HAL_IncTick+0x20>)
 800122a:	601a      	str	r2, [r3, #0]
}
 800122c:	46c0      	nop			; (mov r8, r8)
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	46c0      	nop			; (mov r8, r8)
 8001234:	20000008 	.word	0x20000008
 8001238:	20000ca8 	.word	0x20000ca8

0800123c <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	af00      	add	r7, sp, #0
  return uwTick;
 8001240:	4b02      	ldr	r3, [pc, #8]	; (800124c <HAL_GetTick+0x10>)
 8001242:	681b      	ldr	r3, [r3, #0]
}
 8001244:	0018      	movs	r0, r3
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	46c0      	nop			; (mov r8, r8)
 800124c:	20000ca8 	.word	0x20000ca8

08001250 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b084      	sub	sp, #16
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001258:	f7ff fff0 	bl	800123c <HAL_GetTick>
 800125c:	0003      	movs	r3, r0
 800125e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	3301      	adds	r3, #1
 8001268:	d005      	beq.n	8001276 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800126a:	4b0a      	ldr	r3, [pc, #40]	; (8001294 <HAL_Delay+0x44>)
 800126c:	781b      	ldrb	r3, [r3, #0]
 800126e:	001a      	movs	r2, r3
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	189b      	adds	r3, r3, r2
 8001274:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001276:	46c0      	nop			; (mov r8, r8)
 8001278:	f7ff ffe0 	bl	800123c <HAL_GetTick>
 800127c:	0002      	movs	r2, r0
 800127e:	68bb      	ldr	r3, [r7, #8]
 8001280:	1ad3      	subs	r3, r2, r3
 8001282:	68fa      	ldr	r2, [r7, #12]
 8001284:	429a      	cmp	r2, r3
 8001286:	d8f7      	bhi.n	8001278 <HAL_Delay+0x28>
  {
  }
}
 8001288:	46c0      	nop			; (mov r8, r8)
 800128a:	46c0      	nop			; (mov r8, r8)
 800128c:	46bd      	mov	sp, r7
 800128e:	b004      	add	sp, #16
 8001290:	bd80      	pop	{r7, pc}
 8001292:	46c0      	nop			; (mov r8, r8)
 8001294:	20000008 	.word	0x20000008

08001298 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b084      	sub	sp, #16
 800129c:	af00      	add	r7, sp, #0
 800129e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80012a0:	230f      	movs	r3, #15
 80012a2:	18fb      	adds	r3, r7, r3
 80012a4:	2200      	movs	r2, #0
 80012a6:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 80012a8:	2300      	movs	r3, #0
 80012aa:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d101      	bne.n	80012b6 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 80012b2:	2301      	movs	r3, #1
 80012b4:	e125      	b.n	8001502 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d10a      	bne.n	80012d4 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	2200      	movs	r2, #0
 80012c2:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	2234      	movs	r2, #52	; 0x34
 80012c8:	2100      	movs	r1, #0
 80012ca:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	0018      	movs	r0, r3
 80012d0:	f7ff fd54 	bl	8000d7c <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012d8:	2210      	movs	r2, #16
 80012da:	4013      	ands	r3, r2
 80012dc:	d000      	beq.n	80012e0 <HAL_ADC_Init+0x48>
 80012de:	e103      	b.n	80014e8 <HAL_ADC_Init+0x250>
 80012e0:	230f      	movs	r3, #15
 80012e2:	18fb      	adds	r3, r7, r3
 80012e4:	781b      	ldrb	r3, [r3, #0]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d000      	beq.n	80012ec <HAL_ADC_Init+0x54>
 80012ea:	e0fd      	b.n	80014e8 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	689b      	ldr	r3, [r3, #8]
 80012f2:	2204      	movs	r2, #4
 80012f4:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 80012f6:	d000      	beq.n	80012fa <HAL_ADC_Init+0x62>
 80012f8:	e0f6      	b.n	80014e8 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80012fe:	4a83      	ldr	r2, [pc, #524]	; (800150c <HAL_ADC_Init+0x274>)
 8001300:	4013      	ands	r3, r2
 8001302:	2202      	movs	r2, #2
 8001304:	431a      	orrs	r2, r3
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	689b      	ldr	r3, [r3, #8]
 8001310:	2203      	movs	r2, #3
 8001312:	4013      	ands	r3, r2
 8001314:	2b01      	cmp	r3, #1
 8001316:	d112      	bne.n	800133e <HAL_ADC_Init+0xa6>
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	2201      	movs	r2, #1
 8001320:	4013      	ands	r3, r2
 8001322:	2b01      	cmp	r3, #1
 8001324:	d009      	beq.n	800133a <HAL_ADC_Init+0xa2>
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	68da      	ldr	r2, [r3, #12]
 800132c:	2380      	movs	r3, #128	; 0x80
 800132e:	021b      	lsls	r3, r3, #8
 8001330:	401a      	ands	r2, r3
 8001332:	2380      	movs	r3, #128	; 0x80
 8001334:	021b      	lsls	r3, r3, #8
 8001336:	429a      	cmp	r2, r3
 8001338:	d101      	bne.n	800133e <HAL_ADC_Init+0xa6>
 800133a:	2301      	movs	r3, #1
 800133c:	e000      	b.n	8001340 <HAL_ADC_Init+0xa8>
 800133e:	2300      	movs	r3, #0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d116      	bne.n	8001372 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	68db      	ldr	r3, [r3, #12]
 800134a:	2218      	movs	r2, #24
 800134c:	4393      	bics	r3, r2
 800134e:	0019      	movs	r1, r3
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	689a      	ldr	r2, [r3, #8]
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	430a      	orrs	r2, r1
 800135a:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	691b      	ldr	r3, [r3, #16]
 8001362:	009b      	lsls	r3, r3, #2
 8001364:	0899      	lsrs	r1, r3, #2
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	685a      	ldr	r2, [r3, #4]
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	430a      	orrs	r2, r1
 8001370:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	68da      	ldr	r2, [r3, #12]
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	4964      	ldr	r1, [pc, #400]	; (8001510 <HAL_ADC_Init+0x278>)
 800137e:	400a      	ands	r2, r1
 8001380:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	7e1b      	ldrb	r3, [r3, #24]
 8001386:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	7e5b      	ldrb	r3, [r3, #25]
 800138c:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800138e:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	7e9b      	ldrb	r3, [r3, #26]
 8001394:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8001396:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800139c:	2b01      	cmp	r3, #1
 800139e:	d002      	beq.n	80013a6 <HAL_ADC_Init+0x10e>
 80013a0:	2380      	movs	r3, #128	; 0x80
 80013a2:	015b      	lsls	r3, r3, #5
 80013a4:	e000      	b.n	80013a8 <HAL_ADC_Init+0x110>
 80013a6:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80013a8:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80013ae:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	691b      	ldr	r3, [r3, #16]
 80013b4:	2b02      	cmp	r3, #2
 80013b6:	d101      	bne.n	80013bc <HAL_ADC_Init+0x124>
 80013b8:	2304      	movs	r3, #4
 80013ba:	e000      	b.n	80013be <HAL_ADC_Init+0x126>
 80013bc:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 80013be:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	2124      	movs	r1, #36	; 0x24
 80013c4:	5c5b      	ldrb	r3, [r3, r1]
 80013c6:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80013c8:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80013ca:	68ba      	ldr	r2, [r7, #8]
 80013cc:	4313      	orrs	r3, r2
 80013ce:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	7edb      	ldrb	r3, [r3, #27]
 80013d4:	2b01      	cmp	r3, #1
 80013d6:	d115      	bne.n	8001404 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	7e9b      	ldrb	r3, [r3, #26]
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d105      	bne.n	80013ec <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80013e0:	68bb      	ldr	r3, [r7, #8]
 80013e2:	2280      	movs	r2, #128	; 0x80
 80013e4:	0252      	lsls	r2, r2, #9
 80013e6:	4313      	orrs	r3, r2
 80013e8:	60bb      	str	r3, [r7, #8]
 80013ea:	e00b      	b.n	8001404 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80013f0:	2220      	movs	r2, #32
 80013f2:	431a      	orrs	r2, r3
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80013fc:	2201      	movs	r2, #1
 80013fe:	431a      	orrs	r2, r3
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	69da      	ldr	r2, [r3, #28]
 8001408:	23c2      	movs	r3, #194	; 0xc2
 800140a:	33ff      	adds	r3, #255	; 0xff
 800140c:	429a      	cmp	r2, r3
 800140e:	d007      	beq.n	8001420 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8001418:	4313      	orrs	r3, r2
 800141a:	68ba      	ldr	r2, [r7, #8]
 800141c:	4313      	orrs	r3, r2
 800141e:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	68d9      	ldr	r1, [r3, #12]
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	68ba      	ldr	r2, [r7, #8]
 800142c:	430a      	orrs	r2, r1
 800142e:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001434:	2380      	movs	r3, #128	; 0x80
 8001436:	055b      	lsls	r3, r3, #21
 8001438:	429a      	cmp	r2, r3
 800143a:	d01b      	beq.n	8001474 <HAL_ADC_Init+0x1dc>
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001440:	2b01      	cmp	r3, #1
 8001442:	d017      	beq.n	8001474 <HAL_ADC_Init+0x1dc>
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001448:	2b02      	cmp	r3, #2
 800144a:	d013      	beq.n	8001474 <HAL_ADC_Init+0x1dc>
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001450:	2b03      	cmp	r3, #3
 8001452:	d00f      	beq.n	8001474 <HAL_ADC_Init+0x1dc>
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001458:	2b04      	cmp	r3, #4
 800145a:	d00b      	beq.n	8001474 <HAL_ADC_Init+0x1dc>
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001460:	2b05      	cmp	r3, #5
 8001462:	d007      	beq.n	8001474 <HAL_ADC_Init+0x1dc>
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001468:	2b06      	cmp	r3, #6
 800146a:	d003      	beq.n	8001474 <HAL_ADC_Init+0x1dc>
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001470:	2b07      	cmp	r3, #7
 8001472:	d112      	bne.n	800149a <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	695a      	ldr	r2, [r3, #20]
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	2107      	movs	r1, #7
 8001480:	438a      	bics	r2, r1
 8001482:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	6959      	ldr	r1, [r3, #20]
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800148e:	2207      	movs	r2, #7
 8001490:	401a      	ands	r2, r3
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	430a      	orrs	r2, r1
 8001498:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	68db      	ldr	r3, [r3, #12]
 80014a0:	4a1c      	ldr	r2, [pc, #112]	; (8001514 <HAL_ADC_Init+0x27c>)
 80014a2:	4013      	ands	r3, r2
 80014a4:	68ba      	ldr	r2, [r7, #8]
 80014a6:	429a      	cmp	r2, r3
 80014a8:	d10b      	bne.n	80014c2 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	2200      	movs	r2, #0
 80014ae:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014b4:	2203      	movs	r2, #3
 80014b6:	4393      	bics	r3, r2
 80014b8:	2201      	movs	r2, #1
 80014ba:	431a      	orrs	r2, r3
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80014c0:	e01c      	b.n	80014fc <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014c6:	2212      	movs	r2, #18
 80014c8:	4393      	bics	r3, r2
 80014ca:	2210      	movs	r2, #16
 80014cc:	431a      	orrs	r2, r3
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80014d6:	2201      	movs	r2, #1
 80014d8:	431a      	orrs	r2, r3
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 80014de:	230f      	movs	r3, #15
 80014e0:	18fb      	adds	r3, r7, r3
 80014e2:	2201      	movs	r2, #1
 80014e4:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80014e6:	e009      	b.n	80014fc <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014ec:	2210      	movs	r2, #16
 80014ee:	431a      	orrs	r2, r3
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 80014f4:	230f      	movs	r3, #15
 80014f6:	18fb      	adds	r3, r7, r3
 80014f8:	2201      	movs	r2, #1
 80014fa:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80014fc:	230f      	movs	r3, #15
 80014fe:	18fb      	adds	r3, r7, r3
 8001500:	781b      	ldrb	r3, [r3, #0]
}
 8001502:	0018      	movs	r0, r3
 8001504:	46bd      	mov	sp, r7
 8001506:	b004      	add	sp, #16
 8001508:	bd80      	pop	{r7, pc}
 800150a:	46c0      	nop			; (mov r8, r8)
 800150c:	fffffefd 	.word	0xfffffefd
 8001510:	fffe0219 	.word	0xfffe0219
 8001514:	833fffe7 	.word	0x833fffe7

08001518 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001518:	b590      	push	{r4, r7, lr}
 800151a:	b085      	sub	sp, #20
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001520:	230f      	movs	r3, #15
 8001522:	18fb      	adds	r3, r7, r3
 8001524:	2200      	movs	r2, #0
 8001526:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	689b      	ldr	r3, [r3, #8]
 800152e:	2204      	movs	r2, #4
 8001530:	4013      	ands	r3, r2
 8001532:	d138      	bne.n	80015a6 <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	2234      	movs	r2, #52	; 0x34
 8001538:	5c9b      	ldrb	r3, [r3, r2]
 800153a:	2b01      	cmp	r3, #1
 800153c:	d101      	bne.n	8001542 <HAL_ADC_Start+0x2a>
 800153e:	2302      	movs	r3, #2
 8001540:	e038      	b.n	80015b4 <HAL_ADC_Start+0x9c>
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	2234      	movs	r2, #52	; 0x34
 8001546:	2101      	movs	r1, #1
 8001548:	5499      	strb	r1, [r3, r2]
      
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	7e5b      	ldrb	r3, [r3, #25]
 800154e:	2b01      	cmp	r3, #1
 8001550:	d007      	beq.n	8001562 <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8001552:	230f      	movs	r3, #15
 8001554:	18fc      	adds	r4, r7, r3
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	0018      	movs	r0, r3
 800155a:	f000 f9e3 	bl	8001924 <ADC_Enable>
 800155e:	0003      	movs	r3, r0
 8001560:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001562:	230f      	movs	r3, #15
 8001564:	18fb      	adds	r3, r7, r3
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	2b00      	cmp	r3, #0
 800156a:	d120      	bne.n	80015ae <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001570:	4a12      	ldr	r2, [pc, #72]	; (80015bc <HAL_ADC_Start+0xa4>)
 8001572:	4013      	ands	r3, r2
 8001574:	2280      	movs	r2, #128	; 0x80
 8001576:	0052      	lsls	r2, r2, #1
 8001578:	431a      	orrs	r2, r3
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	2200      	movs	r2, #0
 8001582:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	2234      	movs	r2, #52	; 0x34
 8001588:	2100      	movs	r1, #0
 800158a:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	221c      	movs	r2, #28
 8001592:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	689a      	ldr	r2, [r3, #8]
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	2104      	movs	r1, #4
 80015a0:	430a      	orrs	r2, r1
 80015a2:	609a      	str	r2, [r3, #8]
 80015a4:	e003      	b.n	80015ae <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80015a6:	230f      	movs	r3, #15
 80015a8:	18fb      	adds	r3, r7, r3
 80015aa:	2202      	movs	r2, #2
 80015ac:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80015ae:	230f      	movs	r3, #15
 80015b0:	18fb      	adds	r3, r7, r3
 80015b2:	781b      	ldrb	r3, [r3, #0]
}
 80015b4:	0018      	movs	r0, r3
 80015b6:	46bd      	mov	sp, r7
 80015b8:	b005      	add	sp, #20
 80015ba:	bd90      	pop	{r4, r7, pc}
 80015bc:	fffff0fe 	.word	0xfffff0fe

080015c0 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b084      	sub	sp, #16
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
 80015c8:	6039      	str	r1, [r7, #0]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	695b      	ldr	r3, [r3, #20]
 80015ce:	2b08      	cmp	r3, #8
 80015d0:	d102      	bne.n	80015d8 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 80015d2:	2308      	movs	r3, #8
 80015d4:	60fb      	str	r3, [r7, #12]
 80015d6:	e014      	b.n	8001602 <HAL_ADC_PollForConversion+0x42>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	68db      	ldr	r3, [r3, #12]
 80015de:	2201      	movs	r2, #1
 80015e0:	4013      	ands	r3, r2
 80015e2:	2b01      	cmp	r3, #1
 80015e4:	d10b      	bne.n	80015fe <HAL_ADC_PollForConversion+0x3e>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80015ea:	2220      	movs	r2, #32
 80015ec:	431a      	orrs	r2, r3
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	2234      	movs	r2, #52	; 0x34
 80015f6:	2100      	movs	r1, #0
 80015f8:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 80015fa:	2301      	movs	r3, #1
 80015fc:	e071      	b.n	80016e2 <HAL_ADC_PollForConversion+0x122>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 80015fe:	230c      	movs	r3, #12
 8001600:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8001602:	f7ff fe1b 	bl	800123c <HAL_GetTick>
 8001606:	0003      	movs	r3, r0
 8001608:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of Conversion flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800160a:	e01f      	b.n	800164c <HAL_ADC_PollForConversion+0x8c>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	3301      	adds	r3, #1
 8001610:	d01c      	beq.n	800164c <HAL_ADC_PollForConversion+0x8c>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d007      	beq.n	8001628 <HAL_ADC_PollForConversion+0x68>
 8001618:	f7ff fe10 	bl	800123c <HAL_GetTick>
 800161c:	0002      	movs	r2, r0
 800161e:	68bb      	ldr	r3, [r7, #8]
 8001620:	1ad3      	subs	r3, r2, r3
 8001622:	683a      	ldr	r2, [r7, #0]
 8001624:	429a      	cmp	r2, r3
 8001626:	d211      	bcs.n	800164c <HAL_ADC_PollForConversion+0x8c>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	68fa      	ldr	r2, [r7, #12]
 8001630:	4013      	ands	r3, r2
 8001632:	d10b      	bne.n	800164c <HAL_ADC_PollForConversion+0x8c>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001638:	2204      	movs	r2, #4
 800163a:	431a      	orrs	r2, r3
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	639a      	str	r2, [r3, #56]	; 0x38

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	2234      	movs	r2, #52	; 0x34
 8001644:	2100      	movs	r1, #0
 8001646:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8001648:	2303      	movs	r3, #3
 800164a:	e04a      	b.n	80016e2 <HAL_ADC_PollForConversion+0x122>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	68fa      	ldr	r2, [r7, #12]
 8001654:	4013      	ands	r3, r2
 8001656:	d0d9      	beq.n	800160c <HAL_ADC_PollForConversion+0x4c>
      }
    }
  }
    
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800165c:	2280      	movs	r2, #128	; 0x80
 800165e:	0092      	lsls	r2, r2, #2
 8001660:	431a      	orrs	r2, r3
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	68da      	ldr	r2, [r3, #12]
 800166c:	23c0      	movs	r3, #192	; 0xc0
 800166e:	011b      	lsls	r3, r3, #4
 8001670:	4013      	ands	r3, r2
 8001672:	d12d      	bne.n	80016d0 <HAL_ADC_PollForConversion+0x110>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	7e9b      	ldrb	r3, [r3, #26]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001678:	2b00      	cmp	r3, #0
 800167a:	d129      	bne.n	80016d0 <HAL_ADC_PollForConversion+0x110>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	2208      	movs	r2, #8
 8001684:	4013      	ands	r3, r2
 8001686:	2b08      	cmp	r3, #8
 8001688:	d122      	bne.n	80016d0 <HAL_ADC_PollForConversion+0x110>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	689b      	ldr	r3, [r3, #8]
 8001690:	2204      	movs	r2, #4
 8001692:	4013      	ands	r3, r2
 8001694:	d110      	bne.n	80016b8 <HAL_ADC_PollForConversion+0xf8>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	685a      	ldr	r2, [r3, #4]
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	210c      	movs	r1, #12
 80016a2:	438a      	bics	r2, r1
 80016a4:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016aa:	4a10      	ldr	r2, [pc, #64]	; (80016ec <HAL_ADC_PollForConversion+0x12c>)
 80016ac:	4013      	ands	r3, r2
 80016ae:	2201      	movs	r2, #1
 80016b0:	431a      	orrs	r2, r3
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	639a      	str	r2, [r3, #56]	; 0x38
 80016b6:	e00b      	b.n	80016d0 <HAL_ADC_PollForConversion+0x110>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80016bc:	2220      	movs	r2, #32
 80016be:	431a      	orrs	r2, r3
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80016c8:	2201      	movs	r2, #1
 80016ca:	431a      	orrs	r2, r3
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	7e1b      	ldrb	r3, [r3, #24]
 80016d4:	2b00      	cmp	r3, #0
 80016d6:	d103      	bne.n	80016e0 <HAL_ADC_PollForConversion+0x120>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	220c      	movs	r2, #12
 80016de:	601a      	str	r2, [r3, #0]
  }
  
  /* Return ADC state */
  return HAL_OK;
 80016e0:	2300      	movs	r3, #0
}
 80016e2:	0018      	movs	r0, r3
 80016e4:	46bd      	mov	sp, r7
 80016e6:	b004      	add	sp, #16
 80016e8:	bd80      	pop	{r7, pc}
 80016ea:	46c0      	nop			; (mov r8, r8)
 80016ec:	fffffefe 	.word	0xfffffefe

080016f0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b082      	sub	sp, #8
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80016fe:	0018      	movs	r0, r3
 8001700:	46bd      	mov	sp, r7
 8001702:	b002      	add	sp, #8
 8001704:	bd80      	pop	{r7, pc}
	...

08001708 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b084      	sub	sp, #16
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
 8001710:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001712:	230f      	movs	r3, #15
 8001714:	18fb      	adds	r3, r7, r3
 8001716:	2200      	movs	r2, #0
 8001718:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 800171a:	2300      	movs	r3, #0
 800171c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001722:	2380      	movs	r3, #128	; 0x80
 8001724:	055b      	lsls	r3, r3, #21
 8001726:	429a      	cmp	r2, r3
 8001728:	d011      	beq.n	800174e <HAL_ADC_ConfigChannel+0x46>
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800172e:	2b01      	cmp	r3, #1
 8001730:	d00d      	beq.n	800174e <HAL_ADC_ConfigChannel+0x46>
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001736:	2b02      	cmp	r3, #2
 8001738:	d009      	beq.n	800174e <HAL_ADC_ConfigChannel+0x46>
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800173e:	2b03      	cmp	r3, #3
 8001740:	d005      	beq.n	800174e <HAL_ADC_ConfigChannel+0x46>
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001746:	2b04      	cmp	r3, #4
 8001748:	d001      	beq.n	800174e <HAL_ADC_ConfigChannel+0x46>
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	2234      	movs	r2, #52	; 0x34
 8001752:	5c9b      	ldrb	r3, [r3, r2]
 8001754:	2b01      	cmp	r3, #1
 8001756:	d101      	bne.n	800175c <HAL_ADC_ConfigChannel+0x54>
 8001758:	2302      	movs	r3, #2
 800175a:	e0d0      	b.n	80018fe <HAL_ADC_ConfigChannel+0x1f6>
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	2234      	movs	r2, #52	; 0x34
 8001760:	2101      	movs	r1, #1
 8001762:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	689b      	ldr	r3, [r3, #8]
 800176a:	2204      	movs	r2, #4
 800176c:	4013      	ands	r3, r2
 800176e:	d000      	beq.n	8001772 <HAL_ADC_ConfigChannel+0x6a>
 8001770:	e0b4      	b.n	80018dc <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	4a64      	ldr	r2, [pc, #400]	; (8001908 <HAL_ADC_ConfigChannel+0x200>)
 8001778:	4293      	cmp	r3, r2
 800177a:	d100      	bne.n	800177e <HAL_ADC_ConfigChannel+0x76>
 800177c:	e082      	b.n	8001884 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	2201      	movs	r2, #1
 800178a:	409a      	lsls	r2, r3
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	430a      	orrs	r2, r1
 8001792:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001798:	2380      	movs	r3, #128	; 0x80
 800179a:	055b      	lsls	r3, r3, #21
 800179c:	429a      	cmp	r2, r3
 800179e:	d037      	beq.n	8001810 <HAL_ADC_ConfigChannel+0x108>
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	d033      	beq.n	8001810 <HAL_ADC_ConfigChannel+0x108>
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017ac:	2b02      	cmp	r3, #2
 80017ae:	d02f      	beq.n	8001810 <HAL_ADC_ConfigChannel+0x108>
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017b4:	2b03      	cmp	r3, #3
 80017b6:	d02b      	beq.n	8001810 <HAL_ADC_ConfigChannel+0x108>
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017bc:	2b04      	cmp	r3, #4
 80017be:	d027      	beq.n	8001810 <HAL_ADC_ConfigChannel+0x108>
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017c4:	2b05      	cmp	r3, #5
 80017c6:	d023      	beq.n	8001810 <HAL_ADC_ConfigChannel+0x108>
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017cc:	2b06      	cmp	r3, #6
 80017ce:	d01f      	beq.n	8001810 <HAL_ADC_ConfigChannel+0x108>
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017d4:	2b07      	cmp	r3, #7
 80017d6:	d01b      	beq.n	8001810 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of recurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	689a      	ldr	r2, [r3, #8]
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	695b      	ldr	r3, [r3, #20]
 80017e2:	2107      	movs	r1, #7
 80017e4:	400b      	ands	r3, r1
 80017e6:	429a      	cmp	r2, r3
 80017e8:	d012      	beq.n	8001810 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	695a      	ldr	r2, [r3, #20]
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	2107      	movs	r1, #7
 80017f6:	438a      	bics	r2, r1
 80017f8:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	6959      	ldr	r1, [r3, #20]
 8001800:	683b      	ldr	r3, [r7, #0]
 8001802:	689b      	ldr	r3, [r3, #8]
 8001804:	2207      	movs	r2, #7
 8001806:	401a      	ands	r2, r3
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	430a      	orrs	r2, r1
 800180e:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	2b10      	cmp	r3, #16
 8001816:	d007      	beq.n	8001828 <HAL_ADC_ConfigChannel+0x120>
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	2b11      	cmp	r3, #17
 800181e:	d003      	beq.n	8001828 <HAL_ADC_ConfigChannel+0x120>
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	2b12      	cmp	r3, #18
 8001826:	d163      	bne.n	80018f0 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8001828:	4b38      	ldr	r3, [pc, #224]	; (800190c <HAL_ADC_ConfigChannel+0x204>)
 800182a:	6819      	ldr	r1, [r3, #0]
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	2b10      	cmp	r3, #16
 8001832:	d009      	beq.n	8001848 <HAL_ADC_ConfigChannel+0x140>
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	2b11      	cmp	r3, #17
 800183a:	d102      	bne.n	8001842 <HAL_ADC_ConfigChannel+0x13a>
 800183c:	2380      	movs	r3, #128	; 0x80
 800183e:	03db      	lsls	r3, r3, #15
 8001840:	e004      	b.n	800184c <HAL_ADC_ConfigChannel+0x144>
 8001842:	2380      	movs	r3, #128	; 0x80
 8001844:	045b      	lsls	r3, r3, #17
 8001846:	e001      	b.n	800184c <HAL_ADC_ConfigChannel+0x144>
 8001848:	2380      	movs	r3, #128	; 0x80
 800184a:	041b      	lsls	r3, r3, #16
 800184c:	4a2f      	ldr	r2, [pc, #188]	; (800190c <HAL_ADC_ConfigChannel+0x204>)
 800184e:	430b      	orrs	r3, r1
 8001850:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	2b10      	cmp	r3, #16
 8001858:	d14a      	bne.n	80018f0 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800185a:	4b2d      	ldr	r3, [pc, #180]	; (8001910 <HAL_ADC_ConfigChannel+0x208>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	492d      	ldr	r1, [pc, #180]	; (8001914 <HAL_ADC_ConfigChannel+0x20c>)
 8001860:	0018      	movs	r0, r3
 8001862:	f7fe fc51 	bl	8000108 <__udivsi3>
 8001866:	0003      	movs	r3, r0
 8001868:	001a      	movs	r2, r3
 800186a:	0013      	movs	r3, r2
 800186c:	009b      	lsls	r3, r3, #2
 800186e:	189b      	adds	r3, r3, r2
 8001870:	005b      	lsls	r3, r3, #1
 8001872:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001874:	e002      	b.n	800187c <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 8001876:	68bb      	ldr	r3, [r7, #8]
 8001878:	3b01      	subs	r3, #1
 800187a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800187c:	68bb      	ldr	r3, [r7, #8]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d1f9      	bne.n	8001876 <HAL_ADC_ConfigChannel+0x16e>
 8001882:	e035      	b.n	80018f0 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	2101      	movs	r1, #1
 8001890:	4099      	lsls	r1, r3
 8001892:	000b      	movs	r3, r1
 8001894:	43d9      	mvns	r1, r3
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	400a      	ands	r2, r1
 800189c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	2b10      	cmp	r3, #16
 80018a4:	d007      	beq.n	80018b6 <HAL_ADC_ConfigChannel+0x1ae>
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	2b11      	cmp	r3, #17
 80018ac:	d003      	beq.n	80018b6 <HAL_ADC_ConfigChannel+0x1ae>
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	2b12      	cmp	r3, #18
 80018b4:	d11c      	bne.n	80018f0 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 80018b6:	4b15      	ldr	r3, [pc, #84]	; (800190c <HAL_ADC_ConfigChannel+0x204>)
 80018b8:	6819      	ldr	r1, [r3, #0]
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	2b10      	cmp	r3, #16
 80018c0:	d007      	beq.n	80018d2 <HAL_ADC_ConfigChannel+0x1ca>
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	2b11      	cmp	r3, #17
 80018c8:	d101      	bne.n	80018ce <HAL_ADC_ConfigChannel+0x1c6>
 80018ca:	4b13      	ldr	r3, [pc, #76]	; (8001918 <HAL_ADC_ConfigChannel+0x210>)
 80018cc:	e002      	b.n	80018d4 <HAL_ADC_ConfigChannel+0x1cc>
 80018ce:	4b13      	ldr	r3, [pc, #76]	; (800191c <HAL_ADC_ConfigChannel+0x214>)
 80018d0:	e000      	b.n	80018d4 <HAL_ADC_ConfigChannel+0x1cc>
 80018d2:	4b13      	ldr	r3, [pc, #76]	; (8001920 <HAL_ADC_ConfigChannel+0x218>)
 80018d4:	4a0d      	ldr	r2, [pc, #52]	; (800190c <HAL_ADC_ConfigChannel+0x204>)
 80018d6:	400b      	ands	r3, r1
 80018d8:	6013      	str	r3, [r2, #0]
 80018da:	e009      	b.n	80018f0 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018e0:	2220      	movs	r2, #32
 80018e2:	431a      	orrs	r2, r3
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 80018e8:	230f      	movs	r3, #15
 80018ea:	18fb      	adds	r3, r7, r3
 80018ec:	2201      	movs	r2, #1
 80018ee:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2234      	movs	r2, #52	; 0x34
 80018f4:	2100      	movs	r1, #0
 80018f6:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 80018f8:	230f      	movs	r3, #15
 80018fa:	18fb      	adds	r3, r7, r3
 80018fc:	781b      	ldrb	r3, [r3, #0]
}
 80018fe:	0018      	movs	r0, r3
 8001900:	46bd      	mov	sp, r7
 8001902:	b004      	add	sp, #16
 8001904:	bd80      	pop	{r7, pc}
 8001906:	46c0      	nop			; (mov r8, r8)
 8001908:	00001001 	.word	0x00001001
 800190c:	40012708 	.word	0x40012708
 8001910:	20000000 	.word	0x20000000
 8001914:	000f4240 	.word	0x000f4240
 8001918:	ffbfffff 	.word	0xffbfffff
 800191c:	feffffff 	.word	0xfeffffff
 8001920:	ff7fffff 	.word	0xff7fffff

08001924 <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b084      	sub	sp, #16
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800192c:	2300      	movs	r3, #0
 800192e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8001930:	2300      	movs	r3, #0
 8001932:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	689b      	ldr	r3, [r3, #8]
 800193a:	2203      	movs	r2, #3
 800193c:	4013      	ands	r3, r2
 800193e:	2b01      	cmp	r3, #1
 8001940:	d112      	bne.n	8001968 <ADC_Enable+0x44>
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	2201      	movs	r2, #1
 800194a:	4013      	ands	r3, r2
 800194c:	2b01      	cmp	r3, #1
 800194e:	d009      	beq.n	8001964 <ADC_Enable+0x40>
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	68da      	ldr	r2, [r3, #12]
 8001956:	2380      	movs	r3, #128	; 0x80
 8001958:	021b      	lsls	r3, r3, #8
 800195a:	401a      	ands	r2, r3
 800195c:	2380      	movs	r3, #128	; 0x80
 800195e:	021b      	lsls	r3, r3, #8
 8001960:	429a      	cmp	r2, r3
 8001962:	d101      	bne.n	8001968 <ADC_Enable+0x44>
 8001964:	2301      	movs	r3, #1
 8001966:	e000      	b.n	800196a <ADC_Enable+0x46>
 8001968:	2300      	movs	r3, #0
 800196a:	2b00      	cmp	r3, #0
 800196c:	d152      	bne.n	8001a14 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	689b      	ldr	r3, [r3, #8]
 8001974:	4a2a      	ldr	r2, [pc, #168]	; (8001a20 <ADC_Enable+0xfc>)
 8001976:	4013      	ands	r3, r2
 8001978:	d00d      	beq.n	8001996 <ADC_Enable+0x72>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800197e:	2210      	movs	r2, #16
 8001980:	431a      	orrs	r2, r3
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	639a      	str	r2, [r3, #56]	; 0x38
    
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800198a:	2201      	movs	r2, #1
 800198c:	431a      	orrs	r2, r3
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	63da      	str	r2, [r3, #60]	; 0x3c
      
      return HAL_ERROR;
 8001992:	2301      	movs	r3, #1
 8001994:	e03f      	b.n	8001a16 <ADC_Enable+0xf2>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	689a      	ldr	r2, [r3, #8]
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	2101      	movs	r1, #1
 80019a2:	430a      	orrs	r2, r1
 80019a4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80019a6:	4b1f      	ldr	r3, [pc, #124]	; (8001a24 <ADC_Enable+0x100>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	491f      	ldr	r1, [pc, #124]	; (8001a28 <ADC_Enable+0x104>)
 80019ac:	0018      	movs	r0, r3
 80019ae:	f7fe fbab 	bl	8000108 <__udivsi3>
 80019b2:	0003      	movs	r3, r0
 80019b4:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80019b6:	e002      	b.n	80019be <ADC_Enable+0x9a>
    {
      wait_loop_index--;
 80019b8:	68bb      	ldr	r3, [r7, #8]
 80019ba:	3b01      	subs	r3, #1
 80019bc:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80019be:	68bb      	ldr	r3, [r7, #8]
 80019c0:	2b00      	cmp	r3, #0
 80019c2:	d1f9      	bne.n	80019b8 <ADC_Enable+0x94>
    }

    /* Get tick count */
    tickstart = HAL_GetTick();
 80019c4:	f7ff fc3a 	bl	800123c <HAL_GetTick>
 80019c8:	0003      	movs	r3, r0
 80019ca:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80019cc:	e01b      	b.n	8001a06 <ADC_Enable+0xe2>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80019ce:	f7ff fc35 	bl	800123c <HAL_GetTick>
 80019d2:	0002      	movs	r2, r0
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	1ad3      	subs	r3, r2, r3
 80019d8:	2b02      	cmp	r3, #2
 80019da:	d914      	bls.n	8001a06 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	2201      	movs	r2, #1
 80019e4:	4013      	ands	r3, r2
 80019e6:	2b01      	cmp	r3, #1
 80019e8:	d00d      	beq.n	8001a06 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019ee:	2210      	movs	r2, #16
 80019f0:	431a      	orrs	r2, r3
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	639a      	str	r2, [r3, #56]	; 0x38

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019fa:	2201      	movs	r2, #1
 80019fc:	431a      	orrs	r2, r3
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	63da      	str	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8001a02:	2301      	movs	r3, #1
 8001a04:	e007      	b.n	8001a16 <ADC_Enable+0xf2>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	2201      	movs	r2, #1
 8001a0e:	4013      	ands	r3, r2
 8001a10:	2b01      	cmp	r3, #1
 8001a12:	d1dc      	bne.n	80019ce <ADC_Enable+0xaa>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8001a14:	2300      	movs	r3, #0
}
 8001a16:	0018      	movs	r0, r3
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	b004      	add	sp, #16
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	46c0      	nop			; (mov r8, r8)
 8001a20:	80000017 	.word	0x80000017
 8001a24:	20000000 	.word	0x20000000
 8001a28:	000f4240 	.word	0x000f4240

08001a2c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a2c:	b580      	push	{r7, lr}
 8001a2e:	b082      	sub	sp, #8
 8001a30:	af00      	add	r7, sp, #0
 8001a32:	0002      	movs	r2, r0
 8001a34:	1dfb      	adds	r3, r7, #7
 8001a36:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001a38:	1dfb      	adds	r3, r7, #7
 8001a3a:	781b      	ldrb	r3, [r3, #0]
 8001a3c:	2b7f      	cmp	r3, #127	; 0x7f
 8001a3e:	d809      	bhi.n	8001a54 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a40:	1dfb      	adds	r3, r7, #7
 8001a42:	781b      	ldrb	r3, [r3, #0]
 8001a44:	001a      	movs	r2, r3
 8001a46:	231f      	movs	r3, #31
 8001a48:	401a      	ands	r2, r3
 8001a4a:	4b04      	ldr	r3, [pc, #16]	; (8001a5c <__NVIC_EnableIRQ+0x30>)
 8001a4c:	2101      	movs	r1, #1
 8001a4e:	4091      	lsls	r1, r2
 8001a50:	000a      	movs	r2, r1
 8001a52:	601a      	str	r2, [r3, #0]
  }
}
 8001a54:	46c0      	nop			; (mov r8, r8)
 8001a56:	46bd      	mov	sp, r7
 8001a58:	b002      	add	sp, #8
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	e000e100 	.word	0xe000e100

08001a60 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a60:	b590      	push	{r4, r7, lr}
 8001a62:	b083      	sub	sp, #12
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	0002      	movs	r2, r0
 8001a68:	6039      	str	r1, [r7, #0]
 8001a6a:	1dfb      	adds	r3, r7, #7
 8001a6c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001a6e:	1dfb      	adds	r3, r7, #7
 8001a70:	781b      	ldrb	r3, [r3, #0]
 8001a72:	2b7f      	cmp	r3, #127	; 0x7f
 8001a74:	d828      	bhi.n	8001ac8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001a76:	4a2f      	ldr	r2, [pc, #188]	; (8001b34 <__NVIC_SetPriority+0xd4>)
 8001a78:	1dfb      	adds	r3, r7, #7
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	b25b      	sxtb	r3, r3
 8001a7e:	089b      	lsrs	r3, r3, #2
 8001a80:	33c0      	adds	r3, #192	; 0xc0
 8001a82:	009b      	lsls	r3, r3, #2
 8001a84:	589b      	ldr	r3, [r3, r2]
 8001a86:	1dfa      	adds	r2, r7, #7
 8001a88:	7812      	ldrb	r2, [r2, #0]
 8001a8a:	0011      	movs	r1, r2
 8001a8c:	2203      	movs	r2, #3
 8001a8e:	400a      	ands	r2, r1
 8001a90:	00d2      	lsls	r2, r2, #3
 8001a92:	21ff      	movs	r1, #255	; 0xff
 8001a94:	4091      	lsls	r1, r2
 8001a96:	000a      	movs	r2, r1
 8001a98:	43d2      	mvns	r2, r2
 8001a9a:	401a      	ands	r2, r3
 8001a9c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	019b      	lsls	r3, r3, #6
 8001aa2:	22ff      	movs	r2, #255	; 0xff
 8001aa4:	401a      	ands	r2, r3
 8001aa6:	1dfb      	adds	r3, r7, #7
 8001aa8:	781b      	ldrb	r3, [r3, #0]
 8001aaa:	0018      	movs	r0, r3
 8001aac:	2303      	movs	r3, #3
 8001aae:	4003      	ands	r3, r0
 8001ab0:	00db      	lsls	r3, r3, #3
 8001ab2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ab4:	481f      	ldr	r0, [pc, #124]	; (8001b34 <__NVIC_SetPriority+0xd4>)
 8001ab6:	1dfb      	adds	r3, r7, #7
 8001ab8:	781b      	ldrb	r3, [r3, #0]
 8001aba:	b25b      	sxtb	r3, r3
 8001abc:	089b      	lsrs	r3, r3, #2
 8001abe:	430a      	orrs	r2, r1
 8001ac0:	33c0      	adds	r3, #192	; 0xc0
 8001ac2:	009b      	lsls	r3, r3, #2
 8001ac4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001ac6:	e031      	b.n	8001b2c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001ac8:	4a1b      	ldr	r2, [pc, #108]	; (8001b38 <__NVIC_SetPriority+0xd8>)
 8001aca:	1dfb      	adds	r3, r7, #7
 8001acc:	781b      	ldrb	r3, [r3, #0]
 8001ace:	0019      	movs	r1, r3
 8001ad0:	230f      	movs	r3, #15
 8001ad2:	400b      	ands	r3, r1
 8001ad4:	3b08      	subs	r3, #8
 8001ad6:	089b      	lsrs	r3, r3, #2
 8001ad8:	3306      	adds	r3, #6
 8001ada:	009b      	lsls	r3, r3, #2
 8001adc:	18d3      	adds	r3, r2, r3
 8001ade:	3304      	adds	r3, #4
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	1dfa      	adds	r2, r7, #7
 8001ae4:	7812      	ldrb	r2, [r2, #0]
 8001ae6:	0011      	movs	r1, r2
 8001ae8:	2203      	movs	r2, #3
 8001aea:	400a      	ands	r2, r1
 8001aec:	00d2      	lsls	r2, r2, #3
 8001aee:	21ff      	movs	r1, #255	; 0xff
 8001af0:	4091      	lsls	r1, r2
 8001af2:	000a      	movs	r2, r1
 8001af4:	43d2      	mvns	r2, r2
 8001af6:	401a      	ands	r2, r3
 8001af8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	019b      	lsls	r3, r3, #6
 8001afe:	22ff      	movs	r2, #255	; 0xff
 8001b00:	401a      	ands	r2, r3
 8001b02:	1dfb      	adds	r3, r7, #7
 8001b04:	781b      	ldrb	r3, [r3, #0]
 8001b06:	0018      	movs	r0, r3
 8001b08:	2303      	movs	r3, #3
 8001b0a:	4003      	ands	r3, r0
 8001b0c:	00db      	lsls	r3, r3, #3
 8001b0e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001b10:	4809      	ldr	r0, [pc, #36]	; (8001b38 <__NVIC_SetPriority+0xd8>)
 8001b12:	1dfb      	adds	r3, r7, #7
 8001b14:	781b      	ldrb	r3, [r3, #0]
 8001b16:	001c      	movs	r4, r3
 8001b18:	230f      	movs	r3, #15
 8001b1a:	4023      	ands	r3, r4
 8001b1c:	3b08      	subs	r3, #8
 8001b1e:	089b      	lsrs	r3, r3, #2
 8001b20:	430a      	orrs	r2, r1
 8001b22:	3306      	adds	r3, #6
 8001b24:	009b      	lsls	r3, r3, #2
 8001b26:	18c3      	adds	r3, r0, r3
 8001b28:	3304      	adds	r3, #4
 8001b2a:	601a      	str	r2, [r3, #0]
}
 8001b2c:	46c0      	nop			; (mov r8, r8)
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	b003      	add	sp, #12
 8001b32:	bd90      	pop	{r4, r7, pc}
 8001b34:	e000e100 	.word	0xe000e100
 8001b38:	e000ed00 	.word	0xe000ed00

08001b3c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b3c:	b580      	push	{r7, lr}
 8001b3e:	b082      	sub	sp, #8
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	1e5a      	subs	r2, r3, #1
 8001b48:	2380      	movs	r3, #128	; 0x80
 8001b4a:	045b      	lsls	r3, r3, #17
 8001b4c:	429a      	cmp	r2, r3
 8001b4e:	d301      	bcc.n	8001b54 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b50:	2301      	movs	r3, #1
 8001b52:	e010      	b.n	8001b76 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b54:	4b0a      	ldr	r3, [pc, #40]	; (8001b80 <SysTick_Config+0x44>)
 8001b56:	687a      	ldr	r2, [r7, #4]
 8001b58:	3a01      	subs	r2, #1
 8001b5a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	425b      	negs	r3, r3
 8001b60:	2103      	movs	r1, #3
 8001b62:	0018      	movs	r0, r3
 8001b64:	f7ff ff7c 	bl	8001a60 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b68:	4b05      	ldr	r3, [pc, #20]	; (8001b80 <SysTick_Config+0x44>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b6e:	4b04      	ldr	r3, [pc, #16]	; (8001b80 <SysTick_Config+0x44>)
 8001b70:	2207      	movs	r2, #7
 8001b72:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b74:	2300      	movs	r3, #0
}
 8001b76:	0018      	movs	r0, r3
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	b002      	add	sp, #8
 8001b7c:	bd80      	pop	{r7, pc}
 8001b7e:	46c0      	nop			; (mov r8, r8)
 8001b80:	e000e010 	.word	0xe000e010

08001b84 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b084      	sub	sp, #16
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	60b9      	str	r1, [r7, #8]
 8001b8c:	607a      	str	r2, [r7, #4]
 8001b8e:	210f      	movs	r1, #15
 8001b90:	187b      	adds	r3, r7, r1
 8001b92:	1c02      	adds	r2, r0, #0
 8001b94:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001b96:	68ba      	ldr	r2, [r7, #8]
 8001b98:	187b      	adds	r3, r7, r1
 8001b9a:	781b      	ldrb	r3, [r3, #0]
 8001b9c:	b25b      	sxtb	r3, r3
 8001b9e:	0011      	movs	r1, r2
 8001ba0:	0018      	movs	r0, r3
 8001ba2:	f7ff ff5d 	bl	8001a60 <__NVIC_SetPriority>
}
 8001ba6:	46c0      	nop			; (mov r8, r8)
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	b004      	add	sp, #16
 8001bac:	bd80      	pop	{r7, pc}

08001bae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bae:	b580      	push	{r7, lr}
 8001bb0:	b082      	sub	sp, #8
 8001bb2:	af00      	add	r7, sp, #0
 8001bb4:	0002      	movs	r2, r0
 8001bb6:	1dfb      	adds	r3, r7, #7
 8001bb8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001bba:	1dfb      	adds	r3, r7, #7
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	b25b      	sxtb	r3, r3
 8001bc0:	0018      	movs	r0, r3
 8001bc2:	f7ff ff33 	bl	8001a2c <__NVIC_EnableIRQ>
}
 8001bc6:	46c0      	nop			; (mov r8, r8)
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	b002      	add	sp, #8
 8001bcc:	bd80      	pop	{r7, pc}

08001bce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001bce:	b580      	push	{r7, lr}
 8001bd0:	b082      	sub	sp, #8
 8001bd2:	af00      	add	r7, sp, #0
 8001bd4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	0018      	movs	r0, r3
 8001bda:	f7ff ffaf 	bl	8001b3c <SysTick_Config>
 8001bde:	0003      	movs	r3, r0
}
 8001be0:	0018      	movs	r0, r3
 8001be2:	46bd      	mov	sp, r7
 8001be4:	b002      	add	sp, #8
 8001be6:	bd80      	pop	{r7, pc}

08001be8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b084      	sub	sp, #16
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001bf0:	2300      	movs	r3, #0
 8001bf2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d101      	bne.n	8001bfe <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e036      	b.n	8001c6c <HAL_DMA_Init+0x84>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2221      	movs	r2, #33	; 0x21
 8001c02:	2102      	movs	r1, #2
 8001c04:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	4a18      	ldr	r2, [pc, #96]	; (8001c74 <HAL_DMA_Init+0x8c>)
 8001c12:	4013      	ands	r3, r2
 8001c14:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001c1e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	68db      	ldr	r3, [r3, #12]
 8001c24:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001c2a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	695b      	ldr	r3, [r3, #20]
 8001c30:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001c36:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	69db      	ldr	r3, [r3, #28]
 8001c3c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001c3e:	68fa      	ldr	r2, [r7, #12]
 8001c40:	4313      	orrs	r3, r2
 8001c42:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	68fa      	ldr	r2, [r7, #12]
 8001c4a:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	0018      	movs	r0, r3
 8001c50:	f000 f9c4 	bl	8001fdc <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	2200      	movs	r2, #0
 8001c58:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	2221      	movs	r2, #33	; 0x21
 8001c5e:	2101      	movs	r1, #1
 8001c60:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	2220      	movs	r2, #32
 8001c66:	2100      	movs	r1, #0
 8001c68:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001c6a:	2300      	movs	r3, #0
}
 8001c6c:	0018      	movs	r0, r3
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	b004      	add	sp, #16
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	ffffc00f 	.word	0xffffc00f

08001c78 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b086      	sub	sp, #24
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	60f8      	str	r0, [r7, #12]
 8001c80:	60b9      	str	r1, [r7, #8]
 8001c82:	607a      	str	r2, [r7, #4]
 8001c84:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001c86:	2317      	movs	r3, #23
 8001c88:	18fb      	adds	r3, r7, r3
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	2220      	movs	r2, #32
 8001c92:	5c9b      	ldrb	r3, [r3, r2]
 8001c94:	2b01      	cmp	r3, #1
 8001c96:	d101      	bne.n	8001c9c <HAL_DMA_Start_IT+0x24>
 8001c98:	2302      	movs	r3, #2
 8001c9a:	e04f      	b.n	8001d3c <HAL_DMA_Start_IT+0xc4>
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	2220      	movs	r2, #32
 8001ca0:	2101      	movs	r1, #1
 8001ca2:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	2221      	movs	r2, #33	; 0x21
 8001ca8:	5c9b      	ldrb	r3, [r3, r2]
 8001caa:	b2db      	uxtb	r3, r3
 8001cac:	2b01      	cmp	r3, #1
 8001cae:	d13a      	bne.n	8001d26 <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	2221      	movs	r2, #33	; 0x21
 8001cb4:	2102      	movs	r1, #2
 8001cb6:	5499      	strb	r1, [r3, r2]

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	2200      	movs	r2, #0
 8001cbc:	639a      	str	r2, [r3, #56]	; 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	681a      	ldr	r2, [r3, #0]
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	2101      	movs	r1, #1
 8001cca:	438a      	bics	r2, r1
 8001ccc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	687a      	ldr	r2, [r7, #4]
 8001cd2:	68b9      	ldr	r1, [r7, #8]
 8001cd4:	68f8      	ldr	r0, [r7, #12]
 8001cd6:	f000 f954 	bl	8001f82 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if (NULL != hdma->XferHalfCpltCallback)
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d008      	beq.n	8001cf4 <HAL_DMA_Start_IT+0x7c>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001ce2:	68fb      	ldr	r3, [r7, #12]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	681a      	ldr	r2, [r3, #0]
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	210e      	movs	r1, #14
 8001cee:	430a      	orrs	r2, r1
 8001cf0:	601a      	str	r2, [r3, #0]
 8001cf2:	e00f      	b.n	8001d14 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	681a      	ldr	r2, [r3, #0]
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	210a      	movs	r1, #10
 8001d00:	430a      	orrs	r2, r1
 8001d02:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	681a      	ldr	r2, [r3, #0]
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	2104      	movs	r1, #4
 8001d10:	438a      	bics	r2, r1
 8001d12:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	681a      	ldr	r2, [r3, #0]
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	2101      	movs	r1, #1
 8001d20:	430a      	orrs	r2, r1
 8001d22:	601a      	str	r2, [r3, #0]
 8001d24:	e007      	b.n	8001d36 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	2220      	movs	r2, #32
 8001d2a:	2100      	movs	r1, #0
 8001d2c:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001d2e:	2317      	movs	r3, #23
 8001d30:	18fb      	adds	r3, r7, r3
 8001d32:	2202      	movs	r2, #2
 8001d34:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8001d36:	2317      	movs	r3, #23
 8001d38:	18fb      	adds	r3, r7, r3
 8001d3a:	781b      	ldrb	r3, [r3, #0]
}
 8001d3c:	0018      	movs	r0, r3
 8001d3e:	46bd      	mov	sp, r7
 8001d40:	b006      	add	sp, #24
 8001d42:	bd80      	pop	{r7, pc}

08001d44 <HAL_DMA_Abort>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b082      	sub	sp, #8
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2221      	movs	r2, #33	; 0x21
 8001d50:	5c9b      	ldrb	r3, [r3, r2]
 8001d52:	b2db      	uxtb	r3, r3
 8001d54:	2b02      	cmp	r3, #2
 8001d56:	d008      	beq.n	8001d6a <HAL_DMA_Abort+0x26>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	2204      	movs	r2, #4
 8001d5c:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2220      	movs	r2, #32
 8001d62:	2100      	movs	r1, #0
 8001d64:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8001d66:	2301      	movs	r3, #1
 8001d68:	e020      	b.n	8001dac <HAL_DMA_Abort+0x68>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	681a      	ldr	r2, [r3, #0]
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	210e      	movs	r1, #14
 8001d76:	438a      	bics	r2, r1
 8001d78:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	681a      	ldr	r2, [r3, #0]
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	2101      	movs	r1, #1
 8001d86:	438a      	bics	r2, r1
 8001d88:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001d92:	2101      	movs	r1, #1
 8001d94:	4091      	lsls	r1, r2
 8001d96:	000a      	movs	r2, r1
 8001d98:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2221      	movs	r2, #33	; 0x21
 8001d9e:	2101      	movs	r1, #1
 8001da0:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2220      	movs	r2, #32
 8001da6:	2100      	movs	r1, #0
 8001da8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001daa:	2300      	movs	r3, #0
}
 8001dac:	0018      	movs	r0, r3
 8001dae:	46bd      	mov	sp, r7
 8001db0:	b002      	add	sp, #8
 8001db2:	bd80      	pop	{r7, pc}

08001db4 <HAL_DMA_Abort_IT>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b084      	sub	sp, #16
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001dbc:	210f      	movs	r1, #15
 8001dbe:	187b      	adds	r3, r7, r1
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	701a      	strb	r2, [r3, #0]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	2221      	movs	r2, #33	; 0x21
 8001dc8:	5c9b      	ldrb	r3, [r3, r2]
 8001dca:	b2db      	uxtb	r3, r3
 8001dcc:	2b02      	cmp	r3, #2
 8001dce:	d006      	beq.n	8001dde <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	2204      	movs	r2, #4
 8001dd4:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 8001dd6:	187b      	adds	r3, r7, r1
 8001dd8:	2201      	movs	r2, #1
 8001dda:	701a      	strb	r2, [r3, #0]
 8001ddc:	e028      	b.n	8001e30 <HAL_DMA_Abort_IT+0x7c>
  }
  else
  {

    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	681a      	ldr	r2, [r3, #0]
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	210e      	movs	r1, #14
 8001dea:	438a      	bics	r2, r1
 8001dec:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	681a      	ldr	r2, [r3, #0]
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	2101      	movs	r1, #1
 8001dfa:	438a      	bics	r2, r1
 8001dfc:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e06:	2101      	movs	r1, #1
 8001e08:	4091      	lsls	r1, r2
 8001e0a:	000a      	movs	r2, r1
 8001e0c:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	2221      	movs	r2, #33	; 0x21
 8001e12:	2101      	movs	r1, #1
 8001e14:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	2220      	movs	r2, #32
 8001e1a:	2100      	movs	r1, #0
 8001e1c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d004      	beq.n	8001e30 <HAL_DMA_Abort_IT+0x7c>
    {
      hdma->XferAbortCallback(hdma);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e2a:	687a      	ldr	r2, [r7, #4]
 8001e2c:	0010      	movs	r0, r2
 8001e2e:	4798      	blx	r3
    }
  }
  return status;
 8001e30:	230f      	movs	r3, #15
 8001e32:	18fb      	adds	r3, r7, r3
 8001e34:	781b      	ldrb	r3, [r3, #0]
}
 8001e36:	0018      	movs	r0, r3
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	b004      	add	sp, #16
 8001e3c:	bd80      	pop	{r7, pc}

08001e3e <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001e3e:	b580      	push	{r7, lr}
 8001e40:	b084      	sub	sp, #16
 8001e42:	af00      	add	r7, sp, #0
 8001e44:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e5a:	2204      	movs	r2, #4
 8001e5c:	409a      	lsls	r2, r3
 8001e5e:	0013      	movs	r3, r2
 8001e60:	68fa      	ldr	r2, [r7, #12]
 8001e62:	4013      	ands	r3, r2
 8001e64:	d024      	beq.n	8001eb0 <HAL_DMA_IRQHandler+0x72>
 8001e66:	68bb      	ldr	r3, [r7, #8]
 8001e68:	2204      	movs	r2, #4
 8001e6a:	4013      	ands	r3, r2
 8001e6c:	d020      	beq.n	8001eb0 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	2220      	movs	r2, #32
 8001e76:	4013      	ands	r3, r2
 8001e78:	d107      	bne.n	8001e8a <HAL_DMA_IRQHandler+0x4c>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	681a      	ldr	r2, [r3, #0]
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	2104      	movs	r1, #4
 8001e86:	438a      	bics	r2, r1
 8001e88:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e92:	2104      	movs	r1, #4
 8001e94:	4091      	lsls	r1, r2
 8001e96:	000a      	movs	r2, r1
 8001e98:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d100      	bne.n	8001ea4 <HAL_DMA_IRQHandler+0x66>
 8001ea2:	e06a      	b.n	8001f7a <HAL_DMA_IRQHandler+0x13c>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ea8:	687a      	ldr	r2, [r7, #4]
 8001eaa:	0010      	movs	r0, r2
 8001eac:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8001eae:	e064      	b.n	8001f7a <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb4:	2202      	movs	r2, #2
 8001eb6:	409a      	lsls	r2, r3
 8001eb8:	0013      	movs	r3, r2
 8001eba:	68fa      	ldr	r2, [r7, #12]
 8001ebc:	4013      	ands	r3, r2
 8001ebe:	d02b      	beq.n	8001f18 <HAL_DMA_IRQHandler+0xda>
 8001ec0:	68bb      	ldr	r3, [r7, #8]
 8001ec2:	2202      	movs	r2, #2
 8001ec4:	4013      	ands	r3, r2
 8001ec6:	d027      	beq.n	8001f18 <HAL_DMA_IRQHandler+0xda>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	2220      	movs	r2, #32
 8001ed0:	4013      	ands	r3, r2
 8001ed2:	d10b      	bne.n	8001eec <HAL_DMA_IRQHandler+0xae>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	681a      	ldr	r2, [r3, #0]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	210a      	movs	r1, #10
 8001ee0:	438a      	bics	r2, r1
 8001ee2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	2221      	movs	r2, #33	; 0x21
 8001ee8:	2101      	movs	r1, #1
 8001eea:	5499      	strb	r1, [r3, r2]
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ef4:	2102      	movs	r1, #2
 8001ef6:	4091      	lsls	r1, r2
 8001ef8:	000a      	movs	r2, r1
 8001efa:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2220      	movs	r2, #32
 8001f00:	2100      	movs	r1, #0
 8001f02:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d036      	beq.n	8001f7a <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f10:	687a      	ldr	r2, [r7, #4]
 8001f12:	0010      	movs	r0, r2
 8001f14:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8001f16:	e030      	b.n	8001f7a <HAL_DMA_IRQHandler+0x13c>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f1c:	2208      	movs	r2, #8
 8001f1e:	409a      	lsls	r2, r3
 8001f20:	0013      	movs	r3, r2
 8001f22:	68fa      	ldr	r2, [r7, #12]
 8001f24:	4013      	ands	r3, r2
 8001f26:	d028      	beq.n	8001f7a <HAL_DMA_IRQHandler+0x13c>
 8001f28:	68bb      	ldr	r3, [r7, #8]
 8001f2a:	2208      	movs	r2, #8
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	d024      	beq.n	8001f7a <HAL_DMA_IRQHandler+0x13c>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	681a      	ldr	r2, [r3, #0]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	210e      	movs	r1, #14
 8001f3c:	438a      	bics	r2, r1
 8001f3e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f48:	2101      	movs	r1, #1
 8001f4a:	4091      	lsls	r1, r2
 8001f4c:	000a      	movs	r2, r1
 8001f4e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	2201      	movs	r2, #1
 8001f54:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2221      	movs	r2, #33	; 0x21
 8001f5a:	2101      	movs	r1, #1
 8001f5c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2220      	movs	r2, #32
 8001f62:	2100      	movs	r1, #0
 8001f64:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d005      	beq.n	8001f7a <HAL_DMA_IRQHandler+0x13c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f72:	687a      	ldr	r2, [r7, #4]
 8001f74:	0010      	movs	r0, r2
 8001f76:	4798      	blx	r3
    }
  }
}
 8001f78:	e7ff      	b.n	8001f7a <HAL_DMA_IRQHandler+0x13c>
 8001f7a:	46c0      	nop			; (mov r8, r8)
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	b004      	add	sp, #16
 8001f80:	bd80      	pop	{r7, pc}

08001f82 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001f82:	b580      	push	{r7, lr}
 8001f84:	b084      	sub	sp, #16
 8001f86:	af00      	add	r7, sp, #0
 8001f88:	60f8      	str	r0, [r7, #12]
 8001f8a:	60b9      	str	r1, [r7, #8]
 8001f8c:	607a      	str	r2, [r7, #4]
 8001f8e:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001f94:	68fb      	ldr	r3, [r7, #12]
 8001f96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f98:	2101      	movs	r1, #1
 8001f9a:	4091      	lsls	r1, r2
 8001f9c:	000a      	movs	r2, r1
 8001f9e:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	683a      	ldr	r2, [r7, #0]
 8001fa6:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	2b10      	cmp	r3, #16
 8001fae:	d108      	bne.n	8001fc2 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	687a      	ldr	r2, [r7, #4]
 8001fb6:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	68ba      	ldr	r2, [r7, #8]
 8001fbe:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001fc0:	e007      	b.n	8001fd2 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	68ba      	ldr	r2, [r7, #8]
 8001fc8:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	687a      	ldr	r2, [r7, #4]
 8001fd0:	60da      	str	r2, [r3, #12]
}
 8001fd2:	46c0      	nop			; (mov r8, r8)
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	b004      	add	sp, #16
 8001fd8:	bd80      	pop	{r7, pc}
	...

08001fdc <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4a08      	ldr	r2, [pc, #32]	; (800200c <DMA_CalcBaseAndBitshift+0x30>)
 8001fea:	4694      	mov	ip, r2
 8001fec:	4463      	add	r3, ip
 8001fee:	2114      	movs	r1, #20
 8001ff0:	0018      	movs	r0, r3
 8001ff2:	f7fe f889 	bl	8000108 <__udivsi3>
 8001ff6:	0003      	movs	r3, r0
 8001ff8:	009a      	lsls	r2, r3, #2
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	4a03      	ldr	r2, [pc, #12]	; (8002010 <DMA_CalcBaseAndBitshift+0x34>)
 8002002:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 8002004:	46c0      	nop			; (mov r8, r8)
 8002006:	46bd      	mov	sp, r7
 8002008:	b002      	add	sp, #8
 800200a:	bd80      	pop	{r7, pc}
 800200c:	bffdfff8 	.word	0xbffdfff8
 8002010:	40020000 	.word	0x40020000

08002014 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b086      	sub	sp, #24
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
 800201c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800201e:	2300      	movs	r3, #0
 8002020:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002022:	e149      	b.n	80022b8 <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002024:	683b      	ldr	r3, [r7, #0]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	2101      	movs	r1, #1
 800202a:	697a      	ldr	r2, [r7, #20]
 800202c:	4091      	lsls	r1, r2
 800202e:	000a      	movs	r2, r1
 8002030:	4013      	ands	r3, r2
 8002032:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d100      	bne.n	800203c <HAL_GPIO_Init+0x28>
 800203a:	e13a      	b.n	80022b2 <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	2203      	movs	r2, #3
 8002042:	4013      	ands	r3, r2
 8002044:	2b01      	cmp	r3, #1
 8002046:	d005      	beq.n	8002054 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002048:	683b      	ldr	r3, [r7, #0]
 800204a:	685b      	ldr	r3, [r3, #4]
 800204c:	2203      	movs	r2, #3
 800204e:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8002050:	2b02      	cmp	r3, #2
 8002052:	d130      	bne.n	80020b6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	689b      	ldr	r3, [r3, #8]
 8002058:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800205a:	697b      	ldr	r3, [r7, #20]
 800205c:	005b      	lsls	r3, r3, #1
 800205e:	2203      	movs	r2, #3
 8002060:	409a      	lsls	r2, r3
 8002062:	0013      	movs	r3, r2
 8002064:	43da      	mvns	r2, r3
 8002066:	693b      	ldr	r3, [r7, #16]
 8002068:	4013      	ands	r3, r2
 800206a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	68da      	ldr	r2, [r3, #12]
 8002070:	697b      	ldr	r3, [r7, #20]
 8002072:	005b      	lsls	r3, r3, #1
 8002074:	409a      	lsls	r2, r3
 8002076:	0013      	movs	r3, r2
 8002078:	693a      	ldr	r2, [r7, #16]
 800207a:	4313      	orrs	r3, r2
 800207c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	693a      	ldr	r2, [r7, #16]
 8002082:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800208a:	2201      	movs	r2, #1
 800208c:	697b      	ldr	r3, [r7, #20]
 800208e:	409a      	lsls	r2, r3
 8002090:	0013      	movs	r3, r2
 8002092:	43da      	mvns	r2, r3
 8002094:	693b      	ldr	r3, [r7, #16]
 8002096:	4013      	ands	r3, r2
 8002098:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800209a:	683b      	ldr	r3, [r7, #0]
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	091b      	lsrs	r3, r3, #4
 80020a0:	2201      	movs	r2, #1
 80020a2:	401a      	ands	r2, r3
 80020a4:	697b      	ldr	r3, [r7, #20]
 80020a6:	409a      	lsls	r2, r3
 80020a8:	0013      	movs	r3, r2
 80020aa:	693a      	ldr	r2, [r7, #16]
 80020ac:	4313      	orrs	r3, r2
 80020ae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	693a      	ldr	r2, [r7, #16]
 80020b4:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020b6:	683b      	ldr	r3, [r7, #0]
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	2203      	movs	r2, #3
 80020bc:	4013      	ands	r3, r2
 80020be:	2b03      	cmp	r3, #3
 80020c0:	d017      	beq.n	80020f2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	68db      	ldr	r3, [r3, #12]
 80020c6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80020c8:	697b      	ldr	r3, [r7, #20]
 80020ca:	005b      	lsls	r3, r3, #1
 80020cc:	2203      	movs	r2, #3
 80020ce:	409a      	lsls	r2, r3
 80020d0:	0013      	movs	r3, r2
 80020d2:	43da      	mvns	r2, r3
 80020d4:	693b      	ldr	r3, [r7, #16]
 80020d6:	4013      	ands	r3, r2
 80020d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	689a      	ldr	r2, [r3, #8]
 80020de:	697b      	ldr	r3, [r7, #20]
 80020e0:	005b      	lsls	r3, r3, #1
 80020e2:	409a      	lsls	r2, r3
 80020e4:	0013      	movs	r3, r2
 80020e6:	693a      	ldr	r2, [r7, #16]
 80020e8:	4313      	orrs	r3, r2
 80020ea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	693a      	ldr	r2, [r7, #16]
 80020f0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	2203      	movs	r2, #3
 80020f8:	4013      	ands	r3, r2
 80020fa:	2b02      	cmp	r3, #2
 80020fc:	d123      	bne.n	8002146 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80020fe:	697b      	ldr	r3, [r7, #20]
 8002100:	08da      	lsrs	r2, r3, #3
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	3208      	adds	r2, #8
 8002106:	0092      	lsls	r2, r2, #2
 8002108:	58d3      	ldr	r3, [r2, r3]
 800210a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	2207      	movs	r2, #7
 8002110:	4013      	ands	r3, r2
 8002112:	009b      	lsls	r3, r3, #2
 8002114:	220f      	movs	r2, #15
 8002116:	409a      	lsls	r2, r3
 8002118:	0013      	movs	r3, r2
 800211a:	43da      	mvns	r2, r3
 800211c:	693b      	ldr	r3, [r7, #16]
 800211e:	4013      	ands	r3, r2
 8002120:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002122:	683b      	ldr	r3, [r7, #0]
 8002124:	691a      	ldr	r2, [r3, #16]
 8002126:	697b      	ldr	r3, [r7, #20]
 8002128:	2107      	movs	r1, #7
 800212a:	400b      	ands	r3, r1
 800212c:	009b      	lsls	r3, r3, #2
 800212e:	409a      	lsls	r2, r3
 8002130:	0013      	movs	r3, r2
 8002132:	693a      	ldr	r2, [r7, #16]
 8002134:	4313      	orrs	r3, r2
 8002136:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	08da      	lsrs	r2, r3, #3
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	3208      	adds	r2, #8
 8002140:	0092      	lsls	r2, r2, #2
 8002142:	6939      	ldr	r1, [r7, #16]
 8002144:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800214c:	697b      	ldr	r3, [r7, #20]
 800214e:	005b      	lsls	r3, r3, #1
 8002150:	2203      	movs	r2, #3
 8002152:	409a      	lsls	r2, r3
 8002154:	0013      	movs	r3, r2
 8002156:	43da      	mvns	r2, r3
 8002158:	693b      	ldr	r3, [r7, #16]
 800215a:	4013      	ands	r3, r2
 800215c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	685b      	ldr	r3, [r3, #4]
 8002162:	2203      	movs	r2, #3
 8002164:	401a      	ands	r2, r3
 8002166:	697b      	ldr	r3, [r7, #20]
 8002168:	005b      	lsls	r3, r3, #1
 800216a:	409a      	lsls	r2, r3
 800216c:	0013      	movs	r3, r2
 800216e:	693a      	ldr	r2, [r7, #16]
 8002170:	4313      	orrs	r3, r2
 8002172:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	693a      	ldr	r2, [r7, #16]
 8002178:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	685a      	ldr	r2, [r3, #4]
 800217e:	23c0      	movs	r3, #192	; 0xc0
 8002180:	029b      	lsls	r3, r3, #10
 8002182:	4013      	ands	r3, r2
 8002184:	d100      	bne.n	8002188 <HAL_GPIO_Init+0x174>
 8002186:	e094      	b.n	80022b2 <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002188:	4b51      	ldr	r3, [pc, #324]	; (80022d0 <HAL_GPIO_Init+0x2bc>)
 800218a:	699a      	ldr	r2, [r3, #24]
 800218c:	4b50      	ldr	r3, [pc, #320]	; (80022d0 <HAL_GPIO_Init+0x2bc>)
 800218e:	2101      	movs	r1, #1
 8002190:	430a      	orrs	r2, r1
 8002192:	619a      	str	r2, [r3, #24]
 8002194:	4b4e      	ldr	r3, [pc, #312]	; (80022d0 <HAL_GPIO_Init+0x2bc>)
 8002196:	699b      	ldr	r3, [r3, #24]
 8002198:	2201      	movs	r2, #1
 800219a:	4013      	ands	r3, r2
 800219c:	60bb      	str	r3, [r7, #8]
 800219e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80021a0:	4a4c      	ldr	r2, [pc, #304]	; (80022d4 <HAL_GPIO_Init+0x2c0>)
 80021a2:	697b      	ldr	r3, [r7, #20]
 80021a4:	089b      	lsrs	r3, r3, #2
 80021a6:	3302      	adds	r3, #2
 80021a8:	009b      	lsls	r3, r3, #2
 80021aa:	589b      	ldr	r3, [r3, r2]
 80021ac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80021ae:	697b      	ldr	r3, [r7, #20]
 80021b0:	2203      	movs	r2, #3
 80021b2:	4013      	ands	r3, r2
 80021b4:	009b      	lsls	r3, r3, #2
 80021b6:	220f      	movs	r2, #15
 80021b8:	409a      	lsls	r2, r3
 80021ba:	0013      	movs	r3, r2
 80021bc:	43da      	mvns	r2, r3
 80021be:	693b      	ldr	r3, [r7, #16]
 80021c0:	4013      	ands	r3, r2
 80021c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80021c4:	687a      	ldr	r2, [r7, #4]
 80021c6:	2390      	movs	r3, #144	; 0x90
 80021c8:	05db      	lsls	r3, r3, #23
 80021ca:	429a      	cmp	r2, r3
 80021cc:	d00d      	beq.n	80021ea <HAL_GPIO_Init+0x1d6>
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	4a41      	ldr	r2, [pc, #260]	; (80022d8 <HAL_GPIO_Init+0x2c4>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d007      	beq.n	80021e6 <HAL_GPIO_Init+0x1d2>
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	4a40      	ldr	r2, [pc, #256]	; (80022dc <HAL_GPIO_Init+0x2c8>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d101      	bne.n	80021e2 <HAL_GPIO_Init+0x1ce>
 80021de:	2302      	movs	r3, #2
 80021e0:	e004      	b.n	80021ec <HAL_GPIO_Init+0x1d8>
 80021e2:	2305      	movs	r3, #5
 80021e4:	e002      	b.n	80021ec <HAL_GPIO_Init+0x1d8>
 80021e6:	2301      	movs	r3, #1
 80021e8:	e000      	b.n	80021ec <HAL_GPIO_Init+0x1d8>
 80021ea:	2300      	movs	r3, #0
 80021ec:	697a      	ldr	r2, [r7, #20]
 80021ee:	2103      	movs	r1, #3
 80021f0:	400a      	ands	r2, r1
 80021f2:	0092      	lsls	r2, r2, #2
 80021f4:	4093      	lsls	r3, r2
 80021f6:	693a      	ldr	r2, [r7, #16]
 80021f8:	4313      	orrs	r3, r2
 80021fa:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80021fc:	4935      	ldr	r1, [pc, #212]	; (80022d4 <HAL_GPIO_Init+0x2c0>)
 80021fe:	697b      	ldr	r3, [r7, #20]
 8002200:	089b      	lsrs	r3, r3, #2
 8002202:	3302      	adds	r3, #2
 8002204:	009b      	lsls	r3, r3, #2
 8002206:	693a      	ldr	r2, [r7, #16]
 8002208:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800220a:	4b35      	ldr	r3, [pc, #212]	; (80022e0 <HAL_GPIO_Init+0x2cc>)
 800220c:	689b      	ldr	r3, [r3, #8]
 800220e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002210:	68fb      	ldr	r3, [r7, #12]
 8002212:	43da      	mvns	r2, r3
 8002214:	693b      	ldr	r3, [r7, #16]
 8002216:	4013      	ands	r3, r2
 8002218:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	685a      	ldr	r2, [r3, #4]
 800221e:	2380      	movs	r3, #128	; 0x80
 8002220:	035b      	lsls	r3, r3, #13
 8002222:	4013      	ands	r3, r2
 8002224:	d003      	beq.n	800222e <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8002226:	693a      	ldr	r2, [r7, #16]
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	4313      	orrs	r3, r2
 800222c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800222e:	4b2c      	ldr	r3, [pc, #176]	; (80022e0 <HAL_GPIO_Init+0x2cc>)
 8002230:	693a      	ldr	r2, [r7, #16]
 8002232:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8002234:	4b2a      	ldr	r3, [pc, #168]	; (80022e0 <HAL_GPIO_Init+0x2cc>)
 8002236:	68db      	ldr	r3, [r3, #12]
 8002238:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	43da      	mvns	r2, r3
 800223e:	693b      	ldr	r3, [r7, #16]
 8002240:	4013      	ands	r3, r2
 8002242:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	685a      	ldr	r2, [r3, #4]
 8002248:	2380      	movs	r3, #128	; 0x80
 800224a:	039b      	lsls	r3, r3, #14
 800224c:	4013      	ands	r3, r2
 800224e:	d003      	beq.n	8002258 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 8002250:	693a      	ldr	r2, [r7, #16]
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	4313      	orrs	r3, r2
 8002256:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002258:	4b21      	ldr	r3, [pc, #132]	; (80022e0 <HAL_GPIO_Init+0x2cc>)
 800225a:	693a      	ldr	r2, [r7, #16]
 800225c:	60da      	str	r2, [r3, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR;
 800225e:	4b20      	ldr	r3, [pc, #128]	; (80022e0 <HAL_GPIO_Init+0x2cc>)
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	43da      	mvns	r2, r3
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	4013      	ands	r3, r2
 800226c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	685a      	ldr	r2, [r3, #4]
 8002272:	2380      	movs	r3, #128	; 0x80
 8002274:	029b      	lsls	r3, r3, #10
 8002276:	4013      	ands	r3, r2
 8002278:	d003      	beq.n	8002282 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 800227a:	693a      	ldr	r2, [r7, #16]
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	4313      	orrs	r3, r2
 8002280:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002282:	4b17      	ldr	r3, [pc, #92]	; (80022e0 <HAL_GPIO_Init+0x2cc>)
 8002284:	693a      	ldr	r2, [r7, #16]
 8002286:	605a      	str	r2, [r3, #4]

        temp = EXTI->IMR;
 8002288:	4b15      	ldr	r3, [pc, #84]	; (80022e0 <HAL_GPIO_Init+0x2cc>)
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	43da      	mvns	r2, r3
 8002292:	693b      	ldr	r3, [r7, #16]
 8002294:	4013      	ands	r3, r2
 8002296:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	685a      	ldr	r2, [r3, #4]
 800229c:	2380      	movs	r3, #128	; 0x80
 800229e:	025b      	lsls	r3, r3, #9
 80022a0:	4013      	ands	r3, r2
 80022a2:	d003      	beq.n	80022ac <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 80022a4:	693a      	ldr	r2, [r7, #16]
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	4313      	orrs	r3, r2
 80022aa:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80022ac:	4b0c      	ldr	r3, [pc, #48]	; (80022e0 <HAL_GPIO_Init+0x2cc>)
 80022ae:	693a      	ldr	r2, [r7, #16]
 80022b0:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80022b2:	697b      	ldr	r3, [r7, #20]
 80022b4:	3301      	adds	r3, #1
 80022b6:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	681a      	ldr	r2, [r3, #0]
 80022bc:	697b      	ldr	r3, [r7, #20]
 80022be:	40da      	lsrs	r2, r3
 80022c0:	1e13      	subs	r3, r2, #0
 80022c2:	d000      	beq.n	80022c6 <HAL_GPIO_Init+0x2b2>
 80022c4:	e6ae      	b.n	8002024 <HAL_GPIO_Init+0x10>
  } 
}
 80022c6:	46c0      	nop			; (mov r8, r8)
 80022c8:	46c0      	nop			; (mov r8, r8)
 80022ca:	46bd      	mov	sp, r7
 80022cc:	b006      	add	sp, #24
 80022ce:	bd80      	pop	{r7, pc}
 80022d0:	40021000 	.word	0x40021000
 80022d4:	40010000 	.word	0x40010000
 80022d8:	48000400 	.word	0x48000400
 80022dc:	48000800 	.word	0x48000800
 80022e0:	40010400 	.word	0x40010400

080022e4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	b088      	sub	sp, #32
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d102      	bne.n	80022f8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80022f2:	2301      	movs	r3, #1
 80022f4:	f000 fb76 	bl	80029e4 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	2201      	movs	r2, #1
 80022fe:	4013      	ands	r3, r2
 8002300:	d100      	bne.n	8002304 <HAL_RCC_OscConfig+0x20>
 8002302:	e08e      	b.n	8002422 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002304:	4bc5      	ldr	r3, [pc, #788]	; (800261c <HAL_RCC_OscConfig+0x338>)
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	220c      	movs	r2, #12
 800230a:	4013      	ands	r3, r2
 800230c:	2b04      	cmp	r3, #4
 800230e:	d00e      	beq.n	800232e <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002310:	4bc2      	ldr	r3, [pc, #776]	; (800261c <HAL_RCC_OscConfig+0x338>)
 8002312:	685b      	ldr	r3, [r3, #4]
 8002314:	220c      	movs	r2, #12
 8002316:	4013      	ands	r3, r2
 8002318:	2b08      	cmp	r3, #8
 800231a:	d117      	bne.n	800234c <HAL_RCC_OscConfig+0x68>
 800231c:	4bbf      	ldr	r3, [pc, #764]	; (800261c <HAL_RCC_OscConfig+0x338>)
 800231e:	685a      	ldr	r2, [r3, #4]
 8002320:	23c0      	movs	r3, #192	; 0xc0
 8002322:	025b      	lsls	r3, r3, #9
 8002324:	401a      	ands	r2, r3
 8002326:	2380      	movs	r3, #128	; 0x80
 8002328:	025b      	lsls	r3, r3, #9
 800232a:	429a      	cmp	r2, r3
 800232c:	d10e      	bne.n	800234c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800232e:	4bbb      	ldr	r3, [pc, #748]	; (800261c <HAL_RCC_OscConfig+0x338>)
 8002330:	681a      	ldr	r2, [r3, #0]
 8002332:	2380      	movs	r3, #128	; 0x80
 8002334:	029b      	lsls	r3, r3, #10
 8002336:	4013      	ands	r3, r2
 8002338:	d100      	bne.n	800233c <HAL_RCC_OscConfig+0x58>
 800233a:	e071      	b.n	8002420 <HAL_RCC_OscConfig+0x13c>
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	685b      	ldr	r3, [r3, #4]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d000      	beq.n	8002346 <HAL_RCC_OscConfig+0x62>
 8002344:	e06c      	b.n	8002420 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8002346:	2301      	movs	r3, #1
 8002348:	f000 fb4c 	bl	80029e4 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	2b01      	cmp	r3, #1
 8002352:	d107      	bne.n	8002364 <HAL_RCC_OscConfig+0x80>
 8002354:	4bb1      	ldr	r3, [pc, #708]	; (800261c <HAL_RCC_OscConfig+0x338>)
 8002356:	681a      	ldr	r2, [r3, #0]
 8002358:	4bb0      	ldr	r3, [pc, #704]	; (800261c <HAL_RCC_OscConfig+0x338>)
 800235a:	2180      	movs	r1, #128	; 0x80
 800235c:	0249      	lsls	r1, r1, #9
 800235e:	430a      	orrs	r2, r1
 8002360:	601a      	str	r2, [r3, #0]
 8002362:	e02f      	b.n	80023c4 <HAL_RCC_OscConfig+0xe0>
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d10c      	bne.n	8002386 <HAL_RCC_OscConfig+0xa2>
 800236c:	4bab      	ldr	r3, [pc, #684]	; (800261c <HAL_RCC_OscConfig+0x338>)
 800236e:	681a      	ldr	r2, [r3, #0]
 8002370:	4baa      	ldr	r3, [pc, #680]	; (800261c <HAL_RCC_OscConfig+0x338>)
 8002372:	49ab      	ldr	r1, [pc, #684]	; (8002620 <HAL_RCC_OscConfig+0x33c>)
 8002374:	400a      	ands	r2, r1
 8002376:	601a      	str	r2, [r3, #0]
 8002378:	4ba8      	ldr	r3, [pc, #672]	; (800261c <HAL_RCC_OscConfig+0x338>)
 800237a:	681a      	ldr	r2, [r3, #0]
 800237c:	4ba7      	ldr	r3, [pc, #668]	; (800261c <HAL_RCC_OscConfig+0x338>)
 800237e:	49a9      	ldr	r1, [pc, #676]	; (8002624 <HAL_RCC_OscConfig+0x340>)
 8002380:	400a      	ands	r2, r1
 8002382:	601a      	str	r2, [r3, #0]
 8002384:	e01e      	b.n	80023c4 <HAL_RCC_OscConfig+0xe0>
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	2b05      	cmp	r3, #5
 800238c:	d10e      	bne.n	80023ac <HAL_RCC_OscConfig+0xc8>
 800238e:	4ba3      	ldr	r3, [pc, #652]	; (800261c <HAL_RCC_OscConfig+0x338>)
 8002390:	681a      	ldr	r2, [r3, #0]
 8002392:	4ba2      	ldr	r3, [pc, #648]	; (800261c <HAL_RCC_OscConfig+0x338>)
 8002394:	2180      	movs	r1, #128	; 0x80
 8002396:	02c9      	lsls	r1, r1, #11
 8002398:	430a      	orrs	r2, r1
 800239a:	601a      	str	r2, [r3, #0]
 800239c:	4b9f      	ldr	r3, [pc, #636]	; (800261c <HAL_RCC_OscConfig+0x338>)
 800239e:	681a      	ldr	r2, [r3, #0]
 80023a0:	4b9e      	ldr	r3, [pc, #632]	; (800261c <HAL_RCC_OscConfig+0x338>)
 80023a2:	2180      	movs	r1, #128	; 0x80
 80023a4:	0249      	lsls	r1, r1, #9
 80023a6:	430a      	orrs	r2, r1
 80023a8:	601a      	str	r2, [r3, #0]
 80023aa:	e00b      	b.n	80023c4 <HAL_RCC_OscConfig+0xe0>
 80023ac:	4b9b      	ldr	r3, [pc, #620]	; (800261c <HAL_RCC_OscConfig+0x338>)
 80023ae:	681a      	ldr	r2, [r3, #0]
 80023b0:	4b9a      	ldr	r3, [pc, #616]	; (800261c <HAL_RCC_OscConfig+0x338>)
 80023b2:	499b      	ldr	r1, [pc, #620]	; (8002620 <HAL_RCC_OscConfig+0x33c>)
 80023b4:	400a      	ands	r2, r1
 80023b6:	601a      	str	r2, [r3, #0]
 80023b8:	4b98      	ldr	r3, [pc, #608]	; (800261c <HAL_RCC_OscConfig+0x338>)
 80023ba:	681a      	ldr	r2, [r3, #0]
 80023bc:	4b97      	ldr	r3, [pc, #604]	; (800261c <HAL_RCC_OscConfig+0x338>)
 80023be:	4999      	ldr	r1, [pc, #612]	; (8002624 <HAL_RCC_OscConfig+0x340>)
 80023c0:	400a      	ands	r2, r1
 80023c2:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d014      	beq.n	80023f6 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023cc:	f7fe ff36 	bl	800123c <HAL_GetTick>
 80023d0:	0003      	movs	r3, r0
 80023d2:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023d4:	e008      	b.n	80023e8 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80023d6:	f7fe ff31 	bl	800123c <HAL_GetTick>
 80023da:	0002      	movs	r2, r0
 80023dc:	69bb      	ldr	r3, [r7, #24]
 80023de:	1ad3      	subs	r3, r2, r3
 80023e0:	2b64      	cmp	r3, #100	; 0x64
 80023e2:	d901      	bls.n	80023e8 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 80023e4:	2303      	movs	r3, #3
 80023e6:	e2fd      	b.n	80029e4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023e8:	4b8c      	ldr	r3, [pc, #560]	; (800261c <HAL_RCC_OscConfig+0x338>)
 80023ea:	681a      	ldr	r2, [r3, #0]
 80023ec:	2380      	movs	r3, #128	; 0x80
 80023ee:	029b      	lsls	r3, r3, #10
 80023f0:	4013      	ands	r3, r2
 80023f2:	d0f0      	beq.n	80023d6 <HAL_RCC_OscConfig+0xf2>
 80023f4:	e015      	b.n	8002422 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023f6:	f7fe ff21 	bl	800123c <HAL_GetTick>
 80023fa:	0003      	movs	r3, r0
 80023fc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023fe:	e008      	b.n	8002412 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002400:	f7fe ff1c 	bl	800123c <HAL_GetTick>
 8002404:	0002      	movs	r2, r0
 8002406:	69bb      	ldr	r3, [r7, #24]
 8002408:	1ad3      	subs	r3, r2, r3
 800240a:	2b64      	cmp	r3, #100	; 0x64
 800240c:	d901      	bls.n	8002412 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 800240e:	2303      	movs	r3, #3
 8002410:	e2e8      	b.n	80029e4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002412:	4b82      	ldr	r3, [pc, #520]	; (800261c <HAL_RCC_OscConfig+0x338>)
 8002414:	681a      	ldr	r2, [r3, #0]
 8002416:	2380      	movs	r3, #128	; 0x80
 8002418:	029b      	lsls	r3, r3, #10
 800241a:	4013      	ands	r3, r2
 800241c:	d1f0      	bne.n	8002400 <HAL_RCC_OscConfig+0x11c>
 800241e:	e000      	b.n	8002422 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002420:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	2202      	movs	r2, #2
 8002428:	4013      	ands	r3, r2
 800242a:	d100      	bne.n	800242e <HAL_RCC_OscConfig+0x14a>
 800242c:	e06c      	b.n	8002508 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800242e:	4b7b      	ldr	r3, [pc, #492]	; (800261c <HAL_RCC_OscConfig+0x338>)
 8002430:	685b      	ldr	r3, [r3, #4]
 8002432:	220c      	movs	r2, #12
 8002434:	4013      	ands	r3, r2
 8002436:	d00e      	beq.n	8002456 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002438:	4b78      	ldr	r3, [pc, #480]	; (800261c <HAL_RCC_OscConfig+0x338>)
 800243a:	685b      	ldr	r3, [r3, #4]
 800243c:	220c      	movs	r2, #12
 800243e:	4013      	ands	r3, r2
 8002440:	2b08      	cmp	r3, #8
 8002442:	d11f      	bne.n	8002484 <HAL_RCC_OscConfig+0x1a0>
 8002444:	4b75      	ldr	r3, [pc, #468]	; (800261c <HAL_RCC_OscConfig+0x338>)
 8002446:	685a      	ldr	r2, [r3, #4]
 8002448:	23c0      	movs	r3, #192	; 0xc0
 800244a:	025b      	lsls	r3, r3, #9
 800244c:	401a      	ands	r2, r3
 800244e:	2380      	movs	r3, #128	; 0x80
 8002450:	021b      	lsls	r3, r3, #8
 8002452:	429a      	cmp	r2, r3
 8002454:	d116      	bne.n	8002484 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002456:	4b71      	ldr	r3, [pc, #452]	; (800261c <HAL_RCC_OscConfig+0x338>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	2202      	movs	r2, #2
 800245c:	4013      	ands	r3, r2
 800245e:	d005      	beq.n	800246c <HAL_RCC_OscConfig+0x188>
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	68db      	ldr	r3, [r3, #12]
 8002464:	2b01      	cmp	r3, #1
 8002466:	d001      	beq.n	800246c <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8002468:	2301      	movs	r3, #1
 800246a:	e2bb      	b.n	80029e4 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800246c:	4b6b      	ldr	r3, [pc, #428]	; (800261c <HAL_RCC_OscConfig+0x338>)
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	22f8      	movs	r2, #248	; 0xf8
 8002472:	4393      	bics	r3, r2
 8002474:	0019      	movs	r1, r3
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	691b      	ldr	r3, [r3, #16]
 800247a:	00da      	lsls	r2, r3, #3
 800247c:	4b67      	ldr	r3, [pc, #412]	; (800261c <HAL_RCC_OscConfig+0x338>)
 800247e:	430a      	orrs	r2, r1
 8002480:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002482:	e041      	b.n	8002508 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	68db      	ldr	r3, [r3, #12]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d024      	beq.n	80024d6 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800248c:	4b63      	ldr	r3, [pc, #396]	; (800261c <HAL_RCC_OscConfig+0x338>)
 800248e:	681a      	ldr	r2, [r3, #0]
 8002490:	4b62      	ldr	r3, [pc, #392]	; (800261c <HAL_RCC_OscConfig+0x338>)
 8002492:	2101      	movs	r1, #1
 8002494:	430a      	orrs	r2, r1
 8002496:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002498:	f7fe fed0 	bl	800123c <HAL_GetTick>
 800249c:	0003      	movs	r3, r0
 800249e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024a0:	e008      	b.n	80024b4 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80024a2:	f7fe fecb 	bl	800123c <HAL_GetTick>
 80024a6:	0002      	movs	r2, r0
 80024a8:	69bb      	ldr	r3, [r7, #24]
 80024aa:	1ad3      	subs	r3, r2, r3
 80024ac:	2b02      	cmp	r3, #2
 80024ae:	d901      	bls.n	80024b4 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80024b0:	2303      	movs	r3, #3
 80024b2:	e297      	b.n	80029e4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024b4:	4b59      	ldr	r3, [pc, #356]	; (800261c <HAL_RCC_OscConfig+0x338>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	2202      	movs	r2, #2
 80024ba:	4013      	ands	r3, r2
 80024bc:	d0f1      	beq.n	80024a2 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024be:	4b57      	ldr	r3, [pc, #348]	; (800261c <HAL_RCC_OscConfig+0x338>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	22f8      	movs	r2, #248	; 0xf8
 80024c4:	4393      	bics	r3, r2
 80024c6:	0019      	movs	r1, r3
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	691b      	ldr	r3, [r3, #16]
 80024cc:	00da      	lsls	r2, r3, #3
 80024ce:	4b53      	ldr	r3, [pc, #332]	; (800261c <HAL_RCC_OscConfig+0x338>)
 80024d0:	430a      	orrs	r2, r1
 80024d2:	601a      	str	r2, [r3, #0]
 80024d4:	e018      	b.n	8002508 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80024d6:	4b51      	ldr	r3, [pc, #324]	; (800261c <HAL_RCC_OscConfig+0x338>)
 80024d8:	681a      	ldr	r2, [r3, #0]
 80024da:	4b50      	ldr	r3, [pc, #320]	; (800261c <HAL_RCC_OscConfig+0x338>)
 80024dc:	2101      	movs	r1, #1
 80024de:	438a      	bics	r2, r1
 80024e0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024e2:	f7fe feab 	bl	800123c <HAL_GetTick>
 80024e6:	0003      	movs	r3, r0
 80024e8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024ea:	e008      	b.n	80024fe <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80024ec:	f7fe fea6 	bl	800123c <HAL_GetTick>
 80024f0:	0002      	movs	r2, r0
 80024f2:	69bb      	ldr	r3, [r7, #24]
 80024f4:	1ad3      	subs	r3, r2, r3
 80024f6:	2b02      	cmp	r3, #2
 80024f8:	d901      	bls.n	80024fe <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 80024fa:	2303      	movs	r3, #3
 80024fc:	e272      	b.n	80029e4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024fe:	4b47      	ldr	r3, [pc, #284]	; (800261c <HAL_RCC_OscConfig+0x338>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	2202      	movs	r2, #2
 8002504:	4013      	ands	r3, r2
 8002506:	d1f1      	bne.n	80024ec <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	2208      	movs	r2, #8
 800250e:	4013      	ands	r3, r2
 8002510:	d036      	beq.n	8002580 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	69db      	ldr	r3, [r3, #28]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d019      	beq.n	800254e <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800251a:	4b40      	ldr	r3, [pc, #256]	; (800261c <HAL_RCC_OscConfig+0x338>)
 800251c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800251e:	4b3f      	ldr	r3, [pc, #252]	; (800261c <HAL_RCC_OscConfig+0x338>)
 8002520:	2101      	movs	r1, #1
 8002522:	430a      	orrs	r2, r1
 8002524:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002526:	f7fe fe89 	bl	800123c <HAL_GetTick>
 800252a:	0003      	movs	r3, r0
 800252c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800252e:	e008      	b.n	8002542 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002530:	f7fe fe84 	bl	800123c <HAL_GetTick>
 8002534:	0002      	movs	r2, r0
 8002536:	69bb      	ldr	r3, [r7, #24]
 8002538:	1ad3      	subs	r3, r2, r3
 800253a:	2b02      	cmp	r3, #2
 800253c:	d901      	bls.n	8002542 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 800253e:	2303      	movs	r3, #3
 8002540:	e250      	b.n	80029e4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002542:	4b36      	ldr	r3, [pc, #216]	; (800261c <HAL_RCC_OscConfig+0x338>)
 8002544:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002546:	2202      	movs	r2, #2
 8002548:	4013      	ands	r3, r2
 800254a:	d0f1      	beq.n	8002530 <HAL_RCC_OscConfig+0x24c>
 800254c:	e018      	b.n	8002580 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800254e:	4b33      	ldr	r3, [pc, #204]	; (800261c <HAL_RCC_OscConfig+0x338>)
 8002550:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002552:	4b32      	ldr	r3, [pc, #200]	; (800261c <HAL_RCC_OscConfig+0x338>)
 8002554:	2101      	movs	r1, #1
 8002556:	438a      	bics	r2, r1
 8002558:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800255a:	f7fe fe6f 	bl	800123c <HAL_GetTick>
 800255e:	0003      	movs	r3, r0
 8002560:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002562:	e008      	b.n	8002576 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002564:	f7fe fe6a 	bl	800123c <HAL_GetTick>
 8002568:	0002      	movs	r2, r0
 800256a:	69bb      	ldr	r3, [r7, #24]
 800256c:	1ad3      	subs	r3, r2, r3
 800256e:	2b02      	cmp	r3, #2
 8002570:	d901      	bls.n	8002576 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8002572:	2303      	movs	r3, #3
 8002574:	e236      	b.n	80029e4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002576:	4b29      	ldr	r3, [pc, #164]	; (800261c <HAL_RCC_OscConfig+0x338>)
 8002578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800257a:	2202      	movs	r2, #2
 800257c:	4013      	ands	r3, r2
 800257e:	d1f1      	bne.n	8002564 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	2204      	movs	r2, #4
 8002586:	4013      	ands	r3, r2
 8002588:	d100      	bne.n	800258c <HAL_RCC_OscConfig+0x2a8>
 800258a:	e0b5      	b.n	80026f8 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 800258c:	201f      	movs	r0, #31
 800258e:	183b      	adds	r3, r7, r0
 8002590:	2200      	movs	r2, #0
 8002592:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002594:	4b21      	ldr	r3, [pc, #132]	; (800261c <HAL_RCC_OscConfig+0x338>)
 8002596:	69da      	ldr	r2, [r3, #28]
 8002598:	2380      	movs	r3, #128	; 0x80
 800259a:	055b      	lsls	r3, r3, #21
 800259c:	4013      	ands	r3, r2
 800259e:	d110      	bne.n	80025c2 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80025a0:	4b1e      	ldr	r3, [pc, #120]	; (800261c <HAL_RCC_OscConfig+0x338>)
 80025a2:	69da      	ldr	r2, [r3, #28]
 80025a4:	4b1d      	ldr	r3, [pc, #116]	; (800261c <HAL_RCC_OscConfig+0x338>)
 80025a6:	2180      	movs	r1, #128	; 0x80
 80025a8:	0549      	lsls	r1, r1, #21
 80025aa:	430a      	orrs	r2, r1
 80025ac:	61da      	str	r2, [r3, #28]
 80025ae:	4b1b      	ldr	r3, [pc, #108]	; (800261c <HAL_RCC_OscConfig+0x338>)
 80025b0:	69da      	ldr	r2, [r3, #28]
 80025b2:	2380      	movs	r3, #128	; 0x80
 80025b4:	055b      	lsls	r3, r3, #21
 80025b6:	4013      	ands	r3, r2
 80025b8:	60fb      	str	r3, [r7, #12]
 80025ba:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80025bc:	183b      	adds	r3, r7, r0
 80025be:	2201      	movs	r2, #1
 80025c0:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025c2:	4b19      	ldr	r3, [pc, #100]	; (8002628 <HAL_RCC_OscConfig+0x344>)
 80025c4:	681a      	ldr	r2, [r3, #0]
 80025c6:	2380      	movs	r3, #128	; 0x80
 80025c8:	005b      	lsls	r3, r3, #1
 80025ca:	4013      	ands	r3, r2
 80025cc:	d11a      	bne.n	8002604 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80025ce:	4b16      	ldr	r3, [pc, #88]	; (8002628 <HAL_RCC_OscConfig+0x344>)
 80025d0:	681a      	ldr	r2, [r3, #0]
 80025d2:	4b15      	ldr	r3, [pc, #84]	; (8002628 <HAL_RCC_OscConfig+0x344>)
 80025d4:	2180      	movs	r1, #128	; 0x80
 80025d6:	0049      	lsls	r1, r1, #1
 80025d8:	430a      	orrs	r2, r1
 80025da:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80025dc:	f7fe fe2e 	bl	800123c <HAL_GetTick>
 80025e0:	0003      	movs	r3, r0
 80025e2:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025e4:	e008      	b.n	80025f8 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025e6:	f7fe fe29 	bl	800123c <HAL_GetTick>
 80025ea:	0002      	movs	r2, r0
 80025ec:	69bb      	ldr	r3, [r7, #24]
 80025ee:	1ad3      	subs	r3, r2, r3
 80025f0:	2b64      	cmp	r3, #100	; 0x64
 80025f2:	d901      	bls.n	80025f8 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 80025f4:	2303      	movs	r3, #3
 80025f6:	e1f5      	b.n	80029e4 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025f8:	4b0b      	ldr	r3, [pc, #44]	; (8002628 <HAL_RCC_OscConfig+0x344>)
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	2380      	movs	r3, #128	; 0x80
 80025fe:	005b      	lsls	r3, r3, #1
 8002600:	4013      	ands	r3, r2
 8002602:	d0f0      	beq.n	80025e6 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	689b      	ldr	r3, [r3, #8]
 8002608:	2b01      	cmp	r3, #1
 800260a:	d10f      	bne.n	800262c <HAL_RCC_OscConfig+0x348>
 800260c:	4b03      	ldr	r3, [pc, #12]	; (800261c <HAL_RCC_OscConfig+0x338>)
 800260e:	6a1a      	ldr	r2, [r3, #32]
 8002610:	4b02      	ldr	r3, [pc, #8]	; (800261c <HAL_RCC_OscConfig+0x338>)
 8002612:	2101      	movs	r1, #1
 8002614:	430a      	orrs	r2, r1
 8002616:	621a      	str	r2, [r3, #32]
 8002618:	e036      	b.n	8002688 <HAL_RCC_OscConfig+0x3a4>
 800261a:	46c0      	nop			; (mov r8, r8)
 800261c:	40021000 	.word	0x40021000
 8002620:	fffeffff 	.word	0xfffeffff
 8002624:	fffbffff 	.word	0xfffbffff
 8002628:	40007000 	.word	0x40007000
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	689b      	ldr	r3, [r3, #8]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d10c      	bne.n	800264e <HAL_RCC_OscConfig+0x36a>
 8002634:	4bca      	ldr	r3, [pc, #808]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 8002636:	6a1a      	ldr	r2, [r3, #32]
 8002638:	4bc9      	ldr	r3, [pc, #804]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 800263a:	2101      	movs	r1, #1
 800263c:	438a      	bics	r2, r1
 800263e:	621a      	str	r2, [r3, #32]
 8002640:	4bc7      	ldr	r3, [pc, #796]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 8002642:	6a1a      	ldr	r2, [r3, #32]
 8002644:	4bc6      	ldr	r3, [pc, #792]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 8002646:	2104      	movs	r1, #4
 8002648:	438a      	bics	r2, r1
 800264a:	621a      	str	r2, [r3, #32]
 800264c:	e01c      	b.n	8002688 <HAL_RCC_OscConfig+0x3a4>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	689b      	ldr	r3, [r3, #8]
 8002652:	2b05      	cmp	r3, #5
 8002654:	d10c      	bne.n	8002670 <HAL_RCC_OscConfig+0x38c>
 8002656:	4bc2      	ldr	r3, [pc, #776]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 8002658:	6a1a      	ldr	r2, [r3, #32]
 800265a:	4bc1      	ldr	r3, [pc, #772]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 800265c:	2104      	movs	r1, #4
 800265e:	430a      	orrs	r2, r1
 8002660:	621a      	str	r2, [r3, #32]
 8002662:	4bbf      	ldr	r3, [pc, #764]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 8002664:	6a1a      	ldr	r2, [r3, #32]
 8002666:	4bbe      	ldr	r3, [pc, #760]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 8002668:	2101      	movs	r1, #1
 800266a:	430a      	orrs	r2, r1
 800266c:	621a      	str	r2, [r3, #32]
 800266e:	e00b      	b.n	8002688 <HAL_RCC_OscConfig+0x3a4>
 8002670:	4bbb      	ldr	r3, [pc, #748]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 8002672:	6a1a      	ldr	r2, [r3, #32]
 8002674:	4bba      	ldr	r3, [pc, #744]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 8002676:	2101      	movs	r1, #1
 8002678:	438a      	bics	r2, r1
 800267a:	621a      	str	r2, [r3, #32]
 800267c:	4bb8      	ldr	r3, [pc, #736]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 800267e:	6a1a      	ldr	r2, [r3, #32]
 8002680:	4bb7      	ldr	r3, [pc, #732]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 8002682:	2104      	movs	r1, #4
 8002684:	438a      	bics	r2, r1
 8002686:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	689b      	ldr	r3, [r3, #8]
 800268c:	2b00      	cmp	r3, #0
 800268e:	d014      	beq.n	80026ba <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002690:	f7fe fdd4 	bl	800123c <HAL_GetTick>
 8002694:	0003      	movs	r3, r0
 8002696:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002698:	e009      	b.n	80026ae <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800269a:	f7fe fdcf 	bl	800123c <HAL_GetTick>
 800269e:	0002      	movs	r2, r0
 80026a0:	69bb      	ldr	r3, [r7, #24]
 80026a2:	1ad3      	subs	r3, r2, r3
 80026a4:	4aaf      	ldr	r2, [pc, #700]	; (8002964 <HAL_RCC_OscConfig+0x680>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d901      	bls.n	80026ae <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80026aa:	2303      	movs	r3, #3
 80026ac:	e19a      	b.n	80029e4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026ae:	4bac      	ldr	r3, [pc, #688]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 80026b0:	6a1b      	ldr	r3, [r3, #32]
 80026b2:	2202      	movs	r2, #2
 80026b4:	4013      	ands	r3, r2
 80026b6:	d0f0      	beq.n	800269a <HAL_RCC_OscConfig+0x3b6>
 80026b8:	e013      	b.n	80026e2 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026ba:	f7fe fdbf 	bl	800123c <HAL_GetTick>
 80026be:	0003      	movs	r3, r0
 80026c0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026c2:	e009      	b.n	80026d8 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80026c4:	f7fe fdba 	bl	800123c <HAL_GetTick>
 80026c8:	0002      	movs	r2, r0
 80026ca:	69bb      	ldr	r3, [r7, #24]
 80026cc:	1ad3      	subs	r3, r2, r3
 80026ce:	4aa5      	ldr	r2, [pc, #660]	; (8002964 <HAL_RCC_OscConfig+0x680>)
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d901      	bls.n	80026d8 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80026d4:	2303      	movs	r3, #3
 80026d6:	e185      	b.n	80029e4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026d8:	4ba1      	ldr	r3, [pc, #644]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 80026da:	6a1b      	ldr	r3, [r3, #32]
 80026dc:	2202      	movs	r2, #2
 80026de:	4013      	ands	r3, r2
 80026e0:	d1f0      	bne.n	80026c4 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80026e2:	231f      	movs	r3, #31
 80026e4:	18fb      	adds	r3, r7, r3
 80026e6:	781b      	ldrb	r3, [r3, #0]
 80026e8:	2b01      	cmp	r3, #1
 80026ea:	d105      	bne.n	80026f8 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026ec:	4b9c      	ldr	r3, [pc, #624]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 80026ee:	69da      	ldr	r2, [r3, #28]
 80026f0:	4b9b      	ldr	r3, [pc, #620]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 80026f2:	499d      	ldr	r1, [pc, #628]	; (8002968 <HAL_RCC_OscConfig+0x684>)
 80026f4:	400a      	ands	r2, r1
 80026f6:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	2210      	movs	r2, #16
 80026fe:	4013      	ands	r3, r2
 8002700:	d063      	beq.n	80027ca <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	695b      	ldr	r3, [r3, #20]
 8002706:	2b01      	cmp	r3, #1
 8002708:	d12a      	bne.n	8002760 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800270a:	4b95      	ldr	r3, [pc, #596]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 800270c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800270e:	4b94      	ldr	r3, [pc, #592]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 8002710:	2104      	movs	r1, #4
 8002712:	430a      	orrs	r2, r1
 8002714:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8002716:	4b92      	ldr	r3, [pc, #584]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 8002718:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800271a:	4b91      	ldr	r3, [pc, #580]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 800271c:	2101      	movs	r1, #1
 800271e:	430a      	orrs	r2, r1
 8002720:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002722:	f7fe fd8b 	bl	800123c <HAL_GetTick>
 8002726:	0003      	movs	r3, r0
 8002728:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800272a:	e008      	b.n	800273e <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800272c:	f7fe fd86 	bl	800123c <HAL_GetTick>
 8002730:	0002      	movs	r2, r0
 8002732:	69bb      	ldr	r3, [r7, #24]
 8002734:	1ad3      	subs	r3, r2, r3
 8002736:	2b02      	cmp	r3, #2
 8002738:	d901      	bls.n	800273e <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 800273a:	2303      	movs	r3, #3
 800273c:	e152      	b.n	80029e4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 800273e:	4b88      	ldr	r3, [pc, #544]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 8002740:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002742:	2202      	movs	r2, #2
 8002744:	4013      	ands	r3, r2
 8002746:	d0f1      	beq.n	800272c <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002748:	4b85      	ldr	r3, [pc, #532]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 800274a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800274c:	22f8      	movs	r2, #248	; 0xf8
 800274e:	4393      	bics	r3, r2
 8002750:	0019      	movs	r1, r3
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	699b      	ldr	r3, [r3, #24]
 8002756:	00da      	lsls	r2, r3, #3
 8002758:	4b81      	ldr	r3, [pc, #516]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 800275a:	430a      	orrs	r2, r1
 800275c:	635a      	str	r2, [r3, #52]	; 0x34
 800275e:	e034      	b.n	80027ca <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	695b      	ldr	r3, [r3, #20]
 8002764:	3305      	adds	r3, #5
 8002766:	d111      	bne.n	800278c <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8002768:	4b7d      	ldr	r3, [pc, #500]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 800276a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800276c:	4b7c      	ldr	r3, [pc, #496]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 800276e:	2104      	movs	r1, #4
 8002770:	438a      	bics	r2, r1
 8002772:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002774:	4b7a      	ldr	r3, [pc, #488]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 8002776:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002778:	22f8      	movs	r2, #248	; 0xf8
 800277a:	4393      	bics	r3, r2
 800277c:	0019      	movs	r1, r3
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	699b      	ldr	r3, [r3, #24]
 8002782:	00da      	lsls	r2, r3, #3
 8002784:	4b76      	ldr	r3, [pc, #472]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 8002786:	430a      	orrs	r2, r1
 8002788:	635a      	str	r2, [r3, #52]	; 0x34
 800278a:	e01e      	b.n	80027ca <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800278c:	4b74      	ldr	r3, [pc, #464]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 800278e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002790:	4b73      	ldr	r3, [pc, #460]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 8002792:	2104      	movs	r1, #4
 8002794:	430a      	orrs	r2, r1
 8002796:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8002798:	4b71      	ldr	r3, [pc, #452]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 800279a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800279c:	4b70      	ldr	r3, [pc, #448]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 800279e:	2101      	movs	r1, #1
 80027a0:	438a      	bics	r2, r1
 80027a2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80027a4:	f7fe fd4a 	bl	800123c <HAL_GetTick>
 80027a8:	0003      	movs	r3, r0
 80027aa:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80027ac:	e008      	b.n	80027c0 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80027ae:	f7fe fd45 	bl	800123c <HAL_GetTick>
 80027b2:	0002      	movs	r2, r0
 80027b4:	69bb      	ldr	r3, [r7, #24]
 80027b6:	1ad3      	subs	r3, r2, r3
 80027b8:	2b02      	cmp	r3, #2
 80027ba:	d901      	bls.n	80027c0 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 80027bc:	2303      	movs	r3, #3
 80027be:	e111      	b.n	80029e4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80027c0:	4b67      	ldr	r3, [pc, #412]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 80027c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027c4:	2202      	movs	r2, #2
 80027c6:	4013      	ands	r3, r2
 80027c8:	d1f1      	bne.n	80027ae <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	2220      	movs	r2, #32
 80027d0:	4013      	ands	r3, r2
 80027d2:	d05c      	beq.n	800288e <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80027d4:	4b62      	ldr	r3, [pc, #392]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	220c      	movs	r2, #12
 80027da:	4013      	ands	r3, r2
 80027dc:	2b0c      	cmp	r3, #12
 80027de:	d00e      	beq.n	80027fe <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80027e0:	4b5f      	ldr	r3, [pc, #380]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 80027e2:	685b      	ldr	r3, [r3, #4]
 80027e4:	220c      	movs	r2, #12
 80027e6:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80027e8:	2b08      	cmp	r3, #8
 80027ea:	d114      	bne.n	8002816 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80027ec:	4b5c      	ldr	r3, [pc, #368]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 80027ee:	685a      	ldr	r2, [r3, #4]
 80027f0:	23c0      	movs	r3, #192	; 0xc0
 80027f2:	025b      	lsls	r3, r3, #9
 80027f4:	401a      	ands	r2, r3
 80027f6:	23c0      	movs	r3, #192	; 0xc0
 80027f8:	025b      	lsls	r3, r3, #9
 80027fa:	429a      	cmp	r2, r3
 80027fc:	d10b      	bne.n	8002816 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80027fe:	4b58      	ldr	r3, [pc, #352]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 8002800:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002802:	2380      	movs	r3, #128	; 0x80
 8002804:	029b      	lsls	r3, r3, #10
 8002806:	4013      	ands	r3, r2
 8002808:	d040      	beq.n	800288c <HAL_RCC_OscConfig+0x5a8>
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6a1b      	ldr	r3, [r3, #32]
 800280e:	2b01      	cmp	r3, #1
 8002810:	d03c      	beq.n	800288c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8002812:	2301      	movs	r3, #1
 8002814:	e0e6      	b.n	80029e4 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6a1b      	ldr	r3, [r3, #32]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d01b      	beq.n	8002856 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 800281e:	4b50      	ldr	r3, [pc, #320]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 8002820:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002822:	4b4f      	ldr	r3, [pc, #316]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 8002824:	2180      	movs	r1, #128	; 0x80
 8002826:	0249      	lsls	r1, r1, #9
 8002828:	430a      	orrs	r2, r1
 800282a:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800282c:	f7fe fd06 	bl	800123c <HAL_GetTick>
 8002830:	0003      	movs	r3, r0
 8002832:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002834:	e008      	b.n	8002848 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002836:	f7fe fd01 	bl	800123c <HAL_GetTick>
 800283a:	0002      	movs	r2, r0
 800283c:	69bb      	ldr	r3, [r7, #24]
 800283e:	1ad3      	subs	r3, r2, r3
 8002840:	2b02      	cmp	r3, #2
 8002842:	d901      	bls.n	8002848 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8002844:	2303      	movs	r3, #3
 8002846:	e0cd      	b.n	80029e4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002848:	4b45      	ldr	r3, [pc, #276]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 800284a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800284c:	2380      	movs	r3, #128	; 0x80
 800284e:	029b      	lsls	r3, r3, #10
 8002850:	4013      	ands	r3, r2
 8002852:	d0f0      	beq.n	8002836 <HAL_RCC_OscConfig+0x552>
 8002854:	e01b      	b.n	800288e <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8002856:	4b42      	ldr	r3, [pc, #264]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 8002858:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800285a:	4b41      	ldr	r3, [pc, #260]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 800285c:	4943      	ldr	r1, [pc, #268]	; (800296c <HAL_RCC_OscConfig+0x688>)
 800285e:	400a      	ands	r2, r1
 8002860:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002862:	f7fe fceb 	bl	800123c <HAL_GetTick>
 8002866:	0003      	movs	r3, r0
 8002868:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800286a:	e008      	b.n	800287e <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800286c:	f7fe fce6 	bl	800123c <HAL_GetTick>
 8002870:	0002      	movs	r2, r0
 8002872:	69bb      	ldr	r3, [r7, #24]
 8002874:	1ad3      	subs	r3, r2, r3
 8002876:	2b02      	cmp	r3, #2
 8002878:	d901      	bls.n	800287e <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 800287a:	2303      	movs	r3, #3
 800287c:	e0b2      	b.n	80029e4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800287e:	4b38      	ldr	r3, [pc, #224]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 8002880:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002882:	2380      	movs	r3, #128	; 0x80
 8002884:	029b      	lsls	r3, r3, #10
 8002886:	4013      	ands	r3, r2
 8002888:	d1f0      	bne.n	800286c <HAL_RCC_OscConfig+0x588>
 800288a:	e000      	b.n	800288e <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800288c:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002892:	2b00      	cmp	r3, #0
 8002894:	d100      	bne.n	8002898 <HAL_RCC_OscConfig+0x5b4>
 8002896:	e0a4      	b.n	80029e2 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002898:	4b31      	ldr	r3, [pc, #196]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	220c      	movs	r2, #12
 800289e:	4013      	ands	r3, r2
 80028a0:	2b08      	cmp	r3, #8
 80028a2:	d100      	bne.n	80028a6 <HAL_RCC_OscConfig+0x5c2>
 80028a4:	e078      	b.n	8002998 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028aa:	2b02      	cmp	r3, #2
 80028ac:	d14c      	bne.n	8002948 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028ae:	4b2c      	ldr	r3, [pc, #176]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 80028b0:	681a      	ldr	r2, [r3, #0]
 80028b2:	4b2b      	ldr	r3, [pc, #172]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 80028b4:	492e      	ldr	r1, [pc, #184]	; (8002970 <HAL_RCC_OscConfig+0x68c>)
 80028b6:	400a      	ands	r2, r1
 80028b8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028ba:	f7fe fcbf 	bl	800123c <HAL_GetTick>
 80028be:	0003      	movs	r3, r0
 80028c0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028c2:	e008      	b.n	80028d6 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028c4:	f7fe fcba 	bl	800123c <HAL_GetTick>
 80028c8:	0002      	movs	r2, r0
 80028ca:	69bb      	ldr	r3, [r7, #24]
 80028cc:	1ad3      	subs	r3, r2, r3
 80028ce:	2b02      	cmp	r3, #2
 80028d0:	d901      	bls.n	80028d6 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 80028d2:	2303      	movs	r3, #3
 80028d4:	e086      	b.n	80029e4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028d6:	4b22      	ldr	r3, [pc, #136]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 80028d8:	681a      	ldr	r2, [r3, #0]
 80028da:	2380      	movs	r3, #128	; 0x80
 80028dc:	049b      	lsls	r3, r3, #18
 80028de:	4013      	ands	r3, r2
 80028e0:	d1f0      	bne.n	80028c4 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028e2:	4b1f      	ldr	r3, [pc, #124]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 80028e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028e6:	220f      	movs	r2, #15
 80028e8:	4393      	bics	r3, r2
 80028ea:	0019      	movs	r1, r3
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80028f0:	4b1b      	ldr	r3, [pc, #108]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 80028f2:	430a      	orrs	r2, r1
 80028f4:	62da      	str	r2, [r3, #44]	; 0x2c
 80028f6:	4b1a      	ldr	r3, [pc, #104]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	4a1e      	ldr	r2, [pc, #120]	; (8002974 <HAL_RCC_OscConfig+0x690>)
 80028fc:	4013      	ands	r3, r2
 80028fe:	0019      	movs	r1, r3
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002908:	431a      	orrs	r2, r3
 800290a:	4b15      	ldr	r3, [pc, #84]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 800290c:	430a      	orrs	r2, r1
 800290e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002910:	4b13      	ldr	r3, [pc, #76]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 8002912:	681a      	ldr	r2, [r3, #0]
 8002914:	4b12      	ldr	r3, [pc, #72]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 8002916:	2180      	movs	r1, #128	; 0x80
 8002918:	0449      	lsls	r1, r1, #17
 800291a:	430a      	orrs	r2, r1
 800291c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800291e:	f7fe fc8d 	bl	800123c <HAL_GetTick>
 8002922:	0003      	movs	r3, r0
 8002924:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002926:	e008      	b.n	800293a <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002928:	f7fe fc88 	bl	800123c <HAL_GetTick>
 800292c:	0002      	movs	r2, r0
 800292e:	69bb      	ldr	r3, [r7, #24]
 8002930:	1ad3      	subs	r3, r2, r3
 8002932:	2b02      	cmp	r3, #2
 8002934:	d901      	bls.n	800293a <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 8002936:	2303      	movs	r3, #3
 8002938:	e054      	b.n	80029e4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800293a:	4b09      	ldr	r3, [pc, #36]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 800293c:	681a      	ldr	r2, [r3, #0]
 800293e:	2380      	movs	r3, #128	; 0x80
 8002940:	049b      	lsls	r3, r3, #18
 8002942:	4013      	ands	r3, r2
 8002944:	d0f0      	beq.n	8002928 <HAL_RCC_OscConfig+0x644>
 8002946:	e04c      	b.n	80029e2 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002948:	4b05      	ldr	r3, [pc, #20]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 800294a:	681a      	ldr	r2, [r3, #0]
 800294c:	4b04      	ldr	r3, [pc, #16]	; (8002960 <HAL_RCC_OscConfig+0x67c>)
 800294e:	4908      	ldr	r1, [pc, #32]	; (8002970 <HAL_RCC_OscConfig+0x68c>)
 8002950:	400a      	ands	r2, r1
 8002952:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002954:	f7fe fc72 	bl	800123c <HAL_GetTick>
 8002958:	0003      	movs	r3, r0
 800295a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800295c:	e015      	b.n	800298a <HAL_RCC_OscConfig+0x6a6>
 800295e:	46c0      	nop			; (mov r8, r8)
 8002960:	40021000 	.word	0x40021000
 8002964:	00001388 	.word	0x00001388
 8002968:	efffffff 	.word	0xefffffff
 800296c:	fffeffff 	.word	0xfffeffff
 8002970:	feffffff 	.word	0xfeffffff
 8002974:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002978:	f7fe fc60 	bl	800123c <HAL_GetTick>
 800297c:	0002      	movs	r2, r0
 800297e:	69bb      	ldr	r3, [r7, #24]
 8002980:	1ad3      	subs	r3, r2, r3
 8002982:	2b02      	cmp	r3, #2
 8002984:	d901      	bls.n	800298a <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8002986:	2303      	movs	r3, #3
 8002988:	e02c      	b.n	80029e4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800298a:	4b18      	ldr	r3, [pc, #96]	; (80029ec <HAL_RCC_OscConfig+0x708>)
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	2380      	movs	r3, #128	; 0x80
 8002990:	049b      	lsls	r3, r3, #18
 8002992:	4013      	ands	r3, r2
 8002994:	d1f0      	bne.n	8002978 <HAL_RCC_OscConfig+0x694>
 8002996:	e024      	b.n	80029e2 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800299c:	2b01      	cmp	r3, #1
 800299e:	d101      	bne.n	80029a4 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 80029a0:	2301      	movs	r3, #1
 80029a2:	e01f      	b.n	80029e4 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 80029a4:	4b11      	ldr	r3, [pc, #68]	; (80029ec <HAL_RCC_OscConfig+0x708>)
 80029a6:	685b      	ldr	r3, [r3, #4]
 80029a8:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80029aa:	4b10      	ldr	r3, [pc, #64]	; (80029ec <HAL_RCC_OscConfig+0x708>)
 80029ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029ae:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80029b0:	697a      	ldr	r2, [r7, #20]
 80029b2:	23c0      	movs	r3, #192	; 0xc0
 80029b4:	025b      	lsls	r3, r3, #9
 80029b6:	401a      	ands	r2, r3
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029bc:	429a      	cmp	r2, r3
 80029be:	d10e      	bne.n	80029de <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80029c0:	693b      	ldr	r3, [r7, #16]
 80029c2:	220f      	movs	r2, #15
 80029c4:	401a      	ands	r2, r3
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80029ca:	429a      	cmp	r2, r3
 80029cc:	d107      	bne.n	80029de <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80029ce:	697a      	ldr	r2, [r7, #20]
 80029d0:	23f0      	movs	r3, #240	; 0xf0
 80029d2:	039b      	lsls	r3, r3, #14
 80029d4:	401a      	ands	r2, r3
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80029da:	429a      	cmp	r2, r3
 80029dc:	d001      	beq.n	80029e2 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 80029de:	2301      	movs	r3, #1
 80029e0:	e000      	b.n	80029e4 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 80029e2:	2300      	movs	r3, #0
}
 80029e4:	0018      	movs	r0, r3
 80029e6:	46bd      	mov	sp, r7
 80029e8:	b008      	add	sp, #32
 80029ea:	bd80      	pop	{r7, pc}
 80029ec:	40021000 	.word	0x40021000

080029f0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b084      	sub	sp, #16
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
 80029f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d101      	bne.n	8002a04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a00:	2301      	movs	r3, #1
 8002a02:	e0bf      	b.n	8002b84 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002a04:	4b61      	ldr	r3, [pc, #388]	; (8002b8c <HAL_RCC_ClockConfig+0x19c>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	2201      	movs	r2, #1
 8002a0a:	4013      	ands	r3, r2
 8002a0c:	683a      	ldr	r2, [r7, #0]
 8002a0e:	429a      	cmp	r2, r3
 8002a10:	d911      	bls.n	8002a36 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a12:	4b5e      	ldr	r3, [pc, #376]	; (8002b8c <HAL_RCC_ClockConfig+0x19c>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	2201      	movs	r2, #1
 8002a18:	4393      	bics	r3, r2
 8002a1a:	0019      	movs	r1, r3
 8002a1c:	4b5b      	ldr	r3, [pc, #364]	; (8002b8c <HAL_RCC_ClockConfig+0x19c>)
 8002a1e:	683a      	ldr	r2, [r7, #0]
 8002a20:	430a      	orrs	r2, r1
 8002a22:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a24:	4b59      	ldr	r3, [pc, #356]	; (8002b8c <HAL_RCC_ClockConfig+0x19c>)
 8002a26:	681b      	ldr	r3, [r3, #0]
 8002a28:	2201      	movs	r2, #1
 8002a2a:	4013      	ands	r3, r2
 8002a2c:	683a      	ldr	r2, [r7, #0]
 8002a2e:	429a      	cmp	r2, r3
 8002a30:	d001      	beq.n	8002a36 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8002a32:	2301      	movs	r3, #1
 8002a34:	e0a6      	b.n	8002b84 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	2202      	movs	r2, #2
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	d015      	beq.n	8002a6c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	2204      	movs	r2, #4
 8002a46:	4013      	ands	r3, r2
 8002a48:	d006      	beq.n	8002a58 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8002a4a:	4b51      	ldr	r3, [pc, #324]	; (8002b90 <HAL_RCC_ClockConfig+0x1a0>)
 8002a4c:	685a      	ldr	r2, [r3, #4]
 8002a4e:	4b50      	ldr	r3, [pc, #320]	; (8002b90 <HAL_RCC_ClockConfig+0x1a0>)
 8002a50:	21e0      	movs	r1, #224	; 0xe0
 8002a52:	00c9      	lsls	r1, r1, #3
 8002a54:	430a      	orrs	r2, r1
 8002a56:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a58:	4b4d      	ldr	r3, [pc, #308]	; (8002b90 <HAL_RCC_ClockConfig+0x1a0>)
 8002a5a:	685b      	ldr	r3, [r3, #4]
 8002a5c:	22f0      	movs	r2, #240	; 0xf0
 8002a5e:	4393      	bics	r3, r2
 8002a60:	0019      	movs	r1, r3
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	689a      	ldr	r2, [r3, #8]
 8002a66:	4b4a      	ldr	r3, [pc, #296]	; (8002b90 <HAL_RCC_ClockConfig+0x1a0>)
 8002a68:	430a      	orrs	r2, r1
 8002a6a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	2201      	movs	r2, #1
 8002a72:	4013      	ands	r3, r2
 8002a74:	d04c      	beq.n	8002b10 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	2b01      	cmp	r3, #1
 8002a7c:	d107      	bne.n	8002a8e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a7e:	4b44      	ldr	r3, [pc, #272]	; (8002b90 <HAL_RCC_ClockConfig+0x1a0>)
 8002a80:	681a      	ldr	r2, [r3, #0]
 8002a82:	2380      	movs	r3, #128	; 0x80
 8002a84:	029b      	lsls	r3, r3, #10
 8002a86:	4013      	ands	r3, r2
 8002a88:	d120      	bne.n	8002acc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	e07a      	b.n	8002b84 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	685b      	ldr	r3, [r3, #4]
 8002a92:	2b02      	cmp	r3, #2
 8002a94:	d107      	bne.n	8002aa6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a96:	4b3e      	ldr	r3, [pc, #248]	; (8002b90 <HAL_RCC_ClockConfig+0x1a0>)
 8002a98:	681a      	ldr	r2, [r3, #0]
 8002a9a:	2380      	movs	r3, #128	; 0x80
 8002a9c:	049b      	lsls	r3, r3, #18
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	d114      	bne.n	8002acc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	e06e      	b.n	8002b84 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	685b      	ldr	r3, [r3, #4]
 8002aaa:	2b03      	cmp	r3, #3
 8002aac:	d107      	bne.n	8002abe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002aae:	4b38      	ldr	r3, [pc, #224]	; (8002b90 <HAL_RCC_ClockConfig+0x1a0>)
 8002ab0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002ab2:	2380      	movs	r3, #128	; 0x80
 8002ab4:	029b      	lsls	r3, r3, #10
 8002ab6:	4013      	ands	r3, r2
 8002ab8:	d108      	bne.n	8002acc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002aba:	2301      	movs	r3, #1
 8002abc:	e062      	b.n	8002b84 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002abe:	4b34      	ldr	r3, [pc, #208]	; (8002b90 <HAL_RCC_ClockConfig+0x1a0>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	2202      	movs	r2, #2
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	d101      	bne.n	8002acc <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002ac8:	2301      	movs	r3, #1
 8002aca:	e05b      	b.n	8002b84 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002acc:	4b30      	ldr	r3, [pc, #192]	; (8002b90 <HAL_RCC_ClockConfig+0x1a0>)
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	2203      	movs	r2, #3
 8002ad2:	4393      	bics	r3, r2
 8002ad4:	0019      	movs	r1, r3
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	685a      	ldr	r2, [r3, #4]
 8002ada:	4b2d      	ldr	r3, [pc, #180]	; (8002b90 <HAL_RCC_ClockConfig+0x1a0>)
 8002adc:	430a      	orrs	r2, r1
 8002ade:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ae0:	f7fe fbac 	bl	800123c <HAL_GetTick>
 8002ae4:	0003      	movs	r3, r0
 8002ae6:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002ae8:	e009      	b.n	8002afe <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002aea:	f7fe fba7 	bl	800123c <HAL_GetTick>
 8002aee:	0002      	movs	r2, r0
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	1ad3      	subs	r3, r2, r3
 8002af4:	4a27      	ldr	r2, [pc, #156]	; (8002b94 <HAL_RCC_ClockConfig+0x1a4>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d901      	bls.n	8002afe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002afa:	2303      	movs	r3, #3
 8002afc:	e042      	b.n	8002b84 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002afe:	4b24      	ldr	r3, [pc, #144]	; (8002b90 <HAL_RCC_ClockConfig+0x1a0>)
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	220c      	movs	r2, #12
 8002b04:	401a      	ands	r2, r3
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	685b      	ldr	r3, [r3, #4]
 8002b0a:	009b      	lsls	r3, r3, #2
 8002b0c:	429a      	cmp	r2, r3
 8002b0e:	d1ec      	bne.n	8002aea <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b10:	4b1e      	ldr	r3, [pc, #120]	; (8002b8c <HAL_RCC_ClockConfig+0x19c>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	2201      	movs	r2, #1
 8002b16:	4013      	ands	r3, r2
 8002b18:	683a      	ldr	r2, [r7, #0]
 8002b1a:	429a      	cmp	r2, r3
 8002b1c:	d211      	bcs.n	8002b42 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b1e:	4b1b      	ldr	r3, [pc, #108]	; (8002b8c <HAL_RCC_ClockConfig+0x19c>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	2201      	movs	r2, #1
 8002b24:	4393      	bics	r3, r2
 8002b26:	0019      	movs	r1, r3
 8002b28:	4b18      	ldr	r3, [pc, #96]	; (8002b8c <HAL_RCC_ClockConfig+0x19c>)
 8002b2a:	683a      	ldr	r2, [r7, #0]
 8002b2c:	430a      	orrs	r2, r1
 8002b2e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b30:	4b16      	ldr	r3, [pc, #88]	; (8002b8c <HAL_RCC_ClockConfig+0x19c>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	2201      	movs	r2, #1
 8002b36:	4013      	ands	r3, r2
 8002b38:	683a      	ldr	r2, [r7, #0]
 8002b3a:	429a      	cmp	r2, r3
 8002b3c:	d001      	beq.n	8002b42 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
 8002b40:	e020      	b.n	8002b84 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	2204      	movs	r2, #4
 8002b48:	4013      	ands	r3, r2
 8002b4a:	d009      	beq.n	8002b60 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002b4c:	4b10      	ldr	r3, [pc, #64]	; (8002b90 <HAL_RCC_ClockConfig+0x1a0>)
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	4a11      	ldr	r2, [pc, #68]	; (8002b98 <HAL_RCC_ClockConfig+0x1a8>)
 8002b52:	4013      	ands	r3, r2
 8002b54:	0019      	movs	r1, r3
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	68da      	ldr	r2, [r3, #12]
 8002b5a:	4b0d      	ldr	r3, [pc, #52]	; (8002b90 <HAL_RCC_ClockConfig+0x1a0>)
 8002b5c:	430a      	orrs	r2, r1
 8002b5e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002b60:	f000 f820 	bl	8002ba4 <HAL_RCC_GetSysClockFreq>
 8002b64:	0001      	movs	r1, r0
 8002b66:	4b0a      	ldr	r3, [pc, #40]	; (8002b90 <HAL_RCC_ClockConfig+0x1a0>)
 8002b68:	685b      	ldr	r3, [r3, #4]
 8002b6a:	091b      	lsrs	r3, r3, #4
 8002b6c:	220f      	movs	r2, #15
 8002b6e:	4013      	ands	r3, r2
 8002b70:	4a0a      	ldr	r2, [pc, #40]	; (8002b9c <HAL_RCC_ClockConfig+0x1ac>)
 8002b72:	5cd3      	ldrb	r3, [r2, r3]
 8002b74:	000a      	movs	r2, r1
 8002b76:	40da      	lsrs	r2, r3
 8002b78:	4b09      	ldr	r3, [pc, #36]	; (8002ba0 <HAL_RCC_ClockConfig+0x1b0>)
 8002b7a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002b7c:	2000      	movs	r0, #0
 8002b7e:	f7fe fb17 	bl	80011b0 <HAL_InitTick>
  
  return HAL_OK;
 8002b82:	2300      	movs	r3, #0
}
 8002b84:	0018      	movs	r0, r3
 8002b86:	46bd      	mov	sp, r7
 8002b88:	b004      	add	sp, #16
 8002b8a:	bd80      	pop	{r7, pc}
 8002b8c:	40022000 	.word	0x40022000
 8002b90:	40021000 	.word	0x40021000
 8002b94:	00001388 	.word	0x00001388
 8002b98:	fffff8ff 	.word	0xfffff8ff
 8002b9c:	080054f4 	.word	0x080054f4
 8002ba0:	20000000 	.word	0x20000000

08002ba4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b086      	sub	sp, #24
 8002ba8:	af00      	add	r7, sp, #0
  static const uint8_t aPLLMULFactorTable[16U] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
                                                   10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  static const uint8_t aPredivFactorTable[16U] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
                                                   9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002baa:	2300      	movs	r3, #0
 8002bac:	60fb      	str	r3, [r7, #12]
 8002bae:	2300      	movs	r3, #0
 8002bb0:	60bb      	str	r3, [r7, #8]
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	617b      	str	r3, [r7, #20]
 8002bb6:	2300      	movs	r3, #0
 8002bb8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002bba:	2300      	movs	r3, #0
 8002bbc:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 8002bbe:	4b2d      	ldr	r3, [pc, #180]	; (8002c74 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	220c      	movs	r2, #12
 8002bc8:	4013      	ands	r3, r2
 8002bca:	2b0c      	cmp	r3, #12
 8002bcc:	d046      	beq.n	8002c5c <HAL_RCC_GetSysClockFreq+0xb8>
 8002bce:	d848      	bhi.n	8002c62 <HAL_RCC_GetSysClockFreq+0xbe>
 8002bd0:	2b04      	cmp	r3, #4
 8002bd2:	d002      	beq.n	8002bda <HAL_RCC_GetSysClockFreq+0x36>
 8002bd4:	2b08      	cmp	r3, #8
 8002bd6:	d003      	beq.n	8002be0 <HAL_RCC_GetSysClockFreq+0x3c>
 8002bd8:	e043      	b.n	8002c62 <HAL_RCC_GetSysClockFreq+0xbe>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002bda:	4b27      	ldr	r3, [pc, #156]	; (8002c78 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002bdc:	613b      	str	r3, [r7, #16]
      break;
 8002bde:	e043      	b.n	8002c68 <HAL_RCC_GetSysClockFreq+0xc4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	0c9b      	lsrs	r3, r3, #18
 8002be4:	220f      	movs	r2, #15
 8002be6:	4013      	ands	r3, r2
 8002be8:	4a24      	ldr	r2, [pc, #144]	; (8002c7c <HAL_RCC_GetSysClockFreq+0xd8>)
 8002bea:	5cd3      	ldrb	r3, [r2, r3]
 8002bec:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002bee:	4b21      	ldr	r3, [pc, #132]	; (8002c74 <HAL_RCC_GetSysClockFreq+0xd0>)
 8002bf0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bf2:	220f      	movs	r2, #15
 8002bf4:	4013      	ands	r3, r2
 8002bf6:	4a22      	ldr	r2, [pc, #136]	; (8002c80 <HAL_RCC_GetSysClockFreq+0xdc>)
 8002bf8:	5cd3      	ldrb	r3, [r2, r3]
 8002bfa:	60bb      	str	r3, [r7, #8]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002bfc:	68fa      	ldr	r2, [r7, #12]
 8002bfe:	23c0      	movs	r3, #192	; 0xc0
 8002c00:	025b      	lsls	r3, r3, #9
 8002c02:	401a      	ands	r2, r3
 8002c04:	2380      	movs	r3, #128	; 0x80
 8002c06:	025b      	lsls	r3, r3, #9
 8002c08:	429a      	cmp	r2, r3
 8002c0a:	d109      	bne.n	8002c20 <HAL_RCC_GetSysClockFreq+0x7c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002c0c:	68b9      	ldr	r1, [r7, #8]
 8002c0e:	481a      	ldr	r0, [pc, #104]	; (8002c78 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002c10:	f7fd fa7a 	bl	8000108 <__udivsi3>
 8002c14:	0003      	movs	r3, r0
 8002c16:	001a      	movs	r2, r3
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	4353      	muls	r3, r2
 8002c1c:	617b      	str	r3, [r7, #20]
 8002c1e:	e01a      	b.n	8002c56 <HAL_RCC_GetSysClockFreq+0xb2>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8002c20:	68fa      	ldr	r2, [r7, #12]
 8002c22:	23c0      	movs	r3, #192	; 0xc0
 8002c24:	025b      	lsls	r3, r3, #9
 8002c26:	401a      	ands	r2, r3
 8002c28:	23c0      	movs	r3, #192	; 0xc0
 8002c2a:	025b      	lsls	r3, r3, #9
 8002c2c:	429a      	cmp	r2, r3
 8002c2e:	d109      	bne.n	8002c44 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002c30:	68b9      	ldr	r1, [r7, #8]
 8002c32:	4814      	ldr	r0, [pc, #80]	; (8002c84 <HAL_RCC_GetSysClockFreq+0xe0>)
 8002c34:	f7fd fa68 	bl	8000108 <__udivsi3>
 8002c38:	0003      	movs	r3, r0
 8002c3a:	001a      	movs	r2, r3
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	4353      	muls	r3, r2
 8002c40:	617b      	str	r3, [r7, #20]
 8002c42:	e008      	b.n	8002c56 <HAL_RCC_GetSysClockFreq+0xb2>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002c44:	68b9      	ldr	r1, [r7, #8]
 8002c46:	480c      	ldr	r0, [pc, #48]	; (8002c78 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002c48:	f7fd fa5e 	bl	8000108 <__udivsi3>
 8002c4c:	0003      	movs	r3, r0
 8002c4e:	001a      	movs	r2, r3
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	4353      	muls	r3, r2
 8002c54:	617b      	str	r3, [r7, #20]
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8002c56:	697b      	ldr	r3, [r7, #20]
 8002c58:	613b      	str	r3, [r7, #16]
      break;
 8002c5a:	e005      	b.n	8002c68 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8002c5c:	4b09      	ldr	r3, [pc, #36]	; (8002c84 <HAL_RCC_GetSysClockFreq+0xe0>)
 8002c5e:	613b      	str	r3, [r7, #16]
      break;
 8002c60:	e002      	b.n	8002c68 <HAL_RCC_GetSysClockFreq+0xc4>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002c62:	4b05      	ldr	r3, [pc, #20]	; (8002c78 <HAL_RCC_GetSysClockFreq+0xd4>)
 8002c64:	613b      	str	r3, [r7, #16]
      break;
 8002c66:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002c68:	693b      	ldr	r3, [r7, #16]
}
 8002c6a:	0018      	movs	r0, r3
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	b006      	add	sp, #24
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	46c0      	nop			; (mov r8, r8)
 8002c74:	40021000 	.word	0x40021000
 8002c78:	007a1200 	.word	0x007a1200
 8002c7c:	0800550c 	.word	0x0800550c
 8002c80:	0800551c 	.word	0x0800551c
 8002c84:	02dc6c00 	.word	0x02dc6c00

08002c88 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c8c:	4b02      	ldr	r3, [pc, #8]	; (8002c98 <HAL_RCC_GetHCLKFreq+0x10>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
}
 8002c90:	0018      	movs	r0, r3
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}
 8002c96:	46c0      	nop			; (mov r8, r8)
 8002c98:	20000000 	.word	0x20000000

08002c9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8002ca0:	f7ff fff2 	bl	8002c88 <HAL_RCC_GetHCLKFreq>
 8002ca4:	0001      	movs	r1, r0
 8002ca6:	4b06      	ldr	r3, [pc, #24]	; (8002cc0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	0a1b      	lsrs	r3, r3, #8
 8002cac:	2207      	movs	r2, #7
 8002cae:	4013      	ands	r3, r2
 8002cb0:	4a04      	ldr	r2, [pc, #16]	; (8002cc4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002cb2:	5cd3      	ldrb	r3, [r2, r3]
 8002cb4:	40d9      	lsrs	r1, r3
 8002cb6:	000b      	movs	r3, r1
}    
 8002cb8:	0018      	movs	r0, r3
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	46c0      	nop			; (mov r8, r8)
 8002cc0:	40021000 	.word	0x40021000
 8002cc4:	08005504 	.word	0x08005504

08002cc8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b086      	sub	sp, #24
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681a      	ldr	r2, [r3, #0]
 8002cdc:	2380      	movs	r3, #128	; 0x80
 8002cde:	025b      	lsls	r3, r3, #9
 8002ce0:	4013      	ands	r3, r2
 8002ce2:	d100      	bne.n	8002ce6 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002ce4:	e08e      	b.n	8002e04 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8002ce6:	2017      	movs	r0, #23
 8002ce8:	183b      	adds	r3, r7, r0
 8002cea:	2200      	movs	r2, #0
 8002cec:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002cee:	4b67      	ldr	r3, [pc, #412]	; (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002cf0:	69da      	ldr	r2, [r3, #28]
 8002cf2:	2380      	movs	r3, #128	; 0x80
 8002cf4:	055b      	lsls	r3, r3, #21
 8002cf6:	4013      	ands	r3, r2
 8002cf8:	d110      	bne.n	8002d1c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002cfa:	4b64      	ldr	r3, [pc, #400]	; (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002cfc:	69da      	ldr	r2, [r3, #28]
 8002cfe:	4b63      	ldr	r3, [pc, #396]	; (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002d00:	2180      	movs	r1, #128	; 0x80
 8002d02:	0549      	lsls	r1, r1, #21
 8002d04:	430a      	orrs	r2, r1
 8002d06:	61da      	str	r2, [r3, #28]
 8002d08:	4b60      	ldr	r3, [pc, #384]	; (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002d0a:	69da      	ldr	r2, [r3, #28]
 8002d0c:	2380      	movs	r3, #128	; 0x80
 8002d0e:	055b      	lsls	r3, r3, #21
 8002d10:	4013      	ands	r3, r2
 8002d12:	60bb      	str	r3, [r7, #8]
 8002d14:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d16:	183b      	adds	r3, r7, r0
 8002d18:	2201      	movs	r2, #1
 8002d1a:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d1c:	4b5c      	ldr	r3, [pc, #368]	; (8002e90 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002d1e:	681a      	ldr	r2, [r3, #0]
 8002d20:	2380      	movs	r3, #128	; 0x80
 8002d22:	005b      	lsls	r3, r3, #1
 8002d24:	4013      	ands	r3, r2
 8002d26:	d11a      	bne.n	8002d5e <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d28:	4b59      	ldr	r3, [pc, #356]	; (8002e90 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002d2a:	681a      	ldr	r2, [r3, #0]
 8002d2c:	4b58      	ldr	r3, [pc, #352]	; (8002e90 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002d2e:	2180      	movs	r1, #128	; 0x80
 8002d30:	0049      	lsls	r1, r1, #1
 8002d32:	430a      	orrs	r2, r1
 8002d34:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d36:	f7fe fa81 	bl	800123c <HAL_GetTick>
 8002d3a:	0003      	movs	r3, r0
 8002d3c:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d3e:	e008      	b.n	8002d52 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d40:	f7fe fa7c 	bl	800123c <HAL_GetTick>
 8002d44:	0002      	movs	r2, r0
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	1ad3      	subs	r3, r2, r3
 8002d4a:	2b64      	cmp	r3, #100	; 0x64
 8002d4c:	d901      	bls.n	8002d52 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8002d4e:	2303      	movs	r3, #3
 8002d50:	e097      	b.n	8002e82 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d52:	4b4f      	ldr	r3, [pc, #316]	; (8002e90 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8002d54:	681a      	ldr	r2, [r3, #0]
 8002d56:	2380      	movs	r3, #128	; 0x80
 8002d58:	005b      	lsls	r3, r3, #1
 8002d5a:	4013      	ands	r3, r2
 8002d5c:	d0f0      	beq.n	8002d40 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002d5e:	4b4b      	ldr	r3, [pc, #300]	; (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002d60:	6a1a      	ldr	r2, [r3, #32]
 8002d62:	23c0      	movs	r3, #192	; 0xc0
 8002d64:	009b      	lsls	r3, r3, #2
 8002d66:	4013      	ands	r3, r2
 8002d68:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d034      	beq.n	8002dda <HAL_RCCEx_PeriphCLKConfig+0x112>
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	685a      	ldr	r2, [r3, #4]
 8002d74:	23c0      	movs	r3, #192	; 0xc0
 8002d76:	009b      	lsls	r3, r3, #2
 8002d78:	4013      	ands	r3, r2
 8002d7a:	68fa      	ldr	r2, [r7, #12]
 8002d7c:	429a      	cmp	r2, r3
 8002d7e:	d02c      	beq.n	8002dda <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002d80:	4b42      	ldr	r3, [pc, #264]	; (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002d82:	6a1b      	ldr	r3, [r3, #32]
 8002d84:	4a43      	ldr	r2, [pc, #268]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002d86:	4013      	ands	r3, r2
 8002d88:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002d8a:	4b40      	ldr	r3, [pc, #256]	; (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002d8c:	6a1a      	ldr	r2, [r3, #32]
 8002d8e:	4b3f      	ldr	r3, [pc, #252]	; (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002d90:	2180      	movs	r1, #128	; 0x80
 8002d92:	0249      	lsls	r1, r1, #9
 8002d94:	430a      	orrs	r2, r1
 8002d96:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002d98:	4b3c      	ldr	r3, [pc, #240]	; (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002d9a:	6a1a      	ldr	r2, [r3, #32]
 8002d9c:	4b3b      	ldr	r3, [pc, #236]	; (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002d9e:	493e      	ldr	r1, [pc, #248]	; (8002e98 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002da0:	400a      	ands	r2, r1
 8002da2:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002da4:	4b39      	ldr	r3, [pc, #228]	; (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002da6:	68fa      	ldr	r2, [r7, #12]
 8002da8:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	2201      	movs	r2, #1
 8002dae:	4013      	ands	r3, r2
 8002db0:	d013      	beq.n	8002dda <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002db2:	f7fe fa43 	bl	800123c <HAL_GetTick>
 8002db6:	0003      	movs	r3, r0
 8002db8:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dba:	e009      	b.n	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002dbc:	f7fe fa3e 	bl	800123c <HAL_GetTick>
 8002dc0:	0002      	movs	r2, r0
 8002dc2:	693b      	ldr	r3, [r7, #16]
 8002dc4:	1ad3      	subs	r3, r2, r3
 8002dc6:	4a35      	ldr	r2, [pc, #212]	; (8002e9c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d901      	bls.n	8002dd0 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002dcc:	2303      	movs	r3, #3
 8002dce:	e058      	b.n	8002e82 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dd0:	4b2e      	ldr	r3, [pc, #184]	; (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002dd2:	6a1b      	ldr	r3, [r3, #32]
 8002dd4:	2202      	movs	r2, #2
 8002dd6:	4013      	ands	r3, r2
 8002dd8:	d0f0      	beq.n	8002dbc <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002dda:	4b2c      	ldr	r3, [pc, #176]	; (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002ddc:	6a1b      	ldr	r3, [r3, #32]
 8002dde:	4a2d      	ldr	r2, [pc, #180]	; (8002e94 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8002de0:	4013      	ands	r3, r2
 8002de2:	0019      	movs	r1, r3
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	685a      	ldr	r2, [r3, #4]
 8002de8:	4b28      	ldr	r3, [pc, #160]	; (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002dea:	430a      	orrs	r2, r1
 8002dec:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002dee:	2317      	movs	r3, #23
 8002df0:	18fb      	adds	r3, r7, r3
 8002df2:	781b      	ldrb	r3, [r3, #0]
 8002df4:	2b01      	cmp	r3, #1
 8002df6:	d105      	bne.n	8002e04 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002df8:	4b24      	ldr	r3, [pc, #144]	; (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002dfa:	69da      	ldr	r2, [r3, #28]
 8002dfc:	4b23      	ldr	r3, [pc, #140]	; (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002dfe:	4928      	ldr	r1, [pc, #160]	; (8002ea0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002e00:	400a      	ands	r2, r1
 8002e02:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	2201      	movs	r2, #1
 8002e0a:	4013      	ands	r3, r2
 8002e0c:	d009      	beq.n	8002e22 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002e0e:	4b1f      	ldr	r3, [pc, #124]	; (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002e10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e12:	2203      	movs	r2, #3
 8002e14:	4393      	bics	r3, r2
 8002e16:	0019      	movs	r1, r3
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	689a      	ldr	r2, [r3, #8]
 8002e1c:	4b1b      	ldr	r3, [pc, #108]	; (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002e1e:	430a      	orrs	r2, r1
 8002e20:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	2220      	movs	r2, #32
 8002e28:	4013      	ands	r3, r2
 8002e2a:	d009      	beq.n	8002e40 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002e2c:	4b17      	ldr	r3, [pc, #92]	; (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002e2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e30:	2210      	movs	r2, #16
 8002e32:	4393      	bics	r3, r2
 8002e34:	0019      	movs	r1, r3
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	68da      	ldr	r2, [r3, #12]
 8002e3a:	4b14      	ldr	r3, [pc, #80]	; (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002e3c:	430a      	orrs	r2, r1
 8002e3e:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681a      	ldr	r2, [r3, #0]
 8002e44:	2380      	movs	r3, #128	; 0x80
 8002e46:	029b      	lsls	r3, r3, #10
 8002e48:	4013      	ands	r3, r2
 8002e4a:	d009      	beq.n	8002e60 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002e4c:	4b0f      	ldr	r3, [pc, #60]	; (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002e4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e50:	2280      	movs	r2, #128	; 0x80
 8002e52:	4393      	bics	r3, r2
 8002e54:	0019      	movs	r1, r3
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	695a      	ldr	r2, [r3, #20]
 8002e5a:	4b0c      	ldr	r3, [pc, #48]	; (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002e5c:	430a      	orrs	r2, r1
 8002e5e:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681a      	ldr	r2, [r3, #0]
 8002e64:	2380      	movs	r3, #128	; 0x80
 8002e66:	00db      	lsls	r3, r3, #3
 8002e68:	4013      	ands	r3, r2
 8002e6a:	d009      	beq.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002e6c:	4b07      	ldr	r3, [pc, #28]	; (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002e6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e70:	2240      	movs	r2, #64	; 0x40
 8002e72:	4393      	bics	r3, r2
 8002e74:	0019      	movs	r1, r3
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	691a      	ldr	r2, [r3, #16]
 8002e7a:	4b04      	ldr	r3, [pc, #16]	; (8002e8c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8002e7c:	430a      	orrs	r2, r1
 8002e7e:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002e80:	2300      	movs	r3, #0
}
 8002e82:	0018      	movs	r0, r3
 8002e84:	46bd      	mov	sp, r7
 8002e86:	b006      	add	sp, #24
 8002e88:	bd80      	pop	{r7, pc}
 8002e8a:	46c0      	nop			; (mov r8, r8)
 8002e8c:	40021000 	.word	0x40021000
 8002e90:	40007000 	.word	0x40007000
 8002e94:	fffffcff 	.word	0xfffffcff
 8002e98:	fffeffff 	.word	0xfffeffff
 8002e9c:	00001388 	.word	0x00001388
 8002ea0:	efffffff 	.word	0xefffffff

08002ea4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b082      	sub	sp, #8
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d101      	bne.n	8002eb6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	e042      	b.n	8002f3c <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	223d      	movs	r2, #61	; 0x3d
 8002eba:	5c9b      	ldrb	r3, [r3, r2]
 8002ebc:	b2db      	uxtb	r3, r3
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d107      	bne.n	8002ed2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	223c      	movs	r2, #60	; 0x3c
 8002ec6:	2100      	movs	r1, #0
 8002ec8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	0018      	movs	r0, r3
 8002ece:	f7fd ff9b 	bl	8000e08 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	223d      	movs	r2, #61	; 0x3d
 8002ed6:	2102      	movs	r1, #2
 8002ed8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681a      	ldr	r2, [r3, #0]
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	3304      	adds	r3, #4
 8002ee2:	0019      	movs	r1, r3
 8002ee4:	0010      	movs	r0, r2
 8002ee6:	f000 fcb5 	bl	8003854 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2246      	movs	r2, #70	; 0x46
 8002eee:	2101      	movs	r1, #1
 8002ef0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	223e      	movs	r2, #62	; 0x3e
 8002ef6:	2101      	movs	r1, #1
 8002ef8:	5499      	strb	r1, [r3, r2]
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	223f      	movs	r2, #63	; 0x3f
 8002efe:	2101      	movs	r1, #1
 8002f00:	5499      	strb	r1, [r3, r2]
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2240      	movs	r2, #64	; 0x40
 8002f06:	2101      	movs	r1, #1
 8002f08:	5499      	strb	r1, [r3, r2]
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2241      	movs	r2, #65	; 0x41
 8002f0e:	2101      	movs	r1, #1
 8002f10:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2242      	movs	r2, #66	; 0x42
 8002f16:	2101      	movs	r1, #1
 8002f18:	5499      	strb	r1, [r3, r2]
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	2243      	movs	r2, #67	; 0x43
 8002f1e:	2101      	movs	r1, #1
 8002f20:	5499      	strb	r1, [r3, r2]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2244      	movs	r2, #68	; 0x44
 8002f26:	2101      	movs	r1, #1
 8002f28:	5499      	strb	r1, [r3, r2]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2245      	movs	r2, #69	; 0x45
 8002f2e:	2101      	movs	r1, #1
 8002f30:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	223d      	movs	r2, #61	; 0x3d
 8002f36:	2101      	movs	r1, #1
 8002f38:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002f3a:	2300      	movs	r3, #0
}
 8002f3c:	0018      	movs	r0, r3
 8002f3e:	46bd      	mov	sp, r7
 8002f40:	b002      	add	sp, #8
 8002f42:	bd80      	pop	{r7, pc}

08002f44 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002f44:	b580      	push	{r7, lr}
 8002f46:	b082      	sub	sp, #8
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d101      	bne.n	8002f56 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
 8002f54:	e042      	b.n	8002fdc <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	223d      	movs	r2, #61	; 0x3d
 8002f5a:	5c9b      	ldrb	r3, [r3, r2]
 8002f5c:	b2db      	uxtb	r3, r3
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d107      	bne.n	8002f72 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	223c      	movs	r2, #60	; 0x3c
 8002f66:	2100      	movs	r1, #0
 8002f68:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	0018      	movs	r0, r3
 8002f6e:	f000 f839 	bl	8002fe4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	223d      	movs	r2, #61	; 0x3d
 8002f76:	2102      	movs	r1, #2
 8002f78:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681a      	ldr	r2, [r3, #0]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	3304      	adds	r3, #4
 8002f82:	0019      	movs	r1, r3
 8002f84:	0010      	movs	r0, r2
 8002f86:	f000 fc65 	bl	8003854 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	2246      	movs	r2, #70	; 0x46
 8002f8e:	2101      	movs	r1, #1
 8002f90:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	223e      	movs	r2, #62	; 0x3e
 8002f96:	2101      	movs	r1, #1
 8002f98:	5499      	strb	r1, [r3, r2]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	223f      	movs	r2, #63	; 0x3f
 8002f9e:	2101      	movs	r1, #1
 8002fa0:	5499      	strb	r1, [r3, r2]
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2240      	movs	r2, #64	; 0x40
 8002fa6:	2101      	movs	r1, #1
 8002fa8:	5499      	strb	r1, [r3, r2]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	2241      	movs	r2, #65	; 0x41
 8002fae:	2101      	movs	r1, #1
 8002fb0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2242      	movs	r2, #66	; 0x42
 8002fb6:	2101      	movs	r1, #1
 8002fb8:	5499      	strb	r1, [r3, r2]
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	2243      	movs	r2, #67	; 0x43
 8002fbe:	2101      	movs	r1, #1
 8002fc0:	5499      	strb	r1, [r3, r2]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	2244      	movs	r2, #68	; 0x44
 8002fc6:	2101      	movs	r1, #1
 8002fc8:	5499      	strb	r1, [r3, r2]
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2245      	movs	r2, #69	; 0x45
 8002fce:	2101      	movs	r1, #1
 8002fd0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	223d      	movs	r2, #61	; 0x3d
 8002fd6:	2101      	movs	r1, #1
 8002fd8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002fda:	2300      	movs	r3, #0
}
 8002fdc:	0018      	movs	r0, r3
 8002fde:	46bd      	mov	sp, r7
 8002fe0:	b002      	add	sp, #8
 8002fe2:	bd80      	pop	{r7, pc}

08002fe4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b082      	sub	sp, #8
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002fec:	46c0      	nop			; (mov r8, r8)
 8002fee:	46bd      	mov	sp, r7
 8002ff0:	b002      	add	sp, #8
 8002ff2:	bd80      	pop	{r7, pc}

08002ff4 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b086      	sub	sp, #24
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	60f8      	str	r0, [r7, #12]
 8002ffc:	60b9      	str	r1, [r7, #8]
 8002ffe:	607a      	str	r2, [r7, #4]
 8003000:	001a      	movs	r2, r3
 8003002:	1cbb      	adds	r3, r7, #2
 8003004:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003006:	2317      	movs	r3, #23
 8003008:	18fb      	adds	r3, r7, r3
 800300a:	2200      	movs	r2, #0
 800300c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d108      	bne.n	8003026 <HAL_TIM_PWM_Start_DMA+0x32>
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	223e      	movs	r2, #62	; 0x3e
 8003018:	5c9b      	ldrb	r3, [r3, r2]
 800301a:	b2db      	uxtb	r3, r3
 800301c:	3b02      	subs	r3, #2
 800301e:	425a      	negs	r2, r3
 8003020:	4153      	adcs	r3, r2
 8003022:	b2db      	uxtb	r3, r3
 8003024:	e01f      	b.n	8003066 <HAL_TIM_PWM_Start_DMA+0x72>
 8003026:	68bb      	ldr	r3, [r7, #8]
 8003028:	2b04      	cmp	r3, #4
 800302a:	d108      	bne.n	800303e <HAL_TIM_PWM_Start_DMA+0x4a>
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	223f      	movs	r2, #63	; 0x3f
 8003030:	5c9b      	ldrb	r3, [r3, r2]
 8003032:	b2db      	uxtb	r3, r3
 8003034:	3b02      	subs	r3, #2
 8003036:	425a      	negs	r2, r3
 8003038:	4153      	adcs	r3, r2
 800303a:	b2db      	uxtb	r3, r3
 800303c:	e013      	b.n	8003066 <HAL_TIM_PWM_Start_DMA+0x72>
 800303e:	68bb      	ldr	r3, [r7, #8]
 8003040:	2b08      	cmp	r3, #8
 8003042:	d108      	bne.n	8003056 <HAL_TIM_PWM_Start_DMA+0x62>
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	2240      	movs	r2, #64	; 0x40
 8003048:	5c9b      	ldrb	r3, [r3, r2]
 800304a:	b2db      	uxtb	r3, r3
 800304c:	3b02      	subs	r3, #2
 800304e:	425a      	negs	r2, r3
 8003050:	4153      	adcs	r3, r2
 8003052:	b2db      	uxtb	r3, r3
 8003054:	e007      	b.n	8003066 <HAL_TIM_PWM_Start_DMA+0x72>
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	2241      	movs	r2, #65	; 0x41
 800305a:	5c9b      	ldrb	r3, [r3, r2]
 800305c:	b2db      	uxtb	r3, r3
 800305e:	3b02      	subs	r3, #2
 8003060:	425a      	negs	r2, r3
 8003062:	4153      	adcs	r3, r2
 8003064:	b2db      	uxtb	r3, r3
 8003066:	2b00      	cmp	r3, #0
 8003068:	d001      	beq.n	800306e <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 800306a:	2302      	movs	r3, #2
 800306c:	e15a      	b.n	8003324 <HAL_TIM_PWM_Start_DMA+0x330>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800306e:	68bb      	ldr	r3, [r7, #8]
 8003070:	2b00      	cmp	r3, #0
 8003072:	d108      	bne.n	8003086 <HAL_TIM_PWM_Start_DMA+0x92>
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	223e      	movs	r2, #62	; 0x3e
 8003078:	5c9b      	ldrb	r3, [r3, r2]
 800307a:	b2db      	uxtb	r3, r3
 800307c:	3b01      	subs	r3, #1
 800307e:	425a      	negs	r2, r3
 8003080:	4153      	adcs	r3, r2
 8003082:	b2db      	uxtb	r3, r3
 8003084:	e01f      	b.n	80030c6 <HAL_TIM_PWM_Start_DMA+0xd2>
 8003086:	68bb      	ldr	r3, [r7, #8]
 8003088:	2b04      	cmp	r3, #4
 800308a:	d108      	bne.n	800309e <HAL_TIM_PWM_Start_DMA+0xaa>
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	223f      	movs	r2, #63	; 0x3f
 8003090:	5c9b      	ldrb	r3, [r3, r2]
 8003092:	b2db      	uxtb	r3, r3
 8003094:	3b01      	subs	r3, #1
 8003096:	425a      	negs	r2, r3
 8003098:	4153      	adcs	r3, r2
 800309a:	b2db      	uxtb	r3, r3
 800309c:	e013      	b.n	80030c6 <HAL_TIM_PWM_Start_DMA+0xd2>
 800309e:	68bb      	ldr	r3, [r7, #8]
 80030a0:	2b08      	cmp	r3, #8
 80030a2:	d108      	bne.n	80030b6 <HAL_TIM_PWM_Start_DMA+0xc2>
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	2240      	movs	r2, #64	; 0x40
 80030a8:	5c9b      	ldrb	r3, [r3, r2]
 80030aa:	b2db      	uxtb	r3, r3
 80030ac:	3b01      	subs	r3, #1
 80030ae:	425a      	negs	r2, r3
 80030b0:	4153      	adcs	r3, r2
 80030b2:	b2db      	uxtb	r3, r3
 80030b4:	e007      	b.n	80030c6 <HAL_TIM_PWM_Start_DMA+0xd2>
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	2241      	movs	r2, #65	; 0x41
 80030ba:	5c9b      	ldrb	r3, [r3, r2]
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	3b01      	subs	r3, #1
 80030c0:	425a      	negs	r2, r3
 80030c2:	4153      	adcs	r3, r2
 80030c4:	b2db      	uxtb	r3, r3
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d025      	beq.n	8003116 <HAL_TIM_PWM_Start_DMA+0x122>
  {
    if ((pData == NULL) || (Length == 0U))
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d003      	beq.n	80030d8 <HAL_TIM_PWM_Start_DMA+0xe4>
 80030d0:	1cbb      	adds	r3, r7, #2
 80030d2:	881b      	ldrh	r3, [r3, #0]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d101      	bne.n	80030dc <HAL_TIM_PWM_Start_DMA+0xe8>
    {
      return HAL_ERROR;
 80030d8:	2301      	movs	r3, #1
 80030da:	e123      	b.n	8003324 <HAL_TIM_PWM_Start_DMA+0x330>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80030dc:	68bb      	ldr	r3, [r7, #8]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d104      	bne.n	80030ec <HAL_TIM_PWM_Start_DMA+0xf8>
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	223e      	movs	r2, #62	; 0x3e
 80030e6:	2102      	movs	r1, #2
 80030e8:	5499      	strb	r1, [r3, r2]
 80030ea:	e016      	b.n	800311a <HAL_TIM_PWM_Start_DMA+0x126>
 80030ec:	68bb      	ldr	r3, [r7, #8]
 80030ee:	2b04      	cmp	r3, #4
 80030f0:	d104      	bne.n	80030fc <HAL_TIM_PWM_Start_DMA+0x108>
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	223f      	movs	r2, #63	; 0x3f
 80030f6:	2102      	movs	r1, #2
 80030f8:	5499      	strb	r1, [r3, r2]
 80030fa:	e00e      	b.n	800311a <HAL_TIM_PWM_Start_DMA+0x126>
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	2b08      	cmp	r3, #8
 8003100:	d104      	bne.n	800310c <HAL_TIM_PWM_Start_DMA+0x118>
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	2240      	movs	r2, #64	; 0x40
 8003106:	2102      	movs	r1, #2
 8003108:	5499      	strb	r1, [r3, r2]
 800310a:	e006      	b.n	800311a <HAL_TIM_PWM_Start_DMA+0x126>
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	2241      	movs	r2, #65	; 0x41
 8003110:	2102      	movs	r1, #2
 8003112:	5499      	strb	r1, [r3, r2]
 8003114:	e001      	b.n	800311a <HAL_TIM_PWM_Start_DMA+0x126>
    }
  }
  else
  {
    return HAL_ERROR;
 8003116:	2301      	movs	r3, #1
 8003118:	e104      	b.n	8003324 <HAL_TIM_PWM_Start_DMA+0x330>
  }

  switch (Channel)
 800311a:	68bb      	ldr	r3, [r7, #8]
 800311c:	2b0c      	cmp	r3, #12
 800311e:	d100      	bne.n	8003122 <HAL_TIM_PWM_Start_DMA+0x12e>
 8003120:	e080      	b.n	8003224 <HAL_TIM_PWM_Start_DMA+0x230>
 8003122:	68bb      	ldr	r3, [r7, #8]
 8003124:	2b0c      	cmp	r3, #12
 8003126:	d900      	bls.n	800312a <HAL_TIM_PWM_Start_DMA+0x136>
 8003128:	e0a1      	b.n	800326e <HAL_TIM_PWM_Start_DMA+0x27a>
 800312a:	68bb      	ldr	r3, [r7, #8]
 800312c:	2b08      	cmp	r3, #8
 800312e:	d054      	beq.n	80031da <HAL_TIM_PWM_Start_DMA+0x1e6>
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	2b08      	cmp	r3, #8
 8003134:	d900      	bls.n	8003138 <HAL_TIM_PWM_Start_DMA+0x144>
 8003136:	e09a      	b.n	800326e <HAL_TIM_PWM_Start_DMA+0x27a>
 8003138:	68bb      	ldr	r3, [r7, #8]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d003      	beq.n	8003146 <HAL_TIM_PWM_Start_DMA+0x152>
 800313e:	68bb      	ldr	r3, [r7, #8]
 8003140:	2b04      	cmp	r3, #4
 8003142:	d025      	beq.n	8003190 <HAL_TIM_PWM_Start_DMA+0x19c>
 8003144:	e093      	b.n	800326e <HAL_TIM_PWM_Start_DMA+0x27a>
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800314a:	4a78      	ldr	r2, [pc, #480]	; (800332c <HAL_TIM_PWM_Start_DMA+0x338>)
 800314c:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003152:	4a77      	ldr	r2, [pc, #476]	; (8003330 <HAL_TIM_PWM_Start_DMA+0x33c>)
 8003154:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800315a:	4a76      	ldr	r2, [pc, #472]	; (8003334 <HAL_TIM_PWM_Start_DMA+0x340>)
 800315c:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8003162:	6879      	ldr	r1, [r7, #4]
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	3334      	adds	r3, #52	; 0x34
 800316a:	001a      	movs	r2, r3
 800316c:	1cbb      	adds	r3, r7, #2
 800316e:	881b      	ldrh	r3, [r3, #0]
 8003170:	f7fe fd82 	bl	8001c78 <HAL_DMA_Start_IT>
 8003174:	1e03      	subs	r3, r0, #0
 8003176:	d001      	beq.n	800317c <HAL_TIM_PWM_Start_DMA+0x188>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003178:	2301      	movs	r3, #1
 800317a:	e0d3      	b.n	8003324 <HAL_TIM_PWM_Start_DMA+0x330>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	68da      	ldr	r2, [r3, #12]
 8003182:	68fb      	ldr	r3, [r7, #12]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	2180      	movs	r1, #128	; 0x80
 8003188:	0089      	lsls	r1, r1, #2
 800318a:	430a      	orrs	r2, r1
 800318c:	60da      	str	r2, [r3, #12]
      break;
 800318e:	e073      	b.n	8003278 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003194:	4a65      	ldr	r2, [pc, #404]	; (800332c <HAL_TIM_PWM_Start_DMA+0x338>)
 8003196:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800319c:	4a64      	ldr	r2, [pc, #400]	; (8003330 <HAL_TIM_PWM_Start_DMA+0x33c>)
 800319e:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031a4:	4a63      	ldr	r2, [pc, #396]	; (8003334 <HAL_TIM_PWM_Start_DMA+0x340>)
 80031a6:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	6a98      	ldr	r0, [r3, #40]	; 0x28
 80031ac:	6879      	ldr	r1, [r7, #4]
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	3338      	adds	r3, #56	; 0x38
 80031b4:	001a      	movs	r2, r3
 80031b6:	1cbb      	adds	r3, r7, #2
 80031b8:	881b      	ldrh	r3, [r3, #0]
 80031ba:	f7fe fd5d 	bl	8001c78 <HAL_DMA_Start_IT>
 80031be:	1e03      	subs	r3, r0, #0
 80031c0:	d001      	beq.n	80031c6 <HAL_TIM_PWM_Start_DMA+0x1d2>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80031c2:	2301      	movs	r3, #1
 80031c4:	e0ae      	b.n	8003324 <HAL_TIM_PWM_Start_DMA+0x330>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	68da      	ldr	r2, [r3, #12]
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	2180      	movs	r1, #128	; 0x80
 80031d2:	00c9      	lsls	r1, r1, #3
 80031d4:	430a      	orrs	r2, r1
 80031d6:	60da      	str	r2, [r3, #12]
      break;
 80031d8:	e04e      	b.n	8003278 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031de:	4a53      	ldr	r2, [pc, #332]	; (800332c <HAL_TIM_PWM_Start_DMA+0x338>)
 80031e0:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031e6:	4a52      	ldr	r2, [pc, #328]	; (8003330 <HAL_TIM_PWM_Start_DMA+0x33c>)
 80031e8:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031ee:	4a51      	ldr	r2, [pc, #324]	; (8003334 <HAL_TIM_PWM_Start_DMA+0x340>)
 80031f0:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 80031f6:	6879      	ldr	r1, [r7, #4]
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	333c      	adds	r3, #60	; 0x3c
 80031fe:	001a      	movs	r2, r3
 8003200:	1cbb      	adds	r3, r7, #2
 8003202:	881b      	ldrh	r3, [r3, #0]
 8003204:	f7fe fd38 	bl	8001c78 <HAL_DMA_Start_IT>
 8003208:	1e03      	subs	r3, r0, #0
 800320a:	d001      	beq.n	8003210 <HAL_TIM_PWM_Start_DMA+0x21c>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800320c:	2301      	movs	r3, #1
 800320e:	e089      	b.n	8003324 <HAL_TIM_PWM_Start_DMA+0x330>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	68da      	ldr	r2, [r3, #12]
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	2180      	movs	r1, #128	; 0x80
 800321c:	0109      	lsls	r1, r1, #4
 800321e:	430a      	orrs	r2, r1
 8003220:	60da      	str	r2, [r3, #12]
      break;
 8003222:	e029      	b.n	8003278 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003228:	4a40      	ldr	r2, [pc, #256]	; (800332c <HAL_TIM_PWM_Start_DMA+0x338>)
 800322a:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003230:	4a3f      	ldr	r2, [pc, #252]	; (8003330 <HAL_TIM_PWM_Start_DMA+0x33c>)
 8003232:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003238:	4a3e      	ldr	r2, [pc, #248]	; (8003334 <HAL_TIM_PWM_Start_DMA+0x340>)
 800323a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003240:	6879      	ldr	r1, [r7, #4]
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	3340      	adds	r3, #64	; 0x40
 8003248:	001a      	movs	r2, r3
 800324a:	1cbb      	adds	r3, r7, #2
 800324c:	881b      	ldrh	r3, [r3, #0]
 800324e:	f7fe fd13 	bl	8001c78 <HAL_DMA_Start_IT>
 8003252:	1e03      	subs	r3, r0, #0
 8003254:	d001      	beq.n	800325a <HAL_TIM_PWM_Start_DMA+0x266>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003256:	2301      	movs	r3, #1
 8003258:	e064      	b.n	8003324 <HAL_TIM_PWM_Start_DMA+0x330>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	68da      	ldr	r2, [r3, #12]
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	2180      	movs	r1, #128	; 0x80
 8003266:	0149      	lsls	r1, r1, #5
 8003268:	430a      	orrs	r2, r1
 800326a:	60da      	str	r2, [r3, #12]
      break;
 800326c:	e004      	b.n	8003278 <HAL_TIM_PWM_Start_DMA+0x284>
    }

    default:
      status = HAL_ERROR;
 800326e:	2317      	movs	r3, #23
 8003270:	18fb      	adds	r3, r7, r3
 8003272:	2201      	movs	r2, #1
 8003274:	701a      	strb	r2, [r3, #0]
      break;
 8003276:	46c0      	nop			; (mov r8, r8)
  }

  if (status == HAL_OK)
 8003278:	2317      	movs	r3, #23
 800327a:	18fb      	adds	r3, r7, r3
 800327c:	781b      	ldrb	r3, [r3, #0]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d14d      	bne.n	800331e <HAL_TIM_PWM_Start_DMA+0x32a>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	68b9      	ldr	r1, [r7, #8]
 8003288:	2201      	movs	r2, #1
 800328a:	0018      	movs	r0, r3
 800328c:	f000 fdd2 	bl	8003e34 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	4a28      	ldr	r2, [pc, #160]	; (8003338 <HAL_TIM_PWM_Start_DMA+0x344>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d009      	beq.n	80032ae <HAL_TIM_PWM_Start_DMA+0x2ba>
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	4a27      	ldr	r2, [pc, #156]	; (800333c <HAL_TIM_PWM_Start_DMA+0x348>)
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d004      	beq.n	80032ae <HAL_TIM_PWM_Start_DMA+0x2ba>
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4a25      	ldr	r2, [pc, #148]	; (8003340 <HAL_TIM_PWM_Start_DMA+0x34c>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d101      	bne.n	80032b2 <HAL_TIM_PWM_Start_DMA+0x2be>
 80032ae:	2301      	movs	r3, #1
 80032b0:	e000      	b.n	80032b4 <HAL_TIM_PWM_Start_DMA+0x2c0>
 80032b2:	2300      	movs	r3, #0
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d008      	beq.n	80032ca <HAL_TIM_PWM_Start_DMA+0x2d6>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	2180      	movs	r1, #128	; 0x80
 80032c4:	0209      	lsls	r1, r1, #8
 80032c6:	430a      	orrs	r2, r1
 80032c8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4a1a      	ldr	r2, [pc, #104]	; (8003338 <HAL_TIM_PWM_Start_DMA+0x344>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d00a      	beq.n	80032ea <HAL_TIM_PWM_Start_DMA+0x2f6>
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681a      	ldr	r2, [r3, #0]
 80032d8:	2380      	movs	r3, #128	; 0x80
 80032da:	05db      	lsls	r3, r3, #23
 80032dc:	429a      	cmp	r2, r3
 80032de:	d004      	beq.n	80032ea <HAL_TIM_PWM_Start_DMA+0x2f6>
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	4a17      	ldr	r2, [pc, #92]	; (8003344 <HAL_TIM_PWM_Start_DMA+0x350>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d111      	bne.n	800330e <HAL_TIM_PWM_Start_DMA+0x31a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	689b      	ldr	r3, [r3, #8]
 80032f0:	2207      	movs	r2, #7
 80032f2:	4013      	ands	r3, r2
 80032f4:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	2b06      	cmp	r3, #6
 80032fa:	d010      	beq.n	800331e <HAL_TIM_PWM_Start_DMA+0x32a>
      {
        __HAL_TIM_ENABLE(htim);
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	2101      	movs	r1, #1
 8003308:	430a      	orrs	r2, r1
 800330a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800330c:	e007      	b.n	800331e <HAL_TIM_PWM_Start_DMA+0x32a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	681a      	ldr	r2, [r3, #0]
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	2101      	movs	r1, #1
 800331a:	430a      	orrs	r2, r1
 800331c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800331e:	2317      	movs	r3, #23
 8003320:	18fb      	adds	r3, r7, r3
 8003322:	781b      	ldrb	r3, [r3, #0]
}
 8003324:	0018      	movs	r0, r3
 8003326:	46bd      	mov	sp, r7
 8003328:	b006      	add	sp, #24
 800332a:	bd80      	pop	{r7, pc}
 800332c:	08003741 	.word	0x08003741
 8003330:	080037eb 	.word	0x080037eb
 8003334:	080036ad 	.word	0x080036ad
 8003338:	40012c00 	.word	0x40012c00
 800333c:	40014400 	.word	0x40014400
 8003340:	40014800 	.word	0x40014800
 8003344:	40000400 	.word	0x40000400

08003348 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b086      	sub	sp, #24
 800334c:	af00      	add	r7, sp, #0
 800334e:	60f8      	str	r0, [r7, #12]
 8003350:	60b9      	str	r1, [r7, #8]
 8003352:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003354:	2317      	movs	r3, #23
 8003356:	18fb      	adds	r3, r7, r3
 8003358:	2200      	movs	r2, #0
 800335a:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	223c      	movs	r2, #60	; 0x3c
 8003360:	5c9b      	ldrb	r3, [r3, r2]
 8003362:	2b01      	cmp	r3, #1
 8003364:	d101      	bne.n	800336a <HAL_TIM_PWM_ConfigChannel+0x22>
 8003366:	2302      	movs	r3, #2
 8003368:	e0ad      	b.n	80034c6 <HAL_TIM_PWM_ConfigChannel+0x17e>
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	223c      	movs	r2, #60	; 0x3c
 800336e:	2101      	movs	r1, #1
 8003370:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2b0c      	cmp	r3, #12
 8003376:	d100      	bne.n	800337a <HAL_TIM_PWM_ConfigChannel+0x32>
 8003378:	e076      	b.n	8003468 <HAL_TIM_PWM_ConfigChannel+0x120>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	2b0c      	cmp	r3, #12
 800337e:	d900      	bls.n	8003382 <HAL_TIM_PWM_ConfigChannel+0x3a>
 8003380:	e095      	b.n	80034ae <HAL_TIM_PWM_ConfigChannel+0x166>
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2b08      	cmp	r3, #8
 8003386:	d04e      	beq.n	8003426 <HAL_TIM_PWM_ConfigChannel+0xde>
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2b08      	cmp	r3, #8
 800338c:	d900      	bls.n	8003390 <HAL_TIM_PWM_ConfigChannel+0x48>
 800338e:	e08e      	b.n	80034ae <HAL_TIM_PWM_ConfigChannel+0x166>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d003      	beq.n	800339e <HAL_TIM_PWM_ConfigChannel+0x56>
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2b04      	cmp	r3, #4
 800339a:	d021      	beq.n	80033e0 <HAL_TIM_PWM_ConfigChannel+0x98>
 800339c:	e087      	b.n	80034ae <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	68ba      	ldr	r2, [r7, #8]
 80033a4:	0011      	movs	r1, r2
 80033a6:	0018      	movs	r0, r3
 80033a8:	f000 faca 	bl	8003940 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	699a      	ldr	r2, [r3, #24]
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	2108      	movs	r1, #8
 80033b8:	430a      	orrs	r2, r1
 80033ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	699a      	ldr	r2, [r3, #24]
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	2104      	movs	r1, #4
 80033c8:	438a      	bics	r2, r1
 80033ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	6999      	ldr	r1, [r3, #24]
 80033d2:	68bb      	ldr	r3, [r7, #8]
 80033d4:	691a      	ldr	r2, [r3, #16]
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	430a      	orrs	r2, r1
 80033dc:	619a      	str	r2, [r3, #24]
      break;
 80033de:	e06b      	b.n	80034b8 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	68ba      	ldr	r2, [r7, #8]
 80033e6:	0011      	movs	r1, r2
 80033e8:	0018      	movs	r0, r3
 80033ea:	f000 fb27 	bl	8003a3c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	699a      	ldr	r2, [r3, #24]
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	2180      	movs	r1, #128	; 0x80
 80033fa:	0109      	lsls	r1, r1, #4
 80033fc:	430a      	orrs	r2, r1
 80033fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	699a      	ldr	r2, [r3, #24]
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	4931      	ldr	r1, [pc, #196]	; (80034d0 <HAL_TIM_PWM_ConfigChannel+0x188>)
 800340c:	400a      	ands	r2, r1
 800340e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	6999      	ldr	r1, [r3, #24]
 8003416:	68bb      	ldr	r3, [r7, #8]
 8003418:	691b      	ldr	r3, [r3, #16]
 800341a:	021a      	lsls	r2, r3, #8
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	430a      	orrs	r2, r1
 8003422:	619a      	str	r2, [r3, #24]
      break;
 8003424:	e048      	b.n	80034b8 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	68ba      	ldr	r2, [r7, #8]
 800342c:	0011      	movs	r1, r2
 800342e:	0018      	movs	r0, r3
 8003430:	f000 fb82 	bl	8003b38 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	69da      	ldr	r2, [r3, #28]
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	2108      	movs	r1, #8
 8003440:	430a      	orrs	r2, r1
 8003442:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	69da      	ldr	r2, [r3, #28]
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	2104      	movs	r1, #4
 8003450:	438a      	bics	r2, r1
 8003452:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	69d9      	ldr	r1, [r3, #28]
 800345a:	68bb      	ldr	r3, [r7, #8]
 800345c:	691a      	ldr	r2, [r3, #16]
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	430a      	orrs	r2, r1
 8003464:	61da      	str	r2, [r3, #28]
      break;
 8003466:	e027      	b.n	80034b8 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	68ba      	ldr	r2, [r7, #8]
 800346e:	0011      	movs	r1, r2
 8003470:	0018      	movs	r0, r3
 8003472:	f000 fbe1 	bl	8003c38 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	69da      	ldr	r2, [r3, #28]
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	2180      	movs	r1, #128	; 0x80
 8003482:	0109      	lsls	r1, r1, #4
 8003484:	430a      	orrs	r2, r1
 8003486:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	69da      	ldr	r2, [r3, #28]
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	490f      	ldr	r1, [pc, #60]	; (80034d0 <HAL_TIM_PWM_ConfigChannel+0x188>)
 8003494:	400a      	ands	r2, r1
 8003496:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	69d9      	ldr	r1, [r3, #28]
 800349e:	68bb      	ldr	r3, [r7, #8]
 80034a0:	691b      	ldr	r3, [r3, #16]
 80034a2:	021a      	lsls	r2, r3, #8
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	430a      	orrs	r2, r1
 80034aa:	61da      	str	r2, [r3, #28]
      break;
 80034ac:	e004      	b.n	80034b8 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 80034ae:	2317      	movs	r3, #23
 80034b0:	18fb      	adds	r3, r7, r3
 80034b2:	2201      	movs	r2, #1
 80034b4:	701a      	strb	r2, [r3, #0]
      break;
 80034b6:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	223c      	movs	r2, #60	; 0x3c
 80034bc:	2100      	movs	r1, #0
 80034be:	5499      	strb	r1, [r3, r2]

  return status;
 80034c0:	2317      	movs	r3, #23
 80034c2:	18fb      	adds	r3, r7, r3
 80034c4:	781b      	ldrb	r3, [r3, #0]
}
 80034c6:	0018      	movs	r0, r3
 80034c8:	46bd      	mov	sp, r7
 80034ca:	b006      	add	sp, #24
 80034cc:	bd80      	pop	{r7, pc}
 80034ce:	46c0      	nop			; (mov r8, r8)
 80034d0:	fffffbff 	.word	0xfffffbff

080034d4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80034d4:	b580      	push	{r7, lr}
 80034d6:	b084      	sub	sp, #16
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
 80034dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80034de:	230f      	movs	r3, #15
 80034e0:	18fb      	adds	r3, r7, r3
 80034e2:	2200      	movs	r2, #0
 80034e4:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	223c      	movs	r2, #60	; 0x3c
 80034ea:	5c9b      	ldrb	r3, [r3, r2]
 80034ec:	2b01      	cmp	r3, #1
 80034ee:	d101      	bne.n	80034f4 <HAL_TIM_ConfigClockSource+0x20>
 80034f0:	2302      	movs	r3, #2
 80034f2:	e0bc      	b.n	800366e <HAL_TIM_ConfigClockSource+0x19a>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	223c      	movs	r2, #60	; 0x3c
 80034f8:	2101      	movs	r1, #1
 80034fa:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	223d      	movs	r2, #61	; 0x3d
 8003500:	2102      	movs	r1, #2
 8003502:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	689b      	ldr	r3, [r3, #8]
 800350a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800350c:	68bb      	ldr	r3, [r7, #8]
 800350e:	2277      	movs	r2, #119	; 0x77
 8003510:	4393      	bics	r3, r2
 8003512:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003514:	68bb      	ldr	r3, [r7, #8]
 8003516:	4a58      	ldr	r2, [pc, #352]	; (8003678 <HAL_TIM_ConfigClockSource+0x1a4>)
 8003518:	4013      	ands	r3, r2
 800351a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	68ba      	ldr	r2, [r7, #8]
 8003522:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	2280      	movs	r2, #128	; 0x80
 800352a:	0192      	lsls	r2, r2, #6
 800352c:	4293      	cmp	r3, r2
 800352e:	d040      	beq.n	80035b2 <HAL_TIM_ConfigClockSource+0xde>
 8003530:	2280      	movs	r2, #128	; 0x80
 8003532:	0192      	lsls	r2, r2, #6
 8003534:	4293      	cmp	r3, r2
 8003536:	d900      	bls.n	800353a <HAL_TIM_ConfigClockSource+0x66>
 8003538:	e088      	b.n	800364c <HAL_TIM_ConfigClockSource+0x178>
 800353a:	2280      	movs	r2, #128	; 0x80
 800353c:	0152      	lsls	r2, r2, #5
 800353e:	4293      	cmp	r3, r2
 8003540:	d100      	bne.n	8003544 <HAL_TIM_ConfigClockSource+0x70>
 8003542:	e088      	b.n	8003656 <HAL_TIM_ConfigClockSource+0x182>
 8003544:	2280      	movs	r2, #128	; 0x80
 8003546:	0152      	lsls	r2, r2, #5
 8003548:	4293      	cmp	r3, r2
 800354a:	d900      	bls.n	800354e <HAL_TIM_ConfigClockSource+0x7a>
 800354c:	e07e      	b.n	800364c <HAL_TIM_ConfigClockSource+0x178>
 800354e:	2b70      	cmp	r3, #112	; 0x70
 8003550:	d018      	beq.n	8003584 <HAL_TIM_ConfigClockSource+0xb0>
 8003552:	d900      	bls.n	8003556 <HAL_TIM_ConfigClockSource+0x82>
 8003554:	e07a      	b.n	800364c <HAL_TIM_ConfigClockSource+0x178>
 8003556:	2b60      	cmp	r3, #96	; 0x60
 8003558:	d04f      	beq.n	80035fa <HAL_TIM_ConfigClockSource+0x126>
 800355a:	d900      	bls.n	800355e <HAL_TIM_ConfigClockSource+0x8a>
 800355c:	e076      	b.n	800364c <HAL_TIM_ConfigClockSource+0x178>
 800355e:	2b50      	cmp	r3, #80	; 0x50
 8003560:	d03b      	beq.n	80035da <HAL_TIM_ConfigClockSource+0x106>
 8003562:	d900      	bls.n	8003566 <HAL_TIM_ConfigClockSource+0x92>
 8003564:	e072      	b.n	800364c <HAL_TIM_ConfigClockSource+0x178>
 8003566:	2b40      	cmp	r3, #64	; 0x40
 8003568:	d057      	beq.n	800361a <HAL_TIM_ConfigClockSource+0x146>
 800356a:	d900      	bls.n	800356e <HAL_TIM_ConfigClockSource+0x9a>
 800356c:	e06e      	b.n	800364c <HAL_TIM_ConfigClockSource+0x178>
 800356e:	2b30      	cmp	r3, #48	; 0x30
 8003570:	d063      	beq.n	800363a <HAL_TIM_ConfigClockSource+0x166>
 8003572:	d86b      	bhi.n	800364c <HAL_TIM_ConfigClockSource+0x178>
 8003574:	2b20      	cmp	r3, #32
 8003576:	d060      	beq.n	800363a <HAL_TIM_ConfigClockSource+0x166>
 8003578:	d868      	bhi.n	800364c <HAL_TIM_ConfigClockSource+0x178>
 800357a:	2b00      	cmp	r3, #0
 800357c:	d05d      	beq.n	800363a <HAL_TIM_ConfigClockSource+0x166>
 800357e:	2b10      	cmp	r3, #16
 8003580:	d05b      	beq.n	800363a <HAL_TIM_ConfigClockSource+0x166>
 8003582:	e063      	b.n	800364c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6818      	ldr	r0, [r3, #0]
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	6899      	ldr	r1, [r3, #8]
 800358c:	683b      	ldr	r3, [r7, #0]
 800358e:	685a      	ldr	r2, [r3, #4]
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	68db      	ldr	r3, [r3, #12]
 8003594:	f000 fc2e 	bl	8003df4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	689b      	ldr	r3, [r3, #8]
 800359e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	2277      	movs	r2, #119	; 0x77
 80035a4:	4313      	orrs	r3, r2
 80035a6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	68ba      	ldr	r2, [r7, #8]
 80035ae:	609a      	str	r2, [r3, #8]
      break;
 80035b0:	e052      	b.n	8003658 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6818      	ldr	r0, [r3, #0]
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	6899      	ldr	r1, [r3, #8]
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	685a      	ldr	r2, [r3, #4]
 80035be:	683b      	ldr	r3, [r7, #0]
 80035c0:	68db      	ldr	r3, [r3, #12]
 80035c2:	f000 fc17 	bl	8003df4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	689a      	ldr	r2, [r3, #8]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	2180      	movs	r1, #128	; 0x80
 80035d2:	01c9      	lsls	r1, r1, #7
 80035d4:	430a      	orrs	r2, r1
 80035d6:	609a      	str	r2, [r3, #8]
      break;
 80035d8:	e03e      	b.n	8003658 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6818      	ldr	r0, [r3, #0]
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	6859      	ldr	r1, [r3, #4]
 80035e2:	683b      	ldr	r3, [r7, #0]
 80035e4:	68db      	ldr	r3, [r3, #12]
 80035e6:	001a      	movs	r2, r3
 80035e8:	f000 fb8a 	bl	8003d00 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	2150      	movs	r1, #80	; 0x50
 80035f2:	0018      	movs	r0, r3
 80035f4:	f000 fbe4 	bl	8003dc0 <TIM_ITRx_SetConfig>
      break;
 80035f8:	e02e      	b.n	8003658 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6818      	ldr	r0, [r3, #0]
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	6859      	ldr	r1, [r3, #4]
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	68db      	ldr	r3, [r3, #12]
 8003606:	001a      	movs	r2, r3
 8003608:	f000 fba8 	bl	8003d5c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	2160      	movs	r1, #96	; 0x60
 8003612:	0018      	movs	r0, r3
 8003614:	f000 fbd4 	bl	8003dc0 <TIM_ITRx_SetConfig>
      break;
 8003618:	e01e      	b.n	8003658 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6818      	ldr	r0, [r3, #0]
 800361e:	683b      	ldr	r3, [r7, #0]
 8003620:	6859      	ldr	r1, [r3, #4]
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	68db      	ldr	r3, [r3, #12]
 8003626:	001a      	movs	r2, r3
 8003628:	f000 fb6a 	bl	8003d00 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	2140      	movs	r1, #64	; 0x40
 8003632:	0018      	movs	r0, r3
 8003634:	f000 fbc4 	bl	8003dc0 <TIM_ITRx_SetConfig>
      break;
 8003638:	e00e      	b.n	8003658 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	683b      	ldr	r3, [r7, #0]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	0019      	movs	r1, r3
 8003644:	0010      	movs	r0, r2
 8003646:	f000 fbbb 	bl	8003dc0 <TIM_ITRx_SetConfig>
      break;
 800364a:	e005      	b.n	8003658 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 800364c:	230f      	movs	r3, #15
 800364e:	18fb      	adds	r3, r7, r3
 8003650:	2201      	movs	r2, #1
 8003652:	701a      	strb	r2, [r3, #0]
      break;
 8003654:	e000      	b.n	8003658 <HAL_TIM_ConfigClockSource+0x184>
      break;
 8003656:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	223d      	movs	r2, #61	; 0x3d
 800365c:	2101      	movs	r1, #1
 800365e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	223c      	movs	r2, #60	; 0x3c
 8003664:	2100      	movs	r1, #0
 8003666:	5499      	strb	r1, [r3, r2]

  return status;
 8003668:	230f      	movs	r3, #15
 800366a:	18fb      	adds	r3, r7, r3
 800366c:	781b      	ldrb	r3, [r3, #0]
}
 800366e:	0018      	movs	r0, r3
 8003670:	46bd      	mov	sp, r7
 8003672:	b004      	add	sp, #16
 8003674:	bd80      	pop	{r7, pc}
 8003676:	46c0      	nop			; (mov r8, r8)
 8003678:	ffff00ff 	.word	0xffff00ff

0800367c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b082      	sub	sp, #8
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003684:	46c0      	nop			; (mov r8, r8)
 8003686:	46bd      	mov	sp, r7
 8003688:	b002      	add	sp, #8
 800368a:	bd80      	pop	{r7, pc}

0800368c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b082      	sub	sp, #8
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8003694:	46c0      	nop			; (mov r8, r8)
 8003696:	46bd      	mov	sp, r7
 8003698:	b002      	add	sp, #8
 800369a:	bd80      	pop	{r7, pc}

0800369c <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 800369c:	b580      	push	{r7, lr}
 800369e:	b082      	sub	sp, #8
 80036a0:	af00      	add	r7, sp, #0
 80036a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80036a4:	46c0      	nop			; (mov r8, r8)
 80036a6:	46bd      	mov	sp, r7
 80036a8:	b002      	add	sp, #8
 80036aa:	bd80      	pop	{r7, pc}

080036ac <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b084      	sub	sp, #16
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036b8:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036be:	687a      	ldr	r2, [r7, #4]
 80036c0:	429a      	cmp	r2, r3
 80036c2:	d107      	bne.n	80036d4 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	2201      	movs	r2, #1
 80036c8:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	223e      	movs	r2, #62	; 0x3e
 80036ce:	2101      	movs	r1, #1
 80036d0:	5499      	strb	r1, [r3, r2]
 80036d2:	e02a      	b.n	800372a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80036d8:	687a      	ldr	r2, [r7, #4]
 80036da:	429a      	cmp	r2, r3
 80036dc:	d107      	bne.n	80036ee <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	2202      	movs	r2, #2
 80036e2:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	223f      	movs	r2, #63	; 0x3f
 80036e8:	2101      	movs	r1, #1
 80036ea:	5499      	strb	r1, [r3, r2]
 80036ec:	e01d      	b.n	800372a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036f2:	687a      	ldr	r2, [r7, #4]
 80036f4:	429a      	cmp	r2, r3
 80036f6:	d107      	bne.n	8003708 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	2204      	movs	r2, #4
 80036fc:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	2240      	movs	r2, #64	; 0x40
 8003702:	2101      	movs	r1, #1
 8003704:	5499      	strb	r1, [r3, r2]
 8003706:	e010      	b.n	800372a <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800370c:	687a      	ldr	r2, [r7, #4]
 800370e:	429a      	cmp	r2, r3
 8003710:	d107      	bne.n	8003722 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	2208      	movs	r2, #8
 8003716:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	2241      	movs	r2, #65	; 0x41
 800371c:	2101      	movs	r1, #1
 800371e:	5499      	strb	r1, [r3, r2]
 8003720:	e003      	b.n	800372a <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	223d      	movs	r2, #61	; 0x3d
 8003726:	2101      	movs	r1, #1
 8003728:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	0018      	movs	r0, r3
 800372e:	f7ff ffb5 	bl	800369c <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	2200      	movs	r2, #0
 8003736:	771a      	strb	r2, [r3, #28]
}
 8003738:	46c0      	nop			; (mov r8, r8)
 800373a:	46bd      	mov	sp, r7
 800373c:	b004      	add	sp, #16
 800373e:	bd80      	pop	{r7, pc}

08003740 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b084      	sub	sp, #16
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800374c:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003752:	687a      	ldr	r2, [r7, #4]
 8003754:	429a      	cmp	r2, r3
 8003756:	d10b      	bne.n	8003770 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	2201      	movs	r2, #1
 800375c:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	699b      	ldr	r3, [r3, #24]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d136      	bne.n	80037d4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	223e      	movs	r2, #62	; 0x3e
 800376a:	2101      	movs	r1, #1
 800376c:	5499      	strb	r1, [r3, r2]
 800376e:	e031      	b.n	80037d4 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003774:	687a      	ldr	r2, [r7, #4]
 8003776:	429a      	cmp	r2, r3
 8003778:	d10b      	bne.n	8003792 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	2202      	movs	r2, #2
 800377e:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	699b      	ldr	r3, [r3, #24]
 8003784:	2b00      	cmp	r3, #0
 8003786:	d125      	bne.n	80037d4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	223f      	movs	r2, #63	; 0x3f
 800378c:	2101      	movs	r1, #1
 800378e:	5499      	strb	r1, [r3, r2]
 8003790:	e020      	b.n	80037d4 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003796:	687a      	ldr	r2, [r7, #4]
 8003798:	429a      	cmp	r2, r3
 800379a:	d10b      	bne.n	80037b4 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	2204      	movs	r2, #4
 80037a0:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	699b      	ldr	r3, [r3, #24]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d114      	bne.n	80037d4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	2240      	movs	r2, #64	; 0x40
 80037ae:	2101      	movs	r1, #1
 80037b0:	5499      	strb	r1, [r3, r2]
 80037b2:	e00f      	b.n	80037d4 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037b8:	687a      	ldr	r2, [r7, #4]
 80037ba:	429a      	cmp	r2, r3
 80037bc:	d10a      	bne.n	80037d4 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	2208      	movs	r2, #8
 80037c2:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	699b      	ldr	r3, [r3, #24]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d103      	bne.n	80037d4 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	2241      	movs	r2, #65	; 0x41
 80037d0:	2101      	movs	r1, #1
 80037d2:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	0018      	movs	r0, r3
 80037d8:	f7ff ff50 	bl	800367c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	2200      	movs	r2, #0
 80037e0:	771a      	strb	r2, [r3, #28]
}
 80037e2:	46c0      	nop			; (mov r8, r8)
 80037e4:	46bd      	mov	sp, r7
 80037e6:	b004      	add	sp, #16
 80037e8:	bd80      	pop	{r7, pc}

080037ea <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 80037ea:	b580      	push	{r7, lr}
 80037ec:	b084      	sub	sp, #16
 80037ee:	af00      	add	r7, sp, #0
 80037f0:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037f6:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037fc:	687a      	ldr	r2, [r7, #4]
 80037fe:	429a      	cmp	r2, r3
 8003800:	d103      	bne.n	800380a <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	2201      	movs	r2, #1
 8003806:	771a      	strb	r2, [r3, #28]
 8003808:	e019      	b.n	800383e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800380e:	687a      	ldr	r2, [r7, #4]
 8003810:	429a      	cmp	r2, r3
 8003812:	d103      	bne.n	800381c <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	2202      	movs	r2, #2
 8003818:	771a      	strb	r2, [r3, #28]
 800381a:	e010      	b.n	800383e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003820:	687a      	ldr	r2, [r7, #4]
 8003822:	429a      	cmp	r2, r3
 8003824:	d103      	bne.n	800382e <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	2204      	movs	r2, #4
 800382a:	771a      	strb	r2, [r3, #28]
 800382c:	e007      	b.n	800383e <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003832:	687a      	ldr	r2, [r7, #4]
 8003834:	429a      	cmp	r2, r3
 8003836:	d102      	bne.n	800383e <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	2208      	movs	r2, #8
 800383c:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	0018      	movs	r0, r3
 8003842:	f7ff ff23 	bl	800368c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	2200      	movs	r2, #0
 800384a:	771a      	strb	r2, [r3, #28]
}
 800384c:	46c0      	nop			; (mov r8, r8)
 800384e:	46bd      	mov	sp, r7
 8003850:	b004      	add	sp, #16
 8003852:	bd80      	pop	{r7, pc}

08003854 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003854:	b580      	push	{r7, lr}
 8003856:	b084      	sub	sp, #16
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
 800385c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	4a30      	ldr	r2, [pc, #192]	; (8003928 <TIM_Base_SetConfig+0xd4>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d008      	beq.n	800387e <TIM_Base_SetConfig+0x2a>
 800386c:	687a      	ldr	r2, [r7, #4]
 800386e:	2380      	movs	r3, #128	; 0x80
 8003870:	05db      	lsls	r3, r3, #23
 8003872:	429a      	cmp	r2, r3
 8003874:	d003      	beq.n	800387e <TIM_Base_SetConfig+0x2a>
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	4a2c      	ldr	r2, [pc, #176]	; (800392c <TIM_Base_SetConfig+0xd8>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d108      	bne.n	8003890 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	2270      	movs	r2, #112	; 0x70
 8003882:	4393      	bics	r3, r2
 8003884:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	685b      	ldr	r3, [r3, #4]
 800388a:	68fa      	ldr	r2, [r7, #12]
 800388c:	4313      	orrs	r3, r2
 800388e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	4a25      	ldr	r2, [pc, #148]	; (8003928 <TIM_Base_SetConfig+0xd4>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d014      	beq.n	80038c2 <TIM_Base_SetConfig+0x6e>
 8003898:	687a      	ldr	r2, [r7, #4]
 800389a:	2380      	movs	r3, #128	; 0x80
 800389c:	05db      	lsls	r3, r3, #23
 800389e:	429a      	cmp	r2, r3
 80038a0:	d00f      	beq.n	80038c2 <TIM_Base_SetConfig+0x6e>
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	4a21      	ldr	r2, [pc, #132]	; (800392c <TIM_Base_SetConfig+0xd8>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d00b      	beq.n	80038c2 <TIM_Base_SetConfig+0x6e>
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	4a20      	ldr	r2, [pc, #128]	; (8003930 <TIM_Base_SetConfig+0xdc>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d007      	beq.n	80038c2 <TIM_Base_SetConfig+0x6e>
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	4a1f      	ldr	r2, [pc, #124]	; (8003934 <TIM_Base_SetConfig+0xe0>)
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d003      	beq.n	80038c2 <TIM_Base_SetConfig+0x6e>
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	4a1e      	ldr	r2, [pc, #120]	; (8003938 <TIM_Base_SetConfig+0xe4>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d108      	bne.n	80038d4 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	4a1d      	ldr	r2, [pc, #116]	; (800393c <TIM_Base_SetConfig+0xe8>)
 80038c6:	4013      	ands	r3, r2
 80038c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	68db      	ldr	r3, [r3, #12]
 80038ce:	68fa      	ldr	r2, [r7, #12]
 80038d0:	4313      	orrs	r3, r2
 80038d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2280      	movs	r2, #128	; 0x80
 80038d8:	4393      	bics	r3, r2
 80038da:	001a      	movs	r2, r3
 80038dc:	683b      	ldr	r3, [r7, #0]
 80038de:	695b      	ldr	r3, [r3, #20]
 80038e0:	4313      	orrs	r3, r2
 80038e2:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	68fa      	ldr	r2, [r7, #12]
 80038e8:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038ea:	683b      	ldr	r3, [r7, #0]
 80038ec:	689a      	ldr	r2, [r3, #8]
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80038f2:	683b      	ldr	r3, [r7, #0]
 80038f4:	681a      	ldr	r2, [r3, #0]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	4a0a      	ldr	r2, [pc, #40]	; (8003928 <TIM_Base_SetConfig+0xd4>)
 80038fe:	4293      	cmp	r3, r2
 8003900:	d007      	beq.n	8003912 <TIM_Base_SetConfig+0xbe>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	4a0b      	ldr	r2, [pc, #44]	; (8003934 <TIM_Base_SetConfig+0xe0>)
 8003906:	4293      	cmp	r3, r2
 8003908:	d003      	beq.n	8003912 <TIM_Base_SetConfig+0xbe>
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	4a0a      	ldr	r2, [pc, #40]	; (8003938 <TIM_Base_SetConfig+0xe4>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d103      	bne.n	800391a <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003912:	683b      	ldr	r3, [r7, #0]
 8003914:	691a      	ldr	r2, [r3, #16]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	2201      	movs	r2, #1
 800391e:	615a      	str	r2, [r3, #20]
}
 8003920:	46c0      	nop			; (mov r8, r8)
 8003922:	46bd      	mov	sp, r7
 8003924:	b004      	add	sp, #16
 8003926:	bd80      	pop	{r7, pc}
 8003928:	40012c00 	.word	0x40012c00
 800392c:	40000400 	.word	0x40000400
 8003930:	40002000 	.word	0x40002000
 8003934:	40014400 	.word	0x40014400
 8003938:	40014800 	.word	0x40014800
 800393c:	fffffcff 	.word	0xfffffcff

08003940 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b086      	sub	sp, #24
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
 8003948:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6a1b      	ldr	r3, [r3, #32]
 800394e:	2201      	movs	r2, #1
 8003950:	4393      	bics	r3, r2
 8003952:	001a      	movs	r2, r3
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6a1b      	ldr	r3, [r3, #32]
 800395c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	699b      	ldr	r3, [r3, #24]
 8003968:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	2270      	movs	r2, #112	; 0x70
 800396e:	4393      	bics	r3, r2
 8003970:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	2203      	movs	r2, #3
 8003976:	4393      	bics	r3, r2
 8003978:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800397a:	683b      	ldr	r3, [r7, #0]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	68fa      	ldr	r2, [r7, #12]
 8003980:	4313      	orrs	r3, r2
 8003982:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003984:	697b      	ldr	r3, [r7, #20]
 8003986:	2202      	movs	r2, #2
 8003988:	4393      	bics	r3, r2
 800398a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	689b      	ldr	r3, [r3, #8]
 8003990:	697a      	ldr	r2, [r7, #20]
 8003992:	4313      	orrs	r3, r2
 8003994:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	4a23      	ldr	r2, [pc, #140]	; (8003a28 <TIM_OC1_SetConfig+0xe8>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d007      	beq.n	80039ae <TIM_OC1_SetConfig+0x6e>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	4a22      	ldr	r2, [pc, #136]	; (8003a2c <TIM_OC1_SetConfig+0xec>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d003      	beq.n	80039ae <TIM_OC1_SetConfig+0x6e>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	4a21      	ldr	r2, [pc, #132]	; (8003a30 <TIM_OC1_SetConfig+0xf0>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d10c      	bne.n	80039c8 <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80039ae:	697b      	ldr	r3, [r7, #20]
 80039b0:	2208      	movs	r2, #8
 80039b2:	4393      	bics	r3, r2
 80039b4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	68db      	ldr	r3, [r3, #12]
 80039ba:	697a      	ldr	r2, [r7, #20]
 80039bc:	4313      	orrs	r3, r2
 80039be:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80039c0:	697b      	ldr	r3, [r7, #20]
 80039c2:	2204      	movs	r2, #4
 80039c4:	4393      	bics	r3, r2
 80039c6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	4a17      	ldr	r2, [pc, #92]	; (8003a28 <TIM_OC1_SetConfig+0xe8>)
 80039cc:	4293      	cmp	r3, r2
 80039ce:	d007      	beq.n	80039e0 <TIM_OC1_SetConfig+0xa0>
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	4a16      	ldr	r2, [pc, #88]	; (8003a2c <TIM_OC1_SetConfig+0xec>)
 80039d4:	4293      	cmp	r3, r2
 80039d6:	d003      	beq.n	80039e0 <TIM_OC1_SetConfig+0xa0>
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	4a15      	ldr	r2, [pc, #84]	; (8003a30 <TIM_OC1_SetConfig+0xf0>)
 80039dc:	4293      	cmp	r3, r2
 80039de:	d111      	bne.n	8003a04 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80039e0:	693b      	ldr	r3, [r7, #16]
 80039e2:	4a14      	ldr	r2, [pc, #80]	; (8003a34 <TIM_OC1_SetConfig+0xf4>)
 80039e4:	4013      	ands	r3, r2
 80039e6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	4a13      	ldr	r2, [pc, #76]	; (8003a38 <TIM_OC1_SetConfig+0xf8>)
 80039ec:	4013      	ands	r3, r2
 80039ee:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	695b      	ldr	r3, [r3, #20]
 80039f4:	693a      	ldr	r2, [r7, #16]
 80039f6:	4313      	orrs	r3, r2
 80039f8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	699b      	ldr	r3, [r3, #24]
 80039fe:	693a      	ldr	r2, [r7, #16]
 8003a00:	4313      	orrs	r3, r2
 8003a02:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	693a      	ldr	r2, [r7, #16]
 8003a08:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	68fa      	ldr	r2, [r7, #12]
 8003a0e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	685a      	ldr	r2, [r3, #4]
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	697a      	ldr	r2, [r7, #20]
 8003a1c:	621a      	str	r2, [r3, #32]
}
 8003a1e:	46c0      	nop			; (mov r8, r8)
 8003a20:	46bd      	mov	sp, r7
 8003a22:	b006      	add	sp, #24
 8003a24:	bd80      	pop	{r7, pc}
 8003a26:	46c0      	nop			; (mov r8, r8)
 8003a28:	40012c00 	.word	0x40012c00
 8003a2c:	40014400 	.word	0x40014400
 8003a30:	40014800 	.word	0x40014800
 8003a34:	fffffeff 	.word	0xfffffeff
 8003a38:	fffffdff 	.word	0xfffffdff

08003a3c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b086      	sub	sp, #24
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
 8003a44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6a1b      	ldr	r3, [r3, #32]
 8003a4a:	2210      	movs	r2, #16
 8003a4c:	4393      	bics	r3, r2
 8003a4e:	001a      	movs	r2, r3
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6a1b      	ldr	r3, [r3, #32]
 8003a58:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	699b      	ldr	r3, [r3, #24]
 8003a64:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	4a2c      	ldr	r2, [pc, #176]	; (8003b1c <TIM_OC2_SetConfig+0xe0>)
 8003a6a:	4013      	ands	r3, r2
 8003a6c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	4a2b      	ldr	r2, [pc, #172]	; (8003b20 <TIM_OC2_SetConfig+0xe4>)
 8003a72:	4013      	ands	r3, r2
 8003a74:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	021b      	lsls	r3, r3, #8
 8003a7c:	68fa      	ldr	r2, [r7, #12]
 8003a7e:	4313      	orrs	r3, r2
 8003a80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003a82:	697b      	ldr	r3, [r7, #20]
 8003a84:	2220      	movs	r2, #32
 8003a86:	4393      	bics	r3, r2
 8003a88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003a8a:	683b      	ldr	r3, [r7, #0]
 8003a8c:	689b      	ldr	r3, [r3, #8]
 8003a8e:	011b      	lsls	r3, r3, #4
 8003a90:	697a      	ldr	r2, [r7, #20]
 8003a92:	4313      	orrs	r3, r2
 8003a94:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	4a22      	ldr	r2, [pc, #136]	; (8003b24 <TIM_OC2_SetConfig+0xe8>)
 8003a9a:	4293      	cmp	r3, r2
 8003a9c:	d10d      	bne.n	8003aba <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003a9e:	697b      	ldr	r3, [r7, #20]
 8003aa0:	2280      	movs	r2, #128	; 0x80
 8003aa2:	4393      	bics	r3, r2
 8003aa4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	68db      	ldr	r3, [r3, #12]
 8003aaa:	011b      	lsls	r3, r3, #4
 8003aac:	697a      	ldr	r2, [r7, #20]
 8003aae:	4313      	orrs	r3, r2
 8003ab0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003ab2:	697b      	ldr	r3, [r7, #20]
 8003ab4:	2240      	movs	r2, #64	; 0x40
 8003ab6:	4393      	bics	r3, r2
 8003ab8:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	4a19      	ldr	r2, [pc, #100]	; (8003b24 <TIM_OC2_SetConfig+0xe8>)
 8003abe:	4293      	cmp	r3, r2
 8003ac0:	d007      	beq.n	8003ad2 <TIM_OC2_SetConfig+0x96>
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	4a18      	ldr	r2, [pc, #96]	; (8003b28 <TIM_OC2_SetConfig+0xec>)
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d003      	beq.n	8003ad2 <TIM_OC2_SetConfig+0x96>
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	4a17      	ldr	r2, [pc, #92]	; (8003b2c <TIM_OC2_SetConfig+0xf0>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d113      	bne.n	8003afa <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003ad2:	693b      	ldr	r3, [r7, #16]
 8003ad4:	4a16      	ldr	r2, [pc, #88]	; (8003b30 <TIM_OC2_SetConfig+0xf4>)
 8003ad6:	4013      	ands	r3, r2
 8003ad8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	4a15      	ldr	r2, [pc, #84]	; (8003b34 <TIM_OC2_SetConfig+0xf8>)
 8003ade:	4013      	ands	r3, r2
 8003ae0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	695b      	ldr	r3, [r3, #20]
 8003ae6:	009b      	lsls	r3, r3, #2
 8003ae8:	693a      	ldr	r2, [r7, #16]
 8003aea:	4313      	orrs	r3, r2
 8003aec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003aee:	683b      	ldr	r3, [r7, #0]
 8003af0:	699b      	ldr	r3, [r3, #24]
 8003af2:	009b      	lsls	r3, r3, #2
 8003af4:	693a      	ldr	r2, [r7, #16]
 8003af6:	4313      	orrs	r3, r2
 8003af8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	693a      	ldr	r2, [r7, #16]
 8003afe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	68fa      	ldr	r2, [r7, #12]
 8003b04:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	685a      	ldr	r2, [r3, #4]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	697a      	ldr	r2, [r7, #20]
 8003b12:	621a      	str	r2, [r3, #32]
}
 8003b14:	46c0      	nop			; (mov r8, r8)
 8003b16:	46bd      	mov	sp, r7
 8003b18:	b006      	add	sp, #24
 8003b1a:	bd80      	pop	{r7, pc}
 8003b1c:	ffff8fff 	.word	0xffff8fff
 8003b20:	fffffcff 	.word	0xfffffcff
 8003b24:	40012c00 	.word	0x40012c00
 8003b28:	40014400 	.word	0x40014400
 8003b2c:	40014800 	.word	0x40014800
 8003b30:	fffffbff 	.word	0xfffffbff
 8003b34:	fffff7ff 	.word	0xfffff7ff

08003b38 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b086      	sub	sp, #24
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
 8003b40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	6a1b      	ldr	r3, [r3, #32]
 8003b46:	4a33      	ldr	r2, [pc, #204]	; (8003c14 <TIM_OC3_SetConfig+0xdc>)
 8003b48:	401a      	ands	r2, r3
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6a1b      	ldr	r3, [r3, #32]
 8003b52:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	69db      	ldr	r3, [r3, #28]
 8003b5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	2270      	movs	r2, #112	; 0x70
 8003b64:	4393      	bics	r3, r2
 8003b66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	2203      	movs	r2, #3
 8003b6c:	4393      	bics	r3, r2
 8003b6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003b70:	683b      	ldr	r3, [r7, #0]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	68fa      	ldr	r2, [r7, #12]
 8003b76:	4313      	orrs	r3, r2
 8003b78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003b7a:	697b      	ldr	r3, [r7, #20]
 8003b7c:	4a26      	ldr	r2, [pc, #152]	; (8003c18 <TIM_OC3_SetConfig+0xe0>)
 8003b7e:	4013      	ands	r3, r2
 8003b80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	689b      	ldr	r3, [r3, #8]
 8003b86:	021b      	lsls	r3, r3, #8
 8003b88:	697a      	ldr	r2, [r7, #20]
 8003b8a:	4313      	orrs	r3, r2
 8003b8c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	4a22      	ldr	r2, [pc, #136]	; (8003c1c <TIM_OC3_SetConfig+0xe4>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d10d      	bne.n	8003bb2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003b96:	697b      	ldr	r3, [r7, #20]
 8003b98:	4a21      	ldr	r2, [pc, #132]	; (8003c20 <TIM_OC3_SetConfig+0xe8>)
 8003b9a:	4013      	ands	r3, r2
 8003b9c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	68db      	ldr	r3, [r3, #12]
 8003ba2:	021b      	lsls	r3, r3, #8
 8003ba4:	697a      	ldr	r2, [r7, #20]
 8003ba6:	4313      	orrs	r3, r2
 8003ba8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003baa:	697b      	ldr	r3, [r7, #20]
 8003bac:	4a1d      	ldr	r2, [pc, #116]	; (8003c24 <TIM_OC3_SetConfig+0xec>)
 8003bae:	4013      	ands	r3, r2
 8003bb0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	4a19      	ldr	r2, [pc, #100]	; (8003c1c <TIM_OC3_SetConfig+0xe4>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d007      	beq.n	8003bca <TIM_OC3_SetConfig+0x92>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	4a1a      	ldr	r2, [pc, #104]	; (8003c28 <TIM_OC3_SetConfig+0xf0>)
 8003bbe:	4293      	cmp	r3, r2
 8003bc0:	d003      	beq.n	8003bca <TIM_OC3_SetConfig+0x92>
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	4a19      	ldr	r2, [pc, #100]	; (8003c2c <TIM_OC3_SetConfig+0xf4>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d113      	bne.n	8003bf2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003bca:	693b      	ldr	r3, [r7, #16]
 8003bcc:	4a18      	ldr	r2, [pc, #96]	; (8003c30 <TIM_OC3_SetConfig+0xf8>)
 8003bce:	4013      	ands	r3, r2
 8003bd0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003bd2:	693b      	ldr	r3, [r7, #16]
 8003bd4:	4a17      	ldr	r2, [pc, #92]	; (8003c34 <TIM_OC3_SetConfig+0xfc>)
 8003bd6:	4013      	ands	r3, r2
 8003bd8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	695b      	ldr	r3, [r3, #20]
 8003bde:	011b      	lsls	r3, r3, #4
 8003be0:	693a      	ldr	r2, [r7, #16]
 8003be2:	4313      	orrs	r3, r2
 8003be4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	699b      	ldr	r3, [r3, #24]
 8003bea:	011b      	lsls	r3, r3, #4
 8003bec:	693a      	ldr	r2, [r7, #16]
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	693a      	ldr	r2, [r7, #16]
 8003bf6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	68fa      	ldr	r2, [r7, #12]
 8003bfc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	685a      	ldr	r2, [r3, #4]
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	697a      	ldr	r2, [r7, #20]
 8003c0a:	621a      	str	r2, [r3, #32]
}
 8003c0c:	46c0      	nop			; (mov r8, r8)
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	b006      	add	sp, #24
 8003c12:	bd80      	pop	{r7, pc}
 8003c14:	fffffeff 	.word	0xfffffeff
 8003c18:	fffffdff 	.word	0xfffffdff
 8003c1c:	40012c00 	.word	0x40012c00
 8003c20:	fffff7ff 	.word	0xfffff7ff
 8003c24:	fffffbff 	.word	0xfffffbff
 8003c28:	40014400 	.word	0x40014400
 8003c2c:	40014800 	.word	0x40014800
 8003c30:	ffffefff 	.word	0xffffefff
 8003c34:	ffffdfff 	.word	0xffffdfff

08003c38 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c38:	b580      	push	{r7, lr}
 8003c3a:	b086      	sub	sp, #24
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	6078      	str	r0, [r7, #4]
 8003c40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6a1b      	ldr	r3, [r3, #32]
 8003c46:	4a26      	ldr	r2, [pc, #152]	; (8003ce0 <TIM_OC4_SetConfig+0xa8>)
 8003c48:	401a      	ands	r2, r3
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6a1b      	ldr	r3, [r3, #32]
 8003c52:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	69db      	ldr	r3, [r3, #28]
 8003c5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	4a20      	ldr	r2, [pc, #128]	; (8003ce4 <TIM_OC4_SetConfig+0xac>)
 8003c64:	4013      	ands	r3, r2
 8003c66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	4a1f      	ldr	r2, [pc, #124]	; (8003ce8 <TIM_OC4_SetConfig+0xb0>)
 8003c6c:	4013      	ands	r3, r2
 8003c6e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	021b      	lsls	r3, r3, #8
 8003c76:	68fa      	ldr	r2, [r7, #12]
 8003c78:	4313      	orrs	r3, r2
 8003c7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003c7c:	693b      	ldr	r3, [r7, #16]
 8003c7e:	4a1b      	ldr	r2, [pc, #108]	; (8003cec <TIM_OC4_SetConfig+0xb4>)
 8003c80:	4013      	ands	r3, r2
 8003c82:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003c84:	683b      	ldr	r3, [r7, #0]
 8003c86:	689b      	ldr	r3, [r3, #8]
 8003c88:	031b      	lsls	r3, r3, #12
 8003c8a:	693a      	ldr	r2, [r7, #16]
 8003c8c:	4313      	orrs	r3, r2
 8003c8e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	4a17      	ldr	r2, [pc, #92]	; (8003cf0 <TIM_OC4_SetConfig+0xb8>)
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d007      	beq.n	8003ca8 <TIM_OC4_SetConfig+0x70>
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	4a16      	ldr	r2, [pc, #88]	; (8003cf4 <TIM_OC4_SetConfig+0xbc>)
 8003c9c:	4293      	cmp	r3, r2
 8003c9e:	d003      	beq.n	8003ca8 <TIM_OC4_SetConfig+0x70>
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	4a15      	ldr	r2, [pc, #84]	; (8003cf8 <TIM_OC4_SetConfig+0xc0>)
 8003ca4:	4293      	cmp	r3, r2
 8003ca6:	d109      	bne.n	8003cbc <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003ca8:	697b      	ldr	r3, [r7, #20]
 8003caa:	4a14      	ldr	r2, [pc, #80]	; (8003cfc <TIM_OC4_SetConfig+0xc4>)
 8003cac:	4013      	ands	r3, r2
 8003cae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	695b      	ldr	r3, [r3, #20]
 8003cb4:	019b      	lsls	r3, r3, #6
 8003cb6:	697a      	ldr	r2, [r7, #20]
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	697a      	ldr	r2, [r7, #20]
 8003cc0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	68fa      	ldr	r2, [r7, #12]
 8003cc6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	685a      	ldr	r2, [r3, #4]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	693a      	ldr	r2, [r7, #16]
 8003cd4:	621a      	str	r2, [r3, #32]
}
 8003cd6:	46c0      	nop			; (mov r8, r8)
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	b006      	add	sp, #24
 8003cdc:	bd80      	pop	{r7, pc}
 8003cde:	46c0      	nop			; (mov r8, r8)
 8003ce0:	ffffefff 	.word	0xffffefff
 8003ce4:	ffff8fff 	.word	0xffff8fff
 8003ce8:	fffffcff 	.word	0xfffffcff
 8003cec:	ffffdfff 	.word	0xffffdfff
 8003cf0:	40012c00 	.word	0x40012c00
 8003cf4:	40014400 	.word	0x40014400
 8003cf8:	40014800 	.word	0x40014800
 8003cfc:	ffffbfff 	.word	0xffffbfff

08003d00 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b086      	sub	sp, #24
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	60f8      	str	r0, [r7, #12]
 8003d08:	60b9      	str	r1, [r7, #8]
 8003d0a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	6a1b      	ldr	r3, [r3, #32]
 8003d10:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	6a1b      	ldr	r3, [r3, #32]
 8003d16:	2201      	movs	r2, #1
 8003d18:	4393      	bics	r3, r2
 8003d1a:	001a      	movs	r2, r3
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	699b      	ldr	r3, [r3, #24]
 8003d24:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003d26:	693b      	ldr	r3, [r7, #16]
 8003d28:	22f0      	movs	r2, #240	; 0xf0
 8003d2a:	4393      	bics	r3, r2
 8003d2c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	011b      	lsls	r3, r3, #4
 8003d32:	693a      	ldr	r2, [r7, #16]
 8003d34:	4313      	orrs	r3, r2
 8003d36:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003d38:	697b      	ldr	r3, [r7, #20]
 8003d3a:	220a      	movs	r2, #10
 8003d3c:	4393      	bics	r3, r2
 8003d3e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003d40:	697a      	ldr	r2, [r7, #20]
 8003d42:	68bb      	ldr	r3, [r7, #8]
 8003d44:	4313      	orrs	r3, r2
 8003d46:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	693a      	ldr	r2, [r7, #16]
 8003d4c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	697a      	ldr	r2, [r7, #20]
 8003d52:	621a      	str	r2, [r3, #32]
}
 8003d54:	46c0      	nop			; (mov r8, r8)
 8003d56:	46bd      	mov	sp, r7
 8003d58:	b006      	add	sp, #24
 8003d5a:	bd80      	pop	{r7, pc}

08003d5c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b086      	sub	sp, #24
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	60f8      	str	r0, [r7, #12]
 8003d64:	60b9      	str	r1, [r7, #8]
 8003d66:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	6a1b      	ldr	r3, [r3, #32]
 8003d6c:	2210      	movs	r2, #16
 8003d6e:	4393      	bics	r3, r2
 8003d70:	001a      	movs	r2, r3
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	699b      	ldr	r3, [r3, #24]
 8003d7a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	6a1b      	ldr	r3, [r3, #32]
 8003d80:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	4a0d      	ldr	r2, [pc, #52]	; (8003dbc <TIM_TI2_ConfigInputStage+0x60>)
 8003d86:	4013      	ands	r3, r2
 8003d88:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	031b      	lsls	r3, r3, #12
 8003d8e:	697a      	ldr	r2, [r7, #20]
 8003d90:	4313      	orrs	r3, r2
 8003d92:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003d94:	693b      	ldr	r3, [r7, #16]
 8003d96:	22a0      	movs	r2, #160	; 0xa0
 8003d98:	4393      	bics	r3, r2
 8003d9a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003d9c:	68bb      	ldr	r3, [r7, #8]
 8003d9e:	011b      	lsls	r3, r3, #4
 8003da0:	693a      	ldr	r2, [r7, #16]
 8003da2:	4313      	orrs	r3, r2
 8003da4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	697a      	ldr	r2, [r7, #20]
 8003daa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	693a      	ldr	r2, [r7, #16]
 8003db0:	621a      	str	r2, [r3, #32]
}
 8003db2:	46c0      	nop			; (mov r8, r8)
 8003db4:	46bd      	mov	sp, r7
 8003db6:	b006      	add	sp, #24
 8003db8:	bd80      	pop	{r7, pc}
 8003dba:	46c0      	nop			; (mov r8, r8)
 8003dbc:	ffff0fff 	.word	0xffff0fff

08003dc0 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b084      	sub	sp, #16
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
 8003dc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	689b      	ldr	r3, [r3, #8]
 8003dce:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	2270      	movs	r2, #112	; 0x70
 8003dd4:	4393      	bics	r3, r2
 8003dd6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003dd8:	683a      	ldr	r2, [r7, #0]
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	4313      	orrs	r3, r2
 8003dde:	2207      	movs	r2, #7
 8003de0:	4313      	orrs	r3, r2
 8003de2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	68fa      	ldr	r2, [r7, #12]
 8003de8:	609a      	str	r2, [r3, #8]
}
 8003dea:	46c0      	nop			; (mov r8, r8)
 8003dec:	46bd      	mov	sp, r7
 8003dee:	b004      	add	sp, #16
 8003df0:	bd80      	pop	{r7, pc}
	...

08003df4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	b086      	sub	sp, #24
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	60f8      	str	r0, [r7, #12]
 8003dfc:	60b9      	str	r1, [r7, #8]
 8003dfe:	607a      	str	r2, [r7, #4]
 8003e00:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	689b      	ldr	r3, [r3, #8]
 8003e06:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	4a09      	ldr	r2, [pc, #36]	; (8003e30 <TIM_ETR_SetConfig+0x3c>)
 8003e0c:	4013      	ands	r3, r2
 8003e0e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	021a      	lsls	r2, r3, #8
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	431a      	orrs	r2, r3
 8003e18:	68bb      	ldr	r3, [r7, #8]
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	697a      	ldr	r2, [r7, #20]
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	697a      	ldr	r2, [r7, #20]
 8003e26:	609a      	str	r2, [r3, #8]
}
 8003e28:	46c0      	nop			; (mov r8, r8)
 8003e2a:	46bd      	mov	sp, r7
 8003e2c:	b006      	add	sp, #24
 8003e2e:	bd80      	pop	{r7, pc}
 8003e30:	ffff00ff 	.word	0xffff00ff

08003e34 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b086      	sub	sp, #24
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	60f8      	str	r0, [r7, #12]
 8003e3c:	60b9      	str	r1, [r7, #8]
 8003e3e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003e40:	68bb      	ldr	r3, [r7, #8]
 8003e42:	221f      	movs	r2, #31
 8003e44:	4013      	ands	r3, r2
 8003e46:	2201      	movs	r2, #1
 8003e48:	409a      	lsls	r2, r3
 8003e4a:	0013      	movs	r3, r2
 8003e4c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	6a1b      	ldr	r3, [r3, #32]
 8003e52:	697a      	ldr	r2, [r7, #20]
 8003e54:	43d2      	mvns	r2, r2
 8003e56:	401a      	ands	r2, r3
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	6a1a      	ldr	r2, [r3, #32]
 8003e60:	68bb      	ldr	r3, [r7, #8]
 8003e62:	211f      	movs	r1, #31
 8003e64:	400b      	ands	r3, r1
 8003e66:	6879      	ldr	r1, [r7, #4]
 8003e68:	4099      	lsls	r1, r3
 8003e6a:	000b      	movs	r3, r1
 8003e6c:	431a      	orrs	r2, r3
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	621a      	str	r2, [r3, #32]
}
 8003e72:	46c0      	nop			; (mov r8, r8)
 8003e74:	46bd      	mov	sp, r7
 8003e76:	b006      	add	sp, #24
 8003e78:	bd80      	pop	{r7, pc}
	...

08003e7c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003e7c:	b580      	push	{r7, lr}
 8003e7e:	b084      	sub	sp, #16
 8003e80:	af00      	add	r7, sp, #0
 8003e82:	6078      	str	r0, [r7, #4]
 8003e84:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	223c      	movs	r2, #60	; 0x3c
 8003e8a:	5c9b      	ldrb	r3, [r3, r2]
 8003e8c:	2b01      	cmp	r3, #1
 8003e8e:	d101      	bne.n	8003e94 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003e90:	2302      	movs	r3, #2
 8003e92:	e042      	b.n	8003f1a <HAL_TIMEx_MasterConfigSynchronization+0x9e>
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	223c      	movs	r2, #60	; 0x3c
 8003e98:	2101      	movs	r1, #1
 8003e9a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	223d      	movs	r2, #61	; 0x3d
 8003ea0:	2102      	movs	r1, #2
 8003ea2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	689b      	ldr	r3, [r3, #8]
 8003eb2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	2270      	movs	r2, #112	; 0x70
 8003eb8:	4393      	bics	r3, r2
 8003eba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	68fa      	ldr	r2, [r7, #12]
 8003ec2:	4313      	orrs	r3, r2
 8003ec4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	68fa      	ldr	r2, [r7, #12]
 8003ecc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4a14      	ldr	r2, [pc, #80]	; (8003f24 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8003ed4:	4293      	cmp	r3, r2
 8003ed6:	d00a      	beq.n	8003eee <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681a      	ldr	r2, [r3, #0]
 8003edc:	2380      	movs	r3, #128	; 0x80
 8003ede:	05db      	lsls	r3, r3, #23
 8003ee0:	429a      	cmp	r2, r3
 8003ee2:	d004      	beq.n	8003eee <HAL_TIMEx_MasterConfigSynchronization+0x72>
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4a0f      	ldr	r2, [pc, #60]	; (8003f28 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d10c      	bne.n	8003f08 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003eee:	68bb      	ldr	r3, [r7, #8]
 8003ef0:	2280      	movs	r2, #128	; 0x80
 8003ef2:	4393      	bics	r3, r2
 8003ef4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	68ba      	ldr	r2, [r7, #8]
 8003efc:	4313      	orrs	r3, r2
 8003efe:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	68ba      	ldr	r2, [r7, #8]
 8003f06:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	223d      	movs	r2, #61	; 0x3d
 8003f0c:	2101      	movs	r1, #1
 8003f0e:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	223c      	movs	r2, #60	; 0x3c
 8003f14:	2100      	movs	r1, #0
 8003f16:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003f18:	2300      	movs	r3, #0
}
 8003f1a:	0018      	movs	r0, r3
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	b004      	add	sp, #16
 8003f20:	bd80      	pop	{r7, pc}
 8003f22:	46c0      	nop			; (mov r8, r8)
 8003f24:	40012c00 	.word	0x40012c00
 8003f28:	40000400 	.word	0x40000400

08003f2c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b082      	sub	sp, #8
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d101      	bne.n	8003f3e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	e044      	b.n	8003fc8 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d107      	bne.n	8003f56 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	2278      	movs	r2, #120	; 0x78
 8003f4a:	2100      	movs	r1, #0
 8003f4c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	0018      	movs	r0, r3
 8003f52:	f7fc ffdf 	bl	8000f14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2224      	movs	r2, #36	; 0x24
 8003f5a:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	681a      	ldr	r2, [r3, #0]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	2101      	movs	r1, #1
 8003f68:	438a      	bics	r2, r1
 8003f6a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	0018      	movs	r0, r3
 8003f70:	f000 fb7c 	bl	800466c <UART_SetConfig>
 8003f74:	0003      	movs	r3, r0
 8003f76:	2b01      	cmp	r3, #1
 8003f78:	d101      	bne.n	8003f7e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e024      	b.n	8003fc8 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d003      	beq.n	8003f8e <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	0018      	movs	r0, r3
 8003f8a:	f000 fcaf 	bl	80048ec <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	685a      	ldr	r2, [r3, #4]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	490d      	ldr	r1, [pc, #52]	; (8003fd0 <HAL_UART_Init+0xa4>)
 8003f9a:	400a      	ands	r2, r1
 8003f9c:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	689a      	ldr	r2, [r3, #8]
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	212a      	movs	r1, #42	; 0x2a
 8003faa:	438a      	bics	r2, r1
 8003fac:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	681a      	ldr	r2, [r3, #0]
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	2101      	movs	r1, #1
 8003fba:	430a      	orrs	r2, r1
 8003fbc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	0018      	movs	r0, r3
 8003fc2:	f000 fd47 	bl	8004a54 <UART_CheckIdleState>
 8003fc6:	0003      	movs	r3, r0
}
 8003fc8:	0018      	movs	r0, r3
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	b002      	add	sp, #8
 8003fce:	bd80      	pop	{r7, pc}
 8003fd0:	ffffb7ff 	.word	0xffffb7ff

08003fd4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003fd4:	b580      	push	{r7, lr}
 8003fd6:	b088      	sub	sp, #32
 8003fd8:	af00      	add	r7, sp, #0
 8003fda:	60f8      	str	r0, [r7, #12]
 8003fdc:	60b9      	str	r1, [r7, #8]
 8003fde:	1dbb      	adds	r3, r7, #6
 8003fe0:	801a      	strh	r2, [r3, #0]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	2280      	movs	r2, #128	; 0x80
 8003fe6:	589b      	ldr	r3, [r3, r2]
 8003fe8:	2b20      	cmp	r3, #32
 8003fea:	d145      	bne.n	8004078 <HAL_UART_Receive_IT+0xa4>
  {
    if ((pData == NULL) || (Size == 0U))
 8003fec:	68bb      	ldr	r3, [r7, #8]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d003      	beq.n	8003ffa <HAL_UART_Receive_IT+0x26>
 8003ff2:	1dbb      	adds	r3, r7, #6
 8003ff4:	881b      	ldrh	r3, [r3, #0]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d101      	bne.n	8003ffe <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	e03d      	b.n	800407a <HAL_UART_Receive_IT+0xa6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	689a      	ldr	r2, [r3, #8]
 8004002:	2380      	movs	r3, #128	; 0x80
 8004004:	015b      	lsls	r3, r3, #5
 8004006:	429a      	cmp	r2, r3
 8004008:	d109      	bne.n	800401e <HAL_UART_Receive_IT+0x4a>
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	691b      	ldr	r3, [r3, #16]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d105      	bne.n	800401e <HAL_UART_Receive_IT+0x4a>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8004012:	68bb      	ldr	r3, [r7, #8]
 8004014:	2201      	movs	r2, #1
 8004016:	4013      	ands	r3, r2
 8004018:	d001      	beq.n	800401e <HAL_UART_Receive_IT+0x4a>
      {
        return  HAL_ERROR;
 800401a:	2301      	movs	r3, #1
 800401c:	e02d      	b.n	800407a <HAL_UART_Receive_IT+0xa6>
      }
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	2200      	movs	r2, #0
 8004022:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	685a      	ldr	r2, [r3, #4]
 800402a:	2380      	movs	r3, #128	; 0x80
 800402c:	041b      	lsls	r3, r3, #16
 800402e:	4013      	ands	r3, r2
 8004030:	d019      	beq.n	8004066 <HAL_UART_Receive_IT+0x92>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004032:	f3ef 8310 	mrs	r3, PRIMASK
 8004036:	613b      	str	r3, [r7, #16]
  return(result);
 8004038:	693b      	ldr	r3, [r7, #16]
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800403a:	61fb      	str	r3, [r7, #28]
 800403c:	2301      	movs	r3, #1
 800403e:	617b      	str	r3, [r7, #20]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	f383 8810 	msr	PRIMASK, r3
}
 8004046:	46c0      	nop			; (mov r8, r8)
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	681a      	ldr	r2, [r3, #0]
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	2180      	movs	r1, #128	; 0x80
 8004054:	04c9      	lsls	r1, r1, #19
 8004056:	430a      	orrs	r2, r1
 8004058:	601a      	str	r2, [r3, #0]
 800405a:	69fb      	ldr	r3, [r7, #28]
 800405c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800405e:	69bb      	ldr	r3, [r7, #24]
 8004060:	f383 8810 	msr	PRIMASK, r3
}
 8004064:	46c0      	nop			; (mov r8, r8)
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004066:	1dbb      	adds	r3, r7, #6
 8004068:	881a      	ldrh	r2, [r3, #0]
 800406a:	68b9      	ldr	r1, [r7, #8]
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	0018      	movs	r0, r3
 8004070:	f000 fe02 	bl	8004c78 <UART_Start_Receive_IT>
 8004074:	0003      	movs	r3, r0
 8004076:	e000      	b.n	800407a <HAL_UART_Receive_IT+0xa6>
  }
  else
  {
    return HAL_BUSY;
 8004078:	2302      	movs	r3, #2
  }
}
 800407a:	0018      	movs	r0, r3
 800407c:	46bd      	mov	sp, r7
 800407e:	b008      	add	sp, #32
 8004080:	bd80      	pop	{r7, pc}
	...

08004084 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004084:	b590      	push	{r4, r7, lr}
 8004086:	b0ab      	sub	sp, #172	; 0xac
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	69db      	ldr	r3, [r3, #28]
 8004092:	22a4      	movs	r2, #164	; 0xa4
 8004094:	18b9      	adds	r1, r7, r2
 8004096:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	20a0      	movs	r0, #160	; 0xa0
 80040a0:	1839      	adds	r1, r7, r0
 80040a2:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	689b      	ldr	r3, [r3, #8]
 80040aa:	219c      	movs	r1, #156	; 0x9c
 80040ac:	1879      	adds	r1, r7, r1
 80040ae:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80040b0:	0011      	movs	r1, r2
 80040b2:	18bb      	adds	r3, r7, r2
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	4a99      	ldr	r2, [pc, #612]	; (800431c <HAL_UART_IRQHandler+0x298>)
 80040b8:	4013      	ands	r3, r2
 80040ba:	2298      	movs	r2, #152	; 0x98
 80040bc:	18bc      	adds	r4, r7, r2
 80040be:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 80040c0:	18bb      	adds	r3, r7, r2
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d114      	bne.n	80040f2 <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80040c8:	187b      	adds	r3, r7, r1
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	2220      	movs	r2, #32
 80040ce:	4013      	ands	r3, r2
 80040d0:	d00f      	beq.n	80040f2 <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80040d2:	183b      	adds	r3, r7, r0
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	2220      	movs	r2, #32
 80040d8:	4013      	ands	r3, r2
 80040da:	d00a      	beq.n	80040f2 <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d100      	bne.n	80040e6 <HAL_UART_IRQHandler+0x62>
 80040e4:	e29e      	b.n	8004624 <HAL_UART_IRQHandler+0x5a0>
      {
        huart->RxISR(huart);
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80040ea:	687a      	ldr	r2, [r7, #4]
 80040ec:	0010      	movs	r0, r2
 80040ee:	4798      	blx	r3
      }
      return;
 80040f0:	e298      	b.n	8004624 <HAL_UART_IRQHandler+0x5a0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80040f2:	2398      	movs	r3, #152	; 0x98
 80040f4:	18fb      	adds	r3, r7, r3
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d100      	bne.n	80040fe <HAL_UART_IRQHandler+0x7a>
 80040fc:	e114      	b.n	8004328 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80040fe:	239c      	movs	r3, #156	; 0x9c
 8004100:	18fb      	adds	r3, r7, r3
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	2201      	movs	r2, #1
 8004106:	4013      	ands	r3, r2
 8004108:	d106      	bne.n	8004118 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800410a:	23a0      	movs	r3, #160	; 0xa0
 800410c:	18fb      	adds	r3, r7, r3
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	4a83      	ldr	r2, [pc, #524]	; (8004320 <HAL_UART_IRQHandler+0x29c>)
 8004112:	4013      	ands	r3, r2
 8004114:	d100      	bne.n	8004118 <HAL_UART_IRQHandler+0x94>
 8004116:	e107      	b.n	8004328 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004118:	23a4      	movs	r3, #164	; 0xa4
 800411a:	18fb      	adds	r3, r7, r3
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	2201      	movs	r2, #1
 8004120:	4013      	ands	r3, r2
 8004122:	d012      	beq.n	800414a <HAL_UART_IRQHandler+0xc6>
 8004124:	23a0      	movs	r3, #160	; 0xa0
 8004126:	18fb      	adds	r3, r7, r3
 8004128:	681a      	ldr	r2, [r3, #0]
 800412a:	2380      	movs	r3, #128	; 0x80
 800412c:	005b      	lsls	r3, r3, #1
 800412e:	4013      	ands	r3, r2
 8004130:	d00b      	beq.n	800414a <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	2201      	movs	r2, #1
 8004138:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2284      	movs	r2, #132	; 0x84
 800413e:	589b      	ldr	r3, [r3, r2]
 8004140:	2201      	movs	r2, #1
 8004142:	431a      	orrs	r2, r3
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2184      	movs	r1, #132	; 0x84
 8004148:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800414a:	23a4      	movs	r3, #164	; 0xa4
 800414c:	18fb      	adds	r3, r7, r3
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	2202      	movs	r2, #2
 8004152:	4013      	ands	r3, r2
 8004154:	d011      	beq.n	800417a <HAL_UART_IRQHandler+0xf6>
 8004156:	239c      	movs	r3, #156	; 0x9c
 8004158:	18fb      	adds	r3, r7, r3
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	2201      	movs	r2, #1
 800415e:	4013      	ands	r3, r2
 8004160:	d00b      	beq.n	800417a <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	2202      	movs	r2, #2
 8004168:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	2284      	movs	r2, #132	; 0x84
 800416e:	589b      	ldr	r3, [r3, r2]
 8004170:	2204      	movs	r2, #4
 8004172:	431a      	orrs	r2, r3
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2184      	movs	r1, #132	; 0x84
 8004178:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800417a:	23a4      	movs	r3, #164	; 0xa4
 800417c:	18fb      	adds	r3, r7, r3
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	2204      	movs	r2, #4
 8004182:	4013      	ands	r3, r2
 8004184:	d011      	beq.n	80041aa <HAL_UART_IRQHandler+0x126>
 8004186:	239c      	movs	r3, #156	; 0x9c
 8004188:	18fb      	adds	r3, r7, r3
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	2201      	movs	r2, #1
 800418e:	4013      	ands	r3, r2
 8004190:	d00b      	beq.n	80041aa <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	2204      	movs	r2, #4
 8004198:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	2284      	movs	r2, #132	; 0x84
 800419e:	589b      	ldr	r3, [r3, r2]
 80041a0:	2202      	movs	r2, #2
 80041a2:	431a      	orrs	r2, r3
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2184      	movs	r1, #132	; 0x84
 80041a8:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80041aa:	23a4      	movs	r3, #164	; 0xa4
 80041ac:	18fb      	adds	r3, r7, r3
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	2208      	movs	r2, #8
 80041b2:	4013      	ands	r3, r2
 80041b4:	d017      	beq.n	80041e6 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80041b6:	23a0      	movs	r3, #160	; 0xa0
 80041b8:	18fb      	adds	r3, r7, r3
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	2220      	movs	r2, #32
 80041be:	4013      	ands	r3, r2
 80041c0:	d105      	bne.n	80041ce <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80041c2:	239c      	movs	r3, #156	; 0x9c
 80041c4:	18fb      	adds	r3, r7, r3
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	2201      	movs	r2, #1
 80041ca:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80041cc:	d00b      	beq.n	80041e6 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	2208      	movs	r2, #8
 80041d4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2284      	movs	r2, #132	; 0x84
 80041da:	589b      	ldr	r3, [r3, r2]
 80041dc:	2208      	movs	r2, #8
 80041de:	431a      	orrs	r2, r3
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2184      	movs	r1, #132	; 0x84
 80041e4:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80041e6:	23a4      	movs	r3, #164	; 0xa4
 80041e8:	18fb      	adds	r3, r7, r3
 80041ea:	681a      	ldr	r2, [r3, #0]
 80041ec:	2380      	movs	r3, #128	; 0x80
 80041ee:	011b      	lsls	r3, r3, #4
 80041f0:	4013      	ands	r3, r2
 80041f2:	d013      	beq.n	800421c <HAL_UART_IRQHandler+0x198>
 80041f4:	23a0      	movs	r3, #160	; 0xa0
 80041f6:	18fb      	adds	r3, r7, r3
 80041f8:	681a      	ldr	r2, [r3, #0]
 80041fa:	2380      	movs	r3, #128	; 0x80
 80041fc:	04db      	lsls	r3, r3, #19
 80041fe:	4013      	ands	r3, r2
 8004200:	d00c      	beq.n	800421c <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	2280      	movs	r2, #128	; 0x80
 8004208:	0112      	lsls	r2, r2, #4
 800420a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2284      	movs	r2, #132	; 0x84
 8004210:	589b      	ldr	r3, [r3, r2]
 8004212:	2220      	movs	r2, #32
 8004214:	431a      	orrs	r2, r3
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2184      	movs	r1, #132	; 0x84
 800421a:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2284      	movs	r2, #132	; 0x84
 8004220:	589b      	ldr	r3, [r3, r2]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d100      	bne.n	8004228 <HAL_UART_IRQHandler+0x1a4>
 8004226:	e1ff      	b.n	8004628 <HAL_UART_IRQHandler+0x5a4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004228:	23a4      	movs	r3, #164	; 0xa4
 800422a:	18fb      	adds	r3, r7, r3
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	2220      	movs	r2, #32
 8004230:	4013      	ands	r3, r2
 8004232:	d00e      	beq.n	8004252 <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004234:	23a0      	movs	r3, #160	; 0xa0
 8004236:	18fb      	adds	r3, r7, r3
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	2220      	movs	r2, #32
 800423c:	4013      	ands	r3, r2
 800423e:	d008      	beq.n	8004252 <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004244:	2b00      	cmp	r3, #0
 8004246:	d004      	beq.n	8004252 <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800424c:	687a      	ldr	r2, [r7, #4]
 800424e:	0010      	movs	r0, r2
 8004250:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2284      	movs	r2, #132	; 0x84
 8004256:	589b      	ldr	r3, [r3, r2]
 8004258:	2194      	movs	r1, #148	; 0x94
 800425a:	187a      	adds	r2, r7, r1
 800425c:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	689b      	ldr	r3, [r3, #8]
 8004264:	2240      	movs	r2, #64	; 0x40
 8004266:	4013      	ands	r3, r2
 8004268:	2b40      	cmp	r3, #64	; 0x40
 800426a:	d004      	beq.n	8004276 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800426c:	187b      	adds	r3, r7, r1
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	2228      	movs	r2, #40	; 0x28
 8004272:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004274:	d047      	beq.n	8004306 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	0018      	movs	r0, r3
 800427a:	f000 fdc7 	bl	8004e0c <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	689b      	ldr	r3, [r3, #8]
 8004284:	2240      	movs	r2, #64	; 0x40
 8004286:	4013      	ands	r3, r2
 8004288:	2b40      	cmp	r3, #64	; 0x40
 800428a:	d137      	bne.n	80042fc <HAL_UART_IRQHandler+0x278>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800428c:	f3ef 8310 	mrs	r3, PRIMASK
 8004290:	663b      	str	r3, [r7, #96]	; 0x60
  return(result);
 8004292:	6e3b      	ldr	r3, [r7, #96]	; 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004294:	2090      	movs	r0, #144	; 0x90
 8004296:	183a      	adds	r2, r7, r0
 8004298:	6013      	str	r3, [r2, #0]
 800429a:	2301      	movs	r3, #1
 800429c:	667b      	str	r3, [r7, #100]	; 0x64
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800429e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80042a0:	f383 8810 	msr	PRIMASK, r3
}
 80042a4:	46c0      	nop			; (mov r8, r8)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	689a      	ldr	r2, [r3, #8]
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	2140      	movs	r1, #64	; 0x40
 80042b2:	438a      	bics	r2, r1
 80042b4:	609a      	str	r2, [r3, #8]
 80042b6:	183b      	adds	r3, r7, r0
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	66bb      	str	r3, [r7, #104]	; 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042bc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80042be:	f383 8810 	msr	PRIMASK, r3
}
 80042c2:	46c0      	nop			; (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d012      	beq.n	80042f2 <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042d0:	4a14      	ldr	r2, [pc, #80]	; (8004324 <HAL_UART_IRQHandler+0x2a0>)
 80042d2:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042d8:	0018      	movs	r0, r3
 80042da:	f7fd fd6b 	bl	8001db4 <HAL_DMA_Abort_IT>
 80042de:	1e03      	subs	r3, r0, #0
 80042e0:	d01a      	beq.n	8004318 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042e6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042ec:	0018      	movs	r0, r3
 80042ee:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042f0:	e012      	b.n	8004318 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	0018      	movs	r0, r3
 80042f6:	f7fc fd01 	bl	8000cfc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80042fa:	e00d      	b.n	8004318 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	0018      	movs	r0, r3
 8004300:	f7fc fcfc 	bl	8000cfc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004304:	e008      	b.n	8004318 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	0018      	movs	r0, r3
 800430a:	f7fc fcf7 	bl	8000cfc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2284      	movs	r2, #132	; 0x84
 8004312:	2100      	movs	r1, #0
 8004314:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8004316:	e187      	b.n	8004628 <HAL_UART_IRQHandler+0x5a4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004318:	46c0      	nop			; (mov r8, r8)
    return;
 800431a:	e185      	b.n	8004628 <HAL_UART_IRQHandler+0x5a4>
 800431c:	0000080f 	.word	0x0000080f
 8004320:	04000120 	.word	0x04000120
 8004324:	08004ed5 	.word	0x08004ed5

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800432c:	2b01      	cmp	r3, #1
 800432e:	d000      	beq.n	8004332 <HAL_UART_IRQHandler+0x2ae>
 8004330:	e139      	b.n	80045a6 <HAL_UART_IRQHandler+0x522>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004332:	23a4      	movs	r3, #164	; 0xa4
 8004334:	18fb      	adds	r3, r7, r3
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	2210      	movs	r2, #16
 800433a:	4013      	ands	r3, r2
 800433c:	d100      	bne.n	8004340 <HAL_UART_IRQHandler+0x2bc>
 800433e:	e132      	b.n	80045a6 <HAL_UART_IRQHandler+0x522>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004340:	23a0      	movs	r3, #160	; 0xa0
 8004342:	18fb      	adds	r3, r7, r3
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	2210      	movs	r2, #16
 8004348:	4013      	ands	r3, r2
 800434a:	d100      	bne.n	800434e <HAL_UART_IRQHandler+0x2ca>
 800434c:	e12b      	b.n	80045a6 <HAL_UART_IRQHandler+0x522>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	2210      	movs	r2, #16
 8004354:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	689b      	ldr	r3, [r3, #8]
 800435c:	2240      	movs	r2, #64	; 0x40
 800435e:	4013      	ands	r3, r2
 8004360:	2b40      	cmp	r3, #64	; 0x40
 8004362:	d000      	beq.n	8004366 <HAL_UART_IRQHandler+0x2e2>
 8004364:	e09f      	b.n	80044a6 <HAL_UART_IRQHandler+0x422>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	685a      	ldr	r2, [r3, #4]
 800436e:	217e      	movs	r1, #126	; 0x7e
 8004370:	187b      	adds	r3, r7, r1
 8004372:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 8004374:	187b      	adds	r3, r7, r1
 8004376:	881b      	ldrh	r3, [r3, #0]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d100      	bne.n	800437e <HAL_UART_IRQHandler+0x2fa>
 800437c:	e156      	b.n	800462c <HAL_UART_IRQHandler+0x5a8>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	2258      	movs	r2, #88	; 0x58
 8004382:	5a9b      	ldrh	r3, [r3, r2]
 8004384:	187a      	adds	r2, r7, r1
 8004386:	8812      	ldrh	r2, [r2, #0]
 8004388:	429a      	cmp	r2, r3
 800438a:	d300      	bcc.n	800438e <HAL_UART_IRQHandler+0x30a>
 800438c:	e14e      	b.n	800462c <HAL_UART_IRQHandler+0x5a8>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	187a      	adds	r2, r7, r1
 8004392:	215a      	movs	r1, #90	; 0x5a
 8004394:	8812      	ldrh	r2, [r2, #0]
 8004396:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800439c:	699b      	ldr	r3, [r3, #24]
 800439e:	2b20      	cmp	r3, #32
 80043a0:	d06f      	beq.n	8004482 <HAL_UART_IRQHandler+0x3fe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80043a2:	f3ef 8310 	mrs	r3, PRIMASK
 80043a6:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 80043a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80043aa:	67bb      	str	r3, [r7, #120]	; 0x78
 80043ac:	2301      	movs	r3, #1
 80043ae:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043b0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80043b2:	f383 8810 	msr	PRIMASK, r3
}
 80043b6:	46c0      	nop			; (mov r8, r8)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	681a      	ldr	r2, [r3, #0]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	499e      	ldr	r1, [pc, #632]	; (800463c <HAL_UART_IRQHandler+0x5b8>)
 80043c4:	400a      	ands	r2, r1
 80043c6:	601a      	str	r2, [r3, #0]
 80043c8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80043ca:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043ce:	f383 8810 	msr	PRIMASK, r3
}
 80043d2:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80043d4:	f3ef 8310 	mrs	r3, PRIMASK
 80043d8:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 80043da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80043dc:	677b      	str	r3, [r7, #116]	; 0x74
 80043de:	2301      	movs	r3, #1
 80043e0:	643b      	str	r3, [r7, #64]	; 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80043e4:	f383 8810 	msr	PRIMASK, r3
}
 80043e8:	46c0      	nop			; (mov r8, r8)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	689a      	ldr	r2, [r3, #8]
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	2101      	movs	r1, #1
 80043f6:	438a      	bics	r2, r1
 80043f8:	609a      	str	r2, [r3, #8]
 80043fa:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80043fc:	647b      	str	r3, [r7, #68]	; 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80043fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004400:	f383 8810 	msr	PRIMASK, r3
}
 8004404:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004406:	f3ef 8310 	mrs	r3, PRIMASK
 800440a:	64bb      	str	r3, [r7, #72]	; 0x48
  return(result);
 800440c:	6cbb      	ldr	r3, [r7, #72]	; 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800440e:	673b      	str	r3, [r7, #112]	; 0x70
 8004410:	2301      	movs	r3, #1
 8004412:	64fb      	str	r3, [r7, #76]	; 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004414:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004416:	f383 8810 	msr	PRIMASK, r3
}
 800441a:	46c0      	nop			; (mov r8, r8)
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	689a      	ldr	r2, [r3, #8]
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	2140      	movs	r1, #64	; 0x40
 8004428:	438a      	bics	r2, r1
 800442a:	609a      	str	r2, [r3, #8]
 800442c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800442e:	653b      	str	r3, [r7, #80]	; 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004430:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004432:	f383 8810 	msr	PRIMASK, r3
}
 8004436:	46c0      	nop			; (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2280      	movs	r2, #128	; 0x80
 800443c:	2120      	movs	r1, #32
 800443e:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2200      	movs	r2, #0
 8004444:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004446:	f3ef 8310 	mrs	r3, PRIMASK
 800444a:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 800444c:	6d7b      	ldr	r3, [r7, #84]	; 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800444e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004450:	2301      	movs	r3, #1
 8004452:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004454:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004456:	f383 8810 	msr	PRIMASK, r3
}
 800445a:	46c0      	nop			; (mov r8, r8)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	681a      	ldr	r2, [r3, #0]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	2110      	movs	r1, #16
 8004468:	438a      	bics	r2, r1
 800446a:	601a      	str	r2, [r3, #0]
 800446c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800446e:	65fb      	str	r3, [r7, #92]	; 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004470:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004472:	f383 8810 	msr	PRIMASK, r3
}
 8004476:	46c0      	nop			; (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800447c:	0018      	movs	r0, r3
 800447e:	f7fd fc61 	bl	8001d44 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	2202      	movs	r2, #2
 8004486:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2258      	movs	r2, #88	; 0x58
 800448c:	5a9a      	ldrh	r2, [r3, r2]
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	215a      	movs	r1, #90	; 0x5a
 8004492:	5a5b      	ldrh	r3, [r3, r1]
 8004494:	b29b      	uxth	r3, r3
 8004496:	1ad3      	subs	r3, r2, r3
 8004498:	b29a      	uxth	r2, r3
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	0011      	movs	r1, r2
 800449e:	0018      	movs	r0, r3
 80044a0:	f000 f8d8 	bl	8004654 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80044a4:	e0c2      	b.n	800462c <HAL_UART_IRQHandler+0x5a8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	2258      	movs	r2, #88	; 0x58
 80044aa:	5a99      	ldrh	r1, [r3, r2]
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	225a      	movs	r2, #90	; 0x5a
 80044b0:	5a9b      	ldrh	r3, [r3, r2]
 80044b2:	b29a      	uxth	r2, r3
 80044b4:	208e      	movs	r0, #142	; 0x8e
 80044b6:	183b      	adds	r3, r7, r0
 80044b8:	1a8a      	subs	r2, r1, r2
 80044ba:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	225a      	movs	r2, #90	; 0x5a
 80044c0:	5a9b      	ldrh	r3, [r3, r2]
 80044c2:	b29b      	uxth	r3, r3
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d100      	bne.n	80044ca <HAL_UART_IRQHandler+0x446>
 80044c8:	e0b2      	b.n	8004630 <HAL_UART_IRQHandler+0x5ac>
          && (nb_rx_data > 0U))
 80044ca:	183b      	adds	r3, r7, r0
 80044cc:	881b      	ldrh	r3, [r3, #0]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d100      	bne.n	80044d4 <HAL_UART_IRQHandler+0x450>
 80044d2:	e0ad      	b.n	8004630 <HAL_UART_IRQHandler+0x5ac>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044d4:	f3ef 8310 	mrs	r3, PRIMASK
 80044d8:	60fb      	str	r3, [r7, #12]
  return(result);
 80044da:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044dc:	2488      	movs	r4, #136	; 0x88
 80044de:	193a      	adds	r2, r7, r4
 80044e0:	6013      	str	r3, [r2, #0]
 80044e2:	2301      	movs	r3, #1
 80044e4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044e6:	693b      	ldr	r3, [r7, #16]
 80044e8:	f383 8810 	msr	PRIMASK, r3
}
 80044ec:	46c0      	nop			; (mov r8, r8)
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4951      	ldr	r1, [pc, #324]	; (8004640 <HAL_UART_IRQHandler+0x5bc>)
 80044fa:	400a      	ands	r2, r1
 80044fc:	601a      	str	r2, [r3, #0]
 80044fe:	193b      	adds	r3, r7, r4
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004504:	697b      	ldr	r3, [r7, #20]
 8004506:	f383 8810 	msr	PRIMASK, r3
}
 800450a:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800450c:	f3ef 8310 	mrs	r3, PRIMASK
 8004510:	61bb      	str	r3, [r7, #24]
  return(result);
 8004512:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004514:	2484      	movs	r4, #132	; 0x84
 8004516:	193a      	adds	r2, r7, r4
 8004518:	6013      	str	r3, [r2, #0]
 800451a:	2301      	movs	r3, #1
 800451c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800451e:	69fb      	ldr	r3, [r7, #28]
 8004520:	f383 8810 	msr	PRIMASK, r3
}
 8004524:	46c0      	nop			; (mov r8, r8)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	689a      	ldr	r2, [r3, #8]
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	2101      	movs	r1, #1
 8004532:	438a      	bics	r2, r1
 8004534:	609a      	str	r2, [r3, #8]
 8004536:	193b      	adds	r3, r7, r4
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800453c:	6a3b      	ldr	r3, [r7, #32]
 800453e:	f383 8810 	msr	PRIMASK, r3
}
 8004542:	46c0      	nop			; (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2280      	movs	r2, #128	; 0x80
 8004548:	2120      	movs	r1, #32
 800454a:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2200      	movs	r2, #0
 8004550:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2200      	movs	r2, #0
 8004556:	669a      	str	r2, [r3, #104]	; 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004558:	f3ef 8310 	mrs	r3, PRIMASK
 800455c:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 800455e:	6a7b      	ldr	r3, [r7, #36]	; 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004560:	2480      	movs	r4, #128	; 0x80
 8004562:	193a      	adds	r2, r7, r4
 8004564:	6013      	str	r3, [r2, #0]
 8004566:	2301      	movs	r3, #1
 8004568:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800456a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800456c:	f383 8810 	msr	PRIMASK, r3
}
 8004570:	46c0      	nop			; (mov r8, r8)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	681a      	ldr	r2, [r3, #0]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	2110      	movs	r1, #16
 800457e:	438a      	bics	r2, r1
 8004580:	601a      	str	r2, [r3, #0]
 8004582:	193b      	adds	r3, r7, r4
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004588:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800458a:	f383 8810 	msr	PRIMASK, r3
}
 800458e:	46c0      	nop			; (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2202      	movs	r2, #2
 8004594:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004596:	183b      	adds	r3, r7, r0
 8004598:	881a      	ldrh	r2, [r3, #0]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	0011      	movs	r1, r2
 800459e:	0018      	movs	r0, r3
 80045a0:	f000 f858 	bl	8004654 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80045a4:	e044      	b.n	8004630 <HAL_UART_IRQHandler+0x5ac>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80045a6:	23a4      	movs	r3, #164	; 0xa4
 80045a8:	18fb      	adds	r3, r7, r3
 80045aa:	681a      	ldr	r2, [r3, #0]
 80045ac:	2380      	movs	r3, #128	; 0x80
 80045ae:	035b      	lsls	r3, r3, #13
 80045b0:	4013      	ands	r3, r2
 80045b2:	d010      	beq.n	80045d6 <HAL_UART_IRQHandler+0x552>
 80045b4:	239c      	movs	r3, #156	; 0x9c
 80045b6:	18fb      	adds	r3, r7, r3
 80045b8:	681a      	ldr	r2, [r3, #0]
 80045ba:	2380      	movs	r3, #128	; 0x80
 80045bc:	03db      	lsls	r3, r3, #15
 80045be:	4013      	ands	r3, r2
 80045c0:	d009      	beq.n	80045d6 <HAL_UART_IRQHandler+0x552>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	2280      	movs	r2, #128	; 0x80
 80045c8:	0352      	lsls	r2, r2, #13
 80045ca:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	0018      	movs	r0, r3
 80045d0:	f000 fe7a 	bl	80052c8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80045d4:	e02f      	b.n	8004636 <HAL_UART_IRQHandler+0x5b2>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80045d6:	23a4      	movs	r3, #164	; 0xa4
 80045d8:	18fb      	adds	r3, r7, r3
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	2280      	movs	r2, #128	; 0x80
 80045de:	4013      	ands	r3, r2
 80045e0:	d00f      	beq.n	8004602 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80045e2:	23a0      	movs	r3, #160	; 0xa0
 80045e4:	18fb      	adds	r3, r7, r3
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	2280      	movs	r2, #128	; 0x80
 80045ea:	4013      	ands	r3, r2
 80045ec:	d009      	beq.n	8004602 <HAL_UART_IRQHandler+0x57e>
  {
    if (huart->TxISR != NULL)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d01e      	beq.n	8004634 <HAL_UART_IRQHandler+0x5b0>
    {
      huart->TxISR(huart);
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80045fa:	687a      	ldr	r2, [r7, #4]
 80045fc:	0010      	movs	r0, r2
 80045fe:	4798      	blx	r3
    }
    return;
 8004600:	e018      	b.n	8004634 <HAL_UART_IRQHandler+0x5b0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004602:	23a4      	movs	r3, #164	; 0xa4
 8004604:	18fb      	adds	r3, r7, r3
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	2240      	movs	r2, #64	; 0x40
 800460a:	4013      	ands	r3, r2
 800460c:	d013      	beq.n	8004636 <HAL_UART_IRQHandler+0x5b2>
 800460e:	23a0      	movs	r3, #160	; 0xa0
 8004610:	18fb      	adds	r3, r7, r3
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	2240      	movs	r2, #64	; 0x40
 8004616:	4013      	ands	r3, r2
 8004618:	d00d      	beq.n	8004636 <HAL_UART_IRQHandler+0x5b2>
  {
    UART_EndTransmit_IT(huart);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	0018      	movs	r0, r3
 800461e:	f000 fc70 	bl	8004f02 <UART_EndTransmit_IT>
    return;
 8004622:	e008      	b.n	8004636 <HAL_UART_IRQHandler+0x5b2>
      return;
 8004624:	46c0      	nop			; (mov r8, r8)
 8004626:	e006      	b.n	8004636 <HAL_UART_IRQHandler+0x5b2>
    return;
 8004628:	46c0      	nop			; (mov r8, r8)
 800462a:	e004      	b.n	8004636 <HAL_UART_IRQHandler+0x5b2>
      return;
 800462c:	46c0      	nop			; (mov r8, r8)
 800462e:	e002      	b.n	8004636 <HAL_UART_IRQHandler+0x5b2>
      return;
 8004630:	46c0      	nop			; (mov r8, r8)
 8004632:	e000      	b.n	8004636 <HAL_UART_IRQHandler+0x5b2>
    return;
 8004634:	46c0      	nop			; (mov r8, r8)
  }

}
 8004636:	46bd      	mov	sp, r7
 8004638:	b02b      	add	sp, #172	; 0xac
 800463a:	bd90      	pop	{r4, r7, pc}
 800463c:	fffffeff 	.word	0xfffffeff
 8004640:	fffffedf 	.word	0xfffffedf

08004644 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b082      	sub	sp, #8
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800464c:	46c0      	nop			; (mov r8, r8)
 800464e:	46bd      	mov	sp, r7
 8004650:	b002      	add	sp, #8
 8004652:	bd80      	pop	{r7, pc}

08004654 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b082      	sub	sp, #8
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
 800465c:	000a      	movs	r2, r1
 800465e:	1cbb      	adds	r3, r7, #2
 8004660:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004662:	46c0      	nop			; (mov r8, r8)
 8004664:	46bd      	mov	sp, r7
 8004666:	b002      	add	sp, #8
 8004668:	bd80      	pop	{r7, pc}
	...

0800466c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b088      	sub	sp, #32
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004674:	231e      	movs	r3, #30
 8004676:	18fb      	adds	r3, r7, r3
 8004678:	2200      	movs	r2, #0
 800467a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	689a      	ldr	r2, [r3, #8]
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	691b      	ldr	r3, [r3, #16]
 8004684:	431a      	orrs	r2, r3
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	695b      	ldr	r3, [r3, #20]
 800468a:	431a      	orrs	r2, r3
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	69db      	ldr	r3, [r3, #28]
 8004690:	4313      	orrs	r3, r2
 8004692:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	4a8d      	ldr	r2, [pc, #564]	; (80048d0 <UART_SetConfig+0x264>)
 800469c:	4013      	ands	r3, r2
 800469e:	0019      	movs	r1, r3
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	697a      	ldr	r2, [r7, #20]
 80046a6:	430a      	orrs	r2, r1
 80046a8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	685b      	ldr	r3, [r3, #4]
 80046b0:	4a88      	ldr	r2, [pc, #544]	; (80048d4 <UART_SetConfig+0x268>)
 80046b2:	4013      	ands	r3, r2
 80046b4:	0019      	movs	r1, r3
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	68da      	ldr	r2, [r3, #12]
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	430a      	orrs	r2, r1
 80046c0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	699b      	ldr	r3, [r3, #24]
 80046c6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6a1b      	ldr	r3, [r3, #32]
 80046cc:	697a      	ldr	r2, [r7, #20]
 80046ce:	4313      	orrs	r3, r2
 80046d0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	689b      	ldr	r3, [r3, #8]
 80046d8:	4a7f      	ldr	r2, [pc, #508]	; (80048d8 <UART_SetConfig+0x26c>)
 80046da:	4013      	ands	r3, r2
 80046dc:	0019      	movs	r1, r3
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	697a      	ldr	r2, [r7, #20]
 80046e4:	430a      	orrs	r2, r1
 80046e6:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	4a7b      	ldr	r2, [pc, #492]	; (80048dc <UART_SetConfig+0x270>)
 80046ee:	4293      	cmp	r3, r2
 80046f0:	d127      	bne.n	8004742 <UART_SetConfig+0xd6>
 80046f2:	4b7b      	ldr	r3, [pc, #492]	; (80048e0 <UART_SetConfig+0x274>)
 80046f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046f6:	2203      	movs	r2, #3
 80046f8:	4013      	ands	r3, r2
 80046fa:	2b03      	cmp	r3, #3
 80046fc:	d00d      	beq.n	800471a <UART_SetConfig+0xae>
 80046fe:	d81b      	bhi.n	8004738 <UART_SetConfig+0xcc>
 8004700:	2b02      	cmp	r3, #2
 8004702:	d014      	beq.n	800472e <UART_SetConfig+0xc2>
 8004704:	d818      	bhi.n	8004738 <UART_SetConfig+0xcc>
 8004706:	2b00      	cmp	r3, #0
 8004708:	d002      	beq.n	8004710 <UART_SetConfig+0xa4>
 800470a:	2b01      	cmp	r3, #1
 800470c:	d00a      	beq.n	8004724 <UART_SetConfig+0xb8>
 800470e:	e013      	b.n	8004738 <UART_SetConfig+0xcc>
 8004710:	231f      	movs	r3, #31
 8004712:	18fb      	adds	r3, r7, r3
 8004714:	2200      	movs	r2, #0
 8004716:	701a      	strb	r2, [r3, #0]
 8004718:	e021      	b.n	800475e <UART_SetConfig+0xf2>
 800471a:	231f      	movs	r3, #31
 800471c:	18fb      	adds	r3, r7, r3
 800471e:	2202      	movs	r2, #2
 8004720:	701a      	strb	r2, [r3, #0]
 8004722:	e01c      	b.n	800475e <UART_SetConfig+0xf2>
 8004724:	231f      	movs	r3, #31
 8004726:	18fb      	adds	r3, r7, r3
 8004728:	2204      	movs	r2, #4
 800472a:	701a      	strb	r2, [r3, #0]
 800472c:	e017      	b.n	800475e <UART_SetConfig+0xf2>
 800472e:	231f      	movs	r3, #31
 8004730:	18fb      	adds	r3, r7, r3
 8004732:	2208      	movs	r2, #8
 8004734:	701a      	strb	r2, [r3, #0]
 8004736:	e012      	b.n	800475e <UART_SetConfig+0xf2>
 8004738:	231f      	movs	r3, #31
 800473a:	18fb      	adds	r3, r7, r3
 800473c:	2210      	movs	r2, #16
 800473e:	701a      	strb	r2, [r3, #0]
 8004740:	e00d      	b.n	800475e <UART_SetConfig+0xf2>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	4a67      	ldr	r2, [pc, #412]	; (80048e4 <UART_SetConfig+0x278>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d104      	bne.n	8004756 <UART_SetConfig+0xea>
 800474c:	231f      	movs	r3, #31
 800474e:	18fb      	adds	r3, r7, r3
 8004750:	2200      	movs	r2, #0
 8004752:	701a      	strb	r2, [r3, #0]
 8004754:	e003      	b.n	800475e <UART_SetConfig+0xf2>
 8004756:	231f      	movs	r3, #31
 8004758:	18fb      	adds	r3, r7, r3
 800475a:	2210      	movs	r2, #16
 800475c:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	69da      	ldr	r2, [r3, #28]
 8004762:	2380      	movs	r3, #128	; 0x80
 8004764:	021b      	lsls	r3, r3, #8
 8004766:	429a      	cmp	r2, r3
 8004768:	d15c      	bne.n	8004824 <UART_SetConfig+0x1b8>
  {
    switch (clocksource)
 800476a:	231f      	movs	r3, #31
 800476c:	18fb      	adds	r3, r7, r3
 800476e:	781b      	ldrb	r3, [r3, #0]
 8004770:	2b08      	cmp	r3, #8
 8004772:	d015      	beq.n	80047a0 <UART_SetConfig+0x134>
 8004774:	dc18      	bgt.n	80047a8 <UART_SetConfig+0x13c>
 8004776:	2b04      	cmp	r3, #4
 8004778:	d00d      	beq.n	8004796 <UART_SetConfig+0x12a>
 800477a:	dc15      	bgt.n	80047a8 <UART_SetConfig+0x13c>
 800477c:	2b00      	cmp	r3, #0
 800477e:	d002      	beq.n	8004786 <UART_SetConfig+0x11a>
 8004780:	2b02      	cmp	r3, #2
 8004782:	d005      	beq.n	8004790 <UART_SetConfig+0x124>
 8004784:	e010      	b.n	80047a8 <UART_SetConfig+0x13c>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004786:	f7fe fa89 	bl	8002c9c <HAL_RCC_GetPCLK1Freq>
 800478a:	0003      	movs	r3, r0
 800478c:	61bb      	str	r3, [r7, #24]
        break;
 800478e:	e012      	b.n	80047b6 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004790:	4b55      	ldr	r3, [pc, #340]	; (80048e8 <UART_SetConfig+0x27c>)
 8004792:	61bb      	str	r3, [r7, #24]
        break;
 8004794:	e00f      	b.n	80047b6 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004796:	f7fe fa05 	bl	8002ba4 <HAL_RCC_GetSysClockFreq>
 800479a:	0003      	movs	r3, r0
 800479c:	61bb      	str	r3, [r7, #24]
        break;
 800479e:	e00a      	b.n	80047b6 <UART_SetConfig+0x14a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80047a0:	2380      	movs	r3, #128	; 0x80
 80047a2:	021b      	lsls	r3, r3, #8
 80047a4:	61bb      	str	r3, [r7, #24]
        break;
 80047a6:	e006      	b.n	80047b6 <UART_SetConfig+0x14a>
      default:
        pclk = 0U;
 80047a8:	2300      	movs	r3, #0
 80047aa:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80047ac:	231e      	movs	r3, #30
 80047ae:	18fb      	adds	r3, r7, r3
 80047b0:	2201      	movs	r2, #1
 80047b2:	701a      	strb	r2, [r3, #0]
        break;
 80047b4:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80047b6:	69bb      	ldr	r3, [r7, #24]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d100      	bne.n	80047be <UART_SetConfig+0x152>
 80047bc:	e07a      	b.n	80048b4 <UART_SetConfig+0x248>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80047be:	69bb      	ldr	r3, [r7, #24]
 80047c0:	005a      	lsls	r2, r3, #1
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	685b      	ldr	r3, [r3, #4]
 80047c6:	085b      	lsrs	r3, r3, #1
 80047c8:	18d2      	adds	r2, r2, r3
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	685b      	ldr	r3, [r3, #4]
 80047ce:	0019      	movs	r1, r3
 80047d0:	0010      	movs	r0, r2
 80047d2:	f7fb fc99 	bl	8000108 <__udivsi3>
 80047d6:	0003      	movs	r3, r0
 80047d8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	2b0f      	cmp	r3, #15
 80047de:	d91c      	bls.n	800481a <UART_SetConfig+0x1ae>
 80047e0:	693a      	ldr	r2, [r7, #16]
 80047e2:	2380      	movs	r3, #128	; 0x80
 80047e4:	025b      	lsls	r3, r3, #9
 80047e6:	429a      	cmp	r2, r3
 80047e8:	d217      	bcs.n	800481a <UART_SetConfig+0x1ae>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	b29a      	uxth	r2, r3
 80047ee:	200e      	movs	r0, #14
 80047f0:	183b      	adds	r3, r7, r0
 80047f2:	210f      	movs	r1, #15
 80047f4:	438a      	bics	r2, r1
 80047f6:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80047f8:	693b      	ldr	r3, [r7, #16]
 80047fa:	085b      	lsrs	r3, r3, #1
 80047fc:	b29b      	uxth	r3, r3
 80047fe:	2207      	movs	r2, #7
 8004800:	4013      	ands	r3, r2
 8004802:	b299      	uxth	r1, r3
 8004804:	183b      	adds	r3, r7, r0
 8004806:	183a      	adds	r2, r7, r0
 8004808:	8812      	ldrh	r2, [r2, #0]
 800480a:	430a      	orrs	r2, r1
 800480c:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	183a      	adds	r2, r7, r0
 8004814:	8812      	ldrh	r2, [r2, #0]
 8004816:	60da      	str	r2, [r3, #12]
 8004818:	e04c      	b.n	80048b4 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 800481a:	231e      	movs	r3, #30
 800481c:	18fb      	adds	r3, r7, r3
 800481e:	2201      	movs	r2, #1
 8004820:	701a      	strb	r2, [r3, #0]
 8004822:	e047      	b.n	80048b4 <UART_SetConfig+0x248>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004824:	231f      	movs	r3, #31
 8004826:	18fb      	adds	r3, r7, r3
 8004828:	781b      	ldrb	r3, [r3, #0]
 800482a:	2b08      	cmp	r3, #8
 800482c:	d015      	beq.n	800485a <UART_SetConfig+0x1ee>
 800482e:	dc18      	bgt.n	8004862 <UART_SetConfig+0x1f6>
 8004830:	2b04      	cmp	r3, #4
 8004832:	d00d      	beq.n	8004850 <UART_SetConfig+0x1e4>
 8004834:	dc15      	bgt.n	8004862 <UART_SetConfig+0x1f6>
 8004836:	2b00      	cmp	r3, #0
 8004838:	d002      	beq.n	8004840 <UART_SetConfig+0x1d4>
 800483a:	2b02      	cmp	r3, #2
 800483c:	d005      	beq.n	800484a <UART_SetConfig+0x1de>
 800483e:	e010      	b.n	8004862 <UART_SetConfig+0x1f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004840:	f7fe fa2c 	bl	8002c9c <HAL_RCC_GetPCLK1Freq>
 8004844:	0003      	movs	r3, r0
 8004846:	61bb      	str	r3, [r7, #24]
        break;
 8004848:	e012      	b.n	8004870 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800484a:	4b27      	ldr	r3, [pc, #156]	; (80048e8 <UART_SetConfig+0x27c>)
 800484c:	61bb      	str	r3, [r7, #24]
        break;
 800484e:	e00f      	b.n	8004870 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004850:	f7fe f9a8 	bl	8002ba4 <HAL_RCC_GetSysClockFreq>
 8004854:	0003      	movs	r3, r0
 8004856:	61bb      	str	r3, [r7, #24]
        break;
 8004858:	e00a      	b.n	8004870 <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800485a:	2380      	movs	r3, #128	; 0x80
 800485c:	021b      	lsls	r3, r3, #8
 800485e:	61bb      	str	r3, [r7, #24]
        break;
 8004860:	e006      	b.n	8004870 <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8004862:	2300      	movs	r3, #0
 8004864:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004866:	231e      	movs	r3, #30
 8004868:	18fb      	adds	r3, r7, r3
 800486a:	2201      	movs	r2, #1
 800486c:	701a      	strb	r2, [r3, #0]
        break;
 800486e:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8004870:	69bb      	ldr	r3, [r7, #24]
 8004872:	2b00      	cmp	r3, #0
 8004874:	d01e      	beq.n	80048b4 <UART_SetConfig+0x248>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	085a      	lsrs	r2, r3, #1
 800487c:	69bb      	ldr	r3, [r7, #24]
 800487e:	18d2      	adds	r2, r2, r3
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	685b      	ldr	r3, [r3, #4]
 8004884:	0019      	movs	r1, r3
 8004886:	0010      	movs	r0, r2
 8004888:	f7fb fc3e 	bl	8000108 <__udivsi3>
 800488c:	0003      	movs	r3, r0
 800488e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004890:	693b      	ldr	r3, [r7, #16]
 8004892:	2b0f      	cmp	r3, #15
 8004894:	d90a      	bls.n	80048ac <UART_SetConfig+0x240>
 8004896:	693a      	ldr	r2, [r7, #16]
 8004898:	2380      	movs	r3, #128	; 0x80
 800489a:	025b      	lsls	r3, r3, #9
 800489c:	429a      	cmp	r2, r3
 800489e:	d205      	bcs.n	80048ac <UART_SetConfig+0x240>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	b29a      	uxth	r2, r3
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	60da      	str	r2, [r3, #12]
 80048aa:	e003      	b.n	80048b4 <UART_SetConfig+0x248>
      }
      else
      {
        ret = HAL_ERROR;
 80048ac:	231e      	movs	r3, #30
 80048ae:	18fb      	adds	r3, r7, r3
 80048b0:	2201      	movs	r2, #1
 80048b2:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2200      	movs	r2, #0
 80048b8:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2200      	movs	r2, #0
 80048be:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 80048c0:	231e      	movs	r3, #30
 80048c2:	18fb      	adds	r3, r7, r3
 80048c4:	781b      	ldrb	r3, [r3, #0]
}
 80048c6:	0018      	movs	r0, r3
 80048c8:	46bd      	mov	sp, r7
 80048ca:	b008      	add	sp, #32
 80048cc:	bd80      	pop	{r7, pc}
 80048ce:	46c0      	nop			; (mov r8, r8)
 80048d0:	efff69f3 	.word	0xefff69f3
 80048d4:	ffffcfff 	.word	0xffffcfff
 80048d8:	fffff4ff 	.word	0xfffff4ff
 80048dc:	40013800 	.word	0x40013800
 80048e0:	40021000 	.word	0x40021000
 80048e4:	40004400 	.word	0x40004400
 80048e8:	007a1200 	.word	0x007a1200

080048ec <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80048ec:	b580      	push	{r7, lr}
 80048ee:	b082      	sub	sp, #8
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048f8:	2201      	movs	r2, #1
 80048fa:	4013      	ands	r3, r2
 80048fc:	d00b      	beq.n	8004916 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	685b      	ldr	r3, [r3, #4]
 8004904:	4a4a      	ldr	r2, [pc, #296]	; (8004a30 <UART_AdvFeatureConfig+0x144>)
 8004906:	4013      	ands	r3, r2
 8004908:	0019      	movs	r1, r3
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	430a      	orrs	r2, r1
 8004914:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800491a:	2202      	movs	r2, #2
 800491c:	4013      	ands	r3, r2
 800491e:	d00b      	beq.n	8004938 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	685b      	ldr	r3, [r3, #4]
 8004926:	4a43      	ldr	r2, [pc, #268]	; (8004a34 <UART_AdvFeatureConfig+0x148>)
 8004928:	4013      	ands	r3, r2
 800492a:	0019      	movs	r1, r3
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	430a      	orrs	r2, r1
 8004936:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800493c:	2204      	movs	r2, #4
 800493e:	4013      	ands	r3, r2
 8004940:	d00b      	beq.n	800495a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	685b      	ldr	r3, [r3, #4]
 8004948:	4a3b      	ldr	r2, [pc, #236]	; (8004a38 <UART_AdvFeatureConfig+0x14c>)
 800494a:	4013      	ands	r3, r2
 800494c:	0019      	movs	r1, r3
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	430a      	orrs	r2, r1
 8004958:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800495e:	2208      	movs	r2, #8
 8004960:	4013      	ands	r3, r2
 8004962:	d00b      	beq.n	800497c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	685b      	ldr	r3, [r3, #4]
 800496a:	4a34      	ldr	r2, [pc, #208]	; (8004a3c <UART_AdvFeatureConfig+0x150>)
 800496c:	4013      	ands	r3, r2
 800496e:	0019      	movs	r1, r3
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	430a      	orrs	r2, r1
 800497a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004980:	2210      	movs	r2, #16
 8004982:	4013      	ands	r3, r2
 8004984:	d00b      	beq.n	800499e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	689b      	ldr	r3, [r3, #8]
 800498c:	4a2c      	ldr	r2, [pc, #176]	; (8004a40 <UART_AdvFeatureConfig+0x154>)
 800498e:	4013      	ands	r3, r2
 8004990:	0019      	movs	r1, r3
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	430a      	orrs	r2, r1
 800499c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049a2:	2220      	movs	r2, #32
 80049a4:	4013      	ands	r3, r2
 80049a6:	d00b      	beq.n	80049c0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	689b      	ldr	r3, [r3, #8]
 80049ae:	4a25      	ldr	r2, [pc, #148]	; (8004a44 <UART_AdvFeatureConfig+0x158>)
 80049b0:	4013      	ands	r3, r2
 80049b2:	0019      	movs	r1, r3
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	430a      	orrs	r2, r1
 80049be:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049c4:	2240      	movs	r2, #64	; 0x40
 80049c6:	4013      	ands	r3, r2
 80049c8:	d01d      	beq.n	8004a06 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	685b      	ldr	r3, [r3, #4]
 80049d0:	4a1d      	ldr	r2, [pc, #116]	; (8004a48 <UART_AdvFeatureConfig+0x15c>)
 80049d2:	4013      	ands	r3, r2
 80049d4:	0019      	movs	r1, r3
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	430a      	orrs	r2, r1
 80049e0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80049e6:	2380      	movs	r3, #128	; 0x80
 80049e8:	035b      	lsls	r3, r3, #13
 80049ea:	429a      	cmp	r2, r3
 80049ec:	d10b      	bne.n	8004a06 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	685b      	ldr	r3, [r3, #4]
 80049f4:	4a15      	ldr	r2, [pc, #84]	; (8004a4c <UART_AdvFeatureConfig+0x160>)
 80049f6:	4013      	ands	r3, r2
 80049f8:	0019      	movs	r1, r3
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	430a      	orrs	r2, r1
 8004a04:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a0a:	2280      	movs	r2, #128	; 0x80
 8004a0c:	4013      	ands	r3, r2
 8004a0e:	d00b      	beq.n	8004a28 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	685b      	ldr	r3, [r3, #4]
 8004a16:	4a0e      	ldr	r2, [pc, #56]	; (8004a50 <UART_AdvFeatureConfig+0x164>)
 8004a18:	4013      	ands	r3, r2
 8004a1a:	0019      	movs	r1, r3
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	430a      	orrs	r2, r1
 8004a26:	605a      	str	r2, [r3, #4]
  }
}
 8004a28:	46c0      	nop			; (mov r8, r8)
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	b002      	add	sp, #8
 8004a2e:	bd80      	pop	{r7, pc}
 8004a30:	fffdffff 	.word	0xfffdffff
 8004a34:	fffeffff 	.word	0xfffeffff
 8004a38:	fffbffff 	.word	0xfffbffff
 8004a3c:	ffff7fff 	.word	0xffff7fff
 8004a40:	ffffefff 	.word	0xffffefff
 8004a44:	ffffdfff 	.word	0xffffdfff
 8004a48:	ffefffff 	.word	0xffefffff
 8004a4c:	ff9fffff 	.word	0xff9fffff
 8004a50:	fff7ffff 	.word	0xfff7ffff

08004a54 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004a54:	b580      	push	{r7, lr}
 8004a56:	b092      	sub	sp, #72	; 0x48
 8004a58:	af02      	add	r7, sp, #8
 8004a5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	2284      	movs	r2, #132	; 0x84
 8004a60:	2100      	movs	r1, #0
 8004a62:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004a64:	f7fc fbea 	bl	800123c <HAL_GetTick>
 8004a68:	0003      	movs	r3, r0
 8004a6a:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	2208      	movs	r2, #8
 8004a74:	4013      	ands	r3, r2
 8004a76:	2b08      	cmp	r3, #8
 8004a78:	d12c      	bne.n	8004ad4 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a7c:	2280      	movs	r2, #128	; 0x80
 8004a7e:	0391      	lsls	r1, r2, #14
 8004a80:	6878      	ldr	r0, [r7, #4]
 8004a82:	4a46      	ldr	r2, [pc, #280]	; (8004b9c <UART_CheckIdleState+0x148>)
 8004a84:	9200      	str	r2, [sp, #0]
 8004a86:	2200      	movs	r2, #0
 8004a88:	f000 f88c 	bl	8004ba4 <UART_WaitOnFlagUntilTimeout>
 8004a8c:	1e03      	subs	r3, r0, #0
 8004a8e:	d021      	beq.n	8004ad4 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a90:	f3ef 8310 	mrs	r3, PRIMASK
 8004a94:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004a98:	63bb      	str	r3, [r7, #56]	; 0x38
 8004a9a:	2301      	movs	r3, #1
 8004a9c:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004a9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aa0:	f383 8810 	msr	PRIMASK, r3
}
 8004aa4:	46c0      	nop			; (mov r8, r8)
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	681a      	ldr	r2, [r3, #0]
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	2180      	movs	r1, #128	; 0x80
 8004ab2:	438a      	bics	r2, r1
 8004ab4:	601a      	str	r2, [r3, #0]
 8004ab6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ab8:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004aba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004abc:	f383 8810 	msr	PRIMASK, r3
}
 8004ac0:	46c0      	nop			; (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	2220      	movs	r2, #32
 8004ac6:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	2278      	movs	r2, #120	; 0x78
 8004acc:	2100      	movs	r1, #0
 8004ace:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004ad0:	2303      	movs	r3, #3
 8004ad2:	e05f      	b.n	8004b94 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	2204      	movs	r2, #4
 8004adc:	4013      	ands	r3, r2
 8004ade:	2b04      	cmp	r3, #4
 8004ae0:	d146      	bne.n	8004b70 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004ae2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ae4:	2280      	movs	r2, #128	; 0x80
 8004ae6:	03d1      	lsls	r1, r2, #15
 8004ae8:	6878      	ldr	r0, [r7, #4]
 8004aea:	4a2c      	ldr	r2, [pc, #176]	; (8004b9c <UART_CheckIdleState+0x148>)
 8004aec:	9200      	str	r2, [sp, #0]
 8004aee:	2200      	movs	r2, #0
 8004af0:	f000 f858 	bl	8004ba4 <UART_WaitOnFlagUntilTimeout>
 8004af4:	1e03      	subs	r3, r0, #0
 8004af6:	d03b      	beq.n	8004b70 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004af8:	f3ef 8310 	mrs	r3, PRIMASK
 8004afc:	60fb      	str	r3, [r7, #12]
  return(result);
 8004afe:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b00:	637b      	str	r3, [r7, #52]	; 0x34
 8004b02:	2301      	movs	r3, #1
 8004b04:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b06:	693b      	ldr	r3, [r7, #16]
 8004b08:	f383 8810 	msr	PRIMASK, r3
}
 8004b0c:	46c0      	nop			; (mov r8, r8)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	681a      	ldr	r2, [r3, #0]
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	4921      	ldr	r1, [pc, #132]	; (8004ba0 <UART_CheckIdleState+0x14c>)
 8004b1a:	400a      	ands	r2, r1
 8004b1c:	601a      	str	r2, [r3, #0]
 8004b1e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b20:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b22:	697b      	ldr	r3, [r7, #20]
 8004b24:	f383 8810 	msr	PRIMASK, r3
}
 8004b28:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b2a:	f3ef 8310 	mrs	r3, PRIMASK
 8004b2e:	61bb      	str	r3, [r7, #24]
  return(result);
 8004b30:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b32:	633b      	str	r3, [r7, #48]	; 0x30
 8004b34:	2301      	movs	r3, #1
 8004b36:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b38:	69fb      	ldr	r3, [r7, #28]
 8004b3a:	f383 8810 	msr	PRIMASK, r3
}
 8004b3e:	46c0      	nop			; (mov r8, r8)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	689a      	ldr	r2, [r3, #8]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	2101      	movs	r1, #1
 8004b4c:	438a      	bics	r2, r1
 8004b4e:	609a      	str	r2, [r3, #8]
 8004b50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b52:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004b54:	6a3b      	ldr	r3, [r7, #32]
 8004b56:	f383 8810 	msr	PRIMASK, r3
}
 8004b5a:	46c0      	nop			; (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2280      	movs	r2, #128	; 0x80
 8004b60:	2120      	movs	r1, #32
 8004b62:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2278      	movs	r2, #120	; 0x78
 8004b68:	2100      	movs	r1, #0
 8004b6a:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004b6c:	2303      	movs	r3, #3
 8004b6e:	e011      	b.n	8004b94 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2220      	movs	r2, #32
 8004b74:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	2280      	movs	r2, #128	; 0x80
 8004b7a:	2120      	movs	r1, #32
 8004b7c:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2200      	movs	r2, #0
 8004b82:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2200      	movs	r2, #0
 8004b88:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	2278      	movs	r2, #120	; 0x78
 8004b8e:	2100      	movs	r1, #0
 8004b90:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004b92:	2300      	movs	r3, #0
}
 8004b94:	0018      	movs	r0, r3
 8004b96:	46bd      	mov	sp, r7
 8004b98:	b010      	add	sp, #64	; 0x40
 8004b9a:	bd80      	pop	{r7, pc}
 8004b9c:	01ffffff 	.word	0x01ffffff
 8004ba0:	fffffedf 	.word	0xfffffedf

08004ba4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b084      	sub	sp, #16
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	60f8      	str	r0, [r7, #12]
 8004bac:	60b9      	str	r1, [r7, #8]
 8004bae:	603b      	str	r3, [r7, #0]
 8004bb0:	1dfb      	adds	r3, r7, #7
 8004bb2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004bb4:	e04b      	b.n	8004c4e <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bb6:	69bb      	ldr	r3, [r7, #24]
 8004bb8:	3301      	adds	r3, #1
 8004bba:	d048      	beq.n	8004c4e <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bbc:	f7fc fb3e 	bl	800123c <HAL_GetTick>
 8004bc0:	0002      	movs	r2, r0
 8004bc2:	683b      	ldr	r3, [r7, #0]
 8004bc4:	1ad3      	subs	r3, r2, r3
 8004bc6:	69ba      	ldr	r2, [r7, #24]
 8004bc8:	429a      	cmp	r2, r3
 8004bca:	d302      	bcc.n	8004bd2 <UART_WaitOnFlagUntilTimeout+0x2e>
 8004bcc:	69bb      	ldr	r3, [r7, #24]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d101      	bne.n	8004bd6 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8004bd2:	2303      	movs	r3, #3
 8004bd4:	e04b      	b.n	8004c6e <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	2204      	movs	r2, #4
 8004bde:	4013      	ands	r3, r2
 8004be0:	d035      	beq.n	8004c4e <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	69db      	ldr	r3, [r3, #28]
 8004be8:	2208      	movs	r2, #8
 8004bea:	4013      	ands	r3, r2
 8004bec:	2b08      	cmp	r3, #8
 8004bee:	d111      	bne.n	8004c14 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	2208      	movs	r2, #8
 8004bf6:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	0018      	movs	r0, r3
 8004bfc:	f000 f906 	bl	8004e0c <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	2284      	movs	r2, #132	; 0x84
 8004c04:	2108      	movs	r1, #8
 8004c06:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 8004c08:	68fb      	ldr	r3, [r7, #12]
 8004c0a:	2278      	movs	r2, #120	; 0x78
 8004c0c:	2100      	movs	r1, #0
 8004c0e:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8004c10:	2301      	movs	r3, #1
 8004c12:	e02c      	b.n	8004c6e <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	69da      	ldr	r2, [r3, #28]
 8004c1a:	2380      	movs	r3, #128	; 0x80
 8004c1c:	011b      	lsls	r3, r3, #4
 8004c1e:	401a      	ands	r2, r3
 8004c20:	2380      	movs	r3, #128	; 0x80
 8004c22:	011b      	lsls	r3, r3, #4
 8004c24:	429a      	cmp	r2, r3
 8004c26:	d112      	bne.n	8004c4e <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	2280      	movs	r2, #128	; 0x80
 8004c2e:	0112      	lsls	r2, r2, #4
 8004c30:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	0018      	movs	r0, r3
 8004c36:	f000 f8e9 	bl	8004e0c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	2284      	movs	r2, #132	; 0x84
 8004c3e:	2120      	movs	r1, #32
 8004c40:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	2278      	movs	r2, #120	; 0x78
 8004c46:	2100      	movs	r1, #0
 8004c48:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8004c4a:	2303      	movs	r3, #3
 8004c4c:	e00f      	b.n	8004c6e <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	69db      	ldr	r3, [r3, #28]
 8004c54:	68ba      	ldr	r2, [r7, #8]
 8004c56:	4013      	ands	r3, r2
 8004c58:	68ba      	ldr	r2, [r7, #8]
 8004c5a:	1ad3      	subs	r3, r2, r3
 8004c5c:	425a      	negs	r2, r3
 8004c5e:	4153      	adcs	r3, r2
 8004c60:	b2db      	uxtb	r3, r3
 8004c62:	001a      	movs	r2, r3
 8004c64:	1dfb      	adds	r3, r7, #7
 8004c66:	781b      	ldrb	r3, [r3, #0]
 8004c68:	429a      	cmp	r2, r3
 8004c6a:	d0a4      	beq.n	8004bb6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004c6c:	2300      	movs	r3, #0
}
 8004c6e:	0018      	movs	r0, r3
 8004c70:	46bd      	mov	sp, r7
 8004c72:	b004      	add	sp, #16
 8004c74:	bd80      	pop	{r7, pc}
	...

08004c78 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b090      	sub	sp, #64	; 0x40
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	60f8      	str	r0, [r7, #12]
 8004c80:	60b9      	str	r1, [r7, #8]
 8004c82:	1dbb      	adds	r3, r7, #6
 8004c84:	801a      	strh	r2, [r3, #0]
  huart->pRxBuffPtr  = pData;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	68ba      	ldr	r2, [r7, #8]
 8004c8a:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	1dba      	adds	r2, r7, #6
 8004c90:	2158      	movs	r1, #88	; 0x58
 8004c92:	8812      	ldrh	r2, [r2, #0]
 8004c94:	525a      	strh	r2, [r3, r1]
  huart->RxXferCount = Size;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	1dba      	adds	r2, r7, #6
 8004c9a:	215a      	movs	r1, #90	; 0x5a
 8004c9c:	8812      	ldrh	r2, [r2, #0]
 8004c9e:	525a      	strh	r2, [r3, r1]
  huart->RxISR       = NULL;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	689a      	ldr	r2, [r3, #8]
 8004caa:	2380      	movs	r3, #128	; 0x80
 8004cac:	015b      	lsls	r3, r3, #5
 8004cae:	429a      	cmp	r2, r3
 8004cb0:	d10d      	bne.n	8004cce <UART_Start_Receive_IT+0x56>
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	691b      	ldr	r3, [r3, #16]
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d104      	bne.n	8004cc4 <UART_Start_Receive_IT+0x4c>
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	225c      	movs	r2, #92	; 0x5c
 8004cbe:	4950      	ldr	r1, [pc, #320]	; (8004e00 <UART_Start_Receive_IT+0x188>)
 8004cc0:	5299      	strh	r1, [r3, r2]
 8004cc2:	e02e      	b.n	8004d22 <UART_Start_Receive_IT+0xaa>
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	225c      	movs	r2, #92	; 0x5c
 8004cc8:	21ff      	movs	r1, #255	; 0xff
 8004cca:	5299      	strh	r1, [r3, r2]
 8004ccc:	e029      	b.n	8004d22 <UART_Start_Receive_IT+0xaa>
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	689b      	ldr	r3, [r3, #8]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d10d      	bne.n	8004cf2 <UART_Start_Receive_IT+0x7a>
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	691b      	ldr	r3, [r3, #16]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d104      	bne.n	8004ce8 <UART_Start_Receive_IT+0x70>
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	225c      	movs	r2, #92	; 0x5c
 8004ce2:	21ff      	movs	r1, #255	; 0xff
 8004ce4:	5299      	strh	r1, [r3, r2]
 8004ce6:	e01c      	b.n	8004d22 <UART_Start_Receive_IT+0xaa>
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	225c      	movs	r2, #92	; 0x5c
 8004cec:	217f      	movs	r1, #127	; 0x7f
 8004cee:	5299      	strh	r1, [r3, r2]
 8004cf0:	e017      	b.n	8004d22 <UART_Start_Receive_IT+0xaa>
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	689a      	ldr	r2, [r3, #8]
 8004cf6:	2380      	movs	r3, #128	; 0x80
 8004cf8:	055b      	lsls	r3, r3, #21
 8004cfa:	429a      	cmp	r2, r3
 8004cfc:	d10d      	bne.n	8004d1a <UART_Start_Receive_IT+0xa2>
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	691b      	ldr	r3, [r3, #16]
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d104      	bne.n	8004d10 <UART_Start_Receive_IT+0x98>
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	225c      	movs	r2, #92	; 0x5c
 8004d0a:	217f      	movs	r1, #127	; 0x7f
 8004d0c:	5299      	strh	r1, [r3, r2]
 8004d0e:	e008      	b.n	8004d22 <UART_Start_Receive_IT+0xaa>
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	225c      	movs	r2, #92	; 0x5c
 8004d14:	213f      	movs	r1, #63	; 0x3f
 8004d16:	5299      	strh	r1, [r3, r2]
 8004d18:	e003      	b.n	8004d22 <UART_Start_Receive_IT+0xaa>
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	225c      	movs	r2, #92	; 0x5c
 8004d1e:	2100      	movs	r1, #0
 8004d20:	5299      	strh	r1, [r3, r2]

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	2284      	movs	r2, #132	; 0x84
 8004d26:	2100      	movs	r1, #0
 8004d28:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	2280      	movs	r2, #128	; 0x80
 8004d2e:	2122      	movs	r1, #34	; 0x22
 8004d30:	5099      	str	r1, [r3, r2]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d32:	f3ef 8310 	mrs	r3, PRIMASK
 8004d36:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8004d38:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d3a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d42:	f383 8810 	msr	PRIMASK, r3
}
 8004d46:	46c0      	nop			; (mov r8, r8)
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	689a      	ldr	r2, [r3, #8]
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	2101      	movs	r1, #1
 8004d54:	430a      	orrs	r2, r1
 8004d56:	609a      	str	r2, [r3, #8]
 8004d58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d5a:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d5e:	f383 8810 	msr	PRIMASK, r3
}
 8004d62:	46c0      	nop			; (mov r8, r8)

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	689a      	ldr	r2, [r3, #8]
 8004d68:	2380      	movs	r3, #128	; 0x80
 8004d6a:	015b      	lsls	r3, r3, #5
 8004d6c:	429a      	cmp	r2, r3
 8004d6e:	d107      	bne.n	8004d80 <UART_Start_Receive_IT+0x108>
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	691b      	ldr	r3, [r3, #16]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d103      	bne.n	8004d80 <UART_Start_Receive_IT+0x108>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	4a22      	ldr	r2, [pc, #136]	; (8004e04 <UART_Start_Receive_IT+0x18c>)
 8004d7c:	669a      	str	r2, [r3, #104]	; 0x68
 8004d7e:	e002      	b.n	8004d86 <UART_Start_Receive_IT+0x10e>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	4a21      	ldr	r2, [pc, #132]	; (8004e08 <UART_Start_Receive_IT+0x190>)
 8004d84:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	691b      	ldr	r3, [r3, #16]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d019      	beq.n	8004dc2 <UART_Start_Receive_IT+0x14a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004d8e:	f3ef 8310 	mrs	r3, PRIMASK
 8004d92:	61fb      	str	r3, [r7, #28]
  return(result);
 8004d94:	69fb      	ldr	r3, [r7, #28]
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8004d96:	637b      	str	r3, [r7, #52]	; 0x34
 8004d98:	2301      	movs	r3, #1
 8004d9a:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d9c:	6a3b      	ldr	r3, [r7, #32]
 8004d9e:	f383 8810 	msr	PRIMASK, r3
}
 8004da2:	46c0      	nop			; (mov r8, r8)
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	681a      	ldr	r2, [r3, #0]
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	2190      	movs	r1, #144	; 0x90
 8004db0:	0049      	lsls	r1, r1, #1
 8004db2:	430a      	orrs	r2, r1
 8004db4:	601a      	str	r2, [r3, #0]
 8004db6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004db8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dbc:	f383 8810 	msr	PRIMASK, r3
}
 8004dc0:	e018      	b.n	8004df4 <UART_Start_Receive_IT+0x17c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004dc2:	f3ef 8310 	mrs	r3, PRIMASK
 8004dc6:	613b      	str	r3, [r7, #16]
  return(result);
 8004dc8:	693b      	ldr	r3, [r7, #16]
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8004dca:	63bb      	str	r3, [r7, #56]	; 0x38
 8004dcc:	2301      	movs	r3, #1
 8004dce:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004dd0:	697b      	ldr	r3, [r7, #20]
 8004dd2:	f383 8810 	msr	PRIMASK, r3
}
 8004dd6:	46c0      	nop			; (mov r8, r8)
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	681a      	ldr	r2, [r3, #0]
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	2120      	movs	r1, #32
 8004de4:	430a      	orrs	r2, r1
 8004de6:	601a      	str	r2, [r3, #0]
 8004de8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004dea:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004dec:	69bb      	ldr	r3, [r7, #24]
 8004dee:	f383 8810 	msr	PRIMASK, r3
}
 8004df2:	46c0      	nop			; (mov r8, r8)
  }
  return HAL_OK;
 8004df4:	2300      	movs	r3, #0
}
 8004df6:	0018      	movs	r0, r3
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	b010      	add	sp, #64	; 0x40
 8004dfc:	bd80      	pop	{r7, pc}
 8004dfe:	46c0      	nop			; (mov r8, r8)
 8004e00:	000001ff 	.word	0x000001ff
 8004e04:	08005111 	.word	0x08005111
 8004e08:	08004f59 	.word	0x08004f59

08004e0c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004e0c:	b580      	push	{r7, lr}
 8004e0e:	b08e      	sub	sp, #56	; 0x38
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e14:	f3ef 8310 	mrs	r3, PRIMASK
 8004e18:	617b      	str	r3, [r7, #20]
  return(result);
 8004e1a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004e1c:	637b      	str	r3, [r7, #52]	; 0x34
 8004e1e:	2301      	movs	r3, #1
 8004e20:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e22:	69bb      	ldr	r3, [r7, #24]
 8004e24:	f383 8810 	msr	PRIMASK, r3
}
 8004e28:	46c0      	nop			; (mov r8, r8)
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	681a      	ldr	r2, [r3, #0]
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	4926      	ldr	r1, [pc, #152]	; (8004ed0 <UART_EndRxTransfer+0xc4>)
 8004e36:	400a      	ands	r2, r1
 8004e38:	601a      	str	r2, [r3, #0]
 8004e3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004e3c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e3e:	69fb      	ldr	r3, [r7, #28]
 8004e40:	f383 8810 	msr	PRIMASK, r3
}
 8004e44:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e46:	f3ef 8310 	mrs	r3, PRIMASK
 8004e4a:	623b      	str	r3, [r7, #32]
  return(result);
 8004e4c:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e4e:	633b      	str	r3, [r7, #48]	; 0x30
 8004e50:	2301      	movs	r3, #1
 8004e52:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e56:	f383 8810 	msr	PRIMASK, r3
}
 8004e5a:	46c0      	nop			; (mov r8, r8)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	689a      	ldr	r2, [r3, #8]
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	2101      	movs	r1, #1
 8004e68:	438a      	bics	r2, r1
 8004e6a:	609a      	str	r2, [r3, #8]
 8004e6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e6e:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004e72:	f383 8810 	msr	PRIMASK, r3
}
 8004e76:	46c0      	nop			; (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e7c:	2b01      	cmp	r3, #1
 8004e7e:	d118      	bne.n	8004eb2 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e80:	f3ef 8310 	mrs	r3, PRIMASK
 8004e84:	60bb      	str	r3, [r7, #8]
  return(result);
 8004e86:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e88:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	f383 8810 	msr	PRIMASK, r3
}
 8004e94:	46c0      	nop			; (mov r8, r8)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	681a      	ldr	r2, [r3, #0]
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	2110      	movs	r1, #16
 8004ea2:	438a      	bics	r2, r1
 8004ea4:	601a      	str	r2, [r3, #0]
 8004ea6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ea8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004eaa:	693b      	ldr	r3, [r7, #16]
 8004eac:	f383 8810 	msr	PRIMASK, r3
}
 8004eb0:	46c0      	nop			; (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2280      	movs	r2, #128	; 0x80
 8004eb6:	2120      	movs	r1, #32
 8004eb8:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	669a      	str	r2, [r3, #104]	; 0x68
}
 8004ec6:	46c0      	nop			; (mov r8, r8)
 8004ec8:	46bd      	mov	sp, r7
 8004eca:	b00e      	add	sp, #56	; 0x38
 8004ecc:	bd80      	pop	{r7, pc}
 8004ece:	46c0      	nop			; (mov r8, r8)
 8004ed0:	fffffedf 	.word	0xfffffedf

08004ed4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b084      	sub	sp, #16
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ee0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	225a      	movs	r2, #90	; 0x5a
 8004ee6:	2100      	movs	r1, #0
 8004ee8:	5299      	strh	r1, [r3, r2]
  huart->TxXferCount = 0U;
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	2252      	movs	r2, #82	; 0x52
 8004eee:	2100      	movs	r1, #0
 8004ef0:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	0018      	movs	r0, r3
 8004ef6:	f7fb ff01 	bl	8000cfc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004efa:	46c0      	nop			; (mov r8, r8)
 8004efc:	46bd      	mov	sp, r7
 8004efe:	b004      	add	sp, #16
 8004f00:	bd80      	pop	{r7, pc}

08004f02 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004f02:	b580      	push	{r7, lr}
 8004f04:	b086      	sub	sp, #24
 8004f06:	af00      	add	r7, sp, #0
 8004f08:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004f0a:	f3ef 8310 	mrs	r3, PRIMASK
 8004f0e:	60bb      	str	r3, [r7, #8]
  return(result);
 8004f10:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8004f12:	617b      	str	r3, [r7, #20]
 8004f14:	2301      	movs	r3, #1
 8004f16:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	f383 8810 	msr	PRIMASK, r3
}
 8004f1e:	46c0      	nop			; (mov r8, r8)
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	681a      	ldr	r2, [r3, #0]
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	2140      	movs	r1, #64	; 0x40
 8004f2c:	438a      	bics	r2, r1
 8004f2e:	601a      	str	r2, [r3, #0]
 8004f30:	697b      	ldr	r3, [r7, #20]
 8004f32:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004f34:	693b      	ldr	r3, [r7, #16]
 8004f36:	f383 8810 	msr	PRIMASK, r3
}
 8004f3a:	46c0      	nop			; (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2220      	movs	r2, #32
 8004f40:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	2200      	movs	r2, #0
 8004f46:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	0018      	movs	r0, r3
 8004f4c:	f7ff fb7a 	bl	8004644 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004f50:	46c0      	nop			; (mov r8, r8)
 8004f52:	46bd      	mov	sp, r7
 8004f54:	b006      	add	sp, #24
 8004f56:	bd80      	pop	{r7, pc}

08004f58 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b094      	sub	sp, #80	; 0x50
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8004f60:	204e      	movs	r0, #78	; 0x4e
 8004f62:	183b      	adds	r3, r7, r0
 8004f64:	687a      	ldr	r2, [r7, #4]
 8004f66:	215c      	movs	r1, #92	; 0x5c
 8004f68:	5a52      	ldrh	r2, [r2, r1]
 8004f6a:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2280      	movs	r2, #128	; 0x80
 8004f70:	589b      	ldr	r3, [r3, r2]
 8004f72:	2b22      	cmp	r3, #34	; 0x22
 8004f74:	d000      	beq.n	8004f78 <UART_RxISR_8BIT+0x20>
 8004f76:	e0ba      	b.n	80050ee <UART_RxISR_8BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681a      	ldr	r2, [r3, #0]
 8004f7c:	214c      	movs	r1, #76	; 0x4c
 8004f7e:	187b      	adds	r3, r7, r1
 8004f80:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 8004f82:	801a      	strh	r2, [r3, #0]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8004f84:	187b      	adds	r3, r7, r1
 8004f86:	881b      	ldrh	r3, [r3, #0]
 8004f88:	b2da      	uxtb	r2, r3
 8004f8a:	183b      	adds	r3, r7, r0
 8004f8c:	881b      	ldrh	r3, [r3, #0]
 8004f8e:	b2d9      	uxtb	r1, r3
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f94:	400a      	ands	r2, r1
 8004f96:	b2d2      	uxtb	r2, r2
 8004f98:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f9e:	1c5a      	adds	r2, r3, #1
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	225a      	movs	r2, #90	; 0x5a
 8004fa8:	5a9b      	ldrh	r3, [r3, r2]
 8004faa:	b29b      	uxth	r3, r3
 8004fac:	3b01      	subs	r3, #1
 8004fae:	b299      	uxth	r1, r3
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	225a      	movs	r2, #90	; 0x5a
 8004fb4:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	225a      	movs	r2, #90	; 0x5a
 8004fba:	5a9b      	ldrh	r3, [r3, r2]
 8004fbc:	b29b      	uxth	r3, r3
 8004fbe:	2b00      	cmp	r3, #0
 8004fc0:	d000      	beq.n	8004fc4 <UART_RxISR_8BIT+0x6c>
 8004fc2:	e09c      	b.n	80050fe <UART_RxISR_8BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004fc4:	f3ef 8310 	mrs	r3, PRIMASK
 8004fc8:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004fca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004fcc:	64bb      	str	r3, [r7, #72]	; 0x48
 8004fce:	2301      	movs	r3, #1
 8004fd0:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fd4:	f383 8810 	msr	PRIMASK, r3
}
 8004fd8:	46c0      	nop			; (mov r8, r8)
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	681a      	ldr	r2, [r3, #0]
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	4948      	ldr	r1, [pc, #288]	; (8005108 <UART_RxISR_8BIT+0x1b0>)
 8004fe6:	400a      	ands	r2, r1
 8004fe8:	601a      	str	r2, [r3, #0]
 8004fea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004fec:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ff0:	f383 8810 	msr	PRIMASK, r3
}
 8004ff4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ff6:	f3ef 8310 	mrs	r3, PRIMASK
 8004ffa:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8004ffc:	6b3b      	ldr	r3, [r7, #48]	; 0x30

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004ffe:	647b      	str	r3, [r7, #68]	; 0x44
 8005000:	2301      	movs	r3, #1
 8005002:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005004:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005006:	f383 8810 	msr	PRIMASK, r3
}
 800500a:	46c0      	nop			; (mov r8, r8)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	689a      	ldr	r2, [r3, #8]
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	2101      	movs	r1, #1
 8005018:	438a      	bics	r2, r1
 800501a:	609a      	str	r2, [r3, #8]
 800501c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800501e:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005020:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005022:	f383 8810 	msr	PRIMASK, r3
}
 8005026:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2280      	movs	r2, #128	; 0x80
 800502c:	2120      	movs	r1, #32
 800502e:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2200      	movs	r2, #0
 8005034:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2200      	movs	r2, #0
 800503a:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	685a      	ldr	r2, [r3, #4]
 8005042:	2380      	movs	r3, #128	; 0x80
 8005044:	041b      	lsls	r3, r3, #16
 8005046:	4013      	ands	r3, r2
 8005048:	d018      	beq.n	800507c <UART_RxISR_8BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800504a:	f3ef 8310 	mrs	r3, PRIMASK
 800504e:	61bb      	str	r3, [r7, #24]
  return(result);
 8005050:	69bb      	ldr	r3, [r7, #24]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005052:	643b      	str	r3, [r7, #64]	; 0x40
 8005054:	2301      	movs	r3, #1
 8005056:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005058:	69fb      	ldr	r3, [r7, #28]
 800505a:	f383 8810 	msr	PRIMASK, r3
}
 800505e:	46c0      	nop			; (mov r8, r8)
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	681a      	ldr	r2, [r3, #0]
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4928      	ldr	r1, [pc, #160]	; (800510c <UART_RxISR_8BIT+0x1b4>)
 800506c:	400a      	ands	r2, r1
 800506e:	601a      	str	r2, [r3, #0]
 8005070:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005072:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005074:	6a3b      	ldr	r3, [r7, #32]
 8005076:	f383 8810 	msr	PRIMASK, r3
}
 800507a:	46c0      	nop			; (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005080:	2b01      	cmp	r3, #1
 8005082:	d12f      	bne.n	80050e4 <UART_RxISR_8BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2200      	movs	r2, #0
 8005088:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800508a:	f3ef 8310 	mrs	r3, PRIMASK
 800508e:	60fb      	str	r3, [r7, #12]
  return(result);
 8005090:	68fb      	ldr	r3, [r7, #12]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005092:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005094:	2301      	movs	r3, #1
 8005096:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005098:	693b      	ldr	r3, [r7, #16]
 800509a:	f383 8810 	msr	PRIMASK, r3
}
 800509e:	46c0      	nop			; (mov r8, r8)
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	681a      	ldr	r2, [r3, #0]
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	2110      	movs	r1, #16
 80050ac:	438a      	bics	r2, r1
 80050ae:	601a      	str	r2, [r3, #0]
 80050b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80050b2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80050b4:	697b      	ldr	r3, [r7, #20]
 80050b6:	f383 8810 	msr	PRIMASK, r3
}
 80050ba:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	69db      	ldr	r3, [r3, #28]
 80050c2:	2210      	movs	r2, #16
 80050c4:	4013      	ands	r3, r2
 80050c6:	2b10      	cmp	r3, #16
 80050c8:	d103      	bne.n	80050d2 <UART_RxISR_8BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	2210      	movs	r2, #16
 80050d0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	2258      	movs	r2, #88	; 0x58
 80050d6:	5a9a      	ldrh	r2, [r3, r2]
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	0011      	movs	r1, r2
 80050dc:	0018      	movs	r0, r3
 80050de:	f7ff fab9 	bl	8004654 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80050e2:	e00c      	b.n	80050fe <UART_RxISR_8BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	0018      	movs	r0, r3
 80050e8:	f7fb fdba 	bl	8000c60 <HAL_UART_RxCpltCallback>
}
 80050ec:	e007      	b.n	80050fe <UART_RxISR_8BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	699a      	ldr	r2, [r3, #24]
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	2108      	movs	r1, #8
 80050fa:	430a      	orrs	r2, r1
 80050fc:	619a      	str	r2, [r3, #24]
}
 80050fe:	46c0      	nop			; (mov r8, r8)
 8005100:	46bd      	mov	sp, r7
 8005102:	b014      	add	sp, #80	; 0x50
 8005104:	bd80      	pop	{r7, pc}
 8005106:	46c0      	nop			; (mov r8, r8)
 8005108:	fffffedf 	.word	0xfffffedf
 800510c:	fbffffff 	.word	0xfbffffff

08005110 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b094      	sub	sp, #80	; 0x50
 8005114:	af00      	add	r7, sp, #0
 8005116:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005118:	204e      	movs	r0, #78	; 0x4e
 800511a:	183b      	adds	r3, r7, r0
 800511c:	687a      	ldr	r2, [r7, #4]
 800511e:	215c      	movs	r1, #92	; 0x5c
 8005120:	5a52      	ldrh	r2, [r2, r1]
 8005122:	801a      	strh	r2, [r3, #0]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2280      	movs	r2, #128	; 0x80
 8005128:	589b      	ldr	r3, [r3, r2]
 800512a:	2b22      	cmp	r3, #34	; 0x22
 800512c:	d000      	beq.n	8005130 <UART_RxISR_16BIT+0x20>
 800512e:	e0ba      	b.n	80052a6 <UART_RxISR_16BIT+0x196>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681a      	ldr	r2, [r3, #0]
 8005134:	214c      	movs	r1, #76	; 0x4c
 8005136:	187b      	adds	r3, r7, r1
 8005138:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 800513a:	801a      	strh	r2, [r3, #0]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005140:	64bb      	str	r3, [r7, #72]	; 0x48
    *tmp = (uint16_t)(uhdata & uhMask);
 8005142:	187b      	adds	r3, r7, r1
 8005144:	183a      	adds	r2, r7, r0
 8005146:	881b      	ldrh	r3, [r3, #0]
 8005148:	8812      	ldrh	r2, [r2, #0]
 800514a:	4013      	ands	r3, r2
 800514c:	b29a      	uxth	r2, r3
 800514e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005150:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005156:	1c9a      	adds	r2, r3, #2
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	225a      	movs	r2, #90	; 0x5a
 8005160:	5a9b      	ldrh	r3, [r3, r2]
 8005162:	b29b      	uxth	r3, r3
 8005164:	3b01      	subs	r3, #1
 8005166:	b299      	uxth	r1, r3
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	225a      	movs	r2, #90	; 0x5a
 800516c:	5299      	strh	r1, [r3, r2]

    if (huart->RxXferCount == 0U)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	225a      	movs	r2, #90	; 0x5a
 8005172:	5a9b      	ldrh	r3, [r3, r2]
 8005174:	b29b      	uxth	r3, r3
 8005176:	2b00      	cmp	r3, #0
 8005178:	d000      	beq.n	800517c <UART_RxISR_16BIT+0x6c>
 800517a:	e09c      	b.n	80052b6 <UART_RxISR_16BIT+0x1a6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800517c:	f3ef 8310 	mrs	r3, PRIMASK
 8005180:	623b      	str	r3, [r7, #32]
  return(result);
 8005182:	6a3b      	ldr	r3, [r7, #32]
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005184:	647b      	str	r3, [r7, #68]	; 0x44
 8005186:	2301      	movs	r3, #1
 8005188:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800518a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800518c:	f383 8810 	msr	PRIMASK, r3
}
 8005190:	46c0      	nop			; (mov r8, r8)
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	681a      	ldr	r2, [r3, #0]
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4948      	ldr	r1, [pc, #288]	; (80052c0 <UART_RxISR_16BIT+0x1b0>)
 800519e:	400a      	ands	r2, r1
 80051a0:	601a      	str	r2, [r3, #0]
 80051a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80051a4:	62bb      	str	r3, [r7, #40]	; 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80051a8:	f383 8810 	msr	PRIMASK, r3
}
 80051ac:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80051ae:	f3ef 8310 	mrs	r3, PRIMASK
 80051b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 80051b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80051b6:	643b      	str	r3, [r7, #64]	; 0x40
 80051b8:	2301      	movs	r3, #1
 80051ba:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051be:	f383 8810 	msr	PRIMASK, r3
}
 80051c2:	46c0      	nop			; (mov r8, r8)
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	689a      	ldr	r2, [r3, #8]
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	2101      	movs	r1, #1
 80051d0:	438a      	bics	r2, r1
 80051d2:	609a      	str	r2, [r3, #8]
 80051d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80051d6:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051da:	f383 8810 	msr	PRIMASK, r3
}
 80051de:	46c0      	nop			; (mov r8, r8)

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2280      	movs	r2, #128	; 0x80
 80051e4:	2120      	movs	r1, #32
 80051e6:	5099      	str	r1, [r3, r2]

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2200      	movs	r2, #0
 80051ec:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	2200      	movs	r2, #0
 80051f2:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	685a      	ldr	r2, [r3, #4]
 80051fa:	2380      	movs	r3, #128	; 0x80
 80051fc:	041b      	lsls	r3, r3, #16
 80051fe:	4013      	ands	r3, r2
 8005200:	d018      	beq.n	8005234 <UART_RxISR_16BIT+0x124>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005202:	f3ef 8310 	mrs	r3, PRIMASK
 8005206:	617b      	str	r3, [r7, #20]
  return(result);
 8005208:	697b      	ldr	r3, [r7, #20]
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800520a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800520c:	2301      	movs	r3, #1
 800520e:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005210:	69bb      	ldr	r3, [r7, #24]
 8005212:	f383 8810 	msr	PRIMASK, r3
}
 8005216:	46c0      	nop			; (mov r8, r8)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	681a      	ldr	r2, [r3, #0]
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	4928      	ldr	r1, [pc, #160]	; (80052c4 <UART_RxISR_16BIT+0x1b4>)
 8005224:	400a      	ands	r2, r1
 8005226:	601a      	str	r2, [r3, #0]
 8005228:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800522a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800522c:	69fb      	ldr	r3, [r7, #28]
 800522e:	f383 8810 	msr	PRIMASK, r3
}
 8005232:	46c0      	nop			; (mov r8, r8)
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005238:	2b01      	cmp	r3, #1
 800523a:	d12f      	bne.n	800529c <UART_RxISR_16BIT+0x18c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2200      	movs	r2, #0
 8005240:	661a      	str	r2, [r3, #96]	; 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005242:	f3ef 8310 	mrs	r3, PRIMASK
 8005246:	60bb      	str	r3, [r7, #8]
  return(result);
 8005248:	68bb      	ldr	r3, [r7, #8]

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800524a:	63bb      	str	r3, [r7, #56]	; 0x38
 800524c:	2301      	movs	r3, #1
 800524e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	f383 8810 	msr	PRIMASK, r3
}
 8005256:	46c0      	nop			; (mov r8, r8)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	681a      	ldr	r2, [r3, #0]
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	2110      	movs	r1, #16
 8005264:	438a      	bics	r2, r1
 8005266:	601a      	str	r2, [r3, #0]
 8005268:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800526a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800526c:	693b      	ldr	r3, [r7, #16]
 800526e:	f383 8810 	msr	PRIMASK, r3
}
 8005272:	46c0      	nop			; (mov r8, r8)

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	69db      	ldr	r3, [r3, #28]
 800527a:	2210      	movs	r2, #16
 800527c:	4013      	ands	r3, r2
 800527e:	2b10      	cmp	r3, #16
 8005280:	d103      	bne.n	800528a <UART_RxISR_16BIT+0x17a>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	2210      	movs	r2, #16
 8005288:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2258      	movs	r2, #88	; 0x58
 800528e:	5a9a      	ldrh	r2, [r3, r2]
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	0011      	movs	r1, r2
 8005294:	0018      	movs	r0, r3
 8005296:	f7ff f9dd 	bl	8004654 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800529a:	e00c      	b.n	80052b6 <UART_RxISR_16BIT+0x1a6>
        HAL_UART_RxCpltCallback(huart);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	0018      	movs	r0, r3
 80052a0:	f7fb fcde 	bl	8000c60 <HAL_UART_RxCpltCallback>
}
 80052a4:	e007      	b.n	80052b6 <UART_RxISR_16BIT+0x1a6>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	699a      	ldr	r2, [r3, #24]
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	2108      	movs	r1, #8
 80052b2:	430a      	orrs	r2, r1
 80052b4:	619a      	str	r2, [r3, #24]
}
 80052b6:	46c0      	nop			; (mov r8, r8)
 80052b8:	46bd      	mov	sp, r7
 80052ba:	b014      	add	sp, #80	; 0x50
 80052bc:	bd80      	pop	{r7, pc}
 80052be:	46c0      	nop			; (mov r8, r8)
 80052c0:	fffffedf 	.word	0xfffffedf
 80052c4:	fbffffff 	.word	0xfbffffff

080052c8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b082      	sub	sp, #8
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80052d0:	46c0      	nop			; (mov r8, r8)
 80052d2:	46bd      	mov	sp, r7
 80052d4:	b002      	add	sp, #8
 80052d6:	bd80      	pop	{r7, pc}

080052d8 <__errno>:
 80052d8:	4b01      	ldr	r3, [pc, #4]	; (80052e0 <__errno+0x8>)
 80052da:	6818      	ldr	r0, [r3, #0]
 80052dc:	4770      	bx	lr
 80052de:	46c0      	nop			; (mov r8, r8)
 80052e0:	2000000c 	.word	0x2000000c

080052e4 <__libc_init_array>:
 80052e4:	b570      	push	{r4, r5, r6, lr}
 80052e6:	2600      	movs	r6, #0
 80052e8:	4d0c      	ldr	r5, [pc, #48]	; (800531c <__libc_init_array+0x38>)
 80052ea:	4c0d      	ldr	r4, [pc, #52]	; (8005320 <__libc_init_array+0x3c>)
 80052ec:	1b64      	subs	r4, r4, r5
 80052ee:	10a4      	asrs	r4, r4, #2
 80052f0:	42a6      	cmp	r6, r4
 80052f2:	d109      	bne.n	8005308 <__libc_init_array+0x24>
 80052f4:	2600      	movs	r6, #0
 80052f6:	f000 f8f1 	bl	80054dc <_init>
 80052fa:	4d0a      	ldr	r5, [pc, #40]	; (8005324 <__libc_init_array+0x40>)
 80052fc:	4c0a      	ldr	r4, [pc, #40]	; (8005328 <__libc_init_array+0x44>)
 80052fe:	1b64      	subs	r4, r4, r5
 8005300:	10a4      	asrs	r4, r4, #2
 8005302:	42a6      	cmp	r6, r4
 8005304:	d105      	bne.n	8005312 <__libc_init_array+0x2e>
 8005306:	bd70      	pop	{r4, r5, r6, pc}
 8005308:	00b3      	lsls	r3, r6, #2
 800530a:	58eb      	ldr	r3, [r5, r3]
 800530c:	4798      	blx	r3
 800530e:	3601      	adds	r6, #1
 8005310:	e7ee      	b.n	80052f0 <__libc_init_array+0xc>
 8005312:	00b3      	lsls	r3, r6, #2
 8005314:	58eb      	ldr	r3, [r5, r3]
 8005316:	4798      	blx	r3
 8005318:	3601      	adds	r6, #1
 800531a:	e7f2      	b.n	8005302 <__libc_init_array+0x1e>
 800531c:	0800552c 	.word	0x0800552c
 8005320:	0800552c 	.word	0x0800552c
 8005324:	0800552c 	.word	0x0800552c
 8005328:	08005530 	.word	0x08005530

0800532c <malloc>:
 800532c:	b510      	push	{r4, lr}
 800532e:	4b03      	ldr	r3, [pc, #12]	; (800533c <malloc+0x10>)
 8005330:	0001      	movs	r1, r0
 8005332:	6818      	ldr	r0, [r3, #0]
 8005334:	f000 f838 	bl	80053a8 <_malloc_r>
 8005338:	bd10      	pop	{r4, pc}
 800533a:	46c0      	nop			; (mov r8, r8)
 800533c:	2000000c 	.word	0x2000000c

08005340 <memcpy>:
 8005340:	2300      	movs	r3, #0
 8005342:	b510      	push	{r4, lr}
 8005344:	429a      	cmp	r2, r3
 8005346:	d100      	bne.n	800534a <memcpy+0xa>
 8005348:	bd10      	pop	{r4, pc}
 800534a:	5ccc      	ldrb	r4, [r1, r3]
 800534c:	54c4      	strb	r4, [r0, r3]
 800534e:	3301      	adds	r3, #1
 8005350:	e7f8      	b.n	8005344 <memcpy+0x4>

08005352 <memset>:
 8005352:	0003      	movs	r3, r0
 8005354:	1882      	adds	r2, r0, r2
 8005356:	4293      	cmp	r3, r2
 8005358:	d100      	bne.n	800535c <memset+0xa>
 800535a:	4770      	bx	lr
 800535c:	7019      	strb	r1, [r3, #0]
 800535e:	3301      	adds	r3, #1
 8005360:	e7f9      	b.n	8005356 <memset+0x4>
	...

08005364 <sbrk_aligned>:
 8005364:	b570      	push	{r4, r5, r6, lr}
 8005366:	4e0f      	ldr	r6, [pc, #60]	; (80053a4 <sbrk_aligned+0x40>)
 8005368:	000d      	movs	r5, r1
 800536a:	6831      	ldr	r1, [r6, #0]
 800536c:	0004      	movs	r4, r0
 800536e:	2900      	cmp	r1, #0
 8005370:	d102      	bne.n	8005378 <sbrk_aligned+0x14>
 8005372:	f000 f88f 	bl	8005494 <_sbrk_r>
 8005376:	6030      	str	r0, [r6, #0]
 8005378:	0029      	movs	r1, r5
 800537a:	0020      	movs	r0, r4
 800537c:	f000 f88a 	bl	8005494 <_sbrk_r>
 8005380:	1c43      	adds	r3, r0, #1
 8005382:	d00a      	beq.n	800539a <sbrk_aligned+0x36>
 8005384:	2303      	movs	r3, #3
 8005386:	1cc5      	adds	r5, r0, #3
 8005388:	439d      	bics	r5, r3
 800538a:	42a8      	cmp	r0, r5
 800538c:	d007      	beq.n	800539e <sbrk_aligned+0x3a>
 800538e:	1a29      	subs	r1, r5, r0
 8005390:	0020      	movs	r0, r4
 8005392:	f000 f87f 	bl	8005494 <_sbrk_r>
 8005396:	1c43      	adds	r3, r0, #1
 8005398:	d101      	bne.n	800539e <sbrk_aligned+0x3a>
 800539a:	2501      	movs	r5, #1
 800539c:	426d      	negs	r5, r5
 800539e:	0028      	movs	r0, r5
 80053a0:	bd70      	pop	{r4, r5, r6, pc}
 80053a2:	46c0      	nop			; (mov r8, r8)
 80053a4:	20000cb0 	.word	0x20000cb0

080053a8 <_malloc_r>:
 80053a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80053aa:	2203      	movs	r2, #3
 80053ac:	1ccb      	adds	r3, r1, #3
 80053ae:	4393      	bics	r3, r2
 80053b0:	3308      	adds	r3, #8
 80053b2:	0006      	movs	r6, r0
 80053b4:	001f      	movs	r7, r3
 80053b6:	2b0c      	cmp	r3, #12
 80053b8:	d232      	bcs.n	8005420 <_malloc_r+0x78>
 80053ba:	270c      	movs	r7, #12
 80053bc:	42b9      	cmp	r1, r7
 80053be:	d831      	bhi.n	8005424 <_malloc_r+0x7c>
 80053c0:	0030      	movs	r0, r6
 80053c2:	f000 f879 	bl	80054b8 <__malloc_lock>
 80053c6:	4d32      	ldr	r5, [pc, #200]	; (8005490 <_malloc_r+0xe8>)
 80053c8:	682b      	ldr	r3, [r5, #0]
 80053ca:	001c      	movs	r4, r3
 80053cc:	2c00      	cmp	r4, #0
 80053ce:	d12e      	bne.n	800542e <_malloc_r+0x86>
 80053d0:	0039      	movs	r1, r7
 80053d2:	0030      	movs	r0, r6
 80053d4:	f7ff ffc6 	bl	8005364 <sbrk_aligned>
 80053d8:	0004      	movs	r4, r0
 80053da:	1c43      	adds	r3, r0, #1
 80053dc:	d11e      	bne.n	800541c <_malloc_r+0x74>
 80053de:	682c      	ldr	r4, [r5, #0]
 80053e0:	0025      	movs	r5, r4
 80053e2:	2d00      	cmp	r5, #0
 80053e4:	d14a      	bne.n	800547c <_malloc_r+0xd4>
 80053e6:	6823      	ldr	r3, [r4, #0]
 80053e8:	0029      	movs	r1, r5
 80053ea:	18e3      	adds	r3, r4, r3
 80053ec:	0030      	movs	r0, r6
 80053ee:	9301      	str	r3, [sp, #4]
 80053f0:	f000 f850 	bl	8005494 <_sbrk_r>
 80053f4:	9b01      	ldr	r3, [sp, #4]
 80053f6:	4283      	cmp	r3, r0
 80053f8:	d143      	bne.n	8005482 <_malloc_r+0xda>
 80053fa:	6823      	ldr	r3, [r4, #0]
 80053fc:	3703      	adds	r7, #3
 80053fe:	1aff      	subs	r7, r7, r3
 8005400:	2303      	movs	r3, #3
 8005402:	439f      	bics	r7, r3
 8005404:	3708      	adds	r7, #8
 8005406:	2f0c      	cmp	r7, #12
 8005408:	d200      	bcs.n	800540c <_malloc_r+0x64>
 800540a:	270c      	movs	r7, #12
 800540c:	0039      	movs	r1, r7
 800540e:	0030      	movs	r0, r6
 8005410:	f7ff ffa8 	bl	8005364 <sbrk_aligned>
 8005414:	1c43      	adds	r3, r0, #1
 8005416:	d034      	beq.n	8005482 <_malloc_r+0xda>
 8005418:	6823      	ldr	r3, [r4, #0]
 800541a:	19df      	adds	r7, r3, r7
 800541c:	6027      	str	r7, [r4, #0]
 800541e:	e013      	b.n	8005448 <_malloc_r+0xa0>
 8005420:	2b00      	cmp	r3, #0
 8005422:	dacb      	bge.n	80053bc <_malloc_r+0x14>
 8005424:	230c      	movs	r3, #12
 8005426:	2500      	movs	r5, #0
 8005428:	6033      	str	r3, [r6, #0]
 800542a:	0028      	movs	r0, r5
 800542c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800542e:	6822      	ldr	r2, [r4, #0]
 8005430:	1bd1      	subs	r1, r2, r7
 8005432:	d420      	bmi.n	8005476 <_malloc_r+0xce>
 8005434:	290b      	cmp	r1, #11
 8005436:	d917      	bls.n	8005468 <_malloc_r+0xc0>
 8005438:	19e2      	adds	r2, r4, r7
 800543a:	6027      	str	r7, [r4, #0]
 800543c:	42a3      	cmp	r3, r4
 800543e:	d111      	bne.n	8005464 <_malloc_r+0xbc>
 8005440:	602a      	str	r2, [r5, #0]
 8005442:	6863      	ldr	r3, [r4, #4]
 8005444:	6011      	str	r1, [r2, #0]
 8005446:	6053      	str	r3, [r2, #4]
 8005448:	0030      	movs	r0, r6
 800544a:	0025      	movs	r5, r4
 800544c:	f000 f83c 	bl	80054c8 <__malloc_unlock>
 8005450:	2207      	movs	r2, #7
 8005452:	350b      	adds	r5, #11
 8005454:	1d23      	adds	r3, r4, #4
 8005456:	4395      	bics	r5, r2
 8005458:	1aea      	subs	r2, r5, r3
 800545a:	429d      	cmp	r5, r3
 800545c:	d0e5      	beq.n	800542a <_malloc_r+0x82>
 800545e:	1b5b      	subs	r3, r3, r5
 8005460:	50a3      	str	r3, [r4, r2]
 8005462:	e7e2      	b.n	800542a <_malloc_r+0x82>
 8005464:	605a      	str	r2, [r3, #4]
 8005466:	e7ec      	b.n	8005442 <_malloc_r+0x9a>
 8005468:	6862      	ldr	r2, [r4, #4]
 800546a:	42a3      	cmp	r3, r4
 800546c:	d101      	bne.n	8005472 <_malloc_r+0xca>
 800546e:	602a      	str	r2, [r5, #0]
 8005470:	e7ea      	b.n	8005448 <_malloc_r+0xa0>
 8005472:	605a      	str	r2, [r3, #4]
 8005474:	e7e8      	b.n	8005448 <_malloc_r+0xa0>
 8005476:	0023      	movs	r3, r4
 8005478:	6864      	ldr	r4, [r4, #4]
 800547a:	e7a7      	b.n	80053cc <_malloc_r+0x24>
 800547c:	002c      	movs	r4, r5
 800547e:	686d      	ldr	r5, [r5, #4]
 8005480:	e7af      	b.n	80053e2 <_malloc_r+0x3a>
 8005482:	230c      	movs	r3, #12
 8005484:	0030      	movs	r0, r6
 8005486:	6033      	str	r3, [r6, #0]
 8005488:	f000 f81e 	bl	80054c8 <__malloc_unlock>
 800548c:	e7cd      	b.n	800542a <_malloc_r+0x82>
 800548e:	46c0      	nop			; (mov r8, r8)
 8005490:	20000cac 	.word	0x20000cac

08005494 <_sbrk_r>:
 8005494:	2300      	movs	r3, #0
 8005496:	b570      	push	{r4, r5, r6, lr}
 8005498:	4d06      	ldr	r5, [pc, #24]	; (80054b4 <_sbrk_r+0x20>)
 800549a:	0004      	movs	r4, r0
 800549c:	0008      	movs	r0, r1
 800549e:	602b      	str	r3, [r5, #0]
 80054a0:	f7fb fdf4 	bl	800108c <_sbrk>
 80054a4:	1c43      	adds	r3, r0, #1
 80054a6:	d103      	bne.n	80054b0 <_sbrk_r+0x1c>
 80054a8:	682b      	ldr	r3, [r5, #0]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d000      	beq.n	80054b0 <_sbrk_r+0x1c>
 80054ae:	6023      	str	r3, [r4, #0]
 80054b0:	bd70      	pop	{r4, r5, r6, pc}
 80054b2:	46c0      	nop			; (mov r8, r8)
 80054b4:	20000cb4 	.word	0x20000cb4

080054b8 <__malloc_lock>:
 80054b8:	b510      	push	{r4, lr}
 80054ba:	4802      	ldr	r0, [pc, #8]	; (80054c4 <__malloc_lock+0xc>)
 80054bc:	f000 f80c 	bl	80054d8 <__retarget_lock_acquire_recursive>
 80054c0:	bd10      	pop	{r4, pc}
 80054c2:	46c0      	nop			; (mov r8, r8)
 80054c4:	20000cb8 	.word	0x20000cb8

080054c8 <__malloc_unlock>:
 80054c8:	b510      	push	{r4, lr}
 80054ca:	4802      	ldr	r0, [pc, #8]	; (80054d4 <__malloc_unlock+0xc>)
 80054cc:	f000 f805 	bl	80054da <__retarget_lock_release_recursive>
 80054d0:	bd10      	pop	{r4, pc}
 80054d2:	46c0      	nop			; (mov r8, r8)
 80054d4:	20000cb8 	.word	0x20000cb8

080054d8 <__retarget_lock_acquire_recursive>:
 80054d8:	4770      	bx	lr

080054da <__retarget_lock_release_recursive>:
 80054da:	4770      	bx	lr

080054dc <_init>:
 80054dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054de:	46c0      	nop			; (mov r8, r8)
 80054e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054e2:	bc08      	pop	{r3}
 80054e4:	469e      	mov	lr, r3
 80054e6:	4770      	bx	lr

080054e8 <_fini>:
 80054e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054ea:	46c0      	nop			; (mov r8, r8)
 80054ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054ee:	bc08      	pop	{r3}
 80054f0:	469e      	mov	lr, r3
 80054f2:	4770      	bx	lr
