###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID ece031.ece.local.cmu.edu)
#  Generated on:      Tue Apr 22 12:30:44 2025
#  Design:            RightShift_16_flopped
#  Command:           report_timing -through [get_cells iDUT] -max_paths 10 > DUT_timing.rpt
###############################################################
Path 1: MET (9.522 ns) Setup Check with Pin sum_unflopped_reg_1_1/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) multiplied_xor_result_flopped_b_reg_2/CK
              Clock: (R) ideal_clock
           Endpoint: (R) sum_unflopped_reg_1_1/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.069       -0.069
        Net Latency:+    0.054 (P)    0.086 (P)
            Arrival:=    9.985        0.016

              Setup:-    0.029
        Cppr Adjust:+    0.008
      Required Time:=    9.963
       Launch Clock:=    0.016
          Data Path:+    0.426
              Slack:=    9.522

#-------------------------------------------------------------------------------------------------------------------------
# Instance                               Arc        Cell                                  Trans   Delay  Arrival  Required  
#                                                                                          (ns)    (ns)     (ns)      Time  
#                                                                                                                     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  multiplied_xor_result_flopped_b_reg_2  CK         (arrival)                             0.033       -    0.016     9.538  
  multiplied_xor_result_flopped_b_reg_2  CK->Q      DFF_X1                                0.033   0.140    0.156     9.678  
  iDUT/srl_12_20_g961                    A->ZN      INV_X1                                0.049   0.034    0.190     9.712  
  iDUT/srl_12_20_g958__1840              A2->ZN     NOR2_X1                               0.021   0.070    0.260     9.781  
  iDUT/srl_12_20_g928__7344              B1->ZN     AOI22_X1                              0.049   0.036    0.295     9.817  
  iDUT/srl_12_20_g912__1309              B->Z       MUX2_X1                               0.022   0.068    0.363     9.885  
  iDUT/srl_12_20_g904__9906              B1->ZN     OAI22_X1                              0.012   0.039    0.402     9.924  
  iDUT/g290__6877                        A1->ZN     AND2_X1                               0.031   0.039    0.442     9.963  
  iDUT                                   result[1]  RightShift_16_flopped_RightShift_16b      -       -    0.442     9.963  
  sum_unflopped_reg_1_1                  D          DFF_X1                                0.010   0.000    0.442     9.963  
#-------------------------------------------------------------------------------------------------------------------------
Path 2: MET (9.527 ns) Setup Check with Pin sum_unflopped_reg_1_2/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) multiplied_xor_result_flopped_b_reg_2/CK
              Clock: (R) ideal_clock
           Endpoint: (R) sum_unflopped_reg_1_2/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.069       -0.069
        Net Latency:+    0.054 (P)    0.086 (P)
            Arrival:=    9.985        0.016

              Setup:-    0.029
        Cppr Adjust:+    0.008
      Required Time:=    9.964
       Launch Clock:=    0.016
          Data Path:+    0.421
              Slack:=    9.527

#-------------------------------------------------------------------------------------------------------------------------
# Instance                               Arc        Cell                                  Trans   Delay  Arrival  Required  
#                                                                                          (ns)    (ns)     (ns)      Time  
#                                                                                                                     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  multiplied_xor_result_flopped_b_reg_2  CK         (arrival)                             0.033       -    0.016     9.543  
  multiplied_xor_result_flopped_b_reg_2  CK->Q      DFF_X1                                0.033   0.140    0.156     9.683  
  iDUT/srl_12_20_g961                    A->ZN      INV_X1                                0.049   0.034    0.190     9.716  
  iDUT/srl_12_20_g958__1840              A2->ZN     NOR2_X1                               0.021   0.070    0.260     9.786  
  iDUT/srl_12_20_g927__5795              B1->ZN     AOI22_X1                              0.049   0.035    0.294     9.821  
  iDUT/srl_12_20_g911__2683              B->Z       MUX2_X1                               0.022   0.068    0.362     9.889  
  iDUT/srl_12_20_g900__7344              B1->ZN     OAI22_X1                              0.012   0.037    0.400     9.926  
  iDUT/g293__7675                        A1->ZN     AND2_X1                               0.029   0.037    0.437     9.964  
  iDUT                                   result[2]  RightShift_16_flopped_RightShift_16b      -       -    0.437     9.964  
  sum_unflopped_reg_1_2                  D          DFF_X1                                0.009   0.000    0.437     9.964  
#-------------------------------------------------------------------------------------------------------------------------
Path 3: MET (9.527 ns) Setup Check with Pin sum_unflopped_reg_1_3/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) multiplied_xor_result_flopped_b_reg_2/CK
              Clock: (R) ideal_clock
           Endpoint: (R) sum_unflopped_reg_1_3/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.069       -0.069
        Net Latency:+    0.054 (P)    0.086 (P)
            Arrival:=    9.985        0.016

              Setup:-    0.029
        Cppr Adjust:+    0.008
      Required Time:=    9.964
       Launch Clock:=    0.016
          Data Path:+    0.421
              Slack:=    9.527

#-------------------------------------------------------------------------------------------------------------------------
# Instance                               Arc        Cell                                  Trans   Delay  Arrival  Required  
#                                                                                          (ns)    (ns)     (ns)      Time  
#                                                                                                                     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  multiplied_xor_result_flopped_b_reg_2  CK         (arrival)                             0.033       -    0.016     9.543  
  multiplied_xor_result_flopped_b_reg_2  CK->Q      DFF_X1                                0.033   0.140    0.156     9.683  
  iDUT/srl_12_20_g961                    A->ZN      INV_X1                                0.049   0.034    0.190     9.717  
  iDUT/srl_12_20_g958__1840              A2->ZN     NOR2_X1                               0.021   0.070    0.260     9.787  
  iDUT/srl_12_20_g928__7344              B1->ZN     AOI22_X1                              0.049   0.036    0.295     9.822  
  iDUT/srl_12_20_g918__8757              A->Z       MUX2_X1                               0.022   0.069    0.364     9.891  
  iDUT/srl_12_20_g899__5795              B1->ZN     OAI22_X1                              0.012   0.036    0.400     9.927  
  iDUT/g292__2391                        A1->ZN     AND2_X1                               0.027   0.037    0.437     9.964  
  iDUT                                   result[3]  RightShift_16_flopped_RightShift_16b      -       -    0.437     9.964  
  sum_unflopped_reg_1_3                  D          DFF_X1                                0.009   0.000    0.437     9.964  
#-------------------------------------------------------------------------------------------------------------------------
Path 4: MET (9.530 ns) Setup Check with Pin sum_unflopped_reg_1_4/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) multiplied_xor_result_flopped_b_reg_2/CK
              Clock: (R) ideal_clock
           Endpoint: (R) sum_unflopped_reg_1_4/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.069       -0.069
        Net Latency:+    0.054 (P)    0.086 (P)
            Arrival:=    9.984        0.016

              Setup:-    0.029
        Cppr Adjust:+    0.008
      Required Time:=    9.964
       Launch Clock:=    0.016
          Data Path:+    0.418
              Slack:=    9.530

#-------------------------------------------------------------------------------------------------------------------------
# Instance                               Arc        Cell                                  Trans   Delay  Arrival  Required  
#                                                                                          (ns)    (ns)     (ns)      Time  
#                                                                                                                     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  multiplied_xor_result_flopped_b_reg_2  CK         (arrival)                             0.033       -    0.016     9.546  
  multiplied_xor_result_flopped_b_reg_2  CK->Q      DFF_X1                                0.033   0.140    0.156     9.686  
  iDUT/srl_12_20_g961                    A->ZN      INV_X1                                0.049   0.034    0.190     9.719  
  iDUT/srl_12_20_g958__1840              A2->ZN     NOR2_X1                               0.021   0.070    0.260     9.789  
  iDUT/srl_12_20_g927__5795              B1->ZN     AOI22_X1                              0.049   0.035    0.294     9.824  
  iDUT/srl_12_20_g917__7118              A->Z       MUX2_X1                               0.022   0.068    0.362     9.892  
  iDUT/srl_12_20_g903__1857              B1->ZN     OAI22_X1                              0.012   0.036    0.398     9.928  
  iDUT/g294__7118                        A1->ZN     AND2_X1                               0.028   0.036    0.434     9.964  
  iDUT                                   result[4]  RightShift_16_flopped_RightShift_16b      -       -    0.434     9.964  
  sum_unflopped_reg_1_4                  D          DFF_X1                                0.008   0.000    0.434     9.964  
#-------------------------------------------------------------------------------------------------------------------------
Path 5: MET (9.530 ns) Setup Check with Pin sum_unflopped_reg_1_5/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) multiplied_xor_result_flopped_b_reg_2/CK
              Clock: (R) ideal_clock
           Endpoint: (R) sum_unflopped_reg_1_5/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.069       -0.069
        Net Latency:+    0.054 (P)    0.086 (P)
            Arrival:=    9.984        0.016

              Setup:-    0.029
        Cppr Adjust:+    0.008
      Required Time:=    9.964
       Launch Clock:=    0.016
          Data Path:+    0.418
              Slack:=    9.530

#-------------------------------------------------------------------------------------------------------------------------
# Instance                               Arc        Cell                                  Trans   Delay  Arrival  Required  
#                                                                                          (ns)    (ns)     (ns)      Time  
#                                                                                                                     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  multiplied_xor_result_flopped_b_reg_2  CK         (arrival)                             0.033       -    0.016     9.546  
  multiplied_xor_result_flopped_b_reg_2  CK->Q      DFF_X1                                0.033   0.140    0.156     9.686  
  iDUT/srl_12_20_g961                    A->ZN      INV_X1                                0.049   0.034    0.190     9.720  
  iDUT/srl_12_20_g958__1840              A2->ZN     NOR2_X1                               0.021   0.070    0.260     9.790  
  iDUT/srl_12_20_g941__1309              B1->ZN     AOI22_X1                              0.049   0.034    0.293     9.823  
  iDUT/srl_12_20_g915__2391              B->Z       MUX2_X1                               0.022   0.068    0.362     9.892  
  iDUT/srl_12_20_g902__5019              B1->ZN     OAI22_X1                              0.012   0.036    0.398     9.928  
  iDUT/g289__1309                        A1->ZN     AND2_X1                               0.028   0.036    0.434     9.964  
  iDUT                                   result[5]  RightShift_16_flopped_RightShift_16b      -       -    0.434     9.964  
  sum_unflopped_reg_1_5                  D          DFF_X1                                0.008   0.000    0.434     9.964  
#-------------------------------------------------------------------------------------------------------------------------
Path 6: MET (9.530 ns) Setup Check with Pin sum_unflopped_reg_1_6/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) multiplied_xor_result_flopped_b_reg_2/CK
              Clock: (R) ideal_clock
           Endpoint: (R) sum_unflopped_reg_1_6/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.069       -0.069
        Net Latency:+    0.054 (P)    0.086 (P)
            Arrival:=    9.984        0.016

              Setup:-    0.029
        Cppr Adjust:+    0.008
      Required Time:=    9.964
       Launch Clock:=    0.016
          Data Path:+    0.417
              Slack:=    9.530

#-------------------------------------------------------------------------------------------------------------------------
# Instance                               Arc        Cell                                  Trans   Delay  Arrival  Required  
#                                                                                          (ns)    (ns)     (ns)      Time  
#                                                                                                                     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  multiplied_xor_result_flopped_b_reg_2  CK         (arrival)                             0.033       -    0.016     9.546  
  multiplied_xor_result_flopped_b_reg_2  CK->Q      DFF_X1                                0.033   0.140    0.156     9.686  
  iDUT/srl_12_20_g961                    A->ZN      INV_X1                                0.049   0.034    0.190     9.720  
  iDUT/srl_12_20_g958__1840              A2->ZN     NOR2_X1                               0.021   0.070    0.260     9.790  
  iDUT/srl_12_20_g925__6083              B1->ZN     AOI22_X1                              0.049   0.034    0.294     9.824  
  iDUT/srl_12_20_g914__2900              A->Z       MUX2_X1                               0.022   0.068    0.362     9.892  
  iDUT/srl_12_20_g901__1840              B1->ZN     OAI22_X1                              0.012   0.036    0.398     9.928  
  iDUT/g288__2683                        A1->ZN     AND2_X1                               0.028   0.036    0.433     9.964  
  iDUT                                   result[6]  RightShift_16_flopped_RightShift_16b      -       -    0.433     9.964  
  sum_unflopped_reg_1_6                  D          DFF_X1                                0.008   0.000    0.433     9.964  
#-------------------------------------------------------------------------------------------------------------------------
Path 7: MET (9.531 ns) Setup Check with Pin sum_unflopped_reg_1_7/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) multiplied_xor_result_flopped_b_reg_2/CK
              Clock: (R) ideal_clock
           Endpoint: (R) sum_unflopped_reg_1_7/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.069       -0.069
        Net Latency:+    0.054 (P)    0.086 (P)
            Arrival:=    9.984        0.016

              Setup:-    0.029
        Cppr Adjust:+    0.008
      Required Time:=    9.964
       Launch Clock:=    0.016
          Data Path:+    0.417
              Slack:=    9.531

#-------------------------------------------------------------------------------------------------------------------------
# Instance                               Arc        Cell                                  Trans   Delay  Arrival  Required  
#                                                                                          (ns)    (ns)     (ns)      Time  
#                                                                                                                     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  multiplied_xor_result_flopped_b_reg_2  CK         (arrival)                             0.033       -    0.016     9.547  
  multiplied_xor_result_flopped_b_reg_2  CK->Q      DFF_X1                                0.033   0.140    0.156     9.687  
  iDUT/srl_12_20_g961                    A->ZN      INV_X1                                0.049   0.034    0.190     9.721  
  iDUT/srl_12_20_g958__1840              A2->ZN     NOR2_X1                               0.021   0.070    0.260     9.791  
  iDUT/srl_12_20_g941__1309              B1->ZN     AOI22_X1                              0.049   0.034    0.293     9.824  
  iDUT/srl_12_20_g920__5953              A->Z       MUX2_X1                               0.022   0.068    0.361     9.892  
  iDUT/srl_12_20_g898__2703              B1->ZN     OAI22_X1                              0.012   0.035    0.397     9.928  
  iDUT/g287__9682                        A1->ZN     AND2_X1                               0.027   0.036    0.433     9.964  
  iDUT                                   result[7]  RightShift_16_flopped_RightShift_16b      -       -    0.433     9.964  
  sum_unflopped_reg_1_7                  D          DFF_X1                                0.009   0.000    0.433     9.964  
#-------------------------------------------------------------------------------------------------------------------------
Path 8: MET (9.540 ns) Setup Check with Pin sum_unflopped_reg_1_8/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) multiplied_xor_result_flopped_b_reg_2/CK
              Clock: (R) ideal_clock
           Endpoint: (R) sum_unflopped_reg_1_8/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.069       -0.069
        Net Latency:+    0.054 (P)    0.086 (P)
            Arrival:=    9.984        0.016

              Setup:-    0.029
        Cppr Adjust:+    0.008
      Required Time:=    9.964
       Launch Clock:=    0.016
          Data Path:+    0.407
              Slack:=    9.540

#-------------------------------------------------------------------------------------------------------------------------
# Instance                               Arc        Cell                                  Trans   Delay  Arrival  Required  
#                                                                                          (ns)    (ns)     (ns)      Time  
#                                                                                                                     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  multiplied_xor_result_flopped_b_reg_2  CK         (arrival)                             0.033       -    0.016     9.556  
  multiplied_xor_result_flopped_b_reg_2  CK->Q      DFF_X1                                0.033   0.140    0.156     9.697  
  iDUT/srl_12_20_g961                    A->ZN      INV_X1                                0.049   0.034    0.190     9.730  
  iDUT/srl_12_20_g958__1840              A2->ZN     NOR2_X1                               0.021   0.070    0.260     9.800  
  iDUT/srl_12_20_g941__1309              B1->ZN     AOI22_X1                              0.049   0.034    0.293     9.834  
  iDUT/srl_12_20_g920__5953              A->Z       MUX2_X1                               0.022   0.068    0.361     9.902  
  iDUT/srl_12_20_g907__3772              A1->ZN     OAI22_X1                              0.012   0.026    0.387     9.928  
  iDUT/g282__8780                        A1->ZN     AND2_X1                               0.028   0.036    0.423     9.964  
  iDUT                                   result[8]  RightShift_16_flopped_RightShift_16b      -       -    0.423     9.964  
  sum_unflopped_reg_1_8                  D          DFF_X1                                0.008   0.000    0.423     9.964  
#-------------------------------------------------------------------------------------------------------------------------
Path 9: MET (9.548 ns) Setup Check with Pin sum_unflopped_reg_1_0/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) multiplied_xor_result_flopped_b_reg_3/CK
              Clock: (R) ideal_clock
           Endpoint: (F) sum_unflopped_reg_1_0/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.069       -0.069
        Net Latency:+    0.054 (P)    0.085 (P)
            Arrival:=    9.985        0.016

              Setup:-    0.032
        Cppr Adjust:+    0.008
      Required Time:=    9.960
       Launch Clock:=    0.016
          Data Path:+    0.396
              Slack:=    9.548

#-------------------------------------------------------------------------------------------------------------------------
# Instance                               Arc        Cell                                  Trans   Delay  Arrival  Required  
#                                                                                          (ns)    (ns)     (ns)      Time  
#                                                                                                                     (ns)  
#-------------------------------------------------------------------------------------------------------------------------
  multiplied_xor_result_flopped_b_reg_3  CK         (arrival)                             0.033       -    0.016     9.564  
  multiplied_xor_result_flopped_b_reg_3  CK->Q      DFF_X1                                0.033   0.099    0.115     9.663  
  iDUT/srl_12_20_g960                    A->ZN      INV_X1                                0.011   0.061    0.176     9.724  
  iDUT/srl_12_20_g943__2900              S->Z       MUX2_X1                               0.050   0.068    0.244     9.792  
  iDUT/srl_12_20_g929__1840              B1->ZN     AOI22_X1                              0.012   0.053    0.297     9.845  
  iDUT/srl_12_20_g913__6877              B->Z       MUX2_X1                               0.032   0.050    0.347     9.895  
  iDUT/srl_12_20_g897__6083              B1->ZN     OAI221_X1                             0.016   0.031    0.378     9.926  
  iDUT/g295__8757                        A1->ZN     AND2_X1                               0.021   0.035    0.412     9.960  
  iDUT                                   result[0]  RightShift_16_flopped_RightShift_16b      -       -    0.412     9.960  
  sum_unflopped_reg_1_0                  D          DFF_X1                                0.006   0.000    0.412     9.960  
#-------------------------------------------------------------------------------------------------------------------------
Path 10: MET (9.581 ns) Setup Check with Pin sum_unflopped_reg_1_11/CK->D
               View: analysis_default
              Group: Reg2Reg
         Startpoint: (R) multiplied_xor_result_flopped_b_reg_2/CK
              Clock: (R) ideal_clock
           Endpoint: (R) sum_unflopped_reg_1_11/D
              Clock: (R) ideal_clock

                       Capture       Launch
         Clock Edge:+   10.000        0.000
        Src Latency:+   -0.069       -0.069
        Net Latency:+    0.054 (P)    0.086 (P)
            Arrival:=    9.984        0.016

              Setup:-    0.029
        Cppr Adjust:+    0.008
      Required Time:=    9.964
       Launch Clock:=    0.016
          Data Path:+    0.366
              Slack:=    9.581

#--------------------------------------------------------------------------------------------------------------------------
# Instance                               Arc         Cell                                  Trans   Delay  Arrival  Required  
#                                                                                           (ns)    (ns)     (ns)      Time  
#                                                                                                                      (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  multiplied_xor_result_flopped_b_reg_2  CK          (arrival)                             0.033       -    0.016     9.597  
  multiplied_xor_result_flopped_b_reg_2  CK->Q       DFF_X1                                0.033   0.115    0.131     9.712  
  iDUT/srl_12_20_g956__5795              A2->ZN      NOR2_X1                               0.023   0.081    0.212     9.794  
  iDUT/srl_12_20_g948__1786              A1->ZN      NAND2_X1                              0.058   0.030    0.243     9.824  
  iDUT/srl_12_20_g934__8780              B->Z        MUX2_X1                               0.021   0.067    0.310     9.891  
  iDUT/srl_12_20_g905__8780              B1->ZN      OAI22_X1                              0.012   0.036    0.346     9.927  
  iDUT/g283__4296                        A1->ZN      AND2_X1                               0.028   0.036    0.382     9.964  
  iDUT                                   result[11]  RightShift_16_flopped_RightShift_16b      -       -    0.382     9.964  
  sum_unflopped_reg_1_11                 D           DFF_X1                                0.009   0.000    0.382     9.964  
#--------------------------------------------------------------------------------------------------------------------------

