// Seed: 2599186472
`timescale 1ps / 1ps
module module_0 (
    input  id_0,
    output id_1
);
  assign id_1 = 1 - 1;
  logic id_2;
  assign id_1 = id_2;
  assign id_2 = id_0;
  assign id_1 = id_2;
  logic id_3 = 1;
  assign id_2 = id_0;
  type_6 id_4 (id_1 & id_0);
endmodule
