{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654891762184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654891762185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 10 13:09:22 2022 " "Processing started: Fri Jun 10 13:09:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654891762185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654891762185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel " "Command: quartus_map --read_settings_files=on --write_settings_files=off TopLevel -c TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654891762185 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654891762663 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654891762663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TopLevel " "Found entity 1: TopLevel" {  } { { "TopLevel.sv" "" { Text "C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654891770800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654891770800 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RegFile.sv(47) " "Verilog HDL information at RegFile.sv(47): always construct contains both blocking and non-blocking assignments" {  } { { "RegFile.sv" "" { Text "C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/RegFile.sv" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1654891770802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.sv" "" { Text "C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/RegFile.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654891770802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654891770802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "progctr.sv 1 1 " "Found 1 design units, including 1 entities, in source file progctr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProgCtr " "Found entity 1: ProgCtr" {  } { { "ProgCtr.sv" "" { Text "C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/ProgCtr.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654891770804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654891770804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut_pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file lut_pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LUT_pc " "Found entity 1: LUT_pc" {  } { { "LUT_pc.sv" "" { Text "C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/LUT_pc.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654891770806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654891770806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut_dm.sv 1 1 " "Found 1 design units, including 1 entities, in source file lut_dm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LUT_dm " "Found entity 1: LUT_dm" {  } { { "LUT_dm.sv" "" { Text "C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/LUT_dm.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654891770808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654891770808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lut_2x_dm.sv 1 1 " "Found 1 design units, including 1 entities, in source file lut_2x_dm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LUT_2x_dm " "Found entity 1: LUT_2x_dm" {  } { { "LUT_2x_dm.sv" "" { Text "C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/LUT_2x_dm.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654891770809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654891770809 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "InstROM.sv(39) " "Verilog HDL syntax warning at InstROM.sv(39): extra block comment delimiter characters /* within block comment" {  } { { "InstROM.sv" "" { Text "C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/InstROM.sv" 39 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1654891770811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file instrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstROM " "Found entity 1: InstROM" {  } { { "InstROM.sv" "" { Text "C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/InstROM.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654891770811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654891770811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "definitions.sv 1 0 " "Found 1 design units, including 0 entities, in source file definitions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Definitions (SystemVerilog) " "Found design unit 1: Definitions (SystemVerilog)" {  } { { "Definitions.sv" "" { Text "C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/Definitions.sv" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654891770813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654891770813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamem.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMem " "Found entity 1: DataMem" {  } { { "DataMem.sv" "" { Text "C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/DataMem.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654891770815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654891770815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Ctrl " "Found entity 1: Ctrl" {  } { { "Ctrl.sv" "" { Text "C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/Ctrl.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654891770817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654891770817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/ALU.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654891770819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654891770819 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TopLevel " "Elaborating entity \"TopLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654891770854 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "LUTdm TopLevel.sv(232) " "Verilog HDL or VHDL warning at TopLevel.sv(232): object \"LUTdm\" assigned a value but never read" {  } { { "TopLevel.sv" "" { Text "C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel.sv" 232 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654891770854 "|TopLevel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 TopLevel.sv(238) " "Verilog HDL assignment warning at TopLevel.sv(238): truncated value with size 10 to match size of target (8)" {  } { { "TopLevel.sv" "" { Text "C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel.sv" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654891770855 "|TopLevel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 TopLevel.sv(281) " "Verilog HDL assignment warning at TopLevel.sv(281): truncated value with size 32 to match size of target (16)" {  } { { "TopLevel.sv" "" { Text "C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel.sv" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654891770855 "|TopLevel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstROM InstROM:IR1 " "Elaborating entity \"InstROM\" for hierarchy \"InstROM:IR1\"" {  } { { "TopLevel.sv" "IR1" { Text "C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654891770855 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "353 0 1023 InstROM.sv(92) " "Verilog HDL warning at InstROM.sv(92): number of words (353) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "InstROM.sv" "" { Text "C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/InstROM.sv" 92 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1654891770856 "|TopLevel|InstROM:IR1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_rom.data_a 0 InstROM.sv(81) " "Net \"inst_rom.data_a\" at InstROM.sv(81) has no driver or initial value, using a default initial value '0'" {  } { { "InstROM.sv" "" { Text "C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/InstROM.sv" 81 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654891770856 "|TopLevel|InstROM:IR1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_rom.waddr_a 0 InstROM.sv(81) " "Net \"inst_rom.waddr_a\" at InstROM.sv(81) has no driver or initial value, using a default initial value '0'" {  } { { "InstROM.sv" "" { Text "C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/InstROM.sv" 81 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654891770856 "|TopLevel|InstROM:IR1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_rom.we_a 0 InstROM.sv(81) " "Net \"inst_rom.we_a\" at InstROM.sv(81) has no driver or initial value, using a default initial value '0'" {  } { { "InstROM.sv" "" { Text "C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/InstROM.sv" 81 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1654891770856 "|TopLevel|InstROM:IR1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgCtr ProgCtr:PC1 " "Elaborating entity \"ProgCtr\" for hierarchy \"ProgCtr:PC1\"" {  } { { "TopLevel.sv" "PC1" { Text "C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654891770856 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ProgCtr.sv(37) " "Verilog HDL assignment warning at ProgCtr.sv(37): truncated value with size 32 to match size of target (10)" {  } { { "ProgCtr.sv" "" { Text "C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/ProgCtr.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654891770857 "|TopLevel|ProgCtr:PC1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 ProgCtr.sv(39) " "Verilog HDL assignment warning at ProgCtr.sv(39): truncated value with size 32 to match size of target (10)" {  } { { "ProgCtr.sv" "" { Text "C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/ProgCtr.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654891770857 "|TopLevel|ProgCtr:PC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT_pc LUT_pc:LUT1 " "Elaborating entity \"LUT_pc\" for hierarchy \"LUT_pc:LUT1\"" {  } { { "TopLevel.sv" "LUT1" { Text "C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654891770857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT_dm LUT_dm:LUT2 " "Elaborating entity \"LUT_dm\" for hierarchy \"LUT_dm:LUT2\"" {  } { { "TopLevel.sv" "LUT2" { Text "C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654891770858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT_2x_dm LUT_2x_dm:LUT3 " "Elaborating entity \"LUT_2x_dm\" for hierarchy \"LUT_2x_dm:LUT3\"" {  } { { "TopLevel.sv" "LUT3" { Text "C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654891770859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ctrl Ctrl:Ctrl1 " "Elaborating entity \"Ctrl\" for hierarchy \"Ctrl:Ctrl1\"" {  } { { "TopLevel.sv" "Ctrl1" { Text "C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel.sv" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654891770872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile RegFile:RF1 " "Elaborating entity \"RegFile\" for hierarchy \"RegFile:RF1\"" {  } { { "TopLevel.sv" "RF1" { Text "C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654891770881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU1\"" {  } { { "TopLevel.sv" "ALU1" { Text "C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel.sv" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654891770898 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "op_mnemonic ALU.sv(25) " "Verilog HDL or VHDL warning at ALU.sv(25): object \"op_mnemonic\" assigned a value but never read" {  } { { "ALU.sv" "" { Text "C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/ALU.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1654891770898 "|TopLevel|ALU:ALU1"}
{ "Error" "EVRFX_VERI_UNSUPPORTED_FEATURE" "using a non-constant repeat expression ALU.sv(38) " "Verilog HDL Unsupported Feature error at ALU.sv(38): Integrated Synthesis does not support using a non-constant repeat expression" {  } { { "ALU.sv" "" { Text "C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/ALU.sv" 38 0 0 } }  } 0 10756 "Verilog HDL Unsupported Feature error at %2!s!: Integrated Synthesis does not support %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654891770898 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "ALU:ALU1 " "Can't elaborate user hierarchy \"ALU:ALU1\"" {  } { { "TopLevel.sv" "ALU1" { Text "C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/TopLevel.sv" 251 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654891770899 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/output_files/TopLevel.map.smsg " "Generated suppressed messages file C:/Users/jeann/Desktop/141LTermProject/basic processor Verilog/output_files/TopLevel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654891770926 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 12 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4786 " "Peak virtual memory: 4786 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654891770971 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 10 13:09:30 2022 " "Processing ended: Fri Jun 10 13:09:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654891770971 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654891770971 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654891770971 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654891770971 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 12 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 12 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654891771619 ""}
