;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 300, 90
	SLT -100, -306
	SLT 10, 0
	SLT 10, 0
	SPL 12, <10
	SPL 0, <402
	SUB 300, 90
	SUB 300, 90
	ADD #210, 30
	SUB @127, 106
	SLT -100, -306
	SLT -100, -306
	SUB #0, <-40
	SUB <-127, 100
	SUB <-127, 100
	CMP -207, <-130
	MOV -7, <-20
	SUB 0, @1
	SUB 0, @41
	MOV -7, <-20
	SUB <-147, 100
	SLT 10, 0
	MOV -7, <-20
	SUB -207, @-130
	SUB -207, <-130
	SUB <-147, 100
	SUB 150, 90
	SUB @127, 106
	MOV -7, <-20
	SUB -207, <-130
	MOV -7, <-20
	MOV -7, <-20
	MOV -7, <-20
	SUB -0, 0
	SUB <0, @12
	SUB @127, 106
	MOV @127, 900
	SUB @127, 106
	SUB #0, -0
	MOV -100, -101
	MOV -7, <-20
	SUB 150, 90
	CMP -207, <-130
	MOV -7, <-20
	MOV -7, <-20
	CMP -207, <-130
	MOV -7, <-20
