<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p829" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_829{left:768px;bottom:68px;letter-spacing:0.1px;}
#t2_829{left:813px;bottom:68px;letter-spacing:0.12px;}
#t3_829{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_829{left:70px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#t5_829{left:70px;bottom:1071px;letter-spacing:-0.17px;}
#t6_829{left:70px;bottom:1029px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#t7_829{left:166px;bottom:1029px;letter-spacing:-0.14px;word-spacing:0.06px;}
#t8_829{left:70px;bottom:1004px;letter-spacing:-0.14px;word-spacing:-1.08px;}
#t9_829{left:70px;bottom:988px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ta_829{left:70px;bottom:971px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#tb_829{left:70px;bottom:954px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#tc_829{left:70px;bottom:930px;letter-spacing:-0.15px;word-spacing:-0.71px;}
#td_829{left:70px;bottom:913px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_829{left:70px;bottom:896px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tf_829{left:70px;bottom:872px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tg_829{left:70px;bottom:855px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#th_829{left:70px;bottom:838px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ti_829{left:70px;bottom:821px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#tj_829{left:70px;bottom:804px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tk_829{left:70px;bottom:780px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#tl_829{left:70px;bottom:763px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tm_829{left:70px;bottom:746px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tn_829{left:70px;bottom:700px;letter-spacing:0.13px;}
#to_829{left:156px;bottom:700px;letter-spacing:0.14px;word-spacing:-0.07px;}
#tp_829{left:70px;bottom:676px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tq_829{left:70px;bottom:659px;letter-spacing:-0.14px;word-spacing:-0.86px;}
#tr_829{left:70px;bottom:642px;letter-spacing:-0.3px;word-spacing:-0.35px;}
#ts_829{left:70px;bottom:398px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tt_829{left:70px;bottom:381px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#tu_829{left:70px;bottom:364px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tv_829{left:70px;bottom:347px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tw_829{left:70px;bottom:331px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tx_829{left:70px;bottom:306px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ty_829{left:70px;bottom:289px;letter-spacing:-0.13px;word-spacing:-0.83px;}
#tz_829{left:70px;bottom:273px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t10_829{left:70px;bottom:248px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t11_829{left:70px;bottom:231px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t12_829{left:70px;bottom:215px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t13_829{left:70px;bottom:173px;letter-spacing:-0.13px;word-spacing:-0.03px;}
#t14_829{left:166px;bottom:173px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t15_829{left:70px;bottom:148px;letter-spacing:-0.13px;word-spacing:-1.04px;}
#t16_829{left:70px;bottom:131px;letter-spacing:-0.13px;word-spacing:-0.6px;}
#t17_829{left:70px;bottom:114px;letter-spacing:-0.15px;}
#t18_829{left:311px;bottom:605px;letter-spacing:0.13px;word-spacing:-0.07px;}
#t19_829{left:406px;bottom:605px;letter-spacing:0.12px;word-spacing:0.03px;}
#t1a_829{left:86px;bottom:574px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1b_829{left:318px;bottom:574px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1c_829{left:614px;bottom:574px;letter-spacing:-0.13px;}
#t1d_829{left:82px;bottom:545px;letter-spacing:-0.14px;}
#t1e_829{left:254px;bottom:545px;letter-spacing:-0.13px;}
#t1f_829{left:82px;bottom:515px;letter-spacing:-0.15px;}
#t1g_829{left:254px;bottom:515px;letter-spacing:-0.15px;}
#t1h_829{left:457px;bottom:515px;letter-spacing:-0.12px;}
#t1i_829{left:82px;bottom:487px;letter-spacing:-0.15px;}
#t1j_829{left:254px;bottom:487px;letter-spacing:-0.15px;}
#t1k_829{left:457px;bottom:487px;letter-spacing:-0.12px;}
#t1l_829{left:82px;bottom:457px;letter-spacing:-0.15px;}
#t1m_829{left:254px;bottom:457px;letter-spacing:-0.15px;}
#t1n_829{left:457px;bottom:457px;letter-spacing:-0.12px;}
#t1o_829{left:82px;bottom:428px;letter-spacing:-0.15px;}
#t1p_829{left:254px;bottom:428px;letter-spacing:-0.15px;}
#t1q_829{left:457px;bottom:428px;letter-spacing:-0.12px;}

.s1_829{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_829{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_829{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_829{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_829{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_829{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s7_829{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts829" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg829Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg829" style="-webkit-user-select: none;"><object width="935" height="1210" data="829/829.svg" type="image/svg+xml" id="pdf829" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_829" class="t s1_829">Vol. 3B </span><span id="t2_829" class="t s1_829">20-115 </span>
<span id="t3_829" class="t s2_829">PERFORMANCE MONITORING </span>
<span id="t4_829" class="t s3_829">cannot be cascaded from counter 16 using the CCCR cascade bit mechanism. Similar restrictions apply to counter </span>
<span id="t5_829" class="t s3_829">17. </span>
<span id="t6_829" class="t s4_829">Example 20-1. </span><span id="t7_829" class="t s4_829">Counting Events </span>
<span id="t8_829" class="t s3_829">Assume a scenario where counter X is set up to count 200 occurrences of event A; then counter Y is set up to count </span>
<span id="t9_829" class="t s3_829">400 occurrences of event B. Each counter is set up to count a specific event and overflow to the next counter. In </span>
<span id="ta_829" class="t s3_829">the above example, counter X is preset for a count of -200 and counter Y for a count of -400; this setup causes the </span>
<span id="tb_829" class="t s3_829">counters to overflow on the 200th and 400th counts respectively. </span>
<span id="tc_829" class="t s3_829">Continuing this scenario, counter X is set up to count indefinitely and wraparound on overflow. This is described in </span>
<span id="td_829" class="t s3_829">the basic performance counter setup procedure that begins in Section 20.6.3.5.1, “Selecting Events to Count.” </span>
<span id="te_829" class="t s3_829">Counter Y is set up with the cascade flag in its associated CCCR MSR set to 1 and its enable flag set to 0. </span>
<span id="tf_829" class="t s3_829">To begin the nested counting, the enable bit for the counter X is set. Once enabled, counter X counts until it over- </span>
<span id="tg_829" class="t s3_829">flows. At this point, counter Y is automatically enabled and begins counting. Thus counter X overflows after 200 </span>
<span id="th_829" class="t s3_829">occurrences of event A. Counter Y then starts, counting 400 occurrences of event B before overflowing. When </span>
<span id="ti_829" class="t s3_829">performance counters are cascaded, the counter Y would typically be set up to generate an interrupt on overflow. </span>
<span id="tj_829" class="t s3_829">This is described in Section 20.6.3.5.8, “Generating an Interrupt on Overflow.” </span>
<span id="tk_829" class="t s3_829">The cascading counters mechanism can be used to count a single event. The counting begins on one counter then </span>
<span id="tl_829" class="t s3_829">continues on the second counter after the first counter overflows. This technique doubles the number of event </span>
<span id="tm_829" class="t s3_829">counts that can be recorded, since the contents of the two counters can be added together. </span>
<span id="tn_829" class="t s5_829">20.6.3.5.7 </span><span id="to_829" class="t s5_829">EXTENDED CASCADING </span>
<span id="tp_829" class="t s3_829">Extended cascading is a model-specific feature in the Intel NetBurst microarchitecture with CPUID DisplayFami- </span>
<span id="tq_829" class="t s3_829">ly_DisplayModel 0F_02, 0F_03, 0F_04, 0F_06. This feature uses bit 11 in CCCRs associated with the IQ block. See </span>
<span id="tr_829" class="t s3_829">Table 20-88. </span>
<span id="ts_829" class="t s3_829">The extended cascading feature can be adapted to the Interrupt based sampling usage model for performance </span>
<span id="tt_829" class="t s3_829">monitoring. However, it is known that performance counters do not generate PMI in cascade mode or extended </span>
<span id="tu_829" class="t s3_829">cascade mode due to an erratum. This erratum applies to processors with CPUID DisplayFamily_DisplayModel </span>
<span id="tv_829" class="t s3_829">signature of 0F_02. For processors with CPUID DisplayFamily_DisplayModel signature of 0F_00 and 0F_01, the </span>
<span id="tw_829" class="t s3_829">erratum applies to processors with stepping encoding greater than 09H. </span>
<span id="tx_829" class="t s3_829">Counters 16 and 17 in the IQ block are frequently used in processor event-based sampling or at-retirement </span>
<span id="ty_829" class="t s3_829">counting of events indicating a stalled condition in the pipeline. Neither counter 16 or 17 can initiate the cascading </span>
<span id="tz_829" class="t s3_829">of counter pairs using the cascade bit in a CCCR. </span>
<span id="t10_829" class="t s3_829">Extended cascading permits performance monitoring tools to use counters 16 and 17 to initiate cascading of two </span>
<span id="t11_829" class="t s3_829">counters in the IQ block. Extended cascading from counter 16 and 17 is conceptually similar to cascading other </span>
<span id="t12_829" class="t s3_829">counters, but instead of using CASCADE bit of a CCCR, one of the four CASCNTxINTOy bits is used. </span>
<span id="t13_829" class="t s4_829">Example 20-2. </span><span id="t14_829" class="t s4_829">Scenario for Extended Cascading </span>
<span id="t15_829" class="t s3_829">A usage scenario for extended cascading is to sample instructions retired on logical processor 1 after the first 4096 </span>
<span id="t16_829" class="t s3_829">instructions retired on logical processor 0. A procedure to program extended cascading in this scenario is outlined </span>
<span id="t17_829" class="t s3_829">below: </span>
<span id="t18_829" class="t s5_829">Table 20-88. </span><span id="t19_829" class="t s5_829">CCR Names and Bit Positions </span>
<span id="t1a_829" class="t s6_829">CCCR Name:Bit Position </span><span id="t1b_829" class="t s6_829">Bit Name </span><span id="t1c_829" class="t s6_829">Description </span>
<span id="t1d_829" class="t s7_829">MSR_IQ_CCCR1|2:11 </span><span id="t1e_829" class="t s7_829">Reserved </span>
<span id="t1f_829" class="t s7_829">MSR_IQ_CCCR0:11 </span><span id="t1g_829" class="t s7_829">CASCNT4INTO0 </span><span id="t1h_829" class="t s7_829">Allow counter 4 to cascade into counter 0 </span>
<span id="t1i_829" class="t s7_829">MSR_IQ_CCCR3:11 </span><span id="t1j_829" class="t s7_829">CASCNT5INTO3 </span><span id="t1k_829" class="t s7_829">Allow counter 5 to cascade into counter 3 </span>
<span id="t1l_829" class="t s7_829">MSR_IQ_CCCR4:11 </span><span id="t1m_829" class="t s7_829">CASCNT5INTO4 </span><span id="t1n_829" class="t s7_829">Allow counter 5 to cascade into counter 4 </span>
<span id="t1o_829" class="t s7_829">MSR_IQ_CCCR5:11 </span><span id="t1p_829" class="t s7_829">CASCNT4INTO5 </span><span id="t1q_829" class="t s7_829">Allow counter 4 to cascade into counter 5 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
