Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Mon Mar 14 20:38:53 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_25/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.069        0.000                      0                 2769        0.010        0.000                      0                 2769        2.146        0.000                       0                  2770  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.421}        4.842           206.526         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.069        0.000                      0                 2769        0.010        0.000                      0                 2769        2.146        0.000                       0                  2770  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (required time - arrival time)
  Source:                 demux/sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.421ns period=4.842ns})
  Destination:            demux/sel_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by vclock  {rise@0.000ns fall@2.421ns period=4.842ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.842ns  (vclock rise@4.842ns - vclock rise@0.000ns)
  Data Path Delay:        4.662ns  (logic 2.005ns (43.007%)  route 2.657ns (56.993%))
  Logic Levels:           18  (CARRY8=9 LUT2=2 LUT3=3 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.766ns = ( 6.608 - 4.842 ) 
    Source Clock Delay      (SCD):    2.228ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.267ns (routing 0.171ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.096ns (routing 0.155ns, distribution 0.941ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2769, routed)        1.267     2.228    demux/CLK
    SLICE_X132Y479       FDRE                                         r  demux/sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y479       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.307 r  demux/sel_reg[0]/Q
                         net (fo=122, routed)         0.227     2.534    demux/sel[0]
    SLICE_X131Y479       CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.231     2.765 r  demux/sel_reg[8]_i_6/O[7]
                         net (fo=37, routed)          0.185     2.950    p_1_in[8]
    SLICE_X129Y479       LUT3 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.164     3.114 r  sel[8]_i_219/O
                         net (fo=2, routed)           0.160     3.274    sel[8]_i_219_n_0
    SLICE_X129Y479       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     3.362 r  sel[8]_i_226/O
                         net (fo=1, routed)           0.022     3.384    demux/S[1]
    SLICE_X129Y479       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.543 f  demux/sel_reg[8]_i_191/CO[7]
                         net (fo=1, routed)           0.026     3.569    demux/sel_reg[8]_i_191_n_0
    SLICE_X129Y480       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077     3.646 f  demux/sel_reg[8]_i_167/CO[5]
                         net (fo=36, routed)          0.303     3.949    demux_n_10
    SLICE_X130Y482       LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     4.015 r  sel[8]_i_138/O
                         net (fo=2, routed)           0.235     4.250    sel[8]_i_138_n_0
    SLICE_X130Y482       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.051     4.301 r  sel[8]_i_145/O
                         net (fo=1, routed)           0.007     4.308    demux/sel[8]_i_64_0[3]
    SLICE_X130Y482       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     4.461 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, routed)           0.026     4.487    demux/sel_reg[8]_i_81_n_0
    SLICE_X130Y483       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     4.563 r  demux/sel_reg[8]_i_77/O[1]
                         net (fo=2, routed)           0.199     4.762    demux_n_98
    SLICE_X131Y483       LUT3 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.139     4.901 r  sel[8]_i_32/O
                         net (fo=2, routed)           0.159     5.060    sel[8]_i_32_n_0
    SLICE_X131Y483       LUT4 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.088     5.148 r  sel[8]_i_40/O
                         net (fo=1, routed)           0.022     5.170    demux/sel[8]_i_28_0[5]
    SLICE_X131Y483       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     5.329 r  demux/sel_reg[8]_i_20/CO[7]
                         net (fo=1, routed)           0.026     5.355    demux/sel_reg[8]_i_20_n_0
    SLICE_X131Y484       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.411 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=3, routed)           0.419     5.830    demux/O[0]
    SLICE_X132Y480       CARRY8 (Prop_CARRY8_SLICEL_S[0]_O[4])
                                                      0.204     6.034 r  demux/sel_reg[8]_i_19/O[4]
                         net (fo=1, routed)           0.240     6.274    demux_n_106
    SLICE_X132Y477       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     6.310 r  sel[8]_i_10/O
                         net (fo=1, routed)           0.010     6.320    demux/sel_reg[6]_0[6]
    SLICE_X132Y477       CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.054     6.374 f  demux/sel_reg[8]_i_4/O[7]
                         net (fo=6, routed)           0.240     6.614    demux/sel_reg[8]_i_4_n_8
    SLICE_X131Y478       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     6.704 r  demux/sel[4]_i_2/O
                         net (fo=4, routed)           0.101     6.805    demux/sel[4]_i_2_n_0
    SLICE_X130Y479       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     6.840 r  demux/sel[4]_i_1/O
                         net (fo=1, routed)           0.050     6.890    demux/sel20_in[4]
    SLICE_X130Y479       FDSE                                         r  demux/sel_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.842     4.842 r  
    AR14                                              0.000     4.842 r  clk (IN)
                         net (fo=0)                   0.000     4.842    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     5.201 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.201    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.201 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.488    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.512 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2769, routed)        1.096     6.608    demux/CLK
    SLICE_X130Y479       FDSE                                         r  demux/sel_reg[4]/C
                         clock pessimism              0.361     6.970    
                         clock uncertainty           -0.035     6.934    
    SLICE_X130Y479       FDSE (Setup_CFF_SLICEL_C_D)
                                                      0.025     6.959    demux/sel_reg[4]
  -------------------------------------------------------------------
                         required time                          6.959    
                         arrival time                          -6.890    
  -------------------------------------------------------------------
                         slack                                  0.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 demux/genblk1[377].z_reg[377][6]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.421ns period=4.842ns})
  Destination:            genblk1[377].reg_in/reg_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.421ns period=4.842ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.059ns (47.968%)  route 0.064ns (52.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Net Delay (Source):      1.105ns (routing 0.155ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.281ns (routing 0.171ns, distribution 1.110ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2769, routed)        1.105     1.775    demux/CLK
    SLICE_X132Y467       FDRE                                         r  demux/genblk1[377].z_reg[377][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y467       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.834 r  demux/genblk1[377].z_reg[377][6]/Q
                         net (fo=1, routed)           0.064     1.898    genblk1[377].reg_in/D[6]
    SLICE_X132Y468       FDRE                                         r  genblk1[377].reg_in/reg_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2769, routed)        1.281     2.242    genblk1[377].reg_in/CLK
    SLICE_X132Y468       FDRE                                         r  genblk1[377].reg_in/reg_out_reg[6]/C
                         clock pessimism             -0.416     1.826    
    SLICE_X132Y468       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     1.888    genblk1[377].reg_in/reg_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.421 }
Period(ns):         4.842
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.842       3.552      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.421       2.146      SLICE_X121Y504  genblk1[0].reg_in/reg_out_reg[7]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.421       2.146      SLICE_X118Y509  genblk1[299].reg_in/reg_out_reg[6]/C



