<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:ext="http://exslt.org/common">
  <head>
    <title>CTR</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">CTR, Cache Type Register</h1><p>The CTR characteristics are:</p><h2>Purpose</h2>
        <p>Provides information about the architecture of the caches.</p>
      <h2>Configuration</h2><p>AArch32 System register CTR bits [31:0] are architecturally mapped to AArch64 System register <a href="AArch64-ctr_el0.html">CTR_EL0[31:0]</a>.</p><p>This register is present only when EL1 is capable of using AArch32. Otherwise, direct accesses to CTR are <span class="arm-defined-word">UNDEFINED</span>.</p><h2>Attributes</h2>
        <p>CTR is a 32-bit register.</p>
      <h2>Field descriptions</h2><table class="regdiagram" id="fieldset_0"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#fieldset_0-31_31">RES1</a></td><td class="lr" colspan="1"><a href="#fieldset_0-30_30">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-29_29">DIC</a></td><td class="lr" colspan="1"><a href="#fieldset_0-28_28">IDC</a></td><td class="lr" colspan="4"><a href="#fieldset_0-27_24">CWG</a></td><td class="lr" colspan="4"><a href="#fieldset_0-23_20">ERG</a></td><td class="lr" colspan="4"><a href="#fieldset_0-19_16">DminLine</a></td><td class="lr" colspan="2"><a href="#fieldset_0-15_14">L1Ip</a></td><td class="lr" colspan="10"><a href="#fieldset_0-13_4">RES0</a></td><td class="lr" colspan="4"><a href="#fieldset_0-3_0">IminLine</a></td></tr></tbody></table><h4 id="fieldset_0-31_31">Bit [31]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES1</span>.</p>
    </div><h4 id="fieldset_0-30_30">Bit [30]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-29_29">DIC, bit [29]</h4><div class="field">
      <p>Instruction cache invalidation requirements for data to instruction coherence.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>DIC</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Instruction cache invalidation to the Point of Unification is required for data to instruction coherence.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Instruction cache invalidation to the Point of Unification is not required for data to instruction coherence.</p>
        </td></tr></table>
      <p>All PEs in the same Inner Shareable shareability domain must have a common value of this field.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-28_28">IDC, bit [28]</h4><div class="field">
      <p>Data cache clean requirements for instruction to data coherence. The meaning of this bit is:</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>IDC</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Data cache clean to the Point of Unification is required for instruction to data coherence, unless <a href="AArch32-clidr.html">CLIDR</a>.LoC == <span class="binarynumber">0b000</span> or (<a href="AArch32-clidr.html">CLIDR</a>.LoUIS == <span class="binarynumber">0b000</span> and <a href="AArch32-clidr.html">CLIDR</a>.LoUU == <span class="binarynumber">0b000</span>).</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Data cache clean to the Point of Unification is not required for instruction to data coherence.</p>
        </td></tr></table><p>If CTR.DIC is 1, then the value reported in this field must be 1.</p>
<p>The Effective value of IDC is 1 if any of the following are true:</p>
<ul>
<li>CTR.IDC == 1.
</li><li>CLIDR.LoC == <span class="binarynumber">0b000</span>.
</li><li>CLIDR.LoUIS == <span class="binarynumber">0b000</span> and CLIDR.LoUU == <span class="binarynumber">0b000</span>.
</li></ul>
<p>All PEs in the same Inner Shareable shareability domain must have a common Effective value of IDC.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-27_24">CWG, bits [27:24]</h4><div class="field"><p>Cache writeback granule. Log<sub>2</sub> of the number of words of the maximum size of memory that can be overwritten as a result of the eviction of a cache entry that has had a memory location in it modified.</p>
<p>A value of <span class="binarynumber">0b0000</span> indicates that this register does not provide Cache writeback granule information and either:</p>
<ul>
<li>The architectural maximum of 512 words (2KB) must be assumed.
</li><li>The Cache writeback granule can be determined from maximum cache line size encoded in the Cache Size ID Registers.
</li></ul>
<p>Values greater than <span class="binarynumber">0b1001</span> are reserved.</p>
<p>Arm recommends that an implementation that does not support cache write-back implements this field as <span class="binarynumber">0b0001</span>. This applies, for example, to an implementation that supports only write-through caches.</p>
      <p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-23_20">ERG, bits [23:20]</h4><div class="field"><p>Exclusives reservation granule. Log<sub>2</sub> of the number of words of the maximum size of the reservation granule that has been implemented for the Load-Exclusive and Store-Exclusive instructions.</p>
<p>The use of the value <span class="binarynumber">0b0000</span> is deprecated.</p>
<p>The value <span class="binarynumber">0b0001</span> and values greater than <span class="binarynumber">0b1001</span> are reserved.</p>
      <p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-19_16">DminLine, bits [19:16]</h4><div class="field">
      <p>Log<sub>2</sub> of the number of words in the smallest cache line of all the data caches and unified caches that are controlled by the PE.</p>
    
      <p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-15_14">L1Ip, bits [15:14]</h4><div class="field">
      <p>Level 1 instruction cache policy. Indicates the indexing and tagging policy for the L1 instruction cache.</p>
    <p> The value of this field is an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> choice of:</p><table class="valuetable"><tr><th>L1Ip</th><th>Meaning</th></tr><tr><td class="bitfield">0b00</td><td>
          <p>Reserved.</p>
        </td></tr><tr><td class="bitfield">0b01</td><td>
          <p>ASID-tagged Virtual Index, Virtual Tag (AIVIVT).</p>
        </td></tr><tr><td class="bitfield">0b10</td><td>
          <p>Virtual Index, Physical Tag (VIPT).</p>
        </td></tr><tr><td class="bitfield">0b11</td><td>
          <p>Physical Index, Physical Tag (PIPT).</p>
        </td></tr></table>
      <p>From Armv8.0, the value <span class="binarynumber">0b01</span> is not permitted.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-13_4">Bits [13:4]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-3_0">IminLine, bits [3:0]</h4><div class="field">
      <p>Log<sub>2</sub> of the number of words in the smallest cache line of all the instruction caches that are controlled by the PE.</p>
    
      <p>This field has an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> value.</p>
    <p>Access to this field is <span class="access_level">RO</span>.</p></div><div class="access_mechanisms"><h2>Accessing CTR</h2><p>Accesses to this register use the following encodings in the System register encoding space:</p><div><h4 class="assembler">MRC{&lt;c&gt;}{&lt;q&gt;} &lt;coproc&gt;, {#}&lt;opc1&gt;, &lt;Rt&gt;, &lt;CRn&gt;, &lt;CRm&gt;{, {#}&lt;opc2&gt;}</h4></div><table class="access_instructions"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>0b1111</td><td>0b000</td><td>0b0000</td><td>0b0000</td><td>0b001</td></tr></table><p class="pseudocode">
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HSTR_EL2.T0 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HSTR.T0 == '1' then
        AArch32.TakeHypTrapException(0x03);
    elsif EL2Enabled() &amp;&amp; !ELUsingAArch32(EL2) &amp;&amp; HCR_EL2.TID2 == '1' then
        AArch64.AArch32SystemAccessTrap(EL2, 0x03);
    elsif EL2Enabled() &amp;&amp; ELUsingAArch32(EL2) &amp;&amp; HCR.TID2 == '1' then
        AArch32.TakeHypTrapException(0x03);
    else
        R[t] = CTR;
elsif PSTATE.EL == EL2 then
    R[t] = CTR;
elsif PSTATE.EL == EL3 then
    R[t] = CTR;
                </p></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">26/03/2024 09:49; 67c0ae5282a7629ba0ea0ba7267b43cd4f7939f6</p><p class="copyconf">Copyright © 2010-2024 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
