P5 Printout for CS 3410
----------------------------------
Trace  		trace.2t.long.txt
Instruction Limit 	none
 *** Cache Configuration *** 
capacity   		65536 B
block_size 		   64 B
associativity 		4-way
n_set 			256
n_cache_line 	1024
tag: 18, index: 8, offset: 6
Coherence Protocol: 	msi
lru_on_invalidate_f: 	false
Processing trace...
2 2
Processed 500000 lines.
    *** Results for Core 0 ***
0.n_cpu_accesses 	250001
0.n_loads 		192500
0.n_stores 		57501
0.n_hits 		234802
0.n_misses 		15199
0.hit_rate 		93.92
0.miss_rate 		6.08
0.n_upgrade_miss 	2678
0.n_bus_snoops 	18710
0.n_snoop_hits 	388
0.n_writebacks 	3696
Memory Traffic:
0.B_written_bus_to_cache 	972736
0.B_written_cache_to_bus_wb 	236544
0.B_written_cache_to_bus_wt 	0
0.B_total_traffic_wb 	1209280
0.B_total_traffic_wt 	0
    *** Results for Core 1 ***
1.n_cpu_accesses 	249999
1.n_loads 		166714
1.n_stores 		83285
1.n_hits 		231289
1.n_misses 		18710
1.hit_rate 		92.52
1.miss_rate 		7.48
1.n_upgrade_miss 	3953
1.n_bus_snoops 	15199
1.n_snoop_hits 	466
1.n_writebacks 	8127
Memory Traffic:
1.B_written_bus_to_cache 	1197440
1.B_written_cache_to_bus_wb 	520128
1.B_written_cache_to_bus_wt 	0
1.B_total_traffic_wb 	1717568
1.B_total_traffic_wt 	0
