#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Mar 23 22:47:23 2019
# Process ID: 26888
# Current directory: /home/petr/Projects/fpga/xapp1251/hw/project
# Command line: vivado
# Log file: /home/petr/Projects/fpga/xapp1251/hw/project/vivado.log
# Journal file: /home/petr/Projects/fpga/xapp1251/hw/project/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.xpr
report_ip_status -name ip_status 
update_compile_order -fileset sources_1
open_bd_design {/home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.srcs/sources_1/bd/xvc_system/xvc_system.bd}
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout -routing
close_bd_design [get_bd_designs xvc_system]
upgrade_ip [get_ips  {xvc_system_processing_system7_0_axi_periph_0 xvc_system_processing_system7_0_0 xvc_system_rst_processing_system7_0_100M_0}] -log ip_upgrade.log
close_bd_design [get_bd_designs xvc_system]
set_property board_part em.avnet.com:microzed_7010:part0:1.1 [current_project]
set_property target_language VHDL [current_project]
report_ip_status -name ip_status 
upgrade_ip [get_ips  {xvc_system_processing_system7_0_0 xvc_system_rst_processing_system7_0_100M_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {xvc_system_processing_system7_0_0 xvc_system_rst_processing_system7_0_100M_0}] -no_script -sync -force -quiet
generate_target all [get_files  /home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.srcs/sources_1/bd/xvc_system/xvc_system.bd]
export_ip_user_files -of_objects [get_files /home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.srcs/sources_1/bd/xvc_system/xvc_system.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.srcs/sources_1/bd/xvc_system/xvc_system.bd] -directory /home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.ip_user_files/sim_scripts -ip_user_files_dir /home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.ip_user_files -ipstatic_source_dir /home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.cache/compile_simlib/modelsim} {questa=/home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.cache/compile_simlib/questa} {ies=/home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.cache/compile_simlib/ies} {xcelium=/home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.cache/compile_simlib/xcelium} {vcs=/home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.cache/compile_simlib/vcs} {riviera=/home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
close_bd_design [get_bd_designs xvc_system]
open_bd_design {/home/petr/Projects/fpga/xapp1251/hw/project/xvc_mz_prebuilt_20151/xvc_mz.srcs/sources_1/bd/xvc_system/xvc_system.bd}
