/* SPDX-License-Identifier: GPL-2.0-only */
#ifndef __DT_BINDINGS_RTK_RESET_RTD1319_H
#define __DT_BINDINGS_RTK_RESET_RTD1319_H

#define RTD1319_CRT_RSTN_REG_BANK_1       (0x0000)
#define RTD1319_CRT_RSTN_REG_BANK_2       (0x0100)
#define RTD1319_CRT_RSTN_REG_BANK_3       (0x0200)
#define RTD1319_CRT_RSTN_REG_BANK_4       (0x0300)
#define RTD1319_CRT_RSTN_REG_BANK_7       (0x0400)
#define RTD1319_CRT_RSTN_REG_BANK_9       (0x0500)
#define RTD1319_CRT_RSTN_REG_BANK_D0      (0x0600)
#define RTD1319_CRT_RSTN_REG_BANK_D1      (0x0700)
#define RTD1319_CRT_RSTN_REG_BANK_D4      (0x0800)

#define RTD1319_CRT_RSTN_MISC             (RTD1319_CRT_RSTN_REG_BANK_1 | 0x00)
#define RTD1319_CRT_RSTN_DIP              (RTD1319_CRT_RSTN_REG_BANK_1 | 0x02)
#define RTD1319_CRT_RSTN_GSPI             (RTD1319_CRT_RSTN_REG_BANK_1 | 0x04)
#define RTD1319_CRT_RSTN_SDS              (RTD1319_CRT_RSTN_REG_BANK_1 | 0x06)
#define RTD1319_CRT_RSTN_SDS_REG          (RTD1319_CRT_RSTN_REG_BANK_1 | 0x08)
#define RTD1319_CRT_RSTN_SDS_PHY          (RTD1319_CRT_RSTN_REG_BANK_1 | 0x0a)
#define RTD1319_CRT_RSTN_VE1_BIST         (RTD1319_CRT_RSTN_REG_BANK_1 | 0x0c)
#define RTD1319_CRT_RSTN_VE2_BIST         (RTD1319_CRT_RSTN_REG_BANK_1 | 0x0e)
#define RTD1319_CRT_RSTN_R2RDSC_BIST      (RTD1319_CRT_RSTN_REG_BANK_1 | 0x10)
#define RTD1319_CRT_RSTN_RSA              (RTD1319_CRT_RSTN_REG_BANK_1 | 0x12)
#define RTD1319_CRT_RSTN_GPU_BIST         (RTD1319_CRT_RSTN_REG_BANK_1 | 0x14)
#define RTD1319_CRT_RSTN_DC_PHY           (RTD1319_CRT_RSTN_REG_BANK_1 | 0x16)
#define RTD1319_CRT_RSTN_DCPHY_CRT        (RTD1319_CRT_RSTN_REG_BANK_1 | 0x18)
#define RTD1319_CRT_RSTN_LSADC            (RTD1319_CRT_RSTN_REG_BANK_1 | 0x1a)
#define RTD1319_CRT_RSTN_SE               (RTD1319_CRT_RSTN_REG_BANK_1 | 0x1c)
#define RTD1319_CRT_RSTN_HSE_BIST         (RTD1319_CRT_RSTN_REG_BANK_1 | 0x1e)

#define RTD1319_CRT_RSTN_JPEG             (RTD1319_CRT_RSTN_REG_BANK_2 | 0x00)
#define RTD1319_CRT_RSTN_SD               (RTD1319_CRT_RSTN_REG_BANK_2 | 0x02)
#define RTD1319_CRT_RSTN_EMMC_BIST        (RTD1319_CRT_RSTN_REG_BANK_2 | 0x04)
#define RTD1319_CRT_RSTN_SDIO             (RTD1319_CRT_RSTN_REG_BANK_2 | 0x06)
#define RTD1319_CRT_RSTN_PCR_CNT          (RTD1319_CRT_RSTN_REG_BANK_2 | 0x08)
#define RTD1319_CRT_RSTN_PCIE0_STITCH     (RTD1319_CRT_RSTN_REG_BANK_2 | 0x0a)
#define RTD1319_CRT_RSTN_PCIE0_PHY        (RTD1319_CRT_RSTN_REG_BANK_2 | 0x0c)
#define RTD1319_CRT_RSTN_PCIE0            (RTD1319_CRT_RSTN_REG_BANK_2 | 0x0e)
#define RTD1319_CRT_RSTN_PCIE0_CORE       (RTD1319_CRT_RSTN_REG_BANK_2 | 0x10)
#define RTD1319_CRT_RSTN_PCIE0_POWER      (RTD1319_CRT_RSTN_REG_BANK_2 | 0x12)
#define RTD1319_CRT_RSTN_PCIE0_NONSTITCH  (RTD1319_CRT_RSTN_REG_BANK_2 | 0x14)
#define RTD1319_CRT_RSTN_PCIE0_PHY_MDIO   (RTD1319_CRT_RSTN_REG_BANK_2 | 0x16)
#define RTD1319_CRT_RSTN_PCIE0_SGMII_MDIO (RTD1319_CRT_RSTN_REG_BANK_2 | 0x18)
#define RTD1319_CRT_RSTN_UR2              (RTD1319_CRT_RSTN_REG_BANK_2 | 0x1a)
#define RTD1319_CRT_RSTN_UR1              (RTD1319_CRT_RSTN_REG_BANK_2 | 0x1c)
#define RTD1319_CRT_RSTN_MISC_SC0         (RTD1319_CRT_RSTN_REG_BANK_2 | 0x1e)

#define RTD1319_CRT_RSTN_AE               (RTD1319_CRT_RSTN_REG_BANK_3 | 0x00)
#define RTD1319_CRT_RSTN_CABLERX          (RTD1319_CRT_RSTN_REG_BANK_3 | 0x02)
#define RTD1319_CRT_RSTN_MD               (RTD1319_CRT_RSTN_REG_BANK_3 | 0x04)
#define RTD1319_CRT_RSTN_TP_BIST          (RTD1319_CRT_RSTN_REG_BANK_3 | 0x06)
#define RTD1319_CRT_RSTN_NF_BIST          (RTD1319_CRT_RSTN_REG_BANK_3 | 0x08)
#define RTD1319_CRT_RSTN_MISC_SC1         (RTD1319_CRT_RSTN_REG_BANK_3 | 0x0a)
#define RTD1319_CRT_RSTN_I2C_3            (RTD1319_CRT_RSTN_REG_BANK_3 | 0x0c)
#define RTD1319_CRT_RSTN_FAN              (RTD1319_CRT_RSTN_REG_BANK_3 | 0x0e)
#define RTD1319_CRT_RSTN_TVE              (RTD1319_CRT_RSTN_REG_BANK_3 | 0x10)
#define RTD1319_CRT_RSTN_AIO              (RTD1319_CRT_RSTN_REG_BANK_3 | 0x12)
#define RTD1319_CRT_RSTN_VO               (RTD1319_CRT_RSTN_REG_BANK_3 | 0x14)
#define RTD1319_CRT_RSTN_MIPI             (RTD1319_CRT_RSTN_REG_BANK_3 | 0x16)
#define RTD1319_CRT_RSTN_HDMIRX           (RTD1319_CRT_RSTN_REG_BANK_3 | 0x18)
#define RTD1319_CRT_RSTN_HDMIRX_WRAP      (RTD1319_CRT_RSTN_REG_BANK_3 | 0x1a)
#define RTD1319_CRT_RSTN_HDMI             (RTD1319_CRT_RSTN_REG_BANK_3 | 0x1c)
#define RTD1319_CRT_RSTN_DISP             (RTD1319_CRT_RSTN_REG_BANK_3 | 0x1e)

#define RTD1319_CRT_RSTN_SATA_PHY_POW1    (RTD1319_CRT_RSTN_REG_BANK_4 | 0x00)
#define RTD1319_CRT_RSTN_SATA_PHY_POW0    (RTD1319_CRT_RSTN_REG_BANK_4 | 0x02)
#define RTD1319_CRT_RSTN_SATA_MDIO1       (RTD1319_CRT_RSTN_REG_BANK_4 | 0x04)
#define RTD1319_CRT_RSTN_SATA_MDIO0       (RTD1319_CRT_RSTN_REG_BANK_4 | 0x06)
#define RTD1319_CRT_RSTN_SATA_WRAP        (RTD1319_CRT_RSTN_REG_BANK_4 | 0x08)
#define RTD1319_CRT_RSTN_SATA_MAC_P1      (RTD1319_CRT_RSTN_REG_BANK_4 | 0x0a)
#define RTD1319_CRT_RSTN_SATA_MAC_P0      (RTD1319_CRT_RSTN_REG_BANK_4 | 0x0c)
#define RTD1319_CRT_RSTN_SATA_MAC_COM     (RTD1319_CRT_RSTN_REG_BANK_4 | 0x0e)
#define RTD1319_CRT_RSTN_PCIE1_STITCH     (RTD1319_CRT_RSTN_REG_BANK_4 | 0x10)
#define RTD1319_CRT_RSTN_PCIE1_PHY        (RTD1319_CRT_RSTN_REG_BANK_4 | 0x12)
#define RTD1319_CRT_RSTN_PCIE1            (RTD1319_CRT_RSTN_REG_BANK_4 | 0x14)
#define RTD1319_CRT_RSTN_PCIE1_CORE       (RTD1319_CRT_RSTN_REG_BANK_4 | 0x16)
#define RTD1319_CRT_RSTN_PCIE1_POWER      (RTD1319_CRT_RSTN_REG_BANK_4 | 0x18)
#define RTD1319_CRT_RSTN_PCIE1_NONSTITCH  (RTD1319_CRT_RSTN_REG_BANK_4 | 0x1a)
#define RTD1319_CRT_RSTN_PCIE1_PHY_MDIO   (RTD1319_CRT_RSTN_REG_BANK_4 | 0x1c)
#define RTD1319_CRT_RSTN_HDMITOP          (RTD1319_CRT_RSTN_REG_BANK_4 | 0x1e)

#define RTD1319_CRT_RSTN_TPB_BIST         (RTD1319_CRT_RSTN_REG_BANK_7 | 0x00)
#define RTD1319_CRT_RSTN_I2C_4            (RTD1319_CRT_RSTN_REG_BANK_7 | 0x02)
#define RTD1319_CRT_RSTN_I2C_5            (RTD1319_CRT_RSTN_REG_BANK_7 | 0x04)
#define RTD1319_CRT_RSTN_TSIO             (RTD1319_CRT_RSTN_REG_BANK_7 | 0x06)
#define RTD1319_CRT_RSTN_VE3_BIST         (RTD1319_CRT_RSTN_REG_BANK_7 | 0x08)
#define RTD1319_CRT_RSTN_EDP              (RTD1319_CRT_RSTN_REG_BANK_7 | 0x0a)
#define RTD1319_CRT_RSTN_CP_BIST          (RTD1319_CRT_RSTN_REG_BANK_7 | 0x0c)
#define RTD1319_CRT_RSTN_DCU_BIST         (RTD1319_CRT_RSTN_REG_BANK_7 | 0x0e)
#define RTD1319_CRT_RSTN_KT_BIST          (RTD1319_CRT_RSTN_REG_BANK_7 | 0x10)
#define RTD1319_CRT_RSTN_AKL_BIST         (RTD1319_CRT_RSTN_REG_BANK_7 | 0x12)
#define RTD1319_CRT_RSTN_TPC_BIST         (RTD1319_CRT_RSTN_REG_BANK_7 | 0x14)
#define RTD1319_CRT_RSTN_ACPU_BIST        (RTD1319_CRT_RSTN_REG_BANK_7 | 0x18)
#define RTD1319_CRT_RSTN_SPI2EMMC         (RTD1319_CRT_RSTN_REG_BANK_7 | 0x1a)
#define RTD1319_CRT_RSTN_EARC             (RTD1319_CRT_RSTN_REG_BANK_7 | 0x1c)

#define RTD1319_CRT_RSTN_PCIE2_STITCH     (RTD1319_CRT_RSTN_REG_BANK_9 | 0x00)
#define RTD1319_CRT_RSTN_PCIE2_PHY        (RTD1319_CRT_RSTN_REG_BANK_9 | 0x02)
#define RTD1319_CRT_RSTN_PCIE2            (RTD1319_CRT_RSTN_REG_BANK_9 | 0x04)
#define RTD1319_CRT_RSTN_PCIE2_CORE       (RTD1319_CRT_RSTN_REG_BANK_9 | 0x06)
#define RTD1319_CRT_RSTN_PCIE2_POWER      (RTD1319_CRT_RSTN_REG_BANK_9 | 0x08)
#define RTD1319_CRT_RSTN_PCIE2_NONSTITCH  (RTD1319_CRT_RSTN_REG_BANK_9 | 0x0a)
#define RTD1319_CRT_RSTN_PCIE2_PHY_MDIO   (RTD1319_CRT_RSTN_REG_BANK_9 | 0x0c)
#define RTD1319_CRT_RSTN_DCPHY_UMCTL2     (RTD1319_CRT_RSTN_REG_BANK_9 | 0x0e)

#define RTD1319_CRT_RSTN_EMMC             (RTD1319_CRT_RSTN_REG_BANK_D0 | 0x00)
#define RTD1319_CRT_RSTN_GPU              (RTD1319_CRT_RSTN_REG_BANK_D1 | 0x00)
#define RTD1319_CRT_RSTN_VE2              (RTD1319_CRT_RSTN_REG_BANK_D4 | 0x00)

#define RTD1319_ISO_RSTN_IR               0x0001
#define RTD1319_ISO_RSTN_CEC0             0x0002
#define RTD1319_ISO_RSTN_CEC1             0x0003
#define RTD1319_ISO_RSTN_ISO_GSPI         0x0004
#define RTD1319_ISO_RSTN_CBUSTX           0x0005
#define RTD1319_ISO_RSTN_CBUSRX           0x0006
#define RTD1319_ISO_RSTN_LSADC_ECOA2      0x0007
#define RTD1319_ISO_RSTN_UR0              0x0008
#define RTD1319_ISO_RSTN_GMAC             0x0009
#define RTD1319_ISO_RSTN_GPHY             0x000a
#define RTD1319_ISO_RSTN_I2C_0            0x000b
#define RTD1319_ISO_RSTN_I2C_1            0x000c
#define RTD1319_ISO_RSTN_CBUS             0x000d

#define RTD1319_ISO_RSTN_USB_DRD          0x000e
#define RTD1319_ISO_RSTN_USB_HOST         0x000f
#define RTD1319_ISO_RSTN_USB_PHY_0        0x0010
#define RTD1319_ISO_RSTN_USB_PHY_1        0x0011
#define RTD1319_ISO_RSTN_USB_PHY_2        0x0012
#define RTD1319_ISO_RSTN_USB              0x0013
#define RTD1319_ISO_RSTN_TYPE_C           0x0014
#define RTD1319_ISO_RSTN_USB_U3_HOST      0x0015
#define RTD1319_ISO_RSTN_USB3_PHY0_POW    0x0016
#define RTD1319_ISO_RSTN_USB3_P0_MDIO     0x0017
#define RTD1319_ISO_RSTN_USB3_PHY1_POW    0x0018
#define RTD1319_ISO_RSTN_USB3_P1_MDIO     0x0019

/* M2TMX */
#define RTD1319_M2TMX_RSTN_VE1           0x0
#define RTD1319_M2TMX_RSTN_VE3           0x1
#define RTD1319_M2TMX_RSTN_MAX           0x2

#endif
