// Seed: 1724195686
module module_0 (
    input supply1 id_0,
    input tri id_1
);
  wire id_3;
endmodule
macromodule module_1 (
    input tri id_0,
    output tri0 id_1,
    input tri1 id_2,
    input supply1 id_3,
    input wor id_4,
    input uwire id_5,
    input tri1 id_6,
    output logic id_7,
    output tri id_8,
    output supply0 id_9,
    input logic id_10,
    input wor id_11,
    output tri0 id_12,
    input supply1 id_13,
    input uwire id_14,
    input supply0 id_15,
    input tri1 id_16,
    input tri id_17,
    input wor id_18,
    input tri1 id_19,
    output uwire id_20,
    input tri id_21,
    input tri id_22,
    input wor id_23,
    input tri0 id_24,
    input tri id_25,
    output tri1 id_26,
    input tri1 id_27,
    input wire id_28,
    output wor id_29,
    output wor id_30,
    output supply0 id_31,
    input wand id_32,
    output wor id_33
);
  always @(1 or id_5);
  id_35(
      .id_0(id_2), .id_1(id_27), .id_2(id_23)
  );
  module_0 modCall_1 (
      id_4,
      id_27
  );
  assign modCall_1.id_0 = 0;
  wire id_36, id_37;
  always id_7 <= id_10;
endmodule
