;redcode
;assert 1
	SPL 0, <367
	CMP -207, <-120
	MOV -1, <-20
	MOV -16, <-20
	DJN -1, @-20
	MOV -502, <-629
	SUB -7, <-20
	MOV -1, <-25
	SUB <-207, <-403
	SPL <122, -106
	MOV 0, 0
	SUB @126, @306
	SPL 127, 130
	JMZ 0, <367
	JMZ 0, <367
	JMZ 0, <367
	SUB @425, @306
	SLT -16, <-20
	ADD @-30, 9
	MOV -502, <-629
	SUB @100, @2
	SUB @100, @2
	JMP -16, @-20
	MOV 0, 200
	CMP @121, 106
	SUB @121, 103
	SPL 0, <367
	MOV @100, @2
	SUB <0, @2
	CMP 0, 0
	JMN 0, <367
	ADD -1, <-20
	JMZ @12, #60
	SUB @240, 40
	ADD @-30, 9
	MOV 0, @20
	ADD 210, 30
	ADD 210, 30
	ADD 210, 30
	MOV -1, <-25
	SLT -1, <-25
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	ADD #270, <1
	ADD #270, <1
	SPL 0, <367
	SUB 0, @20
	CMP -207, <-120
	SPL 0, <367
