<pre>
#############################################################################################
## Intel Confidential                                                                      ##
#############################################################################################
## Copyright 2022 Intel Corporation. The information contained herein is the proprietary   ##
## and confidential information of Intel or its licensors, and is supplied subject to, and ##
## may be used only in accordance with, previously executed agreements with Intel.         ##
## EXCEPT AS MAY OTHERWISE BE AGREED IN WRITING: (1) ALL MATERIALS FURNISHED BY INTEL      ##
## HEREUNDER ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND; (2) INTEL SPECIFICALLY     ##
## DISCLAIMS ANY WARRANTY OF NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE OR          ##
## MERCHANTABILITY; AND (3) INTEL WILL NOT BE LIABLE FOR ANY COSTS OF PROCUREMENT OF       ##
## SUBSTITUTES, LOSS OF PROFITS, INTERRUPTION OF BUSINESS, OR FOR ANY OTHER SPECIAL,       ##
## CONSEQUENTIAL OR INCIDENTAL DAMAGES, HOWEVER CAUSED, WHETHER FOR BREACH OF WARRANTY,    ##
## CONTRACT, TORT, NEGLIGENCE, STRICT LIABILITY OR OTHERWISE.                              ##
#############################################################################################

########################################
## Datasheet Template Revision 2.1.1  ##
########################################

IP Tag Information
#############################################################################
## & Cell_ID ip224uhdlp1p11rf_2048x32m4b2c1s0_t0r0p1d0a1m1h                ##
## & Cell_Type MemoryIP                                                    ##
## & Date_Time Wed Sep 14 2022 15:25:22                                    ##
## & Product c224uhdlpsprf_ext                                             ##
## & Tag_Spec 1.0                                                          ##
## & Technology P1222.4                                                    ##
## & Vendor Intel Corporation                                              ##
## & Version r1.0.1                                                        ##
## & _Memory_Name_Generated ip224uhdlp1p11rf_2048x32m4b2c1s0_t0r0p1d0a1m1h ##
#############################################################################

Order Information
#################################################################
## BWE = 0                                                     ##
## CM = 4                                                      ##
## COLRED = 0                                                  ##
## NB = 32                                                     ##
## NW = 2048                                                   ##
## PME = 1                                                     ##
## TDE = 0                                                     ##
## memoryName = ip224uhdlp1p11rf_2048x32m4b2c1s0_t0r0p1d0a1m1h ##
#################################################################

Configuration Data
###############################################################################################################################
# Parameter                       | Value                                          | Unit | Description                       #
#=============================================================================================================================#
# Technology                      | 1222.4                                         |      |                                   #
#-----------------------------------------------------------------------------------------------------------------------------#
# Memory Type                     | 1P High Density SRAM                           |      |                                   #
#-----------------------------------------------------------------------------------------------------------------------------#
# Compiler Name                   | c224uhdlpsprf_ext                              |      |                                   #
#-----------------------------------------------------------------------------------------------------------------------------#
# Compiler Version                | r1.0.1                                         |      |                                   #
#-----------------------------------------------------------------------------------------------------------------------------#
# Ports                           | 1RW                                            |      |                                   #
#-----------------------------------------------------------------------------------------------------------------------------#
# Interface                       | Rising Edge                                    |      |                                   #
#-----------------------------------------------------------------------------------------------------------------------------#
# Instance Name                   | ip224uhdlp1p11rf_2048x32m4b2c1s0_t0r0p1d0a1m1h |      |                                   #
#-----------------------------------------------------------------------------------------------------------------------------#
# Instance Name Generated         | ip224uhdlp1p11rf_2048x32m4b2c1s0_t0r0p1d0a1m1h |      |                                   #
#-----------------------------------------------------------------------------------------------------------------------------#
# Size                            | 65536                                          | bits | Total bit count                   #
#-----------------------------------------------------------------------------------------------------------------------------#
# Word Depth                      | 2048                                           |      | Number of words (NW)              #
#-----------------------------------------------------------------------------------------------------------------------------#
# Word Width                      | 32                                             |      | Number of bits per word (NB)      #
#-----------------------------------------------------------------------------------------------------------------------------#
# Column Mux                      | 4                                              |      | Column Mux Size (CM)              #
#-----------------------------------------------------------------------------------------------------------------------------#
# Banks                           | 2                                              |      | Number of Banks                   #
#-----------------------------------------------------------------------------------------------------------------------------#
# Center Decode                   | Yes                                            |      | Center Decoder Enable             #
#-----------------------------------------------------------------------------------------------------------------------------#
# Bit Enabled Write               | No                                             |      | Not Available (BWE)               #
#-----------------------------------------------------------------------------------------------------------------------------#
# Column Redundancy               | No                                             |      | Column Redundancy Enable (COLRED) #
#-----------------------------------------------------------------------------------------------------------------------------#
# Row Redundancy                  | No                                             |      | Row Redundancy Enable             #
#-----------------------------------------------------------------------------------------------------------------------------#
# BIST Enable                     | No                                             |      | BIST Enable                       #
#-----------------------------------------------------------------------------------------------------------------------------#
# Scan Enable                     | No                                             |      | Scan Enable                       #
#-----------------------------------------------------------------------------------------------------------------------------#
# Dual Supply                     | No                                             |      | Dual Rail Enable                  #
#-----------------------------------------------------------------------------------------------------------------------------#
# Write Assist                    | Yes                                            |      | Write Assist Feature Included     #
#-----------------------------------------------------------------------------------------------------------------------------#
# Light Sleep                     | Yes                                            |      | Light Sleep Enable (PME)          #
#-----------------------------------------------------------------------------------------------------------------------------#
# Deep Sleep                      | Yes                                            |      | Deep Sleep Enable (PME)           #
#-----------------------------------------------------------------------------------------------------------------------------#
# Shut Off                        | Yes                                            |      | Shut-off Enable (PME)             #
#-----------------------------------------------------------------------------------------------------------------------------#
# Periphery Vt                    | High                                           |      | Periphery voltage option          #
#-----------------------------------------------------------------------------------------------------------------------------#
# Timing Mode                     | Variable                                       |      |                                   #
#-----------------------------------------------------------------------------------------------------------------------------#
# Timing De-rate Applied          | No                                             |      | Timing De-rate Enable (TDE)       #
#-----------------------------------------------------------------------------------------------------------------------------#
###############################################################################################################################

Area Data
###############################################################################################################################
# Parameter                       | Value                                          | Unit | Description                       #
#=============================================================================================================================#
# Bitcell Area                    | 0.08748                                        | um^2 | Area per BitCell                  #
#-----------------------------------------------------------------------------------------------------------------------------#
# Memory Area (WidthxHeight)      | 9023.4540 (138.1000x65.3400)                   | um^2 | Area not including halo           #
#-----------------------------------------------------------------------------------------------------------------------------#
# Total Macro Area (WidthxHeight) | 9099.4500 (138.5000x65.7000)                   | um^2 | Area including halo               #
#-----------------------------------------------------------------------------------------------------------------------------#
###############################################################################################################################

Pin Interface
####################################################################################################################################
# Pin Name    | Description                                                                | Direction | Power Domain | Registered #
#==================================================================================================================================#
# Functional Mode Pins                                                                                                             #
#==================================================================================================================================#
# clk         | Universal clock input.  This is the external clock for the memory          | input     | vddp         | Yes        #
#----------------------------------------------------------------------------------------------------------------------------------#
# fwen        | Input and output firewalling                                               | input     | vddp         | No         #
#----------------------------------------------------------------------------------------------------------------------------------#
# ren         | Chip select for reads                                                      | input     | vddp         | Yes        #
#----------------------------------------------------------------------------------------------------------------------------------#
# wen         | Chip select for writes                                                     | input     | vddp         | Yes        #
#----------------------------------------------------------------------------------------------------------------------------------#
# adr[10:0]   | Shared read/write address input                                            | input     | vddp         | Yes        #
#----------------------------------------------------------------------------------------------------------------------------------#
# din[31:0]   | Data Input                                                                 | input     | vddp         | Yes        #
#----------------------------------------------------------------------------------------------------------------------------------#
# q[31:0]     | Data Output                                                                | output    | vddp         | Yes        #
#==================================================================================================================================#
# Margin Control Pins                                                                                                              #
#==================================================================================================================================#
# clkbyp      | Self-timed bypass Enable. Changes reads/writes into synchronous operations | input     | vddp         | No         #
#----------------------------------------------------------------------------------------------------------------------------------#
# mcen        | Margin enable. Allows the user to override the default timing mode         | input     | vddp         | No         #
#----------------------------------------------------------------------------------------------------------------------------------#
# mc[2:0]     | Margin override bus                                                        | input     | vddp         | No         #
#==================================================================================================================================#
# Fuse Pins                                                                                                                        #
#==================================================================================================================================#
# wpulseen    | Enables write-assist circuit. 0 = enable                                   | input     | vddp         | No         #
#----------------------------------------------------------------------------------------------------------------------------------#
# wa[1:0]     | Controls sramvcc droop level for write -assist                             | input     | vddp         | No         #
#----------------------------------------------------------------------------------------------------------------------------------#
# wpulse[1:0] | Controls write-assist pulse width                                          | input     | vddp         | No         #
#==================================================================================================================================#
# Power Management Mode Pins                                                                                                       #
#==================================================================================================================================#
# bc1         | Sleep bias setting override                                                | input     | vddp         | No         #
#----------------------------------------------------------------------------------------------------------------------------------#
# bc2         | Sleep bias setting override                                                | input     | vddp         | No         #
#----------------------------------------------------------------------------------------------------------------------------------#
# deepslp     | Used to power gate the periphery logic                                     | input     | vddp         | No         #
#----------------------------------------------------------------------------------------------------------------------------------#
# mpr         | Array power disabled signal, time delayed version of shutoff               | output    | vddp         | No         #
#----------------------------------------------------------------------------------------------------------------------------------#
# shutoff     | Array power disable signal                                                 | input     | vddp         | No         #
#----------------------------------------------------------------------------------------------------------------------------------#
# sleep       | Bit cell sleep when IP is not used to save power                           | input     | vddp         | No         #
#==================================================================================================================================#
# Power Pins                                                                                                                       #
#==================================================================================================================================#
# vddp        | Memory interface voltage supply                                            | input     | N/A          |            #
#----------------------------------------------------------------------------------------------------------------------------------#
# vss         | Common ground pin                                                          | inout     | N/A          |            #
#==================================================================================================================================#

Timing Characterization Data
#################################################################################################
# Parameter          | Description                           | Units | Notes | psss_0.675v_125c #
#===============================================================================================#
#                                                                                               #
#===============================================================================================#
# Process Corner     |                                       |       |       | psss             #
#-----------------------------------------------------------------------------------------------#
# SOC Voltage        |                                       | Volt  |       | 0.675            #
#-----------------------------------------------------------------------------------------------#
# Temperature        |                                       | Deg C |       | 125              #
#-----------------------------------------------------------------------------------------------#
# Input Slew         | Default input slope                   | ps    |       | 15.0             #
#-----------------------------------------------------------------------------------------------#
# Clock Slew         | Default clock slope                   | ps    |       | 15.0             #
#-----------------------------------------------------------------------------------------------#
# Output Capacitance | Default output capacitance            | fF    |       | 5.0              #
#===============================================================================================#
# Timing Characterization: Fastest Valid Timing Mode                                            #
#===============================================================================================#
# Tcc                | Cycle time (default  MCE=0)           | ps    |       | 1182.712         #
#-----------------------------------------------------------------------------------------------#
# Tcc_OptSetting     | Optimal TM setting for PVT            | ps    |       | TM3              #
#-----------------------------------------------------------------------------------------------#
# Tcc_Optimal        | Cycle time (Optimal MC Setting)       | ps    |       | 1095.562         #
#-----------------------------------------------------------------------------------------------#
# Tcq                | Read Access time (max)                | ps    |       | 766.558          #
#-----------------------------------------------------------------------------------------------#
# Tcqx               | Read Access time (min)                | ps    |       | 637.614          #
#-----------------------------------------------------------------------------------------------#
# Tch                | Absolute minimum clk high phase width | ps    |       | 350.500          #
#-----------------------------------------------------------------------------------------------#
# Tcl                | Absolute minimum clk low phase width  | ps    |       | 350.500          #
#-----------------------------------------------------------------------------------------------#
# Tac                | ADR Setup                             | ps    |       | 256.004          #
#-----------------------------------------------------------------------------------------------#
# Tcax               | ADR Hold                              | ps    |       | 124.758          #
#-----------------------------------------------------------------------------------------------#
# Tdc                | Data Setup                            | ps    |       | 13.797           #
#-----------------------------------------------------------------------------------------------#
# Tcdx               | Data Hold                             | ps    |       | 125.687          #
#-----------------------------------------------------------------------------------------------#
# Twc                | Write Enable Setup                    | ps    |       | 142.372          #
#-----------------------------------------------------------------------------------------------#
# Tcwx               | Write Enable Hold                     | ps    |       | 112.834          #
#-----------------------------------------------------------------------------------------------#
# Trc                | Read Enable Setup                     | ps    |       | 138.753          #
#-----------------------------------------------------------------------------------------------#
# Tcrx               | Read Enable Hold                      | ps    |       | 112.727          #
#-----------------------------------------------------------------------------------------------#
# Tsdfmprf           | shutoff falling to mpr falling delay  | ps    |       | 14435.183        #
#-----------------------------------------------------------------------------------------------#
# Tsdrmprr           | shutoff rising to mpr rising delay    | ps    |       | 197.843          #
#-----------------------------------------------------------------------------------------------#
# Tlsi               | Time to fully enter sleep mode        | ps    |       | 1331.521         #
#-----------------------------------------------------------------------------------------------#
# Tlsexit            | Time to wakeup from sleep mode        | ps    |       | 3736.348         #
#-----------------------------------------------------------------------------------------------#
# Tdsi               | Time to fully enter deepslp mode      | ps    |       | 14864.921        #
#-----------------------------------------------------------------------------------------------#
# Tdsexit            | Time to wakeup from deepslp mode      | ps    |       | 14864.921        #
#-----------------------------------------------------------------------------------------------#
# Tsdi               | Time to fully enter shutdown mode     | ps    |       | 14936.273        #
#-----------------------------------------------------------------------------------------------#
# Tsdexit            | Time to wakeup from shutdown mode     | ps    |       | 14936.273        #
#===============================================================================================#
# Timing Characterization: All Timing Modes                                                     #
#===============================================================================================#
# Tcc_tm1            | Cycle time when MC[2:0]=x001          | ps    |       | 1182.712         #
#-----------------------------------------------------------------------------------------------#
# Tcc_tm3            | Cycle time when MC[2:0]=x011          | ps    |       | 1095.562         #
#-----------------------------------------------------------------------------------------------#
# Tcc_tm5            | Cycle time when MC[2:0]=x101          | ps    |       | *                #
#-----------------------------------------------------------------------------------------------#
# Tcc_tm7            | Cycle time when MC[2:0]=x111          | ps    |       | *                #
#===============================================================================================#

Leakage Characterization Data
##########################################################################################################
# Parameter          | Description                                    | Units | Notes | psss_0.675v_125c #
#========================================================================================================#
#                                                                                                        #
#========================================================================================================#
# Process Corner     |                                                |       |       | psss             #
#--------------------------------------------------------------------------------------------------------#
# SOC Voltage        |                                                | Volt  |       | 0.675            #
#--------------------------------------------------------------------------------------------------------#
# Temperature        |                                                | Deg C |       | 125              #
#--------------------------------------------------------------------------------------------------------#
# Input Slew         | Default input slope                            | ps    |       | 15.0             #
#--------------------------------------------------------------------------------------------------------#
# Clock Slew         | Default clock slope                            | ps    |       | 15.0             #
#--------------------------------------------------------------------------------------------------------#
# Output Capacitance | Default output capacitance                     | fF    |       | 5.0              #
#========================================================================================================#
# Characterization Bitcell Leakage Power                                                                 #
#========================================================================================================#
# Pleak_bit          | Leakage Power For Single Bit                   | uW    | 1     | 0.000071         #
#--------------------------------------------------------------------------------------------------------#
# Pleak_bits         | Leakage Power For All Bits                     | uW    | 1     | 4.653            #
#========================================================================================================#
# Characterization Total Leakage Power                                                                   #
#========================================================================================================#
# PLeak_all          | Total Active Leakage Power                     | uW    | 1     | 33.393           #
#--------------------------------------------------------------------------------------------------------#
# PLeak_ls_00_all    | Total Light Sleep Leakage power bc2=0 && bc1=0 | uW    | 1     | 29.386           #
#--------------------------------------------------------------------------------------------------------#
# PLeak_ls_01_all    | Total Light Sleep Leakage power bc2=0 && bc1=1 | uW    | 1     | 27.065           #
#--------------------------------------------------------------------------------------------------------#
# PLeak_ls_10_all    | Total Light Sleep Leakage power bc2=1 && bc1=0 | uW    | 1     | 27.222           #
#--------------------------------------------------------------------------------------------------------#
# PLeak_ls_11_all    | Total Light Sleep Leakage power bc2=1 && bc1=1 | uW    | 1     | 27.225           #
#--------------------------------------------------------------------------------------------------------#
# PLeak_ds_00_all    | Total Deep Sleep Leakage power bc2=0 && bc1=0  | uW    | 1     | 7.783            #
#--------------------------------------------------------------------------------------------------------#
# PLeak_ds_01_all    | Total Deep Sleep Leakage power bc2=0 && bc1=1  | uW    | 1     | 5.403            #
#--------------------------------------------------------------------------------------------------------#
# PLeak_ds_10_all    | Total Deep Sleep Leakage power bc2=1 && bc1=0  | uW    | 1     | 5.533            #
#--------------------------------------------------------------------------------------------------------#
# PLeak_ds_11_all    | Total Deep Sleep Leakage power bc2=1 && bc1=1  | uW    | 1     | 5.540            #
#--------------------------------------------------------------------------------------------------------#
# PLeak_sd_all       | Total Shut Down Leakage Power                  | uW    | 1     | 4.440            #
#========================================================================================================#

Dynamic Power Characterization Data
###################################################################################################################
# Parameter          | Description                                       | Units  | Notes      | psss_0.675v_125c #
#=================================================================================================================#
#                                                                                                                 #
#=================================================================================================================#
# Process Corner     |                                                   |        |            | psss             #
#-----------------------------------------------------------------------------------------------------------------#
# SOC Voltage        |                                                   | Volt   |            | 0.675            #
#-----------------------------------------------------------------------------------------------------------------#
# Temperature        |                                                   | Deg C  |            | 125              #
#-----------------------------------------------------------------------------------------------------------------#
# Input Slew         | Default input slope                               | ps     |            | 15.0             #
#-----------------------------------------------------------------------------------------------------------------#
# Clock Slew         | Default clock slope                               | ps     |            | 15.0             #
#-----------------------------------------------------------------------------------------------------------------#
# Output Capacitance | Default output capacitance                        | fF     |            | 5.0              #
#=================================================================================================================#
# Characterization Total Dynamic Energy                                                                           #
#=================================================================================================================#
# Pread_typ          | Typical Read Operation Energy/half IO toggling    | uW/GHz | 2,3,4,5,6  | 1370.380         #
#-----------------------------------------------------------------------------------------------------------------#
# Pwrite_typ         | Typical Write Operation Energy/half IO toggling   | uW/GHz | 2,3,4,5,6  | 2152.655         #
#-----------------------------------------------------------------------------------------------------------------#
# Pread_wc           | Worst Case Read Operation Energy/All IO toggling  | uW/GHz | 2,3,4,8,9  | 2979.674         #
#-----------------------------------------------------------------------------------------------------------------#
# Pwrite_wc          | Worst Case Write Operation Energy/All IO toggling | uW/GHz | 2,3,4,8,10 | 4482.264         #
#-----------------------------------------------------------------------------------------------------------------#
# Pclk_read_all      | CLK Energy on all supplies when REN is high       | uW/GHz | 2,4        | 2468.171         #
#-----------------------------------------------------------------------------------------------------------------#
# Pclk_write_all     | CLK Energy on all supplies when WEN is high       | uW/GHz | 2,4        | 4091.128         #
#-----------------------------------------------------------------------------------------------------------------#
# Padr_read_all      | ADR Bus Energy on all supplies when REN is high   | uW/GHz | 2,3        | 269.615          #
#-----------------------------------------------------------------------------------------------------------------#
# Padr_write_all     | ADR Bus Energy on all supplies when WEN is high   | uW/GHz | 2,3        | 269.615          #
#-----------------------------------------------------------------------------------------------------------------#
# Pren_all           | REN Energy                                        | uW/GHz | 2,3        | 16.838           #
#-----------------------------------------------------------------------------------------------------------------#
# Pwen_all           | WEN Energy                                        | uW/GHz | 2,3        | 18.615           #
#-----------------------------------------------------------------------------------------------------------------#
# Pdin_all           | DIN Energy                                        | uW/GHz | 2,3        | 121.520          #
#-----------------------------------------------------------------------------------------------------------------#
# Pq_all             | Q Energy                                          | uW/GHz | 2,3        | 241.888          #
#=================================================================================================================#

Max Current Characterization Data
###################################################################################################################
# Parameter             | Description                                          | Units | Notes | psss_0.675v_125c #
#=================================================================================================================#
#                                                                                                                 #
#=================================================================================================================#
# Process Corner        |                                                      |       |       | psss             #
#-----------------------------------------------------------------------------------------------------------------#
# SOC Voltage           |                                                      | Volt  |       | 0.675            #
#-----------------------------------------------------------------------------------------------------------------#
# Temperature           |                                                      | Deg C |       | 125              #
#-----------------------------------------------------------------------------------------------------------------#
# Input Slew            | Default input slope                                  | ps    |       | 15.0             #
#-----------------------------------------------------------------------------------------------------------------#
# Clock Slew            | Default clock slope                                  | ps    |       | 15.0             #
#-----------------------------------------------------------------------------------------------------------------#
# Output Capacitance    | Default output capacitance                           | fF    |       | 5.0              #
#=================================================================================================================#
# Max Current Characterization Data                                                                               #
#=================================================================================================================#
# Imax_read_all         | Maximum current during read for all rails            | mA    |       | 12.330           #
#-----------------------------------------------------------------------------------------------------------------#
# Imax_write_all        | Maximum current during write for all rails           | mA    |       | 16.436           #
#-----------------------------------------------------------------------------------------------------------------#
# Imax_sleep_exit_all   | Maximum current when exiting sleep for all rails     | mA    |       | 46.493           #
#-----------------------------------------------------------------------------------------------------------------#
# Imax_deepslp_exit_all | Maximum current when exiting deepsleep for all rails | mA    |       | 39.435           #
#-----------------------------------------------------------------------------------------------------------------#
# Imax_shutoff_exit_all | Maximum current when exiting shutoff for all rails   | mA    |       | 40.455           #
#=================================================================================================================#

Pin Capacitance
######################################################################################
# Parameter          | Description                | Units | Notes | psss_0.675v_125c #
#====================================================================================#
#                                                                                    #
#====================================================================================#
# Process Corner     |                            |       |       | psss             #
#------------------------------------------------------------------------------------#
# SOC Voltage        |                            | Volt  |       | 0.675            #
#------------------------------------------------------------------------------------#
# Temperature        |                            | Deg C |       | 125              #
#------------------------------------------------------------------------------------#
# Input Slew         | Default input slope        | ps    |       | 15.0             #
#------------------------------------------------------------------------------------#
# Clock Slew         | Default clock slope        | ps    |       | 15.0             #
#------------------------------------------------------------------------------------#
# Output Capacitance | Default output capacitance | fF    |       | 5.0              #
#====================================================================================#
# Pin Capacitance Parameters (for individual pins, busses are not combined into a single value #
#====================================================================================#
# Cclk               | CLK Input Capacitance      | fF    |       | 8.810            #
#------------------------------------------------------------------------------------#
# Cdin               | DIN Input Capacitance      | fF    |       | 2.451            #
#------------------------------------------------------------------------------------#
# Cren               | REN Input Capacitance      | fF    |       | 3.144            #
#------------------------------------------------------------------------------------#
# Cwen               | WEN Input Capacitance      | fF    |       | 3.196            #
#------------------------------------------------------------------------------------#
# Cadr               | ADR Input Capacitance      | fF    |       | 4.168            #
#------------------------------------------------------------------------------------#
# Cq                 | Q Output Capacitance       | fF    |       | 4.060            #
#------------------------------------------------------------------------------------#
# Cmpr               | MPR Output Capacitance     | fF    |       | 3.041            #
#====================================================================================#


Notes:
1.  Static power includes Sub-threshold and junction leakage
2.  Dynamic energy does not include Sub-threshold and junction leakage
3.  Dynamic energy is reported as the average of falling and rising values for non-clock pins
4.  Dynamic energy is reported as the sum of falling and rising values for clock pins
5.  Dynamic Typical Pread/Pwrite Operation Energy Assumptions:
     - Alternate cycles are active
     - 1/2 Address bits switching
     - 1/2 Data bits switching
     - Read Enable & Write Enable bits switching
     - Average of read 1/read 0
     - Average of address high/low
6.  Typical Read Energy Equation: Pread_typ = 0.5*(Pclkrd+0.5*Pdout+0.5*Padr+Pren)
7.  Typical Write Energy Equation: Pwrite_typ = 0.5*(Pclkwr+0.5*Pdin+0.5*Padr+Pwen)
8.  Dynamic Worst Case Pread/Pwrite Operation Energy Assumptions:
     - All cycles are active
     - All Address bits switching
     - All Data bits switching
     - Read Enable & Write Enable bits switching
     - Average of read 1/read 0
     - Average of address high/low
9.  Worst Case Read Energy Equation: Pread_wc = Pclkrd+Pdout+Padr
10. Worst Case Write Energy Equation: Pwrite_wc = Pclkwr+Pdin+Padr

Toggle energy is expressed in fJ. 1 Joule = 1 Watt * 1 Second
1 pJ = 1 mW * 1 ns = 1 uW * 1us
1 pJ = mW/GHz = uW/MHz
1 pJ = 1000 fJ
1 fJ = nW/MHz = 1 uW/GHz


</pre>
