# SystemVerilog-interleaved-sync-FIFO
Description of high-throughput and high-capacity synchronous FIFO by using SystemVerilog

## Feature

## License
MIT
