# [doc = "Register `RSER` reader"] pub type R = crate :: R < RserSpec > ; # [doc = "Register `RSER` writer"] pub type W = crate :: W < RserSpec > ; # [doc = "Receive FIFO Drain DMA or Interrupt Request Select.\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum RfdfDirs { # [doc = "0: Interrupt request."] _0 = 0 , # [doc = "1: DMA request."] _1 = 1 , } impl From < RfdfDirs > for bool { # [inline (always)] fn from (variant : RfdfDirs) -> Self { variant as u8 != 0 } } # [doc = "Field `RFDF_DIRS` reader - Receive FIFO Drain DMA or Interrupt Request Select."] pub type RfdfDirsR = crate :: BitReader < RfdfDirs > ; impl RfdfDirsR { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> RfdfDirs { match self . bits { false => RfdfDirs :: _0 , true => RfdfDirs :: _1 , } } # [doc = "Interrupt request."] # [inline (always)] pub fn is_0 (& self) -> bool { * self == RfdfDirs :: _0 } # [doc = "DMA request."] # [inline (always)] pub fn is_1 (& self) -> bool { * self == RfdfDirs :: _1 } } # [doc = "Field `RFDF_DIRS` writer - Receive FIFO Drain DMA or Interrupt Request Select."] pub type RfdfDirsW < 'a , REG > = crate :: BitWriter < 'a , REG , RfdfDirs > ; impl < 'a , REG > RfdfDirsW < 'a , REG > where REG : crate :: Writable + crate :: RegisterSpec , { # [doc = "Interrupt request."] # [inline (always)] pub fn _0 (self) -> & 'a mut crate :: W < REG > { self . variant (RfdfDirs :: _0) } # [doc = "DMA request."] # [inline (always)] pub fn _1 (self) -> & 'a mut crate :: W < REG > { self . variant (RfdfDirs :: _1) } } # [doc = "Receive FIFO Drain Request Enable\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum RfdfRe { # [doc = "0: RFDF interrupt or DMA requests are disabled"] _0 = 0 , # [doc = "1: RFDF interrupt or DMA requests are enabled"] _1 = 1 , } impl From < RfdfRe > for bool { # [inline (always)] fn from (variant : RfdfRe) -> Self { variant as u8 != 0 } } # [doc = "Field `RFDF_RE` reader - Receive FIFO Drain Request Enable"] pub type RfdfReR = crate :: BitReader < RfdfRe > ; impl RfdfReR { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> RfdfRe { match self . bits { false => RfdfRe :: _0 , true => RfdfRe :: _1 , } } # [doc = "RFDF interrupt or DMA requests are disabled"] # [inline (always)] pub fn is_0 (& self) -> bool { * self == RfdfRe :: _0 } # [doc = "RFDF interrupt or DMA requests are enabled"] # [inline (always)] pub fn is_1 (& self) -> bool { * self == RfdfRe :: _1 } } # [doc = "Field `RFDF_RE` writer - Receive FIFO Drain Request Enable"] pub type RfdfReW < 'a , REG > = crate :: BitWriter < 'a , REG , RfdfRe > ; impl < 'a , REG > RfdfReW < 'a , REG > where REG : crate :: Writable + crate :: RegisterSpec , { # [doc = "RFDF interrupt or DMA requests are disabled"] # [inline (always)] pub fn _0 (self) -> & 'a mut crate :: W < REG > { self . variant (RfdfRe :: _0) } # [doc = "RFDF interrupt or DMA requests are enabled"] # [inline (always)] pub fn _1 (self) -> & 'a mut crate :: W < REG > { self . variant (RfdfRe :: _1) } } # [doc = "Receive FIFO Overflow Request Enable\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum RfofRe { # [doc = "0: RFOF interrupt requests are disabled."] _0 = 0 , # [doc = "1: RFOF interrupt requests are enabled."] _1 = 1 , } impl From < RfofRe > for bool { # [inline (always)] fn from (variant : RfofRe) -> Self { variant as u8 != 0 } } # [doc = "Field `RFOF_RE` reader - Receive FIFO Overflow Request Enable"] pub type RfofReR = crate :: BitReader < RfofRe > ; impl RfofReR { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> RfofRe { match self . bits { false => RfofRe :: _0 , true => RfofRe :: _1 , } } # [doc = "RFOF interrupt requests are disabled."] # [inline (always)] pub fn is_0 (& self) -> bool { * self == RfofRe :: _0 } # [doc = "RFOF interrupt requests are enabled."] # [inline (always)] pub fn is_1 (& self) -> bool { * self == RfofRe :: _1 } } # [doc = "Field `RFOF_RE` writer - Receive FIFO Overflow Request Enable"] pub type RfofReW < 'a , REG > = crate :: BitWriter < 'a , REG , RfofRe > ; impl < 'a , REG > RfofReW < 'a , REG > where REG : crate :: Writable + crate :: RegisterSpec , { # [doc = "RFOF interrupt requests are disabled."] # [inline (always)] pub fn _0 (self) -> & 'a mut crate :: W < REG > { self . variant (RfofRe :: _0) } # [doc = "RFOF interrupt requests are enabled."] # [inline (always)] pub fn _1 (self) -> & 'a mut crate :: W < REG > { self . variant (RfofRe :: _1) } } # [doc = "Transmit FIFO Fill DMA or Interrupt Request Select\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum TfffDirs { # [doc = "0: TFFF flag generates interrupt requests."] _0 = 0 , # [doc = "1: TFFF flag generates DMA requests."] _1 = 1 , } impl From < TfffDirs > for bool { # [inline (always)] fn from (variant : TfffDirs) -> Self { variant as u8 != 0 } } # [doc = "Field `TFFF_DIRS` reader - Transmit FIFO Fill DMA or Interrupt Request Select"] pub type TfffDirsR = crate :: BitReader < TfffDirs > ; impl TfffDirsR { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> TfffDirs { match self . bits { false => TfffDirs :: _0 , true => TfffDirs :: _1 , } } # [doc = "TFFF flag generates interrupt requests."] # [inline (always)] pub fn is_0 (& self) -> bool { * self == TfffDirs :: _0 } # [doc = "TFFF flag generates DMA requests."] # [inline (always)] pub fn is_1 (& self) -> bool { * self == TfffDirs :: _1 } } # [doc = "Field `TFFF_DIRS` writer - Transmit FIFO Fill DMA or Interrupt Request Select"] pub type TfffDirsW < 'a , REG > = crate :: BitWriter < 'a , REG , TfffDirs > ; impl < 'a , REG > TfffDirsW < 'a , REG > where REG : crate :: Writable + crate :: RegisterSpec , { # [doc = "TFFF flag generates interrupt requests."] # [inline (always)] pub fn _0 (self) -> & 'a mut crate :: W < REG > { self . variant (TfffDirs :: _0) } # [doc = "TFFF flag generates DMA requests."] # [inline (always)] pub fn _1 (self) -> & 'a mut crate :: W < REG > { self . variant (TfffDirs :: _1) } } # [doc = "Transmit FIFO Fill Request Enable\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum TfffRe { # [doc = "0: TFFF interrupts or DMA requests are disabled."] _0 = 0 , # [doc = "1: TFFF interrupts or DMA requests are enabled."] _1 = 1 , } impl From < TfffRe > for bool { # [inline (always)] fn from (variant : TfffRe) -> Self { variant as u8 != 0 } } # [doc = "Field `TFFF_RE` reader - Transmit FIFO Fill Request Enable"] pub type TfffReR = crate :: BitReader < TfffRe > ; impl TfffReR { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> TfffRe { match self . bits { false => TfffRe :: _0 , true => TfffRe :: _1 , } } # [doc = "TFFF interrupts or DMA requests are disabled."] # [inline (always)] pub fn is_0 (& self) -> bool { * self == TfffRe :: _0 } # [doc = "TFFF interrupts or DMA requests are enabled."] # [inline (always)] pub fn is_1 (& self) -> bool { * self == TfffRe :: _1 } } # [doc = "Field `TFFF_RE` writer - Transmit FIFO Fill Request Enable"] pub type TfffReW < 'a , REG > = crate :: BitWriter < 'a , REG , TfffRe > ; impl < 'a , REG > TfffReW < 'a , REG > where REG : crate :: Writable + crate :: RegisterSpec , { # [doc = "TFFF interrupts or DMA requests are disabled."] # [inline (always)] pub fn _0 (self) -> & 'a mut crate :: W < REG > { self . variant (TfffRe :: _0) } # [doc = "TFFF interrupts or DMA requests are enabled."] # [inline (always)] pub fn _1 (self) -> & 'a mut crate :: W < REG > { self . variant (TfffRe :: _1) } } # [doc = "Transmit FIFO Underflow Request Enable\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum TfufRe { # [doc = "0: TFUF interrupt requests are disabled."] _0 = 0 , # [doc = "1: TFUF interrupt requests are enabled."] _1 = 1 , } impl From < TfufRe > for bool { # [inline (always)] fn from (variant : TfufRe) -> Self { variant as u8 != 0 } } # [doc = "Field `TFUF_RE` reader - Transmit FIFO Underflow Request Enable"] pub type TfufReR = crate :: BitReader < TfufRe > ; impl TfufReR { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> TfufRe { match self . bits { false => TfufRe :: _0 , true => TfufRe :: _1 , } } # [doc = "TFUF interrupt requests are disabled."] # [inline (always)] pub fn is_0 (& self) -> bool { * self == TfufRe :: _0 } # [doc = "TFUF interrupt requests are enabled."] # [inline (always)] pub fn is_1 (& self) -> bool { * self == TfufRe :: _1 } } # [doc = "Field `TFUF_RE` writer - Transmit FIFO Underflow Request Enable"] pub type TfufReW < 'a , REG > = crate :: BitWriter < 'a , REG , TfufRe > ; impl < 'a , REG > TfufReW < 'a , REG > where REG : crate :: Writable + crate :: RegisterSpec , { # [doc = "TFUF interrupt requests are disabled."] # [inline (always)] pub fn _0 (self) -> & 'a mut crate :: W < REG > { self . variant (TfufRe :: _0) } # [doc = "TFUF interrupt requests are enabled."] # [inline (always)] pub fn _1 (self) -> & 'a mut crate :: W < REG > { self . variant (TfufRe :: _1) } } # [doc = "DSPI Finished Request Enable\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum EoqfRe { # [doc = "0: EOQF interrupt requests are disabled."] _0 = 0 , # [doc = "1: EOQF interrupt requests are enabled."] _1 = 1 , } impl From < EoqfRe > for bool { # [inline (always)] fn from (variant : EoqfRe) -> Self { variant as u8 != 0 } } # [doc = "Field `EOQF_RE` reader - DSPI Finished Request Enable"] pub type EoqfReR = crate :: BitReader < EoqfRe > ; impl EoqfReR { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> EoqfRe { match self . bits { false => EoqfRe :: _0 , true => EoqfRe :: _1 , } } # [doc = "EOQF interrupt requests are disabled."] # [inline (always)] pub fn is_0 (& self) -> bool { * self == EoqfRe :: _0 } # [doc = "EOQF interrupt requests are enabled."] # [inline (always)] pub fn is_1 (& self) -> bool { * self == EoqfRe :: _1 } } # [doc = "Field `EOQF_RE` writer - DSPI Finished Request Enable"] pub type EoqfReW < 'a , REG > = crate :: BitWriter < 'a , REG , EoqfRe > ; impl < 'a , REG > EoqfReW < 'a , REG > where REG : crate :: Writable + crate :: RegisterSpec , { # [doc = "EOQF interrupt requests are disabled."] # [inline (always)] pub fn _0 (self) -> & 'a mut crate :: W < REG > { self . variant (EoqfRe :: _0) } # [doc = "EOQF interrupt requests are enabled."] # [inline (always)] pub fn _1 (self) -> & 'a mut crate :: W < REG > { self . variant (EoqfRe :: _1) } } # [doc = "Transmission Complete Request Enable\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum TcfRe { # [doc = "0: TCF interrupt requests are disabled."] _0 = 0 , # [doc = "1: TCF interrupt requests are enabled."] _1 = 1 , } impl From < TcfRe > for bool { # [inline (always)] fn from (variant : TcfRe) -> Self { variant as u8 != 0 } } # [doc = "Field `TCF_RE` reader - Transmission Complete Request Enable"] pub type TcfReR = crate :: BitReader < TcfRe > ; impl TcfReR { # [doc = "Get enumerated values variant"] # [inline (always)] pub const fn variant (& self) -> TcfRe { match self . bits { false => TcfRe :: _0 , true => TcfRe :: _1 , } } # [doc = "TCF interrupt requests are disabled."] # [inline (always)] pub fn is_0 (& self) -> bool { * self == TcfRe :: _0 } # [doc = "TCF interrupt requests are enabled."] # [inline (always)] pub fn is_1 (& self) -> bool { * self == TcfRe :: _1 } } # [doc = "Field `TCF_RE` writer - Transmission Complete Request Enable"] pub type TcfReW < 'a , REG > = crate :: BitWriter < 'a , REG , TcfRe > ; impl < 'a , REG > TcfReW < 'a , REG > where REG : crate :: Writable + crate :: RegisterSpec , { # [doc = "TCF interrupt requests are disabled."] # [inline (always)] pub fn _0 (self) -> & 'a mut crate :: W < REG > { self . variant (TcfRe :: _0) } # [doc = "TCF interrupt requests are enabled."] # [inline (always)] pub fn _1 (self) -> & 'a mut crate :: W < REG > { self . variant (TcfRe :: _1) } } impl R { # [doc = "Bit 16 - Receive FIFO Drain DMA or Interrupt Request Select."] # [inline (always)] pub fn rfdf_dirs (& self) -> RfdfDirsR { RfdfDirsR :: new (((self . bits >> 16) & 1) != 0) } # [doc = "Bit 17 - Receive FIFO Drain Request Enable"] # [inline (always)] pub fn rfdf_re (& self) -> RfdfReR { RfdfReR :: new (((self . bits >> 17) & 1) != 0) } # [doc = "Bit 19 - Receive FIFO Overflow Request Enable"] # [inline (always)] pub fn rfof_re (& self) -> RfofReR { RfofReR :: new (((self . bits >> 19) & 1) != 0) } # [doc = "Bit 24 - Transmit FIFO Fill DMA or Interrupt Request Select"] # [inline (always)] pub fn tfff_dirs (& self) -> TfffDirsR { TfffDirsR :: new (((self . bits >> 24) & 1) != 0) } # [doc = "Bit 25 - Transmit FIFO Fill Request Enable"] # [inline (always)] pub fn tfff_re (& self) -> TfffReR { TfffReR :: new (((self . bits >> 25) & 1) != 0) } # [doc = "Bit 27 - Transmit FIFO Underflow Request Enable"] # [inline (always)] pub fn tfuf_re (& self) -> TfufReR { TfufReR :: new (((self . bits >> 27) & 1) != 0) } # [doc = "Bit 28 - DSPI Finished Request Enable"] # [inline (always)] pub fn eoqf_re (& self) -> EoqfReR { EoqfReR :: new (((self . bits >> 28) & 1) != 0) } # [doc = "Bit 31 - Transmission Complete Request Enable"] # [inline (always)] pub fn tcf_re (& self) -> TcfReR { TcfReR :: new (((self . bits >> 31) & 1) != 0) } } impl W { # [doc = "Bit 16 - Receive FIFO Drain DMA or Interrupt Request Select."] # [inline (always)] # [must_use] pub fn rfdf_dirs (& mut self) -> RfdfDirsW < RserSpec > { RfdfDirsW :: new (self , 16) } # [doc = "Bit 17 - Receive FIFO Drain Request Enable"] # [inline (always)] # [must_use] pub fn rfdf_re (& mut self) -> RfdfReW < RserSpec > { RfdfReW :: new (self , 17) } # [doc = "Bit 19 - Receive FIFO Overflow Request Enable"] # [inline (always)] # [must_use] pub fn rfof_re (& mut self) -> RfofReW < RserSpec > { RfofReW :: new (self , 19) } # [doc = "Bit 24 - Transmit FIFO Fill DMA or Interrupt Request Select"] # [inline (always)] # [must_use] pub fn tfff_dirs (& mut self) -> TfffDirsW < RserSpec > { TfffDirsW :: new (self , 24) } # [doc = "Bit 25 - Transmit FIFO Fill Request Enable"] # [inline (always)] # [must_use] pub fn tfff_re (& mut self) -> TfffReW < RserSpec > { TfffReW :: new (self , 25) } # [doc = "Bit 27 - Transmit FIFO Underflow Request Enable"] # [inline (always)] # [must_use] pub fn tfuf_re (& mut self) -> TfufReW < RserSpec > { TfufReW :: new (self , 27) } # [doc = "Bit 28 - DSPI Finished Request Enable"] # [inline (always)] # [must_use] pub fn eoqf_re (& mut self) -> EoqfReW < RserSpec > { EoqfReW :: new (self , 28) } # [doc = "Bit 31 - Transmission Complete Request Enable"] # [inline (always)] # [must_use] pub fn tcf_re (& mut self) -> TcfReW < RserSpec > { TcfReW :: new (self , 31) } } # [doc = "DSPI DMA/Interrupt Request Select and Enable Register\n\nYou can [`read`](crate::Reg::read) this register and get [`rser::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`rser::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."] pub struct RserSpec ; impl crate :: RegisterSpec for RserSpec { type Ux = u32 ; } # [doc = "`read()` method returns [`rser::R`](R) reader structure"] impl crate :: Readable for RserSpec { } # [doc = "`write(|w| ..)` method takes [`rser::W`](W) writer structure"] impl crate :: Writable for RserSpec { type Safety = crate :: Unsafe ; const ZERO_TO_MODIFY_FIELDS_BITMAP : u32 = 0 ; const ONE_TO_MODIFY_FIELDS_BITMAP : u32 = 0 ; } # [doc = "`reset()` method sets RSER to value 0"] impl crate :: Resettable for RserSpec { const RESET_VALUE : u32 = 0 ; }