Analysis & Synthesis report for top
Fri Nov 25 10:14:25 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top_synth|state
 11. State Machine - |top_synth|UART_Link:UART_Link1|fmem_write_enable_next_state
 12. State Machine - |top_synth|UART_Link:UART_Link1|fmem_wait_next_state
 13. State Machine - |top_synth|UART_Link:UART_Link1|state
 14. State Machine - |top_synth|UART_Controller:UART_Controller1|uart_tx_state
 15. State Machine - |top_synth|UART_Controller:UART_Controller1|uart_rx_state
 16. State Machine - |top_synth|FLASHMEM_Controller:FLASHMEM_Controller1|trans_state
 17. State Machine - |top_synth|FLASHMEM_Controller:FLASHMEM_Controller1|state
 18. State Machine - |top_synth|DRAM_Controller:DRAM_Controller1|state
 19. User-Specified and Inferred Latches
 20. Registers Removed During Synthesis
 21. Removed Registers Triggering Further Register Optimizations
 22. General Register Statistics
 23. Inverted Register Statistics
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
 26. Parameter Settings for User Entity Instance: UART_Controller:UART_Controller1
 27. Parameter Settings for Inferred Entity Instance: FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_divide:Div0
 28. Parameter Settings for Inferred Entity Instance: FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult0
 29. Parameter Settings for Inferred Entity Instance: FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult1
 30. Parameter Settings for Inferred Entity Instance: FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_divide:Div1
 31. altpll Parameter Settings by Entity Instance
 32. lpm_mult Parameter Settings by Entity Instance
 33. Port Connectivity Checks: "FISC:FISC_CORE|Memory_Handler:Memory_Handler1"
 34. Port Connectivity Checks: "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1"
 35. Port Connectivity Checks: "FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1"
 36. Port Connectivity Checks: "FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"
 37. Port Connectivity Checks: "FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1"
 38. Post-Synthesis Netlist Statistics for Top Partition
 39. Elapsed Time Per Partition
 40. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov 25 10:14:24 2016       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; top                                         ;
; Top-level Entity Name              ; top_synth                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 30,806                                      ;
;     Total combinational functions  ; 30,342                                      ;
;     Dedicated logic registers      ; 5,458                                       ;
; Total registers                    ; 5458                                        ;
; Total pins                         ; 51                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 12                                          ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; top_synth          ; top                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                        ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                                                    ; Library ;
+---------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ../../../../../rtl/memory_handler.vhd                   ; yes             ; User VHDL File               ; C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/memory_handler.vhd                                        ;         ;
; ../../../../../rtl/synth/altera/flashmem_controller.vhd ; yes             ; User VHDL File               ; C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/flashmem_controller.vhd                      ;         ;
; ../../../../../rtl/synth/altera/uart_link.vhd           ; yes             ; User VHDL File               ; C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_link.vhd                                ;         ;
; ../../../../../rtl/synth/altera/uart_controller.vhd     ; yes             ; User VHDL File               ; C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_controller.vhd                          ;         ;
; ../../../../../rtl/synth/altera/dram_controller.vhd     ; yes             ; User VHDL File               ; C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/dram_controller.vhd                          ;         ;
; ../../../../../rtl/flags.vhd                            ; yes             ; User VHDL File               ; C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/flags.vhd                                                 ;         ;
; ../../../../../rtl/stage5_writeback.vhd                 ; yes             ; User VHDL File               ; C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage5_writeback.vhd                                      ;         ;
; ../../../../../rtl/stage4_memory_access.vhd             ; yes             ; User VHDL File               ; C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd                                  ;         ;
; ../../../../../rtl/stage3_execute.vhd                   ; yes             ; User VHDL File               ; C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage3_execute.vhd                                        ;         ;
; ../../../../../rtl/alu.vhd                              ; yes             ; User VHDL File               ; C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd                                                   ;         ;
; ../../../../../rtl/registers.vhd                        ; yes             ; User VHDL File               ; C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/registers.vhd                                             ;         ;
; ../../../../../rtl/top_synth.vhd                        ; yes             ; User VHDL File               ; C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd                                             ;         ;
; ../../../../../rtl/stage2_decode.vhd                    ; yes             ; User VHDL File               ; C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd                                         ;         ;
; ../../../../../rtl/stage1_fetch.vhd                     ; yes             ; User VHDL File               ; C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd                                          ;         ;
; ../../../../../rtl/microcode.vhd                        ; yes             ; User VHDL File               ; C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd                                             ;         ;
; ../../../../../rtl/fisc.vhd                             ; yes             ; User VHDL File               ; C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd                                                  ;         ;
; ../../../../../rtl/defines.vhd                          ; yes             ; User VHDL File               ; C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/defines.vhd                                               ;         ;
; pll.vhd                                                 ; yes             ; User Wizard-Generated File   ; C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/pll.vhd                ;         ;
; iobuf.vhd                                               ; yes             ; User Wizard-Generated File   ; C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/iobuf.vhd              ;         ;
; altpll.tdf                                              ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf                                                                                                                                  ;         ;
; aglobal160.inc                                          ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                                                                                                                              ;         ;
; stratix_pll.inc                                         ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc                                                                                                                             ;         ;
; stratixii_pll.inc                                       ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                                                           ;         ;
; cycloneii_pll.inc                                       ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                                                           ;         ;
; db/pll_altpll.v                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/pll_altpll.v        ;         ;
; lpm_divide.tdf                                          ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                                                              ;         ;
; abs_divider.inc                                         ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/abs_divider.inc                                                                                                                             ;         ;
; sign_div_unsign.inc                                     ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                                                                         ;         ;
; db/lpm_divide_92p.tdf                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/lpm_divide_92p.tdf  ;         ;
; db/abs_divider_4dg.tdf                                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/abs_divider_4dg.tdf ;         ;
; db/alt_u_div_6af.tdf                                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/alt_u_div_6af.tdf   ;         ;
; db/add_sub_7pc.tdf                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/add_sub_7pc.tdf     ;         ;
; db/add_sub_8pc.tdf                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/add_sub_8pc.tdf     ;         ;
; db/lpm_abs_i0a.tdf                                      ; yes             ; Auto-Generated Megafunction  ; C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/lpm_abs_i0a.tdf     ;         ;
; lpm_mult.tdf                                            ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                                                                ;         ;
; lpm_add_sub.inc                                         ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                                             ;         ;
; multcore.inc                                            ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/multcore.inc                                                                                                                                ;         ;
; bypassff.inc                                            ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/bypassff.inc                                                                                                                                ;         ;
; altshift.inc                                            ; yes             ; Megafunction                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altshift.inc                                                                                                                                ;         ;
; db/mult_3dt.tdf                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/mult_3dt.tdf        ;         ;
; db/mult_46t.tdf                                         ; yes             ; Auto-Generated Megafunction  ; C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/mult_46t.tdf        ;         ;
+---------------------------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                             ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Estimated Total logic elements              ; 30,806                    ;
;                                             ;                           ;
; Total combinational functions               ; 30342                     ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 21952                     ;
;     -- 3 input functions                    ; 7128                      ;
;     -- <=2 input functions                  ; 1262                      ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 28876                     ;
;     -- arithmetic mode                      ; 1466                      ;
;                                             ;                           ;
; Total registers                             ; 5458                      ;
;     -- Dedicated logic registers            ; 5458                      ;
;     -- I/O registers                        ; 0                         ;
;                                             ;                           ;
; I/O pins                                    ; 51                        ;
;                                             ;                           ;
; Embedded Multiplier 9-bit elements          ; 12                        ;
;                                             ;                           ;
; Total PLLs                                  ; 1                         ;
;     -- PLLs                                 ; 1                         ;
;                                             ;                           ;
; Maximum fan-out node                        ; FISC:FISC_CORE|master_clk ;
; Maximum fan-out                             ; 4783                      ;
; Total fan-out                               ; 125981                    ;
; Average fan-out                             ; 3.51                      ;
+---------------------------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                                       ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                 ; Entity Name           ; Library Name ;
+------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |top_synth                                                       ; 30342 (8)         ; 5458 (8)     ; 0           ; 12           ; 0       ; 6         ; 51   ; 0            ; |top_synth                                                                                                                                                                          ; top_synth             ; work         ;
;    |DRAM_Controller:DRAM_Controller1|                            ; 111 (111)         ; 160 (160)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synth|DRAM_Controller:DRAM_Controller1                                                                                                                                         ; DRAM_Controller       ; work         ;
;       |iobuf:iob_dq_iob|                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synth|DRAM_Controller:DRAM_Controller1|iobuf:iob_dq_iob                                                                                                                        ; iobuf                 ; work         ;
;          |iobuf_iobuf_bidir_p1p:iobuf_iobuf_bidir_p1p_component| ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synth|DRAM_Controller:DRAM_Controller1|iobuf:iob_dq_iob|iobuf_iobuf_bidir_p1p:iobuf_iobuf_bidir_p1p_component                                                                  ; iobuf_iobuf_bidir_p1p ; work         ;
;    |FISC:FISC_CORE|                                              ; 29779 (408)       ; 4838 (0)     ; 0           ; 12           ; 0       ; 6         ; 0    ; 0            ; |top_synth|FISC:FISC_CORE                                                                                                                                                           ; FISC                  ; work         ;
;       |Flags:Flags1|                                             ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synth|FISC:FISC_CORE|Flags:Flags1                                                                                                                                              ; Flags                 ; work         ;
;       |Memory_Handler:Memory_Handler1|                           ; 3 (3)             ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synth|FISC:FISC_CORE|Memory_Handler:Memory_Handler1                                                                                                                            ; Memory_Handler        ; work         ;
;       |Stage1_Fetch:Stage1_Fetch1|                               ; 294 (230)         ; 158 (95)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synth|FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1                                                                                                                                ; Stage1_Fetch          ; work         ;
;          |Program_Counter:Program_Counter1|                      ; 64 (64)           ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synth|FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1                                                                                               ; Program_Counter       ; work         ;
;       |Stage2_Decode:Stage2_Decode1|                             ; 8328 (563)        ; 2275 (227)   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1                                                                                                                              ; Stage2_Decode         ; work         ;
;          |Microcode:Microcode1|                                  ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1                                                                                                         ; Microcode             ; work         ;
;          |RegFile:RegFile1|                                      ; 7557 (7557)       ; 2048 (2048)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|RegFile:RegFile1                                                                                                             ; RegFile               ; work         ;
;       |Stage3_Execute:Stage3_Execute1|                           ; 4565 (148)        ; 153 (153)    ; 0           ; 12           ; 0       ; 6         ; 0    ; 0            ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1                                                                                                                            ; Stage3_Execute        ; work         ;
;          |ALU:ALU1|                                              ; 4417 (2003)       ; 0 (0)        ; 0           ; 12           ; 0       ; 6         ; 0    ; 0            ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1                                                                                                                   ; ALU                   ; work         ;
;             |lpm_divide:Div0|                                    ; 1122 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_divide:Div0                                                                                                   ; lpm_divide            ; work         ;
;                |lpm_divide_92p:auto_generated|                   ; 1122 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_divide:Div0|lpm_divide_92p:auto_generated                                                                     ; lpm_divide_92p        ; work         ;
;                   |abs_divider_4dg:divider|                      ; 1122 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider                                             ; abs_divider_4dg       ; work         ;
;                      |alt_u_div_6af:divider|                     ; 1122 (1121)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                       ; alt_u_div_6af         ; work         ;
;                         |add_sub_8pc:add_sub_1|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_divide:Div0|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1 ; add_sub_8pc           ; work         ;
;             |lpm_divide:Div1|                                    ; 1236 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_divide:Div1                                                                                                   ; lpm_divide            ; work         ;
;                |lpm_divide_92p:auto_generated|                   ; 1236 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_divide:Div1|lpm_divide_92p:auto_generated                                                                     ; lpm_divide_92p        ; work         ;
;                   |abs_divider_4dg:divider|                      ; 1236 (39)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider                                             ; abs_divider_4dg       ; work         ;
;                      |alt_u_div_6af:divider|                     ; 1089 (1086)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider                       ; alt_u_div_6af         ; work         ;
;                         |add_sub_7pc:add_sub_0|                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_7pc:add_sub_0 ; add_sub_7pc           ; work         ;
;                         |add_sub_8pc:add_sub_1|                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1 ; add_sub_8pc           ; work         ;
;                      |lpm_abs_i0a:my_abs_den|                    ; 49 (49)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_den                      ; lpm_abs_i0a           ; work         ;
;                      |lpm_abs_i0a:my_abs_num|                    ; 59 (59)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_divide:Div1|lpm_divide_92p:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num                      ; lpm_abs_i0a           ; work         ;
;             |lpm_mult:Mult0|                                     ; 28 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult0                                                                                                    ; lpm_mult              ; work         ;
;                |mult_3dt:auto_generated|                         ; 28 (28)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult0|mult_3dt:auto_generated                                                                            ; mult_3dt              ; work         ;
;             |lpm_mult:Mult1|                                     ; 28 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult1                                                                                                    ; lpm_mult              ; work         ;
;                |mult_46t:auto_generated|                         ; 28 (28)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult1|mult_46t:auto_generated                                                                            ; mult_46t              ; work         ;
;       |Stage4_Memory_Access:Stage4_Memory_Access1|               ; 16112 (34)        ; 2194 (146)   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1                                                                                                                ; Stage4_Memory_Access  ; work         ;
;          |Data_Memory:Data_Memory1|                              ; 16078 (16078)     ; 2048 (2048)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1                                                                                       ; Data_Memory           ; work         ;
;       |Stage5_Writeback:Stage5_Writeback1|                       ; 66 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synth|FISC:FISC_CORE|Stage5_Writeback:Stage5_Writeback1                                                                                                                        ; Stage5_Writeback      ; work         ;
;    |FLASHMEM_Controller:FLASHMEM_Controller1|                    ; 204 (204)         ; 175 (175)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synth|FLASHMEM_Controller:FLASHMEM_Controller1                                                                                                                                 ; FLASHMEM_Controller   ; work         ;
;    |UART_Controller:UART_Controller1|                            ; 27 (27)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synth|UART_Controller:UART_Controller1                                                                                                                                         ; UART_Controller       ; work         ;
;    |UART_Link:UART_Link1|                                        ; 213 (213)         ; 260 (260)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synth|UART_Link:UART_Link1                                                                                                                                                     ; UART_Link             ; work         ;
;    |pll:pll_inst|                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synth|pll:pll_inst                                                                                                                                                             ; pll                   ; work         ;
;       |altpll:altpll_component|                                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synth|pll:pll_inst|altpll:altpll_component                                                                                                                                     ; altpll                ; work         ;
;          |pll_altpll:auto_generated|                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_synth|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                                                                                                           ; pll_altpll            ; work         ;
+------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 6           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 12          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 4           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                          ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+-----------------+
; Altera ; ALTIOBUF     ; 16.0    ; N/A          ; N/A          ; |top_synth|DRAM_Controller:DRAM_Controller1|iobuf:iob_dq_iob ; iobuf.vhd       ;
; Altera ; ALTPLL       ; 16.0    ; N/A          ; N/A          ; |top_synth|pll:pll_inst                                      ; pll.vhd         ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------+
; State Machine - |top_synth|state                                                       ;
+-------------------+--------------+-------------------+--------------+------------------+
; Name              ; state.s_idle ; state.s_init_wait ; state.s_init ; state.s_init_pll ;
+-------------------+--------------+-------------------+--------------+------------------+
; state.s_init_pll  ; 0            ; 0                 ; 0            ; 0                ;
; state.s_init      ; 0            ; 0                 ; 1            ; 1                ;
; state.s_init_wait ; 0            ; 1                 ; 0            ; 1                ;
; state.s_idle      ; 1            ; 0                 ; 0            ; 1                ;
+-------------------+--------------+-------------------+--------------+------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_synth|UART_Link:UART_Link1|fmem_write_enable_next_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------+--------------------------------------------------+--------------------------------------------------+------------------------------------------------+--------------------------------------------------+----------------------------------------------------+-----------------------------------------------+------------------------------------------------+-------------------------------------------+-------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------+--------------------------------------+---------------------------------------+------------------------------------------+------------------------------------------+-------------------------------------+
; Name                                               ; fmem_write_enable_next_state.s_fmem_control_wait ; fmem_write_enable_next_state.s_fmem_erase_sector ; fmem_write_enable_next_state.s_fmem_write_page ; fmem_write_enable_next_state.s_fmem_write_enable ; fmem_write_enable_next_state.s_fmem_read_page_done ; fmem_write_enable_next_state.s_fmem_read_page ; fmem_write_enable_next_state.s_sdram_read_wait ; fmem_write_enable_next_state.s_sdram_read ; fmem_write_enable_next_state.s_sdram_write_wait ; fmem_write_enable_next_state.s_sdram_write ; fmem_write_enable_next_state.s_ctrl_switch ; fmem_write_enable_next_state.s_txing ; fmem_write_enable_next_state.s_rxing ; fmem_write_enable_next_state.s_listen ; fmem_write_enable_next_state.s_load_fmem ; fmem_write_enable_next_state.s_init_done ; fmem_write_enable_next_state.s_init ;
+----------------------------------------------------+--------------------------------------------------+--------------------------------------------------+------------------------------------------------+--------------------------------------------------+----------------------------------------------------+-----------------------------------------------+------------------------------------------------+-------------------------------------------+-------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------+--------------------------------------+---------------------------------------+------------------------------------------+------------------------------------------+-------------------------------------+
; fmem_write_enable_next_state.s_init                ; 0                                                ; 0                                                ; 0                                              ; 0                                                ; 0                                                  ; 0                                             ; 0                                              ; 0                                         ; 0                                               ; 0                                          ; 0                                          ; 0                                    ; 0                                    ; 0                                     ; 0                                        ; 0                                        ; 0                                   ;
; fmem_write_enable_next_state.s_init_done           ; 0                                                ; 0                                                ; 0                                              ; 0                                                ; 0                                                  ; 0                                             ; 0                                              ; 0                                         ; 0                                               ; 0                                          ; 0                                          ; 0                                    ; 0                                    ; 0                                     ; 0                                        ; 1                                        ; 1                                   ;
; fmem_write_enable_next_state.s_load_fmem           ; 0                                                ; 0                                                ; 0                                              ; 0                                                ; 0                                                  ; 0                                             ; 0                                              ; 0                                         ; 0                                               ; 0                                          ; 0                                          ; 0                                    ; 0                                    ; 0                                     ; 1                                        ; 0                                        ; 1                                   ;
; fmem_write_enable_next_state.s_listen              ; 0                                                ; 0                                                ; 0                                              ; 0                                                ; 0                                                  ; 0                                             ; 0                                              ; 0                                         ; 0                                               ; 0                                          ; 0                                          ; 0                                    ; 0                                    ; 1                                     ; 0                                        ; 0                                        ; 1                                   ;
; fmem_write_enable_next_state.s_rxing               ; 0                                                ; 0                                                ; 0                                              ; 0                                                ; 0                                                  ; 0                                             ; 0                                              ; 0                                         ; 0                                               ; 0                                          ; 0                                          ; 0                                    ; 1                                    ; 0                                     ; 0                                        ; 0                                        ; 1                                   ;
; fmem_write_enable_next_state.s_txing               ; 0                                                ; 0                                                ; 0                                              ; 0                                                ; 0                                                  ; 0                                             ; 0                                              ; 0                                         ; 0                                               ; 0                                          ; 0                                          ; 1                                    ; 0                                    ; 0                                     ; 0                                        ; 0                                        ; 1                                   ;
; fmem_write_enable_next_state.s_ctrl_switch         ; 0                                                ; 0                                                ; 0                                              ; 0                                                ; 0                                                  ; 0                                             ; 0                                              ; 0                                         ; 0                                               ; 0                                          ; 1                                          ; 0                                    ; 0                                    ; 0                                     ; 0                                        ; 0                                        ; 1                                   ;
; fmem_write_enable_next_state.s_sdram_write         ; 0                                                ; 0                                                ; 0                                              ; 0                                                ; 0                                                  ; 0                                             ; 0                                              ; 0                                         ; 0                                               ; 1                                          ; 0                                          ; 0                                    ; 0                                    ; 0                                     ; 0                                        ; 0                                        ; 1                                   ;
; fmem_write_enable_next_state.s_sdram_write_wait    ; 0                                                ; 0                                                ; 0                                              ; 0                                                ; 0                                                  ; 0                                             ; 0                                              ; 0                                         ; 1                                               ; 0                                          ; 0                                          ; 0                                    ; 0                                    ; 0                                     ; 0                                        ; 0                                        ; 1                                   ;
; fmem_write_enable_next_state.s_sdram_read          ; 0                                                ; 0                                                ; 0                                              ; 0                                                ; 0                                                  ; 0                                             ; 0                                              ; 1                                         ; 0                                               ; 0                                          ; 0                                          ; 0                                    ; 0                                    ; 0                                     ; 0                                        ; 0                                        ; 1                                   ;
; fmem_write_enable_next_state.s_sdram_read_wait     ; 0                                                ; 0                                                ; 0                                              ; 0                                                ; 0                                                  ; 0                                             ; 1                                              ; 0                                         ; 0                                               ; 0                                          ; 0                                          ; 0                                    ; 0                                    ; 0                                     ; 0                                        ; 0                                        ; 1                                   ;
; fmem_write_enable_next_state.s_fmem_read_page      ; 0                                                ; 0                                                ; 0                                              ; 0                                                ; 0                                                  ; 1                                             ; 0                                              ; 0                                         ; 0                                               ; 0                                          ; 0                                          ; 0                                    ; 0                                    ; 0                                     ; 0                                        ; 0                                        ; 1                                   ;
; fmem_write_enable_next_state.s_fmem_read_page_done ; 0                                                ; 0                                                ; 0                                              ; 0                                                ; 1                                                  ; 0                                             ; 0                                              ; 0                                         ; 0                                               ; 0                                          ; 0                                          ; 0                                    ; 0                                    ; 0                                     ; 0                                        ; 0                                        ; 1                                   ;
; fmem_write_enable_next_state.s_fmem_write_enable   ; 0                                                ; 0                                                ; 0                                              ; 1                                                ; 0                                                  ; 0                                             ; 0                                              ; 0                                         ; 0                                               ; 0                                          ; 0                                          ; 0                                    ; 0                                    ; 0                                     ; 0                                        ; 0                                        ; 1                                   ;
; fmem_write_enable_next_state.s_fmem_write_page     ; 0                                                ; 0                                                ; 1                                              ; 0                                                ; 0                                                  ; 0                                             ; 0                                              ; 0                                         ; 0                                               ; 0                                          ; 0                                          ; 0                                    ; 0                                    ; 0                                     ; 0                                        ; 0                                        ; 1                                   ;
; fmem_write_enable_next_state.s_fmem_erase_sector   ; 0                                                ; 1                                                ; 0                                              ; 0                                                ; 0                                                  ; 0                                             ; 0                                              ; 0                                         ; 0                                               ; 0                                          ; 0                                          ; 0                                    ; 0                                    ; 0                                     ; 0                                        ; 0                                        ; 1                                   ;
; fmem_write_enable_next_state.s_fmem_control_wait   ; 1                                                ; 0                                                ; 0                                              ; 0                                                ; 0                                                  ; 0                                             ; 0                                              ; 0                                         ; 0                                               ; 0                                          ; 0                                          ; 0                                    ; 0                                    ; 0                                     ; 0                                        ; 0                                        ; 1                                   ;
+----------------------------------------------------+--------------------------------------------------+--------------------------------------------------+------------------------------------------------+--------------------------------------------------+----------------------------------------------------+-----------------------------------------------+------------------------------------------------+-------------------------------------------+-------------------------------------------------+--------------------------------------------+--------------------------------------------+--------------------------------------+--------------------------------------+---------------------------------------+------------------------------------------+------------------------------------------+-------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_synth|UART_Link:UART_Link1|fmem_wait_next_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------+------------------------------------------+------------------------------------------+----------------------------------------+------------------------------------------+--------------------------------------------+---------------------------------------+----------------------------------------+-----------------------------------+-----------------------------------------+------------------------------------+------------------------------------+------------------------------+------------------------------+-------------------------------+----------------------------------+----------------------------------+-----------------------------+
; Name                                       ; fmem_wait_next_state.s_fmem_control_wait ; fmem_wait_next_state.s_fmem_erase_sector ; fmem_wait_next_state.s_fmem_write_page ; fmem_wait_next_state.s_fmem_write_enable ; fmem_wait_next_state.s_fmem_read_page_done ; fmem_wait_next_state.s_fmem_read_page ; fmem_wait_next_state.s_sdram_read_wait ; fmem_wait_next_state.s_sdram_read ; fmem_wait_next_state.s_sdram_write_wait ; fmem_wait_next_state.s_sdram_write ; fmem_wait_next_state.s_ctrl_switch ; fmem_wait_next_state.s_txing ; fmem_wait_next_state.s_rxing ; fmem_wait_next_state.s_listen ; fmem_wait_next_state.s_load_fmem ; fmem_wait_next_state.s_init_done ; fmem_wait_next_state.s_init ;
+--------------------------------------------+------------------------------------------+------------------------------------------+----------------------------------------+------------------------------------------+--------------------------------------------+---------------------------------------+----------------------------------------+-----------------------------------+-----------------------------------------+------------------------------------+------------------------------------+------------------------------+------------------------------+-------------------------------+----------------------------------+----------------------------------+-----------------------------+
; fmem_wait_next_state.s_init                ; 0                                        ; 0                                        ; 0                                      ; 0                                        ; 0                                          ; 0                                     ; 0                                      ; 0                                 ; 0                                       ; 0                                  ; 0                                  ; 0                            ; 0                            ; 0                             ; 0                                ; 0                                ; 0                           ;
; fmem_wait_next_state.s_init_done           ; 0                                        ; 0                                        ; 0                                      ; 0                                        ; 0                                          ; 0                                     ; 0                                      ; 0                                 ; 0                                       ; 0                                  ; 0                                  ; 0                            ; 0                            ; 0                             ; 0                                ; 1                                ; 1                           ;
; fmem_wait_next_state.s_load_fmem           ; 0                                        ; 0                                        ; 0                                      ; 0                                        ; 0                                          ; 0                                     ; 0                                      ; 0                                 ; 0                                       ; 0                                  ; 0                                  ; 0                            ; 0                            ; 0                             ; 1                                ; 0                                ; 1                           ;
; fmem_wait_next_state.s_listen              ; 0                                        ; 0                                        ; 0                                      ; 0                                        ; 0                                          ; 0                                     ; 0                                      ; 0                                 ; 0                                       ; 0                                  ; 0                                  ; 0                            ; 0                            ; 1                             ; 0                                ; 0                                ; 1                           ;
; fmem_wait_next_state.s_rxing               ; 0                                        ; 0                                        ; 0                                      ; 0                                        ; 0                                          ; 0                                     ; 0                                      ; 0                                 ; 0                                       ; 0                                  ; 0                                  ; 0                            ; 1                            ; 0                             ; 0                                ; 0                                ; 1                           ;
; fmem_wait_next_state.s_txing               ; 0                                        ; 0                                        ; 0                                      ; 0                                        ; 0                                          ; 0                                     ; 0                                      ; 0                                 ; 0                                       ; 0                                  ; 0                                  ; 1                            ; 0                            ; 0                             ; 0                                ; 0                                ; 1                           ;
; fmem_wait_next_state.s_ctrl_switch         ; 0                                        ; 0                                        ; 0                                      ; 0                                        ; 0                                          ; 0                                     ; 0                                      ; 0                                 ; 0                                       ; 0                                  ; 1                                  ; 0                            ; 0                            ; 0                             ; 0                                ; 0                                ; 1                           ;
; fmem_wait_next_state.s_sdram_write         ; 0                                        ; 0                                        ; 0                                      ; 0                                        ; 0                                          ; 0                                     ; 0                                      ; 0                                 ; 0                                       ; 1                                  ; 0                                  ; 0                            ; 0                            ; 0                             ; 0                                ; 0                                ; 1                           ;
; fmem_wait_next_state.s_sdram_write_wait    ; 0                                        ; 0                                        ; 0                                      ; 0                                        ; 0                                          ; 0                                     ; 0                                      ; 0                                 ; 1                                       ; 0                                  ; 0                                  ; 0                            ; 0                            ; 0                             ; 0                                ; 0                                ; 1                           ;
; fmem_wait_next_state.s_sdram_read          ; 0                                        ; 0                                        ; 0                                      ; 0                                        ; 0                                          ; 0                                     ; 0                                      ; 1                                 ; 0                                       ; 0                                  ; 0                                  ; 0                            ; 0                            ; 0                             ; 0                                ; 0                                ; 1                           ;
; fmem_wait_next_state.s_sdram_read_wait     ; 0                                        ; 0                                        ; 0                                      ; 0                                        ; 0                                          ; 0                                     ; 1                                      ; 0                                 ; 0                                       ; 0                                  ; 0                                  ; 0                            ; 0                            ; 0                             ; 0                                ; 0                                ; 1                           ;
; fmem_wait_next_state.s_fmem_read_page      ; 0                                        ; 0                                        ; 0                                      ; 0                                        ; 0                                          ; 1                                     ; 0                                      ; 0                                 ; 0                                       ; 0                                  ; 0                                  ; 0                            ; 0                            ; 0                             ; 0                                ; 0                                ; 1                           ;
; fmem_wait_next_state.s_fmem_read_page_done ; 0                                        ; 0                                        ; 0                                      ; 0                                        ; 1                                          ; 0                                     ; 0                                      ; 0                                 ; 0                                       ; 0                                  ; 0                                  ; 0                            ; 0                            ; 0                             ; 0                                ; 0                                ; 1                           ;
; fmem_wait_next_state.s_fmem_write_enable   ; 0                                        ; 0                                        ; 0                                      ; 1                                        ; 0                                          ; 0                                     ; 0                                      ; 0                                 ; 0                                       ; 0                                  ; 0                                  ; 0                            ; 0                            ; 0                             ; 0                                ; 0                                ; 1                           ;
; fmem_wait_next_state.s_fmem_write_page     ; 0                                        ; 0                                        ; 1                                      ; 0                                        ; 0                                          ; 0                                     ; 0                                      ; 0                                 ; 0                                       ; 0                                  ; 0                                  ; 0                            ; 0                            ; 0                             ; 0                                ; 0                                ; 1                           ;
; fmem_wait_next_state.s_fmem_erase_sector   ; 0                                        ; 1                                        ; 0                                      ; 0                                        ; 0                                          ; 0                                     ; 0                                      ; 0                                 ; 0                                       ; 0                                  ; 0                                  ; 0                            ; 0                            ; 0                             ; 0                                ; 0                                ; 1                           ;
; fmem_wait_next_state.s_fmem_control_wait   ; 1                                        ; 0                                        ; 0                                      ; 0                                        ; 0                                          ; 0                                     ; 0                                      ; 0                                 ; 0                                       ; 0                                  ; 0                                  ; 0                            ; 0                            ; 0                             ; 0                                ; 0                                ; 1                           ;
+--------------------------------------------+------------------------------------------+------------------------------------------+----------------------------------------+------------------------------------------+--------------------------------------------+---------------------------------------+----------------------------------------+-----------------------------------+-----------------------------------------+------------------------------------+------------------------------------+------------------------------+------------------------------+-------------------------------+----------------------------------+----------------------------------+-----------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_synth|UART_Link:UART_Link1|state                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+---------------------------+---------------------------+-------------------------+---------------------------+-----------------------------+------------------------+-------------------------+--------------------+--------------------------+---------------------+---------------------+---------------+---------------+----------------+-------------------+-------------------+--------------+
; Name                        ; state.s_fmem_control_wait ; state.s_fmem_erase_sector ; state.s_fmem_write_page ; state.s_fmem_write_enable ; state.s_fmem_read_page_done ; state.s_fmem_read_page ; state.s_sdram_read_wait ; state.s_sdram_read ; state.s_sdram_write_wait ; state.s_sdram_write ; state.s_ctrl_switch ; state.s_txing ; state.s_rxing ; state.s_listen ; state.s_load_fmem ; state.s_init_done ; state.s_init ;
+-----------------------------+---------------------------+---------------------------+-------------------------+---------------------------+-----------------------------+------------------------+-------------------------+--------------------+--------------------------+---------------------+---------------------+---------------+---------------+----------------+-------------------+-------------------+--------------+
; state.s_init                ; 0                         ; 0                         ; 0                       ; 0                         ; 0                           ; 0                      ; 0                       ; 0                  ; 0                        ; 0                   ; 0                   ; 0             ; 0             ; 0              ; 0                 ; 0                 ; 0            ;
; state.s_init_done           ; 0                         ; 0                         ; 0                       ; 0                         ; 0                           ; 0                      ; 0                       ; 0                  ; 0                        ; 0                   ; 0                   ; 0             ; 0             ; 0              ; 0                 ; 1                 ; 1            ;
; state.s_load_fmem           ; 0                         ; 0                         ; 0                       ; 0                         ; 0                           ; 0                      ; 0                       ; 0                  ; 0                        ; 0                   ; 0                   ; 0             ; 0             ; 0              ; 1                 ; 0                 ; 1            ;
; state.s_listen              ; 0                         ; 0                         ; 0                       ; 0                         ; 0                           ; 0                      ; 0                       ; 0                  ; 0                        ; 0                   ; 0                   ; 0             ; 0             ; 1              ; 0                 ; 0                 ; 1            ;
; state.s_rxing               ; 0                         ; 0                         ; 0                       ; 0                         ; 0                           ; 0                      ; 0                       ; 0                  ; 0                        ; 0                   ; 0                   ; 0             ; 1             ; 0              ; 0                 ; 0                 ; 1            ;
; state.s_txing               ; 0                         ; 0                         ; 0                       ; 0                         ; 0                           ; 0                      ; 0                       ; 0                  ; 0                        ; 0                   ; 0                   ; 1             ; 0             ; 0              ; 0                 ; 0                 ; 1            ;
; state.s_ctrl_switch         ; 0                         ; 0                         ; 0                       ; 0                         ; 0                           ; 0                      ; 0                       ; 0                  ; 0                        ; 0                   ; 1                   ; 0             ; 0             ; 0              ; 0                 ; 0                 ; 1            ;
; state.s_sdram_write         ; 0                         ; 0                         ; 0                       ; 0                         ; 0                           ; 0                      ; 0                       ; 0                  ; 0                        ; 1                   ; 0                   ; 0             ; 0             ; 0              ; 0                 ; 0                 ; 1            ;
; state.s_sdram_write_wait    ; 0                         ; 0                         ; 0                       ; 0                         ; 0                           ; 0                      ; 0                       ; 0                  ; 1                        ; 0                   ; 0                   ; 0             ; 0             ; 0              ; 0                 ; 0                 ; 1            ;
; state.s_sdram_read          ; 0                         ; 0                         ; 0                       ; 0                         ; 0                           ; 0                      ; 0                       ; 1                  ; 0                        ; 0                   ; 0                   ; 0             ; 0             ; 0              ; 0                 ; 0                 ; 1            ;
; state.s_sdram_read_wait     ; 0                         ; 0                         ; 0                       ; 0                         ; 0                           ; 0                      ; 1                       ; 0                  ; 0                        ; 0                   ; 0                   ; 0             ; 0             ; 0              ; 0                 ; 0                 ; 1            ;
; state.s_fmem_read_page      ; 0                         ; 0                         ; 0                       ; 0                         ; 0                           ; 1                      ; 0                       ; 0                  ; 0                        ; 0                   ; 0                   ; 0             ; 0             ; 0              ; 0                 ; 0                 ; 1            ;
; state.s_fmem_read_page_done ; 0                         ; 0                         ; 0                       ; 0                         ; 1                           ; 0                      ; 0                       ; 0                  ; 0                        ; 0                   ; 0                   ; 0             ; 0             ; 0              ; 0                 ; 0                 ; 1            ;
; state.s_fmem_write_enable   ; 0                         ; 0                         ; 0                       ; 1                         ; 0                           ; 0                      ; 0                       ; 0                  ; 0                        ; 0                   ; 0                   ; 0             ; 0             ; 0              ; 0                 ; 0                 ; 1            ;
; state.s_fmem_write_page     ; 0                         ; 0                         ; 1                       ; 0                         ; 0                           ; 0                      ; 0                       ; 0                  ; 0                        ; 0                   ; 0                   ; 0             ; 0             ; 0              ; 0                 ; 0                 ; 1            ;
; state.s_fmem_erase_sector   ; 0                         ; 1                         ; 0                       ; 0                         ; 0                           ; 0                      ; 0                       ; 0                  ; 0                        ; 0                   ; 0                   ; 0             ; 0             ; 0              ; 0                 ; 0                 ; 1            ;
; state.s_fmem_control_wait   ; 1                         ; 0                         ; 0                       ; 0                         ; 0                           ; 0                      ; 0                       ; 0                  ; 0                        ; 0                   ; 0                   ; 0             ; 0             ; 0              ; 0                 ; 0                 ; 1            ;
+-----------------------------+---------------------------+---------------------------+-------------------------+---------------------------+-----------------------------+------------------------+-------------------------+--------------------+--------------------------+---------------------+---------------------+---------------+---------------+----------------+-------------------+-------------------+--------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_synth|UART_Controller:UART_Controller1|uart_tx_state                                                       ;
+---------------------------------+--------------------------------+----------------------------+---------------------------------+
; Name                            ; uart_tx_state.tx_send_stop_bit ; uart_tx_state.tx_send_data ; uart_tx_state.tx_send_start_bit ;
+---------------------------------+--------------------------------+----------------------------+---------------------------------+
; uart_tx_state.tx_send_start_bit ; 0                              ; 0                          ; 0                               ;
; uart_tx_state.tx_send_data      ; 0                              ; 1                          ; 1                               ;
; uart_tx_state.tx_send_stop_bit  ; 1                              ; 0                          ; 1                               ;
+---------------------------------+--------------------------------+----------------------------+---------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_synth|UART_Controller:UART_Controller1|uart_rx_state                                                   ;
+--------------------------------+-------------------------------+---------------------------+--------------------------------+
; Name                           ; uart_rx_state.rx_get_stop_bit ; uart_rx_state.rx_get_data ; uart_rx_state.rx_get_start_bit ;
+--------------------------------+-------------------------------+---------------------------+--------------------------------+
; uart_rx_state.rx_get_start_bit ; 0                             ; 0                         ; 0                              ;
; uart_rx_state.rx_get_data      ; 0                             ; 1                         ; 1                              ;
; uart_rx_state.rx_get_stop_bit  ; 1                             ; 0                         ; 1                              ;
+--------------------------------+-------------------------------+---------------------------+--------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_synth|FLASHMEM_Controller:FLASHMEM_Controller1|trans_state                                                                                       ;
+----------------------------+----------------------------+--------------------------+--------------------------+----------------------------+--------------------------+
; Name                       ; trans_state.s_trans_finish ; trans_state.s_trans_data ; trans_state.s_trans_addr ; trans_state.s_trans_opcode ; trans_state.s_trans_null ;
+----------------------------+----------------------------+--------------------------+--------------------------+----------------------------+--------------------------+
; trans_state.s_trans_null   ; 0                          ; 0                        ; 0                        ; 0                          ; 0                        ;
; trans_state.s_trans_opcode ; 0                          ; 0                        ; 0                        ; 1                          ; 1                        ;
; trans_state.s_trans_addr   ; 0                          ; 0                        ; 1                        ; 0                          ; 1                        ;
; trans_state.s_trans_data   ; 0                          ; 1                        ; 0                        ; 0                          ; 1                        ;
; trans_state.s_trans_finish ; 1                          ; 0                        ; 0                        ; 0                          ; 1                        ;
+----------------------------+----------------------------+--------------------------+--------------------------+----------------------------+--------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------+
; State Machine - |top_synth|FLASHMEM_Controller:FLASHMEM_Controller1|state                                     ;
+--------------------+--------------+-----------------+--------------------+---------------+--------------------+
; Name               ; state.s_idle ; state.s_control ; state.s_reset_done ; state.s_reset ; state.s_wait_reset ;
+--------------------+--------------+-----------------+--------------------+---------------+--------------------+
; state.s_wait_reset ; 0            ; 0               ; 0                  ; 0             ; 0                  ;
; state.s_reset      ; 0            ; 0               ; 0                  ; 1             ; 1                  ;
; state.s_reset_done ; 0            ; 0               ; 1                  ; 0             ; 1                  ;
; state.s_control    ; 0            ; 1               ; 0                  ; 0             ; 1                  ;
; state.s_idle       ; 1            ; 0               ; 0                  ; 0             ; 1                  ;
+--------------------+--------------+-----------------+--------------------+---------------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_synth|DRAM_Controller:DRAM_Controller1|state                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------+-------------------+----------------+----------------+----------------+----------------+-----------------+-----------------+-----------------+-------------------+-------------------+--------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-----------------+
; Name              ; state.s_precharge ; state.s_read_4 ; state.s_read_3 ; state.s_read_2 ; state.s_read_1 ; state.s_write_3 ; state.s_write_2 ; state.s_write_1 ; state.s_open_in_1 ; state.s_open_in_2 ; state.s_idle ; state.s_idle_in_1 ; state.s_idle_in_2 ; state.s_idle_in_3 ; state.s_idle_in_4 ; state.s_idle_in_5 ; state.s_idle_in_6 ; state.s_idle_in_7 ; state.s_idle_in_8 ; state.s_idle_in_9 ; state.s_startup ;
+-------------------+-------------------+----------------+----------------+----------------+----------------+-----------------+-----------------+-----------------+-------------------+-------------------+--------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-----------------+
; state.s_startup   ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0               ;
; state.s_idle_in_9 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1               ;
; state.s_idle_in_8 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1               ;
; state.s_idle_in_7 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1               ;
; state.s_idle_in_6 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_idle_in_5 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_idle_in_4 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_idle_in_3 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_idle_in_2 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_idle_in_1 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_idle      ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 1            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_open_in_2 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 1                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_open_in_1 ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 1                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_write_1   ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 1               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_write_2   ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 1               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_write_3   ; 0                 ; 0              ; 0              ; 0              ; 0              ; 1               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_read_1    ; 0                 ; 0              ; 0              ; 0              ; 1              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_read_2    ; 0                 ; 0              ; 0              ; 1              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_read_3    ; 0                 ; 0              ; 1              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_read_4    ; 0                 ; 1              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
; state.s_precharge ; 1                 ; 0              ; 0              ; 0              ; 0              ; 0               ; 0               ; 0               ; 0                 ; 0                 ; 0            ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1               ;
+-------------------+-------------------+----------------+----------------+----------------+----------------+-----------------+-----------------+-----------------+-------------------+-------------------+--------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                            ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------------+
; Latch Name                                                                ; Latch Enable Signal                                                       ; Free of Timing Hazards ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------------+
; FISC:FISC_CORE|clk_old_edge                                               ; FISC:FISC_CORE|clk_old_edge                                               ; yes                    ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|pc_src                        ; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|pc_src                        ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[7]  ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[63] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[8]  ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[9]  ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[0]  ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[10] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[1]  ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[11] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[2]  ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[12] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[3]  ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[13] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[4]  ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[14] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[15] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[16] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[17] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[18] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[19] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[5]  ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[6]  ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[7]               ; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[63]              ; yes                    ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[8]               ; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[63]              ; yes                    ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[9]               ; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[63]              ; yes                    ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[0]               ; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[63]              ; yes                    ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[10]              ; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[63]              ; yes                    ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[1]               ; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[63]              ; yes                    ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[11]              ; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[63]              ; yes                    ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[2]               ; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[63]              ; yes                    ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[12]              ; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[63]              ; yes                    ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[3]               ; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[63]              ; yes                    ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[13]              ; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[63]              ; yes                    ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[4]               ; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[63]              ; yes                    ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[14]              ; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[63]              ; yes                    ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[15]              ; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[63]              ; yes                    ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[16]              ; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[63]              ; yes                    ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[17]              ; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[63]              ; yes                    ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[18]              ; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[63]              ; yes                    ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[19]              ; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[63]              ; yes                    ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[5]               ; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[63]              ; yes                    ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[6]               ; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[63]              ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[20] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[21] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[22] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[23] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[24] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[25] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[26] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[27] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[28] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[29] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[30] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[31] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[32] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[33] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[34] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[35] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[36] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[37] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[38] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[39] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[40] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[41] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[42] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[43] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[44] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[45] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[46] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[47] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[48] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[49] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[50] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[51] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[52] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[53] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[54] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[55] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[56] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[57] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[58] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[59] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[60] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[61] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[62] ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] ; yes                    ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[30]              ; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Equal24                       ; yes                    ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[28]              ; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Equal24                       ; yes                    ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[27]              ; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Equal24                       ; yes                    ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[26]              ; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Equal24                       ; yes                    ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[25]              ; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[63]              ; yes                    ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[23]              ; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[63]              ; yes                    ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[22]              ; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[63]              ; yes                    ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[21]              ; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[63]              ; yes                    ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[20]              ; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[63]              ; yes                    ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[24]              ; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[63]              ; yes                    ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[29]              ; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Equal24                       ; yes                    ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[31]              ; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Equal24                       ; yes                    ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[32]              ; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Equal24                       ; yes                    ;
; Number of user-specified and inferred latches = 130                       ;                                                                           ;                        ;
+---------------------------------------------------------------------------+---------------------------------------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Register name                                                                              ; Reason for Removal                                                                                     ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; DRAM_Controller:DRAM_Controller1|save_col[0,8,9,11,12]                                     ; Stuck at GND due to stuck port data_in                                                                 ;
; DRAM_Controller:DRAM_Controller1|iob_command[3]                                            ; Stuck at GND due to stuck port data_in                                                                 ;
; FLASHMEM_Controller:FLASHMEM_Controller1|flash_writebuff[32..2047]                         ; Stuck at GND due to stuck port data_in                                                                 ;
; FISC:FISC_CORE|Memory_Handler:Memory_Handler1|sdram_cmd_wr                                 ; Stuck at GND due to stuck port data_in                                                                 ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[63]                                   ; Stuck at GND due to stuck port data_in                                                                 ;
; UART_Link:UART_Link1|data_buffer_sz_latch[8,9,11..31]                                      ; Merged with UART_Link:UART_Link1|data_buffer_sz_latch[10]                                              ;
; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[4,6,7]                               ; Merged with FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[3]                                   ;
; DRAM_Controller:DRAM_Controller1|save_byte_en[1..3]                                        ; Merged with DRAM_Controller:DRAM_Controller1|save_byte_en[0]                                           ;
; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[1..3]                                           ; Merged with UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]                                              ;
; UART_Link:UART_Link1|iob_sdram_cmd_en                                                      ; Merged with UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]                                              ;
; UART_Link:UART_Link1|iob_fmem_instruction[4,6,7]                                           ; Merged with UART_Link:UART_Link1|iob_fmem_instruction[3]                                               ;
; FISC:FISC_CORE|Memory_Handler:Memory_Handler1|sdram_cmd_address[1]                         ; Merged with FISC:FISC_CORE|Memory_Handler:Memory_Handler1|sdram_cmd_address[0]                         ;
; FISC:FISC_CORE|Memory_Handler:Memory_Handler1|sdram_cmd_byte_en[1..3]                      ; Merged with FISC:FISC_CORE|Memory_Handler:Memory_Handler1|sdram_cmd_byte_en[0]                         ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[7]                               ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[7]                                    ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl_copy[6]                         ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[6]                              ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[8]                               ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[8]                                    ;
; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[1] ; Merged with FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[0] ;
; FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|pc_out[1]                                        ; Merged with FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|pc_out[0]                                        ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[9]                               ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[9]                                    ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[10]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[10]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[0]                               ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[0]                                    ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[11]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[11]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[1]                               ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[1]                                    ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[12]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[12]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[2]                               ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[2]                                    ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[13]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[13]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[3]                               ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[3]                                    ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[14]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[14]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[4]                               ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[4]                                    ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[15]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[15]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[16]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[16]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[17]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[17]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[18]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[18]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[19]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[19]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[5]                               ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[5]                                    ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[6]                               ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[6]                                    ;
; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[1..15]                                         ; Merged with DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]                                             ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[61]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[61]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[60]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[60]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[59]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[59]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[58]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[58]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[57]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[57]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[56]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[56]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[55]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[55]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[54]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[54]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[53]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[53]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[52]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[52]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[51]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[51]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[50]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[50]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[49]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[49]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[48]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[48]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[47]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[47]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[46]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[46]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[45]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[45]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[44]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[44]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[43]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[43]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[42]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[42]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[41]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[41]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[40]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[40]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[39]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[39]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[38]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[38]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[37]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[37]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[36]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[36]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[35]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[35]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[34]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[34]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[33]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[33]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[32]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[32]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[31]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[31]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[30]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[30]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[29]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[29]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[28]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[28]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[27]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[27]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[26]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[26]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[25]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[25]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[24]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[24]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[23]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[23]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[22]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[22]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[21]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[21]                                   ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_copy[20]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext[20]                                   ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|alu_overf                                    ; Stuck at GND due to stuck port data_in                                                                 ;
; FISC:FISC_CORE|Flags:Flags1|overf_flag_reg                                                 ; Stuck at GND due to stuck port data_in                                                                 ;
; UART_Link:UART_Link1|data_buffer_sz_latch[10]                                              ; Stuck at GND due to stuck port data_in                                                                 ;
; FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[7]                              ; Merged with FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[5]                              ;
; UART_Link:UART_Link1|state.s_sdram_read                                                    ; Merged with UART_Link:UART_Link1|state.s_rxing                                                         ;
; UART_Link:UART_Link1|fmem_wait_next_state.s_fmem_control_wait                              ; Merged with UART_Link:UART_Link1|fmem_wait_next_state.s_ctrl_switch                                    ;
; UART_Link:UART_Link1|fmem_wait_next_state.s_fmem_read_page                                 ; Merged with UART_Link:UART_Link1|fmem_wait_next_state.s_ctrl_switch                                    ;
; UART_Link:UART_Link1|fmem_wait_next_state.s_fmem_write_enable                              ; Merged with UART_Link:UART_Link1|fmem_wait_next_state.s_ctrl_switch                                    ;
; UART_Link:UART_Link1|fmem_wait_next_state.s_init_done                                      ; Merged with UART_Link:UART_Link1|fmem_wait_next_state.s_ctrl_switch                                    ;
; UART_Link:UART_Link1|fmem_wait_next_state.s_load_fmem                                      ; Merged with UART_Link:UART_Link1|fmem_wait_next_state.s_ctrl_switch                                    ;
; UART_Link:UART_Link1|fmem_wait_next_state.s_rxing                                          ; Merged with UART_Link:UART_Link1|fmem_wait_next_state.s_ctrl_switch                                    ;
; UART_Link:UART_Link1|fmem_wait_next_state.s_sdram_read                                     ; Merged with UART_Link:UART_Link1|fmem_wait_next_state.s_ctrl_switch                                    ;
; UART_Link:UART_Link1|fmem_wait_next_state.s_sdram_read_wait                                ; Merged with UART_Link:UART_Link1|fmem_wait_next_state.s_ctrl_switch                                    ;
; UART_Link:UART_Link1|fmem_wait_next_state.s_sdram_write                                    ; Merged with UART_Link:UART_Link1|fmem_wait_next_state.s_ctrl_switch                                    ;
; UART_Link:UART_Link1|fmem_wait_next_state.s_sdram_write_wait                               ; Merged with UART_Link:UART_Link1|fmem_wait_next_state.s_ctrl_switch                                    ;
; UART_Link:UART_Link1|fmem_wait_next_state.s_txing                                          ; Merged with UART_Link:UART_Link1|fmem_wait_next_state.s_ctrl_switch                                    ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|idex_memtoreg                                ; Merged with FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|idex_memread                                 ;
; UART_Link:UART_Link1|fmem_write_enable_next_state.s_fmem_control_wait                      ; Merged with UART_Link:UART_Link1|fmem_write_enable_next_state.s_ctrl_switch                            ;
; UART_Link:UART_Link1|fmem_write_enable_next_state.s_fmem_read_page                         ; Merged with UART_Link:UART_Link1|fmem_write_enable_next_state.s_ctrl_switch                            ;
; UART_Link:UART_Link1|fmem_write_enable_next_state.s_fmem_read_page_done                    ; Merged with UART_Link:UART_Link1|fmem_write_enable_next_state.s_ctrl_switch                            ;
; UART_Link:UART_Link1|fmem_write_enable_next_state.s_fmem_write_enable                      ; Merged with UART_Link:UART_Link1|fmem_write_enable_next_state.s_ctrl_switch                            ;
; UART_Link:UART_Link1|fmem_write_enable_next_state.s_init_done                              ; Merged with UART_Link:UART_Link1|fmem_write_enable_next_state.s_ctrl_switch                            ;
; UART_Link:UART_Link1|fmem_write_enable_next_state.s_listen                                 ; Merged with UART_Link:UART_Link1|fmem_write_enable_next_state.s_ctrl_switch                            ;
; UART_Link:UART_Link1|fmem_write_enable_next_state.s_load_fmem                              ; Merged with UART_Link:UART_Link1|fmem_write_enable_next_state.s_ctrl_switch                            ;
; UART_Link:UART_Link1|fmem_write_enable_next_state.s_rxing                                  ; Merged with UART_Link:UART_Link1|fmem_write_enable_next_state.s_ctrl_switch                            ;
; UART_Link:UART_Link1|fmem_write_enable_next_state.s_sdram_read                             ; Merged with UART_Link:UART_Link1|fmem_write_enable_next_state.s_ctrl_switch                            ;
; UART_Link:UART_Link1|fmem_write_enable_next_state.s_sdram_read_wait                        ; Merged with UART_Link:UART_Link1|fmem_write_enable_next_state.s_ctrl_switch                            ;
; UART_Link:UART_Link1|fmem_write_enable_next_state.s_sdram_write                            ; Merged with UART_Link:UART_Link1|fmem_write_enable_next_state.s_ctrl_switch                            ;
; UART_Link:UART_Link1|fmem_write_enable_next_state.s_sdram_write_wait                       ; Merged with UART_Link:UART_Link1|fmem_write_enable_next_state.s_ctrl_switch                            ;
; UART_Link:UART_Link1|fmem_write_enable_next_state.s_txing                                  ; Merged with UART_Link:UART_Link1|fmem_write_enable_next_state.s_ctrl_switch                            ;
; UART_Link:UART_Link1|fmem_write_enable_next_state.s_ctrl_switch                            ; Stuck at GND due to stuck port data_in                                                                 ;
; UART_Link:UART_Link1|fmem_wait_next_state.s_ctrl_switch                                    ; Stuck at GND due to stuck port data_in                                                                 ;
; UART_Link:UART_Link1|state.s_rxing                                                         ; Stuck at GND due to stuck port data_in                                                                 ;
; UART_Link:UART_Link1|carrier_buffer[1][1]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[2][1]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[3][1]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[1][2]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[2][2]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[3][2]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[1][3]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[2][3]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[3][3]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[1][4]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[2][4]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[3][4]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[1][5]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[2][5]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[3][5]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[1][6]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[2][6]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[3][6]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[1][7]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[2][7]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[3][7]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|data_buffer_sz_latch[0..7]                                            ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|rx_fsm_state[0,1]                                                     ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_magic_ctr                                                     ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[1][0]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[2][0]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[3][0]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|uart_controlling                                                      ; Stuck at GND due to stuck port data_in                                                                 ;
; DRAM_Controller:DRAM_Controller1|save_wr                                                   ; Stuck at GND due to stuck port data_in                                                                 ;
; DRAM_Controller:DRAM_Controller1|save_d_in[0..31]                                          ; Stuck at GND due to stuck port data_in                                                                 ;
; DRAM_Controller:DRAM_Controller1|state.s_write_1                                           ; Stuck at GND due to stuck port data_in                                                                 ;
; DRAM_Controller:DRAM_Controller1|iob_data[0..15]                                           ; Stuck at GND due to stuck port data_in                                                                 ;
; DRAM_Controller:DRAM_Controller1|state.s_write_2                                           ; Stuck at GND due to stuck port data_in                                                                 ;
; DRAM_Controller:DRAM_Controller1|state.s_write_3                                           ; Stuck at GND due to stuck port data_in                                                                 ;
; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]                                             ; Stuck at GND due to stuck port data_in                                                                 ;
; UART_Link:UART_Link1|state.s_sdram_read_wait                                               ; Stuck at GND due to stuck port data_in                                                                 ;
; UART_Link:UART_Link1|state.s_ctrl_switch                                                   ; Stuck at GND due to stuck port data_in                                                                 ;
; UART_Link:UART_Link1|data_buffer[24]                                                       ; Stuck at GND due to stuck port data_in                                                                 ;
; UART_Link:UART_Link1|carrier_buffer[6][1]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[5][1]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|data_buffer[25]                                                       ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[6][2]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[5][2]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|data_buffer[26]                                                       ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[6][3]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[5][3]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|data_buffer[27]                                                       ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[6][4]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[5][4]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|data_buffer[28]                                                       ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[6][5]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[5][5]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|data_buffer[29]                                                       ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[6][6]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[5][6]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|data_buffer[30]                                                       ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[6][7]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[5][7]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|data_buffer[31]                                                       ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[0][1]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[0][0]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[0][2]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[0][3]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[0][4]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[0][5]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[0][6]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[0][7]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[4][0]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[4][1]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[4][7]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[4][6]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[4][5]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[4][4]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[4][2]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[4][3]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[6][0]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer[5][0]                                                  ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|state.s_txing                                                         ; Stuck at GND due to stuck port data_in                                                                 ;
; UART_Link:UART_Link1|iob_uart_writedata[1..7]                                              ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|tx_fsm_state[0,1]                                                     ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|iob_uart_writedata[0]                                                 ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|data_buffer_fill_ctr[0..31]                                           ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|carrier_buffer_fill_ctr[0..31]                                        ; Stuck at GND due to stuck port clock_enable                                                            ;
; UART_Link:UART_Link1|iob_uart_write                                                        ; Stuck at GND due to stuck port data_in                                                                 ;
; UART_Controller:UART_Controller1|uart_rx_data_in_ack                                       ; Stuck at GND due to stuck port data_in                                                                 ;
; UART_Controller:UART_Controller1|uart_tx_data_vec[0..7]                                    ; Stuck at GND due to stuck port data_in                                                                 ;
; UART_Link:UART_Link1|iob_sdram_cmd_wr                                                      ; Merged with UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]                                              ;
; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit                           ; Lost fanout                                                                                            ;
; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0]                                              ; Lost fanout                                                                                            ;
; UART_Controller:UART_Controller1|uart_rx_bit                                               ; Lost fanout                                                                                            ;
; UART_Controller:UART_Controller1|uart_rx_bit_tick                                          ; Lost fanout                                                                                            ;
; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit                             ; Lost fanout                                                                                            ;
; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data                                 ; Lost fanout                                                                                            ;
; UART_Controller:UART_Controller1|uart_rx_filter[0,1]                                       ; Lost fanout                                                                                            ;
; UART_Controller:UART_Controller1|rx_baud_tick                                              ; Lost fanout                                                                                            ;
; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0..3]                                 ; Lost fanout                                                                                            ;
; UART_Controller:UART_Controller1|uart_rx_count[0..2]                                       ; Lost fanout                                                                                            ;
; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit                            ; Lost fanout                                                                                            ;
; UART_Link:UART_Link1|iob_sdram_cmd_data_in[0..31]                                          ; Lost fanout                                                                                            ;
; UART_Controller:UART_Controller1|uart_rx_data_sr[1]                                        ; Lost fanout                                                                                            ;
; UART_Controller:UART_Controller1|rx_baud_counter[0..5]                                     ; Lost fanout                                                                                            ;
; UART_Controller:UART_Controller1|uart_rx_data_sr[0]                                        ; Lost fanout                                                                                            ;
; UART_Link:UART_Link1|fmem_pages_loaded[22..31]                                             ; Lost fanout                                                                                            ;
; UART_Link:UART_Link1|iob_fmem_instruction[3]                                               ; Stuck at GND due to stuck port data_in                                                                 ;
; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[3]                                   ; Stuck at GND due to stuck port data_in                                                                 ;
; Total Number of Removed Registers = 2463                                                   ;                                                                                                        ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                      ;
+-----------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------+
; Register name                                                   ; Reason for Removal        ; Registers Removed due to This Register                                             ;
+-----------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------+
; UART_Link:UART_Link1|fmem_write_enable_next_state.s_ctrl_switch ; Stuck at GND              ; UART_Link:UART_Link1|fmem_wait_next_state.s_ctrl_switch,                           ;
;                                                                 ; due to stuck port data_in ; UART_Link:UART_Link1|state.s_rxing, UART_Link:UART_Link1|carrier_buffer[1][1],     ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[2][1],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[3][1],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[1][2],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[2][2],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[3][2],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[1][3],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[2][3],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[3][3],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[1][4],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[2][4],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[3][4],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[1][5],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[2][5],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[3][5],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[1][6],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[2][6],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[3][6],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[1][7],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[2][7],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[3][7],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_sz_latch[0],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_sz_latch[1],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_sz_latch[2],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_sz_latch[3],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_sz_latch[4],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_sz_latch[5],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_sz_latch[6],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_sz_latch[7],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_magic_ctr, UART_Link:UART_Link1|carrier_buffer[1][0], ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[2][0],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[3][0],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|state.s_sdram_read_wait,                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|state.s_ctrl_switch,                                          ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[6][1],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[5][1],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[6][2],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[5][2],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[6][3],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[5][3],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[6][4],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[5][4],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[6][5],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[5][5],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[6][6],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[5][6],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[6][7],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[5][7],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[0][1],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[0][0],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[0][2],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[0][3],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[0][4],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[0][5],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[0][6],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[0][7],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[4][0],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[4][1],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[4][7],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[4][6],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[4][5],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[4][4],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[4][2],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[4][3],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[6][0],                                         ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer[5][0], UART_Link:UART_Link1|state.s_txing,     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_uart_writedata[1],                                        ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_uart_writedata[2],                                        ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_uart_writedata[3],                                        ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_uart_writedata[4],                                        ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_uart_writedata[5],                                        ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_uart_writedata[6],                                        ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_uart_writedata[7], UART_Link:UART_Link1|tx_fsm_state[0],  ;
;                                                                 ;                           ; UART_Link:UART_Link1|tx_fsm_state[1], UART_Link:UART_Link1|iob_uart_writedata[0],  ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[1],                                   ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[2],                                   ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[3],                                   ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[4],                                   ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[5],                                   ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[6],                                   ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[7],                                   ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[8],                                   ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[9],                                   ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[10],                                  ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[11],                                  ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[12],                                  ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[13],                                  ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[14],                                  ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[15],                                  ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[16],                                  ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[17],                                  ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[18],                                  ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[19],                                  ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[20],                                  ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[21],                                  ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[22],                                  ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[23],                                  ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[24],                                  ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[25],                                  ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[26],                                  ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[27],                                  ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[28],                                  ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[29],                                  ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[30],                                  ;
;                                                                 ;                           ; UART_Link:UART_Link1|carrier_buffer_fill_ctr[31],                                  ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_uart_write,                                               ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|uart_rx_data_in_ack,                              ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|uart_tx_data_vec[7],                              ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|uart_tx_data_vec[6],                              ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|uart_tx_data_vec[5],                              ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|uart_tx_data_vec[4],                              ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|uart_tx_data_vec[3],                              ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|uart_tx_data_vec[2],                              ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|uart_tx_data_vec[1],                              ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|uart_tx_data_vec[0],                              ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|uart_tx_state.tx_send_start_bit                   ;
; UART_Link:UART_Link1|data_buffer_sz_latch[10]                   ; Stuck at GND              ; UART_Link:UART_Link1|uart_controlling,                                             ;
;                                                                 ; due to stuck port data_in ; DRAM_Controller:DRAM_Controller1|save_d_in[0],                                     ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[16],                                    ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[1],                                     ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[17],                                    ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[2],                                     ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[18],                                    ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[3],                                     ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[19],                                    ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[4],                                     ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[20],                                    ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[5],                                     ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[21],                                    ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[6],                                     ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[22],                                    ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[7],                                     ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[23],                                    ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[8],                                     ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[24],                                    ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[9],                                     ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[25],                                    ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[10],                                    ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[26],                                    ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[11],                                    ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[27],                                    ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[12],                                    ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[28],                                    ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[13],                                    ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[29],                                    ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[14],                                    ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[30],                                    ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[15],                                    ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|save_d_in[31],                                    ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer[24], UART_Link:UART_Link1|data_buffer[25],        ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer[26], UART_Link:UART_Link1|data_buffer[27],        ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer[28], UART_Link:UART_Link1|data_buffer[29],        ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer[30], UART_Link:UART_Link1|data_buffer[31],        ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[31],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[30],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[29],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[28],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[27],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[26],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[25],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[24],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[23],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[22],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[21],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[20],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[19],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[18],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[17],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[16],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[15],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[14],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[13],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[12],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[11],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[10],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[9],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[8],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[0],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[1],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[2],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[3],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[4],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[5],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[6],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|data_buffer_fill_ctr[7],                                      ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_byte_en[0],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[0],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[16],                                    ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[1],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[17],                                    ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[2],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[18],                                    ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[3],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[19],                                    ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[4],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[20],                                    ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[5],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[21],                                    ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[6],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[22],                                    ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[7],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[23],                                    ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[8],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[24],                                    ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[9],                                     ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[25],                                    ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[10],                                    ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[26],                                    ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[11],                                    ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[27],                                    ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[12],                                    ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[28],                                    ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[13],                                    ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[29],                                    ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[14],                                    ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[30],                                    ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[15],                                    ;
;                                                                 ;                           ; UART_Link:UART_Link1|iob_sdram_cmd_data_in[31]                                     ;
; FISC:FISC_CORE|Memory_Handler:Memory_Handler1|sdram_cmd_wr      ; Stuck at GND              ; DRAM_Controller:DRAM_Controller1|save_wr,                                          ;
;                                                                 ; due to stuck port data_in ; DRAM_Controller:DRAM_Controller1|iob_data[0],                                      ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|iob_data[1],                                      ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|iob_data[2],                                      ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|iob_data[3],                                      ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|iob_data[4],                                      ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|iob_data[5],                                      ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|iob_data[6],                                      ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|iob_data[7],                                      ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|iob_data[8],                                      ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|iob_data[9],                                      ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|iob_data[10],                                     ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|iob_data[11],                                     ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|iob_data[12],                                     ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|iob_data[13],                                     ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|iob_data[14],                                     ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|iob_data[15],                                     ;
;                                                                 ;                           ; DRAM_Controller:DRAM_Controller1|iob_dq_hiz[0]                                     ;
; UART_Controller:UART_Controller1|uart_rx_bit                    ; Lost Fanouts              ; UART_Controller:UART_Controller1|uart_rx_filter[0],                                ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|uart_rx_filter[1],                                ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|rx_baud_tick,                                     ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|uart_rx_data_sr[1],                               ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|rx_baud_counter[0],                               ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|rx_baud_counter[1],                               ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|rx_baud_counter[2],                               ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|rx_baud_counter[3],                               ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|rx_baud_counter[4],                               ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|rx_baud_counter[5],                               ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|uart_rx_data_sr[0]                                ;
; UART_Controller:UART_Controller1|uart_rx_bit_tick               ; Lost Fanouts              ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[0],                           ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[1],                           ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[2],                           ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|uart_rx_bit_spacing[3],                           ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_start_bit                    ;
; UART_Controller:UART_Controller1|uart_rx_count[2]               ; Lost Fanouts              ; UART_Controller:UART_Controller1|uart_rx_count[0],                                 ;
;                                                                 ;                           ; UART_Controller:UART_Controller1|uart_rx_count[1]                                  ;
; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|alu_overf         ; Stuck at GND              ; FISC:FISC_CORE|Flags:Flags1|overf_flag_reg                                         ;
;                                                                 ; due to stuck port data_in ;                                                                                    ;
; DRAM_Controller:DRAM_Controller1|state.s_write_2                ; Stuck at GND              ; DRAM_Controller:DRAM_Controller1|state.s_write_3                                   ;
;                                                                 ; due to stuck port data_in ;                                                                                    ;
; UART_Controller:UART_Controller1|uart_rx_state.rx_get_stop_bit  ; Lost Fanouts              ; UART_Controller:UART_Controller1|uart_rx_state.rx_get_data                         ;
; UART_Link:UART_Link1|iob_fmem_instruction[3]                    ; Stuck at GND              ; FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[3]                           ;
;                                                                 ; due to stuck port data_in ;                                                                                    ;
+-----------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5458  ;
; Number of registers using Synchronous Clear  ; 119   ;
; Number of registers using Synchronous Load   ; 86    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2892  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------+
; Inverted Register Statistics                                      ;
+---------------------------------------------------------+---------+
; Inverted Register                                       ; Fan out ;
+---------------------------------------------------------+---------+
; DRAM_Controller:DRAM_Controller1|iob_command[0]         ; 1       ;
; DRAM_Controller:DRAM_Controller1|iob_command[1]         ; 1       ;
; DRAM_Controller:DRAM_Controller1|iob_command[2]         ; 1       ;
; UART_Controller:UART_Controller1|uart_tx_data           ; 2       ;
; FLASHMEM_Controller:FLASHMEM_Controller1|iob_flash_cs   ; 3       ;
; DRAM_Controller:DRAM_Controller1|startup_wait_count[2]  ; 5       ;
; DRAM_Controller:DRAM_Controller1|startup_wait_count[4]  ; 5       ;
; DRAM_Controller:DRAM_Controller1|startup_wait_count[5]  ; 2       ;
; DRAM_Controller:DRAM_Controller1|startup_wait_count[6]  ; 2       ;
; DRAM_Controller:DRAM_Controller1|startup_wait_count[8]  ; 2       ;
; DRAM_Controller:DRAM_Controller1|startup_wait_count[9]  ; 2       ;
; DRAM_Controller:DRAM_Controller1|startup_wait_count[10] ; 2       ;
; DRAM_Controller:DRAM_Controller1|startup_wait_count[13] ; 2       ;
; pause_cpu                                               ; 3       ;
; UART_Link:UART_Link1|sdram_write_wait_ctr[1]            ; 2       ;
; Total number of inverted registers = 15                 ;         ;
+---------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_synth|FLASHMEM_Controller:FLASHMEM_Controller1|flash_opcode[1]                                          ;
; 3:1                ; 63 bits   ; 126 LEs       ; 63 LEs               ; 63 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1|latched_addr[15]       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top_synth|UART_Controller:UART_Controller1|uart_rx_data_vec[6]                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_synth|UART_Link:UART_Link1|carrier_buffer[3][5]                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_synth|UART_Link:UART_Link1|carrier_buffer[2][0]                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_synth|UART_Link:UART_Link1|carrier_buffer[1][7]                                                         ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top_synth|UART_Controller:UART_Controller1|tx_baud_counter[1]                                               ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_synth|UART_Controller:UART_Controller1|rx_baud_counter[3]                                               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_synth|UART_Controller:UART_Controller1|uart_rx_bit_spacing[3]                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_synth|UART_Controller:UART_Controller1|uart_rx_count[1]                                                 ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[27]                                      ;
; 4:1                ; 63 bits   ; 126 LEs       ; 126 LEs              ; 0 LEs                  ; Yes        ; |top_synth|FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|pc_out[10]                                              ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |top_synth|DRAM_Controller:DRAM_Controller1|iob_data[15]                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|data_out[28]                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|data_out[10]                            ;
; 4:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |top_synth|UART_Link:UART_Link1|iob_fmem_address[17]                                                         ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |top_synth|UART_Controller:UART_Controller1|uart_tx_data_vec[5]                                              ;
; 33:1               ; 64 bits   ; 1408 LEs      ; 1408 LEs             ; 0 LEs                  ; Yes        ; |top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|outA[12]                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top_synth|UART_Link:UART_Link1|iob_fmem_instruction[2]                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |top_synth|UART_Link:UART_Link1|iob_fmem_instruction[1]                                                      ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top_synth|UART_Link:UART_Link1|carrier_buffer[6][4]                                                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top_synth|UART_Link:UART_Link1|carrier_buffer[5][4]                                                         ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |top_synth|UART_Link:UART_Link1|carrier_buffer[4][0]                                                         ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |top_synth|UART_Controller:UART_Controller1|uart_tx_count[2]                                                 ;
; 17:1               ; 8 bits    ; 88 LEs        ; 88 LEs               ; 0 LEs                  ; Yes        ; |top_synth|UART_Link:UART_Link1|iob_uart_writedata[1]                                                        ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |top_synth|UART_Link:UART_Link1|data_buffer[24]                                                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |top_synth|UART_Link:UART_Link1|carrier_buffer[0][4]                                                         ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |top_synth|UART_Link:UART_Link1|data_buffer[36]                                                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |top_synth|UART_Link:UART_Link1|data_buffer[40]                                                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |top_synth|UART_Link:UART_Link1|data_buffer[54]                                                              ;
; 10:1               ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |top_synth|UART_Link:UART_Link1|data_buffer[58]                                                              ;
; 11:1               ; 32 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |top_synth|UART_Link:UART_Link1|data_buffer_fill_ctr[28]                                                     ;
; 10:1               ; 32 bits   ; 192 LEs       ; 32 LEs               ; 160 LEs                ; Yes        ; |top_synth|FLASHMEM_Controller:FLASHMEM_Controller1|shift_reg_idx[26]                                        ;
; 13:1               ; 32 bits   ; 256 LEs       ; 64 LEs               ; 192 LEs                ; Yes        ; |top_synth|UART_Link:UART_Link1|carrier_buffer_fill_ctr[14]                                                  ;
; 13:1               ; 2 bits    ; 16 LEs        ; 6 LEs                ; 10 LEs                 ; Yes        ; |top_synth|UART_Link:UART_Link1|data_buffer[1]                                                               ;
; 13:1               ; 6 bits    ; 48 LEs        ; 18 LEs               ; 30 LEs                 ; Yes        ; |top_synth|UART_Link:UART_Link1|data_buffer[4]                                                               ;
; 13:1               ; 8 bits    ; 64 LEs        ; 24 LEs               ; 40 LEs                 ; Yes        ; |top_synth|UART_Link:UART_Link1|data_buffer[8]                                                               ;
; 13:1               ; 7 bits    ; 56 LEs        ; 21 LEs               ; 35 LEs                 ; Yes        ; |top_synth|UART_Link:UART_Link1|data_buffer[18]                                                              ;
; 12:1               ; 8 bits    ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|data_out[2]                             ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[0][6]   ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[1][6]   ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[2][6]   ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[3][1]   ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[4][6]   ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[5][6]   ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[6][6]   ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[7][6]   ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[8][7]   ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[9][7]   ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[10][6]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[11][5]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[12][2]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[13][2]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[14][1]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[15][1]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[16][4]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[17][0]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[18][3]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[19][2]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[20][6]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[21][4]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[22][0]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[23][7]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[24][1]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[25][3]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[26][5]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[27][6]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[28][4]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[29][4]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[30][7]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[31][5]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[32][6]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[33][5]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[34][2]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[35][0]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[36][6]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[37][2]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[38][6]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[39][6]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[40][2]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[41][6]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[42][5]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[43][1]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[44][7]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[45][5]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[46][6]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[47][3]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[48][0]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[49][5]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[50][0]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[51][7]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[52][7]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[53][7]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[54][0]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[55][2]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[56][5]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[57][2]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[58][7]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[59][5]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[60][6]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[61][2]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[62][4]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[63][0]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[64][0]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[65][5]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[66][7]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[67][3]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[68][3]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[69][3]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[70][3]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[71][3]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[72][7]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[73][3]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[74][5]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[75][1]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[76][7]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[77][7]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[78][0]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[79][3]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[80][2]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[81][2]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[82][2]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[83][2]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[84][2]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[85][0]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[86][2]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[87][2]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[88][5]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[89][3]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[90][0]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[91][0]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[92][5]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[93][1]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[94][4]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[95][7]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[96][4]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[97][5]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[98][7]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[99][7]  ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[100][7] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[101][7] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[102][7] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[103][6] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[104][6] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[105][3] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[106][6] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[107][7] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[108][2] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[109][1] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[110][7] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[111][5] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[112][4] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[113][6] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[114][6] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[115][5] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[116][4] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[117][2] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[118][0] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[119][1] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[120][0] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[121][0] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[122][5] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[123][5] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[124][5] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[125][5] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[126][7] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[127][7] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[128][7] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[129][4] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[130][2] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[131][2] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[132][5] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[133][7] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[134][0] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[135][3] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[136][2] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[137][6] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[138][6] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[139][6] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[140][6] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[141][6] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[142][6] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[143][6] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[144][0] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[145][2] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[146][7] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[147][2] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[148][5] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[149][2] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[150][5] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[151][7] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[152][4] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[153][5] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[154][1] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[155][3] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[156][7] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[157][1] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[158][0] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[159][1] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[160][1] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[161][3] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[162][6] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[163][3] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[164][3] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[165][5] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[166][2] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[167][5] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[168][7] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[169][1] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[170][4] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[171][0] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[172][6] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[173][5] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[174][3] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[175][1] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[176][7] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[177][6] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[178][6] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[179][6] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[180][2] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[181][2] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[182][2] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[183][2] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[184][2] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[185][4] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[186][4] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[187][0] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[188][0] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[189][7] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[190][2] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[191][0] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[192][3] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[193][7] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[194][0] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[195][5] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[196][5] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[197][7] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[198][2] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[199][3] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[200][5] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[201][3] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[202][6] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[203][6] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[204][3] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[205][7] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[206][0] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[207][2] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[208][1] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[209][1] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[210][3] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[211][3] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[212][2] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[213][3] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[214][7] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[215][7] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[216][7] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[217][7] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[218][7] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[219][2] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[220][6] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[221][0] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[222][0] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[223][5] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[224][0] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[225][1] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[226][7] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[227][0] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[228][0] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[229][4] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[230][0] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[231][1] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[232][6] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[233][2] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[234][4] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[235][3] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[236][3] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[237][3] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[238][3] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[239][0] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[240][4] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[241][4] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[242][4] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[243][5] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[244][3] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[245][4] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[246][3] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[247][2] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[248][2] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[249][1] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[250][2] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[251][7] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[252][7] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[253][3] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[254][7] ;
; 19:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|memory[255][7] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_synth|UART_Controller:UART_Controller1|uart_rx_data_sr[0]                                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; No         ; |top_synth|DRAM_Controller:DRAM_Controller1|iob_address                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_synth|DRAM_Controller:DRAM_Controller1|state                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|decode_forw[1]                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|func_reg                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[12]                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_synth|DRAM_Controller:DRAM_Controller1|iob_command                                                      ;
; 4:1                ; 56 bits   ; 112 LEs       ; 112 LEs              ; 0 LEs                  ; No         ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|Mux49          ;
; 3:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |top_synth|FISC:FISC_CORE|ex_srcA[51]                                                                        ;
; 3:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |top_synth|FISC:FISC_CORE|ex_srcB[11]                                                                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; No         ; |top_synth|UART_Link:UART_Link1|fmem_write_enable_next_state                                                 ;
; 3:1                ; 61 bits   ; 122 LEs       ; 122 LEs              ; 0 LEs                  ; No         ; |top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Add1                                                  ;
; 9:1                ; 62 bits   ; 372 LEs       ; 186 LEs              ; 186 LEs                ; No         ; |top_synth|FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|new_pc_reg[45]                                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[25]                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[18]                                      ;
; 32:1               ; 64 bits   ; 1344 LEs      ; 1344 LEs             ; 0 LEs                  ; No         ; |top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|RegFile:RegFile1|Mux134                               ;
; 6:1                ; 24 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|Mux50          ;
; 6:1                ; 24 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|Mux49          ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[11]                                      ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[6]                                       ;
; 6:1                ; 6 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; No         ; |top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[2]                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|seg_start.raddr_a[3]             ;
; 33:1               ; 64 bits   ; 1408 LEs      ; 1408 LEs             ; 0 LEs                  ; No         ; |top_synth|FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|RegFile:RegFile1|outB[20]                             ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|Mux51          ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|Mux49          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top_synth|UART_Link:UART_Link1|fmem_write_enable_next_state                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |top_synth|FLASHMEM_Controller:FLASHMEM_Controller1|Selector49                                               ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |top_synth|UART_Controller:UART_Controller1|uart_tx_state                                                    ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |top_synth|UART_Controller:UART_Controller1|uart_rx_state                                                    ;
; 8:1                ; 56 bits   ; 280 LEs       ; 280 LEs              ; 0 LEs                  ; No         ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|Mux50          ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|Mux55          ;
; 8:1                ; 8 bits    ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|Mux50          ;
; 6:1                ; 17 bits   ; 68 LEs        ; 34 LEs               ; 34 LEs                 ; No         ; |top_synth|UART_Link:UART_Link1|fmem_wait_next_state                                                         ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |top_synth|DRAM_Controller:DRAM_Controller1|state                                                            ;
; 9:1                ; 8 bits    ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|Mux4           ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |top_synth|FLASHMEM_Controller:FLASHMEM_Controller1|trans_state                                              ;
; 16:1               ; 56 bits   ; 560 LEs       ; 560 LEs              ; 0 LEs                  ; No         ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|Mux51          ;
; 71:1               ; 15 bits   ; 705 LEs       ; 135 LEs              ; 570 LEs                ; No         ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[24]                         ;
; 72:1               ; 8 bits    ; 384 LEs       ; 80 LEs               ; 304 LEs                ; No         ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[14]                         ;
; 73:1               ; 4 bits    ; 192 LEs       ; 40 LEs               ; 152 LEs                ; No         ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[5]                          ;
; 74:1               ; 2 bits    ; 98 LEs        ; 22 LEs               ; 76 LEs                 ; No         ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[3]                          ;
; 21:1               ; 16 bits   ; 224 LEs       ; 128 LEs              ; 96 LEs                 ; No         ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[37]                         ;
; 22:1               ; 8 bits    ; 112 LEs       ; 72 LEs               ; 40 LEs                 ; No         ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[53]                         ;
; 23:1               ; 4 bits    ; 60 LEs        ; 36 LEs               ; 24 LEs                 ; No         ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[57]                         ;
; 24:1               ; 2 bits    ; 32 LEs        ; 20 LEs               ; 12 LEs                 ; No         ; |top_synth|FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[61]                         ;
; 276:1              ; 7 bits    ; 1288 LEs      ; 14 LEs               ; 1274 LEs               ; No         ; |top_synth|UART_Link:UART_Link1|state                                                                        ;
; 278:1              ; 2 bits    ; 370 LEs       ; 4 LEs                ; 366 LEs                ; No         ; |top_synth|UART_Link:UART_Link1|state                                                                        ;
; 32:1               ; 8 bits    ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; No         ; |top_synth|FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|Mux49          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20833                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 65                    ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 24                    ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_Controller:UART_Controller1 ;
+-----------------+----------+--------------------------------------------------+
; Parameter Name  ; Value    ; Type                                             ;
+-----------------+----------+--------------------------------------------------+
; baud            ; 128000   ; Signed Integer                                   ;
; clock_frequency ; 48000000 ; Signed Integer                                   ;
+-----------------+----------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                          ;
+------------------------+----------------+-------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                       ;
; LPM_WIDTHD             ; 32             ; Untyped                                                                       ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                       ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                       ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                       ;
; CBXI_PARAMETER         ; lpm_divide_92p ; Untyped                                                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                ;
+------------------------+----------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 31           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 31           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 62           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 62           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_3dt     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                   ;
+------------------------------------------------+--------------+--------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                         ;
; LPM_WIDTHA                                     ; 32           ; Untyped                                                ;
; LPM_WIDTHB                                     ; 32           ; Untyped                                                ;
; LPM_WIDTHP                                     ; 64           ; Untyped                                                ;
; LPM_WIDTHR                                     ; 64           ; Untyped                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                ;
; LATENCY                                        ; 0            ; Untyped                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                ;
; CBXI_PARAMETER                                 ; mult_46t     ; Untyped                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                ;
+------------------------------------------------+--------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                          ;
+------------------------+----------------+-------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                                                       ;
; LPM_WIDTHD             ; 32             ; Untyped                                                                       ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                       ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                       ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                       ;
; CBXI_PARAMETER         ; lpm_divide_92p ; Untyped                                                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                ;
+------------------------+----------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20833                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                ;
+---------------------------------------+-----------------------------------------------------------------------+
; Name                                  ; Value                                                                 ;
+---------------------------------------+-----------------------------------------------------------------------+
; Number of entity instances            ; 2                                                                     ;
; Entity Instance                       ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 31                                                                    ;
;     -- LPM_WIDTHB                     ; 31                                                                    ;
;     -- LPM_WIDTHP                     ; 62                                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                    ;
;     -- USE_EAB                        ; OFF                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                    ;
; Entity Instance                       ; FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 32                                                                    ;
;     -- LPM_WIDTHB                     ; 32                                                                    ;
;     -- LPM_WIDTHP                     ; 64                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                    ;
;     -- USE_EAB                        ; OFF                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                    ;
+---------------------------------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "FISC:FISC_CORE|Memory_Handler:Memory_Handler1" ;
+-------------+-------+----------+------------------------------------------+
; Port        ; Type  ; Severity ; Details                                  ;
+-------------+-------+----------+------------------------------------------+
; start_trans ; Input ; Info     ; Stuck at VCC                             ;
+-------------+-------+----------+------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1" ;
+------------+-------+----------+-------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                               ;
+------------+-------+----------+-------------------------------------------------------+
; mem_flush  ; Input ; Info     ; Stuck at GND                                          ;
; mem_freeze ; Input ; Info     ; Stuck at GND                                          ;
+------------+-------+----------+-------------------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1" ;
+-----------+-------+----------+--------------------------------------------+
; Port      ; Type  ; Severity ; Details                                    ;
+-----------+-------+----------+--------------------------------------------+
; ex_flush  ; Input ; Info     ; Stuck at GND                               ;
; ex_freeze ; Input ; Info     ; Stuck at GND                               ;
+-----------+-------+----------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1"                                                               ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                             ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; microcode_ctrl[32..14]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; microcode_ctrl[12..9]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; microcode_ctrl[3]           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; microcode_ctrl_early[32..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; microcode_ctrl_early[2..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; id_freeze                   ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Port Connectivity Checks: "FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1" ;
+-----------+-------+----------+----------------------------------------+
; Port      ; Type  ; Severity ; Details                                ;
+-----------+-------+----------+----------------------------------------+
; if_freeze ; Input ; Info     ; Stuck at GND                           ;
+-----------+-------+----------+----------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 51                          ;
; cycloneiii_ff         ; 5458                        ;
;     ENA               ; 2797                        ;
;     ENA SCLR          ; 33                          ;
;     ENA SCLR SLD      ; 62                          ;
;     SCLR              ; 24                          ;
;     SLD               ; 24                          ;
;     plain             ; 2518                        ;
; cycloneiii_io_ibuf    ; 16                          ;
; cycloneiii_io_obuf    ; 16                          ;
; cycloneiii_lcell_comb ; 30354                       ;
;     arith             ; 1466                        ;
;         2 data inputs ; 208                         ;
;         3 data inputs ; 1258                        ;
;     normal            ; 28888                       ;
;         0 data inputs ; 63                          ;
;         1 data inputs ; 25                          ;
;         2 data inputs ; 978                         ;
;         3 data inputs ; 5870                        ;
;         4 data inputs ; 21952                       ;
; cycloneiii_mac_mult   ; 6                           ;
; cycloneiii_mac_out    ; 6                           ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 159.60                      ;
; Average LUT depth     ; 25.25                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:08:48     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Fri Nov 25 10:05:00 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FISC -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/memory_handler.vhd
    Info (12022): Found design unit 1: Memory_Handler-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/memory_handler.vhd Line: 24
    Info (12023): Found entity 1: Memory_Handler File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/memory_handler.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file flashmem_controller_pagewide.vhd
    Info (12022): Found design unit 1: FLASHMEM_Controller_PageWide-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/flashmem_controller_pagewide.vhd Line: 27
    Info (12023): Found entity 1: FLASHMEM_Controller_PageWide File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/flashmem_controller_pagewide.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/synth/altera/flashmem_controller.vhd
    Info (12022): Found design unit 1: FLASHMEM_Controller-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/flashmem_controller.vhd Line: 27
    Info (12023): Found entity 1: FLASHMEM_Controller File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/flashmem_controller.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/synth/altera/uart_link.vhd
    Info (12022): Found design unit 1: UART_Link-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_link.vhd Line: 48
    Info (12023): Found entity 1: UART_Link File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_link.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/synth/altera/uart_controller.vhd
    Info (12022): Found design unit 1: UART_Controller-rtl File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_controller.vhd Line: 50
    Info (12023): Found entity 1: UART_Controller File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_controller.vhd Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/synth/altera/dram_controller.vhd
    Info (12022): Found design unit 1: DRAM_Controller-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/dram_controller.vhd Line: 40
    Info (12023): Found entity 1: DRAM_Controller File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/dram_controller.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file miosystem_tb.vhd
    Info (12022): Found design unit 1: MIOSystem_tb-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/miosystem_tb.vhd Line: 63
    Info (12023): Found entity 1: MIOSystem_tb File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/miosystem_tb.vhd Line: 7
Info (12021): Found 6 design units, including 3 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/l1_icache.vhd
    Info (12022): Found design unit 1: L1_ICache_Way-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/l1_icache.vhd Line: 18
    Info (12022): Found design unit 2: L1_ICache_Set-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/l1_icache.vhd Line: 61
    Info (12022): Found design unit 3: L1_ICache-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/l1_icache.vhd Line: 113
    Info (12023): Found entity 1: L1_ICache_Way File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/l1_icache.vhd Line: 5
    Info (12023): Found entity 2: L1_ICache_Set File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/l1_icache.vhd Line: 46
    Info (12023): Found entity 3: L1_ICache File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/l1_icache.vhd Line: 91
Info (12021): Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/flags.vhd
    Info (12022): Found design unit 1: Flags-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/flags.vhd Line: 19
    Info (12023): Found entity 1: Flags File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/flags.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/stage5_writeback.vhd
    Info (12022): Found design unit 1: Stage5_Writeback-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage5_writeback.vhd Line: 15
    Info (12023): Found entity 1: Stage5_Writeback File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage5_writeback.vhd Line: 5
Info (12021): Found 4 design units, including 2 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/stage4_memory_access.vhd
    Info (12022): Found design unit 1: Data_Memory-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 23
    Info (12022): Found design unit 2: Stage4_Memory_Access-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 128
    Info (12023): Found entity 1: Data_Memory File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 11
    Info (12023): Found entity 2: Stage4_Memory_Access File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 103
Info (12021): Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/stage3_execute.vhd
    Info (12022): Found design unit 1: Stage3_Execute-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage3_execute.vhd Line: 46
    Info (12023): Found entity 1: Stage3_Execute File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage3_execute.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/alu.vhd
    Info (12022): Found design unit 1: ALU-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 21
    Info (12023): Found entity 1: ALU File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/registers.vhd
    Info (12022): Found design unit 1: RegFile-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/registers.vhd Line: 24
    Info (12023): Found entity 1: RegFile File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/registers.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/top_synth.vhd
    Info (12022): Found design unit 1: top_synth-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd Line: 61
    Info (12023): Found entity 1: top_synth File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/stage2_decode.vhd
    Info (12022): Found design unit 1: Stage2_Decode-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 43
    Info (12023): Found entity 1: Stage2_Decode File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 8
Info (12021): Found 4 design units, including 2 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/stage1_fetch.vhd
    Info (12022): Found design unit 1: Program_Counter-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd Line: 16
    Info (12022): Found design unit 2: Stage1_Fetch-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd Line: 57
    Info (12023): Found entity 1: Program_Counter File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd Line: 6
    Info (12023): Found entity 2: Stage1_Fetch File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd Line: 39
Info (12021): Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/microcode.vhd
    Info (12022): Found design unit 1: Microcode-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 17
    Info (12023): Found entity 1: Microcode File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/fisc.vhd
    Info (12022): Found design unit 1: FISC-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 23
    Info (12023): Found entity 1: FISC File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 5
Info (12021): Found 1 design units, including 0 entities, in source file /users/miguel/dropbox/university_modules/computer_systems_engineering_-_year_3/singleton_meng_year_3_project/4-development/fisc/rtl/defines.vhd
    Info (12022): Found design unit 1: FISC_DEFINES File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/defines.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file dram_controller_tb.vhd
    Info (12022): Found design unit 1: dram_controller_tb-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/dram_controller_tb.vhd Line: 56
    Info (12023): Found entity 1: dram_controller_tb File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/dram_controller_tb.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/pll.vhd Line: 53
    Info (12023): Found entity 1: pll File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/pll.vhd Line: 43
Info (12021): Found 4 design units, including 2 entities, in source file iobuf.vhd
    Info (12022): Found design unit 1: iobuf_iobuf_bidir_p1p-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/iobuf.vhd Line: 57
    Info (12022): Found design unit 2: iobuf-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/iobuf.vhd Line: 144
    Info (12023): Found entity 1: iobuf_iobuf_bidir_p1p File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/iobuf.vhd Line: 47
    Info (12023): Found entity 2: iobuf File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/iobuf.vhd Line: 133
Info (12021): Found 2 design units, including 1 entities, in source file uart_controller_tb.vhd
    Info (12022): Found design unit 1: UART_Controller_tb-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/uart_controller_tb.vhd Line: 17
    Info (12023): Found entity 1: UART_Controller_tb File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/uart_controller_tb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file flashmem_controller_tb.vhdl
    Info (12022): Found design unit 1: FLASHMEM_Controller_tb-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/flashmem_controller_tb.vhdl Line: 20
    Info (12023): Found entity 1: FLASHMEM_Controller_tb File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/flashmem_controller_tb.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file flash_memory_loader.vhdl
    Info (12022): Found design unit 1: Flash_Memory_Loader-RTL File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/flash_memory_loader.vhdl Line: 20
    Info (12023): Found entity 1: Flash_Memory_Loader File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/flash_memory_loader.vhdl Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rom_8x8192.vhd
    Info (12022): Found design unit 1: rom_8x8192-SYN File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/rom_8x8192.vhd Line: 53
    Info (12023): Found entity 1: rom_8x8192 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/rom_8x8192.vhd Line: 43
Info (12127): Elaborating entity "top_synth" for the top level hierarchy
Info (12128): Elaborating entity "FISC" for hierarchy "FISC:FISC_CORE" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd Line: 148
Warning (10540): VHDL Signal Declaration warning at fisc.vhd(42): used explicit default value for signal "if_freeze" because signal was never assigned a value File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 42
Warning (10540): VHDL Signal Declaration warning at fisc.vhd(56): used explicit default value for signal "id_freeze" because signal was never assigned a value File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 56
Warning (10540): VHDL Signal Declaration warning at fisc.vhd(79): used explicit default value for signal "ex_flush" because signal was never assigned a value File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 79
Warning (10540): VHDL Signal Declaration warning at fisc.vhd(80): used explicit default value for signal "ex_freeze" because signal was never assigned a value File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 80
Warning (10540): VHDL Signal Declaration warning at fisc.vhd(93): used explicit default value for signal "mem_flush" because signal was never assigned a value File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 93
Warning (10540): VHDL Signal Declaration warning at fisc.vhd(94): used explicit default value for signal "mem_freeze" because signal was never assigned a value File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 94
Warning (10540): VHDL Signal Declaration warning at fisc.vhd(125): used explicit default value for signal "l1_ic_request_data" because signal was never assigned a value File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 125
Warning (10631): VHDL Process Statement warning at fisc.vhd(263): inferring latch(es) for signal or variable "clk_old_edge", which holds its previous value in one or more paths through the process File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 263
Info (10041): Inferred latch for "clk_old_edge" at fisc.vhd(263) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 263
Info (10041): Inferred latch for "ex_srcB[0]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[1]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[2]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[3]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[4]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[5]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[6]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[7]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[8]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[9]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[10]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[11]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[12]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[13]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[14]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[15]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[16]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[17]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[18]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[19]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[20]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[21]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[22]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[23]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[24]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[25]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[26]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[27]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[28]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[29]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[30]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[31]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[32]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[33]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[34]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[35]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[36]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[37]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[38]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[39]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[40]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[41]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[42]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[43]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[44]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[45]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[46]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[47]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[48]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[49]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[50]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[51]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[52]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[53]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[54]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[55]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[56]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[57]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[58]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[59]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[60]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[61]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[62]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcB[63]" at fisc.vhd(209) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (10041): Inferred latch for "ex_srcA[0]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[1]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[2]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[3]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[4]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[5]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[6]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[7]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[8]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[9]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[10]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[11]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[12]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[13]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[14]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[15]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[16]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[17]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[18]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[19]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[20]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[21]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[22]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[23]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[24]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[25]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[26]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[27]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[28]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[29]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[30]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[31]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[32]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[33]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[34]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[35]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[36]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[37]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[38]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[39]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[40]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[41]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[42]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[43]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[44]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[45]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[46]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[47]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[48]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[49]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[50]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[51]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[52]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[53]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[54]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[55]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[56]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[57]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[58]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[59]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[60]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[61]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[62]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (10041): Inferred latch for "ex_srcA[63]" at fisc.vhd(208) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Info (12128): Elaborating entity "Stage1_Fetch" for hierarchy "FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 156
Warning (10036): Verilog HDL or VHDL warning at stage1_fetch.vhd(59): object "pc_wr_reg" assigned a value but never read File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd Line: 59
Info (12128): Elaborating entity "Program_Counter" for hierarchy "FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|Program_Counter:Program_Counter1" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd Line: 64
Info (12128): Elaborating entity "Stage2_Decode" for hierarchy "FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 158
Warning (10036): Verilog HDL or VHDL warning at stage2_decode.vhd(52): object "reg1_zero_flag" assigned a value but never read File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 52
Info (10041): Inferred latch for "sign_ext_reg[0]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[1]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[2]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[3]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[4]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[5]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[6]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[7]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[8]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[9]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[10]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[11]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[12]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[13]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[14]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[15]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[16]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[17]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[18]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[19]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[20]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[21]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[22]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[23]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[24]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[25]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[26]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[27]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[28]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[29]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[30]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[31]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[32]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[33]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[34]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[35]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[36]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[37]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[38]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[39]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[40]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[41]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[42]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[43]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[44]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[45]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[46]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[47]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[48]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[49]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[50]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[51]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[52]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[53]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[54]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[55]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[56]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[57]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[58]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[59]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[60]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[61]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[62]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "sign_ext_reg[63]" at stage2_decode.vhd(105) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
Info (10041): Inferred latch for "pc_src" at stage2_decode.vhd(81) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 81
Info (12128): Elaborating entity "Microcode" for hierarchy "FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 65
Warning (10036): Verilog HDL or VHDL warning at microcode.vhd(158): object "eos" assigned a value but never read File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 158
Info (12128): Elaborating entity "RegFile" for hierarchy "FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|RegFile:RegFile1" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 68
Info (12128): Elaborating entity "Stage3_Execute" for hierarchy "FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 160
Info (12128): Elaborating entity "ALU" for hierarchy "FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage3_execute.vhd Line: 57
Info (10041): Inferred latch for "result_reg_ext[0]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[1]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[2]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[3]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[4]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[5]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[6]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[7]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[8]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[9]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[10]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[11]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[12]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[13]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[14]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[15]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[16]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[17]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[18]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[19]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[20]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[21]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[22]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[23]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[24]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[25]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[26]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[27]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[28]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[29]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[30]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[31]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[32]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[33]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[34]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[35]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[36]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[37]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[38]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[39]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[40]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[41]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[42]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[43]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[44]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[45]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[46]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[47]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[48]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[49]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[50]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[51]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[52]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[53]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[54]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[55]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[56]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[57]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[58]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[59]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[60]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[61]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[62]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[63]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (10041): Inferred latch for "result_reg_ext[64]" at alu.vhd(38) File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
Info (12128): Elaborating entity "Stage4_Memory_Access" for hierarchy "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 162
Info (12128): Elaborating entity "Data_Memory" for hierarchy "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 132
Info (12128): Elaborating entity "Stage5_Writeback" for hierarchy "FISC:FISC_CORE|Stage5_Writeback:Stage5_Writeback1" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 164
Info (12128): Elaborating entity "Flags" for hierarchy "FISC:FISC_CORE|Flags:Flags1" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 167
Info (12128): Elaborating entity "Memory_Handler" for hierarchy "FISC:FISC_CORE|Memory_Handler:Memory_Handler1" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 233
Warning (10540): VHDL Signal Declaration warning at memory_handler.vhd(18): used explicit default value for signal "sdram_cmd_data_in" because signal was never assigned a value File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/memory_handler.vhd Line: 18
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd Line: 157
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/pll.vhd Line: 136
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/pll.vhd Line: 136
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter: File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/pll.vhd Line: 136
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "24"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "65"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20833"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "DRAM_Controller" for hierarchy "DRAM_Controller:DRAM_Controller1" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd Line: 164
Info (12128): Elaborating entity "iobuf" for hierarchy "DRAM_Controller:DRAM_Controller1|iobuf:iob_dq_iob" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/dram_controller.vhd Line: 157
Info (12128): Elaborating entity "iobuf_iobuf_bidir_p1p" for hierarchy "DRAM_Controller:DRAM_Controller1|iobuf:iob_dq_iob|iobuf_iobuf_bidir_p1p:iobuf_iobuf_bidir_p1p_component" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/iobuf.vhd Line: 162
Info (12128): Elaborating entity "FLASHMEM_Controller" for hierarchy "FLASHMEM_Controller:FLASHMEM_Controller1" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd Line: 184
Info (12128): Elaborating entity "UART_Controller" for hierarchy "UART_Controller:UART_Controller1" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd Line: 192
Info (12128): Elaborating entity "UART_Link" for hierarchy "UART_Link:UART_Link1" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd Line: 210
Warning (10036): Verilog HDL or VHDL warning at uart_link.vhd(162): object "sdram_save_data" assigned a value but never read File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_link.vhd Line: 162
Warning (10037): Verilog HDL or VHDL warning at uart_link.vhd(291): conditional expression evaluates to a constant File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_link.vhd Line: 291
Warning (10037): Verilog HDL or VHDL warning at uart_link.vhd(429): conditional expression evaluates to a constant File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_link.vhd Line: 429
Warning (10037): Verilog HDL or VHDL warning at uart_link.vhd(436): conditional expression evaluates to a constant File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_link.vhd Line: 436
Warning (10037): Verilog HDL or VHDL warning at uart_link.vhd(444): conditional expression evaluates to a constant File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_link.vhd Line: 444
Warning (10037): Verilog HDL or VHDL warning at uart_link.vhd(449): conditional expression evaluates to a constant File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_link.vhd Line: 449
Warning (10037): Verilog HDL or VHDL warning at uart_link.vhd(454): conditional expression evaluates to a constant File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/synth/altera/uart_link.vhd Line: 454
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer FISC:FISC_CORE|master_clk File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 24
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[0]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[1]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[2]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[3]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[4]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[5]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[6]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[7]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[8]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[9]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[10]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[11]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[12]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[13]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[14]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[15]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[16]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[17]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[18]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[19]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[20]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[21]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[22]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[23]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[24]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[25]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[26]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[27]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[28]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[29]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[30]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[31]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[32]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[33]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[34]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[35]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[36]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[37]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[38]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[39]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[40]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[41]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[42]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[43]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[44]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[45]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[46]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[47]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[48]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[49]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[50]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[51]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[52]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[53]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[54]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[55]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[56]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[57]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[58]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[59]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[60]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[61]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[62]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
    Warning (13049): Converted tri-state buffer "FISC:FISC_CORE|Stage4_Memory_Access:Stage4_Memory_Access1|Data_Memory:Data_Memory1|data_out[63]" feeding internal logic into a wire File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage4_memory_access.vhd Line: 16
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|code" is uninferred due to asynchronous read logic File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 44
    Info (276004): RAM logic "FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|seg_start" is uninferred due to inappropriate RAM size File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 98
Warning (113028): 47 out of 128 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/top.ram0_Microcode_475825ad.hdl.mif Line: 1
    Warning (113027): Addresses ranging from 81 to 127 are not initialized File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/top.ram0_Microcode_475825ad.hdl.mif Line: 1
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/top.ram0_Microcode_475825ad.hdl.mif" contains "don't care" values -- overwriting them with 0s
Warning (113028): 47 out of 128 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/top.ram1_Microcode_475825ad.hdl.mif Line: 1
    Warning (113027): Addresses ranging from 81 to 127 are not initialized File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/top.ram1_Microcode_475825ad.hdl.mif Line: 1
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[5]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[6]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[30]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[28]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[27]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[26]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[25]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[23]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[22]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[21]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[20]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[19]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[18]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[17]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[16]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[15]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[14]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[13]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[12]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[11]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[10]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[9]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[8]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[24]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[29]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[7]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[0]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[1]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[2]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[3]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[4]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[5]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[6]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[7]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[8]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[9]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[10]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[11]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[12]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[13]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[14]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[15]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[16]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[17]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[18]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[19]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[20]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[21]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[22]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[23]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[24]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[25]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[26]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[27]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[28]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[29]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[30]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[31]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[32]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[33]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[34]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[35]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[36]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[37]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[38]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[39]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[40]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[41]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[42]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[43]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[44]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[45]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[46]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[47]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[48]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[49]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[50]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[51]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[52]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[53]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[54]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[55]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[56]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[57]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[58]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[59]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[60]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[61]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[62]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcA[63]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 208
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[0]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[1]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[2]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[3]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[4]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[31]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[32]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[33]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[34]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[35]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[36]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[37]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[38]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[39]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[40]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[41]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[42]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[43]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[44]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[45]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[46]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[47]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[48]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[49]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[50]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[51]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[52]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[53]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[54]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[55]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[56]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[57]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[58]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[59]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[60]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[61]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[62]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Warning (14026): LATCH primitive "FISC:FISC_CORE|ex_srcB[63]" is permanently enabled File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/fisc.vhd Line: 209
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|Div0" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 49
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|Mult0" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 47
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|Mult1" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 46
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|Div1" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 48
Info (12130): Elaborated megafunction instantiation "FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_divide:Div0" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 49
Info (12133): Instantiated megafunction "FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_divide:Div0" with the following parameter: File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 49
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_92p.tdf
    Info (12023): Found entity 1: lpm_divide_92p File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/lpm_divide_92p.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/abs_divider_4dg.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/alt_u_div_6af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/add_sub_8pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf
    Info (12023): Found entity 1: lpm_abs_i0a File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/lpm_abs_i0a.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult0" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 47
Info (12133): Instantiated megafunction "FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult0" with the following parameter: File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 47
    Info (12134): Parameter "LPM_WIDTHA" = "31"
    Info (12134): Parameter "LPM_WIDTHB" = "31"
    Info (12134): Parameter "LPM_WIDTHP" = "62"
    Info (12134): Parameter "LPM_WIDTHR" = "62"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_3dt.tdf
    Info (12023): Found entity 1: mult_3dt File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/mult_3dt.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult1" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 46
Info (12133): Instantiated megafunction "FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult1" with the following parameter: File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 46
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_46t.tdf
    Info (12023): Found entity 1: mult_46t File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/mult_46t.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_divide:Div1" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 48
Info (12133): Instantiated megafunction "FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_divide:Div1" with the following parameter: File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 48
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult1|mult_46t:auto_generated|mac_mult7" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/mult_46t.tdf Line: 67
        Warning (14320): Synthesized away node "FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult1|mult_46t:auto_generated|mac_out8" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/mult_46t.tdf Line: 91
        Warning (14320): Synthesized away node "FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult0|mult_3dt:auto_generated|mac_mult7" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/mult_3dt.tdf Line: 67
        Warning (14320): Synthesized away node "FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|lpm_mult:Mult0|mult_3dt:auto_generated|mac_out8" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/toolchain/Windows/FPGA/Cyclone_IV/FISC/db/mult_3dt.tdf Line: 91
Info (13014): Ignored 230 buffer(s)
    Info (13016): Ignored 62 CARRY_SUM buffer(s)
    Info (13019): Ignored 168 SOFT buffer(s)
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|pc_src has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 24
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[4] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd Line: 80
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[7] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[64] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[63] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[8] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[9] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[0] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[10] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[1] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[11] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[2] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[12] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[3] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[13] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[4] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[14] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[15] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[16] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[17] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[18] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[19] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[5] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[6] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[7] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[8] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[9] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[0] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[10] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[1] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[11] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[2] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[12] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[3] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[13] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[4] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[14] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[15] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[16] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|code~synth File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 44
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[17] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[22] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd Line: 80
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[18] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[23] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd Line: 80
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[19] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[5] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[6] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[20] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[21] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[22] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[23] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[24] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[25] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[26] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[27] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[28] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[29] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[30] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[31] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[32] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[33] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[34] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[35] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[36] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[37] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[38] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[39] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[40] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[41] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[42] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[43] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[44] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[45] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[46] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[47] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[48] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[49] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[50] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[51] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[52] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[53] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[54] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[55] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[56] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[57] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[58] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[59] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[60] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[61] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage3_Execute:Stage3_Execute1|ALU:ALU1|result_reg_ext[62] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/alu.vhd Line: 38
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|microcode_ctrl[1] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 135
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[30] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[28] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[27] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[26] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[25] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[25] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd Line: 80
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[23] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[23] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd Line: 80
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[22] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[22] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd Line: 80
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[21] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[20] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[24] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports D and ENA on the latch are fed by the same signal FISC:FISC_CORE|Stage1_Fetch:Stage1_Fetch1|if_instruction[24] File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage1_fetch.vhd Line: 80
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[29] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[31] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[32] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[33] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[34] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[35] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[36] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[37] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[38] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[39] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[40] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[41] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[42] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[43] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[44] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[45] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[46] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[47] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[48] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[49] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[50] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[51] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[52] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[53] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[54] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[55] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[56] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[57] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[58] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[59] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[60] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[61] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13012): Latch FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|sign_ext_reg[62] has unsafe behavior File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/stage2_decode.vhd Line: 105
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal FISC:FISC_CORE|Stage2_Decode:Stage2_Decode1|Microcode:Microcode1|WideNor0 File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/microcode.vhd Line: 178
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SDRAM_CS_N" is stuck at GND File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd Line: 10
    Warning (13410): Pin "FLASH_WP" is stuck at VCC File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd Line: 51
Info (286030): Timing-Driven Synthesis is running
Info (17049): 67 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "TXD" File: C:/Users/Miguel/Dropbox/University_Modules/Computer_Systems_Engineering_-_Year_3/Singleton_MEng_Year_3_Project/4-Development/FISC/rtl/top_synth.vhd Line: 48
Info (21057): Implemented 31187 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 32 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 31123 logic cells
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 12 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 503 warnings
    Info: Peak virtual memory: 1040 megabytes
    Info: Processing ended: Fri Nov 25 10:14:25 2016
    Info: Elapsed time: 00:09:25
    Info: Total CPU time (on all processors): 00:09:34


