// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_axi_decision_function_2 (
        ap_ready,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        ap_return
);


output   ap_ready;
input  [31:0] p_read1;
input  [31:0] p_read2;
input  [31:0] p_read3;
input  [31:0] p_read4;
output  [31:0] ap_return;

wire   [0:0] comparison_fu_82_p2;
wire   [0:0] comparison_200_fu_88_p2;
wire   [0:0] xor_ln195_fu_124_p2;
wire   [0:0] comparison_196_fu_94_p2;
wire   [0:0] activation_244_fu_118_p2;
wire   [0:0] comparison_197_fu_100_p2;
wire   [0:0] activation_246_fu_130_p2;
wire   [0:0] comparison_198_fu_106_p2;
wire   [0:0] activation_247_fu_136_p2;
wire   [0:0] comparison_199_fu_112_p2;
wire   [0:0] and_ln193_fu_160_p2;
wire   [0:0] xor_ln195_3_fu_142_p2;
wire   [0:0] activation_fu_148_p2;
wire   [0:0] or_ln208_fu_172_p2;
wire   [1:0] zext_ln208_fu_178_p1;
wire   [0:0] or_ln208_7_fu_182_p2;
wire   [0:0] activation_248_fu_154_p2;
wire   [1:0] select_ln208_fu_188_p3;
wire   [1:0] select_ln208_11_fu_202_p3;
wire   [0:0] or_ln208_8_fu_196_p2;
wire   [2:0] zext_ln208_3_fu_210_p1;
wire   [0:0] or_ln208_9_fu_214_p2;
wire   [0:0] activation_249_fu_166_p2;
wire   [2:0] select_ln208_12_fu_220_p3;
wire   [0:0] or_ln208_10_fu_228_p2;
wire   [2:0] select_ln208_13_fu_234_p3;
wire   [2:0] tmp_fu_256_p8;
wire   [0:0] or_ln208_11_fu_242_p2;
wire   [31:0] tmp_fu_256_p9;
wire    ap_ce_reg;

myproject_axi_mux_73_32_1_1_x #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_73_32_1_1_x_U67(
    .din0(32'd103672),
    .din1(32'd4294956658),
    .din2(32'd59402),
    .din3(32'd74272),
    .din4(32'd4294960733),
    .din5(32'd5029),
    .din6(32'd86897),
    .din7(tmp_fu_256_p8),
    .dout(tmp_fu_256_p9)
);

assign activation_244_fu_118_p2 = (comparison_fu_82_p2 ^ 1'd1);

assign activation_246_fu_130_p2 = (xor_ln195_fu_124_p2 & comparison_fu_82_p2);

assign activation_247_fu_136_p2 = (comparison_196_fu_94_p2 & activation_244_fu_118_p2);

assign activation_248_fu_154_p2 = (comparison_198_fu_106_p2 & activation_247_fu_136_p2);

assign activation_249_fu_166_p2 = (xor_ln195_3_fu_142_p2 & and_ln193_fu_160_p2);

assign activation_fu_148_p2 = (comparison_197_fu_100_p2 & activation_246_fu_130_p2);

assign and_ln193_fu_160_p2 = (comparison_199_fu_112_p2 & activation_244_fu_118_p2);

assign ap_ready = 1'b1;

assign ap_return = ((or_ln208_11_fu_242_p2[0:0] == 1'b1) ? tmp_fu_256_p9 : 32'd0);

assign comparison_196_fu_94_p2 = (($signed(p_read1) < $signed(32'd9639)) ? 1'b1 : 1'b0);

assign comparison_197_fu_100_p2 = (($signed(p_read2) < $signed(32'd98534)) ? 1'b1 : 1'b0);

assign comparison_198_fu_106_p2 = (($signed(p_read1) < $signed(32'd4294928737)) ? 1'b1 : 1'b0);

assign comparison_199_fu_112_p2 = (($signed(p_read4) < $signed(32'd4294883559)) ? 1'b1 : 1'b0);

assign comparison_200_fu_88_p2 = (($signed(p_read3) < $signed(32'd4294842991)) ? 1'b1 : 1'b0);

assign comparison_fu_82_p2 = (($signed(p_read3) < $signed(32'd83856)) ? 1'b1 : 1'b0);

assign or_ln208_10_fu_228_p2 = (or_ln208_9_fu_214_p2 | activation_249_fu_166_p2);

assign or_ln208_11_fu_242_p2 = (or_ln208_7_fu_182_p2 | activation_244_fu_118_p2);

assign or_ln208_7_fu_182_p2 = (comparison_200_fu_88_p2 | activation_246_fu_130_p2);

assign or_ln208_8_fu_196_p2 = (or_ln208_7_fu_182_p2 | activation_248_fu_154_p2);

assign or_ln208_9_fu_214_p2 = (or_ln208_7_fu_182_p2 | activation_247_fu_136_p2);

assign or_ln208_fu_172_p2 = (comparison_200_fu_88_p2 | activation_fu_148_p2);

assign select_ln208_11_fu_202_p3 = ((or_ln208_7_fu_182_p2[0:0] == 1'b1) ? select_ln208_fu_188_p3 : 2'd3);

assign select_ln208_12_fu_220_p3 = ((or_ln208_8_fu_196_p2[0:0] == 1'b1) ? zext_ln208_3_fu_210_p1 : 3'd4);

assign select_ln208_13_fu_234_p3 = ((or_ln208_9_fu_214_p2[0:0] == 1'b1) ? select_ln208_12_fu_220_p3 : 3'd5);

assign select_ln208_fu_188_p3 = ((or_ln208_fu_172_p2[0:0] == 1'b1) ? zext_ln208_fu_178_p1 : 2'd2);

assign tmp_fu_256_p8 = ((or_ln208_10_fu_228_p2[0:0] == 1'b1) ? select_ln208_13_fu_234_p3 : 3'd6);

assign xor_ln195_3_fu_142_p2 = (comparison_196_fu_94_p2 ^ 1'd1);

assign xor_ln195_fu_124_p2 = (comparison_200_fu_88_p2 ^ 1'd1);

assign zext_ln208_3_fu_210_p1 = select_ln208_11_fu_202_p3;

assign zext_ln208_fu_178_p1 = xor_ln195_fu_124_p2;

endmodule //myproject_axi_decision_function_2
