<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Gowin Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course9_seg1\course9_seg1\SEG_1\impl\synthesize\rev_1\SEG_1.vm</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course9_seg1\course9_seg1\SEG_1\src\top_seq.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\BaiduNetdiskDownload\Runber_Gowin_Board_sourse\course_prj\course9_seg1\course9_seg1\SEG_1\src\SEG_1.sdc</td>
</tr>
<tr>
<td class="label">GOWIN version</td>
<td>V1.9.5Beta</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1N-UV4LQ144C6/I5</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed May 13 11:16:50 2020
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2020 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>44</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>44</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk_1Hz</td>
<td>Base</td>
<td>1000000000.000</td>
<td>0.000
<td>0.000</td>
<td>500000000.000</td>
<td></td>
<td></td>
<td>clk_1hz </td>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.666</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>clk_12m</td>
<td>Base</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.666</td>
<td></td>
<td></td>
<td>clk_12m </td>
</tr>
<tr>
<td>clk_c</td>
<td>Base</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.666</td>
<td></td>
<td></td>
<td>clk_c </td>
</tr>
<tr>
<td>your_instance_name/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.667</td>
<td></td>
<td>clk_c</td>
<td></td>
</tr>
<tr>
<td>your_instance_name/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>166.666</td>
<td>6.000
<td>0.000</td>
<td>83.333</td>
<td></td>
<td>clk_c</td>
<td></td>
</tr>
<tr>
<td>your_instance_name/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>249.999</td>
<td>4.000
<td>0.000</td>
<td>124.999</td>
<td></td>
<td>clk_c</td>
<td></td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk_1Hz</td>
<td>0.000(MHz)</td>
<td>0.000(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_12m</td>
<td>12.000(MHz)</td>
<td>135.545(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of clk_c!</h4>
<h4>No timing paths to get frequency of your_instance_name/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of your_instance_name/pll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of your_instance_name/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk_1Hz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_1Hz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_12m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_12m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_c</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_c</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>your_instance_name/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>75.955</td>
<td>u_div_clk/times_cnt_Z[4]/Q</td>
<td>u_div_clk/flag/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>6.778</td>
</tr>
<tr>
<td>2</td>
<td>77.333</td>
<td>u_div_clk/times_cnt_Z[4]/Q</td>
<td>u_div_clk/times_cnt_Z[21]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>5.400</td>
</tr>
<tr>
<td>3</td>
<td>77.351</td>
<td>u_div_clk/times_cnt_Z[4]/Q</td>
<td>u_div_clk/times_cnt_Z[16]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>5.382</td>
</tr>
<tr>
<td>4</td>
<td>77.351</td>
<td>u_div_clk/times_cnt_Z[4]/Q</td>
<td>u_div_clk/times_cnt_Z[20]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>5.382</td>
</tr>
<tr>
<td>5</td>
<td>77.400</td>
<td>u_div_clk/times_cnt_Z[4]/Q</td>
<td>u_div_clk/times_cnt_Z[23]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>5.333</td>
</tr>
<tr>
<td>6</td>
<td>77.557</td>
<td>u_div_clk/times_cnt_Z[0]/Q</td>
<td>u_div_clk/times_cnt_Z[17]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>5.176</td>
</tr>
<tr>
<td>7</td>
<td>77.673</td>
<td>u_div_clk/times_cnt_Z[8]/Q</td>
<td>u_div_clk/times_cnt_Z[8]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>5.060</td>
</tr>
<tr>
<td>8</td>
<td>77.733</td>
<td>u_div_clk/times_cnt_Z[8]/Q</td>
<td>u_div_clk/times_cnt_Z[18]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>5.000</td>
</tr>
<tr>
<td>9</td>
<td>77.811</td>
<td>u_div_clk/times_cnt_Z[4]/Q</td>
<td>u_div_clk/times_cnt_Z[9]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>4.922</td>
</tr>
<tr>
<td>10</td>
<td>77.811</td>
<td>u_div_clk/times_cnt_Z[4]/Q</td>
<td>u_div_clk/times_cnt_Z[11]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>4.922</td>
</tr>
<tr>
<td>11</td>
<td>77.811</td>
<td>u_div_clk/times_cnt_Z[4]/Q</td>
<td>u_div_clk/times_cnt_Z[12]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>4.922</td>
</tr>
<tr>
<td>12</td>
<td>79.125</td>
<td>u_div_clk/times_cnt_Z[0]/Q</td>
<td>u_div_clk/times_cnt_Z[22]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>3.608</td>
</tr>
<tr>
<td>13</td>
<td>79.296</td>
<td>u_div_clk/times_cnt_Z[0]/Q</td>
<td>u_div_clk/times_cnt_Z[19]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>3.437</td>
</tr>
<tr>
<td>14</td>
<td>79.524</td>
<td>u_div_clk/times_cnt_Z[0]/Q</td>
<td>u_div_clk/times_cnt_Z[15]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>3.209</td>
</tr>
<tr>
<td>15</td>
<td>79.581</td>
<td>u_div_clk/times_cnt_Z[0]/Q</td>
<td>u_div_clk/times_cnt_Z[14]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>3.152</td>
</tr>
<tr>
<td>16</td>
<td>79.638</td>
<td>u_div_clk/times_cnt_Z[0]/Q</td>
<td>u_div_clk/times_cnt_Z[13]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>3.095</td>
</tr>
<tr>
<td>17</td>
<td>79.809</td>
<td>u_div_clk/times_cnt_Z[0]/Q</td>
<td>u_div_clk/times_cnt_Z[10]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>2.924</td>
</tr>
<tr>
<td>18</td>
<td>79.980</td>
<td>u_div_clk/times_cnt_Z[0]/Q</td>
<td>u_div_clk/times_cnt_Z[7]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>2.753</td>
</tr>
<tr>
<td>19</td>
<td>80.037</td>
<td>u_div_clk/times_cnt_Z[0]/Q</td>
<td>u_div_clk/times_cnt_Z[6]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>2.696</td>
</tr>
<tr>
<td>20</td>
<td>80.094</td>
<td>u_div_clk/times_cnt_Z[0]/Q</td>
<td>u_div_clk/times_cnt_Z[5]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>2.639</td>
</tr>
<tr>
<td>21</td>
<td>80.151</td>
<td>u_div_clk/times_cnt_Z[0]/Q</td>
<td>u_div_clk/times_cnt_Z[4]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>2.582</td>
</tr>
<tr>
<td>22</td>
<td>80.208</td>
<td>u_div_clk/times_cnt_Z[0]/Q</td>
<td>u_div_clk/times_cnt_Z[3]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>2.525</td>
</tr>
<tr>
<td>23</td>
<td>80.265</td>
<td>u_div_clk/times_cnt_Z[0]/Q</td>
<td>u_div_clk/times_cnt_Z[2]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>2.468</td>
</tr>
<tr>
<td>24</td>
<td>80.322</td>
<td>u_div_clk/times_cnt_Z[0]/Q</td>
<td>u_div_clk/times_cnt_Z[1]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>2.411</td>
</tr>
<tr>
<td>25</td>
<td>81.202</td>
<td>u_div_clk/times_cnt_Z[0]/Q</td>
<td>u_div_clk/times_cnt_Z[0]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>83.333</td>
<td>0.000</td>
<td>1.531</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.710</td>
<td>counter_Z[2]/Q</td>
<td>counter_Z[2]/D</td>
<td>clk_1Hz:[R]</td>
<td>clk_1Hz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>2</td>
<td>0.711</td>
<td>counter_Z[3]/Q</td>
<td>counter_Z[3]/D</td>
<td>clk_1Hz:[R]</td>
<td>clk_1Hz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>3</td>
<td>0.730</td>
<td>u_div_clk/times_cnt_Z[22]/Q</td>
<td>u_div_clk/times_cnt_Z[22]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>4</td>
<td>0.730</td>
<td>u_div_clk/times_cnt_Z[4]/Q</td>
<td>u_div_clk/times_cnt_Z[4]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>5</td>
<td>0.730</td>
<td>u_div_clk/times_cnt_Z[6]/Q</td>
<td>u_div_clk/times_cnt_Z[6]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>6</td>
<td>0.731</td>
<td>u_div_clk/times_cnt_Z[10]/Q</td>
<td>u_div_clk/times_cnt_Z[10]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.731</td>
</tr>
<tr>
<td>7</td>
<td>0.858</td>
<td>counter[0]/Q</td>
<td>counter_Z[1]/CE</td>
<td>clk_1Hz:[R]</td>
<td>clk_1Hz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.873</td>
</tr>
<tr>
<td>8</td>
<td>0.858</td>
<td>counter[0]/Q</td>
<td>counter_Z[3]/CE</td>
<td>clk_1Hz:[R]</td>
<td>clk_1Hz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.873</td>
</tr>
<tr>
<td>9</td>
<td>0.962</td>
<td>u_div_clk/times_cnt_Z[3]/Q</td>
<td>u_div_clk/times_cnt_Z[3]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.962</td>
</tr>
<tr>
<td>10</td>
<td>0.962</td>
<td>u_div_clk/times_cnt_Z[5]/Q</td>
<td>u_div_clk/times_cnt_Z[5]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.962</td>
</tr>
<tr>
<td>11</td>
<td>0.965</td>
<td>u_div_clk/times_cnt_Z[14]/Q</td>
<td>u_div_clk/times_cnt_Z[14]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
<tr>
<td>12</td>
<td>0.965</td>
<td>u_div_clk/times_cnt_Z[15]/Q</td>
<td>u_div_clk/times_cnt_Z[15]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
<tr>
<td>13</td>
<td>0.970</td>
<td>u_div_clk/times_cnt_Z[1]/Q</td>
<td>u_div_clk/times_cnt_Z[1]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.970</td>
</tr>
<tr>
<td>14</td>
<td>0.970</td>
<td>u_div_clk/times_cnt_Z[2]/Q</td>
<td>u_div_clk/times_cnt_Z[2]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.970</td>
</tr>
<tr>
<td>15</td>
<td>0.970</td>
<td>u_div_clk/times_cnt_Z[13]/Q</td>
<td>u_div_clk/times_cnt_Z[13]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.970</td>
</tr>
<tr>
<td>16</td>
<td>0.971</td>
<td>u_div_clk/times_cnt_Z[7]/Q</td>
<td>u_div_clk/times_cnt_Z[7]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.971</td>
</tr>
<tr>
<td>17</td>
<td>0.976</td>
<td>u_div_clk/times_cnt_Z[19]/Q</td>
<td>u_div_clk/times_cnt_Z[19]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.976</td>
</tr>
<tr>
<td>18</td>
<td>1.017</td>
<td>counter_Z[2]/Q</td>
<td>counter_Z[1]/D</td>
<td>clk_1Hz:[R]</td>
<td>clk_1Hz:[R]</td>
<td>0.000</td>
<td>0.064</td>
<td>0.953</td>
</tr>
<tr>
<td>19</td>
<td>1.051</td>
<td>counter[0]/Q</td>
<td>counter_Z[2]/CE</td>
<td>clk_1Hz:[R]</td>
<td>clk_1Hz:[R]</td>
<td>0.000</td>
<td>-0.064</td>
<td>1.130</td>
</tr>
<tr>
<td>20</td>
<td>1.064</td>
<td>counter[0]/Q</td>
<td>counter[0]/D</td>
<td>clk_1Hz:[R]</td>
<td>clk_1Hz:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.064</td>
</tr>
<tr>
<td>21</td>
<td>1.093</td>
<td>u_div_clk/times_cnt_Z[0]/Q</td>
<td>u_div_clk/times_cnt_Z[0]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.093</td>
</tr>
<tr>
<td>22</td>
<td>1.694</td>
<td>u_div_clk/times_cnt_Z[23]/Q</td>
<td>u_div_clk/times_cnt_Z[23]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.694</td>
</tr>
<tr>
<td>23</td>
<td>1.761</td>
<td>u_div_clk/times_cnt_Z[18]/Q</td>
<td>u_div_clk/times_cnt_Z[18]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.761</td>
</tr>
<tr>
<td>24</td>
<td>1.927</td>
<td>u_div_clk/times_cnt_Z[21]/Q</td>
<td>u_div_clk/times_cnt_Z[21]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.927</td>
</tr>
<tr>
<td>25</td>
<td>1.972</td>
<td>u_div_clk/times_cnt_Z[22]/Q</td>
<td>u_div_clk/times_cnt_Z[12]/D</td>
<td>clk_12m:[R]</td>
<td>clk_12m:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.972</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>39.894</td>
<td>41.144</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_12m</td>
<td>u_div_clk/flag</td>
</tr>
<tr>
<td>2</td>
<td>39.894</td>
<td>41.144</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_12m</td>
<td>u_div_clk/times_cnt_Z[13]</td>
</tr>
<tr>
<td>3</td>
<td>39.894</td>
<td>41.144</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_12m</td>
<td>u_div_clk/times_cnt_Z[9]</td>
</tr>
<tr>
<td>4</td>
<td>39.894</td>
<td>41.144</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_12m</td>
<td>u_div_clk/times_cnt_Z[1]</td>
</tr>
<tr>
<td>5</td>
<td>39.894</td>
<td>41.144</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_12m</td>
<td>u_div_clk/times_cnt_Z[2]</td>
</tr>
<tr>
<td>6</td>
<td>39.894</td>
<td>41.144</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_12m</td>
<td>u_div_clk/times_cnt_Z[10]</td>
</tr>
<tr>
<td>7</td>
<td>39.894</td>
<td>41.144</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_12m</td>
<td>u_div_clk/times_cnt_Z[3]</td>
</tr>
<tr>
<td>8</td>
<td>39.894</td>
<td>41.144</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_12m</td>
<td>u_div_clk/times_cnt_Z[4]</td>
</tr>
<tr>
<td>9</td>
<td>39.894</td>
<td>41.144</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_12m</td>
<td>u_div_clk/times_cnt_Z[15]</td>
</tr>
<tr>
<td>10</td>
<td>39.894</td>
<td>41.144</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk_12m</td>
<td>u_div_clk/times_cnt_Z[16]</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>75.955</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>84.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/flag</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_div_clk/times_cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[4]/Q</td>
</tr>
<tr>
<td>2.789</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[3][A]</td>
<td>u_div_clk/m8_e_8_cZ/I1</td>
</tr>
<tr>
<td>3.850</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C2[3][A]</td>
<td style=" background: #97FFFF;">u_div_clk/m8_e_8_cZ/F</td>
</tr>
<tr>
<td>4.269</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[3][B]</td>
<td>u_div_clk/m8_e/I2</td>
</tr>
<tr>
<td>5.368</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R3C3[3][B]</td>
<td style=" background: #97FFFF;">u_div_clk/m8_e/F</td>
</tr>
<tr>
<td>6.212</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>u_div_clk/m30/I0</td>
</tr>
<tr>
<td>7.238</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" background: #97FFFF;">u_div_clk/m30/F</td>
</tr>
<tr>
<td>7.657</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>u_div_clk/flag_s/I1</td>
</tr>
<tr>
<td>8.689</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" background: #97FFFF;">u_div_clk/flag_s/F</td>
</tr>
<tr>
<td>8.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td style=" font-weight:bold;">u_div_clk/flag/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>u_div_clk/flag/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/flag</td>
</tr>
<tr>
<td>84.644</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[0][A]</td>
<td>u_div_clk/flag</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.218, 62.234%; route: 2.101, 31.003%; tC2Q: 0.458, 6.762%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.311</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>84.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/times_cnt_Z[21]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_div_clk/times_cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[4]/Q</td>
</tr>
<tr>
<td>2.789</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[3][A]</td>
<td>u_div_clk/m8_e_8_cZ/I1</td>
</tr>
<tr>
<td>3.850</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C2[3][A]</td>
<td style=" background: #97FFFF;">u_div_clk/m8_e_8_cZ/F</td>
</tr>
<tr>
<td>4.269</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[3][B]</td>
<td>u_div_clk/m8_e/I2</td>
</tr>
<tr>
<td>5.368</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R3C3[3][B]</td>
<td style=" background: #97FFFF;">u_div_clk/m8_e/F</td>
</tr>
<tr>
<td>6.212</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>u_div_clk/times_cnt_3_cZ[21]/I0</td>
</tr>
<tr>
<td>7.311</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" background: #97FFFF;">u_div_clk/times_cnt_3_cZ[21]/F</td>
</tr>
<tr>
<td>7.311</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[21]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>u_div_clk/times_cnt_Z[21]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/times_cnt_Z[21]</td>
</tr>
<tr>
<td>84.644</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>u_div_clk/times_cnt_Z[21]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.259, 60.355%; route: 1.682, 31.157%; tC2Q: 0.458, 8.488%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>84.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/times_cnt_Z[16]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_div_clk/times_cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[4]/Q</td>
</tr>
<tr>
<td>2.789</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[3][A]</td>
<td>u_div_clk/m8_e_8_cZ/I1</td>
</tr>
<tr>
<td>3.850</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C2[3][A]</td>
<td style=" background: #97FFFF;">u_div_clk/m8_e_8_cZ/F</td>
</tr>
<tr>
<td>4.269</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[3][B]</td>
<td>u_div_clk/m8_e/I2</td>
</tr>
<tr>
<td>5.368</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R3C3[3][B]</td>
<td style=" background: #97FFFF;">u_div_clk/m8_e/F</td>
</tr>
<tr>
<td>6.194</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[0][B]</td>
<td>u_div_clk/times_cnt_3_cZ[16]/I1</td>
</tr>
<tr>
<td>7.293</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C4[0][B]</td>
<td style=" background: #97FFFF;">u_div_clk/times_cnt_3_cZ[16]/F</td>
</tr>
<tr>
<td>7.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[0][B]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[16]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][B]</td>
<td>u_div_clk/times_cnt_Z[16]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/times_cnt_Z[16]</td>
</tr>
<tr>
<td>84.644</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C4[0][B]</td>
<td>u_div_clk/times_cnt_Z[16]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.259, 60.557%; route: 1.664, 30.926%; tC2Q: 0.458, 8.517%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>84.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/times_cnt_Z[20]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_div_clk/times_cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[4]/Q</td>
</tr>
<tr>
<td>2.789</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[3][A]</td>
<td>u_div_clk/m8_e_8_cZ/I1</td>
</tr>
<tr>
<td>3.850</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C2[3][A]</td>
<td style=" background: #97FFFF;">u_div_clk/m8_e_8_cZ/F</td>
</tr>
<tr>
<td>4.269</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[3][B]</td>
<td>u_div_clk/m8_e/I2</td>
</tr>
<tr>
<td>5.368</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R3C3[3][B]</td>
<td style=" background: #97FFFF;">u_div_clk/m8_e/F</td>
</tr>
<tr>
<td>6.194</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>u_div_clk/times_cnt_3_cZ[20]/I1</td>
</tr>
<tr>
<td>7.293</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td style=" background: #97FFFF;">u_div_clk/times_cnt_3_cZ[20]/F</td>
</tr>
<tr>
<td>7.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[20]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>u_div_clk/times_cnt_Z[20]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/times_cnt_Z[20]</td>
</tr>
<tr>
<td>84.644</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>u_div_clk/times_cnt_Z[20]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.259, 60.557%; route: 1.664, 30.926%; tC2Q: 0.458, 8.517%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.400</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.244</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>84.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/times_cnt_Z[23]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_div_clk/times_cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[4]/Q</td>
</tr>
<tr>
<td>2.789</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[3][A]</td>
<td>u_div_clk/m8_e_8_cZ/I1</td>
</tr>
<tr>
<td>3.850</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C2[3][A]</td>
<td style=" background: #97FFFF;">u_div_clk/m8_e_8_cZ/F</td>
</tr>
<tr>
<td>4.269</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[3][B]</td>
<td>u_div_clk/m8_e/I2</td>
</tr>
<tr>
<td>5.368</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R3C3[3][B]</td>
<td style=" background: #97FFFF;">u_div_clk/m8_e/F</td>
</tr>
<tr>
<td>6.212</td>
<td>0.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>u_div_clk/times_cnt_3_cZ[23]/I0</td>
</tr>
<tr>
<td>7.244</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">u_div_clk/times_cnt_3_cZ[23]/F</td>
</tr>
<tr>
<td>7.244</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[23]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>u_div_clk/times_cnt_Z[23]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/times_cnt_Z[23]</td>
</tr>
<tr>
<td>84.644</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>u_div_clk/times_cnt_Z[23]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.192, 59.857%; route: 1.682, 31.549%; tC2Q: 0.458, 8.595%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>84.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/times_cnt_Z[17]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_div_clk/times_cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[0]/Q</td>
</tr>
<tr>
<td>2.714</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td>u_div_clk/un2_times_cnt_cry_0_0/I0</td>
</tr>
<tr>
<td>3.759</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_0_0/COUT</td>
</tr>
<tr>
<td>3.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][B]</td>
<td>u_div_clk/un2_times_cnt_cry_1_0/CIN</td>
</tr>
<tr>
<td>3.816</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_1_0/COUT</td>
</tr>
<tr>
<td>3.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[2][A]</td>
<td>u_div_clk/un2_times_cnt_cry_2_0/CIN</td>
</tr>
<tr>
<td>3.873</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_2_0/COUT</td>
</tr>
<tr>
<td>3.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[2][B]</td>
<td>u_div_clk/un2_times_cnt_cry_3_0/CIN</td>
</tr>
<tr>
<td>3.930</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_3_0/COUT</td>
</tr>
<tr>
<td>3.930</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td>u_div_clk/un2_times_cnt_cry_4_0/CIN</td>
</tr>
<tr>
<td>3.987</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_4_0/COUT</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[0][B]</td>
<td>u_div_clk/un2_times_cnt_cry_5_0/CIN</td>
</tr>
<tr>
<td>4.044</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_5_0/COUT</td>
</tr>
<tr>
<td>4.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[1][A]</td>
<td>u_div_clk/un2_times_cnt_cry_6_0/CIN</td>
</tr>
<tr>
<td>4.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_6_0/COUT</td>
</tr>
<tr>
<td>4.101</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[1][B]</td>
<td>u_div_clk/un2_times_cnt_cry_7_0/CIN</td>
</tr>
<tr>
<td>4.158</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_7_0/COUT</td>
</tr>
<tr>
<td>4.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[2][A]</td>
<td>u_div_clk/un2_times_cnt_cry_8_0/CIN</td>
</tr>
<tr>
<td>4.215</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_8_0/COUT</td>
</tr>
<tr>
<td>4.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[2][B]</td>
<td>u_div_clk/un2_times_cnt_cry_9_0/CIN</td>
</tr>
<tr>
<td>4.272</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[2][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_9_0/COUT</td>
</tr>
<tr>
<td>4.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[0][A]</td>
<td>u_div_clk/un2_times_cnt_cry_10_0/CIN</td>
</tr>
<tr>
<td>4.329</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_10_0/COUT</td>
</tr>
<tr>
<td>4.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[0][B]</td>
<td>u_div_clk/un2_times_cnt_cry_11_0/CIN</td>
</tr>
<tr>
<td>4.386</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[0][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_11_0/COUT</td>
</tr>
<tr>
<td>4.386</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[1][A]</td>
<td>u_div_clk/un2_times_cnt_cry_12_0/CIN</td>
</tr>
<tr>
<td>4.443</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_12_0/COUT</td>
</tr>
<tr>
<td>4.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[1][B]</td>
<td>u_div_clk/un2_times_cnt_cry_13_0/CIN</td>
</tr>
<tr>
<td>4.500</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_13_0/COUT</td>
</tr>
<tr>
<td>4.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[2][A]</td>
<td>u_div_clk/un2_times_cnt_cry_14_0/CIN</td>
</tr>
<tr>
<td>4.557</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_14_0/COUT</td>
</tr>
<tr>
<td>4.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[2][B]</td>
<td>u_div_clk/un2_times_cnt_cry_15_0/CIN</td>
</tr>
<tr>
<td>4.614</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_15_0/COUT</td>
</tr>
<tr>
<td>4.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[0][A]</td>
<td>u_div_clk/un2_times_cnt_cry_16_0/CIN</td>
</tr>
<tr>
<td>4.671</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_16_0/COUT</td>
</tr>
<tr>
<td>4.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[0][B]</td>
<td>u_div_clk/un2_times_cnt_cry_17_0/CIN</td>
</tr>
<tr>
<td>5.234</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_17_0/SUM</td>
</tr>
<tr>
<td>6.055</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td>u_div_clk/times_cnt_3_cZ[17]/I0</td>
</tr>
<tr>
<td>7.087</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td style=" background: #97FFFF;">u_div_clk/times_cnt_3_cZ[17]/F</td>
</tr>
<tr>
<td>7.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[17]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][B]</td>
<td>u_div_clk/times_cnt_Z[17]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/times_cnt_Z[17]</td>
</tr>
<tr>
<td>84.644</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C5[1][B]</td>
<td>u_div_clk/times_cnt_Z[17]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.552, 68.626%; route: 1.166, 22.519%; tC2Q: 0.458, 8.855%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.673</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.971</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>84.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[8]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/times_cnt_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[0][B]</td>
<td>u_div_clk/times_cnt_Z[8]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C3[0][B]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[8]/Q</td>
</tr>
<tr>
<td>3.176</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[3][A]</td>
<td>u_div_clk/m19_6_cZ/I0</td>
</tr>
<tr>
<td>3.978</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C4[3][A]</td>
<td style=" background: #97FFFF;">u_div_clk/m19_6_cZ/F</td>
</tr>
<tr>
<td>4.397</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[3][A]</td>
<td>u_div_clk/m19_8_cZ/I0</td>
</tr>
<tr>
<td>5.023</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R3C5[3][A]</td>
<td style=" background: #97FFFF;">u_div_clk/m19_8_cZ/F</td>
</tr>
<tr>
<td>6.345</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[0][B]</td>
<td>u_div_clk/times_cnt_3_cZ[8]/I3</td>
</tr>
<tr>
<td>6.971</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C3[0][B]</td>
<td style=" background: #97FFFF;">u_div_clk/times_cnt_3_cZ[8]/F</td>
</tr>
<tr>
<td>6.971</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C3[0][B]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[8]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[0][B]</td>
<td>u_div_clk/times_cnt_Z[8]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/times_cnt_Z[8]</td>
</tr>
<tr>
<td>84.644</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C3[0][B]</td>
<td>u_div_clk/times_cnt_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.054, 40.592%; route: 2.548, 50.351%; tC2Q: 0.458, 9.058%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.733</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.911</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>84.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[8]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/times_cnt_Z[18]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C3[0][B]</td>
<td>u_div_clk/times_cnt_Z[8]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R5C3[0][B]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[8]/Q</td>
</tr>
<tr>
<td>3.176</td>
<td>0.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[3][A]</td>
<td>u_div_clk/m19_6_cZ/I0</td>
</tr>
<tr>
<td>3.978</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C4[3][A]</td>
<td style=" background: #97FFFF;">u_div_clk/m19_6_cZ/F</td>
</tr>
<tr>
<td>4.397</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[3][A]</td>
<td>u_div_clk/m19_8_cZ/I0</td>
</tr>
<tr>
<td>5.023</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>11</td>
<td>R3C5[3][A]</td>
<td style=" background: #97FFFF;">u_div_clk/m19_8_cZ/F</td>
</tr>
<tr>
<td>5.879</td>
<td>0.856</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td>u_div_clk/times_cnt_3_cZ[18]/I3</td>
</tr>
<tr>
<td>6.911</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">u_div_clk/times_cnt_3_cZ[18]/F</td>
</tr>
<tr>
<td>6.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[18]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td>u_div_clk/times_cnt_Z[18]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/times_cnt_Z[18]</td>
</tr>
<tr>
<td>84.644</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C5[2][A]</td>
<td>u_div_clk/times_cnt_Z[18]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.460, 49.202%; route: 2.081, 41.631%; tC2Q: 0.458, 9.167%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>84.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/times_cnt_Z[9]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_div_clk/times_cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[4]/Q</td>
</tr>
<tr>
<td>2.789</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[3][A]</td>
<td>u_div_clk/m8_e_8_cZ/I1</td>
</tr>
<tr>
<td>3.850</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C2[3][A]</td>
<td style=" background: #97FFFF;">u_div_clk/m8_e_8_cZ/F</td>
</tr>
<tr>
<td>4.269</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[3][B]</td>
<td>u_div_clk/m8_e/I2</td>
</tr>
<tr>
<td>5.368</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R3C3[3][B]</td>
<td style=" background: #97FFFF;">u_div_clk/m8_e/F</td>
</tr>
<tr>
<td>6.207</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>u_div_clk/times_cnt_3_cZ[9]/I1</td>
</tr>
<tr>
<td>6.833</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" background: #97FFFF;">u_div_clk/times_cnt_3_cZ[9]/F</td>
</tr>
<tr>
<td>6.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[9]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>u_div_clk/times_cnt_Z[9]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/times_cnt_Z[9]</td>
</tr>
<tr>
<td>84.644</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C5[0][A]</td>
<td>u_div_clk/times_cnt_Z[9]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.786, 56.599%; route: 1.678, 34.090%; tC2Q: 0.458, 9.311%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>84.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/times_cnt_Z[11]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_div_clk/times_cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[4]/Q</td>
</tr>
<tr>
<td>2.789</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[3][A]</td>
<td>u_div_clk/m8_e_8_cZ/I1</td>
</tr>
<tr>
<td>3.850</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C2[3][A]</td>
<td style=" background: #97FFFF;">u_div_clk/m8_e_8_cZ/F</td>
</tr>
<tr>
<td>4.269</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[3][B]</td>
<td>u_div_clk/m8_e/I2</td>
</tr>
<tr>
<td>5.368</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R3C3[3][B]</td>
<td style=" background: #97FFFF;">u_div_clk/m8_e/F</td>
</tr>
<tr>
<td>6.207</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td>u_div_clk/times_cnt_3_cZ[11]/I1</td>
</tr>
<tr>
<td>6.833</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td style=" background: #97FFFF;">u_div_clk/times_cnt_3_cZ[11]/F</td>
</tr>
<tr>
<td>6.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[11]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[0][B]</td>
<td>u_div_clk/times_cnt_Z[11]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/times_cnt_Z[11]</td>
</tr>
<tr>
<td>84.644</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C5[0][B]</td>
<td>u_div_clk/times_cnt_Z[11]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.786, 56.599%; route: 1.678, 34.090%; tC2Q: 0.458, 9.311%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>77.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>84.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/times_cnt_Z[12]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_div_clk/times_cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[4]/Q</td>
</tr>
<tr>
<td>2.789</td>
<td>0.420</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[3][A]</td>
<td>u_div_clk/m8_e_8_cZ/I1</td>
</tr>
<tr>
<td>3.850</td>
<td>1.061</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R3C2[3][A]</td>
<td style=" background: #97FFFF;">u_div_clk/m8_e_8_cZ/F</td>
</tr>
<tr>
<td>4.269</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[3][B]</td>
<td>u_div_clk/m8_e/I2</td>
</tr>
<tr>
<td>5.368</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>12</td>
<td>R3C3[3][B]</td>
<td style=" background: #97FFFF;">u_div_clk/m8_e/F</td>
</tr>
<tr>
<td>6.207</td>
<td>0.839</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>u_div_clk/times_cnt_3_cZ[12]/I1</td>
</tr>
<tr>
<td>6.833</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">u_div_clk/times_cnt_3_cZ[12]/F</td>
</tr>
<tr>
<td>6.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[12]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>u_div_clk/times_cnt_Z[12]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/times_cnt_Z[12]</td>
</tr>
<tr>
<td>84.644</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>u_div_clk/times_cnt_Z[12]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.786, 56.599%; route: 1.678, 34.090%; tC2Q: 0.458, 9.311%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>84.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/times_cnt_Z[22]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_div_clk/times_cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[0]/Q</td>
</tr>
<tr>
<td>2.714</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td>u_div_clk/un2_times_cnt_cry_0_0/I0</td>
</tr>
<tr>
<td>3.759</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_0_0/COUT</td>
</tr>
<tr>
<td>3.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][B]</td>
<td>u_div_clk/un2_times_cnt_cry_1_0/CIN</td>
</tr>
<tr>
<td>3.816</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_1_0/COUT</td>
</tr>
<tr>
<td>3.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[2][A]</td>
<td>u_div_clk/un2_times_cnt_cry_2_0/CIN</td>
</tr>
<tr>
<td>3.873</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_2_0/COUT</td>
</tr>
<tr>
<td>3.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[2][B]</td>
<td>u_div_clk/un2_times_cnt_cry_3_0/CIN</td>
</tr>
<tr>
<td>3.930</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_3_0/COUT</td>
</tr>
<tr>
<td>3.930</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td>u_div_clk/un2_times_cnt_cry_4_0/CIN</td>
</tr>
<tr>
<td>3.987</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_4_0/COUT</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[0][B]</td>
<td>u_div_clk/un2_times_cnt_cry_5_0/CIN</td>
</tr>
<tr>
<td>4.044</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_5_0/COUT</td>
</tr>
<tr>
<td>4.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[1][A]</td>
<td>u_div_clk/un2_times_cnt_cry_6_0/CIN</td>
</tr>
<tr>
<td>4.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_6_0/COUT</td>
</tr>
<tr>
<td>4.101</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[1][B]</td>
<td>u_div_clk/un2_times_cnt_cry_7_0/CIN</td>
</tr>
<tr>
<td>4.158</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_7_0/COUT</td>
</tr>
<tr>
<td>4.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[2][A]</td>
<td>u_div_clk/un2_times_cnt_cry_8_0/CIN</td>
</tr>
<tr>
<td>4.215</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_8_0/COUT</td>
</tr>
<tr>
<td>4.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[2][B]</td>
<td>u_div_clk/un2_times_cnt_cry_9_0/CIN</td>
</tr>
<tr>
<td>4.272</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[2][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_9_0/COUT</td>
</tr>
<tr>
<td>4.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[0][A]</td>
<td>u_div_clk/un2_times_cnt_cry_10_0/CIN</td>
</tr>
<tr>
<td>4.329</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_10_0/COUT</td>
</tr>
<tr>
<td>4.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[0][B]</td>
<td>u_div_clk/un2_times_cnt_cry_11_0/CIN</td>
</tr>
<tr>
<td>4.386</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[0][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_11_0/COUT</td>
</tr>
<tr>
<td>4.386</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[1][A]</td>
<td>u_div_clk/un2_times_cnt_cry_12_0/CIN</td>
</tr>
<tr>
<td>4.443</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_12_0/COUT</td>
</tr>
<tr>
<td>4.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[1][B]</td>
<td>u_div_clk/un2_times_cnt_cry_13_0/CIN</td>
</tr>
<tr>
<td>4.500</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_13_0/COUT</td>
</tr>
<tr>
<td>4.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[2][A]</td>
<td>u_div_clk/un2_times_cnt_cry_14_0/CIN</td>
</tr>
<tr>
<td>4.557</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_14_0/COUT</td>
</tr>
<tr>
<td>4.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[2][B]</td>
<td>u_div_clk/un2_times_cnt_cry_15_0/CIN</td>
</tr>
<tr>
<td>4.614</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_15_0/COUT</td>
</tr>
<tr>
<td>4.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[0][A]</td>
<td>u_div_clk/un2_times_cnt_cry_16_0/CIN</td>
</tr>
<tr>
<td>4.671</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_16_0/COUT</td>
</tr>
<tr>
<td>4.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[0][B]</td>
<td>u_div_clk/un2_times_cnt_cry_17_0/CIN</td>
</tr>
<tr>
<td>4.728</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_17_0/COUT</td>
</tr>
<tr>
<td>4.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[1][A]</td>
<td>u_div_clk/un2_times_cnt_cry_18_0/CIN</td>
</tr>
<tr>
<td>4.785</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_18_0/COUT</td>
</tr>
<tr>
<td>4.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[1][B]</td>
<td>u_div_clk/un2_times_cnt_cry_19_0/CIN</td>
</tr>
<tr>
<td>4.842</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_19_0/COUT</td>
</tr>
<tr>
<td>4.842</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[2][A]</td>
<td>u_div_clk/un2_times_cnt_cry_20_0/CIN</td>
</tr>
<tr>
<td>4.899</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_20_0/COUT</td>
</tr>
<tr>
<td>4.899</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[2][B]</td>
<td>u_div_clk/un2_times_cnt_cry_21_0/CIN</td>
</tr>
<tr>
<td>4.956</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_21_0/COUT</td>
</tr>
<tr>
<td>4.956</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C6[0][A]</td>
<td>u_div_clk/un2_times_cnt_cry_22_0/CIN</td>
</tr>
<tr>
<td>5.519</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_22_0/SUM</td>
</tr>
<tr>
<td>5.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[22]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>u_div_clk/times_cnt_Z[22]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/times_cnt_Z[22]</td>
</tr>
<tr>
<td>84.644</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>u_div_clk/times_cnt_Z[22]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.805, 77.743%; route: 0.345, 9.554%; tC2Q: 0.458, 12.703%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.348</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>84.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/times_cnt_Z[19]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_div_clk/times_cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[0]/Q</td>
</tr>
<tr>
<td>2.714</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td>u_div_clk/un2_times_cnt_cry_0_0/I0</td>
</tr>
<tr>
<td>3.759</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_0_0/COUT</td>
</tr>
<tr>
<td>3.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][B]</td>
<td>u_div_clk/un2_times_cnt_cry_1_0/CIN</td>
</tr>
<tr>
<td>3.816</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_1_0/COUT</td>
</tr>
<tr>
<td>3.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[2][A]</td>
<td>u_div_clk/un2_times_cnt_cry_2_0/CIN</td>
</tr>
<tr>
<td>3.873</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_2_0/COUT</td>
</tr>
<tr>
<td>3.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[2][B]</td>
<td>u_div_clk/un2_times_cnt_cry_3_0/CIN</td>
</tr>
<tr>
<td>3.930</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_3_0/COUT</td>
</tr>
<tr>
<td>3.930</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td>u_div_clk/un2_times_cnt_cry_4_0/CIN</td>
</tr>
<tr>
<td>3.987</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_4_0/COUT</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[0][B]</td>
<td>u_div_clk/un2_times_cnt_cry_5_0/CIN</td>
</tr>
<tr>
<td>4.044</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_5_0/COUT</td>
</tr>
<tr>
<td>4.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[1][A]</td>
<td>u_div_clk/un2_times_cnt_cry_6_0/CIN</td>
</tr>
<tr>
<td>4.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_6_0/COUT</td>
</tr>
<tr>
<td>4.101</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[1][B]</td>
<td>u_div_clk/un2_times_cnt_cry_7_0/CIN</td>
</tr>
<tr>
<td>4.158</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_7_0/COUT</td>
</tr>
<tr>
<td>4.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[2][A]</td>
<td>u_div_clk/un2_times_cnt_cry_8_0/CIN</td>
</tr>
<tr>
<td>4.215</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_8_0/COUT</td>
</tr>
<tr>
<td>4.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[2][B]</td>
<td>u_div_clk/un2_times_cnt_cry_9_0/CIN</td>
</tr>
<tr>
<td>4.272</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[2][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_9_0/COUT</td>
</tr>
<tr>
<td>4.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[0][A]</td>
<td>u_div_clk/un2_times_cnt_cry_10_0/CIN</td>
</tr>
<tr>
<td>4.329</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_10_0/COUT</td>
</tr>
<tr>
<td>4.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[0][B]</td>
<td>u_div_clk/un2_times_cnt_cry_11_0/CIN</td>
</tr>
<tr>
<td>4.386</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[0][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_11_0/COUT</td>
</tr>
<tr>
<td>4.386</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[1][A]</td>
<td>u_div_clk/un2_times_cnt_cry_12_0/CIN</td>
</tr>
<tr>
<td>4.443</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_12_0/COUT</td>
</tr>
<tr>
<td>4.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[1][B]</td>
<td>u_div_clk/un2_times_cnt_cry_13_0/CIN</td>
</tr>
<tr>
<td>4.500</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_13_0/COUT</td>
</tr>
<tr>
<td>4.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[2][A]</td>
<td>u_div_clk/un2_times_cnt_cry_14_0/CIN</td>
</tr>
<tr>
<td>4.557</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_14_0/COUT</td>
</tr>
<tr>
<td>4.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[2][B]</td>
<td>u_div_clk/un2_times_cnt_cry_15_0/CIN</td>
</tr>
<tr>
<td>4.614</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_15_0/COUT</td>
</tr>
<tr>
<td>4.614</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[0][A]</td>
<td>u_div_clk/un2_times_cnt_cry_16_0/CIN</td>
</tr>
<tr>
<td>4.671</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_16_0/COUT</td>
</tr>
<tr>
<td>4.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[0][B]</td>
<td>u_div_clk/un2_times_cnt_cry_17_0/CIN</td>
</tr>
<tr>
<td>4.728</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_17_0/COUT</td>
</tr>
<tr>
<td>4.728</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[1][A]</td>
<td>u_div_clk/un2_times_cnt_cry_18_0/CIN</td>
</tr>
<tr>
<td>4.785</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_18_0/COUT</td>
</tr>
<tr>
<td>4.785</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[1][B]</td>
<td>u_div_clk/un2_times_cnt_cry_19_0/CIN</td>
</tr>
<tr>
<td>5.348</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_19_0/SUM</td>
</tr>
<tr>
<td>5.348</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[19]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>u_div_clk/times_cnt_Z[19]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/times_cnt_Z[19]</td>
</tr>
<tr>
<td>84.644</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>u_div_clk/times_cnt_Z[19]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.634, 76.635%; route: 0.345, 10.029%; tC2Q: 0.458, 13.335%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.120</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>84.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/times_cnt_Z[15]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_div_clk/times_cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[0]/Q</td>
</tr>
<tr>
<td>2.714</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td>u_div_clk/un2_times_cnt_cry_0_0/I0</td>
</tr>
<tr>
<td>3.759</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_0_0/COUT</td>
</tr>
<tr>
<td>3.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][B]</td>
<td>u_div_clk/un2_times_cnt_cry_1_0/CIN</td>
</tr>
<tr>
<td>3.816</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_1_0/COUT</td>
</tr>
<tr>
<td>3.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[2][A]</td>
<td>u_div_clk/un2_times_cnt_cry_2_0/CIN</td>
</tr>
<tr>
<td>3.873</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_2_0/COUT</td>
</tr>
<tr>
<td>3.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[2][B]</td>
<td>u_div_clk/un2_times_cnt_cry_3_0/CIN</td>
</tr>
<tr>
<td>3.930</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_3_0/COUT</td>
</tr>
<tr>
<td>3.930</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td>u_div_clk/un2_times_cnt_cry_4_0/CIN</td>
</tr>
<tr>
<td>3.987</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_4_0/COUT</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[0][B]</td>
<td>u_div_clk/un2_times_cnt_cry_5_0/CIN</td>
</tr>
<tr>
<td>4.044</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_5_0/COUT</td>
</tr>
<tr>
<td>4.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[1][A]</td>
<td>u_div_clk/un2_times_cnt_cry_6_0/CIN</td>
</tr>
<tr>
<td>4.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_6_0/COUT</td>
</tr>
<tr>
<td>4.101</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[1][B]</td>
<td>u_div_clk/un2_times_cnt_cry_7_0/CIN</td>
</tr>
<tr>
<td>4.158</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_7_0/COUT</td>
</tr>
<tr>
<td>4.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[2][A]</td>
<td>u_div_clk/un2_times_cnt_cry_8_0/CIN</td>
</tr>
<tr>
<td>4.215</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_8_0/COUT</td>
</tr>
<tr>
<td>4.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[2][B]</td>
<td>u_div_clk/un2_times_cnt_cry_9_0/CIN</td>
</tr>
<tr>
<td>4.272</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[2][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_9_0/COUT</td>
</tr>
<tr>
<td>4.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[0][A]</td>
<td>u_div_clk/un2_times_cnt_cry_10_0/CIN</td>
</tr>
<tr>
<td>4.329</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_10_0/COUT</td>
</tr>
<tr>
<td>4.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[0][B]</td>
<td>u_div_clk/un2_times_cnt_cry_11_0/CIN</td>
</tr>
<tr>
<td>4.386</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[0][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_11_0/COUT</td>
</tr>
<tr>
<td>4.386</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[1][A]</td>
<td>u_div_clk/un2_times_cnt_cry_12_0/CIN</td>
</tr>
<tr>
<td>4.443</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_12_0/COUT</td>
</tr>
<tr>
<td>4.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[1][B]</td>
<td>u_div_clk/un2_times_cnt_cry_13_0/CIN</td>
</tr>
<tr>
<td>4.500</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_13_0/COUT</td>
</tr>
<tr>
<td>4.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[2][A]</td>
<td>u_div_clk/un2_times_cnt_cry_14_0/CIN</td>
</tr>
<tr>
<td>4.557</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_14_0/COUT</td>
</tr>
<tr>
<td>4.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[2][B]</td>
<td>u_div_clk/un2_times_cnt_cry_15_0/CIN</td>
</tr>
<tr>
<td>5.120</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_15_0/SUM</td>
</tr>
<tr>
<td>5.120</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[15]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>u_div_clk/times_cnt_Z[15]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/times_cnt_Z[15]</td>
</tr>
<tr>
<td>84.644</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>u_div_clk/times_cnt_Z[15]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.406, 74.975%; route: 0.345, 10.742%; tC2Q: 0.458, 14.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.581</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.063</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>84.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/times_cnt_Z[14]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_div_clk/times_cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[0]/Q</td>
</tr>
<tr>
<td>2.714</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td>u_div_clk/un2_times_cnt_cry_0_0/I0</td>
</tr>
<tr>
<td>3.759</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_0_0/COUT</td>
</tr>
<tr>
<td>3.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][B]</td>
<td>u_div_clk/un2_times_cnt_cry_1_0/CIN</td>
</tr>
<tr>
<td>3.816</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_1_0/COUT</td>
</tr>
<tr>
<td>3.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[2][A]</td>
<td>u_div_clk/un2_times_cnt_cry_2_0/CIN</td>
</tr>
<tr>
<td>3.873</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_2_0/COUT</td>
</tr>
<tr>
<td>3.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[2][B]</td>
<td>u_div_clk/un2_times_cnt_cry_3_0/CIN</td>
</tr>
<tr>
<td>3.930</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_3_0/COUT</td>
</tr>
<tr>
<td>3.930</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td>u_div_clk/un2_times_cnt_cry_4_0/CIN</td>
</tr>
<tr>
<td>3.987</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_4_0/COUT</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[0][B]</td>
<td>u_div_clk/un2_times_cnt_cry_5_0/CIN</td>
</tr>
<tr>
<td>4.044</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_5_0/COUT</td>
</tr>
<tr>
<td>4.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[1][A]</td>
<td>u_div_clk/un2_times_cnt_cry_6_0/CIN</td>
</tr>
<tr>
<td>4.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_6_0/COUT</td>
</tr>
<tr>
<td>4.101</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[1][B]</td>
<td>u_div_clk/un2_times_cnt_cry_7_0/CIN</td>
</tr>
<tr>
<td>4.158</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_7_0/COUT</td>
</tr>
<tr>
<td>4.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[2][A]</td>
<td>u_div_clk/un2_times_cnt_cry_8_0/CIN</td>
</tr>
<tr>
<td>4.215</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_8_0/COUT</td>
</tr>
<tr>
<td>4.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[2][B]</td>
<td>u_div_clk/un2_times_cnt_cry_9_0/CIN</td>
</tr>
<tr>
<td>4.272</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[2][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_9_0/COUT</td>
</tr>
<tr>
<td>4.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[0][A]</td>
<td>u_div_clk/un2_times_cnt_cry_10_0/CIN</td>
</tr>
<tr>
<td>4.329</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_10_0/COUT</td>
</tr>
<tr>
<td>4.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[0][B]</td>
<td>u_div_clk/un2_times_cnt_cry_11_0/CIN</td>
</tr>
<tr>
<td>4.386</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[0][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_11_0/COUT</td>
</tr>
<tr>
<td>4.386</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[1][A]</td>
<td>u_div_clk/un2_times_cnt_cry_12_0/CIN</td>
</tr>
<tr>
<td>4.443</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_12_0/COUT</td>
</tr>
<tr>
<td>4.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[1][B]</td>
<td>u_div_clk/un2_times_cnt_cry_13_0/CIN</td>
</tr>
<tr>
<td>4.500</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_13_0/COUT</td>
</tr>
<tr>
<td>4.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[2][A]</td>
<td>u_div_clk/un2_times_cnt_cry_14_0/CIN</td>
</tr>
<tr>
<td>5.063</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_14_0/SUM</td>
</tr>
<tr>
<td>5.063</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[14]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>u_div_clk/times_cnt_Z[14]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/times_cnt_Z[14]</td>
</tr>
<tr>
<td>84.644</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>u_div_clk/times_cnt_Z[14]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.349, 74.523%; route: 0.345, 10.936%; tC2Q: 0.458, 14.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.638</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.006</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>84.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/times_cnt_Z[13]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_div_clk/times_cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[0]/Q</td>
</tr>
<tr>
<td>2.714</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td>u_div_clk/un2_times_cnt_cry_0_0/I0</td>
</tr>
<tr>
<td>3.759</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_0_0/COUT</td>
</tr>
<tr>
<td>3.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][B]</td>
<td>u_div_clk/un2_times_cnt_cry_1_0/CIN</td>
</tr>
<tr>
<td>3.816</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_1_0/COUT</td>
</tr>
<tr>
<td>3.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[2][A]</td>
<td>u_div_clk/un2_times_cnt_cry_2_0/CIN</td>
</tr>
<tr>
<td>3.873</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_2_0/COUT</td>
</tr>
<tr>
<td>3.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[2][B]</td>
<td>u_div_clk/un2_times_cnt_cry_3_0/CIN</td>
</tr>
<tr>
<td>3.930</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_3_0/COUT</td>
</tr>
<tr>
<td>3.930</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td>u_div_clk/un2_times_cnt_cry_4_0/CIN</td>
</tr>
<tr>
<td>3.987</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_4_0/COUT</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[0][B]</td>
<td>u_div_clk/un2_times_cnt_cry_5_0/CIN</td>
</tr>
<tr>
<td>4.044</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_5_0/COUT</td>
</tr>
<tr>
<td>4.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[1][A]</td>
<td>u_div_clk/un2_times_cnt_cry_6_0/CIN</td>
</tr>
<tr>
<td>4.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_6_0/COUT</td>
</tr>
<tr>
<td>4.101</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[1][B]</td>
<td>u_div_clk/un2_times_cnt_cry_7_0/CIN</td>
</tr>
<tr>
<td>4.158</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_7_0/COUT</td>
</tr>
<tr>
<td>4.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[2][A]</td>
<td>u_div_clk/un2_times_cnt_cry_8_0/CIN</td>
</tr>
<tr>
<td>4.215</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_8_0/COUT</td>
</tr>
<tr>
<td>4.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[2][B]</td>
<td>u_div_clk/un2_times_cnt_cry_9_0/CIN</td>
</tr>
<tr>
<td>4.272</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[2][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_9_0/COUT</td>
</tr>
<tr>
<td>4.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[0][A]</td>
<td>u_div_clk/un2_times_cnt_cry_10_0/CIN</td>
</tr>
<tr>
<td>4.329</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_10_0/COUT</td>
</tr>
<tr>
<td>4.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[0][B]</td>
<td>u_div_clk/un2_times_cnt_cry_11_0/CIN</td>
</tr>
<tr>
<td>4.386</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[0][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_11_0/COUT</td>
</tr>
<tr>
<td>4.386</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[1][A]</td>
<td>u_div_clk/un2_times_cnt_cry_12_0/CIN</td>
</tr>
<tr>
<td>4.443</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_12_0/COUT</td>
</tr>
<tr>
<td>4.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[1][B]</td>
<td>u_div_clk/un2_times_cnt_cry_13_0/CIN</td>
</tr>
<tr>
<td>5.006</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_13_0/SUM</td>
</tr>
<tr>
<td>5.006</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[13]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>u_div_clk/times_cnt_Z[13]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/times_cnt_Z[13]</td>
</tr>
<tr>
<td>84.644</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>u_div_clk/times_cnt_Z[13]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.292, 74.054%; route: 0.345, 11.138%; tC2Q: 0.458, 14.809%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>84.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/times_cnt_Z[10]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_div_clk/times_cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[0]/Q</td>
</tr>
<tr>
<td>2.714</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td>u_div_clk/un2_times_cnt_cry_0_0/I0</td>
</tr>
<tr>
<td>3.759</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_0_0/COUT</td>
</tr>
<tr>
<td>3.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][B]</td>
<td>u_div_clk/un2_times_cnt_cry_1_0/CIN</td>
</tr>
<tr>
<td>3.816</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_1_0/COUT</td>
</tr>
<tr>
<td>3.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[2][A]</td>
<td>u_div_clk/un2_times_cnt_cry_2_0/CIN</td>
</tr>
<tr>
<td>3.873</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_2_0/COUT</td>
</tr>
<tr>
<td>3.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[2][B]</td>
<td>u_div_clk/un2_times_cnt_cry_3_0/CIN</td>
</tr>
<tr>
<td>3.930</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_3_0/COUT</td>
</tr>
<tr>
<td>3.930</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td>u_div_clk/un2_times_cnt_cry_4_0/CIN</td>
</tr>
<tr>
<td>3.987</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_4_0/COUT</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[0][B]</td>
<td>u_div_clk/un2_times_cnt_cry_5_0/CIN</td>
</tr>
<tr>
<td>4.044</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_5_0/COUT</td>
</tr>
<tr>
<td>4.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[1][A]</td>
<td>u_div_clk/un2_times_cnt_cry_6_0/CIN</td>
</tr>
<tr>
<td>4.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_6_0/COUT</td>
</tr>
<tr>
<td>4.101</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[1][B]</td>
<td>u_div_clk/un2_times_cnt_cry_7_0/CIN</td>
</tr>
<tr>
<td>4.158</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_7_0/COUT</td>
</tr>
<tr>
<td>4.158</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[2][A]</td>
<td>u_div_clk/un2_times_cnt_cry_8_0/CIN</td>
</tr>
<tr>
<td>4.215</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[2][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_8_0/COUT</td>
</tr>
<tr>
<td>4.215</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[2][B]</td>
<td>u_div_clk/un2_times_cnt_cry_9_0/CIN</td>
</tr>
<tr>
<td>4.272</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[2][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_9_0/COUT</td>
</tr>
<tr>
<td>4.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[0][A]</td>
<td>u_div_clk/un2_times_cnt_cry_10_0/CIN</td>
</tr>
<tr>
<td>4.835</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_10_0/SUM</td>
</tr>
<tr>
<td>4.835</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[10]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>u_div_clk/times_cnt_Z[10]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/times_cnt_Z[10]</td>
</tr>
<tr>
<td>84.644</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>u_div_clk/times_cnt_Z[10]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.121, 72.536%; route: 0.345, 11.789%; tC2Q: 0.458, 15.675%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>79.980</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.664</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>84.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/times_cnt_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_div_clk/times_cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[0]/Q</td>
</tr>
<tr>
<td>2.714</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td>u_div_clk/un2_times_cnt_cry_0_0/I0</td>
</tr>
<tr>
<td>3.759</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_0_0/COUT</td>
</tr>
<tr>
<td>3.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][B]</td>
<td>u_div_clk/un2_times_cnt_cry_1_0/CIN</td>
</tr>
<tr>
<td>3.816</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_1_0/COUT</td>
</tr>
<tr>
<td>3.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[2][A]</td>
<td>u_div_clk/un2_times_cnt_cry_2_0/CIN</td>
</tr>
<tr>
<td>3.873</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_2_0/COUT</td>
</tr>
<tr>
<td>3.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[2][B]</td>
<td>u_div_clk/un2_times_cnt_cry_3_0/CIN</td>
</tr>
<tr>
<td>3.930</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_3_0/COUT</td>
</tr>
<tr>
<td>3.930</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td>u_div_clk/un2_times_cnt_cry_4_0/CIN</td>
</tr>
<tr>
<td>3.987</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_4_0/COUT</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[0][B]</td>
<td>u_div_clk/un2_times_cnt_cry_5_0/CIN</td>
</tr>
<tr>
<td>4.044</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_5_0/COUT</td>
</tr>
<tr>
<td>4.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[1][A]</td>
<td>u_div_clk/un2_times_cnt_cry_6_0/CIN</td>
</tr>
<tr>
<td>4.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_6_0/COUT</td>
</tr>
<tr>
<td>4.101</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[1][B]</td>
<td>u_div_clk/un2_times_cnt_cry_7_0/CIN</td>
</tr>
<tr>
<td>4.664</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_7_0/SUM</td>
</tr>
<tr>
<td>4.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td>u_div_clk/times_cnt_Z[7]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/times_cnt_Z[7]</td>
</tr>
<tr>
<td>84.644</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C3[1][B]</td>
<td>u_div_clk/times_cnt_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.950, 70.830%; route: 0.345, 12.521%; tC2Q: 0.458, 16.648%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.607</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>84.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/times_cnt_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_div_clk/times_cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[0]/Q</td>
</tr>
<tr>
<td>2.714</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td>u_div_clk/un2_times_cnt_cry_0_0/I0</td>
</tr>
<tr>
<td>3.759</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_0_0/COUT</td>
</tr>
<tr>
<td>3.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][B]</td>
<td>u_div_clk/un2_times_cnt_cry_1_0/CIN</td>
</tr>
<tr>
<td>3.816</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_1_0/COUT</td>
</tr>
<tr>
<td>3.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[2][A]</td>
<td>u_div_clk/un2_times_cnt_cry_2_0/CIN</td>
</tr>
<tr>
<td>3.873</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_2_0/COUT</td>
</tr>
<tr>
<td>3.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[2][B]</td>
<td>u_div_clk/un2_times_cnt_cry_3_0/CIN</td>
</tr>
<tr>
<td>3.930</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_3_0/COUT</td>
</tr>
<tr>
<td>3.930</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td>u_div_clk/un2_times_cnt_cry_4_0/CIN</td>
</tr>
<tr>
<td>3.987</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_4_0/COUT</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[0][B]</td>
<td>u_div_clk/un2_times_cnt_cry_5_0/CIN</td>
</tr>
<tr>
<td>4.044</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_5_0/COUT</td>
</tr>
<tr>
<td>4.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[1][A]</td>
<td>u_div_clk/un2_times_cnt_cry_6_0/CIN</td>
</tr>
<tr>
<td>4.607</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_6_0/SUM</td>
</tr>
<tr>
<td>4.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>u_div_clk/times_cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/times_cnt_Z[6]</td>
</tr>
<tr>
<td>84.644</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>u_div_clk/times_cnt_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.893, 70.214%; route: 0.345, 12.786%; tC2Q: 0.458, 17.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.094</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.550</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>84.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/times_cnt_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_div_clk/times_cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[0]/Q</td>
</tr>
<tr>
<td>2.714</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td>u_div_clk/un2_times_cnt_cry_0_0/I0</td>
</tr>
<tr>
<td>3.759</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_0_0/COUT</td>
</tr>
<tr>
<td>3.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][B]</td>
<td>u_div_clk/un2_times_cnt_cry_1_0/CIN</td>
</tr>
<tr>
<td>3.816</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_1_0/COUT</td>
</tr>
<tr>
<td>3.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[2][A]</td>
<td>u_div_clk/un2_times_cnt_cry_2_0/CIN</td>
</tr>
<tr>
<td>3.873</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_2_0/COUT</td>
</tr>
<tr>
<td>3.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[2][B]</td>
<td>u_div_clk/un2_times_cnt_cry_3_0/CIN</td>
</tr>
<tr>
<td>3.930</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_3_0/COUT</td>
</tr>
<tr>
<td>3.930</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td>u_div_clk/un2_times_cnt_cry_4_0/CIN</td>
</tr>
<tr>
<td>3.987</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_4_0/COUT</td>
</tr>
<tr>
<td>3.987</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[0][B]</td>
<td>u_div_clk/un2_times_cnt_cry_5_0/CIN</td>
</tr>
<tr>
<td>4.550</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_5_0/SUM</td>
</tr>
<tr>
<td>4.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td>u_div_clk/times_cnt_Z[5]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/times_cnt_Z[5]</td>
</tr>
<tr>
<td>84.644</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C3[0][B]</td>
<td>u_div_clk/times_cnt_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.836, 69.570%; route: 0.345, 13.062%; tC2Q: 0.458, 17.367%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.151</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>84.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/times_cnt_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_div_clk/times_cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[0]/Q</td>
</tr>
<tr>
<td>2.714</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td>u_div_clk/un2_times_cnt_cry_0_0/I0</td>
</tr>
<tr>
<td>3.759</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_0_0/COUT</td>
</tr>
<tr>
<td>3.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][B]</td>
<td>u_div_clk/un2_times_cnt_cry_1_0/CIN</td>
</tr>
<tr>
<td>3.816</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_1_0/COUT</td>
</tr>
<tr>
<td>3.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[2][A]</td>
<td>u_div_clk/un2_times_cnt_cry_2_0/CIN</td>
</tr>
<tr>
<td>3.873</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_2_0/COUT</td>
</tr>
<tr>
<td>3.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[2][B]</td>
<td>u_div_clk/un2_times_cnt_cry_3_0/CIN</td>
</tr>
<tr>
<td>3.930</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_3_0/COUT</td>
</tr>
<tr>
<td>3.930</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td>u_div_clk/un2_times_cnt_cry_4_0/CIN</td>
</tr>
<tr>
<td>4.493</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_4_0/SUM</td>
</tr>
<tr>
<td>4.493</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_div_clk/times_cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/times_cnt_Z[4]</td>
</tr>
<tr>
<td>84.644</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_div_clk/times_cnt_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.779, 68.899%; route: 0.345, 13.351%; tC2Q: 0.458, 17.751%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>84.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/times_cnt_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_div_clk/times_cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[0]/Q</td>
</tr>
<tr>
<td>2.714</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td>u_div_clk/un2_times_cnt_cry_0_0/I0</td>
</tr>
<tr>
<td>3.759</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_0_0/COUT</td>
</tr>
<tr>
<td>3.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][B]</td>
<td>u_div_clk/un2_times_cnt_cry_1_0/CIN</td>
</tr>
<tr>
<td>3.816</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_1_0/COUT</td>
</tr>
<tr>
<td>3.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[2][A]</td>
<td>u_div_clk/un2_times_cnt_cry_2_0/CIN</td>
</tr>
<tr>
<td>3.873</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_2_0/COUT</td>
</tr>
<tr>
<td>3.873</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[2][B]</td>
<td>u_div_clk/un2_times_cnt_cry_3_0/CIN</td>
</tr>
<tr>
<td>4.436</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_3_0/SUM</td>
</tr>
<tr>
<td>4.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][B]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[2][B]</td>
<td>u_div_clk/times_cnt_Z[3]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/times_cnt_Z[3]</td>
</tr>
<tr>
<td>84.644</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C2[2][B]</td>
<td>u_div_clk/times_cnt_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.722, 68.197%; route: 0.345, 13.652%; tC2Q: 0.458, 18.151%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.265</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.379</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>84.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/times_cnt_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_div_clk/times_cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[0]/Q</td>
</tr>
<tr>
<td>2.714</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td>u_div_clk/un2_times_cnt_cry_0_0/I0</td>
</tr>
<tr>
<td>3.759</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_0_0/COUT</td>
</tr>
<tr>
<td>3.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][B]</td>
<td>u_div_clk/un2_times_cnt_cry_1_0/CIN</td>
</tr>
<tr>
<td>3.816</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_1_0/COUT</td>
</tr>
<tr>
<td>3.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[2][A]</td>
<td>u_div_clk/un2_times_cnt_cry_2_0/CIN</td>
</tr>
<tr>
<td>4.379</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_2_0/SUM</td>
</tr>
<tr>
<td>4.379</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[2][A]</td>
<td>u_div_clk/times_cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/times_cnt_Z[2]</td>
</tr>
<tr>
<td>84.644</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C2[2][A]</td>
<td>u_div_clk/times_cnt_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.665, 67.462%; route: 0.345, 13.967%; tC2Q: 0.458, 18.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>80.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>84.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/times_cnt_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_div_clk/times_cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[0]/Q</td>
</tr>
<tr>
<td>2.714</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td>u_div_clk/un2_times_cnt_cry_0_0/I0</td>
</tr>
<tr>
<td>3.759</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_0_0/COUT</td>
</tr>
<tr>
<td>3.759</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][B]</td>
<td>u_div_clk/un2_times_cnt_cry_1_0/CIN</td>
</tr>
<tr>
<td>4.322</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_1_0/SUM</td>
</tr>
<tr>
<td>4.322</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][B]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][B]</td>
<td>u_div_clk/times_cnt_Z[1]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/times_cnt_Z[1]</td>
</tr>
<tr>
<td>84.644</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C2[1][B]</td>
<td>u_div_clk/times_cnt_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.608, 66.693%; route: 0.345, 14.297%; tC2Q: 0.458, 19.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>81.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>84.644</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/times_cnt_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.911</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_div_clk/times_cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>2.369</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[0]/Q</td>
</tr>
<tr>
<td>2.714</td>
<td>0.345</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td>u_div_clk/un2_times_cnt_cry_0_0/I0</td>
</tr>
<tr>
<td>3.442</td>
<td>0.728</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_0_0/SUM</td>
</tr>
<tr>
<td>3.442</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>83.333</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>85.244</td>
<td>1.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_div_clk/times_cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>85.044</td>
<td>-0.200</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/times_cnt_Z[0]</td>
</tr>
<tr>
<td>84.644</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_div_clk/times_cnt_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>83.333</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.728, 47.549%; route: 0.345, 22.515%; tC2Q: 0.458, 29.936%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.911, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.581</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1Hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1Hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1Hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R5C4[0][A]</td>
<td>u_div_clk/flag/Q</td>
</tr>
<tr>
<td>0.871</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>counter_Z[2]/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>10</td>
<td>R7C3[1][A]</td>
<td style=" font-weight:bold;">counter_Z[2]/Q</td>
</tr>
<tr>
<td>1.209</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>smg_1_6_0_.SUM[2]/I1</td>
</tr>
<tr>
<td>1.581</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td style=" background: #97FFFF;">smg_1_6_0_.SUM[2]/F</td>
</tr>
<tr>
<td>1.581</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td style=" font-weight:bold;">counter_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1Hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R5C4[0][A]</td>
<td>u_div_clk/flag/Q</td>
</tr>
<tr>
<td>0.871</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>counter_Z[2]/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_Z[2]</td>
</tr>
<tr>
<td>0.871</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>counter_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.518</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.807</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1Hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1Hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1Hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R5C4[0][A]</td>
<td>u_div_clk/flag/Q</td>
</tr>
<tr>
<td>0.807</td>
<td>0.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>counter_Z[3]/CLK</td>
</tr>
<tr>
<td>1.140</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R7C4[0][A]</td>
<td style=" font-weight:bold;">counter_Z[3]/Q</td>
</tr>
<tr>
<td>1.146</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>smg_1_6_0_.counter_3[3]/I2</td>
</tr>
<tr>
<td>1.518</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" background: #97FFFF;">smg_1_6_0_.counter_3[3]/F</td>
</tr>
<tr>
<td>1.518</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" font-weight:bold;">counter_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1Hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R5C4[0][A]</td>
<td>u_div_clk/flag/Q</td>
</tr>
<tr>
<td>0.807</td>
<td>0.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>counter_Z[3]/CLK</td>
</tr>
<tr>
<td>0.807</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_Z[3]</td>
</tr>
<tr>
<td>0.807</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>counter_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.807, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.807, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[22]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/times_cnt_Z[22]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>u_div_clk/times_cnt_Z[22]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C6[0][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[22]/Q</td>
</tr>
<tr>
<td>1.771</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C6[0][A]</td>
<td>u_div_clk/un2_times_cnt_cry_22_0/I1</td>
</tr>
<tr>
<td>2.165</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_22_0/SUM</td>
</tr>
<tr>
<td>2.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[22]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>u_div_clk/times_cnt_Z[22]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/times_cnt_Z[22]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>u_div_clk/times_cnt_Z[22]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/times_cnt_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_div_clk/times_cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[4]/Q</td>
</tr>
<tr>
<td>1.771</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C3[0][A]</td>
<td>u_div_clk/un2_times_cnt_cry_4_0/I1</td>
</tr>
<tr>
<td>2.165</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_4_0/SUM</td>
</tr>
<tr>
<td>2.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_div_clk/times_cnt_Z[4]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/times_cnt_Z[4]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C3[0][A]</td>
<td>u_div_clk/times_cnt_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[6]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/times_cnt_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>u_div_clk/times_cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C3[1][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[6]/Q</td>
</tr>
<tr>
<td>1.771</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C3[1][A]</td>
<td>u_div_clk/un2_times_cnt_cry_6_0/I1</td>
</tr>
<tr>
<td>2.165</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_6_0/SUM</td>
</tr>
<tr>
<td>2.165</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>u_div_clk/times_cnt_Z[6]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/times_cnt_Z[6]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C3[1][A]</td>
<td>u_div_clk/times_cnt_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.731</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[10]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/times_cnt_Z[10]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>u_div_clk/times_cnt_Z[10]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C4[0][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[10]/Q</td>
</tr>
<tr>
<td>1.772</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C4[0][A]</td>
<td>u_div_clk/un2_times_cnt_cry_10_0/I1</td>
</tr>
<tr>
<td>2.166</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_10_0/SUM</td>
</tr>
<tr>
<td>2.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[10]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>u_div_clk/times_cnt_Z[10]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/times_cnt_Z[10]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C4[0][A]</td>
<td>u_div_clk/times_cnt_Z[10]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.908%; route: 0.004, 0.485%; tC2Q: 0.333, 45.607%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.858</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.822</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1Hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1Hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1Hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R5C4[0][A]</td>
<td>u_div_clk/flag/Q</td>
</tr>
<tr>
<td>0.807</td>
<td>0.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td>counter[0]/CLK</td>
</tr>
<tr>
<td>1.140</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R7C4[2][B]</td>
<td style=" font-weight:bold;">counter[0]/Q</td>
</tr>
<tr>
<td>1.680</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td style=" font-weight:bold;">counter_Z[1]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1Hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R5C4[0][A]</td>
<td>u_div_clk/flag/Q</td>
</tr>
<tr>
<td>0.807</td>
<td>0.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td>counter_Z[1]/CLK</td>
</tr>
<tr>
<td>0.807</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_Z[1]</td>
</tr>
<tr>
<td>0.822</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C4[0][B]</td>
<td>counter_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.807, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.540, 61.813%; tC2Q: 0.333, 38.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.807, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.858</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.680</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.822</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1Hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1Hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1Hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R5C4[0][A]</td>
<td>u_div_clk/flag/Q</td>
</tr>
<tr>
<td>0.807</td>
<td>0.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td>counter[0]/CLK</td>
</tr>
<tr>
<td>1.140</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R7C4[2][B]</td>
<td style=" font-weight:bold;">counter[0]/Q</td>
</tr>
<tr>
<td>1.680</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td style=" font-weight:bold;">counter_Z[3]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1Hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R5C4[0][A]</td>
<td>u_div_clk/flag/Q</td>
</tr>
<tr>
<td>0.807</td>
<td>0.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>counter_Z[3]/CLK</td>
</tr>
<tr>
<td>0.807</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_Z[3]</td>
</tr>
<tr>
<td>0.822</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C4[0][A]</td>
<td>counter_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.807, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.540, 61.813%; tC2Q: 0.333, 38.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.807, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/times_cnt_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[2][B]</td>
<td>u_div_clk/times_cnt_Z[3]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C2[2][B]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[3]/Q</td>
</tr>
<tr>
<td>2.003</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C2[2][B]</td>
<td>u_div_clk/un2_times_cnt_cry_3_0/I1</td>
</tr>
<tr>
<td>2.397</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_3_0/SUM</td>
</tr>
<tr>
<td>2.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][B]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[2][B]</td>
<td>u_div_clk/times_cnt_Z[3]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/times_cnt_Z[3]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C2[2][B]</td>
<td>u_div_clk/times_cnt_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.964%; route: 0.234, 24.379%; tC2Q: 0.333, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[5]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/times_cnt_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td>u_div_clk/times_cnt_Z[5]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C3[0][B]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[5]/Q</td>
</tr>
<tr>
<td>2.003</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C3[0][B]</td>
<td>u_div_clk/un2_times_cnt_cry_5_0/I1</td>
</tr>
<tr>
<td>2.397</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_5_0/SUM</td>
</tr>
<tr>
<td>2.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[0][B]</td>
<td>u_div_clk/times_cnt_Z[5]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/times_cnt_Z[5]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C3[0][B]</td>
<td>u_div_clk/times_cnt_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.964%; route: 0.234, 24.379%; tC2Q: 0.333, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.400</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[14]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/times_cnt_Z[14]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>u_div_clk/times_cnt_Z[14]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C4[2][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[14]/Q</td>
</tr>
<tr>
<td>2.006</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C4[2][A]</td>
<td>u_div_clk/un2_times_cnt_cry_14_0/I1</td>
</tr>
<tr>
<td>2.400</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_14_0/SUM</td>
</tr>
<tr>
<td>2.400</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[14]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>u_div_clk/times_cnt_Z[14]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/times_cnt_Z[14]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C4[2][A]</td>
<td>u_div_clk/times_cnt_Z[14]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.833%; route: 0.238, 24.621%; tC2Q: 0.333, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[15]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/times_cnt_Z[15]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>u_div_clk/times_cnt_Z[15]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C4[2][B]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[15]/Q</td>
</tr>
<tr>
<td>2.007</td>
<td>0.238</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C4[2][B]</td>
<td>u_div_clk/un2_times_cnt_cry_15_0/I1</td>
</tr>
<tr>
<td>2.401</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_15_0/SUM</td>
</tr>
<tr>
<td>2.401</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[15]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>u_div_clk/times_cnt_Z[15]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/times_cnt_Z[15]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C4[2][B]</td>
<td>u_div_clk/times_cnt_Z[15]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.827%; route: 0.238, 24.632%; tC2Q: 0.333, 34.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[1]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/times_cnt_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][B]</td>
<td>u_div_clk/times_cnt_Z[1]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C2[1][B]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[1]/Q</td>
</tr>
<tr>
<td>2.012</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C2[1][B]</td>
<td>u_div_clk/un2_times_cnt_cry_1_0/I1</td>
</tr>
<tr>
<td>2.406</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C2[1][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_1_0/SUM</td>
</tr>
<tr>
<td>2.406</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][B]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][B]</td>
<td>u_div_clk/times_cnt_Z[1]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/times_cnt_Z[1]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C2[1][B]</td>
<td>u_div_clk/times_cnt_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.621%; route: 0.243, 25.012%; tC2Q: 0.333, 34.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/times_cnt_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[2][A]</td>
<td>u_div_clk/times_cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C2[2][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[2]/Q</td>
</tr>
<tr>
<td>2.012</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C2[2][A]</td>
<td>u_div_clk/un2_times_cnt_cry_2_0/I1</td>
</tr>
<tr>
<td>2.406</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C2[2][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_2_0/SUM</td>
</tr>
<tr>
<td>2.406</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[2][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[2][A]</td>
<td>u_div_clk/times_cnt_Z[2]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/times_cnt_Z[2]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C2[2][A]</td>
<td>u_div_clk/times_cnt_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.621%; route: 0.243, 25.012%; tC2Q: 0.333, 34.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[13]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/times_cnt_Z[13]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>u_div_clk/times_cnt_Z[13]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C4[1][B]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[13]/Q</td>
</tr>
<tr>
<td>2.012</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C4[1][B]</td>
<td>u_div_clk/un2_times_cnt_cry_13_0/I1</td>
</tr>
<tr>
<td>2.406</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_13_0/SUM</td>
</tr>
<tr>
<td>2.406</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[13]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>u_div_clk/times_cnt_Z[13]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/times_cnt_Z[13]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C4[1][B]</td>
<td>u_div_clk/times_cnt_Z[13]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.621%; route: 0.243, 25.012%; tC2Q: 0.333, 34.366%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.971</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[7]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/times_cnt_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td>u_div_clk/times_cnt_Z[7]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C3[1][B]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[7]/Q</td>
</tr>
<tr>
<td>2.013</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C3[1][B]</td>
<td>u_div_clk/un2_times_cnt_cry_7_0/I1</td>
</tr>
<tr>
<td>2.407</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_7_0/SUM</td>
</tr>
<tr>
<td>2.407</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C3[1][B]</td>
<td>u_div_clk/times_cnt_Z[7]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/times_cnt_Z[7]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C3[1][B]</td>
<td>u_div_clk/times_cnt_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.572%; route: 0.244, 25.104%; tC2Q: 0.333, 34.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.412</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[19]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/times_cnt_Z[19]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>u_div_clk/times_cnt_Z[19]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C5[1][B]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[19]/Q</td>
</tr>
<tr>
<td>2.018</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C5[1][B]</td>
<td>u_div_clk/un2_times_cnt_cry_19_0/I1</td>
</tr>
<tr>
<td>2.412</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_19_0/SUM</td>
</tr>
<tr>
<td>2.412</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[19]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>u_div_clk/times_cnt_Z[19]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/times_cnt_Z[19]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[1][B]</td>
<td>u_div_clk/times_cnt_Z[19]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.363%; route: 0.249, 25.490%; tC2Q: 0.333, 34.148%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.824</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.807</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter_Z[2]</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1Hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1Hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1Hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R5C4[0][A]</td>
<td>u_div_clk/flag/Q</td>
</tr>
<tr>
<td>0.871</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>counter_Z[2]/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R7C3[1][A]</td>
<td style=" font-weight:bold;">counter_Z[2]/Q</td>
</tr>
<tr>
<td>1.452</td>
<td>0.248</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td>smg_1_6_0_.counter_3[1]/I1</td>
</tr>
<tr>
<td>1.824</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td style=" background: #97FFFF;">smg_1_6_0_.counter_3[1]/F</td>
</tr>
<tr>
<td>1.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td style=" font-weight:bold;">counter_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1Hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R5C4[0][A]</td>
<td>u_div_clk/flag/Q</td>
</tr>
<tr>
<td>0.807</td>
<td>0.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[0][B]</td>
<td>counter_Z[1]/CLK</td>
</tr>
<tr>
<td>0.807</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_Z[1]</td>
</tr>
<tr>
<td>0.807</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C4[0][B]</td>
<td>counter_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.064</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.022%; route: 0.248, 26.011%; tC2Q: 0.333, 34.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.807, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.051</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.886</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1Hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1Hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1Hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R5C4[0][A]</td>
<td>u_div_clk/flag/Q</td>
</tr>
<tr>
<td>0.807</td>
<td>0.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td>counter[0]/CLK</td>
</tr>
<tr>
<td>1.140</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R7C4[2][B]</td>
<td style=" font-weight:bold;">counter[0]/Q</td>
</tr>
<tr>
<td>1.937</td>
<td>0.797</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td style=" font-weight:bold;">counter_Z[2]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1Hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R5C4[0][A]</td>
<td>u_div_clk/flag/Q</td>
</tr>
<tr>
<td>0.871</td>
<td>0.871</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>counter_Z[2]/CLK</td>
</tr>
<tr>
<td>0.871</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_Z[2]</td>
</tr>
<tr>
<td>0.886</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C3[1][A]</td>
<td>counter_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.064</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.807, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.797, 70.513%; tC2Q: 0.333, 29.487%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.871, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.871</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.807</td>
</tr>
<tr>
<td class="label">From</td>
<td>counter[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_1Hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_1Hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1Hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R5C4[0][A]</td>
<td>u_div_clk/flag/Q</td>
</tr>
<tr>
<td>0.807</td>
<td>0.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td>counter[0]/CLK</td>
</tr>
<tr>
<td>1.140</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R7C4[2][B]</td>
<td style=" font-weight:bold;">counter[0]/Q</td>
</tr>
<tr>
<td>1.145</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td>CO0_i_cZ/I0</td>
</tr>
<tr>
<td>1.871</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td style=" background: #97FFFF;">CO0_i_cZ/F</td>
</tr>
<tr>
<td>1.871</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td style=" font-weight:bold;">counter[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_1Hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>5</td>
<td>R5C4[0][A]</td>
<td>u_div_clk/flag/Q</td>
</tr>
<tr>
<td>0.807</td>
<td>0.807</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C4[2][B]</td>
<td>counter[0]/CLK</td>
</tr>
<tr>
<td>0.807</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter[0]</td>
</tr>
<tr>
<td>0.807</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C4[2][B]</td>
<td>counter[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.807, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 68.230%; route: 0.005, 0.444%; tC2Q: 0.333, 31.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.807, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.093</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/times_cnt_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_div_clk/times_cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[0]/Q</td>
</tr>
<tr>
<td>2.012</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C2[1][A]</td>
<td>u_div_clk/un2_times_cnt_cry_0_0/I0</td>
</tr>
<tr>
<td>2.529</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_0_0/SUM</td>
</tr>
<tr>
<td>2.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_div_clk/times_cnt_Z[0]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/times_cnt_Z[0]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C2[1][A]</td>
<td>u_div_clk/times_cnt_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 47.304%; route: 0.243, 22.197%; tC2Q: 0.333, 30.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.130</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[23]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/times_cnt_Z[23]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>u_div_clk/times_cnt_Z[23]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C6[1][B]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[23]/Q</td>
</tr>
<tr>
<td>2.008</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C6[0][B]</td>
<td>u_div_clk/un2_times_cnt_s_23_0/I1</td>
</tr>
<tr>
<td>2.402</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_s_23_0/SUM</td>
</tr>
<tr>
<td>2.406</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>u_div_clk/times_cnt_3_cZ[23]/I1</td>
</tr>
<tr>
<td>3.130</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td style=" background: #97FFFF;">u_div_clk/times_cnt_3_cZ[23]/F</td>
</tr>
<tr>
<td>3.130</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[23]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>u_div_clk/times_cnt_Z[23]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/times_cnt_Z[23]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C6[1][B]</td>
<td>u_div_clk/times_cnt_Z[23]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.118, 65.979%; route: 0.243, 14.349%; tC2Q: 0.333, 19.672%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[18]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/times_cnt_Z[18]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td>u_div_clk/times_cnt_Z[18]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R4C5[2][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[18]/Q</td>
</tr>
<tr>
<td>2.014</td>
<td>0.245</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[1][A]</td>
<td>u_div_clk/un2_times_cnt_cry_18_0/I1</td>
</tr>
<tr>
<td>2.408</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_18_0/SUM</td>
</tr>
<tr>
<td>2.641</td>
<td>0.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td>u_div_clk/times_cnt_3_cZ[18]/I0</td>
</tr>
<tr>
<td>3.197</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" background: #97FFFF;">u_div_clk/times_cnt_3_cZ[18]/F</td>
</tr>
<tr>
<td>3.197</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[18]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[2][A]</td>
<td>u_div_clk/times_cnt_Z[18]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/times_cnt_Z[18]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C5[2][A]</td>
<td>u_div_clk/times_cnt_Z[18]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.950, 53.945%; route: 0.478, 27.126%; tC2Q: 0.333, 18.928%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.927</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.363</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[21]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/times_cnt_Z[21]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>u_div_clk/times_cnt_Z[21]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[21]/Q</td>
</tr>
<tr>
<td>2.010</td>
<td>0.242</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R3C5[2][B]</td>
<td>u_div_clk/un2_times_cnt_cry_21_0/I1</td>
</tr>
<tr>
<td>2.404</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C5[2][B]</td>
<td style=" background: #97FFFF;">u_div_clk/un2_times_cnt_cry_21_0/SUM</td>
</tr>
<tr>
<td>2.637</td>
<td>0.232</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>u_div_clk/times_cnt_3_cZ[21]/I1</td>
</tr>
<tr>
<td>3.363</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" background: #97FFFF;">u_div_clk/times_cnt_3_cZ[21]/F</td>
</tr>
<tr>
<td>3.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[21]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>u_div_clk/times_cnt_Z[21]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/times_cnt_Z[21]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>u_div_clk/times_cnt_Z[21]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.120, 58.114%; route: 0.474, 24.590%; tC2Q: 0.333, 17.296%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.972</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.436</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_div_clk/times_cnt_Z[22]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_div_clk/times_cnt_Z[12]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_12m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_12m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>u_div_clk/times_cnt_Z[22]/CLK</td>
</tr>
<tr>
<td>1.769</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R3C6[0][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[22]/Q</td>
</tr>
<tr>
<td>2.010</td>
<td>0.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[3][A]</td>
<td>u_div_clk/m19_8_cZ/I3</td>
</tr>
<tr>
<td>2.566</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>11</td>
<td>R3C5[3][A]</td>
<td style=" background: #97FFFF;">u_div_clk/m19_8_cZ/F</td>
</tr>
<tr>
<td>2.852</td>
<td>0.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>u_div_clk/times_cnt_3_cZ[12]/I3</td>
</tr>
<tr>
<td>3.408</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" background: #97FFFF;">u_div_clk/times_cnt_3_cZ[12]/F</td>
</tr>
<tr>
<td>3.408</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td style=" font-weight:bold;">u_div_clk/times_cnt_Z[12]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_L</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.436</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>u_div_clk/times_cnt_Z[12]/CLK</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_div_clk/times_cnt_Z[12]</td>
</tr>
<tr>
<td>1.436</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C5[1][A]</td>
<td>u_div_clk/times_cnt_Z[12]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.112, 56.391%; route: 0.527, 26.705%; tC2Q: 0.333, 16.904%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.436, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>39.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>41.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_12m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_div_clk/flag</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.624</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_div_clk/flag/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>84.769</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_div_clk/flag/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>39.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>41.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_12m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_div_clk/times_cnt_Z[13]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.624</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_div_clk/times_cnt_Z[13]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>84.769</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_div_clk/times_cnt_Z[13]/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>39.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>41.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_12m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_div_clk/times_cnt_Z[9]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.624</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_div_clk/times_cnt_Z[9]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>84.769</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_div_clk/times_cnt_Z[9]/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>39.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>41.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_12m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_div_clk/times_cnt_Z[1]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.624</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_div_clk/times_cnt_Z[1]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>84.769</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_div_clk/times_cnt_Z[1]/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>39.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>41.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_12m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_div_clk/times_cnt_Z[2]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.624</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_div_clk/times_cnt_Z[2]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>84.769</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_div_clk/times_cnt_Z[2]/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>39.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>41.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_12m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_div_clk/times_cnt_Z[10]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.624</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_div_clk/times_cnt_Z[10]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>84.769</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_div_clk/times_cnt_Z[10]/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>39.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>41.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_12m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_div_clk/times_cnt_Z[3]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.624</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_div_clk/times_cnt_Z[3]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>84.769</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_div_clk/times_cnt_Z[3]/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>39.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>41.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_12m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_div_clk/times_cnt_Z[4]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.624</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_div_clk/times_cnt_Z[4]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>84.769</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_div_clk/times_cnt_Z[4]/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>39.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>41.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_12m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_div_clk/times_cnt_Z[15]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.624</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_div_clk/times_cnt_Z[15]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>84.769</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_div_clk/times_cnt_Z[15]/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>39.894</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>41.144</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_12m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_div_clk/times_cnt_Z[16]</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>41.666</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>43.624</td>
<td>1.958</td>
<td>tNET</td>
<td>FF</td>
<td>u_div_clk/times_cnt_Z[16]/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_12m</td>
</tr>
<tr>
<td>83.333</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>84.769</td>
<td>1.436</td>
<td>tNET</td>
<td>RR</td>
<td>u_div_clk/times_cnt_Z[16]/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>25</td>
<td>clk_12m</td>
<td>75.955</td>
<td>1.958</td>
</tr>
<tr>
<td>12</td>
<td>N_39_mux</td>
<td>75.955</td>
<td>0.843</td>
</tr>
<tr>
<td>11</td>
<td>CO0</td>
<td>1000000000.000</td>
<td>1.219</td>
</tr>
<tr>
<td>11</td>
<td>m19_7</td>
<td>77.888</td>
<td>0.834</td>
</tr>
<tr>
<td>11</td>
<td>m19_8</td>
<td>76.940</td>
<td>1.322</td>
</tr>
<tr>
<td>10</td>
<td>counter[2]</td>
<td>1000000000.000</td>
<td>0.431</td>
</tr>
<tr>
<td>10</td>
<td>counter[1]</td>
<td>1000000000.000</td>
<td>0.441</td>
</tr>
<tr>
<td>9</td>
<td>counter[3]</td>
<td>1000000000.000</td>
<td>0.429</td>
</tr>
<tr>
<td>5</td>
<td>clk_1hz</td>
<td>1000000000.000</td>
<td>1.211</td>
</tr>
<tr>
<td>3</td>
<td>times_cnt[18]</td>
<td>77.692</td>
<td>0.426</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R3C4</td>
<td>0.319</td>
</tr>
<tr>
<td>R3C3</td>
<td>0.264</td>
</tr>
<tr>
<td>R3C5</td>
<td>0.264</td>
</tr>
<tr>
<td>R7C4</td>
<td>0.181</td>
</tr>
<tr>
<td>R4C5</td>
<td>0.181</td>
</tr>
<tr>
<td>R3C2</td>
<td>0.139</td>
</tr>
<tr>
<td>R1C10</td>
<td>0.125</td>
</tr>
<tr>
<td>R3C6</td>
<td>0.111</td>
</tr>
<tr>
<td>R7C3</td>
<td>0.111</td>
</tr>
<tr>
<td>R4C3</td>
<td>0.097</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_1Hz -period 1000000000 -waveform {0 500000000} [get_nets {clk_1hz}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 83.333 -waveform {0 41.666} [get_ports {clk}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_12m -period 83.333 -waveform {0 41.666} [get_nets {clk_12m}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk_c -period 83.333 -waveform {0 41.666} [get_nets {clk_c}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
