Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Feb  3 14:12:08 2018
| Host         : Del_Alienware running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file EQ_27_band_wrapper_timing_summary_routed.rpt -rpx EQ_27_band_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : EQ_27_band_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.306     -388.505                    109                 3892        0.058        0.000                      0                 3892        4.020        0.000                       0                  1661  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                   ------------         ----------      --------------
VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {0.000 160.000}      320.000         3.125           
clk_fpga_0                                              {0.000 5.000}        10.000          100.000         
  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]        {0.000 160.000}      320.000         3.125           
clk_fpga_1                                              {0.000 50.000}       100.000         10.000          
clk_fpga_2                                              {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                            -10.306     -388.505                    109                 3403        0.058        0.000                      0                 3403        4.020        0.000                       0                  1557  
  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]      157.742        0.000                      0                  180        0.082        0.000                      0                  180      159.500        0.000                       0                   104  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                              To Clock                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                              --------                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]          VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]      277.974        0.000                      0                    1        2.135        0.000                      0                    1  
EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]          clk_fpga_0                                                    2.580        0.000                      0                   39        1.307        0.000                      0                   39  
VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]              156.934        0.000                      0                   16       48.534        0.000                      0                   16  
clk_fpga_0                                              EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]                0.951        0.000                      0                   39        0.185        0.000                      0                   39  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                      From Clock                                      To Clock                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                      ----------                                      --------                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                               EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]      156.507        0.000                      0                   33      160.511        0.000                      0                   33  
**async_default**                               clk_fpga_0                                      EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]        1.720        0.000                      0                   32        2.633        0.000                      0                   32  
**async_default**                               clk_fpga_0                                      clk_fpga_0                                            1.194        0.000                      0                  223        1.038        0.000                      0                  223  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :          109  Failing Endpoints,  Worst Slack      -10.306ns,  Total Violation     -388.505ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.306ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LRCLK
                            (output port clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.040ns  (logic 3.995ns (44.197%)  route 5.044ns (55.803%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -3.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.112ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.818     3.112    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X1Y24          FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456     3.568 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[10]/Q
                         net (fo=13, routed)          5.044     8.612    LRCLK_OBUF
    Y6                   OBUF (Prop_obuf_I_O)         3.539    12.152 r  LRCLK_OBUF_inst/O
                         net (fo=0)                   0.000    12.152    LRCLK
    Y6                                                                r  LRCLK (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.154     9.846    
                         output delay                -8.000     1.846    
  -------------------------------------------------------------------
                         required time                          1.846    
                         arrival time                         -12.152    
  -------------------------------------------------------------------
                         slack                                -10.306    

Slack (VIOLATED) :        -4.241ns  (required time - arrival time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz0_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.083ns  (logic 9.253ns (65.704%)  route 4.830ns (34.296%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.709     3.003    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X89Y79         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDRE (Prop_fdre_C_Q)         0.456     3.459 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg1_reg[11]/Q
                         net (fo=5, routed)           1.795     5.254    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[14]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851     9.105 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03__5/PCOUT[47]
                         net (fo=1, routed)           0.002     9.107    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03__5_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.625 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03__6/P[3]
                         net (fo=2, routed)           1.569    12.194    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03__6_n_102
    SLICE_X65Y70         LUT2 (Prop_lut2_I0_O)        0.124    12.318 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.318    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i__carry__0_i_4_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.850 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.850    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__0_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.964 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.964    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__1_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.078 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.078    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__2_n_0
    SLICE_X65Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.192 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.192    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__3_n_0
    SLICE_X65Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.526 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__4/O[1]
                         net (fo=2, routed)           0.809    14.335    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz020_in[7]
    SLICE_X61Y72         LUT3 (Prop_lut3_I2_O)        0.328    14.663 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__1_i_4/O
                         net (fo=2, routed)           0.645    15.309    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__1_i_4_n_0
    SLICE_X61Y73         LUT4 (Prop_lut4_I3_O)        0.332    15.641 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    15.641    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__1_i_8_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.173 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.173    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__1_n_0
    SLICE_X61Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.287 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__2/CO[3]
                         net (fo=1, routed)           0.009    16.296    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__2_n_0
    SLICE_X61Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.410 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.410    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__3_n_0
    SLICE_X61Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.524 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.524    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__4_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.638 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.638    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__5_n_0
    SLICE_X61Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.752 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.752    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__6_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.086 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__7/O[1]
                         net (fo=1, routed)           0.000    17.086    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__7_n_6
    SLICE_X61Y79         FDCE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz0_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.529    12.708    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y79         FDCE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz0_reg[33]/C
                         clock pessimism              0.229    12.937    
                         clock uncertainty           -0.154    12.783    
    SLICE_X61Y79         FDCE (Setup_fdce_C_D)        0.062    12.845    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz0_reg[33]
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                         -17.086    
  -------------------------------------------------------------------
                         slack                                 -4.241    

Slack (VIOLATED) :        -4.220ns  (required time - arrival time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz0_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.062ns  (logic 9.232ns (65.653%)  route 4.830ns (34.347%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.709     3.003    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X89Y79         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDRE (Prop_fdre_C_Q)         0.456     3.459 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg1_reg[11]/Q
                         net (fo=5, routed)           1.795     5.254    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[14]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851     9.105 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03__5/PCOUT[47]
                         net (fo=1, routed)           0.002     9.107    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03__5_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.625 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03__6/P[3]
                         net (fo=2, routed)           1.569    12.194    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03__6_n_102
    SLICE_X65Y70         LUT2 (Prop_lut2_I0_O)        0.124    12.318 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.318    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i__carry__0_i_4_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.850 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.850    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__0_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.964 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.964    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__1_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.078 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.078    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__2_n_0
    SLICE_X65Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.192 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.192    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__3_n_0
    SLICE_X65Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.526 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__4/O[1]
                         net (fo=2, routed)           0.809    14.335    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz020_in[7]
    SLICE_X61Y72         LUT3 (Prop_lut3_I2_O)        0.328    14.663 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__1_i_4/O
                         net (fo=2, routed)           0.645    15.309    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__1_i_4_n_0
    SLICE_X61Y73         LUT4 (Prop_lut4_I3_O)        0.332    15.641 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    15.641    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__1_i_8_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.173 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.173    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__1_n_0
    SLICE_X61Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.287 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__2/CO[3]
                         net (fo=1, routed)           0.009    16.296    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__2_n_0
    SLICE_X61Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.410 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.410    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__3_n_0
    SLICE_X61Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.524 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.524    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__4_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.638 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.638    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__5_n_0
    SLICE_X61Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.752 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.752    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__6_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.065 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__7/O[3]
                         net (fo=1, routed)           0.000    17.065    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__7_n_4
    SLICE_X61Y79         FDCE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz0_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.529    12.708    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y79         FDCE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz0_reg[35]/C
                         clock pessimism              0.229    12.937    
                         clock uncertainty           -0.154    12.783    
    SLICE_X61Y79         FDCE (Setup_fdce_C_D)        0.062    12.845    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz0_reg[35]
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                         -17.065    
  -------------------------------------------------------------------
                         slack                                 -4.220    

Slack (VIOLATED) :        -4.155ns  (required time - arrival time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz0_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        14.012ns  (logic 9.431ns (67.307%)  route 4.581ns (32.693%))
  Logic Levels:           18  (CARRY4=13 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.701     2.995    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y79         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.518     3.513 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[11]/Q
                         net (fo=5, routed)           1.472     4.985    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[14]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851     8.836 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz03__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.838    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz03__1_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.356 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz03__2/P[0]
                         net (fo=2, routed)           1.193    11.549    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz03__2_n_105
    SLICE_X36Y80         LUT2 (Prop_lut2_I0_O)        0.124    11.673 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz03_carry_i_3/O
                         net (fo=1, routed)           0.000    11.673    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz03_carry_i_3_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.206 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz03_carry/CO[3]
                         net (fo=1, routed)           0.000    12.206    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz03_carry_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.323 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz03_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.323    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz03_carry__0_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.440 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz03_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.440    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz03_carry__1_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.557 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz03_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.557    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz03_carry__2_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.880 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz03_carry__3/O[1]
                         net (fo=2, routed)           1.268    14.148    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz02[3]
    SLICE_X59Y83         LUT3 (Prop_lut3_I0_O)        0.331    14.479 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz00__1_carry__0_i_4/O
                         net (fo=2, routed)           0.645    15.125    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz00__1_carry__0_i_4_n_0
    SLICE_X59Y84         LUT4 (Prop_lut4_I3_O)        0.332    15.457 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz00__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    15.457    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz00__1_carry__0_i_8_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.989 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz00__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.989    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz00__1_carry__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.103 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz00__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.103    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz00__1_carry__1_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.217 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz00__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.217    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz00__1_carry__2_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.331 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz00__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.331    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz00__1_carry__3_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.445 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz00__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.445    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz00__1_carry__4_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.559 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz00__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.559    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz00__1_carry__5_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.673 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz00__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.673    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz00__1_carry__6_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.007 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz00__1_carry__7/O[1]
                         net (fo=1, routed)           0.000    17.007    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz00__1_carry__7_n_6
    SLICE_X59Y91         FDCE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz0_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.536    12.715    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y91         FDCE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz0_reg[33]/C
                         clock pessimism              0.229    12.944    
                         clock uncertainty           -0.154    12.790    
    SLICE_X59Y91         FDCE (Setup_fdce_C_D)        0.062    12.852    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz0_reg[33]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                         -17.007    
  -------------------------------------------------------------------
                         slack                                 -4.155    

Slack (VIOLATED) :        -4.146ns  (required time - arrival time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz0_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.988ns  (logic 9.158ns (65.471%)  route 4.830ns (34.529%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.709     3.003    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X89Y79         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDRE (Prop_fdre_C_Q)         0.456     3.459 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg1_reg[11]/Q
                         net (fo=5, routed)           1.795     5.254    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[14]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851     9.105 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03__5/PCOUT[47]
                         net (fo=1, routed)           0.002     9.107    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03__5_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.625 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03__6/P[3]
                         net (fo=2, routed)           1.569    12.194    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03__6_n_102
    SLICE_X65Y70         LUT2 (Prop_lut2_I0_O)        0.124    12.318 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.318    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i__carry__0_i_4_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.850 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.850    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__0_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.964 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.964    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__1_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.078 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.078    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__2_n_0
    SLICE_X65Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.192 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.192    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__3_n_0
    SLICE_X65Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.526 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__4/O[1]
                         net (fo=2, routed)           0.809    14.335    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz020_in[7]
    SLICE_X61Y72         LUT3 (Prop_lut3_I2_O)        0.328    14.663 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__1_i_4/O
                         net (fo=2, routed)           0.645    15.309    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__1_i_4_n_0
    SLICE_X61Y73         LUT4 (Prop_lut4_I3_O)        0.332    15.641 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    15.641    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__1_i_8_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.173 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.173    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__1_n_0
    SLICE_X61Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.287 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__2/CO[3]
                         net (fo=1, routed)           0.009    16.296    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__2_n_0
    SLICE_X61Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.410 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.410    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__3_n_0
    SLICE_X61Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.524 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.524    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__4_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.638 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.638    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__5_n_0
    SLICE_X61Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.752 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.752    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__6_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.991 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__7/O[2]
                         net (fo=1, routed)           0.000    16.991    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__7_n_5
    SLICE_X61Y79         FDCE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz0_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.529    12.708    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y79         FDCE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz0_reg[34]/C
                         clock pessimism              0.229    12.937    
                         clock uncertainty           -0.154    12.783    
    SLICE_X61Y79         FDCE (Setup_fdce_C_D)        0.062    12.845    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz0_reg[34]
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                         -16.991    
  -------------------------------------------------------------------
                         slack                                 -4.146    

Slack (VIOLATED) :        -4.134ns  (required time - arrival time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz0_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.991ns  (logic 9.410ns (67.258%)  route 4.581ns (32.742%))
  Logic Levels:           18  (CARRY4=13 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.995ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.701     2.995    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y79         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDRE (Prop_fdre_C_Q)         0.518     3.513 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[11]/Q
                         net (fo=5, routed)           1.472     4.985    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a1[14]
    DSP48_X2Y36          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851     8.836 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz03__1/PCOUT[47]
                         net (fo=1, routed)           0.002     8.838    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz03__1_n_106
    DSP48_X2Y37          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.356 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz03__2/P[0]
                         net (fo=2, routed)           1.193    11.549    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz03__2_n_105
    SLICE_X36Y80         LUT2 (Prop_lut2_I0_O)        0.124    11.673 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz03_carry_i_3/O
                         net (fo=1, routed)           0.000    11.673    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz03_carry_i_3_n_0
    SLICE_X36Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.206 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz03_carry/CO[3]
                         net (fo=1, routed)           0.000    12.206    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz03_carry_n_0
    SLICE_X36Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.323 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz03_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.323    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz03_carry__0_n_0
    SLICE_X36Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.440 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz03_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.440    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz03_carry__1_n_0
    SLICE_X36Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.557 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz03_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.557    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz03_carry__2_n_0
    SLICE_X36Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.880 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz03_carry__3/O[1]
                         net (fo=2, routed)           1.268    14.148    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz02[3]
    SLICE_X59Y83         LUT3 (Prop_lut3_I0_O)        0.331    14.479 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz00__1_carry__0_i_4/O
                         net (fo=2, routed)           0.645    15.125    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz00__1_carry__0_i_4_n_0
    SLICE_X59Y84         LUT4 (Prop_lut4_I3_O)        0.332    15.457 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz00__1_carry__0_i_8/O
                         net (fo=1, routed)           0.000    15.457    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz00__1_carry__0_i_8_n_0
    SLICE_X59Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.989 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz00__1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.989    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz00__1_carry__0_n_0
    SLICE_X59Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.103 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz00__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.103    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz00__1_carry__1_n_0
    SLICE_X59Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.217 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz00__1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.217    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz00__1_carry__2_n_0
    SLICE_X59Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.331 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz00__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.331    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz00__1_carry__3_n_0
    SLICE_X59Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.445 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz00__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.445    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz00__1_carry__4_n_0
    SLICE_X59Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.559 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz00__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.559    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz00__1_carry__5_n_0
    SLICE_X59Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.673 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz00__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.673    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz00__1_carry__6_n_0
    SLICE_X59Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.986 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz00__1_carry__7/O[3]
                         net (fo=1, routed)           0.000    16.986    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz00__1_carry__7_n_4
    SLICE_X59Y91         FDCE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz0_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.536    12.715    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y91         FDCE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz0_reg[35]/C
                         clock pessimism              0.229    12.944    
                         clock uncertainty           -0.154    12.790    
    SLICE_X59Y91         FDCE (Setup_fdce_C_D)        0.062    12.852    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz0_reg[35]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                         -16.986    
  -------------------------------------------------------------------
                         slack                                 -4.134    

Slack (VIOLATED) :        -4.130ns  (required time - arrival time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz0_reg[32]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.972ns  (logic 9.142ns (65.432%)  route 4.830ns (34.568%))
  Logic Levels:           17  (CARRY4=12 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.708ns = ( 12.708 - 10.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.709     3.003    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X89Y79         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDRE (Prop_fdre_C_Q)         0.456     3.459 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg1_reg[11]/Q
                         net (fo=5, routed)           1.795     5.254    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[14]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851     9.105 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03__5/PCOUT[47]
                         net (fo=1, routed)           0.002     9.107    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03__5_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.625 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03__6/P[3]
                         net (fo=2, routed)           1.569    12.194    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03__6_n_102
    SLICE_X65Y70         LUT2 (Prop_lut2_I0_O)        0.124    12.318 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.318    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i__carry__0_i_4_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.850 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.850    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__0_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.964 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.964    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__1_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.078 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.078    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__2_n_0
    SLICE_X65Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.192 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.192    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__3_n_0
    SLICE_X65Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.526 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__4/O[1]
                         net (fo=2, routed)           0.809    14.335    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz020_in[7]
    SLICE_X61Y72         LUT3 (Prop_lut3_I2_O)        0.328    14.663 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__1_i_4/O
                         net (fo=2, routed)           0.645    15.309    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__1_i_4_n_0
    SLICE_X61Y73         LUT4 (Prop_lut4_I3_O)        0.332    15.641 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    15.641    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__1_i_8_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.173 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.173    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__1_n_0
    SLICE_X61Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.287 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__2/CO[3]
                         net (fo=1, routed)           0.009    16.296    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__2_n_0
    SLICE_X61Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.410 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.410    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__3_n_0
    SLICE_X61Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.524 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.524    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__4_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.638 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.638    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__5_n_0
    SLICE_X61Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.752 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    16.752    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__6_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.975 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__7/O[0]
                         net (fo=1, routed)           0.000    16.975    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__7_n_7
    SLICE_X61Y79         FDCE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz0_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.529    12.708    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y79         FDCE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz0_reg[32]/C
                         clock pessimism              0.229    12.937    
                         clock uncertainty           -0.154    12.783    
    SLICE_X61Y79         FDCE (Setup_fdce_C_D)        0.062    12.845    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz0_reg[32]
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                         -16.975    
  -------------------------------------------------------------------
                         slack                                 -4.130    

Slack (VIOLATED) :        -4.128ns  (required time - arrival time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz0_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.969ns  (logic 9.139ns (65.424%)  route 4.830ns (34.576%))
  Logic Levels:           16  (CARRY4=11 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 12.707 - 10.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.709     3.003    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X89Y79         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDRE (Prop_fdre_C_Q)         0.456     3.459 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg1_reg[11]/Q
                         net (fo=5, routed)           1.795     5.254    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[14]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851     9.105 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03__5/PCOUT[47]
                         net (fo=1, routed)           0.002     9.107    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03__5_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.625 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03__6/P[3]
                         net (fo=2, routed)           1.569    12.194    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03__6_n_102
    SLICE_X65Y70         LUT2 (Prop_lut2_I0_O)        0.124    12.318 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.318    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i__carry__0_i_4_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.850 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.850    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__0_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.964 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.964    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__1_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.078 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.078    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__2_n_0
    SLICE_X65Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.192 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.192    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__3_n_0
    SLICE_X65Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.526 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__4/O[1]
                         net (fo=2, routed)           0.809    14.335    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz020_in[7]
    SLICE_X61Y72         LUT3 (Prop_lut3_I2_O)        0.328    14.663 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__1_i_4/O
                         net (fo=2, routed)           0.645    15.309    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__1_i_4_n_0
    SLICE_X61Y73         LUT4 (Prop_lut4_I3_O)        0.332    15.641 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    15.641    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__1_i_8_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.173 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.173    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__1_n_0
    SLICE_X61Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.287 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__2/CO[3]
                         net (fo=1, routed)           0.009    16.296    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__2_n_0
    SLICE_X61Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.410 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.410    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__3_n_0
    SLICE_X61Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.524 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.524    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__4_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.638 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.638    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__5_n_0
    SLICE_X61Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.972 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__6/O[1]
                         net (fo=1, routed)           0.000    16.972    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__6_n_6
    SLICE_X61Y78         FDCE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.528    12.707    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y78         FDCE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz0_reg[29]/C
                         clock pessimism              0.229    12.936    
                         clock uncertainty           -0.154    12.782    
    SLICE_X61Y78         FDCE (Setup_fdce_C_D)        0.062    12.844    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz0_reg[29]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                         -16.972    
  -------------------------------------------------------------------
                         slack                                 -4.128    

Slack (VIOLATED) :        -4.107ns  (required time - arrival time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz0_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.948ns  (logic 9.118ns (65.372%)  route 4.830ns (34.628%))
  Logic Levels:           16  (CARRY4=11 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.707ns = ( 12.707 - 10.000 ) 
    Source Clock Delay      (SCD):    3.003ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.709     3.003    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X89Y79         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y79         FDRE (Prop_fdre_C_Q)         0.456     3.459 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg1_reg[11]/Q
                         net (fo=5, routed)           1.795     5.254    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/a2[14]
    DSP48_X2Y28          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851     9.105 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03__5/PCOUT[47]
                         net (fo=1, routed)           0.002     9.107    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03__5_n_106
    DSP48_X2Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    10.625 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03__6/P[3]
                         net (fo=2, routed)           1.569    12.194    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03__6_n_102
    SLICE_X65Y70         LUT2 (Prop_lut2_I0_O)        0.124    12.318 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i__carry__0_i_4/O
                         net (fo=1, routed)           0.000    12.318    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/i__carry__0_i_4_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.850 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.850    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__0_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.964 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.964    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__1_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.078 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.078    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__2_n_0
    SLICE_X65Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.192 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.192    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__3_n_0
    SLICE_X65Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.526 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz03_inferred__0/i__carry__4/O[1]
                         net (fo=2, routed)           0.809    14.335    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz020_in[7]
    SLICE_X61Y72         LUT3 (Prop_lut3_I2_O)        0.328    14.663 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__1_i_4/O
                         net (fo=2, routed)           0.645    15.309    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__1_i_4_n_0
    SLICE_X61Y73         LUT4 (Prop_lut4_I3_O)        0.332    15.641 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__1_i_8/O
                         net (fo=1, routed)           0.000    15.641    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__1_i_8_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.173 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.173    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__1_n_0
    SLICE_X61Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.287 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__2/CO[3]
                         net (fo=1, routed)           0.009    16.296    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__2_n_0
    SLICE_X61Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.410 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    16.410    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__3_n_0
    SLICE_X61Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.524 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    16.524    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__4_n_0
    SLICE_X61Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.638 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    16.638    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__5_n_0
    SLICE_X61Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.951 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__6/O[3]
                         net (fo=1, routed)           0.000    16.951    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz00__1_carry__6_n_4
    SLICE_X61Y78         FDCE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.528    12.707    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y78         FDCE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz0_reg[31]/C
                         clock pessimism              0.229    12.936    
                         clock uncertainty           -0.154    12.782    
    SLICE_X61Y78         FDCE (Setup_fdce_C_D)        0.062    12.844    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz0_reg[31]
  -------------------------------------------------------------------
                         required time                         12.844    
                         arrival time                         -16.951    
  -------------------------------------------------------------------
                         slack                                 -4.107    

Slack (VIOLATED) :        -4.069ns  (required time - arrival time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz1_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.970ns  (logic 8.940ns (63.994%)  route 5.030ns (36.006%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.704     2.998    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X80Y72         FDCE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y72         FDCE (Prop_fdce_C_Q)         0.456     3.454 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz1_reg[7]/Q
                         net (fo=5, routed)           1.736     5.190    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz1[7]
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_A[7]_PCOUT[47])
                                                      4.036     9.226 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__1/PCOUT[47]
                         net (fo=1, routed)           0.002     9.228    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__1_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    10.746 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__2/P[2]
                         net (fo=2, routed)           1.913    12.659    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4__2_n_103
    SLICE_X82Y74         LUT2 (Prop_lut2_I0_O)        0.124    12.783 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4_carry_i_1/O
                         net (fo=1, routed)           0.000    12.783    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4_carry_i_1_n_0
    SLICE_X82Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.159 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4_carry/CO[3]
                         net (fo=1, routed)           0.009    13.168    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4_carry_n_0
    SLICE_X82Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.285 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.285    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4_carry__0_n_0
    SLICE_X82Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.402 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.402    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4_carry__1_n_0
    SLICE_X82Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.519 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4_carry__2/CO[3]
                         net (fo=1, routed)           0.000    13.519    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4_carry__2_n_0
    SLICE_X82Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.636 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.636    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4_carry__3_n_0
    SLICE_X82Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.959 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out4_carry__4/O[1]
                         net (fo=2, routed)           0.763    14.722    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out3[7]
    SLICE_X86Y78         LUT3 (Prop_lut3_I0_O)        0.331    15.053 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_4/O
                         net (fo=2, routed)           0.607    15.660    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_4_n_0
    SLICE_X86Y79         LUT4 (Prop_lut4_I3_O)        0.355    16.015 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_8/O
                         net (fo=1, routed)           0.000    16.015    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_i_8_n_0
    SLICE_X86Y79         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    16.528 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    16.528    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__1_n_0
    SLICE_X86Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.645 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    16.645    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__2_n_0
    SLICE_X86Y81         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.968 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out1__0_carry__3/O[1]
                         net (fo=1, routed)           0.000    16.968    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Ltempout[17]
    SLICE_X86Y81         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.536    12.715    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X86Y81         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[31]/C
                         clock pessimism              0.229    12.944    
                         clock uncertainty           -0.154    12.790    
    SLICE_X86Y81         FDRE (Setup_fdre_C_D)        0.109    12.899    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[31]
  -------------------------------------------------------------------
                         required time                         12.899    
                         arrival time                         -16.968    
  -------------------------------------------------------------------
                         slack                                 -4.069    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (52.027%)  route 0.172ns (47.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.641     0.977    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X35Y102        FDRE                                         r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[2]/Q
                         net (fo=1, routed)           0.172     1.290    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[2]
    SLICE_X34Y99         LUT5 (Prop_lut5_I4_O)        0.045     1.335 r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1/O
                         net (fo=1, routed)           0.000     1.335    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[2]_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.826     1.192    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X34Y99         FDRE                                         r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.120     1.277    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.835%)  route 0.173ns (48.165%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.641     0.977    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y100        FDRE                                         r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[7]/Q
                         net (fo=1, routed)           0.173     1.291    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r[7]
    SLICE_X34Y99         LUT5 (Prop_lut5_I4_O)        0.045     1.336 r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[7]_i_1/O
                         net (fo=1, routed)           0.000     1.336    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[7]_i_1_n_0
    SLICE_X34Y99         FDRE                                         r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.826     1.192    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X34Y99         FDRE                                         r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y99         FDRE (Hold_fdre_C_D)         0.121     1.278    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.616%)  route 0.120ns (48.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.574     0.910    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y89         FDRE                                         r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.120     1.158    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X26Y89         SRLC32E                                      r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.841     1.207    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y89         SRLC32E                                      r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.072    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.158    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.141ns (49.450%)  route 0.144ns (50.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.991ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.655     0.991    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y104        FDRE                                         r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y104        FDRE (Prop_fdre_C_Q)         0.141     1.132 r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.144     1.276    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y104        SRL16E                                       r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.929     1.295    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y104        SRL16E                                       r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.291     1.004    
    SLICE_X26Y104        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.187    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.768%)  route 0.189ns (57.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.656     0.992    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.189     1.322    EQ_27_band_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  EQ_27_band_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.885     1.251    EQ_27_band_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  EQ_27_band_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    EQ_27_band_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg8_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.552     0.888    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y86         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg8_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg8_reg[3]/Q
                         net (fo=1, routed)           0.054     1.083    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg8[3]
    SLICE_X38Y86         LUT6 (Prop_lut6_I1_O)        0.045     1.128 r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     1.128    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/reg_data_out__0[3]
    SLICE_X38Y86         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.819     1.185    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y86         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism             -0.284     0.901    
    SLICE_X38Y86         FDRE (Hold_fdre_C_D)         0.121     1.022    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.965%)  route 0.116ns (45.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.557     0.893    EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y90         FDRE                                         r  EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/Q
                         net (fo=1, routed)           0.116     1.149    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X32Y90         SRLC32E                                      r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.824     1.190    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y90         SRLC32E                                      r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X32Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.043    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                         -1.043    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.141ns (42.639%)  route 0.190ns (57.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.656     0.992    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.190     1.323    EQ_27_band_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  EQ_27_band_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.885     1.251    EQ_27_band_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  EQ_27_band_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    EQ_27_band_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.209ns (39.093%)  route 0.326ns (60.907%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.577     0.913    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y99         FDRE                                         r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[10]/Q
                         net (fo=3, routed)           0.326     1.402    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/m_payload_i_reg[46][10]
    SLICE_X33Y102        LUT5 (Prop_lut5_I0_O)        0.045     1.447 r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[10]_i_1/O
                         net (fo=1, routed)           0.000     1.447    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[10]_i_1_n_0
    SLICE_X33Y102        FDRE                                         r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.912     1.278    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y102        FDRE                                         r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[10]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y102        FDRE (Hold_fdre_C_D)         0.091     1.334    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.483%)  route 0.191ns (57.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.555     0.891    EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y92         FDRE                                         r  EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y92         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  EQ_27_band_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[24]/Q
                         net (fo=1, routed)           0.191     1.222    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X34Y91         SRLC32E                                      r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.824     1.190    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.264     0.926    
    SLICE_X34Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.109    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.109    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y91    EQ_27_band_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y91    EQ_27_band_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y91    EQ_27_band_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y91    EQ_27_band_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y88    EQ_27_band_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y87    EQ_27_band_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y87    EQ_27_band_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y87    EQ_27_band_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y87    EQ_27_band_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y97    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y97    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    EQ_27_band_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  To Clock:  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]

Setup :            0  Failing Endpoints,  Worst Slack      157.742ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      159.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             157.742ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns)
  Data Path Delay:        1.967ns  (logic 0.583ns (29.634%)  route 1.384ns (70.366%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.440ns = ( 326.440 - 320.000 ) 
    Source Clock Delay      (SCD):    7.314ns = ( 167.314 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.707ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 f  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   161.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   161.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.737   163.031    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419   163.450 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.947   165.397    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273   165.670 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.644   167.314    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y82         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDCE (Prop_fdce_C_Q)         0.459   167.773 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[15]/Q
                         net (fo=2, routed)           1.384   169.158    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[15]
    SLICE_X51Y83         LUT5 (Prop_lut5_I1_O)        0.124   169.282 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[16]_i_1/O
                         net (fo=1, routed)           0.000   169.282    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[16]_i_1_n_0
    SLICE_X51Y83         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   321.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   321.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.563   322.742    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.337   323.079 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.668   324.748    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   324.978 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.462   326.440    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X51Y83         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[16]/C
                         clock pessimism              0.707   327.146    
                         clock uncertainty           -0.154   326.992    
    SLICE_X51Y83         FDRE (Setup_fdre_C_D)        0.032   327.024    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[16]
  -------------------------------------------------------------------
                         required time                        327.024    
                         arrival time                        -169.282    
  -------------------------------------------------------------------
                         slack                                157.742    

Slack (MET) :             157.809ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns)
  Data Path Delay:        1.946ns  (logic 0.583ns (29.960%)  route 1.363ns (70.040%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.442ns = ( 326.442 - 320.000 ) 
    Source Clock Delay      (SCD):    7.318ns = ( 167.318 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.707ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 f  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   161.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   161.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.737   163.031    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419   163.450 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.947   165.397    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273   165.670 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.648   167.318    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X49Y86         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDCE (Prop_fdce_C_Q)         0.459   167.777 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[2]/Q
                         net (fo=2, routed)           1.363   169.140    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[2]
    SLICE_X50Y86         LUT5 (Prop_lut5_I1_O)        0.124   169.264 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[29]_i_1/O
                         net (fo=1, routed)           0.000   169.264    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[29]_i_1_n_0
    SLICE_X50Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   321.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   321.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.563   322.742    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.337   323.079 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.668   324.748    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   324.978 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.464   326.442    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X50Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[29]/C
                         clock pessimism              0.707   327.148    
                         clock uncertainty           -0.154   326.994    
    SLICE_X50Y86         FDRE (Setup_fdre_C_D)        0.079   327.073    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[29]
  -------------------------------------------------------------------
                         required time                        327.073    
                         arrival time                        -169.264    
  -------------------------------------------------------------------
                         slack                                157.809    

Slack (MET) :             157.848ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[12]/C
                            (falling edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns)
  Data Path Delay:        1.861ns  (logic 0.583ns (31.332%)  route 1.278ns (68.668%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.440ns = ( 326.440 - 320.000 ) 
    Source Clock Delay      (SCD):    7.314ns = ( 167.314 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.707ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 f  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   161.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   161.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.737   163.031    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419   163.450 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.947   165.397    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273   165.670 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.644   167.314    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X49Y82         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDCE (Prop_fdce_C_Q)         0.459   167.773 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[12]/Q
                         net (fo=2, routed)           1.278   169.051    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[12]
    SLICE_X51Y83         LUT5 (Prop_lut5_I1_O)        0.124   169.175 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[19]_i_1/O
                         net (fo=1, routed)           0.000   169.175    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[19]_i_1_n_0
    SLICE_X51Y83         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   321.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   321.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.563   322.742    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.337   323.079 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.668   324.748    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   324.978 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.462   326.440    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X51Y83         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[19]/C
                         clock pessimism              0.707   327.146    
                         clock uncertainty           -0.154   326.992    
    SLICE_X51Y83         FDRE (Setup_fdre_C_D)        0.031   327.023    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[19]
  -------------------------------------------------------------------
                         required time                        327.023    
                         arrival time                        -169.175    
  -------------------------------------------------------------------
                         slack                                157.848    

Slack (MET) :             157.870ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Y_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.642ns (31.512%)  route 1.395ns (68.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.456ns = ( 166.456 - 160.000 ) 
    Source Clock Delay      (SCD):    7.319ns
    Clock Pessimism Removal (CPR):    0.841ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.737     3.031    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.947     5.397    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.670 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649     7.319    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X46Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.518     7.837 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Y_reg/Q
                         net (fo=19, routed)          1.395     9.233    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Y_reg_n_0
    SLICE_X46Y88         LUT5 (Prop_lut5_I1_O)        0.124     9.357 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[21]_i_1/O
                         net (fo=1, routed)           0.000     9.357    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/next_shift_reg[21]
    SLICE_X46Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.563   162.743    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.337   163.080 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.668   164.748    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   164.978 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.478   166.456    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X46Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.841   167.296    
                         clock uncertainty           -0.154   167.142    
    SLICE_X46Y88         FDRE (Setup_fdre_C_D)        0.084   167.226    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[21]
  -------------------------------------------------------------------
                         required time                        167.226    
                         arrival time                          -9.357    
  -------------------------------------------------------------------
                         slack                                157.870    

Slack (MET) :             157.889ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Y_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.018ns  (logic 0.642ns (31.809%)  route 1.376ns (68.191%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.456ns = ( 166.456 - 160.000 ) 
    Source Clock Delay      (SCD):    7.319ns
    Clock Pessimism Removal (CPR):    0.841ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.737     3.031    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.947     5.397    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.670 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649     7.319    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X46Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Y_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.518     7.837 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Y_reg/Q
                         net (fo=19, routed)          1.376     9.214    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Y_reg_n_0
    SLICE_X46Y88         LUT5 (Prop_lut5_I1_O)        0.124     9.338 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     9.338    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/next_shift_reg[20]
    SLICE_X46Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.563   162.743    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.337   163.080 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.668   164.748    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   164.978 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.478   166.456    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X46Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.841   167.296    
                         clock uncertainty           -0.154   167.142    
    SLICE_X46Y88         FDRE (Setup_fdre_C_D)        0.084   167.226    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[20]
  -------------------------------------------------------------------
                         required time                        167.226    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                157.889    

Slack (MET) :             157.918ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/lrclk_changed_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        1.987ns  (logic 0.642ns (32.315%)  route 1.345ns (67.685%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.456ns = ( 166.456 - 160.000 ) 
    Source Clock Delay      (SCD):    7.319ns
    Clock Pessimism Removal (CPR):    0.841ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.737     3.031    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.947     5.397    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.670 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649     7.319    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X46Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/lrclk_changed_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.518     7.837 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/lrclk_changed_delay_reg/Q
                         net (fo=18, routed)          1.345     9.182    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/lrclk_changed_delay
    SLICE_X46Y88         LUT5 (Prop_lut5_I3_O)        0.124     9.306 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     9.306    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/next_shift_reg[18]
    SLICE_X46Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.563   162.743    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.337   163.080 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.668   164.748    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   164.978 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.478   166.456    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X46Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.841   167.296    
                         clock uncertainty           -0.154   167.142    
    SLICE_X46Y88         FDRE (Setup_fdre_C_D)        0.082   167.224    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[18]
  -------------------------------------------------------------------
                         required time                        167.224    
                         arrival time                          -9.306    
  -------------------------------------------------------------------
                         slack                                157.918    

Slack (MET) :             157.932ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/lrclk_changed_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        1.977ns  (logic 0.642ns (32.478%)  route 1.335ns (67.522%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.456ns = ( 166.456 - 160.000 ) 
    Source Clock Delay      (SCD):    7.319ns
    Clock Pessimism Removal (CPR):    0.841ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.737     3.031    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.947     5.397    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.670 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649     7.319    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X46Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/lrclk_changed_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.518     7.837 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/lrclk_changed_delay_reg/Q
                         net (fo=18, routed)          1.335     9.172    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/lrclk_changed_delay
    SLICE_X46Y88         LUT5 (Prop_lut5_I3_O)        0.124     9.296 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     9.296    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/next_shift_reg[19]
    SLICE_X46Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.563   162.743    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.337   163.080 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.668   164.748    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   164.978 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.478   166.456    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X46Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.841   167.296    
                         clock uncertainty           -0.154   167.142    
    SLICE_X46Y88         FDRE (Setup_fdre_C_D)        0.086   167.228    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[19]
  -------------------------------------------------------------------
                         required time                        167.228    
                         arrival time                          -9.296    
  -------------------------------------------------------------------
                         slack                                157.932    

Slack (MET) :             158.050ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[0]/C
                            (falling edge-triggered cell FDPE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns)
  Data Path Delay:        1.654ns  (logic 0.583ns (35.250%)  route 1.071ns (64.749%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.442ns = ( 326.442 - 320.000 ) 
    Source Clock Delay      (SCD):    7.319ns = ( 167.319 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.707ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 f  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   161.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   161.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.737   163.031    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419   163.450 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.947   165.397    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273   165.670 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649   167.319    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X49Y87         FDPE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDPE (Prop_fdpe_C_Q)         0.459   167.778 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[0]/Q
                         net (fo=2, routed)           1.071   168.849    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[0]
    SLICE_X52Y85         LUT3 (Prop_lut3_I1_O)        0.124   168.973 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[31]_i_1/O
                         net (fo=1, routed)           0.000   168.973    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[31]_i_1_n_0
    SLICE_X52Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   321.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   321.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.563   322.742    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.337   323.079 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.668   324.748    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   324.978 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.464   326.442    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X52Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[31]/C
                         clock pessimism              0.707   327.148    
                         clock uncertainty           -0.154   326.994    
    SLICE_X52Y85         FDRE (Setup_fdre_C_D)        0.029   327.023    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[31]
  -------------------------------------------------------------------
                         required time                        327.023    
                         arrival time                        -168.973    
  -------------------------------------------------------------------
                         slack                                158.050    

Slack (MET) :             158.058ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/lrclk_changed_delay_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        1.798ns  (logic 0.642ns (35.709%)  route 1.156ns (64.290%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.455ns = ( 166.455 - 160.000 ) 
    Source Clock Delay      (SCD):    7.319ns
    Clock Pessimism Removal (CPR):    0.841ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.737     3.031    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.947     5.397    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.670 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649     7.319    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X46Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/lrclk_changed_delay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.518     7.837 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/lrclk_changed_delay_reg/Q
                         net (fo=18, routed)          1.156     8.993    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/lrclk_changed_delay
    SLICE_X45Y87         LUT5 (Prop_lut5_I3_O)        0.124     9.117 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     9.117    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/next_shift_reg[25]
    SLICE_X45Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.563   162.743    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.337   163.080 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.668   164.748    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   164.978 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.477   166.455    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X45Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.841   167.295    
                         clock uncertainty           -0.154   167.141    
    SLICE_X45Y87         FDRE (Setup_fdre_C_D)        0.034   167.175    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[25]
  -------------------------------------------------------------------
                         required time                        167.175    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                158.058    

Slack (MET) :             158.154ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns)
  Data Path Delay:        1.549ns  (logic 0.583ns (37.630%)  route 0.966ns (62.369%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.442ns = ( 326.442 - 320.000 ) 
    Source Clock Delay      (SCD):    7.319ns = ( 167.319 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.707ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 f  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   161.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   161.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.737   163.031    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419   163.450 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.947   165.397    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273   165.670 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649   167.319    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X49Y87         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDCE (Prop_fdce_C_Q)         0.459   167.778 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[6]/Q
                         net (fo=2, routed)           0.966   168.745    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[6]
    SLICE_X51Y86         LUT5 (Prop_lut5_I1_O)        0.124   168.869 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[25]_i_1/O
                         net (fo=1, routed)           0.000   168.869    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[25]_i_1_n_0
    SLICE_X51Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   321.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   321.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.563   322.742    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.337   323.079 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.668   324.748    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   324.978 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.464   326.442    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X51Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[25]/C
                         clock pessimism              0.707   327.148    
                         clock uncertainty           -0.154   326.994    
    SLICE_X51Y86         FDRE (Setup_fdre_C_D)        0.029   327.023    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[25]
  -------------------------------------------------------------------
                         required time                        327.023    
                         arrival time                        -168.869    
  -------------------------------------------------------------------
                         slack                                158.154    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[28]/C
                            (falling edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[29]/D
                            (falling edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns)
  Data Path Delay:        0.345ns  (logic 0.133ns (38.588%)  route 0.212ns (61.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.169ns = ( 163.169 - 160.000 ) 
    Source Clock Delay      (SCD):    2.445ns = ( 162.445 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 f  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   160.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   160.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.583   160.919    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128   161.047 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.768   161.815    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   161.894 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.551   162.445    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X49Y82         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[28]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDCE (Prop_fdce_C_Q)         0.133   162.578 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[28]/Q
                         net (fo=1, routed)           0.212   162.789    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[28]
    SLICE_X50Y82         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   160.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   160.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.849   161.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.160   161.375 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.884   162.259    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   162.355 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.814   163.169    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X50Y82         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[29]/C  (IS_INVERTED)
                         clock pessimism             -0.466   162.703    
    SLICE_X50Y82         FDCE (Hold_fdce_C_D)         0.004   162.707    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[29]
  -------------------------------------------------------------------
                         required time                       -162.707    
                         arrival time                         162.789    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.209ns (40.255%)  route 0.310ns (59.745%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.170ns
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.583     0.919    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128     1.046 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.768     1.815    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     1.894 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.554     2.448    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.164     2.612 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/Q
                         net (fo=18, routed)          0.310     2.922    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd
    SLICE_X51Y83         LUT5 (Prop_lut5_I2_O)        0.045     2.967 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[19]_i_1/O
                         net (fo=1, routed)           0.000     2.967    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[19]_i_1_n_0
    SLICE_X51Y83         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.849     1.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.160     1.375 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.884     2.259    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.355 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.815     3.170    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X51Y83         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[19]/C
                         clock pessimism             -0.467     2.704    
    SLICE_X51Y83         FDRE (Hold_fdre_C_D)         0.092     2.796    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.796    
                         arrival time                           2.967    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.246ns (42.743%)  route 0.330ns (57.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.172ns
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.583     0.919    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128     1.046 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.768     1.815    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     1.894 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.554     2.448    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.148     2.596 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/Q
                         net (fo=19, routed)          0.330     2.925    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd
    SLICE_X50Y86         LUT5 (Prop_lut5_I3_O)        0.098     3.023 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     3.023    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[30]_i_1_n_0
    SLICE_X50Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.849     1.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.160     1.375 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.884     2.259    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.355 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.817     3.172    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X50Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[30]/C
                         clock pessimism             -0.467     2.706    
    SLICE_X50Y86         FDRE (Hold_fdre_C_D)         0.121     2.827    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.827    
                         arrival time                           3.023    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.246ns (42.595%)  route 0.332ns (57.405%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.172ns
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.583     0.919    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128     1.046 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.768     1.815    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     1.894 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.554     2.448    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.148     2.596 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/Q
                         net (fo=19, routed)          0.332     2.927    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd
    SLICE_X50Y86         LUT5 (Prop_lut5_I3_O)        0.098     3.025 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     3.025    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[29]_i_1_n_0
    SLICE_X50Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.849     1.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.160     1.375 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.884     2.259    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.355 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.817     3.172    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X50Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[29]/C
                         clock pessimism             -0.467     2.706    
    SLICE_X50Y86         FDRE (Hold_fdre_C_D)         0.121     2.827    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.827    
                         arrival time                           3.025    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[19]/C
                            (falling edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[20]/D
                            (falling edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns)
  Data Path Delay:        0.483ns  (logic 0.133ns (27.533%)  route 0.350ns (72.467%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.169ns = ( 163.169 - 160.000 ) 
    Source Clock Delay      (SCD):    2.445ns = ( 162.445 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 f  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   160.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   160.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.583   160.919    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128   161.047 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.768   161.815    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   161.894 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.551   162.445    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y82         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y82         FDCE (Prop_fdce_C_Q)         0.133   162.578 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[19]/Q
                         net (fo=1, routed)           0.350   162.928    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[19]
    SLICE_X50Y82         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   160.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   160.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.849   161.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.160   161.375 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.884   162.259    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   162.355 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.814   163.169    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X50Y82         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.466   162.703    
    SLICE_X50Y82         FDCE (Hold_fdce_C_D)         0.025   162.728    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[20]
  -------------------------------------------------------------------
                         required time                       -162.728    
                         arrival time                         162.928    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.246ns (42.448%)  route 0.334ns (57.552%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.172ns
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.583     0.919    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128     1.046 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.768     1.815    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     1.894 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.554     2.448    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.148     2.596 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/Q
                         net (fo=19, routed)          0.334     2.929    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd
    SLICE_X50Y86         LUT5 (Prop_lut5_I3_O)        0.098     3.027 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     3.027    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[22]_i_1_n_0
    SLICE_X50Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.849     1.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.160     1.375 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.884     2.259    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.355 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.817     3.172    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X50Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[22]/C
                         clock pessimism             -0.467     2.706    
    SLICE_X50Y86         FDRE (Hold_fdre_C_D)         0.120     2.826    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.826    
                         arrival time                           3.027    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.164ns (29.554%)  route 0.391ns (70.446%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.174ns
    Source Clock Delay      (SCD):    2.443ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.583     0.919    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128     1.046 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.768     1.815    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     1.894 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.549     2.443    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X50Y83         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.164     2.607 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[20]/Q
                         net (fo=3, routed)           0.391     2.997    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[20]
    SLICE_X49Y83         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.849     1.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.160     1.375 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.884     2.259    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.355 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.819     3.174    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X49Y83         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[20]/C
                         clock pessimism             -0.467     2.708    
    SLICE_X49Y83         FDCE (Hold_fdce_C_D)         0.070     2.778    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.778    
                         arrival time                           2.997    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.164ns (29.245%)  route 0.397ns (70.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.174ns
    Source Clock Delay      (SCD):    2.443ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.583     0.919    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128     1.046 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.768     1.815    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     1.894 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.549     2.443    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X50Y83         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.164     2.607 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[20]/Q
                         net (fo=3, routed)           0.397     3.003    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[20]
    SLICE_X48Y83         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.849     1.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.160     1.375 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.884     2.259    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.355 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.819     3.174    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y83         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[20]/C
                         clock pessimism             -0.467     2.708    
    SLICE_X48Y83         FDCE (Hold_fdce_C_D)         0.070     2.778    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.778    
                         arrival time                           3.003    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.209ns (36.399%)  route 0.365ns (63.601%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.170ns
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.583     0.919    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128     1.046 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.768     1.815    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     1.894 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.554     2.448    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.164     2.612 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/Q
                         net (fo=18, routed)          0.365     2.977    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd
    SLICE_X51Y83         LUT5 (Prop_lut5_I2_O)        0.045     3.022 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     3.022    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[16]_i_1_n_0
    SLICE_X51Y83         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.849     1.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.160     1.375 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.884     2.259    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.355 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.815     3.170    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X51Y83         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[16]/C
                         clock pessimism             -0.467     2.704    
    SLICE_X51Y83         FDRE (Hold_fdre_C_D)         0.092     2.796    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.796    
                         arrival time                           3.022    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.209ns (34.265%)  route 0.401ns (65.735%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.172ns
    Source Clock Delay      (SCD):    2.448ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.583     0.919    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128     1.046 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.768     1.815    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     1.894 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.554     2.448    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.164     2.612 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/Q
                         net (fo=18, routed)          0.401     3.013    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd
    SLICE_X50Y86         LUT5 (Prop_lut5_I2_O)        0.045     3.058 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     3.058    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[23]_i_1_n_0
    SLICE_X50Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.849     1.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.160     1.375 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.884     2.259    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.355 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.817     3.172    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X50Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[23]/C
                         clock pessimism             -0.467     2.706    
    SLICE_X50Y86         FDRE (Hold_fdre_C_D)         0.121     2.827    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.827    
                         arrival time                           3.058    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
Waveform(ns):       { 0.000 160.000 }
Period(ns):         320.000
Sources:            { EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         320.000     317.845    BUFGCTRL_X0Y0  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         320.000     319.000    SLICE_X52Y82   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         320.000     319.000    SLICE_X52Y82   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         320.000     319.000    SLICE_X52Y82   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         320.000     319.000    SLICE_X52Y82   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         320.000     319.000    SLICE_X49Y83   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         320.000     319.000    SLICE_X49Y83   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         320.000     319.000    SLICE_X48Y85   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[22]/C
Min Period        n/a     FDCE/C   n/a            1.000         320.000     319.000    SLICE_X51Y85   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[23]/C
Min Period        n/a     FDCE/C   n/a            1.000         320.000     319.000    SLICE_X48Y85   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         160.000     159.500    SLICE_X49Y83   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         160.000     159.500    SLICE_X49Y83   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         160.000     159.500    SLICE_X52Y83   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         160.000     159.500    SLICE_X52Y83   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         160.000     159.500    SLICE_X52Y83   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         160.000     159.500    SLICE_X52Y83   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         160.000     159.500    SLICE_X52Y83   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         160.000     159.500    SLICE_X52Y83   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         160.000     159.500    SLICE_X52Y83   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         160.000     159.500    SLICE_X52Y83   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[19]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         160.000     159.500    SLICE_X52Y82   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         160.000     159.500    SLICE_X52Y82   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         160.000     159.500    SLICE_X52Y82   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[18]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         160.000     159.500    SLICE_X52Y82   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[19]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         160.000     159.500    SLICE_X51Y85   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[23]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         160.000     159.500    SLICE_X51Y85   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[25]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         160.000     159.500    SLICE_X51Y85   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[28]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         160.000     159.500    SLICE_X51Y85   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[29]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         160.000     159.500    SLICE_X51Y85   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[30]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         160.000     159.500    SLICE_X51Y85   EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[31]/C



---------------------------------------------------------------------------------------------------
From Clock:  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  To Clock:  VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]

Setup :            0  Failing Endpoints,  Worst Slack      277.974ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.135ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             277.974ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            SDATA_O
                            (output port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Max at Slow Process Corner
  Requirement:            320.000ns  (VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@480.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns)
  Data Path Delay:        26.555ns  (logic 4.012ns (15.109%)  route 22.543ns (84.891%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -7.319ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 480.000 - 480.000 ) 
    Source Clock Delay      (SCD):    7.319ns = ( 167.319 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 f  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   161.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   161.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.737   163.031    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419   163.450 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.947   165.397    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273   165.670 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649   167.319    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X45Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.459   167.778 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[31]/Q
                         net (fo=1, routed)          22.543   190.321    SDATA_O_OBUF
    Y8                   OBUF (Prop_obuf_I_O)         3.553   193.874 r  SDATA_O_OBUF_inst/O
                         net (fo=0)                   0.000   193.874    SDATA_O
    Y8                                                                r  SDATA_O (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    480.000   480.000 f  
                         ideal clock network latency
                                                      0.000   480.000    
                         clock pessimism              0.000   480.000    
                         clock uncertainty           -0.152   479.848    
                         output delay                -8.000   471.848    
  -------------------------------------------------------------------
                         required time                        471.848    
                         arrival time                        -193.874    
  -------------------------------------------------------------------
                         slack                                277.974    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.135ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            SDATA_O
                            (output port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns)
  Data Path Delay:        11.839ns  (logic 1.400ns (11.823%)  route 10.440ns (88.177%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -12.000ns
  Clock Path Skew:        -2.448ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 160.000 - 160.000 ) 
    Source Clock Delay      (SCD):    2.448ns = ( 162.448 - 160.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 f  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   160.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   160.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.583   160.919    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128   161.047 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.768   161.815    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   161.894 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.554   162.448    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X45Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.146   162.594 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[31]/Q
                         net (fo=1, routed)          10.440   173.033    SDATA_O_OBUF
    Y8                   OBUF (Prop_obuf_I_O)         1.254   174.287 r  SDATA_O_OBUF_inst/O
                         net (fo=0)                   0.000   174.287    SDATA_O
    Y8                                                                r  SDATA_O (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 f  
                         ideal clock network latency
                                                      0.000   160.000    
                         clock pessimism              0.000   160.000    
                         clock uncertainty            0.152   160.152    
                         output delay                12.000   172.152    
  -------------------------------------------------------------------
                         required time                       -172.152    
                         arrival time                         174.287    
  -------------------------------------------------------------------
                         slack                                  2.135    





---------------------------------------------------------------------------------------------------
From Clock:  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.307ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.580ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.709ns  (logic 0.580ns (21.409%)  route 2.129ns (78.591%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.499ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    7.318ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.737     3.031    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.947     5.397    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.670 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.648     7.318    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X49Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y85         FDCE (Prop_fdce_C_Q)         0.456     7.774 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[24]/Q
                         net (fo=1, routed)           0.655     8.429    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[24]
    SLICE_X49Y85         LUT3 (Prop_lut3_I2_O)        0.124     8.553 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_tdata[24]_INST_0/O
                         net (fo=2, routed)           1.474    10.028    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_tdata[8]
    SLICE_X57Y80         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.526    12.705    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_aclk
    SLICE_X57Y80         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[24]/C
                         clock pessimism              0.115    12.820    
                         clock uncertainty           -0.154    12.666    
    SLICE_X57Y80         FDRE (Setup_fdre_C_D)       -0.058    12.608    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[24]
  -------------------------------------------------------------------
                         required time                         12.608    
                         arrival time                         -10.028    
  -------------------------------------------------------------------
                         slack                                  2.580    

Slack (MET) :             2.691ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.656ns  (logic 0.715ns (26.917%)  route 1.941ns (73.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    7.307ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.737     3.031    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.947     5.397    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.670 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.637     7.307    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X51Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDCE (Prop_fdce_C_Q)         0.419     7.726 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[31]/Q
                         net (fo=1, routed)           0.957     8.684    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L[31]
    SLICE_X50Y85         LUT3 (Prop_lut3_I0_O)        0.296     8.980 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_tdata[31]_INST_0/O
                         net (fo=2, routed)           0.984     9.964    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_tdata[15]
    SLICE_X58Y84         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.531    12.710    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_aclk
    SLICE_X58Y84         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[31]/C
                         clock pessimism              0.115    12.825    
                         clock uncertainty           -0.154    12.671    
    SLICE_X58Y84         FDRE (Setup_fdre_C_D)       -0.016    12.655    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[31]
  -------------------------------------------------------------------
                         required time                         12.655    
                         arrival time                          -9.964    
  -------------------------------------------------------------------
                         slack                                  2.691    

Slack (MET) :             2.832ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.715ns (28.413%)  route 1.801ns (71.587%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    7.307ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.737     3.031    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.947     5.397    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.670 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.637     7.307    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X51Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDCE (Prop_fdce_C_Q)         0.419     7.726 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[31]/Q
                         net (fo=1, routed)           0.957     8.684    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L[31]
    SLICE_X50Y85         LUT3 (Prop_lut3_I0_O)        0.296     8.980 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_tdata[31]_INST_0/O
                         net (fo=2, routed)           0.844     9.824    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_tdata[15]
    SLICE_X58Y85         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.532    12.711    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_aclk
    SLICE_X58Y85         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[31]/C
                         clock pessimism              0.115    12.826    
                         clock uncertainty           -0.154    12.672    
    SLICE_X58Y85         FDRE (Setup_fdre_C_D)       -0.016    12.656    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[31]
  -------------------------------------------------------------------
                         required time                         12.656    
                         arrival time                          -9.824    
  -------------------------------------------------------------------
                         slack                                  2.832    

Slack (MET) :             2.865ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.415ns  (logic 0.580ns (24.012%)  route 1.835ns (75.988%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    7.304ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.737     3.031    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.947     5.397    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.670 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.634     7.304    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X52Y83         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDCE (Prop_fdce_C_Q)         0.456     7.760 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[17]/Q
                         net (fo=1, routed)           0.973     8.733    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[17]
    SLICE_X52Y82         LUT3 (Prop_lut3_I2_O)        0.124     8.857 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_tdata[17]_INST_0/O
                         net (fo=2, routed)           0.863     9.720    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_tdata[1]
    SLICE_X57Y80         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.526    12.705    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_aclk
    SLICE_X57Y80         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[17]/C
                         clock pessimism              0.115    12.820    
                         clock uncertainty           -0.154    12.666    
    SLICE_X57Y80         FDRE (Setup_fdre_C_D)       -0.081    12.585    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[17]
  -------------------------------------------------------------------
                         required time                         12.585    
                         arrival time                          -9.720    
  -------------------------------------------------------------------
                         slack                                  2.865    

Slack (MET) :             2.935ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.357ns  (logic 0.642ns (27.234%)  route 1.715ns (72.766%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns = ( 12.706 - 10.000 ) 
    Source Clock Delay      (SCD):    7.307ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.737     3.031    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.947     5.397    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.670 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.637     7.307    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X50Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.518     7.825 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[28]/Q
                         net (fo=1, routed)           0.939     8.765    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[28]
    SLICE_X51Y85         LUT3 (Prop_lut3_I2_O)        0.124     8.889 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_tdata[28]_INST_0/O
                         net (fo=2, routed)           0.776     9.665    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_tdata[12]
    SLICE_X57Y81         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.527    12.706    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_aclk
    SLICE_X57Y81         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[28]/C
                         clock pessimism              0.115    12.821    
                         clock uncertainty           -0.154    12.667    
    SLICE_X57Y81         FDRE (Setup_fdre_C_D)       -0.067    12.600    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[28]
  -------------------------------------------------------------------
                         required time                         12.600    
                         arrival time                          -9.665    
  -------------------------------------------------------------------
                         slack                                  2.935    

Slack (MET) :             2.955ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.580ns (24.562%)  route 1.781ns (75.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 12.710 - 10.000 ) 
    Source Clock Delay      (SCD):    7.307ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.737     3.031    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.947     5.397    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.670 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.637     7.307    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X51Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDCE (Prop_fdce_C_Q)         0.456     7.763 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[23]/Q
                         net (fo=1, routed)           0.493     8.256    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L[23]
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.124     8.380 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_tdata[23]_INST_0/O
                         net (fo=2, routed)           1.288     9.669    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_tdata[7]
    SLICE_X58Y84         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.531    12.710    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_aclk
    SLICE_X58Y84         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C
                         clock pessimism              0.115    12.825    
                         clock uncertainty           -0.154    12.671    
    SLICE_X58Y84         FDRE (Setup_fdre_C_D)       -0.047    12.624    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]
  -------------------------------------------------------------------
                         required time                         12.624    
                         arrival time                          -9.669    
  -------------------------------------------------------------------
                         slack                                  2.955    

Slack (MET) :             2.993ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.290ns  (logic 0.642ns (28.037%)  route 1.648ns (71.963%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    7.307ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.737     3.031    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.947     5.397    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.670 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.637     7.307    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X50Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.518     7.825 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[28]/Q
                         net (fo=1, routed)           0.939     8.765    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[28]
    SLICE_X51Y85         LUT3 (Prop_lut3_I2_O)        0.124     8.889 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_tdata[28]_INST_0/O
                         net (fo=2, routed)           0.708     9.597    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_tdata[12]
    SLICE_X57Y85         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.532    12.711    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_aclk
    SLICE_X57Y85         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[28]/C
                         clock pessimism              0.115    12.826    
                         clock uncertainty           -0.154    12.672    
    SLICE_X57Y85         FDRE (Setup_fdre_C_D)       -0.081    12.591    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[28]
  -------------------------------------------------------------------
                         required time                         12.591    
                         arrival time                          -9.597    
  -------------------------------------------------------------------
                         slack                                  2.993    

Slack (MET) :             3.009ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.276ns  (logic 0.580ns (25.488%)  route 1.696ns (74.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.709ns = ( 12.709 - 10.000 ) 
    Source Clock Delay      (SCD):    7.304ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.737     3.031    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.947     5.397    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.670 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.634     7.304    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X52Y83         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDCE (Prop_fdce_C_Q)         0.456     7.760 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[17]/Q
                         net (fo=1, routed)           0.973     8.733    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[17]
    SLICE_X52Y82         LUT3 (Prop_lut3_I2_O)        0.124     8.857 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_tdata[17]_INST_0/O
                         net (fo=2, routed)           0.723     9.580    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_tdata[1]
    SLICE_X57Y83         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.530    12.709    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_aclk
    SLICE_X57Y83         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[17]/C
                         clock pessimism              0.115    12.824    
                         clock uncertainty           -0.154    12.670    
    SLICE_X57Y83         FDRE (Setup_fdre_C_D)       -0.081    12.589    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[17]
  -------------------------------------------------------------------
                         required time                         12.589    
                         arrival time                          -9.580    
  -------------------------------------------------------------------
                         slack                                  3.009    

Slack (MET) :             3.046ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.249ns  (logic 0.580ns (25.791%)  route 1.669ns (74.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.484ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    7.303ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.737     3.031    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.947     5.397    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.670 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.633     7.303    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X52Y82         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y82         FDCE (Prop_fdce_C_Q)         0.456     7.759 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[18]/Q
                         net (fo=1, routed)           0.802     8.561    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L[18]
    SLICE_X52Y83         LUT3 (Prop_lut3_I0_O)        0.124     8.685 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_tdata[18]_INST_0/O
                         net (fo=2, routed)           0.867     9.552    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_tdata[2]
    SLICE_X56Y80         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.526    12.705    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_aclk
    SLICE_X56Y80         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[18]/C
                         clock pessimism              0.115    12.820    
                         clock uncertainty           -0.154    12.666    
    SLICE_X56Y80         FDRE (Setup_fdre_C_D)       -0.067    12.599    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[18]
  -------------------------------------------------------------------
                         required time                         12.599    
                         arrival time                          -9.552    
  -------------------------------------------------------------------
                         slack                                  3.046    

Slack (MET) :             3.048ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.580ns (26.001%)  route 1.651ns (73.999%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -4.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.706ns = ( 12.706 - 10.000 ) 
    Source Clock Delay      (SCD):    7.307ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.737     3.031    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.947     5.397    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.670 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.637     7.307    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X51Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y85         FDCE (Prop_fdce_C_Q)         0.456     7.763 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[29]/Q
                         net (fo=1, routed)           0.495     8.258    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L[29]
    SLICE_X51Y85         LUT3 (Prop_lut3_I0_O)        0.124     8.382 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_tdata[29]_INST_0/O
                         net (fo=2, routed)           1.156     9.538    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_tdata[13]
    SLICE_X57Y81         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.527    12.706    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_aclk
    SLICE_X57Y81         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[29]/C
                         clock pessimism              0.115    12.821    
                         clock uncertainty           -0.154    12.667    
    SLICE_X57Y81         FDRE (Setup_fdre_C_D)       -0.081    12.586    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[29]
  -------------------------------------------------------------------
                         required time                         12.586    
                         arrival time                          -9.538    
  -------------------------------------------------------------------
                         slack                                  3.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.307ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                            (clock source 'EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]'  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        1.538ns  (logic 0.124ns (8.065%)  route 1.414ns (91.935%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    1.046ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.583     0.919    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128     1.046 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.768     1.815    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     1.894 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.645     2.539    EQ_27_band_i/axi_i2s_transmitter_0/inst/out_BUFG[0]
    SLICE_X13Y25         LUT6 (Prop_lut6_I4_O)        0.045     2.584 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr[5]_i_1/O
                         net (fo=1, routed)           0.000     2.584    EQ_27_band_i/axi_i2s_transmitter_0/inst/p_0_in[5]
    SLICE_X13Y25         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.849     1.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[5]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X13Y25         FDRE (Hold_fdre_C_D)         0.092     1.277    EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           2.584    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.450ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                            (clock source 'EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]'  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        1.696ns  (logic 0.124ns (7.312%)  route 1.572ns (92.688%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    1.046ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.583     0.919    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128     1.046 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.768     1.815    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     1.894 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.803     2.697    EQ_27_band_i/axi_i2s_transmitter_0/inst/out_BUFG[0]
    SLICE_X13Y25         LUT5 (Prop_lut5_I4_O)        0.045     2.742 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr[4]_i_1/O
                         net (fo=1, routed)           0.000     2.742    EQ_27_band_i/axi_i2s_transmitter_0/inst/p_0_in[4]
    SLICE_X13Y25         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.849     1.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/C
                         clock pessimism             -0.030     1.185    
    SLICE_X13Y25         FDRE (Hold_fdre_C_D)         0.107     1.292    EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.292    
                         arrival time                           2.742    
  -------------------------------------------------------------------
                         slack                                  1.450    

Slack (MET) :             1.798ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.186ns (31.050%)  route 0.413ns (68.950%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.583     0.919    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128     1.046 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.768     1.815    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     1.894 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.553     2.447    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.141     2.588 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[22]/Q
                         net (fo=1, routed)           0.086     2.673    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L[22]
    SLICE_X49Y85         LUT3 (Prop_lut3_I0_O)        0.045     2.718 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_tdata[22]_INST_0/O
                         net (fo=2, routed)           0.327     3.046    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_tdata[6]
    SLICE_X56Y85         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.842     1.208    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_aclk
    SLICE_X56Y85         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[22]/C
                         clock pessimism             -0.030     1.178    
    SLICE_X56Y85         FDRE (Hold_fdre_C_D)         0.070     1.248    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           3.046    
  -------------------------------------------------------------------
                         slack                                  1.798    

Slack (MET) :             1.816ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.186ns (30.222%)  route 0.429ns (69.778%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    2.443ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.583     0.919    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128     1.046 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.768     1.815    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     1.894 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.549     2.443    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X52Y83         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDCE (Prop_fdce_C_Q)         0.141     2.584 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[19]/Q
                         net (fo=1, routed)           0.164     2.747    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[19]
    SLICE_X52Y83         LUT3 (Prop_lut3_I2_O)        0.045     2.792 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_tdata[19]_INST_0/O
                         net (fo=2, routed)           0.266     3.058    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_tdata[3]
    SLICE_X56Y83         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.840     1.206    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_aclk
    SLICE_X56Y83         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[19]/C
                         clock pessimism             -0.030     1.176    
    SLICE_X56Y83         FDRE (Hold_fdre_C_D)         0.066     1.242    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           3.058    
  -------------------------------------------------------------------
                         slack                                  1.816    

Slack (MET) :             1.819ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.186ns (29.955%)  route 0.435ns (70.045%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    2.446ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.583     0.919    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128     1.046 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.768     1.815    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     1.894 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.552     2.446    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y83         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDCE (Prop_fdce_C_Q)         0.141     2.587 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[21]/Q
                         net (fo=1, routed)           0.051     2.637    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[21]
    SLICE_X49Y83         LUT3 (Prop_lut3_I2_O)        0.045     2.682 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_tdata[21]_INST_0/O
                         net (fo=2, routed)           0.384     3.067    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_tdata[5]
    SLICE_X56Y83         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.840     1.206    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_aclk
    SLICE_X56Y83         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[21]/C
                         clock pessimism             -0.030     1.176    
    SLICE_X56Y83         FDRE (Hold_fdre_C_D)         0.072     1.248    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           3.067    
  -------------------------------------------------------------------
                         slack                                  1.819    

Slack (MET) :             1.825ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.186ns (29.802%)  route 0.438ns (70.198%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    2.446ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.583     0.919    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128     1.046 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.768     1.815    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     1.894 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.552     2.446    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y83         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDCE (Prop_fdce_C_Q)         0.141     2.587 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[21]/Q
                         net (fo=1, routed)           0.051     2.637    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[21]
    SLICE_X49Y83         LUT3 (Prop_lut3_I2_O)        0.045     2.682 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_tdata[21]_INST_0/O
                         net (fo=2, routed)           0.387     3.070    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_tdata[5]
    SLICE_X56Y80         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.837     1.203    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_aclk
    SLICE_X56Y80         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[21]/C
                         clock pessimism             -0.030     1.173    
    SLICE_X56Y80         FDRE (Hold_fdre_C_D)         0.072     1.245    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           3.070    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.841ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.209ns (32.385%)  route 0.436ns (67.615%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    2.444ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.583     0.919    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128     1.046 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.768     1.815    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     1.894 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.550     2.444    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X50Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDCE (Prop_fdce_C_Q)         0.164     2.608 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[29]/Q
                         net (fo=1, routed)           0.082     2.690    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[29]
    SLICE_X51Y85         LUT3 (Prop_lut3_I2_O)        0.045     2.735 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_tdata[29]_INST_0/O
                         net (fo=2, routed)           0.354     3.089    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_tdata[13]
    SLICE_X57Y85         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.842     1.208    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_aclk
    SLICE_X57Y85         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[29]/C
                         clock pessimism             -0.030     1.178    
    SLICE_X57Y85         FDRE (Hold_fdre_C_D)         0.070     1.248    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           3.089    
  -------------------------------------------------------------------
                         slack                                  1.841    

Slack (MET) :             1.851ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.186ns (28.559%)  route 0.465ns (71.441%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    2.446ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.583     0.919    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128     1.046 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.768     1.815    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     1.894 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.552     2.446    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y83         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y83         FDCE (Prop_fdce_C_Q)         0.141     2.587 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[20]/Q
                         net (fo=1, routed)           0.087     2.673    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[20]
    SLICE_X49Y83         LUT3 (Prop_lut3_I2_O)        0.045     2.718 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_tdata[20]_INST_0/O
                         net (fo=2, routed)           0.379     3.097    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_tdata[4]
    SLICE_X56Y83         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.840     1.206    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_aclk
    SLICE_X56Y83         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C
                         clock pessimism             -0.030     1.176    
    SLICE_X56Y83         FDRE (Hold_fdre_C_D)         0.070     1.246    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           3.097    
  -------------------------------------------------------------------
                         slack                                  1.851    

Slack (MET) :             1.853ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.716%)  route 0.462ns (71.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    2.447ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.583     0.919    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128     1.046 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.768     1.815    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     1.894 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.553     2.447    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDCE (Prop_fdce_C_Q)         0.141     2.588 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[27]/Q
                         net (fo=1, routed)           0.085     2.672    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L[27]
    SLICE_X49Y85         LUT3 (Prop_lut3_I0_O)        0.045     2.717 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_tdata[27]_INST_0/O
                         net (fo=2, routed)           0.377     3.094    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_tdata[11]
    SLICE_X58Y85         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.842     1.208    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_aclk
    SLICE_X58Y85         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[27]/C
                         clock pessimism             -0.030     1.178    
    SLICE_X58Y85         FDRE (Hold_fdre_C_D)         0.063     1.241    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           3.094    
  -------------------------------------------------------------------
                         slack                                  1.853    

Slack (MET) :             1.854ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.186ns (28.300%)  route 0.471ns (71.700%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    2.443ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.583     0.919    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128     1.046 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.768     1.815    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079     1.894 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.549     2.443    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X52Y83         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y83         FDCE (Prop_fdce_C_Q)         0.141     2.584 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[18]/Q
                         net (fo=1, routed)           0.200     2.784    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[18]
    SLICE_X52Y83         LUT3 (Prop_lut3_I2_O)        0.045     2.829 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_tdata[18]_INST_0/O
                         net (fo=2, routed)           0.271     3.100    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_tdata[2]
    SLICE_X56Y83         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.840     1.206    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/s_axis_aclk
    SLICE_X56Y83         FDRE                                         r  EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[18]/C
                         clock pessimism             -0.030     1.176    
    SLICE_X56Y83         FDRE (Hold_fdre_C_D)         0.070     1.246    EQ_27_band_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           3.100    
  -------------------------------------------------------------------
                         slack                                  1.854    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  To Clock:  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]

Setup :            0  Failing Endpoints,  Worst Slack      156.934ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       48.534ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             156.934ns  (required time - arrival time)
  Source:                 SDATA_I
                            (input port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            320.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 0.513ns (15.216%)  route 2.861ns (84.784%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            162.000ns
  Clock Path Skew:        2.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.447ns = ( 322.447 - 320.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                162.000   162.000    
    AA7                                               0.000   162.000 r  SDATA_I (IN)
                         net (fo=0)                   0.000   162.000    SDATA_I
    AA7                  IBUF (Prop_ibuf_I_O)         0.457   162.457 r  SDATA_I_IBUF_inst/O
                         net (fo=16, routed)          2.861   165.318    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/sdata
    SLICE_X48Y86         LUT5 (Prop_lut5_I0_O)        0.056   165.374 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[26]_i_1/O
                         net (fo=1, routed)           0.000   165.374    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[26]_i_1_n_0
    SLICE_X48Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   320.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   320.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.583   320.919    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128   321.047 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.768   321.815    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   321.894 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.553   322.447    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[26]/C
                         clock pessimism              0.000   322.447    
                         clock uncertainty           -0.152   322.295    
    SLICE_X48Y86         FDRE (Setup_fdre_C_D)        0.014   322.309    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[26]
  -------------------------------------------------------------------
                         required time                        322.309    
                         arrival time                        -165.374    
  -------------------------------------------------------------------
                         slack                                156.934    

Slack (MET) :             156.958ns  (required time - arrival time)
  Source:                 SDATA_I
                            (input port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            320.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        3.351ns  (logic 0.513ns (15.323%)  route 2.837ns (84.677%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            162.000ns
  Clock Path Skew:        2.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.447ns = ( 322.447 - 320.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                162.000   162.000    
    AA7                                               0.000   162.000 r  SDATA_I (IN)
                         net (fo=0)                   0.000   162.000    SDATA_I
    AA7                  IBUF (Prop_ibuf_I_O)         0.457   162.457 r  SDATA_I_IBUF_inst/O
                         net (fo=16, routed)          2.837   165.295    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/sdata
    SLICE_X48Y86         LUT5 (Prop_lut5_I0_O)        0.056   165.351 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[27]_i_1/O
                         net (fo=1, routed)           0.000   165.351    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[27]_i_1_n_0
    SLICE_X48Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   320.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   320.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.583   320.919    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128   321.047 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.768   321.815    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   321.894 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.553   322.447    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[27]/C
                         clock pessimism              0.000   322.447    
                         clock uncertainty           -0.152   322.295    
    SLICE_X48Y86         FDRE (Setup_fdre_C_D)        0.014   322.309    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[27]
  -------------------------------------------------------------------
                         required time                        322.309    
                         arrival time                        -165.351    
  -------------------------------------------------------------------
                         slack                                156.958    

Slack (MET) :             157.017ns  (required time - arrival time)
  Source:                 SDATA_I
                            (input port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            320.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        3.292ns  (logic 0.513ns (15.598%)  route 2.778ns (84.401%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            162.000ns
  Clock Path Skew:        2.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.447ns = ( 322.447 - 320.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                162.000   162.000    
    AA7                                               0.000   162.000 r  SDATA_I (IN)
                         net (fo=0)                   0.000   162.000    SDATA_I
    AA7                  IBUF (Prop_ibuf_I_O)         0.457   162.457 r  SDATA_I_IBUF_inst/O
                         net (fo=16, routed)          2.778   165.235    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/sdata
    SLICE_X48Y86         LUT5 (Prop_lut5_I0_O)        0.056   165.291 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[24]_i_1/O
                         net (fo=1, routed)           0.000   165.291    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[24]_i_1_n_0
    SLICE_X48Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   320.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   320.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.583   320.919    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128   321.047 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.768   321.815    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   321.894 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.553   322.447    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[24]/C
                         clock pessimism              0.000   322.447    
                         clock uncertainty           -0.152   322.295    
    SLICE_X48Y86         FDRE (Setup_fdre_C_D)        0.014   322.309    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[24]
  -------------------------------------------------------------------
                         required time                        322.309    
                         arrival time                        -165.291    
  -------------------------------------------------------------------
                         slack                                157.017    

Slack (MET) :             157.094ns  (required time - arrival time)
  Source:                 SDATA_I
                            (input port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            320.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 0.513ns (15.883%)  route 2.719ns (84.117%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            162.000ns
  Clock Path Skew:        2.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.444ns = ( 322.444 - 320.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                162.000   162.000    
    AA7                                               0.000   162.000 r  SDATA_I (IN)
                         net (fo=0)                   0.000   162.000    SDATA_I
    AA7                  IBUF (Prop_ibuf_I_O)         0.457   162.457 r  SDATA_I_IBUF_inst/O
                         net (fo=16, routed)          2.719   165.176    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/sdata
    SLICE_X50Y86         LUT5 (Prop_lut5_I0_O)        0.056   165.232 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[29]_i_1/O
                         net (fo=1, routed)           0.000   165.232    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[29]_i_1_n_0
    SLICE_X50Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   320.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   320.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.583   320.919    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128   321.047 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.768   321.815    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   321.894 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.550   322.444    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X50Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[29]/C
                         clock pessimism              0.000   322.444    
                         clock uncertainty           -0.152   322.292    
    SLICE_X50Y86         FDRE (Setup_fdre_C_D)        0.035   322.327    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[29]
  -------------------------------------------------------------------
                         required time                        322.326    
                         arrival time                        -165.232    
  -------------------------------------------------------------------
                         slack                                157.094    

Slack (MET) :             157.095ns  (required time - arrival time)
  Source:                 SDATA_I
                            (input port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            320.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        3.212ns  (logic 0.513ns (15.983%)  route 2.699ns (84.017%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            162.000ns
  Clock Path Skew:        2.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.447ns = ( 322.447 - 320.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                162.000   162.000    
    AA7                                               0.000   162.000 r  SDATA_I (IN)
                         net (fo=0)                   0.000   162.000    SDATA_I
    AA7                  IBUF (Prop_ibuf_I_O)         0.457   162.457 r  SDATA_I_IBUF_inst/O
                         net (fo=16, routed)          2.699   165.156    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/sdata
    SLICE_X48Y86         LUT5 (Prop_lut5_I0_O)        0.056   165.212 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[21]_i_1/O
                         net (fo=1, routed)           0.000   165.212    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[21]_i_1_n_0
    SLICE_X48Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   320.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   320.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.583   320.919    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128   321.047 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.768   321.815    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   321.894 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.553   322.447    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[21]/C
                         clock pessimism              0.000   322.447    
                         clock uncertainty           -0.152   322.295    
    SLICE_X48Y86         FDRE (Setup_fdre_C_D)        0.013   322.308    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[21]
  -------------------------------------------------------------------
                         required time                        322.307    
                         arrival time                        -165.212    
  -------------------------------------------------------------------
                         slack                                157.095    

Slack (MET) :             157.097ns  (required time - arrival time)
  Source:                 SDATA_I
                            (input port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            320.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        3.230ns  (logic 0.513ns (15.897%)  route 2.716ns (84.102%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            162.000ns
  Clock Path Skew:        2.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.444ns = ( 322.444 - 320.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                162.000   162.000    
    AA7                                               0.000   162.000 r  SDATA_I (IN)
                         net (fo=0)                   0.000   162.000    SDATA_I
    AA7                  IBUF (Prop_ibuf_I_O)         0.457   162.457 r  SDATA_I_IBUF_inst/O
                         net (fo=16, routed)          2.716   165.174    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/sdata
    SLICE_X50Y86         LUT5 (Prop_lut5_I0_O)        0.056   165.230 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[30]_i_1/O
                         net (fo=1, routed)           0.000   165.230    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[30]_i_1_n_0
    SLICE_X50Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   320.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   320.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.583   320.919    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128   321.047 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.768   321.815    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   321.894 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.550   322.444    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X50Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[30]/C
                         clock pessimism              0.000   322.444    
                         clock uncertainty           -0.152   322.292    
    SLICE_X50Y86         FDRE (Setup_fdre_C_D)        0.035   322.327    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[30]
  -------------------------------------------------------------------
                         required time                        322.326    
                         arrival time                        -165.230    
  -------------------------------------------------------------------
                         slack                                157.097    

Slack (MET) :             157.156ns  (required time - arrival time)
  Source:                 SDATA_I
                            (input port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            320.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        3.149ns  (logic 0.513ns (16.302%)  route 2.636ns (83.698%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            162.000ns
  Clock Path Skew:        2.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.444ns = ( 322.444 - 320.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                162.000   162.000    
    AA7                                               0.000   162.000 r  SDATA_I (IN)
                         net (fo=0)                   0.000   162.000    SDATA_I
    AA7                  IBUF (Prop_ibuf_I_O)         0.457   162.457 r  SDATA_I_IBUF_inst/O
                         net (fo=16, routed)          2.636   165.093    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/sdata
    SLICE_X51Y86         LUT5 (Prop_lut5_I0_O)        0.056   165.149 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[28]_i_1/O
                         net (fo=1, routed)           0.000   165.149    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[28]_i_1_n_0
    SLICE_X51Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   320.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   320.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.583   320.919    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128   321.047 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.768   321.815    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   321.894 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.550   322.444    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X51Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[28]/C
                         clock pessimism              0.000   322.444    
                         clock uncertainty           -0.152   322.292    
    SLICE_X51Y86         FDRE (Setup_fdre_C_D)        0.014   322.306    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[28]
  -------------------------------------------------------------------
                         required time                        322.306    
                         arrival time                        -165.149    
  -------------------------------------------------------------------
                         slack                                157.156    

Slack (MET) :             157.217ns  (required time - arrival time)
  Source:                 SDATA_I
                            (input port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            320.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        3.088ns  (logic 0.513ns (16.628%)  route 2.574ns (83.371%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            162.000ns
  Clock Path Skew:        2.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.444ns = ( 322.444 - 320.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                162.000   162.000    
    AA7                                               0.000   162.000 r  SDATA_I (IN)
                         net (fo=0)                   0.000   162.000    SDATA_I
    AA7                  IBUF (Prop_ibuf_I_O)         0.457   162.457 r  SDATA_I_IBUF_inst/O
                         net (fo=16, routed)          2.574   165.032    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/sdata
    SLICE_X51Y86         LUT5 (Prop_lut5_I0_O)        0.056   165.088 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[25]_i_1/O
                         net (fo=1, routed)           0.000   165.088    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[25]_i_1_n_0
    SLICE_X51Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   320.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   320.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.583   320.919    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128   321.047 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.768   321.815    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   321.894 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.550   322.444    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X51Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[25]/C
                         clock pessimism              0.000   322.444    
                         clock uncertainty           -0.152   322.292    
    SLICE_X51Y86         FDRE (Setup_fdre_C_D)        0.013   322.305    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[25]
  -------------------------------------------------------------------
                         required time                        322.304    
                         arrival time                        -165.088    
  -------------------------------------------------------------------
                         slack                                157.217    

Slack (MET) :             157.261ns  (required time - arrival time)
  Source:                 SDATA_I
                            (input port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            320.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        3.065ns  (logic 0.513ns (16.748%)  route 2.552ns (83.251%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            162.000ns
  Clock Path Skew:        2.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.444ns = ( 322.444 - 320.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                162.000   162.000    
    AA7                                               0.000   162.000 r  SDATA_I (IN)
                         net (fo=0)                   0.000   162.000    SDATA_I
    AA7                  IBUF (Prop_ibuf_I_O)         0.457   162.457 r  SDATA_I_IBUF_inst/O
                         net (fo=16, routed)          2.552   165.009    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/sdata
    SLICE_X50Y86         LUT5 (Prop_lut5_I0_O)        0.056   165.065 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[23]_i_1/O
                         net (fo=1, routed)           0.000   165.065    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[23]_i_1_n_0
    SLICE_X50Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   320.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   320.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.583   320.919    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128   321.047 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.768   321.815    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   321.894 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.550   322.444    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X50Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[23]/C
                         clock pessimism              0.000   322.444    
                         clock uncertainty           -0.152   322.292    
    SLICE_X50Y86         FDRE (Setup_fdre_C_D)        0.035   322.327    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[23]
  -------------------------------------------------------------------
                         required time                        322.326    
                         arrival time                        -165.065    
  -------------------------------------------------------------------
                         slack                                157.261    

Slack (MET) :             157.264ns  (required time - arrival time)
  Source:                 SDATA_I
                            (input port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            320.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        3.061ns  (logic 0.513ns (16.770%)  route 2.548ns (83.229%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            162.000ns
  Clock Path Skew:        2.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.444ns = ( 322.444 - 320.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                162.000   162.000    
    AA7                                               0.000   162.000 r  SDATA_I (IN)
                         net (fo=0)                   0.000   162.000    SDATA_I
    AA7                  IBUF (Prop_ibuf_I_O)         0.457   162.457 r  SDATA_I_IBUF_inst/O
                         net (fo=16, routed)          2.548   165.005    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/sdata
    SLICE_X50Y86         LUT5 (Prop_lut5_I0_O)        0.056   165.061 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[22]_i_1/O
                         net (fo=1, routed)           0.000   165.061    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[22]_i_1_n_0
    SLICE_X50Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   320.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   320.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.583   320.919    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128   321.047 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.768   321.815    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   321.894 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.550   322.444    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X50Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[22]/C
                         clock pessimism              0.000   322.444    
                         clock uncertainty           -0.152   322.292    
    SLICE_X50Y86         FDRE (Setup_fdre_C_D)        0.034   322.326    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[22]
  -------------------------------------------------------------------
                         required time                        322.326    
                         arrival time                        -165.061    
  -------------------------------------------------------------------
                         slack                                157.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.534ns  (arrival time - required time)
  Source:                 SDATA_I
                            (input port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        5.261ns  (logic 1.531ns (29.099%)  route 3.730ns (70.901%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            51.000ns
  Clock Path Skew:        7.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 51.000    51.000    
    AA7                                               0.000    51.000 r  SDATA_I (IN)
                         net (fo=0)                   0.000    51.000    SDATA_I
    AA7                  IBUF (Prop_ibuf_I_O)         1.431    52.431 r  SDATA_I_IBUF_inst/O
                         net (fo=16, routed)          3.730    56.161    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/sdata
    SLICE_X51Y83         LUT5 (Prop_lut5_I0_O)        0.100    56.261 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    56.261    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[16]_i_1_n_0
    SLICE_X51Y83         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.737     3.031    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.947     5.397    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.670 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.634     7.304    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X51Y83         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[16]/C
                         clock pessimism              0.000     7.304    
                         clock uncertainty            0.152     7.456    
    SLICE_X51Y83         FDRE (Hold_fdre_C_D)         0.271     7.727    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -7.727    
                         arrival time                          56.261    
  -------------------------------------------------------------------
                         slack                                 48.534    

Slack (MET) :             48.627ns  (arrival time - required time)
  Source:                 SDATA_I
                            (input port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 1.531ns (28.597%)  route 3.823ns (71.404%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            51.000ns
  Clock Path Skew:        7.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 51.000    51.000    
    AA7                                               0.000    51.000 r  SDATA_I (IN)
                         net (fo=0)                   0.000    51.000    SDATA_I
    AA7                  IBUF (Prop_ibuf_I_O)         1.431    52.431 r  SDATA_I_IBUF_inst/O
                         net (fo=16, routed)          3.823    56.254    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/sdata
    SLICE_X51Y83         LUT5 (Prop_lut5_I0_O)        0.100    56.354 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    56.354    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[18]_i_1_n_0
    SLICE_X51Y83         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.737     3.031    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.947     5.397    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.670 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.634     7.304    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X51Y83         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[18]/C
                         clock pessimism              0.000     7.304    
                         clock uncertainty            0.152     7.456    
    SLICE_X51Y83         FDRE (Hold_fdre_C_D)         0.270     7.726    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -7.726    
                         arrival time                          56.354    
  -------------------------------------------------------------------
                         slack                                 48.627    

Slack (MET) :             48.630ns  (arrival time - required time)
  Source:                 SDATA_I
                            (input port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        5.356ns  (logic 1.531ns (28.586%)  route 3.825ns (71.414%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            51.000ns
  Clock Path Skew:        7.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 51.000    51.000    
    AA7                                               0.000    51.000 r  SDATA_I (IN)
                         net (fo=0)                   0.000    51.000    SDATA_I
    AA7                  IBUF (Prop_ibuf_I_O)         1.431    52.431 r  SDATA_I_IBUF_inst/O
                         net (fo=16, routed)          3.825    56.256    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/sdata
    SLICE_X51Y83         LUT5 (Prop_lut5_I0_O)        0.100    56.356 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    56.356    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[17]_i_1_n_0
    SLICE_X51Y83         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.737     3.031    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.947     5.397    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.670 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.634     7.304    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X51Y83         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[17]/C
                         clock pessimism              0.000     7.304    
                         clock uncertainty            0.152     7.456    
    SLICE_X51Y83         FDRE (Hold_fdre_C_D)         0.269     7.725    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -7.725    
                         arrival time                          56.356    
  -------------------------------------------------------------------
                         slack                                 48.630    

Slack (MET) :             48.727ns  (arrival time - required time)
  Source:                 SDATA_I
                            (input port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        5.453ns  (logic 1.531ns (28.074%)  route 3.922ns (71.926%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            51.000ns
  Clock Path Skew:        7.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 51.000    51.000    
    AA7                                               0.000    51.000 r  SDATA_I (IN)
                         net (fo=0)                   0.000    51.000    SDATA_I
    AA7                  IBUF (Prop_ibuf_I_O)         1.431    52.431 r  SDATA_I_IBUF_inst/O
                         net (fo=16, routed)          3.922    56.353    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/sdata
    SLICE_X51Y83         LUT5 (Prop_lut5_I0_O)        0.100    56.453 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    56.453    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[19]_i_1_n_0
    SLICE_X51Y83         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.737     3.031    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.947     5.397    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.670 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.634     7.304    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X51Y83         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[19]/C
                         clock pessimism              0.000     7.304    
                         clock uncertainty            0.152     7.456    
    SLICE_X51Y83         FDRE (Hold_fdre_C_D)         0.270     7.726    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -7.726    
                         arrival time                          56.453    
  -------------------------------------------------------------------
                         slack                                 48.727    

Slack (MET) :             48.788ns  (arrival time - required time)
  Source:                 SDATA_I
                            (input port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        5.517ns  (logic 1.531ns (27.751%)  route 3.986ns (72.249%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            51.000ns
  Clock Path Skew:        7.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 51.000    51.000    
    AA7                                               0.000    51.000 r  SDATA_I (IN)
                         net (fo=0)                   0.000    51.000    SDATA_I
    AA7                  IBUF (Prop_ibuf_I_O)         1.431    52.431 r  SDATA_I_IBUF_inst/O
                         net (fo=16, routed)          3.986    56.417    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/sdata
    SLICE_X52Y85         LUT3 (Prop_lut3_I0_O)        0.100    56.517 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[31]_i_1/O
                         net (fo=1, routed)           0.000    56.517    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[31]_i_1_n_0
    SLICE_X52Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.737     3.031    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.947     5.397    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.670 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.637     7.307    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X52Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[31]/C
                         clock pessimism              0.000     7.307    
                         clock uncertainty            0.152     7.459    
    SLICE_X52Y85         FDRE (Hold_fdre_C_D)         0.269     7.728    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         -7.728    
                         arrival time                          56.517    
  -------------------------------------------------------------------
                         slack                                 48.788    

Slack (MET) :             48.809ns  (arrival time - required time)
  Source:                 SDATA_I
                            (input port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        5.596ns  (logic 1.531ns (27.360%)  route 4.065ns (72.640%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            51.000ns
  Clock Path Skew:        7.304ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.304ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 51.000    51.000    
    AA7                                               0.000    51.000 r  SDATA_I (IN)
                         net (fo=0)                   0.000    51.000    SDATA_I
    AA7                  IBUF (Prop_ibuf_I_O)         1.431    52.431 r  SDATA_I_IBUF_inst/O
                         net (fo=16, routed)          4.065    56.496    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/sdata
    SLICE_X50Y83         LUT5 (Prop_lut5_I0_O)        0.100    56.596 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[20]_i_1/O
                         net (fo=1, routed)           0.000    56.596    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[20]_i_1_n_0
    SLICE_X50Y83         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.737     3.031    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.947     5.397    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.670 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.634     7.304    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X50Y83         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[20]/C
                         clock pessimism              0.000     7.304    
                         clock uncertainty            0.152     7.456    
    SLICE_X50Y83         FDRE (Hold_fdre_C_D)         0.330     7.786    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         -7.786    
                         arrival time                          56.596    
  -------------------------------------------------------------------
                         slack                                 48.809    

Slack (MET) :             48.894ns  (arrival time - required time)
  Source:                 SDATA_I
                            (input port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        5.683ns  (logic 1.531ns (26.939%)  route 4.152ns (73.061%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            51.000ns
  Clock Path Skew:        7.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 51.000    51.000    
    AA7                                               0.000    51.000 r  SDATA_I (IN)
                         net (fo=0)                   0.000    51.000    SDATA_I
    AA7                  IBUF (Prop_ibuf_I_O)         1.431    52.431 r  SDATA_I_IBUF_inst/O
                         net (fo=16, routed)          4.152    56.583    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/sdata
    SLICE_X50Y86         LUT5 (Prop_lut5_I0_O)        0.100    56.683 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    56.683    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[22]_i_1_n_0
    SLICE_X50Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.737     3.031    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.947     5.397    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.670 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.637     7.307    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X50Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[22]/C
                         clock pessimism              0.000     7.307    
                         clock uncertainty            0.152     7.459    
    SLICE_X50Y86         FDRE (Hold_fdre_C_D)         0.330     7.789    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -7.789    
                         arrival time                          56.683    
  -------------------------------------------------------------------
                         slack                                 48.894    

Slack (MET) :             48.900ns  (arrival time - required time)
  Source:                 SDATA_I
                            (input port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 1.531ns (26.896%)  route 4.161ns (73.104%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            51.000ns
  Clock Path Skew:        7.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 51.000    51.000    
    AA7                                               0.000    51.000 r  SDATA_I (IN)
                         net (fo=0)                   0.000    51.000    SDATA_I
    AA7                  IBUF (Prop_ibuf_I_O)         1.431    52.431 r  SDATA_I_IBUF_inst/O
                         net (fo=16, routed)          4.161    56.592    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/sdata
    SLICE_X50Y86         LUT5 (Prop_lut5_I0_O)        0.100    56.692 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[23]_i_1/O
                         net (fo=1, routed)           0.000    56.692    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[23]_i_1_n_0
    SLICE_X50Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.737     3.031    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.947     5.397    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.670 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.637     7.307    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X50Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[23]/C
                         clock pessimism              0.000     7.307    
                         clock uncertainty            0.152     7.459    
    SLICE_X50Y86         FDRE (Hold_fdre_C_D)         0.333     7.792    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -7.792    
                         arrival time                          56.692    
  -------------------------------------------------------------------
                         slack                                 48.900    

Slack (MET) :             48.983ns  (arrival time - required time)
  Source:                 SDATA_I
                            (input port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 1.531ns (26.807%)  route 4.180ns (73.193%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            51.000ns
  Clock Path Skew:        7.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 51.000    51.000    
    AA7                                               0.000    51.000 r  SDATA_I (IN)
                         net (fo=0)                   0.000    51.000    SDATA_I
    AA7                  IBUF (Prop_ibuf_I_O)         1.431    52.431 r  SDATA_I_IBUF_inst/O
                         net (fo=16, routed)          4.180    56.611    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/sdata
    SLICE_X51Y86         LUT5 (Prop_lut5_I0_O)        0.100    56.711 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    56.711    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[25]_i_1_n_0
    SLICE_X51Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.737     3.031    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.947     5.397    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.670 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.637     7.307    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X51Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[25]/C
                         clock pessimism              0.000     7.307    
                         clock uncertainty            0.152     7.459    
    SLICE_X51Y86         FDRE (Hold_fdre_C_D)         0.269     7.728    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -7.728    
                         arrival time                          56.711    
  -------------------------------------------------------------------
                         slack                                 48.983    

Slack (MET) :             49.126ns  (arrival time - required time)
  Source:                 SDATA_I
                            (input port clocked by VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        5.916ns  (logic 1.531ns (25.878%)  route 4.385ns (74.122%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Input Delay:            51.000ns
  Clock Path Skew:        7.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.307ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 51.000    51.000    
    AA7                                               0.000    51.000 r  SDATA_I (IN)
                         net (fo=0)                   0.000    51.000    SDATA_I
    AA7                  IBUF (Prop_ibuf_I_O)         1.431    52.431 r  SDATA_I_IBUF_inst/O
                         net (fo=16, routed)          4.385    56.816    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/sdata
    SLICE_X50Y86         LUT5 (Prop_lut5_I0_O)        0.100    56.916 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    56.916    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg[30]_i_1_n_0
    SLICE_X50Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.737     3.031    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.947     5.397    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.670 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.637     7.307    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X50Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[30]/C
                         clock pessimism              0.000     7.307    
                         clock uncertainty            0.152     7.459    
    SLICE_X50Y86         FDRE (Hold_fdre_C_D)         0.331     7.790    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         -7.790    
                         arrival time                          56.916    
  -------------------------------------------------------------------
                         slack                                 49.126    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]

Setup :            0  Failing Endpoints,  Worst Slack        0.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[18]/R
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        11.962ns  (logic 0.642ns (5.367%)  route 11.320ns (94.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.456ns = ( 166.456 - 160.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 152.984 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.690   152.984    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.518   153.502 f  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          6.151   159.653    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/s_axis_aresetn
    SLICE_X45Y85         LUT1 (Prop_lut1_I0_O)        0.124   159.777 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[31]_i_1/O
                         net (fo=18, routed)          5.169   164.946    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[31]_i_1_n_0
    SLICE_X46Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.563   162.743    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.337   163.080 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.668   164.748    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   164.978 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.478   166.456    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X46Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.115   166.570    
                         clock uncertainty           -0.154   166.416    
    SLICE_X46Y88         FDRE (Setup_fdre_C_R)       -0.519   165.897    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[18]
  -------------------------------------------------------------------
                         required time                        165.897    
                         arrival time                        -164.946    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[19]/R
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        11.962ns  (logic 0.642ns (5.367%)  route 11.320ns (94.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.456ns = ( 166.456 - 160.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 152.984 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.690   152.984    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.518   153.502 f  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          6.151   159.653    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/s_axis_aresetn
    SLICE_X45Y85         LUT1 (Prop_lut1_I0_O)        0.124   159.777 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[31]_i_1/O
                         net (fo=18, routed)          5.169   164.946    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[31]_i_1_n_0
    SLICE_X46Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.563   162.743    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.337   163.080 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.668   164.748    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   164.978 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.478   166.456    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X46Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.115   166.570    
                         clock uncertainty           -0.154   166.416    
    SLICE_X46Y88         FDRE (Setup_fdre_C_R)       -0.519   165.897    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[19]
  -------------------------------------------------------------------
                         required time                        165.897    
                         arrival time                        -164.946    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[20]/R
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        11.962ns  (logic 0.642ns (5.367%)  route 11.320ns (94.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.456ns = ( 166.456 - 160.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 152.984 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.690   152.984    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.518   153.502 f  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          6.151   159.653    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/s_axis_aresetn
    SLICE_X45Y85         LUT1 (Prop_lut1_I0_O)        0.124   159.777 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[31]_i_1/O
                         net (fo=18, routed)          5.169   164.946    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[31]_i_1_n_0
    SLICE_X46Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.563   162.743    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.337   163.080 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.668   164.748    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   164.978 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.478   166.456    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X46Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.115   166.570    
                         clock uncertainty           -0.154   166.416    
    SLICE_X46Y88         FDRE (Setup_fdre_C_R)       -0.519   165.897    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[20]
  -------------------------------------------------------------------
                         required time                        165.897    
                         arrival time                        -164.946    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             0.951ns  (required time - arrival time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[21]/R
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        11.962ns  (logic 0.642ns (5.367%)  route 11.320ns (94.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.456ns = ( 166.456 - 160.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 152.984 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.690   152.984    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.518   153.502 f  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          6.151   159.653    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/s_axis_aresetn
    SLICE_X45Y85         LUT1 (Prop_lut1_I0_O)        0.124   159.777 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[31]_i_1/O
                         net (fo=18, routed)          5.169   164.946    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[31]_i_1_n_0
    SLICE_X46Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.563   162.743    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.337   163.080 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.668   164.748    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   164.978 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.478   166.456    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X46Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[21]/C  (IS_INVERTED)
                         clock pessimism              0.115   166.570    
                         clock uncertainty           -0.154   166.416    
    SLICE_X46Y88         FDRE (Setup_fdre_C_R)       -0.519   165.897    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[21]
  -------------------------------------------------------------------
                         required time                        165.897    
                         arrival time                        -164.946    
  -------------------------------------------------------------------
                         slack                                  0.951    

Slack (MET) :             1.017ns  (required time - arrival time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[14]/R
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        11.893ns  (logic 0.642ns (5.398%)  route 11.251ns (94.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.452ns = ( 166.452 - 160.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 152.984 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.690   152.984    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.518   153.502 f  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          6.151   159.653    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/s_axis_aresetn
    SLICE_X45Y85         LUT1 (Prop_lut1_I0_O)        0.124   159.777 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[31]_i_1/O
                         net (fo=18, routed)          5.099   164.877    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[31]_i_1_n_0
    SLICE_X46Y83         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.563   162.743    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.337   163.080 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.668   164.748    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   164.978 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.474   166.452    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X46Y83         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.115   166.566    
                         clock uncertainty           -0.154   166.412    
    SLICE_X46Y83         FDRE (Setup_fdre_C_R)       -0.519   165.893    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[14]
  -------------------------------------------------------------------
                         required time                        165.893    
                         arrival time                        -164.877    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.017ns  (required time - arrival time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[15]/R
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        11.893ns  (logic 0.642ns (5.398%)  route 11.251ns (94.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.452ns = ( 166.452 - 160.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 152.984 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.690   152.984    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.518   153.502 f  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          6.151   159.653    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/s_axis_aresetn
    SLICE_X45Y85         LUT1 (Prop_lut1_I0_O)        0.124   159.777 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[31]_i_1/O
                         net (fo=18, routed)          5.099   164.877    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[31]_i_1_n_0
    SLICE_X46Y83         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.563   162.743    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.337   163.080 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.668   164.748    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   164.978 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.474   166.452    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X46Y83         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.115   166.566    
                         clock uncertainty           -0.154   166.412    
    SLICE_X46Y83         FDRE (Setup_fdre_C_R)       -0.519   165.893    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[15]
  -------------------------------------------------------------------
                         required time                        165.893    
                         arrival time                        -164.877    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.017ns  (required time - arrival time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[16]/R
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        11.893ns  (logic 0.642ns (5.398%)  route 11.251ns (94.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.582ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.452ns = ( 166.452 - 160.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 152.984 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.690   152.984    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.518   153.502 f  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          6.151   159.653    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/s_axis_aresetn
    SLICE_X45Y85         LUT1 (Prop_lut1_I0_O)        0.124   159.777 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[31]_i_1/O
                         net (fo=18, routed)          5.099   164.877    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[31]_i_1_n_0
    SLICE_X46Y83         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.563   162.743    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.337   163.080 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.668   164.748    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   164.978 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.474   166.452    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X46Y83         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.115   166.566    
                         clock uncertainty           -0.154   166.412    
    SLICE_X46Y83         FDRE (Setup_fdre_C_R)       -0.519   165.893    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[16]
  -------------------------------------------------------------------
                         required time                        165.893    
                         arrival time                        -164.877    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.127ns  (required time - arrival time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[22]/R
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        11.879ns  (logic 0.642ns (5.405%)  route 11.237ns (94.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.455ns = ( 166.455 - 160.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 152.984 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.690   152.984    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.518   153.502 f  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          6.151   159.653    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/s_axis_aresetn
    SLICE_X45Y85         LUT1 (Prop_lut1_I0_O)        0.124   159.777 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[31]_i_1/O
                         net (fo=18, routed)          5.085   164.863    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[31]_i_1_n_0
    SLICE_X45Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.563   162.743    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.337   163.080 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.668   164.748    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   164.978 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.477   166.455    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X45Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[22]/C  (IS_INVERTED)
                         clock pessimism              0.115   166.569    
                         clock uncertainty           -0.154   166.415    
    SLICE_X45Y87         FDRE (Setup_fdre_C_R)       -0.426   165.989    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[22]
  -------------------------------------------------------------------
                         required time                        165.989    
                         arrival time                        -164.863    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.127ns  (required time - arrival time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[25]/R
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        11.879ns  (logic 0.642ns (5.405%)  route 11.237ns (94.595%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.585ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.455ns = ( 166.455 - 160.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 152.984 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.690   152.984    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.518   153.502 f  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          6.151   159.653    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/s_axis_aresetn
    SLICE_X45Y85         LUT1 (Prop_lut1_I0_O)        0.124   159.777 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[31]_i_1/O
                         net (fo=18, routed)          5.085   164.863    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[31]_i_1_n_0
    SLICE_X45Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.563   162.743    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.337   163.080 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.668   164.748    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   164.978 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.477   166.455    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X45Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.115   166.569    
                         clock uncertainty           -0.154   166.415    
    SLICE_X45Y87         FDRE (Setup_fdre_C_R)       -0.426   165.989    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[25]
  -------------------------------------------------------------------
                         required time                        165.989    
                         arrival time                        -164.863    
  -------------------------------------------------------------------
                         slack                                  1.127    

Slack (MET) :             1.346ns  (required time - arrival time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[27]/R
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - clk_fpga_0 rise@150.000ns)
  Data Path Delay:        11.658ns  (logic 0.642ns (5.507%)  route 11.016ns (94.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.454ns = ( 166.454 - 160.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 152.984 - 150.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    150.000   150.000 r  
    PS7_X0Y0             PS7                          0.000   150.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   151.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   151.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.690   152.984    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.518   153.502 f  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          6.151   159.653    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/s_axis_aresetn
    SLICE_X45Y85         LUT1 (Prop_lut1_I0_O)        0.124   159.777 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[31]_i_1/O
                         net (fo=18, routed)          4.865   164.642    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[31]_i_1_n_0
    SLICE_X44Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.563   162.743    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.337   163.080 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.668   164.748    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   164.978 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.476   166.454    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X44Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.115   166.568    
                         clock uncertainty           -0.154   166.414    
    SLICE_X44Y86         FDRE (Setup_fdre_C_R)       -0.426   165.988    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[27]
  -------------------------------------------------------------------
                         required time                        165.988    
                         arrival time                        -164.642    
  -------------------------------------------------------------------
                         slack                                  1.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - clk_fpga_0 rise@160.000ns)
  Data Path Delay:        2.569ns  (logic 0.186ns (7.239%)  route 2.383ns (92.761%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.179ns = ( 163.179 - 160.000 ) 
    Source Clock Delay      (SCD):    0.889ns = ( 160.889 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   160.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   160.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.553   160.889    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_aclk
    SLICE_X47Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141   161.030 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[18]/Q
                         net (fo=1, routed)           2.383   163.413    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/data_R_reg[31][18]
    SLICE_X46Y88         LUT5 (Prop_lut5_I0_O)        0.045   163.458 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[18]_i_1/O
                         net (fo=1, routed)           0.000   163.458    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/next_shift_reg[18]
    SLICE_X46Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   160.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   160.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.849   161.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.160   161.375 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.884   162.259    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   162.355 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.824   163.179    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X46Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[18]/C  (IS_INVERTED)
                         clock pessimism             -0.030   163.149    
    SLICE_X46Y88         FDRE (Hold_fdre_C_D)         0.124   163.273    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[18]
  -------------------------------------------------------------------
                         required time                       -163.273    
                         arrival time                         163.458    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - clk_fpga_0 rise@160.000ns)
  Data Path Delay:        2.543ns  (logic 0.186ns (7.314%)  route 2.357ns (92.686%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns = ( 163.176 - 160.000 ) 
    Source Clock Delay      (SCD):    0.888ns = ( 160.888 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   160.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   160.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.552   160.888    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_aclk
    SLICE_X47Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.141   161.029 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[27]/Q
                         net (fo=1, routed)           2.357   163.386    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/data_R_reg[31][27]
    SLICE_X44Y86         LUT5 (Prop_lut5_I0_O)        0.045   163.431 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[27]_i_1/O
                         net (fo=1, routed)           0.000   163.431    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/next_shift_reg[27]
    SLICE_X44Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   160.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   160.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.849   161.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.160   161.375 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.884   162.259    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   162.355 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.821   163.176    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X44Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.030   163.146    
    SLICE_X44Y86         FDRE (Hold_fdre_C_D)         0.098   163.244    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[27]
  -------------------------------------------------------------------
                         required time                       -163.244    
                         arrival time                         163.431    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - clk_fpga_0 rise@160.000ns)
  Data Path Delay:        2.559ns  (logic 0.186ns (7.269%)  route 2.373ns (92.731%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns = ( 163.176 - 160.000 ) 
    Source Clock Delay      (SCD):    0.888ns = ( 160.888 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   160.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   160.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.552   160.888    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_aclk
    SLICE_X44Y84         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y84         FDRE (Prop_fdre_C_Q)         0.141   161.029 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[31]/Q
                         net (fo=1, routed)           2.373   163.401    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/data_R_reg[31][31]
    SLICE_X45Y85         LUT5 (Prop_lut5_I0_O)        0.045   163.446 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[31]_i_2/O
                         net (fo=1, routed)           0.000   163.446    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/next_shift_reg[31]
    SLICE_X45Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   160.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   160.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.849   161.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.160   161.375 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.884   162.259    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   162.355 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.821   163.176    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X45Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.030   163.146    
    SLICE_X45Y85         FDRE (Hold_fdre_C_D)         0.099   163.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[31]
  -------------------------------------------------------------------
                         required time                       -163.245    
                         arrival time                         163.446    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - clk_fpga_0 rise@160.000ns)
  Data Path Delay:        5.045ns  (logic 0.627ns (12.429%)  route 4.418ns (87.571%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.553ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.320ns = ( 167.320 - 160.000 ) 
    Source Clock Delay      (SCD):    2.653ns = ( 162.653 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.474   162.653    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_aclk
    SLICE_X46Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y87         FDRE (Prop_fdre_C_Q)         0.385   163.038 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[25]/Q
                         net (fo=1, routed)           4.418   167.455    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/data_L_reg[31][25]
    SLICE_X45Y87         LUT5 (Prop_lut5_I2_O)        0.242   167.697 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[25]_i_1/O
                         net (fo=1, routed)           0.000   167.697    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/next_shift_reg[25]
    SLICE_X45Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   161.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   161.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.737   163.031    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419   163.450 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.947   165.397    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273   165.670 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.650   167.320    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X45Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[25]/C  (IS_INVERTED)
                         clock pessimism             -0.115   167.205    
    SLICE_X45Y87         FDRE (Hold_fdre_C_D)         0.273   167.478    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[25]
  -------------------------------------------------------------------
                         required time                       -167.478    
                         arrival time                         167.697    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[21]/D
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - clk_fpga_0 rise@160.000ns)
  Data Path Delay:        2.618ns  (logic 0.186ns (7.104%)  route 2.432ns (92.896%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.179ns = ( 163.179 - 160.000 ) 
    Source Clock Delay      (SCD):    0.889ns = ( 160.889 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   160.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   160.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.553   160.889    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_aclk
    SLICE_X47Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141   161.030 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[21]/Q
                         net (fo=1, routed)           2.432   163.462    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/data_R_reg[31][21]
    SLICE_X46Y88         LUT5 (Prop_lut5_I0_O)        0.045   163.507 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[21]_i_1/O
                         net (fo=1, routed)           0.000   163.507    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/next_shift_reg[21]
    SLICE_X46Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   160.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   160.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.849   161.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.160   161.375 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.884   162.259    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   162.355 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.824   163.179    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X46Y88         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.030   163.149    
    SLICE_X46Y88         FDRE (Hold_fdre_C_D)         0.125   163.274    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[21]
  -------------------------------------------------------------------
                         required time                       -163.274    
                         arrival time                         163.507    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - clk_fpga_0 rise@160.000ns)
  Data Path Delay:        2.593ns  (logic 0.227ns (8.754%)  route 2.366ns (91.246%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns = ( 163.176 - 160.000 ) 
    Source Clock Delay      (SCD):    0.888ns = ( 160.888 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   160.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   160.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.552   160.888    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_aclk
    SLICE_X47Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDRE (Prop_fdre_C_Q)         0.128   161.016 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[28]/Q
                         net (fo=1, routed)           2.366   163.382    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/data_R_reg[31][28]
    SLICE_X44Y86         LUT5 (Prop_lut5_I0_O)        0.099   163.481 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[28]_i_1/O
                         net (fo=1, routed)           0.000   163.481    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/next_shift_reg[28]
    SLICE_X44Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   160.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   160.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.849   161.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.160   161.375 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.884   162.259    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   162.355 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.821   163.176    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X44Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[28]/C  (IS_INVERTED)
                         clock pessimism             -0.030   163.146    
    SLICE_X44Y86         FDRE (Hold_fdre_C_D)         0.099   163.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[28]
  -------------------------------------------------------------------
                         required time                       -163.245    
                         arrival time                         163.481    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - clk_fpga_0 rise@160.000ns)
  Data Path Delay:        2.626ns  (logic 0.186ns (7.083%)  route 2.440ns (92.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.174ns = ( 163.174 - 160.000 ) 
    Source Clock Delay      (SCD):    0.886ns = ( 160.886 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   160.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   160.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.550   160.886    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_aclk
    SLICE_X47Y82         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDRE (Prop_fdre_C_Q)         0.141   161.027 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[16]/Q
                         net (fo=1, routed)           2.440   163.466    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/data_R_reg[31][16]
    SLICE_X46Y83         LUT5 (Prop_lut5_I0_O)        0.045   163.511 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[16]_i_1/O
                         net (fo=1, routed)           0.000   163.511    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/next_shift_reg[16]
    SLICE_X46Y83         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   160.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   160.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.849   161.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.160   161.375 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.884   162.259    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   162.355 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.819   163.174    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X46Y83         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.030   163.144    
    SLICE_X46Y83         FDRE (Hold_fdre_C_D)         0.124   163.268    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[16]
  -------------------------------------------------------------------
                         required time                       -163.268    
                         arrival time                         163.511    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - clk_fpga_0 rise@160.000ns)
  Data Path Delay:        2.611ns  (logic 0.247ns (9.462%)  route 2.364ns (90.538%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns = ( 163.176 - 160.000 ) 
    Source Clock Delay      (SCD):    0.888ns = ( 160.888 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   160.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   160.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.552   160.888    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_aclk
    SLICE_X46Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDRE (Prop_fdre_C_Q)         0.148   161.036 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[29]/Q
                         net (fo=1, routed)           2.364   163.399    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/data_L_reg[31][29]
    SLICE_X45Y86         LUT5 (Prop_lut5_I2_O)        0.099   163.498 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[29]_i_1/O
                         net (fo=1, routed)           0.000   163.498    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/next_shift_reg[29]
    SLICE_X45Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   160.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   160.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.849   161.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.160   161.375 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.884   162.259    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   162.355 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.821   163.176    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X45Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[29]/C  (IS_INVERTED)
                         clock pessimism             -0.030   163.146    
    SLICE_X45Y86         FDRE (Hold_fdre_C_D)         0.099   163.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[29]
  -------------------------------------------------------------------
                         required time                       -163.245    
                         arrival time                         163.498    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - clk_fpga_0 rise@160.000ns)
  Data Path Delay:        2.640ns  (logic 0.209ns (7.917%)  route 2.431ns (92.083%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns = ( 163.176 - 160.000 ) 
    Source Clock Delay      (SCD):    0.888ns = ( 160.888 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   160.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   160.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.552   160.888    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_aclk
    SLICE_X46Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDRE (Prop_fdre_C_Q)         0.164   161.052 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_L_reg[17]/Q
                         net (fo=1, routed)           2.431   163.482    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/data_L_reg[31][17]
    SLICE_X45Y86         LUT5 (Prop_lut5_I2_O)        0.045   163.527 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[17]_i_1/O
                         net (fo=1, routed)           0.000   163.527    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/next_shift_reg[17]
    SLICE_X45Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   160.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   160.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.849   161.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.160   161.375 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.884   162.259    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   162.355 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.821   163.176    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X45Y86         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.030   163.146    
    SLICE_X45Y86         FDRE (Hold_fdre_C_D)         0.098   163.244    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[17]
  -------------------------------------------------------------------
                         required time                       -163.244    
                         arrival time                         163.527    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[22]/D
                            (falling edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - clk_fpga_0 rise@160.000ns)
  Data Path Delay:        2.649ns  (logic 0.227ns (8.568%)  route 2.422ns (91.432%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.177ns = ( 163.177 - 160.000 ) 
    Source Clock Delay      (SCD):    0.889ns = ( 160.889 - 160.000 ) 
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   160.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   160.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.553   160.889    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/s_axis_aclk
    SLICE_X47Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.128   161.017 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/data_R_reg[22]/Q
                         net (fo=1, routed)           2.422   163.439    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/data_R_reg[31][22]
    SLICE_X45Y87         LUT5 (Prop_lut5_I0_O)        0.099   163.538 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg[22]_i_1/O
                         net (fo=1, routed)           0.000   163.538    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/next_shift_reg[22]
    SLICE_X45Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   160.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   160.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.849   161.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.160   161.375 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.884   162.259    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   162.355 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.822   163.177    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Q[0]
    SLICE_X45Y87         FDRE                                         r  EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.030   163.147    
    SLICE_X45Y87         FDRE (Hold_fdre_C_D)         0.098   163.245    EQ_27_band_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[22]
  -------------------------------------------------------------------
                         required time                       -163.245    
                         arrival time                         163.538    
  -------------------------------------------------------------------
                         slack                                  0.293    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
  To Clock:  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]

Setup :            0  Failing Endpoints,  Worst Slack      156.507ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack      160.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             156.507ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[5]/CLR
                            (recovery check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.773ns (26.859%)  route 2.105ns (73.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.454ns = ( 166.454 - 160.000 ) 
    Source Clock Delay      (SCD):    7.319ns
    Clock Pessimism Removal (CPR):    0.807ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.737     3.031    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.947     5.397    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.670 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649     7.319    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.478     7.797 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/Q
                         net (fo=19, routed)          1.133     8.930    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd
    SLICE_X51Y84         LUT2 (Prop_lut2_I0_O)        0.295     9.225 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[32]_i_2/O
                         net (fo=48, routed)          0.972    10.197    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp
    SLICE_X49Y87         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.563   162.743    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.337   163.080 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.668   164.748    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   164.978 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.476   166.454    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X49Y87         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.807   167.260    
                         clock uncertainty           -0.154   167.106    
    SLICE_X49Y87         FDCE (Recov_fdce_C_CLR)     -0.402   166.704    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                        166.704    
                         arrival time                         -10.197    
  -------------------------------------------------------------------
                         slack                                156.507    

Slack (MET) :             156.507ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[6]/CLR
                            (recovery check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.773ns (26.859%)  route 2.105ns (73.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.454ns = ( 166.454 - 160.000 ) 
    Source Clock Delay      (SCD):    7.319ns
    Clock Pessimism Removal (CPR):    0.807ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.737     3.031    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.947     5.397    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.670 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649     7.319    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.478     7.797 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/Q
                         net (fo=19, routed)          1.133     8.930    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd
    SLICE_X51Y84         LUT2 (Prop_lut2_I0_O)        0.295     9.225 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[32]_i_2/O
                         net (fo=48, routed)          0.972    10.197    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp
    SLICE_X49Y87         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.563   162.743    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.337   163.080 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.668   164.748    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   164.978 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.476   166.454    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X49Y87         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.807   167.260    
                         clock uncertainty           -0.154   167.106    
    SLICE_X49Y87         FDCE (Recov_fdce_C_CLR)     -0.402   166.704    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                        166.704    
                         arrival time                         -10.197    
  -------------------------------------------------------------------
                         slack                                156.507    

Slack (MET) :             156.507ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[7]/CLR
                            (recovery check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.773ns (26.859%)  route 2.105ns (73.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.454ns = ( 166.454 - 160.000 ) 
    Source Clock Delay      (SCD):    7.319ns
    Clock Pessimism Removal (CPR):    0.807ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.737     3.031    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.947     5.397    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.670 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649     7.319    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.478     7.797 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/Q
                         net (fo=19, routed)          1.133     8.930    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd
    SLICE_X51Y84         LUT2 (Prop_lut2_I0_O)        0.295     9.225 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[32]_i_2/O
                         net (fo=48, routed)          0.972    10.197    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp
    SLICE_X49Y87         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.563   162.743    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.337   163.080 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.668   164.748    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   164.978 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.476   166.454    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X49Y87         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.807   167.260    
                         clock uncertainty           -0.154   167.106    
    SLICE_X49Y87         FDCE (Recov_fdce_C_CLR)     -0.402   166.704    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                        166.704    
                         arrival time                         -10.197    
  -------------------------------------------------------------------
                         slack                                156.507    

Slack (MET) :             156.553ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[0]/PRE
                            (recovery check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.878ns  (logic 0.773ns (26.859%)  route 2.105ns (73.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.454ns = ( 166.454 - 160.000 ) 
    Source Clock Delay      (SCD):    7.319ns
    Clock Pessimism Removal (CPR):    0.807ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.737     3.031    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.947     5.397    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.670 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649     7.319    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.478     7.797 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/Q
                         net (fo=19, routed)          1.133     8.930    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd
    SLICE_X51Y84         LUT2 (Prop_lut2_I0_O)        0.295     9.225 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[32]_i_2/O
                         net (fo=48, routed)          0.972    10.197    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp
    SLICE_X49Y87         FDPE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.563   162.743    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.337   163.080 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.668   164.748    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   164.978 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.476   166.454    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X49Y87         FDPE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.807   167.260    
                         clock uncertainty           -0.154   167.106    
    SLICE_X49Y87         FDPE (Recov_fdpe_C_PRE)     -0.356   166.750    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                        166.750    
                         arrival time                         -10.197    
  -------------------------------------------------------------------
                         slack                                156.553    

Slack (MET) :             156.633ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[15]/CLR
                            (recovery check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.773ns (28.134%)  route 1.975ns (71.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 166.450 - 160.000 ) 
    Source Clock Delay      (SCD):    7.319ns
    Clock Pessimism Removal (CPR):    0.807ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.737     3.031    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.947     5.397    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.670 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649     7.319    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.478     7.797 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/Q
                         net (fo=19, routed)          1.133     8.930    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd
    SLICE_X51Y84         LUT2 (Prop_lut2_I0_O)        0.295     9.225 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[32]_i_2/O
                         net (fo=48, routed)          0.841    10.067    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp
    SLICE_X48Y82         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.563   162.743    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.337   163.080 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.668   164.748    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   164.978 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.472   166.450    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y82         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.807   167.256    
                         clock uncertainty           -0.154   167.102    
    SLICE_X48Y82         FDCE (Recov_fdce_C_CLR)     -0.402   166.700    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[15]
  -------------------------------------------------------------------
                         required time                        166.700    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                156.633    

Slack (MET) :             156.633ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[16]/CLR
                            (recovery check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.773ns (28.134%)  route 1.975ns (71.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 166.450 - 160.000 ) 
    Source Clock Delay      (SCD):    7.319ns
    Clock Pessimism Removal (CPR):    0.807ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.737     3.031    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.947     5.397    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.670 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649     7.319    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.478     7.797 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/Q
                         net (fo=19, routed)          1.133     8.930    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd
    SLICE_X51Y84         LUT2 (Prop_lut2_I0_O)        0.295     9.225 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[32]_i_2/O
                         net (fo=48, routed)          0.841    10.067    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp
    SLICE_X48Y82         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.563   162.743    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.337   163.080 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.668   164.748    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   164.978 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.472   166.450    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y82         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.807   167.256    
                         clock uncertainty           -0.154   167.102    
    SLICE_X48Y82         FDCE (Recov_fdce_C_CLR)     -0.402   166.700    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[16]
  -------------------------------------------------------------------
                         required time                        166.700    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                156.633    

Slack (MET) :             156.633ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[17]/CLR
                            (recovery check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.773ns (28.134%)  route 1.975ns (71.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 166.450 - 160.000 ) 
    Source Clock Delay      (SCD):    7.319ns
    Clock Pessimism Removal (CPR):    0.807ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.737     3.031    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.947     5.397    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.670 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649     7.319    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.478     7.797 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/Q
                         net (fo=19, routed)          1.133     8.930    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd
    SLICE_X51Y84         LUT2 (Prop_lut2_I0_O)        0.295     9.225 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[32]_i_2/O
                         net (fo=48, routed)          0.841    10.067    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp
    SLICE_X48Y82         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.563   162.743    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.337   163.080 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.668   164.748    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   164.978 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.472   166.450    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y82         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.807   167.256    
                         clock uncertainty           -0.154   167.102    
    SLICE_X48Y82         FDCE (Recov_fdce_C_CLR)     -0.402   166.700    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[17]
  -------------------------------------------------------------------
                         required time                        166.700    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                156.633    

Slack (MET) :             156.633ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[18]/CLR
                            (recovery check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.773ns (28.134%)  route 1.975ns (71.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 166.450 - 160.000 ) 
    Source Clock Delay      (SCD):    7.319ns
    Clock Pessimism Removal (CPR):    0.807ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.737     3.031    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.947     5.397    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.670 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649     7.319    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.478     7.797 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/Q
                         net (fo=19, routed)          1.133     8.930    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd
    SLICE_X51Y84         LUT2 (Prop_lut2_I0_O)        0.295     9.225 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[32]_i_2/O
                         net (fo=48, routed)          0.841    10.067    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp
    SLICE_X48Y82         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.563   162.743    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.337   163.080 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.668   164.748    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   164.978 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.472   166.450    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y82         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.807   167.256    
                         clock uncertainty           -0.154   167.102    
    SLICE_X48Y82         FDCE (Recov_fdce_C_CLR)     -0.402   166.700    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[18]
  -------------------------------------------------------------------
                         required time                        166.700    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                156.633    

Slack (MET) :             156.633ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[19]/CLR
                            (recovery check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.748ns  (logic 0.773ns (28.134%)  route 1.975ns (71.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 166.450 - 160.000 ) 
    Source Clock Delay      (SCD):    7.319ns
    Clock Pessimism Removal (CPR):    0.807ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.737     3.031    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.947     5.397    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.670 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649     7.319    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.478     7.797 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/Q
                         net (fo=19, routed)          1.133     8.930    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd
    SLICE_X51Y84         LUT2 (Prop_lut2_I0_O)        0.295     9.225 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[32]_i_2/O
                         net (fo=48, routed)          0.841    10.067    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp
    SLICE_X48Y82         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.563   162.743    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.337   163.080 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.668   164.748    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   164.978 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.472   166.450    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y82         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.807   167.256    
                         clock uncertainty           -0.154   167.102    
    SLICE_X48Y82         FDCE (Recov_fdce_C_CLR)     -0.402   166.700    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[19]
  -------------------------------------------------------------------
                         required time                        166.700    
                         arrival time                         -10.067    
  -------------------------------------------------------------------
                         slack                                156.633    

Slack (MET) :             156.638ns  (required time - arrival time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[12]/CLR
                            (recovery check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns)
  Data Path Delay:        2.743ns  (logic 0.773ns (28.179%)  route 1.970ns (71.821%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 166.450 - 160.000 ) 
    Source Clock Delay      (SCD):    7.319ns
    Clock Pessimism Removal (CPR):    0.807ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.737     3.031    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.419     3.450 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.947     5.397    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.273     5.670 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.649     7.319    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.478     7.797 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/Q
                         net (fo=19, routed)          1.133     8.930    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd
    SLICE_X51Y84         LUT2 (Prop_lut2_I0_O)        0.295     9.225 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[32]_i_2/O
                         net (fo=48, routed)          0.837    10.063    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp
    SLICE_X49Y82         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   161.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   161.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.563   162.743    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.337   163.080 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.668   164.748    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   164.978 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.472   166.450    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X49Y82         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.807   167.256    
                         clock uncertainty           -0.154   167.102    
    SLICE_X49Y82         FDCE (Recov_fdce_C_CLR)     -0.402   166.700    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[12]
  -------------------------------------------------------------------
                         required time                        166.700    
                         arrival time                         -10.063    
  -------------------------------------------------------------------
                         slack                                156.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             160.511ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[20]/CLR
                            (removal check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns)
  Data Path Delay:        0.858ns  (logic 0.209ns (24.365%)  route 0.649ns (75.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.169ns = ( 163.169 - 160.000 ) 
    Source Clock Delay      (SCD):    2.448ns = ( 322.448 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   320.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   320.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.583   320.919    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128   321.047 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.768   321.815    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   321.894 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.554   322.448    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.164   322.612 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/Q
                         net (fo=18, routed)          0.394   323.005    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.045   323.050 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[32]_i_2/O
                         net (fo=48, routed)          0.255   323.305    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp
    SLICE_X50Y82         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   160.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   160.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.849   161.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.160   161.375 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.884   162.259    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   162.355 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.814   163.169    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X50Y82         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.466   162.703    
                         clock uncertainty            0.154   162.857    
    SLICE_X50Y82         FDCE (Remov_fdce_C_CLR)     -0.063   162.794    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[20]
  -------------------------------------------------------------------
                         required time                       -162.794    
                         arrival time                         323.305    
  -------------------------------------------------------------------
                         slack                                160.511    

Slack (MET) :             160.511ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[21]/CLR
                            (removal check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns)
  Data Path Delay:        0.858ns  (logic 0.209ns (24.365%)  route 0.649ns (75.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.169ns = ( 163.169 - 160.000 ) 
    Source Clock Delay      (SCD):    2.448ns = ( 322.448 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   320.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   320.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.583   320.919    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128   321.047 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.768   321.815    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   321.894 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.554   322.448    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.164   322.612 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/Q
                         net (fo=18, routed)          0.394   323.005    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.045   323.050 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[32]_i_2/O
                         net (fo=48, routed)          0.255   323.305    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp
    SLICE_X50Y82         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   160.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   160.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.849   161.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.160   161.375 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.884   162.259    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   162.355 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.814   163.169    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X50Y82         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.466   162.703    
                         clock uncertainty            0.154   162.857    
    SLICE_X50Y82         FDCE (Remov_fdce_C_CLR)     -0.063   162.794    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[21]
  -------------------------------------------------------------------
                         required time                       -162.794    
                         arrival time                         323.305    
  -------------------------------------------------------------------
                         slack                                160.511    

Slack (MET) :             160.511ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[22]/CLR
                            (removal check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns)
  Data Path Delay:        0.858ns  (logic 0.209ns (24.365%)  route 0.649ns (75.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.169ns = ( 163.169 - 160.000 ) 
    Source Clock Delay      (SCD):    2.448ns = ( 322.448 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   320.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   320.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.583   320.919    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128   321.047 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.768   321.815    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   321.894 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.554   322.448    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.164   322.612 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/Q
                         net (fo=18, routed)          0.394   323.005    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.045   323.050 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[32]_i_2/O
                         net (fo=48, routed)          0.255   323.305    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp
    SLICE_X50Y82         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   160.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   160.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.849   161.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.160   161.375 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.884   162.259    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   162.355 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.814   163.169    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X50Y82         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[22]/C  (IS_INVERTED)
                         clock pessimism             -0.466   162.703    
                         clock uncertainty            0.154   162.857    
    SLICE_X50Y82         FDCE (Remov_fdce_C_CLR)     -0.063   162.794    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[22]
  -------------------------------------------------------------------
                         required time                       -162.794    
                         arrival time                         323.305    
  -------------------------------------------------------------------
                         slack                                160.511    

Slack (MET) :             160.511ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[23]/CLR
                            (removal check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns)
  Data Path Delay:        0.858ns  (logic 0.209ns (24.365%)  route 0.649ns (75.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.169ns = ( 163.169 - 160.000 ) 
    Source Clock Delay      (SCD):    2.448ns = ( 322.448 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   320.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   320.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.583   320.919    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128   321.047 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.768   321.815    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   321.894 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.554   322.448    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.164   322.612 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/Q
                         net (fo=18, routed)          0.394   323.005    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.045   323.050 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[32]_i_2/O
                         net (fo=48, routed)          0.255   323.305    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp
    SLICE_X50Y82         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   160.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   160.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.849   161.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.160   161.375 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.884   162.259    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   162.355 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.814   163.169    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X50Y82         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.466   162.703    
                         clock uncertainty            0.154   162.857    
    SLICE_X50Y82         FDCE (Remov_fdce_C_CLR)     -0.063   162.794    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[23]
  -------------------------------------------------------------------
                         required time                       -162.794    
                         arrival time                         323.305    
  -------------------------------------------------------------------
                         slack                                160.511    

Slack (MET) :             160.511ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[24]/CLR
                            (removal check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns)
  Data Path Delay:        0.858ns  (logic 0.209ns (24.365%)  route 0.649ns (75.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.169ns = ( 163.169 - 160.000 ) 
    Source Clock Delay      (SCD):    2.448ns = ( 322.448 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   320.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   320.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.583   320.919    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128   321.047 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.768   321.815    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   321.894 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.554   322.448    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.164   322.612 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/Q
                         net (fo=18, routed)          0.394   323.005    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.045   323.050 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[32]_i_2/O
                         net (fo=48, routed)          0.255   323.305    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp
    SLICE_X50Y82         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   160.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   160.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.849   161.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.160   161.375 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.884   162.259    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   162.355 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.814   163.169    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X50Y82         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.466   162.703    
                         clock uncertainty            0.154   162.857    
    SLICE_X50Y82         FDCE (Remov_fdce_C_CLR)     -0.063   162.794    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[24]
  -------------------------------------------------------------------
                         required time                       -162.794    
                         arrival time                         323.305    
  -------------------------------------------------------------------
                         slack                                160.511    

Slack (MET) :             160.511ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[29]/CLR
                            (removal check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns)
  Data Path Delay:        0.858ns  (logic 0.209ns (24.365%)  route 0.649ns (75.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.169ns = ( 163.169 - 160.000 ) 
    Source Clock Delay      (SCD):    2.448ns = ( 322.448 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   320.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   320.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.583   320.919    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128   321.047 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.768   321.815    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   321.894 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.554   322.448    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.164   322.612 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/Q
                         net (fo=18, routed)          0.394   323.005    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.045   323.050 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[32]_i_2/O
                         net (fo=48, routed)          0.255   323.305    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp
    SLICE_X50Y82         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   160.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   160.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.849   161.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.160   161.375 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.884   162.259    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   162.355 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.814   163.169    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X50Y82         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[29]/C  (IS_INVERTED)
                         clock pessimism             -0.466   162.703    
                         clock uncertainty            0.154   162.857    
    SLICE_X50Y82         FDCE (Remov_fdce_C_CLR)     -0.063   162.794    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[29]
  -------------------------------------------------------------------
                         required time                       -162.794    
                         arrival time                         323.305    
  -------------------------------------------------------------------
                         slack                                160.511    

Slack (MET) :             160.511ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[30]/CLR
                            (removal check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns)
  Data Path Delay:        0.858ns  (logic 0.209ns (24.365%)  route 0.649ns (75.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.169ns = ( 163.169 - 160.000 ) 
    Source Clock Delay      (SCD):    2.448ns = ( 322.448 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   320.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   320.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.583   320.919    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128   321.047 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.768   321.815    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   321.894 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.554   322.448    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.164   322.612 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/Q
                         net (fo=18, routed)          0.394   323.005    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.045   323.050 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[32]_i_2/O
                         net (fo=48, routed)          0.255   323.305    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp
    SLICE_X50Y82         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   160.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   160.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.849   161.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.160   161.375 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.884   162.259    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   162.355 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.814   163.169    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X50Y82         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[30]/C  (IS_INVERTED)
                         clock pessimism             -0.466   162.703    
                         clock uncertainty            0.154   162.857    
    SLICE_X50Y82         FDCE (Remov_fdce_C_CLR)     -0.063   162.794    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[30]
  -------------------------------------------------------------------
                         required time                       -162.794    
                         arrival time                         323.305    
  -------------------------------------------------------------------
                         slack                                160.511    

Slack (MET) :             160.511ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[31]/CLR
                            (removal check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns)
  Data Path Delay:        0.858ns  (logic 0.209ns (24.365%)  route 0.649ns (75.635%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.169ns = ( 163.169 - 160.000 ) 
    Source Clock Delay      (SCD):    2.448ns = ( 322.448 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   320.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   320.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.583   320.919    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128   321.047 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.768   321.815    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   321.894 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.554   322.448    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.164   322.612 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/Q
                         net (fo=18, routed)          0.394   323.005    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.045   323.050 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[32]_i_2/O
                         net (fo=48, routed)          0.255   323.305    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp
    SLICE_X50Y82         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   160.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   160.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.849   161.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.160   161.375 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.884   162.259    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   162.355 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.814   163.169    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X50Y82         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.466   162.703    
                         clock uncertainty            0.154   162.857    
    SLICE_X50Y82         FDCE (Remov_fdce_C_CLR)     -0.063   162.794    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[31]
  -------------------------------------------------------------------
                         required time                       -162.794    
                         arrival time                         323.305    
  -------------------------------------------------------------------
                         slack                                160.511    

Slack (MET) :             160.765ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[10]/CLR
                            (removal check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns)
  Data Path Delay:        0.867ns  (logic 0.209ns (24.107%)  route 0.658ns (75.893%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns = ( 163.176 - 160.000 ) 
    Source Clock Delay      (SCD):    2.448ns = ( 322.448 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   320.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   320.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.583   320.919    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128   321.047 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.768   321.815    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   321.894 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.554   322.448    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.164   322.612 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/Q
                         net (fo=18, routed)          0.394   323.005    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.045   323.050 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[32]_i_2/O
                         net (fo=48, routed)          0.264   323.315    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp
    SLICE_X49Y86         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   160.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   160.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.849   161.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.160   161.375 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.884   162.259    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   162.355 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.821   163.176    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X49Y86         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.696   162.481    
                         clock uncertainty            0.154   162.635    
    SLICE_X49Y86         FDCE (Remov_fdce_C_CLR)     -0.085   162.550    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[10]
  -------------------------------------------------------------------
                         required time                       -162.550    
                         arrival time                         323.315    
  -------------------------------------------------------------------
                         slack                                160.765    

Slack (MET) :             160.765ns  (arrival time - required time)
  Source:                 EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
                            (rising edge-triggered cell FDRE clocked by EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[11]/CLR
                            (removal check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -160.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall@160.000ns - EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns)
  Data Path Delay:        0.867ns  (logic 0.209ns (24.107%)  route 0.658ns (75.893%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.176ns = ( 163.176 - 160.000 ) 
    Source Clock Delay      (SCD):    2.448ns = ( 322.448 - 320.000 ) 
    Clock Pessimism Removal (CPR):    0.696ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310   320.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026   320.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.583   320.919    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.128   321.047 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.768   321.815    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.079   321.894 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.554   322.448    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X46Y85         FDRE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y85         FDRE (Prop_fdre_C_Q)         0.164   322.612 r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/Q
                         net (fo=18, routed)          0.394   323.005    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd
    SLICE_X51Y84         LUT2 (Prop_lut2_I1_O)        0.045   323.050 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr[32]_i_2/O
                         net (fo=48, routed)          0.264   323.315    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsp
    SLICE_X49Y86         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] fall edge)
                                                    160.000   160.000 r  
    PS7_X0Y0             PS7                          0.000   160.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337   160.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029   160.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.849   161.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.160   161.375 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.884   162.259    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   162.355 f  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.821   163.176    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X49Y86         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.696   162.481    
                         clock uncertainty            0.154   162.635    
    SLICE_X49Y86         FDCE (Remov_fdce_C_CLR)     -0.085   162.550    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[11]
  -------------------------------------------------------------------
                         required time                       -162.550    
                         arrival time                         323.315    
  -------------------------------------------------------------------
                         slack                                160.765    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]

Setup :            0  Failing Endpoints,  Worst Slack        1.720ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[22]/CLR
                            (recovery check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - clk_fpga_0 rise@310.000ns)
  Data Path Delay:        11.304ns  (logic 0.642ns (5.679%)  route 10.662ns (94.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.453ns = ( 326.453 - 320.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 312.984 - 310.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   311.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   311.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.690   312.984    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.518   313.502 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          5.704   319.206    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_aresetn
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124   319.330 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2/O
                         net (fo=32, routed)          4.958   324.288    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0
    SLICE_X48Y85         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   321.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   321.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.563   322.742    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.337   323.079 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.668   324.748    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   324.978 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.475   326.453    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[22]/C
                         clock pessimism              0.115   326.567    
                         clock uncertainty           -0.154   326.413    
    SLICE_X48Y85         FDCE (Recov_fdce_C_CLR)     -0.405   326.008    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[22]
  -------------------------------------------------------------------
                         required time                        326.008    
                         arrival time                        -324.288    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[24]/CLR
                            (recovery check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - clk_fpga_0 rise@310.000ns)
  Data Path Delay:        11.304ns  (logic 0.642ns (5.679%)  route 10.662ns (94.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.453ns = ( 326.453 - 320.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 312.984 - 310.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   311.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   311.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.690   312.984    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.518   313.502 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          5.704   319.206    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_aresetn
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124   319.330 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2/O
                         net (fo=32, routed)          4.958   324.288    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0
    SLICE_X48Y85         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   321.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   321.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.563   322.742    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.337   323.079 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.668   324.748    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   324.978 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.475   326.453    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[24]/C
                         clock pessimism              0.115   326.567    
                         clock uncertainty           -0.154   326.413    
    SLICE_X48Y85         FDCE (Recov_fdce_C_CLR)     -0.405   326.008    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[24]
  -------------------------------------------------------------------
                         required time                        326.008    
                         arrival time                        -324.288    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[26]/CLR
                            (recovery check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - clk_fpga_0 rise@310.000ns)
  Data Path Delay:        11.304ns  (logic 0.642ns (5.679%)  route 10.662ns (94.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.453ns = ( 326.453 - 320.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 312.984 - 310.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   311.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   311.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.690   312.984    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.518   313.502 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          5.704   319.206    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_aresetn
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124   319.330 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2/O
                         net (fo=32, routed)          4.958   324.288    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0
    SLICE_X48Y85         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   321.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   321.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.563   322.742    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.337   323.079 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.668   324.748    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   324.978 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.475   326.453    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[26]/C
                         clock pessimism              0.115   326.567    
                         clock uncertainty           -0.154   326.413    
    SLICE_X48Y85         FDCE (Recov_fdce_C_CLR)     -0.405   326.008    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[26]
  -------------------------------------------------------------------
                         required time                        326.008    
                         arrival time                        -324.288    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[27]/CLR
                            (recovery check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - clk_fpga_0 rise@310.000ns)
  Data Path Delay:        11.304ns  (logic 0.642ns (5.679%)  route 10.662ns (94.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.453ns = ( 326.453 - 320.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 312.984 - 310.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   311.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   311.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.690   312.984    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.518   313.502 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          5.704   319.206    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_aresetn
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124   319.330 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2/O
                         net (fo=32, routed)          4.958   324.288    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0
    SLICE_X48Y85         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   321.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   321.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.563   322.742    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.337   323.079 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.668   324.748    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   324.978 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.475   326.453    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[27]/C
                         clock pessimism              0.115   326.567    
                         clock uncertainty           -0.154   326.413    
    SLICE_X48Y85         FDCE (Recov_fdce_C_CLR)     -0.405   326.008    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[27]
  -------------------------------------------------------------------
                         required time                        326.008    
                         arrival time                        -324.288    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.724ns  (required time - arrival time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[22]/CLR
                            (recovery check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - clk_fpga_0 rise@310.000ns)
  Data Path Delay:        11.300ns  (logic 0.642ns (5.681%)  route 10.658ns (94.319%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.453ns = ( 326.453 - 320.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 312.984 - 310.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   311.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   311.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.690   312.984    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.518   313.502 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          5.704   319.206    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_aresetn
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124   319.330 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2/O
                         net (fo=32, routed)          4.954   324.284    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0
    SLICE_X49Y85         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   321.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   321.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.563   322.742    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.337   323.079 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.668   324.748    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   324.978 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.475   326.453    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X49Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[22]/C
                         clock pessimism              0.115   326.567    
                         clock uncertainty           -0.154   326.413    
    SLICE_X49Y85         FDCE (Recov_fdce_C_CLR)     -0.405   326.008    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[22]
  -------------------------------------------------------------------
                         required time                        326.008    
                         arrival time                        -324.284    
  -------------------------------------------------------------------
                         slack                                  1.724    

Slack (MET) :             1.724ns  (required time - arrival time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[24]/CLR
                            (recovery check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - clk_fpga_0 rise@310.000ns)
  Data Path Delay:        11.300ns  (logic 0.642ns (5.681%)  route 10.658ns (94.319%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.453ns = ( 326.453 - 320.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 312.984 - 310.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   311.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   311.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.690   312.984    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.518   313.502 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          5.704   319.206    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_aresetn
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124   319.330 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2/O
                         net (fo=32, routed)          4.954   324.284    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0
    SLICE_X49Y85         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   321.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   321.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.563   322.742    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.337   323.079 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.668   324.748    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   324.978 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.475   326.453    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X49Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[24]/C
                         clock pessimism              0.115   326.567    
                         clock uncertainty           -0.154   326.413    
    SLICE_X49Y85         FDCE (Recov_fdce_C_CLR)     -0.405   326.008    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[24]
  -------------------------------------------------------------------
                         required time                        326.008    
                         arrival time                        -324.284    
  -------------------------------------------------------------------
                         slack                                  1.724    

Slack (MET) :             1.724ns  (required time - arrival time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[26]/CLR
                            (recovery check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - clk_fpga_0 rise@310.000ns)
  Data Path Delay:        11.300ns  (logic 0.642ns (5.681%)  route 10.658ns (94.319%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.453ns = ( 326.453 - 320.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 312.984 - 310.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   311.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   311.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.690   312.984    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.518   313.502 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          5.704   319.206    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_aresetn
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124   319.330 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2/O
                         net (fo=32, routed)          4.954   324.284    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0
    SLICE_X49Y85         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   321.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   321.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.563   322.742    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.337   323.079 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.668   324.748    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   324.978 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.475   326.453    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X49Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[26]/C
                         clock pessimism              0.115   326.567    
                         clock uncertainty           -0.154   326.413    
    SLICE_X49Y85         FDCE (Recov_fdce_C_CLR)     -0.405   326.008    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[26]
  -------------------------------------------------------------------
                         required time                        326.008    
                         arrival time                        -324.284    
  -------------------------------------------------------------------
                         slack                                  1.724    

Slack (MET) :             1.724ns  (required time - arrival time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[27]/CLR
                            (recovery check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - clk_fpga_0 rise@310.000ns)
  Data Path Delay:        11.300ns  (logic 0.642ns (5.681%)  route 10.658ns (94.319%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.583ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.453ns = ( 326.453 - 320.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 312.984 - 310.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   311.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   311.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.690   312.984    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.518   313.502 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          5.704   319.206    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_aresetn
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124   319.330 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2/O
                         net (fo=32, routed)          4.954   324.284    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0
    SLICE_X49Y85         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   321.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   321.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.563   322.742    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.337   323.079 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.668   324.748    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   324.978 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.475   326.453    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X49Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[27]/C
                         clock pessimism              0.115   326.567    
                         clock uncertainty           -0.154   326.413    
    SLICE_X49Y85         FDCE (Recov_fdce_C_CLR)     -0.405   326.008    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[27]
  -------------------------------------------------------------------
                         required time                        326.008    
                         arrival time                        -324.284    
  -------------------------------------------------------------------
                         slack                                  1.724    

Slack (MET) :             1.801ns  (required time - arrival time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[16]/CLR
                            (recovery check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - clk_fpga_0 rise@310.000ns)
  Data Path Delay:        11.210ns  (logic 0.642ns (5.727%)  route 10.568ns (94.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.440ns = ( 326.440 - 320.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 312.984 - 310.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   311.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   311.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.690   312.984    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.518   313.502 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          5.704   319.206    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_aresetn
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124   319.330 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2/O
                         net (fo=32, routed)          4.864   324.194    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0
    SLICE_X52Y83         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   321.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   321.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.563   322.742    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.337   323.079 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.668   324.748    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   324.978 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.462   326.440    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X52Y83         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[16]/C
                         clock pessimism              0.115   326.554    
                         clock uncertainty           -0.154   326.400    
    SLICE_X52Y83         FDCE (Recov_fdce_C_CLR)     -0.405   325.995    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[16]
  -------------------------------------------------------------------
                         required time                        325.995    
                         arrival time                        -324.194    
  -------------------------------------------------------------------
                         slack                                  1.801    

Slack (MET) :             1.801ns  (required time - arrival time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[17]/CLR
                            (recovery check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@320.000ns - clk_fpga_0 rise@310.000ns)
  Data Path Delay:        11.210ns  (logic 0.642ns (5.727%)  route 10.568ns (94.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.440ns = ( 326.440 - 320.000 ) 
    Source Clock Delay      (SCD):    2.984ns = ( 312.984 - 310.000 ) 
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    310.000   310.000 r  
    PS7_X0Y0             PS7                          0.000   310.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193   311.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   311.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.690   312.984    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.518   313.502 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          5.704   319.206    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_aresetn
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.124   319.330 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2/O
                         net (fo=32, routed)          4.864   324.194    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0
    SLICE_X52Y83         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                    320.000   320.000 r  
    PS7_X0Y0             PS7                          0.000   320.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   321.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   321.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.563   322.742    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.337   323.079 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           1.668   324.748    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.230   324.978 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         1.462   326.440    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X52Y83         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[17]/C
                         clock pessimism              0.115   326.554    
                         clock uncertainty           -0.154   326.400    
    SLICE_X52Y83         FDCE (Recov_fdce_C_CLR)     -0.405   325.995    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[17]
  -------------------------------------------------------------------
                         required time                        325.995    
                         arrival time                        -324.194    
  -------------------------------------------------------------------
                         slack                                  1.801    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.633ns  (arrival time - required time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[20]/CLR
                            (removal check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 0.209ns (4.373%)  route 4.570ns (95.627%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.174ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.570     0.906    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          2.675     3.745    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_aresetn
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.045     3.790 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2/O
                         net (fo=32, routed)          1.895     5.685    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0
    SLICE_X49Y83         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.849     1.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.160     1.375 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.884     2.259    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.355 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.819     3.174    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X49Y83         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[20]/C
                         clock pessimism             -0.030     3.144    
    SLICE_X49Y83         FDCE (Remov_fdce_C_CLR)     -0.092     3.052    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.052    
                         arrival time                           5.685    
  -------------------------------------------------------------------
                         slack                                  2.633    

Slack (MET) :             2.633ns  (arrival time - required time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[21]/CLR
                            (removal check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 0.209ns (4.373%)  route 4.570ns (95.627%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.174ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.570     0.906    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          2.675     3.745    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_aresetn
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.045     3.790 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2/O
                         net (fo=32, routed)          1.895     5.685    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0
    SLICE_X49Y83         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.849     1.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.160     1.375 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.884     2.259    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.355 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.819     3.174    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X49Y83         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[21]/C
                         clock pessimism             -0.030     3.144    
    SLICE_X49Y83         FDCE (Remov_fdce_C_CLR)     -0.092     3.052    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.052    
                         arrival time                           5.685    
  -------------------------------------------------------------------
                         slack                                  2.633    

Slack (MET) :             2.637ns  (arrival time - required time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[20]/CLR
                            (removal check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.784ns  (logic 0.209ns (4.369%)  route 4.575ns (95.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.174ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.570     0.906    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          2.675     3.745    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_aresetn
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.045     3.790 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2/O
                         net (fo=32, routed)          1.899     5.689    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0
    SLICE_X48Y83         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.849     1.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.160     1.375 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.884     2.259    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.355 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.819     3.174    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y83         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[20]/C
                         clock pessimism             -0.030     3.144    
    SLICE_X48Y83         FDCE (Remov_fdce_C_CLR)     -0.092     3.052    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.052    
                         arrival time                           5.689    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             2.637ns  (arrival time - required time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[21]/CLR
                            (removal check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.784ns  (logic 0.209ns (4.369%)  route 4.575ns (95.631%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.239ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.174ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.570     0.906    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          2.675     3.745    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_aresetn
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.045     3.790 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2/O
                         net (fo=32, routed)          1.899     5.689    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0
    SLICE_X48Y83         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.849     1.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.160     1.375 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.884     2.259    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.355 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.819     3.174    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X48Y83         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[21]/C
                         clock pessimism             -0.030     3.144    
    SLICE_X48Y83         FDCE (Remov_fdce_C_CLR)     -0.092     3.052    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.052    
                         arrival time                           5.689    
  -------------------------------------------------------------------
                         slack                                  2.637    

Slack (MET) :             2.718ns  (arrival time - required time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[23]/CLR
                            (removal check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 0.209ns (4.276%)  route 4.679ns (95.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.172ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.570     0.906    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          2.675     3.745    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_aresetn
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.045     3.790 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2/O
                         net (fo=32, routed)          2.003     5.793    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0
    SLICE_X50Y85         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.849     1.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.160     1.375 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.884     2.259    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.355 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.817     3.172    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X50Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[23]/C
                         clock pessimism             -0.030     3.142    
    SLICE_X50Y85         FDCE (Remov_fdce_C_CLR)     -0.067     3.075    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.075    
                         arrival time                           5.793    
  -------------------------------------------------------------------
                         slack                                  2.718    

Slack (MET) :             2.718ns  (arrival time - required time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[25]/CLR
                            (removal check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 0.209ns (4.276%)  route 4.679ns (95.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.172ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.570     0.906    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          2.675     3.745    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_aresetn
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.045     3.790 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2/O
                         net (fo=32, routed)          2.003     5.793    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0
    SLICE_X50Y85         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.849     1.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.160     1.375 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.884     2.259    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.355 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.817     3.172    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X50Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[25]/C
                         clock pessimism             -0.030     3.142    
    SLICE_X50Y85         FDCE (Remov_fdce_C_CLR)     -0.067     3.075    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.075    
                         arrival time                           5.793    
  -------------------------------------------------------------------
                         slack                                  2.718    

Slack (MET) :             2.718ns  (arrival time - required time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[28]/CLR
                            (removal check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 0.209ns (4.276%)  route 4.679ns (95.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.172ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.570     0.906    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          2.675     3.745    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_aresetn
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.045     3.790 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2/O
                         net (fo=32, routed)          2.003     5.793    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0
    SLICE_X50Y85         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.849     1.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.160     1.375 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.884     2.259    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.355 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.817     3.172    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X50Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[28]/C
                         clock pessimism             -0.030     3.142    
    SLICE_X50Y85         FDCE (Remov_fdce_C_CLR)     -0.067     3.075    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.075    
                         arrival time                           5.793    
  -------------------------------------------------------------------
                         slack                                  2.718    

Slack (MET) :             2.718ns  (arrival time - required time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[29]/CLR
                            (removal check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 0.209ns (4.276%)  route 4.679ns (95.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.172ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.570     0.906    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          2.675     3.745    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_aresetn
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.045     3.790 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2/O
                         net (fo=32, routed)          2.003     5.793    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0
    SLICE_X50Y85         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.849     1.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.160     1.375 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.884     2.259    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.355 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.817     3.172    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X50Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[29]/C
                         clock pessimism             -0.030     3.142    
    SLICE_X50Y85         FDCE (Remov_fdce_C_CLR)     -0.067     3.075    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.075    
                         arrival time                           5.793    
  -------------------------------------------------------------------
                         slack                                  2.718    

Slack (MET) :             2.718ns  (arrival time - required time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[30]/CLR
                            (removal check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 0.209ns (4.276%)  route 4.679ns (95.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.172ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.570     0.906    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          2.675     3.745    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_aresetn
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.045     3.790 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2/O
                         net (fo=32, routed)          2.003     5.793    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0
    SLICE_X50Y85         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.849     1.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.160     1.375 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.884     2.259    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.355 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.817     3.172    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X50Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[30]/C
                         clock pessimism             -0.030     3.142    
    SLICE_X50Y85         FDCE (Remov_fdce_C_CLR)     -0.067     3.075    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.075    
                         arrival time                           5.793    
  -------------------------------------------------------------------
                         slack                                  2.718    

Slack (MET) :             2.718ns  (arrival time - required time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[31]/CLR
                            (removal check against rising-edge clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 0.209ns (4.276%)  route 4.679ns (95.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.172ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.570     0.906    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          2.675     3.745    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/m_axis_aresetn
    SLICE_X51Y84         LUT1 (Prop_lut1_I0_O)        0.045     3.790 f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2/O
                         net (fo=32, routed)          2.003     5.793    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R[31]_i_2_n_0
    SLICE_X50Y85         FDCE                                         f  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0] rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.849     1.215    EQ_27_band_i/axi_i2s_transmitter_0/inst/s_axis_aclk
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.160     1.375 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/clk_cntr_reg[4]/Q
                         net (fo=1, routed)           0.884     2.259    EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.355 r  EQ_27_band_i/axi_i2s_transmitter_0/inst/out[0]_BUFG_inst/O
                         net (fo=107, routed)         0.817     3.172    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/bclk
    SLICE_X50Y85         FDCE                                         r  EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[31]/C
                         clock pessimism             -0.030     3.142    
    SLICE_X50Y85         FDCE (Remov_fdce_C_CLR)     -0.067     3.075    EQ_27_band_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.075    
                         arrival time                           5.793    
  -------------------------------------------------------------------
                         slack                                  2.718    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.038ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.194ns  (required time - arrival time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz2_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.264ns  (logic 0.642ns (7.769%)  route 7.622ns (92.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 12.786 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.690     2.984    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.518     3.502 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.258     4.760    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.884 f  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=557, routed)         6.363    11.248    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X102Y90        FDCE                                         f  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz2_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.607    12.786    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X102Y90        FDCE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz2_reg[12]/C
                         clock pessimism              0.129    12.915    
                         clock uncertainty           -0.154    12.761    
    SLICE_X102Y90        FDCE (Recov_fdce_C_CLR)     -0.319    12.442    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz2_reg[12]
  -------------------------------------------------------------------
                         required time                         12.442    
                         arrival time                         -11.248    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.194ns  (required time - arrival time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz2_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.264ns  (logic 0.642ns (7.769%)  route 7.622ns (92.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 12.786 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.690     2.984    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.518     3.502 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.258     4.760    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.884 f  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=557, routed)         6.363    11.248    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X102Y90        FDCE                                         f  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz2_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.607    12.786    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X102Y90        FDCE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz2_reg[16]/C
                         clock pessimism              0.129    12.915    
                         clock uncertainty           -0.154    12.761    
    SLICE_X102Y90        FDCE (Recov_fdce_C_CLR)     -0.319    12.442    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz2_reg[16]
  -------------------------------------------------------------------
                         required time                         12.442    
                         arrival time                         -11.248    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.194ns  (required time - arrival time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz2_reg[9]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.264ns  (logic 0.642ns (7.769%)  route 7.622ns (92.231%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 12.786 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.690     2.984    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.518     3.502 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.258     4.760    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.884 f  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=557, routed)         6.363    11.248    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X102Y90        FDCE                                         f  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.607    12.786    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X102Y90        FDCE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz2_reg[9]/C
                         clock pessimism              0.129    12.915    
                         clock uncertainty           -0.154    12.761    
    SLICE_X102Y90        FDCE (Recov_fdce_C_CLR)     -0.319    12.442    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz2_reg[9]
  -------------------------------------------------------------------
                         required time                         12.442    
                         arrival time                         -11.248    
  -------------------------------------------------------------------
                         slack                                  1.194    

Slack (MET) :             1.332ns  (required time - arrival time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz2_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.125ns  (logic 0.642ns (7.901%)  route 7.483ns (92.099%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 12.786 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.690     2.984    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.518     3.502 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.258     4.760    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.884 f  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=557, routed)         6.225    11.109    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X102Y89        FDCE                                         f  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz2_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.607    12.786    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X102Y89        FDCE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz2_reg[14]/C
                         clock pessimism              0.129    12.915    
                         clock uncertainty           -0.154    12.761    
    SLICE_X102Y89        FDCE (Recov_fdce_C_CLR)     -0.319    12.442    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz2_reg[14]
  -------------------------------------------------------------------
                         required time                         12.442    
                         arrival time                         -11.109    
  -------------------------------------------------------------------
                         slack                                  1.332    

Slack (MET) :             1.480ns  (required time - arrival time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz2_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.977ns  (logic 0.642ns (8.048%)  route 7.335ns (91.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 12.785 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.690     2.984    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.518     3.502 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.258     4.760    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.884 f  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=557, routed)         6.077    10.961    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X102Y88        FDCE                                         f  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.606    12.785    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X102Y88        FDCE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz2_reg[11]/C
                         clock pessimism              0.129    12.914    
                         clock uncertainty           -0.154    12.760    
    SLICE_X102Y88        FDCE (Recov_fdce_C_CLR)     -0.319    12.441    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz2_reg[11]
  -------------------------------------------------------------------
                         required time                         12.441    
                         arrival time                         -10.961    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.480ns  (required time - arrival time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz2_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.977ns  (logic 0.642ns (8.048%)  route 7.335ns (91.952%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 12.785 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.690     2.984    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.518     3.502 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.258     4.760    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.884 f  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=557, routed)         6.077    10.961    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X102Y88        FDCE                                         f  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz2_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.606    12.785    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X102Y88        FDCE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz2_reg[15]/C
                         clock pessimism              0.129    12.914    
                         clock uncertainty           -0.154    12.760    
    SLICE_X102Y88        FDCE (Recov_fdce_C_CLR)     -0.319    12.441    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz2_reg[15]
  -------------------------------------------------------------------
                         required time                         12.441    
                         arrival time                         -10.961    
  -------------------------------------------------------------------
                         slack                                  1.480    

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz2_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.829ns  (logic 0.642ns (8.201%)  route 7.187ns (91.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 12.784 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.690     2.984    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.518     3.502 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.258     4.760    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.884 f  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=557, routed)         5.928    10.813    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X102Y87        FDCE                                         f  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.605    12.784    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X102Y87        FDCE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz2_reg[10]/C
                         clock pessimism              0.129    12.913    
                         clock uncertainty           -0.154    12.759    
    SLICE_X102Y87        FDCE (Recov_fdce_C_CLR)     -0.319    12.440    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz2_reg[10]
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                         -10.813    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz2_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.829ns  (logic 0.642ns (8.201%)  route 7.187ns (91.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 12.784 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.690     2.984    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.518     3.502 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.258     4.760    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.884 f  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=557, routed)         5.928    10.813    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X102Y87        FDCE                                         f  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.605    12.784    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X102Y87        FDCE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz2_reg[5]/C
                         clock pessimism              0.129    12.913    
                         clock uncertainty           -0.154    12.759    
    SLICE_X102Y87        FDCE (Recov_fdce_C_CLR)     -0.319    12.440    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz2_reg[5]
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                         -10.813    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz2_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.829ns  (logic 0.642ns (8.201%)  route 7.187ns (91.799%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 12.784 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.690     2.984    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.518     3.502 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.258     4.760    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.884 f  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=557, routed)         5.928    10.813    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X102Y87        FDCE                                         f  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.605    12.784    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X102Y87        FDCE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz2_reg[8]/C
                         clock pessimism              0.129    12.913    
                         clock uncertainty           -0.154    12.759    
    SLICE_X102Y87        FDCE (Recov_fdce_C_CLR)     -0.319    12.440    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz2_reg[8]
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                         -10.813    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.643ns  (required time - arrival time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz2_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.811ns  (logic 0.642ns (8.219%)  route 7.169ns (91.781%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.783ns = ( 12.783 - 10.000 ) 
    Source Clock Delay      (SCD):    2.984ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.690     2.984    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.518     3.502 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          1.258     4.760    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.124     4.884 f  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=557, routed)         5.911    10.795    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X102Y85        FDCE                                         f  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        1.604    12.783    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X102Y85        FDCE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz2_reg[0]/C
                         clock pessimism              0.129    12.912    
                         clock uncertainty           -0.154    12.758    
    SLICE_X102Y85        FDCE (Recov_fdce_C_CLR)     -0.319    12.439    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz2_reg[0]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                         -10.795    
  -------------------------------------------------------------------
                         slack                                  1.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.038ns  (arrival time - required time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz2_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.209ns (21.441%)  route 0.766ns (78.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.570     0.906    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.516     1.586    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.631 f  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=557, routed)         0.249     1.880    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X38Y75         FDCE                                         f  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz2_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.808     1.174    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y75         FDCE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz2_reg[16]/C
                         clock pessimism             -0.264     0.910    
    SLICE_X38Y75         FDCE (Remov_fdce_C_CLR)     -0.067     0.843    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz2_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  1.038    

Slack (MET) :             1.069ns  (arrival time - required time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz1_reg[26]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.991ns  (logic 0.209ns (21.093%)  route 0.782ns (78.907%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.570     0.906    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.516     1.586    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.631 f  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=557, routed)         0.265     1.896    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X43Y84         FDCE                                         f  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz1_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.818     1.184    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y84         FDCE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz1_reg[26]/C
                         clock pessimism             -0.264     0.920    
    SLICE_X43Y84         FDCE (Remov_fdce_C_CLR)     -0.092     0.828    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz1_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.199ns  (arrival time - required time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz2_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.209ns (18.810%)  route 0.902ns (81.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.570     0.906    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.516     1.586    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.631 f  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=557, routed)         0.386     2.017    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X37Y74         FDCE                                         f  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz2_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.808     1.174    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y74         FDCE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz2_reg[13]/C
                         clock pessimism             -0.264     0.910    
    SLICE_X37Y74         FDCE (Remov_fdce_C_CLR)     -0.092     0.818    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz2_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.199ns  (arrival time - required time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz2_reg[14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.209ns (18.810%)  route 0.902ns (81.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.174ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.570     0.906    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.516     1.586    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.631 f  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=557, routed)         0.386     2.017    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X37Y74         FDCE                                         f  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz2_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.808     1.174    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y74         FDCE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz2_reg[14]/C
                         clock pessimism             -0.264     0.910    
    SLICE_X37Y74         FDCE (Remov_fdce_C_CLR)     -0.092     0.818    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz2_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.818    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.252ns  (arrival time - required time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz1_reg[29]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.209ns (17.790%)  route 0.966ns (82.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.570     0.906    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.516     1.586    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.631 f  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=557, routed)         0.449     2.080    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X47Y85         FDCE                                         f  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz1_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.819     1.185    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y85         FDCE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz1_reg[29]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X47Y85         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz1_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.252ns  (arrival time - required time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz1_reg[30]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.209ns (17.790%)  route 0.966ns (82.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.570     0.906    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.516     1.586    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.631 f  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=557, routed)         0.449     2.080    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X47Y85         FDCE                                         f  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz1_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.819     1.185    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y85         FDCE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz1_reg[30]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X47Y85         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz1_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.252ns  (arrival time - required time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz1_reg[34]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.175ns  (logic 0.209ns (17.790%)  route 0.966ns (82.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.570     0.906    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.516     1.586    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.631 f  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=557, routed)         0.449     2.080    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X47Y85         FDCE                                         f  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz1_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.819     1.185    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y85         FDCE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz1_reg[34]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X47Y85         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz1_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.310ns  (arrival time - required time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz1_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.234ns  (logic 0.209ns (16.941%)  route 1.025ns (83.059%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.570     0.906    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.516     1.586    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.631 f  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=557, routed)         0.508     2.139    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X40Y87         FDCE                                         f  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.820     1.186    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y87         FDCE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz1_reg[5]/C
                         clock pessimism             -0.264     0.922    
    SLICE_X40Y87         FDCE (Remov_fdce_C_CLR)     -0.092     0.830    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  1.310    

Slack (MET) :             1.321ns  (arrival time - required time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz1_reg[24]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.209ns (16.815%)  route 1.034ns (83.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.570     0.906    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.516     1.586    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.631 f  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=557, routed)         0.518     2.149    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X49Y84         FDCE                                         f  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz1_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.818     1.184    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X49Y84         FDCE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz1_reg[24]/C
                         clock pessimism             -0.264     0.920    
    SLICE_X49Y84         FDCE (Remov_fdce_C_CLR)     -0.092     0.828    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Rz1_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.828    
                         arrival time                           2.149    
  -------------------------------------------------------------------
                         slack                                  1.321    

Slack (MET) :             1.330ns  (arrival time - required time)
  Source:                 EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz2_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.209ns (16.817%)  route 1.034ns (83.183%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.570     0.906    EQ_27_band_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X30Y82         FDRE                                         r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  EQ_27_band_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=21, routed)          0.516     1.586    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aresetn
    SLICE_X39Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.631 f  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=557, routed)         0.517     2.148    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/axi_awready_i_1_n_0
    SLICE_X37Y73         FDCE                                         f  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz2_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  EQ_27_band_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    EQ_27_band_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  EQ_27_band_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1557, routed)        0.809     1.175    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X37Y73         FDCE                                         r  EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz2_reg[12]/C
                         clock pessimism             -0.264     0.911    
    SLICE_X37Y73         FDCE (Remov_fdce_C_CLR)     -0.092     0.819    EQ_27_band_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Lz2_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  1.330    





