[["Architecture of a Hardware Data Interpreter.", ["Yaohan Chu"], "https://doi.org/10.1145/800255.810646", 9], ["The Design of Some Language Constructs for Horizontal Microprogramming.", ["Subrata Dasgupta", "Simon Fraser"], "https://doi.org/10.1145/800255.810647", 7], ["The Honeywell Modular Microprogram Machine: M3.", ["E. Douglas Jensen", "Richard Y. Kain"], "https://doi.org/10.1145/800255.810648", 12], ["A Multi-Microprocessor Implementation of a General Purpose Pipelined CPU.", ["Richard R. Ramseyer", "Andries van Dam"], "https://doi.org/10.1145/800255.810649", 6], ["A Hierarchical Microcomputer System for Hardware and Software Development.", ["C. V. Ravi", "Torben Moller"], "https://doi.org/10.1145/800255.810650", 6], ["Hierarchical Multiprocessor Organizations.", ["J. Archer Harris", "David R. Smith"], "https://doi.org/10.1145/800255.810651", 8], ["Poly-Processor System Analysis and Design.", ["Ken Murakami", "S. Nishikawa", "M. Soto"], "https://doi.org/10.1145/800255.810652", 8], ["A Few Examples of How to Use a Symmetrical Multi-Micro-Processor.", ["Guy Mazare"], "https://doi.org/10.1145/800255.810653", 6], ["The Microprogramming of Pipelined Processors.", ["Peter M. Kogge"], "https://doi.org/10.1145/800255.810654", 8], ["The Universality of Various Types of SIMD Machine Interconnection Networks.", ["Howard Jay Siegel"], "https://doi.org/10.1145/800255.810655", 10], ["The Effect of Instruction Fetch Strategies upon the Performance of Pipelined Instruction Units.", ["B. Ramakrishna Rau", "George E. Rossman"], "https://doi.org/10.1145/800255.810656", 10], ["A Modular Memory Scheme for Array Processing.", ["S. R. Ahuja", "J. Robert Jump"], "https://doi.org/10.1145/800255.810657", 5], ["The Architecture of an ALGOL 60 Computer Implemented with Distributed Processors.", ["Leonard S. Haynes"], "https://doi.org/10.1145/800255.810658", 10], ["A Large Scale, Homogeneous, Fully Distributed Parallel Machine, I.", ["Herbert Sullivan", "Theodore R. Bashkow"], "https://doi.org/10.1145/800255.810659", 13], ["A Large Scale, Homogeneous, Fully Distributed Parallel Machine, II.", ["Herbert Sullivan", "Theodore R. Bashkow", "David Klappholz"], "https://doi.org/10.1145/800255.810660", 7], ["On Virtual Memories and Micronetworks.", ["G. Jack Lipovski"], "https://doi.org/10.1145/800255.810661", 10], ["Considerations for New Tactical Computer Systems.", ["Jon C. Strauss", "Kenneth J. Thurber"], "https://doi.org/10.1145/800255.810662", 6], ["An Advanced Tactical Computer Concept.", ["Kenneth J. Thurber", "Peter C. Patton", "Robert C. Deward", "Jon C. Strauss", "Thomas W. Petschauer"], "https://doi.org/10.1145/800255.810663", 6], ["Microprocessor Implementation of a Parallel Processor.", ["Gary J. Nut"], "https://doi.org/10.1145/800255.810664", 6], ["The Design and Implementation of a Real-Time Sound Generation System.", ["Paul E. Dworak", "Alice C. Parker", "Richard Blum"], "https://doi.org/10.1145/800255.810665", 6], ["Hardware/Software Tradeoffs in A Variable Word Width, Variable Queue Length Buffer Memory.", ["Alice C. Parker", "Andrew W. Nagle"], "https://doi.org/10.1145/800255.810666", 6], ["An Instruction Timing Model of CPU Performance.", ["Bernard L. Peuto", "Leonard J. Shustek"], "https://doi.org/10.1145/800255.810667", 14], ["Reduction of Memory Interference in Multiprocessor Systems.", ["Cornelis H. Hoogendoorn"], "https://doi.org/10.1145/800255.810668", 5], ["Information Content of CPU Memory Referencing Behavior.", ["Dan W. Hammerstrom", "Edward S. Davidson"], "https://doi.org/10.1145/800255.810669", 9], ["Message Communication Protocol and Operation System Design for the Distributed Loop Computer Network (DLCN).", ["Ming T. Liu", "Cecil C. Reames"], "https://doi.org/10.1145/800255.810670", 8], ["Architecture of the Corail Building Block System.", ["G. H. Poujoulat"], "https://doi.org/10.1145/800255.810671", 4], ["High-Speed Buffering for Variable Length Operands.", ["H. L. Tredennick", "Terry A. Welch"], "https://doi.org/10.1145/800255.810672", 6]]