/home/clmcasino/Desktop/Tesi/thesis_project/src/components/csaRow.sv {1 {vlog -work work -sv -stats=none /home/clmcasino/Desktop/Tesi/thesis_project/src/components/csaRow.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module csaRow

Top level modules:
	csaRow

} {} {}} /home/clmcasino/Desktop/Tesi/thesis_project/src/components/fullAdder.sv {1 {vlog -work work -sv -stats=none /home/clmcasino/Desktop/Tesi/thesis_project/src/components/fullAdder.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module fullAdder

Top level modules:
	fullAdder

} {} {}} /home/clmcasino/Desktop/Tesi/thesis_project/tbs/tb_csaRow/tb_csaRow.sv {1 {vlog -work work -sv -stats=none /home/clmcasino/Desktop/Tesi/thesis_project/tbs/tb_csaRow/tb_csaRow.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_csaRow

Top level modules:
	tb_csaRow

} {} {}}
