
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../TRACES/619.lbm_s-2677B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Stream Plus Stride Prefetcher with degree = 4 and distance = 16
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000004 cycles: 2596252 heartbeat IPC: 3.85171 cumulative IPC: 3.85171 (Simulation time: 0 hr 0 min 16 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5187300 heartbeat IPC: 3.85944 cumulative IPC: 3.85557 (Simulation time: 0 hr 0 min 33 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 6483223 (Simulation time: 0 hr 0 min 41 sec) 

Heartbeat CPU 0 instructions: 30000002 cycles: 29983626 heartbeat IPC: 0.403286 cumulative IPC: 0.212762 (Simulation time: 0 hr 1 min 43 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 76896016 heartbeat IPC: 0.213163 cumulative IPC: 0.21303 (Simulation time: 0 hr 3 min 46 sec) 
Heartbeat CPU 0 instructions: 50000004 cycles: 124764608 heartbeat IPC: 0.208905 cumulative IPC: 0.21136 (Simulation time: 0 hr 5 min 51 sec) 
Finished CPU 0 instructions: 25000003 cycles: 118281385 cumulative IPC: 0.21136 (Simulation time: 0 hr 5 min 51 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.21136 instructions: 25000003 cycles: 118281385
cpu0_DTLB TOTAL     ACCESS:    4471393  HIT:    4437346  MISS:      34047
cpu0_DTLB LOAD      ACCESS:    1989614  HIT:    1984993  MISS:       4621
cpu0_DTLB RFO       ACCESS:    2481779  HIT:    2452353  MISS:      29426
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 490.821 cycles
cpu0_ITLB TOTAL     ACCESS:     471058  HIT:     471058  MISS:          0
cpu0_ITLB LOAD      ACCESS:     471058  HIT:     471058  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:     551562  HIT:     551562  MISS:          0
cpu0_L1I LOAD      ACCESS:     551562  HIT:     551562  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      34047  HIT:      15571  MISS:      18476
cpu0_STLB LOAD      ACCESS:       4621  HIT:          0  MISS:       4621
cpu0_STLB RFO       ACCESS:      29426  HIT:      15571  MISS:      13855
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 887.722 cycles
cpu0_L1D TOTAL     ACCESS:    5917841  HIT:    3967266  MISS:    1950575
cpu0_L1D LOAD      ACCESS:    1414546  HIT:    1118996  MISS:     295550
cpu0_L1D RFO       ACCESS:    4485654  HIT:    2830638  MISS:    1655016
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      17641  HIT:      17632  MISS:          9
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 756.652 cycles
cpu0_L2C TOTAL     ACCESS:    3673570  HIT:    2457362  MISS:    1216208
cpu0_L2C LOAD      ACCESS:     295550  HIT:      35031  MISS:     260519
cpu0_L2C RFO       ACCESS:    1655015  HIT:     739421  MISS:     915594
cpu0_L2C PREFETCH  ACCESS:      67957  HIT:      27929  MISS:      40028
cpu0_L2C WRITEBACK ACCESS:    1655039  HIT:    1654981  MISS:         58
cpu0_L2C TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:     104811  ISSUED:     104807  USEFUL:      36288  USELESS:       4000
cpu0_L2C AVERAGE MISS LATENCY: 1237.43 cycles
LLC TOTAL     ACCESS:    2156469  HIT:     967112  MISS:    1189357
LLC LOAD      ACCESS:     260247  HIT:      10159  MISS:     250088
LLC RFO       ACCESS:     915531  HIT:      28954  MISS:     886577
LLC PREFETCH  ACCESS:      65013  HIT:      12374  MISS:      52639
LLC WRITEBACK ACCESS:     915669  HIT:     915625  MISS:         44
LLC TRANSLATION ACCESS:          9  HIT:          0  MISS:          9
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1274.36 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      51185  ROW_BUFFER_MISS:    1138128
 DBUS AVG_CONGESTED_CYCLE:    3.99997
 WQ ROW_BUFFER_HIT:      18801  ROW_BUFFER_MISS:     867976  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.9842% MPKI: 0.71772 Average ROB Occupancy at Mispredict: 259.167
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.71772
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

