/*
 *  arch/arm/mach-GM/include/mach/platform-GM8129/platform_io.h
 *
 *  Faraday GM platform dependent definitions
 *
 *  Copyright (C) 2005 Faraday Corp. (http://www.faraday-tech.com)
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
 *
 * ChangeLog
 *  Add IRQ number definition
 *  Add IP module phy address definition
 *
 */
#ifndef __PLATFORM_IO_H__
#define __PLATFORM_IO_H__


#define PLATFORM_FIQ_BASE       0
#define PLATFORM_IRQ_TOTALCOUNT	96/* interrupt controller supports 96 interrupts */
#define PLATFORM_INTERRUPTS     PLATFORM_IRQ_TOTALCOUNT
#define CPU_MEM_PA_BASE         0x0     /* the memory physical start address(DDR) */

/*
 * Component counts
 */

/* PWMTMR */
#define PWMTMR_COUNT	1
#define PWMTMR_FTPWM010_COUNT	1
/* WDT */
#define WDT_COUNT	1
#define WDT_FTWDT010_COUNT	1
/* GPIO */
#define GPIO_COUNT	2
#define GPIO_FTGPIO010_COUNT	2
/* I2C */
#define I2C_COUNT	5
#define I2C_FTI2C010_COUNT	5
/* SSP */
#define SSP_COUNT	3
#define SSP_FTSSP010_COUNT	3
/* SPI020 */
#define SPI_COUNT	1
#define SPI_FTSPI020_COUNT	1
/* SDC */
#define SDC_COUNT	1
#define SDC_FTSDC021_COUNT	1
/* NAND */
#define NAND_COUNT	1
#define NAND_FTNAND023_COUNT	1
/* NANDDP */
#define NANDDP_COUNT	1
#define NANDDP_FTNAND023_COUNT	1
/* SATA */
#define SATA_COUNT	2
#define SATA_FTSATA100_COUNT	2
/* OTG */
#define USB_COUNT       2
#define USB_FOTG2XX_COUNT       2
/* LCD */
#define LCD_COUNT	2
#define LCD_FTLCDC200_COUNT	2
/* MAC */
#define MAC_COUNT	1
#define MAC_FTGMAC100_COUNT	1
/* TVE */
#define TVE_COUNT	1
#define TVE_FTTVE100_COUNT	1
/* AES */
#define AES_COUNT	1
#define AES_FTAES020_COUNT	1
/* SCAL */
#define SCAL_COUNT	1
#define SCAL_FTSCAL300_COUNT	1
/* CAP */
#define CAP_COUNT	1
#define CAP_FTCAP300_COUNT	1
/* DI3D */
#define DI3D_COUNT	1
#define DI3D_FTDI3D_COUNT	1
/* H264E */
#define H264E_COUNT	1
#define H264E_FTMCP280_COUNT	1
/* H264D */
#define H264D_COUNT	1
#define H264D_FTMCP300_COUNT	1
/* MCP */
#define MCP_COUNT	1
#define MCP_FTMCP100_COUNT	1
/* IR_DET */
#define IR_DET_COUNT	1
#define IR_DET_FTIRDET_COUNT	1

/* ADC */
#define ADC_COUNT	1
#define ADC_WRAP_COUNT	1

/* DMAC */
#define DMAC_COUNT	1
#define DMAC_FTDMAC020_COUNT 1

/* APBB */
#define APBB_COUNT	1
#define APBB_FTAPBB020_COUNT	1

/* DDRC */
#define DDRC_COUNT	1
#define DDRC_FTDDRC010_COUNT	1

/* KPD */
#define KPD_COUNT	1
#define KPD_FTKPD_COUNT	1
/*
 * Interrrupt numbers
 */
/* PWMTMR */
#define PWMTMR_FTPWM010_IRQ_COUNT	1
#define PWMTMR_FTPWM010_IRQ0	22
#define PWMTMR_FTPWM010_0_IRQ0	22

/* WDT */
#define WDT_FTWDT010_IRQ_COUNT	1
#define WDT_FTWDT010_IRQ	16
#define WDT_FTWDT010_0_IRQ	16

/* GPIO */
#define GPIO_FTGPIO010_IRQ_COUNT	1
#define GPIO_FTGPIO010_IRQ	13
#define GPIO_FTGPIO010_0_IRQ	13
#define GPIO_FTGPIO010_1_IRQ	63

/* I2C */
#define I2C_FTI2C010_IRQ_COUNT	1
#define I2C_FTI2C010_IRQ	18
#define I2C_FTI2C010_0_IRQ	18
#define I2C_FTI2C010_1_IRQ	53
#define I2C_FTI2C010_2_IRQ	50
#define I2C_FTI2C010_3_IRQ	51
#define I2C_FTI2C010_4_IRQ	52

/* SSP */
#define SSP_FTSSP010_IRQ_COUNT	1
#define SSP_FTSSP010_IRQ	6
#define SSP_FTSSP010_0_IRQ	6
#define SSP_FTSSP010_1_IRQ	11
#define SSP_FTSSP010_2_IRQ	7

/* SPI */
#define SPI_FTSPI020_IRQ_COUNT	1
#define SPI_FTSPI020_IRQ	92
#define SPI_FTSPI020_0_IRQ	92

/* SDC */
#define SDC_FTSDC021_IRQ_COUNT	1
#define SDC_FTSDC021_IRQ	15
#define SDC_FTSDC021_0_IRQ	15

/* NAND */
#define NAND_FTNAND023_IRQ_COUNT	1
#define NAND_FTNAND023_IRQ	23
#define NAND_FTNAND023_0_IRQ	23

/* SATA */
#define SATA_FTSATA100_IRQ_COUNT	1
#define SATA_FTSATA100_IRQ	28
#define SATA_FTSATA100_0_IRQ	28
#define SATA_FTSATA100_1_IRQ	40

/* OTG */
#define USB_FOTG2XX_IRQ_COUNT	1
#define USB_FOTG2XX_IRQ		93
#define USB_FOTG2XX_0_IRQ	93
#define USB_FOTG2XX_1_IRQ	94

/* LCD */
#define LCD_FTLCDC200_IRQ_COUNT	1
#define LCD_FTLCDC200_IRQ	24
#define LCD_FTLCDC200_0_IRQ	24
#define LCD_FTLCDC200_2_IRQ	46

/* 2D GRAPHIC */
#define GRA_FT2DGRA_IRQ_COUNT	1
#define GRA_FT2DGRA_IRQ	4
#define GRA_FT2DGRA_0_IRQ	4

/* MAC */
#define MAC_FTGMAC100_IRQ_COUNT	1
#define MAC_FTGMAC100_IRQ	3
#define MAC_FTGMAC100_0_IRQ	3

/* AES */
#define AES_FTAES020_IRQ_COUNT	1
#define AES_FTAES020_IRQ	19
#define AES_FTAES020_0_IRQ	19

/* SCAL */
#define SCAL_FTSCAL300_IRQ_COUNT    1
#define SCAL_FTSCAL300_IRQ  12
#define SCAL_FTSCAL300_0_IRQ    12

/* CAP */
#define CAP_FTCAP300_IRQ_COUNT	1
#define CAP_FTCAP300_IRQ	32
#define CAP_FTCAP300_0_IRQ	32

/* DI3D */
#define DI3D_FTDI3D_IRQ_COUNT	1
#define DI3D_FTDI3D_IRQ	41
#define DI3D_FTDI3D_0_IRQ	41

/* H264E */
#define H264E_FTMCP280_IRQ_COUNT	1
#define H264E_FTMCP280_IRQ	29
#define H264E_FTMCP280_0_IRQ	29

/* H264D */
#define H264D_FTMCP300_IRQ_COUNT	1
#define H264D_FTMCP300_IRQ	30
#define H264D_FTMCP300_0_IRQ	30

/* MCP */
#define MCP_FTMCP100_IRQ_COUNT	1
#define MCP_FTMCP100_IRQ	31
#define MCP_FTMCP100_0_IRQ	31

/* IR_DET */
#define IR_DET_FTIRDET_IRQ_COUNT	1
#define IR_DET_FTIRDET_IRQ	48
#define IR_DET_FTIRDET_0_IRQ	48

/* KPD */
#define KPD_FTKPD_IRQ_COUNT	1
#define KPD_FTKPD_IRQ	49
#define KPD_FTKPD_0_IRQ	49

/* ADC */
#define ADC_WRAP_IRQ_COUNT	1
#define ADC_WRAP_IRQ	35
#define ADC_WRAP_0_IRQ	35
#define ADC_WRAP_1_IRQ	38

/* DMAC020 */
#define DMAC_FTDMAC020_IRQ_COUNT	1
#define DMAC_FTDMAC020_IRQ		1
#define DMAC_FTDMAC020_0_IRQ		1

/* APBB */
#define APBB_FTAPBB020_IRQ_COUNT	2
#define APBB_FTAPBB020_IRQ		2
#define APBB_FTAPBB020_0_IRQ		2
#define APBB_FTAPBB020_1_IRQ		5

/*
 * Base addresses
 */

/* PWMTMR */
#define PWMTMR_FTPWM010_PA_COUNT	1
#define PWMTMR_FTPWM010_PA_BASE	    0x98A00000
#define PWMTMR_FTPWM010_PA_LIMIT	0x98A0FFFF
#define PWMTMR_FTPWM010_PA_SIZE	    0x00010000
#define PWMTMR_FTPWM010_0_PA_BASE	0x98A00000
#define PWMTMR_FTPWM010_0_PA_LIMIT	0x98A0FFFF
#define PWMTMR_FTPWM010_0_PA_SIZE	0x00010000

/* WDT */
#define WDT_FTWDT010_PA_COUNT	1
#define WDT_FTWDT010_PA_BASE	0x99200000
#define WDT_FTWDT010_PA_LIMIT	0x99200FFF
#define WDT_FTWDT010_PA_SIZE	0x00001000
#define WDT_FTWDT010_0_PA_BASE	0x99200000
#define WDT_FTWDT010_0_PA_LIMIT	0x99200FFF
#define WDT_FTWDT010_0_PA_SIZE	0x00001000

/*THINK 2D*/
#define GRA_FT2DGRA_PA_BASE     0x92200000
#define GRA_FT2DGRA_PA_LIMIT    0x92200FFF
#define GRA_FT2DGRA_PA_SIZE     0x00001000

/* GPIO */
#define GPIO_FTGPIO010_PA_COUNT	1
#define GPIO_FTGPIO010_PA_BASE	0x99400000
#define GPIO_FTGPIO010_PA_LIMIT	0x99400FFF
#define GPIO_FTGPIO010_PA_SIZE	0x00001000
#define GPIO_FTGPIO010_0_PA_BASE	0x99400000
#define GPIO_FTGPIO010_0_PA_LIMIT	0x99400FFF
#define GPIO_FTGPIO010_0_PA_SIZE	0x00001000
#define GPIO_FTGPIO010_1_PA_BASE	0x98E00000
#define GPIO_FTGPIO010_1_PA_LIMIT	0x98E00FFF
#define GPIO_FTGPIO010_1_PA_SIZE	0x00001000

/* I2C */
#define I2C_FTI2C010_PA_COUNT	1
#define I2C_FTI2C010_PA_BASE	0x99600000
#define I2C_FTI2C010_PA_LIMIT	0x99600FFF
#define I2C_FTI2C010_PA_SIZE	0x00001000
#define I2C_FTI2C010_0_PA_BASE	0x99600000
#define I2C_FTI2C010_0_PA_LIMIT	0x99600FFF
#define I2C_FTI2C010_0_PA_SIZE	0x00001000
#define I2C_FTI2C010_1_PA_BASE	0x99800000
#define I2C_FTI2C010_1_PA_LIMIT	0x99800FFF
#define I2C_FTI2C010_1_PA_SIZE	0x00001000
#define I2C_FTI2C010_2_PA_BASE	0x99900000
#define I2C_FTI2C010_2_PA_LIMIT	0x99900FFF
#define I2C_FTI2C010_2_PA_SIZE	0x00001000
#define I2C_FTI2C010_3_PA_BASE	0x99A00000
#define I2C_FTI2C010_3_PA_LIMIT	0x99A00FFF
#define I2C_FTI2C010_3_PA_SIZE	0x00001000
#define I2C_FTI2C010_4_PA_BASE	0x99B00000
#define I2C_FTI2C010_4_PA_LIMIT	0x99B00FFF
#define I2C_FTI2C010_4_PA_SIZE	0x00001000

/* SSP */
#define SSP_FTSSP010_PA_COUNT	1
#define SSP_FTSSP010_PA_BASE	0x82000000
#define SSP_FTSSP010_PA_LIMIT	0x82000FFF
#define SSP_FTSSP010_PA_SIZE	0x00001000
#define SSP_FTSSP010_0_PA_BASE	0x82000000
#define SSP_FTSSP010_0_PA_LIMIT	0x82000FFF
#define SSP_FTSSP010_0_PA_SIZE	0x00001000
#define SSP_FTSSP010_1_PA_BASE	0x82100000
#define SSP_FTSSP010_1_PA_LIMIT	0x82100FFF
#define SSP_FTSSP010_1_PA_SIZE	0x00001000
#define SSP_FTSSP010_2_PA_BASE	0x82200000
#define SSP_FTSSP010_2_PA_LIMIT	0x82200FFF
#define SSP_FTSSP010_2_PA_SIZE	0x00001000

/* SPI */
#define SPI_FTSPI020_PA_COUNT	1
#define SPI_FTSPI020_PA_BASE	0x80300000
#define SPI_FTSPI020_PA_LIMIT	0x80300FFF
#define SPI_FTSPI020_PA_SIZE	0x00001000
#define SPI_FTSPI020_0_PA_BASE	0x80300000
#define SPI_FTSPI020_0_PA_LIMIT	0x80300FFF
#define SPI_FTSPI020_0_PA_SIZE	0x00001000

/* SDC */
#define SDC_FTSDC021_PA_COUNT	1
#define SDC_FTSDC021_PA_BASE	0x92800000
#define SDC_FTSDC021_PA_LIMIT	0x92800FFF
#define SDC_FTSDC021_PA_SIZE	0x00001000
#define SDC_FTSDC021_0_PA_BASE	0x92800000
#define SDC_FTSDC021_0_PA_LIMIT	0x92800FFF
#define SDC_FTSDC021_0_PA_SIZE	0x00001000

/* NAND */
#define NAND_FTNAND023_PA_COUNT	1
#define NAND_FTNAND023_PA_BASE	0x80000000
#define NAND_FTNAND023_PA_LIMIT	0x800FFFFF
#define NAND_FTNAND023_PA_SIZE	0x00100000
#define NAND_FTNAND023_0_PA_BASE	0x80000000
#define NAND_FTNAND023_0_PA_LIMIT	0x800FFFFF
#define NAND_FTNAND023_0_PA_SIZE	0x00100000

/* NAND Data Port */
#define NANDDP_FTNAND023_PA_COUNT	1
#define NANDDP_FTNAND023_PA_BASE	0x80100000
#define NANDDP_FTNAND023_PA_LIMIT	0x801FFFFF
#define NANDDP_FTNAND023_PA_SIZE	0x00100000
#define NANDDP_FTNAND023_0_PA_BASE	0x80100000
#define NANDDP_FTNAND023_0_PA_LIMIT	0x801FFFFF
#define NANDDP_FTNAND023_0_PA_SIZE	0x00100000

/* SATA */
#define SATA_FTSATA100_PA_COUNT	    2
#define SATA_FTSATA100_PA_BASE      0x93200000
#define SATA_FTSATA100_PA_LIMIT     0x93200FFF
#define SATA_FTSATA100_PA_SIZE      0x00001000
#define SATA_FTSATA100_0_PA_BASE    0x93200000
#define SATA_FTSATA100_0_PA_LIMIT   0x93200FFF
#define SATA_FTSATA100_0_PA_SIZE    0x00001000
#define SATA_FTSATA100_1_PA_BASE    0x93300000
#define SATA_FTSATA100_1_PA_LIMIT   0x93300FFF
#define SATA_FTSATA100_1_PA_SIZE    0x00001000

/* OTG */
#define USB_FOTG2XX_PA_COUNT	1
#define USB_FOTG2XX_PA_BASE	0x93000000
#define USB_FOTG2XX_PA_LIMIT	0x93000FFF
#define USB_FOTG2XX_PA_SIZE	0x00001000
#define USB_FOTG2XX_0_PA_BASE	0x93000000
#define USB_FOTG2XX_0_PA_LIMIT	0x93000FFF
#define USB_FOTG2XX_0_PA_SIZE	0x00001000
#define USB_FOTG2XX_1_PA_BASE	0x93100000
#define USB_FOTG2XX_1_PA_LIMIT	0x93100FFF
#define USB_FOTG2XX_1_PA_SIZE	0x00001000

/* LCD */
#define LCD_FTLCDC200_PA_COUNT	    2
#define LCD_FTLCDC200_PA_BASE	    0x9A800000
#define LCD_FTLCDC200_PA_LIMIT	    0x9A80CFFF
#define LCD_FTLCDC200_PA_SIZE	    0x0000D000
#define LCD_FTLCDC200_0_PA_BASE	    0x9A800000
#define LCD_FTLCDC200_0_PA_LIMIT	0x9A80CFFF
#define LCD_FTLCDC200_0_PA_SIZE	    0x0000D000
#define LCD_FTLCDC200_2_PA_BASE	    0x9B800000
#define LCD_FTLCDC200_2_PA_LIMIT	0x9B80CFFF
#define LCD_FTLCDC200_2_PA_SIZE	    0x0000D000

/* Graphic Plance Encoder */
#define GRAPHIC_ENC_PA_COUNT    1
#define GRAPHIC_ENC_PA_BASE	    0x9B300000
#define GRAPHIC_ENC_PA_LIMIT	0x9B300FFF
#define GRAPHIC_ENC_PA_SIZE	    0x00001000
#define GRAPHIC_ENC_0_PA_BASE	0x9B300000
#define GRAPHIC_ENC_0_PA_LIMIT	0x9B300FFF
#define GRAPHIC_ENC_0_PA_SIZE	0x00001000

/* Graphic Plance Decoder */
#define GRAPHIC_DEC_PA_COUNT	2
#define GRAPHIC_DEC_PA_BASE	    0x9B400000
#define GRAPHIC_DEC_PA_LIMIT	0x9B400FFF
#define GRAPHIC_DEC_PA_SIZE	    0x00001000
#define GRAPHIC_DEC_0_PA_BASE	0x9B400000
#define GRAPHIC_DEC_0_PA_LIMIT	0x9B400FFF
#define GRAPHIC_DEC_0_PA_SIZE	0x00001000
#define GRAPHIC_DEC_2_PA_BASE	0x9B600000
#define GRAPHIC_DEC_2_PA_LIMIT	0x9B600FFF
#define GRAPHIC_DEC_2_PA_SIZE	0x00001000

/* MAC */
#define MAC_FTGMAC100_PA_COUNT	1
#define MAC_FTGMAC100_PA_BASE	0x92500000
#define MAC_FTGMAC100_PA_LIMIT	0x92500FFF
#define MAC_FTGMAC100_PA_SIZE	0x00001000
#define MAC_FTGMAC100_0_PA_BASE	0x92500000
#define MAC_FTGMAC100_0_PA_LIMIT	0x92500FFF
#define MAC_FTGMAC100_0_PA_SIZE	0x00001000

/* TVE */
#define TVE_FTTVE100_PA_COUNT	1
#define TVE_FTTVE100_PA_BASE	0x93400000
#define TVE_FTTVE100_PA_LIMIT	0x93400FFF
#define TVE_FTTVE100_PA_SIZE	0x00001000
#define TVE_FTTVE100_0_PA_BASE	0x93400000
#define TVE_FTTVE100_0_PA_LIMIT	0x93400FFF
#define TVE_FTTVE100_0_PA_SIZE	0x00001000

/* AES */
#define AES_FTAES020_PA_COUNT	1
#define AES_FTAES020_PA_BASE	0x92700000
#define AES_FTAES020_PA_LIMIT	0x92700FFF
#define AES_FTAES020_PA_SIZE	0x00001000
#define AES_FTAES020_0_PA_BASE	0x92700000
#define AES_FTAES020_0_PA_LIMIT	0x92700FFF
#define AES_FTAES020_0_PA_SIZE	0x00001000

/* SCAL */
#define SCAL_FTSCAL300_PA_COUNT 1
#define SCAL_FTSCAL300_PA_BASE  0x96200000
#define SCAL_FTSCAL300_PA_LIMIT 0x962427FF
#define SCAL_FTSCAL300_PA_SIZE  0x00042800
#define SCAL_FTSCAL300_0_PA_BASE    0x96200000
#define SCAL_FTSCAL300_0_PA_LIMIT   0x962427FF
#define SCAL_FTSCAL300_0_PA_SIZE    0x00042800

/* CAP */
#define CAP_FTCAP300_PA_COUNT	1
#define CAP_FTCAP300_PA_BASE	0x96100000
#define CAP_FTCAP300_PA_LIMIT	0x96100FFF
#define CAP_FTCAP300_PA_SIZE	0x00001000
#define CAP_FTCAP300_0_PA_BASE	0x96100000
#define CAP_FTCAP300_0_PA_LIMIT	0x96100FFF
#define CAP_FTCAP300_0_PA_SIZE	0x00001000

/* DI3D */
#define DI3D_FTDI3D_PA_COUNT	1
#define DI3D_FTDI3D_PA_BASE	    0x9B100000
#define DI3D_FTDI3D_PA_LIMIT	0x9B100FFF
#define DI3D_FTDI3D_PA_SIZE	    0x00001000
#define DI3D_FTDI3D_0_PA_BASE	0x9B100000
#define DI3D_FTDI3D_0_PA_LIMIT	0x9B100FFF
#define DI3D_FTDI3D_0_PA_SIZE	0x00001000

/* H264E */
#define H264E_FTMCP280_PA_COUNT	1
#define H264E_FTMCP280_PA_BASE	0x90000000
#define H264E_FTMCP280_PA_LIMIT	0x900FFFFF
#define H264E_FTMCP280_PA_SIZE	0x00100000
#define H264E_FTMCP280_0_PA_BASE	0x90000000
#define H264E_FTMCP280_0_PA_LIMIT	0x900FFFFF
#define H264E_FTMCP280_0_PA_SIZE	0x00100000

/* H264D */
#define H264D_FTMCP300_PA_COUNT	1
#define H264D_FTMCP300_PA_BASE	0x94200000
#define H264D_FTMCP300_PA_LIMIT	0x942FFFFF
#define H264D_FTMCP300_PA_SIZE	0x00100000
#define H264D_FTMCP300_0_PA_BASE	0x94200000
#define H264D_FTMCP300_0_PA_LIMIT	0x942FFFFF
#define H264D_FTMCP300_0_PA_SIZE	0x00100000

/* MCP */
#define MCP_FTMCP100_PA_COUNT	1
#define MCP_FTMCP100_PA_BASE	0x92000000
#define MCP_FTMCP100_PA_LIMIT	0x920FFFFF
#define MCP_FTMCP100_PA_SIZE	0x00100000
#define MCP_FTMCP100_0_PA_BASE	0x92000000
#define MCP_FTMCP100_0_PA_LIMIT	0x920FFFFF
#define MCP_FTMCP100_0_PA_SIZE	0x00100000

/* IR_DET */
#define IR_DET_FTIRDET_PA_COUNT	1
#define IR_DET_FTIRDET_PA_BASE	0x99C00000
#define IR_DET_FTIRDET_PA_LIMIT	0x99C00FFF
#define IR_DET_FTIRDET_PA_SIZE	0x00001000
#define IR_DET_FTIRDET_0_PA_BASE	0x99C00000
#define IR_DET_FTIRDET_0_PA_LIMIT	0x99C00FFF
#define IR_DET_FTIRDET_0_PA_SIZE	0x00001000

/* ADC */
#define ADC_WRAP_PA_COUNT	2
#define ADC_WRAP_PA_BASE	0x98B00000
#define ADC_WRAP_PA_LIMIT	0x98B00FFF
#define ADC_WRAP_PA_SIZE	0x00001000
#define ADC_WRAP_0_PA_BASE	0x98B00000
#define ADC_WRAP_0_PA_LIMIT	0x98B00FFF
#define ADC_WRAP_0_PA_SIZE	0x00001000
#define ADC_WRAP_1_PA_BASE	0x98F00000
#define ADC_WRAP_1_PA_LIMIT	0x98F00FFF
#define ADC_WRAP_1_PA_SIZE	0x00001000

/* DMAC020 */
#define DMAC_FTDMAC020_PA_COUNT 1
#define DMAC_FTDMAC020_PA_BASE  0x92600000
#define DMAC_FTDMAC020_PA_LIMIT 0x92600FFF
#define DMAC_FTDMAC020_PA_SIZE  0x00001000
#define DMAC_FTDMAC020_0_PA_BASE	0x92600000
#define DMAC_FTDMAC020_0_PA_LIMIT	0x92600FFF
#define DMAC_FTDMAC020_0_PA_SIZE	0x00001000

/* APBB */
#define APBB_FTAPBB020_PA_COUNT		3
#define APBB_FTAPBB020_PA_BASE		0x92A00000
#define APBB_FTAPBB020_PA_LIMIT		0x92A00FFF
#define APBB_FTAPBB020_PA_SIZE		0x00001000
#define APBB_FTAPBB020_0_PA_BASE	0x92A00000
#define APBB_FTAPBB020_0_PA_LIMIT	0x92A00FFF
#define APBB_FTAPBB020_0_PA_SIZE	0x00001000
#define APBB_FTAPBB020_1_PA_BASE	0x9A000000
#define APBB_FTAPBB020_1_PA_LIMIT	0x9A000FFF
#define APBB_FTAPBB020_1_PA_SIZE	0x00001000

/* DDRC */
#define DDRC_FTDDRC010_PA_COUNT	1
#define DDRC_FTDDRC010_PA_BASE	0x99300000
#define DDRC_FTDDRC010_PA_LIMIT	0x99300FFF
#define DDRC_FTDDRC010_PA_SIZE	0x00001000

/* KPD */
#define KPD_FTKPD_PA_COUNT	1
#define KPD_FTKPD_PA_BASE	0x99D00000
#define KPD_FTKPD_PA_LIMIT	0x99D00FFF
#define KPD_FTKPD_PA_SIZE	0x00001000

/*
 * IRQ/FIQ trigger level and trigger mode
 */
#define PLATFORM_IRQ_TRIGGER_MODE1	0x00000000
#define PLATFORM_IRQ_TRIGGER_LEVEL1	0xFFFFFFFF
#define PLATFORM_FIQ_TRIGGER_MODE1	0x00000000
#define PLATFORM_FIQ_TRIGGER_LEVEL1	0xFFFFFFFF

#define PLATFORM_IRQ_TRIGGER_MODE2	0x00000000
#define PLATFORM_IRQ_TRIGGER_LEVEL2	0xFFFFFFFF
#define PLATFORM_FIQ_TRIGGER_MODE2	0x00000000
#define PLATFORM_FIQ_TRIGGER_LEVEL2	0xFFFFFFFF

#define PLATFORM_IRQ_TRIGGER_MODE3	0x00000000
#define PLATFORM_IRQ_TRIGGER_LEVEL3	0xFFFFFFFF
#define PLATFORM_FIQ_TRIGGER_MODE3	0x00000000
#define PLATFORM_FIQ_TRIGGER_LEVEL3	0xFFFFFFFF

#define PLATFORM_IRQ_TRIGGER_MODE4	0x00000000
#define PLATFORM_IRQ_TRIGGER_LEVEL4	0xFFFFFFFF
#define PLATFORM_FIQ_TRIGGER_MODE4	0x00000000
#define PLATFORM_FIQ_TRIGGER_LEVEL4	0xFFFFFFFF

#define PLATFORM_IRQ_TRIGGER_MODE5	0x00000000
#define PLATFORM_IRQ_TRIGGER_LEVEL5	0xFFFFFFFF
#define PLATFORM_FIQ_TRIGGER_MODE5	0x00000000
#define PLATFORM_FIQ_TRIGGER_LEVEL5	0xFFFFFFFF

#define PLATFORM_IRQ_TRIGGER_MODE6	0x00000000
#define PLATFORM_IRQ_TRIGGER_LEVEL6	0xFFFFFFFF
#define PLATFORM_FIQ_TRIGGER_MODE6	0x00000000
#define PLATFORM_FIQ_TRIGGER_LEVEL6	0xFFFFFFFF

#define PLATFORM_IRQ_TRIGGER_MODE7	0x00000000
#define PLATFORM_IRQ_TRIGGER_LEVEL7	0xFFFFFFFF
#define PLATFORM_FIQ_TRIGGER_MODE7	0x00000000
#define PLATFORM_FIQ_TRIGGER_LEVEL7	0xFFFFFFFF

#define PLATFORM_IRQ_TRIGGER_MODE8	0x00000000
#define PLATFORM_IRQ_TRIGGER_LEVEL8	0xFFFFFFFF
#define PLATFORM_FIQ_TRIGGER_MODE8	0x00000000
#define PLATFORM_FIQ_TRIGGER_LEVEL8	0xFFFFFFFF

#endif /* __PLATFORM_IO_H__ */
