<BaliSimProject version="1.3" path="." stage="0" language="-1" name="simulation" simType="QuestaSim">
    <Source worklib="work" path="impl1/source/sdram_controller.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="impl1/source/sdram_controller_tb.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <SimLib value="pmi_work ovi_machxo2"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="VERILOG" name="sdram_controller_tb"/>
</BaliSimProject>
