********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

Copyright (c) 2017-2019 Alain Dargelas,
http://www.apache.org/licenses/LICENSE-2.0

VERSION: 1.00
BUILT  : Jun 30 2020
DATE   : 2020-07-01.17:01:00
COMMAND: -cd verilog/src/unisims PLLE3_ADV.v -parse -nocache -nobuiltin -noinfo -noelab -timescale=1ns/1ns -nostdout -l PLLE3_ADV.v.log

[ERR:UH0700] PLLE3_ADV.v:1109: Unsupported expression "<n<> u<15588> t<Number_1Tickbx> p<15589> l<1109>>     dr_sram[11] = {1'bx, xiphy_mode[1], xiphy_mode[0],3'bx, 2'b0, clk1_edge, clk1_nocnt, clkout1_dly[5:0]};
".

[ERR:UH0700] PLLE3_ADV.v:1115: Unsupported expression "<n<> u<15916> t<Number_1Tickbx> p<15917> l<1115>>     dr_sram[25] = {1'bx, drp_lock_fb_dly, drp_unlock_cnt};
".

[ERR:UH0700] PLLE3_ADV.v:1116: Unsupported expression "<n<> u<15946> t<Number_1Tickbx> p<15947> l<1116>>     dr_sram[26] = {1'bx, drp_lock_ref_dly, drp_lock_sat_high};
".

[ERR:UH0701] PLLE3_ADV.v:2074: Unsupported statement "<n<> u<28341> t<Tf_item_declaration> p<28594> c<28340> s<28347> l<2074>>   output [5:0] clkout_dly;
".

[ERR:UH0701] PLLE3_ADV.v:2075: Unsupported statement "<n<> u<28347> t<Tf_item_declaration> p<28594> c<28346> s<28353> l<2075>>   input  clkdiv;
".

[ERR:UH0701] PLLE3_ADV.v:2076: Unsupported statement "<n<> u<28353> t<Tf_item_declaration> p<28594> c<28352> s<28371> l<2076>>   input  clk_ps;
".

[ERR:UH0701] PLLE3_ADV.v:2077: Unsupported statement "<n<> u<28371> t<Tf_item_declaration> p<28594> c<28370> s<28380> l<2077>>   input reg [160:0] clk_ps_name;
".

[ERR:UH0701] PLLE3_ADV.v:2078: Unsupported statement "<n<> u<28380> t<Tf_item_declaration> p<28594> c<28379> s<28389> l<2078>>   integer clkdiv;
".

[ERR:UH0701] PLLE3_ADV.v:2079: Unsupported statement "<n<> u<28389> t<Tf_item_declaration> p<28594> c<28388> s<28398> l<2079>>   real clk_ps;
".

[ERR:UH0701] PLLE3_ADV.v:2080: Unsupported statement "<n<> u<28398> t<Tf_item_declaration> p<28594> c<28397> s<28409> l<2080>>   real clk_ps_rl;
".

[ERR:UH0701] PLLE3_ADV.v:2081: Unsupported statement "<n<> u<28409> t<Tf_item_declaration> p<28594> c<28408> s<28418> l<2081>>   real clk_dly_rl, clk_dly_rem;
".

[ERR:UH0701] PLLE3_ADV.v:2082: Unsupported statement "<n<> u<28418> t<Tf_item_declaration> p<28594> c<28417> s<28592> l<2082>>   integer clkout_dly_tmp;
".

[ERR:UH0701] PLLE3_ADV.v:2104: Unsupported statement "<n<> u<28617> t<Tf_item_declaration> p<28883> c<28616> s<28633> l<2104>>   output [8:0] clk_ht1;
".

[ERR:UH0701] PLLE3_ADV.v:2105: Unsupported statement "<n<> u<28633> t<Tf_item_declaration> p<28883> c<28632> s<28649> l<2105>>   output [8:0] clk_div;
".

[ERR:UH0701] PLLE3_ADV.v:2106: Unsupported statement "<n<> u<28649> t<Tf_item_declaration> p<28883> c<28648> s<28665> l<2106>>   output [8:0] clk_div1;
".

[ERR:UH0701] PLLE3_ADV.v:2107: Unsupported statement "<n<> u<28665> t<Tf_item_declaration> p<28883> c<28664> s<28681> l<2107>>   input [7:0] clk_ht;
".

[ERR:UH0701] PLLE3_ADV.v:2108: Unsupported statement "<n<> u<28681> t<Tf_item_declaration> p<28883> c<28680> s<28687> l<2108>>   input [7:0] clk_lt;
".

[ERR:UH0701] PLLE3_ADV.v:2109: Unsupported statement "<n<> u<28687> t<Tf_item_declaration> p<28883> c<28686> s<28693> l<2109>>   input clk_nocnt;
".

[ERR:UH0701] PLLE3_ADV.v:2110: Unsupported statement "<n<> u<28693> t<Tf_item_declaration> p<28883> c<28692> s<28881> l<2110>>   input clk_edge;
".

[ERR:UH0701] PLLE3_ADV.v:2131: Unsupported statement "<n<> u<28906> t<Tf_item_declaration> p<29651> c<28905> s<28922> l<2131>>   output [7:0] clk_ht;
".

[ERR:UH0701] PLLE3_ADV.v:2132: Unsupported statement "<n<> u<28922> t<Tf_item_declaration> p<29651> c<28921> s<28928> l<2132>>   output [7:0] clk_lt;
".

[ERR:UH0701] PLLE3_ADV.v:2133: Unsupported statement "<n<> u<28928> t<Tf_item_declaration> p<29651> c<28927> s<28934> l<2133>>   output clk_nocnt;
".

[ERR:UH0701] PLLE3_ADV.v:2134: Unsupported statement "<n<> u<28934> t<Tf_item_declaration> p<29651> c<28933> s<28940> l<2134>>   output clk_edge;
".

[ERR:UH0701] PLLE3_ADV.v:2135: Unsupported statement "<n<> u<28940> t<Tf_item_declaration> p<29651> c<28939> s<28946> l<2135>>   input  CLKOUT_DIVIDE;
".

[ERR:UH0701] PLLE3_ADV.v:2136: Unsupported statement "<n<> u<28946> t<Tf_item_declaration> p<29651> c<28945> s<28955> l<2136>>   input  CLKOUT_DUTY_CYCLE;
".

[ERR:UH0701] PLLE3_ADV.v:2137: Unsupported statement "<n<> u<28955> t<Tf_item_declaration> p<29651> c<28954> s<28964> l<2137>>   integer CLKOUT_DIVIDE;
".

[ERR:UH0701] PLLE3_ADV.v:2138: Unsupported statement "<n<> u<28964> t<Tf_item_declaration> p<29651> c<28963> s<28977> l<2138>>   real  CLKOUT_DUTY_CYCLE;
".

[ERR:UH0701] PLLE3_ADV.v:2139: Unsupported statement "<n<> u<28977> t<Tf_item_declaration> p<29651> c<28976> s<28990> l<2139>>   real  tmp_value, tmp_value0, tmp_value_rm;
".

[ERR:UH0701] PLLE3_ADV.v:2140: Unsupported statement "<n<> u<28990> t<Tf_item_declaration> p<29651> c<28989> s<28999> l<2140>>   integer tmp_value_round, tmp_value1, tmp_value_r;
".

[ERR:UH0701] PLLE3_ADV.v:2141: Unsupported statement "<n<> u<28999> t<Tf_item_declaration> p<29651> c<28998> s<29010> l<2141>>   real tmp_value2;
".

[ERR:UH0701] PLLE3_ADV.v:2142: Unsupported statement "<n<> u<29010> t<Tf_item_declaration> p<29651> c<29009> s<29019> l<2142>>   real tmp_value_rm1, tmp_value_r1;
".

[ERR:UH0701] PLLE3_ADV.v:2143: Unsupported statement "<n<> u<29019> t<Tf_item_declaration> p<29651> c<29018> s<29649> l<2143>>   integer tmp_value_r2;
".

[ERR:UH0701] PLLE3_ADV.v:2247: Unsupported statement "<n<> u<30468> t<Tf_item_declaration> p<30588> c<30467> s<30474> l<2247>>   output [5:0] clkout_dly;
".

[ERR:UH0701] PLLE3_ADV.v:2248: Unsupported statement "<n<> u<30474> t<Tf_item_declaration> p<30588> c<30473> s<30480> l<2248>>   output clk_nocnt;
".

[ERR:UH0701] PLLE3_ADV.v:2249: Unsupported statement "<n<> u<30480> t<Tf_item_declaration> p<30588> c<30479> s<30496> l<2249>>   output clk_edge;
".

[ERR:UH0701] PLLE3_ADV.v:2250: Unsupported statement "<n<> u<30496> t<Tf_item_declaration> p<30588> c<30495> s<30512> l<2250>>   input [15:0]  di_in;
".

[ERR:UH0701] PLLE3_ADV.v:2251: Unsupported statement "<n<> u<30512> t<Tf_item_declaration> p<30588> c<30511> s<30586> l<2251>>   input [6:0] daddr_in;
".

[ERR:UH0701] PLLE3_ADV.v:2260: Unsupported statement "<n<> u<30611> t<Tf_item_declaration> p<30820> c<30610> s<30627> l<2260>>   output  [6:0] clk_lt;
".

[ERR:UH0701] PLLE3_ADV.v:2261: Unsupported statement "<n<> u<30627> t<Tf_item_declaration> p<30820> c<30626> s<30643> l<2261>>   output  [6:0] clk_ht;
".

[ERR:UH0701] PLLE3_ADV.v:2262: Unsupported statement "<n<> u<30643> t<Tf_item_declaration> p<30820> c<30642> s<30659> l<2262>>   input [15:0] di_in_tmp;
".

[ERR:UH0701] PLLE3_ADV.v:2263: Unsupported statement "<n<> u<30659> t<Tf_item_declaration> p<30820> c<30658> s<30818> l<2263>>   input [6:0] daddr_in_tmp;
".

[NTE:CP0309] PLLE3_ADV.v:76: Implicit port type (wire) for "CLKFBOUT",
there are 8 more instances of this message.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 41
[WARNING] : 0
[   NOTE] : 1

********************************************
*   End SURELOG SVerilog Compiler/Linter   *
********************************************

