#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Aug 26 22:48:47 2017
# Process ID: 7390
# Current directory: /home/lucas/Documents/UnB/Disciplinas/ED/ED2/Teste_2_Moore/Teste_2_Moore.runs/synth_1
# Command line: vivado -log tb_FSM_Moore.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source tb_FSM_Moore.tcl
# Log file: /home/lucas/Documents/UnB/Disciplinas/ED/ED2/Teste_2_Moore/Teste_2_Moore.runs/synth_1/tb_FSM_Moore.vds
# Journal file: /home/lucas/Documents/UnB/Disciplinas/ED/ED2/Teste_2_Moore/Teste_2_Moore.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source tb_FSM_Moore.tcl -notrace
Command: synth_design -top tb_FSM_Moore -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7397 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1154.520 ; gain = 56.992 ; free physical = 2015 ; free virtual = 6036
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'tb_FSM_Moore' [/home/lucas/Documents/UnB/Disciplinas/ED/ED2/Teste_2_Moore/Teste_2_Moore.srcs/sources_1/new/tb_FSM_Moore.vhd:7]
INFO: [Synth 8-3491] module 'FSM_Moore' declared at '/home/lucas/Documents/UnB/Disciplinas/ED/ED2/Teste_2_Moore/Teste_2_Moore.srcs/sources_1/new/FSM_Moore.vhd:4' bound to instance 'UUT' of component 'FSM_Moore' [/home/lucas/Documents/UnB/Disciplinas/ED/ED2/Teste_2_Moore/Teste_2_Moore.srcs/sources_1/new/tb_FSM_Moore.vhd:22]
INFO: [Synth 8-638] synthesizing module 'FSM_Moore' [/home/lucas/Documents/UnB/Disciplinas/ED/ED2/Teste_2_Moore/Teste_2_Moore.srcs/sources_1/new/FSM_Moore.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'FSM_Moore' (1#1) [/home/lucas/Documents/UnB/Disciplinas/ED/ED2/Teste_2_Moore/Teste_2_Moore.srcs/sources_1/new/FSM_Moore.vhd:13]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/lucas/Documents/UnB/Disciplinas/ED/ED2/Teste_2_Moore/Teste_2_Moore.srcs/sources_1/new/tb_FSM_Moore.vhd:29]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/lucas/Documents/UnB/Disciplinas/ED/ED2/Teste_2_Moore/Teste_2_Moore.srcs/sources_1/new/tb_FSM_Moore.vhd:38]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/lucas/Documents/UnB/Disciplinas/ED/ED2/Teste_2_Moore/Teste_2_Moore.srcs/sources_1/new/tb_FSM_Moore.vhd:40]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/lucas/Documents/UnB/Disciplinas/ED/ED2/Teste_2_Moore/Teste_2_Moore.srcs/sources_1/new/tb_FSM_Moore.vhd:43]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: wait statement with no conditon [/home/lucas/Documents/UnB/Disciplinas/ED/ED2/Teste_2_Moore/Teste_2_Moore.srcs/sources_1/new/tb_FSM_Moore.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'tb_FSM_Moore' (2#1) [/home/lucas/Documents/UnB/Disciplinas/ED/ED2/Teste_2_Moore/Teste_2_Moore.srcs/sources_1/new/tb_FSM_Moore.vhd:7]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1196.027 ; gain = 98.500 ; free physical = 2024 ; free virtual = 6046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1196.027 ; gain = 98.500 ; free physical = 2024 ; free virtual = 6046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1204.027 ; gain = 106.500 ; free physical = 2024 ; free virtual = 6046
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'FSM_Moore'
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [/home/lucas/Documents/UnB/Disciplinas/ED/ED2/Teste_2_Moore/Teste_2_Moore.srcs/sources_1/new/FSM_Moore.vhd:24]
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [/home/lucas/Documents/UnB/Disciplinas/ED/ED2/Teste_2_Moore/Teste_2_Moore.srcs/sources_1/new/FSM_Moore.vhd:24]
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [/home/lucas/Documents/UnB/Disciplinas/ED/ED2/Teste_2_Moore/Teste_2_Moore.srcs/sources_1/new/FSM_Moore.vhd:24]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      e0 |                              000 |                              000
                      e1 |                              001 |                              001
                      e2 |                              010 |                              010
                      e3 |                              011 |                              011
                      e4 |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'FSM_Moore'
WARNING: [Synth 8-6014] Unused sequential element current_state_reg was removed.  [/home/lucas/Documents/UnB/Disciplinas/ED/ED2/Teste_2_Moore/Teste_2_Moore.srcs/sources_1/new/FSM_Moore.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1212.035 ; gain = 114.508 ; free physical = 2017 ; free virtual = 6039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FSM_Moore 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1312.117 ; gain = 214.590 ; free physical = 1882 ; free virtual = 5902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1312.117 ; gain = 214.590 ; free physical = 1882 ; free virtual = 5902
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1322.133 ; gain = 224.605 ; free physical = 1881 ; free virtual = 5901
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1322.133 ; gain = 224.605 ; free physical = 1881 ; free virtual = 5901
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1322.133 ; gain = 224.605 ; free physical = 1881 ; free virtual = 5901
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'i_0' in module 'tb_FSM_Moore' to reference 'FSM_Moore' which has no pins
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1322.133 ; gain = 224.605 ; free physical = 1881 ; free virtual = 5901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1322.133 ; gain = 224.605 ; free physical = 1881 ; free virtual = 5901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1322.133 ; gain = 224.605 ; free physical = 1881 ; free virtual = 5901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1322.133 ; gain = 224.605 ; free physical = 1881 ; free virtual = 5901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT3 |     1|
|3     |FDRE |     3|
+------+-----+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |     5|
|2     |  UUT    |FSM_Moore |     5|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1322.133 ; gain = 224.605 ; free physical = 1881 ; free virtual = 5901
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1322.133 ; gain = 224.605 ; free physical = 1884 ; free virtual = 5904
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1322.141 ; gain = 224.605 ; free physical = 1884 ; free virtual = 5904
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

17 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1421.980 ; gain = 337.039 ; free physical = 1826 ; free virtual = 5846
INFO: [Common 17-1381] The checkpoint '/home/lucas/Documents/UnB/Disciplinas/ED/ED2/Teste_2_Moore/Teste_2_Moore.runs/synth_1/tb_FSM_Moore.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1445.996 ; gain = 0.000 ; free physical = 1827 ; free virtual = 5847
INFO: [Common 17-206] Exiting Vivado at Sat Aug 26 22:49:18 2017...
