

================================================================
== Vitis HLS Report for 'RANSAC_PnP_Pipeline_73'
================================================================
* Date:           Sun Feb  5 17:00:09 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  10.466 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        4|        ?|  0.240 us|         ?|    4|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |        2|        ?|         2|          1|          1|  1 ~ ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    2526|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    15|        0|      50|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      45|    -|
|Register             |        -|     -|      290|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    15|      290|    2621|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |           Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |mul_64ns_66ns_129_1_1_U2952  |mul_64ns_66ns_129_1_1  |        0|  15|  0|  50|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                        |                       |        0|  15|  0|  50|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+------+------------+------------+
    |     Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+------+------------+------------+
    |empty_4526_fu_177_p2   |         +|   0|  0|    20|          13|          13|
    |empty_4528_fu_201_p2   |         +|   0|  0|    71|          64|          64|
    |empty_4531_fu_335_p2   |         +|   0|  0|    64|          64|          64|
    |empty_4532_fu_345_p2   |         +|   0|  0|    56|          56|          56|
    |empty_4535_fu_206_p2   |         +|   0|  0|    71|          64|           1|
    |tmp125_fu_340_p2       |         +|   0|  0|    56|          56|          56|
    |empty_4529_fu_323_p2   |         -|   0|  0|    64|          64|          64|
    |empty_4530_fu_329_p2   |         -|   0|  0|    63|          56|          56|
    |exitcond395_fu_212_p2  |      icmp|   0|  0|    29|          64|          64|
    |empty_4533_fu_351_p2   |       shl|   0|  0|   165|           8|          56|
    |pnp_iter_d0            |       shl|   0|  0|  1865|         448|         448|
    |ap_enable_pp0          |       xor|   0|  0|     2|           1|           2|
    +-----------------------+----------+----+---+------+------------+------------+
    |Total                  |          |   0|  0|  2526|         958|         944|
    +-----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |loop_index_i131_i_fu_86           |   9|          2|   64|        128|
    |pnp_iter_we0                      |   9|          2|   56|        112|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  45|         10|  123|        246|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |conv_i123_i_cast_reg_389          |  32|   0|   64|         32|
    |empty_4527_reg_409                |  53|   0|   53|          0|
    |empty_4528_reg_414                |  64|   0|   64|          0|
    |loop_index_i131_i_fu_86           |  64|   0|   64|          0|
    |p_cast839_cast_reg_399            |  36|   0|   64|         28|
    |p_cast840_cast_reg_394            |  36|   0|   56|         20|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 290|   0|  370|         80|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------+-----+-----+------------+------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_73|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_73|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_73|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_73|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_73|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  RANSAC_PnP_Pipeline_73|  return value|
|p_cast332            |   in|   13|     ap_none|               p_cast332|        scalar|
|ref_tmp3_i_address0  |  out|   10|   ap_memory|              ref_tmp3_i|         array|
|ref_tmp3_i_ce0       |  out|    1|   ap_memory|              ref_tmp3_i|         array|
|ref_tmp3_i_q0        |   in|   64|   ap_memory|              ref_tmp3_i|         array|
|p_cast839            |   in|   36|     ap_none|               p_cast839|        scalar|
|p_cast840            |   in|   36|     ap_none|               p_cast840|        scalar|
|pnp_iter_address0    |  out|   13|   ap_memory|                pnp_iter|         array|
|pnp_iter_ce0         |  out|    1|   ap_memory|                pnp_iter|         array|
|pnp_iter_we0         |  out|   56|   ap_memory|                pnp_iter|         array|
|pnp_iter_d0          |  out|  448|   ap_memory|                pnp_iter|         array|
|conv_i123_i          |   in|   32|     ap_none|             conv_i123_i|        scalar|
+---------------------+-----+-----+------------+------------------------+--------------+

