Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Dec 31 18:14:45 2024
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_VGA_CAMERA_timing_summary_routed.rpt -pb top_VGA_CAMERA_timing_summary_routed.pb -rpx top_VGA_CAMERA_timing_summary_routed.rpx -warn_on_violation
| Design       : top_VGA_CAMERA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (88)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (576)
5. checking no_input_delay (21)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (88)
-------------------------
 There are 44 register/latch pins with no clock driven by root clock pin: ov7670_pclk1 (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: ov7670_pclk2 (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (576)
--------------------------------------------------
 There are 576 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.068        0.000                      0                  496        0.139        0.000                      0                  496        3.000        0.000                       0                   103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                    ------------       ----------      --------------
U_clk_wiz_0/inst/clk     {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0     {0.000 5.000}      10.000          100.000         
  ov7670_clk1_clk_wiz_0  {0.000 20.833}     41.667          24.000          
  ov7670_clk2_clk_wiz_0  {0.000 20.833}     41.667          24.000          
  vga_clk_clk_wiz_0      {0.000 20.000}     40.000          25.000          
sys_clk_pin              {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
U_clk_wiz_0/inst/clk                                                                                                                                                       3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                       7.845        0.000                       0                     3  
  ov7670_clk1_clk_wiz_0                                                                                                                                                   39.511        0.000                       0                     2  
  ov7670_clk2_clk_wiz_0                                                                                                                                                   39.511        0.000                       0                     2  
  vga_clk_clk_wiz_0           29.532        0.000                      0                  414        0.203        0.000                      0                  414       19.500        0.000                       0                    46  
sys_clk_pin                    5.068        0.000                      0                   82        0.139        0.000                      0                   82        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  U_clk_wiz_0/inst/clk
  To Clock:  U_clk_wiz_0/inst/clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         U_clk_wiz_0/inst/clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_wiz_0/inst/clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    U_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_clk1_clk_wiz_0
  To Clock:  ov7670_clk1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_clk1_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    U_clk_wiz_0/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ov7670_clk2_clk_wiz_0
  To Clock:  ov7670_clk2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ov7670_clk2_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    U_clk_wiz_0/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_clk_wiz_0
  To Clock:  vga_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       29.532ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.532ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_3/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.534ns  (logic 3.062ns (32.116%)  route 6.472ns (67.884%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.575     1.575    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.549     1.549    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X34Y61         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDCE (Prop_fdce_C_Q)         0.478     2.027 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=22, routed)          1.111     3.138    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[6]
    SLICE_X34Y60         LUT5 (Prop_lut5_I2_O)        0.325     3.463 f  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_33/O
                         net (fo=6, routed)           0.653     4.116    U_qvga_addr_decoder/mem_reg_0_1_i_31
    SLICE_X35Y60         LUT3 (Prop_lut3_I1_O)        0.328     4.444 r  U_qvga_addr_decoder/mem_reg_0_1_i_60/O
                         net (fo=1, routed)           0.000     4.444    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_46[0]
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.024 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_42/O[2]
                         net (fo=2, routed)           0.963     5.987    U_qvga_addr_decoder/O[2]
    SLICE_X36Y60         LUT4 (Prop_lut4_I0_O)        0.302     6.289 r  U_qvga_addr_decoder/mem_reg_0_1_i_44/O
                         net (fo=1, routed)           0.000     6.289    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_1[3]
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.690 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.690    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.003 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/O[3]
                         net (fo=2, routed)           1.250     8.253    U_vga_controller/U_Pixel_Counter/qvga_addr10[12]
    SLICE_X38Y57         LUT2 (Prop_lut2_I0_O)        0.335     8.588 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_8/O
                         net (fo=12, routed)          2.495    11.083    U_FrameBufferRight/ADDRBWRADDR[12]
    RAMB36_X2Y8          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.457    41.457    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.495    41.495    U_FrameBufferRight/vga_clk
    RAMB36_X2Y8          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.000    41.495    
                         clock uncertainty           -0.106    41.389    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.773    40.616    U_FrameBufferRight/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         40.616    
                         arrival time                         -11.083    
  -------------------------------------------------------------------
                         slack                                 29.532    

Slack (MET) :             29.626ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_3/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.440ns  (logic 2.964ns (31.397%)  route 6.476ns (68.603%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.575     1.575    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.549     1.549    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X34Y61         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDCE (Prop_fdce_C_Q)         0.478     2.027 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=22, routed)          1.111     3.138    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[6]
    SLICE_X34Y60         LUT5 (Prop_lut5_I2_O)        0.325     3.463 f  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_33/O
                         net (fo=6, routed)           0.653     4.116    U_qvga_addr_decoder/mem_reg_0_1_i_31
    SLICE_X35Y60         LUT3 (Prop_lut3_I1_O)        0.328     4.444 r  U_qvga_addr_decoder/mem_reg_0_1_i_60/O
                         net (fo=1, routed)           0.000     4.444    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_46[0]
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.024 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_42/O[2]
                         net (fo=2, routed)           0.963     5.987    U_qvga_addr_decoder/O[2]
    SLICE_X36Y60         LUT4 (Prop_lut4_I0_O)        0.302     6.289 r  U_qvga_addr_decoder/mem_reg_0_1_i_44/O
                         net (fo=1, routed)           0.000     6.289    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_1[3]
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.690 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.690    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.912 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/O[0]
                         net (fo=2, routed)           0.893     7.804    U_vga_controller/U_Pixel_Counter/qvga_addr10[9]
    SLICE_X38Y56         LUT2 (Prop_lut2_I0_O)        0.328     8.132 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_11/O
                         net (fo=12, routed)          2.857    10.989    U_FrameBufferRight/ADDRBWRADDR[9]
    RAMB36_X2Y8          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.457    41.457    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.495    41.495    U_FrameBufferRight/vga_clk
    RAMB36_X2Y8          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.000    41.495    
                         clock uncertainty           -0.106    41.389    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.773    40.616    U_FrameBufferRight/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         40.616    
                         arrival time                         -10.989    
  -------------------------------------------------------------------
                         slack                                 29.626    

Slack (MET) :             29.713ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.351ns  (logic 3.062ns (32.746%)  route 6.289ns (67.254%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 41.492 - 40.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.575     1.575    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.549     1.549    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X34Y61         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDCE (Prop_fdce_C_Q)         0.478     2.027 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=22, routed)          1.111     3.138    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[6]
    SLICE_X34Y60         LUT5 (Prop_lut5_I2_O)        0.325     3.463 f  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_33/O
                         net (fo=6, routed)           0.653     4.116    U_qvga_addr_decoder/mem_reg_0_1_i_31
    SLICE_X35Y60         LUT3 (Prop_lut3_I1_O)        0.328     4.444 r  U_qvga_addr_decoder/mem_reg_0_1_i_60/O
                         net (fo=1, routed)           0.000     4.444    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_46[0]
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.024 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_42/O[2]
                         net (fo=2, routed)           0.963     5.987    U_qvga_addr_decoder/O[2]
    SLICE_X36Y60         LUT4 (Prop_lut4_I0_O)        0.302     6.289 r  U_qvga_addr_decoder/mem_reg_0_1_i_44/O
                         net (fo=1, routed)           0.000     6.289    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_1[3]
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.690 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.690    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.003 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/O[3]
                         net (fo=2, routed)           1.250     8.253    U_vga_controller/U_Pixel_Counter/qvga_addr10[12]
    SLICE_X38Y57         LUT2 (Prop_lut2_I0_O)        0.335     8.588 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_8/O
                         net (fo=12, routed)          2.312    10.900    U_FrameBufferRight/ADDRBWRADDR[12]
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.457    41.457    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.492    41.492    U_FrameBufferRight/vga_clk
    RAMB36_X0Y8          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
                         clock pessimism              0.000    41.492    
                         clock uncertainty           -0.106    41.386    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.773    40.613    U_FrameBufferRight/mem_reg_0_1
  -------------------------------------------------------------------
                         required time                         40.613    
                         arrival time                         -10.900    
  -------------------------------------------------------------------
                         slack                                 29.713    

Slack (MET) :             29.778ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_3/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.292ns  (logic 3.075ns (33.094%)  route 6.217ns (66.906%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.575     1.575    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.549     1.549    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X34Y61         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDCE (Prop_fdce_C_Q)         0.478     2.027 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=22, routed)          1.111     3.138    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[6]
    SLICE_X34Y60         LUT5 (Prop_lut5_I2_O)        0.325     3.463 f  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_33/O
                         net (fo=6, routed)           0.653     4.116    U_qvga_addr_decoder/mem_reg_0_1_i_31
    SLICE_X35Y60         LUT3 (Prop_lut3_I1_O)        0.328     4.444 r  U_qvga_addr_decoder/mem_reg_0_1_i_60/O
                         net (fo=1, routed)           0.000     4.444    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_46[0]
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.024 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_42/O[2]
                         net (fo=2, routed)           0.963     5.987    U_qvga_addr_decoder/O[2]
    SLICE_X36Y60         LUT4 (Prop_lut4_I0_O)        0.302     6.289 r  U_qvga_addr_decoder/mem_reg_0_1_i_44/O
                         net (fo=1, routed)           0.000     6.289    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_1[3]
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.690 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.690    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.804 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.804    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.026 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/O[0]
                         net (fo=2, routed)           0.887     7.913    U_vga_controller/U_Pixel_Counter/qvga_addr10[13]
    SLICE_X38Y58         LUT2 (Prop_lut2_I0_O)        0.325     8.238 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_7/O
                         net (fo=12, routed)          2.603    10.841    U_FrameBufferRight/ADDRBWRADDR[13]
    RAMB36_X2Y8          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.457    41.457    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.495    41.495    U_FrameBufferRight/vga_clk
    RAMB36_X2Y8          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.000    41.495    
                         clock uncertainty           -0.106    41.389    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.770    40.619    U_FrameBufferRight/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         40.619    
                         arrival time                         -10.841    
  -------------------------------------------------------------------
                         slack                                 29.778    

Slack (MET) :             29.857ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_10/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.197ns  (logic 2.963ns (32.218%)  route 6.234ns (67.782%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 41.470 - 40.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.575     1.575    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.549     1.549    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X34Y61         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDCE (Prop_fdce_C_Q)         0.478     2.027 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=22, routed)          1.111     3.138    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[6]
    SLICE_X34Y60         LUT5 (Prop_lut5_I2_O)        0.325     3.463 f  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_33/O
                         net (fo=6, routed)           0.653     4.116    U_qvga_addr_decoder/mem_reg_0_1_i_31
    SLICE_X35Y60         LUT3 (Prop_lut3_I1_O)        0.328     4.444 r  U_qvga_addr_decoder/mem_reg_0_1_i_60/O
                         net (fo=1, routed)           0.000     4.444    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_46[0]
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.024 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_42/O[2]
                         net (fo=2, routed)           0.963     5.987    U_qvga_addr_decoder/O[2]
    SLICE_X36Y60         LUT4 (Prop_lut4_I0_O)        0.302     6.289 r  U_qvga_addr_decoder/mem_reg_0_1_i_44/O
                         net (fo=1, routed)           0.000     6.289    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_1[3]
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.690 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.690    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.912 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/O[0]
                         net (fo=2, routed)           0.968     7.880    U_vga_controller/U_Pixel_Counter/qvga_addr10[9]
    SLICE_X39Y58         LUT2 (Prop_lut2_I0_O)        0.327     8.207 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_11__0/O
                         net (fo=12, routed)          2.539    10.746    U_FrameBufferLeft/ADDRBWRADDR[9]
    RAMB36_X2Y15         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_10/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.457    41.457    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.470    41.470    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y15         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_10/CLKBWRCLK
                         clock pessimism              0.007    41.477    
                         clock uncertainty           -0.106    41.371    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.768    40.603    U_FrameBufferLeft/mem_reg_0_10
  -------------------------------------------------------------------
                         required time                         40.603    
                         arrival time                         -10.746    
  -------------------------------------------------------------------
                         slack                                 29.857    

Slack (MET) :             29.871ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_15/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.196ns  (logic 3.062ns (33.296%)  route 6.134ns (66.704%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.575     1.575    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.549     1.549    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X34Y61         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDCE (Prop_fdce_C_Q)         0.478     2.027 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=22, routed)          1.111     3.138    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[6]
    SLICE_X34Y60         LUT5 (Prop_lut5_I2_O)        0.325     3.463 f  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_33/O
                         net (fo=6, routed)           0.653     4.116    U_qvga_addr_decoder/mem_reg_0_1_i_31
    SLICE_X35Y60         LUT3 (Prop_lut3_I1_O)        0.328     4.444 r  U_qvga_addr_decoder/mem_reg_0_1_i_60/O
                         net (fo=1, routed)           0.000     4.444    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_46[0]
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.024 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_42/O[2]
                         net (fo=2, routed)           0.963     5.987    U_qvga_addr_decoder/O[2]
    SLICE_X36Y60         LUT4 (Prop_lut4_I0_O)        0.302     6.289 r  U_qvga_addr_decoder/mem_reg_0_1_i_44/O
                         net (fo=1, routed)           0.000     6.289    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_1[3]
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.690 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.690    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.003 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/O[3]
                         net (fo=2, routed)           1.250     8.253    U_vga_controller/U_Pixel_Counter/qvga_addr10[12]
    SLICE_X38Y57         LUT2 (Prop_lut2_I0_O)        0.335     8.588 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_8/O
                         net (fo=12, routed)          2.157    10.745    U_FrameBufferRight/ADDRBWRADDR[12]
    RAMB36_X2Y9          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_15/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.457    41.457    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.496    41.496    U_FrameBufferRight/vga_clk
    RAMB36_X2Y9          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_15/CLKBWRCLK
                         clock pessimism              0.000    41.496    
                         clock uncertainty           -0.106    41.390    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.773    40.617    U_FrameBufferRight/mem_reg_0_15
  -------------------------------------------------------------------
                         required time                         40.617    
                         arrival time                         -10.745    
  -------------------------------------------------------------------
                         slack                                 29.871    

Slack (MET) :             29.900ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferLeft/mem_reg_0_10/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.132ns  (logic 3.075ns (33.673%)  route 6.057ns (66.327%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 41.470 - 40.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.575     1.575    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.549     1.549    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X34Y61         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDCE (Prop_fdce_C_Q)         0.478     2.027 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=22, routed)          1.111     3.138    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[6]
    SLICE_X34Y60         LUT5 (Prop_lut5_I2_O)        0.325     3.463 f  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_33/O
                         net (fo=6, routed)           0.653     4.116    U_qvga_addr_decoder/mem_reg_0_1_i_31
    SLICE_X35Y60         LUT3 (Prop_lut3_I1_O)        0.328     4.444 r  U_qvga_addr_decoder/mem_reg_0_1_i_60/O
                         net (fo=1, routed)           0.000     4.444    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_46[0]
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.024 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_42/O[2]
                         net (fo=2, routed)           0.963     5.987    U_qvga_addr_decoder/O[2]
    SLICE_X36Y60         LUT4 (Prop_lut4_I0_O)        0.302     6.289 r  U_qvga_addr_decoder/mem_reg_0_1_i_44/O
                         net (fo=1, routed)           0.000     6.289    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_1[3]
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.690 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.690    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.804 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.804    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.026 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/O[0]
                         net (fo=2, routed)           0.741     7.767    U_vga_controller/U_Pixel_Counter/qvga_addr10[13]
    SLICE_X38Y60         LUT2 (Prop_lut2_I0_O)        0.325     8.092 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_7__0/O
                         net (fo=12, routed)          2.589    10.681    U_FrameBufferLeft/ADDRBWRADDR[13]
    RAMB36_X2Y15         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_10/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.457    41.457    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.470    41.470    U_FrameBufferLeft/vga_clk
    RAMB36_X2Y15         RAMB36E1                                     r  U_FrameBufferLeft/mem_reg_0_10/CLKBWRCLK
                         clock pessimism              0.007    41.477    
                         clock uncertainty           -0.106    41.371    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.790    40.581    U_FrameBufferLeft/mem_reg_0_10
  -------------------------------------------------------------------
                         required time                         40.581    
                         arrival time                         -10.681    
  -------------------------------------------------------------------
                         slack                                 29.900    

Slack (MET) :             29.965ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_15/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.102ns  (logic 2.964ns (32.563%)  route 6.138ns (67.437%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 41.496 - 40.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.575     1.575    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.549     1.549    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X34Y61         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDCE (Prop_fdce_C_Q)         0.478     2.027 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=22, routed)          1.111     3.138    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[6]
    SLICE_X34Y60         LUT5 (Prop_lut5_I2_O)        0.325     3.463 f  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_33/O
                         net (fo=6, routed)           0.653     4.116    U_qvga_addr_decoder/mem_reg_0_1_i_31
    SLICE_X35Y60         LUT3 (Prop_lut3_I1_O)        0.328     4.444 r  U_qvga_addr_decoder/mem_reg_0_1_i_60/O
                         net (fo=1, routed)           0.000     4.444    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_46[0]
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.024 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_42/O[2]
                         net (fo=2, routed)           0.963     5.987    U_qvga_addr_decoder/O[2]
    SLICE_X36Y60         LUT4 (Prop_lut4_I0_O)        0.302     6.289 r  U_qvga_addr_decoder/mem_reg_0_1_i_44/O
                         net (fo=1, routed)           0.000     6.289    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_1[3]
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.690 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.690    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.912 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/O[0]
                         net (fo=2, routed)           0.893     7.804    U_vga_controller/U_Pixel_Counter/qvga_addr10[9]
    SLICE_X38Y56         LUT2 (Prop_lut2_I0_O)        0.328     8.132 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_11/O
                         net (fo=12, routed)          2.519    10.651    U_FrameBufferRight/ADDRBWRADDR[9]
    RAMB36_X2Y9          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_15/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.457    41.457    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.496    41.496    U_FrameBufferRight/vga_clk
    RAMB36_X2Y9          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_15/CLKBWRCLK
                         clock pessimism              0.000    41.496    
                         clock uncertainty           -0.106    41.390    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.773    40.617    U_FrameBufferRight/mem_reg_0_15
  -------------------------------------------------------------------
                         required time                         40.617    
                         arrival time                         -10.651    
  -------------------------------------------------------------------
                         slack                                 29.965    

Slack (MET) :             30.029ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_3/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.042ns  (logic 3.191ns (35.290%)  route 5.851ns (64.710%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.575     1.575    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.549     1.549    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X34Y61         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDCE (Prop_fdce_C_Q)         0.478     2.027 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=22, routed)          1.111     3.138    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[6]
    SLICE_X34Y60         LUT5 (Prop_lut5_I2_O)        0.325     3.463 f  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_33/O
                         net (fo=6, routed)           0.653     4.116    U_qvga_addr_decoder/mem_reg_0_1_i_31
    SLICE_X35Y60         LUT3 (Prop_lut3_I1_O)        0.328     4.444 r  U_qvga_addr_decoder/mem_reg_0_1_i_60/O
                         net (fo=1, routed)           0.000     4.444    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_46[0]
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.024 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_42/O[2]
                         net (fo=2, routed)           0.963     5.987    U_qvga_addr_decoder/O[2]
    SLICE_X36Y60         LUT4 (Prop_lut4_I0_O)        0.302     6.289 r  U_qvga_addr_decoder/mem_reg_0_1_i_44/O
                         net (fo=1, routed)           0.000     6.289    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_1[3]
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.690 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.690    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.804 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.804    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.138 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_29/O[1]
                         net (fo=2, routed)           0.725     7.862    U_vga_controller/U_Pixel_Counter/qvga_addr10[14]
    SLICE_X37Y60         LUT2 (Prop_lut2_I0_O)        0.329     8.191 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_6/O
                         net (fo=12, routed)          2.400    10.591    U_FrameBufferRight/ADDRBWRADDR[14]
    RAMB36_X2Y8          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.457    41.457    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.495    41.495    U_FrameBufferRight/vga_clk
    RAMB36_X2Y8          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_3/CLKBWRCLK
                         clock pessimism              0.000    41.495    
                         clock uncertainty           -0.106    41.389    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.768    40.621    U_FrameBufferRight/mem_reg_0_3
  -------------------------------------------------------------------
                         required time                         40.621    
                         arrival time                         -10.591    
  -------------------------------------------------------------------
                         slack                                 30.029    

Slack (MET) :             30.052ns  (required time - arrival time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_FrameBufferRight/mem_reg_0_7/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (vga_clk_clk_wiz_0 rise@40.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 3.062ns (33.974%)  route 5.951ns (66.026%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 41.493 - 40.000 ) 
    Source Clock Delay      (SCD):    1.549ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.200ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.575     1.575    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.549     1.549    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X34Y61         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDCE (Prop_fdce_C_Q)         0.478     2.027 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/Q
                         net (fo=22, routed)          1.111     3.138    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[6]
    SLICE_X34Y60         LUT5 (Prop_lut5_I2_O)        0.325     3.463 f  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_33/O
                         net (fo=6, routed)           0.653     4.116    U_qvga_addr_decoder/mem_reg_0_1_i_31
    SLICE_X35Y60         LUT3 (Prop_lut3_I1_O)        0.328     4.444 r  U_qvga_addr_decoder/mem_reg_0_1_i_60/O
                         net (fo=1, routed)           0.000     4.444    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_46[0]
    SLICE_X35Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.024 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_42/O[2]
                         net (fo=2, routed)           0.963     5.987    U_qvga_addr_decoder/O[2]
    SLICE_X36Y60         LUT4 (Prop_lut4_I0_O)        0.302     6.289 r  U_qvga_addr_decoder/mem_reg_0_1_i_44/O
                         net (fo=1, routed)           0.000     6.289    U_vga_controller/U_Pixel_Counter/mem_reg_0_15_1[3]
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.690 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31/CO[3]
                         net (fo=1, routed)           0.000     6.690    U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_31_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.003 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_30/O[3]
                         net (fo=2, routed)           1.250     8.253    U_vga_controller/U_Pixel_Counter/qvga_addr10[12]
    SLICE_X38Y57         LUT2 (Prop_lut2_I0_O)        0.335     8.588 r  U_vga_controller/U_Pixel_Counter/mem_reg_0_1_i_8/O
                         net (fo=12, routed)          1.974    10.562    U_FrameBufferRight/ADDRBWRADDR[12]
    RAMB36_X0Y9          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_7/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.457    41.457    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    40.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          1.493    41.493    U_FrameBufferRight/vga_clk
    RAMB36_X0Y9          RAMB36E1                                     r  U_FrameBufferRight/mem_reg_0_7/CLKBWRCLK
                         clock pessimism              0.000    41.493    
                         clock uncertainty           -0.106    41.387    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.773    40.614    U_FrameBufferRight/mem_reg_0_7
  -------------------------------------------------------------------
                         required time                         40.614    
                         arrival time                         -10.562    
  -------------------------------------------------------------------
                         slack                                 30.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.367%)  route 0.122ns (39.633%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.549     0.549    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.560     0.560    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X36Y58         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/Q
                         net (fo=7, routed)           0.122     0.823    U_vga_controller/U_Pixel_Counter/h_counter[4]
    SLICE_X37Y58         LUT5 (Prop_lut5_I3_O)        0.045     0.868 r  U_vga_controller/U_Pixel_Counter/h_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.868    U_vga_controller/U_Pixel_Counter/h_counter_0[7]
    SLICE_X37Y58         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.817     0.817    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.828     0.828    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X37Y58         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                         clock pessimism             -0.256     0.573    
    SLICE_X37Y58         FDCE (Hold_fdce_C_D)         0.092     0.665    U_vga_controller/U_Pixel_Counter/h_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.215%)  route 0.128ns (40.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.549     0.549    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.560     0.560    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X37Y58         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=23, routed)          0.128     0.829    U_vga_controller/U_Pixel_Counter/Q[1]
    SLICE_X36Y58         LUT6 (Prop_lut6_I2_O)        0.045     0.874 r  U_vga_controller/U_Pixel_Counter/h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.874    U_vga_controller/U_Pixel_Counter/h_counter_0[5]
    SLICE_X36Y58         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.817     0.817    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.828     0.828    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X36Y58         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[5]/C
                         clock pessimism             -0.256     0.573    
    SLICE_X36Y58         FDCE (Hold_fdce_C_D)         0.092     0.665    U_vga_controller/U_Pixel_Counter/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.435%)  route 0.132ns (41.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.549     0.549    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.560     0.560    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X37Y58         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/Q
                         net (fo=6, routed)           0.132     0.833    U_vga_controller/U_Pixel_Counter/h_counter[3]
    SLICE_X36Y58         LUT5 (Prop_lut5_I1_O)        0.045     0.878 r  U_vga_controller/U_Pixel_Counter/h_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.878    U_vga_controller/U_Pixel_Counter/h_counter_0[4]
    SLICE_X36Y58         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.817     0.817    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.828     0.828    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X36Y58         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[4]/C
                         clock pessimism             -0.256     0.573    
    SLICE_X36Y58         FDCE (Hold_fdce_C_D)         0.091     0.664    U_vga_controller/U_Pixel_Counter/h_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.851%)  route 0.305ns (62.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.549     0.549    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.560     0.560    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X37Y58         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDCE (Prop_fdce_C_Q)         0.141     0.701 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=23, routed)          0.129     0.830    U_vga_controller/U_Pixel_Counter/Q[1]
    SLICE_X36Y58         LUT6 (Prop_lut6_I1_O)        0.045     0.875 r  U_vga_controller/U_Pixel_Counter/v_counter[9]_i_1/O
                         net (fo=11, routed)          0.176     1.051    U_vga_controller/U_Pixel_Counter/v_counter[9]_i_1_n_0
    SLICE_X34Y59         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.817     0.817    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.827     0.827    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X34Y59         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X34Y59         FDCE (Hold_fdce_C_CE)       -0.016     0.807    U_vga_controller/U_Pixel_Counter/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.186ns (37.851%)  route 0.305ns (62.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.549     0.549    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.560     0.560    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X37Y58         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDCE (Prop_fdce_C_Q)         0.141     0.701 f  U_vga_controller/U_Pixel_Counter/h_counter_reg[7]/Q
                         net (fo=23, routed)          0.129     0.830    U_vga_controller/U_Pixel_Counter/Q[1]
    SLICE_X36Y58         LUT6 (Prop_lut6_I1_O)        0.045     0.875 r  U_vga_controller/U_Pixel_Counter/v_counter[9]_i_1/O
                         net (fo=11, routed)          0.176     1.051    U_vga_controller/U_Pixel_Counter/v_counter[9]_i_1_n_0
    SLICE_X34Y59         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.817     0.817    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.827     0.827    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X34Y59         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[5]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X34Y59         FDCE (Hold_fdce_C_CE)       -0.016     0.807    U_vga_controller/U_Pixel_Counter/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.806    
                         arrival time                           1.051    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.549     0.549    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.558     0.558    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X34Y61         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDCE (Prop_fdce_C_Q)         0.164     0.722 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.175     0.897    U_vga_controller/U_Pixel_Counter/v_counter[0]
    SLICE_X34Y62         LUT2 (Prop_lut2_I1_O)        0.045     0.942 r  U_vga_controller/U_Pixel_Counter/v_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.942    U_vga_controller/U_Pixel_Counter/v_counter[1]_i_1_n_0
    SLICE_X34Y62         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.817     0.817    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.824     0.824    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X34Y62         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
                         clock pessimism             -0.253     0.572    
    SLICE_X34Y62         FDCE (Hold_fdce_C_D)         0.120     0.692    U_vga_controller/U_Pixel_Counter/v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.778%)  route 0.173ns (45.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.549     0.549    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.557     0.557    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X34Y62         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDCE (Prop_fdce_C_Q)         0.164     0.721 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=10, routed)          0.173     0.893    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X34Y62         LUT6 (Prop_lut6_I0_O)        0.045     0.938 r  U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.938    U_vga_controller/U_Pixel_Counter/v_counter[2]_i_1_n_0
    SLICE_X34Y62         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.817     0.817    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.824     0.824    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X34Y62         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                         clock pessimism             -0.268     0.557    
    SLICE_X34Y62         FDCE (Hold_fdce_C_D)         0.121     0.678    U_vga_controller/U_Pixel_Counter/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.409%)  route 0.198ns (48.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.549     0.549    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.557     0.557    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X34Y62         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y62         FDCE (Prop_fdce_C_Q)         0.164     0.721 f  U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/Q
                         net (fo=10, routed)          0.198     0.918    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[1]
    SLICE_X34Y62         LUT6 (Prop_lut6_I0_O)        0.045     0.963 r  U_vga_controller/U_Pixel_Counter/v_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     0.963    U_vga_controller/U_Pixel_Counter/v_counter[9]_i_2_n_0
    SLICE_X34Y62         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.817     0.817    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.824     0.824    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X34Y62         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[9]/C
                         clock pessimism             -0.268     0.557    
    SLICE_X34Y62         FDCE (Hold_fdce_C_D)         0.121     0.678    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.678    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.549     0.549    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.560     0.560    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X37Y58         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y58         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/Q
                         net (fo=6, routed)           0.192     0.892    U_vga_controller/U_Pixel_Counter/h_counter[3]
    SLICE_X37Y58         LUT4 (Prop_lut4_I0_O)        0.045     0.937 r  U_vga_controller/U_Pixel_Counter/h_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.937    U_vga_controller/U_Pixel_Counter/h_counter_0[3]
    SLICE_X37Y58         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.817     0.817    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.828     0.828    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X37Y58         FDCE                                         r  U_vga_controller/U_Pixel_Counter/h_counter_reg[3]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X37Y58         FDCE (Hold_fdce_C_D)         0.091     0.651    U_vga_controller/U_Pixel_Counter/h_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by vga_clk_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             vga_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_clk_wiz_0 rise@0.000ns - vga_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.209ns (49.564%)  route 0.213ns (50.436%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.549     0.549    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.558     0.558    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X34Y61         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDCE (Prop_fdce_C_Q)         0.164     0.722 r  U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/Q
                         net (fo=20, routed)          0.213     0.934    U_vga_controller/U_Pixel_Counter/v_counter_reg[9]_0[5]
    SLICE_X34Y62         LUT5 (Prop_lut5_I3_O)        0.045     0.979 r  U_vga_controller/U_Pixel_Counter/v_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.979    U_vga_controller/U_Pixel_Counter/v_counter[8]_i_1_n_0
    SLICE_X34Y62         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.817     0.817    U_clk_wiz_0/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    U_clk_wiz_0/inst/vga_clk_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.000 r  U_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=44, routed)          0.824     0.824    U_vga_controller/U_Pixel_Counter/CLK
    SLICE_X34Y62         FDCE                                         r  U_vga_controller/U_Pixel_Counter/v_counter_reg[8]/C
                         clock pessimism             -0.253     0.572    
    SLICE_X34Y62         FDCE (Hold_fdce_C_D)         0.121     0.693    U_vga_controller/U_Pixel_Counter/v_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.979    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y13     U_FrameBufferLeft/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y12     U_FrameBufferLeft/mem_reg_0_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y12     U_FrameBufferLeft/mem_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y13     U_FrameBufferLeft/mem_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y14     U_FrameBufferLeft/mem_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y13     U_FrameBufferLeft/mem_reg_0_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y8      U_FrameBufferRight/mem_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y11     U_FrameBufferRight/mem_reg_0_12/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y11     U_FrameBufferRight/mem_reg_0_14/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y8      U_FrameBufferRight/mem_reg_0_2/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  U_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y59     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y59     U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y59     U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y61     U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y62     U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y62     U_vga_controller/U_Pixel_Counter/v_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y62     U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y62     U_vga_controller/U_Pixel_Counter/v_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y61     U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y59     U_vga_controller/U_Pixel_Counter/v_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y61     U_vga_controller/U_Pixel_Counter/v_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y61     U_vga_controller/U_Pixel_Counter/v_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y61     U_vga_controller/U_Pixel_Counter/v_counter_reg[6]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y61     U_vga_controller/U_Pixel_Counter/v_counter_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y59     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y59     U_vga_controller/U_Pixel_Counter/h_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y59     U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y59     U_vga_controller/U_Pixel_Counter/h_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y59     U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y59     U_vga_controller/U_Pixel_Counter/h_counter_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.139ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.068ns  (required time - arrival time)
  Source:                 U_SCCB/j_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/SDA_out_reg_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 0.952ns (19.292%)  route 3.983ns (80.708%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.807     5.328    U_SCCB/clk
    SLICE_X5Y141         FDCE                                         r  U_SCCB/j_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y141         FDCE (Prop_fdce_C_Q)         0.456     5.784 r  U_SCCB/j_reg_reg[2]/Q
                         net (fo=31, routed)          1.661     7.446    U_SCCB/j_reg[2]
    SLICE_X0Y142         LUT6 (Prop_lut6_I0_O)        0.124     7.570 f  U_SCCB/SDA_out_reg_i_56/O
                         net (fo=1, routed)           0.730     8.299    U_SCCB/SDA_out_reg_i_56_n_0
    SLICE_X0Y142         LUT6 (Prop_lut6_I4_O)        0.124     8.423 r  U_SCCB/SDA_out_reg_i_24/O
                         net (fo=1, routed)           0.622     9.046    U_SCCB/SDA_out_reg_i_24_n_0
    SLICE_X1Y142         LUT6 (Prop_lut6_I5_O)        0.124     9.170 r  U_SCCB/SDA_out_reg_i_5/O
                         net (fo=1, routed)           0.969    10.139    U_SCCB/SDA_out_reg_i_5_n_0
    SLICE_X2Y139         LUT6 (Prop_lut6_I3_O)        0.124    10.263 r  U_SCCB/SDA_out_reg_i_1/O
                         net (fo=1, routed)           0.000    10.263    U_SCCB/SDA_out_reg_i_1_n_0
    SLICE_X2Y139         FDPE                                         r  U_SCCB/SDA_out_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.681    15.022    U_SCCB/clk
    SLICE_X2Y139         FDPE                                         r  U_SCCB/SDA_out_reg_reg/C
                         clock pessimism              0.267    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X2Y139         FDPE (Setup_fdpe_C_D)        0.077    15.331    U_SCCB/SDA_out_reg_reg
  -------------------------------------------------------------------
                         required time                         15.331    
                         arrival time                         -10.263    
  -------------------------------------------------------------------
                         slack                                  5.068    

Slack (MET) :             5.398ns  (required time - arrival time)
  Source:                 U_SCCB/counter_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/counter_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.658ns  (logic 1.266ns (27.177%)  route 3.392ns (72.823%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 14.954 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.738     5.259    U_SCCB/clk
    SLICE_X8Y139         FDCE                                         r  U_SCCB/counter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDCE (Prop_fdce_C_Q)         0.518     5.777 f  U_SCCB/counter_reg_reg[6]/Q
                         net (fo=6, routed)           0.841     6.619    U_SCCB/counter_reg[6]
    SLICE_X8Y139         LUT2 (Prop_lut2_I0_O)        0.124     6.743 r  U_SCCB/FSM_onehot_state_reg[12]_i_8/O
                         net (fo=1, routed)           0.658     7.401    U_SCCB/FSM_onehot_state_reg[12]_i_8_n_0
    SLICE_X8Y138         LUT6 (Prop_lut6_I1_O)        0.124     7.525 f  U_SCCB/FSM_onehot_state_reg[12]_i_5/O
                         net (fo=2, routed)           0.825     8.350    U_SCCB/FSM_onehot_state_reg[12]_i_5_n_0
    SLICE_X6Y138         LUT2 (Prop_lut2_I1_O)        0.150     8.500 r  U_SCCB/counter_reg[8]_i_2/O
                         net (fo=6, routed)           1.067     9.568    U_SCCB/counter_reg[8]_i_2_n_0
    SLICE_X8Y139         LUT3 (Prop_lut3_I0_O)        0.350     9.918 r  U_SCCB/counter_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     9.918    U_SCCB/counter_reg[6]_i_1_n_0
    SLICE_X8Y139         FDCE                                         r  U_SCCB/counter_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.613    14.954    U_SCCB/clk
    SLICE_X8Y139         FDCE                                         r  U_SCCB/counter_reg_reg[6]/C
                         clock pessimism              0.305    15.259    
                         clock uncertainty           -0.035    15.224    
    SLICE_X8Y139         FDCE (Setup_fdce_C_D)        0.092    15.316    U_SCCB/counter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                          -9.918    
  -------------------------------------------------------------------
                         slack                                  5.398    

Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 U_SCCB/counter_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/FSM_onehot_state_reg_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 1.210ns (28.518%)  route 3.033ns (71.482%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.738     5.259    U_SCCB/clk
    SLICE_X8Y139         FDCE                                         r  U_SCCB/counter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDCE (Prop_fdce_C_Q)         0.518     5.777 r  U_SCCB/counter_reg_reg[6]/Q
                         net (fo=6, routed)           0.841     6.619    U_SCCB/counter_reg[6]
    SLICE_X8Y139         LUT2 (Prop_lut2_I0_O)        0.124     6.743 f  U_SCCB/FSM_onehot_state_reg[12]_i_8/O
                         net (fo=1, routed)           0.658     7.401    U_SCCB/FSM_onehot_state_reg[12]_i_8_n_0
    SLICE_X8Y138         LUT6 (Prop_lut6_I1_O)        0.124     7.525 r  U_SCCB/FSM_onehot_state_reg[12]_i_5/O
                         net (fo=2, routed)           0.437     7.962    U_SCCB/FSM_onehot_state_reg[12]_i_5_n_0
    SLICE_X8Y138         LUT2 (Prop_lut2_I0_O)        0.116     8.078 r  U_SCCB/FSM_onehot_state_reg[12]_i_3/O
                         net (fo=2, routed)           0.576     8.654    U_SCCB/FSM_onehot_state_reg[12]_i_3_n_0
    SLICE_X2Y140         LUT6 (Prop_lut6_I0_O)        0.328     8.982 r  U_SCCB/FSM_onehot_state_reg[12]_i_1/O
                         net (fo=13, routed)          0.520     9.502    U_SCCB/FSM_onehot_state_reg[12]_i_1_n_0
    SLICE_X3Y141         FDCE                                         r  U_SCCB/FSM_onehot_state_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.682    15.023    U_SCCB/clk
    SLICE_X3Y141         FDCE                                         r  U_SCCB/FSM_onehot_state_reg_reg[11]/C
                         clock pessimism              0.267    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X3Y141         FDCE (Setup_fdce_C_CE)      -0.205    15.050    U_SCCB/FSM_onehot_state_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 U_SCCB/counter_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/FSM_onehot_state_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 1.210ns (28.518%)  route 3.033ns (71.482%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.738     5.259    U_SCCB/clk
    SLICE_X8Y139         FDCE                                         r  U_SCCB/counter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDCE (Prop_fdce_C_Q)         0.518     5.777 r  U_SCCB/counter_reg_reg[6]/Q
                         net (fo=6, routed)           0.841     6.619    U_SCCB/counter_reg[6]
    SLICE_X8Y139         LUT2 (Prop_lut2_I0_O)        0.124     6.743 f  U_SCCB/FSM_onehot_state_reg[12]_i_8/O
                         net (fo=1, routed)           0.658     7.401    U_SCCB/FSM_onehot_state_reg[12]_i_8_n_0
    SLICE_X8Y138         LUT6 (Prop_lut6_I1_O)        0.124     7.525 r  U_SCCB/FSM_onehot_state_reg[12]_i_5/O
                         net (fo=2, routed)           0.437     7.962    U_SCCB/FSM_onehot_state_reg[12]_i_5_n_0
    SLICE_X8Y138         LUT2 (Prop_lut2_I0_O)        0.116     8.078 r  U_SCCB/FSM_onehot_state_reg[12]_i_3/O
                         net (fo=2, routed)           0.576     8.654    U_SCCB/FSM_onehot_state_reg[12]_i_3_n_0
    SLICE_X2Y140         LUT6 (Prop_lut6_I0_O)        0.328     8.982 r  U_SCCB/FSM_onehot_state_reg[12]_i_1/O
                         net (fo=13, routed)          0.520     9.502    U_SCCB/FSM_onehot_state_reg[12]_i_1_n_0
    SLICE_X3Y141         FDCE                                         r  U_SCCB/FSM_onehot_state_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.682    15.023    U_SCCB/clk
    SLICE_X3Y141         FDCE                                         r  U_SCCB/FSM_onehot_state_reg_reg[2]/C
                         clock pessimism              0.267    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X3Y141         FDCE (Setup_fdce_C_CE)      -0.205    15.050    U_SCCB/FSM_onehot_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.548ns  (required time - arrival time)
  Source:                 U_SCCB/counter_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/FSM_onehot_state_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 1.210ns (28.518%)  route 3.033ns (71.482%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.738     5.259    U_SCCB/clk
    SLICE_X8Y139         FDCE                                         r  U_SCCB/counter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDCE (Prop_fdce_C_Q)         0.518     5.777 r  U_SCCB/counter_reg_reg[6]/Q
                         net (fo=6, routed)           0.841     6.619    U_SCCB/counter_reg[6]
    SLICE_X8Y139         LUT2 (Prop_lut2_I0_O)        0.124     6.743 f  U_SCCB/FSM_onehot_state_reg[12]_i_8/O
                         net (fo=1, routed)           0.658     7.401    U_SCCB/FSM_onehot_state_reg[12]_i_8_n_0
    SLICE_X8Y138         LUT6 (Prop_lut6_I1_O)        0.124     7.525 r  U_SCCB/FSM_onehot_state_reg[12]_i_5/O
                         net (fo=2, routed)           0.437     7.962    U_SCCB/FSM_onehot_state_reg[12]_i_5_n_0
    SLICE_X8Y138         LUT2 (Prop_lut2_I0_O)        0.116     8.078 r  U_SCCB/FSM_onehot_state_reg[12]_i_3/O
                         net (fo=2, routed)           0.576     8.654    U_SCCB/FSM_onehot_state_reg[12]_i_3_n_0
    SLICE_X2Y140         LUT6 (Prop_lut6_I0_O)        0.328     8.982 r  U_SCCB/FSM_onehot_state_reg[12]_i_1/O
                         net (fo=13, routed)          0.520     9.502    U_SCCB/FSM_onehot_state_reg[12]_i_1_n_0
    SLICE_X3Y141         FDCE                                         r  U_SCCB/FSM_onehot_state_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.682    15.023    U_SCCB/clk
    SLICE_X3Y141         FDCE                                         r  U_SCCB/FSM_onehot_state_reg_reg[8]/C
                         clock pessimism              0.267    15.290    
                         clock uncertainty           -0.035    15.255    
    SLICE_X3Y141         FDCE (Setup_fdce_C_CE)      -0.205    15.050    U_SCCB/FSM_onehot_state_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                          -9.502    
  -------------------------------------------------------------------
                         slack                                  5.548    

Slack (MET) :             5.553ns  (required time - arrival time)
  Source:                 U_SCCB/counter_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.471ns  (logic 1.244ns (27.823%)  route 3.227ns (72.177%))
  Logic Levels:           4  (LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.738     5.259    U_SCCB/clk
    SLICE_X8Y139         FDCE                                         r  U_SCCB/counter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDCE (Prop_fdce_C_Q)         0.518     5.777 f  U_SCCB/counter_reg_reg[6]/Q
                         net (fo=6, routed)           0.841     6.619    U_SCCB/counter_reg[6]
    SLICE_X8Y139         LUT2 (Prop_lut2_I0_O)        0.124     6.743 r  U_SCCB/FSM_onehot_state_reg[12]_i_8/O
                         net (fo=1, routed)           0.658     7.401    U_SCCB/FSM_onehot_state_reg[12]_i_8_n_0
    SLICE_X8Y138         LUT6 (Prop_lut6_I1_O)        0.124     7.525 f  U_SCCB/FSM_onehot_state_reg[12]_i_5/O
                         net (fo=2, routed)           0.825     8.350    U_SCCB/FSM_onehot_state_reg[12]_i_5_n_0
    SLICE_X6Y138         LUT2 (Prop_lut2_I1_O)        0.150     8.500 r  U_SCCB/counter_reg[8]_i_2/O
                         net (fo=6, routed)           0.902     9.402    U_SCCB/counter_reg[8]_i_2_n_0
    SLICE_X7Y138         LUT4 (Prop_lut4_I0_O)        0.328     9.730 r  U_SCCB/counter_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.730    U_SCCB/counter_reg[2]_i_1_n_0
    SLICE_X7Y138         FDCE                                         r  U_SCCB/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.679    15.020    U_SCCB/clk
    SLICE_X7Y138         FDCE                                         r  U_SCCB/counter_reg_reg[2]/C
                         clock pessimism              0.267    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X7Y138         FDCE (Setup_fdce_C_D)        0.031    15.283    U_SCCB/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -9.730    
  -------------------------------------------------------------------
                         slack                                  5.553    

Slack (MET) :             5.598ns  (required time - arrival time)
  Source:                 U_SCCB/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/counter_reg_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 1.078ns (26.353%)  route 3.013ns (73.647%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.806     5.327    U_SCCB/clk
    SLICE_X3Y138         FDCE                                         r  U_SCCB/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDCE (Prop_fdce_C_Q)         0.456     5.783 r  U_SCCB/counter_reg[4]/Q
                         net (fo=3, routed)           1.023     6.806    U_SCCB/counter[4]
    SLICE_X2Y138         LUT6 (Prop_lut6_I3_O)        0.124     6.930 r  U_SCCB/manual_clk_i_2/O
                         net (fo=3, routed)           0.599     7.529    U_SCCB/manual_clk_i_2_n_0
    SLICE_X2Y139         LUT4 (Prop_lut4_I0_O)        0.150     7.679 r  U_SCCB/manual_clk_i_1/O
                         net (fo=12, routed)          0.535     8.214    U_SCCB/manual_clk
    SLICE_X3Y140         LUT3 (Prop_lut3_I2_O)        0.348     8.562 r  U_SCCB/counter_reg[10]_i_1/O
                         net (fo=11, routed)          0.856     9.418    U_SCCB/counter_next
    SLICE_X8Y138         FDCE                                         r  U_SCCB/counter_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.612    14.953    U_SCCB/clk
    SLICE_X8Y138         FDCE                                         r  U_SCCB/counter_reg_reg[10]/C
                         clock pessimism              0.267    15.220    
                         clock uncertainty           -0.035    15.185    
    SLICE_X8Y138         FDCE (Setup_fdce_C_CE)      -0.169    15.016    U_SCCB/counter_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                  5.598    

Slack (MET) :             5.598ns  (required time - arrival time)
  Source:                 U_SCCB/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/counter_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.091ns  (logic 1.078ns (26.353%)  route 3.013ns (73.647%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.806     5.327    U_SCCB/clk
    SLICE_X3Y138         FDCE                                         r  U_SCCB/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDCE (Prop_fdce_C_Q)         0.456     5.783 r  U_SCCB/counter_reg[4]/Q
                         net (fo=3, routed)           1.023     6.806    U_SCCB/counter[4]
    SLICE_X2Y138         LUT6 (Prop_lut6_I3_O)        0.124     6.930 r  U_SCCB/manual_clk_i_2/O
                         net (fo=3, routed)           0.599     7.529    U_SCCB/manual_clk_i_2_n_0
    SLICE_X2Y139         LUT4 (Prop_lut4_I0_O)        0.150     7.679 r  U_SCCB/manual_clk_i_1/O
                         net (fo=12, routed)          0.535     8.214    U_SCCB/manual_clk
    SLICE_X3Y140         LUT3 (Prop_lut3_I2_O)        0.348     8.562 r  U_SCCB/counter_reg[10]_i_1/O
                         net (fo=11, routed)          0.856     9.418    U_SCCB/counter_next
    SLICE_X8Y138         FDCE                                         r  U_SCCB/counter_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.612    14.953    U_SCCB/clk
    SLICE_X8Y138         FDCE                                         r  U_SCCB/counter_reg_reg[5]/C
                         clock pessimism              0.267    15.220    
                         clock uncertainty           -0.035    15.185    
    SLICE_X8Y138         FDCE (Setup_fdce_C_CE)      -0.169    15.016    U_SCCB/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                          -9.418    
  -------------------------------------------------------------------
                         slack                                  5.598    

Slack (MET) :             5.640ns  (required time - arrival time)
  Source:                 U_SCCB/counter_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/FSM_onehot_state_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 1.210ns (29.162%)  route 2.939ns (70.838%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.738     5.259    U_SCCB/clk
    SLICE_X8Y139         FDCE                                         r  U_SCCB/counter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDCE (Prop_fdce_C_Q)         0.518     5.777 r  U_SCCB/counter_reg_reg[6]/Q
                         net (fo=6, routed)           0.841     6.619    U_SCCB/counter_reg[6]
    SLICE_X8Y139         LUT2 (Prop_lut2_I0_O)        0.124     6.743 f  U_SCCB/FSM_onehot_state_reg[12]_i_8/O
                         net (fo=1, routed)           0.658     7.401    U_SCCB/FSM_onehot_state_reg[12]_i_8_n_0
    SLICE_X8Y138         LUT6 (Prop_lut6_I1_O)        0.124     7.525 r  U_SCCB/FSM_onehot_state_reg[12]_i_5/O
                         net (fo=2, routed)           0.437     7.962    U_SCCB/FSM_onehot_state_reg[12]_i_5_n_0
    SLICE_X8Y138         LUT2 (Prop_lut2_I0_O)        0.116     8.078 r  U_SCCB/FSM_onehot_state_reg[12]_i_3/O
                         net (fo=2, routed)           0.576     8.654    U_SCCB/FSM_onehot_state_reg[12]_i_3_n_0
    SLICE_X2Y140         LUT6 (Prop_lut6_I0_O)        0.328     8.982 r  U_SCCB/FSM_onehot_state_reg[12]_i_1/O
                         net (fo=13, routed)          0.427     9.409    U_SCCB/FSM_onehot_state_reg[12]_i_1_n_0
    SLICE_X3Y140         FDCE                                         r  U_SCCB/FSM_onehot_state_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.681    15.022    U_SCCB/clk
    SLICE_X3Y140         FDCE                                         r  U_SCCB/FSM_onehot_state_reg_reg[6]/C
                         clock pessimism              0.267    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X3Y140         FDCE (Setup_fdce_C_CE)      -0.205    15.049    U_SCCB/FSM_onehot_state_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                          -9.409    
  -------------------------------------------------------------------
                         slack                                  5.640    

Slack (MET) :             5.667ns  (required time - arrival time)
  Source:                 U_SCCB/counter_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/FSM_onehot_state_reg_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 1.210ns (29.348%)  route 2.913ns (70.652%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.738     5.259    U_SCCB/clk
    SLICE_X8Y139         FDCE                                         r  U_SCCB/counter_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y139         FDCE (Prop_fdce_C_Q)         0.518     5.777 r  U_SCCB/counter_reg_reg[6]/Q
                         net (fo=6, routed)           0.841     6.619    U_SCCB/counter_reg[6]
    SLICE_X8Y139         LUT2 (Prop_lut2_I0_O)        0.124     6.743 f  U_SCCB/FSM_onehot_state_reg[12]_i_8/O
                         net (fo=1, routed)           0.658     7.401    U_SCCB/FSM_onehot_state_reg[12]_i_8_n_0
    SLICE_X8Y138         LUT6 (Prop_lut6_I1_O)        0.124     7.525 r  U_SCCB/FSM_onehot_state_reg[12]_i_5/O
                         net (fo=2, routed)           0.437     7.962    U_SCCB/FSM_onehot_state_reg[12]_i_5_n_0
    SLICE_X8Y138         LUT2 (Prop_lut2_I0_O)        0.116     8.078 r  U_SCCB/FSM_onehot_state_reg[12]_i_3/O
                         net (fo=2, routed)           0.576     8.654    U_SCCB/FSM_onehot_state_reg[12]_i_3_n_0
    SLICE_X2Y140         LUT6 (Prop_lut6_I0_O)        0.328     8.982 r  U_SCCB/FSM_onehot_state_reg[12]_i_1/O
                         net (fo=13, routed)          0.400     9.382    U_SCCB/FSM_onehot_state_reg[12]_i_1_n_0
    SLICE_X4Y141         FDPE                                         r  U_SCCB/FSM_onehot_state_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.681    15.022    U_SCCB/clk
    SLICE_X4Y141         FDPE                                         r  U_SCCB/FSM_onehot_state_reg_reg[0]/C
                         clock pessimism              0.267    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X4Y141         FDPE (Setup_fdpe_C_CE)      -0.205    15.049    U_SCCB/FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                          -9.382    
  -------------------------------------------------------------------
                         slack                                  5.667    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 U_SCCB/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.673     1.557    U_SCCB/clk
    SLICE_X3Y138         FDCE                                         r  U_SCCB/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDCE (Prop_fdce_C_Q)         0.141     1.698 r  U_SCCB/counter_reg[5]/Q
                         net (fo=5, routed)           0.087     1.785    U_SCCB/counter[5]
    SLICE_X2Y138         LUT6 (Prop_lut6_I4_O)        0.045     1.830 r  U_SCCB/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     1.830    U_SCCB/counter[8]_i_1_n_0
    SLICE_X2Y138         FDCE                                         r  U_SCCB/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.948     2.076    U_SCCB/clk
    SLICE_X2Y138         FDCE                                         r  U_SCCB/counter_reg[8]/C
                         clock pessimism             -0.506     1.570    
    SLICE_X2Y138         FDCE (Hold_fdce_C_D)         0.121     1.691    U_SCCB/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U_SCCB/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/FSM_onehot_state_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.880%)  route 0.121ns (39.120%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.674     1.558    U_SCCB/clk
    SLICE_X3Y141         FDCE                                         r  U_SCCB/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  U_SCCB/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=10, routed)          0.121     1.820    U_SCCB/FSM_onehot_state_reg_reg_n_0_[2]
    SLICE_X2Y141         LUT5 (Prop_lut5_I4_O)        0.048     1.868 r  U_SCCB/FSM_onehot_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.868    U_SCCB/FSM_onehot_state_reg[3]_i_1_n_0
    SLICE_X2Y141         FDCE                                         r  U_SCCB/FSM_onehot_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.949     2.077    U_SCCB/clk
    SLICE_X2Y141         FDCE                                         r  U_SCCB/FSM_onehot_state_reg_reg[3]/C
                         clock pessimism             -0.506     1.571    
    SLICE_X2Y141         FDCE (Hold_fdce_C_D)         0.131     1.702    U_SCCB/FSM_onehot_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 U_SCCB/FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/FSM_onehot_state_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.674     1.558    U_SCCB/clk
    SLICE_X3Y141         FDCE                                         r  U_SCCB/FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y141         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  U_SCCB/FSM_onehot_state_reg_reg[2]/Q
                         net (fo=10, routed)          0.121     1.820    U_SCCB/FSM_onehot_state_reg_reg_n_0_[2]
    SLICE_X2Y141         LUT5 (Prop_lut5_I0_O)        0.045     1.865 r  U_SCCB/FSM_onehot_state_reg[12]_i_2/O
                         net (fo=1, routed)           0.000     1.865    U_SCCB/FSM_onehot_state_reg[12]_i_2_n_0
    SLICE_X2Y141         FDCE                                         r  U_SCCB/FSM_onehot_state_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.949     2.077    U_SCCB/clk
    SLICE_X2Y141         FDCE                                         r  U_SCCB/FSM_onehot_state_reg_reg[12]/C
                         clock pessimism             -0.506     1.571    
    SLICE_X2Y141         FDCE (Hold_fdce_C_D)         0.120     1.691    U_SCCB/FSM_onehot_state_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 U_SCCB/FSM_onehot_state_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/FSM_onehot_state_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.205%)  route 0.093ns (30.795%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.674     1.558    U_SCCB/clk
    SLICE_X2Y141         FDCE                                         r  U_SCCB/FSM_onehot_state_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDCE (Prop_fdce_C_Q)         0.164     1.722 r  U_SCCB/FSM_onehot_state_reg_reg[12]/Q
                         net (fo=2, routed)           0.093     1.815    U_SCCB/FSM_onehot_state_reg_reg_n_0_[12]
    SLICE_X3Y141         LUT2 (Prop_lut2_I1_O)        0.045     1.860 r  U_SCCB/FSM_onehot_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.860    U_SCCB/FSM_onehot_state_reg[2]_i_1_n_0
    SLICE_X3Y141         FDCE                                         r  U_SCCB/FSM_onehot_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.949     2.077    U_SCCB/clk
    SLICE_X3Y141         FDCE                                         r  U_SCCB/FSM_onehot_state_reg_reg[2]/C
                         clock pessimism             -0.506     1.571    
    SLICE_X3Y141         FDCE (Hold_fdce_C_D)         0.091     1.662    U_SCCB/FSM_onehot_state_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 U_SCCB/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.673     1.557    U_SCCB/clk
    SLICE_X2Y138         FDCE                                         r  U_SCCB/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y138         FDCE (Prop_fdce_C_Q)         0.164     1.721 r  U_SCCB/counter_reg[1]/Q
                         net (fo=8, routed)           0.105     1.826    U_SCCB/counter[1]
    SLICE_X3Y138         LUT4 (Prop_lut4_I2_O)        0.045     1.871 r  U_SCCB/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.871    U_SCCB/counter_0[3]
    SLICE_X3Y138         FDCE                                         r  U_SCCB/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.948     2.076    U_SCCB/clk
    SLICE_X3Y138         FDCE                                         r  U_SCCB/counter_reg[3]/C
                         clock pessimism             -0.506     1.570    
    SLICE_X3Y138         FDCE (Hold_fdce_C_D)         0.091     1.661    U_SCCB/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 U_SCCB/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.188ns (52.162%)  route 0.172ns (47.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.673     1.557    U_SCCB/clk
    SLICE_X3Y138         FDCE                                         r  U_SCCB/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDCE (Prop_fdce_C_Q)         0.141     1.698 r  U_SCCB/counter_reg[5]/Q
                         net (fo=5, routed)           0.172     1.870    U_SCCB/counter[5]
    SLICE_X2Y138         LUT5 (Prop_lut5_I0_O)        0.047     1.917 r  U_SCCB/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.917    U_SCCB/counter_0[7]
    SLICE_X2Y138         FDCE                                         r  U_SCCB/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.948     2.076    U_SCCB/clk
    SLICE_X2Y138         FDCE                                         r  U_SCCB/counter_reg[7]/C
                         clock pessimism             -0.506     1.570    
    SLICE_X2Y138         FDCE (Hold_fdce_C_D)         0.131     1.701    U_SCCB/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 U_SCCB/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.212ns (62.626%)  route 0.127ns (37.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.672     1.556    U_SCCB/clk
    SLICE_X6Y138         FDCE                                         r  U_SCCB/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y138         FDCE (Prop_fdce_C_Q)         0.164     1.720 r  U_SCCB/counter_reg_reg[0]/Q
                         net (fo=7, routed)           0.127     1.846    U_SCCB/counter_reg[0]
    SLICE_X7Y138         LUT5 (Prop_lut5_I2_O)        0.048     1.894 r  U_SCCB/counter_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.894    U_SCCB/counter_reg[3]_i_1_n_0
    SLICE_X7Y138         FDCE                                         r  U_SCCB/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.946     2.074    U_SCCB/clk
    SLICE_X7Y138         FDCE                                         r  U_SCCB/counter_reg_reg[3]/C
                         clock pessimism             -0.505     1.569    
    SLICE_X7Y138         FDCE (Hold_fdce_C_D)         0.107     1.676    U_SCCB/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 U_SCCB/j_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/FSM_onehot_state_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.077%)  route 0.193ns (50.923%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.673     1.557    U_SCCB/clk
    SLICE_X5Y141         FDCE                                         r  U_SCCB/j_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y141         FDCE (Prop_fdce_C_Q)         0.141     1.698 f  U_SCCB/j_reg_reg[4]/Q
                         net (fo=35, routed)          0.193     1.891    U_SCCB/j_reg[4]
    SLICE_X2Y142         LUT6 (Prop_lut6_I0_O)        0.045     1.936 r  U_SCCB/FSM_onehot_state_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.936    U_SCCB/FSM_onehot_state_reg[5]_i_1_n_0
    SLICE_X2Y142         FDCE                                         r  U_SCCB/FSM_onehot_state_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.949     2.077    U_SCCB/clk
    SLICE_X2Y142         FDCE                                         r  U_SCCB/FSM_onehot_state_reg_reg[5]/C
                         clock pessimism             -0.482     1.595    
    SLICE_X2Y142         FDCE (Hold_fdce_C_D)         0.121     1.716    U_SCCB/FSM_onehot_state_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 U_SCCB/i_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/FSM_onehot_state_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.749%)  route 0.173ns (48.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.674     1.558    U_SCCB/clk
    SLICE_X0Y141         FDCE                                         r  U_SCCB/i_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y141         FDCE (Prop_fdce_C_Q)         0.141     1.699 r  U_SCCB/i_reg_reg[3]/Q
                         net (fo=8, routed)           0.173     1.872    U_SCCB/i_reg[3]
    SLICE_X2Y142         LUT5 (Prop_lut5_I4_O)        0.045     1.917 r  U_SCCB/FSM_onehot_state_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     1.917    U_SCCB/FSM_onehot_state_reg[9]_i_1_n_0
    SLICE_X2Y142         FDCE                                         r  U_SCCB/FSM_onehot_state_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.949     2.077    U_SCCB/clk
    SLICE_X2Y142         FDCE                                         r  U_SCCB/FSM_onehot_state_reg_reg[9]/C
                         clock pessimism             -0.503     1.574    
    SLICE_X2Y142         FDCE (Hold_fdce_C_D)         0.121     1.695    U_SCCB/FSM_onehot_state_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 U_SCCB/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_SCCB/counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.895%)  route 0.172ns (48.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.076ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.673     1.557    U_SCCB/clk
    SLICE_X3Y138         FDCE                                         r  U_SCCB/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y138         FDCE (Prop_fdce_C_Q)         0.141     1.698 r  U_SCCB/counter_reg[5]/Q
                         net (fo=5, routed)           0.172     1.870    U_SCCB/counter[5]
    SLICE_X2Y138         LUT4 (Prop_lut4_I1_O)        0.045     1.915 r  U_SCCB/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     1.915    U_SCCB/counter[6]_i_1_n_0
    SLICE_X2Y138         FDCE                                         r  U_SCCB/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.948     2.076    U_SCCB/clk
    SLICE_X2Y138         FDCE                                         r  U_SCCB/counter_reg[6]/C
                         clock pessimism             -0.506     1.570    
    SLICE_X2Y138         FDCE (Hold_fdce_C_D)         0.121     1.691    U_SCCB/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.224    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X4Y141   U_SCCB/FSM_onehot_state_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y142   U_SCCB/FSM_onehot_state_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y141   U_SCCB/FSM_onehot_state_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y141   U_SCCB/FSM_onehot_state_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y141   U_SCCB/FSM_onehot_state_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y141   U_SCCB/FSM_onehot_state_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y141   U_SCCB/FSM_onehot_state_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y141   U_SCCB/FSM_onehot_state_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y142   U_SCCB/FSM_onehot_state_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y142   U_SCCB/FSM_onehot_state_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y141   U_SCCB/FSM_onehot_state_reg_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y141   U_SCCB/FSM_onehot_state_reg_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y141   U_SCCB/FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y141   U_SCCB/FSM_onehot_state_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y141   U_SCCB/FSM_onehot_state_reg_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y142   U_SCCB/FSM_onehot_state_reg_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y142   U_SCCB/FSM_onehot_state_reg_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y141   U_SCCB/FSM_onehot_state_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y142   U_SCCB/FSM_onehot_state_reg_reg[9]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y141   U_SCCB/FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y141   U_SCCB/FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y142   U_SCCB/FSM_onehot_state_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y141   U_SCCB/FSM_onehot_state_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y141   U_SCCB/FSM_onehot_state_reg_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y141   U_SCCB/FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y141   U_SCCB/FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y141   U_SCCB/FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y141   U_SCCB/FSM_onehot_state_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y141   U_SCCB/FSM_onehot_state_reg_reg[4]/C



