INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/wodzi003/Downloads/lab3/4203_lab3_code_handout_fall_2023/package_definitions.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/wodzi003/Downloads/lab3/4203_lab3_code_handout_fall_2023/dm_cache_data_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm_cache_data
INFO: [VRFC 10-311] analyzing module dm_cache_tag
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/wodzi003/Downloads/lab3/4203_lab3_code_handout_fall_2023/dm_cache_fsm.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dm_cache_fsm
WARNING: [VRFC 10-3824] variable 'hit_idx' must explicitly be declared as automatic or static [/home/wodzi003/Downloads/lab3/4203_lab3_code_handout_fall_2023/dm_cache_fsm.sv:105]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/wodzi003/Downloads/lab3/lab3/lab3.srcs/sources_1/imports/4203_lab3_code_handout_fall_2023/testbench_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_mem
INFO: [VRFC 10-311] analyzing module test_main
