# System Verilog Finite State Machine Coding Template

MealyFSM.sv - FSM where the outputs are a function of the current state and inputs.
MooreFSM.sv - FSM where the outputs are only a function of the current state.
