// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_123 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_362_p2;
reg   [0:0] icmp_ln86_reg_1350;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1350_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1350_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1350_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1414_fu_368_p2;
reg   [0:0] icmp_ln86_1414_reg_1361;
wire   [0:0] icmp_ln86_1415_fu_374_p2;
reg   [0:0] icmp_ln86_1415_reg_1366;
reg   [0:0] icmp_ln86_1415_reg_1366_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1415_reg_1366_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1416_fu_380_p2;
reg   [0:0] icmp_ln86_1416_reg_1372;
wire   [0:0] icmp_ln86_1417_fu_386_p2;
reg   [0:0] icmp_ln86_1417_reg_1378;
reg   [0:0] icmp_ln86_1417_reg_1378_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1418_fu_392_p2;
reg   [0:0] icmp_ln86_1418_reg_1384;
reg   [0:0] icmp_ln86_1418_reg_1384_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1418_reg_1384_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1418_reg_1384_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1419_fu_398_p2;
reg   [0:0] icmp_ln86_1419_reg_1390;
reg   [0:0] icmp_ln86_1419_reg_1390_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1419_reg_1390_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1419_reg_1390_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1420_fu_404_p2;
reg   [0:0] icmp_ln86_1420_reg_1396;
wire   [0:0] icmp_ln86_1421_fu_410_p2;
reg   [0:0] icmp_ln86_1421_reg_1402;
reg   [0:0] icmp_ln86_1421_reg_1402_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1422_fu_416_p2;
reg   [0:0] icmp_ln86_1422_reg_1408;
reg   [0:0] icmp_ln86_1422_reg_1408_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1422_reg_1408_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1423_fu_422_p2;
reg   [0:0] icmp_ln86_1423_reg_1414;
reg   [0:0] icmp_ln86_1423_reg_1414_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1423_reg_1414_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1423_reg_1414_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1424_fu_428_p2;
reg   [0:0] icmp_ln86_1424_reg_1420;
reg   [0:0] icmp_ln86_1424_reg_1420_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1424_reg_1420_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1424_reg_1420_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1425_fu_434_p2;
reg   [0:0] icmp_ln86_1425_reg_1426;
reg   [0:0] icmp_ln86_1425_reg_1426_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1425_reg_1426_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1425_reg_1426_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1425_reg_1426_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1426_fu_440_p2;
reg   [0:0] icmp_ln86_1426_reg_1432;
reg   [0:0] icmp_ln86_1426_reg_1432_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1426_reg_1432_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1426_reg_1432_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1426_reg_1432_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1426_reg_1432_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1427_fu_446_p2;
reg   [0:0] icmp_ln86_1427_reg_1438;
reg   [0:0] icmp_ln86_1427_reg_1438_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1427_reg_1438_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1427_reg_1438_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1427_reg_1438_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1427_reg_1438_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1427_reg_1438_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1428_fu_452_p2;
reg   [0:0] icmp_ln86_1428_reg_1444;
reg   [0:0] icmp_ln86_1428_reg_1444_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1429_fu_458_p2;
reg   [0:0] icmp_ln86_1429_reg_1449;
wire   [0:0] icmp_ln86_1430_fu_464_p2;
reg   [0:0] icmp_ln86_1430_reg_1454;
reg   [0:0] icmp_ln86_1430_reg_1454_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1431_fu_470_p2;
reg   [0:0] icmp_ln86_1431_reg_1459;
reg   [0:0] icmp_ln86_1431_reg_1459_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1432_fu_476_p2;
reg   [0:0] icmp_ln86_1432_reg_1464;
reg   [0:0] icmp_ln86_1432_reg_1464_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1432_reg_1464_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1433_fu_482_p2;
reg   [0:0] icmp_ln86_1433_reg_1469;
reg   [0:0] icmp_ln86_1433_reg_1469_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1433_reg_1469_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1434_fu_488_p2;
reg   [0:0] icmp_ln86_1434_reg_1474;
reg   [0:0] icmp_ln86_1434_reg_1474_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1434_reg_1474_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1435_fu_494_p2;
reg   [0:0] icmp_ln86_1435_reg_1479;
reg   [0:0] icmp_ln86_1435_reg_1479_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1435_reg_1479_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1435_reg_1479_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1436_fu_500_p2;
reg   [0:0] icmp_ln86_1436_reg_1484;
reg   [0:0] icmp_ln86_1436_reg_1484_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1436_reg_1484_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1436_reg_1484_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1437_fu_506_p2;
reg   [0:0] icmp_ln86_1437_reg_1489;
reg   [0:0] icmp_ln86_1437_reg_1489_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1437_reg_1489_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1437_reg_1489_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1438_fu_512_p2;
reg   [0:0] icmp_ln86_1438_reg_1494;
reg   [0:0] icmp_ln86_1438_reg_1494_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1438_reg_1494_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1438_reg_1494_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1438_reg_1494_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1439_fu_518_p2;
reg   [0:0] icmp_ln86_1439_reg_1499;
reg   [0:0] icmp_ln86_1439_reg_1499_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1439_reg_1499_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1439_reg_1499_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1439_reg_1499_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1440_fu_524_p2;
reg   [0:0] icmp_ln86_1440_reg_1504;
reg   [0:0] icmp_ln86_1440_reg_1504_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1440_reg_1504_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1440_reg_1504_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1440_reg_1504_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1441_fu_530_p2;
reg   [0:0] icmp_ln86_1441_reg_1509;
reg   [0:0] icmp_ln86_1441_reg_1509_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1441_reg_1509_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1441_reg_1509_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1441_reg_1509_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1441_reg_1509_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1442_fu_536_p2;
reg   [0:0] icmp_ln86_1442_reg_1514;
reg   [0:0] icmp_ln86_1442_reg_1514_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1442_reg_1514_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1442_reg_1514_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1442_reg_1514_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1442_reg_1514_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1443_fu_542_p2;
reg   [0:0] icmp_ln86_1443_reg_1519;
reg   [0:0] icmp_ln86_1443_reg_1519_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1443_reg_1519_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1443_reg_1519_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1443_reg_1519_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1443_reg_1519_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1443_reg_1519_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_548_p2;
reg   [0:0] and_ln102_reg_1524;
reg   [0:0] and_ln102_reg_1524_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1524_pp0_iter2_reg;
wire   [0:0] and_ln104_fu_559_p2;
reg   [0:0] and_ln104_reg_1534;
wire   [0:0] and_ln102_1547_fu_564_p2;
reg   [0:0] and_ln102_1547_reg_1540;
wire   [0:0] and_ln104_266_fu_573_p2;
reg   [0:0] and_ln104_266_reg_1547;
wire   [0:0] and_ln102_1551_fu_578_p2;
reg   [0:0] and_ln102_1551_reg_1552;
wire   [0:0] and_ln102_1552_fu_588_p2;
reg   [0:0] and_ln102_1552_reg_1558;
wire   [0:0] or_ln117_fu_604_p2;
reg   [0:0] or_ln117_reg_1564;
wire   [0:0] xor_ln104_fu_610_p2;
reg   [0:0] xor_ln104_reg_1569;
wire   [0:0] and_ln102_1548_fu_615_p2;
reg   [0:0] and_ln102_1548_reg_1575;
wire   [0:0] and_ln104_267_fu_624_p2;
reg   [0:0] and_ln104_267_reg_1581;
reg   [0:0] and_ln104_267_reg_1581_pp0_iter3_reg;
wire   [0:0] and_ln102_1553_fu_634_p2;
reg   [0:0] and_ln102_1553_reg_1587;
wire   [3:0] select_ln117_1373_fu_735_p3;
reg   [3:0] select_ln117_1373_reg_1592;
wire   [0:0] or_ln117_1277_fu_742_p2;
reg   [0:0] or_ln117_1277_reg_1597;
wire   [0:0] and_ln102_1546_fu_747_p2;
reg   [0:0] and_ln102_1546_reg_1603;
wire   [0:0] and_ln104_265_fu_756_p2;
reg   [0:0] and_ln104_265_reg_1609;
wire   [0:0] and_ln102_1549_fu_761_p2;
reg   [0:0] and_ln102_1549_reg_1615;
wire   [0:0] and_ln102_1555_fu_775_p2;
reg   [0:0] and_ln102_1555_reg_1621;
wire   [0:0] or_ln117_1281_fu_849_p2;
reg   [0:0] or_ln117_1281_reg_1627;
wire   [3:0] select_ln117_1379_fu_863_p3;
reg   [3:0] select_ln117_1379_reg_1632;
wire   [0:0] and_ln104_268_fu_876_p2;
reg   [0:0] and_ln104_268_reg_1637;
wire   [0:0] and_ln102_1550_fu_881_p2;
reg   [0:0] and_ln102_1550_reg_1642;
reg   [0:0] and_ln102_1550_reg_1642_pp0_iter5_reg;
wire   [0:0] and_ln104_269_fu_890_p2;
reg   [0:0] and_ln104_269_reg_1649;
reg   [0:0] and_ln104_269_reg_1649_pp0_iter5_reg;
reg   [0:0] and_ln104_269_reg_1649_pp0_iter6_reg;
wire   [0:0] and_ln102_1556_fu_905_p2;
reg   [0:0] and_ln102_1556_reg_1655;
wire   [0:0] or_ln117_1286_fu_988_p2;
reg   [0:0] or_ln117_1286_reg_1660;
wire   [4:0] select_ln117_1385_fu_1000_p3;
reg   [4:0] select_ln117_1385_reg_1665;
wire   [0:0] or_ln117_1288_fu_1008_p2;
reg   [0:0] or_ln117_1288_reg_1670;
wire   [0:0] or_ln117_1290_fu_1014_p2;
reg   [0:0] or_ln117_1290_reg_1676;
reg   [0:0] or_ln117_1290_reg_1676_pp0_iter5_reg;
wire   [0:0] or_ln117_1292_fu_1090_p2;
reg   [0:0] or_ln117_1292_reg_1684;
wire   [4:0] select_ln117_1391_fu_1103_p3;
reg   [4:0] select_ln117_1391_reg_1689;
wire   [0:0] or_ln117_1296_fu_1165_p2;
reg   [0:0] or_ln117_1296_reg_1694;
wire   [4:0] select_ln117_1395_fu_1179_p3;
reg   [4:0] select_ln117_1395_reg_1699;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_675_fu_554_p2;
wire   [0:0] xor_ln104_677_fu_568_p2;
wire   [0:0] xor_ln104_681_fu_583_p2;
wire   [0:0] and_ln102_1560_fu_593_p2;
wire   [0:0] and_ln102_1561_fu_598_p2;
wire   [0:0] xor_ln104_678_fu_619_p2;
wire   [0:0] xor_ln104_682_fu_629_p2;
wire   [0:0] and_ln102_1563_fu_647_p2;
wire   [0:0] and_ln102_1559_fu_639_p2;
wire   [0:0] xor_ln117_fu_657_p2;
wire   [1:0] zext_ln117_fu_663_p1;
wire   [1:0] select_ln117_fu_667_p3;
wire   [1:0] select_ln117_1368_fu_674_p3;
wire   [0:0] and_ln102_1562_fu_643_p2;
wire   [2:0] zext_ln117_153_fu_681_p1;
wire   [0:0] or_ln117_1273_fu_685_p2;
wire   [2:0] select_ln117_1369_fu_690_p3;
wire   [0:0] or_ln117_1274_fu_697_p2;
wire   [0:0] and_ln102_1564_fu_652_p2;
wire   [2:0] select_ln117_1370_fu_701_p3;
wire   [0:0] or_ln117_1275_fu_709_p2;
wire   [2:0] select_ln117_1371_fu_715_p3;
wire   [2:0] select_ln117_1372_fu_723_p3;
wire   [3:0] zext_ln117_154_fu_731_p1;
wire   [0:0] xor_ln104_676_fu_751_p2;
wire   [0:0] xor_ln104_683_fu_766_p2;
wire   [0:0] and_ln102_1566_fu_784_p2;
wire   [0:0] and_ln102_1554_fu_771_p2;
wire   [0:0] and_ln102_1565_fu_780_p2;
wire   [0:0] or_ln117_1276_fu_799_p2;
wire   [0:0] and_ln102_1567_fu_789_p2;
wire   [3:0] select_ln117_1374_fu_804_p3;
wire   [0:0] or_ln117_1278_fu_811_p2;
wire   [3:0] select_ln117_1375_fu_816_p3;
wire   [0:0] or_ln117_1279_fu_823_p2;
wire   [0:0] and_ln102_1568_fu_794_p2;
wire   [3:0] select_ln117_1376_fu_827_p3;
wire   [0:0] or_ln117_1280_fu_835_p2;
wire   [3:0] select_ln117_1377_fu_841_p3;
wire   [3:0] select_ln117_1378_fu_855_p3;
wire   [0:0] xor_ln104_679_fu_871_p2;
wire   [0:0] xor_ln104_680_fu_885_p2;
wire   [0:0] xor_ln104_684_fu_895_p2;
wire   [0:0] and_ln102_1569_fu_910_p2;
wire   [0:0] xor_ln104_685_fu_900_p2;
wire   [0:0] and_ln102_1572_fu_924_p2;
wire   [0:0] and_ln102_1570_fu_915_p2;
wire   [0:0] or_ln117_1282_fu_934_p2;
wire   [3:0] select_ln117_1380_fu_939_p3;
wire   [0:0] and_ln102_1571_fu_920_p2;
wire   [4:0] zext_ln117_155_fu_946_p1;
wire   [0:0] or_ln117_1283_fu_950_p2;
wire   [4:0] select_ln117_1381_fu_955_p3;
wire   [0:0] or_ln117_1284_fu_962_p2;
wire   [0:0] and_ln102_1573_fu_929_p2;
wire   [4:0] select_ln117_1382_fu_966_p3;
wire   [0:0] or_ln117_1285_fu_974_p2;
wire   [4:0] select_ln117_1383_fu_980_p3;
wire   [4:0] select_ln117_1384_fu_992_p3;
wire   [0:0] xor_ln104_686_fu_1018_p2;
wire   [0:0] and_ln102_1575_fu_1031_p2;
wire   [0:0] and_ln102_1557_fu_1023_p2;
wire   [0:0] and_ln102_1574_fu_1027_p2;
wire   [0:0] or_ln117_1287_fu_1046_p2;
wire   [0:0] and_ln102_1576_fu_1036_p2;
wire   [4:0] select_ln117_1386_fu_1051_p3;
wire   [0:0] or_ln117_1289_fu_1058_p2;
wire   [4:0] select_ln117_1387_fu_1063_p3;
wire   [0:0] and_ln102_1577_fu_1041_p2;
wire   [4:0] select_ln117_1388_fu_1070_p3;
wire   [0:0] or_ln117_1291_fu_1078_p2;
wire   [4:0] select_ln117_1389_fu_1083_p3;
wire   [4:0] select_ln117_1390_fu_1095_p3;
wire   [0:0] xor_ln104_687_fu_1111_p2;
wire   [0:0] and_ln102_1578_fu_1120_p2;
wire   [0:0] and_ln102_1558_fu_1116_p2;
wire   [0:0] and_ln102_1579_fu_1125_p2;
wire   [0:0] or_ln117_1293_fu_1135_p2;
wire   [0:0] or_ln117_1294_fu_1140_p2;
wire   [0:0] and_ln102_1580_fu_1130_p2;
wire   [4:0] select_ln117_1392_fu_1144_p3;
wire   [0:0] or_ln117_1295_fu_1151_p2;
wire   [4:0] select_ln117_1393_fu_1157_p3;
wire   [4:0] select_ln117_1394_fu_1171_p3;
wire   [0:0] xor_ln104_688_fu_1187_p2;
wire   [0:0] and_ln102_1581_fu_1192_p2;
wire   [0:0] and_ln102_1582_fu_1197_p2;
wire   [0:0] or_ln117_1297_fu_1202_p2;
wire   [11:0] agg_result_fu_1214_p65;
wire   [4:0] agg_result_fu_1214_p66;
wire   [11:0] agg_result_fu_1214_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
wire   [4:0] agg_result_fu_1214_p1;
wire   [4:0] agg_result_fu_1214_p3;
wire   [4:0] agg_result_fu_1214_p5;
wire   [4:0] agg_result_fu_1214_p7;
wire   [4:0] agg_result_fu_1214_p9;
wire   [4:0] agg_result_fu_1214_p11;
wire   [4:0] agg_result_fu_1214_p13;
wire   [4:0] agg_result_fu_1214_p15;
wire   [4:0] agg_result_fu_1214_p17;
wire   [4:0] agg_result_fu_1214_p19;
wire   [4:0] agg_result_fu_1214_p21;
wire   [4:0] agg_result_fu_1214_p23;
wire   [4:0] agg_result_fu_1214_p25;
wire   [4:0] agg_result_fu_1214_p27;
wire   [4:0] agg_result_fu_1214_p29;
wire   [4:0] agg_result_fu_1214_p31;
wire  signed [4:0] agg_result_fu_1214_p33;
wire  signed [4:0] agg_result_fu_1214_p35;
wire  signed [4:0] agg_result_fu_1214_p37;
wire  signed [4:0] agg_result_fu_1214_p39;
wire  signed [4:0] agg_result_fu_1214_p41;
wire  signed [4:0] agg_result_fu_1214_p43;
wire  signed [4:0] agg_result_fu_1214_p45;
wire  signed [4:0] agg_result_fu_1214_p47;
wire  signed [4:0] agg_result_fu_1214_p49;
wire  signed [4:0] agg_result_fu_1214_p51;
wire  signed [4:0] agg_result_fu_1214_p53;
wire  signed [4:0] agg_result_fu_1214_p55;
wire  signed [4:0] agg_result_fu_1214_p57;
wire  signed [4:0] agg_result_fu_1214_p59;
wire  signed [4:0] agg_result_fu_1214_p61;
wire  signed [4:0] agg_result_fu_1214_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_U175(
    .din0(12'd2035),
    .din1(12'd1560),
    .din2(12'd937),
    .din3(12'd1625),
    .din4(12'd1643),
    .din5(12'd1072),
    .din6(12'd869),
    .din7(12'd4077),
    .din8(12'd1320),
    .din9(12'd438),
    .din10(12'd624),
    .din11(12'd4067),
    .din12(12'd571),
    .din13(12'd4025),
    .din14(12'd3974),
    .din15(12'd3647),
    .din16(12'd901),
    .din17(12'd78),
    .din18(12'd3642),
    .din19(12'd200),
    .din20(12'd76),
    .din21(12'd633),
    .din22(12'd3922),
    .din23(12'd3585),
    .din24(12'd3476),
    .din25(12'd3688),
    .din26(12'd507),
    .din27(12'd3740),
    .din28(12'd4060),
    .din29(12'd3763),
    .din30(12'd3720),
    .din31(12'd3511),
    .def(agg_result_fu_1214_p65),
    .sel(agg_result_fu_1214_p66),
    .dout(agg_result_fu_1214_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1546_reg_1603 <= and_ln102_1546_fu_747_p2;
        and_ln102_1547_reg_1540 <= and_ln102_1547_fu_564_p2;
        and_ln102_1548_reg_1575 <= and_ln102_1548_fu_615_p2;
        and_ln102_1549_reg_1615 <= and_ln102_1549_fu_761_p2;
        and_ln102_1550_reg_1642 <= and_ln102_1550_fu_881_p2;
        and_ln102_1550_reg_1642_pp0_iter5_reg <= and_ln102_1550_reg_1642;
        and_ln102_1551_reg_1552 <= and_ln102_1551_fu_578_p2;
        and_ln102_1552_reg_1558 <= and_ln102_1552_fu_588_p2;
        and_ln102_1553_reg_1587 <= and_ln102_1553_fu_634_p2;
        and_ln102_1555_reg_1621 <= and_ln102_1555_fu_775_p2;
        and_ln102_1556_reg_1655 <= and_ln102_1556_fu_905_p2;
        and_ln102_reg_1524 <= and_ln102_fu_548_p2;
        and_ln102_reg_1524_pp0_iter1_reg <= and_ln102_reg_1524;
        and_ln102_reg_1524_pp0_iter2_reg <= and_ln102_reg_1524_pp0_iter1_reg;
        and_ln104_265_reg_1609 <= and_ln104_265_fu_756_p2;
        and_ln104_266_reg_1547 <= and_ln104_266_fu_573_p2;
        and_ln104_267_reg_1581 <= and_ln104_267_fu_624_p2;
        and_ln104_267_reg_1581_pp0_iter3_reg <= and_ln104_267_reg_1581;
        and_ln104_268_reg_1637 <= and_ln104_268_fu_876_p2;
        and_ln104_269_reg_1649 <= and_ln104_269_fu_890_p2;
        and_ln104_269_reg_1649_pp0_iter5_reg <= and_ln104_269_reg_1649;
        and_ln104_269_reg_1649_pp0_iter6_reg <= and_ln104_269_reg_1649_pp0_iter5_reg;
        and_ln104_reg_1534 <= and_ln104_fu_559_p2;
        icmp_ln86_1414_reg_1361 <= icmp_ln86_1414_fu_368_p2;
        icmp_ln86_1415_reg_1366 <= icmp_ln86_1415_fu_374_p2;
        icmp_ln86_1415_reg_1366_pp0_iter1_reg <= icmp_ln86_1415_reg_1366;
        icmp_ln86_1415_reg_1366_pp0_iter2_reg <= icmp_ln86_1415_reg_1366_pp0_iter1_reg;
        icmp_ln86_1416_reg_1372 <= icmp_ln86_1416_fu_380_p2;
        icmp_ln86_1417_reg_1378 <= icmp_ln86_1417_fu_386_p2;
        icmp_ln86_1417_reg_1378_pp0_iter1_reg <= icmp_ln86_1417_reg_1378;
        icmp_ln86_1418_reg_1384 <= icmp_ln86_1418_fu_392_p2;
        icmp_ln86_1418_reg_1384_pp0_iter1_reg <= icmp_ln86_1418_reg_1384;
        icmp_ln86_1418_reg_1384_pp0_iter2_reg <= icmp_ln86_1418_reg_1384_pp0_iter1_reg;
        icmp_ln86_1418_reg_1384_pp0_iter3_reg <= icmp_ln86_1418_reg_1384_pp0_iter2_reg;
        icmp_ln86_1419_reg_1390 <= icmp_ln86_1419_fu_398_p2;
        icmp_ln86_1419_reg_1390_pp0_iter1_reg <= icmp_ln86_1419_reg_1390;
        icmp_ln86_1419_reg_1390_pp0_iter2_reg <= icmp_ln86_1419_reg_1390_pp0_iter1_reg;
        icmp_ln86_1419_reg_1390_pp0_iter3_reg <= icmp_ln86_1419_reg_1390_pp0_iter2_reg;
        icmp_ln86_1420_reg_1396 <= icmp_ln86_1420_fu_404_p2;
        icmp_ln86_1421_reg_1402 <= icmp_ln86_1421_fu_410_p2;
        icmp_ln86_1421_reg_1402_pp0_iter1_reg <= icmp_ln86_1421_reg_1402;
        icmp_ln86_1422_reg_1408 <= icmp_ln86_1422_fu_416_p2;
        icmp_ln86_1422_reg_1408_pp0_iter1_reg <= icmp_ln86_1422_reg_1408;
        icmp_ln86_1422_reg_1408_pp0_iter2_reg <= icmp_ln86_1422_reg_1408_pp0_iter1_reg;
        icmp_ln86_1423_reg_1414 <= icmp_ln86_1423_fu_422_p2;
        icmp_ln86_1423_reg_1414_pp0_iter1_reg <= icmp_ln86_1423_reg_1414;
        icmp_ln86_1423_reg_1414_pp0_iter2_reg <= icmp_ln86_1423_reg_1414_pp0_iter1_reg;
        icmp_ln86_1423_reg_1414_pp0_iter3_reg <= icmp_ln86_1423_reg_1414_pp0_iter2_reg;
        icmp_ln86_1424_reg_1420 <= icmp_ln86_1424_fu_428_p2;
        icmp_ln86_1424_reg_1420_pp0_iter1_reg <= icmp_ln86_1424_reg_1420;
        icmp_ln86_1424_reg_1420_pp0_iter2_reg <= icmp_ln86_1424_reg_1420_pp0_iter1_reg;
        icmp_ln86_1424_reg_1420_pp0_iter3_reg <= icmp_ln86_1424_reg_1420_pp0_iter2_reg;
        icmp_ln86_1425_reg_1426 <= icmp_ln86_1425_fu_434_p2;
        icmp_ln86_1425_reg_1426_pp0_iter1_reg <= icmp_ln86_1425_reg_1426;
        icmp_ln86_1425_reg_1426_pp0_iter2_reg <= icmp_ln86_1425_reg_1426_pp0_iter1_reg;
        icmp_ln86_1425_reg_1426_pp0_iter3_reg <= icmp_ln86_1425_reg_1426_pp0_iter2_reg;
        icmp_ln86_1425_reg_1426_pp0_iter4_reg <= icmp_ln86_1425_reg_1426_pp0_iter3_reg;
        icmp_ln86_1426_reg_1432 <= icmp_ln86_1426_fu_440_p2;
        icmp_ln86_1426_reg_1432_pp0_iter1_reg <= icmp_ln86_1426_reg_1432;
        icmp_ln86_1426_reg_1432_pp0_iter2_reg <= icmp_ln86_1426_reg_1432_pp0_iter1_reg;
        icmp_ln86_1426_reg_1432_pp0_iter3_reg <= icmp_ln86_1426_reg_1432_pp0_iter2_reg;
        icmp_ln86_1426_reg_1432_pp0_iter4_reg <= icmp_ln86_1426_reg_1432_pp0_iter3_reg;
        icmp_ln86_1426_reg_1432_pp0_iter5_reg <= icmp_ln86_1426_reg_1432_pp0_iter4_reg;
        icmp_ln86_1427_reg_1438 <= icmp_ln86_1427_fu_446_p2;
        icmp_ln86_1427_reg_1438_pp0_iter1_reg <= icmp_ln86_1427_reg_1438;
        icmp_ln86_1427_reg_1438_pp0_iter2_reg <= icmp_ln86_1427_reg_1438_pp0_iter1_reg;
        icmp_ln86_1427_reg_1438_pp0_iter3_reg <= icmp_ln86_1427_reg_1438_pp0_iter2_reg;
        icmp_ln86_1427_reg_1438_pp0_iter4_reg <= icmp_ln86_1427_reg_1438_pp0_iter3_reg;
        icmp_ln86_1427_reg_1438_pp0_iter5_reg <= icmp_ln86_1427_reg_1438_pp0_iter4_reg;
        icmp_ln86_1427_reg_1438_pp0_iter6_reg <= icmp_ln86_1427_reg_1438_pp0_iter5_reg;
        icmp_ln86_1428_reg_1444 <= icmp_ln86_1428_fu_452_p2;
        icmp_ln86_1428_reg_1444_pp0_iter1_reg <= icmp_ln86_1428_reg_1444;
        icmp_ln86_1429_reg_1449 <= icmp_ln86_1429_fu_458_p2;
        icmp_ln86_1430_reg_1454 <= icmp_ln86_1430_fu_464_p2;
        icmp_ln86_1430_reg_1454_pp0_iter1_reg <= icmp_ln86_1430_reg_1454;
        icmp_ln86_1431_reg_1459 <= icmp_ln86_1431_fu_470_p2;
        icmp_ln86_1431_reg_1459_pp0_iter1_reg <= icmp_ln86_1431_reg_1459;
        icmp_ln86_1432_reg_1464 <= icmp_ln86_1432_fu_476_p2;
        icmp_ln86_1432_reg_1464_pp0_iter1_reg <= icmp_ln86_1432_reg_1464;
        icmp_ln86_1432_reg_1464_pp0_iter2_reg <= icmp_ln86_1432_reg_1464_pp0_iter1_reg;
        icmp_ln86_1433_reg_1469 <= icmp_ln86_1433_fu_482_p2;
        icmp_ln86_1433_reg_1469_pp0_iter1_reg <= icmp_ln86_1433_reg_1469;
        icmp_ln86_1433_reg_1469_pp0_iter2_reg <= icmp_ln86_1433_reg_1469_pp0_iter1_reg;
        icmp_ln86_1434_reg_1474 <= icmp_ln86_1434_fu_488_p2;
        icmp_ln86_1434_reg_1474_pp0_iter1_reg <= icmp_ln86_1434_reg_1474;
        icmp_ln86_1434_reg_1474_pp0_iter2_reg <= icmp_ln86_1434_reg_1474_pp0_iter1_reg;
        icmp_ln86_1435_reg_1479 <= icmp_ln86_1435_fu_494_p2;
        icmp_ln86_1435_reg_1479_pp0_iter1_reg <= icmp_ln86_1435_reg_1479;
        icmp_ln86_1435_reg_1479_pp0_iter2_reg <= icmp_ln86_1435_reg_1479_pp0_iter1_reg;
        icmp_ln86_1435_reg_1479_pp0_iter3_reg <= icmp_ln86_1435_reg_1479_pp0_iter2_reg;
        icmp_ln86_1436_reg_1484 <= icmp_ln86_1436_fu_500_p2;
        icmp_ln86_1436_reg_1484_pp0_iter1_reg <= icmp_ln86_1436_reg_1484;
        icmp_ln86_1436_reg_1484_pp0_iter2_reg <= icmp_ln86_1436_reg_1484_pp0_iter1_reg;
        icmp_ln86_1436_reg_1484_pp0_iter3_reg <= icmp_ln86_1436_reg_1484_pp0_iter2_reg;
        icmp_ln86_1437_reg_1489 <= icmp_ln86_1437_fu_506_p2;
        icmp_ln86_1437_reg_1489_pp0_iter1_reg <= icmp_ln86_1437_reg_1489;
        icmp_ln86_1437_reg_1489_pp0_iter2_reg <= icmp_ln86_1437_reg_1489_pp0_iter1_reg;
        icmp_ln86_1437_reg_1489_pp0_iter3_reg <= icmp_ln86_1437_reg_1489_pp0_iter2_reg;
        icmp_ln86_1438_reg_1494 <= icmp_ln86_1438_fu_512_p2;
        icmp_ln86_1438_reg_1494_pp0_iter1_reg <= icmp_ln86_1438_reg_1494;
        icmp_ln86_1438_reg_1494_pp0_iter2_reg <= icmp_ln86_1438_reg_1494_pp0_iter1_reg;
        icmp_ln86_1438_reg_1494_pp0_iter3_reg <= icmp_ln86_1438_reg_1494_pp0_iter2_reg;
        icmp_ln86_1438_reg_1494_pp0_iter4_reg <= icmp_ln86_1438_reg_1494_pp0_iter3_reg;
        icmp_ln86_1439_reg_1499 <= icmp_ln86_1439_fu_518_p2;
        icmp_ln86_1439_reg_1499_pp0_iter1_reg <= icmp_ln86_1439_reg_1499;
        icmp_ln86_1439_reg_1499_pp0_iter2_reg <= icmp_ln86_1439_reg_1499_pp0_iter1_reg;
        icmp_ln86_1439_reg_1499_pp0_iter3_reg <= icmp_ln86_1439_reg_1499_pp0_iter2_reg;
        icmp_ln86_1439_reg_1499_pp0_iter4_reg <= icmp_ln86_1439_reg_1499_pp0_iter3_reg;
        icmp_ln86_1440_reg_1504 <= icmp_ln86_1440_fu_524_p2;
        icmp_ln86_1440_reg_1504_pp0_iter1_reg <= icmp_ln86_1440_reg_1504;
        icmp_ln86_1440_reg_1504_pp0_iter2_reg <= icmp_ln86_1440_reg_1504_pp0_iter1_reg;
        icmp_ln86_1440_reg_1504_pp0_iter3_reg <= icmp_ln86_1440_reg_1504_pp0_iter2_reg;
        icmp_ln86_1440_reg_1504_pp0_iter4_reg <= icmp_ln86_1440_reg_1504_pp0_iter3_reg;
        icmp_ln86_1441_reg_1509 <= icmp_ln86_1441_fu_530_p2;
        icmp_ln86_1441_reg_1509_pp0_iter1_reg <= icmp_ln86_1441_reg_1509;
        icmp_ln86_1441_reg_1509_pp0_iter2_reg <= icmp_ln86_1441_reg_1509_pp0_iter1_reg;
        icmp_ln86_1441_reg_1509_pp0_iter3_reg <= icmp_ln86_1441_reg_1509_pp0_iter2_reg;
        icmp_ln86_1441_reg_1509_pp0_iter4_reg <= icmp_ln86_1441_reg_1509_pp0_iter3_reg;
        icmp_ln86_1441_reg_1509_pp0_iter5_reg <= icmp_ln86_1441_reg_1509_pp0_iter4_reg;
        icmp_ln86_1442_reg_1514 <= icmp_ln86_1442_fu_536_p2;
        icmp_ln86_1442_reg_1514_pp0_iter1_reg <= icmp_ln86_1442_reg_1514;
        icmp_ln86_1442_reg_1514_pp0_iter2_reg <= icmp_ln86_1442_reg_1514_pp0_iter1_reg;
        icmp_ln86_1442_reg_1514_pp0_iter3_reg <= icmp_ln86_1442_reg_1514_pp0_iter2_reg;
        icmp_ln86_1442_reg_1514_pp0_iter4_reg <= icmp_ln86_1442_reg_1514_pp0_iter3_reg;
        icmp_ln86_1442_reg_1514_pp0_iter5_reg <= icmp_ln86_1442_reg_1514_pp0_iter4_reg;
        icmp_ln86_1443_reg_1519 <= icmp_ln86_1443_fu_542_p2;
        icmp_ln86_1443_reg_1519_pp0_iter1_reg <= icmp_ln86_1443_reg_1519;
        icmp_ln86_1443_reg_1519_pp0_iter2_reg <= icmp_ln86_1443_reg_1519_pp0_iter1_reg;
        icmp_ln86_1443_reg_1519_pp0_iter3_reg <= icmp_ln86_1443_reg_1519_pp0_iter2_reg;
        icmp_ln86_1443_reg_1519_pp0_iter4_reg <= icmp_ln86_1443_reg_1519_pp0_iter3_reg;
        icmp_ln86_1443_reg_1519_pp0_iter5_reg <= icmp_ln86_1443_reg_1519_pp0_iter4_reg;
        icmp_ln86_1443_reg_1519_pp0_iter6_reg <= icmp_ln86_1443_reg_1519_pp0_iter5_reg;
        icmp_ln86_reg_1350 <= icmp_ln86_fu_362_p2;
        icmp_ln86_reg_1350_pp0_iter1_reg <= icmp_ln86_reg_1350;
        icmp_ln86_reg_1350_pp0_iter2_reg <= icmp_ln86_reg_1350_pp0_iter1_reg;
        icmp_ln86_reg_1350_pp0_iter3_reg <= icmp_ln86_reg_1350_pp0_iter2_reg;
        or_ln117_1277_reg_1597 <= or_ln117_1277_fu_742_p2;
        or_ln117_1281_reg_1627 <= or_ln117_1281_fu_849_p2;
        or_ln117_1286_reg_1660 <= or_ln117_1286_fu_988_p2;
        or_ln117_1288_reg_1670 <= or_ln117_1288_fu_1008_p2;
        or_ln117_1290_reg_1676 <= or_ln117_1290_fu_1014_p2;
        or_ln117_1290_reg_1676_pp0_iter5_reg <= or_ln117_1290_reg_1676;
        or_ln117_1292_reg_1684 <= or_ln117_1292_fu_1090_p2;
        or_ln117_1296_reg_1694 <= or_ln117_1296_fu_1165_p2;
        or_ln117_reg_1564 <= or_ln117_fu_604_p2;
        select_ln117_1373_reg_1592 <= select_ln117_1373_fu_735_p3;
        select_ln117_1379_reg_1632 <= select_ln117_1379_fu_863_p3;
        select_ln117_1385_reg_1665 <= select_ln117_1385_fu_1000_p3;
        select_ln117_1391_reg_1689 <= select_ln117_1391_fu_1103_p3;
        select_ln117_1395_reg_1699 <= select_ln117_1395_fu_1179_p3;
        xor_ln104_reg_1569 <= xor_ln104_fu_610_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1214_p65 = 'bx;

assign agg_result_fu_1214_p66 = ((or_ln117_1297_fu_1202_p2[0:0] == 1'b1) ? select_ln117_1395_reg_1699 : 5'd31);

assign and_ln102_1546_fu_747_p2 = (xor_ln104_reg_1569 & icmp_ln86_1415_reg_1366_pp0_iter2_reg);

assign and_ln102_1547_fu_564_p2 = (icmp_ln86_1416_reg_1372 & and_ln102_reg_1524);

assign and_ln102_1548_fu_615_p2 = (icmp_ln86_1417_reg_1378_pp0_iter1_reg & and_ln104_reg_1534);

assign and_ln102_1549_fu_761_p2 = (icmp_ln86_1418_reg_1384_pp0_iter2_reg & and_ln102_1546_fu_747_p2);

assign and_ln102_1550_fu_881_p2 = (icmp_ln86_1419_reg_1390_pp0_iter3_reg & and_ln104_265_reg_1609);

assign and_ln102_1551_fu_578_p2 = (icmp_ln86_1420_reg_1396 & and_ln102_1547_fu_564_p2);

assign and_ln102_1552_fu_588_p2 = (icmp_ln86_1421_reg_1402 & and_ln104_266_fu_573_p2);

assign and_ln102_1553_fu_634_p2 = (icmp_ln86_1422_reg_1408_pp0_iter1_reg & and_ln102_1548_fu_615_p2);

assign and_ln102_1554_fu_771_p2 = (icmp_ln86_1423_reg_1414_pp0_iter2_reg & and_ln104_267_reg_1581);

assign and_ln102_1555_fu_775_p2 = (icmp_ln86_1424_reg_1420_pp0_iter2_reg & and_ln102_1549_fu_761_p2);

assign and_ln102_1556_fu_905_p2 = (icmp_ln86_1425_reg_1426_pp0_iter3_reg & and_ln104_268_fu_876_p2);

assign and_ln102_1557_fu_1023_p2 = (icmp_ln86_1426_reg_1432_pp0_iter4_reg & and_ln102_1550_reg_1642);

assign and_ln102_1558_fu_1116_p2 = (icmp_ln86_1427_reg_1438_pp0_iter5_reg & and_ln104_269_reg_1649_pp0_iter5_reg);

assign and_ln102_1559_fu_639_p2 = (icmp_ln86_1428_reg_1444_pp0_iter1_reg & and_ln102_1551_reg_1552);

assign and_ln102_1560_fu_593_p2 = (xor_ln104_681_fu_583_p2 & icmp_ln86_1429_reg_1449);

assign and_ln102_1561_fu_598_p2 = (and_ln102_1560_fu_593_p2 & and_ln102_1547_fu_564_p2);

assign and_ln102_1562_fu_643_p2 = (icmp_ln86_1430_reg_1454_pp0_iter1_reg & and_ln102_1552_reg_1558);

assign and_ln102_1563_fu_647_p2 = (xor_ln104_682_fu_629_p2 & icmp_ln86_1431_reg_1459_pp0_iter1_reg);

assign and_ln102_1564_fu_652_p2 = (and_ln104_266_reg_1547 & and_ln102_1563_fu_647_p2);

assign and_ln102_1565_fu_780_p2 = (icmp_ln86_1432_reg_1464_pp0_iter2_reg & and_ln102_1553_reg_1587);

assign and_ln102_1566_fu_784_p2 = (xor_ln104_683_fu_766_p2 & icmp_ln86_1433_reg_1469_pp0_iter2_reg);

assign and_ln102_1567_fu_789_p2 = (and_ln102_1566_fu_784_p2 & and_ln102_1548_reg_1575);

assign and_ln102_1568_fu_794_p2 = (icmp_ln86_1434_reg_1474_pp0_iter2_reg & and_ln102_1554_fu_771_p2);

assign and_ln102_1569_fu_910_p2 = (xor_ln104_684_fu_895_p2 & icmp_ln86_1435_reg_1479_pp0_iter3_reg);

assign and_ln102_1570_fu_915_p2 = (and_ln104_267_reg_1581_pp0_iter3_reg & and_ln102_1569_fu_910_p2);

assign and_ln102_1571_fu_920_p2 = (icmp_ln86_1436_reg_1484_pp0_iter3_reg & and_ln102_1555_reg_1621);

assign and_ln102_1572_fu_924_p2 = (xor_ln104_685_fu_900_p2 & icmp_ln86_1437_reg_1489_pp0_iter3_reg);

assign and_ln102_1573_fu_929_p2 = (and_ln102_1572_fu_924_p2 & and_ln102_1549_reg_1615);

assign and_ln102_1574_fu_1027_p2 = (icmp_ln86_1438_reg_1494_pp0_iter4_reg & and_ln102_1556_reg_1655);

assign and_ln102_1575_fu_1031_p2 = (xor_ln104_686_fu_1018_p2 & icmp_ln86_1439_reg_1499_pp0_iter4_reg);

assign and_ln102_1576_fu_1036_p2 = (and_ln104_268_reg_1637 & and_ln102_1575_fu_1031_p2);

assign and_ln102_1577_fu_1041_p2 = (icmp_ln86_1440_reg_1504_pp0_iter4_reg & and_ln102_1557_fu_1023_p2);

assign and_ln102_1578_fu_1120_p2 = (xor_ln104_687_fu_1111_p2 & icmp_ln86_1441_reg_1509_pp0_iter5_reg);

assign and_ln102_1579_fu_1125_p2 = (and_ln102_1578_fu_1120_p2 & and_ln102_1550_reg_1642_pp0_iter5_reg);

assign and_ln102_1580_fu_1130_p2 = (icmp_ln86_1442_reg_1514_pp0_iter5_reg & and_ln102_1558_fu_1116_p2);

assign and_ln102_1581_fu_1192_p2 = (xor_ln104_688_fu_1187_p2 & icmp_ln86_1443_reg_1519_pp0_iter6_reg);

assign and_ln102_1582_fu_1197_p2 = (and_ln104_269_reg_1649_pp0_iter6_reg & and_ln102_1581_fu_1192_p2);

assign and_ln102_fu_548_p2 = (icmp_ln86_fu_362_p2 & icmp_ln86_1414_fu_368_p2);

assign and_ln104_265_fu_756_p2 = (xor_ln104_reg_1569 & xor_ln104_676_fu_751_p2);

assign and_ln104_266_fu_573_p2 = (xor_ln104_677_fu_568_p2 & and_ln102_reg_1524);

assign and_ln104_267_fu_624_p2 = (xor_ln104_678_fu_619_p2 & and_ln104_reg_1534);

assign and_ln104_268_fu_876_p2 = (xor_ln104_679_fu_871_p2 & and_ln102_1546_reg_1603);

assign and_ln104_269_fu_890_p2 = (xor_ln104_680_fu_885_p2 & and_ln104_265_reg_1609);

assign and_ln104_fu_559_p2 = (xor_ln104_675_fu_554_p2 & icmp_ln86_reg_1350);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1214_p67;

assign icmp_ln86_1414_fu_368_p2 = (($signed(p_read16_int_reg) < $signed(18'd44545)) ? 1'b1 : 1'b0);

assign icmp_ln86_1415_fu_374_p2 = (($signed(p_read2_int_reg) < $signed(18'd77633)) ? 1'b1 : 1'b0);

assign icmp_ln86_1416_fu_380_p2 = (($signed(p_read4_int_reg) < $signed(18'd8456)) ? 1'b1 : 1'b0);

assign icmp_ln86_1417_fu_386_p2 = (($signed(p_read1_int_reg) < $signed(18'd35488)) ? 1'b1 : 1'b0);

assign icmp_ln86_1418_fu_392_p2 = (($signed(p_read1_int_reg) < $signed(18'd44750)) ? 1'b1 : 1'b0);

assign icmp_ln86_1419_fu_398_p2 = (($signed(p_read7_int_reg) < $signed(18'd698)) ? 1'b1 : 1'b0);

assign icmp_ln86_1420_fu_404_p2 = (($signed(p_read5_int_reg) < $signed(18'd1680)) ? 1'b1 : 1'b0);

assign icmp_ln86_1421_fu_410_p2 = (($signed(p_read1_int_reg) < $signed(18'd59083)) ? 1'b1 : 1'b0);

assign icmp_ln86_1422_fu_416_p2 = (($signed(p_read12_int_reg) < $signed(18'd442)) ? 1'b1 : 1'b0);

assign icmp_ln86_1423_fu_422_p2 = (($signed(p_read12_int_reg) < $signed(18'd430)) ? 1'b1 : 1'b0);

assign icmp_ln86_1424_fu_428_p2 = (($signed(p_read5_int_reg) < $signed(18'd5009)) ? 1'b1 : 1'b0);

assign icmp_ln86_1425_fu_434_p2 = (($signed(p_read16_int_reg) < $signed(18'd52737)) ? 1'b1 : 1'b0);

assign icmp_ln86_1426_fu_440_p2 = (($signed(p_read5_int_reg) < $signed(18'd9307)) ? 1'b1 : 1'b0);

assign icmp_ln86_1427_fu_446_p2 = (($signed(p_read6_int_reg) < $signed(18'd6231)) ? 1'b1 : 1'b0);

assign icmp_ln86_1428_fu_452_p2 = (($signed(p_read1_int_reg) < $signed(18'd104339)) ? 1'b1 : 1'b0);

assign icmp_ln86_1429_fu_458_p2 = (($signed(p_read11_int_reg) < $signed(18'd7)) ? 1'b1 : 1'b0);

assign icmp_ln86_1430_fu_464_p2 = (($signed(p_read12_int_reg) < $signed(18'd455)) ? 1'b1 : 1'b0);

assign icmp_ln86_1431_fu_470_p2 = (($signed(p_read12_int_reg) < $signed(18'd449)) ? 1'b1 : 1'b0);

assign icmp_ln86_1432_fu_476_p2 = (($signed(p_read16_int_reg) < $signed(18'd58881)) ? 1'b1 : 1'b0);

assign icmp_ln86_1433_fu_482_p2 = (($signed(p_read16_int_reg) < $signed(18'd54785)) ? 1'b1 : 1'b0);

assign icmp_ln86_1434_fu_488_p2 = (($signed(p_read16_int_reg) < $signed(18'd51713)) ? 1'b1 : 1'b0);

assign icmp_ln86_1435_fu_494_p2 = (($signed(p_read14_int_reg) < $signed(18'd132)) ? 1'b1 : 1'b0);

assign icmp_ln86_1436_fu_500_p2 = (($signed(p_read16_int_reg) < $signed(18'd61953)) ? 1'b1 : 1'b0);

assign icmp_ln86_1437_fu_506_p2 = (($signed(p_read13_int_reg) < $signed(18'd94)) ? 1'b1 : 1'b0);

assign icmp_ln86_1438_fu_512_p2 = (($signed(p_read8_int_reg) < $signed(18'd259805)) ? 1'b1 : 1'b0);

assign icmp_ln86_1439_fu_518_p2 = (($signed(p_read12_int_reg) < $signed(18'd396)) ? 1'b1 : 1'b0);

assign icmp_ln86_1440_fu_524_p2 = (($signed(p_read10_int_reg) < $signed(18'd2610)) ? 1'b1 : 1'b0);

assign icmp_ln86_1441_fu_530_p2 = (($signed(p_read3_int_reg) < $signed(18'd71211)) ? 1'b1 : 1'b0);

assign icmp_ln86_1442_fu_536_p2 = (($signed(p_read9_int_reg) < $signed(18'd450)) ? 1'b1 : 1'b0);

assign icmp_ln86_1443_fu_542_p2 = (($signed(p_read15_int_reg) < $signed(18'd149869)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_362_p2 = (($signed(p_read2_int_reg) < $signed(18'd64580)) ? 1'b1 : 1'b0);

assign or_ln117_1273_fu_685_p2 = (and_ln102_1562_fu_643_p2 | and_ln102_1547_reg_1540);

assign or_ln117_1274_fu_697_p2 = (and_ln102_1552_reg_1558 | and_ln102_1547_reg_1540);

assign or_ln117_1275_fu_709_p2 = (or_ln117_1274_fu_697_p2 | and_ln102_1564_fu_652_p2);

assign or_ln117_1276_fu_799_p2 = (and_ln102_reg_1524_pp0_iter2_reg | and_ln102_1565_fu_780_p2);

assign or_ln117_1277_fu_742_p2 = (and_ln102_reg_1524_pp0_iter1_reg | and_ln102_1553_fu_634_p2);

assign or_ln117_1278_fu_811_p2 = (or_ln117_1277_reg_1597 | and_ln102_1567_fu_789_p2);

assign or_ln117_1279_fu_823_p2 = (and_ln102_reg_1524_pp0_iter2_reg | and_ln102_1548_reg_1575);

assign or_ln117_1280_fu_835_p2 = (or_ln117_1279_fu_823_p2 | and_ln102_1568_fu_794_p2);

assign or_ln117_1281_fu_849_p2 = (or_ln117_1279_fu_823_p2 | and_ln102_1554_fu_771_p2);

assign or_ln117_1282_fu_934_p2 = (or_ln117_1281_reg_1627 | and_ln102_1570_fu_915_p2);

assign or_ln117_1283_fu_950_p2 = (icmp_ln86_reg_1350_pp0_iter3_reg | and_ln102_1571_fu_920_p2);

assign or_ln117_1284_fu_962_p2 = (icmp_ln86_reg_1350_pp0_iter3_reg | and_ln102_1555_reg_1621);

assign or_ln117_1285_fu_974_p2 = (or_ln117_1284_fu_962_p2 | and_ln102_1573_fu_929_p2);

assign or_ln117_1286_fu_988_p2 = (icmp_ln86_reg_1350_pp0_iter3_reg | and_ln102_1549_reg_1615);

assign or_ln117_1287_fu_1046_p2 = (or_ln117_1286_reg_1660 | and_ln102_1574_fu_1027_p2);

assign or_ln117_1288_fu_1008_p2 = (or_ln117_1286_fu_988_p2 | and_ln102_1556_fu_905_p2);

assign or_ln117_1289_fu_1058_p2 = (or_ln117_1288_reg_1670 | and_ln102_1576_fu_1036_p2);

assign or_ln117_1290_fu_1014_p2 = (icmp_ln86_reg_1350_pp0_iter3_reg | and_ln102_1546_reg_1603);

assign or_ln117_1291_fu_1078_p2 = (or_ln117_1290_reg_1676 | and_ln102_1577_fu_1041_p2);

assign or_ln117_1292_fu_1090_p2 = (or_ln117_1290_reg_1676 | and_ln102_1557_fu_1023_p2);

assign or_ln117_1293_fu_1135_p2 = (or_ln117_1292_reg_1684 | and_ln102_1579_fu_1125_p2);

assign or_ln117_1294_fu_1140_p2 = (or_ln117_1290_reg_1676_pp0_iter5_reg | and_ln102_1550_reg_1642_pp0_iter5_reg);

assign or_ln117_1295_fu_1151_p2 = (or_ln117_1294_fu_1140_p2 | and_ln102_1580_fu_1130_p2);

assign or_ln117_1296_fu_1165_p2 = (or_ln117_1294_fu_1140_p2 | and_ln102_1558_fu_1116_p2);

assign or_ln117_1297_fu_1202_p2 = (or_ln117_1296_reg_1694 | and_ln102_1582_fu_1197_p2);

assign or_ln117_fu_604_p2 = (and_ln102_1561_fu_598_p2 | and_ln102_1551_fu_578_p2);

assign select_ln117_1368_fu_674_p3 = ((or_ln117_reg_1564[0:0] == 1'b1) ? select_ln117_fu_667_p3 : 2'd3);

assign select_ln117_1369_fu_690_p3 = ((and_ln102_1547_reg_1540[0:0] == 1'b1) ? zext_ln117_153_fu_681_p1 : 3'd4);

assign select_ln117_1370_fu_701_p3 = ((or_ln117_1273_fu_685_p2[0:0] == 1'b1) ? select_ln117_1369_fu_690_p3 : 3'd5);

assign select_ln117_1371_fu_715_p3 = ((or_ln117_1274_fu_697_p2[0:0] == 1'b1) ? select_ln117_1370_fu_701_p3 : 3'd6);

assign select_ln117_1372_fu_723_p3 = ((or_ln117_1275_fu_709_p2[0:0] == 1'b1) ? select_ln117_1371_fu_715_p3 : 3'd7);

assign select_ln117_1373_fu_735_p3 = ((and_ln102_reg_1524_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_154_fu_731_p1 : 4'd8);

assign select_ln117_1374_fu_804_p3 = ((or_ln117_1276_fu_799_p2[0:0] == 1'b1) ? select_ln117_1373_reg_1592 : 4'd9);

assign select_ln117_1375_fu_816_p3 = ((or_ln117_1277_reg_1597[0:0] == 1'b1) ? select_ln117_1374_fu_804_p3 : 4'd10);

assign select_ln117_1376_fu_827_p3 = ((or_ln117_1278_fu_811_p2[0:0] == 1'b1) ? select_ln117_1375_fu_816_p3 : 4'd11);

assign select_ln117_1377_fu_841_p3 = ((or_ln117_1279_fu_823_p2[0:0] == 1'b1) ? select_ln117_1376_fu_827_p3 : 4'd12);

assign select_ln117_1378_fu_855_p3 = ((or_ln117_1280_fu_835_p2[0:0] == 1'b1) ? select_ln117_1377_fu_841_p3 : 4'd13);

assign select_ln117_1379_fu_863_p3 = ((or_ln117_1281_fu_849_p2[0:0] == 1'b1) ? select_ln117_1378_fu_855_p3 : 4'd14);

assign select_ln117_1380_fu_939_p3 = ((or_ln117_1282_fu_934_p2[0:0] == 1'b1) ? select_ln117_1379_reg_1632 : 4'd15);

assign select_ln117_1381_fu_955_p3 = ((icmp_ln86_reg_1350_pp0_iter3_reg[0:0] == 1'b1) ? zext_ln117_155_fu_946_p1 : 5'd16);

assign select_ln117_1382_fu_966_p3 = ((or_ln117_1283_fu_950_p2[0:0] == 1'b1) ? select_ln117_1381_fu_955_p3 : 5'd17);

assign select_ln117_1383_fu_980_p3 = ((or_ln117_1284_fu_962_p2[0:0] == 1'b1) ? select_ln117_1382_fu_966_p3 : 5'd18);

assign select_ln117_1384_fu_992_p3 = ((or_ln117_1285_fu_974_p2[0:0] == 1'b1) ? select_ln117_1383_fu_980_p3 : 5'd19);

assign select_ln117_1385_fu_1000_p3 = ((or_ln117_1286_fu_988_p2[0:0] == 1'b1) ? select_ln117_1384_fu_992_p3 : 5'd20);

assign select_ln117_1386_fu_1051_p3 = ((or_ln117_1287_fu_1046_p2[0:0] == 1'b1) ? select_ln117_1385_reg_1665 : 5'd21);

assign select_ln117_1387_fu_1063_p3 = ((or_ln117_1288_reg_1670[0:0] == 1'b1) ? select_ln117_1386_fu_1051_p3 : 5'd22);

assign select_ln117_1388_fu_1070_p3 = ((or_ln117_1289_fu_1058_p2[0:0] == 1'b1) ? select_ln117_1387_fu_1063_p3 : 5'd23);

assign select_ln117_1389_fu_1083_p3 = ((or_ln117_1290_reg_1676[0:0] == 1'b1) ? select_ln117_1388_fu_1070_p3 : 5'd24);

assign select_ln117_1390_fu_1095_p3 = ((or_ln117_1291_fu_1078_p2[0:0] == 1'b1) ? select_ln117_1389_fu_1083_p3 : 5'd25);

assign select_ln117_1391_fu_1103_p3 = ((or_ln117_1292_fu_1090_p2[0:0] == 1'b1) ? select_ln117_1390_fu_1095_p3 : 5'd26);

assign select_ln117_1392_fu_1144_p3 = ((or_ln117_1293_fu_1135_p2[0:0] == 1'b1) ? select_ln117_1391_reg_1689 : 5'd27);

assign select_ln117_1393_fu_1157_p3 = ((or_ln117_1294_fu_1140_p2[0:0] == 1'b1) ? select_ln117_1392_fu_1144_p3 : 5'd28);

assign select_ln117_1394_fu_1171_p3 = ((or_ln117_1295_fu_1151_p2[0:0] == 1'b1) ? select_ln117_1393_fu_1157_p3 : 5'd29);

assign select_ln117_1395_fu_1179_p3 = ((or_ln117_1296_fu_1165_p2[0:0] == 1'b1) ? select_ln117_1394_fu_1171_p3 : 5'd30);

assign select_ln117_fu_667_p3 = ((and_ln102_1551_reg_1552[0:0] == 1'b1) ? zext_ln117_fu_663_p1 : 2'd2);

assign xor_ln104_675_fu_554_p2 = (icmp_ln86_1414_reg_1361 ^ 1'd1);

assign xor_ln104_676_fu_751_p2 = (icmp_ln86_1415_reg_1366_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_677_fu_568_p2 = (icmp_ln86_1416_reg_1372 ^ 1'd1);

assign xor_ln104_678_fu_619_p2 = (icmp_ln86_1417_reg_1378_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_679_fu_871_p2 = (icmp_ln86_1418_reg_1384_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_680_fu_885_p2 = (icmp_ln86_1419_reg_1390_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_681_fu_583_p2 = (icmp_ln86_1420_reg_1396 ^ 1'd1);

assign xor_ln104_682_fu_629_p2 = (icmp_ln86_1421_reg_1402_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_683_fu_766_p2 = (icmp_ln86_1422_reg_1408_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_684_fu_895_p2 = (icmp_ln86_1423_reg_1414_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_685_fu_900_p2 = (icmp_ln86_1424_reg_1420_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_686_fu_1018_p2 = (icmp_ln86_1425_reg_1426_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_687_fu_1111_p2 = (icmp_ln86_1426_reg_1432_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_688_fu_1187_p2 = (icmp_ln86_1427_reg_1438_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_610_p2 = (icmp_ln86_reg_1350_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_657_p2 = (1'd1 ^ and_ln102_1559_fu_639_p2);

assign zext_ln117_153_fu_681_p1 = select_ln117_1368_fu_674_p3;

assign zext_ln117_154_fu_731_p1 = select_ln117_1372_fu_723_p3;

assign zext_ln117_155_fu_946_p1 = select_ln117_1380_fu_939_p3;

assign zext_ln117_fu_663_p1 = xor_ln117_fu_657_p2;

endmodule //conifer_jettag_accelerator_decision_function_123
