19-2551; Rev 2; 8/08
  Low-Power, 16-Bit Analog-to-Digital Converters
                         with Parallel Interface
                            General Description                                                                                        Features
                                                                                                                                                       MAX1165/MAX1166
The MAX1165/MAX1166 16-bit, low-power, successive-               ♦ 16-Bit Wide (MAX1165) and Byte Wide (MAX1166)
approximation analog-to-digital converters (ADCs) fea-             Parallel Interface
ture automatic power-down, factory-trimmed internal              ♦ High Speed: 165ksps Sample Rate
clock, and a 16-bit wide (MAX1165) or byte wide                  ♦ Accurate: ±2.5 LSB INL, 16 Bit No Missing Codes
(MAX1166) parallel interface. The devices operate from
a single +4.75V to +5.25V analog supply and a +2.7V              ♦ 4.096V, 25ppm/°C Internal Reference
to +5.25V digital supply.                                        ♦ External Reference Range: +3.8V to +5.25V
The MAX1165/MAX1166 use an internal 4.096V refer-                ♦ Single +4.75V to +5.25V Analog Supply Voltage
ence or an external reference. The MAX1165/MAX1166               ♦ +2.7V to +5.25V Digital Supply Voltage
consume only 1.8mA at a sampling rate of 165ksps with            ♦ Low Supply Current
external reference and 2.7mA with internal reference.                1.8mA (External Reference)
AutoShutdown™ reduces supply current to 0.1mA at                     2.7mA (Internal Reference)
10ksps.                                                              0.1µA (10ksps, External Reference)
The MAX1165/MAX1166 are ideal for high-perfor-                   ♦ Small Footprint
mance, battery-powered, data-acquisition applications.               28-Pin TSSOP Package (16-Bit Wide)
Excellent dynamic performance and low power con-                     20-Pin TSSOP Package (Byte Wide)
sumption in a small package make the MAX1165/
MAX1166 ideal for circuits with demanding power con-
sumption and space requirements.
                                                                                                   Ordering Information
The 16-bit wide MAX1165 is available in a 28-pin                                                                           PIN-
                                                                       PART                      TEMP RANGE                                 INL
TSSOP package and the byte wide MAX1166 is avail-                                                                          PACKAGE
able in a 20-pin TSSOP package. Both devices are
                                                                 MAX1165ACUI                     0°C to +70°C              28 TSSOP          ±2
available in either the 0°C to +70°C commercial, or the
-40°C to +85°C extended temperature range.                       MAX1165BCUI                     0°C to +70°C              28 TSSOP          ±2
                                                                 MAX1165CCUI                     0°C to +70°C              28 TSSOP          ±4
AutoShutdown is a trademark of Maxim Integrated Products, Inc.   MAX1165AEUI                    -40°C to +85°C             28 TSSOP         ±2.5
                                                                 MAX1165BEUI                    -40°C to +85°C             28 TSSOP         ±2.5
                                                                 MAX1165CEUI                    -40°C to +85°C             28 TSSOP          ±4
                                       Applications
                                                                 Ordering Information continued at end of data sheet.
        Temperature Sensor/Monitor
        Industrial Process Control
        I/O Boards
                                                                                       Typical Operating Circuit
        Data-Acquisition Systems
        Cable/Harness Tester                                                               +5V ANALOG        +5V DIGITAL
        Accelerometer Measurements
                                                                                   0.1µF                                      0.1µF
        Digital Signal Processing
                                                                                                                               µP DATA
                                                                                                                               BUS
                                                                                                 AVDD             DVDD
                                                                    ANALOG INPUT           AIN                       D0–D15
Pin Configurations and Functional Diagram appear at end of
data sheet.
                                                                                                        MAX1165        EOC
                                                                                           R/C
                                                                                                                        REF
                                                                                           CS
                                                                                                                     REFADJ
                                                                                           RESET
                                                                                                           AGND DGND
                                                                                                                               0.1µF       4.7µF
                       ________________________________________________________________ Maxim Integrated Products                                  1
For pricing delivery, and ordering information please contact Maxim Direct at 1-888-629-4642,
or visit Maxim’s website at www.maxim-ic.com.


                  Low-Power, 16-Bit Analog-to-Digital Converter
                  with Parallel Interface
                  ABSOLUTE MAXIMUM RATINGS
MAX1165/MAX1166
                  AVDD to AGND .........................................................-0.3V to +6V      Continuous Power Dissipation (TA = +70°C)
                  DVDD to DGND ........................................-0.3V to (AVDD + 0.3V)               20-Pin TSSOP (derate 10.9mW/°C above+70°C) ........879mW
                  AGND to DGND.....................................................-0.3V to +0.3V           28-Pin TSSOP (derate 12.8mW/°C above +70°C) .....1026mW
                  AIN, REF, REFADJ to AGND....................-0.3V to (AVDD + 0.3V)                      Operating Temperature Ranges
                  CS, HBEN, R/C, RESET to DGND ............................-0.3V to +6V                     MAX116_ _CU_ ...................................................0°C to +70°C
                  Digital Output (D15–D0, EOC)                                                              MAX116_ _EU_ ................................................-40°C to +85°C
                    to DGND ..............................................-0.3V to (DVDD + 0.3V)          Storage Temperature Range .............................-65°C to +150°C
                  Maximum Continuous Current Into Any Pin ........................50mA                    Junction Temperature ......................................................+150°C
                                                                                                          Lead Temperature (soldering, 10s) .................................+300°C
                  Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
                  operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
                  absolute maximum rating conditions for extended periods may affect device reliability.
                  ELECTRICAL CHARACTERISTICS
                  (AVDD = DVDD = +5V, external reference = +4.096V, CREF = 4.7µF, CREFADJ = 0.1µF, TA = TMIN to TMAX, unless otherwise noted.
                  Typical values are at TA = +25°C.)
                                PARAMETER                         SYMBOL                               CONDITIONS                              MIN        TYP         MAX        UNITS
                   DC ACCURACY
                   Resolution                                          N                                                                        16                                 Bits
                                                                                                          MAX116_A                             -2.5                   +2.5
                                                                                TA = -40°C                MAX116_B                             -2.5                   +2.5
                                                                                                          MAX116_C                              -4                      +4
                                                                                                          MAX116_A                              -2                      +2
                   Relative Accuracy
                                                                     INL        TA = 0°C                  MAX116_B                              -2                      +2         LSB
                   (Note 1)
                                                                                                          MAX116_C                              -4                      +4
                                                                                                          MAX116_A                              -2                      +2
                                                                                TA = +85°C                MAX116_B                              -2                      +2
                                                                                                          MAX116_C                              -4                      +4
                                                                                                          No missing       MAX116_A             -1                      +2
                                                                                TA = -40°C                codes            MAX116_B             -1                      +2
                                                                                                          MAX116_C                              -2                      +2
                                                                                                          No missing       MAX116_A             -1                    +1.5
                   Differential Nonlinearity                         DNL        TA = 0°C                  codes            MAX116_B             -1                    +1.5         LSB
                                                                                                          MAX116_C                              -2                      +2
                                                                                                          No missing       MAX116_A             -1                      +1
                                                                                TA = +85°C                codes            MAX116_B             -1                    +1.5
                                                                                                          MAX116_C                              -2                      +2
                                                                                RMS noise, external reference, includes
                                                                                                                                                          0.65                  LSBRMS
                   Transition Noise                                             quantization noise
                                                                                Internal reference                                                         0.7                  LSBRMS
                   Offset Error                                                                                                                           0.05          1          mV
                   Gain Error                                                   (Note 2)                                                                 ±0.002       ±0.02       %FSR
                   Offset Drift                                                                                                                            0.6                   ppm/°C
                   Gain Drift                                                                                                                              0.2                   ppm/°C
                   DYNAMIC PERFORMANCE (fIN(SINE-WAVE) = 1kHz, VIN = 4.096VP-P, 165ksps)
                   Signal-to-Noise Plus Distortion                 SINAD                                                                        86          90                      dB
                  2    _______________________________________________________________________________________


    Low-Power, 16-Bit Analog-to-Digital Converter
                          with Parallel Interface
ELECTRICAL CHARACTERISTICS (continued)
                                                                                                                               MAX1165/MAX1166
(AVDD = DVDD = +5V, external reference = +4.096V, CREF = 4.7µF, CREFADJ = 0.1µF, TA = TMIN to TMAX, unless otherwise noted.
Typical values are at TA = +25°C.)
          PARAMETER               SYMBOL                       CONDITIONS                 MIN      TYP     MAX     UNITS
Signal-to-Noise Ratio               SNR                                                   87        90              dB
Total Harmonic Distortion           THD                                                            -102     -90     dB
Spurious-Free Dynamic Range        SFDR                                                    91       105             dB
Full-Power Bandwidth                         -3dB point                                              4              MHz
Full-Linear Bandwidth                        SINAD > 81dB                                           33              kHz
CONVERSION RATE
Sample Rate                        fSAMPLE                                                                  165     ksps
Aperture Delay                                                                                     27                ns
Aperture Jitter                                                                                   <100               ps
ANALOG INPUT
Input Range                         VAIN                                                    0              VREF      V
Input Capacitance                   CAIN                                                            40               pF
INTERNAL REFERENCE
REF Output Voltage                   VREF                                                 4.054   4.096    4.136      V
REF Output Tempco                   TCREF                                                          ±25             ppm/°C
REF Short-Circuit Current           IREFSC                                                         ±10               mA
Capacitive Bypass at REFADJ        CREFADJ                                                 0.1                       µF
Capacitive Bypass at REF             CREF                                                   1                        µF
REFADJ Input Leakage Current       IREFADJ                                                          20               µA
EXTERNAL REFERENCE
                                                                                         AVDD -           AVDD -
REFADJ Buffer Disable Threshold              To power down the internal reference                                     V
                                                                                          0.4              0.1
                                                                                                          AVDD -
REF Input Voltage Range                      Internal reference disabled (Note 3)          3.8                        V
                                                                                                           0.2
                                             VREF = +4.096V, fSAMPLE = 165ksps                      14      25
REF Input Current                   IREF                                                                             µA
                                             Shutdown mode                                         ±0.1
DIGITAL INPUTS/OUTPUTS
                                                                                         0.7 ×
Input High Voltage                   VIH                                                                              V
                                                                                         DVDD
                                                                                                           0.3 ×
Input Low Voltage                    VIL                                                                              V
                                                                                                           DVDD
Input Leakage Current                IIN     VIH = 0 or DVDD                                       ±0.1     ±1       µA
Input Hysteresis                    VHYST                                                           0.1               V
Input Capacitance                    CIN                                                            15               pF
                                             ISOURCE = 0.5mA, DVDD = +2.7V to +5.25V,    DVDD -
Output High Voltage                 VOH                                                                               V
                                             AVDD = +5.25V                                0.4
                                             ISINK = 1.6mA, DVDD = +2.7V to +5.25V,
Output Low Voltage                   VOL                                                                    0.4       V
                                             AVDD = +5.25V
Three-State Leakage Current          IOZ     D0–D15                                                ±0.1     ±10      µA
                      _______________________________________________________________________________________              3


                  Low-Power, 16-Bit Analog-to-Digital Converter
                  with Parallel Interface
                  ELECTRICAL CHARACTERISTICS (continued)
MAX1165/MAX1166
                  (AVDD = DVDD = +5V, external reference = +4.096V, CREF = 4.7µF, CREFADJ = 0.1µF, TA = TMIN to TMAX, unless otherwise noted.
                  Typical values are at TA = +25°C.)
                            PARAMETER               SYMBOL                    CONDITIONS                     MIN     TYP     MAX     UNITS
                  Three-State Output Capacitance      COZ                                                             15              pF
                  POWER REQUIREMENTS
                  Analog Supply Voltage              AVDD                                                   4.75             5.25       V
                  Digital Supply                     DVDD                                                   2.7              AVDD       V
                                                                                                165ksps               3.2     3.6
                                                                                                100ksps               2.6
                                                              Internal reference
                                                                                                10ksps                1.9
                                                                                                1ksps                 1.8
                  Analog Supply Current              IAVDD                                                                             mA
                                                                                                165ksps               2.4     2.8
                                                                                                100ksps               1.8
                                                              External reference
                                                                                                10ksps                0.8
                                                                                                1ksps                0.08
                                                                                                165ksps               0.5     0.7
                                                                                                100ksps               0.3
                  Digital Supply Current             IDVDD    D0–D15 = all zeros                                                       mA
                                                                                                10ksps               0.03
                                                                                                1ksps                0.003
                                                                                                IAVDD                 0.5      5
                                                              Full power-down                                                          µA
                                                                                                IDVDD                 0.5      6
                  Shutdown Supply Current            ISHDN                                      IAVDD                 1.0     1.2      mA
                                                              REF and REF buffer enabled
                                                                                                IDVDD
                                                              (standby mode)                                          0.5      5       µA
                                                                                                (Note 4)
                  Power-Supply Rejection Ratio       PSRR     AVDD = +5V ±5%, full-scale input (Note 5)               68               dB
                  TIMING CHARACTERISTICS (Figures 1 and 2)
                  (AVDD = +4.75V to +5.25V, DVDD = +2.7V to AVDD, external reference = +4.096V, CREF = 4.7µF, CREFADJ = 0.1µF, CLOAD = 20pF,
                  TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA= +25°C.)
                            PARAMETER               SYMBOL                      CONDITIONS                  MIN     TYP      MAX     UNITS
                   Acquisition Time                   tACQ                                                  1.1
                                                                                                                                       µs
                   Conversion Time                    tCONV                                                                   4.7
                   CS Pulse Width High                 tCSH     (Note 6)                                    40                         ns
                                                                VDVDD = 4.75V to 5.25V                      40
                   CS Pulse Width Low (Note 6)         tCSL                                                                            ns
                                                                VDVDD = 2.7V to 5.25V                       60
                   R/C to CS Fall Setup Time           tDS                                                   0                         ns
                                                                VDVDD = 4.75V to 5.25V                      40
                   R/C to CS Fall Hold Time            tDH                                                                             ns
                                                                VDVDD = 2.7V to 5.25V                       60
                                                                VDVDD = 4.75V to 5.25V                                        40
                   CS to Output Data Valid             tDO                                                                             ns
                                                                VDVDD = 2.7V to 5.25V                                         80
                   HBEN Transition to Output Data               VDVDD = 4.75V to 5.25V                                        40
                                                       tDO1                                                                            ns
                   Valid (MAX1166 Only)                         VDVDD = 2.7V to 5.25V                                         80
                   EOC Fall to CS Fall                 tDV                                                   0                         ns
                  4   _______________________________________________________________________________________


                                   Low-Power, 16-Bit Analog-to-Digital Converter
                                                         with Parallel Interface
                      TIMING CHARACTERISTICS (Figures 1 and 2) (continued)
                                                                                                                                                                                                                                                                                                                        MAX1165/MAX1166
                      (AVDD = +4.75V to +5.25V, DVDD = +2.7V to AVDD, external reference = +4.096V, CREF = 4.7µF, CREFADJ = 0.1µF, CLOAD = 20pF,
                      TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA= +25°C.)
                                          PARAMETER                                         SYMBOL                                                        CONDITIONS                                                                                 MIN            TYP           MAX      UNITS
                                                                                                                                 VDVDD = 4.75V to 5.25V                                                                                                                           40
                         CS Rise to EOC Rise                                                    tEOC                                                                                                                                                                                           ns
                                                                                                                                 VDVDD = 2.7V to 5.25V                                                                                                                            80
                                                                                                                                 VDVDD = 4.75V to 5.25V                                                                                                                           40
                         Bus Relinquish Time (Note 6)                                           tBR                                                                                                                                                                                            ns
                                                                                                                                 VDVDD = 2.7V to 5.25V                                                                                                                            80
                       Note 1: Relative accuracy is the deviation of the analog value at any code from its theoretical value after offset and gain errors have
                               been removed.
                       Note 2: Offset nulled.
                       Note 3: Guaranteed by design, not production tested.
                       Note 4: Shutdown supply currents are typically 0.5µA, maximum specification is limited by automated test equipment.
                       Note 5: Defined as the change in positive full scale caused by a ±5% variation in the nominal supply.
                       Note 6: To ensure best performance, finish reading the data and wait tBR before starting a new acquisition.
                                                                                                                                                                  Typical Operating Characteristics
                      (AVDD = DVDD = +5V, external reference = +4.096V, CREF = 4.7µF, CREFADJ = 0.1µF, TA = +25°C, unless otherwise noted.)
                                                                                                                                                                                                                                                           IAVDD + IDVDD SUPPLY CURRENT
                                          INL vs. OUTPUT CODE                                                                                  DNL vs. OUTPUT CODE                                                                                                vs. SAMPLE RATE
                      2.0                                                                                                 2.0                                                                                                                 10
                                                                             MAX1165/66 toc01                                                                                          MAX1165/66 toc02                                                                                              MAX1165/66 toc03
                      1.5                                                                                                 1.5
                                                                                                                                                                                                                                               1
                      1.0                                                                                                 1.0
                                                                                                                                                                                                                      SUPPLY CURRENT (mA)
                      0.5                                                                                                 0.5
                                                                                                    DNL (LSB)
                                                                                                                                                                                                                                              0.1
INL (LSB)               0                                                                                                   0
                      -0.5                                                                                                -0.5                                                                                                               0.01
                      -1.0                                                                                                -1.0
                                                                                                                                                                                                                                            0.001
                      -1.5                                                                                                -1.5
                      -2.0                                                                                                -2.0                                                                                                     0.0001
                             0        16384        32768        49152   65536                                                     0            16384      32768        49152   66536                                                                0.01      0.1        1        10     100    1000
                                                OUTPUT CODE                                                                                            OUTPUT CODE                                                                                                  SAMPLE RATE (ksps)
                                   IAVDD + IDVDD SUPPLY CURRENT                                                                       IAVDD + IDVDD SHUTDOWN CURRENT                                                                                              INTERNAL REFERENCE
                                         vs. TEMPERATURE                                                                                       vs. TEMPERATURE                                                                                                      vs. TEMPERATURE
                      3.5                                                                                                 5.0                                                                                                           4.136
                                                                             MAX1165/66 toc04                                                                                       MAX1165/66 toc05                                                                                                 MAX1165/66 toc06
                                                                                                                          4.5                                                                                                           4.126
                      3.0
                                                                                                                          4.0
                                                                                                  SHUTDOWN CURRENT (µA)                                                                                   INTERNAL REFERENCE (V)
                                                                                                                                                                                                                                        4.116
SUPPLY CURRENT (mA)
                      2.5                                                                                                 3.5
                                                                                                                          3.0                                                                                                           4.106
                      2.0
                                                                                                                          2.5                                                                                                           4.096
                      1.5                                                                                                 2.0                                                                                                           4.086
                      1.0                                                                                                 1.5
                                                                                                                                                                                                                                        4.076
                                                                                                                          1.0
                      0.5                                                                                                                                                                                                               4.066
                                                                                                                          0.5
                                                    SAMPLE RATE = 165ksps
                        0                                                                                                   0                                                                                                           4.056
                             -40    -20     0       20     40      60   80                                                       -40     -20       0      20      40      60   80                                                                   -40     -20      0       20    40    60     80
                                            TEMPERATURE (°C)                                                                                       TEMPERATURE (°C)                                                                                                 TEMPERATURE (°C)
                                                         _______________________________________________________________________________________                                                                                                                                                     5


                  Low-Power, 16-Bit Analog-to-Digital Converter
                  with Parallel Interface
                                                                                                                                               Typical Operating Characteristics (continued)
MAX1165/MAX1166
                  (AVDD = DVDD = +5V, external reference = +4.096V, CREF = 4.7µF, CREFADJ = 0.1µF, TA = +25°C, unless otherwise noted.)
                                                           OFFSET ERROR                                                                                                                   GAIN ERROR
                                                         vs. TEMPERATURE                                                                                                               vs. TEMPERATURE                                                                               SINAD vs. FREQUENCY
                                      1000                                                                                                         0.020                                                                                                                100
                                                                                                            MAX1165/66 toc07                                                                                                        MAX1165/66 toc08                                                                             MAX1165/66 toc09
                                      800                                                                                                                                                                                                                               90
                                                                                                                                                   0.015
                                      600                                                                                                                                                                                                                               80
                                                                                                                                                   0.010
                                                                                                                               GAIN ERROR (%FSR)
                                      400                                                                                                                                                                                                                               70
                  OFFSET ERROR (µV)
                                                                                                                                                   0.005
                                                                                                                                                                                                                                                       SINAD (dB)
                                      200                                                                                                                                                                                                                               60
                                        0                                                                                                               0                                                                                                               50
                                      -200                                                                                                                                                                                                                              40
                                                                                                                                                   -0.005
                                      -400                                                                                                                                                                                                                              30
                                                                                                                                                   -0.010
                                      -600                                                                                                                                                                                                                              20
                                      -800                                                                                                         -0.015                                                                                                               10
                                                                                                                                                                                                                                                                                               SAMPLE RATE = 165ksps
                                 -1000                                                                                                             -0.020                                                                                                                0
                                             -40   -20    0                  20         40    60       80                                                   -40      -20                0     20    40             60          80                                             0.1        1                                10   100
                                                          TEMPERATURE (°C)                                                                                                              TEMPERATURE (°C)                                                                                 FREQUENCY (kHz)
                                                                                              THD vs. FREQUENCY                                                                                                                                        SFDR vs. FREQUENCY
                                                                              0                                                                                                                                   120
                                                                                                                                                                    MAX1165/66 toc10                                                                                                                   MAX1165/66 toc11
                                                                                      SAMPLE RATE = 165ksps
                                                                            -10                                                                                                                                   110
                                                                            -20                                                                                                                                   100
                                                                            -30                                                                                                                                    90
                                                                                                                                                                                                                   80
                                                                            -40
                                                          THD (dB)                                                                                                                                    SFDR (dB)
                                                                                                                                                                                                                   70
                                                                            -50
                                                                                                                                                                                                                   60
                                                                            -60
                                                                                                                                                                                                                   50
                                                                            -70
                                                                                                                                                                                                                   40
                                                                            -80                                                                                                                                    30
                                                                            -90                                                                                                                                    20
                                                                           -100                                                                                                                                    10         SAMPLE RATE = 165ksps
                                                                           -110                                                                                                                                     0
                                                                                  0.1              1                           10                                 100                                                   0.1                                         1               10          100
                                                                                                   FREQUENCY (kHz)                                                                                                                                                  FREQUENCY (kHz)
                                                                                                   FFT AT 1kHz                                                                                                                                         SNR vs. FREQUENCY
                                                                             0                                                                                                                                    120
                                                                                                                                                                   MAX1165/66 toc12                                                                                                               MAX1165/66 toc13
                                                                                                            SAMPLE RATE = 165ksps                                                                                 110
                                                                            -20                                                                                                                                   100
                                                                                                                                                                                                                   90
                                                                            -40
                                                                                                                                                                                                                   80
                                                          MAGNITUDE (dB)
                                                                                                                                                                                                     SNR (dB)
                                                                            -60                                                                                                                                    70
                                                                                                                                                                                                                   60
                                                                            -80                                                                                                                                    50
                                                                                                                                                                                                                   40
                                                                           -100
                                                                                                                                                                                                                   30
                                                                                                                                                                                                                   20
                                                                           -120
                                                                                                                                                                                                                   10     SAMPLE RATE = 165ksps
                                                                           -140                                                                                                                                     0
                                                                                  0           20            40                                     60             80                                                    0.1                                         1               10          100
                                                                                                   FREQUENCY (kHz)                                                                                                                                                  FREQUENCY (kHz)
                  6                   _______________________________________________________________________________________


   Low-Power, 16-Bit Analog-to-Digital Converter
                         with Parallel Interface
                                                                                                     Pin Description
                                                                                                                                      MAX1165/MAX1166
       PIN                   NAME
                                                                                 FUNCTION
MAX1165   MAX1166    MAX1165 MAX1166
   1         1          D8          D4/D12   Three-State Digital Data Output
   2         2          D9          D5/D13   Three-State Digital Data Output
   3         3         D10          D6/D14   Three-State Digital Data Output
   4         4         D11          D7/D15   Three-State Digital Data Output. D15 is the MSB.
   5         —         D12            —      Three-State Digital Data Output
   6         —         D13            —      Three-State Digital Data Output
   7         —         D14            —      Three-State Digital Data Output
   8         —         D15            —      Three-State Digital Data Output (MSB)
                                             Read/Convert Input. Power up and put the MAX1165/MAX1166 in acquisition mode
                                             by holding R/C low during the first falling edge of CS. During the second falling
                                             edge of CS, the level on R/C determines whether the reference and reference
   9         5                R/C            buffer power down or remain on after conversion. Set R/C high during the second
                                             falling edge of CS to power down the reference and buffer, or set R/C low to leave
                                             the reference and buffer powered up. Set R/C high during the third falling edge of
                                             CS to put valid data on the bus.
  10         6                EOC            End of Conversion. EOC drives low when conversion is complete.
  11         7                AVDD           Analog Supply Input. Bypass with a 0.1µF capacitor to AGND.
  12         8               AGND            Analog Ground. Primary analog ground (star ground).
  13         9                AIN            Analog Input
                                             Analog Ground. Connect pin 14 to pin 12 (MAX1165). Connect pin 10 to pin 8
  14         10              AGND
                                             (MAX1166).
                                             Reference Buffer Output. Bypass REFADJ with a 0.1µF capacitor to AGND for internal
  15         11              REFADJ
                                             reference mode. Connect REFADJ to AVDD to select external reference mode.
                                             Reference Input/Output. Bypass REF with a 4.7µF capacitor to AGND for internal
  16         12               REF
                                             reference mode. External reference input when in external reference mode.
  17         —               RESET           Reset Input. Logic high resets the device.
                                             High-Byte Enable Input. Used to multiplex the 14-bit conversion result:
  —          13              HBEN            1: Most significant byte available on the data bus.
                                             0: Least significant byte available on the data bus.
                                             Convert Start. The first falling edge of CS powers up the device and enables
  18         14               CS             acquire mode when R/C is low. The second falling edge of CS starts conversion.
                                             The third falling edge of CS loads the result onto the bus when R/C is high.
  19         15              DGND            Digital Ground
  20         16              DVDD            Digital Supply Voltage. Bypass with a 0.1µF capacitor to DGND.
  21         17         D0          D0/D8    Three-State Digital Data Output
  22         18         D1          D1/D9    Three-State Digital Data Output
  23         19         D2          D2/D10   Three-State Digital Data Output
  24         20         D3          D3/D11   Three-State Digital Data Output
  25         —          D4            —      Three-State Digital Data Output
  26         —          D5            —      Three-State Digital Data Output
  27         —          D6            —      Three-State Digital Data Output
  28         —          D7            —      Three-State Digital Data Output
                  _______________________________________________________________________________________                         7


                  Low-Power, 16-Bit Analog-to-Digital Converter
                  with Parallel Interface
                                                                                                                                                                                     Analog Input
MAX1165/MAX1166
                                                                                              DVDD
                                                                                                                            The equivalent input circuit is shown in Figure 4. A
                                                                                   1mA
                                                                                                                            switched capacitor digital-to-analog converter (DAC)
                                                                                                                            provides an inherent T/H function. The single-ended
                      D0–D15                                                D0–D15                                          input is connected between AIN and AGND.
                                                    CLOAD = 20pF
                         1mA                                                                         CLOAD = 20pF
                                                                                                                                                                              Input Bandwidth
                                                                                                                            The ADC’s input-tracking circuitry has a 4MHz small-
                                                                                                     DGND                   signal bandwidth, so it is possible to digitize high-
                                     DGND
                                                                                                                            speed transient events and measure periodic signals
                        a) HIGH-Z TO VOH, VOL TO VOH,                         b) HIGH-Z TO VOL, VOH TO VOL,
                                                                                                                            with bandwidths exceeding the ADC’s sampling rate by
                           AND VOH TO HIGH-Z                                     AND VOL TO HIGH-Z                          using undersampling techniques. To avoid aliasing of
                                                                                                                            unwanted high-frequency signals into the frequency
                  Figure 1. Load Circuits                                                                                   band of interest, use anti-alias filtering.
                                                                                                                                                                  Analog Input Protection
                                                         Detailed Description                                               Internal protection diodes, which clamp the analog
                                                                                                                            input to AVDD and/or AGND, allow the input to swing
                                                                  Converter Operation
                                                                                                                            from AGND - 0.3V to AVDD + 0.3V, without damaging
                  The MAX1165/MAX1166 use a successive-approxima-
                                                                                                                            the device.
                  tion (SAR) conversion technique with an inherent track-
                  and-hold (T/H) stage to convert an analog input into a                                                    If the analog input exceeds 300mV beyond the sup-
                  16-bit digital output. Parallel outputs provide a high-                                                   plies, limit the input current to 10mA.
                  speed interface to most microprocessors (µPs). The
                  Functional Diagram shows a simplified internal archi-
                  tecture of the MAX1165/MAX1166. Figure 3 shows a
                  typical application circuit for the MAX1166.
                                                                                            tCSH
                                                                       tCSL
                                                          CS
                                                                                     tACQ
                                                                                                       REF POWER-
                                                          R/C                                           DOWN BIT
                                                                      tDH                            tDS                       tDV                                   tEOC
                                                          EOC
                                                                                                                    tCONV                                            tBR
                                                                    HIGH-Z                                                           tDO
                                                                                                                                                                            HIGH-Z
                                                    D0–D15                                                                                       DATA VALID
                                                        HBEN*
                                                                                                                                                                     tBR
                                                                                                                                                    tDO1
                                                   D8/D15–                                                                                 HIGH-/LOW-         HIGH-/LOW-
                                                    D0/D7*                                                                                 BYTE VALID         BYTE VALID
                                                            *HBEN AND BYTE-WIDE DATA BUS
                                                            AVAILABLE ON MAX1166 ONLY.
                  Figure 2. MAX1165/MAX1166 Timing Diagram
                  8      _______________________________________________________________________________________


     Low-Power, 16-Bit Analog-to-Digital Converter
                           with Parallel Interface
                                                                                                                                                 MAX1165/MAX1166
                          +5V ANALOG        +5V DIGITAL                                           REF
                                                                                          TRACK
                                                                                                    CAPACITIVE DAC
                                                                               AIN
                      0.1µF                               0.1µF
                                                                                                                          ZERO
                                                                              CSWITCH
                                                                                  3pF      HOLD         CDAC = 32pF     RIN
                                                           µP DATA                                                      800Ω
                                     AVDD   DVDD           BUS
      ANALOG INPUT            AIN                D0–D7                                       AGND          HOLD        TRACK
                                                    OR
                                                D8–D15
                                     MAX1166                                                                                      AUTOZERO
                                                   EOC                                                                              RAIL
                              R/C
                                                    REF
                              CS
                                                REFADJ
                                                                             Figure 4. Equivalent Input Circuit
               HIGH           HBEN
                                       AGND DGND
               BYTE                                         0.1µF    4.7µF                                            Power-Down Modes
            LOW
                                                                             Select standby mode or shutdown mode with the R/C
            BYTE                                                             bit during the second falling edge of CS (see the
                                                                             Selecting Standby or Shutdown Mode section). The
Figure 3. Typical Application Circuit for the MAX1166                        MAX1165/MAX1166 automatically enter either standby
                                                                             mode (reference and buffer on) or shutdown (reference
                                            Track and Hold (T/H)             and buffer off) after each conversion depending on the
In track mode, the analog signal is acquired on the inter-                   status of R/C during the second falling edge of CS.
nal hold capacitor. In hold mode, the T/H switches open
and the capacitive DAC samples the analog input.                                                                               Internal Clock
                                                                             The MAX1165/MAX1166 generate an internal conver-
During the acquisition, the analog input (AIN) charges                       sion clock. This frees the microprocessor from the bur-
capacitor CDAC. The acquisition ends on the second                           den of running the SAR conversion clock. Total
falling edge of CS. At this instant, the T/H switches                        conversion time after entering hold mode (second
open. The retained charge on CDAC represents a sam-                          falling edge of CS) to end of conversion (EOC) falling is
ple of the input.                                                            4.7µs (max).
In hold mode, the capacitive DAC adjusts during the
remainder of the conversion time to restore node ZERO                                             Applications Information
to zero within the limits of 16-bit resolution. Force CS low                                                      Starting a Conversion
to put valid data on the bus at the end of the conversion.                   CS and R/C control acquisition and conversion in the
The time required for the T/H to acquire an input signal                     MAX1165/MAX1166 (Figure 2). The first falling edge of
is a function of how quickly its input capacitance is                        CS powers up the device and puts it in acquire mode if
charged. If the input signal’s source impedance is high,                     R/C is low. The convert start is ignored if R/C is high.
the acquisition time lengthens and more time must be                         The MAX1165/MAX1166 need at least 10ms
allowed between conversions. The acquisition time                            (CREFADJ = 0.1µF, CREF = 4.7µF) for the internal refer-
(tACQ) is the maximum time the device takes to acquire                       ence to wake up and settle before starting the conver-
the signal. Use the following formula to calculate acqui-                    sion if powering up from shutdown. The ADC can wake
sition time:                                                                 up, from shutdown, to an unknown state. Put the ADC
               tACQ = 11 (RS + RIN) ✕ 35pF                                   in a known state by completing one “dummy” conver-
                                                                             sion. The MAX1165/MAX1166 are in a known state,
where R IN = 800Ω, R S = the input signal’s source                           ready for actual data acquisition, after the completion
impedance, and t ACQ is never less than 1.1µs. A                             of the dummy conversion. A dummy conversion con-
source impedance less than 1kΩ does not significantly                        sists of one full conversion cycle.
affect the ADC’s performance.
                                                                             The MAX1165 provides an alternative reset function to
To improve the input signal bandwidth under AC condi-                        reset the device (see the RESET section).
tions, drive AIN with a wideband buffer (>4MHz) that
can drive the ADC’s input capacitance and settle
quickly.
                        _______________________________________________________________________________________                              9


                  Low-Power, 16-Bit Analog-to-Digital Converter
                  with Parallel Interface
MAX1165/MAX1166
                                                               DATA                                                                          DATA
                                ACQUISITION      CONVERSION    OUT                               ACQUISITION               CONVERSION        OUT
                        CS        REF POWER-                                      CS                  REF POWER-
                                   DOWN BIT                                                            DOWN BIT
                       R/C                                                        R/C
                       EOC                                                       EOC
                      REF                                                         REF
                     AND                                                         AND
                   BUFFER                                                      BUFFER
                  Figure 5. Selecting Standby Mode                           Figure 6. Selecting Shutdown Mode
                             Selecting Standby or Shutdown Mode              causes the reference and buffer to wake up and enter
                  The MAX1165/MAX1166 have a selectable standby or           acquisition mode. To achieve 16-bit accuracy, allow
                  low-power shutdown mode. In standby mode, the              10ms (CREFADJ = 0.1µF, CREF = 4.7µF) for the internal
                  ADC’s internal reference and reference buffer do not       reference to wake up.
                  power down between conversions, eliminating the need
                  to wait for the reference to power up before performing                         Internal and External Reference
                  the next conversion. Shutdown mode powers down the                                            Internal Reference
                  reference and reference buffer after completing a con-     The internal reference of the MAX1165/MAX1166 is
                  version. The reference and reference buffer require a      internally buffered to provide +4.096V output at REF.
                  minimum of 10ms (CREFADJ = 0.1µF, CREF = 4.7µF) to         Bypass REF to AGND and REFADJ to AGND with 4.7µF
                  power up and settle from shutdown.                         and 0.1µF, respectively.
                  The state of R/C at the second falling edge of CS          Fine adjustments can be made to the internal reference
                  selects which power-down mode the MAX1165/                 voltage by sinking or sourcing current at REFADJ. The
                  MAX1166 enter upon conversion completion. Holding          input impedance of REFADJ is nominally 5kΩ. The
                  R/C low causes the MAX1165/MAX1166 to enter stand-         internal reference voltage is adjustable to ±1.5% with
                  by mode. The reference and buffer are left on after the    the circuit of Figure 7.
                  conversion completes. R/C high causes the MAX1165/
                  MAX1166 to enter shutdown mode and shut down the
                  reference and buffer after conversion (Figures 5 and 6).
                  When using an external reference, set the REF power-                          +5V
                                                                                                                                   MAX1165
                  down bit high for lowest current operation.                                                                      MAX1166
                                                                                                           68kΩ
                                                          Standby Mode                  100kΩ                                   REFADJ
                  While in standby mode, the supply current is reduced
                  to less than 1mA (typ). The next falling edge of CS with                                         0.1µF
                  R/C low causes the MAX1165/MAX1166 to exit standby
                                                                                        150kΩ
                  mode and begin acquisition. The reference and refer-
                  ence buffer remain active to allow quick turn-on time.
                  Standby mode allows significant power savings while
                  running at the maximum sample rate.                        Figure 7. MAX1165/MAX1166 Reference Adjust Circuit
                                                       Shutdown Mode
                  In shutdown mode, the reference and reference buffer                                            External Reference
                  are shut down between conversions. Shutdown mode           An external reference can be placed at either the input
                  reduces supply current to 0.5µA (typ) immediately after    (REFADJ) or the output (REF) of the MAX1165/
                  the conversion. The falling edge of CS with R/C low        MAX1166s’ internal buffer amplifier. When connecting an
                  10    ______________________________________________________________________________________


    Low-Power, 16-Bit Analog-to-Digital Converter
                          with Parallel Interface
external reference to REFADJ, the input impedance is
                                                                                                                                                         MAX1165/MAX1166
                                                                           OUTPUT CODE
typically 5kΩ. Using the buffered REFADJ input makes                                                 FULL-SCALE
                                                                                                     TRANSITION
buffering the external reference unnecessary; however,                   11...111
the internal buffer output must be bypassed at REF with                  11...110
a 1µF capacitor.                                                         11...101
Connect REFADJ to AVDD to disable the internal buffer.
Directly drive REF using an external reference. During                                                                        FS = VREF
conversion the external reference must be able to drive
100µA of DC load current and have an output imped-                                                                            1 LSB = VREF
                                                                         00...011                                                    65536
ance of 10Ω or less. REFADJ’s impedance is typically
                                                                         00...010
5kΩ. The DC input impedance of REF is a minimum                          00...001
40kΩ.                                                                    00...000
                                                                                    0   1   2    3                                FS
For optimal performance, buffer the reference through
an op amp and bypass REF with a 1µF capacitor.                                              INPUT VOLTAGE (LSB) FS - 3/2LSB
Consider the MAX1165/MAX1166s’ equivalent input
                                                             Figure 8. MAX1165/MAX1166 Transfer Function
noise (38µVRMS) when choosing a reference.
                   Reading a Conversion Result               plexed, the input channel should be switched immedi-
EOC is provided to flag the microprocessor when a con-       ately after acquisition, rather than near the end of or
version is complete. The falling edge of EOC signals         after a conversion. This allows more time for the input
that the data is valid and ready to be output to the bus.    buffer amplifier to respond to a large step change in
                                                             input signal. The input amplifier must have a high
D0–D15 are the parallel outputs of the MAX1165/
                                                             enough slew rate to complete the required output volt-
MAX1166. These three-state outputs allow for direct
                                                             age change before the beginning of the acquisition
connection to a microcontroller I/O bus. The outputs
                                                             time. At the beginning of acquisition, the internal sam-
remain high-impedance during acquisition and conver-
                                                             pling capacitor array connects to AIN (the amplifier out-
sion. Data is loaded onto the bus with the third falling
                                                             put), causing some output disturbance. Ensure that the
edge of CS with R/C high after tDO. Bringing CS high
                                                             sampled voltage has settled to within the required limits
forces the output bus back to high impedance. The
                                                             before the end of the acquisition time. If the frequency
MAX1165/MAX1166 then wait for the next falling edge
                                                             of interest is low, AIN can be bypassed with a large
of CS to start the next conversion cycle (Figure 2).
                                                             enough capacitor to charge the internal sampling
The MAX1165 loads the conversion result onto a 16-bit        capacitor with very little ripple. However, for AC use,
wide data bus while the MAX1166 has a byte-wide out-         AIN must be driven by a wideband buffer (at least
put format. HBEN toggles the output between the              10MHz), which must be stable with the ADC’s capaci-
most/least significant byte. The least significant byte is   tive load (in parallel with any AIN bypass capacitor
loaded onto the output bus when HBEN is low and the          used) and also settle quickly. An example of this circuit
most significant byte is on the bus when HBEN is high        using the MAX4434 is given in Figure 9.
(Figure 2).
                                                RESET
Toggle RESET with CS high. The next falling edge of CS
begins acquisition. This reset is an alternative to the                                                                             MAX1165
dummy conversion explained in the Starting a Conversion                                                           10Ω               MAX1166
section.
                                                                                                                              AIN
                                                                ANALOG                                                                       40pF
                                 Transfer Function               INPUT
Figure 8 shows the MAX1165/MAX1166 output transfer                                              MAX4434
function. The output is coded in standard binary.
                                         Input Buffer
Most applications require an input buffer amplifier to
achieve 16-bit accuracy. If the input signal is multi-       Figure 9. MAX1165/MAX1166 Fast Settling Input Buffer
                  ______________________________________________________________________________________                                            11


                  Low-Power, 16-Bit Analog-to-Digital Converter
                  with Parallel Interface
                              Layout, Grounding, and Bypassing                     noise error only and results directly from the ADC’s res-
MAX1165/MAX1166
                  For best performance, use printed circuit boards. Do             olution (N bits):
                  not run analog and digital lines parallel to each other,                         SNR = (6.02 ✕ N + 1.76)dB
                  and do not lay out digital signal paths underneath the
                  ADC package. Use separate analog and digital ground              where N = 16 bits.
                  planes with only one point connecting the two ground             In reality, there are other noise sources besides quanti-
                  systems (analog and digital) as close to the device as           zation noise: thermal noise, reference noise, clock jitter,
                  possible.                                                        etc. SNR is computed by taking the ratio of the RMS
                  Route digital signals far away from sensitive analog and         signal to the RMS noise, which includes all spectral
                  reference inputs. If digital lines must cross analog lines,      components minus the fundamental, the first five har-
                  do so at right angles to minimize coupling digital noise         monics, and the DC offset.
                  onto the analog lines. If the analog and digital sections                         Signal-to-Noise Plus Distortion
                  share the same supply, then isolate the digital and ana-         Signal-to-noise plus distortion (SINAD) is the ratio of the
                  log supply by connecting them with a low-value (10Ω)             fundamental input frequency’s RMS amplitude to the
                  resistor or ferrite bead.                                        RMS equivalent of all the other ADC output signals:
                  The ADC is sensitive to high-frequency noise on the
                  AV DD supply. Bypass AV DD to AGND with a 0.1µF                                             ⎡       SignalRMS         ⎤
                                                                                        SINAD (dB) = 20 × log ⎢                         ⎥
                  capacitor in parallel with a 1µF to 10µF low-ESR capaci-
                                                                                                              ⎣ (Noise + Distortion)RMS ⎦
                  tor with the smallest capacitor closest to the device.
                  Keep capacitor leads short to minimize stray inductance.
                                                                                                            Effective Number of Bits
                                                            Definitions            Effective number of bits (ENOB) indicates the global
                                                                                   accuracy of an ADC at a specific input frequency and
                                                  Integral Nonlinearity            sampling rate. An ideal ADC’s error consists of quanti-
                  Integral nonlinearity (INL) is the deviation of the values       zation noise only. With an input range equal to the full-
                  on an actual transfer function from a straight line. This        scale range of the ADC, calculate the effective number
                  straight line can be either a best-straight-line fit or a line   of bits as follows:
                  drawn between the end points of the transfer function,
                  once offset and gain errors have been nullified. The                                     SINAD − 1.76
                  static linearity parameters for the MAX1165/MAX1166                            ENOB =
                  are measured using the end-point method.                                                     6.02
                                             Differential Nonlinearity                                    Total Harmonic Distortion
                  Differential nonlinearity (DNL) is the difference between        Total harmonic distortion (THD) is the ratio of the RMS
                  an actual step width and the ideal value of 1 LSB. A             sum of the first five harmonics of the input signal to the
                  DNL error specification of ±1 LSB guarantees no miss-            fundamental itself. This is expressed as:
                  ing codes and a monotonic transfer function.
                                                                                                         ⎡⎛    2    2    2    2⎞⎤
                                           Aperture Jitter and Delay                                     ⎢ ⎜ V2 + V3 + V4 + V5 ⎟ ⎥
                  Aperture jitter is the sample-to-sample variation in the                                  ⎝                  ⎠⎥
                                                                                          THD = 20 × log ⎢
                  time between samples. Aperture delay is the time                                       ⎢           V1          ⎥
                  between the rising edge of the sampling clock and the                                  ⎢                       ⎥
                  instant when the actual sample is taken.                                               ⎢⎣                      ⎥⎦
                                                 Signal-to-Noise Ratio             where V1 is the fundamental amplitude and V2 through
                  For a waveform perfectly reconstructed from digital              V5 are the 2nd- through 5th-order harmonics.
                  samples, signal-to-noise ratio (SNR) is the ratio of the
                  full-scale analog input (RMS value) to the RMS quanti-                            Spurious-Free Dynamic Range
                  zation error (residual error). The ideal, theoretical mini-      Spurious-free dynamic range (SFDR) is the ratio of the
                  mum analog-to-digital noise is caused by quantization            RMS amplitude of the fundamental (maximum signal
                                                                                   component) to the RMS value of the next largest fre-
                                                                                   quency component.
                  12   ______________________________________________________________________________________


   Low-Power, 16-Bit Analog-to-Digital Converter
                         with Parallel Interface
                                                                                                            Functional Diagram
                                                                                                                                            MAX1165/MAX1166
                                                       REFADJ                     HBEN*      AVDD AGND DVDD DGND
                                                 5kΩ
                               REFERENCE
                                                                                             16 OR 8*       16 OR 8*   D0–D15
                                                                                  OUTPUT
                                                                                                                       OR
                                                                                 REGISTERS
                                                                                                                       D0/D7–D8/D15*
                 REF
                  AIN
                                                  CAPACITIVE
                                                     DAC                                          MAX1165
                AGND                                                                              MAX1166
              RESET**                                            SUCCESSIVE-
                                                                APPROXIMATION
                                       CLOCK
                                                                 REGISTER AND
                                                                CONTROL LOGIC                                          EOC
                  CS
                 R/C
                            * BYTE WIDE (MAX1166 ONLY)
                            **16-BIT WIDE (MAX1165 ONLY)
  Ordering Information (continued)                                                                                 Chip Information
                                                                                TRANSISTOR COUNT: 15,140
                                               PIN-
    PART            TEMP RANGE                                     INL          PROCESS: BiCMOS
                                               PACKAGE
MAX1166ACUP             0°C to +70°C           20 TSSOP            ±2
MAX1166BCUP             0°C to +70°C           20 TSSOP            ±2
MAX1166CCUP             0°C to +70°C           20 TSSOP            ±4
MAX1166AEUP         -40°C to +85°C             20 TSSOP           ±2.5
MAX1166BEUP         -40°C to +85°C             20 TSSOP           ±2.5
MAX1166CEUP         -40°C to +85°C             20 TSSOP            ±4
                   ______________________________________________________________________________________                              13


                  Low-Power, 16-Bit Analog-to-Digital Converter
                  with Parallel Interface
                                                                                                               Pin Configurations
MAX1165/MAX1166
                                          TOP VIEW
                                                D8 1              28 D7       D4/D12 1                 20 D3/D11
                                                D9 2              27 D6       D5/D13 2                 19 D2/D10
                                               D10 3              26 D5       D6/D14 3                 18 D1/D9
                                               D11 4              25 D4       D7/D15 4                 17 D0/D8
                                               D12 5              24 D3         R/C 5     MAX1166      16 DVDD
                                                        MAX1165                 EOC 6                  15 DGND
                                               D13 6              23 D2
                                               D14 7              22 D1        AVDD 7                  14 CS
                                               D15 8              21 D0        AGND 8                  13 HBEN
                                               R/C 9              20 DVDD       AIN 9                  12 REF
                                               EOC 10             19 DGND      AGND 10                 11 REFADJ
                                              AVDD 11             18 CS
                                                                                           TSSOP
                                              AGND 12             17 RESET
                                               AIN 13             16 REF
                                              AGND 14             15 REFADJ
                                                        TSSOP
                                                                                                        Package Information
                                                                               For the latest package outline information and land patterns, go
                                                                               to www.maxim-ic.com/packages.
                                                                                PACKAGE TYPE         PACKAGE CODE          DOCUMENT NO.
                                                                                    28 TSSOP               U28-1                21-0066
                                                                                    20 TSSOP               U20-2                21-0066
                  14   ______________________________________________________________________________________


     Low-Power, 16-Bit Analog-to-Digital Converter
                           with Parallel Interface
                                                                                                                  Revision History
                                                                                                                                                        MAX1165/MAX1166
    REVISION              REVISION                                                                                                   PAGES
                                                                             DESCRIPTION
    NUMBER                 DATE                                                                                                     CHANGED
          0                  7/02          Initial release                                                                               —
          1                  2/07          Modified specifications due to inclusion of reference buffer                             1–4, 13, 15
          2                  8/08          Modified specifications for GBD at -40°C                                                  1, 2, 3, 13
Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are
implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.
Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 ____________________ 15
© 2008 Maxim Integrated Products                                                is a registered trademark of Maxim Integrated Products, Inc.


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Maxim Integrated:
 MAX1165BCUI+ MAX1165BCUI+T MAX1166BCUP+ MAX1166BCUP+T MAX1166BEUP+ MAX1166BEUP+T
