{
    "DESIGN_NAME": "rgb_mixer",
    "RUN_KLAYOUT_XOR": "0",
    "RUN_KLAYOUT_DRC": "0",
    "VERILOG_FILES": [ 
	"dir::../../verilog/rtl/rgb_mixer/src/rgb_mixer.v",
        "dir::../../verilog/rtl/rgb_mixer/src/pwm.v",
        "dir::../../verilog/rtl/rgb_mixer/src/debounce.v",
        "dir::../../verilog/rtl/rgb_mixer/src/encoder.v"
            ],
    "PL_RESIZER_SETUP_SLACK_MARGIN": 0.4,
    "GLB_RESIZER_SETUP_SLACK_MARGIN": 0.2,
    "GLB_RESIZER_HOLD_SLACK_MARGIN": 0.2,
    "PL_RESIZER_HOLD_SLACK_MARGIN": 0.4,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 180 210",
    "PL_TARGET_DENSITY": "0.75",
    "CLOCK_PERIOD": "10",
    "CLOCK_PORT": "wb_clk_i",
    "DESIGN_IS_CORE": "0",
    "RT_MAX_LAYER": "met4",
    "VDD_NETS": ["vccd1"],
    "GND_NETS": ["vssd1"],
    "FP_IO_VTHICKNESS_MULT": "4",
    "FP_IO_HTHICKNESS_MULT": "4"
}
