
---------- Begin Simulation Statistics ----------
final_tick                               709163372000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 131651                       # Simulator instruction rate (inst/s)
host_mem_usage                                 675056                       # Number of bytes of host memory used
host_op_rate                                   243166                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   759.58                       # Real time elapsed on the host
host_tick_rate                              933623535                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184704681                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.709163                       # Number of seconds simulated
sim_ticks                                709163372000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184704681                       # Number of ops (including micro ops) committed
system.cpu.cpi                               7.091634                       # CPI: cycles per instruction
system.cpu.discardedOps                          4183                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                       486571677                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.141011                       # IPC: instructions per cycle
system.cpu.numCycles                        709163372                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97746489     52.92%     52.92% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114707      0.06%     52.98% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     10      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      8      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               17      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     52.98% # Class of committed instruction
system.cpu.op_class_0::MemRead                1976630      1.07%     54.05% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84866811     45.95%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184704681                       # Class of committed instruction
system.cpu.tickCycles                       222591695                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      5261093                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      10555327                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           87                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5293004                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          524                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     10587417                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            524                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10718937                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10710754                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1452                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10710893                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10709549                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.987452                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    2726                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             192                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 14                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              178                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          107                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     76176046                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         76176046                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     76176083                       # number of overall hits
system.cpu.dcache.overall_hits::total        76176083                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     10584530                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10584530                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     10584566                       # number of overall misses
system.cpu.dcache.overall_misses::total      10584566                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 1115554381999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1115554381999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 1115554381999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1115554381999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86760576                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86760576                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86760649                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86760649                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.121997                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.121997                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.121997                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.121997                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 105394.796179                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 105394.796179                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 105394.437712                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 105394.437712                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          196                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           49                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5292423                       # number of writebacks
system.cpu.dcache.writebacks::total           5292423                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      5290822                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5290822                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      5290822                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5290822                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      5293708                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      5293708                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      5293739                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      5293739                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 544704907000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 544704907000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 544707956000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 544707956000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.061015                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.061015                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.061015                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.061015                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 102896.666571                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 102896.666571                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 102896.639974                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 102896.639974                       # average overall mshr miss latency
system.cpu.dcache.replacements                5292716                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1937784                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1937784                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          321                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           321                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     31647000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     31647000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1938105                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1938105                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000166                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000166                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 98588.785047                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 98588.785047                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          303                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          303                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     29330000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     29330000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000156                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000156                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 96798.679868                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 96798.679868                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     74238262                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       74238262                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     10584209                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     10584209                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 1115522734999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1115522734999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84822471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84822471                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124781                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.124781                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 105395.002593                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 105395.002593                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      5290804                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      5290804                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      5293405                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5293405                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 544675577000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 544675577000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062406                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062406                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 102897.015626                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102897.015626                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           37                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            37                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           36                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           36                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           73                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           73                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.493151                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.493151                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           31                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           31                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3049000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3049000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.424658                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.424658                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 98354.838710                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 98354.838710                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           33                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       123000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       123000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.029412                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       123000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       123000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       121000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       121000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.029412                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       121000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       121000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 709163372000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.427612                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            81469890                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5293740                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.389855                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.427612                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999441                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999441                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          678                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          269                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         178815174                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        178815174                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 709163372000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 709163372000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 709163372000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            44872730                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions            1980409                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions            169147                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     32314349                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         32314349                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     32314349                       # number of overall hits
system.cpu.icache.overall_hits::total        32314349                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          673                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            673                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          673                       # number of overall misses
system.cpu.icache.overall_misses::total           673                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     63078000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     63078000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     63078000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     63078000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     32315022                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     32315022                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     32315022                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     32315022                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000021                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000021                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 93726.597325                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 93726.597325                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 93726.597325                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 93726.597325                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          288                       # number of writebacks
system.cpu.icache.writebacks::total               288                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          673                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          673                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          673                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          673                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     61732000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     61732000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     61732000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     61732000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000021                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000021                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000021                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000021                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 91726.597325                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 91726.597325                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 91726.597325                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 91726.597325                       # average overall mshr miss latency
system.cpu.icache.replacements                    288                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     32314349                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        32314349                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          673                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           673                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     63078000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     63078000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     32315022                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     32315022                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 93726.597325                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 93726.597325                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          673                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          673                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     61732000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     61732000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 91726.597325                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 91726.597325                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 709163372000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           359.499457                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32315022                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               673                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          48016.377415                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   359.499457                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.702147                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.702147                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          385                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          385                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.751953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          64630717                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         64630717                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 709163372000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 709163372000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 709163372000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 709163372000                       # Cumulative time (in ticks) in various power states
system.cpu.thread17522.numInsts             100000000                       # Number of Instructions committed
system.cpu.thread17522.numOps               184704681                       # Number of Ops committed
system.cpu.thread17522.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   99                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   61                       # number of demand (read+write) hits
system.l2.demand_hits::total                      160                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  99                       # number of overall hits
system.l2.overall_hits::.cpu.data                  61                       # number of overall hits
system.l2.overall_hits::total                     160                       # number of overall hits
system.l2.demand_misses::.cpu.inst                574                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            5293679                       # number of demand (read+write) misses
system.l2.demand_misses::total                5294253                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               574                       # number of overall misses
system.l2.overall_misses::.cpu.data           5293679                       # number of overall misses
system.l2.overall_misses::total               5294253                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     57543000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 528825499000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     528883042000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     57543000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 528825499000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    528883042000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              673                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          5293740                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5294413                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             673                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         5293740                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5294413                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.852897                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999988                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999970                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.852897                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999988                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999970                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 100249.128920                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 99897.537988                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99897.576108                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 100249.128920                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 99897.537988                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99897.576108                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5260655                       # number of writebacks
system.l2.writebacks::total                   5260655                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           574                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       5293672                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5294246                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          574                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      5293672                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5294246                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     46063000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 422951425000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 422997488000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     46063000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 422951425000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 422997488000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.852897                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999987                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999968                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.852897                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999987                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999968                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 80249.128920                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79897.550320                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79897.588438                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 80249.128920                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79897.550320                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79897.588438                       # average overall mshr miss latency
system.l2.replacements                        5261605                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5292423                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5292423                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5292423                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5292423                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          264                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              264                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          264                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          264                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    12                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         5293393                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5293393                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 528795102000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  528795102000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       5293405                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5293405                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999998                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 99897.192972                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99897.192972                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      5293393                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5293393                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 422927242000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 422927242000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999998                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79897.192972                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79897.192972                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             99                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 99                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          574                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              574                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     57543000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     57543000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          673                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            673                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.852897                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.852897                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 100249.128920                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100249.128920                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          574                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          574                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     46063000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     46063000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.852897                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.852897                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 80249.128920                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80249.128920                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            49                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                49                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          286                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             286                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     30397000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     30397000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          335                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           335                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.853731                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.853731                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 106283.216783                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106283.216783                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          279                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          279                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     24183000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     24183000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.832836                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.832836                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86677.419355                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86677.419355                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 709163372000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32447.612508                       # Cycle average of tags in use
system.l2.tags.total_refs                    10587323                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5294373                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999731                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.730884                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         5.736419                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32441.145204                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000175                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.990025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990223                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          679                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6781                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        25232                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  89993013                       # Number of tag accesses
system.l2.tags.data_accesses                 89993013                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 709163372000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   5260655.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       574.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5293672.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000488494500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       328305                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       328305                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15700374                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4932452                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     5294246                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5260655                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5294246                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5260655                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.46                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5294246                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5260655                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5294012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 328521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 328307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 328313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 328538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 328313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 328309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 330774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 328309                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 328306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 328306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 328306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 328307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 328307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 328305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 328315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 328305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       328305                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.125959                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.026739                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     49.085140                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       328303    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        328305                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       328305                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.023591                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.022131                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.225891                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           324669     98.89%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               12      0.00%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3140      0.96%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              483      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        328305                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               338831744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            336681920                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    477.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    474.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  709163343000                       # Total gap between requests
system.mem_ctrls.avgGap                      67188.06                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        36736                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    338795008                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    336680000                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 51801.885786058338                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 477739011.032848417759                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 474756612.218263268471                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          574                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      5293672                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      5260655                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     16593500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data 151590042500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 17301039560750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28908.54                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28636.09                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3288761.49                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        36736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    338795008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     338831744                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        36736                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        36736                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    336681920                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    336681920                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          574                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      5293672                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        5294246                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      5260655                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       5260655                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        51802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    477739011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        477790813                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        51802                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        51802                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    474759320                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       474759320                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    474759320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        51802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    477739011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       952550133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              5294246                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             5260625                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       330765                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       330772                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       330837                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       330961                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       330917                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       331001                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       330995                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       330987                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       330875                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       330803                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       330804                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       330815                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       330881                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       331002                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       330945                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       330886                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       328612                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       328661                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       328696                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       328888                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       328841                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       328947                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       328897                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       328904                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       328782                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       328704                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       328704                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       328706                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       328786                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       328883                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       328838                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       328776                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             52339523500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           26471230000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       151606636000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9886.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28636.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             4834986                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            4891738                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            91.33                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           92.99                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       828145                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   815.690972                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   687.847379                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   321.190508                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        34476      4.16%      4.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        49660      6.00%     10.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        40612      4.90%     15.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        36489      4.41%     19.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        34216      4.13%     23.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        37905      4.58%     28.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        41054      4.96%     33.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        43865      5.30%     38.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       509868     61.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       828145                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             338831744                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          336680000                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              477.790813                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              474.756612                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    7.44                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               3.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               92.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 709163372000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      2955545880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      1570906095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy    18901257900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy   13730928120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 55980181920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 167328204210                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 131410773600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  391877797725                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   552.591706                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 337095385750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  23680280000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 348387706250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      2957423700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      1571904180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy    18899658540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy   13729534380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 55980181920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 167302034940                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 131432810880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  391873548540                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   552.585714                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 337153870250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  23680280000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 348329221750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 709163372000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                853                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5260655                       # Transaction distribution
system.membus.trans_dist::CleanEvict              426                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5293393                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5293393                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           853                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port     15849573                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               15849573                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    675513664                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               675513664                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           5294246                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 5294246    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             5294246                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 709163372000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy         31597947000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        27855487500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              1008                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10553078                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          288                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1243                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5293405                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5293405                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           673                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          335                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1634                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15880196                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              15881830                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        61504                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    677514432                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              677575936                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         5261605                       # Total snoops (count)
system.tol2bus.snoopTraffic                 336681920                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10556018                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000058                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007608                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               10555407     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    611      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10556018                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 709163372000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        21172839000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2019000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       15881226993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
