
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.053185                       # Number of seconds simulated
sim_ticks                                 53184518000                       # Number of ticks simulated
final_tick                                53184518000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  78073                       # Simulator instruction rate (inst/s)
host_op_rate                                   120990                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              744412646                       # Simulator tick rate (ticks/s)
host_mem_usage                                 661892                       # Number of bytes of host memory used
host_seconds                                    71.45                       # Real time elapsed on the host
sim_insts                                     5577908                       # Number of instructions simulated
sim_ops                                       8644102                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  53184518000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          55488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       31602304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           31657792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        55488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         55488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        32128                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           32128                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             867                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          493786                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              494653                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          502                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                502                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1043311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         594201192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             595244503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1043311                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1043311                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         604086                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               604086                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         604086                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1043311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        594201192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            595848589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       623.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       864.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    493778.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.105467026750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           36                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           36                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1003232                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                559                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      494653                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        623                       # Number of write requests accepted
system.mem_ctrls.readBursts                    494653                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      623                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               31657088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   37888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                31657792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                39872                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     11                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             30957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             31002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             31004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             30847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             30922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             30869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             30928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             31038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             31040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            31023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            30773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            30876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            30811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            30856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            30846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                6                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   53184418000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                494653                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  623                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  494374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       472063                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     67.136124                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    65.979174                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    20.884290                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       452884     95.94%     95.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        18589      3.94%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          331      0.07%     99.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           95      0.02%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           60      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           18      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           12      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           10      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           64      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       472063                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           36                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean   13737.777778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     93.236399                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev  81700.439091                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383           35     97.22%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::475136-491519            1      2.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            36                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           36                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.444444                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.424313                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.843274                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               28     77.78%     77.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                8     22.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            36                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        55296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     31601792                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        37888                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1039701.064885085565                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 594191565.297254323959                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 712387.766680521541                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          867                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       493786                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          623                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26058750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  25842485000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 853377928250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30056.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     52335.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 1369788006.82                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                  16594006250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             25868543750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 2473210000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     33547.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52297.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       595.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    595.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.66                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.99                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    22671                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     490                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                  4.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.65                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     107383.39                       # Average gap between requests
system.mem_ctrls.pageHitRate                     4.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1683376380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                894712995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1766286060                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2730060                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         4197991200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           6168992010                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             91813440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     17910460200                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        53608320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            32769970665                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            616.156203                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          39420003750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     33987000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1775800000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    139431500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   11954682500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  39280617000                       # Time in different power states
system.mem_ctrls_1.actEnergy               1687224840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                896766090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1765457820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 360180                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         4196761920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           6176532540                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             93130560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     17863054440                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        81195360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy          3468840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            32763952590                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            616.043048                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          39400164500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     37685000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    1775280000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     12152250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    211639250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   11971087250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  39176674250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  53184518000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                      70                       # Number of BP lookups
system.cpu.branchPred.condPredicted                70                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                26                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                   37                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              37                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               37                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  53184518000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1024188                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                        9965                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        439882                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            18                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  53184518000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  53184518000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1525368                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            68                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     53184518000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         53184518                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                     5577908                       # Number of instructions committed
system.cpu.committedOps                       8644102                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                       2522728                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               9.534850                       # CPI: cycles per instruction
system.cpu.ipc                               0.104878                       # IPC: instructions per cycle
system.cpu.op_class_0::No_OpClass                1155      0.01%      0.01% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 8109863     93.82%     93.83% # Class of committed instruction
system.cpu.op_class_0::IntMult                     11      0.00%     93.83% # Class of committed instruction
system.cpu.op_class_0::IntDiv                    1083      0.01%     93.85% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                    18      0.00%     93.85% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     93.85% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     93.85% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     93.85% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     93.85% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     93.85% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     93.85% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     93.85% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    284      0.00%     93.85% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     93.85% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    403      0.00%     93.85% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     93.85% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                    664      0.01%     93.86% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                   482      0.01%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdShift                  102      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     93.87% # Class of committed instruction
system.cpu.op_class_0::MemRead                 519611      6.01%     99.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  9422      0.11%     99.99% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead               662      0.01%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite              336      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  8644102                       # Class of committed instruction
system.cpu.tickCycles                        12181323                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                        41003195                       # Total number of cycles that the object has spent stopped
system.cpu.fetch2.int_instructions                 74                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.load_instructions                 0                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions                0                       # Number of memory store instructions successfully decoded
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  53184518000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.929520                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1033434                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            493786                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.092878                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            153000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1021.929520                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997978                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997978                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          622                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          314                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2561256                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2561256                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  53184518000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       530631                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          530631                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         9017                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           9017                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       539648                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           539648                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       539648                       # number of overall hits
system.cpu.dcache.overall_hits::total          539648                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data       493346                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        493346                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          741                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          741                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       494087                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         494087                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       494087                       # number of overall misses
system.cpu.dcache.overall_misses::total        494087                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  42932554000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  42932554000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     45389000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     45389000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  42977943000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  42977943000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  42977943000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  42977943000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1023977                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1023977                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data         9758                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         9758                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      1033735                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1033735                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1033735                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1033735                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.481794                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.481794                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.075938                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.075938                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.477963                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.477963                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.477963                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.477963                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 87023.212918                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 87023.212918                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61253.711201                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61253.711201                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 86984.565471                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 86984.565471                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 86984.565471                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 86984.565471                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          502                       # number of writebacks
system.cpu.dcache.writebacks::total               502                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           20                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          281                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          281                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          301                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          301                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          301                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          301                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       493326                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       493326                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          460                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          460                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       493786                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       493786                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       493786                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       493786                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  41944395000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  41944395000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     29285000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     29285000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  41973680000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  41973680000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  41973680000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  41973680000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.481774                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.481774                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.047141                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047141                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.477672                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.477672                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.477672                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.477672                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 85023.686163                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 85023.686163                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 63663.043478                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63663.043478                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 85003.787066                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 85003.787066                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 85003.787066                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 85003.787066                       # average overall mshr miss latency
system.cpu.dcache.replacements                 492762                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  53184518000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  53184518000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  53184518000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           715.916753                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1525368                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               867                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1759.363322                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   715.916753                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.699137                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.699137                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          746                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          694                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.728516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3051603                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3051603                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  53184518000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1524501                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1524501                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1524501                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1524501                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1524501                       # number of overall hits
system.cpu.icache.overall_hits::total         1524501                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          867                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           867                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          867                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            867                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          867                       # number of overall misses
system.cpu.icache.overall_misses::total           867                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55840000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55840000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     55840000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55840000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55840000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55840000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1525368                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1525368                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1525368                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1525368                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1525368                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1525368                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000568                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000568                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000568                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000568                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000568                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000568                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64405.997693                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64405.997693                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64405.997693                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64405.997693                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64405.997693                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64405.997693                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          121                       # number of writebacks
system.cpu.icache.writebacks::total               121                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          867                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          867                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          867                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          867                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          867                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          867                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54106000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54106000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54106000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54106000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54106000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54106000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000568                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000568                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000568                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000568                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000568                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000568                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62405.997693                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62405.997693                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 62405.997693                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62405.997693                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 62405.997693                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62405.997693                       # average overall mshr miss latency
system.cpu.icache.replacements                    121                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  53184518000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  53184518000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.membus.snoop_filter.tot_requests        987536                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       492884                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  53184518000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             494193                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          502                       # Transaction distribution
system.membus.trans_dist::WritebackClean          121                       # Transaction distribution
system.membus.trans_dist::CleanEvict           492260                       # Transaction distribution
system.membus.trans_dist::ReadExReq               460                       # Transaction distribution
system.membus.trans_dist::ReadExResp              460                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            867                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        493326                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         1855                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      1480334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      1480334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1482189                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        63232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        63232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     31634432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     31634432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                31697664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            494653                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000008                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.002844                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  494649    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       4      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              494653                       # Request fanout histogram
system.membus.reqLayer2.occupancy           990028000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4596250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy         2798976999                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
