// Generated by CIRCT unknown git version
module lab1step3(	// file.cleaned.mlir:2:3
  input  A,	// file.cleaned.mlir:2:27
         B,	// file.cleaned.mlir:2:39
         C,	// file.cleaned.mlir:2:51
  output F	// file.cleaned.mlir:2:64
);

  wire SYNTHESIZED_WIRE_0;	// file.cleaned.mlir:9:10
  assign SYNTHESIZED_WIRE_0 = ~C;	// file.cleaned.mlir:9:10
  assign F = ~A & ~B & C | A & ~B & C | A & B & SYNTHESIZED_WIRE_0 | ~A & B & C;	// file.cleaned.mlir:4:10, :5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :12:5
endmodule

