

================================================================
== Vitis HLS Report for 'pow_generic_double_s'
================================================================
* Date:           Thu Oct 19 11:50:43 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_kernel_attention
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  20.551 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        4|        4|  0.200 us|  0.200 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 9.15>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%exp_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %exp" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:488]   --->   Operation 6 'read' 'exp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %exp_read" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:488]   --->   Operation 7 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Result_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 8 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%es_exp_V = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 9 'partselect' 'es_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%es_sig_V = trunc i64 %data_V"   --->   Operation 10 'trunc' 'es_sig_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i11 %es_exp_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515]   --->   Operation 11 'zext' 'zext_ln515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.73ns)   --->   "%m_exp = add i12 %zext_ln515, i12 3073" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:515]   --->   Operation 12 'add' 'm_exp' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.61ns)   --->   "%y_is_0 = icmp_eq  i11 %es_exp_V, i11 0"   --->   Operation 13 'icmp' 'y_is_0' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.61ns)   --->   "%icmp_ln1019 = icmp_eq  i11 %es_exp_V, i11 2047"   --->   Operation 14 'icmp' 'icmp_ln1019' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.98ns)   --->   "%icmp_ln1019_1 = icmp_eq  i52 %es_sig_V, i52 0"   --->   Operation 15 'icmp' 'icmp_ln1019_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Result_7 = trunc i64 %data_V"   --->   Operation 16 'trunc' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_8 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %p_Result_7"   --->   Operation 17 'bitconcatenate' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln294 = zext i53 %p_Result_8"   --->   Operation 18 'zext' 'zext_ln294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.99ns)   --->   "%e_frac_V_1 = sub i54 0, i54 %zext_ln294"   --->   Operation 19 'sub' 'e_frac_V_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.26ns)   --->   "%e_frac_V_2 = select i1 %p_Result_6, i54 %e_frac_V_1, i54 %zext_ln294" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:566]   --->   Operation 20 'select' 'e_frac_V_2' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i54 %e_frac_V_2"   --->   Operation 21 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (4.55ns)   --->   "%m_frac_l_V = mul i120 %sext_ln813, i120 73786976294836972963"   --->   Operation 22 'mul' 'm_frac_l_V' <Predicate = true> <Delay = 4.55> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.55> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln568 = sext i120 %m_frac_l_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:568]   --->   Operation 23 'sext' 'sext_ln568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1654)   --->   "%sext_ln568_1 = sext i120 %m_frac_l_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:568]   --->   Operation 24 'sext' 'sext_ln568_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %m_exp, i32 11"   --->   Operation 25 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.73ns)   --->   "%sub_ln1512 = sub i11 1023, i11 %es_exp_V"   --->   Operation 26 'sub' 'sub_ln1512' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i11 %sub_ln1512"   --->   Operation 27 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.29ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1512, i12 %m_exp"   --->   Operation 28 'select' 'ush' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i12 %ush"   --->   Operation 29 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l_V)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 30 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l_V)   --->   "%sext_ln1488cast = zext i32 %sext_ln1488"   --->   Operation 31 'zext' 'sext_ln1488cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l_V)   --->   "%r_V = ashr i120 %m_frac_l_V, i120 %sext_ln1488cast"   --->   Operation 32 'ashr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l_V)   --->   "%sext_ln1487 = sext i120 %r_V"   --->   Operation 33 'sext' 'sext_ln1487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l_V)   --->   "%r_V_1 = shl i131 %sext_ln568, i131 %zext_ln1488"   --->   Operation 34 'shl' 'r_V_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node m_fix_l_V)   --->   "%trunc_ln1487_1 = trunc i131 %r_V_1"   --->   Operation 35 'trunc' 'trunc_ln1487_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.17ns) (out node of the LUT)   --->   "%m_fix_l_V = select i1 %isNeg, i130 %sext_ln1487, i130 %trunc_ln1487_1"   --->   Operation 36 'select' 'm_fix_l_V' <Predicate = true> <Delay = 1.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln1454 = zext i32 %sext_ln1488"   --->   Operation 37 'zext' 'zext_ln1454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1654)   --->   "%r_V_2 = shl i130 %m_fix_l_V, i130 %zext_ln1454"   --->   Operation 38 'shl' 'r_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1654)   --->   "%r_V_3 = ashr i130 %m_fix_l_V, i130 %zext_ln1454"   --->   Operation 39 'ashr' 'r_V_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln1654)   --->   "%r_V_17 = select i1 %isNeg, i130 %r_V_2, i130 %r_V_3"   --->   Operation 40 'select' 'r_V_17' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln578)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %m_exp, i32 11" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:581]   --->   Operation 41 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln578)   --->   "%sext_ln1454 = sext i12 %m_exp"   --->   Operation 42 'sext' 'sext_ln1454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln578)   --->   "%zext_ln1454_1 = zext i32 %sext_ln1454"   --->   Operation 43 'zext' 'zext_ln1454_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln578)   --->   "%r_V_5 = shl i131 %sext_ln568, i131 %zext_ln1454_1"   --->   Operation 44 'shl' 'r_V_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln578)   --->   "%trunc_ln1487_2 = trunc i131 %r_V_5"   --->   Operation 45 'trunc' 'trunc_ln1487_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %sub_ln1512, i32 10"   --->   Operation 46 'bitselect' 'isNeg_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.29ns)   --->   "%ush_2 = select i1 %isNeg_1, i12 %m_exp, i12 %sext_ln1512"   --->   Operation 47 'select' 'ush_2' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1454_1 = sext i12 %ush_2"   --->   Operation 48 'sext' 'sext_ln1454_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%zext_ln1454_2 = zext i32 %sext_ln1454_1"   --->   Operation 49 'zext' 'zext_ln1454_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%r_V_6 = shl i131 %sext_ln568, i131 %zext_ln1454_2"   --->   Operation 50 'shl' 'r_V_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%trunc_ln1453 = trunc i131 %r_V_6"   --->   Operation 51 'trunc' 'trunc_ln1453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%sext_ln1454_1cast = zext i32 %sext_ln1454_1"   --->   Operation 52 'zext' 'sext_ln1454_1cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%r_V_7 = ashr i120 %m_frac_l_V, i120 %sext_ln1454_1cast"   --->   Operation 53 'ashr' 'r_V_7' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.17> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node r_V_8)   --->   "%sext_ln1453 = sext i120 %r_V_7"   --->   Operation 54 'sext' 'sext_ln1453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.17ns) (out node of the LUT)   --->   "%r_V_8 = select i1 %isNeg_1, i130 %trunc_ln1453, i130 %sext_ln1453"   --->   Operation 55 'select' 'r_V_8' <Predicate = true> <Delay = 1.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.17ns) (out node of the LUT)   --->   "%select_ln578 = select i1 %tmp_5, i130 %r_V_8, i130 %trunc_ln1487_2" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:578]   --->   Operation 56 'select' 'select_ln578' <Predicate = true> <Delay = 1.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%m_fix_hi_V = partselect i16 @_ssdm_op_PartSelect.i16.i130.i32.i32, i130 %select_ln578, i32 114, i32 129"   --->   Operation 57 'partselect' 'm_fix_hi_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i130.i32, i130 %select_ln578, i32 129"   --->   Operation 58 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1271 = sext i16 %m_fix_hi_V"   --->   Operation 59 'sext' 'sext_ln1271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [3/3] (0.99ns) (grouped into DSP with root node ret_V_7)   --->   "%r_V_18 = mul i31 %sext_ln1271, i31 23637"   --->   Operation 60 'mul' 'r_V_18' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i59 @_ssdm_op_PartSelect.i59.i130.i32.i32, i130 %select_ln578, i32 59, i32 117"   --->   Operation 61 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.62ns)   --->   "%icmp_ln657 = icmp_sgt  i12 %m_exp, i12 0" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 62 'icmp' 'icmp_ln657' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (1.25ns) (out node of the LUT)   --->   "%icmp_ln1654 = icmp_ne  i130 %r_V_17, i130 %sext_ln568_1"   --->   Operation 63 'icmp' 'icmp_ln1654' <Predicate = true> <Delay = 1.25> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.25> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 0.99>
ST_2 : Operation 64 [2/3] (0.99ns) (grouped into DSP with root node ret_V_7)   --->   "%r_V_18 = mul i31 %sext_ln1271, i31 23637"   --->   Operation 64 'mul' 'r_V_18' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.64>
ST_3 : Operation 65 [1/1] (0.12ns)   --->   "%y_is_inf = and i1 %icmp_ln1019, i1 %icmp_ln1019_1" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isinf.h:18]   --->   Operation 65 'and' 'y_is_inf' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node or_ln407)   --->   "%xor_ln1023 = xor i1 %icmp_ln1019_1, i1 1"   --->   Operation 66 'xor' 'xor_ln1023' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node or_ln407)   --->   "%y_is_NaN = and i1 %icmp_ln1019, i1 %xor_ln1023" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_isnan.h:18]   --->   Operation 67 'and' 'y_is_NaN' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln407 = or i1 %y_is_0, i1 %y_is_NaN" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 68 'or' 'or_ln407' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/3] (0.00ns) (grouped into DSP with root node ret_V_7)   --->   "%r_V_18 = mul i31 %sext_ln1271, i31 23637"   --->   Operation 69 'mul' 'r_V_18' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%rhs = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i18, i1 %p_Result_9, i18 131072"   --->   Operation 70 'bitconcatenate' 'rhs' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i19 %rhs"   --->   Operation 71 'sext' 'sext_ln1347' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_7 = add i31 %sext_ln1347, i31 %r_V_18"   --->   Operation 72 'add' 'ret_V_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 8.71>
ST_4 : Operation 73 [1/2] (0.64ns) (root node of the DSP)   --->   "%ret_V_7 = add i31 %sext_ln1347, i31 %r_V_18"   --->   Operation 73 'add' 'ret_V_7' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%ret_V_cast = partselect i13 @_ssdm_op_PartSelect.i13.i31.i32.i32, i31 %ret_V_7, i32 18, i32 30"   --->   Operation 74 'partselect' 'ret_V_cast' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node ret_V_8)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i31.i32, i31 %ret_V_7, i32 30"   --->   Operation 75 'bitselect' 'p_Result_s' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln1003 = trunc i31 %ret_V_7"   --->   Operation 76 'trunc' 'trunc_ln1003' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.69ns)   --->   "%icmp_ln1003 = icmp_eq  i18 %trunc_ln1003, i18 0"   --->   Operation 77 'icmp' 'icmp_ln1003' <Predicate = (!or_ln407)> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.75ns)   --->   "%ret_V = add i13 %ret_V_cast, i13 1"   --->   Operation 78 'add' 'ret_V' <Predicate = (!or_ln407)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node ret_V_8)   --->   "%select_ln1002 = select i1 %icmp_ln1003, i13 %ret_V_cast, i13 %ret_V"   --->   Operation 79 'select' 'select_ln1002' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.32ns) (out node of the LUT)   --->   "%ret_V_8 = select i1 %p_Result_s, i13 %select_ln1002, i13 %ret_V_cast"   --->   Operation 80 'select' 'ret_V_8' <Predicate = (!or_ln407)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i13 %ret_V_8"   --->   Operation 81 'sext' 'sext_ln1270' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (4.71ns)   --->   "%r_V_12 = mul i71 %sext_ln1270, i71 1636647506585939924452"   --->   Operation 82 'mul' 'r_V_12' <Predicate = (!or_ln407)> <Delay = 4.71> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.71> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln813_1 = partselect i59 @_ssdm_op_PartSelect.i59.i71.i32.i32, i71 %r_V_12, i32 12, i32 70"   --->   Operation 83 'partselect' 'trunc_ln813_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (1.08ns)   --->   "%m_diff_V = sub i59 %trunc_ln2, i59 %trunc_ln813_1"   --->   Operation 84 'sub' 'm_diff_V' <Predicate = (!or_ln407)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%m_diff_hi_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 51, i32 58"   --->   Operation 85 'partselect' 'm_diff_hi_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i8 %m_diff_hi_V"   --->   Operation 86 'zext' 'zext_ln541' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr = getelementptr i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i64 0, i64 %zext_ln541" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 87 'getelementptr' 'pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_4 : Operation 88 [2/2] (1.20ns)   --->   "%exp_Z1_V = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 88 'load' 'exp_Z1_V' <Predicate = (!or_ln407)> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%Z2_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 43, i32 50"   --->   Operation 89 'partselect' 'Z2_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%Z3_V = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 35, i32 42"   --->   Operation 90 'partselect' 'Z3_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%Z4 = trunc i59 %m_diff_V"   --->   Operation 91 'trunc' 'Z4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%Z4_ind = partselect i8 @_ssdm_op_PartSelect.i8.i59.i32.i32, i59 %m_diff_V, i32 27, i32 34"   --->   Operation 92 'partselect' 'Z4_ind' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln541_1 = zext i8 %Z4_ind"   --->   Operation 93 'zext' 'zext_ln541_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i64 0, i64 %zext_ln541_1"   --->   Operation 94 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_4 : Operation 95 [2/2] (1.19ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr"   --->   Operation 95 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load' <Predicate = (!or_ln407)> <Delay = 1.19> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln541_2 = zext i8 %Z3_V"   --->   Operation 96 'zext' 'zext_ln541_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1 = getelementptr i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i64 0, i64 %zext_ln541_2"   --->   Operation 97 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_4 : Operation 98 [2/2] (1.19ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1"   --->   Operation 98 'load' 'f_Z3' <Predicate = (!or_ln407)> <Delay = 1.19> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln541_3 = zext i8 %Z2_V"   --->   Operation 99 'zext' 'zext_ln541_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr = getelementptr i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V, i64 0, i64 %zext_ln541_3"   --->   Operation 100 'getelementptr' 'pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_4 : Operation 101 [2/2] (1.20ns)   --->   "%f_Z2_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr"   --->   Operation 101 'load' 'f_Z2_V' <Predicate = (!or_ln407)> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>

State 5 <SV = 4> <Delay = 20.5>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_18"   --->   Operation 102 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node select_ln460)   --->   "%select_ln407 = select i1 %y_is_0, i64 1, i64 nan" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 103 'select' 'select_ln407' <Predicate = (or_ln407)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln460)   --->   "%xor_ln970 = xor i1 %p_Result_6, i1 1"   --->   Operation 104 'xor' 'xor_ln970' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln467_2)   --->   "%and_ln467 = and i1 %y_is_inf, i1 %p_Result_6" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:467]   --->   Operation 105 'and' 'and_ln467' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/2] (1.20ns)   --->   "%exp_Z1_V = load i8 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640]   --->   Operation 106 'load' 'exp_Z1_V' <Predicate = (!or_ln407)> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 58> <Depth = 256> <ROM>
ST_5 : Operation 107 [1/2] (1.19ns)   --->   "%pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr"   --->   Operation 107 'load' 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load' <Predicate = (!or_ln407)> <Delay = 1.19> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%r = partselect i10 @_ssdm_op_PartSelect.i10.i26.i32.i32, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load, i32 16, i32 25"   --->   Operation 108 'partselect' 'r' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i35 %Z4"   --->   Operation 109 'zext' 'zext_ln813' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln813_1 = zext i10 %r"   --->   Operation 110 'zext' 'zext_ln813_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.91ns)   --->   "%ret_V_9 = add i36 %zext_ln813, i36 %zext_ln813_1"   --->   Operation 111 'add' 'ret_V_9' <Predicate = (!or_ln407)> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/2] (1.19ns)   --->   "%f_Z3 = load i8 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_addr_1"   --->   Operation 112 'load' 'f_Z3' <Predicate = (!or_ln407)> <Delay = 1.19> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 26> <Depth = 256> <ROM>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%ret_V_10 = bitconcatenate i43 @_ssdm_op_BitConcatenate.i43.i8.i9.i26, i8 %Z3_V, i9 0, i26 %f_Z3"   --->   Operation 113 'bitconcatenate' 'ret_V_10' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln1347 = zext i43 %ret_V_10"   --->   Operation 114 'zext' 'zext_ln1347' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln1270 = zext i43 %ret_V_10"   --->   Operation 115 'zext' 'zext_ln1270' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln1273 = zext i36 %ret_V_9"   --->   Operation 116 'zext' 'zext_ln1273' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (3.60ns)   --->   "%r_V_14 = mul i79 %zext_ln1270, i79 %zext_ln1273"   --->   Operation 117 'mul' 'r_V_14' <Predicate = (!or_ln407)> <Delay = 3.60> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.60> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln813_4 = partselect i20 @_ssdm_op_PartSelect.i20.i79.i32.i32, i79 %r_V_14, i32 59, i32 78"   --->   Operation 118 'partselect' 'trunc_ln813_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln813_2 = zext i20 %trunc_ln813_4"   --->   Operation 119 'zext' 'zext_ln813_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 120 [1/1] (0.92ns)   --->   "%add_ln813 = add i36 %ret_V_9, i36 %zext_ln813_2"   --->   Operation 120 'add' 'add_ln813' <Predicate = (!or_ln407)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln813_3 = zext i36 %add_ln813"   --->   Operation 121 'zext' 'zext_ln813_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 122 [1/1] (0.96ns)   --->   "%exp_Z2P_m_1_V = add i44 %zext_ln813_3, i44 %zext_ln1347"   --->   Operation 122 'add' 'exp_Z2P_m_1_V' <Predicate = (!or_ln407)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [1/2] (1.20ns)   --->   "%f_Z2_V = load i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V_addr"   --->   Operation 123 'load' 'f_Z2_V' <Predicate = (!or_ln407)> <Delay = 1.20> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 42> <Depth = 256> <ROM>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i40 @_ssdm_op_PartSelect.i40.i42.i32.i32, i42 %f_Z2_V, i32 2, i32 41"   --->   Operation 124 'partselect' 'tmp_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%exp_Z2_m_1_V = bitconcatenate i49 @_ssdm_op_BitConcatenate.i49.i8.i1.i40, i8 %Z2_V, i1 0, i40 %tmp_2"   --->   Operation 125 'bitconcatenate' 'exp_Z2_m_1_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln1270_1 = zext i49 %exp_Z2_m_1_V"   --->   Operation 126 'zext' 'zext_ln1270_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln1273_1 = zext i44 %exp_Z2P_m_1_V"   --->   Operation 127 'zext' 'zext_ln1273_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (3.73ns)   --->   "%r_V_15 = mul i93 %zext_ln1270_1, i93 %zext_ln1273_1"   --->   Operation 128 'mul' 'r_V_15' <Predicate = (!or_ln407)> <Delay = 3.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%lhs_V_1 = bitconcatenate i51 @_ssdm_op_BitConcatenate.i51.i8.i1.i40.i2, i8 %Z2_V, i1 0, i40 %tmp_2, i2 0"   --->   Operation 129 'bitconcatenate' 'lhs_V_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln1347_1 = zext i51 %lhs_V_1"   --->   Operation 130 'zext' 'zext_ln1347_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln813_5 = partselect i36 @_ssdm_op_PartSelect.i36.i93.i32.i32, i93 %r_V_15, i32 57, i32 92"   --->   Operation 131 'partselect' 'trunc_ln813_5' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln813_4 = zext i36 %trunc_ln813_5"   --->   Operation 132 'zext' 'zext_ln813_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.96ns)   --->   "%add_ln813_2 = add i44 %exp_Z2P_m_1_V, i44 %zext_ln813_4"   --->   Operation 133 'add' 'add_ln813_2' <Predicate = (!or_ln407)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln813_5 = zext i44 %add_ln813_2"   --->   Operation 134 'zext' 'zext_ln813_5' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.97ns)   --->   "%exp_Z1P_m_1_l_V = add i52 %zext_ln813_5, i52 %zext_ln1347_1"   --->   Operation 135 'add' 'exp_Z1P_m_1_l_V' <Predicate = (!or_ln407)> <Delay = 0.97> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%exp_Z1P_m_1_V = partselect i50 @_ssdm_op_PartSelect.i50.i52.i32.i32, i52 %exp_Z1P_m_1_l_V, i32 2, i32 51"   --->   Operation 136 'partselect' 'exp_Z1P_m_1_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%exp_Z1_hi_V = partselect i50 @_ssdm_op_PartSelect.i50.i58.i32.i32, i58 %exp_Z1_V, i32 8, i32 57"   --->   Operation 137 'partselect' 'exp_Z1_hi_V' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (1.06ns)   --->   "%ret_V_11 = add i58 %exp_Z1_V, i58 16"   --->   Operation 138 'add' 'ret_V_11' <Predicate = (!or_ln407)> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i50 %exp_Z1_hi_V"   --->   Operation 139 'zext' 'zext_ln1271' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln1273_2 = zext i50 %exp_Z1P_m_1_V"   --->   Operation 140 'zext' 'zext_ln1273_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 141 [1/1] (3.73ns)   --->   "%r_V_19 = mul i100 %zext_ln1273_2, i100 %zext_ln1271"   --->   Operation 141 'mul' 'r_V_19' <Predicate = (!or_ln407)> <Delay = 3.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%lhs_V_4 = bitconcatenate i107 @_ssdm_op_BitConcatenate.i107.i58.i49, i58 %ret_V_11, i49 0"   --->   Operation 142 'bitconcatenate' 'lhs_V_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln1347_2 = zext i100 %r_V_19"   --->   Operation 143 'zext' 'zext_ln1347_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln1347_3 = zext i100 %r_V_19"   --->   Operation 144 'zext' 'zext_ln1347_3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln1347 = trunc i58 %ret_V_11"   --->   Operation 145 'trunc' 'trunc_ln1347' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln3 = bitconcatenate i106 @_ssdm_op_BitConcatenate.i106.i57.i49, i57 %trunc_ln1347, i49 0"   --->   Operation 146 'bitconcatenate' 'trunc_ln3' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln1347_4 = zext i100 %r_V_19"   --->   Operation 147 'zext' 'zext_ln1347_4' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln1347_2 = trunc i58 %ret_V_11"   --->   Operation 148 'trunc' 'trunc_ln1347_2' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln1347_1 = bitconcatenate i105 @_ssdm_op_BitConcatenate.i105.i56.i49, i56 %trunc_ln1347_2, i49 0"   --->   Operation 149 'bitconcatenate' 'trunc_ln1347_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (1.37ns)   --->   "%ret_V_6 = add i107 %lhs_V_4, i107 %zext_ln1347_2"   --->   Operation 150 'add' 'ret_V_6' <Predicate = (!or_ln407)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (1.36ns)   --->   "%add_ln1347_1 = add i105 %trunc_ln1347_1, i105 %zext_ln1347_4"   --->   Operation 151 'add' 'add_ln1347_1' <Predicate = (!or_ln407)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (1.37ns)   --->   "%add_ln1347_2 = add i106 %trunc_ln3, i106 %zext_ln1347_3"   --->   Operation 152 'add' 'add_ln1347_2' <Predicate = (!or_ln407)> <Delay = 1.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i107.i32, i107 %ret_V_6, i32 106"   --->   Operation 153 'bitselect' 'tmp_10' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.75ns)   --->   "%r_exp_V = add i13 %ret_V_8, i13 8191"   --->   Operation 154 'add' 'r_exp_V' <Predicate = (!or_ln407)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.32ns)   --->   "%r_exp_V_2 = select i1 %tmp_10, i13 %ret_V_8, i13 %r_exp_V" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:651]   --->   Operation 155 'select' 'r_exp_V_2' <Predicate = (!or_ln407)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node or_ln657)   --->   "%and_ln657 = and i1 %icmp_ln657, i1 %icmp_ln1654" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 156 'and' 'and_ln657' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i3 @_ssdm_op_PartSelect.i3.i13.i32.i32, i13 %r_exp_V_2, i32 10, i32 12"   --->   Operation 157 'partselect' 'tmp_11' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.49ns)   --->   "%icmp_ln1035 = icmp_sgt  i3 %tmp_11, i3 0"   --->   Operation 158 'icmp' 'icmp_ln1035' <Predicate = (!or_ln407)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln657 = or i1 %and_ln657, i1 %icmp_ln1035" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 159 'or' 'or_ln657' <Predicate = (!or_ln407)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i120.i32, i120 %m_frac_l_V, i32 119"   --->   Operation 160 'bitselect' 'tmp_12' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%select_ln658 = select i1 %tmp_12, i64 0, i64 inf" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:658]   --->   Operation 161 'select' 'select_ln658' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node select_ln1039)   --->   "%tmp = partselect i52 @_ssdm_op_PartSelect.i52.i106.i32.i32, i106 %add_ln1347_2, i32 54, i32 105"   --->   Operation 162 'partselect' 'tmp' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln1039)   --->   "%tmp_1 = partselect i52 @_ssdm_op_PartSelect.i52.i105.i32.i32, i105 %add_ln1347_1, i32 53, i32 104"   --->   Operation 163 'partselect' 'tmp_1' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln1039)   --->   "%tmp_14 = select i1 %tmp_10, i52 %tmp, i52 %tmp_1" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:651]   --->   Operation 164 'select' 'tmp_14' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln186 = trunc i13 %r_exp_V_2"   --->   Operation 165 'trunc' 'trunc_ln186' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.73ns)   --->   "%out_exp_V = add i11 %trunc_ln186, i11 1023"   --->   Operation 166 'add' 'out_exp_V' <Predicate = (!or_ln407)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln1039)   --->   "%p_Result_10 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 0, i11 %out_exp_V, i52 %tmp_14"   --->   Operation 167 'bitconcatenate' 'p_Result_10' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln1039)   --->   "%bitcast_ln526 = bitcast i64 %p_Result_10" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:526]   --->   Operation 168 'bitcast' 'bitcast_ln526' <Predicate = (!or_ln407)> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.12ns)   --->   "%xor_ln407 = xor i1 %or_ln407, i1 1" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 169 'xor' 'xor_ln407' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node and_ln467_2)   --->   "%xor_ln460 = xor i1 %y_is_inf, i1 1" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 170 'xor' 'xor_ln460' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node and_ln467_2)   --->   "%or_ln460 = or i1 %p_Result_6, i1 %xor_ln460" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 171 'or' 'or_ln460' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node and_ln467_2)   --->   "%xor_ln467 = xor i1 %and_ln467, i1 1" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:467]   --->   Operation 172 'xor' 'xor_ln467' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node and_ln467_2)   --->   "%and_ln467_1 = and i1 %xor_ln407, i1 %xor_ln467" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:467]   --->   Operation 173 'and' 'and_ln467_1' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln467_2 = and i1 %and_ln467_1, i1 %or_ln460" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:467]   --->   Operation 174 'and' 'and_ln467_2' <Predicate = (!or_ln407)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln657)   --->   "%and_ln657_1 = and i1 %and_ln467_2, i1 %or_ln657" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 175 'and' 'and_ln657_1' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 176 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln657 = select i1 %and_ln657_1, i64 %select_ln658, i64 0" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 176 'select' 'select_ln657' <Predicate = (!or_ln407)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node and_ln1039_1)   --->   "%xor_ln657 = xor i1 %or_ln657, i1 1" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657]   --->   Operation 177 'xor' 'xor_ln657' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.64ns)   --->   "%icmp_ln1039 = icmp_sgt  i13 %r_exp_V_2, i13 7169"   --->   Operation 178 'icmp' 'icmp_ln1039' <Predicate = (!or_ln407)> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node and_ln1039_1)   --->   "%and_ln1039 = and i1 %icmp_ln1039, i1 %xor_ln657"   --->   Operation 179 'and' 'and_ln1039' <Predicate = (!or_ln407)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 180 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1039_1 = and i1 %and_ln1039, i1 %and_ln467_2"   --->   Operation 180 'and' 'and_ln1039_1' <Predicate = (!or_ln407)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 181 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln1039 = select i1 %and_ln1039_1, i64 %bitcast_ln526, i64 %select_ln657"   --->   Operation 181 'select' 'select_ln1039' <Predicate = (!or_ln407)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node select_ln460)   --->   "%select_ln407_1 = select i1 %or_ln407, i64 %select_ln407, i64 %select_ln1039" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407]   --->   Operation 182 'select' 'select_ln407_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node select_ln460)   --->   "%and_ln460 = and i1 %xor_ln970, i1 %xor_ln407" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 183 'and' 'and_ln460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln460)   --->   "%and_ln460_1 = and i1 %and_ln460, i1 %y_is_inf" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 184 'and' 'and_ln460_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 185 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln460 = select i1 %and_ln460_1, i64 inf, i64 %select_ln407_1" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:460]   --->   Operation 185 'select' 'select_ln460' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%ret_ln690 = ret i64 %select_ln460" [/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:690]   --->   Operation 186 'ret' 'ret_ln690' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 9.16ns
The critical path consists of the following:
	wire read operation ('exp_read', /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:488) on port 'exp' (/wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:488) [6]  (0 ns)
	'sub' operation ('e_frac.V') [26]  (0.998 ns)
	'select' operation ('e_frac.V', /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:566) [27]  (0.263 ns)
	'mul' operation ('m_frac_l.V') [29]  (4.55 ns)
	'ashr' operation ('r_V_7') [60]  (0 ns)
	'select' operation ('r.V') [62]  (1.17 ns)
	'select' operation ('select_ln578', /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:578) [63]  (1.17 ns)
	'mul' operation of DSP[70] ('r.V') [67]  (0.996 ns)

 <State 2>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[70] ('r.V') [67]  (0.996 ns)

 <State 3>: 0.645ns
The critical path consists of the following:
	'mul' operation of DSP[70] ('r.V') [67]  (0 ns)
	'add' operation of DSP[70] ('ret.V') [70]  (0.645 ns)

 <State 4>: 8.72ns
The critical path consists of the following:
	'add' operation of DSP[70] ('ret.V') [70]  (0.645 ns)
	'add' operation ('ret.V') [75]  (0.755 ns)
	'select' operation ('select_ln1002') [76]  (0 ns)
	'select' operation ('ret.V') [77]  (0.321 ns)
	'mul' operation ('r.V') [79]  (4.72 ns)
	'sub' operation ('m_diff.V') [82]  (1.08 ns)
	'getelementptr' operation ('pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V_addr', /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640) [85]  (0 ns)
	'load' operation ('exp_Z1.V', /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:640) on array 'pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V' [86]  (1.2 ns)

 <State 5>: 20.6ns
The critical path consists of the following:
	'load' operation ('pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V_load') on array 'pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V' [93]  (1.2 ns)
	'add' operation ('ret.V') [97]  (0.911 ns)
	'mul' operation ('r.V') [105]  (3.61 ns)
	'add' operation ('add_ln813') [108]  (0.922 ns)
	'add' operation ('exp_Z2P_m_1.V') [110]  (0.962 ns)
	'mul' operation ('r.V') [118]  (3.74 ns)
	'add' operation ('add_ln813_2') [123]  (0.961 ns)
	'add' operation ('exp_Z1P_m_1_l.V') [125]  (0.971 ns)
	'mul' operation ('r.V') [131]  (3.73 ns)
	'add' operation ('ret.V') [140]  (1.38 ns)
	'select' operation ('r_exp.V', /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:651) [145]  (0.321 ns)
	'icmp' operation ('icmp_ln1035') [150]  (0.5 ns)
	'or' operation ('or_ln657', /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657) [151]  (0.122 ns)
	'and' operation ('and_ln657_1', /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657) [167]  (0 ns)
	'select' operation ('select_ln657', /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:657) [168]  (0.411 ns)
	'select' operation ('select_ln1039') [173]  (0.411 ns)
	'select' operation ('select_ln407_1', /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:407) [174]  (0 ns)
	'select' operation ('select_ln460', /wrk/ci/prod/2022.1/rdi_builds/continuous/2022_04_18_3526262/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_pow.h:460) [177]  (0.411 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
