Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Tue Mar 28 15:14:28 2023
| Host         : yavin running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 5 -file ./report/mul_float_top_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------+--------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
|            Instance           |                      Module                      | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP Blocks |
+-------------------------------+--------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
| bd_0_wrapper                  |                                            (top) |        206 |        206 |       0 |    0 |   0 |      0 |      0 |          2 |
|   bd_0_i                      |                                             bd_0 |        206 |        206 |       0 |    0 |   0 |      0 |      0 |          2 |
|     hls_inst                  |                                  bd_0_hls_inst_0 |        206 |        206 |       0 |    0 |   0 |      0 |      0 |          2 |
|       (hls_inst)              |                                  bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |          0 |
|       inst                    |                    bd_0_hls_inst_0_mul_float_top |        206 |        206 |       0 |    0 |   0 |      0 |      0 |          2 |
|         (inst)                |                    bd_0_hls_inst_0_mul_float_top |          8 |          8 |       0 |    0 |   0 |      0 |      0 |          0 |
|         mul_25s_25s_50_1_1_U1 | bd_0_hls_inst_0_mul_float_top_mul_25s_25s_50_1_1 |        198 |        198 |       0 |    0 |   0 |      0 |      0 |          2 |
+-------------------------------+--------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


