\hypertarget{group___e_x_t__interrupts}{}\doxysection{ATMEGA32 external interrupts driver}
\label{group___e_x_t__interrupts}\index{ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}}


External interrupts driver.  


\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group___e_x_t__interrupts_ga6f5578f86f992a77c35692646fa107ec}{EN\+\_\+interrupt\+Num\+\_\+t}} \{ \mbox{\hyperlink{group___e_x_t__interrupts_gga6f5578f86f992a77c35692646fa107ecac982725fadf3a115b854a6ff2abaa137}{INT2}} = 5
, \mbox{\hyperlink{group___e_x_t__interrupts_gga6f5578f86f992a77c35692646fa107eca15eea8e66ea11820ade640821d84382d}{INT0}}
, \mbox{\hyperlink{group___e_x_t__interrupts_gga6f5578f86f992a77c35692646fa107ecaf557cd0d786ab83c4771da6eea65727b}{INT1}}
 \}
\begin{DoxyCompactList}\small\item\em External interrupt number. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group___e_x_t__interrupts_gaec38d3d460aef86156513ecb22afe034}{EN\+\_\+interrupt\+Sense\+Control\+\_\+t}} \{ \mbox{\hyperlink{group___e_x_t__interrupts_ggaec38d3d460aef86156513ecb22afe034ab211cf14477a0a8c8a2d7a6c56d7a3ae}{LOW\+\_\+\+LEVEL}}
, \mbox{\hyperlink{group___e_x_t__interrupts_ggaec38d3d460aef86156513ecb22afe034af8dbcbcfe74d128ad10d436316b26033}{ANY\+\_\+\+LOGICAL\+\_\+\+CHANGE}}
, \mbox{\hyperlink{group___e_x_t__interrupts_ggaec38d3d460aef86156513ecb22afe034ab88c132109a78c131815f270b8bef045}{FALLING\+\_\+\+EDGE}}
, \mbox{\hyperlink{group___e_x_t__interrupts_ggaec38d3d460aef86156513ecb22afe034a86445853271053ed37f404b9ca4fa434}{RISING\+\_\+\+EDGE}}
 \}
\begin{DoxyCompactList}\small\item\em External interrupt sense control. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group___e_x_t__interrupts_ga493ef6cf93614545b91e84ca93be54e5}{EN\+\_\+interrupt\+Error\+\_\+t}} \{ \mbox{\hyperlink{group___e_x_t__interrupts_gga493ef6cf93614545b91e84ca93be54e5ac9e167360127314cb469d1f384adecd7}{INT\+\_\+\+OK}}
, \mbox{\hyperlink{group___e_x_t__interrupts_gga493ef6cf93614545b91e84ca93be54e5a153f500f487c261f627f4b169de0991b}{WRONG\+\_\+\+INT\+\_\+\+NUM}}
, \mbox{\hyperlink{group___e_x_t__interrupts_gga493ef6cf93614545b91e84ca93be54e5ae7d91a1db1254f0a90e768a8cb70c8db}{WRONG\+\_\+\+SENSE\+\_\+\+CONTROL}}
 \}
\begin{DoxyCompactList}\small\item\em External interrupt errors. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___e_x_t__interrupts_ga493ef6cf93614545b91e84ca93be54e5}{EN\+\_\+interrupt\+Error\+\_\+t}} \mbox{\hyperlink{group___e_x_t__interrupts_ga3bfc3fef7cc6c9f3b3f1f06e69f73d18}{Ext\+\_\+interrupt\+Init}} (\mbox{\hyperlink{group___e_x_t__interrupts_ga6f5578f86f992a77c35692646fa107ec}{EN\+\_\+interrupt\+Num\+\_\+t}} interrupt\+Num, \mbox{\hyperlink{group___e_x_t__interrupts_gaec38d3d460aef86156513ecb22afe034}{EN\+\_\+interrupt\+Sense\+Control\+\_\+t}} interrupt\+Sense\+Control)
\begin{DoxyCompactList}\small\item\em External interrupt init. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{External interrupts pins}
\begin{DoxyItemize}
\item These are the pins which connected to each interrupt. \item It should be configured as \mbox{\hyperlink{group___m_c_u__port_ggacf2b446189b353f66263a1cfc82f45b8abd62348391d75c7fc8c130ea346cba29}{Input}}. \end{DoxyItemize}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___e_x_t__interrupts_ga792cc0eff3466f3d8417eba63af9fc15}{INT0\+\_\+\+PIN}}~(\mbox{\hyperlink{group___m_c_u__port_ggadeadeb010f04c1c69beb07ca27eb7617ae9fbf755a9cf8a27ac44df4e8a2cacfa}{PD2}} -\/ \mbox{\hyperlink{group___m_c_u__port_ga3f94220369581f21bc702653d1da7cb3}{PORTD\+\_\+\+OFFSET}})
\item 
\#define \mbox{\hyperlink{group___e_x_t__interrupts_ga694e631e46ffc062993d01830be74cbb}{INT1\+\_\+\+PIN}}~(\mbox{\hyperlink{group___m_c_u__port_ggadeadeb010f04c1c69beb07ca27eb7617a268895c87430e17f537e7164bf7977df}{PD3}} -\/ \mbox{\hyperlink{group___m_c_u__port_ga3f94220369581f21bc702653d1da7cb3}{PORTD\+\_\+\+OFFSET}})
\item 
\#define \mbox{\hyperlink{group___e_x_t__interrupts_gae3b068b847930dee391ba5256f9c8f94}{INT2\+\_\+\+PIN}}~(\mbox{\hyperlink{group___m_c_u__port_ggadeadeb010f04c1c69beb07ca27eb7617ae0a3351879d6280e2ccc570b1ff50773}{PB2}} -\/ \mbox{\hyperlink{group___m_c_u__port_gaeacd75a51e086c50be1d05b49ac87fd1}{PORTB\+\_\+\+OFFSET}})
\end{DoxyCompactItemize}
\doxysubsection*{INT0 sense control}
\begin{DoxyItemize}
\item These two bits \mbox{\hyperlink{group___e_x_t__interrupts_ga6c080a79672a9b6426584f08f08e4115}{ISC00}} and \mbox{\hyperlink{group___e_x_t__interrupts_ga6ee546ebb2448084c92137e9a6d3ad92}{ISC01}} which located in \mbox{\hyperlink{group__int__registers_ga1b5659537a1ba3f880a6e6cc6163d2cb}{MCUCR}} register control the \mbox{\hyperlink{group___e_x_t__interrupts_gga6f5578f86f992a77c35692646fa107eca15eea8e66ea11820ade640821d84382d}{INT0}} sense control. \item \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{3}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ ISC01   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ ISC00   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Description    }\\\cline{1-3}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ ISC01   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ ISC00   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Description    }\\\cline{1-3}
\endhead
\PBS\centering 0   &\PBS\centering 0   &\PBS\centering The low level of INT0 generates an interrupt request.    \\\cline{1-3}
\PBS\centering 0   &\PBS\centering 1   &\PBS\centering Any logical change on INT0 generates an interrupt request.    \\\cline{1-3}
\PBS\centering 1   &\PBS\centering 0   &\PBS\centering The falling edge of INT0 generates an interrupt request.    \\\cline{1-3}
\PBS\centering 1   &\PBS\centering 1   &\PBS\centering The rising edge of INT0 generates an interrupt request.   \\\cline{1-3}
\end{longtabu}
\end{DoxyItemize}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___e_x_t__interrupts_ga6c080a79672a9b6426584f08f08e4115}{ISC00}}~0
\item 
\#define \mbox{\hyperlink{group___e_x_t__interrupts_ga6ee546ebb2448084c92137e9a6d3ad92}{ISC01}}~1
\end{DoxyCompactItemize}
\doxysubsection*{INT1 sense control}
\begin{DoxyItemize}
\item These two bits \mbox{\hyperlink{group___e_x_t__interrupts_ga6446f3ff2592c34eab76e6eb549a856f}{ISC10}} and \mbox{\hyperlink{group___e_x_t__interrupts_gae6d2265aa4f914793d2dfa3095ba0993}{ISC11}} which located in \mbox{\hyperlink{group__int__registers_ga1b5659537a1ba3f880a6e6cc6163d2cb}{MCUCR}} register control the \mbox{\hyperlink{group___e_x_t__interrupts_gga6f5578f86f992a77c35692646fa107ecaf557cd0d786ab83c4771da6eea65727b}{INT1}} sense control. \item \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{3}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ ISC11   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ ISC10   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Description    }\\\cline{1-3}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ ISC11   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ ISC10   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Description    }\\\cline{1-3}
\endhead
\PBS\centering 0   &\PBS\centering 0   &\PBS\centering The low level of INT1 generates an interrupt request.    \\\cline{1-3}
\PBS\centering 0   &\PBS\centering 1   &\PBS\centering Any logical change on INT1 generates an interrupt request.    \\\cline{1-3}
\PBS\centering 1   &\PBS\centering 0   &\PBS\centering The falling edge of INT1 generates an interrupt request.    \\\cline{1-3}
\PBS\centering 1   &\PBS\centering 1   &\PBS\centering The rising edge of INT1 generates an interrupt request.   \\\cline{1-3}
\end{longtabu}
\end{DoxyItemize}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___e_x_t__interrupts_ga6446f3ff2592c34eab76e6eb549a856f}{ISC10}}~2
\item 
\#define \mbox{\hyperlink{group___e_x_t__interrupts_gae6d2265aa4f914793d2dfa3095ba0993}{ISC11}}~3
\end{DoxyCompactItemize}
\doxysubsection*{INT2 sense control}
\begin{DoxyItemize}
\item This bit \mbox{\hyperlink{group___e_x_t__interrupts_ga55fb1f41ee9f0aeb248ae8682d29cfbb}{ISC2}} which located in \mbox{\hyperlink{group__int__registers_gab3032d9b747c08638c2a7ea0633c05e2}{MCUCSR}} register control the \mbox{\hyperlink{group___e_x_t__interrupts_gga6f5578f86f992a77c35692646fa107ecac982725fadf3a115b854a6ff2abaa137}{INT2}} sense control. \item \tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ ISC2   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Description    }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ ISC2   }&\PBS\centering \cellcolor{\tableheadbgcolor}\textbf{ Description    }\\\cline{1-2}
\endhead
\PBS\centering 0   &\PBS\centering The falling edge on INT2 activates the interrupt request.    \\\cline{1-2}
\PBS\centering 1   &\PBS\centering The rising edge on INT2 activates the interrupt request.   \\\cline{1-2}
\end{longtabu}
\end{DoxyItemize}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___e_x_t__interrupts_ga55fb1f41ee9f0aeb248ae8682d29cfbb}{ISC2}}~6
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
External interrupts driver. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___e_x_t__interrupts_ga792cc0eff3466f3d8417eba63af9fc15}\label{group___e_x_t__interrupts_ga792cc0eff3466f3d8417eba63af9fc15}} 
\index{ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}!INT0\_PIN@{INT0\_PIN}}
\index{INT0\_PIN@{INT0\_PIN}!ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}}
\doxysubsubsection{\texorpdfstring{INT0\_PIN}{INT0\_PIN}}
{\footnotesize\ttfamily \#define INT0\+\_\+\+PIN~(\mbox{\hyperlink{group___m_c_u__port_ggadeadeb010f04c1c69beb07ca27eb7617ae9fbf755a9cf8a27ac44df4e8a2cacfa}{PD2}} -\/ \mbox{\hyperlink{group___m_c_u__port_ga3f94220369581f21bc702653d1da7cb3}{PORTD\+\_\+\+OFFSET}})}

This Pin connected to INT0 interrupt 

Definition at line \mbox{\hyperlink{_ext_01interrupt_8h_source_l00029}{29}} of file \mbox{\hyperlink{_ext_01interrupt_8h_source}{Ext interrupt.\+h}}.

\mbox{\Hypertarget{group___e_x_t__interrupts_ga694e631e46ffc062993d01830be74cbb}\label{group___e_x_t__interrupts_ga694e631e46ffc062993d01830be74cbb}} 
\index{ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}!INT1\_PIN@{INT1\_PIN}}
\index{INT1\_PIN@{INT1\_PIN}!ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}}
\doxysubsubsection{\texorpdfstring{INT1\_PIN}{INT1\_PIN}}
{\footnotesize\ttfamily \#define INT1\+\_\+\+PIN~(\mbox{\hyperlink{group___m_c_u__port_ggadeadeb010f04c1c69beb07ca27eb7617a268895c87430e17f537e7164bf7977df}{PD3}} -\/ \mbox{\hyperlink{group___m_c_u__port_ga3f94220369581f21bc702653d1da7cb3}{PORTD\+\_\+\+OFFSET}})}

This Pin connected to INT1 interrupt 

Definition at line \mbox{\hyperlink{_ext_01interrupt_8h_source_l00030}{30}} of file \mbox{\hyperlink{_ext_01interrupt_8h_source}{Ext interrupt.\+h}}.

\mbox{\Hypertarget{group___e_x_t__interrupts_gae3b068b847930dee391ba5256f9c8f94}\label{group___e_x_t__interrupts_gae3b068b847930dee391ba5256f9c8f94}} 
\index{ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}!INT2\_PIN@{INT2\_PIN}}
\index{INT2\_PIN@{INT2\_PIN}!ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}}
\doxysubsubsection{\texorpdfstring{INT2\_PIN}{INT2\_PIN}}
{\footnotesize\ttfamily \#define INT2\+\_\+\+PIN~(\mbox{\hyperlink{group___m_c_u__port_ggadeadeb010f04c1c69beb07ca27eb7617ae0a3351879d6280e2ccc570b1ff50773}{PB2}} -\/ \mbox{\hyperlink{group___m_c_u__port_gaeacd75a51e086c50be1d05b49ac87fd1}{PORTB\+\_\+\+OFFSET}})}

This Pin connected to INT2 interrupt 

Definition at line \mbox{\hyperlink{_ext_01interrupt_8h_source_l00031}{31}} of file \mbox{\hyperlink{_ext_01interrupt_8h_source}{Ext interrupt.\+h}}.

\mbox{\Hypertarget{group___e_x_t__interrupts_ga6c080a79672a9b6426584f08f08e4115}\label{group___e_x_t__interrupts_ga6c080a79672a9b6426584f08f08e4115}} 
\index{ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}!ISC00@{ISC00}}
\index{ISC00@{ISC00}!ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}}
\doxysubsubsection{\texorpdfstring{ISC00}{ISC00}}
{\footnotesize\ttfamily \#define ISC00~0}

Interrupt Sense Control 0 Bit 0 

Definition at line \mbox{\hyperlink{_ext_01interrupt_8h_source_l00047}{47}} of file \mbox{\hyperlink{_ext_01interrupt_8h_source}{Ext interrupt.\+h}}.

\mbox{\Hypertarget{group___e_x_t__interrupts_ga6ee546ebb2448084c92137e9a6d3ad92}\label{group___e_x_t__interrupts_ga6ee546ebb2448084c92137e9a6d3ad92}} 
\index{ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}!ISC01@{ISC01}}
\index{ISC01@{ISC01}!ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}}
\doxysubsubsection{\texorpdfstring{ISC01}{ISC01}}
{\footnotesize\ttfamily \#define ISC01~1}

Interrupt Sense Control 0 Bit 1 

Definition at line \mbox{\hyperlink{_ext_01interrupt_8h_source_l00048}{48}} of file \mbox{\hyperlink{_ext_01interrupt_8h_source}{Ext interrupt.\+h}}.

\mbox{\Hypertarget{group___e_x_t__interrupts_ga6446f3ff2592c34eab76e6eb549a856f}\label{group___e_x_t__interrupts_ga6446f3ff2592c34eab76e6eb549a856f}} 
\index{ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}!ISC10@{ISC10}}
\index{ISC10@{ISC10}!ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}}
\doxysubsubsection{\texorpdfstring{ISC10}{ISC10}}
{\footnotesize\ttfamily \#define ISC10~2}

Interrupt Sense Control 1 Bit 0 

Definition at line \mbox{\hyperlink{_ext_01interrupt_8h_source_l00065}{65}} of file \mbox{\hyperlink{_ext_01interrupt_8h_source}{Ext interrupt.\+h}}.

\mbox{\Hypertarget{group___e_x_t__interrupts_gae6d2265aa4f914793d2dfa3095ba0993}\label{group___e_x_t__interrupts_gae6d2265aa4f914793d2dfa3095ba0993}} 
\index{ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}!ISC11@{ISC11}}
\index{ISC11@{ISC11}!ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}}
\doxysubsubsection{\texorpdfstring{ISC11}{ISC11}}
{\footnotesize\ttfamily \#define ISC11~3}

Interrupt Sense Control 1 Bit 1 

Definition at line \mbox{\hyperlink{_ext_01interrupt_8h_source_l00066}{66}} of file \mbox{\hyperlink{_ext_01interrupt_8h_source}{Ext interrupt.\+h}}.

\mbox{\Hypertarget{group___e_x_t__interrupts_ga55fb1f41ee9f0aeb248ae8682d29cfbb}\label{group___e_x_t__interrupts_ga55fb1f41ee9f0aeb248ae8682d29cfbb}} 
\index{ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}!ISC2@{ISC2}}
\index{ISC2@{ISC2}!ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}}
\doxysubsubsection{\texorpdfstring{ISC2}{ISC2}}
{\footnotesize\ttfamily \#define ISC2~6}

Interrupt Sense Control 2 Bit 6 

Definition at line \mbox{\hyperlink{_ext_01interrupt_8h_source_l00081}{81}} of file \mbox{\hyperlink{_ext_01interrupt_8h_source}{Ext interrupt.\+h}}.



\doxysubsection{Enumeration Type Documentation}
\mbox{\Hypertarget{group___e_x_t__interrupts_ga493ef6cf93614545b91e84ca93be54e5}\label{group___e_x_t__interrupts_ga493ef6cf93614545b91e84ca93be54e5}} 
\index{ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}!EN\_interruptError\_t@{EN\_interruptError\_t}}
\index{EN\_interruptError\_t@{EN\_interruptError\_t}!ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}}
\doxysubsubsection{\texorpdfstring{EN\_interruptError\_t}{EN\_interruptError\_t}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group___e_x_t__interrupts_ga493ef6cf93614545b91e84ca93be54e5}{EN\+\_\+interrupt\+Error\+\_\+t}}}



External interrupt errors. 

\begin{DoxyItemize}
\item This enum contains the values for interrupt errors. \end{DoxyItemize}
\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{INT\_OK@{INT\_OK}!ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}}\index{ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}!INT\_OK@{INT\_OK}}}\mbox{\Hypertarget{group___e_x_t__interrupts_gga493ef6cf93614545b91e84ca93be54e5ac9e167360127314cb469d1f384adecd7}\label{group___e_x_t__interrupts_gga493ef6cf93614545b91e84ca93be54e5ac9e167360127314cb469d1f384adecd7}} 
INT\+\_\+\+OK&enum value shows that INTx parameters is right. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WRONG\_INT\_NUM@{WRONG\_INT\_NUM}!ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}}\index{ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}!WRONG\_INT\_NUM@{WRONG\_INT\_NUM}}}\mbox{\Hypertarget{group___e_x_t__interrupts_gga493ef6cf93614545b91e84ca93be54e5a153f500f487c261f627f4b169de0991b}\label{group___e_x_t__interrupts_gga493ef6cf93614545b91e84ca93be54e5a153f500f487c261f627f4b169de0991b}} 
WRONG\+\_\+\+INT\+\_\+\+NUM&enum value shows that INTx number is wrong. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{WRONG\_SENSE\_CONTROL@{WRONG\_SENSE\_CONTROL}!ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}}\index{ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}!WRONG\_SENSE\_CONTROL@{WRONG\_SENSE\_CONTROL}}}\mbox{\Hypertarget{group___e_x_t__interrupts_gga493ef6cf93614545b91e84ca93be54e5ae7d91a1db1254f0a90e768a8cb70c8db}\label{group___e_x_t__interrupts_gga493ef6cf93614545b91e84ca93be54e5ae7d91a1db1254f0a90e768a8cb70c8db}} 
WRONG\+\_\+\+SENSE\+\_\+\+CONTROL&enum value shows that INTx sense control is wrong. \\
\hline

\end{DoxyEnumFields}


Definition at line \mbox{\hyperlink{_ext_01interrupt_8h_source_l00120}{120}} of file \mbox{\hyperlink{_ext_01interrupt_8h_source}{Ext interrupt.\+h}}.

\mbox{\Hypertarget{group___e_x_t__interrupts_ga6f5578f86f992a77c35692646fa107ec}\label{group___e_x_t__interrupts_ga6f5578f86f992a77c35692646fa107ec}} 
\index{ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}!EN\_interruptNum\_t@{EN\_interruptNum\_t}}
\index{EN\_interruptNum\_t@{EN\_interruptNum\_t}!ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}}
\doxysubsubsection{\texorpdfstring{EN\_interruptNum\_t}{EN\_interruptNum\_t}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group___e_x_t__interrupts_ga6f5578f86f992a77c35692646fa107ec}{EN\+\_\+interrupt\+Num\+\_\+t}}}



External interrupt number. 

\begin{DoxyItemize}
\item This enum contains the bit number for each interrupt in \mbox{\hyperlink{group__int__registers_ga3e35f0f5ebfa96f116683e03fdd2d28e}{GICR}} register. \item Setting these bits will enables the interrupts. \item Clearing these bits will disables the interrupts. \end{DoxyItemize}
\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{INT2@{INT2}!ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}}\index{ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}!INT2@{INT2}}}\mbox{\Hypertarget{group___e_x_t__interrupts_gga6f5578f86f992a77c35692646fa107ecac982725fadf3a115b854a6ff2abaa137}\label{group___e_x_t__interrupts_gga6f5578f86f992a77c35692646fa107ecac982725fadf3a115b854a6ff2abaa137}} 
INT2&enum value for external interrupt 2 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT0@{INT0}!ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}}\index{ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}!INT0@{INT0}}}\mbox{\Hypertarget{group___e_x_t__interrupts_gga6f5578f86f992a77c35692646fa107eca15eea8e66ea11820ade640821d84382d}\label{group___e_x_t__interrupts_gga6f5578f86f992a77c35692646fa107eca15eea8e66ea11820ade640821d84382d}} 
INT0&enum value for external interrupt 0 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{INT1@{INT1}!ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}}\index{ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}!INT1@{INT1}}}\mbox{\Hypertarget{group___e_x_t__interrupts_gga6f5578f86f992a77c35692646fa107ecaf557cd0d786ab83c4771da6eea65727b}\label{group___e_x_t__interrupts_gga6f5578f86f992a77c35692646fa107ecaf557cd0d786ab83c4771da6eea65727b}} 
INT1&enum value for external interrupt 1 \\
\hline

\end{DoxyEnumFields}


Definition at line \mbox{\hyperlink{_ext_01interrupt_8h_source_l00092}{92}} of file \mbox{\hyperlink{_ext_01interrupt_8h_source}{Ext interrupt.\+h}}.

\mbox{\Hypertarget{group___e_x_t__interrupts_gaec38d3d460aef86156513ecb22afe034}\label{group___e_x_t__interrupts_gaec38d3d460aef86156513ecb22afe034}} 
\index{ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}!EN\_interruptSenseControl\_t@{EN\_interruptSenseControl\_t}}
\index{EN\_interruptSenseControl\_t@{EN\_interruptSenseControl\_t}!ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}}
\doxysubsubsection{\texorpdfstring{EN\_interruptSenseControl\_t}{EN\_interruptSenseControl\_t}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group___e_x_t__interrupts_gaec38d3d460aef86156513ecb22afe034}{EN\+\_\+interrupt\+Sense\+Control\+\_\+t}}}



External interrupt sense control. 

\begin{DoxyItemize}
\item This enum contains the values for interrupt sense control. \item each value represent the exact value that should be written in the \mbox{\hyperlink{group__int__registers_ga1b5659537a1ba3f880a6e6cc6163d2cb}{MCUCR}} register this for \mbox{\hyperlink{group___e_x_t__interrupts_gga6f5578f86f992a77c35692646fa107eca15eea8e66ea11820ade640821d84382d}{INT0}} and \mbox{\hyperlink{group___e_x_t__interrupts_gga6f5578f86f992a77c35692646fa107ecaf557cd0d786ab83c4771da6eea65727b}{INT1}} and \mbox{\hyperlink{group__int__registers_gab3032d9b747c08638c2a7ea0633c05e2}{MCUCSR}} register for INT2. \begin{DoxyNote}{Note}

\end{DoxyNote}
\item \mbox{\hyperlink{group___e_x_t__interrupts_gga6f5578f86f992a77c35692646fa107ecac982725fadf3a115b854a6ff2abaa137}{INT2}} has just rising and falling edge sense control. \end{DoxyItemize}
\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{LOW\_LEVEL@{LOW\_LEVEL}!ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}}\index{ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}!LOW\_LEVEL@{LOW\_LEVEL}}}\mbox{\Hypertarget{group___e_x_t__interrupts_ggaec38d3d460aef86156513ecb22afe034ab211cf14477a0a8c8a2d7a6c56d7a3ae}\label{group___e_x_t__interrupts_ggaec38d3d460aef86156513ecb22afe034ab211cf14477a0a8c8a2d7a6c56d7a3ae}} 
LOW\+\_\+\+LEVEL&The low level generates an interrupt request. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ANY\_LOGICAL\_CHANGE@{ANY\_LOGICAL\_CHANGE}!ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}}\index{ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}!ANY\_LOGICAL\_CHANGE@{ANY\_LOGICAL\_CHANGE}}}\mbox{\Hypertarget{group___e_x_t__interrupts_ggaec38d3d460aef86156513ecb22afe034af8dbcbcfe74d128ad10d436316b26033}\label{group___e_x_t__interrupts_ggaec38d3d460aef86156513ecb22afe034af8dbcbcfe74d128ad10d436316b26033}} 
ANY\+\_\+\+LOGICAL\+\_\+\+CHANGE&Any logical change generates an interrupt request. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{FALLING\_EDGE@{FALLING\_EDGE}!ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}}\index{ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}!FALLING\_EDGE@{FALLING\_EDGE}}}\mbox{\Hypertarget{group___e_x_t__interrupts_ggaec38d3d460aef86156513ecb22afe034ab88c132109a78c131815f270b8bef045}\label{group___e_x_t__interrupts_ggaec38d3d460aef86156513ecb22afe034ab88c132109a78c131815f270b8bef045}} 
FALLING\+\_\+\+EDGE&The falling edge generates an interrupt request \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{RISING\_EDGE@{RISING\_EDGE}!ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}}\index{ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}!RISING\_EDGE@{RISING\_EDGE}}}\mbox{\Hypertarget{group___e_x_t__interrupts_ggaec38d3d460aef86156513ecb22afe034a86445853271053ed37f404b9ca4fa434}\label{group___e_x_t__interrupts_ggaec38d3d460aef86156513ecb22afe034a86445853271053ed37f404b9ca4fa434}} 
RISING\+\_\+\+EDGE&The rising edge generates an interrupt request \\
\hline

\end{DoxyEnumFields}


Definition at line \mbox{\hyperlink{_ext_01interrupt_8h_source_l00107}{107}} of file \mbox{\hyperlink{_ext_01interrupt_8h_source}{Ext interrupt.\+h}}.



\doxysubsection{Function Documentation}
\mbox{\Hypertarget{group___e_x_t__interrupts_ga3bfc3fef7cc6c9f3b3f1f06e69f73d18}\label{group___e_x_t__interrupts_ga3bfc3fef7cc6c9f3b3f1f06e69f73d18}} 
\index{ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}!Ext\_interruptInit@{Ext\_interruptInit}}
\index{Ext\_interruptInit@{Ext\_interruptInit}!ATMEGA32 external interrupts driver@{ATMEGA32 external interrupts driver}}
\doxysubsubsection{\texorpdfstring{Ext\_interruptInit()}{Ext\_interruptInit()}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___e_x_t__interrupts_ga493ef6cf93614545b91e84ca93be54e5}{EN\+\_\+interrupt\+Error\+\_\+t}} Ext\+\_\+interrupt\+Init (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group___e_x_t__interrupts_ga6f5578f86f992a77c35692646fa107ec}{EN\+\_\+interrupt\+Num\+\_\+t}}}]{interrupt\+Num,  }\item[{\mbox{\hyperlink{group___e_x_t__interrupts_gaec38d3d460aef86156513ecb22afe034}{EN\+\_\+interrupt\+Sense\+Control\+\_\+t}}}]{interrupt\+Sense\+Control }\end{DoxyParamCaption})}



External interrupt init. 

\begin{DoxyItemize}
\item This function configures INTx sense control. \item This function enables INTx. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em interrupt\+Num} & This is the interrupt number that needed to be enabled. \\
\hline
\mbox{\texttt{ in}}  & {\em interrupt\+Sense\+Control} & This is the value of the interrupt sense control which the interrupt will activated at it.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em INT\+\_\+\+OK} & If interrupt\+Num and interrupt\+Sense\+Control are corrects. \\
\hline
{\em WRONG\+\_\+\+INT\+\_\+\+NUM} & If interrupt\+Num is wrong. \\
\hline
{\em WRONG\+\_\+\+SENSE\+\_\+\+CONTROL} & If interrupt\+Sense\+Control is wrong. \\
\hline
\end{DoxyRetVals}
\end{DoxyItemize}


Definition at line \mbox{\hyperlink{_ext_01interrupt_8c_source_l00009}{9}} of file \mbox{\hyperlink{_ext_01interrupt_8c_source}{Ext interrupt.\+c}}.

