# compile verilog/system verilog design source files
verilog xil_defaultlib "C:/Users/Jim/Desktop/Code/Brainfuck/VHDL/BFISA/BFISA.srcs/sources_1/imports/verilog/timescale.v" "C:/Users/Jim/Desktop/Code/Brainfuck/VHDL/BFISA/BFISA.srcs/sources_1/imports/verilog/sd_defines.v" --include "../../../../BFISA.srcs/sources_1/imports/verilog" --include "../../../../BFISA.srcs/sim_1/imports/trunk/bench/sdc_dma/verilog" --include "../../../../BFISA.srcs/sim_1/imports/verilog" --include "../../../../BFISA.gen/sources_1/ip/vga_clk_wiz" --include "../../../../BFISA.gen/sources_1/ip/clk_wiz_1" \
"../../../../BFISA.ip_user_files/bd/sd_buffer/ip/sd_buffer_blk_mem_gen_0_0/sim/sd_buffer_blk_mem_gen_0_0.v" \
"../../../../BFISA.srcs/sim_1/imports/trunk/bench/sdc_dma/verilog/sdModel.v" \
"../../../../BFISA.srcs/sources_1/imports/verilog/sd_bd.v" \
"../../../../BFISA.srcs/sources_1/imports/verilog/sd_clock_divider.v" \
"../../../../BFISA.srcs/sources_1/imports/verilog/sd_cmd_master.v" \
"../../../../BFISA.srcs/sources_1/imports/verilog/sd_cmd_serial_host.v" \
"../../../../BFISA.srcs/sources_1/imports/verilog/sd_controller_wb.v" \
"../../../../BFISA.srcs/sources_1/imports/verilog/sd_crc_16.v" \
"../../../../BFISA.srcs/sources_1/imports/verilog/sd_crc_7.v" \
"../../../../BFISA.srcs/sources_1/imports/verilog/sd_data_master.v" \
"../../../../BFISA.srcs/sources_1/imports/verilog/sd_data_serial_host.v" \
"../../../../BFISA.srcs/sources_1/imports/verilog/sd_fifo_rx_filler.v" \
"../../../../BFISA.srcs/sources_1/imports/verilog/sd_fifo_tx_filler.v" \
"../../../../BFISA.srcs/sources_1/imports/verilog/sd_rx_fifo.v" \
"../../../../BFISA.srcs/sources_1/imports/verilog/sd_tx_fifo.v" \
"../../../../BFISA.srcs/sources_1/imports/verilog/sdc_controller.v" \
"../../../../BFISA.srcs/sources_1/new/wbm2axilite.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
