C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/aclk_lcd_driver.v {1 {vlog -work work -stats=none C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/aclk_lcd_driver.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module aclk_lcd_driver

Top level modules:
	aclk_lcd_driver

} {} {}} C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/tb/tb_alarm_clock.v {1 {vlog -work work -stats=none C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/tb/tb_alarm_clock.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module tb_alarm_clock

Top level modules:
	tb_alarm_clock

} {} {}} C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/aclk_keyreg.v {1 {vlog -work work -stats=none C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/aclk_keyreg.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module aclk_keyreg

Top level modules:
	aclk_keyreg

} {} {}} C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/aclk_areg.v {1 {vlog -work work -stats=none C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/aclk_areg.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module aclk_areg

Top level modules:
	aclk_areg

} {} {}} C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/alarm_clock_top.v {1 {vlog -work work -stats=none C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/alarm_clock_top.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module alarm_clock_top

Top level modules:
	alarm_clock_top

} {} {}} C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/aclk_lcd_display.v {1 {vlog -work work -stats=none C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/aclk_lcd_display.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module aclk_lcd_display

Top level modules:
	aclk_lcd_display

} {} {}} C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/aclk_counter.v {1 {vlog -work work -stats=none C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/aclk_counter.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module aclk_counter

Top level modules:
	aclk_counter

} {} {}} C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/aclk_controller.v {1 {vlog -work work -stats=none C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/aclk_controller.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module aclk_controller

Top level modules:
	aclk_controller

} {} {}} C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/aclk_timegen.v {1 {vlog -work work -stats=none C:/Users/Aadhithan/Documents/Code-sync/Maven_verilog/Alarm_clock/rtl/aclk_timegen.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module aclk_timegen

Top level modules:
	aclk_timegen

} {} {}}
