#-----------------------------------------------------------
# Vivado v2020.3 (64-bit)
# SW Build 3173277 on Wed Apr  7 05:07:49 MDT 2021
# IP Build 3174024 on Wed Apr  7 23:42:35 MDT 2021
# Start of session at: Fri Jan 21 08:55:35 2022
# Process ID: 8092
# Current directory: C:/Users/Admin/OneDrive/桌面/TGI_II_UE4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12392 C:\Users\Admin\OneDrive\桌面\TGI_II_UE4\TGI_II_UE4.xpr
# Log file: C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/vivado.log
# Journal file: C:/Users/Admin/OneDrive/桌面/TGI_II_UE4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.xpr
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/Users/Admin/OneDrive/桌面/TGI_II_UE4_ML/TGI_II_UE4_ML.cache/ip'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.3/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'vio_0' is locked:
* IP 'vio_0' does not support the current project part 'xcvc1802-viva1596-1LHP-i-L'. Note that part differences may result in undefined behavior.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/OneDrive/桌面/TGI_II_UE4_ML/TGI_II_UE4_ML.ip_user_files/bd/SimulationBD_Automat/ip/SimulationBD_Automat_xlconcat_0_0/sim/SimulationBD_Automat_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimulationBD_Automat_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/OneDrive/桌面/TGI_II_UE4_ML/TGI_II_UE4_ML.ip_user_files/bd/SimulationBD_Automat/ip/SimulationBD_Automat_util_vector_logic_0_0/sim/SimulationBD_Automat_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimulationBD_Automat_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/OneDrive/桌面/TGI_II_UE4_ML/TGI_II_UE4_ML.ip_user_files/bd/SimulationBD_Automat/ip/SimulationBD_Automat_xlconcat_1_0/sim/SimulationBD_Automat_xlconcat_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimulationBD_Automat_xlconcat_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/OneDrive/桌面/TGI_II_UE4_ML/TGI_II_UE4_ML.ip_user_files/bd/SimulationBD_VZ/ip/SimulationBD_VZ_xlconcat_0_0/sim/SimulationBD_VZ_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimulationBD_VZ_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/OneDrive/桌面/TGI_II_UE4_ML/TGI_II_UE4_ML.ip_user_files/bd/SimulationBD_VZ/ip/SimulationBD_VZ_util_vector_logic_0_0/sim/SimulationBD_VZ_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimulationBD_VZ_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/OneDrive/桌面/TGI_II_UE4_ML/TGI_II_UE4_ML.ip_user_files/bd/SimulationBD_VZ/ip/SimulationBD_VZ_xlconcat_1_0/sim/SimulationBD_VZ_xlconcat_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SimulationBD_VZ_xlconcat_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sim_1/new/Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Testbench
"xvhdl --incr --relax -prj Testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Admin/OneDrive/桌面/or.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OR_2'
INFO: [VRFC 10-3107] analyzing entity 'circuit_or'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.sim/sim_1/behav/xsim'
"xelab -wto 75b2cb52c2c244ef947273c2f4cb84d3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_4 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip -L xpm --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2020.3.0
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.3/bin/unwrapped/win64.o/xelab.exe -wto 75b2cb52c2c244ef947273c2f4cb84d3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlconcat_v2_1_4 -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L unisims_ver -L secureip -L xpm --snapshot Testbench_behav xil_defaultlib.Testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.Operationswerk [operationswerk_default]
Compiling architecture simulationbd_vz_operationswerk_0_0_arch of entity xil_defaultlib.SimulationBD_VZ_Operationswerk_0_0 [simulationbd_vz_operationswerk_0...]
Compiling architecture dataflow of entity xil_defaultlib.AND_2 [and_2_default]
Compiling architecture dataflow of entity xil_defaultlib.OR_2 [or_2_default]
Compiling architecture dataflow of entity xil_defaultlib.OR_4 [or_4_default]
Compiling architecture dataflow of entity xil_defaultlib.OR_3 [or_3_default]
Compiling architecture behavior of entity xil_defaultlib.D_CL_ET_Reset_FF [d_cl_et_reset_ff_default]
Compiling architecture structure of entity xil_defaultlib.circuit_Verzoerung_2 [circuit_verzoerung_2_default]
Compiling architecture simulationbd_vz_circuit_verzoerung_2_0_0_arch of entity xil_defaultlib.SimulationBD_VZ_circuit_Verzoerung_2_0_0 [simulationbd_vz_circuit_verzoeru...]
Compiling architecture dataflow of entity xil_defaultlib.Exor_2 [exor_2_default]
Compiling architecture structure of entity xil_defaultlib.circuit_Zaehler_3 [circuit_zaehler_3_default]
Compiling architecture simulationbd_vz_circuit_zaehler_3_0_0_arch of entity xil_defaultlib.SimulationBD_VZ_circuit_Zaehler_3_0_0 [simulationbd_vz_circuit_zaehler_...]
Compiling architecture structure of entity xil_defaultlib.circuit_or [circuit_or_default]
Compiling architecture simulationbd_vz_circuit_or_0_0_arch of entity xil_defaultlib.SimulationBD_VZ_circuit_or_0_0 [simulationbd_vz_circuit_or_0_0_d...]
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.SimulationBD_VZ_util_vector_logi...
Compiling module xlconcat_v2_1_4.xlconcat_v2_1_4_xlconcat(dout_wi...
Compiling module xil_defaultlib.SimulationBD_VZ_xlconcat_0_0
Compiling module xlconcat_v2_1_4.xlconcat_v2_1_4_xlconcat_default
Compiling module xil_defaultlib.SimulationBD_VZ_xlconcat_1_0
Compiling architecture structure of entity xil_defaultlib.SimulationBD_VZ [simulationbd_vz_default]
Compiling architecture simulationbd_automat_operationswerk_0_0_arch of entity xil_defaultlib.SimulationBD_Automat_Operationswerk_0_0 [simulationbd_automat_operationsw...]
Compiling architecture behavioral of entity xil_defaultlib.Steuerwerk_Moore [steuerwerk_moore_default]
Compiling architecture simulationbd_automat_steuerwerk_moore_0_0_arch of entity xil_defaultlib.SimulationBD_Automat_Steuerwerk_Moore_0_0 [simulationbd_automat_steuerwerk_...]
Compiling architecture simulationbd_automat_circuit_zaehler_3_0_0_arch of entity xil_defaultlib.SimulationBD_Automat_circuit_Zaehler_3_0_0 [simulationbd_automat_circuit_zae...]
Compiling architecture simulationbd_automat_circuit_or_0_0_arch of entity xil_defaultlib.SimulationBD_Automat_circuit_or_0_0 [simulationbd_automat_circuit_or_...]
Compiling module xil_defaultlib.SimulationBD_Automat_util_vector...
Compiling module xil_defaultlib.SimulationBD_Automat_xlconcat_0_...
Compiling module xlconcat_v2_1_4.xlconcat_v2_1_4_xlconcat_default...
Compiling module xil_defaultlib.SimulationBD_Automat_xlconcat_1_...
Compiling architecture structure of entity xil_defaultlib.SimulationBD_Automat [simulationbd_automat_default]
Compiling module xil_defaultlib.Testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot Testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Testbench_behav -key {Behavioral:sim_1:Functional:Testbench} -tclbatch {Testbench.tcl} -protoinst "protoinst_files/SimulationBD_VZ.protoinst" -protoinst "protoinst_files/SimulationBD_Automat.protoinst" -view {C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/Testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.3.0
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/SimulationBD_VZ.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/SimulationBD_Automat.protoinst
Time resolution is 1 ps
open_wave_config C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/Testbench_behav.wcfg
source Testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 255 ns : File "C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sim_1/new/Testbench.v" Line 113
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1103.062 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1103.062 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/ExerciseBD_Automat/ExerciseBD_Automat.bd}
Reading block design file <C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/ExerciseBD_Automat/ExerciseBD_Automat.bd>...
Adding component instance block -- xilinx.com:module_ref:Steuerwerk_Moore:1.0 - Steuerwerk_Moore_0
Adding component instance block -- xilinx.com:module_ref:circuit_Zaehler_3:1.0 - circuit_Zaehler_3_0
Adding component instance block -- xilinx.com:module_ref:circuit_or:1.0 - circuit_or_0
Adding component instance block -- xilinx.com:module_ref:Entprellung:1.0 - Entprellung_0
Adding component instance block -- xilinx.com:module_ref:Operationswerk:1.0 - Operationswerk_0
Adding component instance block -- xilinx.com:module_ref:sevenSegmentDisplay:1.0 - sevenSegmentDisplay_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_S
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Successfully read diagram <ExerciseBD_Automat> from block design file <C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/ExerciseBD_Automat/ExerciseBD_Automat.bd>
open_bd_design {C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/ExerciseBD_VZ/ExerciseBD_VZ.bd}
Reading block design file <C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/ExerciseBD_VZ/ExerciseBD_VZ.bd>...
Adding component instance block -- xilinx.com:module_ref:circuit_Verzoerung_2:1.0 - circuit_Verzoerung_2_0
Adding component instance block -- xilinx.com:module_ref:circuit_Zaehler_3:1.0 - circuit_Zaehler_3_0
Adding component instance block -- xilinx.com:module_ref:circuit_or:1.0 - circuit_or_0
Adding component instance block -- xilinx.com:module_ref:Entprellung:1.0 - Entprellung_0
Adding component instance block -- xilinx.com:module_ref:Operationswerk:1.0 - Operationswerk_0
Adding component instance block -- xilinx.com:module_ref:sevenSegmentDisplay:1.0 - sevenSegmentDisplay_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_S
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Successfully read diagram <ExerciseBD_VZ> from block design file <C:/Users/Admin/OneDrive/桌面/TGI_II_UE4/TGI_II_UE4.srcs/sources_1/bd/ExerciseBD_VZ/ExerciseBD_VZ.bd>
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 21 10:02:34 2022...
