`define next_shift_amount 0 //IN CASE OF REQUIRED SIGNALS VALUES IN THE FUTURE, SHIFT YOUR ENTIRE TIMING BY THIS FACTOR

`include "ipc.sva"
`include "ISA_functions.sva"

import scam_model_types::*;
import isa_functions::*;

module ISA_verification(reset);

input reset;

//DESIGNER SHOULD PAY ATTENTION FOR USING THE MODEL CORRECT NAME TO REFER TO THE CLK SIGNAL USED IN IT
default clocking default_clk @(posedge ISA.clk); endclocking

// SYNC AND NOTIFY SIGNALS (1-cycle macros) //
function fromMemoryPort_notify;
	fromMemoryPort_notify = ISA.fromMemoryPort_notify;
endfunction
function fromMemoryPort_sync;
	fromMemoryPort_sync = ISA.fromMemoryPort_sync;
endfunction
function isa_syscall_Port_notify;
	isa_syscall_Port_notify = ISA.isa_syscall_Port_notify;
endfunction
function isa_syscall_Port_sync;
	isa_syscall_Port_sync = ISA.isa_syscall_Port_sync;
endfunction
function syscall_isa_Port_notify;
	syscall_isa_Port_notify = ISA.syscall_isa_Port_notify;
endfunction
function syscall_isa_Port_sync;
	syscall_isa_Port_sync = ISA.syscall_isa_Port_sync;
endfunction
function toMemoryPort_notify;
	toMemoryPort_notify = ISA.toMemoryPort_notify;
endfunction
function toMemoryPort_sync;
	toMemoryPort_sync = ISA.toMemoryPort_sync;
endfunction
function toRegsPort_notify;
	toRegsPort_notify = ISA.toRegsPort_notify;
endfunction

// DP SIGNALS //
function int unsigned fromMemoryPort_sig_loadedData;
	fromMemoryPort_sig_loadedData = ISA.fromMemoryPort.loadeddata;
endfunction
function int unsigned fromRegsPort_sig_reg_file_01;
	fromRegsPort_sig_reg_file_01 = ISA.fromRegsPort.reg_file_01;
endfunction
function int unsigned fromRegsPort_sig_reg_file_02;
	fromRegsPort_sig_reg_file_02 = ISA.fromRegsPort.reg_file_02;
endfunction
function int unsigned fromRegsPort_sig_reg_file_03;
	fromRegsPort_sig_reg_file_03 = ISA.fromRegsPort.reg_file_03;
endfunction
function int unsigned fromRegsPort_sig_reg_file_04;
	fromRegsPort_sig_reg_file_04 = ISA.fromRegsPort.reg_file_04;
endfunction
function int unsigned fromRegsPort_sig_reg_file_05;
	fromRegsPort_sig_reg_file_05 = ISA.fromRegsPort.reg_file_05;
endfunction
function int unsigned fromRegsPort_sig_reg_file_06;
	fromRegsPort_sig_reg_file_06 = ISA.fromRegsPort.reg_file_06;
endfunction
function int unsigned fromRegsPort_sig_reg_file_07;
	fromRegsPort_sig_reg_file_07 = ISA.fromRegsPort.reg_file_07;
endfunction
function int unsigned fromRegsPort_sig_reg_file_08;
	fromRegsPort_sig_reg_file_08 = ISA.fromRegsPort.reg_file_08;
endfunction
function int unsigned fromRegsPort_sig_reg_file_09;
	fromRegsPort_sig_reg_file_09 = ISA.fromRegsPort.reg_file_09;
endfunction
function int unsigned fromRegsPort_sig_reg_file_10;
	fromRegsPort_sig_reg_file_10 = ISA.fromRegsPort.reg_file_10;
endfunction
function int unsigned fromRegsPort_sig_reg_file_11;
	fromRegsPort_sig_reg_file_11 = ISA.fromRegsPort.reg_file_11;
endfunction
function int unsigned fromRegsPort_sig_reg_file_12;
	fromRegsPort_sig_reg_file_12 = ISA.fromRegsPort.reg_file_12;
endfunction
function int unsigned fromRegsPort_sig_reg_file_13;
	fromRegsPort_sig_reg_file_13 = ISA.fromRegsPort.reg_file_13;
endfunction
function int unsigned fromRegsPort_sig_reg_file_14;
	fromRegsPort_sig_reg_file_14 = ISA.fromRegsPort.reg_file_14;
endfunction
function int unsigned fromRegsPort_sig_reg_file_15;
	fromRegsPort_sig_reg_file_15 = ISA.fromRegsPort.reg_file_15;
endfunction
function int unsigned fromRegsPort_sig_reg_file_16;
	fromRegsPort_sig_reg_file_16 = ISA.fromRegsPort.reg_file_16;
endfunction
function int unsigned fromRegsPort_sig_reg_file_17;
	fromRegsPort_sig_reg_file_17 = ISA.fromRegsPort.reg_file_17;
endfunction
function int unsigned fromRegsPort_sig_reg_file_18;
	fromRegsPort_sig_reg_file_18 = ISA.fromRegsPort.reg_file_18;
endfunction
function int unsigned fromRegsPort_sig_reg_file_19;
	fromRegsPort_sig_reg_file_19 = ISA.fromRegsPort.reg_file_19;
endfunction
function int unsigned fromRegsPort_sig_reg_file_20;
	fromRegsPort_sig_reg_file_20 = ISA.fromRegsPort.reg_file_20;
endfunction
function int unsigned fromRegsPort_sig_reg_file_21;
	fromRegsPort_sig_reg_file_21 = ISA.fromRegsPort.reg_file_21;
endfunction
function int unsigned fromRegsPort_sig_reg_file_22;
	fromRegsPort_sig_reg_file_22 = ISA.fromRegsPort.reg_file_22;
endfunction
function int unsigned fromRegsPort_sig_reg_file_23;
	fromRegsPort_sig_reg_file_23 = ISA.fromRegsPort.reg_file_23;
endfunction
function int unsigned fromRegsPort_sig_reg_file_24;
	fromRegsPort_sig_reg_file_24 = ISA.fromRegsPort.reg_file_24;
endfunction
function int unsigned fromRegsPort_sig_reg_file_25;
	fromRegsPort_sig_reg_file_25 = ISA.fromRegsPort.reg_file_25;
endfunction
function int unsigned fromRegsPort_sig_reg_file_26;
	fromRegsPort_sig_reg_file_26 = ISA.fromRegsPort.reg_file_26;
endfunction
function int unsigned fromRegsPort_sig_reg_file_27;
	fromRegsPort_sig_reg_file_27 = ISA.fromRegsPort.reg_file_27;
endfunction
function int unsigned fromRegsPort_sig_reg_file_28;
	fromRegsPort_sig_reg_file_28 = ISA.fromRegsPort.reg_file_28;
endfunction
function int unsigned fromRegsPort_sig_reg_file_29;
	fromRegsPort_sig_reg_file_29 = ISA.fromRegsPort.reg_file_29;
endfunction
function int unsigned fromRegsPort_sig_reg_file_30;
	fromRegsPort_sig_reg_file_30 = ISA.fromRegsPort.reg_file_30;
endfunction
function int unsigned fromRegsPort_sig_reg_file_31;
	fromRegsPort_sig_reg_file_31 = ISA.fromRegsPort.reg_file_31;
endfunction
function bool isa_syscall_Port_sig;
	isa_syscall_Port_sig = ISA.isa_syscall_Port;
endfunction
function int unsigned mip_isa_Port_sig;
	mip_isa_Port_sig = ISA.mip_isa_Port;
endfunction
function bool syscall_isa_Port_sig;
	syscall_isa_Port_sig = ISA.syscall_isa_Port;
endfunction
function int unsigned toMemoryPort_sig_addrIn;
	toMemoryPort_sig_addrIn = ISA.toMemoryPort.addrin;
endfunction
function int unsigned toMemoryPort_sig_dataIn;
	toMemoryPort_sig_dataIn = ISA.toMemoryPort.datain;
endfunction
function me_masktype toMemoryPort_sig_mask;
	toMemoryPort_sig_mask = ISA.toMemoryPort.mask;
endfunction
function me_accesstype toMemoryPort_sig_req;
	toMemoryPort_sig_req = ISA.toMemoryPort.req;
endfunction
function int unsigned toRegsPort_sig_dst;
	toRegsPort_sig_dst = ISA.toRegsPort.dst;
endfunction
function int unsigned toRegsPort_sig_dstData;
	toRegsPort_sig_dstData = ISA.toRegsPort.dstdata;
endfunction

// VISIBLE REGISTERS //
function int unsigned csrfile_mcause;
	csrfile_mcause = ISA.csr_mcause_signal;
endfunction
function int unsigned csrfile_mepc;
	csrfile_mepc = ISA.csr_mepc_signal;
endfunction
function int unsigned csrfile_mie;
	csrfile_mie = ISA.csr_mie_signal;
endfunction
function int unsigned csrfile_mip;
	csrfile_mip = ISA.csr_mip_signal;
endfunction
function int unsigned csrfile_mstatus;
	csrfile_mstatus = ISA.csr_mstatus_signal;
endfunction
function int unsigned csrfile_mtvec;
	csrfile_mtvec = ISA.csr_mtvec_signal;
endfunction
function int unsigned pcReg;
	pcReg = ISA.pcReg_signal;
endfunction
function int unsigned regfileWrite_dst;
	regfileWrite_dst = ISA.toRegsPort.dst;
endfunction
function int unsigned regfileWrite_dstData;
	regfileWrite_dstData = ISA.toRegsPort.dstdata;
endfunction
function int unsigned toMemoryData_addrIn;
	toMemoryData_addrIn = ISA.toMemoryPort.addrin;
endfunction
function int unsigned toMemoryData_dataIn;
	toMemoryData_dataIn = ISA.toMemoryPort.datain;
endfunction
function me_masktype toMemoryData_mask;
	toMemoryData_mask = ISA.toMemoryPort.mask;
endfunction
function me_accesstype toMemoryData_req;
	toMemoryData_req = ISA.toMemoryPort.req;
endfunction

// STATES //
function execute_5;
	execute_5 = (ISA.section == store);
endfunction
function execute_11;
	execute_11 = (ISA.section == load1);
endfunction
function execute_12;
	execute_12 = (ISA.section == load2);
endfunction
function execute_19;
	execute_19 = (ISA.section == syscall1);
endfunction
function execute_20;
	execute_20 = (ISA.section == syscall2);
endfunction
function fetch_21;
	fetch_21 = (ISA.section == fetch);
endfunction
function fetch_22;
	fetch_22 = (ISA.section == execute);
endfunction


////////////////////////////////////
//////////// Operations ////////////
////////////////////////////////////
sequence reset_sequence;
//DISGNER REFER TO MODEL RESET SIGNAL HERE
ISA.rst == 1;
endsequence
property reset_p;
	reset_sequence |=>
	t ##0 fetch_21() and
	t ##0 csrfile_mcause() == 0 and
	t ##0 csrfile_mepc() == 0 and
	t ##0 csrfile_mie() == 0 and
	t ##0 csrfile_mip() == 0 and
	t ##0 csrfile_mstatus() == 0 and
	t ##0 csrfile_mtvec() == 0 and
	t ##0 pcReg() == 0 and
	t ##0 regfileWrite_dst() == 0 and
	t ##0 regfileWrite_dstData() == 0 and
	t ##0 toMemoryData_addrIn() == 0 and
	t ##0 toMemoryData_dataIn() == 0 and
	t ##0 toMemoryData_mask() == mt_w and
	t ##0 toMemoryData_req() == me_rd and
	t ##0 toMemoryPort_sig_addrIn() == 0 and
	t ##0 toMemoryPort_sig_dataIn() == 0 and
	t ##0 toMemoryPort_sig_mask() == mt_w and
	t ##0 toMemoryPort_sig_req() == me_rd and
	t ##0 fromMemoryPort_notify() == 0 and
	t ##0 isa_syscall_Port_notify() == 0 and
	t ##0 syscall_isa_Port_notify() == 0 and
	t ##0 toMemoryPort_notify() == 1 and
	t ##0 toRegsPort_notify() == 0;
endproperty
reset_a: assert property (reset_p);

property execute_5_write_0_p(o);
int unsigned regfileWrite_dst_0;
int unsigned regfileWrite_dstData_0;
int unsigned pcReg_0;
int unsigned csrfile_mcause_0;
int unsigned csrfile_mepc_0;
int unsigned csrfile_mie_0;
int unsigned csrfile_mstatus_0;
int unsigned csrfile_mtvec_0;
int unsigned mip_isa_Port_sig_0;
// hold
	t ##0 hold(regfileWrite_dst_0, regfileWrite_dst()) and
	t ##0 hold(regfileWrite_dstData_0, regfileWrite_dstData()) and
	t ##0 hold(pcReg_0, pcReg()) and
	t ##0 hold(csrfile_mcause_0, csrfile_mcause()) and
	t ##0 hold(csrfile_mepc_0, csrfile_mepc()) and
	t ##0 hold(csrfile_mie_0, csrfile_mie()) and
	t ##0 hold(csrfile_mstatus_0, csrfile_mstatus()) and
	t ##0 hold(csrfile_mtvec_0, csrfile_mtvec()) and
	t ##0 hold(mip_isa_Port_sig_0, mip_isa_Port_sig()) and
// Conceptual State
	t ##0 execute_5() and
// trigger
	t ##0 toMemoryPort_sync()
implies
	t_end(o) ##0 fetch_21() and
	t_end(o) ##0 csrfile_mcause() == updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mepc() == updateMEPC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mepc_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,(pcReg_0 + 4)) and
	t_end(o) ##0 csrfile_mie() == csrfile_mie_0 and
	t_end(o) ##0 csrfile_mip() == mip_isa_Port_sig_0 and
	t_end(o) ##0 csrfile_mstatus() == updateMSTATUS(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mtvec() == csrfile_mtvec_0 and
	t_end(o) ##0 pcReg() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 regfileWrite_dst() == regfileWrite_dst_0 and
	t_end(o) ##0 regfileWrite_dstData() == regfileWrite_dstData_0 and
	t_end(o) ##0 toMemoryData_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryData_dataIn() == 0 and
	t_end(o) ##0 toMemoryData_mask() == mt_w and
	t_end(o) ##0 toMemoryData_req() == me_rd and
	t_end(o) ##0 toMemoryPort_sig_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryPort_sig_dataIn() == 0 and
	t_end(o) ##0 toMemoryPort_sig_mask() == mt_w and
	t_end(o) ##0 toMemoryPort_sig_req() == me_rd and
	during (next(t,1), t_end(o), fromMemoryPort_notify() == 0) and
	during (next(t,1), t_end(o), isa_syscall_Port_notify() == 0) and
	during (next(t,1), t_end(o), syscall_isa_Port_notify() == 0) and
	during_o (t, 1, t_end(o) , -1, toMemoryPort_notify() == 0) and
	t_end(o) ##0 toMemoryPort_notify() == 1 and
	during (next(t,1), t_end(o), toRegsPort_notify() == 0);
endproperty;
execute_5_write_0_a: assert property (disable iff (reset) execute_5_write_0_p(1));// ASSIGN t_end offset here

property execute_11_write_1_p(o);
int unsigned regfileWrite_dst_0;
int unsigned regfileWrite_dstData_0;
int unsigned toMemoryData_addrIn_0;
int unsigned toMemoryData_dataIn_0;
me_masktype toMemoryData_mask_0;
me_accesstype toMemoryData_req_0;
int unsigned pcReg_0;
int unsigned csrfile_mcause_0;
int unsigned csrfile_mepc_0;
int unsigned csrfile_mie_0;
int unsigned csrfile_mip_0;
int unsigned csrfile_mstatus_0;
int unsigned csrfile_mtvec_0;
// hold
	t ##0 hold(regfileWrite_dst_0, regfileWrite_dst()) and
	t ##0 hold(regfileWrite_dstData_0, regfileWrite_dstData()) and
	t ##0 hold(toMemoryData_addrIn_0, toMemoryData_addrIn()) and
	t ##0 hold(toMemoryData_dataIn_0, toMemoryData_dataIn()) and
	t ##0 hold(toMemoryData_mask_0, toMemoryData_mask()) and
	t ##0 hold(toMemoryData_req_0, toMemoryData_req()) and
	t ##0 hold(pcReg_0, pcReg()) and
	t ##0 hold(csrfile_mcause_0, csrfile_mcause()) and
	t ##0 hold(csrfile_mepc_0, csrfile_mepc()) and
	t ##0 hold(csrfile_mie_0, csrfile_mie()) and
	t ##0 hold(csrfile_mip_0, csrfile_mip()) and
	t ##0 hold(csrfile_mstatus_0, csrfile_mstatus()) and
	t ##0 hold(csrfile_mtvec_0, csrfile_mtvec()) and
// Conceptual State
	t ##0 execute_11() and
// trigger
	t ##0 toMemoryPort_sync()
implies
	t_end(o) ##0 execute_12() and
	t_end(o) ##0 csrfile_mcause() == csrfile_mcause_0 and
	t_end(o) ##0 csrfile_mepc() == csrfile_mepc_0 and
	t_end(o) ##0 csrfile_mie() == csrfile_mie_0 and
	t_end(o) ##0 csrfile_mip() == csrfile_mip_0 and
	t_end(o) ##0 csrfile_mstatus() == csrfile_mstatus_0 and
	t_end(o) ##0 csrfile_mtvec() == csrfile_mtvec_0 and
	t_end(o) ##0 pcReg() == pcReg_0 and
	t_end(o) ##0 regfileWrite_dst() == regfileWrite_dst_0 and
	t_end(o) ##0 regfileWrite_dstData() == regfileWrite_dstData_0 and
	t_end(o) ##0 toMemoryData_addrIn() == toMemoryData_addrIn_0 and
	t_end(o) ##0 toMemoryData_dataIn() == toMemoryData_dataIn_0 and
	t_end(o) ##0 toMemoryData_mask() == toMemoryData_mask_0 and
	t_end(o) ##0 toMemoryData_req() == toMemoryData_req_0 and
	during_o (t, 1, t_end(o) , -1, fromMemoryPort_notify() == 0) and
	t_end(o) ##0 fromMemoryPort_notify() == 1 and
	during (next(t,1), t_end(o), isa_syscall_Port_notify() == 0) and
	during (next(t,1), t_end(o), syscall_isa_Port_notify() == 0) and
	during (next(t,1), t_end(o), toMemoryPort_notify() == 0) and
	during (next(t,1), t_end(o), toRegsPort_notify() == 0);
endproperty;
execute_11_write_1_a: assert property (disable iff (reset) execute_11_write_1_p(1));// ASSIGN t_end offset here

property execute_12_read_2_p(o);
int unsigned regfileWrite_dst_0;
int unsigned pcReg_0;
int unsigned csrfile_mcause_0;
int unsigned csrfile_mepc_0;
int unsigned csrfile_mie_0;
int unsigned csrfile_mstatus_0;
int unsigned csrfile_mtvec_0;
int unsigned fromMemoryPort_sig_loadedData_0;
int unsigned mip_isa_Port_sig_0;
// hold
	t ##0 hold(regfileWrite_dst_0, regfileWrite_dst()) and
	t ##0 hold(pcReg_0, pcReg()) and
	t ##0 hold(csrfile_mcause_0, csrfile_mcause()) and
	t ##0 hold(csrfile_mepc_0, csrfile_mepc()) and
	t ##0 hold(csrfile_mie_0, csrfile_mie()) and
	t ##0 hold(csrfile_mstatus_0, csrfile_mstatus()) and
	t ##0 hold(csrfile_mtvec_0, csrfile_mtvec()) and
	t ##0 hold(fromMemoryPort_sig_loadedData_0, fromMemoryPort_sig_loadedData()) and
	t ##0 hold(mip_isa_Port_sig_0, mip_isa_Port_sig()) and
// Conceptual State
	t ##0 execute_12() and
// trigger
	t ##0 fromMemoryPort_sync()
implies
	t_end(o) ##0 fetch_21() and
	t_end(o) ##0 csrfile_mcause() == updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mepc() == updateMEPC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mepc_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,(pcReg_0 + 4)) and
	t_end(o) ##0 csrfile_mie() == csrfile_mie_0 and
	t_end(o) ##0 csrfile_mip() == mip_isa_Port_sig_0 and
	t_end(o) ##0 csrfile_mstatus() == updateMSTATUS(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mtvec() == csrfile_mtvec_0 and
	t_end(o) ##0 pcReg() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 regfileWrite_dst() == regfileWrite_dst_0 and
	t_end(o) ##0 regfileWrite_dstData() == fromMemoryPort_sig_loadedData_0 and
	t_end(o) ##0 toMemoryData_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryData_dataIn() == 0 and
	t_end(o) ##0 toMemoryData_mask() == mt_w and
	t_end(o) ##0 toMemoryData_req() == me_rd and
	t_end(o) ##0 toMemoryPort_sig_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryPort_sig_dataIn() == 0 and
	t_end(o) ##0 toMemoryPort_sig_mask() == mt_w and
	t_end(o) ##0 toMemoryPort_sig_req() == me_rd and
	t_end(o) ##0 toRegsPort_sig_dst() == regfileWrite_dst_0 and
	t_end(o) ##0 toRegsPort_sig_dstData() == fromMemoryPort_sig_loadedData_0 and
	during (next(t,1), t_end(o), fromMemoryPort_notify() == 0) and
	during (next(t,1), t_end(o), isa_syscall_Port_notify() == 0) and
	during (next(t,1), t_end(o), syscall_isa_Port_notify() == 0) and
	during_o (t, 1, t_end(o) , -1, toMemoryPort_notify() == 0) and
	t_end(o) ##0 toMemoryPort_notify() == 1 and
	during_o (t, 1, t_end(o), -1, toRegsPort_notify() == 0) and
	t_end(o) ##0 toRegsPort_notify() == 1;
endproperty;
execute_12_read_2_a: assert property (disable iff (reset) execute_12_read_2_p(1));// ASSIGN t_end offset here

property execute_19_write_3_p(o);
int unsigned regfileWrite_dst_0;
int unsigned regfileWrite_dstData_0;
int unsigned toMemoryData_addrIn_0;
int unsigned toMemoryData_dataIn_0;
me_masktype toMemoryData_mask_0;
me_accesstype toMemoryData_req_0;
int unsigned pcReg_0;
int unsigned csrfile_mcause_0;
int unsigned csrfile_mepc_0;
int unsigned csrfile_mie_0;
int unsigned csrfile_mip_0;
int unsigned csrfile_mstatus_0;
int unsigned csrfile_mtvec_0;
// hold
	t ##0 hold(regfileWrite_dst_0, regfileWrite_dst()) and
	t ##0 hold(regfileWrite_dstData_0, regfileWrite_dstData()) and
	t ##0 hold(toMemoryData_addrIn_0, toMemoryData_addrIn()) and
	t ##0 hold(toMemoryData_dataIn_0, toMemoryData_dataIn()) and
	t ##0 hold(toMemoryData_mask_0, toMemoryData_mask()) and
	t ##0 hold(toMemoryData_req_0, toMemoryData_req()) and
	t ##0 hold(pcReg_0, pcReg()) and
	t ##0 hold(csrfile_mcause_0, csrfile_mcause()) and
	t ##0 hold(csrfile_mepc_0, csrfile_mepc()) and
	t ##0 hold(csrfile_mie_0, csrfile_mie()) and
	t ##0 hold(csrfile_mip_0, csrfile_mip()) and
	t ##0 hold(csrfile_mstatus_0, csrfile_mstatus()) and
	t ##0 hold(csrfile_mtvec_0, csrfile_mtvec()) and
// Conceptual State
	t ##0 execute_19() and
// trigger
	t ##0 isa_syscall_Port_sync()
implies
	t_end(o) ##0 execute_20() and
	t_end(o) ##0 csrfile_mcause() == csrfile_mcause_0 and
	t_end(o) ##0 csrfile_mepc() == csrfile_mepc_0 and
	t_end(o) ##0 csrfile_mie() == csrfile_mie_0 and
	t_end(o) ##0 csrfile_mip() == csrfile_mip_0 and
	t_end(o) ##0 csrfile_mstatus() == csrfile_mstatus_0 and
	t_end(o) ##0 csrfile_mtvec() == csrfile_mtvec_0 and
	t_end(o) ##0 pcReg() == pcReg_0 and
	t_end(o) ##0 regfileWrite_dst() == regfileWrite_dst_0 and
	t_end(o) ##0 regfileWrite_dstData() == regfileWrite_dstData_0 and
	t_end(o) ##0 toMemoryData_addrIn() == toMemoryData_addrIn_0 and
	t_end(o) ##0 toMemoryData_dataIn() == toMemoryData_dataIn_0 and
	t_end(o) ##0 toMemoryData_mask() == toMemoryData_mask_0 and
	t_end(o) ##0 toMemoryData_req() == toMemoryData_req_0 and
	during (next(t,1), t_end(o), fromMemoryPort_notify() == 0) and
	during (next(t,1), t_end(o), isa_syscall_Port_notify() == 0) and
	during_o (t, 1, t_end(o) , -1, syscall_isa_Port_notify() == 0) and
	t_end(o) ##0 syscall_isa_Port_notify() == 1 and
	during (next(t,1), t_end(o), toMemoryPort_notify() == 0) and
	during (next(t,1), t_end(o), toRegsPort_notify() == 0);
endproperty;
execute_19_write_3_a: assert property (disable iff (reset) execute_19_write_3_p(1));// ASSIGN t_end offset here

property execute_20_read_4_p(o);
int unsigned regfileWrite_dst_0;
int unsigned regfileWrite_dstData_0;
int unsigned pcReg_0;
int unsigned csrfile_mcause_0;
int unsigned csrfile_mepc_0;
int unsigned csrfile_mie_0;
int unsigned csrfile_mstatus_0;
int unsigned csrfile_mtvec_0;
int unsigned mip_isa_Port_sig_0;
// hold
	t ##0 hold(regfileWrite_dst_0, regfileWrite_dst()) and
	t ##0 hold(regfileWrite_dstData_0, regfileWrite_dstData()) and
	t ##0 hold(pcReg_0, pcReg()) and
	t ##0 hold(csrfile_mcause_0, csrfile_mcause()) and
	t ##0 hold(csrfile_mepc_0, csrfile_mepc()) and
	t ##0 hold(csrfile_mie_0, csrfile_mie()) and
	t ##0 hold(csrfile_mstatus_0, csrfile_mstatus()) and
	t ##0 hold(csrfile_mtvec_0, csrfile_mtvec()) and
	t ##0 hold(mip_isa_Port_sig_0, mip_isa_Port_sig()) and
// Conceptual State
	t ##0 execute_20() and
// trigger
	t ##0 syscall_isa_Port_sync()
implies
	t_end(o) ##0 fetch_21() and
	t_end(o) ##0 csrfile_mcause() == updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mepc() == updateMEPC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mepc_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,(pcReg_0 + 4)) and
	t_end(o) ##0 csrfile_mie() == csrfile_mie_0 and
	t_end(o) ##0 csrfile_mip() == mip_isa_Port_sig_0 and
	t_end(o) ##0 csrfile_mstatus() == updateMSTATUS(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mtvec() == csrfile_mtvec_0 and
	t_end(o) ##0 pcReg() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 regfileWrite_dst() == regfileWrite_dst_0 and
	t_end(o) ##0 regfileWrite_dstData() == regfileWrite_dstData_0 and
	t_end(o) ##0 toMemoryData_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryData_dataIn() == 0 and
	t_end(o) ##0 toMemoryData_mask() == mt_w and
	t_end(o) ##0 toMemoryData_req() == me_rd and
	t_end(o) ##0 toMemoryPort_sig_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryPort_sig_dataIn() == 0 and
	t_end(o) ##0 toMemoryPort_sig_mask() == mt_w and
	t_end(o) ##0 toMemoryPort_sig_req() == me_rd and
	during (next(t,1), t_end(o), fromMemoryPort_notify() == 0) and
	during (next(t,1), t_end(o), isa_syscall_Port_notify() == 0) and
	during (next(t,1), t_end(o), syscall_isa_Port_notify() == 0) and
	during_o (t, 1, t_end(o) , -1, toMemoryPort_notify() == 0) and
	t_end(o) ##0 toMemoryPort_notify() == 1 and
	during (next(t,1), t_end(o), toRegsPort_notify() == 0);
endproperty;
execute_20_read_4_a: assert property (disable iff (reset) execute_20_read_4_p(1));// ASSIGN t_end offset here

property fetch_21_write_5_p(o);
int unsigned regfileWrite_dst_0;
int unsigned regfileWrite_dstData_0;
int unsigned toMemoryData_addrIn_0;
int unsigned toMemoryData_dataIn_0;
me_masktype toMemoryData_mask_0;
me_accesstype toMemoryData_req_0;
int unsigned pcReg_0;
int unsigned csrfile_mcause_0;
int unsigned csrfile_mepc_0;
int unsigned csrfile_mie_0;
int unsigned csrfile_mip_0;
int unsigned csrfile_mstatus_0;
int unsigned csrfile_mtvec_0;
// hold
	t ##0 hold(regfileWrite_dst_0, regfileWrite_dst()) and
	t ##0 hold(regfileWrite_dstData_0, regfileWrite_dstData()) and
	t ##0 hold(toMemoryData_addrIn_0, toMemoryData_addrIn()) and
	t ##0 hold(toMemoryData_dataIn_0, toMemoryData_dataIn()) and
	t ##0 hold(toMemoryData_mask_0, toMemoryData_mask()) and
	t ##0 hold(toMemoryData_req_0, toMemoryData_req()) and
	t ##0 hold(pcReg_0, pcReg()) and
	t ##0 hold(csrfile_mcause_0, csrfile_mcause()) and
	t ##0 hold(csrfile_mepc_0, csrfile_mepc()) and
	t ##0 hold(csrfile_mie_0, csrfile_mie()) and
	t ##0 hold(csrfile_mip_0, csrfile_mip()) and
	t ##0 hold(csrfile_mstatus_0, csrfile_mstatus()) and
	t ##0 hold(csrfile_mtvec_0, csrfile_mtvec()) and
// Conceptual State
	t ##0 fetch_21() and
// trigger
	t ##0 toMemoryPort_sync()
implies
	t_end(o) ##0 fetch_22() and
	t_end(o) ##0 csrfile_mcause() == csrfile_mcause_0 and
	t_end(o) ##0 csrfile_mepc() == csrfile_mepc_0 and
	t_end(o) ##0 csrfile_mie() == csrfile_mie_0 and
	t_end(o) ##0 csrfile_mip() == csrfile_mip_0 and
	t_end(o) ##0 csrfile_mstatus() == csrfile_mstatus_0 and
	t_end(o) ##0 csrfile_mtvec() == csrfile_mtvec_0 and
	t_end(o) ##0 pcReg() == pcReg_0 and
	t_end(o) ##0 regfileWrite_dst() == regfileWrite_dst_0 and
	t_end(o) ##0 regfileWrite_dstData() == regfileWrite_dstData_0 and
	t_end(o) ##0 toMemoryData_addrIn() == toMemoryData_addrIn_0 and
	t_end(o) ##0 toMemoryData_dataIn() == toMemoryData_dataIn_0 and
	t_end(o) ##0 toMemoryData_mask() == toMemoryData_mask_0 and
	t_end(o) ##0 toMemoryData_req() == toMemoryData_req_0 and
	during_o (t, 1, t_end(o) , -1, fromMemoryPort_notify() == 0) and
	t_end(o) ##0 fromMemoryPort_notify() == 1 and
	during (next(t,1), t_end(o), isa_syscall_Port_notify() == 0) and
	during (next(t,1), t_end(o), syscall_isa_Port_notify() == 0) and
	during (next(t,1), t_end(o), toMemoryPort_notify() == 0) and
	during (next(t,1), t_end(o), toRegsPort_notify() == 0);
endproperty;
fetch_21_write_5_a: assert property (disable iff (reset) fetch_21_write_5_p(1));// ASSIGN t_end offset here

property fetch_22_read_6_p(o);
int unsigned regfileWrite_dst_0;
int unsigned regfileWrite_dstData_0;
int unsigned toMemoryData_addrIn_0;
int unsigned toMemoryData_dataIn_0;
me_masktype toMemoryData_mask_0;
me_accesstype toMemoryData_req_0;
int unsigned pcReg_0;
int unsigned csrfile_mcause_0;
int unsigned csrfile_mepc_0;
int unsigned csrfile_mie_0;
int unsigned csrfile_mip_0;
int unsigned csrfile_mstatus_0;
int unsigned csrfile_mtvec_0;
// hold
	t ##0 hold(regfileWrite_dst_0, regfileWrite_dst()) and
	t ##0 hold(regfileWrite_dstData_0, regfileWrite_dstData()) and
	t ##0 hold(toMemoryData_addrIn_0, toMemoryData_addrIn()) and
	t ##0 hold(toMemoryData_dataIn_0, toMemoryData_dataIn()) and
	t ##0 hold(toMemoryData_mask_0, toMemoryData_mask()) and
	t ##0 hold(toMemoryData_req_0, toMemoryData_req()) and
	t ##0 hold(pcReg_0, pcReg()) and
	t ##0 hold(csrfile_mcause_0, csrfile_mcause()) and
	t ##0 hold(csrfile_mepc_0, csrfile_mepc()) and
	t ##0 hold(csrfile_mie_0, csrfile_mie()) and
	t ##0 hold(csrfile_mip_0, csrfile_mip()) and
	t ##0 hold(csrfile_mstatus_0, csrfile_mstatus()) and
	t ##0 hold(csrfile_mtvec_0, csrfile_mtvec()) and
// Conceptual State
	t ##0 fetch_22() and
// trigger
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_r)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_b)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_s)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_u)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_i)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_l)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_m)) and
	t ##0 (getEncType(fromMemoryPort_sig_loadedData()) == enc_i_s) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrw)) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrs)) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrc)) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrwi)) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrsi)) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrci)) and
	t ##0 (getInstrType(fromMemoryPort_sig_loadedData()) == instr_priv) and
	t ##0 (getPrivInstrType(fromMemoryPort_sig_loadedData()) == instr_ecall) and
	t ##0 fromMemoryPort_sync()
implies
	t_end(o) ##0 execute_19() and
	t_end(o) ##0 csrfile_mcause() == csrfile_mcause_0 and
	t_end(o) ##0 csrfile_mepc() == csrfile_mepc_0 and
	t_end(o) ##0 csrfile_mie() == csrfile_mie_0 and
	t_end(o) ##0 csrfile_mip() == csrfile_mip_0 and
	t_end(o) ##0 csrfile_mstatus() == csrfile_mstatus_0 and
	t_end(o) ##0 csrfile_mtvec() == csrfile_mtvec_0 and
	t_end(o) ##0 isa_syscall_Port_sig() == 1 and
	t_end(o) ##0 pcReg() == pcReg_0 and
	t_end(o) ##0 regfileWrite_dst() == regfileWrite_dst_0 and
	t_end(o) ##0 regfileWrite_dstData() == regfileWrite_dstData_0 and
	t_end(o) ##0 toMemoryData_addrIn() == toMemoryData_addrIn_0 and
	t_end(o) ##0 toMemoryData_dataIn() == toMemoryData_dataIn_0 and
	t_end(o) ##0 toMemoryData_mask() == toMemoryData_mask_0 and
	t_end(o) ##0 toMemoryData_req() == toMemoryData_req_0 and
	during (next(t,1), t_end(o), fromMemoryPort_notify() == 0) and
	during_o (t, 1, t_end(o) , -1, isa_syscall_Port_notify() == 0) and
	t_end(o) ##0 isa_syscall_Port_notify() == 1 and
	during (next(t,1), t_end(o), syscall_isa_Port_notify() == 0) and
	during (next(t,1), t_end(o), toMemoryPort_notify() == 0) and
	during (next(t,1), t_end(o), toRegsPort_notify() == 0);
endproperty;
fetch_22_read_6_a: assert property (disable iff (reset) fetch_22_read_6_p(1));// ASSIGN t_end offset here

property fetch_22_read_7_p(o);
int unsigned regfileWrite_dst_0;
int unsigned regfileWrite_dstData_0;
int unsigned pcReg_0;
int unsigned csrfile_mcause_0;
int unsigned csrfile_mepc_0;
int unsigned csrfile_mie_0;
int unsigned csrfile_mstatus_0;
int unsigned csrfile_mtvec_0;
int unsigned mip_isa_Port_sig_0;
// hold
	t ##0 hold(regfileWrite_dst_0, regfileWrite_dst()) and
	t ##0 hold(regfileWrite_dstData_0, regfileWrite_dstData()) and
	t ##0 hold(pcReg_0, pcReg()) and
	t ##0 hold(csrfile_mcause_0, csrfile_mcause()) and
	t ##0 hold(csrfile_mepc_0, csrfile_mepc()) and
	t ##0 hold(csrfile_mie_0, csrfile_mie()) and
	t ##0 hold(csrfile_mstatus_0, csrfile_mstatus()) and
	t ##0 hold(csrfile_mtvec_0, csrfile_mtvec()) and
	t ##0 hold(mip_isa_Port_sig_0, mip_isa_Port_sig()) and
// Conceptual State
	t ##0 fetch_22() and
// trigger
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_r)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_b)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_s)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_u)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_i)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_l)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_j)) and
	t ##0 (getEncType(fromMemoryPort_sig_loadedData()) == enc_i_m) and
	t ##0 fromMemoryPort_sync()
implies
	t_end(o) ##0 fetch_21() and
	t_end(o) ##0 csrfile_mcause() == updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mepc() == updateMEPC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mepc_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,(pcReg_0 + 4)) and
	t_end(o) ##0 csrfile_mie() == csrfile_mie_0 and
	t_end(o) ##0 csrfile_mip() == mip_isa_Port_sig_0 and
	t_end(o) ##0 csrfile_mstatus() == updateMSTATUS(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mtvec() == csrfile_mtvec_0 and
	t_end(o) ##0 pcReg() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 regfileWrite_dst() == regfileWrite_dst_0 and
	t_end(o) ##0 regfileWrite_dstData() == regfileWrite_dstData_0 and
	t_end(o) ##0 toMemoryData_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryData_dataIn() == 0 and
	t_end(o) ##0 toMemoryData_mask() == mt_w and
	t_end(o) ##0 toMemoryData_req() == me_rd and
	t_end(o) ##0 toMemoryPort_sig_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryPort_sig_dataIn() == 0 and
	t_end(o) ##0 toMemoryPort_sig_mask() == mt_w and
	t_end(o) ##0 toMemoryPort_sig_req() == me_rd and
	during (next(t,1), t_end(o), fromMemoryPort_notify() == 0) and
	during (next(t,1), t_end(o), isa_syscall_Port_notify() == 0) and
	during (next(t,1), t_end(o), syscall_isa_Port_notify() == 0) and
	during_o (t, 1, t_end(o) , -1, toMemoryPort_notify() == 0) and
	t_end(o) ##0 toMemoryPort_notify() == 1 and
	during (next(t,1), t_end(o), toRegsPort_notify() == 0);
endproperty;
fetch_22_read_7_a: assert property (disable iff (reset) fetch_22_read_7_p(1));// ASSIGN t_end offset here

property fetch_22_read_8_p(o);
int unsigned regfileWrite_dst_0;
int unsigned regfileWrite_dstData_0;
int unsigned pcReg_0;
int unsigned csrfile_mcause_0;
int unsigned csrfile_mepc_0;
int unsigned csrfile_mie_0;
int unsigned csrfile_mstatus_0;
int unsigned csrfile_mtvec_0;
int unsigned mip_isa_Port_sig_0;
// hold
	t ##0 hold(regfileWrite_dst_0, regfileWrite_dst()) and
	t ##0 hold(regfileWrite_dstData_0, regfileWrite_dstData()) and
	t ##0 hold(pcReg_0, pcReg()) and
	t ##0 hold(csrfile_mcause_0, csrfile_mcause()) and
	t ##0 hold(csrfile_mepc_0, csrfile_mepc()) and
	t ##0 hold(csrfile_mie_0, csrfile_mie()) and
	t ##0 hold(csrfile_mstatus_0, csrfile_mstatus()) and
	t ##0 hold(csrfile_mtvec_0, csrfile_mtvec()) and
	t ##0 hold(mip_isa_Port_sig_0, mip_isa_Port_sig()) and
// Conceptual State
	t ##0 fetch_22() and
// trigger
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_r)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_b)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_s)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_u)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_i)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_l)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_m)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_s)) and
	t ##0 fromMemoryPort_sync()
implies
	t_end(o) ##0 fetch_21() and
	t_end(o) ##0 csrfile_mcause() == updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mepc() == updateMEPC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mepc_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,pcReg_0) and
	t_end(o) ##0 csrfile_mie() == csrfile_mie_0 and
	t_end(o) ##0 csrfile_mip() == mip_isa_Port_sig_0 and
	t_end(o) ##0 csrfile_mstatus() == updateMSTATUS(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mtvec() == csrfile_mtvec_0 and
	t_end(o) ##0 pcReg() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,pcReg_0) and
	t_end(o) ##0 regfileWrite_dst() == regfileWrite_dst_0 and
	t_end(o) ##0 regfileWrite_dstData() == regfileWrite_dstData_0 and
	t_end(o) ##0 toMemoryData_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,pcReg_0) and
	t_end(o) ##0 toMemoryData_dataIn() == 0 and
	t_end(o) ##0 toMemoryData_mask() == mt_w and
	t_end(o) ##0 toMemoryData_req() == me_rd and
	t_end(o) ##0 toMemoryPort_sig_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,pcReg_0) and
	t_end(o) ##0 toMemoryPort_sig_dataIn() == 0 and
	t_end(o) ##0 toMemoryPort_sig_mask() == mt_w and
	t_end(o) ##0 toMemoryPort_sig_req() == me_rd and
	during (next(t,1), t_end(o), fromMemoryPort_notify() == 0) and
	during (next(t,1), t_end(o), isa_syscall_Port_notify() == 0) and
	during (next(t,1), t_end(o), syscall_isa_Port_notify() == 0) and
	during_o (t, 1, t_end(o) , -1, toMemoryPort_notify() == 0) and
	t_end(o) ##0 toMemoryPort_notify() == 1 and
	during (next(t,1), t_end(o), toRegsPort_notify() == 0);
endproperty;
fetch_22_read_8_a: assert property (disable iff (reset) fetch_22_read_8_p(1));// ASSIGN t_end offset here

property fetch_22_read_9_p(o);
int unsigned regfileWrite_dst_0;
int unsigned regfileWrite_dstData_0;
int unsigned pcReg_0;
int unsigned csrfile_mcause_0;
int unsigned csrfile_mepc_0;
int unsigned csrfile_mie_0;
int unsigned csrfile_mstatus_0;
int unsigned csrfile_mtvec_0;
int unsigned mip_isa_Port_sig_0;
// hold
	t ##0 hold(regfileWrite_dst_0, regfileWrite_dst()) and
	t ##0 hold(regfileWrite_dstData_0, regfileWrite_dstData()) and
	t ##0 hold(pcReg_0, pcReg()) and
	t ##0 hold(csrfile_mcause_0, csrfile_mcause()) and
	t ##0 hold(csrfile_mepc_0, csrfile_mepc()) and
	t ##0 hold(csrfile_mie_0, csrfile_mie()) and
	t ##0 hold(csrfile_mstatus_0, csrfile_mstatus()) and
	t ##0 hold(csrfile_mtvec_0, csrfile_mtvec()) and
	t ##0 hold(mip_isa_Port_sig_0, mip_isa_Port_sig()) and
// Conceptual State
	t ##0 fetch_22() and
// trigger
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_r)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_b)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_s)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_u)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_i)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_l)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_m)) and
	t ##0 (getEncType(fromMemoryPort_sig_loadedData()) == enc_i_s) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrw)) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrs)) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrc)) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrwi)) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrsi)) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrci)) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_priv)) and
	t ##0 fromMemoryPort_sync()
implies
	t_end(o) ##0 fetch_21() and
	t_end(o) ##0 csrfile_mcause() == updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mepc() == updateMEPC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mepc_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,pcReg_0) and
	t_end(o) ##0 csrfile_mie() == csrfile_mie_0 and
	t_end(o) ##0 csrfile_mip() == mip_isa_Port_sig_0 and
	t_end(o) ##0 csrfile_mstatus() == updateMSTATUS(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mtvec() == csrfile_mtvec_0 and
	t_end(o) ##0 pcReg() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,pcReg_0) and
	t_end(o) ##0 regfileWrite_dst() == regfileWrite_dst_0 and
	t_end(o) ##0 regfileWrite_dstData() == regfileWrite_dstData_0 and
	t_end(o) ##0 toMemoryData_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,pcReg_0) and
	t_end(o) ##0 toMemoryData_dataIn() == 0 and
	t_end(o) ##0 toMemoryData_mask() == mt_w and
	t_end(o) ##0 toMemoryData_req() == me_rd and
	t_end(o) ##0 toMemoryPort_sig_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,pcReg_0) and
	t_end(o) ##0 toMemoryPort_sig_dataIn() == 0 and
	t_end(o) ##0 toMemoryPort_sig_mask() == mt_w and
	t_end(o) ##0 toMemoryPort_sig_req() == me_rd and
	during (next(t,1), t_end(o), fromMemoryPort_notify() == 0) and
	during (next(t,1), t_end(o), isa_syscall_Port_notify() == 0) and
	during (next(t,1), t_end(o), syscall_isa_Port_notify() == 0) and
	during_o (t, 1, t_end(o) , -1, toMemoryPort_notify() == 0) and
	t_end(o) ##0 toMemoryPort_notify() == 1 and
	during (next(t,1), t_end(o), toRegsPort_notify() == 0);
endproperty;
fetch_22_read_9_a: assert property (disable iff (reset) fetch_22_read_9_p(1));// ASSIGN t_end offset here

property fetch_22_read_10_p(o);
int unsigned regfileWrite_dst_0;
int unsigned regfileWrite_dstData_0;
int unsigned pcReg_0;
int unsigned csrfile_mcause_0;
int unsigned csrfile_mepc_0;
int unsigned csrfile_mie_0;
int unsigned csrfile_mstatus_0;
int unsigned csrfile_mtvec_0;
int unsigned mip_isa_Port_sig_0;
// hold
	t ##0 hold(regfileWrite_dst_0, regfileWrite_dst()) and
	t ##0 hold(regfileWrite_dstData_0, regfileWrite_dstData()) and
	t ##0 hold(pcReg_0, pcReg()) and
	t ##0 hold(csrfile_mcause_0, csrfile_mcause()) and
	t ##0 hold(csrfile_mepc_0, csrfile_mepc()) and
	t ##0 hold(csrfile_mie_0, csrfile_mie()) and
	t ##0 hold(csrfile_mstatus_0, csrfile_mstatus()) and
	t ##0 hold(csrfile_mtvec_0, csrfile_mtvec()) and
	t ##0 hold(mip_isa_Port_sig_0, mip_isa_Port_sig()) and
// Conceptual State
	t ##0 fetch_22() and
// trigger
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_r)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_b)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_s)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_u)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_i)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_l)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_m)) and
	t ##0 (getEncType(fromMemoryPort_sig_loadedData()) == enc_i_s) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrw)) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrs)) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrc)) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrwi)) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrsi)) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrci)) and
	t ##0 (getInstrType(fromMemoryPort_sig_loadedData()) == instr_priv) and
	t ##0 !((getPrivInstrType(fromMemoryPort_sig_loadedData()) == instr_ecall)) and
	t ##0 (getPrivInstrType(fromMemoryPort_sig_loadedData()) == instr_ebreak) and
	t ##0 fromMemoryPort_sync()
implies
	t_end(o) ##0 fetch_21() and
	t_end(o) ##0 csrfile_mcause() == updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mepc() == updateMEPC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mepc_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,pcReg_0) and
	t_end(o) ##0 csrfile_mie() == csrfile_mie_0 and
	t_end(o) ##0 csrfile_mip() == mip_isa_Port_sig_0 and
	t_end(o) ##0 csrfile_mstatus() == updateMSTATUS(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mtvec() == csrfile_mtvec_0 and
	t_end(o) ##0 pcReg() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,pcReg_0) and
	t_end(o) ##0 regfileWrite_dst() == regfileWrite_dst_0 and
	t_end(o) ##0 regfileWrite_dstData() == regfileWrite_dstData_0 and
	t_end(o) ##0 toMemoryData_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,pcReg_0) and
	t_end(o) ##0 toMemoryData_dataIn() == 0 and
	t_end(o) ##0 toMemoryData_mask() == mt_w and
	t_end(o) ##0 toMemoryData_req() == me_rd and
	t_end(o) ##0 toMemoryPort_sig_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,pcReg_0) and
	t_end(o) ##0 toMemoryPort_sig_dataIn() == 0 and
	t_end(o) ##0 toMemoryPort_sig_mask() == mt_w and
	t_end(o) ##0 toMemoryPort_sig_req() == me_rd and
	during (next(t,1), t_end(o), fromMemoryPort_notify() == 0) and
	during (next(t,1), t_end(o), isa_syscall_Port_notify() == 0) and
	during (next(t,1), t_end(o), syscall_isa_Port_notify() == 0) and
	during_o (t, 1, t_end(o) , -1, toMemoryPort_notify() == 0) and
	t_end(o) ##0 toMemoryPort_notify() == 1 and
	during (next(t,1), t_end(o), toRegsPort_notify() == 0);
endproperty;
fetch_22_read_10_a: assert property (disable iff (reset) fetch_22_read_10_p(1));// ASSIGN t_end offset here

property fetch_22_read_11_p(o);
int unsigned regfileWrite_dst_0;
int unsigned regfileWrite_dstData_0;
int unsigned pcReg_0;
int unsigned csrfile_mcause_0;
int unsigned csrfile_mepc_0;
int unsigned csrfile_mie_0;
int unsigned csrfile_mstatus_0;
int unsigned csrfile_mtvec_0;
int unsigned mip_isa_Port_sig_0;
// hold
	t ##0 hold(regfileWrite_dst_0, regfileWrite_dst()) and
	t ##0 hold(regfileWrite_dstData_0, regfileWrite_dstData()) and
	t ##0 hold(pcReg_0, pcReg()) and
	t ##0 hold(csrfile_mcause_0, csrfile_mcause()) and
	t ##0 hold(csrfile_mepc_0, csrfile_mepc()) and
	t ##0 hold(csrfile_mie_0, csrfile_mie()) and
	t ##0 hold(csrfile_mstatus_0, csrfile_mstatus()) and
	t ##0 hold(csrfile_mtvec_0, csrfile_mtvec()) and
	t ##0 hold(mip_isa_Port_sig_0, mip_isa_Port_sig()) and
// Conceptual State
	t ##0 fetch_22() and
// trigger
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_r)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_b)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_s)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_u)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_i)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_l)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_m)) and
	t ##0 (getEncType(fromMemoryPort_sig_loadedData()) == enc_i_s) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrw)) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrs)) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrc)) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrwi)) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrsi)) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrci)) and
	t ##0 (getInstrType(fromMemoryPort_sig_loadedData()) == instr_priv) and
	t ##0 !((getPrivInstrType(fromMemoryPort_sig_loadedData()) == instr_ecall)) and
	t ##0 !((getPrivInstrType(fromMemoryPort_sig_loadedData()) == instr_ebreak)) and
	t ##0 !((getPrivInstrType(fromMemoryPort_sig_loadedData()) == instr_mret)) and
	t ##0 fromMemoryPort_sync()
implies
	t_end(o) ##0 fetch_21() and
	t_end(o) ##0 csrfile_mcause() == updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mepc() == updateMEPC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mepc_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,(pcReg_0 + 4)) and
	t_end(o) ##0 csrfile_mie() == csrfile_mie_0 and
	t_end(o) ##0 csrfile_mip() == mip_isa_Port_sig_0 and
	t_end(o) ##0 csrfile_mstatus() == updateMSTATUS(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mtvec() == csrfile_mtvec_0 and
	t_end(o) ##0 pcReg() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 regfileWrite_dst() == regfileWrite_dst_0 and
	t_end(o) ##0 regfileWrite_dstData() == regfileWrite_dstData_0 and
	t_end(o) ##0 toMemoryData_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryData_dataIn() == 0 and
	t_end(o) ##0 toMemoryData_mask() == mt_w and
	t_end(o) ##0 toMemoryData_req() == me_rd and
	t_end(o) ##0 toMemoryPort_sig_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryPort_sig_dataIn() == 0 and
	t_end(o) ##0 toMemoryPort_sig_mask() == mt_w and
	t_end(o) ##0 toMemoryPort_sig_req() == me_rd and
	during (next(t,1), t_end(o), fromMemoryPort_notify() == 0) and
	during (next(t,1), t_end(o), isa_syscall_Port_notify() == 0) and
	during (next(t,1), t_end(o), syscall_isa_Port_notify() == 0) and
	during_o (t, 1, t_end(o) , -1, toMemoryPort_notify() == 0) and
	t_end(o) ##0 toMemoryPort_notify() == 1 and
	during (next(t,1), t_end(o), toRegsPort_notify() == 0);
endproperty;
fetch_22_read_11_a: assert property (disable iff (reset) fetch_22_read_11_p(1));// ASSIGN t_end offset here

property fetch_22_read_12_p(o);
int unsigned regfileWrite_dst_0;
int unsigned regfileWrite_dstData_0;
int unsigned csrfile_mepc_0;
int unsigned csrfile_mie_0;
int unsigned csrfile_mstatus_0;
int unsigned csrfile_mtvec_0;
int unsigned mip_isa_Port_sig_0;
// hold
	t ##0 hold(regfileWrite_dst_0, regfileWrite_dst()) and
	t ##0 hold(regfileWrite_dstData_0, regfileWrite_dstData()) and
	t ##0 hold(csrfile_mepc_0, csrfile_mepc()) and
	t ##0 hold(csrfile_mie_0, csrfile_mie()) and
	t ##0 hold(csrfile_mstatus_0, csrfile_mstatus()) and
	t ##0 hold(csrfile_mtvec_0, csrfile_mtvec()) and
	t ##0 hold(mip_isa_Port_sig_0, mip_isa_Port_sig()) and
// Conceptual State
	t ##0 fetch_22() and
// trigger
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_r)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_b)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_s)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_u)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_i)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_l)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_m)) and
	t ##0 (getEncType(fromMemoryPort_sig_loadedData()) == enc_i_s) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrw)) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrs)) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrc)) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrwi)) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrsi)) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrci)) and
	t ##0 (getInstrType(fromMemoryPort_sig_loadedData()) == instr_priv) and
	t ##0 !((getPrivInstrType(fromMemoryPort_sig_loadedData()) == instr_ecall)) and
	t ##0 !((getPrivInstrType(fromMemoryPort_sig_loadedData()) == instr_ebreak)) and
	t ##0 (getPrivInstrType(fromMemoryPort_sig_loadedData()) == instr_mret) and
	t ##0 fromMemoryPort_sync()
implies
	t_end(o) ##0 fetch_21() and
	t_end(o) ##0 csrfile_mcause() == updateMCAUSE(0,csrfile_mie_0,mip_isa_Port_sig_0,(csrfile_mstatus_0 | 8)) and
	t_end(o) ##0 csrfile_mepc() == updateMEPC(updateMCAUSE(0,csrfile_mie_0,mip_isa_Port_sig_0,(csrfile_mstatus_0 | 8)),csrfile_mepc_0,csrfile_mie_0,mip_isa_Port_sig_0,(csrfile_mstatus_0 | 8),csrfile_mepc_0) and
	t_end(o) ##0 csrfile_mie() == csrfile_mie_0 and
	t_end(o) ##0 csrfile_mip() == mip_isa_Port_sig_0 and
	t_end(o) ##0 csrfile_mstatus() == updateMSTATUS(updateMCAUSE(0,csrfile_mie_0,mip_isa_Port_sig_0,(csrfile_mstatus_0 | 8)),csrfile_mie_0,mip_isa_Port_sig_0,(csrfile_mstatus_0 | 8)) and
	t_end(o) ##0 csrfile_mtvec() == csrfile_mtvec_0 and
	t_end(o) ##0 pcReg() == updatePC(updateMCAUSE(0,csrfile_mie_0,mip_isa_Port_sig_0,(csrfile_mstatus_0 | 8)),csrfile_mie_0,mip_isa_Port_sig_0,(csrfile_mstatus_0 | 8),csrfile_mtvec_0,csrfile_mepc_0) and
	t_end(o) ##0 regfileWrite_dst() == regfileWrite_dst_0 and
	t_end(o) ##0 regfileWrite_dstData() == regfileWrite_dstData_0 and
	t_end(o) ##0 toMemoryData_addrIn() == updatePC(updateMCAUSE(0,csrfile_mie_0,mip_isa_Port_sig_0,(csrfile_mstatus_0 | 8)),csrfile_mie_0,mip_isa_Port_sig_0,(csrfile_mstatus_0 | 8),csrfile_mtvec_0,csrfile_mepc_0) and
	t_end(o) ##0 toMemoryData_dataIn() == 0 and
	t_end(o) ##0 toMemoryData_mask() == mt_w and
	t_end(o) ##0 toMemoryData_req() == me_rd and
	t_end(o) ##0 toMemoryPort_sig_addrIn() == updatePC(updateMCAUSE(0,csrfile_mie_0,mip_isa_Port_sig_0,(csrfile_mstatus_0 | 8)),csrfile_mie_0,mip_isa_Port_sig_0,(csrfile_mstatus_0 | 8),csrfile_mtvec_0,csrfile_mepc_0) and
	t_end(o) ##0 toMemoryPort_sig_dataIn() == 0 and
	t_end(o) ##0 toMemoryPort_sig_mask() == mt_w and
	t_end(o) ##0 toMemoryPort_sig_req() == me_rd and
	during (next(t,1), t_end(o), fromMemoryPort_notify() == 0) and
	during (next(t,1), t_end(o), isa_syscall_Port_notify() == 0) and
	during (next(t,1), t_end(o), syscall_isa_Port_notify() == 0) and
	during_o (t, 1, t_end(o) , -1, toMemoryPort_notify() == 0) and
	t_end(o) ##0 toMemoryPort_notify() == 1 and
	during (next(t,1), t_end(o), toRegsPort_notify() == 0);
endproperty;
fetch_22_read_12_a: assert property (disable iff (reset) fetch_22_read_12_p(1));// ASSIGN t_end offset here

property fetch_22_read_13_p(o);
int unsigned pcReg_0;
int unsigned csrfile_mcause_0;
int unsigned csrfile_mepc_0;
int unsigned csrfile_mie_0;
int unsigned csrfile_mstatus_0;
int unsigned csrfile_mtvec_0;
int unsigned fromRegsPort_sig_reg_file_01_0;
int unsigned fromRegsPort_sig_reg_file_02_0;
int unsigned fromRegsPort_sig_reg_file_03_0;
int unsigned fromRegsPort_sig_reg_file_04_0;
int unsigned fromRegsPort_sig_reg_file_05_0;
int unsigned fromRegsPort_sig_reg_file_06_0;
int unsigned fromRegsPort_sig_reg_file_07_0;
int unsigned fromRegsPort_sig_reg_file_08_0;
int unsigned fromRegsPort_sig_reg_file_09_0;
int unsigned fromRegsPort_sig_reg_file_18_0;
int unsigned fromRegsPort_sig_reg_file_19_0;
int unsigned fromMemoryPort_sig_loadedData_0;
int unsigned fromRegsPort_sig_reg_file_10_0;
int unsigned fromRegsPort_sig_reg_file_11_0;
int unsigned fromRegsPort_sig_reg_file_12_0;
int unsigned fromRegsPort_sig_reg_file_13_0;
int unsigned fromRegsPort_sig_reg_file_14_0;
int unsigned fromRegsPort_sig_reg_file_15_0;
int unsigned fromRegsPort_sig_reg_file_16_0;
int unsigned fromRegsPort_sig_reg_file_17_0;
int unsigned fromRegsPort_sig_reg_file_20_0;
int unsigned fromRegsPort_sig_reg_file_21_0;
int unsigned fromRegsPort_sig_reg_file_22_0;
int unsigned fromRegsPort_sig_reg_file_23_0;
int unsigned fromRegsPort_sig_reg_file_24_0;
int unsigned fromRegsPort_sig_reg_file_25_0;
int unsigned fromRegsPort_sig_reg_file_26_0;
int unsigned fromRegsPort_sig_reg_file_27_0;
int unsigned fromRegsPort_sig_reg_file_28_0;
int unsigned fromRegsPort_sig_reg_file_29_0;
int unsigned fromRegsPort_sig_reg_file_30_0;
int unsigned fromRegsPort_sig_reg_file_31_0;
int unsigned mip_isa_Port_sig_0;
// hold
	t ##0 hold(pcReg_0, pcReg()) and
	t ##0 hold(csrfile_mcause_0, csrfile_mcause()) and
	t ##0 hold(csrfile_mepc_0, csrfile_mepc()) and
	t ##0 hold(csrfile_mie_0, csrfile_mie()) and
	t ##0 hold(csrfile_mstatus_0, csrfile_mstatus()) and
	t ##0 hold(csrfile_mtvec_0, csrfile_mtvec()) and
	t ##0 hold(fromRegsPort_sig_reg_file_01_0, fromRegsPort_sig_reg_file_01()) and
	t ##0 hold(fromRegsPort_sig_reg_file_02_0, fromRegsPort_sig_reg_file_02()) and
	t ##0 hold(fromRegsPort_sig_reg_file_03_0, fromRegsPort_sig_reg_file_03()) and
	t ##0 hold(fromRegsPort_sig_reg_file_04_0, fromRegsPort_sig_reg_file_04()) and
	t ##0 hold(fromRegsPort_sig_reg_file_05_0, fromRegsPort_sig_reg_file_05()) and
	t ##0 hold(fromRegsPort_sig_reg_file_06_0, fromRegsPort_sig_reg_file_06()) and
	t ##0 hold(fromRegsPort_sig_reg_file_07_0, fromRegsPort_sig_reg_file_07()) and
	t ##0 hold(fromRegsPort_sig_reg_file_08_0, fromRegsPort_sig_reg_file_08()) and
	t ##0 hold(fromRegsPort_sig_reg_file_09_0, fromRegsPort_sig_reg_file_09()) and
	t ##0 hold(fromRegsPort_sig_reg_file_18_0, fromRegsPort_sig_reg_file_18()) and
	t ##0 hold(fromRegsPort_sig_reg_file_19_0, fromRegsPort_sig_reg_file_19()) and
	t ##0 hold(fromMemoryPort_sig_loadedData_0, fromMemoryPort_sig_loadedData()) and
	t ##0 hold(fromRegsPort_sig_reg_file_10_0, fromRegsPort_sig_reg_file_10()) and
	t ##0 hold(fromRegsPort_sig_reg_file_11_0, fromRegsPort_sig_reg_file_11()) and
	t ##0 hold(fromRegsPort_sig_reg_file_12_0, fromRegsPort_sig_reg_file_12()) and
	t ##0 hold(fromRegsPort_sig_reg_file_13_0, fromRegsPort_sig_reg_file_13()) and
	t ##0 hold(fromRegsPort_sig_reg_file_14_0, fromRegsPort_sig_reg_file_14()) and
	t ##0 hold(fromRegsPort_sig_reg_file_15_0, fromRegsPort_sig_reg_file_15()) and
	t ##0 hold(fromRegsPort_sig_reg_file_16_0, fromRegsPort_sig_reg_file_16()) and
	t ##0 hold(fromRegsPort_sig_reg_file_17_0, fromRegsPort_sig_reg_file_17()) and
	t ##0 hold(fromRegsPort_sig_reg_file_20_0, fromRegsPort_sig_reg_file_20()) and
	t ##0 hold(fromRegsPort_sig_reg_file_21_0, fromRegsPort_sig_reg_file_21()) and
	t ##0 hold(fromRegsPort_sig_reg_file_22_0, fromRegsPort_sig_reg_file_22()) and
	t ##0 hold(fromRegsPort_sig_reg_file_23_0, fromRegsPort_sig_reg_file_23()) and
	t ##0 hold(fromRegsPort_sig_reg_file_24_0, fromRegsPort_sig_reg_file_24()) and
	t ##0 hold(fromRegsPort_sig_reg_file_25_0, fromRegsPort_sig_reg_file_25()) and
	t ##0 hold(fromRegsPort_sig_reg_file_26_0, fromRegsPort_sig_reg_file_26()) and
	t ##0 hold(fromRegsPort_sig_reg_file_27_0, fromRegsPort_sig_reg_file_27()) and
	t ##0 hold(fromRegsPort_sig_reg_file_28_0, fromRegsPort_sig_reg_file_28()) and
	t ##0 hold(fromRegsPort_sig_reg_file_29_0, fromRegsPort_sig_reg_file_29()) and
	t ##0 hold(fromRegsPort_sig_reg_file_30_0, fromRegsPort_sig_reg_file_30()) and
	t ##0 hold(fromRegsPort_sig_reg_file_31_0, fromRegsPort_sig_reg_file_31()) and
	t ##0 hold(mip_isa_Port_sig_0, mip_isa_Port_sig()) and
// Conceptual State
	t ##0 fetch_22() and
// trigger
	t ##0 (getEncType(fromMemoryPort_sig_loadedData()) == enc_r) and
	t ##0 fromMemoryPort_sync()
implies
	t_end(o) ##0 fetch_21() and
	t_end(o) ##0 csrfile_mcause() == updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mepc() == updateMEPC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mepc_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,(pcReg_0 + 4)) and
	t_end(o) ##0 csrfile_mie() == csrfile_mie_0 and
	t_end(o) ##0 csrfile_mip() == mip_isa_Port_sig_0 and
	t_end(o) ##0 csrfile_mstatus() == updateMSTATUS(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mtvec() == csrfile_mtvec_0 and
	t_end(o) ##0 pcReg() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 regfileWrite_dst() == getRdAddr(fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 regfileWrite_dstData() == getALUresult(getALUfunc(getInstrType(fromMemoryPort_sig_loadedData_0)),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0)),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs2Addr(fromMemoryPort_sig_loadedData_0))) and
	t_end(o) ##0 toMemoryData_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryData_dataIn() == 0 and
	t_end(o) ##0 toMemoryData_mask() == mt_w and
	t_end(o) ##0 toMemoryData_req() == me_rd and
	t_end(o) ##0 toMemoryPort_sig_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryPort_sig_dataIn() == 0 and
	t_end(o) ##0 toMemoryPort_sig_mask() == mt_w and
	t_end(o) ##0 toMemoryPort_sig_req() == me_rd and
	t_end(o) ##0 toRegsPort_sig_dst() == getRdAddr(fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 toRegsPort_sig_dstData() == getALUresult(getALUfunc(getInstrType(fromMemoryPort_sig_loadedData_0)),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0)),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs2Addr(fromMemoryPort_sig_loadedData_0))) and
	during (next(t,1), t_end(o), fromMemoryPort_notify() == 0) and
	during (next(t,1), t_end(o), isa_syscall_Port_notify() == 0) and
	during (next(t,1), t_end(o), syscall_isa_Port_notify() == 0) and
	during_o (t, 1, t_end(o) , -1, toMemoryPort_notify() == 0) and
	t_end(o) ##0 toMemoryPort_notify() == 1 and
	during_o (t, 1, t_end(o), -1, toRegsPort_notify() == 0) and
	t_end(o) ##0 toRegsPort_notify() == 1;
endproperty;
fetch_22_read_13_a: assert property (disable iff (reset) fetch_22_read_13_p(1));// ASSIGN t_end offset here

property fetch_22_read_14_p(o);
int unsigned regfileWrite_dst_0;
int unsigned regfileWrite_dstData_0;
int unsigned pcReg_0;
int unsigned csrfile_mcause_0;
int unsigned csrfile_mepc_0;
int unsigned csrfile_mie_0;
int unsigned csrfile_mstatus_0;
int unsigned csrfile_mtvec_0;
int unsigned fromRegsPort_sig_reg_file_01_0;
int unsigned fromRegsPort_sig_reg_file_02_0;
int unsigned fromRegsPort_sig_reg_file_03_0;
int unsigned fromRegsPort_sig_reg_file_04_0;
int unsigned fromRegsPort_sig_reg_file_05_0;
int unsigned fromRegsPort_sig_reg_file_06_0;
int unsigned fromRegsPort_sig_reg_file_07_0;
int unsigned fromRegsPort_sig_reg_file_08_0;
int unsigned fromRegsPort_sig_reg_file_09_0;
int unsigned fromRegsPort_sig_reg_file_18_0;
int unsigned fromRegsPort_sig_reg_file_19_0;
int unsigned fromMemoryPort_sig_loadedData_0;
int unsigned fromRegsPort_sig_reg_file_10_0;
int unsigned fromRegsPort_sig_reg_file_11_0;
int unsigned fromRegsPort_sig_reg_file_12_0;
int unsigned fromRegsPort_sig_reg_file_13_0;
int unsigned fromRegsPort_sig_reg_file_14_0;
int unsigned fromRegsPort_sig_reg_file_15_0;
int unsigned fromRegsPort_sig_reg_file_16_0;
int unsigned fromRegsPort_sig_reg_file_17_0;
int unsigned fromRegsPort_sig_reg_file_20_0;
int unsigned fromRegsPort_sig_reg_file_21_0;
int unsigned fromRegsPort_sig_reg_file_22_0;
int unsigned fromRegsPort_sig_reg_file_23_0;
int unsigned fromRegsPort_sig_reg_file_24_0;
int unsigned fromRegsPort_sig_reg_file_25_0;
int unsigned fromRegsPort_sig_reg_file_26_0;
int unsigned fromRegsPort_sig_reg_file_27_0;
int unsigned fromRegsPort_sig_reg_file_28_0;
int unsigned fromRegsPort_sig_reg_file_29_0;
int unsigned fromRegsPort_sig_reg_file_30_0;
int unsigned fromRegsPort_sig_reg_file_31_0;
int unsigned mip_isa_Port_sig_0;
// hold
	t ##0 hold(regfileWrite_dst_0, regfileWrite_dst()) and
	t ##0 hold(regfileWrite_dstData_0, regfileWrite_dstData()) and
	t ##0 hold(pcReg_0, pcReg()) and
	t ##0 hold(csrfile_mcause_0, csrfile_mcause()) and
	t ##0 hold(csrfile_mepc_0, csrfile_mepc()) and
	t ##0 hold(csrfile_mie_0, csrfile_mie()) and
	t ##0 hold(csrfile_mstatus_0, csrfile_mstatus()) and
	t ##0 hold(csrfile_mtvec_0, csrfile_mtvec()) and
	t ##0 hold(fromRegsPort_sig_reg_file_01_0, fromRegsPort_sig_reg_file_01()) and
	t ##0 hold(fromRegsPort_sig_reg_file_02_0, fromRegsPort_sig_reg_file_02()) and
	t ##0 hold(fromRegsPort_sig_reg_file_03_0, fromRegsPort_sig_reg_file_03()) and
	t ##0 hold(fromRegsPort_sig_reg_file_04_0, fromRegsPort_sig_reg_file_04()) and
	t ##0 hold(fromRegsPort_sig_reg_file_05_0, fromRegsPort_sig_reg_file_05()) and
	t ##0 hold(fromRegsPort_sig_reg_file_06_0, fromRegsPort_sig_reg_file_06()) and
	t ##0 hold(fromRegsPort_sig_reg_file_07_0, fromRegsPort_sig_reg_file_07()) and
	t ##0 hold(fromRegsPort_sig_reg_file_08_0, fromRegsPort_sig_reg_file_08()) and
	t ##0 hold(fromRegsPort_sig_reg_file_09_0, fromRegsPort_sig_reg_file_09()) and
	t ##0 hold(fromRegsPort_sig_reg_file_18_0, fromRegsPort_sig_reg_file_18()) and
	t ##0 hold(fromRegsPort_sig_reg_file_19_0, fromRegsPort_sig_reg_file_19()) and
	t ##0 hold(fromMemoryPort_sig_loadedData_0, fromMemoryPort_sig_loadedData()) and
	t ##0 hold(fromRegsPort_sig_reg_file_10_0, fromRegsPort_sig_reg_file_10()) and
	t ##0 hold(fromRegsPort_sig_reg_file_11_0, fromRegsPort_sig_reg_file_11()) and
	t ##0 hold(fromRegsPort_sig_reg_file_12_0, fromRegsPort_sig_reg_file_12()) and
	t ##0 hold(fromRegsPort_sig_reg_file_13_0, fromRegsPort_sig_reg_file_13()) and
	t ##0 hold(fromRegsPort_sig_reg_file_14_0, fromRegsPort_sig_reg_file_14()) and
	t ##0 hold(fromRegsPort_sig_reg_file_15_0, fromRegsPort_sig_reg_file_15()) and
	t ##0 hold(fromRegsPort_sig_reg_file_16_0, fromRegsPort_sig_reg_file_16()) and
	t ##0 hold(fromRegsPort_sig_reg_file_17_0, fromRegsPort_sig_reg_file_17()) and
	t ##0 hold(fromRegsPort_sig_reg_file_20_0, fromRegsPort_sig_reg_file_20()) and
	t ##0 hold(fromRegsPort_sig_reg_file_21_0, fromRegsPort_sig_reg_file_21()) and
	t ##0 hold(fromRegsPort_sig_reg_file_22_0, fromRegsPort_sig_reg_file_22()) and
	t ##0 hold(fromRegsPort_sig_reg_file_23_0, fromRegsPort_sig_reg_file_23()) and
	t ##0 hold(fromRegsPort_sig_reg_file_24_0, fromRegsPort_sig_reg_file_24()) and
	t ##0 hold(fromRegsPort_sig_reg_file_25_0, fromRegsPort_sig_reg_file_25()) and
	t ##0 hold(fromRegsPort_sig_reg_file_26_0, fromRegsPort_sig_reg_file_26()) and
	t ##0 hold(fromRegsPort_sig_reg_file_27_0, fromRegsPort_sig_reg_file_27()) and
	t ##0 hold(fromRegsPort_sig_reg_file_28_0, fromRegsPort_sig_reg_file_28()) and
	t ##0 hold(fromRegsPort_sig_reg_file_29_0, fromRegsPort_sig_reg_file_29()) and
	t ##0 hold(fromRegsPort_sig_reg_file_30_0, fromRegsPort_sig_reg_file_30()) and
	t ##0 hold(fromRegsPort_sig_reg_file_31_0, fromRegsPort_sig_reg_file_31()) and
	t ##0 hold(mip_isa_Port_sig_0, mip_isa_Port_sig()) and
// Conceptual State
	t ##0 fetch_22() and
// trigger
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_r)) and
	t ##0 (getEncType(fromMemoryPort_sig_loadedData()) == enc_b) and
	t ##0 fromMemoryPort_sync()
implies
	t_end(o) ##0 fetch_21() and
	t_end(o) ##0 csrfile_mcause() == updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mepc() == updateMEPC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mepc_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,getBranchresult(getALUresult(getALUfunc(getInstrType(fromMemoryPort_sig_loadedData_0)),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0)),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs2Addr(fromMemoryPort_sig_loadedData_0))),fromMemoryPort_sig_loadedData_0,pcReg_0)) and
	t_end(o) ##0 csrfile_mie() == csrfile_mie_0 and
	t_end(o) ##0 csrfile_mip() == mip_isa_Port_sig_0 and
	t_end(o) ##0 csrfile_mstatus() == updateMSTATUS(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mtvec() == csrfile_mtvec_0 and
	t_end(o) ##0 pcReg() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,getBranchresult(getALUresult(getALUfunc(getInstrType(fromMemoryPort_sig_loadedData_0)),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0)),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs2Addr(fromMemoryPort_sig_loadedData_0))),fromMemoryPort_sig_loadedData_0,pcReg_0)) and
	t_end(o) ##0 regfileWrite_dst() == regfileWrite_dst_0 and
	t_end(o) ##0 regfileWrite_dstData() == regfileWrite_dstData_0 and
	t_end(o) ##0 toMemoryData_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,getBranchresult(getALUresult(getALUfunc(getInstrType(fromMemoryPort_sig_loadedData_0)),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0)),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs2Addr(fromMemoryPort_sig_loadedData_0))),fromMemoryPort_sig_loadedData_0,pcReg_0)) and
	t_end(o) ##0 toMemoryData_dataIn() == 0 and
	t_end(o) ##0 toMemoryData_mask() == mt_w and
	t_end(o) ##0 toMemoryData_req() == me_rd and
	t_end(o) ##0 toMemoryPort_sig_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,getBranchresult(getALUresult(getALUfunc(getInstrType(fromMemoryPort_sig_loadedData_0)),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0)),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs2Addr(fromMemoryPort_sig_loadedData_0))),fromMemoryPort_sig_loadedData_0,pcReg_0)) and
	t_end(o) ##0 toMemoryPort_sig_dataIn() == 0 and
	t_end(o) ##0 toMemoryPort_sig_mask() == mt_w and
	t_end(o) ##0 toMemoryPort_sig_req() == me_rd and
	during (next(t,1), t_end(o), fromMemoryPort_notify() == 0) and
	during (next(t,1), t_end(o), isa_syscall_Port_notify() == 0) and
	during (next(t,1), t_end(o), syscall_isa_Port_notify() == 0) and
	during_o (t, 1, t_end(o) , -1, toMemoryPort_notify() == 0) and
	t_end(o) ##0 toMemoryPort_notify() == 1 and
	during (next(t,1), t_end(o), toRegsPort_notify() == 0);
endproperty;
fetch_22_read_14_a: assert property (disable iff (reset) fetch_22_read_14_p(1));// ASSIGN t_end offset here

property fetch_22_read_15_p(o);
int unsigned regfileWrite_dst_0;
int unsigned regfileWrite_dstData_0;
int unsigned pcReg_0;
int unsigned csrfile_mcause_0;
int unsigned csrfile_mepc_0;
int unsigned csrfile_mie_0;
int unsigned csrfile_mip_0;
int unsigned csrfile_mstatus_0;
int unsigned csrfile_mtvec_0;
int unsigned fromRegsPort_sig_reg_file_01_0;
int unsigned fromRegsPort_sig_reg_file_02_0;
int unsigned fromRegsPort_sig_reg_file_03_0;
int unsigned fromRegsPort_sig_reg_file_04_0;
int unsigned fromRegsPort_sig_reg_file_05_0;
int unsigned fromRegsPort_sig_reg_file_06_0;
int unsigned fromRegsPort_sig_reg_file_07_0;
int unsigned fromRegsPort_sig_reg_file_08_0;
int unsigned fromRegsPort_sig_reg_file_09_0;
int unsigned fromRegsPort_sig_reg_file_18_0;
int unsigned fromRegsPort_sig_reg_file_19_0;
int unsigned fromMemoryPort_sig_loadedData_0;
int unsigned fromRegsPort_sig_reg_file_10_0;
int unsigned fromRegsPort_sig_reg_file_11_0;
int unsigned fromRegsPort_sig_reg_file_12_0;
int unsigned fromRegsPort_sig_reg_file_13_0;
int unsigned fromRegsPort_sig_reg_file_14_0;
int unsigned fromRegsPort_sig_reg_file_15_0;
int unsigned fromRegsPort_sig_reg_file_16_0;
int unsigned fromRegsPort_sig_reg_file_17_0;
int unsigned fromRegsPort_sig_reg_file_20_0;
int unsigned fromRegsPort_sig_reg_file_21_0;
int unsigned fromRegsPort_sig_reg_file_22_0;
int unsigned fromRegsPort_sig_reg_file_23_0;
int unsigned fromRegsPort_sig_reg_file_24_0;
int unsigned fromRegsPort_sig_reg_file_25_0;
int unsigned fromRegsPort_sig_reg_file_26_0;
int unsigned fromRegsPort_sig_reg_file_27_0;
int unsigned fromRegsPort_sig_reg_file_28_0;
int unsigned fromRegsPort_sig_reg_file_29_0;
int unsigned fromRegsPort_sig_reg_file_30_0;
int unsigned fromRegsPort_sig_reg_file_31_0;
// hold
	t ##0 hold(regfileWrite_dst_0, regfileWrite_dst()) and
	t ##0 hold(regfileWrite_dstData_0, regfileWrite_dstData()) and
	t ##0 hold(pcReg_0, pcReg()) and
	t ##0 hold(csrfile_mcause_0, csrfile_mcause()) and
	t ##0 hold(csrfile_mepc_0, csrfile_mepc()) and
	t ##0 hold(csrfile_mie_0, csrfile_mie()) and
	t ##0 hold(csrfile_mip_0, csrfile_mip()) and
	t ##0 hold(csrfile_mstatus_0, csrfile_mstatus()) and
	t ##0 hold(csrfile_mtvec_0, csrfile_mtvec()) and
	t ##0 hold(fromRegsPort_sig_reg_file_01_0, fromRegsPort_sig_reg_file_01()) and
	t ##0 hold(fromRegsPort_sig_reg_file_02_0, fromRegsPort_sig_reg_file_02()) and
	t ##0 hold(fromRegsPort_sig_reg_file_03_0, fromRegsPort_sig_reg_file_03()) and
	t ##0 hold(fromRegsPort_sig_reg_file_04_0, fromRegsPort_sig_reg_file_04()) and
	t ##0 hold(fromRegsPort_sig_reg_file_05_0, fromRegsPort_sig_reg_file_05()) and
	t ##0 hold(fromRegsPort_sig_reg_file_06_0, fromRegsPort_sig_reg_file_06()) and
	t ##0 hold(fromRegsPort_sig_reg_file_07_0, fromRegsPort_sig_reg_file_07()) and
	t ##0 hold(fromRegsPort_sig_reg_file_08_0, fromRegsPort_sig_reg_file_08()) and
	t ##0 hold(fromRegsPort_sig_reg_file_09_0, fromRegsPort_sig_reg_file_09()) and
	t ##0 hold(fromRegsPort_sig_reg_file_18_0, fromRegsPort_sig_reg_file_18()) and
	t ##0 hold(fromRegsPort_sig_reg_file_19_0, fromRegsPort_sig_reg_file_19()) and
	t ##0 hold(fromMemoryPort_sig_loadedData_0, fromMemoryPort_sig_loadedData()) and
	t ##0 hold(fromRegsPort_sig_reg_file_10_0, fromRegsPort_sig_reg_file_10()) and
	t ##0 hold(fromRegsPort_sig_reg_file_11_0, fromRegsPort_sig_reg_file_11()) and
	t ##0 hold(fromRegsPort_sig_reg_file_12_0, fromRegsPort_sig_reg_file_12()) and
	t ##0 hold(fromRegsPort_sig_reg_file_13_0, fromRegsPort_sig_reg_file_13()) and
	t ##0 hold(fromRegsPort_sig_reg_file_14_0, fromRegsPort_sig_reg_file_14()) and
	t ##0 hold(fromRegsPort_sig_reg_file_15_0, fromRegsPort_sig_reg_file_15()) and
	t ##0 hold(fromRegsPort_sig_reg_file_16_0, fromRegsPort_sig_reg_file_16()) and
	t ##0 hold(fromRegsPort_sig_reg_file_17_0, fromRegsPort_sig_reg_file_17()) and
	t ##0 hold(fromRegsPort_sig_reg_file_20_0, fromRegsPort_sig_reg_file_20()) and
	t ##0 hold(fromRegsPort_sig_reg_file_21_0, fromRegsPort_sig_reg_file_21()) and
	t ##0 hold(fromRegsPort_sig_reg_file_22_0, fromRegsPort_sig_reg_file_22()) and
	t ##0 hold(fromRegsPort_sig_reg_file_23_0, fromRegsPort_sig_reg_file_23()) and
	t ##0 hold(fromRegsPort_sig_reg_file_24_0, fromRegsPort_sig_reg_file_24()) and
	t ##0 hold(fromRegsPort_sig_reg_file_25_0, fromRegsPort_sig_reg_file_25()) and
	t ##0 hold(fromRegsPort_sig_reg_file_26_0, fromRegsPort_sig_reg_file_26()) and
	t ##0 hold(fromRegsPort_sig_reg_file_27_0, fromRegsPort_sig_reg_file_27()) and
	t ##0 hold(fromRegsPort_sig_reg_file_28_0, fromRegsPort_sig_reg_file_28()) and
	t ##0 hold(fromRegsPort_sig_reg_file_29_0, fromRegsPort_sig_reg_file_29()) and
	t ##0 hold(fromRegsPort_sig_reg_file_30_0, fromRegsPort_sig_reg_file_30()) and
	t ##0 hold(fromRegsPort_sig_reg_file_31_0, fromRegsPort_sig_reg_file_31()) and
// Conceptual State
	t ##0 fetch_22() and
// trigger
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_r)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_b)) and
	t ##0 (getEncType(fromMemoryPort_sig_loadedData()) == enc_s) and
	t ##0 fromMemoryPort_sync()
implies
	t_end(o) ##0 execute_5() and
	t_end(o) ##0 csrfile_mcause() == csrfile_mcause_0 and
	t_end(o) ##0 csrfile_mepc() == csrfile_mepc_0 and
	t_end(o) ##0 csrfile_mie() == csrfile_mie_0 and
	t_end(o) ##0 csrfile_mip() == csrfile_mip_0 and
	t_end(o) ##0 csrfile_mstatus() == csrfile_mstatus_0 and
	t_end(o) ##0 csrfile_mtvec() == csrfile_mtvec_0 and
	t_end(o) ##0 pcReg() == pcReg_0 and
	t_end(o) ##0 regfileWrite_dst() == regfileWrite_dst_0 and
	t_end(o) ##0 regfileWrite_dstData() == regfileWrite_dstData_0 and
	t_end(o) ##0 toMemoryData_addrIn() == getALUresult(alu_add,readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0)),getImmediate(fromMemoryPort_sig_loadedData_0)) and
	t_end(o) ##0 toMemoryData_dataIn() == readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs2Addr(fromMemoryPort_sig_loadedData_0)) and
	t_end(o) ##0 toMemoryData_mask() == getMemoryMask(getInstrType(fromMemoryPort_sig_loadedData_0)) and
	t_end(o) ##0 toMemoryData_req() == me_wr and
	t_end(o) ##0 toMemoryPort_sig_addrIn() == getALUresult(alu_add,readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0)),getImmediate(fromMemoryPort_sig_loadedData_0)) and
	t_end(o) ##0 toMemoryPort_sig_dataIn() == readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs2Addr(fromMemoryPort_sig_loadedData_0)) and
	t_end(o) ##0 toMemoryPort_sig_mask() == getMemoryMask(getInstrType(fromMemoryPort_sig_loadedData_0)) and
	t_end(o) ##0 toMemoryPort_sig_req() == me_wr and
	during (next(t,1), t_end(o), fromMemoryPort_notify() == 0) and
	during (next(t,1), t_end(o), isa_syscall_Port_notify() == 0) and
	during (next(t,1), t_end(o), syscall_isa_Port_notify() == 0) and
	during_o (t, 1, t_end(o) , -1, toMemoryPort_notify() == 0) and
	t_end(o) ##0 toMemoryPort_notify() == 1 and
	during (next(t,1), t_end(o), toRegsPort_notify() == 0);
endproperty;
fetch_22_read_15_a: assert property (disable iff (reset) fetch_22_read_15_p(1));// ASSIGN t_end offset here

property fetch_22_read_16_p(o);
int unsigned pcReg_0;
int unsigned csrfile_mcause_0;
int unsigned csrfile_mepc_0;
int unsigned csrfile_mie_0;
int unsigned csrfile_mstatus_0;
int unsigned csrfile_mtvec_0;
int unsigned fromMemoryPort_sig_loadedData_0;
int unsigned mip_isa_Port_sig_0;
// hold
	t ##0 hold(pcReg_0, pcReg()) and
	t ##0 hold(csrfile_mcause_0, csrfile_mcause()) and
	t ##0 hold(csrfile_mepc_0, csrfile_mepc()) and
	t ##0 hold(csrfile_mie_0, csrfile_mie()) and
	t ##0 hold(csrfile_mstatus_0, csrfile_mstatus()) and
	t ##0 hold(csrfile_mtvec_0, csrfile_mtvec()) and
	t ##0 hold(fromMemoryPort_sig_loadedData_0, fromMemoryPort_sig_loadedData()) and
	t ##0 hold(mip_isa_Port_sig_0, mip_isa_Port_sig()) and
// Conceptual State
	t ##0 fetch_22() and
// trigger
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_r)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_b)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_s)) and
	t ##0 (getEncType(fromMemoryPort_sig_loadedData()) == enc_u) and
	t ##0 fromMemoryPort_sync()
implies
	t_end(o) ##0 fetch_21() and
	t_end(o) ##0 csrfile_mcause() == updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mepc() == updateMEPC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mepc_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,(pcReg_0 + 4)) and
	t_end(o) ##0 csrfile_mie() == csrfile_mie_0 and
	t_end(o) ##0 csrfile_mip() == mip_isa_Port_sig_0 and
	t_end(o) ##0 csrfile_mstatus() == updateMSTATUS(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mtvec() == csrfile_mtvec_0 and
	t_end(o) ##0 pcReg() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 regfileWrite_dst() == getRdAddr(fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 regfileWrite_dstData() == getALUresult_U(fromMemoryPort_sig_loadedData_0,getImmediate(fromMemoryPort_sig_loadedData_0),pcReg_0) and
	t_end(o) ##0 toMemoryData_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryData_dataIn() == 0 and
	t_end(o) ##0 toMemoryData_mask() == mt_w and
	t_end(o) ##0 toMemoryData_req() == me_rd and
	t_end(o) ##0 toMemoryPort_sig_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryPort_sig_dataIn() == 0 and
	t_end(o) ##0 toMemoryPort_sig_mask() == mt_w and
	t_end(o) ##0 toMemoryPort_sig_req() == me_rd and
	t_end(o) ##0 toRegsPort_sig_dst() == getRdAddr(fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 toRegsPort_sig_dstData() == getALUresult_U(fromMemoryPort_sig_loadedData_0,getImmediate(fromMemoryPort_sig_loadedData_0),pcReg_0) and
	during (next(t,1), t_end(o), fromMemoryPort_notify() == 0) and
	during (next(t,1), t_end(o), isa_syscall_Port_notify() == 0) and
	during (next(t,1), t_end(o), syscall_isa_Port_notify() == 0) and
	during_o (t, 1, t_end(o) , -1, toMemoryPort_notify() == 0) and
	t_end(o) ##0 toMemoryPort_notify() == 1 and
	during_o (t, 1, t_end(o), -1, toRegsPort_notify() == 0) and
	t_end(o) ##0 toRegsPort_notify() == 1;
endproperty;
fetch_22_read_16_a: assert property (disable iff (reset) fetch_22_read_16_p(1));// ASSIGN t_end offset here

property fetch_22_read_17_p(o);
int unsigned pcReg_0;
int unsigned csrfile_mcause_0;
int unsigned csrfile_mepc_0;
int unsigned csrfile_mie_0;
int unsigned csrfile_mstatus_0;
int unsigned csrfile_mtvec_0;
int unsigned fromMemoryPort_sig_loadedData_0;
int unsigned mip_isa_Port_sig_0;
// hold
	t ##0 hold(pcReg_0, pcReg()) and
	t ##0 hold(csrfile_mcause_0, csrfile_mcause()) and
	t ##0 hold(csrfile_mepc_0, csrfile_mepc()) and
	t ##0 hold(csrfile_mie_0, csrfile_mie()) and
	t ##0 hold(csrfile_mstatus_0, csrfile_mstatus()) and
	t ##0 hold(csrfile_mtvec_0, csrfile_mtvec()) and
	t ##0 hold(fromMemoryPort_sig_loadedData_0, fromMemoryPort_sig_loadedData()) and
	t ##0 hold(mip_isa_Port_sig_0, mip_isa_Port_sig()) and
// Conceptual State
	t ##0 fetch_22() and
// trigger
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_r)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_b)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_s)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_u)) and
	t ##0 (getEncType(fromMemoryPort_sig_loadedData()) == enc_j) and
	t ##0 fromMemoryPort_sync()
implies
	t_end(o) ##0 fetch_21() and
	t_end(o) ##0 csrfile_mcause() == updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mepc() == updateMEPC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mepc_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,(pcReg_0 + getImmediate(fromMemoryPort_sig_loadedData_0))) and
	t_end(o) ##0 csrfile_mie() == csrfile_mie_0 and
	t_end(o) ##0 csrfile_mip() == mip_isa_Port_sig_0 and
	t_end(o) ##0 csrfile_mstatus() == updateMSTATUS(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mtvec() == csrfile_mtvec_0 and
	t_end(o) ##0 pcReg() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + getImmediate(fromMemoryPort_sig_loadedData_0))) and
	t_end(o) ##0 regfileWrite_dst() == getRdAddr(fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 regfileWrite_dstData() == (4 + pcReg_0) and
	t_end(o) ##0 toMemoryData_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + getImmediate(fromMemoryPort_sig_loadedData_0))) and
	t_end(o) ##0 toMemoryData_dataIn() == 0 and
	t_end(o) ##0 toMemoryData_mask() == mt_w and
	t_end(o) ##0 toMemoryData_req() == me_rd and
	t_end(o) ##0 toMemoryPort_sig_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + getImmediate(fromMemoryPort_sig_loadedData_0))) and
	t_end(o) ##0 toMemoryPort_sig_dataIn() == 0 and
	t_end(o) ##0 toMemoryPort_sig_mask() == mt_w and
	t_end(o) ##0 toMemoryPort_sig_req() == me_rd and
	t_end(o) ##0 toRegsPort_sig_dst() == getRdAddr(fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 toRegsPort_sig_dstData() == (4 + pcReg_0) and
	during (next(t,1), t_end(o), fromMemoryPort_notify() == 0) and
	during (next(t,1), t_end(o), isa_syscall_Port_notify() == 0) and
	during (next(t,1), t_end(o), syscall_isa_Port_notify() == 0) and
	during_o (t, 1, t_end(o) , -1, toMemoryPort_notify() == 0) and
	t_end(o) ##0 toMemoryPort_notify() == 1 and
	during_o (t, 1, t_end(o), -1, toRegsPort_notify() == 0) and
	t_end(o) ##0 toRegsPort_notify() == 1;
endproperty;
fetch_22_read_17_a: assert property (disable iff (reset) fetch_22_read_17_p(1));// ASSIGN t_end offset here

property fetch_22_read_18_p(o);
int unsigned pcReg_0;
int unsigned csrfile_mcause_0;
int unsigned csrfile_mepc_0;
int unsigned csrfile_mie_0;
int unsigned csrfile_mstatus_0;
int unsigned csrfile_mtvec_0;
int unsigned fromRegsPort_sig_reg_file_01_0;
int unsigned fromRegsPort_sig_reg_file_02_0;
int unsigned fromRegsPort_sig_reg_file_03_0;
int unsigned fromRegsPort_sig_reg_file_04_0;
int unsigned fromRegsPort_sig_reg_file_05_0;
int unsigned fromRegsPort_sig_reg_file_06_0;
int unsigned fromRegsPort_sig_reg_file_07_0;
int unsigned fromRegsPort_sig_reg_file_08_0;
int unsigned fromRegsPort_sig_reg_file_09_0;
int unsigned fromRegsPort_sig_reg_file_18_0;
int unsigned fromRegsPort_sig_reg_file_19_0;
int unsigned fromMemoryPort_sig_loadedData_0;
int unsigned fromRegsPort_sig_reg_file_10_0;
int unsigned fromRegsPort_sig_reg_file_11_0;
int unsigned fromRegsPort_sig_reg_file_12_0;
int unsigned fromRegsPort_sig_reg_file_13_0;
int unsigned fromRegsPort_sig_reg_file_14_0;
int unsigned fromRegsPort_sig_reg_file_15_0;
int unsigned fromRegsPort_sig_reg_file_16_0;
int unsigned fromRegsPort_sig_reg_file_17_0;
int unsigned fromRegsPort_sig_reg_file_20_0;
int unsigned fromRegsPort_sig_reg_file_21_0;
int unsigned fromRegsPort_sig_reg_file_22_0;
int unsigned fromRegsPort_sig_reg_file_23_0;
int unsigned fromRegsPort_sig_reg_file_24_0;
int unsigned fromRegsPort_sig_reg_file_25_0;
int unsigned fromRegsPort_sig_reg_file_26_0;
int unsigned fromRegsPort_sig_reg_file_27_0;
int unsigned fromRegsPort_sig_reg_file_28_0;
int unsigned fromRegsPort_sig_reg_file_29_0;
int unsigned fromRegsPort_sig_reg_file_30_0;
int unsigned fromRegsPort_sig_reg_file_31_0;
int unsigned mip_isa_Port_sig_0;
// hold
	t ##0 hold(pcReg_0, pcReg()) and
	t ##0 hold(csrfile_mcause_0, csrfile_mcause()) and
	t ##0 hold(csrfile_mepc_0, csrfile_mepc()) and
	t ##0 hold(csrfile_mie_0, csrfile_mie()) and
	t ##0 hold(csrfile_mstatus_0, csrfile_mstatus()) and
	t ##0 hold(csrfile_mtvec_0, csrfile_mtvec()) and
	t ##0 hold(fromRegsPort_sig_reg_file_01_0, fromRegsPort_sig_reg_file_01()) and
	t ##0 hold(fromRegsPort_sig_reg_file_02_0, fromRegsPort_sig_reg_file_02()) and
	t ##0 hold(fromRegsPort_sig_reg_file_03_0, fromRegsPort_sig_reg_file_03()) and
	t ##0 hold(fromRegsPort_sig_reg_file_04_0, fromRegsPort_sig_reg_file_04()) and
	t ##0 hold(fromRegsPort_sig_reg_file_05_0, fromRegsPort_sig_reg_file_05()) and
	t ##0 hold(fromRegsPort_sig_reg_file_06_0, fromRegsPort_sig_reg_file_06()) and
	t ##0 hold(fromRegsPort_sig_reg_file_07_0, fromRegsPort_sig_reg_file_07()) and
	t ##0 hold(fromRegsPort_sig_reg_file_08_0, fromRegsPort_sig_reg_file_08()) and
	t ##0 hold(fromRegsPort_sig_reg_file_09_0, fromRegsPort_sig_reg_file_09()) and
	t ##0 hold(fromRegsPort_sig_reg_file_18_0, fromRegsPort_sig_reg_file_18()) and
	t ##0 hold(fromRegsPort_sig_reg_file_19_0, fromRegsPort_sig_reg_file_19()) and
	t ##0 hold(fromMemoryPort_sig_loadedData_0, fromMemoryPort_sig_loadedData()) and
	t ##0 hold(fromRegsPort_sig_reg_file_10_0, fromRegsPort_sig_reg_file_10()) and
	t ##0 hold(fromRegsPort_sig_reg_file_11_0, fromRegsPort_sig_reg_file_11()) and
	t ##0 hold(fromRegsPort_sig_reg_file_12_0, fromRegsPort_sig_reg_file_12()) and
	t ##0 hold(fromRegsPort_sig_reg_file_13_0, fromRegsPort_sig_reg_file_13()) and
	t ##0 hold(fromRegsPort_sig_reg_file_14_0, fromRegsPort_sig_reg_file_14()) and
	t ##0 hold(fromRegsPort_sig_reg_file_15_0, fromRegsPort_sig_reg_file_15()) and
	t ##0 hold(fromRegsPort_sig_reg_file_16_0, fromRegsPort_sig_reg_file_16()) and
	t ##0 hold(fromRegsPort_sig_reg_file_17_0, fromRegsPort_sig_reg_file_17()) and
	t ##0 hold(fromRegsPort_sig_reg_file_20_0, fromRegsPort_sig_reg_file_20()) and
	t ##0 hold(fromRegsPort_sig_reg_file_21_0, fromRegsPort_sig_reg_file_21()) and
	t ##0 hold(fromRegsPort_sig_reg_file_22_0, fromRegsPort_sig_reg_file_22()) and
	t ##0 hold(fromRegsPort_sig_reg_file_23_0, fromRegsPort_sig_reg_file_23()) and
	t ##0 hold(fromRegsPort_sig_reg_file_24_0, fromRegsPort_sig_reg_file_24()) and
	t ##0 hold(fromRegsPort_sig_reg_file_25_0, fromRegsPort_sig_reg_file_25()) and
	t ##0 hold(fromRegsPort_sig_reg_file_26_0, fromRegsPort_sig_reg_file_26()) and
	t ##0 hold(fromRegsPort_sig_reg_file_27_0, fromRegsPort_sig_reg_file_27()) and
	t ##0 hold(fromRegsPort_sig_reg_file_28_0, fromRegsPort_sig_reg_file_28()) and
	t ##0 hold(fromRegsPort_sig_reg_file_29_0, fromRegsPort_sig_reg_file_29()) and
	t ##0 hold(fromRegsPort_sig_reg_file_30_0, fromRegsPort_sig_reg_file_30()) and
	t ##0 hold(fromRegsPort_sig_reg_file_31_0, fromRegsPort_sig_reg_file_31()) and
	t ##0 hold(mip_isa_Port_sig_0, mip_isa_Port_sig()) and
// Conceptual State
	t ##0 fetch_22() and
// trigger
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_r)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_b)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_s)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_u)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_j)) and
	t ##0 (getEncType(fromMemoryPort_sig_loadedData()) == enc_i_i) and
	t ##0 fromMemoryPort_sync()
implies
	t_end(o) ##0 fetch_21() and
	t_end(o) ##0 csrfile_mcause() == updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mepc() == updateMEPC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mepc_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,(pcReg_0 + 4)) and
	t_end(o) ##0 csrfile_mie() == csrfile_mie_0 and
	t_end(o) ##0 csrfile_mip() == mip_isa_Port_sig_0 and
	t_end(o) ##0 csrfile_mstatus() == updateMSTATUS(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mtvec() == csrfile_mtvec_0 and
	t_end(o) ##0 pcReg() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 regfileWrite_dst() == getRdAddr(fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 regfileWrite_dstData() == getALUresult(getALUfunc(getInstrType(fromMemoryPort_sig_loadedData_0)),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0)),getImmediate(fromMemoryPort_sig_loadedData_0)) and
	t_end(o) ##0 toMemoryData_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryData_dataIn() == 0 and
	t_end(o) ##0 toMemoryData_mask() == mt_w and
	t_end(o) ##0 toMemoryData_req() == me_rd and
	t_end(o) ##0 toMemoryPort_sig_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryPort_sig_dataIn() == 0 and
	t_end(o) ##0 toMemoryPort_sig_mask() == mt_w and
	t_end(o) ##0 toMemoryPort_sig_req() == me_rd and
	t_end(o) ##0 toRegsPort_sig_dst() == getRdAddr(fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 toRegsPort_sig_dstData() == getALUresult(getALUfunc(getInstrType(fromMemoryPort_sig_loadedData_0)),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0)),getImmediate(fromMemoryPort_sig_loadedData_0)) and
	during (next(t,1), t_end(o), fromMemoryPort_notify() == 0) and
	during (next(t,1), t_end(o), isa_syscall_Port_notify() == 0) and
	during (next(t,1), t_end(o), syscall_isa_Port_notify() == 0) and
	during_o (t, 1, t_end(o) , -1, toMemoryPort_notify() == 0) and
	t_end(o) ##0 toMemoryPort_notify() == 1 and
	during_o (t, 1, t_end(o), -1, toRegsPort_notify() == 0) and
	t_end(o) ##0 toRegsPort_notify() == 1;
endproperty;
fetch_22_read_18_a: assert property (disable iff (reset) fetch_22_read_18_p(1));// ASSIGN t_end offset here

property fetch_22_read_19_p(o);
int unsigned regfileWrite_dstData_0;
int unsigned pcReg_0;
int unsigned csrfile_mcause_0;
int unsigned csrfile_mepc_0;
int unsigned csrfile_mie_0;
int unsigned csrfile_mip_0;
int unsigned csrfile_mstatus_0;
int unsigned csrfile_mtvec_0;
int unsigned fromRegsPort_sig_reg_file_01_0;
int unsigned fromRegsPort_sig_reg_file_02_0;
int unsigned fromRegsPort_sig_reg_file_03_0;
int unsigned fromRegsPort_sig_reg_file_04_0;
int unsigned fromRegsPort_sig_reg_file_05_0;
int unsigned fromRegsPort_sig_reg_file_06_0;
int unsigned fromRegsPort_sig_reg_file_07_0;
int unsigned fromRegsPort_sig_reg_file_08_0;
int unsigned fromRegsPort_sig_reg_file_09_0;
int unsigned fromRegsPort_sig_reg_file_18_0;
int unsigned fromRegsPort_sig_reg_file_19_0;
int unsigned fromMemoryPort_sig_loadedData_0;
int unsigned fromRegsPort_sig_reg_file_10_0;
int unsigned fromRegsPort_sig_reg_file_11_0;
int unsigned fromRegsPort_sig_reg_file_12_0;
int unsigned fromRegsPort_sig_reg_file_13_0;
int unsigned fromRegsPort_sig_reg_file_14_0;
int unsigned fromRegsPort_sig_reg_file_15_0;
int unsigned fromRegsPort_sig_reg_file_16_0;
int unsigned fromRegsPort_sig_reg_file_17_0;
int unsigned fromRegsPort_sig_reg_file_20_0;
int unsigned fromRegsPort_sig_reg_file_21_0;
int unsigned fromRegsPort_sig_reg_file_22_0;
int unsigned fromRegsPort_sig_reg_file_23_0;
int unsigned fromRegsPort_sig_reg_file_24_0;
int unsigned fromRegsPort_sig_reg_file_25_0;
int unsigned fromRegsPort_sig_reg_file_26_0;
int unsigned fromRegsPort_sig_reg_file_27_0;
int unsigned fromRegsPort_sig_reg_file_28_0;
int unsigned fromRegsPort_sig_reg_file_29_0;
int unsigned fromRegsPort_sig_reg_file_30_0;
int unsigned fromRegsPort_sig_reg_file_31_0;
// hold
	t ##0 hold(regfileWrite_dstData_0, regfileWrite_dstData()) and
	t ##0 hold(pcReg_0, pcReg()) and
	t ##0 hold(csrfile_mcause_0, csrfile_mcause()) and
	t ##0 hold(csrfile_mepc_0, csrfile_mepc()) and
	t ##0 hold(csrfile_mie_0, csrfile_mie()) and
	t ##0 hold(csrfile_mip_0, csrfile_mip()) and
	t ##0 hold(csrfile_mstatus_0, csrfile_mstatus()) and
	t ##0 hold(csrfile_mtvec_0, csrfile_mtvec()) and
	t ##0 hold(fromRegsPort_sig_reg_file_01_0, fromRegsPort_sig_reg_file_01()) and
	t ##0 hold(fromRegsPort_sig_reg_file_02_0, fromRegsPort_sig_reg_file_02()) and
	t ##0 hold(fromRegsPort_sig_reg_file_03_0, fromRegsPort_sig_reg_file_03()) and
	t ##0 hold(fromRegsPort_sig_reg_file_04_0, fromRegsPort_sig_reg_file_04()) and
	t ##0 hold(fromRegsPort_sig_reg_file_05_0, fromRegsPort_sig_reg_file_05()) and
	t ##0 hold(fromRegsPort_sig_reg_file_06_0, fromRegsPort_sig_reg_file_06()) and
	t ##0 hold(fromRegsPort_sig_reg_file_07_0, fromRegsPort_sig_reg_file_07()) and
	t ##0 hold(fromRegsPort_sig_reg_file_08_0, fromRegsPort_sig_reg_file_08()) and
	t ##0 hold(fromRegsPort_sig_reg_file_09_0, fromRegsPort_sig_reg_file_09()) and
	t ##0 hold(fromRegsPort_sig_reg_file_18_0, fromRegsPort_sig_reg_file_18()) and
	t ##0 hold(fromRegsPort_sig_reg_file_19_0, fromRegsPort_sig_reg_file_19()) and
	t ##0 hold(fromMemoryPort_sig_loadedData_0, fromMemoryPort_sig_loadedData()) and
	t ##0 hold(fromRegsPort_sig_reg_file_10_0, fromRegsPort_sig_reg_file_10()) and
	t ##0 hold(fromRegsPort_sig_reg_file_11_0, fromRegsPort_sig_reg_file_11()) and
	t ##0 hold(fromRegsPort_sig_reg_file_12_0, fromRegsPort_sig_reg_file_12()) and
	t ##0 hold(fromRegsPort_sig_reg_file_13_0, fromRegsPort_sig_reg_file_13()) and
	t ##0 hold(fromRegsPort_sig_reg_file_14_0, fromRegsPort_sig_reg_file_14()) and
	t ##0 hold(fromRegsPort_sig_reg_file_15_0, fromRegsPort_sig_reg_file_15()) and
	t ##0 hold(fromRegsPort_sig_reg_file_16_0, fromRegsPort_sig_reg_file_16()) and
	t ##0 hold(fromRegsPort_sig_reg_file_17_0, fromRegsPort_sig_reg_file_17()) and
	t ##0 hold(fromRegsPort_sig_reg_file_20_0, fromRegsPort_sig_reg_file_20()) and
	t ##0 hold(fromRegsPort_sig_reg_file_21_0, fromRegsPort_sig_reg_file_21()) and
	t ##0 hold(fromRegsPort_sig_reg_file_22_0, fromRegsPort_sig_reg_file_22()) and
	t ##0 hold(fromRegsPort_sig_reg_file_23_0, fromRegsPort_sig_reg_file_23()) and
	t ##0 hold(fromRegsPort_sig_reg_file_24_0, fromRegsPort_sig_reg_file_24()) and
	t ##0 hold(fromRegsPort_sig_reg_file_25_0, fromRegsPort_sig_reg_file_25()) and
	t ##0 hold(fromRegsPort_sig_reg_file_26_0, fromRegsPort_sig_reg_file_26()) and
	t ##0 hold(fromRegsPort_sig_reg_file_27_0, fromRegsPort_sig_reg_file_27()) and
	t ##0 hold(fromRegsPort_sig_reg_file_28_0, fromRegsPort_sig_reg_file_28()) and
	t ##0 hold(fromRegsPort_sig_reg_file_29_0, fromRegsPort_sig_reg_file_29()) and
	t ##0 hold(fromRegsPort_sig_reg_file_30_0, fromRegsPort_sig_reg_file_30()) and
	t ##0 hold(fromRegsPort_sig_reg_file_31_0, fromRegsPort_sig_reg_file_31()) and
// Conceptual State
	t ##0 fetch_22() and
// trigger
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_r)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_b)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_s)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_u)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_i)) and
	t ##0 (getEncType(fromMemoryPort_sig_loadedData()) == enc_i_l) and
	t ##0 fromMemoryPort_sync()
implies
	t_end(o) ##0 execute_11() and
	t_end(o) ##0 csrfile_mcause() == csrfile_mcause_0 and
	t_end(o) ##0 csrfile_mepc() == csrfile_mepc_0 and
	t_end(o) ##0 csrfile_mie() == csrfile_mie_0 and
	t_end(o) ##0 csrfile_mip() == csrfile_mip_0 and
	t_end(o) ##0 csrfile_mstatus() == csrfile_mstatus_0 and
	t_end(o) ##0 csrfile_mtvec() == csrfile_mtvec_0 and
	t_end(o) ##0 pcReg() == pcReg_0 and
	t_end(o) ##0 regfileWrite_dst() == getRdAddr(fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 regfileWrite_dstData() == regfileWrite_dstData_0 and
	t_end(o) ##0 toMemoryData_addrIn() == getALUresult(alu_add,readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0)),getImmediate(fromMemoryPort_sig_loadedData_0)) and
	t_end(o) ##0 toMemoryData_dataIn() == 0 and
	t_end(o) ##0 toMemoryData_mask() == getMemoryMask(getInstrType(fromMemoryPort_sig_loadedData_0)) and
	t_end(o) ##0 toMemoryData_req() == me_rd and
	t_end(o) ##0 toMemoryPort_sig_addrIn() == getALUresult(alu_add,readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0)),getImmediate(fromMemoryPort_sig_loadedData_0)) and
	t_end(o) ##0 toMemoryPort_sig_dataIn() == 0 and
	t_end(o) ##0 toMemoryPort_sig_mask() == getMemoryMask(getInstrType(fromMemoryPort_sig_loadedData_0)) and
	t_end(o) ##0 toMemoryPort_sig_req() == me_rd and
	during (next(t,1), t_end(o), fromMemoryPort_notify() == 0) and
	during (next(t,1), t_end(o), isa_syscall_Port_notify() == 0) and
	during (next(t,1), t_end(o), syscall_isa_Port_notify() == 0) and
	during_o (t, 1, t_end(o) , -1, toMemoryPort_notify() == 0) and
	t_end(o) ##0 toMemoryPort_notify() == 1 and
	during (next(t,1), t_end(o), toRegsPort_notify() == 0);
endproperty;
fetch_22_read_19_a: assert property (disable iff (reset) fetch_22_read_19_p(1));// ASSIGN t_end offset here

property fetch_22_read_20_p(o);
int unsigned pcReg_0;
int unsigned csrfile_mcause_0;
int unsigned csrfile_mepc_0;
int unsigned csrfile_mie_0;
int unsigned csrfile_mstatus_0;
int unsigned csrfile_mtvec_0;
int unsigned fromRegsPort_sig_reg_file_01_0;
int unsigned fromRegsPort_sig_reg_file_02_0;
int unsigned fromRegsPort_sig_reg_file_03_0;
int unsigned fromRegsPort_sig_reg_file_04_0;
int unsigned fromRegsPort_sig_reg_file_05_0;
int unsigned fromRegsPort_sig_reg_file_06_0;
int unsigned fromRegsPort_sig_reg_file_07_0;
int unsigned fromRegsPort_sig_reg_file_08_0;
int unsigned fromRegsPort_sig_reg_file_09_0;
int unsigned fromRegsPort_sig_reg_file_18_0;
int unsigned fromRegsPort_sig_reg_file_19_0;
int unsigned fromMemoryPort_sig_loadedData_0;
int unsigned fromRegsPort_sig_reg_file_10_0;
int unsigned fromRegsPort_sig_reg_file_11_0;
int unsigned fromRegsPort_sig_reg_file_12_0;
int unsigned fromRegsPort_sig_reg_file_13_0;
int unsigned fromRegsPort_sig_reg_file_14_0;
int unsigned fromRegsPort_sig_reg_file_15_0;
int unsigned fromRegsPort_sig_reg_file_16_0;
int unsigned fromRegsPort_sig_reg_file_17_0;
int unsigned fromRegsPort_sig_reg_file_20_0;
int unsigned fromRegsPort_sig_reg_file_21_0;
int unsigned fromRegsPort_sig_reg_file_22_0;
int unsigned fromRegsPort_sig_reg_file_23_0;
int unsigned fromRegsPort_sig_reg_file_24_0;
int unsigned fromRegsPort_sig_reg_file_25_0;
int unsigned fromRegsPort_sig_reg_file_26_0;
int unsigned fromRegsPort_sig_reg_file_27_0;
int unsigned fromRegsPort_sig_reg_file_28_0;
int unsigned fromRegsPort_sig_reg_file_29_0;
int unsigned fromRegsPort_sig_reg_file_30_0;
int unsigned fromRegsPort_sig_reg_file_31_0;
int unsigned mip_isa_Port_sig_0;
// hold
	t ##0 hold(pcReg_0, pcReg()) and
	t ##0 hold(csrfile_mcause_0, csrfile_mcause()) and
	t ##0 hold(csrfile_mepc_0, csrfile_mepc()) and
	t ##0 hold(csrfile_mie_0, csrfile_mie()) and
	t ##0 hold(csrfile_mstatus_0, csrfile_mstatus()) and
	t ##0 hold(csrfile_mtvec_0, csrfile_mtvec()) and
	t ##0 hold(fromRegsPort_sig_reg_file_01_0, fromRegsPort_sig_reg_file_01()) and
	t ##0 hold(fromRegsPort_sig_reg_file_02_0, fromRegsPort_sig_reg_file_02()) and
	t ##0 hold(fromRegsPort_sig_reg_file_03_0, fromRegsPort_sig_reg_file_03()) and
	t ##0 hold(fromRegsPort_sig_reg_file_04_0, fromRegsPort_sig_reg_file_04()) and
	t ##0 hold(fromRegsPort_sig_reg_file_05_0, fromRegsPort_sig_reg_file_05()) and
	t ##0 hold(fromRegsPort_sig_reg_file_06_0, fromRegsPort_sig_reg_file_06()) and
	t ##0 hold(fromRegsPort_sig_reg_file_07_0, fromRegsPort_sig_reg_file_07()) and
	t ##0 hold(fromRegsPort_sig_reg_file_08_0, fromRegsPort_sig_reg_file_08()) and
	t ##0 hold(fromRegsPort_sig_reg_file_09_0, fromRegsPort_sig_reg_file_09()) and
	t ##0 hold(fromRegsPort_sig_reg_file_18_0, fromRegsPort_sig_reg_file_18()) and
	t ##0 hold(fromRegsPort_sig_reg_file_19_0, fromRegsPort_sig_reg_file_19()) and
	t ##0 hold(fromMemoryPort_sig_loadedData_0, fromMemoryPort_sig_loadedData()) and
	t ##0 hold(fromRegsPort_sig_reg_file_10_0, fromRegsPort_sig_reg_file_10()) and
	t ##0 hold(fromRegsPort_sig_reg_file_11_0, fromRegsPort_sig_reg_file_11()) and
	t ##0 hold(fromRegsPort_sig_reg_file_12_0, fromRegsPort_sig_reg_file_12()) and
	t ##0 hold(fromRegsPort_sig_reg_file_13_0, fromRegsPort_sig_reg_file_13()) and
	t ##0 hold(fromRegsPort_sig_reg_file_14_0, fromRegsPort_sig_reg_file_14()) and
	t ##0 hold(fromRegsPort_sig_reg_file_15_0, fromRegsPort_sig_reg_file_15()) and
	t ##0 hold(fromRegsPort_sig_reg_file_16_0, fromRegsPort_sig_reg_file_16()) and
	t ##0 hold(fromRegsPort_sig_reg_file_17_0, fromRegsPort_sig_reg_file_17()) and
	t ##0 hold(fromRegsPort_sig_reg_file_20_0, fromRegsPort_sig_reg_file_20()) and
	t ##0 hold(fromRegsPort_sig_reg_file_21_0, fromRegsPort_sig_reg_file_21()) and
	t ##0 hold(fromRegsPort_sig_reg_file_22_0, fromRegsPort_sig_reg_file_22()) and
	t ##0 hold(fromRegsPort_sig_reg_file_23_0, fromRegsPort_sig_reg_file_23()) and
	t ##0 hold(fromRegsPort_sig_reg_file_24_0, fromRegsPort_sig_reg_file_24()) and
	t ##0 hold(fromRegsPort_sig_reg_file_25_0, fromRegsPort_sig_reg_file_25()) and
	t ##0 hold(fromRegsPort_sig_reg_file_26_0, fromRegsPort_sig_reg_file_26()) and
	t ##0 hold(fromRegsPort_sig_reg_file_27_0, fromRegsPort_sig_reg_file_27()) and
	t ##0 hold(fromRegsPort_sig_reg_file_28_0, fromRegsPort_sig_reg_file_28()) and
	t ##0 hold(fromRegsPort_sig_reg_file_29_0, fromRegsPort_sig_reg_file_29()) and
	t ##0 hold(fromRegsPort_sig_reg_file_30_0, fromRegsPort_sig_reg_file_30()) and
	t ##0 hold(fromRegsPort_sig_reg_file_31_0, fromRegsPort_sig_reg_file_31()) and
	t ##0 hold(mip_isa_Port_sig_0, mip_isa_Port_sig()) and
// Conceptual State
	t ##0 fetch_22() and
// trigger
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_r)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_b)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_s)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_u)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_i)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_l)) and
	t ##0 (getEncType(fromMemoryPort_sig_loadedData()) == enc_i_j) and
	t ##0 fromMemoryPort_sync()
implies
	t_end(o) ##0 fetch_21() and
	t_end(o) ##0 csrfile_mcause() == updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mepc() == updateMEPC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mepc_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,(readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0)) + getImmediate(fromMemoryPort_sig_loadedData_0))) and
	t_end(o) ##0 csrfile_mie() == csrfile_mie_0 and
	t_end(o) ##0 csrfile_mip() == mip_isa_Port_sig_0 and
	t_end(o) ##0 csrfile_mstatus() == updateMSTATUS(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mtvec() == csrfile_mtvec_0 and
	t_end(o) ##0 pcReg() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0)) + getImmediate(fromMemoryPort_sig_loadedData_0))) and
	t_end(o) ##0 regfileWrite_dst() == getRdAddr(fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 regfileWrite_dstData() == (4 + pcReg_0) and
	t_end(o) ##0 toMemoryData_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0)) + getImmediate(fromMemoryPort_sig_loadedData_0))) and
	t_end(o) ##0 toMemoryData_dataIn() == 0 and
	t_end(o) ##0 toMemoryData_mask() == mt_w and
	t_end(o) ##0 toMemoryData_req() == me_rd and
	t_end(o) ##0 toMemoryPort_sig_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0)) + getImmediate(fromMemoryPort_sig_loadedData_0))) and
	t_end(o) ##0 toMemoryPort_sig_dataIn() == 0 and
	t_end(o) ##0 toMemoryPort_sig_mask() == mt_w and
	t_end(o) ##0 toMemoryPort_sig_req() == me_rd and
	t_end(o) ##0 toRegsPort_sig_dst() == getRdAddr(fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 toRegsPort_sig_dstData() == (4 + pcReg_0) and
	during (next(t,1), t_end(o), fromMemoryPort_notify() == 0) and
	during (next(t,1), t_end(o), isa_syscall_Port_notify() == 0) and
	during (next(t,1), t_end(o), syscall_isa_Port_notify() == 0) and
	during_o (t, 1, t_end(o) , -1, toMemoryPort_notify() == 0) and
	t_end(o) ##0 toMemoryPort_notify() == 1 and
	during_o (t, 1, t_end(o), -1, toRegsPort_notify() == 0) and
	t_end(o) ##0 toRegsPort_notify() == 1;
endproperty;
fetch_22_read_20_a: assert property (disable iff (reset) fetch_22_read_20_p(1));// ASSIGN t_end offset here

property fetch_22_read_21_p(o);
int unsigned pcReg_0;
int unsigned csrfile_mcause_0;
int unsigned csrfile_mepc_0;
int unsigned csrfile_mie_0;
int unsigned csrfile_mip_0;
int unsigned csrfile_mstatus_0;
int unsigned csrfile_mtvec_0;
int unsigned fromRegsPort_sig_reg_file_01_0;
int unsigned fromRegsPort_sig_reg_file_02_0;
int unsigned fromRegsPort_sig_reg_file_03_0;
int unsigned fromRegsPort_sig_reg_file_04_0;
int unsigned fromRegsPort_sig_reg_file_05_0;
int unsigned fromRegsPort_sig_reg_file_06_0;
int unsigned fromRegsPort_sig_reg_file_07_0;
int unsigned fromRegsPort_sig_reg_file_08_0;
int unsigned fromRegsPort_sig_reg_file_09_0;
int unsigned fromRegsPort_sig_reg_file_18_0;
int unsigned fromRegsPort_sig_reg_file_19_0;
int unsigned fromMemoryPort_sig_loadedData_0;
int unsigned fromRegsPort_sig_reg_file_10_0;
int unsigned fromRegsPort_sig_reg_file_11_0;
int unsigned fromRegsPort_sig_reg_file_12_0;
int unsigned fromRegsPort_sig_reg_file_13_0;
int unsigned fromRegsPort_sig_reg_file_14_0;
int unsigned fromRegsPort_sig_reg_file_15_0;
int unsigned fromRegsPort_sig_reg_file_16_0;
int unsigned fromRegsPort_sig_reg_file_17_0;
int unsigned fromRegsPort_sig_reg_file_20_0;
int unsigned fromRegsPort_sig_reg_file_21_0;
int unsigned fromRegsPort_sig_reg_file_22_0;
int unsigned fromRegsPort_sig_reg_file_23_0;
int unsigned fromRegsPort_sig_reg_file_24_0;
int unsigned fromRegsPort_sig_reg_file_25_0;
int unsigned fromRegsPort_sig_reg_file_26_0;
int unsigned fromRegsPort_sig_reg_file_27_0;
int unsigned fromRegsPort_sig_reg_file_28_0;
int unsigned fromRegsPort_sig_reg_file_29_0;
int unsigned fromRegsPort_sig_reg_file_30_0;
int unsigned fromRegsPort_sig_reg_file_31_0;
int unsigned mip_isa_Port_sig_0;
// hold
	t ##0 hold(pcReg_0, pcReg()) and
	t ##0 hold(csrfile_mcause_0, csrfile_mcause()) and
	t ##0 hold(csrfile_mepc_0, csrfile_mepc()) and
	t ##0 hold(csrfile_mie_0, csrfile_mie()) and
	t ##0 hold(csrfile_mip_0, csrfile_mip()) and
	t ##0 hold(csrfile_mstatus_0, csrfile_mstatus()) and
	t ##0 hold(csrfile_mtvec_0, csrfile_mtvec()) and
	t ##0 hold(fromRegsPort_sig_reg_file_01_0, fromRegsPort_sig_reg_file_01()) and
	t ##0 hold(fromRegsPort_sig_reg_file_02_0, fromRegsPort_sig_reg_file_02()) and
	t ##0 hold(fromRegsPort_sig_reg_file_03_0, fromRegsPort_sig_reg_file_03()) and
	t ##0 hold(fromRegsPort_sig_reg_file_04_0, fromRegsPort_sig_reg_file_04()) and
	t ##0 hold(fromRegsPort_sig_reg_file_05_0, fromRegsPort_sig_reg_file_05()) and
	t ##0 hold(fromRegsPort_sig_reg_file_06_0, fromRegsPort_sig_reg_file_06()) and
	t ##0 hold(fromRegsPort_sig_reg_file_07_0, fromRegsPort_sig_reg_file_07()) and
	t ##0 hold(fromRegsPort_sig_reg_file_08_0, fromRegsPort_sig_reg_file_08()) and
	t ##0 hold(fromRegsPort_sig_reg_file_09_0, fromRegsPort_sig_reg_file_09()) and
	t ##0 hold(fromRegsPort_sig_reg_file_18_0, fromRegsPort_sig_reg_file_18()) and
	t ##0 hold(fromRegsPort_sig_reg_file_19_0, fromRegsPort_sig_reg_file_19()) and
	t ##0 hold(fromMemoryPort_sig_loadedData_0, fromMemoryPort_sig_loadedData()) and
	t ##0 hold(fromRegsPort_sig_reg_file_10_0, fromRegsPort_sig_reg_file_10()) and
	t ##0 hold(fromRegsPort_sig_reg_file_11_0, fromRegsPort_sig_reg_file_11()) and
	t ##0 hold(fromRegsPort_sig_reg_file_12_0, fromRegsPort_sig_reg_file_12()) and
	t ##0 hold(fromRegsPort_sig_reg_file_13_0, fromRegsPort_sig_reg_file_13()) and
	t ##0 hold(fromRegsPort_sig_reg_file_14_0, fromRegsPort_sig_reg_file_14()) and
	t ##0 hold(fromRegsPort_sig_reg_file_15_0, fromRegsPort_sig_reg_file_15()) and
	t ##0 hold(fromRegsPort_sig_reg_file_16_0, fromRegsPort_sig_reg_file_16()) and
	t ##0 hold(fromRegsPort_sig_reg_file_17_0, fromRegsPort_sig_reg_file_17()) and
	t ##0 hold(fromRegsPort_sig_reg_file_20_0, fromRegsPort_sig_reg_file_20()) and
	t ##0 hold(fromRegsPort_sig_reg_file_21_0, fromRegsPort_sig_reg_file_21()) and
	t ##0 hold(fromRegsPort_sig_reg_file_22_0, fromRegsPort_sig_reg_file_22()) and
	t ##0 hold(fromRegsPort_sig_reg_file_23_0, fromRegsPort_sig_reg_file_23()) and
	t ##0 hold(fromRegsPort_sig_reg_file_24_0, fromRegsPort_sig_reg_file_24()) and
	t ##0 hold(fromRegsPort_sig_reg_file_25_0, fromRegsPort_sig_reg_file_25()) and
	t ##0 hold(fromRegsPort_sig_reg_file_26_0, fromRegsPort_sig_reg_file_26()) and
	t ##0 hold(fromRegsPort_sig_reg_file_27_0, fromRegsPort_sig_reg_file_27()) and
	t ##0 hold(fromRegsPort_sig_reg_file_28_0, fromRegsPort_sig_reg_file_28()) and
	t ##0 hold(fromRegsPort_sig_reg_file_29_0, fromRegsPort_sig_reg_file_29()) and
	t ##0 hold(fromRegsPort_sig_reg_file_30_0, fromRegsPort_sig_reg_file_30()) and
	t ##0 hold(fromRegsPort_sig_reg_file_31_0, fromRegsPort_sig_reg_file_31()) and
	t ##0 hold(mip_isa_Port_sig_0, mip_isa_Port_sig()) and
// Conceptual State
	t ##0 fetch_22() and
// trigger
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_r)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_b)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_s)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_u)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_i)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_l)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_m)) and
	t ##0 (getEncType(fromMemoryPort_sig_loadedData()) == enc_i_s) and
	t ##0 (((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrw) || (getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrs)) || (getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrc)) and
	t ##0 (getImmediate(fromMemoryPort_sig_loadedData()) == 768) and
	t ##0 fromMemoryPort_sync()
implies
	t_end(o) ##0 fetch_21() and
	t_end(o) ##0 csrfile_mcause() == updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0)))) and
	t_end(o) ##0 csrfile_mepc() == updateMEPC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0)))),csrfile_mepc_0,csrfile_mie_0,mip_isa_Port_sig_0,getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0))),(pcReg_0 + 4)) and
	t_end(o) ##0 csrfile_mie() == csrfile_mie_0 and
	t_end(o) ##0 csrfile_mip() == mip_isa_Port_sig_0 and
	t_end(o) ##0 csrfile_mstatus() == updateMSTATUS(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0)))),csrfile_mie_0,mip_isa_Port_sig_0,getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0)))) and
	t_end(o) ##0 csrfile_mtvec() == csrfile_mtvec_0 and
	t_end(o) ##0 pcReg() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0)))),csrfile_mie_0,mip_isa_Port_sig_0,getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0))),csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 regfileWrite_dst() == getRdAddr(fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 regfileWrite_dstData() == getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 toMemoryData_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0)))),csrfile_mie_0,mip_isa_Port_sig_0,getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0))),csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryData_dataIn() == 0 and
	t_end(o) ##0 toMemoryData_mask() == mt_w and
	t_end(o) ##0 toMemoryData_req() == me_rd and
	t_end(o) ##0 toMemoryPort_sig_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0)))),csrfile_mie_0,mip_isa_Port_sig_0,getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0))),csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryPort_sig_dataIn() == 0 and
	t_end(o) ##0 toMemoryPort_sig_mask() == mt_w and
	t_end(o) ##0 toMemoryPort_sig_req() == me_rd and
	t_end(o) ##0 toRegsPort_sig_dst() == getRdAddr(fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 toRegsPort_sig_dstData() == getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0) and
	during (next(t,1), t_end(o), fromMemoryPort_notify() == 0) and
	during (next(t,1), t_end(o), isa_syscall_Port_notify() == 0) and
	during (next(t,1), t_end(o), syscall_isa_Port_notify() == 0) and
	during_o (t, 1, t_end(o) , -1, toMemoryPort_notify() == 0) and
	t_end(o) ##0 toMemoryPort_notify() == 1 and
	during_o (t, 1, t_end(o), -1, toRegsPort_notify() == 0) and
	t_end(o) ##0 toRegsPort_notify() == 1;
endproperty;
fetch_22_read_21_a: assert property (disable iff (reset) fetch_22_read_21_p(1));// ASSIGN t_end offset here

property fetch_22_read_22_p(o);
int unsigned pcReg_0;
int unsigned csrfile_mcause_0;
int unsigned csrfile_mepc_0;
int unsigned csrfile_mie_0;
int unsigned csrfile_mip_0;
int unsigned csrfile_mstatus_0;
int unsigned csrfile_mtvec_0;
int unsigned fromRegsPort_sig_reg_file_01_0;
int unsigned fromRegsPort_sig_reg_file_02_0;
int unsigned fromRegsPort_sig_reg_file_03_0;
int unsigned fromRegsPort_sig_reg_file_04_0;
int unsigned fromRegsPort_sig_reg_file_05_0;
int unsigned fromRegsPort_sig_reg_file_06_0;
int unsigned fromRegsPort_sig_reg_file_07_0;
int unsigned fromRegsPort_sig_reg_file_08_0;
int unsigned fromRegsPort_sig_reg_file_09_0;
int unsigned fromRegsPort_sig_reg_file_18_0;
int unsigned fromRegsPort_sig_reg_file_19_0;
int unsigned fromMemoryPort_sig_loadedData_0;
int unsigned fromRegsPort_sig_reg_file_10_0;
int unsigned fromRegsPort_sig_reg_file_11_0;
int unsigned fromRegsPort_sig_reg_file_12_0;
int unsigned fromRegsPort_sig_reg_file_13_0;
int unsigned fromRegsPort_sig_reg_file_14_0;
int unsigned fromRegsPort_sig_reg_file_15_0;
int unsigned fromRegsPort_sig_reg_file_16_0;
int unsigned fromRegsPort_sig_reg_file_17_0;
int unsigned fromRegsPort_sig_reg_file_20_0;
int unsigned fromRegsPort_sig_reg_file_21_0;
int unsigned fromRegsPort_sig_reg_file_22_0;
int unsigned fromRegsPort_sig_reg_file_23_0;
int unsigned fromRegsPort_sig_reg_file_24_0;
int unsigned fromRegsPort_sig_reg_file_25_0;
int unsigned fromRegsPort_sig_reg_file_26_0;
int unsigned fromRegsPort_sig_reg_file_27_0;
int unsigned fromRegsPort_sig_reg_file_28_0;
int unsigned fromRegsPort_sig_reg_file_29_0;
int unsigned fromRegsPort_sig_reg_file_30_0;
int unsigned fromRegsPort_sig_reg_file_31_0;
int unsigned mip_isa_Port_sig_0;
// hold
	t ##0 hold(pcReg_0, pcReg()) and
	t ##0 hold(csrfile_mcause_0, csrfile_mcause()) and
	t ##0 hold(csrfile_mepc_0, csrfile_mepc()) and
	t ##0 hold(csrfile_mie_0, csrfile_mie()) and
	t ##0 hold(csrfile_mip_0, csrfile_mip()) and
	t ##0 hold(csrfile_mstatus_0, csrfile_mstatus()) and
	t ##0 hold(csrfile_mtvec_0, csrfile_mtvec()) and
	t ##0 hold(fromRegsPort_sig_reg_file_01_0, fromRegsPort_sig_reg_file_01()) and
	t ##0 hold(fromRegsPort_sig_reg_file_02_0, fromRegsPort_sig_reg_file_02()) and
	t ##0 hold(fromRegsPort_sig_reg_file_03_0, fromRegsPort_sig_reg_file_03()) and
	t ##0 hold(fromRegsPort_sig_reg_file_04_0, fromRegsPort_sig_reg_file_04()) and
	t ##0 hold(fromRegsPort_sig_reg_file_05_0, fromRegsPort_sig_reg_file_05()) and
	t ##0 hold(fromRegsPort_sig_reg_file_06_0, fromRegsPort_sig_reg_file_06()) and
	t ##0 hold(fromRegsPort_sig_reg_file_07_0, fromRegsPort_sig_reg_file_07()) and
	t ##0 hold(fromRegsPort_sig_reg_file_08_0, fromRegsPort_sig_reg_file_08()) and
	t ##0 hold(fromRegsPort_sig_reg_file_09_0, fromRegsPort_sig_reg_file_09()) and
	t ##0 hold(fromRegsPort_sig_reg_file_18_0, fromRegsPort_sig_reg_file_18()) and
	t ##0 hold(fromRegsPort_sig_reg_file_19_0, fromRegsPort_sig_reg_file_19()) and
	t ##0 hold(fromMemoryPort_sig_loadedData_0, fromMemoryPort_sig_loadedData()) and
	t ##0 hold(fromRegsPort_sig_reg_file_10_0, fromRegsPort_sig_reg_file_10()) and
	t ##0 hold(fromRegsPort_sig_reg_file_11_0, fromRegsPort_sig_reg_file_11()) and
	t ##0 hold(fromRegsPort_sig_reg_file_12_0, fromRegsPort_sig_reg_file_12()) and
	t ##0 hold(fromRegsPort_sig_reg_file_13_0, fromRegsPort_sig_reg_file_13()) and
	t ##0 hold(fromRegsPort_sig_reg_file_14_0, fromRegsPort_sig_reg_file_14()) and
	t ##0 hold(fromRegsPort_sig_reg_file_15_0, fromRegsPort_sig_reg_file_15()) and
	t ##0 hold(fromRegsPort_sig_reg_file_16_0, fromRegsPort_sig_reg_file_16()) and
	t ##0 hold(fromRegsPort_sig_reg_file_17_0, fromRegsPort_sig_reg_file_17()) and
	t ##0 hold(fromRegsPort_sig_reg_file_20_0, fromRegsPort_sig_reg_file_20()) and
	t ##0 hold(fromRegsPort_sig_reg_file_21_0, fromRegsPort_sig_reg_file_21()) and
	t ##0 hold(fromRegsPort_sig_reg_file_22_0, fromRegsPort_sig_reg_file_22()) and
	t ##0 hold(fromRegsPort_sig_reg_file_23_0, fromRegsPort_sig_reg_file_23()) and
	t ##0 hold(fromRegsPort_sig_reg_file_24_0, fromRegsPort_sig_reg_file_24()) and
	t ##0 hold(fromRegsPort_sig_reg_file_25_0, fromRegsPort_sig_reg_file_25()) and
	t ##0 hold(fromRegsPort_sig_reg_file_26_0, fromRegsPort_sig_reg_file_26()) and
	t ##0 hold(fromRegsPort_sig_reg_file_27_0, fromRegsPort_sig_reg_file_27()) and
	t ##0 hold(fromRegsPort_sig_reg_file_28_0, fromRegsPort_sig_reg_file_28()) and
	t ##0 hold(fromRegsPort_sig_reg_file_29_0, fromRegsPort_sig_reg_file_29()) and
	t ##0 hold(fromRegsPort_sig_reg_file_30_0, fromRegsPort_sig_reg_file_30()) and
	t ##0 hold(fromRegsPort_sig_reg_file_31_0, fromRegsPort_sig_reg_file_31()) and
	t ##0 hold(mip_isa_Port_sig_0, mip_isa_Port_sig()) and
// Conceptual State
	t ##0 fetch_22() and
// trigger
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_r)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_b)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_s)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_u)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_i)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_l)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_m)) and
	t ##0 (getEncType(fromMemoryPort_sig_loadedData()) == enc_i_s) and
	t ##0 (((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrw) || (getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrs)) || (getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrc)) and
	t ##0 !((getImmediate(fromMemoryPort_sig_loadedData()) == 768)) and
	t ##0 (getImmediate(fromMemoryPort_sig_loadedData()) == 772) and
	t ##0 fromMemoryPort_sync()
implies
	t_end(o) ##0 fetch_21() and
	t_end(o) ##0 csrfile_mcause() == updateMCAUSE(csrfile_mcause_0,getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0))),mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mepc() == updateMEPC(updateMCAUSE(csrfile_mcause_0,getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0))),mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mepc_0,getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0))),mip_isa_Port_sig_0,csrfile_mstatus_0,(pcReg_0 + 4)) and
	t_end(o) ##0 csrfile_mie() == getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0))) and
	t_end(o) ##0 csrfile_mip() == mip_isa_Port_sig_0 and
	t_end(o) ##0 csrfile_mstatus() == updateMSTATUS(updateMCAUSE(csrfile_mcause_0,getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0))),mip_isa_Port_sig_0,csrfile_mstatus_0),getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0))),mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mtvec() == csrfile_mtvec_0 and
	t_end(o) ##0 pcReg() == updatePC(updateMCAUSE(csrfile_mcause_0,getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0))),mip_isa_Port_sig_0,csrfile_mstatus_0),getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0))),mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 regfileWrite_dst() == getRdAddr(fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 regfileWrite_dstData() == getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 toMemoryData_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0))),mip_isa_Port_sig_0,csrfile_mstatus_0),getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0))),mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryData_dataIn() == 0 and
	t_end(o) ##0 toMemoryData_mask() == mt_w and
	t_end(o) ##0 toMemoryData_req() == me_rd and
	t_end(o) ##0 toMemoryPort_sig_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0))),mip_isa_Port_sig_0,csrfile_mstatus_0),getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0))),mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryPort_sig_dataIn() == 0 and
	t_end(o) ##0 toMemoryPort_sig_mask() == mt_w and
	t_end(o) ##0 toMemoryPort_sig_req() == me_rd and
	t_end(o) ##0 toRegsPort_sig_dst() == getRdAddr(fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 toRegsPort_sig_dstData() == getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0) and
	during (next(t,1), t_end(o), fromMemoryPort_notify() == 0) and
	during (next(t,1), t_end(o), isa_syscall_Port_notify() == 0) and
	during (next(t,1), t_end(o), syscall_isa_Port_notify() == 0) and
	during_o (t, 1, t_end(o) , -1, toMemoryPort_notify() == 0) and
	t_end(o) ##0 toMemoryPort_notify() == 1 and
	during_o (t, 1, t_end(o), -1, toRegsPort_notify() == 0) and
	t_end(o) ##0 toRegsPort_notify() == 1;
endproperty;
fetch_22_read_22_a: assert property (disable iff (reset) fetch_22_read_22_p(1));// ASSIGN t_end offset here

property fetch_22_read_23_p(o);
int unsigned pcReg_0;
int unsigned csrfile_mcause_0;
int unsigned csrfile_mepc_0;
int unsigned csrfile_mie_0;
int unsigned csrfile_mip_0;
int unsigned csrfile_mstatus_0;
int unsigned csrfile_mtvec_0;
int unsigned fromRegsPort_sig_reg_file_01_0;
int unsigned fromRegsPort_sig_reg_file_02_0;
int unsigned fromRegsPort_sig_reg_file_03_0;
int unsigned fromRegsPort_sig_reg_file_04_0;
int unsigned fromRegsPort_sig_reg_file_05_0;
int unsigned fromRegsPort_sig_reg_file_06_0;
int unsigned fromRegsPort_sig_reg_file_07_0;
int unsigned fromRegsPort_sig_reg_file_08_0;
int unsigned fromRegsPort_sig_reg_file_09_0;
int unsigned fromRegsPort_sig_reg_file_18_0;
int unsigned fromRegsPort_sig_reg_file_19_0;
int unsigned fromMemoryPort_sig_loadedData_0;
int unsigned fromRegsPort_sig_reg_file_10_0;
int unsigned fromRegsPort_sig_reg_file_11_0;
int unsigned fromRegsPort_sig_reg_file_12_0;
int unsigned fromRegsPort_sig_reg_file_13_0;
int unsigned fromRegsPort_sig_reg_file_14_0;
int unsigned fromRegsPort_sig_reg_file_15_0;
int unsigned fromRegsPort_sig_reg_file_16_0;
int unsigned fromRegsPort_sig_reg_file_17_0;
int unsigned fromRegsPort_sig_reg_file_20_0;
int unsigned fromRegsPort_sig_reg_file_21_0;
int unsigned fromRegsPort_sig_reg_file_22_0;
int unsigned fromRegsPort_sig_reg_file_23_0;
int unsigned fromRegsPort_sig_reg_file_24_0;
int unsigned fromRegsPort_sig_reg_file_25_0;
int unsigned fromRegsPort_sig_reg_file_26_0;
int unsigned fromRegsPort_sig_reg_file_27_0;
int unsigned fromRegsPort_sig_reg_file_28_0;
int unsigned fromRegsPort_sig_reg_file_29_0;
int unsigned fromRegsPort_sig_reg_file_30_0;
int unsigned fromRegsPort_sig_reg_file_31_0;
int unsigned mip_isa_Port_sig_0;
// hold
	t ##0 hold(pcReg_0, pcReg()) and
	t ##0 hold(csrfile_mcause_0, csrfile_mcause()) and
	t ##0 hold(csrfile_mepc_0, csrfile_mepc()) and
	t ##0 hold(csrfile_mie_0, csrfile_mie()) and
	t ##0 hold(csrfile_mip_0, csrfile_mip()) and
	t ##0 hold(csrfile_mstatus_0, csrfile_mstatus()) and
	t ##0 hold(csrfile_mtvec_0, csrfile_mtvec()) and
	t ##0 hold(fromRegsPort_sig_reg_file_01_0, fromRegsPort_sig_reg_file_01()) and
	t ##0 hold(fromRegsPort_sig_reg_file_02_0, fromRegsPort_sig_reg_file_02()) and
	t ##0 hold(fromRegsPort_sig_reg_file_03_0, fromRegsPort_sig_reg_file_03()) and
	t ##0 hold(fromRegsPort_sig_reg_file_04_0, fromRegsPort_sig_reg_file_04()) and
	t ##0 hold(fromRegsPort_sig_reg_file_05_0, fromRegsPort_sig_reg_file_05()) and
	t ##0 hold(fromRegsPort_sig_reg_file_06_0, fromRegsPort_sig_reg_file_06()) and
	t ##0 hold(fromRegsPort_sig_reg_file_07_0, fromRegsPort_sig_reg_file_07()) and
	t ##0 hold(fromRegsPort_sig_reg_file_08_0, fromRegsPort_sig_reg_file_08()) and
	t ##0 hold(fromRegsPort_sig_reg_file_09_0, fromRegsPort_sig_reg_file_09()) and
	t ##0 hold(fromRegsPort_sig_reg_file_18_0, fromRegsPort_sig_reg_file_18()) and
	t ##0 hold(fromRegsPort_sig_reg_file_19_0, fromRegsPort_sig_reg_file_19()) and
	t ##0 hold(fromMemoryPort_sig_loadedData_0, fromMemoryPort_sig_loadedData()) and
	t ##0 hold(fromRegsPort_sig_reg_file_10_0, fromRegsPort_sig_reg_file_10()) and
	t ##0 hold(fromRegsPort_sig_reg_file_11_0, fromRegsPort_sig_reg_file_11()) and
	t ##0 hold(fromRegsPort_sig_reg_file_12_0, fromRegsPort_sig_reg_file_12()) and
	t ##0 hold(fromRegsPort_sig_reg_file_13_0, fromRegsPort_sig_reg_file_13()) and
	t ##0 hold(fromRegsPort_sig_reg_file_14_0, fromRegsPort_sig_reg_file_14()) and
	t ##0 hold(fromRegsPort_sig_reg_file_15_0, fromRegsPort_sig_reg_file_15()) and
	t ##0 hold(fromRegsPort_sig_reg_file_16_0, fromRegsPort_sig_reg_file_16()) and
	t ##0 hold(fromRegsPort_sig_reg_file_17_0, fromRegsPort_sig_reg_file_17()) and
	t ##0 hold(fromRegsPort_sig_reg_file_20_0, fromRegsPort_sig_reg_file_20()) and
	t ##0 hold(fromRegsPort_sig_reg_file_21_0, fromRegsPort_sig_reg_file_21()) and
	t ##0 hold(fromRegsPort_sig_reg_file_22_0, fromRegsPort_sig_reg_file_22()) and
	t ##0 hold(fromRegsPort_sig_reg_file_23_0, fromRegsPort_sig_reg_file_23()) and
	t ##0 hold(fromRegsPort_sig_reg_file_24_0, fromRegsPort_sig_reg_file_24()) and
	t ##0 hold(fromRegsPort_sig_reg_file_25_0, fromRegsPort_sig_reg_file_25()) and
	t ##0 hold(fromRegsPort_sig_reg_file_26_0, fromRegsPort_sig_reg_file_26()) and
	t ##0 hold(fromRegsPort_sig_reg_file_27_0, fromRegsPort_sig_reg_file_27()) and
	t ##0 hold(fromRegsPort_sig_reg_file_28_0, fromRegsPort_sig_reg_file_28()) and
	t ##0 hold(fromRegsPort_sig_reg_file_29_0, fromRegsPort_sig_reg_file_29()) and
	t ##0 hold(fromRegsPort_sig_reg_file_30_0, fromRegsPort_sig_reg_file_30()) and
	t ##0 hold(fromRegsPort_sig_reg_file_31_0, fromRegsPort_sig_reg_file_31()) and
	t ##0 hold(mip_isa_Port_sig_0, mip_isa_Port_sig()) and
// Conceptual State
	t ##0 fetch_22() and
// trigger
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_r)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_b)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_s)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_u)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_i)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_l)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_m)) and
	t ##0 (getEncType(fromMemoryPort_sig_loadedData()) == enc_i_s) and
	t ##0 (((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrw) || (getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrs)) || (getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrc)) and
	t ##0 !((getImmediate(fromMemoryPort_sig_loadedData()) == 768)) and
	t ##0 !((getImmediate(fromMemoryPort_sig_loadedData()) == 772)) and
	t ##0 (getImmediate(fromMemoryPort_sig_loadedData()) == 773) and
	t ##0 fromMemoryPort_sync()
implies
	t_end(o) ##0 fetch_21() and
	t_end(o) ##0 csrfile_mcause() == updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mepc() == updateMEPC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mepc_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,(pcReg_0 + 4)) and
	t_end(o) ##0 csrfile_mie() == csrfile_mie_0 and
	t_end(o) ##0 csrfile_mip() == mip_isa_Port_sig_0 and
	t_end(o) ##0 csrfile_mstatus() == updateMSTATUS(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mtvec() == getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0))) and
	t_end(o) ##0 pcReg() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0))),(pcReg_0 + 4)) and
	t_end(o) ##0 regfileWrite_dst() == getRdAddr(fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 regfileWrite_dstData() == getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 toMemoryData_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0))),(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryData_dataIn() == 0 and
	t_end(o) ##0 toMemoryData_mask() == mt_w and
	t_end(o) ##0 toMemoryData_req() == me_rd and
	t_end(o) ##0 toMemoryPort_sig_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0))),(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryPort_sig_dataIn() == 0 and
	t_end(o) ##0 toMemoryPort_sig_mask() == mt_w and
	t_end(o) ##0 toMemoryPort_sig_req() == me_rd and
	t_end(o) ##0 toRegsPort_sig_dst() == getRdAddr(fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 toRegsPort_sig_dstData() == getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0) and
	during (next(t,1), t_end(o), fromMemoryPort_notify() == 0) and
	during (next(t,1), t_end(o), isa_syscall_Port_notify() == 0) and
	during (next(t,1), t_end(o), syscall_isa_Port_notify() == 0) and
	during_o (t, 1, t_end(o) , -1, toMemoryPort_notify() == 0) and
	t_end(o) ##0 toMemoryPort_notify() == 1 and
	during_o (t, 1, t_end(o), -1, toRegsPort_notify() == 0) and
	t_end(o) ##0 toRegsPort_notify() == 1;
endproperty;
fetch_22_read_23_a: assert property (disable iff (reset) fetch_22_read_23_p(1));// ASSIGN t_end offset here

property fetch_22_read_24_p(o);
int unsigned pcReg_0;
int unsigned csrfile_mcause_0;
int unsigned csrfile_mepc_0;
int unsigned csrfile_mie_0;
int unsigned csrfile_mip_0;
int unsigned csrfile_mstatus_0;
int unsigned csrfile_mtvec_0;
int unsigned fromRegsPort_sig_reg_file_01_0;
int unsigned fromRegsPort_sig_reg_file_02_0;
int unsigned fromRegsPort_sig_reg_file_03_0;
int unsigned fromRegsPort_sig_reg_file_04_0;
int unsigned fromRegsPort_sig_reg_file_05_0;
int unsigned fromRegsPort_sig_reg_file_06_0;
int unsigned fromRegsPort_sig_reg_file_07_0;
int unsigned fromRegsPort_sig_reg_file_08_0;
int unsigned fromRegsPort_sig_reg_file_09_0;
int unsigned fromRegsPort_sig_reg_file_18_0;
int unsigned fromRegsPort_sig_reg_file_19_0;
int unsigned fromMemoryPort_sig_loadedData_0;
int unsigned fromRegsPort_sig_reg_file_10_0;
int unsigned fromRegsPort_sig_reg_file_11_0;
int unsigned fromRegsPort_sig_reg_file_12_0;
int unsigned fromRegsPort_sig_reg_file_13_0;
int unsigned fromRegsPort_sig_reg_file_14_0;
int unsigned fromRegsPort_sig_reg_file_15_0;
int unsigned fromRegsPort_sig_reg_file_16_0;
int unsigned fromRegsPort_sig_reg_file_17_0;
int unsigned fromRegsPort_sig_reg_file_20_0;
int unsigned fromRegsPort_sig_reg_file_21_0;
int unsigned fromRegsPort_sig_reg_file_22_0;
int unsigned fromRegsPort_sig_reg_file_23_0;
int unsigned fromRegsPort_sig_reg_file_24_0;
int unsigned fromRegsPort_sig_reg_file_25_0;
int unsigned fromRegsPort_sig_reg_file_26_0;
int unsigned fromRegsPort_sig_reg_file_27_0;
int unsigned fromRegsPort_sig_reg_file_28_0;
int unsigned fromRegsPort_sig_reg_file_29_0;
int unsigned fromRegsPort_sig_reg_file_30_0;
int unsigned fromRegsPort_sig_reg_file_31_0;
int unsigned mip_isa_Port_sig_0;
// hold
	t ##0 hold(pcReg_0, pcReg()) and
	t ##0 hold(csrfile_mcause_0, csrfile_mcause()) and
	t ##0 hold(csrfile_mepc_0, csrfile_mepc()) and
	t ##0 hold(csrfile_mie_0, csrfile_mie()) and
	t ##0 hold(csrfile_mip_0, csrfile_mip()) and
	t ##0 hold(csrfile_mstatus_0, csrfile_mstatus()) and
	t ##0 hold(csrfile_mtvec_0, csrfile_mtvec()) and
	t ##0 hold(fromRegsPort_sig_reg_file_01_0, fromRegsPort_sig_reg_file_01()) and
	t ##0 hold(fromRegsPort_sig_reg_file_02_0, fromRegsPort_sig_reg_file_02()) and
	t ##0 hold(fromRegsPort_sig_reg_file_03_0, fromRegsPort_sig_reg_file_03()) and
	t ##0 hold(fromRegsPort_sig_reg_file_04_0, fromRegsPort_sig_reg_file_04()) and
	t ##0 hold(fromRegsPort_sig_reg_file_05_0, fromRegsPort_sig_reg_file_05()) and
	t ##0 hold(fromRegsPort_sig_reg_file_06_0, fromRegsPort_sig_reg_file_06()) and
	t ##0 hold(fromRegsPort_sig_reg_file_07_0, fromRegsPort_sig_reg_file_07()) and
	t ##0 hold(fromRegsPort_sig_reg_file_08_0, fromRegsPort_sig_reg_file_08()) and
	t ##0 hold(fromRegsPort_sig_reg_file_09_0, fromRegsPort_sig_reg_file_09()) and
	t ##0 hold(fromRegsPort_sig_reg_file_18_0, fromRegsPort_sig_reg_file_18()) and
	t ##0 hold(fromRegsPort_sig_reg_file_19_0, fromRegsPort_sig_reg_file_19()) and
	t ##0 hold(fromMemoryPort_sig_loadedData_0, fromMemoryPort_sig_loadedData()) and
	t ##0 hold(fromRegsPort_sig_reg_file_10_0, fromRegsPort_sig_reg_file_10()) and
	t ##0 hold(fromRegsPort_sig_reg_file_11_0, fromRegsPort_sig_reg_file_11()) and
	t ##0 hold(fromRegsPort_sig_reg_file_12_0, fromRegsPort_sig_reg_file_12()) and
	t ##0 hold(fromRegsPort_sig_reg_file_13_0, fromRegsPort_sig_reg_file_13()) and
	t ##0 hold(fromRegsPort_sig_reg_file_14_0, fromRegsPort_sig_reg_file_14()) and
	t ##0 hold(fromRegsPort_sig_reg_file_15_0, fromRegsPort_sig_reg_file_15()) and
	t ##0 hold(fromRegsPort_sig_reg_file_16_0, fromRegsPort_sig_reg_file_16()) and
	t ##0 hold(fromRegsPort_sig_reg_file_17_0, fromRegsPort_sig_reg_file_17()) and
	t ##0 hold(fromRegsPort_sig_reg_file_20_0, fromRegsPort_sig_reg_file_20()) and
	t ##0 hold(fromRegsPort_sig_reg_file_21_0, fromRegsPort_sig_reg_file_21()) and
	t ##0 hold(fromRegsPort_sig_reg_file_22_0, fromRegsPort_sig_reg_file_22()) and
	t ##0 hold(fromRegsPort_sig_reg_file_23_0, fromRegsPort_sig_reg_file_23()) and
	t ##0 hold(fromRegsPort_sig_reg_file_24_0, fromRegsPort_sig_reg_file_24()) and
	t ##0 hold(fromRegsPort_sig_reg_file_25_0, fromRegsPort_sig_reg_file_25()) and
	t ##0 hold(fromRegsPort_sig_reg_file_26_0, fromRegsPort_sig_reg_file_26()) and
	t ##0 hold(fromRegsPort_sig_reg_file_27_0, fromRegsPort_sig_reg_file_27()) and
	t ##0 hold(fromRegsPort_sig_reg_file_28_0, fromRegsPort_sig_reg_file_28()) and
	t ##0 hold(fromRegsPort_sig_reg_file_29_0, fromRegsPort_sig_reg_file_29()) and
	t ##0 hold(fromRegsPort_sig_reg_file_30_0, fromRegsPort_sig_reg_file_30()) and
	t ##0 hold(fromRegsPort_sig_reg_file_31_0, fromRegsPort_sig_reg_file_31()) and
	t ##0 hold(mip_isa_Port_sig_0, mip_isa_Port_sig()) and
// Conceptual State
	t ##0 fetch_22() and
// trigger
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_r)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_b)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_s)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_u)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_i)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_l)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_m)) and
	t ##0 (getEncType(fromMemoryPort_sig_loadedData()) == enc_i_s) and
	t ##0 (((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrw) || (getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrs)) || (getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrc)) and
	t ##0 !((getImmediate(fromMemoryPort_sig_loadedData()) == 768)) and
	t ##0 !((getImmediate(fromMemoryPort_sig_loadedData()) == 772)) and
	t ##0 !((getImmediate(fromMemoryPort_sig_loadedData()) == 773)) and
	t ##0 (getImmediate(fromMemoryPort_sig_loadedData()) == 833) and
	t ##0 fromMemoryPort_sync()
implies
	t_end(o) ##0 fetch_21() and
	t_end(o) ##0 csrfile_mcause() == updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mepc() == updateMEPC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0))),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,(pcReg_0 + 4)) and
	t_end(o) ##0 csrfile_mie() == csrfile_mie_0 and
	t_end(o) ##0 csrfile_mip() == mip_isa_Port_sig_0 and
	t_end(o) ##0 csrfile_mstatus() == updateMSTATUS(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mtvec() == csrfile_mtvec_0 and
	t_end(o) ##0 pcReg() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 regfileWrite_dst() == getRdAddr(fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 regfileWrite_dstData() == getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 toMemoryData_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryData_dataIn() == 0 and
	t_end(o) ##0 toMemoryData_mask() == mt_w and
	t_end(o) ##0 toMemoryData_req() == me_rd and
	t_end(o) ##0 toMemoryPort_sig_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryPort_sig_dataIn() == 0 and
	t_end(o) ##0 toMemoryPort_sig_mask() == mt_w and
	t_end(o) ##0 toMemoryPort_sig_req() == me_rd and
	t_end(o) ##0 toRegsPort_sig_dst() == getRdAddr(fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 toRegsPort_sig_dstData() == getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0) and
	during (next(t,1), t_end(o), fromMemoryPort_notify() == 0) and
	during (next(t,1), t_end(o), isa_syscall_Port_notify() == 0) and
	during (next(t,1), t_end(o), syscall_isa_Port_notify() == 0) and
	during_o (t, 1, t_end(o) , -1, toMemoryPort_notify() == 0) and
	t_end(o) ##0 toMemoryPort_notify() == 1 and
	during_o (t, 1, t_end(o), -1, toRegsPort_notify() == 0) and
	t_end(o) ##0 toRegsPort_notify() == 1;
endproperty;
fetch_22_read_24_a: assert property (disable iff (reset) fetch_22_read_24_p(1));// ASSIGN t_end offset here

property fetch_22_read_25_p(o);
int unsigned pcReg_0;
int unsigned csrfile_mcause_0;
int unsigned csrfile_mepc_0;
int unsigned csrfile_mie_0;
int unsigned csrfile_mip_0;
int unsigned csrfile_mstatus_0;
int unsigned csrfile_mtvec_0;
int unsigned fromRegsPort_sig_reg_file_01_0;
int unsigned fromRegsPort_sig_reg_file_02_0;
int unsigned fromRegsPort_sig_reg_file_03_0;
int unsigned fromRegsPort_sig_reg_file_04_0;
int unsigned fromRegsPort_sig_reg_file_05_0;
int unsigned fromRegsPort_sig_reg_file_06_0;
int unsigned fromRegsPort_sig_reg_file_07_0;
int unsigned fromRegsPort_sig_reg_file_08_0;
int unsigned fromRegsPort_sig_reg_file_09_0;
int unsigned fromRegsPort_sig_reg_file_18_0;
int unsigned fromRegsPort_sig_reg_file_19_0;
int unsigned fromMemoryPort_sig_loadedData_0;
int unsigned fromRegsPort_sig_reg_file_10_0;
int unsigned fromRegsPort_sig_reg_file_11_0;
int unsigned fromRegsPort_sig_reg_file_12_0;
int unsigned fromRegsPort_sig_reg_file_13_0;
int unsigned fromRegsPort_sig_reg_file_14_0;
int unsigned fromRegsPort_sig_reg_file_15_0;
int unsigned fromRegsPort_sig_reg_file_16_0;
int unsigned fromRegsPort_sig_reg_file_17_0;
int unsigned fromRegsPort_sig_reg_file_20_0;
int unsigned fromRegsPort_sig_reg_file_21_0;
int unsigned fromRegsPort_sig_reg_file_22_0;
int unsigned fromRegsPort_sig_reg_file_23_0;
int unsigned fromRegsPort_sig_reg_file_24_0;
int unsigned fromRegsPort_sig_reg_file_25_0;
int unsigned fromRegsPort_sig_reg_file_26_0;
int unsigned fromRegsPort_sig_reg_file_27_0;
int unsigned fromRegsPort_sig_reg_file_28_0;
int unsigned fromRegsPort_sig_reg_file_29_0;
int unsigned fromRegsPort_sig_reg_file_30_0;
int unsigned fromRegsPort_sig_reg_file_31_0;
int unsigned mip_isa_Port_sig_0;
// hold
	t ##0 hold(pcReg_0, pcReg()) and
	t ##0 hold(csrfile_mcause_0, csrfile_mcause()) and
	t ##0 hold(csrfile_mepc_0, csrfile_mepc()) and
	t ##0 hold(csrfile_mie_0, csrfile_mie()) and
	t ##0 hold(csrfile_mip_0, csrfile_mip()) and
	t ##0 hold(csrfile_mstatus_0, csrfile_mstatus()) and
	t ##0 hold(csrfile_mtvec_0, csrfile_mtvec()) and
	t ##0 hold(fromRegsPort_sig_reg_file_01_0, fromRegsPort_sig_reg_file_01()) and
	t ##0 hold(fromRegsPort_sig_reg_file_02_0, fromRegsPort_sig_reg_file_02()) and
	t ##0 hold(fromRegsPort_sig_reg_file_03_0, fromRegsPort_sig_reg_file_03()) and
	t ##0 hold(fromRegsPort_sig_reg_file_04_0, fromRegsPort_sig_reg_file_04()) and
	t ##0 hold(fromRegsPort_sig_reg_file_05_0, fromRegsPort_sig_reg_file_05()) and
	t ##0 hold(fromRegsPort_sig_reg_file_06_0, fromRegsPort_sig_reg_file_06()) and
	t ##0 hold(fromRegsPort_sig_reg_file_07_0, fromRegsPort_sig_reg_file_07()) and
	t ##0 hold(fromRegsPort_sig_reg_file_08_0, fromRegsPort_sig_reg_file_08()) and
	t ##0 hold(fromRegsPort_sig_reg_file_09_0, fromRegsPort_sig_reg_file_09()) and
	t ##0 hold(fromRegsPort_sig_reg_file_18_0, fromRegsPort_sig_reg_file_18()) and
	t ##0 hold(fromRegsPort_sig_reg_file_19_0, fromRegsPort_sig_reg_file_19()) and
	t ##0 hold(fromMemoryPort_sig_loadedData_0, fromMemoryPort_sig_loadedData()) and
	t ##0 hold(fromRegsPort_sig_reg_file_10_0, fromRegsPort_sig_reg_file_10()) and
	t ##0 hold(fromRegsPort_sig_reg_file_11_0, fromRegsPort_sig_reg_file_11()) and
	t ##0 hold(fromRegsPort_sig_reg_file_12_0, fromRegsPort_sig_reg_file_12()) and
	t ##0 hold(fromRegsPort_sig_reg_file_13_0, fromRegsPort_sig_reg_file_13()) and
	t ##0 hold(fromRegsPort_sig_reg_file_14_0, fromRegsPort_sig_reg_file_14()) and
	t ##0 hold(fromRegsPort_sig_reg_file_15_0, fromRegsPort_sig_reg_file_15()) and
	t ##0 hold(fromRegsPort_sig_reg_file_16_0, fromRegsPort_sig_reg_file_16()) and
	t ##0 hold(fromRegsPort_sig_reg_file_17_0, fromRegsPort_sig_reg_file_17()) and
	t ##0 hold(fromRegsPort_sig_reg_file_20_0, fromRegsPort_sig_reg_file_20()) and
	t ##0 hold(fromRegsPort_sig_reg_file_21_0, fromRegsPort_sig_reg_file_21()) and
	t ##0 hold(fromRegsPort_sig_reg_file_22_0, fromRegsPort_sig_reg_file_22()) and
	t ##0 hold(fromRegsPort_sig_reg_file_23_0, fromRegsPort_sig_reg_file_23()) and
	t ##0 hold(fromRegsPort_sig_reg_file_24_0, fromRegsPort_sig_reg_file_24()) and
	t ##0 hold(fromRegsPort_sig_reg_file_25_0, fromRegsPort_sig_reg_file_25()) and
	t ##0 hold(fromRegsPort_sig_reg_file_26_0, fromRegsPort_sig_reg_file_26()) and
	t ##0 hold(fromRegsPort_sig_reg_file_27_0, fromRegsPort_sig_reg_file_27()) and
	t ##0 hold(fromRegsPort_sig_reg_file_28_0, fromRegsPort_sig_reg_file_28()) and
	t ##0 hold(fromRegsPort_sig_reg_file_29_0, fromRegsPort_sig_reg_file_29()) and
	t ##0 hold(fromRegsPort_sig_reg_file_30_0, fromRegsPort_sig_reg_file_30()) and
	t ##0 hold(fromRegsPort_sig_reg_file_31_0, fromRegsPort_sig_reg_file_31()) and
	t ##0 hold(mip_isa_Port_sig_0, mip_isa_Port_sig()) and
// Conceptual State
	t ##0 fetch_22() and
// trigger
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_r)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_b)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_s)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_u)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_i)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_l)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_m)) and
	t ##0 (getEncType(fromMemoryPort_sig_loadedData()) == enc_i_s) and
	t ##0 (((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrw) || (getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrs)) || (getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrc)) and
	t ##0 !((getImmediate(fromMemoryPort_sig_loadedData()) == 768)) and
	t ##0 !((getImmediate(fromMemoryPort_sig_loadedData()) == 772)) and
	t ##0 !((getImmediate(fromMemoryPort_sig_loadedData()) == 773)) and
	t ##0 !((getImmediate(fromMemoryPort_sig_loadedData()) == 833)) and
	t ##0 (getImmediate(fromMemoryPort_sig_loadedData()) == 834) and
	t ##0 fromMemoryPort_sync()
implies
	t_end(o) ##0 fetch_21() and
	t_end(o) ##0 csrfile_mcause() == updateMCAUSE(getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0))),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mepc() == updateMEPC(updateMCAUSE(getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0))),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mepc_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,(pcReg_0 + 4)) and
	t_end(o) ##0 csrfile_mie() == csrfile_mie_0 and
	t_end(o) ##0 csrfile_mip() == mip_isa_Port_sig_0 and
	t_end(o) ##0 csrfile_mstatus() == updateMSTATUS(updateMCAUSE(getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0))),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mtvec() == csrfile_mtvec_0 and
	t_end(o) ##0 pcReg() == updatePC(updateMCAUSE(getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0))),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 regfileWrite_dst() == getRdAddr(fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 regfileWrite_dstData() == getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 toMemoryData_addrIn() == updatePC(updateMCAUSE(getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0))),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryData_dataIn() == 0 and
	t_end(o) ##0 toMemoryData_mask() == mt_w and
	t_end(o) ##0 toMemoryData_req() == me_rd and
	t_end(o) ##0 toMemoryPort_sig_addrIn() == updatePC(updateMCAUSE(getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),readRegfile(fromRegsPort_sig_reg_file_01_0,fromRegsPort_sig_reg_file_02_0,fromRegsPort_sig_reg_file_03_0,fromRegsPort_sig_reg_file_04_0,fromRegsPort_sig_reg_file_05_0,fromRegsPort_sig_reg_file_06_0,fromRegsPort_sig_reg_file_07_0,fromRegsPort_sig_reg_file_08_0,fromRegsPort_sig_reg_file_09_0,fromRegsPort_sig_reg_file_10_0,fromRegsPort_sig_reg_file_11_0,fromRegsPort_sig_reg_file_12_0,fromRegsPort_sig_reg_file_13_0,fromRegsPort_sig_reg_file_14_0,fromRegsPort_sig_reg_file_15_0,fromRegsPort_sig_reg_file_16_0,fromRegsPort_sig_reg_file_17_0,fromRegsPort_sig_reg_file_18_0,fromRegsPort_sig_reg_file_19_0,fromRegsPort_sig_reg_file_20_0,fromRegsPort_sig_reg_file_21_0,fromRegsPort_sig_reg_file_22_0,fromRegsPort_sig_reg_file_23_0,fromRegsPort_sig_reg_file_24_0,fromRegsPort_sig_reg_file_25_0,fromRegsPort_sig_reg_file_26_0,fromRegsPort_sig_reg_file_27_0,fromRegsPort_sig_reg_file_28_0,fromRegsPort_sig_reg_file_29_0,fromRegsPort_sig_reg_file_30_0,fromRegsPort_sig_reg_file_31_0,getRs1Addr(fromMemoryPort_sig_loadedData_0))),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryPort_sig_dataIn() == 0 and
	t_end(o) ##0 toMemoryPort_sig_mask() == mt_w and
	t_end(o) ##0 toMemoryPort_sig_req() == me_rd and
	t_end(o) ##0 toRegsPort_sig_dst() == getRdAddr(fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 toRegsPort_sig_dstData() == getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0) and
	during (next(t,1), t_end(o), fromMemoryPort_notify() == 0) and
	during (next(t,1), t_end(o), isa_syscall_Port_notify() == 0) and
	during (next(t,1), t_end(o), syscall_isa_Port_notify() == 0) and
	during_o (t, 1, t_end(o) , -1, toMemoryPort_notify() == 0) and
	t_end(o) ##0 toMemoryPort_notify() == 1 and
	during_o (t, 1, t_end(o), -1, toRegsPort_notify() == 0) and
	t_end(o) ##0 toRegsPort_notify() == 1;
endproperty;
fetch_22_read_25_a: assert property (disable iff (reset) fetch_22_read_25_p(1));// ASSIGN t_end offset here

property fetch_22_read_26_p(o);
int unsigned pcReg_0;
int unsigned csrfile_mcause_0;
int unsigned csrfile_mepc_0;
int unsigned csrfile_mie_0;
int unsigned csrfile_mip_0;
int unsigned csrfile_mstatus_0;
int unsigned csrfile_mtvec_0;
int unsigned fromMemoryPort_sig_loadedData_0;
int unsigned mip_isa_Port_sig_0;
// hold
	t ##0 hold(pcReg_0, pcReg()) and
	t ##0 hold(csrfile_mcause_0, csrfile_mcause()) and
	t ##0 hold(csrfile_mepc_0, csrfile_mepc()) and
	t ##0 hold(csrfile_mie_0, csrfile_mie()) and
	t ##0 hold(csrfile_mip_0, csrfile_mip()) and
	t ##0 hold(csrfile_mstatus_0, csrfile_mstatus()) and
	t ##0 hold(csrfile_mtvec_0, csrfile_mtvec()) and
	t ##0 hold(fromMemoryPort_sig_loadedData_0, fromMemoryPort_sig_loadedData()) and
	t ##0 hold(mip_isa_Port_sig_0, mip_isa_Port_sig()) and
// Conceptual State
	t ##0 fetch_22() and
// trigger
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_r)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_b)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_s)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_u)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_i)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_l)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_m)) and
	t ##0 (getEncType(fromMemoryPort_sig_loadedData()) == enc_i_s) and
	t ##0 (((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrw) || (getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrs)) || (getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrc)) and
	t ##0 !((getImmediate(fromMemoryPort_sig_loadedData()) == 768)) and
	t ##0 !((getImmediate(fromMemoryPort_sig_loadedData()) == 772)) and
	t ##0 !((getImmediate(fromMemoryPort_sig_loadedData()) == 773)) and
	t ##0 !((getImmediate(fromMemoryPort_sig_loadedData()) == 833)) and
	t ##0 !((getImmediate(fromMemoryPort_sig_loadedData()) == 834)) and
	t ##0 !((getImmediate(fromMemoryPort_sig_loadedData()) == 836)) and
	t ##0 fromMemoryPort_sync()
implies
	t_end(o) ##0 fetch_21() and
	t_end(o) ##0 csrfile_mcause() == updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mepc() == updateMEPC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mepc_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,(pcReg_0 + 4)) and
	t_end(o) ##0 csrfile_mie() == csrfile_mie_0 and
	t_end(o) ##0 csrfile_mip() == mip_isa_Port_sig_0 and
	t_end(o) ##0 csrfile_mstatus() == updateMSTATUS(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mtvec() == csrfile_mtvec_0 and
	t_end(o) ##0 pcReg() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 regfileWrite_dst() == getRdAddr(fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 regfileWrite_dstData() == getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 toMemoryData_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryData_dataIn() == 0 and
	t_end(o) ##0 toMemoryData_mask() == mt_w and
	t_end(o) ##0 toMemoryData_req() == me_rd and
	t_end(o) ##0 toMemoryPort_sig_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryPort_sig_dataIn() == 0 and
	t_end(o) ##0 toMemoryPort_sig_mask() == mt_w and
	t_end(o) ##0 toMemoryPort_sig_req() == me_rd and
	t_end(o) ##0 toRegsPort_sig_dst() == getRdAddr(fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 toRegsPort_sig_dstData() == getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0) and
	during (next(t,1), t_end(o), fromMemoryPort_notify() == 0) and
	during (next(t,1), t_end(o), isa_syscall_Port_notify() == 0) and
	during (next(t,1), t_end(o), syscall_isa_Port_notify() == 0) and
	during_o (t, 1, t_end(o) , -1, toMemoryPort_notify() == 0) and
	t_end(o) ##0 toMemoryPort_notify() == 1 and
	during_o (t, 1, t_end(o), -1, toRegsPort_notify() == 0) and
	t_end(o) ##0 toRegsPort_notify() == 1;
endproperty;
fetch_22_read_26_a: assert property (disable iff (reset) fetch_22_read_26_p(1));// ASSIGN t_end offset here

property fetch_22_read_27_p(o);
int unsigned pcReg_0;
int unsigned csrfile_mcause_0;
int unsigned csrfile_mepc_0;
int unsigned csrfile_mie_0;
int unsigned csrfile_mip_0;
int unsigned csrfile_mstatus_0;
int unsigned csrfile_mtvec_0;
int unsigned fromMemoryPort_sig_loadedData_0;
int unsigned mip_isa_Port_sig_0;
// hold
	t ##0 hold(pcReg_0, pcReg()) and
	t ##0 hold(csrfile_mcause_0, csrfile_mcause()) and
	t ##0 hold(csrfile_mepc_0, csrfile_mepc()) and
	t ##0 hold(csrfile_mie_0, csrfile_mie()) and
	t ##0 hold(csrfile_mip_0, csrfile_mip()) and
	t ##0 hold(csrfile_mstatus_0, csrfile_mstatus()) and
	t ##0 hold(csrfile_mtvec_0, csrfile_mtvec()) and
	t ##0 hold(fromMemoryPort_sig_loadedData_0, fromMemoryPort_sig_loadedData()) and
	t ##0 hold(mip_isa_Port_sig_0, mip_isa_Port_sig()) and
// Conceptual State
	t ##0 fetch_22() and
// trigger
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_r)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_b)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_s)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_u)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_i)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_l)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_m)) and
	t ##0 (getEncType(fromMemoryPort_sig_loadedData()) == enc_i_s) and
	t ##0 (((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrw) || (getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrs)) || (getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrc)) and
	t ##0 !((getImmediate(fromMemoryPort_sig_loadedData()) == 768)) and
	t ##0 !((getImmediate(fromMemoryPort_sig_loadedData()) == 772)) and
	t ##0 !((getImmediate(fromMemoryPort_sig_loadedData()) == 773)) and
	t ##0 !((getImmediate(fromMemoryPort_sig_loadedData()) == 833)) and
	t ##0 !((getImmediate(fromMemoryPort_sig_loadedData()) == 834)) and
	t ##0 (getImmediate(fromMemoryPort_sig_loadedData()) == 836) and
	t ##0 fromMemoryPort_sync()
implies
	t_end(o) ##0 fetch_21() and
	t_end(o) ##0 csrfile_mcause() == updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mepc() == updateMEPC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mepc_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,(pcReg_0 + 4)) and
	t_end(o) ##0 csrfile_mie() == csrfile_mie_0 and
	t_end(o) ##0 csrfile_mip() == mip_isa_Port_sig_0 and
	t_end(o) ##0 csrfile_mstatus() == updateMSTATUS(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mtvec() == csrfile_mtvec_0 and
	t_end(o) ##0 pcReg() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 regfileWrite_dst() == getRdAddr(fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 regfileWrite_dstData() == getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 toMemoryData_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryData_dataIn() == 0 and
	t_end(o) ##0 toMemoryData_mask() == mt_w and
	t_end(o) ##0 toMemoryData_req() == me_rd and
	t_end(o) ##0 toMemoryPort_sig_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryPort_sig_dataIn() == 0 and
	t_end(o) ##0 toMemoryPort_sig_mask() == mt_w and
	t_end(o) ##0 toMemoryPort_sig_req() == me_rd and
	t_end(o) ##0 toRegsPort_sig_dst() == getRdAddr(fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 toRegsPort_sig_dstData() == getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0) and
	during (next(t,1), t_end(o), fromMemoryPort_notify() == 0) and
	during (next(t,1), t_end(o), isa_syscall_Port_notify() == 0) and
	during (next(t,1), t_end(o), syscall_isa_Port_notify() == 0) and
	during_o (t, 1, t_end(o) , -1, toMemoryPort_notify() == 0) and
	t_end(o) ##0 toMemoryPort_notify() == 1 and
	during_o (t, 1, t_end(o), -1, toRegsPort_notify() == 0) and
	t_end(o) ##0 toRegsPort_notify() == 1;
endproperty;
fetch_22_read_27_a: assert property (disable iff (reset) fetch_22_read_27_p(1));// ASSIGN t_end offset here

property fetch_22_read_28_p(o);
int unsigned pcReg_0;
int unsigned csrfile_mcause_0;
int unsigned csrfile_mepc_0;
int unsigned csrfile_mie_0;
int unsigned csrfile_mip_0;
int unsigned csrfile_mstatus_0;
int unsigned csrfile_mtvec_0;
int unsigned fromMemoryPort_sig_loadedData_0;
int unsigned mip_isa_Port_sig_0;
// hold
	t ##0 hold(pcReg_0, pcReg()) and
	t ##0 hold(csrfile_mcause_0, csrfile_mcause()) and
	t ##0 hold(csrfile_mepc_0, csrfile_mepc()) and
	t ##0 hold(csrfile_mie_0, csrfile_mie()) and
	t ##0 hold(csrfile_mip_0, csrfile_mip()) and
	t ##0 hold(csrfile_mstatus_0, csrfile_mstatus()) and
	t ##0 hold(csrfile_mtvec_0, csrfile_mtvec()) and
	t ##0 hold(fromMemoryPort_sig_loadedData_0, fromMemoryPort_sig_loadedData()) and
	t ##0 hold(mip_isa_Port_sig_0, mip_isa_Port_sig()) and
// Conceptual State
	t ##0 fetch_22() and
// trigger
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_r)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_b)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_s)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_u)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_i)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_l)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_m)) and
	t ##0 (getEncType(fromMemoryPort_sig_loadedData()) == enc_i_s) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrw)) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrs)) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrc)) and
	t ##0 (((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrwi) || (getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrsi)) || (getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrci)) and
	t ##0 (getImmediate(fromMemoryPort_sig_loadedData()) == 768) and
	t ##0 fromMemoryPort_sync()
implies
	t_end(o) ##0 fetch_21() and
	t_end(o) ##0 csrfile_mcause() == updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),getRs1Addr(fromMemoryPort_sig_loadedData_0))) and
	t_end(o) ##0 csrfile_mepc() == updateMEPC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),getRs1Addr(fromMemoryPort_sig_loadedData_0))),csrfile_mepc_0,csrfile_mie_0,mip_isa_Port_sig_0,getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),getRs1Addr(fromMemoryPort_sig_loadedData_0)),(pcReg_0 + 4)) and
	t_end(o) ##0 csrfile_mie() == csrfile_mie_0 and
	t_end(o) ##0 csrfile_mip() == mip_isa_Port_sig_0 and
	t_end(o) ##0 csrfile_mstatus() == updateMSTATUS(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),getRs1Addr(fromMemoryPort_sig_loadedData_0))),csrfile_mie_0,mip_isa_Port_sig_0,getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),getRs1Addr(fromMemoryPort_sig_loadedData_0))) and
	t_end(o) ##0 csrfile_mtvec() == csrfile_mtvec_0 and
	t_end(o) ##0 pcReg() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),getRs1Addr(fromMemoryPort_sig_loadedData_0))),csrfile_mie_0,mip_isa_Port_sig_0,getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),getRs1Addr(fromMemoryPort_sig_loadedData_0)),csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 regfileWrite_dst() == getRdAddr(fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 regfileWrite_dstData() == getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 toMemoryData_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),getRs1Addr(fromMemoryPort_sig_loadedData_0))),csrfile_mie_0,mip_isa_Port_sig_0,getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),getRs1Addr(fromMemoryPort_sig_loadedData_0)),csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryData_dataIn() == 0 and
	t_end(o) ##0 toMemoryData_mask() == mt_w and
	t_end(o) ##0 toMemoryData_req() == me_rd and
	t_end(o) ##0 toMemoryPort_sig_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),getRs1Addr(fromMemoryPort_sig_loadedData_0))),csrfile_mie_0,mip_isa_Port_sig_0,getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),getRs1Addr(fromMemoryPort_sig_loadedData_0)),csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryPort_sig_dataIn() == 0 and
	t_end(o) ##0 toMemoryPort_sig_mask() == mt_w and
	t_end(o) ##0 toMemoryPort_sig_req() == me_rd and
	t_end(o) ##0 toRegsPort_sig_dst() == getRdAddr(fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 toRegsPort_sig_dstData() == getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0) and
	during (next(t,1), t_end(o), fromMemoryPort_notify() == 0) and
	during (next(t,1), t_end(o), isa_syscall_Port_notify() == 0) and
	during (next(t,1), t_end(o), syscall_isa_Port_notify() == 0) and
	during_o (t, 1, t_end(o) , -1, toMemoryPort_notify() == 0) and
	t_end(o) ##0 toMemoryPort_notify() == 1 and
	during_o (t, 1, t_end(o), -1, toRegsPort_notify() == 0) and
	t_end(o) ##0 toRegsPort_notify() == 1;
endproperty;
fetch_22_read_28_a: assert property (disable iff (reset) fetch_22_read_28_p(1));// ASSIGN t_end offset here

property fetch_22_read_29_p(o);
int unsigned pcReg_0;
int unsigned csrfile_mcause_0;
int unsigned csrfile_mepc_0;
int unsigned csrfile_mie_0;
int unsigned csrfile_mip_0;
int unsigned csrfile_mstatus_0;
int unsigned csrfile_mtvec_0;
int unsigned fromMemoryPort_sig_loadedData_0;
int unsigned mip_isa_Port_sig_0;
// hold
	t ##0 hold(pcReg_0, pcReg()) and
	t ##0 hold(csrfile_mcause_0, csrfile_mcause()) and
	t ##0 hold(csrfile_mepc_0, csrfile_mepc()) and
	t ##0 hold(csrfile_mie_0, csrfile_mie()) and
	t ##0 hold(csrfile_mip_0, csrfile_mip()) and
	t ##0 hold(csrfile_mstatus_0, csrfile_mstatus()) and
	t ##0 hold(csrfile_mtvec_0, csrfile_mtvec()) and
	t ##0 hold(fromMemoryPort_sig_loadedData_0, fromMemoryPort_sig_loadedData()) and
	t ##0 hold(mip_isa_Port_sig_0, mip_isa_Port_sig()) and
// Conceptual State
	t ##0 fetch_22() and
// trigger
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_r)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_b)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_s)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_u)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_i)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_l)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_m)) and
	t ##0 (getEncType(fromMemoryPort_sig_loadedData()) == enc_i_s) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrw)) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrs)) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrc)) and
	t ##0 (((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrwi) || (getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrsi)) || (getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrci)) and
	t ##0 !((getImmediate(fromMemoryPort_sig_loadedData()) == 768)) and
	t ##0 (getImmediate(fromMemoryPort_sig_loadedData()) == 772) and
	t ##0 fromMemoryPort_sync()
implies
	t_end(o) ##0 fetch_21() and
	t_end(o) ##0 csrfile_mcause() == updateMCAUSE(csrfile_mcause_0,getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),getRs1Addr(fromMemoryPort_sig_loadedData_0)),mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mepc() == updateMEPC(updateMCAUSE(csrfile_mcause_0,getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),getRs1Addr(fromMemoryPort_sig_loadedData_0)),mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mepc_0,getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),getRs1Addr(fromMemoryPort_sig_loadedData_0)),mip_isa_Port_sig_0,csrfile_mstatus_0,(pcReg_0 + 4)) and
	t_end(o) ##0 csrfile_mie() == getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),getRs1Addr(fromMemoryPort_sig_loadedData_0)) and
	t_end(o) ##0 csrfile_mip() == mip_isa_Port_sig_0 and
	t_end(o) ##0 csrfile_mstatus() == updateMSTATUS(updateMCAUSE(csrfile_mcause_0,getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),getRs1Addr(fromMemoryPort_sig_loadedData_0)),mip_isa_Port_sig_0,csrfile_mstatus_0),getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),getRs1Addr(fromMemoryPort_sig_loadedData_0)),mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mtvec() == csrfile_mtvec_0 and
	t_end(o) ##0 pcReg() == updatePC(updateMCAUSE(csrfile_mcause_0,getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),getRs1Addr(fromMemoryPort_sig_loadedData_0)),mip_isa_Port_sig_0,csrfile_mstatus_0),getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),getRs1Addr(fromMemoryPort_sig_loadedData_0)),mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 regfileWrite_dst() == getRdAddr(fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 regfileWrite_dstData() == getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 toMemoryData_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),getRs1Addr(fromMemoryPort_sig_loadedData_0)),mip_isa_Port_sig_0,csrfile_mstatus_0),getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),getRs1Addr(fromMemoryPort_sig_loadedData_0)),mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryData_dataIn() == 0 and
	t_end(o) ##0 toMemoryData_mask() == mt_w and
	t_end(o) ##0 toMemoryData_req() == me_rd and
	t_end(o) ##0 toMemoryPort_sig_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),getRs1Addr(fromMemoryPort_sig_loadedData_0)),mip_isa_Port_sig_0,csrfile_mstatus_0),getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),getRs1Addr(fromMemoryPort_sig_loadedData_0)),mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryPort_sig_dataIn() == 0 and
	t_end(o) ##0 toMemoryPort_sig_mask() == mt_w and
	t_end(o) ##0 toMemoryPort_sig_req() == me_rd and
	t_end(o) ##0 toRegsPort_sig_dst() == getRdAddr(fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 toRegsPort_sig_dstData() == getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0) and
	during (next(t,1), t_end(o), fromMemoryPort_notify() == 0) and
	during (next(t,1), t_end(o), isa_syscall_Port_notify() == 0) and
	during (next(t,1), t_end(o), syscall_isa_Port_notify() == 0) and
	during_o (t, 1, t_end(o) , -1, toMemoryPort_notify() == 0) and
	t_end(o) ##0 toMemoryPort_notify() == 1 and
	during_o (t, 1, t_end(o), -1, toRegsPort_notify() == 0) and
	t_end(o) ##0 toRegsPort_notify() == 1;
endproperty;
fetch_22_read_29_a: assert property (disable iff (reset) fetch_22_read_29_p(1));// ASSIGN t_end offset here

property fetch_22_read_30_p(o);
int unsigned pcReg_0;
int unsigned csrfile_mcause_0;
int unsigned csrfile_mepc_0;
int unsigned csrfile_mie_0;
int unsigned csrfile_mip_0;
int unsigned csrfile_mstatus_0;
int unsigned csrfile_mtvec_0;
int unsigned fromMemoryPort_sig_loadedData_0;
int unsigned mip_isa_Port_sig_0;
// hold
	t ##0 hold(pcReg_0, pcReg()) and
	t ##0 hold(csrfile_mcause_0, csrfile_mcause()) and
	t ##0 hold(csrfile_mepc_0, csrfile_mepc()) and
	t ##0 hold(csrfile_mie_0, csrfile_mie()) and
	t ##0 hold(csrfile_mip_0, csrfile_mip()) and
	t ##0 hold(csrfile_mstatus_0, csrfile_mstatus()) and
	t ##0 hold(csrfile_mtvec_0, csrfile_mtvec()) and
	t ##0 hold(fromMemoryPort_sig_loadedData_0, fromMemoryPort_sig_loadedData()) and
	t ##0 hold(mip_isa_Port_sig_0, mip_isa_Port_sig()) and
// Conceptual State
	t ##0 fetch_22() and
// trigger
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_r)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_b)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_s)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_u)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_i)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_l)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_m)) and
	t ##0 (getEncType(fromMemoryPort_sig_loadedData()) == enc_i_s) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrw)) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrs)) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrc)) and
	t ##0 (((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrwi) || (getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrsi)) || (getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrci)) and
	t ##0 !((getImmediate(fromMemoryPort_sig_loadedData()) == 768)) and
	t ##0 !((getImmediate(fromMemoryPort_sig_loadedData()) == 772)) and
	t ##0 (getImmediate(fromMemoryPort_sig_loadedData()) == 773) and
	t ##0 fromMemoryPort_sync()
implies
	t_end(o) ##0 fetch_21() and
	t_end(o) ##0 csrfile_mcause() == updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mepc() == updateMEPC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mepc_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,(pcReg_0 + 4)) and
	t_end(o) ##0 csrfile_mie() == csrfile_mie_0 and
	t_end(o) ##0 csrfile_mip() == mip_isa_Port_sig_0 and
	t_end(o) ##0 csrfile_mstatus() == updateMSTATUS(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mtvec() == getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),getRs1Addr(fromMemoryPort_sig_loadedData_0)) and
	t_end(o) ##0 pcReg() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),getRs1Addr(fromMemoryPort_sig_loadedData_0)),(pcReg_0 + 4)) and
	t_end(o) ##0 regfileWrite_dst() == getRdAddr(fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 regfileWrite_dstData() == getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 toMemoryData_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),getRs1Addr(fromMemoryPort_sig_loadedData_0)),(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryData_dataIn() == 0 and
	t_end(o) ##0 toMemoryData_mask() == mt_w and
	t_end(o) ##0 toMemoryData_req() == me_rd and
	t_end(o) ##0 toMemoryPort_sig_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),getRs1Addr(fromMemoryPort_sig_loadedData_0)),(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryPort_sig_dataIn() == 0 and
	t_end(o) ##0 toMemoryPort_sig_mask() == mt_w and
	t_end(o) ##0 toMemoryPort_sig_req() == me_rd and
	t_end(o) ##0 toRegsPort_sig_dst() == getRdAddr(fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 toRegsPort_sig_dstData() == getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0) and
	during (next(t,1), t_end(o), fromMemoryPort_notify() == 0) and
	during (next(t,1), t_end(o), isa_syscall_Port_notify() == 0) and
	during (next(t,1), t_end(o), syscall_isa_Port_notify() == 0) and
	during_o (t, 1, t_end(o) , -1, toMemoryPort_notify() == 0) and
	t_end(o) ##0 toMemoryPort_notify() == 1 and
	during_o (t, 1, t_end(o), -1, toRegsPort_notify() == 0) and
	t_end(o) ##0 toRegsPort_notify() == 1;
endproperty;
fetch_22_read_30_a: assert property (disable iff (reset) fetch_22_read_30_p(1));// ASSIGN t_end offset here

property fetch_22_read_31_p(o);
int unsigned pcReg_0;
int unsigned csrfile_mcause_0;
int unsigned csrfile_mepc_0;
int unsigned csrfile_mie_0;
int unsigned csrfile_mip_0;
int unsigned csrfile_mstatus_0;
int unsigned csrfile_mtvec_0;
int unsigned fromMemoryPort_sig_loadedData_0;
int unsigned mip_isa_Port_sig_0;
// hold
	t ##0 hold(pcReg_0, pcReg()) and
	t ##0 hold(csrfile_mcause_0, csrfile_mcause()) and
	t ##0 hold(csrfile_mepc_0, csrfile_mepc()) and
	t ##0 hold(csrfile_mie_0, csrfile_mie()) and
	t ##0 hold(csrfile_mip_0, csrfile_mip()) and
	t ##0 hold(csrfile_mstatus_0, csrfile_mstatus()) and
	t ##0 hold(csrfile_mtvec_0, csrfile_mtvec()) and
	t ##0 hold(fromMemoryPort_sig_loadedData_0, fromMemoryPort_sig_loadedData()) and
	t ##0 hold(mip_isa_Port_sig_0, mip_isa_Port_sig()) and
// Conceptual State
	t ##0 fetch_22() and
// trigger
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_r)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_b)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_s)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_u)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_i)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_l)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_m)) and
	t ##0 (getEncType(fromMemoryPort_sig_loadedData()) == enc_i_s) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrw)) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrs)) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrc)) and
	t ##0 (((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrwi) || (getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrsi)) || (getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrci)) and
	t ##0 !((getImmediate(fromMemoryPort_sig_loadedData()) == 768)) and
	t ##0 !((getImmediate(fromMemoryPort_sig_loadedData()) == 772)) and
	t ##0 !((getImmediate(fromMemoryPort_sig_loadedData()) == 773)) and
	t ##0 (getImmediate(fromMemoryPort_sig_loadedData()) == 833) and
	t ##0 fromMemoryPort_sync()
implies
	t_end(o) ##0 fetch_21() and
	t_end(o) ##0 csrfile_mcause() == updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mepc() == updateMEPC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),getRs1Addr(fromMemoryPort_sig_loadedData_0)),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,(pcReg_0 + 4)) and
	t_end(o) ##0 csrfile_mie() == csrfile_mie_0 and
	t_end(o) ##0 csrfile_mip() == mip_isa_Port_sig_0 and
	t_end(o) ##0 csrfile_mstatus() == updateMSTATUS(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mtvec() == csrfile_mtvec_0 and
	t_end(o) ##0 pcReg() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 regfileWrite_dst() == getRdAddr(fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 regfileWrite_dstData() == getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 toMemoryData_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryData_dataIn() == 0 and
	t_end(o) ##0 toMemoryData_mask() == mt_w and
	t_end(o) ##0 toMemoryData_req() == me_rd and
	t_end(o) ##0 toMemoryPort_sig_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryPort_sig_dataIn() == 0 and
	t_end(o) ##0 toMemoryPort_sig_mask() == mt_w and
	t_end(o) ##0 toMemoryPort_sig_req() == me_rd and
	t_end(o) ##0 toRegsPort_sig_dst() == getRdAddr(fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 toRegsPort_sig_dstData() == getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0) and
	during (next(t,1), t_end(o), fromMemoryPort_notify() == 0) and
	during (next(t,1), t_end(o), isa_syscall_Port_notify() == 0) and
	during (next(t,1), t_end(o), syscall_isa_Port_notify() == 0) and
	during_o (t, 1, t_end(o) , -1, toMemoryPort_notify() == 0) and
	t_end(o) ##0 toMemoryPort_notify() == 1 and
	during_o (t, 1, t_end(o), -1, toRegsPort_notify() == 0) and
	t_end(o) ##0 toRegsPort_notify() == 1;
endproperty;
fetch_22_read_31_a: assert property (disable iff (reset) fetch_22_read_31_p(1));// ASSIGN t_end offset here

property fetch_22_read_32_p(o);
int unsigned pcReg_0;
int unsigned csrfile_mcause_0;
int unsigned csrfile_mepc_0;
int unsigned csrfile_mie_0;
int unsigned csrfile_mip_0;
int unsigned csrfile_mstatus_0;
int unsigned csrfile_mtvec_0;
int unsigned fromMemoryPort_sig_loadedData_0;
int unsigned mip_isa_Port_sig_0;
// hold
	t ##0 hold(pcReg_0, pcReg()) and
	t ##0 hold(csrfile_mcause_0, csrfile_mcause()) and
	t ##0 hold(csrfile_mepc_0, csrfile_mepc()) and
	t ##0 hold(csrfile_mie_0, csrfile_mie()) and
	t ##0 hold(csrfile_mip_0, csrfile_mip()) and
	t ##0 hold(csrfile_mstatus_0, csrfile_mstatus()) and
	t ##0 hold(csrfile_mtvec_0, csrfile_mtvec()) and
	t ##0 hold(fromMemoryPort_sig_loadedData_0, fromMemoryPort_sig_loadedData()) and
	t ##0 hold(mip_isa_Port_sig_0, mip_isa_Port_sig()) and
// Conceptual State
	t ##0 fetch_22() and
// trigger
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_r)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_b)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_s)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_u)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_i)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_l)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_m)) and
	t ##0 (getEncType(fromMemoryPort_sig_loadedData()) == enc_i_s) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrw)) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrs)) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrc)) and
	t ##0 (((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrwi) || (getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrsi)) || (getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrci)) and
	t ##0 !((getImmediate(fromMemoryPort_sig_loadedData()) == 768)) and
	t ##0 !((getImmediate(fromMemoryPort_sig_loadedData()) == 772)) and
	t ##0 !((getImmediate(fromMemoryPort_sig_loadedData()) == 773)) and
	t ##0 !((getImmediate(fromMemoryPort_sig_loadedData()) == 833)) and
	t ##0 (getImmediate(fromMemoryPort_sig_loadedData()) == 834) and
	t ##0 fromMemoryPort_sync()
implies
	t_end(o) ##0 fetch_21() and
	t_end(o) ##0 csrfile_mcause() == updateMCAUSE(getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),getRs1Addr(fromMemoryPort_sig_loadedData_0)),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mepc() == updateMEPC(updateMCAUSE(getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),getRs1Addr(fromMemoryPort_sig_loadedData_0)),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mepc_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,(pcReg_0 + 4)) and
	t_end(o) ##0 csrfile_mie() == csrfile_mie_0 and
	t_end(o) ##0 csrfile_mip() == mip_isa_Port_sig_0 and
	t_end(o) ##0 csrfile_mstatus() == updateMSTATUS(updateMCAUSE(getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),getRs1Addr(fromMemoryPort_sig_loadedData_0)),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mtvec() == csrfile_mtvec_0 and
	t_end(o) ##0 pcReg() == updatePC(updateMCAUSE(getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),getRs1Addr(fromMemoryPort_sig_loadedData_0)),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 regfileWrite_dst() == getRdAddr(fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 regfileWrite_dstData() == getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 toMemoryData_addrIn() == updatePC(updateMCAUSE(getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),getRs1Addr(fromMemoryPort_sig_loadedData_0)),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryData_dataIn() == 0 and
	t_end(o) ##0 toMemoryData_mask() == mt_w and
	t_end(o) ##0 toMemoryData_req() == me_rd and
	t_end(o) ##0 toMemoryPort_sig_addrIn() == updatePC(updateMCAUSE(getCSRresult(getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0),getInstrType(fromMemoryPort_sig_loadedData_0),getRs1Addr(fromMemoryPort_sig_loadedData_0)),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryPort_sig_dataIn() == 0 and
	t_end(o) ##0 toMemoryPort_sig_mask() == mt_w and
	t_end(o) ##0 toMemoryPort_sig_req() == me_rd and
	t_end(o) ##0 toRegsPort_sig_dst() == getRdAddr(fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 toRegsPort_sig_dstData() == getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0) and
	during (next(t,1), t_end(o), fromMemoryPort_notify() == 0) and
	during (next(t,1), t_end(o), isa_syscall_Port_notify() == 0) and
	during (next(t,1), t_end(o), syscall_isa_Port_notify() == 0) and
	during_o (t, 1, t_end(o) , -1, toMemoryPort_notify() == 0) and
	t_end(o) ##0 toMemoryPort_notify() == 1 and
	during_o (t, 1, t_end(o), -1, toRegsPort_notify() == 0) and
	t_end(o) ##0 toRegsPort_notify() == 1;
endproperty;
fetch_22_read_32_a: assert property (disable iff (reset) fetch_22_read_32_p(1));// ASSIGN t_end offset here

property fetch_22_read_33_p(o);
int unsigned pcReg_0;
int unsigned csrfile_mcause_0;
int unsigned csrfile_mepc_0;
int unsigned csrfile_mie_0;
int unsigned csrfile_mip_0;
int unsigned csrfile_mstatus_0;
int unsigned csrfile_mtvec_0;
int unsigned fromMemoryPort_sig_loadedData_0;
int unsigned mip_isa_Port_sig_0;
// hold
	t ##0 hold(pcReg_0, pcReg()) and
	t ##0 hold(csrfile_mcause_0, csrfile_mcause()) and
	t ##0 hold(csrfile_mepc_0, csrfile_mepc()) and
	t ##0 hold(csrfile_mie_0, csrfile_mie()) and
	t ##0 hold(csrfile_mip_0, csrfile_mip()) and
	t ##0 hold(csrfile_mstatus_0, csrfile_mstatus()) and
	t ##0 hold(csrfile_mtvec_0, csrfile_mtvec()) and
	t ##0 hold(fromMemoryPort_sig_loadedData_0, fromMemoryPort_sig_loadedData()) and
	t ##0 hold(mip_isa_Port_sig_0, mip_isa_Port_sig()) and
// Conceptual State
	t ##0 fetch_22() and
// trigger
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_r)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_b)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_s)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_u)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_i)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_l)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_m)) and
	t ##0 (getEncType(fromMemoryPort_sig_loadedData()) == enc_i_s) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrw)) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrs)) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrc)) and
	t ##0 (((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrwi) || (getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrsi)) || (getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrci)) and
	t ##0 !((getImmediate(fromMemoryPort_sig_loadedData()) == 768)) and
	t ##0 !((getImmediate(fromMemoryPort_sig_loadedData()) == 772)) and
	t ##0 !((getImmediate(fromMemoryPort_sig_loadedData()) == 773)) and
	t ##0 !((getImmediate(fromMemoryPort_sig_loadedData()) == 833)) and
	t ##0 !((getImmediate(fromMemoryPort_sig_loadedData()) == 834)) and
	t ##0 !((getImmediate(fromMemoryPort_sig_loadedData()) == 836)) and
	t ##0 fromMemoryPort_sync()
implies
	t_end(o) ##0 fetch_21() and
	t_end(o) ##0 csrfile_mcause() == updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mepc() == updateMEPC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mepc_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,(pcReg_0 + 4)) and
	t_end(o) ##0 csrfile_mie() == csrfile_mie_0 and
	t_end(o) ##0 csrfile_mip() == mip_isa_Port_sig_0 and
	t_end(o) ##0 csrfile_mstatus() == updateMSTATUS(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mtvec() == csrfile_mtvec_0 and
	t_end(o) ##0 pcReg() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 regfileWrite_dst() == getRdAddr(fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 regfileWrite_dstData() == getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 toMemoryData_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryData_dataIn() == 0 and
	t_end(o) ##0 toMemoryData_mask() == mt_w and
	t_end(o) ##0 toMemoryData_req() == me_rd and
	t_end(o) ##0 toMemoryPort_sig_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryPort_sig_dataIn() == 0 and
	t_end(o) ##0 toMemoryPort_sig_mask() == mt_w and
	t_end(o) ##0 toMemoryPort_sig_req() == me_rd and
	t_end(o) ##0 toRegsPort_sig_dst() == getRdAddr(fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 toRegsPort_sig_dstData() == getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0) and
	during (next(t,1), t_end(o), fromMemoryPort_notify() == 0) and
	during (next(t,1), t_end(o), isa_syscall_Port_notify() == 0) and
	during (next(t,1), t_end(o), syscall_isa_Port_notify() == 0) and
	during_o (t, 1, t_end(o) , -1, toMemoryPort_notify() == 0) and
	t_end(o) ##0 toMemoryPort_notify() == 1 and
	during_o (t, 1, t_end(o), -1, toRegsPort_notify() == 0) and
	t_end(o) ##0 toRegsPort_notify() == 1;
endproperty;
fetch_22_read_33_a: assert property (disable iff (reset) fetch_22_read_33_p(1));// ASSIGN t_end offset here

property fetch_22_read_34_p(o);
int unsigned pcReg_0;
int unsigned csrfile_mcause_0;
int unsigned csrfile_mepc_0;
int unsigned csrfile_mie_0;
int unsigned csrfile_mip_0;
int unsigned csrfile_mstatus_0;
int unsigned csrfile_mtvec_0;
int unsigned fromMemoryPort_sig_loadedData_0;
int unsigned mip_isa_Port_sig_0;
// hold
	t ##0 hold(pcReg_0, pcReg()) and
	t ##0 hold(csrfile_mcause_0, csrfile_mcause()) and
	t ##0 hold(csrfile_mepc_0, csrfile_mepc()) and
	t ##0 hold(csrfile_mie_0, csrfile_mie()) and
	t ##0 hold(csrfile_mip_0, csrfile_mip()) and
	t ##0 hold(csrfile_mstatus_0, csrfile_mstatus()) and
	t ##0 hold(csrfile_mtvec_0, csrfile_mtvec()) and
	t ##0 hold(fromMemoryPort_sig_loadedData_0, fromMemoryPort_sig_loadedData()) and
	t ##0 hold(mip_isa_Port_sig_0, mip_isa_Port_sig()) and
// Conceptual State
	t ##0 fetch_22() and
// trigger
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_r)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_b)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_s)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_u)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_i)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_l)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_j)) and
	t ##0 !((getEncType(fromMemoryPort_sig_loadedData()) == enc_i_m)) and
	t ##0 (getEncType(fromMemoryPort_sig_loadedData()) == enc_i_s) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrw)) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrs)) and
	t ##0 !((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrc)) and
	t ##0 (((getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrwi) || (getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrsi)) || (getInstrType(fromMemoryPort_sig_loadedData()) == instr_csrrci)) and
	t ##0 !((getImmediate(fromMemoryPort_sig_loadedData()) == 768)) and
	t ##0 !((getImmediate(fromMemoryPort_sig_loadedData()) == 772)) and
	t ##0 !((getImmediate(fromMemoryPort_sig_loadedData()) == 773)) and
	t ##0 !((getImmediate(fromMemoryPort_sig_loadedData()) == 833)) and
	t ##0 !((getImmediate(fromMemoryPort_sig_loadedData()) == 834)) and
	t ##0 (getImmediate(fromMemoryPort_sig_loadedData()) == 836) and
	t ##0 fromMemoryPort_sync()
implies
	t_end(o) ##0 fetch_21() and
	t_end(o) ##0 csrfile_mcause() == updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mepc() == updateMEPC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mepc_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,(pcReg_0 + 4)) and
	t_end(o) ##0 csrfile_mie() == csrfile_mie_0 and
	t_end(o) ##0 csrfile_mip() == mip_isa_Port_sig_0 and
	t_end(o) ##0 csrfile_mstatus() == updateMSTATUS(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0) and
	t_end(o) ##0 csrfile_mtvec() == csrfile_mtvec_0 and
	t_end(o) ##0 pcReg() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 regfileWrite_dst() == getRdAddr(fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 regfileWrite_dstData() == getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 toMemoryData_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryData_dataIn() == 0 and
	t_end(o) ##0 toMemoryData_mask() == mt_w and
	t_end(o) ##0 toMemoryData_req() == me_rd and
	t_end(o) ##0 toMemoryPort_sig_addrIn() == updatePC(updateMCAUSE(csrfile_mcause_0,csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0),csrfile_mie_0,mip_isa_Port_sig_0,csrfile_mstatus_0,csrfile_mtvec_0,(pcReg_0 + 4)) and
	t_end(o) ##0 toMemoryPort_sig_dataIn() == 0 and
	t_end(o) ##0 toMemoryPort_sig_mask() == mt_w and
	t_end(o) ##0 toMemoryPort_sig_req() == me_rd and
	t_end(o) ##0 toRegsPort_sig_dst() == getRdAddr(fromMemoryPort_sig_loadedData_0) and
	t_end(o) ##0 toRegsPort_sig_dstData() == getCSR(csrfile_mcause_0,csrfile_mepc_0,csrfile_mie_0,csrfile_mip_0,csrfile_mstatus_0,csrfile_mtvec_0,fromMemoryPort_sig_loadedData_0) and
	during (next(t,1), t_end(o), fromMemoryPort_notify() == 0) and
	during (next(t,1), t_end(o), isa_syscall_Port_notify() == 0) and
	during (next(t,1), t_end(o), syscall_isa_Port_notify() == 0) and
	during_o (t, 1, t_end(o) , -1, toMemoryPort_notify() == 0) and
	t_end(o) ##0 toMemoryPort_notify() == 1 and
	during_o (t, 1, t_end(o), -1, toRegsPort_notify() == 0) and
	t_end(o) ##0 toRegsPort_notify() == 1;
endproperty;
fetch_22_read_34_a: assert property (disable iff (reset) fetch_22_read_34_p(1));// ASSIGN t_end offset here


property wait_execute_5_p;
int unsigned regfileWrite_dst_0;
int unsigned regfileWrite_dstData_0;
int unsigned toMemoryData_addrIn_0;
int unsigned toMemoryData_dataIn_0;
me_masktype toMemoryData_mask_0;
me_accesstype toMemoryData_req_0;
int unsigned pcReg_0;
int unsigned csrfile_mcause_0;
int unsigned csrfile_mepc_0;
int unsigned csrfile_mie_0;
int unsigned csrfile_mip_0;
int unsigned csrfile_mstatus_0;
int unsigned csrfile_mtvec_0;
// hold
	t ##0 hold(regfileWrite_dst_0, regfileWrite_dst()) and
	t ##0 hold(regfileWrite_dstData_0, regfileWrite_dstData()) and
	t ##0 hold(toMemoryData_addrIn_0, toMemoryData_addrIn()) and
	t ##0 hold(toMemoryData_dataIn_0, toMemoryData_dataIn()) and
	t ##0 hold(toMemoryData_mask_0, toMemoryData_mask()) and
	t ##0 hold(toMemoryData_req_0, toMemoryData_req()) and
	t ##0 hold(pcReg_0, pcReg()) and
	t ##0 hold(csrfile_mcause_0, csrfile_mcause()) and
	t ##0 hold(csrfile_mepc_0, csrfile_mepc()) and
	t ##0 hold(csrfile_mie_0, csrfile_mie()) and
	t ##0 hold(csrfile_mip_0, csrfile_mip()) and
	t ##0 hold(csrfile_mstatus_0, csrfile_mstatus()) and
	t ##0 hold(csrfile_mtvec_0, csrfile_mtvec()) and
// Conceptual State
	t ##0 execute_5() and
// trigger
	t ##0 !(toMemoryPort_sync())
implies
	t ##1 execute_5() and
	t ##1 csrfile_mcause() == csrfile_mcause_0 and
	t ##1 csrfile_mepc() == csrfile_mepc_0 and
	t ##1 csrfile_mie() == csrfile_mie_0 and
	t ##1 csrfile_mip() == csrfile_mip_0 and
	t ##1 csrfile_mstatus() == csrfile_mstatus_0 and
	t ##1 csrfile_mtvec() == csrfile_mtvec_0 and
	t ##1 pcReg() == pcReg_0 and
	t ##1 regfileWrite_dst() == regfileWrite_dst_0 and
	t ##1 regfileWrite_dstData() == regfileWrite_dstData_0 and
	t ##1 toMemoryData_addrIn() == toMemoryData_addrIn_0 and
	t ##1 toMemoryData_dataIn() == toMemoryData_dataIn_0 and
	t ##1 toMemoryData_mask() == toMemoryData_mask_0 and
	t ##1 toMemoryData_req() == toMemoryData_req_0 and
	t ##1 toMemoryPort_sig_addrIn() == toMemoryData_addrIn_0 and
	t ##1 toMemoryPort_sig_dataIn() == toMemoryData_dataIn_0 and
	t ##1 toMemoryPort_sig_mask() == toMemoryData_mask_0 and
	t ##1 toMemoryPort_sig_req() == toMemoryData_req_0 and
	t ##1 fromMemoryPort_notify() == 0 and
	t ##1 isa_syscall_Port_notify() == 0 and
	t ##1 syscall_isa_Port_notify() == 0 and
	t ##1 toMemoryPort_notify() == 1 and
	t ##1 toRegsPort_notify() == 0;
endproperty;
wait_execute_5_a: assert property (disable iff (reset) wait_execute_5_p);


property wait_execute_11_p;
int unsigned regfileWrite_dst_0;
int unsigned regfileWrite_dstData_0;
int unsigned toMemoryData_addrIn_0;
int unsigned toMemoryData_dataIn_0;
me_masktype toMemoryData_mask_0;
me_accesstype toMemoryData_req_0;
int unsigned pcReg_0;
int unsigned csrfile_mcause_0;
int unsigned csrfile_mepc_0;
int unsigned csrfile_mie_0;
int unsigned csrfile_mip_0;
int unsigned csrfile_mstatus_0;
int unsigned csrfile_mtvec_0;
// hold
	t ##0 hold(regfileWrite_dst_0, regfileWrite_dst()) and
	t ##0 hold(regfileWrite_dstData_0, regfileWrite_dstData()) and
	t ##0 hold(toMemoryData_addrIn_0, toMemoryData_addrIn()) and
	t ##0 hold(toMemoryData_dataIn_0, toMemoryData_dataIn()) and
	t ##0 hold(toMemoryData_mask_0, toMemoryData_mask()) and
	t ##0 hold(toMemoryData_req_0, toMemoryData_req()) and
	t ##0 hold(pcReg_0, pcReg()) and
	t ##0 hold(csrfile_mcause_0, csrfile_mcause()) and
	t ##0 hold(csrfile_mepc_0, csrfile_mepc()) and
	t ##0 hold(csrfile_mie_0, csrfile_mie()) and
	t ##0 hold(csrfile_mip_0, csrfile_mip()) and
	t ##0 hold(csrfile_mstatus_0, csrfile_mstatus()) and
	t ##0 hold(csrfile_mtvec_0, csrfile_mtvec()) and
// Conceptual State
	t ##0 execute_11() and
// trigger
	t ##0 !(toMemoryPort_sync())
implies
	t ##1 execute_11() and
	t ##1 csrfile_mcause() == csrfile_mcause_0 and
	t ##1 csrfile_mepc() == csrfile_mepc_0 and
	t ##1 csrfile_mie() == csrfile_mie_0 and
	t ##1 csrfile_mip() == csrfile_mip_0 and
	t ##1 csrfile_mstatus() == csrfile_mstatus_0 and
	t ##1 csrfile_mtvec() == csrfile_mtvec_0 and
	t ##1 pcReg() == pcReg_0 and
	t ##1 regfileWrite_dst() == regfileWrite_dst_0 and
	t ##1 regfileWrite_dstData() == regfileWrite_dstData_0 and
	t ##1 toMemoryData_addrIn() == toMemoryData_addrIn_0 and
	t ##1 toMemoryData_dataIn() == toMemoryData_dataIn_0 and
	t ##1 toMemoryData_mask() == toMemoryData_mask_0 and
	t ##1 toMemoryData_req() == toMemoryData_req_0 and
	t ##1 toMemoryPort_sig_addrIn() == toMemoryData_addrIn_0 and
	t ##1 toMemoryPort_sig_dataIn() == toMemoryData_dataIn_0 and
	t ##1 toMemoryPort_sig_mask() == toMemoryData_mask_0 and
	t ##1 toMemoryPort_sig_req() == toMemoryData_req_0 and
	t ##1 fromMemoryPort_notify() == 0 and
	t ##1 isa_syscall_Port_notify() == 0 and
	t ##1 syscall_isa_Port_notify() == 0 and
	t ##1 toMemoryPort_notify() == 1 and
	t ##1 toRegsPort_notify() == 0;
endproperty;
wait_execute_11_a: assert property (disable iff (reset) wait_execute_11_p);


property wait_execute_12_p;
int unsigned regfileWrite_dst_0;
int unsigned regfileWrite_dstData_0;
int unsigned toMemoryData_addrIn_0;
int unsigned toMemoryData_dataIn_0;
me_masktype toMemoryData_mask_0;
me_accesstype toMemoryData_req_0;
int unsigned pcReg_0;
int unsigned csrfile_mcause_0;
int unsigned csrfile_mepc_0;
int unsigned csrfile_mie_0;
int unsigned csrfile_mip_0;
int unsigned csrfile_mstatus_0;
int unsigned csrfile_mtvec_0;
// hold
	t ##0 hold(regfileWrite_dst_0, regfileWrite_dst()) and
	t ##0 hold(regfileWrite_dstData_0, regfileWrite_dstData()) and
	t ##0 hold(toMemoryData_addrIn_0, toMemoryData_addrIn()) and
	t ##0 hold(toMemoryData_dataIn_0, toMemoryData_dataIn()) and
	t ##0 hold(toMemoryData_mask_0, toMemoryData_mask()) and
	t ##0 hold(toMemoryData_req_0, toMemoryData_req()) and
	t ##0 hold(pcReg_0, pcReg()) and
	t ##0 hold(csrfile_mcause_0, csrfile_mcause()) and
	t ##0 hold(csrfile_mepc_0, csrfile_mepc()) and
	t ##0 hold(csrfile_mie_0, csrfile_mie()) and
	t ##0 hold(csrfile_mip_0, csrfile_mip()) and
	t ##0 hold(csrfile_mstatus_0, csrfile_mstatus()) and
	t ##0 hold(csrfile_mtvec_0, csrfile_mtvec()) and
// Conceptual State
	t ##0 execute_12() and
// trigger
	t ##0 !(fromMemoryPort_sync())
implies
	t ##1 execute_12() and
	t ##1 csrfile_mcause() == csrfile_mcause_0 and
	t ##1 csrfile_mepc() == csrfile_mepc_0 and
	t ##1 csrfile_mie() == csrfile_mie_0 and
	t ##1 csrfile_mip() == csrfile_mip_0 and
	t ##1 csrfile_mstatus() == csrfile_mstatus_0 and
	t ##1 csrfile_mtvec() == csrfile_mtvec_0 and
	t ##1 pcReg() == pcReg_0 and
	t ##1 regfileWrite_dst() == regfileWrite_dst_0 and
	t ##1 regfileWrite_dstData() == regfileWrite_dstData_0 and
	t ##1 toMemoryData_addrIn() == toMemoryData_addrIn_0 and
	t ##1 toMemoryData_dataIn() == toMemoryData_dataIn_0 and
	t ##1 toMemoryData_mask() == toMemoryData_mask_0 and
	t ##1 toMemoryData_req() == toMemoryData_req_0 and
	t ##1 fromMemoryPort_notify() == 1 and
	t ##1 isa_syscall_Port_notify() == 0 and
	t ##1 syscall_isa_Port_notify() == 0 and
	t ##1 toMemoryPort_notify() == 0 and
	t ##1 toRegsPort_notify() == 0;
endproperty;
wait_execute_12_a: assert property (disable iff (reset) wait_execute_12_p);


property wait_execute_19_p;
int unsigned regfileWrite_dst_0;
int unsigned regfileWrite_dstData_0;
int unsigned toMemoryData_addrIn_0;
int unsigned toMemoryData_dataIn_0;
me_masktype toMemoryData_mask_0;
me_accesstype toMemoryData_req_0;
int unsigned pcReg_0;
int unsigned csrfile_mcause_0;
int unsigned csrfile_mepc_0;
int unsigned csrfile_mie_0;
int unsigned csrfile_mip_0;
int unsigned csrfile_mstatus_0;
int unsigned csrfile_mtvec_0;
// hold
	t ##0 hold(regfileWrite_dst_0, regfileWrite_dst()) and
	t ##0 hold(regfileWrite_dstData_0, regfileWrite_dstData()) and
	t ##0 hold(toMemoryData_addrIn_0, toMemoryData_addrIn()) and
	t ##0 hold(toMemoryData_dataIn_0, toMemoryData_dataIn()) and
	t ##0 hold(toMemoryData_mask_0, toMemoryData_mask()) and
	t ##0 hold(toMemoryData_req_0, toMemoryData_req()) and
	t ##0 hold(pcReg_0, pcReg()) and
	t ##0 hold(csrfile_mcause_0, csrfile_mcause()) and
	t ##0 hold(csrfile_mepc_0, csrfile_mepc()) and
	t ##0 hold(csrfile_mie_0, csrfile_mie()) and
	t ##0 hold(csrfile_mip_0, csrfile_mip()) and
	t ##0 hold(csrfile_mstatus_0, csrfile_mstatus()) and
	t ##0 hold(csrfile_mtvec_0, csrfile_mtvec()) and
// Conceptual State
	t ##0 execute_19() and
// trigger
	t ##0 !(isa_syscall_Port_sync())
implies
	t ##1 execute_19() and
	t ##1 csrfile_mcause() == csrfile_mcause_0 and
	t ##1 csrfile_mepc() == csrfile_mepc_0 and
	t ##1 csrfile_mie() == csrfile_mie_0 and
	t ##1 csrfile_mip() == csrfile_mip_0 and
	t ##1 csrfile_mstatus() == csrfile_mstatus_0 and
	t ##1 csrfile_mtvec() == csrfile_mtvec_0 and
	t ##1 isa_syscall_Port_sig() == 1 and
	t ##1 pcReg() == pcReg_0 and
	t ##1 regfileWrite_dst() == regfileWrite_dst_0 and
	t ##1 regfileWrite_dstData() == regfileWrite_dstData_0 and
	t ##1 toMemoryData_addrIn() == toMemoryData_addrIn_0 and
	t ##1 toMemoryData_dataIn() == toMemoryData_dataIn_0 and
	t ##1 toMemoryData_mask() == toMemoryData_mask_0 and
	t ##1 toMemoryData_req() == toMemoryData_req_0 and
	t ##1 fromMemoryPort_notify() == 0 and
	t ##1 isa_syscall_Port_notify() == 1 and
	t ##1 syscall_isa_Port_notify() == 0 and
	t ##1 toMemoryPort_notify() == 0 and
	t ##1 toRegsPort_notify() == 0;
endproperty;
wait_execute_19_a: assert property (disable iff (reset) wait_execute_19_p);


property wait_execute_20_p;
int unsigned regfileWrite_dst_0;
int unsigned regfileWrite_dstData_0;
int unsigned toMemoryData_addrIn_0;
int unsigned toMemoryData_dataIn_0;
me_masktype toMemoryData_mask_0;
me_accesstype toMemoryData_req_0;
int unsigned pcReg_0;
int unsigned csrfile_mcause_0;
int unsigned csrfile_mepc_0;
int unsigned csrfile_mie_0;
int unsigned csrfile_mip_0;
int unsigned csrfile_mstatus_0;
int unsigned csrfile_mtvec_0;
// hold
	t ##0 hold(regfileWrite_dst_0, regfileWrite_dst()) and
	t ##0 hold(regfileWrite_dstData_0, regfileWrite_dstData()) and
	t ##0 hold(toMemoryData_addrIn_0, toMemoryData_addrIn()) and
	t ##0 hold(toMemoryData_dataIn_0, toMemoryData_dataIn()) and
	t ##0 hold(toMemoryData_mask_0, toMemoryData_mask()) and
	t ##0 hold(toMemoryData_req_0, toMemoryData_req()) and
	t ##0 hold(pcReg_0, pcReg()) and
	t ##0 hold(csrfile_mcause_0, csrfile_mcause()) and
	t ##0 hold(csrfile_mepc_0, csrfile_mepc()) and
	t ##0 hold(csrfile_mie_0, csrfile_mie()) and
	t ##0 hold(csrfile_mip_0, csrfile_mip()) and
	t ##0 hold(csrfile_mstatus_0, csrfile_mstatus()) and
	t ##0 hold(csrfile_mtvec_0, csrfile_mtvec()) and
// Conceptual State
	t ##0 execute_20() and
// trigger
	t ##0 !(syscall_isa_Port_sync())
implies
	t ##1 execute_20() and
	t ##1 csrfile_mcause() == csrfile_mcause_0 and
	t ##1 csrfile_mepc() == csrfile_mepc_0 and
	t ##1 csrfile_mie() == csrfile_mie_0 and
	t ##1 csrfile_mip() == csrfile_mip_0 and
	t ##1 csrfile_mstatus() == csrfile_mstatus_0 and
	t ##1 csrfile_mtvec() == csrfile_mtvec_0 and
	t ##1 pcReg() == pcReg_0 and
	t ##1 regfileWrite_dst() == regfileWrite_dst_0 and
	t ##1 regfileWrite_dstData() == regfileWrite_dstData_0 and
	t ##1 toMemoryData_addrIn() == toMemoryData_addrIn_0 and
	t ##1 toMemoryData_dataIn() == toMemoryData_dataIn_0 and
	t ##1 toMemoryData_mask() == toMemoryData_mask_0 and
	t ##1 toMemoryData_req() == toMemoryData_req_0 and
	t ##1 fromMemoryPort_notify() == 0 and
	t ##1 isa_syscall_Port_notify() == 0 and
	t ##1 syscall_isa_Port_notify() == 1 and
	t ##1 toMemoryPort_notify() == 0 and
	t ##1 toRegsPort_notify() == 0;
endproperty;
wait_execute_20_a: assert property (disable iff (reset) wait_execute_20_p);


property wait_fetch_21_p;
int unsigned regfileWrite_dst_0;
int unsigned regfileWrite_dstData_0;
int unsigned toMemoryData_addrIn_0;
int unsigned toMemoryData_dataIn_0;
me_masktype toMemoryData_mask_0;
me_accesstype toMemoryData_req_0;
int unsigned pcReg_0;
int unsigned csrfile_mcause_0;
int unsigned csrfile_mepc_0;
int unsigned csrfile_mie_0;
int unsigned csrfile_mip_0;
int unsigned csrfile_mstatus_0;
int unsigned csrfile_mtvec_0;
// hold
	t ##0 hold(regfileWrite_dst_0, regfileWrite_dst()) and
	t ##0 hold(regfileWrite_dstData_0, regfileWrite_dstData()) and
	t ##0 hold(toMemoryData_addrIn_0, toMemoryData_addrIn()) and
	t ##0 hold(toMemoryData_dataIn_0, toMemoryData_dataIn()) and
	t ##0 hold(toMemoryData_mask_0, toMemoryData_mask()) and
	t ##0 hold(toMemoryData_req_0, toMemoryData_req()) and
	t ##0 hold(pcReg_0, pcReg()) and
	t ##0 hold(csrfile_mcause_0, csrfile_mcause()) and
	t ##0 hold(csrfile_mepc_0, csrfile_mepc()) and
	t ##0 hold(csrfile_mie_0, csrfile_mie()) and
	t ##0 hold(csrfile_mip_0, csrfile_mip()) and
	t ##0 hold(csrfile_mstatus_0, csrfile_mstatus()) and
	t ##0 hold(csrfile_mtvec_0, csrfile_mtvec()) and
// Conceptual State
	t ##0 fetch_21() and
// trigger
	t ##0 !(toMemoryPort_sync())
implies
	t ##1 fetch_21() and
	t ##1 csrfile_mcause() == csrfile_mcause_0 and
	t ##1 csrfile_mepc() == csrfile_mepc_0 and
	t ##1 csrfile_mie() == csrfile_mie_0 and
	t ##1 csrfile_mip() == csrfile_mip_0 and
	t ##1 csrfile_mstatus() == csrfile_mstatus_0 and
	t ##1 csrfile_mtvec() == csrfile_mtvec_0 and
	t ##1 pcReg() == pcReg_0 and
	t ##1 regfileWrite_dst() == regfileWrite_dst_0 and
	t ##1 regfileWrite_dstData() == regfileWrite_dstData_0 and
	t ##1 toMemoryData_addrIn() == toMemoryData_addrIn_0 and
	t ##1 toMemoryData_dataIn() == toMemoryData_dataIn_0 and
	t ##1 toMemoryData_mask() == toMemoryData_mask_0 and
	t ##1 toMemoryData_req() == toMemoryData_req_0 and
	t ##1 toMemoryPort_sig_addrIn() == toMemoryData_addrIn_0 and
	t ##1 toMemoryPort_sig_dataIn() == toMemoryData_dataIn_0 and
	t ##1 toMemoryPort_sig_mask() == toMemoryData_mask_0 and
	t ##1 toMemoryPort_sig_req() == toMemoryData_req_0 and
	t ##1 fromMemoryPort_notify() == 0 and
	t ##1 isa_syscall_Port_notify() == 0 and
	t ##1 syscall_isa_Port_notify() == 0 and
	t ##1 toMemoryPort_notify() == 1 and
	t ##1 toRegsPort_notify() == 0;
endproperty;
wait_fetch_21_a: assert property (disable iff (reset) wait_fetch_21_p);


property wait_fetch_22_p;
int unsigned regfileWrite_dst_0;
int unsigned regfileWrite_dstData_0;
int unsigned toMemoryData_addrIn_0;
int unsigned toMemoryData_dataIn_0;
me_masktype toMemoryData_mask_0;
me_accesstype toMemoryData_req_0;
int unsigned pcReg_0;
int unsigned csrfile_mcause_0;
int unsigned csrfile_mepc_0;
int unsigned csrfile_mie_0;
int unsigned csrfile_mip_0;
int unsigned csrfile_mstatus_0;
int unsigned csrfile_mtvec_0;
// hold
	t ##0 hold(regfileWrite_dst_0, regfileWrite_dst()) and
	t ##0 hold(regfileWrite_dstData_0, regfileWrite_dstData()) and
	t ##0 hold(toMemoryData_addrIn_0, toMemoryData_addrIn()) and
	t ##0 hold(toMemoryData_dataIn_0, toMemoryData_dataIn()) and
	t ##0 hold(toMemoryData_mask_0, toMemoryData_mask()) and
	t ##0 hold(toMemoryData_req_0, toMemoryData_req()) and
	t ##0 hold(pcReg_0, pcReg()) and
	t ##0 hold(csrfile_mcause_0, csrfile_mcause()) and
	t ##0 hold(csrfile_mepc_0, csrfile_mepc()) and
	t ##0 hold(csrfile_mie_0, csrfile_mie()) and
	t ##0 hold(csrfile_mip_0, csrfile_mip()) and
	t ##0 hold(csrfile_mstatus_0, csrfile_mstatus()) and
	t ##0 hold(csrfile_mtvec_0, csrfile_mtvec()) and
// Conceptual State
	t ##0 fetch_22() and
// trigger
	t ##0 !(fromMemoryPort_sync())
implies
	t ##1 fetch_22() and
	t ##1 csrfile_mcause() == csrfile_mcause_0 and
	t ##1 csrfile_mepc() == csrfile_mepc_0 and
	t ##1 csrfile_mie() == csrfile_mie_0 and
	t ##1 csrfile_mip() == csrfile_mip_0 and
	t ##1 csrfile_mstatus() == csrfile_mstatus_0 and
	t ##1 csrfile_mtvec() == csrfile_mtvec_0 and
	t ##1 pcReg() == pcReg_0 and
	t ##1 regfileWrite_dst() == regfileWrite_dst_0 and
	t ##1 regfileWrite_dstData() == regfileWrite_dstData_0 and
	t ##1 toMemoryData_addrIn() == toMemoryData_addrIn_0 and
	t ##1 toMemoryData_dataIn() == toMemoryData_dataIn_0 and
	t ##1 toMemoryData_mask() == toMemoryData_mask_0 and
	t ##1 toMemoryData_req() == toMemoryData_req_0 and
	t ##1 fromMemoryPort_notify() == 1 and
	t ##1 isa_syscall_Port_notify() == 0 and
	t ##1 syscall_isa_Port_notify() == 0 and
	t ##1 toMemoryPort_notify() == 0 and
	t ##1 toRegsPort_notify() == 0;
endproperty;
wait_fetch_22_a: assert property (disable iff (reset) wait_fetch_22_p);

endmodule

//DESIGNER SHOULD PAY ATTENTION FOR USING THE MODEL CORRECT NAME FOR BINDING AND TO REFER TO THE RESET SIGNAL USED IN IT
bind ISA ISA_verification inst (.*, .reset(ISA.rst));
