set_property SRC_FILE_INFO {cfile:{C:/01 - ELECTRONICA/Especializaciones/CESE/FPGA_projects/Gen_Onda_VIO_ILA.srcs/constrs_1/imports/fuentes/waveGenerator_ArtyZ7_10.xdc} rfile:../../../Gen_Onda_VIO_ILA.srcs/constrs_1/imports/fuentes/waveGenerator_ArtyZ7_10.xdc id:1} [current_design]
set_property src_info {type:XDC file:1 line:6 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN H16 IOSTANDARD LVCMOS33 } [get_ports { i_clk }]; #IO_L13P_T2_MRCC_35 Sch=SYSCLK
set_property src_info {type:XDC file:1 line:9 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN M20 IOSTANDARD LVCMOS33 } [get_ports { i_rst }]; #IO_L7N_T1_AD2N_35 Sch=SW0
set_property src_info {type:XDC file:1 line:10 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN M19 IOSTANDARD LVCMOS33 } [get_ports { i_en }]; #IO_L7P_T1_AD2P_35 Sch=SW1
set_property src_info {type:XDC file:1 line:29 export:INPUT save:INPUT read:READ} [current_design]
set_property -dict { PACKAGE_PIN Y18 IOSTANDARD LVCMOS33 } [get_ports { o_squ }]; #IO_L17P_T2_34 Sch=JA1_P (Pin 1)
