#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Aug  9 18:44:12 2020
# Process ID: 10016
# Current directory: C:/Users/Batuhan/Desktop/PROJE SON/AES_Encryption_FINAL
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14216 C:\Users\Batuhan\Desktop\PROJE SON\AES_Encryption_FINAL\AES_Encryption_FINAL.xpr
# Log file: C:/Users/Batuhan/Desktop/PROJE SON/AES_Encryption_FINAL/vivado.log
# Journal file: C:/Users/Batuhan/Desktop/PROJE SON/AES_Encryption_FINAL\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Batuhan/Desktop/PROJE SON/AES_Encryption_FINAL/AES_Encryption_FINAL.xpr}
INFO: [Project 1-313] Project file moved from 'D:/AES_Encryption_FINAL' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 691.930 ; gain = 91.164
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Batuhan/Desktop/PROJE SON/AES_Encryption_FINAL/AES_Encryption_FINAL.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_main' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Batuhan/Desktop/PROJE SON/AES_Encryption_FINAL/AES_Encryption_FINAL.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_main_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Batuhan/Desktop/PROJE SON/AES_Encryption_FINAL/AES_Encryption_FINAL.srcs/sources_1/new/addroundkey.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addroundkey
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Batuhan/Desktop/PROJE SON/AES_Encryption_FINAL/AES_Encryption_FINAL.srcs/sources_1/new/aes_main_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aes_main_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Batuhan/Desktop/PROJE SON/AES_Encryption_FINAL/AES_Encryption_FINAL.srcs/sources_1/new/final_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module final_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Batuhan/Desktop/PROJE SON/AES_Encryption_FINAL/AES_Encryption_FINAL.srcs/sources_1/new/keyschedule.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module keyschedule
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Batuhan/Desktop/PROJE SON/AES_Encryption_FINAL/AES_Encryption_FINAL.srcs/sources_1/new/main_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_round
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Batuhan/Desktop/PROJE SON/AES_Encryption_FINAL/AES_Encryption_FINAL.srcs/sources_1/new/mixcolumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mixcolumns
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Batuhan/Desktop/PROJE SON/AES_Encryption_FINAL/AES_Encryption_FINAL.srcs/sources_1/new/subbytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module subbytes
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Batuhan/Desktop/PROJE SON/AES_Encryption_FINAL/AES_Encryption_FINAL.srcs/sim_1/new/tb_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_main
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Batuhan/Desktop/PROJE SON/AES_Encryption_FINAL/AES_Encryption_FINAL.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Batuhan/Desktop/PROJE SON/AES_Encryption_FINAL/AES_Encryption_FINAL.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto abc4f86e10f647ee9eefc8eb3fb7620a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_main_behav xil_defaultlib.tb_main xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.addroundkey
Compiling module xil_defaultlib.keyschedule
Compiling module xil_defaultlib.subbytes
Compiling module xil_defaultlib.mixcolumns
Compiling module xil_defaultlib.main_round
Compiling module xil_defaultlib.final_round
Compiling module xil_defaultlib.aes_main_module
Compiling module xil_defaultlib.tb_main
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_main_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Batuhan/Desktop/PROJE SON/AES_Encryption_FINAL/AES_Encryption_FINAL.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_main_behav -key {Behavioral:sim_1:Functional:tb_main} -tclbatch {tb_main.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_main.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_main_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 745.594 ; gain = 23.145
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Aug  9 18:45:22 2020...
