
Lab4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000025ec  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  080026f8  080026f8  000036f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002728  08002728  00004038  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002728  08002728  00004038  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002728  08002728  00004038  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002728  08002728  00003728  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800272c  0800272c  0000372c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000038  20000000  08002730  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000016c  20000038  08002768  00004038  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001a4  08002768  000041a4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00004038  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008669  00000000  00000000  00004061  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c22  00000000  00000000  0000c6ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a40  00000000  00000000  0000e2f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007d6  00000000  00000000  0000ed30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000169fd  00000000  00000000  0000f506  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b6c6  00000000  00000000  00025f03  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082669  00000000  00000000  000315c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b3c32  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002910  00000000  00000000  000b3c78  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000046  00000000  00000000  000b6588  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000038 	.word	0x20000038
 8000128:	00000000 	.word	0x00000000
 800012c:	080026e0 	.word	0x080026e0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000003c 	.word	0x2000003c
 8000148:	080026e0 	.word	0x080026e0

0800014c <subKeyProcess>:
int button_buffer1[N_BUTTONS];
int button_buffer2[N_BUTTONS];
int button_buffer3[N_BUTTONS];
int press_timer[N_BUTTONS];

void subKeyProcess(int index) {
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	button_flag[index] = 1;
 8000154:	4a04      	ldr	r2, [pc, #16]	@ (8000168 <subKeyProcess+0x1c>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	2101      	movs	r1, #1
 800015a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 800015e:	bf00      	nop
 8000160:	370c      	adds	r7, #12
 8000162:	46bd      	mov	sp, r7
 8000164:	bc80      	pop	{r7}
 8000166:	4770      	bx	lr
 8000168:	20000054 	.word	0x20000054

0800016c <isButtonPressed>:

int isButtonPressed() {
 800016c:	b480      	push	{r7}
 800016e:	b083      	sub	sp, #12
 8000170:	af00      	add	r7, sp, #0
	for (int i = 0; i < N_BUTTONS; i++) {
 8000172:	2300      	movs	r3, #0
 8000174:	607b      	str	r3, [r7, #4]
 8000176:	e010      	b.n	800019a <isButtonPressed+0x2e>
		if (button_flag[i]) {
 8000178:	4a0c      	ldr	r2, [pc, #48]	@ (80001ac <isButtonPressed+0x40>)
 800017a:	687b      	ldr	r3, [r7, #4]
 800017c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000180:	2b00      	cmp	r3, #0
 8000182:	d007      	beq.n	8000194 <isButtonPressed+0x28>
			button_flag[i] = 0;
 8000184:	4a09      	ldr	r2, [pc, #36]	@ (80001ac <isButtonPressed+0x40>)
 8000186:	687b      	ldr	r3, [r7, #4]
 8000188:	2100      	movs	r1, #0
 800018a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			return i + 1;
 800018e:	687b      	ldr	r3, [r7, #4]
 8000190:	3301      	adds	r3, #1
 8000192:	e006      	b.n	80001a2 <isButtonPressed+0x36>
	for (int i = 0; i < N_BUTTONS; i++) {
 8000194:	687b      	ldr	r3, [r7, #4]
 8000196:	3301      	adds	r3, #1
 8000198:	607b      	str	r3, [r7, #4]
 800019a:	687b      	ldr	r3, [r7, #4]
 800019c:	2b02      	cmp	r3, #2
 800019e:	ddeb      	ble.n	8000178 <isButtonPressed+0xc>
		}
	}
	return 0;
 80001a0:	2300      	movs	r3, #0
}
 80001a2:	4618      	mov	r0, r3
 80001a4:	370c      	adds	r7, #12
 80001a6:	46bd      	mov	sp, r7
 80001a8:	bc80      	pop	{r7}
 80001aa:	4770      	bx	lr
 80001ac:	20000054 	.word	0x20000054

080001b0 <getKeyInput>:

void getKeyInput() {
 80001b0:	b580      	push	{r7, lr}
 80001b2:	b082      	sub	sp, #8
 80001b4:	af00      	add	r7, sp, #0
	// MODE
	button_buffer1[0] = button_buffer2[0];
 80001b6:	4b4a      	ldr	r3, [pc, #296]	@ (80002e0 <getKeyInput+0x130>)
 80001b8:	681b      	ldr	r3, [r3, #0]
 80001ba:	4a4a      	ldr	r2, [pc, #296]	@ (80002e4 <getKeyInput+0x134>)
 80001bc:	6013      	str	r3, [r2, #0]
	button_buffer2[0] = button_buffer3[0];
 80001be:	4b4a      	ldr	r3, [pc, #296]	@ (80002e8 <getKeyInput+0x138>)
 80001c0:	681b      	ldr	r3, [r3, #0]
 80001c2:	4a47      	ldr	r2, [pc, #284]	@ (80002e0 <getKeyInput+0x130>)
 80001c4:	6013      	str	r3, [r2, #0]
	button_buffer3[0] = HAL_GPIO_ReadPin(MODE_GPIO_Port, MODE_Pin);
 80001c6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80001ca:	4848      	ldr	r0, [pc, #288]	@ (80002ec <getKeyInput+0x13c>)
 80001cc:	f001 fa72 	bl	80016b4 <HAL_GPIO_ReadPin>
 80001d0:	4603      	mov	r3, r0
 80001d2:	461a      	mov	r2, r3
 80001d4:	4b44      	ldr	r3, [pc, #272]	@ (80002e8 <getKeyInput+0x138>)
 80001d6:	601a      	str	r2, [r3, #0]

	//INCREASE
	button_buffer1[1] = button_buffer2[1];
 80001d8:	4b41      	ldr	r3, [pc, #260]	@ (80002e0 <getKeyInput+0x130>)
 80001da:	685b      	ldr	r3, [r3, #4]
 80001dc:	4a41      	ldr	r2, [pc, #260]	@ (80002e4 <getKeyInput+0x134>)
 80001de:	6053      	str	r3, [r2, #4]
	button_buffer2[1] = button_buffer3[1];
 80001e0:	4b41      	ldr	r3, [pc, #260]	@ (80002e8 <getKeyInput+0x138>)
 80001e2:	685b      	ldr	r3, [r3, #4]
 80001e4:	4a3e      	ldr	r2, [pc, #248]	@ (80002e0 <getKeyInput+0x130>)
 80001e6:	6053      	str	r3, [r2, #4]
	button_buffer3[1] = HAL_GPIO_ReadPin(INCREASE_GPIO_Port, INCREASE_Pin);
 80001e8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80001ec:	4840      	ldr	r0, [pc, #256]	@ (80002f0 <getKeyInput+0x140>)
 80001ee:	f001 fa61 	bl	80016b4 <HAL_GPIO_ReadPin>
 80001f2:	4603      	mov	r3, r0
 80001f4:	461a      	mov	r2, r3
 80001f6:	4b3c      	ldr	r3, [pc, #240]	@ (80002e8 <getKeyInput+0x138>)
 80001f8:	605a      	str	r2, [r3, #4]

	// SET
	button_buffer1[2] = button_buffer2[2];
 80001fa:	4b39      	ldr	r3, [pc, #228]	@ (80002e0 <getKeyInput+0x130>)
 80001fc:	689b      	ldr	r3, [r3, #8]
 80001fe:	4a39      	ldr	r2, [pc, #228]	@ (80002e4 <getKeyInput+0x134>)
 8000200:	6093      	str	r3, [r2, #8]
	button_buffer2[2] = button_buffer3[2];
 8000202:	4b39      	ldr	r3, [pc, #228]	@ (80002e8 <getKeyInput+0x138>)
 8000204:	689b      	ldr	r3, [r3, #8]
 8000206:	4a36      	ldr	r2, [pc, #216]	@ (80002e0 <getKeyInput+0x130>)
 8000208:	6093      	str	r3, [r2, #8]
	button_buffer3[2] = HAL_GPIO_ReadPin(SET_GPIO_Port, SET_Pin);
 800020a:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800020e:	4839      	ldr	r0, [pc, #228]	@ (80002f4 <getKeyInput+0x144>)
 8000210:	f001 fa50 	bl	80016b4 <HAL_GPIO_ReadPin>
 8000214:	4603      	mov	r3, r0
 8000216:	461a      	mov	r2, r3
 8000218:	4b33      	ldr	r3, [pc, #204]	@ (80002e8 <getKeyInput+0x138>)
 800021a:	609a      	str	r2, [r3, #8]

	for (int i = 0; i < N_BUTTONS; i++) {
 800021c:	2300      	movs	r3, #0
 800021e:	607b      	str	r3, [r7, #4]
 8000220:	e055      	b.n	80002ce <getKeyInput+0x11e>
		if ((button_buffer1[i] == button_buffer2[i]) && (button_buffer2[i] == button_buffer3[i])) {
 8000222:	4a30      	ldr	r2, [pc, #192]	@ (80002e4 <getKeyInput+0x134>)
 8000224:	687b      	ldr	r3, [r7, #4]
 8000226:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800022a:	492d      	ldr	r1, [pc, #180]	@ (80002e0 <getKeyInput+0x130>)
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000232:	429a      	cmp	r2, r3
 8000234:	d148      	bne.n	80002c8 <getKeyInput+0x118>
 8000236:	4a2a      	ldr	r2, [pc, #168]	@ (80002e0 <getKeyInput+0x130>)
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800023e:	492a      	ldr	r1, [pc, #168]	@ (80002e8 <getKeyInput+0x138>)
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000246:	429a      	cmp	r2, r3
 8000248:	d13e      	bne.n	80002c8 <getKeyInput+0x118>
			if (button_state[i] != button_buffer3[i]) {
 800024a:	4a2b      	ldr	r2, [pc, #172]	@ (80002f8 <getKeyInput+0x148>)
 800024c:	687b      	ldr	r3, [r7, #4]
 800024e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000252:	4925      	ldr	r1, [pc, #148]	@ (80002e8 <getKeyInput+0x138>)
 8000254:	687b      	ldr	r3, [r7, #4]
 8000256:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800025a:	429a      	cmp	r2, r3
 800025c:	d016      	beq.n	800028c <getKeyInput+0xdc>
				button_state[i] = button_buffer3[i];
 800025e:	4a22      	ldr	r2, [pc, #136]	@ (80002e8 <getKeyInput+0x138>)
 8000260:	687b      	ldr	r3, [r7, #4]
 8000262:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000266:	4924      	ldr	r1, [pc, #144]	@ (80002f8 <getKeyInput+0x148>)
 8000268:	687b      	ldr	r3, [r7, #4]
 800026a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				if (button_state[i] == PRESSED_STATE) {
 800026e:	4a22      	ldr	r2, [pc, #136]	@ (80002f8 <getKeyInput+0x148>)
 8000270:	687b      	ldr	r3, [r7, #4]
 8000272:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000276:	2b00      	cmp	r3, #0
 8000278:	d126      	bne.n	80002c8 <getKeyInput+0x118>
					subKeyProcess(i);
 800027a:	6878      	ldr	r0, [r7, #4]
 800027c:	f7ff ff66 	bl	800014c <subKeyProcess>
					press_timer[i] = LONG_PRESS_TIME;
 8000280:	4a1e      	ldr	r2, [pc, #120]	@ (80002fc <getKeyInput+0x14c>)
 8000282:	687b      	ldr	r3, [r7, #4]
 8000284:	21c8      	movs	r1, #200	@ 0xc8
 8000286:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
 800028a:	e01d      	b.n	80002c8 <getKeyInput+0x118>
				}
			} else {
				if (button_state[i] == PRESSED_STATE) {
 800028c:	4a1a      	ldr	r2, [pc, #104]	@ (80002f8 <getKeyInput+0x148>)
 800028e:	687b      	ldr	r3, [r7, #4]
 8000290:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000294:	2b00      	cmp	r3, #0
 8000296:	d117      	bne.n	80002c8 <getKeyInput+0x118>
					if (press_timer[i] > 0) {
 8000298:	4a18      	ldr	r2, [pc, #96]	@ (80002fc <getKeyInput+0x14c>)
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002a0:	2b00      	cmp	r3, #0
 80002a2:	dd09      	ble.n	80002b8 <getKeyInput+0x108>
						press_timer[i]--;
 80002a4:	4a15      	ldr	r2, [pc, #84]	@ (80002fc <getKeyInput+0x14c>)
 80002a6:	687b      	ldr	r3, [r7, #4]
 80002a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80002ac:	1e5a      	subs	r2, r3, #1
 80002ae:	4913      	ldr	r1, [pc, #76]	@ (80002fc <getKeyInput+0x14c>)
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80002b6:	e007      	b.n	80002c8 <getKeyInput+0x118>
					} else {
						subKeyProcess(i);  // auto repeat
 80002b8:	6878      	ldr	r0, [r7, #4]
 80002ba:	f7ff ff47 	bl	800014c <subKeyProcess>
						press_timer[i] = LONG_PRESS_TIME;
 80002be:	4a0f      	ldr	r2, [pc, #60]	@ (80002fc <getKeyInput+0x14c>)
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	21c8      	movs	r1, #200	@ 0xc8
 80002c4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < N_BUTTONS; i++) {
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	3301      	adds	r3, #1
 80002cc:	607b      	str	r3, [r7, #4]
 80002ce:	687b      	ldr	r3, [r7, #4]
 80002d0:	2b02      	cmp	r3, #2
 80002d2:	dda6      	ble.n	8000222 <getKeyInput+0x72>
					}
				}
			}
		}
	}
}
 80002d4:	bf00      	nop
 80002d6:	bf00      	nop
 80002d8:	3708      	adds	r7, #8
 80002da:	46bd      	mov	sp, r7
 80002dc:	bd80      	pop	{r7, pc}
 80002de:	bf00      	nop
 80002e0:	2000006c 	.word	0x2000006c
 80002e4:	20000060 	.word	0x20000060
 80002e8:	20000078 	.word	0x20000078
 80002ec:	40011000 	.word	0x40011000
 80002f0:	40010800 	.word	0x40010800
 80002f4:	40010c00 	.word	0x40010c00
 80002f8:	20000000 	.word	0x20000000
 80002fc:	20000084 	.word	0x20000084

08000300 <setNumber>:
};

static int led_buffer[4] = {0, 0, 0, 0};
static int display_index = 0;

void setNumber(int num1, int num2) {
 8000300:	b480      	push	{r7}
 8000302:	b083      	sub	sp, #12
 8000304:	af00      	add	r7, sp, #0
 8000306:	6078      	str	r0, [r7, #4]
 8000308:	6039      	str	r1, [r7, #0]
    if (num1 < 0) num1 = 0;
 800030a:	687b      	ldr	r3, [r7, #4]
 800030c:	2b00      	cmp	r3, #0
 800030e:	da01      	bge.n	8000314 <setNumber+0x14>
 8000310:	2300      	movs	r3, #0
 8000312:	607b      	str	r3, [r7, #4]
    if (num2 < 0) num2 = 0;
 8000314:	683b      	ldr	r3, [r7, #0]
 8000316:	2b00      	cmp	r3, #0
 8000318:	da01      	bge.n	800031e <setNumber+0x1e>
 800031a:	2300      	movs	r3, #0
 800031c:	603b      	str	r3, [r7, #0]
    if (num1 > 99) num1 = 99;
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	2b63      	cmp	r3, #99	@ 0x63
 8000322:	dd01      	ble.n	8000328 <setNumber+0x28>
 8000324:	2363      	movs	r3, #99	@ 0x63
 8000326:	607b      	str	r3, [r7, #4]
    if (num2 > 99) num2 = 99;
 8000328:	683b      	ldr	r3, [r7, #0]
 800032a:	2b63      	cmp	r3, #99	@ 0x63
 800032c:	dd01      	ble.n	8000332 <setNumber+0x32>
 800032e:	2363      	movs	r3, #99	@ 0x63
 8000330:	603b      	str	r3, [r7, #0]

    led_buffer[0] = num1 % 10;
 8000332:	6879      	ldr	r1, [r7, #4]
 8000334:	4b18      	ldr	r3, [pc, #96]	@ (8000398 <setNumber+0x98>)
 8000336:	fb83 2301 	smull	r2, r3, r3, r1
 800033a:	109a      	asrs	r2, r3, #2
 800033c:	17cb      	asrs	r3, r1, #31
 800033e:	1ad2      	subs	r2, r2, r3
 8000340:	4613      	mov	r3, r2
 8000342:	009b      	lsls	r3, r3, #2
 8000344:	4413      	add	r3, r2
 8000346:	005b      	lsls	r3, r3, #1
 8000348:	1aca      	subs	r2, r1, r3
 800034a:	4b14      	ldr	r3, [pc, #80]	@ (800039c <setNumber+0x9c>)
 800034c:	601a      	str	r2, [r3, #0]
    led_buffer[1] = num1 / 10;
 800034e:	687b      	ldr	r3, [r7, #4]
 8000350:	4a11      	ldr	r2, [pc, #68]	@ (8000398 <setNumber+0x98>)
 8000352:	fb82 1203 	smull	r1, r2, r2, r3
 8000356:	1092      	asrs	r2, r2, #2
 8000358:	17db      	asrs	r3, r3, #31
 800035a:	1ad3      	subs	r3, r2, r3
 800035c:	4a0f      	ldr	r2, [pc, #60]	@ (800039c <setNumber+0x9c>)
 800035e:	6053      	str	r3, [r2, #4]
    led_buffer[2] = num2 % 10;
 8000360:	6839      	ldr	r1, [r7, #0]
 8000362:	4b0d      	ldr	r3, [pc, #52]	@ (8000398 <setNumber+0x98>)
 8000364:	fb83 2301 	smull	r2, r3, r3, r1
 8000368:	109a      	asrs	r2, r3, #2
 800036a:	17cb      	asrs	r3, r1, #31
 800036c:	1ad2      	subs	r2, r2, r3
 800036e:	4613      	mov	r3, r2
 8000370:	009b      	lsls	r3, r3, #2
 8000372:	4413      	add	r3, r2
 8000374:	005b      	lsls	r3, r3, #1
 8000376:	1aca      	subs	r2, r1, r3
 8000378:	4b08      	ldr	r3, [pc, #32]	@ (800039c <setNumber+0x9c>)
 800037a:	609a      	str	r2, [r3, #8]
    led_buffer[3] = num2 / 10;
 800037c:	683b      	ldr	r3, [r7, #0]
 800037e:	4a06      	ldr	r2, [pc, #24]	@ (8000398 <setNumber+0x98>)
 8000380:	fb82 1203 	smull	r1, r2, r2, r3
 8000384:	1092      	asrs	r2, r2, #2
 8000386:	17db      	asrs	r3, r3, #31
 8000388:	1ad3      	subs	r3, r2, r3
 800038a:	4a04      	ldr	r2, [pc, #16]	@ (800039c <setNumber+0x9c>)
 800038c:	60d3      	str	r3, [r2, #12]
}
 800038e:	bf00      	nop
 8000390:	370c      	adds	r7, #12
 8000392:	46bd      	mov	sp, r7
 8000394:	bc80      	pop	{r7}
 8000396:	4770      	bx	lr
 8000398:	66666667 	.word	0x66666667
 800039c:	20000090 	.word	0x20000090

080003a0 <display7seg_output>:

static void display7seg_output(uint8_t code, int road) {
 80003a0:	b580      	push	{r7, lr}
 80003a2:	b086      	sub	sp, #24
 80003a4:	af00      	add	r7, sp, #0
 80003a6:	4603      	mov	r3, r0
 80003a8:	6039      	str	r1, [r7, #0]
 80003aa:	71fb      	strb	r3, [r7, #7]

    uint8_t mask = 0x01;
 80003ac:	2301      	movs	r3, #1
 80003ae:	75fb      	strb	r3, [r7, #23]
    for (int i = 0; i < 7; i++) {
 80003b0:	2300      	movs	r3, #0
 80003b2:	613b      	str	r3, [r7, #16]
 80003b4:	e027      	b.n	8000406 <display7seg_output+0x66>
        GPIO_PinState state = ((code & mask) == 0) ? GPIO_PIN_RESET : GPIO_PIN_SET;
 80003b6:	79fa      	ldrb	r2, [r7, #7]
 80003b8:	7dfb      	ldrb	r3, [r7, #23]
 80003ba:	4013      	ands	r3, r2
 80003bc:	b2db      	uxtb	r3, r3
 80003be:	2b00      	cmp	r3, #0
 80003c0:	bf14      	ite	ne
 80003c2:	2301      	movne	r3, #1
 80003c4:	2300      	moveq	r3, #0
 80003c6:	b2db      	uxtb	r3, r3
 80003c8:	73fb      	strb	r3, [r7, #15]
        mask <<= 1;
 80003ca:	7dfb      	ldrb	r3, [r7, #23]
 80003cc:	005b      	lsls	r3, r3, #1
 80003ce:	75fb      	strb	r3, [r7, #23]
        if (road == 1) {
 80003d0:	683b      	ldr	r3, [r7, #0]
 80003d2:	2b01      	cmp	r3, #1
 80003d4:	d10a      	bne.n	80003ec <display7seg_output+0x4c>
            HAL_GPIO_WritePin(GPIOB, SEG1a_Pin << i, state);
 80003d6:	2201      	movs	r2, #1
 80003d8:	693b      	ldr	r3, [r7, #16]
 80003da:	fa02 f303 	lsl.w	r3, r2, r3
 80003de:	b29b      	uxth	r3, r3
 80003e0:	7bfa      	ldrb	r2, [r7, #15]
 80003e2:	4619      	mov	r1, r3
 80003e4:	480c      	ldr	r0, [pc, #48]	@ (8000418 <display7seg_output+0x78>)
 80003e6:	f001 f97c 	bl	80016e2 <HAL_GPIO_WritePin>
 80003ea:	e009      	b.n	8000400 <display7seg_output+0x60>
        } else {
            HAL_GPIO_WritePin(GPIOB, SEG2a_Pin << i, state);
 80003ec:	2280      	movs	r2, #128	@ 0x80
 80003ee:	693b      	ldr	r3, [r7, #16]
 80003f0:	fa02 f303 	lsl.w	r3, r2, r3
 80003f4:	b29b      	uxth	r3, r3
 80003f6:	7bfa      	ldrb	r2, [r7, #15]
 80003f8:	4619      	mov	r1, r3
 80003fa:	4807      	ldr	r0, [pc, #28]	@ (8000418 <display7seg_output+0x78>)
 80003fc:	f001 f971 	bl	80016e2 <HAL_GPIO_WritePin>
    for (int i = 0; i < 7; i++) {
 8000400:	693b      	ldr	r3, [r7, #16]
 8000402:	3301      	adds	r3, #1
 8000404:	613b      	str	r3, [r7, #16]
 8000406:	693b      	ldr	r3, [r7, #16]
 8000408:	2b06      	cmp	r3, #6
 800040a:	ddd4      	ble.n	80003b6 <display7seg_output+0x16>
        }
    }
}
 800040c:	bf00      	nop
 800040e:	bf00      	nop
 8000410:	3718      	adds	r7, #24
 8000412:	46bd      	mov	sp, r7
 8000414:	bd80      	pop	{r7, pc}
 8000416:	bf00      	nop
 8000418:	40010c00 	.word	0x40010c00

0800041c <disableAllEN>:

static void disableAllEN(void) {
 800041c:	b580      	push	{r7, lr}
 800041e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOA, EN0_Pin | EN1_Pin | EN2_Pin | EN3_Pin, GPIO_PIN_RESET);
 8000420:	2200      	movs	r2, #0
 8000422:	f44f 7170 	mov.w	r1, #960	@ 0x3c0
 8000426:	4802      	ldr	r0, [pc, #8]	@ (8000430 <disableAllEN+0x14>)
 8000428:	f001 f95b 	bl	80016e2 <HAL_GPIO_WritePin>
}
 800042c:	bf00      	nop
 800042e:	bd80      	pop	{r7, pc}
 8000430:	40010800 	.word	0x40010800

08000434 <update>:

void update(int index_led) {
 8000434:	b580      	push	{r7, lr}
 8000436:	b082      	sub	sp, #8
 8000438:	af00      	add	r7, sp, #0
 800043a:	6078      	str	r0, [r7, #4]
    disableAllEN();
 800043c:	f7ff ffee 	bl	800041c <disableAllEN>

    switch (index_led) {
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	2b00      	cmp	r3, #0
 8000444:	d003      	beq.n	800044e <update+0x1a>
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	2b01      	cmp	r3, #1
 800044a:	d01c      	beq.n	8000486 <update+0x52>
            display7seg_output(segNumber[led_buffer[2]], 2);
            HAL_GPIO_WritePin(GPIOA, EN2_Pin, GPIO_PIN_SET);
            break;

        }
}
 800044c:	e037      	b.n	80004be <update+0x8a>
            display7seg_output(segNumber[led_buffer[1]], 1);
 800044e:	4b1e      	ldr	r3, [pc, #120]	@ (80004c8 <update+0x94>)
 8000450:	685b      	ldr	r3, [r3, #4]
 8000452:	4a1e      	ldr	r2, [pc, #120]	@ (80004cc <update+0x98>)
 8000454:	5cd3      	ldrb	r3, [r2, r3]
 8000456:	2101      	movs	r1, #1
 8000458:	4618      	mov	r0, r3
 800045a:	f7ff ffa1 	bl	80003a0 <display7seg_output>
            HAL_GPIO_WritePin(GPIOA, EN1_Pin, GPIO_PIN_SET);
 800045e:	2201      	movs	r2, #1
 8000460:	2180      	movs	r1, #128	@ 0x80
 8000462:	481b      	ldr	r0, [pc, #108]	@ (80004d0 <update+0x9c>)
 8000464:	f001 f93d 	bl	80016e2 <HAL_GPIO_WritePin>
            display7seg_output(segNumber[led_buffer[3]], 2);
 8000468:	4b17      	ldr	r3, [pc, #92]	@ (80004c8 <update+0x94>)
 800046a:	68db      	ldr	r3, [r3, #12]
 800046c:	4a17      	ldr	r2, [pc, #92]	@ (80004cc <update+0x98>)
 800046e:	5cd3      	ldrb	r3, [r2, r3]
 8000470:	2102      	movs	r1, #2
 8000472:	4618      	mov	r0, r3
 8000474:	f7ff ff94 	bl	80003a0 <display7seg_output>
            HAL_GPIO_WritePin(GPIOA, EN3_Pin, GPIO_PIN_SET);
 8000478:	2201      	movs	r2, #1
 800047a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800047e:	4814      	ldr	r0, [pc, #80]	@ (80004d0 <update+0x9c>)
 8000480:	f001 f92f 	bl	80016e2 <HAL_GPIO_WritePin>
            break;
 8000484:	e01b      	b.n	80004be <update+0x8a>
            display7seg_output(segNumber[led_buffer[0]], 1);
 8000486:	4b10      	ldr	r3, [pc, #64]	@ (80004c8 <update+0x94>)
 8000488:	681b      	ldr	r3, [r3, #0]
 800048a:	4a10      	ldr	r2, [pc, #64]	@ (80004cc <update+0x98>)
 800048c:	5cd3      	ldrb	r3, [r2, r3]
 800048e:	2101      	movs	r1, #1
 8000490:	4618      	mov	r0, r3
 8000492:	f7ff ff85 	bl	80003a0 <display7seg_output>
            HAL_GPIO_WritePin(GPIOA, EN0_Pin, GPIO_PIN_SET);
 8000496:	2201      	movs	r2, #1
 8000498:	2140      	movs	r1, #64	@ 0x40
 800049a:	480d      	ldr	r0, [pc, #52]	@ (80004d0 <update+0x9c>)
 800049c:	f001 f921 	bl	80016e2 <HAL_GPIO_WritePin>
            display7seg_output(segNumber[led_buffer[2]], 2);
 80004a0:	4b09      	ldr	r3, [pc, #36]	@ (80004c8 <update+0x94>)
 80004a2:	689b      	ldr	r3, [r3, #8]
 80004a4:	4a09      	ldr	r2, [pc, #36]	@ (80004cc <update+0x98>)
 80004a6:	5cd3      	ldrb	r3, [r2, r3]
 80004a8:	2102      	movs	r1, #2
 80004aa:	4618      	mov	r0, r3
 80004ac:	f7ff ff78 	bl	80003a0 <display7seg_output>
            HAL_GPIO_WritePin(GPIOA, EN2_Pin, GPIO_PIN_SET);
 80004b0:	2201      	movs	r2, #1
 80004b2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80004b6:	4806      	ldr	r0, [pc, #24]	@ (80004d0 <update+0x9c>)
 80004b8:	f001 f913 	bl	80016e2 <HAL_GPIO_WritePin>
            break;
 80004bc:	bf00      	nop
}
 80004be:	bf00      	nop
 80004c0:	3708      	adds	r7, #8
 80004c2:	46bd      	mov	sp, r7
 80004c4:	bd80      	pop	{r7, pc}
 80004c6:	bf00      	nop
 80004c8:	20000090 	.word	0x20000090
 80004cc:	080026f8 	.word	0x080026f8
 80004d0:	40010800 	.word	0x40010800

080004d4 <Task_Display_Update>:



void Task_Display_Update(void)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	af00      	add	r7, sp, #0
    // Toggle between displaying ones and tens place
    display_index = 1-display_index;
 80004d8:	4b06      	ldr	r3, [pc, #24]	@ (80004f4 <Task_Display_Update+0x20>)
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	f1c3 0301 	rsb	r3, r3, #1
 80004e0:	4a04      	ldr	r2, [pc, #16]	@ (80004f4 <Task_Display_Update+0x20>)
 80004e2:	6013      	str	r3, [r2, #0]

    // Call update with current index
    update(display_index);
 80004e4:	4b03      	ldr	r3, [pc, #12]	@ (80004f4 <Task_Display_Update+0x20>)
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	4618      	mov	r0, r3
 80004ea:	f7ff ffa3 	bl	8000434 <update>
}
 80004ee:	bf00      	nop
 80004f0:	bd80      	pop	{r7, pc}
 80004f2:	bf00      	nop
 80004f4:	200000a0 	.word	0x200000a0

080004f8 <FSM_Init>:
 * Khởi tạo FSM với Scheduler
 * Được gọi một lần trong main()
 * ================================================================
 */
void FSM_Init(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b082      	sub	sp, #8
 80004fc:	af02      	add	r7, sp, #8
    // Add periodic tasks to scheduler
    // Task FSM Normal: chạy mỗi 500ms (50 ticks)
    SCH_Add_Task(Task_FSM_Normal, 0, 50);
 80004fe:	2232      	movs	r2, #50	@ 0x32
 8000500:	2100      	movs	r1, #0
 8000502:	480e      	ldr	r0, [pc, #56]	@ (800053c <FSM_Init+0x44>)
 8000504:	f000 fcc8 	bl	8000e98 <SCH_Add_Task>

    // Task FSM Blink: chạy mỗi 250ms (25 ticks)
    SCH_Add_Task(Task_FSM_Blink, 0, 25);
 8000508:	2219      	movs	r2, #25
 800050a:	2100      	movs	r1, #0
 800050c:	480c      	ldr	r0, [pc, #48]	@ (8000540 <FSM_Init+0x48>)
 800050e:	f000 fcc3 	bl	8000e98 <SCH_Add_Task>

    // Task Button Scan: chạy mỗi 10ms (1 tick) - để debounce
    SCH_Add_Task(Task_Button_Scan, 0, 1);
 8000512:	2201      	movs	r2, #1
 8000514:	2100      	movs	r1, #0
 8000516:	480b      	ldr	r0, [pc, #44]	@ (8000544 <FSM_Init+0x4c>)
 8000518:	f000 fcbe 	bl	8000e98 <SCH_Add_Task>

    // Initialize first state
    status = AUTO_R1_G2;
 800051c:	4b0a      	ldr	r3, [pc, #40]	@ (8000548 <FSM_Init+0x50>)
 800051e:	2201      	movs	r2, #1
 8000520:	601a      	str	r2, [r3, #0]
    setTrafficLED(1, 0, 0, 0, 0, 1);
 8000522:	2301      	movs	r3, #1
 8000524:	9301      	str	r3, [sp, #4]
 8000526:	2300      	movs	r3, #0
 8000528:	9300      	str	r3, [sp, #0]
 800052a:	2300      	movs	r3, #0
 800052c:	2200      	movs	r2, #0
 800052e:	2100      	movs	r1, #0
 8000530:	2001      	movs	r0, #1
 8000532:	f000 f80b 	bl	800054c <setTrafficLED>
}
 8000536:	bf00      	nop
 8000538:	46bd      	mov	sp, r7
 800053a:	bd80      	pop	{r7, pc}
 800053c:	08000735 	.word	0x08000735
 8000540:	080008b9 	.word	0x080008b9
 8000544:	08000a41 	.word	0x08000a41
 8000548:	2000000c 	.word	0x2000000c

0800054c <setTrafficLED>:
 * ================================================================
 * GPIO Control - Set Traffic LEDs
 * ================================================================
 */
void setTrafficLED(int r1, int y1, int g1, int r2, int y2, int g2)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	b084      	sub	sp, #16
 8000550:	af00      	add	r7, sp, #0
 8000552:	60f8      	str	r0, [r7, #12]
 8000554:	60b9      	str	r1, [r7, #8]
 8000556:	607a      	str	r2, [r7, #4]
 8000558:	603b      	str	r3, [r7, #0]
    HAL_GPIO_WritePin(GPIOA, NAV1R_Pin, r1 ? GPIO_PIN_RESET : GPIO_PIN_SET);
 800055a:	68fb      	ldr	r3, [r7, #12]
 800055c:	2b00      	cmp	r3, #0
 800055e:	bf0c      	ite	eq
 8000560:	2301      	moveq	r3, #1
 8000562:	2300      	movne	r3, #0
 8000564:	b2db      	uxtb	r3, r3
 8000566:	461a      	mov	r2, r3
 8000568:	2104      	movs	r1, #4
 800056a:	481f      	ldr	r0, [pc, #124]	@ (80005e8 <setTrafficLED+0x9c>)
 800056c:	f001 f8b9 	bl	80016e2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, NAV1Y_Pin, y1 ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000570:	68bb      	ldr	r3, [r7, #8]
 8000572:	2b00      	cmp	r3, #0
 8000574:	bf0c      	ite	eq
 8000576:	2301      	moveq	r3, #1
 8000578:	2300      	movne	r3, #0
 800057a:	b2db      	uxtb	r3, r3
 800057c:	461a      	mov	r2, r3
 800057e:	2102      	movs	r1, #2
 8000580:	4819      	ldr	r0, [pc, #100]	@ (80005e8 <setTrafficLED+0x9c>)
 8000582:	f001 f8ae 	bl	80016e2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, NAV1G_Pin, g1 ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	2b00      	cmp	r3, #0
 800058a:	bf0c      	ite	eq
 800058c:	2301      	moveq	r3, #1
 800058e:	2300      	movne	r3, #0
 8000590:	b2db      	uxtb	r3, r3
 8000592:	461a      	mov	r2, r3
 8000594:	2101      	movs	r1, #1
 8000596:	4814      	ldr	r0, [pc, #80]	@ (80005e8 <setTrafficLED+0x9c>)
 8000598:	f001 f8a3 	bl	80016e2 <HAL_GPIO_WritePin>

    HAL_GPIO_WritePin(GPIOA, NAV2R_Pin, r2 ? GPIO_PIN_RESET : GPIO_PIN_SET);
 800059c:	683b      	ldr	r3, [r7, #0]
 800059e:	2b00      	cmp	r3, #0
 80005a0:	bf0c      	ite	eq
 80005a2:	2301      	moveq	r3, #1
 80005a4:	2300      	movne	r3, #0
 80005a6:	b2db      	uxtb	r3, r3
 80005a8:	461a      	mov	r2, r3
 80005aa:	2120      	movs	r1, #32
 80005ac:	480e      	ldr	r0, [pc, #56]	@ (80005e8 <setTrafficLED+0x9c>)
 80005ae:	f001 f898 	bl	80016e2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, NAV2Y_Pin, y2 ? GPIO_PIN_RESET : GPIO_PIN_SET);
 80005b2:	69bb      	ldr	r3, [r7, #24]
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	bf0c      	ite	eq
 80005b8:	2301      	moveq	r3, #1
 80005ba:	2300      	movne	r3, #0
 80005bc:	b2db      	uxtb	r3, r3
 80005be:	461a      	mov	r2, r3
 80005c0:	2110      	movs	r1, #16
 80005c2:	4809      	ldr	r0, [pc, #36]	@ (80005e8 <setTrafficLED+0x9c>)
 80005c4:	f001 f88d 	bl	80016e2 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, NAV2G_Pin, g2 ? GPIO_PIN_RESET : GPIO_PIN_SET);
 80005c8:	69fb      	ldr	r3, [r7, #28]
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	bf0c      	ite	eq
 80005ce:	2301      	moveq	r3, #1
 80005d0:	2300      	movne	r3, #0
 80005d2:	b2db      	uxtb	r3, r3
 80005d4:	461a      	mov	r2, r3
 80005d6:	2108      	movs	r1, #8
 80005d8:	4803      	ldr	r0, [pc, #12]	@ (80005e8 <setTrafficLED+0x9c>)
 80005da:	f001 f882 	bl	80016e2 <HAL_GPIO_WritePin>
}
 80005de:	bf00      	nop
 80005e0:	3710      	adds	r7, #16
 80005e2:	46bd      	mov	sp, r7
 80005e4:	bd80      	pop	{r7, pc}
 80005e6:	bf00      	nop
 80005e8:	40010800 	.word	0x40010800

080005ec <check_button>:
 * Button Handling - Non-blocking via Scheduler
 * ================================================================
 * Được gọi mỗi 10ms từ scheduler
 */
void check_button(void)
{
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b082      	sub	sp, #8
 80005f0:	af00      	add	r7, sp, #0
    int button_event = isButtonPressed();
 80005f2:	f7ff fdbb 	bl	800016c <isButtonPressed>
 80005f6:	6078      	str	r0, [r7, #4]
    switch (button_event) {
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	2b03      	cmp	r3, #3
 80005fc:	d031      	beq.n	8000662 <check_button+0x76>
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	2b03      	cmp	r3, #3
 8000602:	dc68      	bgt.n	80006d6 <check_button+0xea>
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	2b01      	cmp	r3, #1
 8000608:	d003      	beq.n	8000612 <check_button+0x26>
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	2b02      	cmp	r3, #2
 800060e:	d017      	beq.n	8000640 <check_button+0x54>
            }
            cnt = 0;
            break;

        default:
            break;
 8000610:	e061      	b.n	80006d6 <check_button+0xea>
            next = (next + 1) % 4;
 8000612:	4b34      	ldr	r3, [pc, #208]	@ (80006e4 <check_button+0xf8>)
 8000614:	681b      	ldr	r3, [r3, #0]
 8000616:	3301      	adds	r3, #1
 8000618:	425a      	negs	r2, r3
 800061a:	f003 0303 	and.w	r3, r3, #3
 800061e:	f002 0203 	and.w	r2, r2, #3
 8000622:	bf58      	it	pl
 8000624:	4253      	negpl	r3, r2
 8000626:	4a2f      	ldr	r2, [pc, #188]	@ (80006e4 <check_button+0xf8>)
 8000628:	6013      	str	r3, [r2, #0]
            mode = MODE_1 + next;
 800062a:	4b2e      	ldr	r3, [pc, #184]	@ (80006e4 <check_button+0xf8>)
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	4a2e      	ldr	r2, [pc, #184]	@ (80006e8 <check_button+0xfc>)
 8000630:	6013      	str	r3, [r2, #0]
            cnt = 0;
 8000632:	4b2e      	ldr	r3, [pc, #184]	@ (80006ec <check_button+0x100>)
 8000634:	2200      	movs	r2, #0
 8000636:	601a      	str	r2, [r3, #0]
            flag = 1;
 8000638:	4b2d      	ldr	r3, [pc, #180]	@ (80006f0 <check_button+0x104>)
 800063a:	2201      	movs	r2, #1
 800063c:	601a      	str	r2, [r3, #0]
            break;
 800063e:	e04d      	b.n	80006dc <check_button+0xf0>
            if (flag) cnt++;
 8000640:	4b2b      	ldr	r3, [pc, #172]	@ (80006f0 <check_button+0x104>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	2b00      	cmp	r3, #0
 8000646:	d004      	beq.n	8000652 <check_button+0x66>
 8000648:	4b28      	ldr	r3, [pc, #160]	@ (80006ec <check_button+0x100>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	3301      	adds	r3, #1
 800064e:	4a27      	ldr	r2, [pc, #156]	@ (80006ec <check_button+0x100>)
 8000650:	6013      	str	r3, [r2, #0]
            if (cnt > 99) cnt = 0;
 8000652:	4b26      	ldr	r3, [pc, #152]	@ (80006ec <check_button+0x100>)
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	2b63      	cmp	r3, #99	@ 0x63
 8000658:	dd3f      	ble.n	80006da <check_button+0xee>
 800065a:	4b24      	ldr	r3, [pc, #144]	@ (80006ec <check_button+0x100>)
 800065c:	2200      	movs	r2, #0
 800065e:	601a      	str	r2, [r3, #0]
            break;
 8000660:	e03b      	b.n	80006da <check_button+0xee>
            switch (mode) {
 8000662:	4b21      	ldr	r3, [pc, #132]	@ (80006e8 <check_button+0xfc>)
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	2b03      	cmp	r3, #3
 8000668:	d016      	beq.n	8000698 <check_button+0xac>
 800066a:	2b03      	cmp	r3, #3
 800066c:	dc2e      	bgt.n	80006cc <check_button+0xe0>
 800066e:	2b01      	cmp	r3, #1
 8000670:	d002      	beq.n	8000678 <check_button+0x8c>
 8000672:	2b02      	cmp	r3, #2
 8000674:	d008      	beq.n	8000688 <check_button+0x9c>
                    break;
 8000676:	e029      	b.n	80006cc <check_button+0xe0>
                    red_time = cnt;
 8000678:	4b1c      	ldr	r3, [pc, #112]	@ (80006ec <check_button+0x100>)
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	4a1d      	ldr	r2, [pc, #116]	@ (80006f4 <check_button+0x108>)
 800067e:	6013      	str	r3, [r2, #0]
                    mode = MODE_3;
 8000680:	4b19      	ldr	r3, [pc, #100]	@ (80006e8 <check_button+0xfc>)
 8000682:	2202      	movs	r2, #2
 8000684:	601a      	str	r2, [r3, #0]
                    break;
 8000686:	e022      	b.n	80006ce <check_button+0xe2>
                    yellow_time = cnt;
 8000688:	4b18      	ldr	r3, [pc, #96]	@ (80006ec <check_button+0x100>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	4a1a      	ldr	r2, [pc, #104]	@ (80006f8 <check_button+0x10c>)
 800068e:	6013      	str	r3, [r2, #0]
                    mode = MODE_4;
 8000690:	4b15      	ldr	r3, [pc, #84]	@ (80006e8 <check_button+0xfc>)
 8000692:	2203      	movs	r2, #3
 8000694:	601a      	str	r2, [r3, #0]
                    break;
 8000696:	e01a      	b.n	80006ce <check_button+0xe2>
                    green_time = cnt;
 8000698:	4b14      	ldr	r3, [pc, #80]	@ (80006ec <check_button+0x100>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	4a17      	ldr	r2, [pc, #92]	@ (80006fc <check_button+0x110>)
 800069e:	6013      	str	r3, [r2, #0]
                    if (red_time != yellow_time + green_time) {
 80006a0:	4b15      	ldr	r3, [pc, #84]	@ (80006f8 <check_button+0x10c>)
 80006a2:	681a      	ldr	r2, [r3, #0]
 80006a4:	4b15      	ldr	r3, [pc, #84]	@ (80006fc <check_button+0x110>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	441a      	add	r2, r3
 80006aa:	4b12      	ldr	r3, [pc, #72]	@ (80006f4 <check_button+0x108>)
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	429a      	cmp	r2, r3
 80006b0:	d008      	beq.n	80006c4 <check_button+0xd8>
                        red_time = 5;
 80006b2:	4b10      	ldr	r3, [pc, #64]	@ (80006f4 <check_button+0x108>)
 80006b4:	2205      	movs	r2, #5
 80006b6:	601a      	str	r2, [r3, #0]
                        yellow_time = 2;
 80006b8:	4b0f      	ldr	r3, [pc, #60]	@ (80006f8 <check_button+0x10c>)
 80006ba:	2202      	movs	r2, #2
 80006bc:	601a      	str	r2, [r3, #0]
                        green_time = 3;
 80006be:	4b0f      	ldr	r3, [pc, #60]	@ (80006fc <check_button+0x110>)
 80006c0:	2203      	movs	r2, #3
 80006c2:	601a      	str	r2, [r3, #0]
                    mode = MODE_1;
 80006c4:	4b08      	ldr	r3, [pc, #32]	@ (80006e8 <check_button+0xfc>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	601a      	str	r2, [r3, #0]
                    break;
 80006ca:	e000      	b.n	80006ce <check_button+0xe2>
                    break;
 80006cc:	bf00      	nop
            cnt = 0;
 80006ce:	4b07      	ldr	r3, [pc, #28]	@ (80006ec <check_button+0x100>)
 80006d0:	2200      	movs	r2, #0
 80006d2:	601a      	str	r2, [r3, #0]
            break;
 80006d4:	e002      	b.n	80006dc <check_button+0xf0>
            break;
 80006d6:	bf00      	nop
 80006d8:	e000      	b.n	80006dc <check_button+0xf0>
            break;
 80006da:	bf00      	nop
    }
}
 80006dc:	bf00      	nop
 80006de:	3708      	adds	r7, #8
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bd80      	pop	{r7, pc}
 80006e4:	200000b0 	.word	0x200000b0
 80006e8:	200000a4 	.word	0x200000a4
 80006ec:	200000ac 	.word	0x200000ac
 80006f0:	20000024 	.word	0x20000024
 80006f4:	20000018 	.word	0x20000018
 80006f8:	2000001c 	.word	0x2000001c
 80006fc:	20000020 	.word	0x20000020

08000700 <enterState>:
 * ================================================================
 * State Management
 * ================================================================
 */
void enterState(int new_state, int r1, int y1, int g1, int r2, int y2, int g2)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b086      	sub	sp, #24
 8000704:	af02      	add	r7, sp, #8
 8000706:	60f8      	str	r0, [r7, #12]
 8000708:	60b9      	str	r1, [r7, #8]
 800070a:	607a      	str	r2, [r7, #4]
 800070c:	603b      	str	r3, [r7, #0]
    status = new_state;
 800070e:	4a08      	ldr	r2, [pc, #32]	@ (8000730 <enterState+0x30>)
 8000710:	68fb      	ldr	r3, [r7, #12]
 8000712:	6013      	str	r3, [r2, #0]
    setTrafficLED(r1, y1, g1, r2, y2, g2);
 8000714:	6a3b      	ldr	r3, [r7, #32]
 8000716:	9301      	str	r3, [sp, #4]
 8000718:	69fb      	ldr	r3, [r7, #28]
 800071a:	9300      	str	r3, [sp, #0]
 800071c:	69bb      	ldr	r3, [r7, #24]
 800071e:	683a      	ldr	r2, [r7, #0]
 8000720:	6879      	ldr	r1, [r7, #4]
 8000722:	68b8      	ldr	r0, [r7, #8]
 8000724:	f7ff ff12 	bl	800054c <setTrafficLED>
}
 8000728:	bf00      	nop
 800072a:	3710      	adds	r7, #16
 800072c:	46bd      	mov	sp, r7
 800072e:	bd80      	pop	{r7, pc}
 8000730:	2000000c 	.word	0x2000000c

08000734 <Task_FSM_Normal>:
 * ================================================================
 * Được gọi mỗi 500ms từ scheduler
 * Tương đương cũ: if (timer1_flag == 1) trong mode_normal()
 */
void Task_FSM_Normal(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b084      	sub	sp, #16
 8000738:	af04      	add	r7, sp, #16
    // Chỉ chạy khi mode = MODE_1 (auto mode)
    if (mode != MODE_1) return;
 800073a:	4b57      	ldr	r3, [pc, #348]	@ (8000898 <Task_FSM_Normal+0x164>)
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	2b00      	cmp	r3, #0
 8000740:	f040 80a6 	bne.w	8000890 <Task_FSM_Normal+0x15c>

    // Decrease timers
    if (led1_time > 0) led1_time--;
 8000744:	4b55      	ldr	r3, [pc, #340]	@ (800089c <Task_FSM_Normal+0x168>)
 8000746:	681b      	ldr	r3, [r3, #0]
 8000748:	2b00      	cmp	r3, #0
 800074a:	dd04      	ble.n	8000756 <Task_FSM_Normal+0x22>
 800074c:	4b53      	ldr	r3, [pc, #332]	@ (800089c <Task_FSM_Normal+0x168>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	3b01      	subs	r3, #1
 8000752:	4a52      	ldr	r2, [pc, #328]	@ (800089c <Task_FSM_Normal+0x168>)
 8000754:	6013      	str	r3, [r2, #0]
    if (led2_time > 0) led2_time--;
 8000756:	4b52      	ldr	r3, [pc, #328]	@ (80008a0 <Task_FSM_Normal+0x16c>)
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	2b00      	cmp	r3, #0
 800075c:	dd04      	ble.n	8000768 <Task_FSM_Normal+0x34>
 800075e:	4b50      	ldr	r3, [pc, #320]	@ (80008a0 <Task_FSM_Normal+0x16c>)
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	3b01      	subs	r3, #1
 8000764:	4a4e      	ldr	r2, [pc, #312]	@ (80008a0 <Task_FSM_Normal+0x16c>)
 8000766:	6013      	str	r3, [r2, #0]

    // Update display
    setNumber(led1_time, led2_time);
 8000768:	4b4c      	ldr	r3, [pc, #304]	@ (800089c <Task_FSM_Normal+0x168>)
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	4a4c      	ldr	r2, [pc, #304]	@ (80008a0 <Task_FSM_Normal+0x16c>)
 800076e:	6812      	ldr	r2, [r2, #0]
 8000770:	4611      	mov	r1, r2
 8000772:	4618      	mov	r0, r3
 8000774:	f7ff fdc4 	bl	8000300 <setNumber>

    // FSM state machine
    switch (status) {
 8000778:	4b4a      	ldr	r3, [pc, #296]	@ (80008a4 <Task_FSM_Normal+0x170>)
 800077a:	681b      	ldr	r3, [r3, #0]
 800077c:	3b01      	subs	r3, #1
 800077e:	2b03      	cmp	r3, #3
 8000780:	d872      	bhi.n	8000868 <Task_FSM_Normal+0x134>
 8000782:	a201      	add	r2, pc, #4	@ (adr r2, 8000788 <Task_FSM_Normal+0x54>)
 8000784:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000788:	08000799 	.word	0x08000799
 800078c:	080007c9 	.word	0x080007c9
 8000790:	08000801 	.word	0x08000801
 8000794:	08000831 	.word	0x08000831
        case AUTO_R1_G2:
            // NAV1: Red, NAV2: Green
            enterState(AUTO_R1_G2, 1, 0, 0, 0, 0, 1);
 8000798:	2301      	movs	r3, #1
 800079a:	9302      	str	r3, [sp, #8]
 800079c:	2300      	movs	r3, #0
 800079e:	9301      	str	r3, [sp, #4]
 80007a0:	2300      	movs	r3, #0
 80007a2:	9300      	str	r3, [sp, #0]
 80007a4:	2300      	movs	r3, #0
 80007a6:	2200      	movs	r2, #0
 80007a8:	2101      	movs	r1, #1
 80007aa:	2001      	movs	r0, #1
 80007ac:	f7ff ffa8 	bl	8000700 <enterState>
            if (led2_time <= 0) {
 80007b0:	4b3b      	ldr	r3, [pc, #236]	@ (80008a0 <Task_FSM_Normal+0x16c>)
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	2b00      	cmp	r3, #0
 80007b6:	dc59      	bgt.n	800086c <Task_FSM_Normal+0x138>
                led2_time = yellow_time;
 80007b8:	4b3b      	ldr	r3, [pc, #236]	@ (80008a8 <Task_FSM_Normal+0x174>)
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	4a38      	ldr	r2, [pc, #224]	@ (80008a0 <Task_FSM_Normal+0x16c>)
 80007be:	6013      	str	r3, [r2, #0]
                status = AUTO_R1_Y2;
 80007c0:	4b38      	ldr	r3, [pc, #224]	@ (80008a4 <Task_FSM_Normal+0x170>)
 80007c2:	2202      	movs	r2, #2
 80007c4:	601a      	str	r2, [r3, #0]
            }
            break;
 80007c6:	e051      	b.n	800086c <Task_FSM_Normal+0x138>

        case AUTO_R1_Y2:
            // NAV1: Red, NAV2: Yellow
            enterState(AUTO_R1_Y2, 1, 0, 0, 0, 1, 0);
 80007c8:	2300      	movs	r3, #0
 80007ca:	9302      	str	r3, [sp, #8]
 80007cc:	2301      	movs	r3, #1
 80007ce:	9301      	str	r3, [sp, #4]
 80007d0:	2300      	movs	r3, #0
 80007d2:	9300      	str	r3, [sp, #0]
 80007d4:	2300      	movs	r3, #0
 80007d6:	2200      	movs	r2, #0
 80007d8:	2101      	movs	r1, #1
 80007da:	2002      	movs	r0, #2
 80007dc:	f7ff ff90 	bl	8000700 <enterState>
            if (led2_time <= 0) {
 80007e0:	4b2f      	ldr	r3, [pc, #188]	@ (80008a0 <Task_FSM_Normal+0x16c>)
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	dc43      	bgt.n	8000870 <Task_FSM_Normal+0x13c>
                led1_time = green_time;
 80007e8:	4b30      	ldr	r3, [pc, #192]	@ (80008ac <Task_FSM_Normal+0x178>)
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	4a2b      	ldr	r2, [pc, #172]	@ (800089c <Task_FSM_Normal+0x168>)
 80007ee:	6013      	str	r3, [r2, #0]
                led2_time = red_time;
 80007f0:	4b2f      	ldr	r3, [pc, #188]	@ (80008b0 <Task_FSM_Normal+0x17c>)
 80007f2:	681b      	ldr	r3, [r3, #0]
 80007f4:	4a2a      	ldr	r2, [pc, #168]	@ (80008a0 <Task_FSM_Normal+0x16c>)
 80007f6:	6013      	str	r3, [r2, #0]
                status = AUTO_G1_R2;
 80007f8:	4b2a      	ldr	r3, [pc, #168]	@ (80008a4 <Task_FSM_Normal+0x170>)
 80007fa:	2203      	movs	r2, #3
 80007fc:	601a      	str	r2, [r3, #0]
            }
            break;
 80007fe:	e037      	b.n	8000870 <Task_FSM_Normal+0x13c>

        case AUTO_G1_R2:
            // NAV1: Green, NAV2: Red
            enterState(AUTO_G1_R2, 0, 0, 1, 1, 0, 0);
 8000800:	2300      	movs	r3, #0
 8000802:	9302      	str	r3, [sp, #8]
 8000804:	2300      	movs	r3, #0
 8000806:	9301      	str	r3, [sp, #4]
 8000808:	2301      	movs	r3, #1
 800080a:	9300      	str	r3, [sp, #0]
 800080c:	2301      	movs	r3, #1
 800080e:	2200      	movs	r2, #0
 8000810:	2100      	movs	r1, #0
 8000812:	2003      	movs	r0, #3
 8000814:	f7ff ff74 	bl	8000700 <enterState>
            if (led1_time <= 0) {
 8000818:	4b20      	ldr	r3, [pc, #128]	@ (800089c <Task_FSM_Normal+0x168>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	2b00      	cmp	r3, #0
 800081e:	dc29      	bgt.n	8000874 <Task_FSM_Normal+0x140>
                led1_time = yellow_time;
 8000820:	4b21      	ldr	r3, [pc, #132]	@ (80008a8 <Task_FSM_Normal+0x174>)
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	4a1d      	ldr	r2, [pc, #116]	@ (800089c <Task_FSM_Normal+0x168>)
 8000826:	6013      	str	r3, [r2, #0]
                status = AUTO_Y1_R2;
 8000828:	4b1e      	ldr	r3, [pc, #120]	@ (80008a4 <Task_FSM_Normal+0x170>)
 800082a:	2204      	movs	r2, #4
 800082c:	601a      	str	r2, [r3, #0]
            }
            break;
 800082e:	e021      	b.n	8000874 <Task_FSM_Normal+0x140>

        case AUTO_Y1_R2:
            // NAV1: Yellow, NAV2: Red
            enterState(AUTO_Y1_R2, 0, 1, 0, 1, 0, 0);
 8000830:	2300      	movs	r3, #0
 8000832:	9302      	str	r3, [sp, #8]
 8000834:	2300      	movs	r3, #0
 8000836:	9301      	str	r3, [sp, #4]
 8000838:	2301      	movs	r3, #1
 800083a:	9300      	str	r3, [sp, #0]
 800083c:	2300      	movs	r3, #0
 800083e:	2201      	movs	r2, #1
 8000840:	2100      	movs	r1, #0
 8000842:	2004      	movs	r0, #4
 8000844:	f7ff ff5c 	bl	8000700 <enterState>
            if (led1_time <= 0) {
 8000848:	4b14      	ldr	r3, [pc, #80]	@ (800089c <Task_FSM_Normal+0x168>)
 800084a:	681b      	ldr	r3, [r3, #0]
 800084c:	2b00      	cmp	r3, #0
 800084e:	dc13      	bgt.n	8000878 <Task_FSM_Normal+0x144>
                led1_time = red_time;
 8000850:	4b17      	ldr	r3, [pc, #92]	@ (80008b0 <Task_FSM_Normal+0x17c>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	4a11      	ldr	r2, [pc, #68]	@ (800089c <Task_FSM_Normal+0x168>)
 8000856:	6013      	str	r3, [r2, #0]
                led2_time = green_time;
 8000858:	4b14      	ldr	r3, [pc, #80]	@ (80008ac <Task_FSM_Normal+0x178>)
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	4a10      	ldr	r2, [pc, #64]	@ (80008a0 <Task_FSM_Normal+0x16c>)
 800085e:	6013      	str	r3, [r2, #0]
                status = AUTO_R1_G2;
 8000860:	4b10      	ldr	r3, [pc, #64]	@ (80008a4 <Task_FSM_Normal+0x170>)
 8000862:	2201      	movs	r2, #1
 8000864:	601a      	str	r2, [r3, #0]
            }
            break;
 8000866:	e007      	b.n	8000878 <Task_FSM_Normal+0x144>

        default:
            break;
 8000868:	bf00      	nop
 800086a:	e006      	b.n	800087a <Task_FSM_Normal+0x146>
            break;
 800086c:	bf00      	nop
 800086e:	e004      	b.n	800087a <Task_FSM_Normal+0x146>
            break;
 8000870:	bf00      	nop
 8000872:	e002      	b.n	800087a <Task_FSM_Normal+0x146>
            break;
 8000874:	bf00      	nop
 8000876:	e000      	b.n	800087a <Task_FSM_Normal+0x146>
            break;
 8000878:	bf00      	nop
    }
    update(index % 2);
 800087a:	4b0e      	ldr	r3, [pc, #56]	@ (80008b4 <Task_FSM_Normal+0x180>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	2b00      	cmp	r3, #0
 8000880:	f003 0301 	and.w	r3, r3, #1
 8000884:	bfb8      	it	lt
 8000886:	425b      	neglt	r3, r3
 8000888:	4618      	mov	r0, r3
 800088a:	f7ff fdd3 	bl	8000434 <update>
 800088e:	e000      	b.n	8000892 <Task_FSM_Normal+0x15e>
    if (mode != MODE_1) return;
 8000890:	bf00      	nop
}
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	200000a4 	.word	0x200000a4
 800089c:	20000010 	.word	0x20000010
 80008a0:	20000014 	.word	0x20000014
 80008a4:	2000000c 	.word	0x2000000c
 80008a8:	2000001c 	.word	0x2000001c
 80008ac:	20000020 	.word	0x20000020
 80008b0:	20000018 	.word	0x20000018
 80008b4:	20000028 	.word	0x20000028

080008b8 <Task_FSM_Blink>:
 * ================================================================
 * Được gọi mỗi 250ms từ scheduler
 * Tương đương cũ: if (timer1_flag) trong blinkLED()
 */
void Task_FSM_Blink(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	af00      	add	r7, sp, #0
    // Chỉ chạy khi mode là MODE_2, MODE_3, hoặc MODE_4
    if (mode == MODE_1) return;
 80008bc:	4b5b      	ldr	r3, [pc, #364]	@ (8000a2c <Task_FSM_Blink+0x174>)
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	f000 80b0 	beq.w	8000a26 <Task_FSM_Blink+0x16e>

    // Toggle blink state
    blink_state = !blink_state;
 80008c6:	4b5a      	ldr	r3, [pc, #360]	@ (8000a30 <Task_FSM_Blink+0x178>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	2b00      	cmp	r3, #0
 80008cc:	bf0c      	ite	eq
 80008ce:	2301      	moveq	r3, #1
 80008d0:	2300      	movne	r3, #0
 80008d2:	b2db      	uxtb	r3, r3
 80008d4:	461a      	mov	r2, r3
 80008d6:	4b56      	ldr	r3, [pc, #344]	@ (8000a30 <Task_FSM_Blink+0x178>)
 80008d8:	601a      	str	r2, [r3, #0]

    // Update display
    setNumber(mode + 1, cnt);
 80008da:	4b54      	ldr	r3, [pc, #336]	@ (8000a2c <Task_FSM_Blink+0x174>)
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	3301      	adds	r3, #1
 80008e0:	4a54      	ldr	r2, [pc, #336]	@ (8000a34 <Task_FSM_Blink+0x17c>)
 80008e2:	6812      	ldr	r2, [r2, #0]
 80008e4:	4611      	mov	r1, r2
 80008e6:	4618      	mov	r0, r3
 80008e8:	f7ff fd0a 	bl	8000300 <setNumber>

    // Control which LEDs blink
    switch (mode) {
 80008ec:	4b4f      	ldr	r3, [pc, #316]	@ (8000a2c <Task_FSM_Blink+0x174>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	2b03      	cmp	r3, #3
 80008f2:	d063      	beq.n	80009bc <Task_FSM_Blink+0x104>
 80008f4:	2b03      	cmp	r3, #3
 80008f6:	f300 808f 	bgt.w	8000a18 <Task_FSM_Blink+0x160>
 80008fa:	2b01      	cmp	r3, #1
 80008fc:	d002      	beq.n	8000904 <Task_FSM_Blink+0x4c>
 80008fe:	2b02      	cmp	r3, #2
 8000900:	d02e      	beq.n	8000960 <Task_FSM_Blink+0xa8>
            HAL_GPIO_WritePin(GPIOA, NAV2R_Pin, GPIO_PIN_SET);
            HAL_GPIO_WritePin(GPIOA, NAV2Y_Pin, GPIO_PIN_SET);
            break;

        default:
            break;
 8000902:	e089      	b.n	8000a18 <Task_FSM_Blink+0x160>
            if (blink_state) {
 8000904:	4b4a      	ldr	r3, [pc, #296]	@ (8000a30 <Task_FSM_Blink+0x178>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	2b00      	cmp	r3, #0
 800090a:	d00a      	beq.n	8000922 <Task_FSM_Blink+0x6a>
                HAL_GPIO_WritePin(GPIOA, NAV1R_Pin, GPIO_PIN_RESET);
 800090c:	2200      	movs	r2, #0
 800090e:	2104      	movs	r1, #4
 8000910:	4849      	ldr	r0, [pc, #292]	@ (8000a38 <Task_FSM_Blink+0x180>)
 8000912:	f000 fee6 	bl	80016e2 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(GPIOA, NAV2R_Pin, GPIO_PIN_RESET);
 8000916:	2200      	movs	r2, #0
 8000918:	2120      	movs	r1, #32
 800091a:	4847      	ldr	r0, [pc, #284]	@ (8000a38 <Task_FSM_Blink+0x180>)
 800091c:	f000 fee1 	bl	80016e2 <HAL_GPIO_WritePin>
 8000920:	e009      	b.n	8000936 <Task_FSM_Blink+0x7e>
                HAL_GPIO_WritePin(GPIOA, NAV1R_Pin, GPIO_PIN_SET);
 8000922:	2201      	movs	r2, #1
 8000924:	2104      	movs	r1, #4
 8000926:	4844      	ldr	r0, [pc, #272]	@ (8000a38 <Task_FSM_Blink+0x180>)
 8000928:	f000 fedb 	bl	80016e2 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(GPIOA, NAV2R_Pin, GPIO_PIN_SET);
 800092c:	2201      	movs	r2, #1
 800092e:	2120      	movs	r1, #32
 8000930:	4841      	ldr	r0, [pc, #260]	@ (8000a38 <Task_FSM_Blink+0x180>)
 8000932:	f000 fed6 	bl	80016e2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, NAV1Y_Pin, GPIO_PIN_SET);
 8000936:	2201      	movs	r2, #1
 8000938:	2102      	movs	r1, #2
 800093a:	483f      	ldr	r0, [pc, #252]	@ (8000a38 <Task_FSM_Blink+0x180>)
 800093c:	f000 fed1 	bl	80016e2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, NAV1G_Pin, GPIO_PIN_SET);
 8000940:	2201      	movs	r2, #1
 8000942:	2101      	movs	r1, #1
 8000944:	483c      	ldr	r0, [pc, #240]	@ (8000a38 <Task_FSM_Blink+0x180>)
 8000946:	f000 fecc 	bl	80016e2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, NAV2Y_Pin, GPIO_PIN_SET);
 800094a:	2201      	movs	r2, #1
 800094c:	2110      	movs	r1, #16
 800094e:	483a      	ldr	r0, [pc, #232]	@ (8000a38 <Task_FSM_Blink+0x180>)
 8000950:	f000 fec7 	bl	80016e2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, NAV2G_Pin, GPIO_PIN_SET);
 8000954:	2201      	movs	r2, #1
 8000956:	2108      	movs	r1, #8
 8000958:	4837      	ldr	r0, [pc, #220]	@ (8000a38 <Task_FSM_Blink+0x180>)
 800095a:	f000 fec2 	bl	80016e2 <HAL_GPIO_WritePin>
            break;
 800095e:	e05c      	b.n	8000a1a <Task_FSM_Blink+0x162>
            if (blink_state) {
 8000960:	4b33      	ldr	r3, [pc, #204]	@ (8000a30 <Task_FSM_Blink+0x178>)
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	2b00      	cmp	r3, #0
 8000966:	d00a      	beq.n	800097e <Task_FSM_Blink+0xc6>
                HAL_GPIO_WritePin(GPIOA, NAV1Y_Pin, GPIO_PIN_RESET);
 8000968:	2200      	movs	r2, #0
 800096a:	2102      	movs	r1, #2
 800096c:	4832      	ldr	r0, [pc, #200]	@ (8000a38 <Task_FSM_Blink+0x180>)
 800096e:	f000 feb8 	bl	80016e2 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(GPIOA, NAV2Y_Pin, GPIO_PIN_RESET);
 8000972:	2200      	movs	r2, #0
 8000974:	2110      	movs	r1, #16
 8000976:	4830      	ldr	r0, [pc, #192]	@ (8000a38 <Task_FSM_Blink+0x180>)
 8000978:	f000 feb3 	bl	80016e2 <HAL_GPIO_WritePin>
 800097c:	e009      	b.n	8000992 <Task_FSM_Blink+0xda>
                HAL_GPIO_WritePin(GPIOA, NAV1Y_Pin, GPIO_PIN_SET);
 800097e:	2201      	movs	r2, #1
 8000980:	2102      	movs	r1, #2
 8000982:	482d      	ldr	r0, [pc, #180]	@ (8000a38 <Task_FSM_Blink+0x180>)
 8000984:	f000 fead 	bl	80016e2 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(GPIOA, NAV2Y_Pin, GPIO_PIN_SET);
 8000988:	2201      	movs	r2, #1
 800098a:	2110      	movs	r1, #16
 800098c:	482a      	ldr	r0, [pc, #168]	@ (8000a38 <Task_FSM_Blink+0x180>)
 800098e:	f000 fea8 	bl	80016e2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, NAV1R_Pin, GPIO_PIN_SET);
 8000992:	2201      	movs	r2, #1
 8000994:	2104      	movs	r1, #4
 8000996:	4828      	ldr	r0, [pc, #160]	@ (8000a38 <Task_FSM_Blink+0x180>)
 8000998:	f000 fea3 	bl	80016e2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, NAV1G_Pin, GPIO_PIN_SET);
 800099c:	2201      	movs	r2, #1
 800099e:	2101      	movs	r1, #1
 80009a0:	4825      	ldr	r0, [pc, #148]	@ (8000a38 <Task_FSM_Blink+0x180>)
 80009a2:	f000 fe9e 	bl	80016e2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, NAV2R_Pin, GPIO_PIN_SET);
 80009a6:	2201      	movs	r2, #1
 80009a8:	2120      	movs	r1, #32
 80009aa:	4823      	ldr	r0, [pc, #140]	@ (8000a38 <Task_FSM_Blink+0x180>)
 80009ac:	f000 fe99 	bl	80016e2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, NAV2G_Pin, GPIO_PIN_SET);
 80009b0:	2201      	movs	r2, #1
 80009b2:	2108      	movs	r1, #8
 80009b4:	4820      	ldr	r0, [pc, #128]	@ (8000a38 <Task_FSM_Blink+0x180>)
 80009b6:	f000 fe94 	bl	80016e2 <HAL_GPIO_WritePin>
            break;
 80009ba:	e02e      	b.n	8000a1a <Task_FSM_Blink+0x162>
            if (blink_state) {
 80009bc:	4b1c      	ldr	r3, [pc, #112]	@ (8000a30 <Task_FSM_Blink+0x178>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d00a      	beq.n	80009da <Task_FSM_Blink+0x122>
                HAL_GPIO_WritePin(GPIOA, NAV1G_Pin, GPIO_PIN_RESET);
 80009c4:	2200      	movs	r2, #0
 80009c6:	2101      	movs	r1, #1
 80009c8:	481b      	ldr	r0, [pc, #108]	@ (8000a38 <Task_FSM_Blink+0x180>)
 80009ca:	f000 fe8a 	bl	80016e2 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(GPIOA, NAV2G_Pin, GPIO_PIN_RESET);
 80009ce:	2200      	movs	r2, #0
 80009d0:	2108      	movs	r1, #8
 80009d2:	4819      	ldr	r0, [pc, #100]	@ (8000a38 <Task_FSM_Blink+0x180>)
 80009d4:	f000 fe85 	bl	80016e2 <HAL_GPIO_WritePin>
 80009d8:	e009      	b.n	80009ee <Task_FSM_Blink+0x136>
                HAL_GPIO_WritePin(GPIOA, NAV1G_Pin, GPIO_PIN_SET);
 80009da:	2201      	movs	r2, #1
 80009dc:	2101      	movs	r1, #1
 80009de:	4816      	ldr	r0, [pc, #88]	@ (8000a38 <Task_FSM_Blink+0x180>)
 80009e0:	f000 fe7f 	bl	80016e2 <HAL_GPIO_WritePin>
                HAL_GPIO_WritePin(GPIOA, NAV2G_Pin, GPIO_PIN_SET);
 80009e4:	2201      	movs	r2, #1
 80009e6:	2108      	movs	r1, #8
 80009e8:	4813      	ldr	r0, [pc, #76]	@ (8000a38 <Task_FSM_Blink+0x180>)
 80009ea:	f000 fe7a 	bl	80016e2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, NAV1R_Pin, GPIO_PIN_SET);
 80009ee:	2201      	movs	r2, #1
 80009f0:	2104      	movs	r1, #4
 80009f2:	4811      	ldr	r0, [pc, #68]	@ (8000a38 <Task_FSM_Blink+0x180>)
 80009f4:	f000 fe75 	bl	80016e2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, NAV1Y_Pin, GPIO_PIN_SET);
 80009f8:	2201      	movs	r2, #1
 80009fa:	2102      	movs	r1, #2
 80009fc:	480e      	ldr	r0, [pc, #56]	@ (8000a38 <Task_FSM_Blink+0x180>)
 80009fe:	f000 fe70 	bl	80016e2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, NAV2R_Pin, GPIO_PIN_SET);
 8000a02:	2201      	movs	r2, #1
 8000a04:	2120      	movs	r1, #32
 8000a06:	480c      	ldr	r0, [pc, #48]	@ (8000a38 <Task_FSM_Blink+0x180>)
 8000a08:	f000 fe6b 	bl	80016e2 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, NAV2Y_Pin, GPIO_PIN_SET);
 8000a0c:	2201      	movs	r2, #1
 8000a0e:	2110      	movs	r1, #16
 8000a10:	4809      	ldr	r0, [pc, #36]	@ (8000a38 <Task_FSM_Blink+0x180>)
 8000a12:	f000 fe66 	bl	80016e2 <HAL_GPIO_WritePin>
            break;
 8000a16:	e000      	b.n	8000a1a <Task_FSM_Blink+0x162>
            break;
 8000a18:	bf00      	nop
    }
    update(index);
 8000a1a:	4b08      	ldr	r3, [pc, #32]	@ (8000a3c <Task_FSM_Blink+0x184>)
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	4618      	mov	r0, r3
 8000a20:	f7ff fd08 	bl	8000434 <update>
 8000a24:	e000      	b.n	8000a28 <Task_FSM_Blink+0x170>
    if (mode == MODE_1) return;
 8000a26:	bf00      	nop
}
 8000a28:	bd80      	pop	{r7, pc}
 8000a2a:	bf00      	nop
 8000a2c:	200000a4 	.word	0x200000a4
 8000a30:	200000a8 	.word	0x200000a8
 8000a34:	200000ac 	.word	0x200000ac
 8000a38:	40010800 	.word	0x40010800
 8000a3c:	20000028 	.word	0x20000028

08000a40 <Task_Button_Scan>:
 * ================================================================
 * Được gọi mỗi 10ms từ scheduler
 * Handles debounce via button.c (getKeyInput)
 */
void Task_Button_Scan(void)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	af00      	add	r7, sp, #0
    // Call getKeyInput for debounce (mỗi 10ms)
    getKeyInput();
 8000a44:	f7ff fbb4 	bl	80001b0 <getKeyInput>

    // Check button events
    check_button();
 8000a48:	f7ff fdd0 	bl	80005ec <check_button>
}
 8000a4c:	bf00      	nop
 8000a4e:	bd80      	pop	{r7, pc}

08000a50 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b084      	sub	sp, #16
 8000a54:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a56:	f000 fb41 	bl	80010dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a5a:	f000 f823 	bl	8000aa4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a5e:	f000 f8a9 	bl	8000bb4 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000a62:	f000 f85b 	bl	8000b1c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000a66:	480e      	ldr	r0, [pc, #56]	@ (8000aa0 <main+0x50>)
 8000a68:	f001 fa82 	bl	8001f70 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  SCH_Init();
 8000a6c:	f000 f94a 	bl	8000d04 <SCH_Init>
  FSM_Init();
 8000a70:	f7ff fd42 	bl	80004f8 <FSM_Init>
 Display_Init();
 8000a74:	f000 f934 	bl	8000ce0 <Display_Init>
  setNumber(5, 3);
 8000a78:	2103      	movs	r1, #3
 8000a7a:	2005      	movs	r0, #5
 8000a7c:	f7ff fc40 	bl	8000300 <setNumber>

  enterState(AUTO_R1_G2, 1,0,0, 0,0,1);
 8000a80:	2301      	movs	r3, #1
 8000a82:	9302      	str	r3, [sp, #8]
 8000a84:	2300      	movs	r3, #0
 8000a86:	9301      	str	r3, [sp, #4]
 8000a88:	2300      	movs	r3, #0
 8000a8a:	9300      	str	r3, [sp, #0]
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	2200      	movs	r2, #0
 8000a90:	2101      	movs	r1, #1
 8000a92:	2001      	movs	r0, #1
 8000a94:	f7ff fe34 	bl	8000700 <enterState>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */


	          SCH_Dispatch_Tasks();
 8000a98:	f000 f9c0 	bl	8000e1c <SCH_Dispatch_Tasks>
 8000a9c:	e7fc      	b.n	8000a98 <main+0x48>
 8000a9e:	bf00      	nop
 8000aa0:	200000b4 	.word	0x200000b4

08000aa4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b090      	sub	sp, #64	@ 0x40
 8000aa8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000aaa:	f107 0318 	add.w	r3, r7, #24
 8000aae:	2228      	movs	r2, #40	@ 0x28
 8000ab0:	2100      	movs	r1, #0
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	f001 fde8 	bl	8002688 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ab8:	1d3b      	adds	r3, r7, #4
 8000aba:	2200      	movs	r2, #0
 8000abc:	601a      	str	r2, [r3, #0]
 8000abe:	605a      	str	r2, [r3, #4]
 8000ac0:	609a      	str	r2, [r3, #8]
 8000ac2:	60da      	str	r2, [r3, #12]
 8000ac4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ac6:	2302      	movs	r3, #2
 8000ac8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000aca:	2301      	movs	r3, #1
 8000acc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ace:	2310      	movs	r3, #16
 8000ad0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000ad6:	f107 0318 	add.w	r3, r7, #24
 8000ada:	4618      	mov	r0, r3
 8000adc:	f000 fe1a 	bl	8001714 <HAL_RCC_OscConfig>
 8000ae0:	4603      	mov	r3, r0
 8000ae2:	2b00      	cmp	r3, #0
 8000ae4:	d001      	beq.n	8000aea <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000ae6:	f000 f907 	bl	8000cf8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000aea:	230f      	movs	r3, #15
 8000aec:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000aee:	2300      	movs	r3, #0
 8000af0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000af2:	2300      	movs	r3, #0
 8000af4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000af6:	2300      	movs	r3, #0
 8000af8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000afa:	2300      	movs	r3, #0
 8000afc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000afe:	1d3b      	adds	r3, r7, #4
 8000b00:	2100      	movs	r1, #0
 8000b02:	4618      	mov	r0, r3
 8000b04:	f001 f888 	bl	8001c18 <HAL_RCC_ClockConfig>
 8000b08:	4603      	mov	r3, r0
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d001      	beq.n	8000b12 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000b0e:	f000 f8f3 	bl	8000cf8 <Error_Handler>
  }
}
 8000b12:	bf00      	nop
 8000b14:	3740      	adds	r7, #64	@ 0x40
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
	...

08000b1c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b086      	sub	sp, #24
 8000b20:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b22:	f107 0308 	add.w	r3, r7, #8
 8000b26:	2200      	movs	r2, #0
 8000b28:	601a      	str	r2, [r3, #0]
 8000b2a:	605a      	str	r2, [r3, #4]
 8000b2c:	609a      	str	r2, [r3, #8]
 8000b2e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b30:	463b      	mov	r3, r7
 8000b32:	2200      	movs	r2, #0
 8000b34:	601a      	str	r2, [r3, #0]
 8000b36:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000b38:	4b1d      	ldr	r3, [pc, #116]	@ (8000bb0 <MX_TIM2_Init+0x94>)
 8000b3a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000b3e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000b40:	4b1b      	ldr	r3, [pc, #108]	@ (8000bb0 <MX_TIM2_Init+0x94>)
 8000b42:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 8000b46:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b48:	4b19      	ldr	r3, [pc, #100]	@ (8000bb0 <MX_TIM2_Init+0x94>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000b4e:	4b18      	ldr	r3, [pc, #96]	@ (8000bb0 <MX_TIM2_Init+0x94>)
 8000b50:	2209      	movs	r2, #9
 8000b52:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b54:	4b16      	ldr	r3, [pc, #88]	@ (8000bb0 <MX_TIM2_Init+0x94>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b5a:	4b15      	ldr	r3, [pc, #84]	@ (8000bb0 <MX_TIM2_Init+0x94>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000b60:	4813      	ldr	r0, [pc, #76]	@ (8000bb0 <MX_TIM2_Init+0x94>)
 8000b62:	f001 f9b5 	bl	8001ed0 <HAL_TIM_Base_Init>
 8000b66:	4603      	mov	r3, r0
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d001      	beq.n	8000b70 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000b6c:	f000 f8c4 	bl	8000cf8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000b70:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b74:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000b76:	f107 0308 	add.w	r3, r7, #8
 8000b7a:	4619      	mov	r1, r3
 8000b7c:	480c      	ldr	r0, [pc, #48]	@ (8000bb0 <MX_TIM2_Init+0x94>)
 8000b7e:	f001 fb33 	bl	80021e8 <HAL_TIM_ConfigClockSource>
 8000b82:	4603      	mov	r3, r0
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d001      	beq.n	8000b8c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000b88:	f000 f8b6 	bl	8000cf8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b90:	2300      	movs	r3, #0
 8000b92:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000b94:	463b      	mov	r3, r7
 8000b96:	4619      	mov	r1, r3
 8000b98:	4805      	ldr	r0, [pc, #20]	@ (8000bb0 <MX_TIM2_Init+0x94>)
 8000b9a:	f001 fd0b 	bl	80025b4 <HAL_TIMEx_MasterConfigSynchronization>
 8000b9e:	4603      	mov	r3, r0
 8000ba0:	2b00      	cmp	r3, #0
 8000ba2:	d001      	beq.n	8000ba8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000ba4:	f000 f8a8 	bl	8000cf8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000ba8:	bf00      	nop
 8000baa:	3718      	adds	r7, #24
 8000bac:	46bd      	mov	sp, r7
 8000bae:	bd80      	pop	{r7, pc}
 8000bb0:	200000b4 	.word	0x200000b4

08000bb4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bb4:	b580      	push	{r7, lr}
 8000bb6:	b088      	sub	sp, #32
 8000bb8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bba:	f107 0310 	add.w	r3, r7, #16
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	601a      	str	r2, [r3, #0]
 8000bc2:	605a      	str	r2, [r3, #4]
 8000bc4:	609a      	str	r2, [r3, #8]
 8000bc6:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bc8:	4b3c      	ldr	r3, [pc, #240]	@ (8000cbc <MX_GPIO_Init+0x108>)
 8000bca:	699b      	ldr	r3, [r3, #24]
 8000bcc:	4a3b      	ldr	r2, [pc, #236]	@ (8000cbc <MX_GPIO_Init+0x108>)
 8000bce:	f043 0310 	orr.w	r3, r3, #16
 8000bd2:	6193      	str	r3, [r2, #24]
 8000bd4:	4b39      	ldr	r3, [pc, #228]	@ (8000cbc <MX_GPIO_Init+0x108>)
 8000bd6:	699b      	ldr	r3, [r3, #24]
 8000bd8:	f003 0310 	and.w	r3, r3, #16
 8000bdc:	60fb      	str	r3, [r7, #12]
 8000bde:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000be0:	4b36      	ldr	r3, [pc, #216]	@ (8000cbc <MX_GPIO_Init+0x108>)
 8000be2:	699b      	ldr	r3, [r3, #24]
 8000be4:	4a35      	ldr	r2, [pc, #212]	@ (8000cbc <MX_GPIO_Init+0x108>)
 8000be6:	f043 0304 	orr.w	r3, r3, #4
 8000bea:	6193      	str	r3, [r2, #24]
 8000bec:	4b33      	ldr	r3, [pc, #204]	@ (8000cbc <MX_GPIO_Init+0x108>)
 8000bee:	699b      	ldr	r3, [r3, #24]
 8000bf0:	f003 0304 	and.w	r3, r3, #4
 8000bf4:	60bb      	str	r3, [r7, #8]
 8000bf6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000bf8:	4b30      	ldr	r3, [pc, #192]	@ (8000cbc <MX_GPIO_Init+0x108>)
 8000bfa:	699b      	ldr	r3, [r3, #24]
 8000bfc:	4a2f      	ldr	r2, [pc, #188]	@ (8000cbc <MX_GPIO_Init+0x108>)
 8000bfe:	f043 0308 	orr.w	r3, r3, #8
 8000c02:	6193      	str	r3, [r2, #24]
 8000c04:	4b2d      	ldr	r3, [pc, #180]	@ (8000cbc <MX_GPIO_Init+0x108>)
 8000c06:	699b      	ldr	r3, [r3, #24]
 8000c08:	f003 0308 	and.w	r3, r3, #8
 8000c0c:	607b      	str	r3, [r7, #4]
 8000c0e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, NAV1G_Pin|NAV1Y_Pin|NAV1R_Pin|NAV2G_Pin
 8000c10:	2200      	movs	r2, #0
 8000c12:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8000c16:	482a      	ldr	r0, [pc, #168]	@ (8000cc0 <MX_GPIO_Init+0x10c>)
 8000c18:	f000 fd63 	bl	80016e2 <HAL_GPIO_WritePin>
                          |NAV2Y_Pin|NAV2R_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SEG1a_Pin|SEG1b_Pin|SEG1c_Pin|SEG1d_Pin
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	f643 71ff 	movw	r1, #16383	@ 0x3fff
 8000c22:	4828      	ldr	r0, [pc, #160]	@ (8000cc4 <MX_GPIO_Init+0x110>)
 8000c24:	f000 fd5d 	bl	80016e2 <HAL_GPIO_WritePin>
                          |SEG2e_Pin|SEG2f_Pin|SEG2g_Pin|SEG1dB3_Pin
                          |SEG1e_Pin|SEG1f_Pin|SEG1g_Pin|SEG2a_Pin
                          |SEG2b_Pin|SEG2c_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : MODE_Pin */
  GPIO_InitStruct.Pin = MODE_Pin;
 8000c28:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c2c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c32:	2300      	movs	r3, #0
 8000c34:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(MODE_GPIO_Port, &GPIO_InitStruct);
 8000c36:	f107 0310 	add.w	r3, r7, #16
 8000c3a:	4619      	mov	r1, r3
 8000c3c:	4822      	ldr	r0, [pc, #136]	@ (8000cc8 <MX_GPIO_Init+0x114>)
 8000c3e:	f000 fbbd 	bl	80013bc <HAL_GPIO_Init>

  /*Configure GPIO pins : NAV1G_Pin NAV1Y_Pin NAV1R_Pin NAV2G_Pin
                           NAV2Y_Pin NAV2R_Pin EN0_Pin EN1_Pin
                           EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = NAV1G_Pin|NAV1Y_Pin|NAV1R_Pin|NAV2G_Pin
 8000c42:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 8000c46:	613b      	str	r3, [r7, #16]
                          |NAV2Y_Pin|NAV2R_Pin|EN0_Pin|EN1_Pin
                          |EN2_Pin|EN3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c48:	2301      	movs	r3, #1
 8000c4a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c50:	2302      	movs	r3, #2
 8000c52:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c54:	f107 0310 	add.w	r3, r7, #16
 8000c58:	4619      	mov	r1, r3
 8000c5a:	4819      	ldr	r0, [pc, #100]	@ (8000cc0 <MX_GPIO_Init+0x10c>)
 8000c5c:	f000 fbae 	bl	80013bc <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG1a_Pin SEG1b_Pin SEG1c_Pin SEG1d_Pin
                           SEG2e_Pin SEG2f_Pin SEG2g_Pin SEG1dB3_Pin
                           SEG1e_Pin SEG1f_Pin SEG1g_Pin SEG2a_Pin
                           SEG2b_Pin SEG2c_Pin */
  GPIO_InitStruct.Pin = SEG1a_Pin|SEG1b_Pin|SEG1c_Pin|SEG1d_Pin
 8000c60:	f643 73ff 	movw	r3, #16383	@ 0x3fff
 8000c64:	613b      	str	r3, [r7, #16]
                          |SEG2e_Pin|SEG2f_Pin|SEG2g_Pin|SEG1dB3_Pin
                          |SEG1e_Pin|SEG1f_Pin|SEG1g_Pin|SEG2a_Pin
                          |SEG2b_Pin|SEG2c_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c66:	2301      	movs	r3, #1
 8000c68:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c6e:	2302      	movs	r3, #2
 8000c70:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c72:	f107 0310 	add.w	r3, r7, #16
 8000c76:	4619      	mov	r1, r3
 8000c78:	4812      	ldr	r0, [pc, #72]	@ (8000cc4 <MX_GPIO_Init+0x110>)
 8000c7a:	f000 fb9f 	bl	80013bc <HAL_GPIO_Init>

  /*Configure GPIO pin : SET_Pin */
  GPIO_InitStruct.Pin = SET_Pin;
 8000c7e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000c82:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c84:	2300      	movs	r3, #0
 8000c86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SET_GPIO_Port, &GPIO_InitStruct);
 8000c8c:	f107 0310 	add.w	r3, r7, #16
 8000c90:	4619      	mov	r1, r3
 8000c92:	480c      	ldr	r0, [pc, #48]	@ (8000cc4 <MX_GPIO_Init+0x110>)
 8000c94:	f000 fb92 	bl	80013bc <HAL_GPIO_Init>

  /*Configure GPIO pin : INCREASE_Pin */
  GPIO_InitStruct.Pin = INCREASE_Pin;
 8000c98:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c9c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(INCREASE_GPIO_Port, &GPIO_InitStruct);
 8000ca6:	f107 0310 	add.w	r3, r7, #16
 8000caa:	4619      	mov	r1, r3
 8000cac:	4804      	ldr	r0, [pc, #16]	@ (8000cc0 <MX_GPIO_Init+0x10c>)
 8000cae:	f000 fb85 	bl	80013bc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000cb2:	bf00      	nop
 8000cb4:	3720      	adds	r7, #32
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	bd80      	pop	{r7, pc}
 8000cba:	bf00      	nop
 8000cbc:	40021000 	.word	0x40021000
 8000cc0:	40010800 	.word	0x40010800
 8000cc4:	40010c00 	.word	0x40010c00
 8000cc8:	40011000 	.word	0x40011000

08000ccc <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b082      	sub	sp, #8
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
	SCH_Update();     // TICK = 10 ms
 8000cd4:	f000 f846 	bl	8000d64 <SCH_Update>
}
 8000cd8:	bf00      	nop
 8000cda:	3708      	adds	r7, #8
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}

08000ce0 <Display_Init>:
void Display_Init()
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	af00      	add	r7, sp, #0
    // Add periodic task for display update
    // Run every 50ms (5 ticks) - fast enough for smooth display
    // This replaces the old update() calls from ISR
    SCH_Add_Task(Task_Display_Update, 0,25);
 8000ce4:	2219      	movs	r2, #25
 8000ce6:	2100      	movs	r1, #0
 8000ce8:	4802      	ldr	r0, [pc, #8]	@ (8000cf4 <Display_Init+0x14>)
 8000cea:	f000 f8d5 	bl	8000e98 <SCH_Add_Task>
}
 8000cee:	bf00      	nop
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	bf00      	nop
 8000cf4:	080004d5 	.word	0x080004d5

08000cf8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000cfc:	b672      	cpsid	i
}
 8000cfe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d00:	bf00      	nop
 8000d02:	e7fd      	b.n	8000d00 <Error_Handler+0x8>

08000d04 <SCH_Init>:
volatile uint32_t tick_ms = 0;

//extern void SCH_Hook_Tick_LED(void);

void SCH_Init(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	b083      	sub	sp, #12
 8000d08:	af00      	add	r7, sp, #0
    for (int i = 0; i < SCH_MAX_TASKS; i++) {
 8000d0a:	2300      	movs	r3, #0
 8000d0c:	607b      	str	r3, [r7, #4]
 8000d0e:	e01d      	b.n	8000d4c <SCH_Init+0x48>
        SCH_tasks[i].pTask = 0;
 8000d10:	4a13      	ldr	r2, [pc, #76]	@ (8000d60 <SCH_Init+0x5c>)
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	011b      	lsls	r3, r3, #4
 8000d16:	4413      	add	r3, r2
 8000d18:	2200      	movs	r2, #0
 8000d1a:	601a      	str	r2, [r3, #0]
        SCH_tasks[i].Delay = 0;
 8000d1c:	4a10      	ldr	r2, [pc, #64]	@ (8000d60 <SCH_Init+0x5c>)
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	011b      	lsls	r3, r3, #4
 8000d22:	4413      	add	r3, r2
 8000d24:	3304      	adds	r3, #4
 8000d26:	2200      	movs	r2, #0
 8000d28:	601a      	str	r2, [r3, #0]
        SCH_tasks[i].Period = 0;
 8000d2a:	4a0d      	ldr	r2, [pc, #52]	@ (8000d60 <SCH_Init+0x5c>)
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	011b      	lsls	r3, r3, #4
 8000d30:	4413      	add	r3, r2
 8000d32:	3308      	adds	r3, #8
 8000d34:	2200      	movs	r2, #0
 8000d36:	601a      	str	r2, [r3, #0]
        SCH_tasks[i].RunMe = 0;
 8000d38:	4a09      	ldr	r2, [pc, #36]	@ (8000d60 <SCH_Init+0x5c>)
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	011b      	lsls	r3, r3, #4
 8000d3e:	4413      	add	r3, r2
 8000d40:	330c      	adds	r3, #12
 8000d42:	2200      	movs	r2, #0
 8000d44:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < SCH_MAX_TASKS; i++) {
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	3301      	adds	r3, #1
 8000d4a:	607b      	str	r3, [r7, #4]
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	2b09      	cmp	r3, #9
 8000d50:	ddde      	ble.n	8000d10 <SCH_Init+0xc>
    }
}
 8000d52:	bf00      	nop
 8000d54:	bf00      	nop
 8000d56:	370c      	adds	r7, #12
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bc80      	pop	{r7}
 8000d5c:	4770      	bx	lr
 8000d5e:	bf00      	nop
 8000d60:	200000fc 	.word	0x200000fc

08000d64 <SCH_Update>:

void SCH_Update(void)   // gọi mỗi 10 ms từ timer
{
 8000d64:	b480      	push	{r7}
 8000d66:	b083      	sub	sp, #12
 8000d68:	af00      	add	r7, sp, #0
    tick_ms += 10;
 8000d6a:	4b2a      	ldr	r3, [pc, #168]	@ (8000e14 <SCH_Update+0xb0>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	330a      	adds	r3, #10
 8000d70:	4a28      	ldr	r2, [pc, #160]	@ (8000e14 <SCH_Update+0xb0>)
 8000d72:	6013      	str	r3, [r2, #0]

    //SCH_Hook_Tick_LED(); // Nháy LED báo scheduler chạy

    for (int i = 0; i < SCH_MAX_TASKS; i++) {
 8000d74:	2300      	movs	r3, #0
 8000d76:	607b      	str	r3, [r7, #4]
 8000d78:	e042      	b.n	8000e00 <SCH_Update+0x9c>
        if (SCH_tasks[i].pTask) {
 8000d7a:	4a27      	ldr	r2, [pc, #156]	@ (8000e18 <SCH_Update+0xb4>)
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	011b      	lsls	r3, r3, #4
 8000d80:	4413      	add	r3, r2
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d038      	beq.n	8000dfa <SCH_Update+0x96>
            if (SCH_tasks[i].Delay == 0) {
 8000d88:	4a23      	ldr	r2, [pc, #140]	@ (8000e18 <SCH_Update+0xb4>)
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	011b      	lsls	r3, r3, #4
 8000d8e:	4413      	add	r3, r2
 8000d90:	3304      	adds	r3, #4
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d123      	bne.n	8000de0 <SCH_Update+0x7c>
                SCH_tasks[i].RunMe++;
 8000d98:	4a1f      	ldr	r2, [pc, #124]	@ (8000e18 <SCH_Update+0xb4>)
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	011b      	lsls	r3, r3, #4
 8000d9e:	4413      	add	r3, r2
 8000da0:	330c      	adds	r3, #12
 8000da2:	781b      	ldrb	r3, [r3, #0]
 8000da4:	3301      	adds	r3, #1
 8000da6:	b2d9      	uxtb	r1, r3
 8000da8:	4a1b      	ldr	r2, [pc, #108]	@ (8000e18 <SCH_Update+0xb4>)
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	011b      	lsls	r3, r3, #4
 8000dae:	4413      	add	r3, r2
 8000db0:	330c      	adds	r3, #12
 8000db2:	460a      	mov	r2, r1
 8000db4:	701a      	strb	r2, [r3, #0]
                if (SCH_tasks[i].Period > 0)
 8000db6:	4a18      	ldr	r2, [pc, #96]	@ (8000e18 <SCH_Update+0xb4>)
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	011b      	lsls	r3, r3, #4
 8000dbc:	4413      	add	r3, r2
 8000dbe:	3308      	adds	r3, #8
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d019      	beq.n	8000dfa <SCH_Update+0x96>
                    SCH_tasks[i].Delay = SCH_tasks[i].Period;
 8000dc6:	4a14      	ldr	r2, [pc, #80]	@ (8000e18 <SCH_Update+0xb4>)
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	011b      	lsls	r3, r3, #4
 8000dcc:	4413      	add	r3, r2
 8000dce:	3308      	adds	r3, #8
 8000dd0:	681a      	ldr	r2, [r3, #0]
 8000dd2:	4911      	ldr	r1, [pc, #68]	@ (8000e18 <SCH_Update+0xb4>)
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	011b      	lsls	r3, r3, #4
 8000dd8:	440b      	add	r3, r1
 8000dda:	3304      	adds	r3, #4
 8000ddc:	601a      	str	r2, [r3, #0]
 8000dde:	e00c      	b.n	8000dfa <SCH_Update+0x96>
            } else {
                SCH_tasks[i].Delay--;
 8000de0:	4a0d      	ldr	r2, [pc, #52]	@ (8000e18 <SCH_Update+0xb4>)
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	011b      	lsls	r3, r3, #4
 8000de6:	4413      	add	r3, r2
 8000de8:	3304      	adds	r3, #4
 8000dea:	681b      	ldr	r3, [r3, #0]
 8000dec:	1e5a      	subs	r2, r3, #1
 8000dee:	490a      	ldr	r1, [pc, #40]	@ (8000e18 <SCH_Update+0xb4>)
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	011b      	lsls	r3, r3, #4
 8000df4:	440b      	add	r3, r1
 8000df6:	3304      	adds	r3, #4
 8000df8:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < SCH_MAX_TASKS; i++) {
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	3301      	adds	r3, #1
 8000dfe:	607b      	str	r3, [r7, #4]
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	2b09      	cmp	r3, #9
 8000e04:	ddb9      	ble.n	8000d7a <SCH_Update+0x16>
            }
        }
    }
}
 8000e06:	bf00      	nop
 8000e08:	bf00      	nop
 8000e0a:	370c      	adds	r7, #12
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	bc80      	pop	{r7}
 8000e10:	4770      	bx	lr
 8000e12:	bf00      	nop
 8000e14:	2000019c 	.word	0x2000019c
 8000e18:	200000fc 	.word	0x200000fc

08000e1c <SCH_Dispatch_Tasks>:

void SCH_Dispatch_Tasks(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b082      	sub	sp, #8
 8000e20:	af00      	add	r7, sp, #0
    for (int i = 0; i < SCH_MAX_TASKS; i++) {
 8000e22:	2300      	movs	r3, #0
 8000e24:	607b      	str	r3, [r7, #4]
 8000e26:	e02c      	b.n	8000e82 <SCH_Dispatch_Tasks+0x66>
        if (SCH_tasks[i].RunMe > 0) {
 8000e28:	4a1a      	ldr	r2, [pc, #104]	@ (8000e94 <SCH_Dispatch_Tasks+0x78>)
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	011b      	lsls	r3, r3, #4
 8000e2e:	4413      	add	r3, r2
 8000e30:	330c      	adds	r3, #12
 8000e32:	781b      	ldrb	r3, [r3, #0]
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d021      	beq.n	8000e7c <SCH_Dispatch_Tasks+0x60>
            (*SCH_tasks[i].pTask)();
 8000e38:	4a16      	ldr	r2, [pc, #88]	@ (8000e94 <SCH_Dispatch_Tasks+0x78>)
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	011b      	lsls	r3, r3, #4
 8000e3e:	4413      	add	r3, r2
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	4798      	blx	r3
            SCH_tasks[i].RunMe--;
 8000e44:	4a13      	ldr	r2, [pc, #76]	@ (8000e94 <SCH_Dispatch_Tasks+0x78>)
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	011b      	lsls	r3, r3, #4
 8000e4a:	4413      	add	r3, r2
 8000e4c:	330c      	adds	r3, #12
 8000e4e:	781b      	ldrb	r3, [r3, #0]
 8000e50:	3b01      	subs	r3, #1
 8000e52:	b2d9      	uxtb	r1, r3
 8000e54:	4a0f      	ldr	r2, [pc, #60]	@ (8000e94 <SCH_Dispatch_Tasks+0x78>)
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	011b      	lsls	r3, r3, #4
 8000e5a:	4413      	add	r3, r2
 8000e5c:	330c      	adds	r3, #12
 8000e5e:	460a      	mov	r2, r1
 8000e60:	701a      	strb	r2, [r3, #0]

            if (SCH_tasks[i].Period == 0) {
 8000e62:	4a0c      	ldr	r2, [pc, #48]	@ (8000e94 <SCH_Dispatch_Tasks+0x78>)
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	011b      	lsls	r3, r3, #4
 8000e68:	4413      	add	r3, r2
 8000e6a:	3308      	adds	r3, #8
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d104      	bne.n	8000e7c <SCH_Dispatch_Tasks+0x60>
                SCH_Delete_Task(i);
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	b2db      	uxtb	r3, r3
 8000e76:	4618      	mov	r0, r3
 8000e78:	f000 f84a 	bl	8000f10 <SCH_Delete_Task>
    for (int i = 0; i < SCH_MAX_TASKS; i++) {
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	3301      	adds	r3, #1
 8000e80:	607b      	str	r3, [r7, #4]
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	2b09      	cmp	r3, #9
 8000e86:	ddcf      	ble.n	8000e28 <SCH_Dispatch_Tasks+0xc>
            }
        }
    }
}
 8000e88:	bf00      	nop
 8000e8a:	bf00      	nop
 8000e8c:	3708      	adds	r7, #8
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	bd80      	pop	{r7, pc}
 8000e92:	bf00      	nop
 8000e94:	200000fc 	.word	0x200000fc

08000e98 <SCH_Add_Task>:

uint8_t SCH_Add_Task(TaskFunction_t pFunction, uint32_t DELAY, uint32_t PERIOD)
{
 8000e98:	b480      	push	{r7}
 8000e9a:	b087      	sub	sp, #28
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	60f8      	str	r0, [r7, #12]
 8000ea0:	60b9      	str	r1, [r7, #8]
 8000ea2:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < SCH_MAX_TASKS; i++) {
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	617b      	str	r3, [r7, #20]
 8000ea8:	e027      	b.n	8000efa <SCH_Add_Task+0x62>
        if (SCH_tasks[i].pTask == 0) {
 8000eaa:	4a18      	ldr	r2, [pc, #96]	@ (8000f0c <SCH_Add_Task+0x74>)
 8000eac:	697b      	ldr	r3, [r7, #20]
 8000eae:	011b      	lsls	r3, r3, #4
 8000eb0:	4413      	add	r3, r2
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d11d      	bne.n	8000ef4 <SCH_Add_Task+0x5c>
            SCH_tasks[i].pTask  = pFunction;
 8000eb8:	4a14      	ldr	r2, [pc, #80]	@ (8000f0c <SCH_Add_Task+0x74>)
 8000eba:	697b      	ldr	r3, [r7, #20]
 8000ebc:	011b      	lsls	r3, r3, #4
 8000ebe:	4413      	add	r3, r2
 8000ec0:	68fa      	ldr	r2, [r7, #12]
 8000ec2:	601a      	str	r2, [r3, #0]
            SCH_tasks[i].Delay  = DELAY;
 8000ec4:	4a11      	ldr	r2, [pc, #68]	@ (8000f0c <SCH_Add_Task+0x74>)
 8000ec6:	697b      	ldr	r3, [r7, #20]
 8000ec8:	011b      	lsls	r3, r3, #4
 8000eca:	4413      	add	r3, r2
 8000ecc:	3304      	adds	r3, #4
 8000ece:	68ba      	ldr	r2, [r7, #8]
 8000ed0:	601a      	str	r2, [r3, #0]
            SCH_tasks[i].Period = PERIOD;
 8000ed2:	4a0e      	ldr	r2, [pc, #56]	@ (8000f0c <SCH_Add_Task+0x74>)
 8000ed4:	697b      	ldr	r3, [r7, #20]
 8000ed6:	011b      	lsls	r3, r3, #4
 8000ed8:	4413      	add	r3, r2
 8000eda:	3308      	adds	r3, #8
 8000edc:	687a      	ldr	r2, [r7, #4]
 8000ede:	601a      	str	r2, [r3, #0]
            SCH_tasks[i].RunMe  = 0;
 8000ee0:	4a0a      	ldr	r2, [pc, #40]	@ (8000f0c <SCH_Add_Task+0x74>)
 8000ee2:	697b      	ldr	r3, [r7, #20]
 8000ee4:	011b      	lsls	r3, r3, #4
 8000ee6:	4413      	add	r3, r2
 8000ee8:	330c      	adds	r3, #12
 8000eea:	2200      	movs	r2, #0
 8000eec:	701a      	strb	r2, [r3, #0]
            return i;
 8000eee:	697b      	ldr	r3, [r7, #20]
 8000ef0:	b2db      	uxtb	r3, r3
 8000ef2:	e006      	b.n	8000f02 <SCH_Add_Task+0x6a>
    for (int i = 0; i < SCH_MAX_TASKS; i++) {
 8000ef4:	697b      	ldr	r3, [r7, #20]
 8000ef6:	3301      	adds	r3, #1
 8000ef8:	617b      	str	r3, [r7, #20]
 8000efa:	697b      	ldr	r3, [r7, #20]
 8000efc:	2b09      	cmp	r3, #9
 8000efe:	ddd4      	ble.n	8000eaa <SCH_Add_Task+0x12>
        }
    }
    return NO_TASK_ID;
 8000f00:	23ff      	movs	r3, #255	@ 0xff
}
 8000f02:	4618      	mov	r0, r3
 8000f04:	371c      	adds	r7, #28
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bc80      	pop	{r7}
 8000f0a:	4770      	bx	lr
 8000f0c:	200000fc 	.word	0x200000fc

08000f10 <SCH_Delete_Task>:

uint8_t SCH_Delete_Task(uint8_t id)
{
 8000f10:	b480      	push	{r7}
 8000f12:	b083      	sub	sp, #12
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	4603      	mov	r3, r0
 8000f18:	71fb      	strb	r3, [r7, #7]
    if (id >= SCH_MAX_TASKS) return 1;
 8000f1a:	79fb      	ldrb	r3, [r7, #7]
 8000f1c:	2b09      	cmp	r3, #9
 8000f1e:	d901      	bls.n	8000f24 <SCH_Delete_Task+0x14>
 8000f20:	2301      	movs	r3, #1
 8000f22:	e01b      	b.n	8000f5c <SCH_Delete_Task+0x4c>

    SCH_tasks[id].pTask = 0;
 8000f24:	79fb      	ldrb	r3, [r7, #7]
 8000f26:	4a10      	ldr	r2, [pc, #64]	@ (8000f68 <SCH_Delete_Task+0x58>)
 8000f28:	011b      	lsls	r3, r3, #4
 8000f2a:	4413      	add	r3, r2
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	601a      	str	r2, [r3, #0]
    SCH_tasks[id].Delay = 0;
 8000f30:	79fb      	ldrb	r3, [r7, #7]
 8000f32:	4a0d      	ldr	r2, [pc, #52]	@ (8000f68 <SCH_Delete_Task+0x58>)
 8000f34:	011b      	lsls	r3, r3, #4
 8000f36:	4413      	add	r3, r2
 8000f38:	3304      	adds	r3, #4
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	601a      	str	r2, [r3, #0]
    SCH_tasks[id].Period = 0;
 8000f3e:	79fb      	ldrb	r3, [r7, #7]
 8000f40:	4a09      	ldr	r2, [pc, #36]	@ (8000f68 <SCH_Delete_Task+0x58>)
 8000f42:	011b      	lsls	r3, r3, #4
 8000f44:	4413      	add	r3, r2
 8000f46:	3308      	adds	r3, #8
 8000f48:	2200      	movs	r2, #0
 8000f4a:	601a      	str	r2, [r3, #0]
    SCH_tasks[id].RunMe = 0;
 8000f4c:	79fb      	ldrb	r3, [r7, #7]
 8000f4e:	4a06      	ldr	r2, [pc, #24]	@ (8000f68 <SCH_Delete_Task+0x58>)
 8000f50:	011b      	lsls	r3, r3, #4
 8000f52:	4413      	add	r3, r2
 8000f54:	330c      	adds	r3, #12
 8000f56:	2200      	movs	r2, #0
 8000f58:	701a      	strb	r2, [r3, #0]

    return 0;
 8000f5a:	2300      	movs	r3, #0
}
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	370c      	adds	r7, #12
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bc80      	pop	{r7}
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop
 8000f68:	200000fc 	.word	0x200000fc

08000f6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b085      	sub	sp, #20
 8000f70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000f72:	4b15      	ldr	r3, [pc, #84]	@ (8000fc8 <HAL_MspInit+0x5c>)
 8000f74:	699b      	ldr	r3, [r3, #24]
 8000f76:	4a14      	ldr	r2, [pc, #80]	@ (8000fc8 <HAL_MspInit+0x5c>)
 8000f78:	f043 0301 	orr.w	r3, r3, #1
 8000f7c:	6193      	str	r3, [r2, #24]
 8000f7e:	4b12      	ldr	r3, [pc, #72]	@ (8000fc8 <HAL_MspInit+0x5c>)
 8000f80:	699b      	ldr	r3, [r3, #24]
 8000f82:	f003 0301 	and.w	r3, r3, #1
 8000f86:	60bb      	str	r3, [r7, #8]
 8000f88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f8a:	4b0f      	ldr	r3, [pc, #60]	@ (8000fc8 <HAL_MspInit+0x5c>)
 8000f8c:	69db      	ldr	r3, [r3, #28]
 8000f8e:	4a0e      	ldr	r2, [pc, #56]	@ (8000fc8 <HAL_MspInit+0x5c>)
 8000f90:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f94:	61d3      	str	r3, [r2, #28]
 8000f96:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc8 <HAL_MspInit+0x5c>)
 8000f98:	69db      	ldr	r3, [r3, #28]
 8000f9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f9e:	607b      	str	r3, [r7, #4]
 8000fa0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000fa2:	4b0a      	ldr	r3, [pc, #40]	@ (8000fcc <HAL_MspInit+0x60>)
 8000fa4:	685b      	ldr	r3, [r3, #4]
 8000fa6:	60fb      	str	r3, [r7, #12]
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000fae:	60fb      	str	r3, [r7, #12]
 8000fb0:	68fb      	ldr	r3, [r7, #12]
 8000fb2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000fb6:	60fb      	str	r3, [r7, #12]
 8000fb8:	4a04      	ldr	r2, [pc, #16]	@ (8000fcc <HAL_MspInit+0x60>)
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fbe:	bf00      	nop
 8000fc0:	3714      	adds	r7, #20
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bc80      	pop	{r7}
 8000fc6:	4770      	bx	lr
 8000fc8:	40021000 	.word	0x40021000
 8000fcc:	40010000 	.word	0x40010000

08000fd0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b084      	sub	sp, #16
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000fe0:	d113      	bne.n	800100a <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000fe2:	4b0c      	ldr	r3, [pc, #48]	@ (8001014 <HAL_TIM_Base_MspInit+0x44>)
 8000fe4:	69db      	ldr	r3, [r3, #28]
 8000fe6:	4a0b      	ldr	r2, [pc, #44]	@ (8001014 <HAL_TIM_Base_MspInit+0x44>)
 8000fe8:	f043 0301 	orr.w	r3, r3, #1
 8000fec:	61d3      	str	r3, [r2, #28]
 8000fee:	4b09      	ldr	r3, [pc, #36]	@ (8001014 <HAL_TIM_Base_MspInit+0x44>)
 8000ff0:	69db      	ldr	r3, [r3, #28]
 8000ff2:	f003 0301 	and.w	r3, r3, #1
 8000ff6:	60fb      	str	r3, [r7, #12]
 8000ff8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	2100      	movs	r1, #0
 8000ffe:	201c      	movs	r0, #28
 8001000:	f000 f9a5 	bl	800134e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001004:	201c      	movs	r0, #28
 8001006:	f000 f9be 	bl	8001386 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800100a:	bf00      	nop
 800100c:	3710      	adds	r7, #16
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	40021000 	.word	0x40021000

08001018 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800101c:	bf00      	nop
 800101e:	e7fd      	b.n	800101c <NMI_Handler+0x4>

08001020 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001020:	b480      	push	{r7}
 8001022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001024:	bf00      	nop
 8001026:	e7fd      	b.n	8001024 <HardFault_Handler+0x4>

08001028 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800102c:	bf00      	nop
 800102e:	e7fd      	b.n	800102c <MemManage_Handler+0x4>

08001030 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001030:	b480      	push	{r7}
 8001032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001034:	bf00      	nop
 8001036:	e7fd      	b.n	8001034 <BusFault_Handler+0x4>

08001038 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800103c:	bf00      	nop
 800103e:	e7fd      	b.n	800103c <UsageFault_Handler+0x4>

08001040 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001044:	bf00      	nop
 8001046:	46bd      	mov	sp, r7
 8001048:	bc80      	pop	{r7}
 800104a:	4770      	bx	lr

0800104c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001050:	bf00      	nop
 8001052:	46bd      	mov	sp, r7
 8001054:	bc80      	pop	{r7}
 8001056:	4770      	bx	lr

08001058 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001058:	b480      	push	{r7}
 800105a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800105c:	bf00      	nop
 800105e:	46bd      	mov	sp, r7
 8001060:	bc80      	pop	{r7}
 8001062:	4770      	bx	lr

08001064 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001068:	f000 f87e 	bl	8001168 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800106c:	bf00      	nop
 800106e:	bd80      	pop	{r7, pc}

08001070 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001074:	4802      	ldr	r0, [pc, #8]	@ (8001080 <TIM2_IRQHandler+0x10>)
 8001076:	f000 ffc7 	bl	8002008 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800107a:	bf00      	nop
 800107c:	bd80      	pop	{r7, pc}
 800107e:	bf00      	nop
 8001080:	200000b4 	.word	0x200000b4

08001084 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001088:	bf00      	nop
 800108a:	46bd      	mov	sp, r7
 800108c:	bc80      	pop	{r7}
 800108e:	4770      	bx	lr

08001090 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001090:	f7ff fff8 	bl	8001084 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001094:	480b      	ldr	r0, [pc, #44]	@ (80010c4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001096:	490c      	ldr	r1, [pc, #48]	@ (80010c8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001098:	4a0c      	ldr	r2, [pc, #48]	@ (80010cc <LoopFillZerobss+0x16>)
  movs r3, #0
 800109a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800109c:	e002      	b.n	80010a4 <LoopCopyDataInit>

0800109e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800109e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80010a0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80010a2:	3304      	adds	r3, #4

080010a4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80010a4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80010a6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80010a8:	d3f9      	bcc.n	800109e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80010aa:	4a09      	ldr	r2, [pc, #36]	@ (80010d0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80010ac:	4c09      	ldr	r4, [pc, #36]	@ (80010d4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80010ae:	2300      	movs	r3, #0
  b LoopFillZerobss
 80010b0:	e001      	b.n	80010b6 <LoopFillZerobss>

080010b2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80010b2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80010b4:	3204      	adds	r2, #4

080010b6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80010b6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80010b8:	d3fb      	bcc.n	80010b2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80010ba:	f001 faed 	bl	8002698 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80010be:	f7ff fcc7 	bl	8000a50 <main>
  bx lr
 80010c2:	4770      	bx	lr
  ldr r0, =_sdata
 80010c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80010c8:	20000038 	.word	0x20000038
  ldr r2, =_sidata
 80010cc:	08002730 	.word	0x08002730
  ldr r2, =_sbss
 80010d0:	20000038 	.word	0x20000038
  ldr r4, =_ebss
 80010d4:	200001a4 	.word	0x200001a4

080010d8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80010d8:	e7fe      	b.n	80010d8 <ADC1_2_IRQHandler>
	...

080010dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010e0:	4b08      	ldr	r3, [pc, #32]	@ (8001104 <HAL_Init+0x28>)
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	4a07      	ldr	r2, [pc, #28]	@ (8001104 <HAL_Init+0x28>)
 80010e6:	f043 0310 	orr.w	r3, r3, #16
 80010ea:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010ec:	2003      	movs	r0, #3
 80010ee:	f000 f923 	bl	8001338 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010f2:	200f      	movs	r0, #15
 80010f4:	f000 f808 	bl	8001108 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010f8:	f7ff ff38 	bl	8000f6c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010fc:	2300      	movs	r3, #0
}
 80010fe:	4618      	mov	r0, r3
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	40022000 	.word	0x40022000

08001108 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001110:	4b12      	ldr	r3, [pc, #72]	@ (800115c <HAL_InitTick+0x54>)
 8001112:	681a      	ldr	r2, [r3, #0]
 8001114:	4b12      	ldr	r3, [pc, #72]	@ (8001160 <HAL_InitTick+0x58>)
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	4619      	mov	r1, r3
 800111a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800111e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001122:	fbb2 f3f3 	udiv	r3, r2, r3
 8001126:	4618      	mov	r0, r3
 8001128:	f000 f93b 	bl	80013a2 <HAL_SYSTICK_Config>
 800112c:	4603      	mov	r3, r0
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001132:	2301      	movs	r3, #1
 8001134:	e00e      	b.n	8001154 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	2b0f      	cmp	r3, #15
 800113a:	d80a      	bhi.n	8001152 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800113c:	2200      	movs	r2, #0
 800113e:	6879      	ldr	r1, [r7, #4]
 8001140:	f04f 30ff 	mov.w	r0, #4294967295
 8001144:	f000 f903 	bl	800134e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001148:	4a06      	ldr	r2, [pc, #24]	@ (8001164 <HAL_InitTick+0x5c>)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800114e:	2300      	movs	r3, #0
 8001150:	e000      	b.n	8001154 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001152:	2301      	movs	r3, #1
}
 8001154:	4618      	mov	r0, r3
 8001156:	3708      	adds	r7, #8
 8001158:	46bd      	mov	sp, r7
 800115a:	bd80      	pop	{r7, pc}
 800115c:	2000002c 	.word	0x2000002c
 8001160:	20000034 	.word	0x20000034
 8001164:	20000030 	.word	0x20000030

08001168 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001168:	b480      	push	{r7}
 800116a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800116c:	4b05      	ldr	r3, [pc, #20]	@ (8001184 <HAL_IncTick+0x1c>)
 800116e:	781b      	ldrb	r3, [r3, #0]
 8001170:	461a      	mov	r2, r3
 8001172:	4b05      	ldr	r3, [pc, #20]	@ (8001188 <HAL_IncTick+0x20>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	4413      	add	r3, r2
 8001178:	4a03      	ldr	r2, [pc, #12]	@ (8001188 <HAL_IncTick+0x20>)
 800117a:	6013      	str	r3, [r2, #0]
}
 800117c:	bf00      	nop
 800117e:	46bd      	mov	sp, r7
 8001180:	bc80      	pop	{r7}
 8001182:	4770      	bx	lr
 8001184:	20000034 	.word	0x20000034
 8001188:	200001a0 	.word	0x200001a0

0800118c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800118c:	b480      	push	{r7}
 800118e:	af00      	add	r7, sp, #0
  return uwTick;
 8001190:	4b02      	ldr	r3, [pc, #8]	@ (800119c <HAL_GetTick+0x10>)
 8001192:	681b      	ldr	r3, [r3, #0]
}
 8001194:	4618      	mov	r0, r3
 8001196:	46bd      	mov	sp, r7
 8001198:	bc80      	pop	{r7}
 800119a:	4770      	bx	lr
 800119c:	200001a0 	.word	0x200001a0

080011a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b085      	sub	sp, #20
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	f003 0307 	and.w	r3, r3, #7
 80011ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011b0:	4b0c      	ldr	r3, [pc, #48]	@ (80011e4 <__NVIC_SetPriorityGrouping+0x44>)
 80011b2:	68db      	ldr	r3, [r3, #12]
 80011b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011b6:	68ba      	ldr	r2, [r7, #8]
 80011b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80011bc:	4013      	ands	r3, r2
 80011be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011c4:	68bb      	ldr	r3, [r7, #8]
 80011c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80011c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80011cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011d2:	4a04      	ldr	r2, [pc, #16]	@ (80011e4 <__NVIC_SetPriorityGrouping+0x44>)
 80011d4:	68bb      	ldr	r3, [r7, #8]
 80011d6:	60d3      	str	r3, [r2, #12]
}
 80011d8:	bf00      	nop
 80011da:	3714      	adds	r7, #20
 80011dc:	46bd      	mov	sp, r7
 80011de:	bc80      	pop	{r7}
 80011e0:	4770      	bx	lr
 80011e2:	bf00      	nop
 80011e4:	e000ed00 	.word	0xe000ed00

080011e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011ec:	4b04      	ldr	r3, [pc, #16]	@ (8001200 <__NVIC_GetPriorityGrouping+0x18>)
 80011ee:	68db      	ldr	r3, [r3, #12]
 80011f0:	0a1b      	lsrs	r3, r3, #8
 80011f2:	f003 0307 	and.w	r3, r3, #7
}
 80011f6:	4618      	mov	r0, r3
 80011f8:	46bd      	mov	sp, r7
 80011fa:	bc80      	pop	{r7}
 80011fc:	4770      	bx	lr
 80011fe:	bf00      	nop
 8001200:	e000ed00 	.word	0xe000ed00

08001204 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001204:	b480      	push	{r7}
 8001206:	b083      	sub	sp, #12
 8001208:	af00      	add	r7, sp, #0
 800120a:	4603      	mov	r3, r0
 800120c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800120e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001212:	2b00      	cmp	r3, #0
 8001214:	db0b      	blt.n	800122e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001216:	79fb      	ldrb	r3, [r7, #7]
 8001218:	f003 021f 	and.w	r2, r3, #31
 800121c:	4906      	ldr	r1, [pc, #24]	@ (8001238 <__NVIC_EnableIRQ+0x34>)
 800121e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001222:	095b      	lsrs	r3, r3, #5
 8001224:	2001      	movs	r0, #1
 8001226:	fa00 f202 	lsl.w	r2, r0, r2
 800122a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800122e:	bf00      	nop
 8001230:	370c      	adds	r7, #12
 8001232:	46bd      	mov	sp, r7
 8001234:	bc80      	pop	{r7}
 8001236:	4770      	bx	lr
 8001238:	e000e100 	.word	0xe000e100

0800123c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800123c:	b480      	push	{r7}
 800123e:	b083      	sub	sp, #12
 8001240:	af00      	add	r7, sp, #0
 8001242:	4603      	mov	r3, r0
 8001244:	6039      	str	r1, [r7, #0]
 8001246:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001248:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800124c:	2b00      	cmp	r3, #0
 800124e:	db0a      	blt.n	8001266 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001250:	683b      	ldr	r3, [r7, #0]
 8001252:	b2da      	uxtb	r2, r3
 8001254:	490c      	ldr	r1, [pc, #48]	@ (8001288 <__NVIC_SetPriority+0x4c>)
 8001256:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800125a:	0112      	lsls	r2, r2, #4
 800125c:	b2d2      	uxtb	r2, r2
 800125e:	440b      	add	r3, r1
 8001260:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001264:	e00a      	b.n	800127c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	b2da      	uxtb	r2, r3
 800126a:	4908      	ldr	r1, [pc, #32]	@ (800128c <__NVIC_SetPriority+0x50>)
 800126c:	79fb      	ldrb	r3, [r7, #7]
 800126e:	f003 030f 	and.w	r3, r3, #15
 8001272:	3b04      	subs	r3, #4
 8001274:	0112      	lsls	r2, r2, #4
 8001276:	b2d2      	uxtb	r2, r2
 8001278:	440b      	add	r3, r1
 800127a:	761a      	strb	r2, [r3, #24]
}
 800127c:	bf00      	nop
 800127e:	370c      	adds	r7, #12
 8001280:	46bd      	mov	sp, r7
 8001282:	bc80      	pop	{r7}
 8001284:	4770      	bx	lr
 8001286:	bf00      	nop
 8001288:	e000e100 	.word	0xe000e100
 800128c:	e000ed00 	.word	0xe000ed00

08001290 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001290:	b480      	push	{r7}
 8001292:	b089      	sub	sp, #36	@ 0x24
 8001294:	af00      	add	r7, sp, #0
 8001296:	60f8      	str	r0, [r7, #12]
 8001298:	60b9      	str	r1, [r7, #8]
 800129a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	f003 0307 	and.w	r3, r3, #7
 80012a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012a4:	69fb      	ldr	r3, [r7, #28]
 80012a6:	f1c3 0307 	rsb	r3, r3, #7
 80012aa:	2b04      	cmp	r3, #4
 80012ac:	bf28      	it	cs
 80012ae:	2304      	movcs	r3, #4
 80012b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012b2:	69fb      	ldr	r3, [r7, #28]
 80012b4:	3304      	adds	r3, #4
 80012b6:	2b06      	cmp	r3, #6
 80012b8:	d902      	bls.n	80012c0 <NVIC_EncodePriority+0x30>
 80012ba:	69fb      	ldr	r3, [r7, #28]
 80012bc:	3b03      	subs	r3, #3
 80012be:	e000      	b.n	80012c2 <NVIC_EncodePriority+0x32>
 80012c0:	2300      	movs	r3, #0
 80012c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012c4:	f04f 32ff 	mov.w	r2, #4294967295
 80012c8:	69bb      	ldr	r3, [r7, #24]
 80012ca:	fa02 f303 	lsl.w	r3, r2, r3
 80012ce:	43da      	mvns	r2, r3
 80012d0:	68bb      	ldr	r3, [r7, #8]
 80012d2:	401a      	ands	r2, r3
 80012d4:	697b      	ldr	r3, [r7, #20]
 80012d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012d8:	f04f 31ff 	mov.w	r1, #4294967295
 80012dc:	697b      	ldr	r3, [r7, #20]
 80012de:	fa01 f303 	lsl.w	r3, r1, r3
 80012e2:	43d9      	mvns	r1, r3
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012e8:	4313      	orrs	r3, r2
         );
}
 80012ea:	4618      	mov	r0, r3
 80012ec:	3724      	adds	r7, #36	@ 0x24
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bc80      	pop	{r7}
 80012f2:	4770      	bx	lr

080012f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	b082      	sub	sp, #8
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	3b01      	subs	r3, #1
 8001300:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001304:	d301      	bcc.n	800130a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001306:	2301      	movs	r3, #1
 8001308:	e00f      	b.n	800132a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800130a:	4a0a      	ldr	r2, [pc, #40]	@ (8001334 <SysTick_Config+0x40>)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	3b01      	subs	r3, #1
 8001310:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001312:	210f      	movs	r1, #15
 8001314:	f04f 30ff 	mov.w	r0, #4294967295
 8001318:	f7ff ff90 	bl	800123c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800131c:	4b05      	ldr	r3, [pc, #20]	@ (8001334 <SysTick_Config+0x40>)
 800131e:	2200      	movs	r2, #0
 8001320:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001322:	4b04      	ldr	r3, [pc, #16]	@ (8001334 <SysTick_Config+0x40>)
 8001324:	2207      	movs	r2, #7
 8001326:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001328:	2300      	movs	r3, #0
}
 800132a:	4618      	mov	r0, r3
 800132c:	3708      	adds	r7, #8
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	e000e010 	.word	0xe000e010

08001338 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001340:	6878      	ldr	r0, [r7, #4]
 8001342:	f7ff ff2d 	bl	80011a0 <__NVIC_SetPriorityGrouping>
}
 8001346:	bf00      	nop
 8001348:	3708      	adds	r7, #8
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}

0800134e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800134e:	b580      	push	{r7, lr}
 8001350:	b086      	sub	sp, #24
 8001352:	af00      	add	r7, sp, #0
 8001354:	4603      	mov	r3, r0
 8001356:	60b9      	str	r1, [r7, #8]
 8001358:	607a      	str	r2, [r7, #4]
 800135a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800135c:	2300      	movs	r3, #0
 800135e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001360:	f7ff ff42 	bl	80011e8 <__NVIC_GetPriorityGrouping>
 8001364:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001366:	687a      	ldr	r2, [r7, #4]
 8001368:	68b9      	ldr	r1, [r7, #8]
 800136a:	6978      	ldr	r0, [r7, #20]
 800136c:	f7ff ff90 	bl	8001290 <NVIC_EncodePriority>
 8001370:	4602      	mov	r2, r0
 8001372:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001376:	4611      	mov	r1, r2
 8001378:	4618      	mov	r0, r3
 800137a:	f7ff ff5f 	bl	800123c <__NVIC_SetPriority>
}
 800137e:	bf00      	nop
 8001380:	3718      	adds	r7, #24
 8001382:	46bd      	mov	sp, r7
 8001384:	bd80      	pop	{r7, pc}

08001386 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001386:	b580      	push	{r7, lr}
 8001388:	b082      	sub	sp, #8
 800138a:	af00      	add	r7, sp, #0
 800138c:	4603      	mov	r3, r0
 800138e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001390:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001394:	4618      	mov	r0, r3
 8001396:	f7ff ff35 	bl	8001204 <__NVIC_EnableIRQ>
}
 800139a:	bf00      	nop
 800139c:	3708      	adds	r7, #8
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}

080013a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013a2:	b580      	push	{r7, lr}
 80013a4:	b082      	sub	sp, #8
 80013a6:	af00      	add	r7, sp, #0
 80013a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013aa:	6878      	ldr	r0, [r7, #4]
 80013ac:	f7ff ffa2 	bl	80012f4 <SysTick_Config>
 80013b0:	4603      	mov	r3, r0
}
 80013b2:	4618      	mov	r0, r3
 80013b4:	3708      	adds	r7, #8
 80013b6:	46bd      	mov	sp, r7
 80013b8:	bd80      	pop	{r7, pc}
	...

080013bc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013bc:	b480      	push	{r7}
 80013be:	b08b      	sub	sp, #44	@ 0x2c
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
 80013c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80013c6:	2300      	movs	r3, #0
 80013c8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80013ca:	2300      	movs	r3, #0
 80013cc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013ce:	e161      	b.n	8001694 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80013d0:	2201      	movs	r2, #1
 80013d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013d4:	fa02 f303 	lsl.w	r3, r2, r3
 80013d8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80013da:	683b      	ldr	r3, [r7, #0]
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	69fa      	ldr	r2, [r7, #28]
 80013e0:	4013      	ands	r3, r2
 80013e2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80013e4:	69ba      	ldr	r2, [r7, #24]
 80013e6:	69fb      	ldr	r3, [r7, #28]
 80013e8:	429a      	cmp	r2, r3
 80013ea:	f040 8150 	bne.w	800168e <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	685b      	ldr	r3, [r3, #4]
 80013f2:	4a97      	ldr	r2, [pc, #604]	@ (8001650 <HAL_GPIO_Init+0x294>)
 80013f4:	4293      	cmp	r3, r2
 80013f6:	d05e      	beq.n	80014b6 <HAL_GPIO_Init+0xfa>
 80013f8:	4a95      	ldr	r2, [pc, #596]	@ (8001650 <HAL_GPIO_Init+0x294>)
 80013fa:	4293      	cmp	r3, r2
 80013fc:	d875      	bhi.n	80014ea <HAL_GPIO_Init+0x12e>
 80013fe:	4a95      	ldr	r2, [pc, #596]	@ (8001654 <HAL_GPIO_Init+0x298>)
 8001400:	4293      	cmp	r3, r2
 8001402:	d058      	beq.n	80014b6 <HAL_GPIO_Init+0xfa>
 8001404:	4a93      	ldr	r2, [pc, #588]	@ (8001654 <HAL_GPIO_Init+0x298>)
 8001406:	4293      	cmp	r3, r2
 8001408:	d86f      	bhi.n	80014ea <HAL_GPIO_Init+0x12e>
 800140a:	4a93      	ldr	r2, [pc, #588]	@ (8001658 <HAL_GPIO_Init+0x29c>)
 800140c:	4293      	cmp	r3, r2
 800140e:	d052      	beq.n	80014b6 <HAL_GPIO_Init+0xfa>
 8001410:	4a91      	ldr	r2, [pc, #580]	@ (8001658 <HAL_GPIO_Init+0x29c>)
 8001412:	4293      	cmp	r3, r2
 8001414:	d869      	bhi.n	80014ea <HAL_GPIO_Init+0x12e>
 8001416:	4a91      	ldr	r2, [pc, #580]	@ (800165c <HAL_GPIO_Init+0x2a0>)
 8001418:	4293      	cmp	r3, r2
 800141a:	d04c      	beq.n	80014b6 <HAL_GPIO_Init+0xfa>
 800141c:	4a8f      	ldr	r2, [pc, #572]	@ (800165c <HAL_GPIO_Init+0x2a0>)
 800141e:	4293      	cmp	r3, r2
 8001420:	d863      	bhi.n	80014ea <HAL_GPIO_Init+0x12e>
 8001422:	4a8f      	ldr	r2, [pc, #572]	@ (8001660 <HAL_GPIO_Init+0x2a4>)
 8001424:	4293      	cmp	r3, r2
 8001426:	d046      	beq.n	80014b6 <HAL_GPIO_Init+0xfa>
 8001428:	4a8d      	ldr	r2, [pc, #564]	@ (8001660 <HAL_GPIO_Init+0x2a4>)
 800142a:	4293      	cmp	r3, r2
 800142c:	d85d      	bhi.n	80014ea <HAL_GPIO_Init+0x12e>
 800142e:	2b12      	cmp	r3, #18
 8001430:	d82a      	bhi.n	8001488 <HAL_GPIO_Init+0xcc>
 8001432:	2b12      	cmp	r3, #18
 8001434:	d859      	bhi.n	80014ea <HAL_GPIO_Init+0x12e>
 8001436:	a201      	add	r2, pc, #4	@ (adr r2, 800143c <HAL_GPIO_Init+0x80>)
 8001438:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800143c:	080014b7 	.word	0x080014b7
 8001440:	08001491 	.word	0x08001491
 8001444:	080014a3 	.word	0x080014a3
 8001448:	080014e5 	.word	0x080014e5
 800144c:	080014eb 	.word	0x080014eb
 8001450:	080014eb 	.word	0x080014eb
 8001454:	080014eb 	.word	0x080014eb
 8001458:	080014eb 	.word	0x080014eb
 800145c:	080014eb 	.word	0x080014eb
 8001460:	080014eb 	.word	0x080014eb
 8001464:	080014eb 	.word	0x080014eb
 8001468:	080014eb 	.word	0x080014eb
 800146c:	080014eb 	.word	0x080014eb
 8001470:	080014eb 	.word	0x080014eb
 8001474:	080014eb 	.word	0x080014eb
 8001478:	080014eb 	.word	0x080014eb
 800147c:	080014eb 	.word	0x080014eb
 8001480:	08001499 	.word	0x08001499
 8001484:	080014ad 	.word	0x080014ad
 8001488:	4a76      	ldr	r2, [pc, #472]	@ (8001664 <HAL_GPIO_Init+0x2a8>)
 800148a:	4293      	cmp	r3, r2
 800148c:	d013      	beq.n	80014b6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800148e:	e02c      	b.n	80014ea <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001490:	683b      	ldr	r3, [r7, #0]
 8001492:	68db      	ldr	r3, [r3, #12]
 8001494:	623b      	str	r3, [r7, #32]
          break;
 8001496:	e029      	b.n	80014ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	68db      	ldr	r3, [r3, #12]
 800149c:	3304      	adds	r3, #4
 800149e:	623b      	str	r3, [r7, #32]
          break;
 80014a0:	e024      	b.n	80014ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	68db      	ldr	r3, [r3, #12]
 80014a6:	3308      	adds	r3, #8
 80014a8:	623b      	str	r3, [r7, #32]
          break;
 80014aa:	e01f      	b.n	80014ec <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80014ac:	683b      	ldr	r3, [r7, #0]
 80014ae:	68db      	ldr	r3, [r3, #12]
 80014b0:	330c      	adds	r3, #12
 80014b2:	623b      	str	r3, [r7, #32]
          break;
 80014b4:	e01a      	b.n	80014ec <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80014b6:	683b      	ldr	r3, [r7, #0]
 80014b8:	689b      	ldr	r3, [r3, #8]
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d102      	bne.n	80014c4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80014be:	2304      	movs	r3, #4
 80014c0:	623b      	str	r3, [r7, #32]
          break;
 80014c2:	e013      	b.n	80014ec <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	689b      	ldr	r3, [r3, #8]
 80014c8:	2b01      	cmp	r3, #1
 80014ca:	d105      	bne.n	80014d8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80014cc:	2308      	movs	r3, #8
 80014ce:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	69fa      	ldr	r2, [r7, #28]
 80014d4:	611a      	str	r2, [r3, #16]
          break;
 80014d6:	e009      	b.n	80014ec <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80014d8:	2308      	movs	r3, #8
 80014da:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	69fa      	ldr	r2, [r7, #28]
 80014e0:	615a      	str	r2, [r3, #20]
          break;
 80014e2:	e003      	b.n	80014ec <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80014e4:	2300      	movs	r3, #0
 80014e6:	623b      	str	r3, [r7, #32]
          break;
 80014e8:	e000      	b.n	80014ec <HAL_GPIO_Init+0x130>
          break;
 80014ea:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80014ec:	69bb      	ldr	r3, [r7, #24]
 80014ee:	2bff      	cmp	r3, #255	@ 0xff
 80014f0:	d801      	bhi.n	80014f6 <HAL_GPIO_Init+0x13a>
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	e001      	b.n	80014fa <HAL_GPIO_Init+0x13e>
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	3304      	adds	r3, #4
 80014fa:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80014fc:	69bb      	ldr	r3, [r7, #24]
 80014fe:	2bff      	cmp	r3, #255	@ 0xff
 8001500:	d802      	bhi.n	8001508 <HAL_GPIO_Init+0x14c>
 8001502:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001504:	009b      	lsls	r3, r3, #2
 8001506:	e002      	b.n	800150e <HAL_GPIO_Init+0x152>
 8001508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800150a:	3b08      	subs	r3, #8
 800150c:	009b      	lsls	r3, r3, #2
 800150e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001510:	697b      	ldr	r3, [r7, #20]
 8001512:	681a      	ldr	r2, [r3, #0]
 8001514:	210f      	movs	r1, #15
 8001516:	693b      	ldr	r3, [r7, #16]
 8001518:	fa01 f303 	lsl.w	r3, r1, r3
 800151c:	43db      	mvns	r3, r3
 800151e:	401a      	ands	r2, r3
 8001520:	6a39      	ldr	r1, [r7, #32]
 8001522:	693b      	ldr	r3, [r7, #16]
 8001524:	fa01 f303 	lsl.w	r3, r1, r3
 8001528:	431a      	orrs	r2, r3
 800152a:	697b      	ldr	r3, [r7, #20]
 800152c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	685b      	ldr	r3, [r3, #4]
 8001532:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001536:	2b00      	cmp	r3, #0
 8001538:	f000 80a9 	beq.w	800168e <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800153c:	4b4a      	ldr	r3, [pc, #296]	@ (8001668 <HAL_GPIO_Init+0x2ac>)
 800153e:	699b      	ldr	r3, [r3, #24]
 8001540:	4a49      	ldr	r2, [pc, #292]	@ (8001668 <HAL_GPIO_Init+0x2ac>)
 8001542:	f043 0301 	orr.w	r3, r3, #1
 8001546:	6193      	str	r3, [r2, #24]
 8001548:	4b47      	ldr	r3, [pc, #284]	@ (8001668 <HAL_GPIO_Init+0x2ac>)
 800154a:	699b      	ldr	r3, [r3, #24]
 800154c:	f003 0301 	and.w	r3, r3, #1
 8001550:	60bb      	str	r3, [r7, #8]
 8001552:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001554:	4a45      	ldr	r2, [pc, #276]	@ (800166c <HAL_GPIO_Init+0x2b0>)
 8001556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001558:	089b      	lsrs	r3, r3, #2
 800155a:	3302      	adds	r3, #2
 800155c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001560:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001564:	f003 0303 	and.w	r3, r3, #3
 8001568:	009b      	lsls	r3, r3, #2
 800156a:	220f      	movs	r2, #15
 800156c:	fa02 f303 	lsl.w	r3, r2, r3
 8001570:	43db      	mvns	r3, r3
 8001572:	68fa      	ldr	r2, [r7, #12]
 8001574:	4013      	ands	r3, r2
 8001576:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	4a3d      	ldr	r2, [pc, #244]	@ (8001670 <HAL_GPIO_Init+0x2b4>)
 800157c:	4293      	cmp	r3, r2
 800157e:	d00d      	beq.n	800159c <HAL_GPIO_Init+0x1e0>
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	4a3c      	ldr	r2, [pc, #240]	@ (8001674 <HAL_GPIO_Init+0x2b8>)
 8001584:	4293      	cmp	r3, r2
 8001586:	d007      	beq.n	8001598 <HAL_GPIO_Init+0x1dc>
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	4a3b      	ldr	r2, [pc, #236]	@ (8001678 <HAL_GPIO_Init+0x2bc>)
 800158c:	4293      	cmp	r3, r2
 800158e:	d101      	bne.n	8001594 <HAL_GPIO_Init+0x1d8>
 8001590:	2302      	movs	r3, #2
 8001592:	e004      	b.n	800159e <HAL_GPIO_Init+0x1e2>
 8001594:	2303      	movs	r3, #3
 8001596:	e002      	b.n	800159e <HAL_GPIO_Init+0x1e2>
 8001598:	2301      	movs	r3, #1
 800159a:	e000      	b.n	800159e <HAL_GPIO_Init+0x1e2>
 800159c:	2300      	movs	r3, #0
 800159e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80015a0:	f002 0203 	and.w	r2, r2, #3
 80015a4:	0092      	lsls	r2, r2, #2
 80015a6:	4093      	lsls	r3, r2
 80015a8:	68fa      	ldr	r2, [r7, #12]
 80015aa:	4313      	orrs	r3, r2
 80015ac:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80015ae:	492f      	ldr	r1, [pc, #188]	@ (800166c <HAL_GPIO_Init+0x2b0>)
 80015b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80015b2:	089b      	lsrs	r3, r3, #2
 80015b4:	3302      	adds	r3, #2
 80015b6:	68fa      	ldr	r2, [r7, #12]
 80015b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	685b      	ldr	r3, [r3, #4]
 80015c0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d006      	beq.n	80015d6 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80015c8:	4b2c      	ldr	r3, [pc, #176]	@ (800167c <HAL_GPIO_Init+0x2c0>)
 80015ca:	689a      	ldr	r2, [r3, #8]
 80015cc:	492b      	ldr	r1, [pc, #172]	@ (800167c <HAL_GPIO_Init+0x2c0>)
 80015ce:	69bb      	ldr	r3, [r7, #24]
 80015d0:	4313      	orrs	r3, r2
 80015d2:	608b      	str	r3, [r1, #8]
 80015d4:	e006      	b.n	80015e4 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80015d6:	4b29      	ldr	r3, [pc, #164]	@ (800167c <HAL_GPIO_Init+0x2c0>)
 80015d8:	689a      	ldr	r2, [r3, #8]
 80015da:	69bb      	ldr	r3, [r7, #24]
 80015dc:	43db      	mvns	r3, r3
 80015de:	4927      	ldr	r1, [pc, #156]	@ (800167c <HAL_GPIO_Init+0x2c0>)
 80015e0:	4013      	ands	r3, r2
 80015e2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	685b      	ldr	r3, [r3, #4]
 80015e8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d006      	beq.n	80015fe <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80015f0:	4b22      	ldr	r3, [pc, #136]	@ (800167c <HAL_GPIO_Init+0x2c0>)
 80015f2:	68da      	ldr	r2, [r3, #12]
 80015f4:	4921      	ldr	r1, [pc, #132]	@ (800167c <HAL_GPIO_Init+0x2c0>)
 80015f6:	69bb      	ldr	r3, [r7, #24]
 80015f8:	4313      	orrs	r3, r2
 80015fa:	60cb      	str	r3, [r1, #12]
 80015fc:	e006      	b.n	800160c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80015fe:	4b1f      	ldr	r3, [pc, #124]	@ (800167c <HAL_GPIO_Init+0x2c0>)
 8001600:	68da      	ldr	r2, [r3, #12]
 8001602:	69bb      	ldr	r3, [r7, #24]
 8001604:	43db      	mvns	r3, r3
 8001606:	491d      	ldr	r1, [pc, #116]	@ (800167c <HAL_GPIO_Init+0x2c0>)
 8001608:	4013      	ands	r3, r2
 800160a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001614:	2b00      	cmp	r3, #0
 8001616:	d006      	beq.n	8001626 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001618:	4b18      	ldr	r3, [pc, #96]	@ (800167c <HAL_GPIO_Init+0x2c0>)
 800161a:	685a      	ldr	r2, [r3, #4]
 800161c:	4917      	ldr	r1, [pc, #92]	@ (800167c <HAL_GPIO_Init+0x2c0>)
 800161e:	69bb      	ldr	r3, [r7, #24]
 8001620:	4313      	orrs	r3, r2
 8001622:	604b      	str	r3, [r1, #4]
 8001624:	e006      	b.n	8001634 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001626:	4b15      	ldr	r3, [pc, #84]	@ (800167c <HAL_GPIO_Init+0x2c0>)
 8001628:	685a      	ldr	r2, [r3, #4]
 800162a:	69bb      	ldr	r3, [r7, #24]
 800162c:	43db      	mvns	r3, r3
 800162e:	4913      	ldr	r1, [pc, #76]	@ (800167c <HAL_GPIO_Init+0x2c0>)
 8001630:	4013      	ands	r3, r2
 8001632:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800163c:	2b00      	cmp	r3, #0
 800163e:	d01f      	beq.n	8001680 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001640:	4b0e      	ldr	r3, [pc, #56]	@ (800167c <HAL_GPIO_Init+0x2c0>)
 8001642:	681a      	ldr	r2, [r3, #0]
 8001644:	490d      	ldr	r1, [pc, #52]	@ (800167c <HAL_GPIO_Init+0x2c0>)
 8001646:	69bb      	ldr	r3, [r7, #24]
 8001648:	4313      	orrs	r3, r2
 800164a:	600b      	str	r3, [r1, #0]
 800164c:	e01f      	b.n	800168e <HAL_GPIO_Init+0x2d2>
 800164e:	bf00      	nop
 8001650:	10320000 	.word	0x10320000
 8001654:	10310000 	.word	0x10310000
 8001658:	10220000 	.word	0x10220000
 800165c:	10210000 	.word	0x10210000
 8001660:	10120000 	.word	0x10120000
 8001664:	10110000 	.word	0x10110000
 8001668:	40021000 	.word	0x40021000
 800166c:	40010000 	.word	0x40010000
 8001670:	40010800 	.word	0x40010800
 8001674:	40010c00 	.word	0x40010c00
 8001678:	40011000 	.word	0x40011000
 800167c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001680:	4b0b      	ldr	r3, [pc, #44]	@ (80016b0 <HAL_GPIO_Init+0x2f4>)
 8001682:	681a      	ldr	r2, [r3, #0]
 8001684:	69bb      	ldr	r3, [r7, #24]
 8001686:	43db      	mvns	r3, r3
 8001688:	4909      	ldr	r1, [pc, #36]	@ (80016b0 <HAL_GPIO_Init+0x2f4>)
 800168a:	4013      	ands	r3, r2
 800168c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800168e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001690:	3301      	adds	r3, #1
 8001692:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001694:	683b      	ldr	r3, [r7, #0]
 8001696:	681a      	ldr	r2, [r3, #0]
 8001698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800169a:	fa22 f303 	lsr.w	r3, r2, r3
 800169e:	2b00      	cmp	r3, #0
 80016a0:	f47f ae96 	bne.w	80013d0 <HAL_GPIO_Init+0x14>
  }
}
 80016a4:	bf00      	nop
 80016a6:	bf00      	nop
 80016a8:	372c      	adds	r7, #44	@ 0x2c
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bc80      	pop	{r7}
 80016ae:	4770      	bx	lr
 80016b0:	40010400 	.word	0x40010400

080016b4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80016b4:	b480      	push	{r7}
 80016b6:	b085      	sub	sp, #20
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
 80016bc:	460b      	mov	r3, r1
 80016be:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	689a      	ldr	r2, [r3, #8]
 80016c4:	887b      	ldrh	r3, [r7, #2]
 80016c6:	4013      	ands	r3, r2
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d002      	beq.n	80016d2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80016cc:	2301      	movs	r3, #1
 80016ce:	73fb      	strb	r3, [r7, #15]
 80016d0:	e001      	b.n	80016d6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80016d2:	2300      	movs	r3, #0
 80016d4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80016d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80016d8:	4618      	mov	r0, r3
 80016da:	3714      	adds	r7, #20
 80016dc:	46bd      	mov	sp, r7
 80016de:	bc80      	pop	{r7}
 80016e0:	4770      	bx	lr

080016e2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80016e2:	b480      	push	{r7}
 80016e4:	b083      	sub	sp, #12
 80016e6:	af00      	add	r7, sp, #0
 80016e8:	6078      	str	r0, [r7, #4]
 80016ea:	460b      	mov	r3, r1
 80016ec:	807b      	strh	r3, [r7, #2]
 80016ee:	4613      	mov	r3, r2
 80016f0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80016f2:	787b      	ldrb	r3, [r7, #1]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d003      	beq.n	8001700 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80016f8:	887a      	ldrh	r2, [r7, #2]
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80016fe:	e003      	b.n	8001708 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001700:	887b      	ldrh	r3, [r7, #2]
 8001702:	041a      	lsls	r2, r3, #16
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	611a      	str	r2, [r3, #16]
}
 8001708:	bf00      	nop
 800170a:	370c      	adds	r7, #12
 800170c:	46bd      	mov	sp, r7
 800170e:	bc80      	pop	{r7}
 8001710:	4770      	bx	lr
	...

08001714 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001714:	b580      	push	{r7, lr}
 8001716:	b086      	sub	sp, #24
 8001718:	af00      	add	r7, sp, #0
 800171a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	2b00      	cmp	r3, #0
 8001720:	d101      	bne.n	8001726 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001722:	2301      	movs	r3, #1
 8001724:	e272      	b.n	8001c0c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f003 0301 	and.w	r3, r3, #1
 800172e:	2b00      	cmp	r3, #0
 8001730:	f000 8087 	beq.w	8001842 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001734:	4b92      	ldr	r3, [pc, #584]	@ (8001980 <HAL_RCC_OscConfig+0x26c>)
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	f003 030c 	and.w	r3, r3, #12
 800173c:	2b04      	cmp	r3, #4
 800173e:	d00c      	beq.n	800175a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001740:	4b8f      	ldr	r3, [pc, #572]	@ (8001980 <HAL_RCC_OscConfig+0x26c>)
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	f003 030c 	and.w	r3, r3, #12
 8001748:	2b08      	cmp	r3, #8
 800174a:	d112      	bne.n	8001772 <HAL_RCC_OscConfig+0x5e>
 800174c:	4b8c      	ldr	r3, [pc, #560]	@ (8001980 <HAL_RCC_OscConfig+0x26c>)
 800174e:	685b      	ldr	r3, [r3, #4]
 8001750:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001754:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001758:	d10b      	bne.n	8001772 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800175a:	4b89      	ldr	r3, [pc, #548]	@ (8001980 <HAL_RCC_OscConfig+0x26c>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001762:	2b00      	cmp	r3, #0
 8001764:	d06c      	beq.n	8001840 <HAL_RCC_OscConfig+0x12c>
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	2b00      	cmp	r3, #0
 800176c:	d168      	bne.n	8001840 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800176e:	2301      	movs	r3, #1
 8001770:	e24c      	b.n	8001c0c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	685b      	ldr	r3, [r3, #4]
 8001776:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800177a:	d106      	bne.n	800178a <HAL_RCC_OscConfig+0x76>
 800177c:	4b80      	ldr	r3, [pc, #512]	@ (8001980 <HAL_RCC_OscConfig+0x26c>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	4a7f      	ldr	r2, [pc, #508]	@ (8001980 <HAL_RCC_OscConfig+0x26c>)
 8001782:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001786:	6013      	str	r3, [r2, #0]
 8001788:	e02e      	b.n	80017e8 <HAL_RCC_OscConfig+0xd4>
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	2b00      	cmp	r3, #0
 8001790:	d10c      	bne.n	80017ac <HAL_RCC_OscConfig+0x98>
 8001792:	4b7b      	ldr	r3, [pc, #492]	@ (8001980 <HAL_RCC_OscConfig+0x26c>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4a7a      	ldr	r2, [pc, #488]	@ (8001980 <HAL_RCC_OscConfig+0x26c>)
 8001798:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800179c:	6013      	str	r3, [r2, #0]
 800179e:	4b78      	ldr	r3, [pc, #480]	@ (8001980 <HAL_RCC_OscConfig+0x26c>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	4a77      	ldr	r2, [pc, #476]	@ (8001980 <HAL_RCC_OscConfig+0x26c>)
 80017a4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80017a8:	6013      	str	r3, [r2, #0]
 80017aa:	e01d      	b.n	80017e8 <HAL_RCC_OscConfig+0xd4>
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	685b      	ldr	r3, [r3, #4]
 80017b0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80017b4:	d10c      	bne.n	80017d0 <HAL_RCC_OscConfig+0xbc>
 80017b6:	4b72      	ldr	r3, [pc, #456]	@ (8001980 <HAL_RCC_OscConfig+0x26c>)
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	4a71      	ldr	r2, [pc, #452]	@ (8001980 <HAL_RCC_OscConfig+0x26c>)
 80017bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80017c0:	6013      	str	r3, [r2, #0]
 80017c2:	4b6f      	ldr	r3, [pc, #444]	@ (8001980 <HAL_RCC_OscConfig+0x26c>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4a6e      	ldr	r2, [pc, #440]	@ (8001980 <HAL_RCC_OscConfig+0x26c>)
 80017c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017cc:	6013      	str	r3, [r2, #0]
 80017ce:	e00b      	b.n	80017e8 <HAL_RCC_OscConfig+0xd4>
 80017d0:	4b6b      	ldr	r3, [pc, #428]	@ (8001980 <HAL_RCC_OscConfig+0x26c>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	4a6a      	ldr	r2, [pc, #424]	@ (8001980 <HAL_RCC_OscConfig+0x26c>)
 80017d6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80017da:	6013      	str	r3, [r2, #0]
 80017dc:	4b68      	ldr	r3, [pc, #416]	@ (8001980 <HAL_RCC_OscConfig+0x26c>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a67      	ldr	r2, [pc, #412]	@ (8001980 <HAL_RCC_OscConfig+0x26c>)
 80017e2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80017e6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d013      	beq.n	8001818 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017f0:	f7ff fccc 	bl	800118c <HAL_GetTick>
 80017f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80017f6:	e008      	b.n	800180a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80017f8:	f7ff fcc8 	bl	800118c <HAL_GetTick>
 80017fc:	4602      	mov	r2, r0
 80017fe:	693b      	ldr	r3, [r7, #16]
 8001800:	1ad3      	subs	r3, r2, r3
 8001802:	2b64      	cmp	r3, #100	@ 0x64
 8001804:	d901      	bls.n	800180a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001806:	2303      	movs	r3, #3
 8001808:	e200      	b.n	8001c0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800180a:	4b5d      	ldr	r3, [pc, #372]	@ (8001980 <HAL_RCC_OscConfig+0x26c>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001812:	2b00      	cmp	r3, #0
 8001814:	d0f0      	beq.n	80017f8 <HAL_RCC_OscConfig+0xe4>
 8001816:	e014      	b.n	8001842 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001818:	f7ff fcb8 	bl	800118c <HAL_GetTick>
 800181c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800181e:	e008      	b.n	8001832 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001820:	f7ff fcb4 	bl	800118c <HAL_GetTick>
 8001824:	4602      	mov	r2, r0
 8001826:	693b      	ldr	r3, [r7, #16]
 8001828:	1ad3      	subs	r3, r2, r3
 800182a:	2b64      	cmp	r3, #100	@ 0x64
 800182c:	d901      	bls.n	8001832 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800182e:	2303      	movs	r3, #3
 8001830:	e1ec      	b.n	8001c0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001832:	4b53      	ldr	r3, [pc, #332]	@ (8001980 <HAL_RCC_OscConfig+0x26c>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800183a:	2b00      	cmp	r3, #0
 800183c:	d1f0      	bne.n	8001820 <HAL_RCC_OscConfig+0x10c>
 800183e:	e000      	b.n	8001842 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001840:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f003 0302 	and.w	r3, r3, #2
 800184a:	2b00      	cmp	r3, #0
 800184c:	d063      	beq.n	8001916 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800184e:	4b4c      	ldr	r3, [pc, #304]	@ (8001980 <HAL_RCC_OscConfig+0x26c>)
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	f003 030c 	and.w	r3, r3, #12
 8001856:	2b00      	cmp	r3, #0
 8001858:	d00b      	beq.n	8001872 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800185a:	4b49      	ldr	r3, [pc, #292]	@ (8001980 <HAL_RCC_OscConfig+0x26c>)
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	f003 030c 	and.w	r3, r3, #12
 8001862:	2b08      	cmp	r3, #8
 8001864:	d11c      	bne.n	80018a0 <HAL_RCC_OscConfig+0x18c>
 8001866:	4b46      	ldr	r3, [pc, #280]	@ (8001980 <HAL_RCC_OscConfig+0x26c>)
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800186e:	2b00      	cmp	r3, #0
 8001870:	d116      	bne.n	80018a0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001872:	4b43      	ldr	r3, [pc, #268]	@ (8001980 <HAL_RCC_OscConfig+0x26c>)
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f003 0302 	and.w	r3, r3, #2
 800187a:	2b00      	cmp	r3, #0
 800187c:	d005      	beq.n	800188a <HAL_RCC_OscConfig+0x176>
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	691b      	ldr	r3, [r3, #16]
 8001882:	2b01      	cmp	r3, #1
 8001884:	d001      	beq.n	800188a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001886:	2301      	movs	r3, #1
 8001888:	e1c0      	b.n	8001c0c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800188a:	4b3d      	ldr	r3, [pc, #244]	@ (8001980 <HAL_RCC_OscConfig+0x26c>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	695b      	ldr	r3, [r3, #20]
 8001896:	00db      	lsls	r3, r3, #3
 8001898:	4939      	ldr	r1, [pc, #228]	@ (8001980 <HAL_RCC_OscConfig+0x26c>)
 800189a:	4313      	orrs	r3, r2
 800189c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800189e:	e03a      	b.n	8001916 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	691b      	ldr	r3, [r3, #16]
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d020      	beq.n	80018ea <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018a8:	4b36      	ldr	r3, [pc, #216]	@ (8001984 <HAL_RCC_OscConfig+0x270>)
 80018aa:	2201      	movs	r2, #1
 80018ac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018ae:	f7ff fc6d 	bl	800118c <HAL_GetTick>
 80018b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018b4:	e008      	b.n	80018c8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018b6:	f7ff fc69 	bl	800118c <HAL_GetTick>
 80018ba:	4602      	mov	r2, r0
 80018bc:	693b      	ldr	r3, [r7, #16]
 80018be:	1ad3      	subs	r3, r2, r3
 80018c0:	2b02      	cmp	r3, #2
 80018c2:	d901      	bls.n	80018c8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80018c4:	2303      	movs	r3, #3
 80018c6:	e1a1      	b.n	8001c0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018c8:	4b2d      	ldr	r3, [pc, #180]	@ (8001980 <HAL_RCC_OscConfig+0x26c>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f003 0302 	and.w	r3, r3, #2
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d0f0      	beq.n	80018b6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018d4:	4b2a      	ldr	r3, [pc, #168]	@ (8001980 <HAL_RCC_OscConfig+0x26c>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	695b      	ldr	r3, [r3, #20]
 80018e0:	00db      	lsls	r3, r3, #3
 80018e2:	4927      	ldr	r1, [pc, #156]	@ (8001980 <HAL_RCC_OscConfig+0x26c>)
 80018e4:	4313      	orrs	r3, r2
 80018e6:	600b      	str	r3, [r1, #0]
 80018e8:	e015      	b.n	8001916 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80018ea:	4b26      	ldr	r3, [pc, #152]	@ (8001984 <HAL_RCC_OscConfig+0x270>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018f0:	f7ff fc4c 	bl	800118c <HAL_GetTick>
 80018f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80018f6:	e008      	b.n	800190a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80018f8:	f7ff fc48 	bl	800118c <HAL_GetTick>
 80018fc:	4602      	mov	r2, r0
 80018fe:	693b      	ldr	r3, [r7, #16]
 8001900:	1ad3      	subs	r3, r2, r3
 8001902:	2b02      	cmp	r3, #2
 8001904:	d901      	bls.n	800190a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001906:	2303      	movs	r3, #3
 8001908:	e180      	b.n	8001c0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800190a:	4b1d      	ldr	r3, [pc, #116]	@ (8001980 <HAL_RCC_OscConfig+0x26c>)
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f003 0302 	and.w	r3, r3, #2
 8001912:	2b00      	cmp	r3, #0
 8001914:	d1f0      	bne.n	80018f8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f003 0308 	and.w	r3, r3, #8
 800191e:	2b00      	cmp	r3, #0
 8001920:	d03a      	beq.n	8001998 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	699b      	ldr	r3, [r3, #24]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d019      	beq.n	800195e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800192a:	4b17      	ldr	r3, [pc, #92]	@ (8001988 <HAL_RCC_OscConfig+0x274>)
 800192c:	2201      	movs	r2, #1
 800192e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001930:	f7ff fc2c 	bl	800118c <HAL_GetTick>
 8001934:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001936:	e008      	b.n	800194a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001938:	f7ff fc28 	bl	800118c <HAL_GetTick>
 800193c:	4602      	mov	r2, r0
 800193e:	693b      	ldr	r3, [r7, #16]
 8001940:	1ad3      	subs	r3, r2, r3
 8001942:	2b02      	cmp	r3, #2
 8001944:	d901      	bls.n	800194a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001946:	2303      	movs	r3, #3
 8001948:	e160      	b.n	8001c0c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800194a:	4b0d      	ldr	r3, [pc, #52]	@ (8001980 <HAL_RCC_OscConfig+0x26c>)
 800194c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800194e:	f003 0302 	and.w	r3, r3, #2
 8001952:	2b00      	cmp	r3, #0
 8001954:	d0f0      	beq.n	8001938 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001956:	2001      	movs	r0, #1
 8001958:	f000 fa9c 	bl	8001e94 <RCC_Delay>
 800195c:	e01c      	b.n	8001998 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800195e:	4b0a      	ldr	r3, [pc, #40]	@ (8001988 <HAL_RCC_OscConfig+0x274>)
 8001960:	2200      	movs	r2, #0
 8001962:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001964:	f7ff fc12 	bl	800118c <HAL_GetTick>
 8001968:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800196a:	e00f      	b.n	800198c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800196c:	f7ff fc0e 	bl	800118c <HAL_GetTick>
 8001970:	4602      	mov	r2, r0
 8001972:	693b      	ldr	r3, [r7, #16]
 8001974:	1ad3      	subs	r3, r2, r3
 8001976:	2b02      	cmp	r3, #2
 8001978:	d908      	bls.n	800198c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800197a:	2303      	movs	r3, #3
 800197c:	e146      	b.n	8001c0c <HAL_RCC_OscConfig+0x4f8>
 800197e:	bf00      	nop
 8001980:	40021000 	.word	0x40021000
 8001984:	42420000 	.word	0x42420000
 8001988:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800198c:	4b92      	ldr	r3, [pc, #584]	@ (8001bd8 <HAL_RCC_OscConfig+0x4c4>)
 800198e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001990:	f003 0302 	and.w	r3, r3, #2
 8001994:	2b00      	cmp	r3, #0
 8001996:	d1e9      	bne.n	800196c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f003 0304 	and.w	r3, r3, #4
 80019a0:	2b00      	cmp	r3, #0
 80019a2:	f000 80a6 	beq.w	8001af2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80019a6:	2300      	movs	r3, #0
 80019a8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019aa:	4b8b      	ldr	r3, [pc, #556]	@ (8001bd8 <HAL_RCC_OscConfig+0x4c4>)
 80019ac:	69db      	ldr	r3, [r3, #28]
 80019ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d10d      	bne.n	80019d2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80019b6:	4b88      	ldr	r3, [pc, #544]	@ (8001bd8 <HAL_RCC_OscConfig+0x4c4>)
 80019b8:	69db      	ldr	r3, [r3, #28]
 80019ba:	4a87      	ldr	r2, [pc, #540]	@ (8001bd8 <HAL_RCC_OscConfig+0x4c4>)
 80019bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019c0:	61d3      	str	r3, [r2, #28]
 80019c2:	4b85      	ldr	r3, [pc, #532]	@ (8001bd8 <HAL_RCC_OscConfig+0x4c4>)
 80019c4:	69db      	ldr	r3, [r3, #28]
 80019c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019ca:	60bb      	str	r3, [r7, #8]
 80019cc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80019ce:	2301      	movs	r3, #1
 80019d0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019d2:	4b82      	ldr	r3, [pc, #520]	@ (8001bdc <HAL_RCC_OscConfig+0x4c8>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d118      	bne.n	8001a10 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80019de:	4b7f      	ldr	r3, [pc, #508]	@ (8001bdc <HAL_RCC_OscConfig+0x4c8>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	4a7e      	ldr	r2, [pc, #504]	@ (8001bdc <HAL_RCC_OscConfig+0x4c8>)
 80019e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80019e8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80019ea:	f7ff fbcf 	bl	800118c <HAL_GetTick>
 80019ee:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019f0:	e008      	b.n	8001a04 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80019f2:	f7ff fbcb 	bl	800118c <HAL_GetTick>
 80019f6:	4602      	mov	r2, r0
 80019f8:	693b      	ldr	r3, [r7, #16]
 80019fa:	1ad3      	subs	r3, r2, r3
 80019fc:	2b64      	cmp	r3, #100	@ 0x64
 80019fe:	d901      	bls.n	8001a04 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001a00:	2303      	movs	r3, #3
 8001a02:	e103      	b.n	8001c0c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a04:	4b75      	ldr	r3, [pc, #468]	@ (8001bdc <HAL_RCC_OscConfig+0x4c8>)
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d0f0      	beq.n	80019f2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	68db      	ldr	r3, [r3, #12]
 8001a14:	2b01      	cmp	r3, #1
 8001a16:	d106      	bne.n	8001a26 <HAL_RCC_OscConfig+0x312>
 8001a18:	4b6f      	ldr	r3, [pc, #444]	@ (8001bd8 <HAL_RCC_OscConfig+0x4c4>)
 8001a1a:	6a1b      	ldr	r3, [r3, #32]
 8001a1c:	4a6e      	ldr	r2, [pc, #440]	@ (8001bd8 <HAL_RCC_OscConfig+0x4c4>)
 8001a1e:	f043 0301 	orr.w	r3, r3, #1
 8001a22:	6213      	str	r3, [r2, #32]
 8001a24:	e02d      	b.n	8001a82 <HAL_RCC_OscConfig+0x36e>
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	68db      	ldr	r3, [r3, #12]
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d10c      	bne.n	8001a48 <HAL_RCC_OscConfig+0x334>
 8001a2e:	4b6a      	ldr	r3, [pc, #424]	@ (8001bd8 <HAL_RCC_OscConfig+0x4c4>)
 8001a30:	6a1b      	ldr	r3, [r3, #32]
 8001a32:	4a69      	ldr	r2, [pc, #420]	@ (8001bd8 <HAL_RCC_OscConfig+0x4c4>)
 8001a34:	f023 0301 	bic.w	r3, r3, #1
 8001a38:	6213      	str	r3, [r2, #32]
 8001a3a:	4b67      	ldr	r3, [pc, #412]	@ (8001bd8 <HAL_RCC_OscConfig+0x4c4>)
 8001a3c:	6a1b      	ldr	r3, [r3, #32]
 8001a3e:	4a66      	ldr	r2, [pc, #408]	@ (8001bd8 <HAL_RCC_OscConfig+0x4c4>)
 8001a40:	f023 0304 	bic.w	r3, r3, #4
 8001a44:	6213      	str	r3, [r2, #32]
 8001a46:	e01c      	b.n	8001a82 <HAL_RCC_OscConfig+0x36e>
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	68db      	ldr	r3, [r3, #12]
 8001a4c:	2b05      	cmp	r3, #5
 8001a4e:	d10c      	bne.n	8001a6a <HAL_RCC_OscConfig+0x356>
 8001a50:	4b61      	ldr	r3, [pc, #388]	@ (8001bd8 <HAL_RCC_OscConfig+0x4c4>)
 8001a52:	6a1b      	ldr	r3, [r3, #32]
 8001a54:	4a60      	ldr	r2, [pc, #384]	@ (8001bd8 <HAL_RCC_OscConfig+0x4c4>)
 8001a56:	f043 0304 	orr.w	r3, r3, #4
 8001a5a:	6213      	str	r3, [r2, #32]
 8001a5c:	4b5e      	ldr	r3, [pc, #376]	@ (8001bd8 <HAL_RCC_OscConfig+0x4c4>)
 8001a5e:	6a1b      	ldr	r3, [r3, #32]
 8001a60:	4a5d      	ldr	r2, [pc, #372]	@ (8001bd8 <HAL_RCC_OscConfig+0x4c4>)
 8001a62:	f043 0301 	orr.w	r3, r3, #1
 8001a66:	6213      	str	r3, [r2, #32]
 8001a68:	e00b      	b.n	8001a82 <HAL_RCC_OscConfig+0x36e>
 8001a6a:	4b5b      	ldr	r3, [pc, #364]	@ (8001bd8 <HAL_RCC_OscConfig+0x4c4>)
 8001a6c:	6a1b      	ldr	r3, [r3, #32]
 8001a6e:	4a5a      	ldr	r2, [pc, #360]	@ (8001bd8 <HAL_RCC_OscConfig+0x4c4>)
 8001a70:	f023 0301 	bic.w	r3, r3, #1
 8001a74:	6213      	str	r3, [r2, #32]
 8001a76:	4b58      	ldr	r3, [pc, #352]	@ (8001bd8 <HAL_RCC_OscConfig+0x4c4>)
 8001a78:	6a1b      	ldr	r3, [r3, #32]
 8001a7a:	4a57      	ldr	r2, [pc, #348]	@ (8001bd8 <HAL_RCC_OscConfig+0x4c4>)
 8001a7c:	f023 0304 	bic.w	r3, r3, #4
 8001a80:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	68db      	ldr	r3, [r3, #12]
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d015      	beq.n	8001ab6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a8a:	f7ff fb7f 	bl	800118c <HAL_GetTick>
 8001a8e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a90:	e00a      	b.n	8001aa8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a92:	f7ff fb7b 	bl	800118c <HAL_GetTick>
 8001a96:	4602      	mov	r2, r0
 8001a98:	693b      	ldr	r3, [r7, #16]
 8001a9a:	1ad3      	subs	r3, r2, r3
 8001a9c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001aa0:	4293      	cmp	r3, r2
 8001aa2:	d901      	bls.n	8001aa8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001aa4:	2303      	movs	r3, #3
 8001aa6:	e0b1      	b.n	8001c0c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001aa8:	4b4b      	ldr	r3, [pc, #300]	@ (8001bd8 <HAL_RCC_OscConfig+0x4c4>)
 8001aaa:	6a1b      	ldr	r3, [r3, #32]
 8001aac:	f003 0302 	and.w	r3, r3, #2
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d0ee      	beq.n	8001a92 <HAL_RCC_OscConfig+0x37e>
 8001ab4:	e014      	b.n	8001ae0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ab6:	f7ff fb69 	bl	800118c <HAL_GetTick>
 8001aba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001abc:	e00a      	b.n	8001ad4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001abe:	f7ff fb65 	bl	800118c <HAL_GetTick>
 8001ac2:	4602      	mov	r2, r0
 8001ac4:	693b      	ldr	r3, [r7, #16]
 8001ac6:	1ad3      	subs	r3, r2, r3
 8001ac8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001acc:	4293      	cmp	r3, r2
 8001ace:	d901      	bls.n	8001ad4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001ad0:	2303      	movs	r3, #3
 8001ad2:	e09b      	b.n	8001c0c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ad4:	4b40      	ldr	r3, [pc, #256]	@ (8001bd8 <HAL_RCC_OscConfig+0x4c4>)
 8001ad6:	6a1b      	ldr	r3, [r3, #32]
 8001ad8:	f003 0302 	and.w	r3, r3, #2
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d1ee      	bne.n	8001abe <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001ae0:	7dfb      	ldrb	r3, [r7, #23]
 8001ae2:	2b01      	cmp	r3, #1
 8001ae4:	d105      	bne.n	8001af2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ae6:	4b3c      	ldr	r3, [pc, #240]	@ (8001bd8 <HAL_RCC_OscConfig+0x4c4>)
 8001ae8:	69db      	ldr	r3, [r3, #28]
 8001aea:	4a3b      	ldr	r2, [pc, #236]	@ (8001bd8 <HAL_RCC_OscConfig+0x4c4>)
 8001aec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001af0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	69db      	ldr	r3, [r3, #28]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	f000 8087 	beq.w	8001c0a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001afc:	4b36      	ldr	r3, [pc, #216]	@ (8001bd8 <HAL_RCC_OscConfig+0x4c4>)
 8001afe:	685b      	ldr	r3, [r3, #4]
 8001b00:	f003 030c 	and.w	r3, r3, #12
 8001b04:	2b08      	cmp	r3, #8
 8001b06:	d061      	beq.n	8001bcc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	69db      	ldr	r3, [r3, #28]
 8001b0c:	2b02      	cmp	r3, #2
 8001b0e:	d146      	bne.n	8001b9e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b10:	4b33      	ldr	r3, [pc, #204]	@ (8001be0 <HAL_RCC_OscConfig+0x4cc>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b16:	f7ff fb39 	bl	800118c <HAL_GetTick>
 8001b1a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b1c:	e008      	b.n	8001b30 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b1e:	f7ff fb35 	bl	800118c <HAL_GetTick>
 8001b22:	4602      	mov	r2, r0
 8001b24:	693b      	ldr	r3, [r7, #16]
 8001b26:	1ad3      	subs	r3, r2, r3
 8001b28:	2b02      	cmp	r3, #2
 8001b2a:	d901      	bls.n	8001b30 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001b2c:	2303      	movs	r3, #3
 8001b2e:	e06d      	b.n	8001c0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b30:	4b29      	ldr	r3, [pc, #164]	@ (8001bd8 <HAL_RCC_OscConfig+0x4c4>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d1f0      	bne.n	8001b1e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	6a1b      	ldr	r3, [r3, #32]
 8001b40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001b44:	d108      	bne.n	8001b58 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001b46:	4b24      	ldr	r3, [pc, #144]	@ (8001bd8 <HAL_RCC_OscConfig+0x4c4>)
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	689b      	ldr	r3, [r3, #8]
 8001b52:	4921      	ldr	r1, [pc, #132]	@ (8001bd8 <HAL_RCC_OscConfig+0x4c4>)
 8001b54:	4313      	orrs	r3, r2
 8001b56:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b58:	4b1f      	ldr	r3, [pc, #124]	@ (8001bd8 <HAL_RCC_OscConfig+0x4c4>)
 8001b5a:	685b      	ldr	r3, [r3, #4]
 8001b5c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6a19      	ldr	r1, [r3, #32]
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b68:	430b      	orrs	r3, r1
 8001b6a:	491b      	ldr	r1, [pc, #108]	@ (8001bd8 <HAL_RCC_OscConfig+0x4c4>)
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b70:	4b1b      	ldr	r3, [pc, #108]	@ (8001be0 <HAL_RCC_OscConfig+0x4cc>)
 8001b72:	2201      	movs	r2, #1
 8001b74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b76:	f7ff fb09 	bl	800118c <HAL_GetTick>
 8001b7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b7c:	e008      	b.n	8001b90 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b7e:	f7ff fb05 	bl	800118c <HAL_GetTick>
 8001b82:	4602      	mov	r2, r0
 8001b84:	693b      	ldr	r3, [r7, #16]
 8001b86:	1ad3      	subs	r3, r2, r3
 8001b88:	2b02      	cmp	r3, #2
 8001b8a:	d901      	bls.n	8001b90 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001b8c:	2303      	movs	r3, #3
 8001b8e:	e03d      	b.n	8001c0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b90:	4b11      	ldr	r3, [pc, #68]	@ (8001bd8 <HAL_RCC_OscConfig+0x4c4>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d0f0      	beq.n	8001b7e <HAL_RCC_OscConfig+0x46a>
 8001b9c:	e035      	b.n	8001c0a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b9e:	4b10      	ldr	r3, [pc, #64]	@ (8001be0 <HAL_RCC_OscConfig+0x4cc>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ba4:	f7ff faf2 	bl	800118c <HAL_GetTick>
 8001ba8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001baa:	e008      	b.n	8001bbe <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bac:	f7ff faee 	bl	800118c <HAL_GetTick>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	693b      	ldr	r3, [r7, #16]
 8001bb4:	1ad3      	subs	r3, r2, r3
 8001bb6:	2b02      	cmp	r3, #2
 8001bb8:	d901      	bls.n	8001bbe <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001bba:	2303      	movs	r3, #3
 8001bbc:	e026      	b.n	8001c0c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bbe:	4b06      	ldr	r3, [pc, #24]	@ (8001bd8 <HAL_RCC_OscConfig+0x4c4>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d1f0      	bne.n	8001bac <HAL_RCC_OscConfig+0x498>
 8001bca:	e01e      	b.n	8001c0a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	69db      	ldr	r3, [r3, #28]
 8001bd0:	2b01      	cmp	r3, #1
 8001bd2:	d107      	bne.n	8001be4 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	e019      	b.n	8001c0c <HAL_RCC_OscConfig+0x4f8>
 8001bd8:	40021000 	.word	0x40021000
 8001bdc:	40007000 	.word	0x40007000
 8001be0:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001be4:	4b0b      	ldr	r3, [pc, #44]	@ (8001c14 <HAL_RCC_OscConfig+0x500>)
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6a1b      	ldr	r3, [r3, #32]
 8001bf4:	429a      	cmp	r2, r3
 8001bf6:	d106      	bne.n	8001c06 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001bf8:	68fb      	ldr	r3, [r7, #12]
 8001bfa:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c02:	429a      	cmp	r2, r3
 8001c04:	d001      	beq.n	8001c0a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8001c06:	2301      	movs	r3, #1
 8001c08:	e000      	b.n	8001c0c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8001c0a:	2300      	movs	r3, #0
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	3718      	adds	r7, #24
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bd80      	pop	{r7, pc}
 8001c14:	40021000 	.word	0x40021000

08001c18 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b084      	sub	sp, #16
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
 8001c20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d101      	bne.n	8001c2c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	e0d0      	b.n	8001dce <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c2c:	4b6a      	ldr	r3, [pc, #424]	@ (8001dd8 <HAL_RCC_ClockConfig+0x1c0>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f003 0307 	and.w	r3, r3, #7
 8001c34:	683a      	ldr	r2, [r7, #0]
 8001c36:	429a      	cmp	r2, r3
 8001c38:	d910      	bls.n	8001c5c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c3a:	4b67      	ldr	r3, [pc, #412]	@ (8001dd8 <HAL_RCC_ClockConfig+0x1c0>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f023 0207 	bic.w	r2, r3, #7
 8001c42:	4965      	ldr	r1, [pc, #404]	@ (8001dd8 <HAL_RCC_ClockConfig+0x1c0>)
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	4313      	orrs	r3, r2
 8001c48:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c4a:	4b63      	ldr	r3, [pc, #396]	@ (8001dd8 <HAL_RCC_ClockConfig+0x1c0>)
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f003 0307 	and.w	r3, r3, #7
 8001c52:	683a      	ldr	r2, [r7, #0]
 8001c54:	429a      	cmp	r2, r3
 8001c56:	d001      	beq.n	8001c5c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	e0b8      	b.n	8001dce <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f003 0302 	and.w	r3, r3, #2
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d020      	beq.n	8001caa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	f003 0304 	and.w	r3, r3, #4
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d005      	beq.n	8001c80 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001c74:	4b59      	ldr	r3, [pc, #356]	@ (8001ddc <HAL_RCC_ClockConfig+0x1c4>)
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	4a58      	ldr	r2, [pc, #352]	@ (8001ddc <HAL_RCC_ClockConfig+0x1c4>)
 8001c7a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001c7e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	f003 0308 	and.w	r3, r3, #8
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d005      	beq.n	8001c98 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001c8c:	4b53      	ldr	r3, [pc, #332]	@ (8001ddc <HAL_RCC_ClockConfig+0x1c4>)
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	4a52      	ldr	r2, [pc, #328]	@ (8001ddc <HAL_RCC_ClockConfig+0x1c4>)
 8001c92:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001c96:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001c98:	4b50      	ldr	r3, [pc, #320]	@ (8001ddc <HAL_RCC_ClockConfig+0x1c4>)
 8001c9a:	685b      	ldr	r3, [r3, #4]
 8001c9c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	689b      	ldr	r3, [r3, #8]
 8001ca4:	494d      	ldr	r1, [pc, #308]	@ (8001ddc <HAL_RCC_ClockConfig+0x1c4>)
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f003 0301 	and.w	r3, r3, #1
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d040      	beq.n	8001d38 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	2b01      	cmp	r3, #1
 8001cbc:	d107      	bne.n	8001cce <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cbe:	4b47      	ldr	r3, [pc, #284]	@ (8001ddc <HAL_RCC_ClockConfig+0x1c4>)
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d115      	bne.n	8001cf6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	e07f      	b.n	8001dce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	2b02      	cmp	r3, #2
 8001cd4:	d107      	bne.n	8001ce6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cd6:	4b41      	ldr	r3, [pc, #260]	@ (8001ddc <HAL_RCC_ClockConfig+0x1c4>)
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d109      	bne.n	8001cf6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	e073      	b.n	8001dce <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ce6:	4b3d      	ldr	r3, [pc, #244]	@ (8001ddc <HAL_RCC_ClockConfig+0x1c4>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f003 0302 	and.w	r3, r3, #2
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d101      	bne.n	8001cf6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001cf2:	2301      	movs	r3, #1
 8001cf4:	e06b      	b.n	8001dce <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001cf6:	4b39      	ldr	r3, [pc, #228]	@ (8001ddc <HAL_RCC_ClockConfig+0x1c4>)
 8001cf8:	685b      	ldr	r3, [r3, #4]
 8001cfa:	f023 0203 	bic.w	r2, r3, #3
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	4936      	ldr	r1, [pc, #216]	@ (8001ddc <HAL_RCC_ClockConfig+0x1c4>)
 8001d04:	4313      	orrs	r3, r2
 8001d06:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d08:	f7ff fa40 	bl	800118c <HAL_GetTick>
 8001d0c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d0e:	e00a      	b.n	8001d26 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d10:	f7ff fa3c 	bl	800118c <HAL_GetTick>
 8001d14:	4602      	mov	r2, r0
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	1ad3      	subs	r3, r2, r3
 8001d1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d901      	bls.n	8001d26 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001d22:	2303      	movs	r3, #3
 8001d24:	e053      	b.n	8001dce <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d26:	4b2d      	ldr	r3, [pc, #180]	@ (8001ddc <HAL_RCC_ClockConfig+0x1c4>)
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	f003 020c 	and.w	r2, r3, #12
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	009b      	lsls	r3, r3, #2
 8001d34:	429a      	cmp	r2, r3
 8001d36:	d1eb      	bne.n	8001d10 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001d38:	4b27      	ldr	r3, [pc, #156]	@ (8001dd8 <HAL_RCC_ClockConfig+0x1c0>)
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	f003 0307 	and.w	r3, r3, #7
 8001d40:	683a      	ldr	r2, [r7, #0]
 8001d42:	429a      	cmp	r2, r3
 8001d44:	d210      	bcs.n	8001d68 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d46:	4b24      	ldr	r3, [pc, #144]	@ (8001dd8 <HAL_RCC_ClockConfig+0x1c0>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f023 0207 	bic.w	r2, r3, #7
 8001d4e:	4922      	ldr	r1, [pc, #136]	@ (8001dd8 <HAL_RCC_ClockConfig+0x1c0>)
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	4313      	orrs	r3, r2
 8001d54:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d56:	4b20      	ldr	r3, [pc, #128]	@ (8001dd8 <HAL_RCC_ClockConfig+0x1c0>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f003 0307 	and.w	r3, r3, #7
 8001d5e:	683a      	ldr	r2, [r7, #0]
 8001d60:	429a      	cmp	r2, r3
 8001d62:	d001      	beq.n	8001d68 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001d64:	2301      	movs	r3, #1
 8001d66:	e032      	b.n	8001dce <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	f003 0304 	and.w	r3, r3, #4
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d008      	beq.n	8001d86 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001d74:	4b19      	ldr	r3, [pc, #100]	@ (8001ddc <HAL_RCC_ClockConfig+0x1c4>)
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	68db      	ldr	r3, [r3, #12]
 8001d80:	4916      	ldr	r1, [pc, #88]	@ (8001ddc <HAL_RCC_ClockConfig+0x1c4>)
 8001d82:	4313      	orrs	r3, r2
 8001d84:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	f003 0308 	and.w	r3, r3, #8
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d009      	beq.n	8001da6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001d92:	4b12      	ldr	r3, [pc, #72]	@ (8001ddc <HAL_RCC_ClockConfig+0x1c4>)
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	691b      	ldr	r3, [r3, #16]
 8001d9e:	00db      	lsls	r3, r3, #3
 8001da0:	490e      	ldr	r1, [pc, #56]	@ (8001ddc <HAL_RCC_ClockConfig+0x1c4>)
 8001da2:	4313      	orrs	r3, r2
 8001da4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001da6:	f000 f821 	bl	8001dec <HAL_RCC_GetSysClockFreq>
 8001daa:	4602      	mov	r2, r0
 8001dac:	4b0b      	ldr	r3, [pc, #44]	@ (8001ddc <HAL_RCC_ClockConfig+0x1c4>)
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	091b      	lsrs	r3, r3, #4
 8001db2:	f003 030f 	and.w	r3, r3, #15
 8001db6:	490a      	ldr	r1, [pc, #40]	@ (8001de0 <HAL_RCC_ClockConfig+0x1c8>)
 8001db8:	5ccb      	ldrb	r3, [r1, r3]
 8001dba:	fa22 f303 	lsr.w	r3, r2, r3
 8001dbe:	4a09      	ldr	r2, [pc, #36]	@ (8001de4 <HAL_RCC_ClockConfig+0x1cc>)
 8001dc0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001dc2:	4b09      	ldr	r3, [pc, #36]	@ (8001de8 <HAL_RCC_ClockConfig+0x1d0>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	f7ff f99e 	bl	8001108 <HAL_InitTick>

  return HAL_OK;
 8001dcc:	2300      	movs	r3, #0
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	3710      	adds	r7, #16
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	40022000 	.word	0x40022000
 8001ddc:	40021000 	.word	0x40021000
 8001de0:	08002704 	.word	0x08002704
 8001de4:	2000002c 	.word	0x2000002c
 8001de8:	20000030 	.word	0x20000030

08001dec <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b087      	sub	sp, #28
 8001df0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001df2:	2300      	movs	r3, #0
 8001df4:	60fb      	str	r3, [r7, #12]
 8001df6:	2300      	movs	r3, #0
 8001df8:	60bb      	str	r3, [r7, #8]
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	617b      	str	r3, [r7, #20]
 8001dfe:	2300      	movs	r3, #0
 8001e00:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001e02:	2300      	movs	r3, #0
 8001e04:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001e06:	4b1e      	ldr	r3, [pc, #120]	@ (8001e80 <HAL_RCC_GetSysClockFreq+0x94>)
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	f003 030c 	and.w	r3, r3, #12
 8001e12:	2b04      	cmp	r3, #4
 8001e14:	d002      	beq.n	8001e1c <HAL_RCC_GetSysClockFreq+0x30>
 8001e16:	2b08      	cmp	r3, #8
 8001e18:	d003      	beq.n	8001e22 <HAL_RCC_GetSysClockFreq+0x36>
 8001e1a:	e027      	b.n	8001e6c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e1c:	4b19      	ldr	r3, [pc, #100]	@ (8001e84 <HAL_RCC_GetSysClockFreq+0x98>)
 8001e1e:	613b      	str	r3, [r7, #16]
      break;
 8001e20:	e027      	b.n	8001e72 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	0c9b      	lsrs	r3, r3, #18
 8001e26:	f003 030f 	and.w	r3, r3, #15
 8001e2a:	4a17      	ldr	r2, [pc, #92]	@ (8001e88 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001e2c:	5cd3      	ldrb	r3, [r2, r3]
 8001e2e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d010      	beq.n	8001e5c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001e3a:	4b11      	ldr	r3, [pc, #68]	@ (8001e80 <HAL_RCC_GetSysClockFreq+0x94>)
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	0c5b      	lsrs	r3, r3, #17
 8001e40:	f003 0301 	and.w	r3, r3, #1
 8001e44:	4a11      	ldr	r2, [pc, #68]	@ (8001e8c <HAL_RCC_GetSysClockFreq+0xa0>)
 8001e46:	5cd3      	ldrb	r3, [r2, r3]
 8001e48:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	4a0d      	ldr	r2, [pc, #52]	@ (8001e84 <HAL_RCC_GetSysClockFreq+0x98>)
 8001e4e:	fb03 f202 	mul.w	r2, r3, r2
 8001e52:	68bb      	ldr	r3, [r7, #8]
 8001e54:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e58:	617b      	str	r3, [r7, #20]
 8001e5a:	e004      	b.n	8001e66 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	4a0c      	ldr	r2, [pc, #48]	@ (8001e90 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001e60:	fb02 f303 	mul.w	r3, r2, r3
 8001e64:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001e66:	697b      	ldr	r3, [r7, #20]
 8001e68:	613b      	str	r3, [r7, #16]
      break;
 8001e6a:	e002      	b.n	8001e72 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001e6c:	4b05      	ldr	r3, [pc, #20]	@ (8001e84 <HAL_RCC_GetSysClockFreq+0x98>)
 8001e6e:	613b      	str	r3, [r7, #16]
      break;
 8001e70:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e72:	693b      	ldr	r3, [r7, #16]
}
 8001e74:	4618      	mov	r0, r3
 8001e76:	371c      	adds	r7, #28
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bc80      	pop	{r7}
 8001e7c:	4770      	bx	lr
 8001e7e:	bf00      	nop
 8001e80:	40021000 	.word	0x40021000
 8001e84:	007a1200 	.word	0x007a1200
 8001e88:	08002714 	.word	0x08002714
 8001e8c:	08002724 	.word	0x08002724
 8001e90:	003d0900 	.word	0x003d0900

08001e94 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001e94:	b480      	push	{r7}
 8001e96:	b085      	sub	sp, #20
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001e9c:	4b0a      	ldr	r3, [pc, #40]	@ (8001ec8 <RCC_Delay+0x34>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	4a0a      	ldr	r2, [pc, #40]	@ (8001ecc <RCC_Delay+0x38>)
 8001ea2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ea6:	0a5b      	lsrs	r3, r3, #9
 8001ea8:	687a      	ldr	r2, [r7, #4]
 8001eaa:	fb02 f303 	mul.w	r3, r2, r3
 8001eae:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001eb0:	bf00      	nop
  }
  while (Delay --);
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	1e5a      	subs	r2, r3, #1
 8001eb6:	60fa      	str	r2, [r7, #12]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d1f9      	bne.n	8001eb0 <RCC_Delay+0x1c>
}
 8001ebc:	bf00      	nop
 8001ebe:	bf00      	nop
 8001ec0:	3714      	adds	r7, #20
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bc80      	pop	{r7}
 8001ec6:	4770      	bx	lr
 8001ec8:	2000002c 	.word	0x2000002c
 8001ecc:	10624dd3 	.word	0x10624dd3

08001ed0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b082      	sub	sp, #8
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d101      	bne.n	8001ee2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001ede:	2301      	movs	r3, #1
 8001ee0:	e041      	b.n	8001f66 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001ee8:	b2db      	uxtb	r3, r3
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d106      	bne.n	8001efc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001ef6:	6878      	ldr	r0, [r7, #4]
 8001ef8:	f7ff f86a 	bl	8000fd0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2202      	movs	r2, #2
 8001f00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681a      	ldr	r2, [r3, #0]
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	3304      	adds	r3, #4
 8001f0c:	4619      	mov	r1, r3
 8001f0e:	4610      	mov	r0, r2
 8001f10:	f000 fa56 	bl	80023c0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2201      	movs	r2, #1
 8001f18:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	2201      	movs	r2, #1
 8001f20:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2201      	movs	r2, #1
 8001f28:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	2201      	movs	r2, #1
 8001f30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2201      	movs	r2, #1
 8001f38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2201      	movs	r2, #1
 8001f40:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2201      	movs	r2, #1
 8001f48:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2201      	movs	r2, #1
 8001f50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2201      	movs	r2, #1
 8001f58:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2201      	movs	r2, #1
 8001f60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001f64:	2300      	movs	r3, #0
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	3708      	adds	r7, #8
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
	...

08001f70 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b085      	sub	sp, #20
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001f7e:	b2db      	uxtb	r3, r3
 8001f80:	2b01      	cmp	r3, #1
 8001f82:	d001      	beq.n	8001f88 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001f84:	2301      	movs	r3, #1
 8001f86:	e035      	b.n	8001ff4 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2202      	movs	r2, #2
 8001f8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	68da      	ldr	r2, [r3, #12]
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f042 0201 	orr.w	r2, r2, #1
 8001f9e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a16      	ldr	r2, [pc, #88]	@ (8002000 <HAL_TIM_Base_Start_IT+0x90>)
 8001fa6:	4293      	cmp	r3, r2
 8001fa8:	d009      	beq.n	8001fbe <HAL_TIM_Base_Start_IT+0x4e>
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fb2:	d004      	beq.n	8001fbe <HAL_TIM_Base_Start_IT+0x4e>
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	4a12      	ldr	r2, [pc, #72]	@ (8002004 <HAL_TIM_Base_Start_IT+0x94>)
 8001fba:	4293      	cmp	r3, r2
 8001fbc:	d111      	bne.n	8001fe2 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	689b      	ldr	r3, [r3, #8]
 8001fc4:	f003 0307 	and.w	r3, r3, #7
 8001fc8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	2b06      	cmp	r3, #6
 8001fce:	d010      	beq.n	8001ff2 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	681a      	ldr	r2, [r3, #0]
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	f042 0201 	orr.w	r2, r2, #1
 8001fde:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001fe0:	e007      	b.n	8001ff2 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	681a      	ldr	r2, [r3, #0]
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f042 0201 	orr.w	r2, r2, #1
 8001ff0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001ff2:	2300      	movs	r3, #0
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	3714      	adds	r7, #20
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bc80      	pop	{r7}
 8001ffc:	4770      	bx	lr
 8001ffe:	bf00      	nop
 8002000:	40012c00 	.word	0x40012c00
 8002004:	40000400 	.word	0x40000400

08002008 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b084      	sub	sp, #16
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	68db      	ldr	r3, [r3, #12]
 8002016:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	691b      	ldr	r3, [r3, #16]
 800201e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002020:	68bb      	ldr	r3, [r7, #8]
 8002022:	f003 0302 	and.w	r3, r3, #2
 8002026:	2b00      	cmp	r3, #0
 8002028:	d020      	beq.n	800206c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	f003 0302 	and.w	r3, r3, #2
 8002030:	2b00      	cmp	r3, #0
 8002032:	d01b      	beq.n	800206c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f06f 0202 	mvn.w	r2, #2
 800203c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2201      	movs	r2, #1
 8002042:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	699b      	ldr	r3, [r3, #24]
 800204a:	f003 0303 	and.w	r3, r3, #3
 800204e:	2b00      	cmp	r3, #0
 8002050:	d003      	beq.n	800205a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002052:	6878      	ldr	r0, [r7, #4]
 8002054:	f000 f998 	bl	8002388 <HAL_TIM_IC_CaptureCallback>
 8002058:	e005      	b.n	8002066 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800205a:	6878      	ldr	r0, [r7, #4]
 800205c:	f000 f98b 	bl	8002376 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002060:	6878      	ldr	r0, [r7, #4]
 8002062:	f000 f99a 	bl	800239a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	2200      	movs	r2, #0
 800206a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800206c:	68bb      	ldr	r3, [r7, #8]
 800206e:	f003 0304 	and.w	r3, r3, #4
 8002072:	2b00      	cmp	r3, #0
 8002074:	d020      	beq.n	80020b8 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	f003 0304 	and.w	r3, r3, #4
 800207c:	2b00      	cmp	r3, #0
 800207e:	d01b      	beq.n	80020b8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f06f 0204 	mvn.w	r2, #4
 8002088:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	2202      	movs	r2, #2
 800208e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	699b      	ldr	r3, [r3, #24]
 8002096:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800209a:	2b00      	cmp	r3, #0
 800209c:	d003      	beq.n	80020a6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800209e:	6878      	ldr	r0, [r7, #4]
 80020a0:	f000 f972 	bl	8002388 <HAL_TIM_IC_CaptureCallback>
 80020a4:	e005      	b.n	80020b2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020a6:	6878      	ldr	r0, [r7, #4]
 80020a8:	f000 f965 	bl	8002376 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020ac:	6878      	ldr	r0, [r7, #4]
 80020ae:	f000 f974 	bl	800239a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2200      	movs	r2, #0
 80020b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80020b8:	68bb      	ldr	r3, [r7, #8]
 80020ba:	f003 0308 	and.w	r3, r3, #8
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d020      	beq.n	8002104 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	f003 0308 	and.w	r3, r3, #8
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d01b      	beq.n	8002104 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f06f 0208 	mvn.w	r2, #8
 80020d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	2204      	movs	r2, #4
 80020da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	69db      	ldr	r3, [r3, #28]
 80020e2:	f003 0303 	and.w	r3, r3, #3
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d003      	beq.n	80020f2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020ea:	6878      	ldr	r0, [r7, #4]
 80020ec:	f000 f94c 	bl	8002388 <HAL_TIM_IC_CaptureCallback>
 80020f0:	e005      	b.n	80020fe <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020f2:	6878      	ldr	r0, [r7, #4]
 80020f4:	f000 f93f 	bl	8002376 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020f8:	6878      	ldr	r0, [r7, #4]
 80020fa:	f000 f94e 	bl	800239a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2200      	movs	r2, #0
 8002102:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002104:	68bb      	ldr	r3, [r7, #8]
 8002106:	f003 0310 	and.w	r3, r3, #16
 800210a:	2b00      	cmp	r3, #0
 800210c:	d020      	beq.n	8002150 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	f003 0310 	and.w	r3, r3, #16
 8002114:	2b00      	cmp	r3, #0
 8002116:	d01b      	beq.n	8002150 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f06f 0210 	mvn.w	r2, #16
 8002120:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2208      	movs	r2, #8
 8002126:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	69db      	ldr	r3, [r3, #28]
 800212e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002132:	2b00      	cmp	r3, #0
 8002134:	d003      	beq.n	800213e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002136:	6878      	ldr	r0, [r7, #4]
 8002138:	f000 f926 	bl	8002388 <HAL_TIM_IC_CaptureCallback>
 800213c:	e005      	b.n	800214a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800213e:	6878      	ldr	r0, [r7, #4]
 8002140:	f000 f919 	bl	8002376 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002144:	6878      	ldr	r0, [r7, #4]
 8002146:	f000 f928 	bl	800239a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2200      	movs	r2, #0
 800214e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002150:	68bb      	ldr	r3, [r7, #8]
 8002152:	f003 0301 	and.w	r3, r3, #1
 8002156:	2b00      	cmp	r3, #0
 8002158:	d00c      	beq.n	8002174 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	f003 0301 	and.w	r3, r3, #1
 8002160:	2b00      	cmp	r3, #0
 8002162:	d007      	beq.n	8002174 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f06f 0201 	mvn.w	r2, #1
 800216c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800216e:	6878      	ldr	r0, [r7, #4]
 8002170:	f7fe fdac 	bl	8000ccc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002174:	68bb      	ldr	r3, [r7, #8]
 8002176:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800217a:	2b00      	cmp	r3, #0
 800217c:	d00c      	beq.n	8002198 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002184:	2b00      	cmp	r3, #0
 8002186:	d007      	beq.n	8002198 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002190:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002192:	6878      	ldr	r0, [r7, #4]
 8002194:	f000 fa6f 	bl	8002676 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002198:	68bb      	ldr	r3, [r7, #8]
 800219a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d00c      	beq.n	80021bc <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d007      	beq.n	80021bc <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80021b4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80021b6:	6878      	ldr	r0, [r7, #4]
 80021b8:	f000 f8f8 	bl	80023ac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80021bc:	68bb      	ldr	r3, [r7, #8]
 80021be:	f003 0320 	and.w	r3, r3, #32
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d00c      	beq.n	80021e0 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	f003 0320 	and.w	r3, r3, #32
 80021cc:	2b00      	cmp	r3, #0
 80021ce:	d007      	beq.n	80021e0 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f06f 0220 	mvn.w	r2, #32
 80021d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80021da:	6878      	ldr	r0, [r7, #4]
 80021dc:	f000 fa42 	bl	8002664 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80021e0:	bf00      	nop
 80021e2:	3710      	adds	r7, #16
 80021e4:	46bd      	mov	sp, r7
 80021e6:	bd80      	pop	{r7, pc}

080021e8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	b084      	sub	sp, #16
 80021ec:	af00      	add	r7, sp, #0
 80021ee:	6078      	str	r0, [r7, #4]
 80021f0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80021f2:	2300      	movs	r3, #0
 80021f4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80021fc:	2b01      	cmp	r3, #1
 80021fe:	d101      	bne.n	8002204 <HAL_TIM_ConfigClockSource+0x1c>
 8002200:	2302      	movs	r3, #2
 8002202:	e0b4      	b.n	800236e <HAL_TIM_ConfigClockSource+0x186>
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2201      	movs	r2, #1
 8002208:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	2202      	movs	r2, #2
 8002210:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	689b      	ldr	r3, [r3, #8]
 800221a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800221c:	68bb      	ldr	r3, [r7, #8]
 800221e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002222:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002224:	68bb      	ldr	r3, [r7, #8]
 8002226:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800222a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	68ba      	ldr	r2, [r7, #8]
 8002232:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002234:	683b      	ldr	r3, [r7, #0]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800223c:	d03e      	beq.n	80022bc <HAL_TIM_ConfigClockSource+0xd4>
 800223e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002242:	f200 8087 	bhi.w	8002354 <HAL_TIM_ConfigClockSource+0x16c>
 8002246:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800224a:	f000 8086 	beq.w	800235a <HAL_TIM_ConfigClockSource+0x172>
 800224e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002252:	d87f      	bhi.n	8002354 <HAL_TIM_ConfigClockSource+0x16c>
 8002254:	2b70      	cmp	r3, #112	@ 0x70
 8002256:	d01a      	beq.n	800228e <HAL_TIM_ConfigClockSource+0xa6>
 8002258:	2b70      	cmp	r3, #112	@ 0x70
 800225a:	d87b      	bhi.n	8002354 <HAL_TIM_ConfigClockSource+0x16c>
 800225c:	2b60      	cmp	r3, #96	@ 0x60
 800225e:	d050      	beq.n	8002302 <HAL_TIM_ConfigClockSource+0x11a>
 8002260:	2b60      	cmp	r3, #96	@ 0x60
 8002262:	d877      	bhi.n	8002354 <HAL_TIM_ConfigClockSource+0x16c>
 8002264:	2b50      	cmp	r3, #80	@ 0x50
 8002266:	d03c      	beq.n	80022e2 <HAL_TIM_ConfigClockSource+0xfa>
 8002268:	2b50      	cmp	r3, #80	@ 0x50
 800226a:	d873      	bhi.n	8002354 <HAL_TIM_ConfigClockSource+0x16c>
 800226c:	2b40      	cmp	r3, #64	@ 0x40
 800226e:	d058      	beq.n	8002322 <HAL_TIM_ConfigClockSource+0x13a>
 8002270:	2b40      	cmp	r3, #64	@ 0x40
 8002272:	d86f      	bhi.n	8002354 <HAL_TIM_ConfigClockSource+0x16c>
 8002274:	2b30      	cmp	r3, #48	@ 0x30
 8002276:	d064      	beq.n	8002342 <HAL_TIM_ConfigClockSource+0x15a>
 8002278:	2b30      	cmp	r3, #48	@ 0x30
 800227a:	d86b      	bhi.n	8002354 <HAL_TIM_ConfigClockSource+0x16c>
 800227c:	2b20      	cmp	r3, #32
 800227e:	d060      	beq.n	8002342 <HAL_TIM_ConfigClockSource+0x15a>
 8002280:	2b20      	cmp	r3, #32
 8002282:	d867      	bhi.n	8002354 <HAL_TIM_ConfigClockSource+0x16c>
 8002284:	2b00      	cmp	r3, #0
 8002286:	d05c      	beq.n	8002342 <HAL_TIM_ConfigClockSource+0x15a>
 8002288:	2b10      	cmp	r3, #16
 800228a:	d05a      	beq.n	8002342 <HAL_TIM_ConfigClockSource+0x15a>
 800228c:	e062      	b.n	8002354 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002292:	683b      	ldr	r3, [r7, #0]
 8002294:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800229e:	f000 f96a 	bl	8002576 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	689b      	ldr	r3, [r3, #8]
 80022a8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80022aa:	68bb      	ldr	r3, [r7, #8]
 80022ac:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80022b0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	68ba      	ldr	r2, [r7, #8]
 80022b8:	609a      	str	r2, [r3, #8]
      break;
 80022ba:	e04f      	b.n	800235c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80022cc:	f000 f953 	bl	8002576 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	689a      	ldr	r2, [r3, #8]
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80022de:	609a      	str	r2, [r3, #8]
      break;
 80022e0:	e03c      	b.n	800235c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80022ee:	461a      	mov	r2, r3
 80022f0:	f000 f8ca 	bl	8002488 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	2150      	movs	r1, #80	@ 0x50
 80022fa:	4618      	mov	r0, r3
 80022fc:	f000 f921 	bl	8002542 <TIM_ITRx_SetConfig>
      break;
 8002300:	e02c      	b.n	800235c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800230e:	461a      	mov	r2, r3
 8002310:	f000 f8e8 	bl	80024e4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	2160      	movs	r1, #96	@ 0x60
 800231a:	4618      	mov	r0, r3
 800231c:	f000 f911 	bl	8002542 <TIM_ITRx_SetConfig>
      break;
 8002320:	e01c      	b.n	800235c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002326:	683b      	ldr	r3, [r7, #0]
 8002328:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800232a:	683b      	ldr	r3, [r7, #0]
 800232c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800232e:	461a      	mov	r2, r3
 8002330:	f000 f8aa 	bl	8002488 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	2140      	movs	r1, #64	@ 0x40
 800233a:	4618      	mov	r0, r3
 800233c:	f000 f901 	bl	8002542 <TIM_ITRx_SetConfig>
      break;
 8002340:	e00c      	b.n	800235c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	681a      	ldr	r2, [r3, #0]
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4619      	mov	r1, r3
 800234c:	4610      	mov	r0, r2
 800234e:	f000 f8f8 	bl	8002542 <TIM_ITRx_SetConfig>
      break;
 8002352:	e003      	b.n	800235c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002354:	2301      	movs	r3, #1
 8002356:	73fb      	strb	r3, [r7, #15]
      break;
 8002358:	e000      	b.n	800235c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800235a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	2201      	movs	r2, #1
 8002360:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2200      	movs	r2, #0
 8002368:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800236c:	7bfb      	ldrb	r3, [r7, #15]
}
 800236e:	4618      	mov	r0, r3
 8002370:	3710      	adds	r7, #16
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}

08002376 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002376:	b480      	push	{r7}
 8002378:	b083      	sub	sp, #12
 800237a:	af00      	add	r7, sp, #0
 800237c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800237e:	bf00      	nop
 8002380:	370c      	adds	r7, #12
 8002382:	46bd      	mov	sp, r7
 8002384:	bc80      	pop	{r7}
 8002386:	4770      	bx	lr

08002388 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002388:	b480      	push	{r7}
 800238a:	b083      	sub	sp, #12
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002390:	bf00      	nop
 8002392:	370c      	adds	r7, #12
 8002394:	46bd      	mov	sp, r7
 8002396:	bc80      	pop	{r7}
 8002398:	4770      	bx	lr

0800239a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800239a:	b480      	push	{r7}
 800239c:	b083      	sub	sp, #12
 800239e:	af00      	add	r7, sp, #0
 80023a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80023a2:	bf00      	nop
 80023a4:	370c      	adds	r7, #12
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bc80      	pop	{r7}
 80023aa:	4770      	bx	lr

080023ac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b083      	sub	sp, #12
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80023b4:	bf00      	nop
 80023b6:	370c      	adds	r7, #12
 80023b8:	46bd      	mov	sp, r7
 80023ba:	bc80      	pop	{r7}
 80023bc:	4770      	bx	lr
	...

080023c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b085      	sub	sp, #20
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
 80023c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	4a2b      	ldr	r2, [pc, #172]	@ (8002480 <TIM_Base_SetConfig+0xc0>)
 80023d4:	4293      	cmp	r3, r2
 80023d6:	d007      	beq.n	80023e8 <TIM_Base_SetConfig+0x28>
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80023de:	d003      	beq.n	80023e8 <TIM_Base_SetConfig+0x28>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	4a28      	ldr	r2, [pc, #160]	@ (8002484 <TIM_Base_SetConfig+0xc4>)
 80023e4:	4293      	cmp	r3, r2
 80023e6:	d108      	bne.n	80023fa <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80023ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	685b      	ldr	r3, [r3, #4]
 80023f4:	68fa      	ldr	r2, [r7, #12]
 80023f6:	4313      	orrs	r3, r2
 80023f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	4a20      	ldr	r2, [pc, #128]	@ (8002480 <TIM_Base_SetConfig+0xc0>)
 80023fe:	4293      	cmp	r3, r2
 8002400:	d007      	beq.n	8002412 <TIM_Base_SetConfig+0x52>
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002408:	d003      	beq.n	8002412 <TIM_Base_SetConfig+0x52>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	4a1d      	ldr	r2, [pc, #116]	@ (8002484 <TIM_Base_SetConfig+0xc4>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d108      	bne.n	8002424 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002418:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	68db      	ldr	r3, [r3, #12]
 800241e:	68fa      	ldr	r2, [r7, #12]
 8002420:	4313      	orrs	r3, r2
 8002422:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	695b      	ldr	r3, [r3, #20]
 800242e:	4313      	orrs	r3, r2
 8002430:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	68fa      	ldr	r2, [r7, #12]
 8002436:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	689a      	ldr	r2, [r3, #8]
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	681a      	ldr	r2, [r3, #0]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	4a0d      	ldr	r2, [pc, #52]	@ (8002480 <TIM_Base_SetConfig+0xc0>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d103      	bne.n	8002458 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002450:	683b      	ldr	r3, [r7, #0]
 8002452:	691a      	ldr	r2, [r3, #16]
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2201      	movs	r2, #1
 800245c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	691b      	ldr	r3, [r3, #16]
 8002462:	f003 0301 	and.w	r3, r3, #1
 8002466:	2b00      	cmp	r3, #0
 8002468:	d005      	beq.n	8002476 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	691b      	ldr	r3, [r3, #16]
 800246e:	f023 0201 	bic.w	r2, r3, #1
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	611a      	str	r2, [r3, #16]
  }
}
 8002476:	bf00      	nop
 8002478:	3714      	adds	r7, #20
 800247a:	46bd      	mov	sp, r7
 800247c:	bc80      	pop	{r7}
 800247e:	4770      	bx	lr
 8002480:	40012c00 	.word	0x40012c00
 8002484:	40000400 	.word	0x40000400

08002488 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002488:	b480      	push	{r7}
 800248a:	b087      	sub	sp, #28
 800248c:	af00      	add	r7, sp, #0
 800248e:	60f8      	str	r0, [r7, #12]
 8002490:	60b9      	str	r1, [r7, #8]
 8002492:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	6a1b      	ldr	r3, [r3, #32]
 8002498:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	6a1b      	ldr	r3, [r3, #32]
 800249e:	f023 0201 	bic.w	r2, r3, #1
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	699b      	ldr	r3, [r3, #24]
 80024aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80024ac:	693b      	ldr	r3, [r7, #16]
 80024ae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80024b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	011b      	lsls	r3, r3, #4
 80024b8:	693a      	ldr	r2, [r7, #16]
 80024ba:	4313      	orrs	r3, r2
 80024bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80024be:	697b      	ldr	r3, [r7, #20]
 80024c0:	f023 030a 	bic.w	r3, r3, #10
 80024c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80024c6:	697a      	ldr	r2, [r7, #20]
 80024c8:	68bb      	ldr	r3, [r7, #8]
 80024ca:	4313      	orrs	r3, r2
 80024cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	693a      	ldr	r2, [r7, #16]
 80024d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	697a      	ldr	r2, [r7, #20]
 80024d8:	621a      	str	r2, [r3, #32]
}
 80024da:	bf00      	nop
 80024dc:	371c      	adds	r7, #28
 80024de:	46bd      	mov	sp, r7
 80024e0:	bc80      	pop	{r7}
 80024e2:	4770      	bx	lr

080024e4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80024e4:	b480      	push	{r7}
 80024e6:	b087      	sub	sp, #28
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	60f8      	str	r0, [r7, #12]
 80024ec:	60b9      	str	r1, [r7, #8]
 80024ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80024f0:	68fb      	ldr	r3, [r7, #12]
 80024f2:	6a1b      	ldr	r3, [r3, #32]
 80024f4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	6a1b      	ldr	r3, [r3, #32]
 80024fa:	f023 0210 	bic.w	r2, r3, #16
 80024fe:	68fb      	ldr	r3, [r7, #12]
 8002500:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002502:	68fb      	ldr	r3, [r7, #12]
 8002504:	699b      	ldr	r3, [r3, #24]
 8002506:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002508:	693b      	ldr	r3, [r7, #16]
 800250a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800250e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	031b      	lsls	r3, r3, #12
 8002514:	693a      	ldr	r2, [r7, #16]
 8002516:	4313      	orrs	r3, r2
 8002518:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002520:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002522:	68bb      	ldr	r3, [r7, #8]
 8002524:	011b      	lsls	r3, r3, #4
 8002526:	697a      	ldr	r2, [r7, #20]
 8002528:	4313      	orrs	r3, r2
 800252a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	693a      	ldr	r2, [r7, #16]
 8002530:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	697a      	ldr	r2, [r7, #20]
 8002536:	621a      	str	r2, [r3, #32]
}
 8002538:	bf00      	nop
 800253a:	371c      	adds	r7, #28
 800253c:	46bd      	mov	sp, r7
 800253e:	bc80      	pop	{r7}
 8002540:	4770      	bx	lr

08002542 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002542:	b480      	push	{r7}
 8002544:	b085      	sub	sp, #20
 8002546:	af00      	add	r7, sp, #0
 8002548:	6078      	str	r0, [r7, #4]
 800254a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	689b      	ldr	r3, [r3, #8]
 8002550:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002558:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800255a:	683a      	ldr	r2, [r7, #0]
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	4313      	orrs	r3, r2
 8002560:	f043 0307 	orr.w	r3, r3, #7
 8002564:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	68fa      	ldr	r2, [r7, #12]
 800256a:	609a      	str	r2, [r3, #8]
}
 800256c:	bf00      	nop
 800256e:	3714      	adds	r7, #20
 8002570:	46bd      	mov	sp, r7
 8002572:	bc80      	pop	{r7}
 8002574:	4770      	bx	lr

08002576 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002576:	b480      	push	{r7}
 8002578:	b087      	sub	sp, #28
 800257a:	af00      	add	r7, sp, #0
 800257c:	60f8      	str	r0, [r7, #12]
 800257e:	60b9      	str	r1, [r7, #8]
 8002580:	607a      	str	r2, [r7, #4]
 8002582:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	689b      	ldr	r3, [r3, #8]
 8002588:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800258a:	697b      	ldr	r3, [r7, #20]
 800258c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002590:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002592:	683b      	ldr	r3, [r7, #0]
 8002594:	021a      	lsls	r2, r3, #8
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	431a      	orrs	r2, r3
 800259a:	68bb      	ldr	r3, [r7, #8]
 800259c:	4313      	orrs	r3, r2
 800259e:	697a      	ldr	r2, [r7, #20]
 80025a0:	4313      	orrs	r3, r2
 80025a2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	697a      	ldr	r2, [r7, #20]
 80025a8:	609a      	str	r2, [r3, #8]
}
 80025aa:	bf00      	nop
 80025ac:	371c      	adds	r7, #28
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bc80      	pop	{r7}
 80025b2:	4770      	bx	lr

080025b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80025b4:	b480      	push	{r7}
 80025b6:	b085      	sub	sp, #20
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
 80025bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80025c4:	2b01      	cmp	r3, #1
 80025c6:	d101      	bne.n	80025cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80025c8:	2302      	movs	r3, #2
 80025ca:	e041      	b.n	8002650 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	2201      	movs	r2, #1
 80025d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2202      	movs	r2, #2
 80025d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	689b      	ldr	r3, [r3, #8]
 80025ea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80025f2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	68fa      	ldr	r2, [r7, #12]
 80025fa:	4313      	orrs	r3, r2
 80025fc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	68fa      	ldr	r2, [r7, #12]
 8002604:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	4a14      	ldr	r2, [pc, #80]	@ (800265c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 800260c:	4293      	cmp	r3, r2
 800260e:	d009      	beq.n	8002624 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002618:	d004      	beq.n	8002624 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4a10      	ldr	r2, [pc, #64]	@ (8002660 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002620:	4293      	cmp	r3, r2
 8002622:	d10c      	bne.n	800263e <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002624:	68bb      	ldr	r3, [r7, #8]
 8002626:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800262a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	685b      	ldr	r3, [r3, #4]
 8002630:	68ba      	ldr	r2, [r7, #8]
 8002632:	4313      	orrs	r3, r2
 8002634:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	68ba      	ldr	r2, [r7, #8]
 800263c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	2201      	movs	r2, #1
 8002642:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2200      	movs	r2, #0
 800264a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800264e:	2300      	movs	r3, #0
}
 8002650:	4618      	mov	r0, r3
 8002652:	3714      	adds	r7, #20
 8002654:	46bd      	mov	sp, r7
 8002656:	bc80      	pop	{r7}
 8002658:	4770      	bx	lr
 800265a:	bf00      	nop
 800265c:	40012c00 	.word	0x40012c00
 8002660:	40000400 	.word	0x40000400

08002664 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002664:	b480      	push	{r7}
 8002666:	b083      	sub	sp, #12
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800266c:	bf00      	nop
 800266e:	370c      	adds	r7, #12
 8002670:	46bd      	mov	sp, r7
 8002672:	bc80      	pop	{r7}
 8002674:	4770      	bx	lr

08002676 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002676:	b480      	push	{r7}
 8002678:	b083      	sub	sp, #12
 800267a:	af00      	add	r7, sp, #0
 800267c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800267e:	bf00      	nop
 8002680:	370c      	adds	r7, #12
 8002682:	46bd      	mov	sp, r7
 8002684:	bc80      	pop	{r7}
 8002686:	4770      	bx	lr

08002688 <memset>:
 8002688:	4603      	mov	r3, r0
 800268a:	4402      	add	r2, r0
 800268c:	4293      	cmp	r3, r2
 800268e:	d100      	bne.n	8002692 <memset+0xa>
 8002690:	4770      	bx	lr
 8002692:	f803 1b01 	strb.w	r1, [r3], #1
 8002696:	e7f9      	b.n	800268c <memset+0x4>

08002698 <__libc_init_array>:
 8002698:	b570      	push	{r4, r5, r6, lr}
 800269a:	2600      	movs	r6, #0
 800269c:	4d0c      	ldr	r5, [pc, #48]	@ (80026d0 <__libc_init_array+0x38>)
 800269e:	4c0d      	ldr	r4, [pc, #52]	@ (80026d4 <__libc_init_array+0x3c>)
 80026a0:	1b64      	subs	r4, r4, r5
 80026a2:	10a4      	asrs	r4, r4, #2
 80026a4:	42a6      	cmp	r6, r4
 80026a6:	d109      	bne.n	80026bc <__libc_init_array+0x24>
 80026a8:	f000 f81a 	bl	80026e0 <_init>
 80026ac:	2600      	movs	r6, #0
 80026ae:	4d0a      	ldr	r5, [pc, #40]	@ (80026d8 <__libc_init_array+0x40>)
 80026b0:	4c0a      	ldr	r4, [pc, #40]	@ (80026dc <__libc_init_array+0x44>)
 80026b2:	1b64      	subs	r4, r4, r5
 80026b4:	10a4      	asrs	r4, r4, #2
 80026b6:	42a6      	cmp	r6, r4
 80026b8:	d105      	bne.n	80026c6 <__libc_init_array+0x2e>
 80026ba:	bd70      	pop	{r4, r5, r6, pc}
 80026bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80026c0:	4798      	blx	r3
 80026c2:	3601      	adds	r6, #1
 80026c4:	e7ee      	b.n	80026a4 <__libc_init_array+0xc>
 80026c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80026ca:	4798      	blx	r3
 80026cc:	3601      	adds	r6, #1
 80026ce:	e7f2      	b.n	80026b6 <__libc_init_array+0x1e>
 80026d0:	08002728 	.word	0x08002728
 80026d4:	08002728 	.word	0x08002728
 80026d8:	08002728 	.word	0x08002728
 80026dc:	0800272c 	.word	0x0800272c

080026e0 <_init>:
 80026e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026e2:	bf00      	nop
 80026e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026e6:	bc08      	pop	{r3}
 80026e8:	469e      	mov	lr, r3
 80026ea:	4770      	bx	lr

080026ec <_fini>:
 80026ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80026ee:	bf00      	nop
 80026f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80026f2:	bc08      	pop	{r3}
 80026f4:	469e      	mov	lr, r3
 80026f6:	4770      	bx	lr
