# Copyright (C) 1991-2012 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 32-bit Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition
# File: D:\ImpulseC_Workspace\blokus_codev\hw\Blokus.csv
# Generated on: Sun Sep 08 20:07:47 2013

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair
clk,Input,PIN_Y2,2,B2_N0,PIN_J1,,,,,
reset_pin,Input,PIN_M23,6,B6_N2,PIN_Y2,,,,,
rx,Input,PIN_G12,8,B8_N1,PIN_C10,,,,,
rx_busy,Output,PIN_G19,7,B7_N2,PIN_A7,,,,,
tx,Output,PIN_G9,8,B8_N2,PIN_AE12,,,,,
tx_busy,Output,PIN_F19,7,B7_N0,PIN_J5,,,,,
