
PA-MAIN_MCU_CODEC2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000abdc  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001990  0800ad68  0800ad68  0001ad68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c6f8  0800c6f8  00020208  2**0
                  CONTENTS
  4 .ARM          00000008  0800c6f8  0800c6f8  0001c6f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c700  0800c700  00020208  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c700  0800c700  0001c700  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c704  0800c704  0001c704  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000208  20000000  0800c708  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008ec  20000208  0800c910  00020208  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000af4  0800c910  00020af4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010ddc  00000000  00000000  00020238  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002696  00000000  00000000  00031014  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000ce0  00000000  00000000  000336b0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000bd8  00000000  00000000  00034390  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00021a78  00000000  00000000  00034f68  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000c5b8  00000000  00000000  000569e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c7680  00000000  00000000  00062f98  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0012a618  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000042c4  00000000  00000000  0012a694  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000208 	.word	0x20000208
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800ad4c 	.word	0x0800ad4c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000020c 	.word	0x2000020c
 80001c4:	0800ad4c 	.word	0x0800ad4c

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2iz>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d215      	bcs.n	8000ae6 <__aeabi_d2iz+0x36>
 8000aba:	d511      	bpl.n	8000ae0 <__aeabi_d2iz+0x30>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d912      	bls.n	8000aec <__aeabi_d2iz+0x3c>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ad6:	fa23 f002 	lsr.w	r0, r3, r2
 8000ada:	bf18      	it	ne
 8000adc:	4240      	negne	r0, r0
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aea:	d105      	bne.n	8000af8 <__aeabi_d2iz+0x48>
 8000aec:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	bf08      	it	eq
 8000af2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	bf00      	nop

08000b00 <__aeabi_d2uiz>:
 8000b00:	004a      	lsls	r2, r1, #1
 8000b02:	d211      	bcs.n	8000b28 <__aeabi_d2uiz+0x28>
 8000b04:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b08:	d211      	bcs.n	8000b2e <__aeabi_d2uiz+0x2e>
 8000b0a:	d50d      	bpl.n	8000b28 <__aeabi_d2uiz+0x28>
 8000b0c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b10:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b14:	d40e      	bmi.n	8000b34 <__aeabi_d2uiz+0x34>
 8000b16:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b1a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b1e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b22:	fa23 f002 	lsr.w	r0, r3, r2
 8000b26:	4770      	bx	lr
 8000b28:	f04f 0000 	mov.w	r0, #0
 8000b2c:	4770      	bx	lr
 8000b2e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b32:	d102      	bne.n	8000b3a <__aeabi_d2uiz+0x3a>
 8000b34:	f04f 30ff 	mov.w	r0, #4294967295
 8000b38:	4770      	bx	lr
 8000b3a:	f04f 0000 	mov.w	r0, #0
 8000b3e:	4770      	bx	lr

08000b40 <__aeabi_d2f>:
 8000b40:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b44:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b48:	bf24      	itt	cs
 8000b4a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b4e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b52:	d90d      	bls.n	8000b70 <__aeabi_d2f+0x30>
 8000b54:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b58:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b5c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b60:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b64:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b68:	bf08      	it	eq
 8000b6a:	f020 0001 	biceq.w	r0, r0, #1
 8000b6e:	4770      	bx	lr
 8000b70:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b74:	d121      	bne.n	8000bba <__aeabi_d2f+0x7a>
 8000b76:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b7a:	bfbc      	itt	lt
 8000b7c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b80:	4770      	bxlt	lr
 8000b82:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b86:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b8a:	f1c2 0218 	rsb	r2, r2, #24
 8000b8e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b92:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b96:	fa20 f002 	lsr.w	r0, r0, r2
 8000b9a:	bf18      	it	ne
 8000b9c:	f040 0001 	orrne.w	r0, r0, #1
 8000ba0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ba8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bac:	ea40 000c 	orr.w	r0, r0, ip
 8000bb0:	fa23 f302 	lsr.w	r3, r3, r2
 8000bb4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bb8:	e7cc      	b.n	8000b54 <__aeabi_d2f+0x14>
 8000bba:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bbe:	d107      	bne.n	8000bd0 <__aeabi_d2f+0x90>
 8000bc0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bc4:	bf1e      	ittt	ne
 8000bc6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bca:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bce:	4770      	bxne	lr
 8000bd0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bd4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bd8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bdc:	4770      	bx	lr
 8000bde:	bf00      	nop

08000be0 <__aeabi_uldivmod>:
 8000be0:	b953      	cbnz	r3, 8000bf8 <__aeabi_uldivmod+0x18>
 8000be2:	b94a      	cbnz	r2, 8000bf8 <__aeabi_uldivmod+0x18>
 8000be4:	2900      	cmp	r1, #0
 8000be6:	bf08      	it	eq
 8000be8:	2800      	cmpeq	r0, #0
 8000bea:	bf1c      	itt	ne
 8000bec:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf0:	f04f 30ff 	movne.w	r0, #4294967295
 8000bf4:	f000 b972 	b.w	8000edc <__aeabi_idiv0>
 8000bf8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bfc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c00:	f000 f806 	bl	8000c10 <__udivmoddi4>
 8000c04:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c08:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c0c:	b004      	add	sp, #16
 8000c0e:	4770      	bx	lr

08000c10 <__udivmoddi4>:
 8000c10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c14:	9e08      	ldr	r6, [sp, #32]
 8000c16:	4604      	mov	r4, r0
 8000c18:	4688      	mov	r8, r1
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d14b      	bne.n	8000cb6 <__udivmoddi4+0xa6>
 8000c1e:	428a      	cmp	r2, r1
 8000c20:	4615      	mov	r5, r2
 8000c22:	d967      	bls.n	8000cf4 <__udivmoddi4+0xe4>
 8000c24:	fab2 f282 	clz	r2, r2
 8000c28:	b14a      	cbz	r2, 8000c3e <__udivmoddi4+0x2e>
 8000c2a:	f1c2 0720 	rsb	r7, r2, #32
 8000c2e:	fa01 f302 	lsl.w	r3, r1, r2
 8000c32:	fa20 f707 	lsr.w	r7, r0, r7
 8000c36:	4095      	lsls	r5, r2
 8000c38:	ea47 0803 	orr.w	r8, r7, r3
 8000c3c:	4094      	lsls	r4, r2
 8000c3e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c42:	0c23      	lsrs	r3, r4, #16
 8000c44:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c48:	fa1f fc85 	uxth.w	ip, r5
 8000c4c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c50:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c54:	fb07 f10c 	mul.w	r1, r7, ip
 8000c58:	4299      	cmp	r1, r3
 8000c5a:	d909      	bls.n	8000c70 <__udivmoddi4+0x60>
 8000c5c:	18eb      	adds	r3, r5, r3
 8000c5e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c62:	f080 811b 	bcs.w	8000e9c <__udivmoddi4+0x28c>
 8000c66:	4299      	cmp	r1, r3
 8000c68:	f240 8118 	bls.w	8000e9c <__udivmoddi4+0x28c>
 8000c6c:	3f02      	subs	r7, #2
 8000c6e:	442b      	add	r3, r5
 8000c70:	1a5b      	subs	r3, r3, r1
 8000c72:	b2a4      	uxth	r4, r4
 8000c74:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c78:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c7c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c80:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c84:	45a4      	cmp	ip, r4
 8000c86:	d909      	bls.n	8000c9c <__udivmoddi4+0x8c>
 8000c88:	192c      	adds	r4, r5, r4
 8000c8a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c8e:	f080 8107 	bcs.w	8000ea0 <__udivmoddi4+0x290>
 8000c92:	45a4      	cmp	ip, r4
 8000c94:	f240 8104 	bls.w	8000ea0 <__udivmoddi4+0x290>
 8000c98:	3802      	subs	r0, #2
 8000c9a:	442c      	add	r4, r5
 8000c9c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000ca0:	eba4 040c 	sub.w	r4, r4, ip
 8000ca4:	2700      	movs	r7, #0
 8000ca6:	b11e      	cbz	r6, 8000cb0 <__udivmoddi4+0xa0>
 8000ca8:	40d4      	lsrs	r4, r2
 8000caa:	2300      	movs	r3, #0
 8000cac:	e9c6 4300 	strd	r4, r3, [r6]
 8000cb0:	4639      	mov	r1, r7
 8000cb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb6:	428b      	cmp	r3, r1
 8000cb8:	d909      	bls.n	8000cce <__udivmoddi4+0xbe>
 8000cba:	2e00      	cmp	r6, #0
 8000cbc:	f000 80eb 	beq.w	8000e96 <__udivmoddi4+0x286>
 8000cc0:	2700      	movs	r7, #0
 8000cc2:	e9c6 0100 	strd	r0, r1, [r6]
 8000cc6:	4638      	mov	r0, r7
 8000cc8:	4639      	mov	r1, r7
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	fab3 f783 	clz	r7, r3
 8000cd2:	2f00      	cmp	r7, #0
 8000cd4:	d147      	bne.n	8000d66 <__udivmoddi4+0x156>
 8000cd6:	428b      	cmp	r3, r1
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xd0>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 80fa 	bhi.w	8000ed4 <__udivmoddi4+0x2c4>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb61 0303 	sbc.w	r3, r1, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4698      	mov	r8, r3
 8000cea:	2e00      	cmp	r6, #0
 8000cec:	d0e0      	beq.n	8000cb0 <__udivmoddi4+0xa0>
 8000cee:	e9c6 4800 	strd	r4, r8, [r6]
 8000cf2:	e7dd      	b.n	8000cb0 <__udivmoddi4+0xa0>
 8000cf4:	b902      	cbnz	r2, 8000cf8 <__udivmoddi4+0xe8>
 8000cf6:	deff      	udf	#255	; 0xff
 8000cf8:	fab2 f282 	clz	r2, r2
 8000cfc:	2a00      	cmp	r2, #0
 8000cfe:	f040 808f 	bne.w	8000e20 <__udivmoddi4+0x210>
 8000d02:	1b49      	subs	r1, r1, r5
 8000d04:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d08:	fa1f f885 	uxth.w	r8, r5
 8000d0c:	2701      	movs	r7, #1
 8000d0e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d12:	0c23      	lsrs	r3, r4, #16
 8000d14:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d18:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d1c:	fb08 f10c 	mul.w	r1, r8, ip
 8000d20:	4299      	cmp	r1, r3
 8000d22:	d907      	bls.n	8000d34 <__udivmoddi4+0x124>
 8000d24:	18eb      	adds	r3, r5, r3
 8000d26:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x122>
 8000d2c:	4299      	cmp	r1, r3
 8000d2e:	f200 80cd 	bhi.w	8000ecc <__udivmoddi4+0x2bc>
 8000d32:	4684      	mov	ip, r0
 8000d34:	1a59      	subs	r1, r3, r1
 8000d36:	b2a3      	uxth	r3, r4
 8000d38:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d3c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d40:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d44:	fb08 f800 	mul.w	r8, r8, r0
 8000d48:	45a0      	cmp	r8, r4
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x14c>
 8000d4c:	192c      	adds	r4, r5, r4
 8000d4e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x14a>
 8000d54:	45a0      	cmp	r8, r4
 8000d56:	f200 80b6 	bhi.w	8000ec6 <__udivmoddi4+0x2b6>
 8000d5a:	4618      	mov	r0, r3
 8000d5c:	eba4 0408 	sub.w	r4, r4, r8
 8000d60:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d64:	e79f      	b.n	8000ca6 <__udivmoddi4+0x96>
 8000d66:	f1c7 0c20 	rsb	ip, r7, #32
 8000d6a:	40bb      	lsls	r3, r7
 8000d6c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d70:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d74:	fa01 f407 	lsl.w	r4, r1, r7
 8000d78:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d7c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d80:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d84:	4325      	orrs	r5, r4
 8000d86:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d8a:	0c2c      	lsrs	r4, r5, #16
 8000d8c:	fb08 3319 	mls	r3, r8, r9, r3
 8000d90:	fa1f fa8e 	uxth.w	sl, lr
 8000d94:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d98:	fb09 f40a 	mul.w	r4, r9, sl
 8000d9c:	429c      	cmp	r4, r3
 8000d9e:	fa02 f207 	lsl.w	r2, r2, r7
 8000da2:	fa00 f107 	lsl.w	r1, r0, r7
 8000da6:	d90b      	bls.n	8000dc0 <__udivmoddi4+0x1b0>
 8000da8:	eb1e 0303 	adds.w	r3, lr, r3
 8000dac:	f109 30ff 	add.w	r0, r9, #4294967295
 8000db0:	f080 8087 	bcs.w	8000ec2 <__udivmoddi4+0x2b2>
 8000db4:	429c      	cmp	r4, r3
 8000db6:	f240 8084 	bls.w	8000ec2 <__udivmoddi4+0x2b2>
 8000dba:	f1a9 0902 	sub.w	r9, r9, #2
 8000dbe:	4473      	add	r3, lr
 8000dc0:	1b1b      	subs	r3, r3, r4
 8000dc2:	b2ad      	uxth	r5, r5
 8000dc4:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dc8:	fb08 3310 	mls	r3, r8, r0, r3
 8000dcc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000dd0:	fb00 fa0a 	mul.w	sl, r0, sl
 8000dd4:	45a2      	cmp	sl, r4
 8000dd6:	d908      	bls.n	8000dea <__udivmoddi4+0x1da>
 8000dd8:	eb1e 0404 	adds.w	r4, lr, r4
 8000ddc:	f100 33ff 	add.w	r3, r0, #4294967295
 8000de0:	d26b      	bcs.n	8000eba <__udivmoddi4+0x2aa>
 8000de2:	45a2      	cmp	sl, r4
 8000de4:	d969      	bls.n	8000eba <__udivmoddi4+0x2aa>
 8000de6:	3802      	subs	r0, #2
 8000de8:	4474      	add	r4, lr
 8000dea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dee:	fba0 8902 	umull	r8, r9, r0, r2
 8000df2:	eba4 040a 	sub.w	r4, r4, sl
 8000df6:	454c      	cmp	r4, r9
 8000df8:	46c2      	mov	sl, r8
 8000dfa:	464b      	mov	r3, r9
 8000dfc:	d354      	bcc.n	8000ea8 <__udivmoddi4+0x298>
 8000dfe:	d051      	beq.n	8000ea4 <__udivmoddi4+0x294>
 8000e00:	2e00      	cmp	r6, #0
 8000e02:	d069      	beq.n	8000ed8 <__udivmoddi4+0x2c8>
 8000e04:	ebb1 050a 	subs.w	r5, r1, sl
 8000e08:	eb64 0403 	sbc.w	r4, r4, r3
 8000e0c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e10:	40fd      	lsrs	r5, r7
 8000e12:	40fc      	lsrs	r4, r7
 8000e14:	ea4c 0505 	orr.w	r5, ip, r5
 8000e18:	e9c6 5400 	strd	r5, r4, [r6]
 8000e1c:	2700      	movs	r7, #0
 8000e1e:	e747      	b.n	8000cb0 <__udivmoddi4+0xa0>
 8000e20:	f1c2 0320 	rsb	r3, r2, #32
 8000e24:	fa20 f703 	lsr.w	r7, r0, r3
 8000e28:	4095      	lsls	r5, r2
 8000e2a:	fa01 f002 	lsl.w	r0, r1, r2
 8000e2e:	fa21 f303 	lsr.w	r3, r1, r3
 8000e32:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e36:	4338      	orrs	r0, r7
 8000e38:	0c01      	lsrs	r1, r0, #16
 8000e3a:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e3e:	fa1f f885 	uxth.w	r8, r5
 8000e42:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e46:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e4a:	fb07 f308 	mul.w	r3, r7, r8
 8000e4e:	428b      	cmp	r3, r1
 8000e50:	fa04 f402 	lsl.w	r4, r4, r2
 8000e54:	d907      	bls.n	8000e66 <__udivmoddi4+0x256>
 8000e56:	1869      	adds	r1, r5, r1
 8000e58:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e5c:	d22f      	bcs.n	8000ebe <__udivmoddi4+0x2ae>
 8000e5e:	428b      	cmp	r3, r1
 8000e60:	d92d      	bls.n	8000ebe <__udivmoddi4+0x2ae>
 8000e62:	3f02      	subs	r7, #2
 8000e64:	4429      	add	r1, r5
 8000e66:	1acb      	subs	r3, r1, r3
 8000e68:	b281      	uxth	r1, r0
 8000e6a:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e6e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e72:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e76:	fb00 f308 	mul.w	r3, r0, r8
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d907      	bls.n	8000e8e <__udivmoddi4+0x27e>
 8000e7e:	1869      	adds	r1, r5, r1
 8000e80:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e84:	d217      	bcs.n	8000eb6 <__udivmoddi4+0x2a6>
 8000e86:	428b      	cmp	r3, r1
 8000e88:	d915      	bls.n	8000eb6 <__udivmoddi4+0x2a6>
 8000e8a:	3802      	subs	r0, #2
 8000e8c:	4429      	add	r1, r5
 8000e8e:	1ac9      	subs	r1, r1, r3
 8000e90:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e94:	e73b      	b.n	8000d0e <__udivmoddi4+0xfe>
 8000e96:	4637      	mov	r7, r6
 8000e98:	4630      	mov	r0, r6
 8000e9a:	e709      	b.n	8000cb0 <__udivmoddi4+0xa0>
 8000e9c:	4607      	mov	r7, r0
 8000e9e:	e6e7      	b.n	8000c70 <__udivmoddi4+0x60>
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	e6fb      	b.n	8000c9c <__udivmoddi4+0x8c>
 8000ea4:	4541      	cmp	r1, r8
 8000ea6:	d2ab      	bcs.n	8000e00 <__udivmoddi4+0x1f0>
 8000ea8:	ebb8 0a02 	subs.w	sl, r8, r2
 8000eac:	eb69 020e 	sbc.w	r2, r9, lr
 8000eb0:	3801      	subs	r0, #1
 8000eb2:	4613      	mov	r3, r2
 8000eb4:	e7a4      	b.n	8000e00 <__udivmoddi4+0x1f0>
 8000eb6:	4660      	mov	r0, ip
 8000eb8:	e7e9      	b.n	8000e8e <__udivmoddi4+0x27e>
 8000eba:	4618      	mov	r0, r3
 8000ebc:	e795      	b.n	8000dea <__udivmoddi4+0x1da>
 8000ebe:	4667      	mov	r7, ip
 8000ec0:	e7d1      	b.n	8000e66 <__udivmoddi4+0x256>
 8000ec2:	4681      	mov	r9, r0
 8000ec4:	e77c      	b.n	8000dc0 <__udivmoddi4+0x1b0>
 8000ec6:	3802      	subs	r0, #2
 8000ec8:	442c      	add	r4, r5
 8000eca:	e747      	b.n	8000d5c <__udivmoddi4+0x14c>
 8000ecc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed0:	442b      	add	r3, r5
 8000ed2:	e72f      	b.n	8000d34 <__udivmoddi4+0x124>
 8000ed4:	4638      	mov	r0, r7
 8000ed6:	e708      	b.n	8000cea <__udivmoddi4+0xda>
 8000ed8:	4637      	mov	r7, r6
 8000eda:	e6e9      	b.n	8000cb0 <__udivmoddi4+0xa0>

08000edc <__aeabi_idiv0>:
 8000edc:	4770      	bx	lr
 8000ede:	bf00      	nop

08000ee0 <readWord>:
static void MX_USART1_UART_Init(void);
/* USER CODE BEGIN PFP */

//result_float = 0.0f;

float readWord(_Bool ch, uint8_t buffer){
 8000ee0:	b480      	push	{r7}
 8000ee2:	b085      	sub	sp, #20
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	460a      	mov	r2, r1
 8000eea:	71fb      	strb	r3, [r7, #7]
 8000eec:	4613      	mov	r3, r2
 8000eee:	71bb      	strb	r3, [r7, #6]
	int32_t result_int32 = 0;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	60fb      	str	r3, [r7, #12]
	uint32_t result_uint32 = 0;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	60bb      	str	r3, [r7, #8]
	if(!ch){
 8000ef8:	79fb      	ldrb	r3, [r7, #7]
 8000efa:	f083 0301 	eor.w	r3, r3, #1
 8000efe:	b2db      	uxtb	r3, r3
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d00e      	beq.n	8000f22 <readWord+0x42>
		/* read L ch */
		result_uint32 = (rxBuff[0+buffer]<<8) | (rxBuff[1+buffer]>>8);
 8000f04:	79bb      	ldrb	r3, [r7, #6]
 8000f06:	4a1a      	ldr	r2, [pc, #104]	; (8000f70 <readWord+0x90>)
 8000f08:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f0c:	021b      	lsls	r3, r3, #8
 8000f0e:	79ba      	ldrb	r2, [r7, #6]
 8000f10:	3201      	adds	r2, #1
 8000f12:	4917      	ldr	r1, [pc, #92]	; (8000f70 <readWord+0x90>)
 8000f14:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8000f18:	0a12      	lsrs	r2, r2, #8
 8000f1a:	b292      	uxth	r2, r2
 8000f1c:	4313      	orrs	r3, r2
 8000f1e:	60bb      	str	r3, [r7, #8]
 8000f20:	e00e      	b.n	8000f40 <readWord+0x60>
	}
	else{
		/* write L ch */
		result_uint32 = (rxBuff[2+buffer]<<8) | (rxBuff[3+buffer]>>8);
 8000f22:	79bb      	ldrb	r3, [r7, #6]
 8000f24:	3302      	adds	r3, #2
 8000f26:	4a12      	ldr	r2, [pc, #72]	; (8000f70 <readWord+0x90>)
 8000f28:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000f2c:	021b      	lsls	r3, r3, #8
 8000f2e:	79ba      	ldrb	r2, [r7, #6]
 8000f30:	3203      	adds	r2, #3
 8000f32:	490f      	ldr	r1, [pc, #60]	; (8000f70 <readWord+0x90>)
 8000f34:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8000f38:	0a12      	lsrs	r2, r2, #8
 8000f3a:	b292      	uxth	r2, r2
 8000f3c:	4313      	orrs	r3, r2
 8000f3e:	60bb      	str	r3, [r7, #8]
	}

	/* ubah 24bit 2's comp ke int 32 bit */
	if((result_uint32&(1<<23)) != 0){
 8000f40:	68bb      	ldr	r3, [r7, #8]
 8000f42:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d004      	beq.n	8000f54 <readWord+0x74>
		result_int32 = result_uint32 | ~((1<<24)-1);
 8000f4a:	68bb      	ldr	r3, [r7, #8]
 8000f4c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8000f50:	60fb      	str	r3, [r7, #12]
 8000f52:	e001      	b.n	8000f58 <readWord+0x78>
	}
	else{
		result_int32 = result_uint32;
 8000f54:	68bb      	ldr	r3, [r7, #8]
 8000f56:	60fb      	str	r3, [r7, #12]
	}
	return (float)result_int32;
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	ee07 3a90 	vmov	s15, r3
 8000f5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 8000f62:	eeb0 0a67 	vmov.f32	s0, s15
 8000f66:	3714      	adds	r7, #20
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6e:	4770      	bx	lr
 8000f70:	200009b4 	.word	0x200009b4

08000f74 <writeWord>:


void writeWord(float dataf, _Bool ch, uint8_t buffer){
 8000f74:	b480      	push	{r7}
 8000f76:	b085      	sub	sp, #20
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	ed87 0a01 	vstr	s0, [r7, #4]
 8000f7e:	4603      	mov	r3, r0
 8000f80:	460a      	mov	r2, r1
 8000f82:	70fb      	strb	r3, [r7, #3]
 8000f84:	4613      	mov	r3, r2
 8000f86:	70bb      	strb	r3, [r7, #2]
	uint32_t result_uint32 = 0;
 8000f88:	2300      	movs	r3, #0
 8000f8a:	60fb      	str	r3, [r7, #12]
	/* ubah int 32bit ke 24bit 2's comp */
	if(dataf < 0){
 8000f8c:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f90:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f98:	d50b      	bpl.n	8000fb2 <writeWord+0x3e>
		result_uint32 |= (1<<24) | (int32_t)dataf;
 8000f9a:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f9e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000fa2:	ee17 2a90 	vmov	r2, s15
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	4313      	orrs	r3, r2
 8000faa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000fae:	60fb      	str	r3, [r7, #12]
 8000fb0:	e006      	b.n	8000fc0 <writeWord+0x4c>
	}
	else{
		result_uint32 = (int32_t)dataf;
 8000fb2:	edd7 7a01 	vldr	s15, [r7, #4]
 8000fb6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000fba:	ee17 3a90 	vmov	r3, s15
 8000fbe:	60fb      	str	r3, [r7, #12]
	}

	if(!ch){
 8000fc0:	78fb      	ldrb	r3, [r7, #3]
 8000fc2:	f083 0301 	eor.w	r3, r3, #1
 8000fc6:	b2db      	uxtb	r3, r3
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d010      	beq.n	8000fee <writeWord+0x7a>
		/* write L ch */
		txBuff[0+buffer] = (result_uint32>>8) & 0x0000FFFF;
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	0a1a      	lsrs	r2, r3, #8
 8000fd0:	78bb      	ldrb	r3, [r7, #2]
 8000fd2:	b291      	uxth	r1, r2
 8000fd4:	4a11      	ldr	r2, [pc, #68]	; (800101c <writeWord+0xa8>)
 8000fd6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		txBuff[1+buffer] = (result_uint32<<8) & 0x0000FF00;
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	b29a      	uxth	r2, r3
 8000fde:	78bb      	ldrb	r3, [r7, #2]
 8000fe0:	3301      	adds	r3, #1
 8000fe2:	0212      	lsls	r2, r2, #8
 8000fe4:	b291      	uxth	r1, r2
 8000fe6:	4a0d      	ldr	r2, [pc, #52]	; (800101c <writeWord+0xa8>)
 8000fe8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	else{
		/* write L ch */
		txBuff[2+buffer] = (result_uint32>>8) & 0x0000FFFF;
		txBuff[3+buffer] = (result_uint32<<8) & 0x0000FF00;
	}
}
 8000fec:	e010      	b.n	8001010 <writeWord+0x9c>
		txBuff[2+buffer] = (result_uint32>>8) & 0x0000FFFF;
 8000fee:	68fb      	ldr	r3, [r7, #12]
 8000ff0:	0a1a      	lsrs	r2, r3, #8
 8000ff2:	78bb      	ldrb	r3, [r7, #2]
 8000ff4:	3302      	adds	r3, #2
 8000ff6:	b291      	uxth	r1, r2
 8000ff8:	4a08      	ldr	r2, [pc, #32]	; (800101c <writeWord+0xa8>)
 8000ffa:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		txBuff[3+buffer] = (result_uint32<<8) & 0x0000FF00;
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	b29a      	uxth	r2, r3
 8001002:	78bb      	ldrb	r3, [r7, #2]
 8001004:	3303      	adds	r3, #3
 8001006:	0212      	lsls	r2, r2, #8
 8001008:	b291      	uxth	r1, r2
 800100a:	4a04      	ldr	r2, [pc, #16]	; (800101c <writeWord+0xa8>)
 800100c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
}
 8001010:	bf00      	nop
 8001012:	3714      	adds	r7, #20
 8001014:	46bd      	mov	sp, r7
 8001016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101a:	4770      	bx	lr
 800101c:	200007ac 	.word	0x200007ac

08001020 <Flash_Read>:
	FLASH_Erase_Sector(FLASH_SECTOR_11, VOLTAGE_RANGE_3);
	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, flash_addr, flash_data);
	HAL_FLASH_Lock();
}

uint32_t Flash_Read(uint32_t flash_addr){
 8001020:	b480      	push	{r7}
 8001022:	b085      	sub	sp, #20
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
	uint32_t flash_data;
	flash_data = *(uint32_t*) flash_addr;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	60fb      	str	r3, [r7, #12]
	return flash_data;
 800102e:	68fb      	ldr	r3, [r7, #12]
}
 8001030:	4618      	mov	r0, r3
 8001032:	3714      	adds	r7, #20
 8001034:	46bd      	mov	sp, r7
 8001036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103a:	4770      	bx	lr

0800103c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800103c:	b590      	push	{r4, r7, lr}
 800103e:	b085      	sub	sp, #20
 8001040:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001042:	f002 f96d 	bl	8003320 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001046:	f000 f96d 	bl	8001324 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
	__HAL_RCC_DMA1_CLK_ENABLE();
 800104a:	2300      	movs	r3, #0
 800104c:	607b      	str	r3, [r7, #4]
 800104e:	4b8e      	ldr	r3, [pc, #568]	; (8001288 <main+0x24c>)
 8001050:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001052:	4a8d      	ldr	r2, [pc, #564]	; (8001288 <main+0x24c>)
 8001054:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001058:	6313      	str	r3, [r2, #48]	; 0x30
 800105a:	4b8b      	ldr	r3, [pc, #556]	; (8001288 <main+0x24c>)
 800105c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800105e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001062:	607b      	str	r3, [r7, #4]
 8001064:	687b      	ldr	r3, [r7, #4]

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001066:	f000 faa9 	bl	80015bc <MX_GPIO_Init>
  MX_I2S2_Init();
 800106a:	f000 fa09 	bl	8001480 <MX_I2S2_Init>
  MX_DMA_Init();
 800106e:	f000 fa5f 	bl	8001530 <MX_DMA_Init>
  MX_I2C1_Init();
 8001072:	f000 f9d7 	bl	8001424 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001076:	f000 fa31 	bl	80014dc <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

	//  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);

	Display_Init();
 800107a:	f001 fb75 	bl	8002768 <Display_Init>
	Display_GotoXY(0, 0);
 800107e:	2100      	movs	r1, #0
 8001080:	2000      	movs	r0, #0
 8001082:	f001 fcdb 	bl	8002a3c <Display_GotoXY>
	Display_Puts("ANDI", &Font_11x18, 1);
 8001086:	2201      	movs	r2, #1
 8001088:	4980      	ldr	r1, [pc, #512]	; (800128c <main+0x250>)
 800108a:	4881      	ldr	r0, [pc, #516]	; (8001290 <main+0x254>)
 800108c:	f001 fd6c 	bl	8002b68 <Display_Puts>
	Display_GotoXY(13, 30);
 8001090:	211e      	movs	r1, #30
 8001092:	200d      	movs	r0, #13
 8001094:	f001 fcd2 	bl	8002a3c <Display_GotoXY>
	Display_Angka3u(123, &Font_11x18, 1);
 8001098:	2201      	movs	r2, #1
 800109a:	497c      	ldr	r1, [pc, #496]	; (800128c <main+0x250>)
 800109c:	207b      	movs	r0, #123	; 0x7b
 800109e:	f001 fd89 	bl	8002bb4 <Display_Angka3u>
	Display_GotoXY(13, 50);
 80010a2:	2132      	movs	r1, #50	; 0x32
 80010a4:	200d      	movs	r0, #13
 80010a6:	f001 fcc9 	bl	8002a3c <Display_GotoXY>
	Display_Puts("Prasetyo", &Font_7x10, 1);
 80010aa:	2201      	movs	r2, #1
 80010ac:	4979      	ldr	r1, [pc, #484]	; (8001294 <main+0x258>)
 80010ae:	487a      	ldr	r0, [pc, #488]	; (8001298 <main+0x25c>)
 80010b0:	f001 fd5a 	bl	8002b68 <Display_Puts>
	Display_UpdateScreen();
 80010b4:	f001 fc1c 	bl	80028f0 <Display_UpdateScreen>

	HAL_Delay(1000);
 80010b8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80010bc:	f002 f9a2 	bl	8003404 <HAL_Delay>

	/* Hitung koefisien filter Kanan */
	shelv(&R_cS1[0], 0, 0, 100, FREQSAMPLING);
 80010c0:	ed9f 1a76 	vldr	s2, [pc, #472]	; 800129c <main+0x260>
 80010c4:	eddf 0a76 	vldr	s1, [pc, #472]	; 80012a0 <main+0x264>
 80010c8:	ed9f 0a76 	vldr	s0, [pc, #472]	; 80012a4 <main+0x268>
 80010cc:	2100      	movs	r1, #0
 80010ce:	4876      	ldr	r0, [pc, #472]	; (80012a8 <main+0x26c>)
 80010d0:	f000 fb9e 	bl	8001810 <shelv>
	peak(&R_cS2[0], 0, 300, 50, FREQSAMPLING);
 80010d4:	eddf 1a71 	vldr	s3, [pc, #452]	; 800129c <main+0x260>
 80010d8:	ed9f 1a74 	vldr	s2, [pc, #464]	; 80012ac <main+0x270>
 80010dc:	eddf 0a74 	vldr	s1, [pc, #464]	; 80012b0 <main+0x274>
 80010e0:	ed9f 0a70 	vldr	s0, [pc, #448]	; 80012a4 <main+0x268>
 80010e4:	4873      	ldr	r0, [pc, #460]	; (80012b4 <main+0x278>)
 80010e6:	f001 f98f 	bl	8002408 <peak>
	peak(&R_cS3[0], 0, 1000, 50, FREQSAMPLING);
 80010ea:	eddf 1a6c 	vldr	s3, [pc, #432]	; 800129c <main+0x260>
 80010ee:	ed9f 1a6f 	vldr	s2, [pc, #444]	; 80012ac <main+0x270>
 80010f2:	eddf 0a71 	vldr	s1, [pc, #452]	; 80012b8 <main+0x27c>
 80010f6:	ed9f 0a6b 	vldr	s0, [pc, #428]	; 80012a4 <main+0x268>
 80010fa:	4870      	ldr	r0, [pc, #448]	; (80012bc <main+0x280>)
 80010fc:	f001 f984 	bl	8002408 <peak>
	peak(&R_cS4[0], 0, 5000, 50, FREQSAMPLING);
 8001100:	eddf 1a66 	vldr	s3, [pc, #408]	; 800129c <main+0x260>
 8001104:	ed9f 1a69 	vldr	s2, [pc, #420]	; 80012ac <main+0x270>
 8001108:	eddf 0a6d 	vldr	s1, [pc, #436]	; 80012c0 <main+0x284>
 800110c:	ed9f 0a65 	vldr	s0, [pc, #404]	; 80012a4 <main+0x268>
 8001110:	486c      	ldr	r0, [pc, #432]	; (80012c4 <main+0x288>)
 8001112:	f001 f979 	bl	8002408 <peak>
	shelv(&R_cS5[0], 1, 0, 12000, FREQSAMPLING);
 8001116:	ed9f 1a61 	vldr	s2, [pc, #388]	; 800129c <main+0x260>
 800111a:	eddf 0a6b 	vldr	s1, [pc, #428]	; 80012c8 <main+0x28c>
 800111e:	ed9f 0a61 	vldr	s0, [pc, #388]	; 80012a4 <main+0x268>
 8001122:	2101      	movs	r1, #1
 8001124:	4869      	ldr	r0, [pc, #420]	; (80012cc <main+0x290>)
 8001126:	f000 fb73 	bl	8001810 <shelv>

	/* Hitung koefisien filter kiri */
	shelv(&L_cS1[0], 0, 0, 100, FREQSAMPLING);
 800112a:	ed9f 1a5c 	vldr	s2, [pc, #368]	; 800129c <main+0x260>
 800112e:	eddf 0a5c 	vldr	s1, [pc, #368]	; 80012a0 <main+0x264>
 8001132:	ed9f 0a5c 	vldr	s0, [pc, #368]	; 80012a4 <main+0x268>
 8001136:	2100      	movs	r1, #0
 8001138:	4865      	ldr	r0, [pc, #404]	; (80012d0 <main+0x294>)
 800113a:	f000 fb69 	bl	8001810 <shelv>
	peak(&L_cS2[0], 0, 300, 50, FREQSAMPLING);
 800113e:	eddf 1a57 	vldr	s3, [pc, #348]	; 800129c <main+0x260>
 8001142:	ed9f 1a5a 	vldr	s2, [pc, #360]	; 80012ac <main+0x270>
 8001146:	eddf 0a5a 	vldr	s1, [pc, #360]	; 80012b0 <main+0x274>
 800114a:	ed9f 0a56 	vldr	s0, [pc, #344]	; 80012a4 <main+0x268>
 800114e:	4861      	ldr	r0, [pc, #388]	; (80012d4 <main+0x298>)
 8001150:	f001 f95a 	bl	8002408 <peak>
	peak(&L_cS3[0], 0, 1000, 50, FREQSAMPLING);
 8001154:	eddf 1a51 	vldr	s3, [pc, #324]	; 800129c <main+0x260>
 8001158:	ed9f 1a54 	vldr	s2, [pc, #336]	; 80012ac <main+0x270>
 800115c:	eddf 0a56 	vldr	s1, [pc, #344]	; 80012b8 <main+0x27c>
 8001160:	ed9f 0a50 	vldr	s0, [pc, #320]	; 80012a4 <main+0x268>
 8001164:	485c      	ldr	r0, [pc, #368]	; (80012d8 <main+0x29c>)
 8001166:	f001 f94f 	bl	8002408 <peak>
	peak(&L_cS4[0], 0, 5000, 50, FREQSAMPLING);
 800116a:	eddf 1a4c 	vldr	s3, [pc, #304]	; 800129c <main+0x260>
 800116e:	ed9f 1a4f 	vldr	s2, [pc, #316]	; 80012ac <main+0x270>
 8001172:	eddf 0a53 	vldr	s1, [pc, #332]	; 80012c0 <main+0x284>
 8001176:	ed9f 0a4b 	vldr	s0, [pc, #300]	; 80012a4 <main+0x268>
 800117a:	4858      	ldr	r0, [pc, #352]	; (80012dc <main+0x2a0>)
 800117c:	f001 f944 	bl	8002408 <peak>
	shelv(&L_cS5[0], 1, 0, 12000, FREQSAMPLING);
 8001180:	ed9f 1a46 	vldr	s2, [pc, #280]	; 800129c <main+0x260>
 8001184:	eddf 0a50 	vldr	s1, [pc, #320]	; 80012c8 <main+0x28c>
 8001188:	ed9f 0a46 	vldr	s0, [pc, #280]	; 80012a4 <main+0x268>
 800118c:	2101      	movs	r1, #1
 800118e:	4854      	ldr	r0, [pc, #336]	; (80012e0 <main+0x2a4>)
 8001190:	f000 fb3e 	bl	8001810 <shelv>

	/* DMA I2S dimulai */
	HAL_I2SEx_TransmitReceive_DMA(&hi2s2, txBuff, rxBuff, BLOCK_SIZE);
 8001194:	2304      	movs	r3, #4
 8001196:	4a53      	ldr	r2, [pc, #332]	; (80012e4 <main+0x2a8>)
 8001198:	4953      	ldr	r1, [pc, #332]	; (80012e8 <main+0x2ac>)
 800119a:	4854      	ldr	r0, [pc, #336]	; (80012ec <main+0x2b0>)
 800119c:	f003 ff58 	bl	8005050 <HAL_I2SEx_TransmitReceive_DMA>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	bakso[0] = 0xAA;
 80011a0:	4b53      	ldr	r3, [pc, #332]	; (80012f0 <main+0x2b4>)
 80011a2:	22aa      	movs	r2, #170	; 0xaa
 80011a4:	701a      	strb	r2, [r3, #0]
	bakso[1] = 0x11;
 80011a6:	4b52      	ldr	r3, [pc, #328]	; (80012f0 <main+0x2b4>)
 80011a8:	2211      	movs	r2, #17
 80011aa:	705a      	strb	r2, [r3, #1]
	bakso[2] = 0x01;
 80011ac:	4b50      	ldr	r3, [pc, #320]	; (80012f0 <main+0x2b4>)
 80011ae:	2201      	movs	r2, #1
 80011b0:	709a      	strb	r2, [r3, #2]

	_Bool complete=0;
 80011b2:	2300      	movs	r3, #0
 80011b4:	72fb      	strb	r3, [r7, #11]
	//  SSD1306_Clear();
//	HAL_UART_Transmit_DMA(&huart1, (uint8_t*)data_serial, strlen(data_serial));
//	HAL_UART_Receive_DMA(&huart1, (uint8_t*)data_serial_rx, strlen(data_serial_rx));
	HAL_UART_Receive_IT(&huart1, (uint8_t*)data_serial_rx, LEN_SERIAL);
 80011b6:	2215      	movs	r2, #21
 80011b8:	494e      	ldr	r1, [pc, #312]	; (80012f4 <main+0x2b8>)
 80011ba:	484f      	ldr	r0, [pc, #316]	; (80012f8 <main+0x2bc>)
 80011bc:	f005 f99d 	bl	80064fa <HAL_UART_Receive_IT>

	EQ_preset = atoi(strParamEQ[0]);
 80011c0:	4b4e      	ldr	r3, [pc, #312]	; (80012fc <main+0x2c0>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4618      	mov	r0, r3
 80011c6:	f005 fe2c 	bl	8006e22 <atoi>
 80011ca:	4603      	mov	r3, r0
 80011cc:	b25a      	sxtb	r2, r3
 80011ce:	4b4c      	ldr	r3, [pc, #304]	; (8001300 <main+0x2c4>)
 80011d0:	701a      	strb	r2, [r3, #0]

//			  myLCD::Data(x/100+0x30);           // menulis ratusan
//			    myLCD::Data((x%100)/10+0x30);      // menulis puluhan
//			    myLCD::Data(x%10+0x30);
//	Flash_Write(0x080E0000, 0xABCD1234);
	cntVal = Flash_Read(0x080E0000);
 80011d2:	484c      	ldr	r0, [pc, #304]	; (8001304 <main+0x2c8>)
 80011d4:	f7ff ff24 	bl	8001020 <Flash_Read>
 80011d8:	4603      	mov	r3, r0
 80011da:	b29a      	uxth	r2, r3
 80011dc:	4b4a      	ldr	r3, [pc, #296]	; (8001308 <main+0x2cc>)
 80011de:	801a      	strh	r2, [r3, #0]

	while (1)
	{
//		HAL_UART_Receive(&huart1, (uint8_t*)data_serial_rx, strlen(data_serial_rx), 100);

		int i=0;
 80011e0:	2300      	movs	r3, #0
 80011e2:	60fb      	str	r3, [r7, #12]
//		}
		/* W0C0B0G120F20000B100\n */
//		if(data_serial_rx[0] == 'W'){
//			EQ_preset = data_serial)
//		}
		token = strtok(data_serial_rx, "#");
 80011e4:	4949      	ldr	r1, [pc, #292]	; (800130c <main+0x2d0>)
 80011e6:	4843      	ldr	r0, [pc, #268]	; (80012f4 <main+0x2b8>)
 80011e8:	f006 fc76 	bl	8007ad8 <strtok>
 80011ec:	4602      	mov	r2, r0
 80011ee:	4b48      	ldr	r3, [pc, #288]	; (8001310 <main+0x2d4>)
 80011f0:	601a      	str	r2, [r3, #0]
		while(token != NULL){
 80011f2:	e00e      	b.n	8001212 <main+0x1d6>
			strParamEQ[i++] = token;
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	1c5a      	adds	r2, r3, #1
 80011f8:	60fa      	str	r2, [r7, #12]
 80011fa:	4a45      	ldr	r2, [pc, #276]	; (8001310 <main+0x2d4>)
 80011fc:	6812      	ldr	r2, [r2, #0]
 80011fe:	493f      	ldr	r1, [pc, #252]	; (80012fc <main+0x2c0>)
 8001200:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			token = strtok(NULL, "#");
 8001204:	4941      	ldr	r1, [pc, #260]	; (800130c <main+0x2d0>)
 8001206:	2000      	movs	r0, #0
 8001208:	f006 fc66 	bl	8007ad8 <strtok>
 800120c:	4602      	mov	r2, r0
 800120e:	4b40      	ldr	r3, [pc, #256]	; (8001310 <main+0x2d4>)
 8001210:	601a      	str	r2, [r3, #0]
		while(token != NULL){
 8001212:	4b3f      	ldr	r3, [pc, #252]	; (8001310 <main+0x2d4>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d1ec      	bne.n	80011f4 <main+0x1b8>
		}

		EQ_preset = atoi(strParamEQ[0]);
 800121a:	4b38      	ldr	r3, [pc, #224]	; (80012fc <main+0x2c0>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	4618      	mov	r0, r3
 8001220:	f005 fdff 	bl	8006e22 <atoi>
 8001224:	4603      	mov	r3, r0
 8001226:	b25a      	sxtb	r2, r3
 8001228:	4b35      	ldr	r3, [pc, #212]	; (8001300 <main+0x2c4>)
 800122a:	701a      	strb	r2, [r3, #0]
		EQ_band = atoi(strParamEQ[1]);
 800122c:	4b33      	ldr	r3, [pc, #204]	; (80012fc <main+0x2c0>)
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	4618      	mov	r0, r3
 8001232:	f005 fdf6 	bl	8006e22 <atoi>
 8001236:	4603      	mov	r3, r0
 8001238:	b25a      	sxtb	r2, r3
 800123a:	4b36      	ldr	r3, [pc, #216]	; (8001314 <main+0x2d8>)
 800123c:	701a      	strb	r2, [r3, #0]
		EQ_gain = atof(strParamEQ[2]);
 800123e:	4b2f      	ldr	r3, [pc, #188]	; (80012fc <main+0x2c0>)
 8001240:	689b      	ldr	r3, [r3, #8]
 8001242:	4618      	mov	r0, r3
 8001244:	f005 fdea 	bl	8006e1c <atof>
 8001248:	ec54 3b10 	vmov	r3, r4, d0
 800124c:	4618      	mov	r0, r3
 800124e:	4621      	mov	r1, r4
 8001250:	f7ff fc76 	bl	8000b40 <__aeabi_d2f>
 8001254:	4602      	mov	r2, r0
 8001256:	4b30      	ldr	r3, [pc, #192]	; (8001318 <main+0x2dc>)
 8001258:	601a      	str	r2, [r3, #0]
		EQ_fc = atoi(strParamEQ[3]);
 800125a:	4b28      	ldr	r3, [pc, #160]	; (80012fc <main+0x2c0>)
 800125c:	68db      	ldr	r3, [r3, #12]
 800125e:	4618      	mov	r0, r3
 8001260:	f005 fddf 	bl	8006e22 <atoi>
 8001264:	4602      	mov	r2, r0
 8001266:	4b2d      	ldr	r3, [pc, #180]	; (800131c <main+0x2e0>)
 8001268:	601a      	str	r2, [r3, #0]
		EQ_Q = atof(strParamEQ[4]);
 800126a:	4b24      	ldr	r3, [pc, #144]	; (80012fc <main+0x2c0>)
 800126c:	691b      	ldr	r3, [r3, #16]
 800126e:	4618      	mov	r0, r3
 8001270:	f005 fdd4 	bl	8006e1c <atof>
 8001274:	ec54 3b10 	vmov	r3, r4, d0
 8001278:	4618      	mov	r0, r3
 800127a:	4621      	mov	r1, r4
 800127c:	f7ff fc60 	bl	8000b40 <__aeabi_d2f>
 8001280:	4602      	mov	r2, r0
 8001282:	4b27      	ldr	r3, [pc, #156]	; (8001320 <main+0x2e4>)
 8001284:	601a      	str	r2, [r3, #0]
	{
 8001286:	e7ab      	b.n	80011e0 <main+0x1a4>
 8001288:	40023800 	.word	0x40023800
 800128c:	20000020 	.word	0x20000020
 8001290:	0800ad68 	.word	0x0800ad68
 8001294:	20000018 	.word	0x20000018
 8001298:	0800ad70 	.word	0x0800ad70
 800129c:	473b8000 	.word	0x473b8000
 80012a0:	42c80000 	.word	0x42c80000
 80012a4:	00000000 	.word	0x00000000
 80012a8:	200009dc 	.word	0x200009dc
 80012ac:	42480000 	.word	0x42480000
 80012b0:	43960000 	.word	0x43960000
 80012b4:	20000670 	.word	0x20000670
 80012b8:	447a0000 	.word	0x447a0000
 80012bc:	20000918 	.word	0x20000918
 80012c0:	459c4000 	.word	0x459c4000
 80012c4:	20000898 	.word	0x20000898
 80012c8:	463b8000 	.word	0x463b8000
 80012cc:	200009f0 	.word	0x200009f0
 80012d0:	20000a74 	.word	0x20000a74
 80012d4:	20000a5c 	.word	0x20000a5c
 80012d8:	200009c8 	.word	0x200009c8
 80012dc:	200006e8 	.word	0x200006e8
 80012e0:	2000076c 	.word	0x2000076c
 80012e4:	200009b4 	.word	0x200009b4
 80012e8:	200007ac 	.word	0x200007ac
 80012ec:	20000a98 	.word	0x20000a98
 80012f0:	200008fc 	.word	0x200008fc
 80012f4:	20000000 	.word	0x20000000
 80012f8:	200008b4 	.word	0x200008b4
 80012fc:	20000658 	.word	0x20000658
 8001300:	20000651 	.word	0x20000651
 8001304:	080e0000 	.word	0x080e0000
 8001308:	20000224 	.word	0x20000224
 800130c:	0800ad7c 	.word	0x0800ad7c
 8001310:	20000a88 	.word	0x20000a88
 8001314:	20000914 	.word	0x20000914
 8001318:	20000830 	.word	0x20000830
 800131c:	20000828 	.word	0x20000828
 8001320:	2000082c 	.word	0x2000082c

08001324 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001324:	b580      	push	{r7, lr}
 8001326:	b098      	sub	sp, #96	; 0x60
 8001328:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800132a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800132e:	2230      	movs	r2, #48	; 0x30
 8001330:	2100      	movs	r1, #0
 8001332:	4618      	mov	r0, r3
 8001334:	f005 fda4 	bl	8006e80 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001338:	f107 031c 	add.w	r3, r7, #28
 800133c:	2200      	movs	r2, #0
 800133e:	601a      	str	r2, [r3, #0]
 8001340:	605a      	str	r2, [r3, #4]
 8001342:	609a      	str	r2, [r3, #8]
 8001344:	60da      	str	r2, [r3, #12]
 8001346:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001348:	f107 030c 	add.w	r3, r7, #12
 800134c:	2200      	movs	r2, #0
 800134e:	601a      	str	r2, [r3, #0]
 8001350:	605a      	str	r2, [r3, #4]
 8001352:	609a      	str	r2, [r3, #8]
 8001354:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001356:	2300      	movs	r3, #0
 8001358:	60bb      	str	r3, [r7, #8]
 800135a:	4b30      	ldr	r3, [pc, #192]	; (800141c <SystemClock_Config+0xf8>)
 800135c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800135e:	4a2f      	ldr	r2, [pc, #188]	; (800141c <SystemClock_Config+0xf8>)
 8001360:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001364:	6413      	str	r3, [r2, #64]	; 0x40
 8001366:	4b2d      	ldr	r3, [pc, #180]	; (800141c <SystemClock_Config+0xf8>)
 8001368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800136a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800136e:	60bb      	str	r3, [r7, #8]
 8001370:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001372:	2300      	movs	r3, #0
 8001374:	607b      	str	r3, [r7, #4]
 8001376:	4b2a      	ldr	r3, [pc, #168]	; (8001420 <SystemClock_Config+0xfc>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	4a29      	ldr	r2, [pc, #164]	; (8001420 <SystemClock_Config+0xfc>)
 800137c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001380:	6013      	str	r3, [r2, #0]
 8001382:	4b27      	ldr	r3, [pc, #156]	; (8001420 <SystemClock_Config+0xfc>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800138a:	607b      	str	r3, [r7, #4]
 800138c:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800138e:	2302      	movs	r3, #2
 8001390:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001392:	2301      	movs	r3, #1
 8001394:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001396:	2310      	movs	r3, #16
 8001398:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800139a:	2302      	movs	r3, #2
 800139c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800139e:	2300      	movs	r3, #0
 80013a0:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80013a2:	2308      	movs	r3, #8
 80013a4:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 168;
 80013a6:	23a8      	movs	r3, #168	; 0xa8
 80013a8:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80013aa:	2302      	movs	r3, #2
 80013ac:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80013ae:	2304      	movs	r3, #4
 80013b0:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013b2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80013b6:	4618      	mov	r0, r3
 80013b8:	f004 fb0a 	bl	80059d0 <HAL_RCC_OscConfig>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80013c2:	f000 fa1d 	bl	8001800 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013c6:	230f      	movs	r3, #15
 80013c8:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013ca:	2302      	movs	r3, #2
 80013cc:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013ce:	2300      	movs	r3, #0
 80013d0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80013d2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80013d6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80013d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013dc:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80013de:	f107 031c 	add.w	r3, r7, #28
 80013e2:	2105      	movs	r1, #5
 80013e4:	4618      	mov	r0, r3
 80013e6:	f004 fd35 	bl	8005e54 <HAL_RCC_ClockConfig>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d001      	beq.n	80013f4 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 80013f0:	f000 fa06 	bl	8001800 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80013f4:	2301      	movs	r3, #1
 80013f6:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 50;
 80013f8:	2332      	movs	r3, #50	; 0x32
 80013fa:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80013fc:	2302      	movs	r3, #2
 80013fe:	617b      	str	r3, [r7, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001400:	f107 030c 	add.w	r3, r7, #12
 8001404:	4618      	mov	r0, r3
 8001406:	f004 feed 	bl	80061e4 <HAL_RCCEx_PeriphCLKConfig>
 800140a:	4603      	mov	r3, r0
 800140c:	2b00      	cmp	r3, #0
 800140e:	d001      	beq.n	8001414 <SystemClock_Config+0xf0>
  {
    Error_Handler();
 8001410:	f000 f9f6 	bl	8001800 <Error_Handler>
  }
}
 8001414:	bf00      	nop
 8001416:	3760      	adds	r7, #96	; 0x60
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}
 800141c:	40023800 	.word	0x40023800
 8001420:	40007000 	.word	0x40007000

08001424 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001428:	4b12      	ldr	r3, [pc, #72]	; (8001474 <MX_I2C1_Init+0x50>)
 800142a:	4a13      	ldr	r2, [pc, #76]	; (8001478 <MX_I2C1_Init+0x54>)
 800142c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800142e:	4b11      	ldr	r3, [pc, #68]	; (8001474 <MX_I2C1_Init+0x50>)
 8001430:	4a12      	ldr	r2, [pc, #72]	; (800147c <MX_I2C1_Init+0x58>)
 8001432:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001434:	4b0f      	ldr	r3, [pc, #60]	; (8001474 <MX_I2C1_Init+0x50>)
 8001436:	2200      	movs	r2, #0
 8001438:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800143a:	4b0e      	ldr	r3, [pc, #56]	; (8001474 <MX_I2C1_Init+0x50>)
 800143c:	2200      	movs	r2, #0
 800143e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001440:	4b0c      	ldr	r3, [pc, #48]	; (8001474 <MX_I2C1_Init+0x50>)
 8001442:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001446:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001448:	4b0a      	ldr	r3, [pc, #40]	; (8001474 <MX_I2C1_Init+0x50>)
 800144a:	2200      	movs	r2, #0
 800144c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800144e:	4b09      	ldr	r3, [pc, #36]	; (8001474 <MX_I2C1_Init+0x50>)
 8001450:	2200      	movs	r2, #0
 8001452:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001454:	4b07      	ldr	r3, [pc, #28]	; (8001474 <MX_I2C1_Init+0x50>)
 8001456:	2200      	movs	r2, #0
 8001458:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800145a:	4b06      	ldr	r3, [pc, #24]	; (8001474 <MX_I2C1_Init+0x50>)
 800145c:	2200      	movs	r2, #0
 800145e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001460:	4804      	ldr	r0, [pc, #16]	; (8001474 <MX_I2C1_Init+0x50>)
 8001462:	f002 fe69 	bl	8004138 <HAL_I2C_Init>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d001      	beq.n	8001470 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800146c:	f000 f9c8 	bl	8001800 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001470:	bf00      	nop
 8001472:	bd80      	pop	{r7, pc}
 8001474:	20000688 	.word	0x20000688
 8001478:	40005400 	.word	0x40005400
 800147c:	00061a80 	.word	0x00061a80

08001480 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8001484:	4b13      	ldr	r3, [pc, #76]	; (80014d4 <MX_I2S2_Init+0x54>)
 8001486:	4a14      	ldr	r2, [pc, #80]	; (80014d8 <MX_I2S2_Init+0x58>)
 8001488:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 800148a:	4b12      	ldr	r3, [pc, #72]	; (80014d4 <MX_I2S2_Init+0x54>)
 800148c:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001490:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8001492:	4b10      	ldr	r3, [pc, #64]	; (80014d4 <MX_I2S2_Init+0x54>)
 8001494:	2200      	movs	r2, #0
 8001496:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_24B;
 8001498:	4b0e      	ldr	r3, [pc, #56]	; (80014d4 <MX_I2S2_Init+0x54>)
 800149a:	2203      	movs	r2, #3
 800149c:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800149e:	4b0d      	ldr	r3, [pc, #52]	; (80014d4 <MX_I2S2_Init+0x54>)
 80014a0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80014a4:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 80014a6:	4b0b      	ldr	r3, [pc, #44]	; (80014d4 <MX_I2S2_Init+0x54>)
 80014a8:	f64b 3280 	movw	r2, #48000	; 0xbb80
 80014ac:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 80014ae:	4b09      	ldr	r3, [pc, #36]	; (80014d4 <MX_I2S2_Init+0x54>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 80014b4:	4b07      	ldr	r3, [pc, #28]	; (80014d4 <MX_I2S2_Init+0x54>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 80014ba:	4b06      	ldr	r3, [pc, #24]	; (80014d4 <MX_I2S2_Init+0x54>)
 80014bc:	2201      	movs	r2, #1
 80014be:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 80014c0:	4804      	ldr	r0, [pc, #16]	; (80014d4 <MX_I2S2_Init+0x54>)
 80014c2:	f003 fb7f 	bl	8004bc4 <HAL_I2S_Init>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d001      	beq.n	80014d0 <MX_I2S2_Init+0x50>
  {
    Error_Handler();
 80014cc:	f000 f998 	bl	8001800 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 80014d0:	bf00      	nop
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	20000a98 	.word	0x20000a98
 80014d8:	40003800 	.word	0x40003800

080014dc <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80014dc:	b580      	push	{r7, lr}
 80014de:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80014e0:	4b11      	ldr	r3, [pc, #68]	; (8001528 <MX_USART1_UART_Init+0x4c>)
 80014e2:	4a12      	ldr	r2, [pc, #72]	; (800152c <MX_USART1_UART_Init+0x50>)
 80014e4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80014e6:	4b10      	ldr	r3, [pc, #64]	; (8001528 <MX_USART1_UART_Init+0x4c>)
 80014e8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80014ec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80014ee:	4b0e      	ldr	r3, [pc, #56]	; (8001528 <MX_USART1_UART_Init+0x4c>)
 80014f0:	2200      	movs	r2, #0
 80014f2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80014f4:	4b0c      	ldr	r3, [pc, #48]	; (8001528 <MX_USART1_UART_Init+0x4c>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80014fa:	4b0b      	ldr	r3, [pc, #44]	; (8001528 <MX_USART1_UART_Init+0x4c>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001500:	4b09      	ldr	r3, [pc, #36]	; (8001528 <MX_USART1_UART_Init+0x4c>)
 8001502:	220c      	movs	r2, #12
 8001504:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001506:	4b08      	ldr	r3, [pc, #32]	; (8001528 <MX_USART1_UART_Init+0x4c>)
 8001508:	2200      	movs	r2, #0
 800150a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800150c:	4b06      	ldr	r3, [pc, #24]	; (8001528 <MX_USART1_UART_Init+0x4c>)
 800150e:	2200      	movs	r2, #0
 8001510:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001512:	4805      	ldr	r0, [pc, #20]	; (8001528 <MX_USART1_UART_Init+0x4c>)
 8001514:	f004 ffa4 	bl	8006460 <HAL_UART_Init>
 8001518:	4603      	mov	r3, r0
 800151a:	2b00      	cmp	r3, #0
 800151c:	d001      	beq.n	8001522 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800151e:	f000 f96f 	bl	8001800 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001522:	bf00      	nop
 8001524:	bd80      	pop	{r7, pc}
 8001526:	bf00      	nop
 8001528:	200008b4 	.word	0x200008b4
 800152c:	40011000 	.word	0x40011000

08001530 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b082      	sub	sp, #8
 8001534:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001536:	2300      	movs	r3, #0
 8001538:	607b      	str	r3, [r7, #4]
 800153a:	4b1f      	ldr	r3, [pc, #124]	; (80015b8 <MX_DMA_Init+0x88>)
 800153c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800153e:	4a1e      	ldr	r2, [pc, #120]	; (80015b8 <MX_DMA_Init+0x88>)
 8001540:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001544:	6313      	str	r3, [r2, #48]	; 0x30
 8001546:	4b1c      	ldr	r3, [pc, #112]	; (80015b8 <MX_DMA_Init+0x88>)
 8001548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800154a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800154e:	607b      	str	r3, [r7, #4]
 8001550:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001552:	2300      	movs	r3, #0
 8001554:	603b      	str	r3, [r7, #0]
 8001556:	4b18      	ldr	r3, [pc, #96]	; (80015b8 <MX_DMA_Init+0x88>)
 8001558:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800155a:	4a17      	ldr	r2, [pc, #92]	; (80015b8 <MX_DMA_Init+0x88>)
 800155c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001560:	6313      	str	r3, [r2, #48]	; 0x30
 8001562:	4b15      	ldr	r3, [pc, #84]	; (80015b8 <MX_DMA_Init+0x88>)
 8001564:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001566:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800156a:	603b      	str	r3, [r7, #0]
 800156c:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 800156e:	2200      	movs	r2, #0
 8001570:	2100      	movs	r1, #0
 8001572:	200e      	movs	r0, #14
 8001574:	f002 f843 	bl	80035fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001578:	200e      	movs	r0, #14
 800157a:	f002 f85c 	bl	8003636 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 800157e:	2200      	movs	r2, #0
 8001580:	2100      	movs	r1, #0
 8001582:	200f      	movs	r0, #15
 8001584:	f002 f83b 	bl	80035fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8001588:	200f      	movs	r0, #15
 800158a:	f002 f854 	bl	8003636 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800158e:	2200      	movs	r2, #0
 8001590:	2100      	movs	r1, #0
 8001592:	203a      	movs	r0, #58	; 0x3a
 8001594:	f002 f833 	bl	80035fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001598:	203a      	movs	r0, #58	; 0x3a
 800159a:	f002 f84c 	bl	8003636 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 800159e:	2200      	movs	r2, #0
 80015a0:	2100      	movs	r1, #0
 80015a2:	2046      	movs	r0, #70	; 0x46
 80015a4:	f002 f82b 	bl	80035fe <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80015a8:	2046      	movs	r0, #70	; 0x46
 80015aa:	f002 f844 	bl	8003636 <HAL_NVIC_EnableIRQ>

}
 80015ae:	bf00      	nop
 80015b0:	3708      	adds	r7, #8
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}
 80015b6:	bf00      	nop
 80015b8:	40023800 	.word	0x40023800

080015bc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b08a      	sub	sp, #40	; 0x28
 80015c0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015c2:	f107 0314 	add.w	r3, r7, #20
 80015c6:	2200      	movs	r2, #0
 80015c8:	601a      	str	r2, [r3, #0]
 80015ca:	605a      	str	r2, [r3, #4]
 80015cc:	609a      	str	r2, [r3, #8]
 80015ce:	60da      	str	r2, [r3, #12]
 80015d0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80015d2:	2300      	movs	r3, #0
 80015d4:	613b      	str	r3, [r7, #16]
 80015d6:	4b3d      	ldr	r3, [pc, #244]	; (80016cc <MX_GPIO_Init+0x110>)
 80015d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015da:	4a3c      	ldr	r2, [pc, #240]	; (80016cc <MX_GPIO_Init+0x110>)
 80015dc:	f043 0304 	orr.w	r3, r3, #4
 80015e0:	6313      	str	r3, [r2, #48]	; 0x30
 80015e2:	4b3a      	ldr	r3, [pc, #232]	; (80016cc <MX_GPIO_Init+0x110>)
 80015e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015e6:	f003 0304 	and.w	r3, r3, #4
 80015ea:	613b      	str	r3, [r7, #16]
 80015ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ee:	2300      	movs	r3, #0
 80015f0:	60fb      	str	r3, [r7, #12]
 80015f2:	4b36      	ldr	r3, [pc, #216]	; (80016cc <MX_GPIO_Init+0x110>)
 80015f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015f6:	4a35      	ldr	r2, [pc, #212]	; (80016cc <MX_GPIO_Init+0x110>)
 80015f8:	f043 0301 	orr.w	r3, r3, #1
 80015fc:	6313      	str	r3, [r2, #48]	; 0x30
 80015fe:	4b33      	ldr	r3, [pc, #204]	; (80016cc <MX_GPIO_Init+0x110>)
 8001600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001602:	f003 0301 	and.w	r3, r3, #1
 8001606:	60fb      	str	r3, [r7, #12]
 8001608:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800160a:	2300      	movs	r3, #0
 800160c:	60bb      	str	r3, [r7, #8]
 800160e:	4b2f      	ldr	r3, [pc, #188]	; (80016cc <MX_GPIO_Init+0x110>)
 8001610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001612:	4a2e      	ldr	r2, [pc, #184]	; (80016cc <MX_GPIO_Init+0x110>)
 8001614:	f043 0310 	orr.w	r3, r3, #16
 8001618:	6313      	str	r3, [r2, #48]	; 0x30
 800161a:	4b2c      	ldr	r3, [pc, #176]	; (80016cc <MX_GPIO_Init+0x110>)
 800161c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800161e:	f003 0310 	and.w	r3, r3, #16
 8001622:	60bb      	str	r3, [r7, #8]
 8001624:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001626:	2300      	movs	r3, #0
 8001628:	607b      	str	r3, [r7, #4]
 800162a:	4b28      	ldr	r3, [pc, #160]	; (80016cc <MX_GPIO_Init+0x110>)
 800162c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162e:	4a27      	ldr	r2, [pc, #156]	; (80016cc <MX_GPIO_Init+0x110>)
 8001630:	f043 0302 	orr.w	r3, r3, #2
 8001634:	6313      	str	r3, [r2, #48]	; 0x30
 8001636:	4b25      	ldr	r3, [pc, #148]	; (80016cc <MX_GPIO_Init+0x110>)
 8001638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800163a:	f003 0302 	and.w	r3, r3, #2
 800163e:	607b      	str	r3, [r7, #4]
 8001640:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001642:	2300      	movs	r3, #0
 8001644:	603b      	str	r3, [r7, #0]
 8001646:	4b21      	ldr	r3, [pc, #132]	; (80016cc <MX_GPIO_Init+0x110>)
 8001648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800164a:	4a20      	ldr	r2, [pc, #128]	; (80016cc <MX_GPIO_Init+0x110>)
 800164c:	f043 0308 	orr.w	r3, r3, #8
 8001650:	6313      	str	r3, [r2, #48]	; 0x30
 8001652:	4b1e      	ldr	r3, [pc, #120]	; (80016cc <MX_GPIO_Init+0x110>)
 8001654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001656:	f003 0308 	and.w	r3, r3, #8
 800165a:	603b      	str	r3, [r7, #0]
 800165c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_Pin|TEST_Pin, GPIO_PIN_RESET);
 800165e:	2200      	movs	r2, #0
 8001660:	2106      	movs	r1, #6
 8001662:	481b      	ldr	r0, [pc, #108]	; (80016d0 <MX_GPIO_Init+0x114>)
 8001664:	f002 fd34 	bl	80040d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, R_SIGN_Pin|L_SIGN_Pin|SW_RIGHT_Pin|SW_LEFT_Pin 
 8001668:	2200      	movs	r2, #0
 800166a:	213f      	movs	r1, #63	; 0x3f
 800166c:	4819      	ldr	r0, [pc, #100]	; (80016d4 <MX_GPIO_Init+0x118>)
 800166e:	f002 fd2f 	bl	80040d0 <HAL_GPIO_WritePin>
                          |SW_DOWN_Pin|SW_UP_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED_Pin TEST_Pin */
  GPIO_InitStruct.Pin = LED_Pin|TEST_Pin;
 8001672:	2306      	movs	r3, #6
 8001674:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001676:	2301      	movs	r3, #1
 8001678:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800167a:	2300      	movs	r3, #0
 800167c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800167e:	2300      	movs	r3, #0
 8001680:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001682:	f107 0314 	add.w	r3, r7, #20
 8001686:	4619      	mov	r1, r3
 8001688:	4811      	ldr	r0, [pc, #68]	; (80016d0 <MX_GPIO_Init+0x114>)
 800168a:	f002 fb87 	bl	8003d9c <HAL_GPIO_Init>

  /*Configure GPIO pins : ENC_DT_Pin ENC_SW_Pin ENC_CLK_Pin */
  GPIO_InitStruct.Pin = ENC_DT_Pin|ENC_SW_Pin|ENC_CLK_Pin;
 800168e:	f44f 6360 	mov.w	r3, #3584	; 0xe00
 8001692:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001694:	2300      	movs	r3, #0
 8001696:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001698:	2300      	movs	r3, #0
 800169a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800169c:	f107 0314 	add.w	r3, r7, #20
 80016a0:	4619      	mov	r1, r3
 80016a2:	480d      	ldr	r0, [pc, #52]	; (80016d8 <MX_GPIO_Init+0x11c>)
 80016a4:	f002 fb7a 	bl	8003d9c <HAL_GPIO_Init>

  /*Configure GPIO pins : R_SIGN_Pin L_SIGN_Pin SW_RIGHT_Pin SW_LEFT_Pin 
                           SW_DOWN_Pin SW_UP_Pin */
  GPIO_InitStruct.Pin = R_SIGN_Pin|L_SIGN_Pin|SW_RIGHT_Pin|SW_LEFT_Pin 
 80016a8:	233f      	movs	r3, #63	; 0x3f
 80016aa:	617b      	str	r3, [r7, #20]
                          |SW_DOWN_Pin|SW_UP_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ac:	2301      	movs	r3, #1
 80016ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b0:	2300      	movs	r3, #0
 80016b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b4:	2300      	movs	r3, #0
 80016b6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016b8:	f107 0314 	add.w	r3, r7, #20
 80016bc:	4619      	mov	r1, r3
 80016be:	4805      	ldr	r0, [pc, #20]	; (80016d4 <MX_GPIO_Init+0x118>)
 80016c0:	f002 fb6c 	bl	8003d9c <HAL_GPIO_Init>

}
 80016c4:	bf00      	nop
 80016c6:	3728      	adds	r7, #40	; 0x28
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	40023800 	.word	0x40023800
 80016d0:	40020000 	.word	0x40020000
 80016d4:	40020c00 	.word	0x40020c00
 80016d8:	40021000 	.word	0x40021000

080016dc <HAL_I2SEx_TxRxHalfCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_I2SEx_TxRxHalfCpltCallback(I2S_HandleTypeDef *hi2s){
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 80016e4:	2102      	movs	r1, #2
 80016e6:	481a      	ldr	r0, [pc, #104]	; (8001750 <HAL_I2SEx_TxRxHalfCpltCallback+0x74>)
 80016e8:	f002 fd0b 	bl	8004102 <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(TEST_GPIO_Port, TEST_Pin, 1);
 80016ec:	2201      	movs	r2, #1
 80016ee:	2104      	movs	r1, #4
 80016f0:	4817      	ldr	r0, [pc, #92]	; (8001750 <HAL_I2SEx_TxRxHalfCpltCallback+0x74>)
 80016f2:	f002 fced 	bl	80040d0 <HAL_GPIO_WritePin>
	L_Samplef = readWord(0,0);
 80016f6:	2100      	movs	r1, #0
 80016f8:	2000      	movs	r0, #0
 80016fa:	f7ff fbf1 	bl	8000ee0 <readWord>
 80016fe:	eef0 7a40 	vmov.f32	s15, s0
 8001702:	4b14      	ldr	r3, [pc, #80]	; (8001754 <HAL_I2SEx_TxRxHalfCpltCallback+0x78>)
 8001704:	edc3 7a00 	vstr	s15, [r3]
	R_Samplef = readWord(1,0);
 8001708:	2100      	movs	r1, #0
 800170a:	2001      	movs	r0, #1
 800170c:	f7ff fbe8 	bl	8000ee0 <readWord>
 8001710:	eef0 7a40 	vmov.f32	s15, s0
 8001714:	4b10      	ldr	r3, [pc, #64]	; (8001758 <HAL_I2SEx_TxRxHalfCpltCallback+0x7c>)
 8001716:	edc3 7a00 	vstr	s15, [r3]
////	}
//
////	if(R_Samplef > max) max = L_Samplef;
////	if(R_Samplef < min) min = L_Samplef;
//
	writeWord(L_Samplef, 0, 0);
 800171a:	4b0e      	ldr	r3, [pc, #56]	; (8001754 <HAL_I2SEx_TxRxHalfCpltCallback+0x78>)
 800171c:	edd3 7a00 	vldr	s15, [r3]
 8001720:	2100      	movs	r1, #0
 8001722:	2000      	movs	r0, #0
 8001724:	eeb0 0a67 	vmov.f32	s0, s15
 8001728:	f7ff fc24 	bl	8000f74 <writeWord>
	writeWord(L_Samplef, 1, 0);
 800172c:	4b09      	ldr	r3, [pc, #36]	; (8001754 <HAL_I2SEx_TxRxHalfCpltCallback+0x78>)
 800172e:	edd3 7a00 	vldr	s15, [r3]
 8001732:	2100      	movs	r1, #0
 8001734:	2001      	movs	r0, #1
 8001736:	eeb0 0a67 	vmov.f32	s0, s15
 800173a:	f7ff fc1b 	bl	8000f74 <writeWord>
	HAL_GPIO_WritePin(TEST_GPIO_Port, TEST_Pin, 0);
 800173e:	2200      	movs	r2, #0
 8001740:	2104      	movs	r1, #4
 8001742:	4803      	ldr	r0, [pc, #12]	; (8001750 <HAL_I2SEx_TxRxHalfCpltCallback+0x74>)
 8001744:	f002 fcc4 	bl	80040d0 <HAL_GPIO_WritePin>
}
 8001748:	bf00      	nop
 800174a:	3708      	adds	r7, #8
 800174c:	46bd      	mov	sp, r7
 800174e:	bd80      	pop	{r7, pc}
 8001750:	40020000 	.word	0x40020000
 8001754:	200007a4 	.word	0x200007a4
 8001758:	20000a94 	.word	0x20000a94

0800175c <HAL_I2SEx_TxRxCpltCallback>:

void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s){
 800175c:	b580      	push	{r7, lr}
 800175e:	b082      	sub	sp, #8
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
	HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 8001764:	2102      	movs	r1, #2
 8001766:	481a      	ldr	r0, [pc, #104]	; (80017d0 <HAL_I2SEx_TxRxCpltCallback+0x74>)
 8001768:	f002 fccb 	bl	8004102 <HAL_GPIO_TogglePin>
	HAL_GPIO_WritePin(TEST_GPIO_Port, TEST_Pin, 1);
 800176c:	2201      	movs	r2, #1
 800176e:	2104      	movs	r1, #4
 8001770:	4817      	ldr	r0, [pc, #92]	; (80017d0 <HAL_I2SEx_TxRxCpltCallback+0x74>)
 8001772:	f002 fcad 	bl	80040d0 <HAL_GPIO_WritePin>
	L_Samplef = readWord(0,4);
 8001776:	2104      	movs	r1, #4
 8001778:	2000      	movs	r0, #0
 800177a:	f7ff fbb1 	bl	8000ee0 <readWord>
 800177e:	eef0 7a40 	vmov.f32	s15, s0
 8001782:	4b14      	ldr	r3, [pc, #80]	; (80017d4 <HAL_I2SEx_TxRxCpltCallback+0x78>)
 8001784:	edc3 7a00 	vstr	s15, [r3]
	R_Samplef = readWord(1,4);
 8001788:	2104      	movs	r1, #4
 800178a:	2001      	movs	r0, #1
 800178c:	f7ff fba8 	bl	8000ee0 <readWord>
 8001790:	eef0 7a40 	vmov.f32	s15, s0
 8001794:	4b10      	ldr	r3, [pc, #64]	; (80017d8 <HAL_I2SEx_TxRxCpltCallback+0x7c>)
 8001796:	edc3 7a00 	vstr	s15, [r3]
//		if(L_Samplef < min) min = L_Samplef;
//	}

//	writeWord(L_Samplef, 0, 0);
//	writeWord(L_Samplef, 1, 0);
	writeWord(L_Samplef, 0, 4);
 800179a:	4b0e      	ldr	r3, [pc, #56]	; (80017d4 <HAL_I2SEx_TxRxCpltCallback+0x78>)
 800179c:	edd3 7a00 	vldr	s15, [r3]
 80017a0:	2104      	movs	r1, #4
 80017a2:	2000      	movs	r0, #0
 80017a4:	eeb0 0a67 	vmov.f32	s0, s15
 80017a8:	f7ff fbe4 	bl	8000f74 <writeWord>
	writeWord(L_Samplef, 1, 4);
 80017ac:	4b09      	ldr	r3, [pc, #36]	; (80017d4 <HAL_I2SEx_TxRxCpltCallback+0x78>)
 80017ae:	edd3 7a00 	vldr	s15, [r3]
 80017b2:	2104      	movs	r1, #4
 80017b4:	2001      	movs	r0, #1
 80017b6:	eeb0 0a67 	vmov.f32	s0, s15
 80017ba:	f7ff fbdb 	bl	8000f74 <writeWord>
	HAL_GPIO_WritePin(TEST_GPIO_Port, TEST_Pin, 0);
 80017be:	2200      	movs	r2, #0
 80017c0:	2104      	movs	r1, #4
 80017c2:	4803      	ldr	r0, [pc, #12]	; (80017d0 <HAL_I2SEx_TxRxCpltCallback+0x74>)
 80017c4:	f002 fc84 	bl	80040d0 <HAL_GPIO_WritePin>
}
 80017c8:	bf00      	nop
 80017ca:	3708      	adds	r7, #8
 80017cc:	46bd      	mov	sp, r7
 80017ce:	bd80      	pop	{r7, pc}
 80017d0:	40020000 	.word	0x40020000
 80017d4:	200007a4 	.word	0x200007a4
 80017d8:	20000a94 	.word	0x20000a94

080017dc <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80017dc:	b580      	push	{r7, lr}
 80017de:	b082      	sub	sp, #8
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
//	for(int i=0; i<strlen(data_serial_rx); i++){
//		data_serial_rx[i] = 0;
//	}

	HAL_UART_Receive_IT(&huart1, (uint8_t*)data_serial_rx, LEN_SERIAL);
 80017e4:	2215      	movs	r2, #21
 80017e6:	4904      	ldr	r1, [pc, #16]	; (80017f8 <HAL_UART_RxCpltCallback+0x1c>)
 80017e8:	4804      	ldr	r0, [pc, #16]	; (80017fc <HAL_UART_RxCpltCallback+0x20>)
 80017ea:	f004 fe86 	bl	80064fa <HAL_UART_Receive_IT>
}
 80017ee:	bf00      	nop
 80017f0:	3708      	adds	r7, #8
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bd80      	pop	{r7, pc}
 80017f6:	bf00      	nop
 80017f8:	20000000 	.word	0x20000000
 80017fc:	200008b4 	.word	0x200008b4

08001800 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001800:	b480      	push	{r7}
 8001802:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001804:	bf00      	nop
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr
	...

08001810 <shelv>:
 */

#include "myFilter.h"


void shelv(float *pCoeffs, _Bool type, float gain, float fc, float fs){
 8001810:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001814:	b08b      	sub	sp, #44	; 0x2c
 8001816:	af00      	add	r7, sp, #0
 8001818:	6178      	str	r0, [r7, #20]
 800181a:	460b      	mov	r3, r1
 800181c:	ed87 0a03 	vstr	s0, [r7, #12]
 8001820:	edc7 0a02 	vstr	s1, [r7, #8]
 8001824:	ed87 1a01 	vstr	s2, [r7, #4]
 8001828:	74fb      	strb	r3, [r7, #19]
	float cf_PI = 3.14159265359;
 800182a:	4bcf      	ldr	r3, [pc, #828]	; (8001b68 <shelv+0x358>)
 800182c:	627b      	str	r3, [r7, #36]	; 0x24
	float V = pow(10,gain/20.0);
 800182e:	68f8      	ldr	r0, [r7, #12]
 8001830:	f7fe fe36 	bl	80004a0 <__aeabi_f2d>
 8001834:	f04f 0200 	mov.w	r2, #0
 8001838:	4bcc      	ldr	r3, [pc, #816]	; (8001b6c <shelv+0x35c>)
 800183a:	f7fe ffb3 	bl	80007a4 <__aeabi_ddiv>
 800183e:	4603      	mov	r3, r0
 8001840:	460c      	mov	r4, r1
 8001842:	ec44 3b17 	vmov	d7, r3, r4
 8001846:	eeb0 1a47 	vmov.f32	s2, s14
 800184a:	eef0 1a67 	vmov.f32	s3, s15
 800184e:	ed9f 0bc2 	vldr	d0, [pc, #776]	; 8001b58 <shelv+0x348>
 8001852:	f007 fa41 	bl	8008cd8 <pow>
 8001856:	ec54 3b10 	vmov	r3, r4, d0
 800185a:	4618      	mov	r0, r3
 800185c:	4621      	mov	r1, r4
 800185e:	f7ff f96f 	bl	8000b40 <__aeabi_d2f>
 8001862:	4603      	mov	r3, r0
 8001864:	623b      	str	r3, [r7, #32]
	float K = tan(cf_PI*fc/fs);
 8001866:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800186a:	edd7 7a02 	vldr	s15, [r7, #8]
 800186e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001872:	edd7 7a01 	vldr	s15, [r7, #4]
 8001876:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800187a:	ee16 0a90 	vmov	r0, s13
 800187e:	f7fe fe0f 	bl	80004a0 <__aeabi_f2d>
 8001882:	4603      	mov	r3, r0
 8001884:	460c      	mov	r4, r1
 8001886:	ec44 3b10 	vmov	d0, r3, r4
 800188a:	f007 f9f5 	bl	8008c78 <tan>
 800188e:	ec54 3b10 	vmov	r3, r4, d0
 8001892:	4618      	mov	r0, r3
 8001894:	4621      	mov	r1, r4
 8001896:	f7ff f953 	bl	8000b40 <__aeabi_d2f>
 800189a:	4603      	mov	r3, r0
 800189c:	61fb      	str	r3, [r7, #28]
	float norm = 0;
 800189e:	f04f 0300 	mov.w	r3, #0
 80018a2:	61bb      	str	r3, [r7, #24]

	/* Low Shelving Filter*/
	if(!type){
 80018a4:	7cfb      	ldrb	r3, [r7, #19]
 80018a6:	f083 0301 	eor.w	r3, r3, #1
 80018aa:	b2db      	uxtb	r3, r3
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	f000 82dd 	beq.w	8001e6c <shelv+0x65c>
		/* Boost*/
		if(gain > 0){
 80018b2:	edd7 7a03 	vldr	s15, [r7, #12]
 80018b6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018be:	f340 8159 	ble.w	8001b74 <shelv+0x364>
			norm = 1.0f / (1 + sqrt(2) * K + K * K);
 80018c2:	69f8      	ldr	r0, [r7, #28]
 80018c4:	f7fe fdec 	bl	80004a0 <__aeabi_f2d>
 80018c8:	a3a5      	add	r3, pc, #660	; (adr r3, 8001b60 <shelv+0x350>)
 80018ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018ce:	f7fe fe3f 	bl	8000550 <__aeabi_dmul>
 80018d2:	4603      	mov	r3, r0
 80018d4:	460c      	mov	r4, r1
 80018d6:	4618      	mov	r0, r3
 80018d8:	4621      	mov	r1, r4
 80018da:	f04f 0200 	mov.w	r2, #0
 80018de:	4ba4      	ldr	r3, [pc, #656]	; (8001b70 <shelv+0x360>)
 80018e0:	f7fe fc80 	bl	80001e4 <__adddf3>
 80018e4:	4603      	mov	r3, r0
 80018e6:	460c      	mov	r4, r1
 80018e8:	4625      	mov	r5, r4
 80018ea:	461c      	mov	r4, r3
 80018ec:	ed97 7a07 	vldr	s14, [r7, #28]
 80018f0:	edd7 7a07 	vldr	s15, [r7, #28]
 80018f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018f8:	ee17 0a90 	vmov	r0, s15
 80018fc:	f7fe fdd0 	bl	80004a0 <__aeabi_f2d>
 8001900:	4602      	mov	r2, r0
 8001902:	460b      	mov	r3, r1
 8001904:	4620      	mov	r0, r4
 8001906:	4629      	mov	r1, r5
 8001908:	f7fe fc6c 	bl	80001e4 <__adddf3>
 800190c:	4603      	mov	r3, r0
 800190e:	460c      	mov	r4, r1
 8001910:	461a      	mov	r2, r3
 8001912:	4623      	mov	r3, r4
 8001914:	f04f 0000 	mov.w	r0, #0
 8001918:	4995      	ldr	r1, [pc, #596]	; (8001b70 <shelv+0x360>)
 800191a:	f7fe ff43 	bl	80007a4 <__aeabi_ddiv>
 800191e:	4603      	mov	r3, r0
 8001920:	460c      	mov	r4, r1
 8001922:	4618      	mov	r0, r3
 8001924:	4621      	mov	r1, r4
 8001926:	f7ff f90b 	bl	8000b40 <__aeabi_d2f>
 800192a:	4603      	mov	r3, r0
 800192c:	61bb      	str	r3, [r7, #24]
			pCoeffs[0] = (1 + sqrt(2*V)*K + V * K * K) * norm;
 800192e:	edd7 7a08 	vldr	s15, [r7, #32]
 8001932:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001936:	ee17 0a90 	vmov	r0, s15
 800193a:	f7fe fdb1 	bl	80004a0 <__aeabi_f2d>
 800193e:	4603      	mov	r3, r0
 8001940:	460c      	mov	r4, r1
 8001942:	ec44 3b10 	vmov	d0, r3, r4
 8001946:	f007 fb37 	bl	8008fb8 <sqrt>
 800194a:	ec56 5b10 	vmov	r5, r6, d0
 800194e:	69f8      	ldr	r0, [r7, #28]
 8001950:	f7fe fda6 	bl	80004a0 <__aeabi_f2d>
 8001954:	4603      	mov	r3, r0
 8001956:	460c      	mov	r4, r1
 8001958:	461a      	mov	r2, r3
 800195a:	4623      	mov	r3, r4
 800195c:	4628      	mov	r0, r5
 800195e:	4631      	mov	r1, r6
 8001960:	f7fe fdf6 	bl	8000550 <__aeabi_dmul>
 8001964:	4603      	mov	r3, r0
 8001966:	460c      	mov	r4, r1
 8001968:	4618      	mov	r0, r3
 800196a:	4621      	mov	r1, r4
 800196c:	f04f 0200 	mov.w	r2, #0
 8001970:	4b7f      	ldr	r3, [pc, #508]	; (8001b70 <shelv+0x360>)
 8001972:	f7fe fc37 	bl	80001e4 <__adddf3>
 8001976:	4603      	mov	r3, r0
 8001978:	460c      	mov	r4, r1
 800197a:	4625      	mov	r5, r4
 800197c:	461c      	mov	r4, r3
 800197e:	ed97 7a08 	vldr	s14, [r7, #32]
 8001982:	edd7 7a07 	vldr	s15, [r7, #28]
 8001986:	ee27 7a27 	vmul.f32	s14, s14, s15
 800198a:	edd7 7a07 	vldr	s15, [r7, #28]
 800198e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001992:	ee17 0a90 	vmov	r0, s15
 8001996:	f7fe fd83 	bl	80004a0 <__aeabi_f2d>
 800199a:	4602      	mov	r2, r0
 800199c:	460b      	mov	r3, r1
 800199e:	4620      	mov	r0, r4
 80019a0:	4629      	mov	r1, r5
 80019a2:	f7fe fc1f 	bl	80001e4 <__adddf3>
 80019a6:	4603      	mov	r3, r0
 80019a8:	460c      	mov	r4, r1
 80019aa:	4625      	mov	r5, r4
 80019ac:	461c      	mov	r4, r3
 80019ae:	69b8      	ldr	r0, [r7, #24]
 80019b0:	f7fe fd76 	bl	80004a0 <__aeabi_f2d>
 80019b4:	4602      	mov	r2, r0
 80019b6:	460b      	mov	r3, r1
 80019b8:	4620      	mov	r0, r4
 80019ba:	4629      	mov	r1, r5
 80019bc:	f7fe fdc8 	bl	8000550 <__aeabi_dmul>
 80019c0:	4603      	mov	r3, r0
 80019c2:	460c      	mov	r4, r1
 80019c4:	4618      	mov	r0, r3
 80019c6:	4621      	mov	r1, r4
 80019c8:	f7ff f8ba 	bl	8000b40 <__aeabi_d2f>
 80019cc:	4602      	mov	r2, r0
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	601a      	str	r2, [r3, #0]
			pCoeffs[1] = (2 * (V * K * K - 1)) * norm;
 80019d2:	ed97 7a08 	vldr	s14, [r7, #32]
 80019d6:	edd7 7a07 	vldr	s15, [r7, #28]
 80019da:	ee27 7a27 	vmul.f32	s14, s14, s15
 80019de:	edd7 7a07 	vldr	s15, [r7, #28]
 80019e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019e6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80019ea:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80019ee:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80019f2:	697b      	ldr	r3, [r7, #20]
 80019f4:	3304      	adds	r3, #4
 80019f6:	edd7 7a06 	vldr	s15, [r7, #24]
 80019fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019fe:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[2] = (1 - sqrt(2*V)*K + V * K * K) * norm;
 8001a02:	edd7 7a08 	vldr	s15, [r7, #32]
 8001a06:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001a0a:	ee17 0a90 	vmov	r0, s15
 8001a0e:	f7fe fd47 	bl	80004a0 <__aeabi_f2d>
 8001a12:	4603      	mov	r3, r0
 8001a14:	460c      	mov	r4, r1
 8001a16:	ec44 3b10 	vmov	d0, r3, r4
 8001a1a:	f007 facd 	bl	8008fb8 <sqrt>
 8001a1e:	ec56 5b10 	vmov	r5, r6, d0
 8001a22:	69f8      	ldr	r0, [r7, #28]
 8001a24:	f7fe fd3c 	bl	80004a0 <__aeabi_f2d>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	460c      	mov	r4, r1
 8001a2c:	461a      	mov	r2, r3
 8001a2e:	4623      	mov	r3, r4
 8001a30:	4628      	mov	r0, r5
 8001a32:	4631      	mov	r1, r6
 8001a34:	f7fe fd8c 	bl	8000550 <__aeabi_dmul>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	460c      	mov	r4, r1
 8001a3c:	461a      	mov	r2, r3
 8001a3e:	4623      	mov	r3, r4
 8001a40:	f04f 0000 	mov.w	r0, #0
 8001a44:	494a      	ldr	r1, [pc, #296]	; (8001b70 <shelv+0x360>)
 8001a46:	f7fe fbcb 	bl	80001e0 <__aeabi_dsub>
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	460c      	mov	r4, r1
 8001a4e:	4625      	mov	r5, r4
 8001a50:	461c      	mov	r4, r3
 8001a52:	ed97 7a08 	vldr	s14, [r7, #32]
 8001a56:	edd7 7a07 	vldr	s15, [r7, #28]
 8001a5a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001a5e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001a62:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a66:	ee17 0a90 	vmov	r0, s15
 8001a6a:	f7fe fd19 	bl	80004a0 <__aeabi_f2d>
 8001a6e:	4602      	mov	r2, r0
 8001a70:	460b      	mov	r3, r1
 8001a72:	4620      	mov	r0, r4
 8001a74:	4629      	mov	r1, r5
 8001a76:	f7fe fbb5 	bl	80001e4 <__adddf3>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	460c      	mov	r4, r1
 8001a7e:	4625      	mov	r5, r4
 8001a80:	461c      	mov	r4, r3
 8001a82:	69b8      	ldr	r0, [r7, #24]
 8001a84:	f7fe fd0c 	bl	80004a0 <__aeabi_f2d>
 8001a88:	4602      	mov	r2, r0
 8001a8a:	460b      	mov	r3, r1
 8001a8c:	4620      	mov	r0, r4
 8001a8e:	4629      	mov	r1, r5
 8001a90:	f7fe fd5e 	bl	8000550 <__aeabi_dmul>
 8001a94:	4603      	mov	r3, r0
 8001a96:	460c      	mov	r4, r1
 8001a98:	4619      	mov	r1, r3
 8001a9a:	4622      	mov	r2, r4
 8001a9c:	697b      	ldr	r3, [r7, #20]
 8001a9e:	f103 0408 	add.w	r4, r3, #8
 8001aa2:	4608      	mov	r0, r1
 8001aa4:	4611      	mov	r1, r2
 8001aa6:	f7ff f84b 	bl	8000b40 <__aeabi_d2f>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	6023      	str	r3, [r4, #0]
			pCoeffs[3] = (2 * (K * K - 1)) * norm;
 8001aae:	ed97 7a07 	vldr	s14, [r7, #28]
 8001ab2:	edd7 7a07 	vldr	s15, [r7, #28]
 8001ab6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001aba:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001abe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001ac2:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001ac6:	697b      	ldr	r3, [r7, #20]
 8001ac8:	330c      	adds	r3, #12
 8001aca:	edd7 7a06 	vldr	s15, [r7, #24]
 8001ace:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ad2:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[4] = (1 - sqrt(2) * K + K * K) * norm;
 8001ad6:	69f8      	ldr	r0, [r7, #28]
 8001ad8:	f7fe fce2 	bl	80004a0 <__aeabi_f2d>
 8001adc:	a320      	add	r3, pc, #128	; (adr r3, 8001b60 <shelv+0x350>)
 8001ade:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ae2:	f7fe fd35 	bl	8000550 <__aeabi_dmul>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	460c      	mov	r4, r1
 8001aea:	461a      	mov	r2, r3
 8001aec:	4623      	mov	r3, r4
 8001aee:	f04f 0000 	mov.w	r0, #0
 8001af2:	491f      	ldr	r1, [pc, #124]	; (8001b70 <shelv+0x360>)
 8001af4:	f7fe fb74 	bl	80001e0 <__aeabi_dsub>
 8001af8:	4603      	mov	r3, r0
 8001afa:	460c      	mov	r4, r1
 8001afc:	4625      	mov	r5, r4
 8001afe:	461c      	mov	r4, r3
 8001b00:	ed97 7a07 	vldr	s14, [r7, #28]
 8001b04:	edd7 7a07 	vldr	s15, [r7, #28]
 8001b08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b0c:	ee17 0a90 	vmov	r0, s15
 8001b10:	f7fe fcc6 	bl	80004a0 <__aeabi_f2d>
 8001b14:	4602      	mov	r2, r0
 8001b16:	460b      	mov	r3, r1
 8001b18:	4620      	mov	r0, r4
 8001b1a:	4629      	mov	r1, r5
 8001b1c:	f7fe fb62 	bl	80001e4 <__adddf3>
 8001b20:	4603      	mov	r3, r0
 8001b22:	460c      	mov	r4, r1
 8001b24:	4625      	mov	r5, r4
 8001b26:	461c      	mov	r4, r3
 8001b28:	69b8      	ldr	r0, [r7, #24]
 8001b2a:	f7fe fcb9 	bl	80004a0 <__aeabi_f2d>
 8001b2e:	4602      	mov	r2, r0
 8001b30:	460b      	mov	r3, r1
 8001b32:	4620      	mov	r0, r4
 8001b34:	4629      	mov	r1, r5
 8001b36:	f7fe fd0b 	bl	8000550 <__aeabi_dmul>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	460c      	mov	r4, r1
 8001b3e:	4619      	mov	r1, r3
 8001b40:	4622      	mov	r2, r4
 8001b42:	697b      	ldr	r3, [r7, #20]
 8001b44:	f103 0410 	add.w	r4, r3, #16
 8001b48:	4608      	mov	r0, r1
 8001b4a:	4611      	mov	r1, r2
 8001b4c:	f7fe fff8 	bl	8000b40 <__aeabi_d2f>
 8001b50:	4603      	mov	r3, r0
 8001b52:	6023      	str	r3, [r4, #0]
			pCoeffs[2] = 0;
			pCoeffs[3] = 0;
			pCoeffs[4] = 0;
		}
	}
}
 8001b54:	f000 bc4a 	b.w	80023ec <shelv+0xbdc>
 8001b58:	00000000 	.word	0x00000000
 8001b5c:	40240000 	.word	0x40240000
 8001b60:	667f3bcd 	.word	0x667f3bcd
 8001b64:	3ff6a09e 	.word	0x3ff6a09e
 8001b68:	40490fdb 	.word	0x40490fdb
 8001b6c:	40340000 	.word	0x40340000
 8001b70:	3ff00000 	.word	0x3ff00000
		else if(gain < 0){
 8001b74:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b78:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b80:	f140 8156 	bpl.w	8001e30 <shelv+0x620>
			norm = 1.0f / (V + sqrt(2*V) * K + K * K);
 8001b84:	6a38      	ldr	r0, [r7, #32]
 8001b86:	f7fe fc8b 	bl	80004a0 <__aeabi_f2d>
 8001b8a:	4604      	mov	r4, r0
 8001b8c:	460d      	mov	r5, r1
 8001b8e:	edd7 7a08 	vldr	s15, [r7, #32]
 8001b92:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001b96:	ee17 0a90 	vmov	r0, s15
 8001b9a:	f7fe fc81 	bl	80004a0 <__aeabi_f2d>
 8001b9e:	4602      	mov	r2, r0
 8001ba0:	460b      	mov	r3, r1
 8001ba2:	ec43 2b10 	vmov	d0, r2, r3
 8001ba6:	f007 fa07 	bl	8008fb8 <sqrt>
 8001baa:	ec59 8b10 	vmov	r8, r9, d0
 8001bae:	69f8      	ldr	r0, [r7, #28]
 8001bb0:	f7fe fc76 	bl	80004a0 <__aeabi_f2d>
 8001bb4:	4602      	mov	r2, r0
 8001bb6:	460b      	mov	r3, r1
 8001bb8:	4640      	mov	r0, r8
 8001bba:	4649      	mov	r1, r9
 8001bbc:	f7fe fcc8 	bl	8000550 <__aeabi_dmul>
 8001bc0:	4602      	mov	r2, r0
 8001bc2:	460b      	mov	r3, r1
 8001bc4:	4620      	mov	r0, r4
 8001bc6:	4629      	mov	r1, r5
 8001bc8:	f7fe fb0c 	bl	80001e4 <__adddf3>
 8001bcc:	4603      	mov	r3, r0
 8001bce:	460c      	mov	r4, r1
 8001bd0:	4625      	mov	r5, r4
 8001bd2:	461c      	mov	r4, r3
 8001bd4:	ed97 7a07 	vldr	s14, [r7, #28]
 8001bd8:	edd7 7a07 	vldr	s15, [r7, #28]
 8001bdc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001be0:	ee17 0a90 	vmov	r0, s15
 8001be4:	f7fe fc5c 	bl	80004a0 <__aeabi_f2d>
 8001be8:	4602      	mov	r2, r0
 8001bea:	460b      	mov	r3, r1
 8001bec:	4620      	mov	r0, r4
 8001bee:	4629      	mov	r1, r5
 8001bf0:	f7fe faf8 	bl	80001e4 <__adddf3>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	460c      	mov	r4, r1
 8001bf8:	461a      	mov	r2, r3
 8001bfa:	4623      	mov	r3, r4
 8001bfc:	f04f 0000 	mov.w	r0, #0
 8001c00:	4999      	ldr	r1, [pc, #612]	; (8001e68 <shelv+0x658>)
 8001c02:	f7fe fdcf 	bl	80007a4 <__aeabi_ddiv>
 8001c06:	4603      	mov	r3, r0
 8001c08:	460c      	mov	r4, r1
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	4621      	mov	r1, r4
 8001c0e:	f7fe ff97 	bl	8000b40 <__aeabi_d2f>
 8001c12:	4603      	mov	r3, r0
 8001c14:	61bb      	str	r3, [r7, #24]
			pCoeffs[0] = (V * (1 + sqrt(2) * K + K * K)) * norm;
 8001c16:	6a38      	ldr	r0, [r7, #32]
 8001c18:	f7fe fc42 	bl	80004a0 <__aeabi_f2d>
 8001c1c:	4604      	mov	r4, r0
 8001c1e:	460d      	mov	r5, r1
 8001c20:	69f8      	ldr	r0, [r7, #28]
 8001c22:	f7fe fc3d 	bl	80004a0 <__aeabi_f2d>
 8001c26:	a38e      	add	r3, pc, #568	; (adr r3, 8001e60 <shelv+0x650>)
 8001c28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c2c:	f7fe fc90 	bl	8000550 <__aeabi_dmul>
 8001c30:	4602      	mov	r2, r0
 8001c32:	460b      	mov	r3, r1
 8001c34:	4610      	mov	r0, r2
 8001c36:	4619      	mov	r1, r3
 8001c38:	f04f 0200 	mov.w	r2, #0
 8001c3c:	4b8a      	ldr	r3, [pc, #552]	; (8001e68 <shelv+0x658>)
 8001c3e:	f7fe fad1 	bl	80001e4 <__adddf3>
 8001c42:	4602      	mov	r2, r0
 8001c44:	460b      	mov	r3, r1
 8001c46:	4690      	mov	r8, r2
 8001c48:	4699      	mov	r9, r3
 8001c4a:	ed97 7a07 	vldr	s14, [r7, #28]
 8001c4e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001c52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001c56:	ee17 0a90 	vmov	r0, s15
 8001c5a:	f7fe fc21 	bl	80004a0 <__aeabi_f2d>
 8001c5e:	4602      	mov	r2, r0
 8001c60:	460b      	mov	r3, r1
 8001c62:	4640      	mov	r0, r8
 8001c64:	4649      	mov	r1, r9
 8001c66:	f7fe fabd 	bl	80001e4 <__adddf3>
 8001c6a:	4602      	mov	r2, r0
 8001c6c:	460b      	mov	r3, r1
 8001c6e:	4620      	mov	r0, r4
 8001c70:	4629      	mov	r1, r5
 8001c72:	f7fe fc6d 	bl	8000550 <__aeabi_dmul>
 8001c76:	4603      	mov	r3, r0
 8001c78:	460c      	mov	r4, r1
 8001c7a:	4625      	mov	r5, r4
 8001c7c:	461c      	mov	r4, r3
 8001c7e:	69b8      	ldr	r0, [r7, #24]
 8001c80:	f7fe fc0e 	bl	80004a0 <__aeabi_f2d>
 8001c84:	4602      	mov	r2, r0
 8001c86:	460b      	mov	r3, r1
 8001c88:	4620      	mov	r0, r4
 8001c8a:	4629      	mov	r1, r5
 8001c8c:	f7fe fc60 	bl	8000550 <__aeabi_dmul>
 8001c90:	4603      	mov	r3, r0
 8001c92:	460c      	mov	r4, r1
 8001c94:	4618      	mov	r0, r3
 8001c96:	4621      	mov	r1, r4
 8001c98:	f7fe ff52 	bl	8000b40 <__aeabi_d2f>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	697b      	ldr	r3, [r7, #20]
 8001ca0:	601a      	str	r2, [r3, #0]
			pCoeffs[1] = (2 * V * (K * K - 1)) * norm;
 8001ca2:	edd7 7a08 	vldr	s15, [r7, #32]
 8001ca6:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001caa:	edd7 6a07 	vldr	s13, [r7, #28]
 8001cae:	edd7 7a07 	vldr	s15, [r7, #28]
 8001cb2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001cb6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001cba:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001cbe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001cc2:	697b      	ldr	r3, [r7, #20]
 8001cc4:	3304      	adds	r3, #4
 8001cc6:	edd7 7a06 	vldr	s15, [r7, #24]
 8001cca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cce:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[2] = (V * (1 - sqrt(2) * K + K * K)) * norm;
 8001cd2:	6a38      	ldr	r0, [r7, #32]
 8001cd4:	f7fe fbe4 	bl	80004a0 <__aeabi_f2d>
 8001cd8:	4604      	mov	r4, r0
 8001cda:	460d      	mov	r5, r1
 8001cdc:	69f8      	ldr	r0, [r7, #28]
 8001cde:	f7fe fbdf 	bl	80004a0 <__aeabi_f2d>
 8001ce2:	a35f      	add	r3, pc, #380	; (adr r3, 8001e60 <shelv+0x650>)
 8001ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ce8:	f7fe fc32 	bl	8000550 <__aeabi_dmul>
 8001cec:	4602      	mov	r2, r0
 8001cee:	460b      	mov	r3, r1
 8001cf0:	f04f 0000 	mov.w	r0, #0
 8001cf4:	495c      	ldr	r1, [pc, #368]	; (8001e68 <shelv+0x658>)
 8001cf6:	f7fe fa73 	bl	80001e0 <__aeabi_dsub>
 8001cfa:	4602      	mov	r2, r0
 8001cfc:	460b      	mov	r3, r1
 8001cfe:	4690      	mov	r8, r2
 8001d00:	4699      	mov	r9, r3
 8001d02:	ed97 7a07 	vldr	s14, [r7, #28]
 8001d06:	edd7 7a07 	vldr	s15, [r7, #28]
 8001d0a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d0e:	ee17 0a90 	vmov	r0, s15
 8001d12:	f7fe fbc5 	bl	80004a0 <__aeabi_f2d>
 8001d16:	4602      	mov	r2, r0
 8001d18:	460b      	mov	r3, r1
 8001d1a:	4640      	mov	r0, r8
 8001d1c:	4649      	mov	r1, r9
 8001d1e:	f7fe fa61 	bl	80001e4 <__adddf3>
 8001d22:	4602      	mov	r2, r0
 8001d24:	460b      	mov	r3, r1
 8001d26:	4620      	mov	r0, r4
 8001d28:	4629      	mov	r1, r5
 8001d2a:	f7fe fc11 	bl	8000550 <__aeabi_dmul>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	460c      	mov	r4, r1
 8001d32:	4625      	mov	r5, r4
 8001d34:	461c      	mov	r4, r3
 8001d36:	69b8      	ldr	r0, [r7, #24]
 8001d38:	f7fe fbb2 	bl	80004a0 <__aeabi_f2d>
 8001d3c:	4602      	mov	r2, r0
 8001d3e:	460b      	mov	r3, r1
 8001d40:	4620      	mov	r0, r4
 8001d42:	4629      	mov	r1, r5
 8001d44:	f7fe fc04 	bl	8000550 <__aeabi_dmul>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	460c      	mov	r4, r1
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	4622      	mov	r2, r4
 8001d50:	697b      	ldr	r3, [r7, #20]
 8001d52:	f103 0408 	add.w	r4, r3, #8
 8001d56:	4608      	mov	r0, r1
 8001d58:	4611      	mov	r1, r2
 8001d5a:	f7fe fef1 	bl	8000b40 <__aeabi_d2f>
 8001d5e:	4603      	mov	r3, r0
 8001d60:	6023      	str	r3, [r4, #0]
			pCoeffs[3] = (2 * (K * K - V) ) * norm;
 8001d62:	ed97 7a07 	vldr	s14, [r7, #28]
 8001d66:	edd7 7a07 	vldr	s15, [r7, #28]
 8001d6a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d6e:	edd7 7a08 	vldr	s15, [r7, #32]
 8001d72:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001d76:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	330c      	adds	r3, #12
 8001d7e:	edd7 7a06 	vldr	s15, [r7, #24]
 8001d82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d86:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[4] = (V - sqrt(2 * V) * K + K * K) * norm;
 8001d8a:	6a38      	ldr	r0, [r7, #32]
 8001d8c:	f7fe fb88 	bl	80004a0 <__aeabi_f2d>
 8001d90:	4604      	mov	r4, r0
 8001d92:	460d      	mov	r5, r1
 8001d94:	edd7 7a08 	vldr	s15, [r7, #32]
 8001d98:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001d9c:	ee17 0a90 	vmov	r0, s15
 8001da0:	f7fe fb7e 	bl	80004a0 <__aeabi_f2d>
 8001da4:	4602      	mov	r2, r0
 8001da6:	460b      	mov	r3, r1
 8001da8:	ec43 2b10 	vmov	d0, r2, r3
 8001dac:	f007 f904 	bl	8008fb8 <sqrt>
 8001db0:	ec59 8b10 	vmov	r8, r9, d0
 8001db4:	69f8      	ldr	r0, [r7, #28]
 8001db6:	f7fe fb73 	bl	80004a0 <__aeabi_f2d>
 8001dba:	4602      	mov	r2, r0
 8001dbc:	460b      	mov	r3, r1
 8001dbe:	4640      	mov	r0, r8
 8001dc0:	4649      	mov	r1, r9
 8001dc2:	f7fe fbc5 	bl	8000550 <__aeabi_dmul>
 8001dc6:	4602      	mov	r2, r0
 8001dc8:	460b      	mov	r3, r1
 8001dca:	4620      	mov	r0, r4
 8001dcc:	4629      	mov	r1, r5
 8001dce:	f7fe fa07 	bl	80001e0 <__aeabi_dsub>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	460c      	mov	r4, r1
 8001dd6:	4625      	mov	r5, r4
 8001dd8:	461c      	mov	r4, r3
 8001dda:	ed97 7a07 	vldr	s14, [r7, #28]
 8001dde:	edd7 7a07 	vldr	s15, [r7, #28]
 8001de2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001de6:	ee17 0a90 	vmov	r0, s15
 8001dea:	f7fe fb59 	bl	80004a0 <__aeabi_f2d>
 8001dee:	4602      	mov	r2, r0
 8001df0:	460b      	mov	r3, r1
 8001df2:	4620      	mov	r0, r4
 8001df4:	4629      	mov	r1, r5
 8001df6:	f7fe f9f5 	bl	80001e4 <__adddf3>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	460c      	mov	r4, r1
 8001dfe:	4625      	mov	r5, r4
 8001e00:	461c      	mov	r4, r3
 8001e02:	69b8      	ldr	r0, [r7, #24]
 8001e04:	f7fe fb4c 	bl	80004a0 <__aeabi_f2d>
 8001e08:	4602      	mov	r2, r0
 8001e0a:	460b      	mov	r3, r1
 8001e0c:	4620      	mov	r0, r4
 8001e0e:	4629      	mov	r1, r5
 8001e10:	f7fe fb9e 	bl	8000550 <__aeabi_dmul>
 8001e14:	4603      	mov	r3, r0
 8001e16:	460c      	mov	r4, r1
 8001e18:	4619      	mov	r1, r3
 8001e1a:	4622      	mov	r2, r4
 8001e1c:	697b      	ldr	r3, [r7, #20]
 8001e1e:	f103 0410 	add.w	r4, r3, #16
 8001e22:	4608      	mov	r0, r1
 8001e24:	4611      	mov	r1, r2
 8001e26:	f7fe fe8b 	bl	8000b40 <__aeabi_d2f>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	6023      	str	r3, [r4, #0]
}
 8001e2e:	e2dd      	b.n	80023ec <shelv+0xbdc>
			pCoeffs[0] = V;
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	6a3a      	ldr	r2, [r7, #32]
 8001e34:	601a      	str	r2, [r3, #0]
			pCoeffs[1] = 0;
 8001e36:	697b      	ldr	r3, [r7, #20]
 8001e38:	3304      	adds	r3, #4
 8001e3a:	f04f 0200 	mov.w	r2, #0
 8001e3e:	601a      	str	r2, [r3, #0]
			pCoeffs[2] = 0;
 8001e40:	697b      	ldr	r3, [r7, #20]
 8001e42:	3308      	adds	r3, #8
 8001e44:	f04f 0200 	mov.w	r2, #0
 8001e48:	601a      	str	r2, [r3, #0]
			pCoeffs[3] = 0;
 8001e4a:	697b      	ldr	r3, [r7, #20]
 8001e4c:	330c      	adds	r3, #12
 8001e4e:	f04f 0200 	mov.w	r2, #0
 8001e52:	601a      	str	r2, [r3, #0]
			pCoeffs[4] = 0;
 8001e54:	697b      	ldr	r3, [r7, #20]
 8001e56:	3310      	adds	r3, #16
 8001e58:	f04f 0200 	mov.w	r2, #0
 8001e5c:	601a      	str	r2, [r3, #0]
}
 8001e5e:	e2c5      	b.n	80023ec <shelv+0xbdc>
 8001e60:	667f3bcd 	.word	0x667f3bcd
 8001e64:	3ff6a09e 	.word	0x3ff6a09e
 8001e68:	3ff00000 	.word	0x3ff00000
		if(gain > 0){
 8001e6c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e70:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e78:	f340 8130 	ble.w	80020dc <shelv+0x8cc>
			norm = 1.0f / (1 + sqrt(2) * K + K * K);
 8001e7c:	69f8      	ldr	r0, [r7, #28]
 8001e7e:	f7fe fb0f 	bl	80004a0 <__aeabi_f2d>
 8001e82:	a3ed      	add	r3, pc, #948	; (adr r3, 8002238 <shelv+0xa28>)
 8001e84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e88:	f7fe fb62 	bl	8000550 <__aeabi_dmul>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	460c      	mov	r4, r1
 8001e90:	4618      	mov	r0, r3
 8001e92:	4621      	mov	r1, r4
 8001e94:	f04f 0200 	mov.w	r2, #0
 8001e98:	4be9      	ldr	r3, [pc, #932]	; (8002240 <shelv+0xa30>)
 8001e9a:	f7fe f9a3 	bl	80001e4 <__adddf3>
 8001e9e:	4603      	mov	r3, r0
 8001ea0:	460c      	mov	r4, r1
 8001ea2:	4625      	mov	r5, r4
 8001ea4:	461c      	mov	r4, r3
 8001ea6:	ed97 7a07 	vldr	s14, [r7, #28]
 8001eaa:	edd7 7a07 	vldr	s15, [r7, #28]
 8001eae:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001eb2:	ee17 0a90 	vmov	r0, s15
 8001eb6:	f7fe faf3 	bl	80004a0 <__aeabi_f2d>
 8001eba:	4602      	mov	r2, r0
 8001ebc:	460b      	mov	r3, r1
 8001ebe:	4620      	mov	r0, r4
 8001ec0:	4629      	mov	r1, r5
 8001ec2:	f7fe f98f 	bl	80001e4 <__adddf3>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	460c      	mov	r4, r1
 8001eca:	461a      	mov	r2, r3
 8001ecc:	4623      	mov	r3, r4
 8001ece:	f04f 0000 	mov.w	r0, #0
 8001ed2:	49db      	ldr	r1, [pc, #876]	; (8002240 <shelv+0xa30>)
 8001ed4:	f7fe fc66 	bl	80007a4 <__aeabi_ddiv>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	460c      	mov	r4, r1
 8001edc:	4618      	mov	r0, r3
 8001ede:	4621      	mov	r1, r4
 8001ee0:	f7fe fe2e 	bl	8000b40 <__aeabi_d2f>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	61bb      	str	r3, [r7, #24]
			pCoeffs[0] = (V + sqrt(2 * V) * K + K * K) * norm;
 8001ee8:	6a38      	ldr	r0, [r7, #32]
 8001eea:	f7fe fad9 	bl	80004a0 <__aeabi_f2d>
 8001eee:	4604      	mov	r4, r0
 8001ef0:	460d      	mov	r5, r1
 8001ef2:	edd7 7a08 	vldr	s15, [r7, #32]
 8001ef6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001efa:	ee17 0a90 	vmov	r0, s15
 8001efe:	f7fe facf 	bl	80004a0 <__aeabi_f2d>
 8001f02:	4602      	mov	r2, r0
 8001f04:	460b      	mov	r3, r1
 8001f06:	ec43 2b10 	vmov	d0, r2, r3
 8001f0a:	f007 f855 	bl	8008fb8 <sqrt>
 8001f0e:	ec59 8b10 	vmov	r8, r9, d0
 8001f12:	69f8      	ldr	r0, [r7, #28]
 8001f14:	f7fe fac4 	bl	80004a0 <__aeabi_f2d>
 8001f18:	4602      	mov	r2, r0
 8001f1a:	460b      	mov	r3, r1
 8001f1c:	4640      	mov	r0, r8
 8001f1e:	4649      	mov	r1, r9
 8001f20:	f7fe fb16 	bl	8000550 <__aeabi_dmul>
 8001f24:	4602      	mov	r2, r0
 8001f26:	460b      	mov	r3, r1
 8001f28:	4620      	mov	r0, r4
 8001f2a:	4629      	mov	r1, r5
 8001f2c:	f7fe f95a 	bl	80001e4 <__adddf3>
 8001f30:	4603      	mov	r3, r0
 8001f32:	460c      	mov	r4, r1
 8001f34:	4625      	mov	r5, r4
 8001f36:	461c      	mov	r4, r3
 8001f38:	ed97 7a07 	vldr	s14, [r7, #28]
 8001f3c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001f40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f44:	ee17 0a90 	vmov	r0, s15
 8001f48:	f7fe faaa 	bl	80004a0 <__aeabi_f2d>
 8001f4c:	4602      	mov	r2, r0
 8001f4e:	460b      	mov	r3, r1
 8001f50:	4620      	mov	r0, r4
 8001f52:	4629      	mov	r1, r5
 8001f54:	f7fe f946 	bl	80001e4 <__adddf3>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	460c      	mov	r4, r1
 8001f5c:	4625      	mov	r5, r4
 8001f5e:	461c      	mov	r4, r3
 8001f60:	69b8      	ldr	r0, [r7, #24]
 8001f62:	f7fe fa9d 	bl	80004a0 <__aeabi_f2d>
 8001f66:	4602      	mov	r2, r0
 8001f68:	460b      	mov	r3, r1
 8001f6a:	4620      	mov	r0, r4
 8001f6c:	4629      	mov	r1, r5
 8001f6e:	f7fe faef 	bl	8000550 <__aeabi_dmul>
 8001f72:	4603      	mov	r3, r0
 8001f74:	460c      	mov	r4, r1
 8001f76:	4618      	mov	r0, r3
 8001f78:	4621      	mov	r1, r4
 8001f7a:	f7fe fde1 	bl	8000b40 <__aeabi_d2f>
 8001f7e:	4602      	mov	r2, r0
 8001f80:	697b      	ldr	r3, [r7, #20]
 8001f82:	601a      	str	r2, [r3, #0]
			pCoeffs[1] = (2 * (K * K - V)) * norm;
 8001f84:	ed97 7a07 	vldr	s14, [r7, #28]
 8001f88:	edd7 7a07 	vldr	s15, [r7, #28]
 8001f8c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001f90:	edd7 7a08 	vldr	s15, [r7, #32]
 8001f94:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f98:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001f9c:	697b      	ldr	r3, [r7, #20]
 8001f9e:	3304      	adds	r3, #4
 8001fa0:	edd7 7a06 	vldr	s15, [r7, #24]
 8001fa4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fa8:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[2] = (V - sqrt(2 * V) * K + K * K) * norm;
 8001fac:	6a38      	ldr	r0, [r7, #32]
 8001fae:	f7fe fa77 	bl	80004a0 <__aeabi_f2d>
 8001fb2:	4604      	mov	r4, r0
 8001fb4:	460d      	mov	r5, r1
 8001fb6:	edd7 7a08 	vldr	s15, [r7, #32]
 8001fba:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001fbe:	ee17 0a90 	vmov	r0, s15
 8001fc2:	f7fe fa6d 	bl	80004a0 <__aeabi_f2d>
 8001fc6:	4602      	mov	r2, r0
 8001fc8:	460b      	mov	r3, r1
 8001fca:	ec43 2b10 	vmov	d0, r2, r3
 8001fce:	f006 fff3 	bl	8008fb8 <sqrt>
 8001fd2:	ec59 8b10 	vmov	r8, r9, d0
 8001fd6:	69f8      	ldr	r0, [r7, #28]
 8001fd8:	f7fe fa62 	bl	80004a0 <__aeabi_f2d>
 8001fdc:	4602      	mov	r2, r0
 8001fde:	460b      	mov	r3, r1
 8001fe0:	4640      	mov	r0, r8
 8001fe2:	4649      	mov	r1, r9
 8001fe4:	f7fe fab4 	bl	8000550 <__aeabi_dmul>
 8001fe8:	4602      	mov	r2, r0
 8001fea:	460b      	mov	r3, r1
 8001fec:	4620      	mov	r0, r4
 8001fee:	4629      	mov	r1, r5
 8001ff0:	f7fe f8f6 	bl	80001e0 <__aeabi_dsub>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	460c      	mov	r4, r1
 8001ff8:	4625      	mov	r5, r4
 8001ffa:	461c      	mov	r4, r3
 8001ffc:	ed97 7a07 	vldr	s14, [r7, #28]
 8002000:	edd7 7a07 	vldr	s15, [r7, #28]
 8002004:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002008:	ee17 0a90 	vmov	r0, s15
 800200c:	f7fe fa48 	bl	80004a0 <__aeabi_f2d>
 8002010:	4602      	mov	r2, r0
 8002012:	460b      	mov	r3, r1
 8002014:	4620      	mov	r0, r4
 8002016:	4629      	mov	r1, r5
 8002018:	f7fe f8e4 	bl	80001e4 <__adddf3>
 800201c:	4603      	mov	r3, r0
 800201e:	460c      	mov	r4, r1
 8002020:	4625      	mov	r5, r4
 8002022:	461c      	mov	r4, r3
 8002024:	69b8      	ldr	r0, [r7, #24]
 8002026:	f7fe fa3b 	bl	80004a0 <__aeabi_f2d>
 800202a:	4602      	mov	r2, r0
 800202c:	460b      	mov	r3, r1
 800202e:	4620      	mov	r0, r4
 8002030:	4629      	mov	r1, r5
 8002032:	f7fe fa8d 	bl	8000550 <__aeabi_dmul>
 8002036:	4603      	mov	r3, r0
 8002038:	460c      	mov	r4, r1
 800203a:	4619      	mov	r1, r3
 800203c:	4622      	mov	r2, r4
 800203e:	697b      	ldr	r3, [r7, #20]
 8002040:	f103 0408 	add.w	r4, r3, #8
 8002044:	4608      	mov	r0, r1
 8002046:	4611      	mov	r1, r2
 8002048:	f7fe fd7a 	bl	8000b40 <__aeabi_d2f>
 800204c:	4603      	mov	r3, r0
 800204e:	6023      	str	r3, [r4, #0]
			pCoeffs[3] = (2 * (K * K - 1)) * norm;
 8002050:	ed97 7a07 	vldr	s14, [r7, #28]
 8002054:	edd7 7a07 	vldr	s15, [r7, #28]
 8002058:	ee67 7a27 	vmul.f32	s15, s14, s15
 800205c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002060:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002064:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002068:	697b      	ldr	r3, [r7, #20]
 800206a:	330c      	adds	r3, #12
 800206c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002070:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002074:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[4] = (1 - sqrt(2) * K + K * K);
 8002078:	69f8      	ldr	r0, [r7, #28]
 800207a:	f7fe fa11 	bl	80004a0 <__aeabi_f2d>
 800207e:	a36e      	add	r3, pc, #440	; (adr r3, 8002238 <shelv+0xa28>)
 8002080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002084:	f7fe fa64 	bl	8000550 <__aeabi_dmul>
 8002088:	4603      	mov	r3, r0
 800208a:	460c      	mov	r4, r1
 800208c:	461a      	mov	r2, r3
 800208e:	4623      	mov	r3, r4
 8002090:	f04f 0000 	mov.w	r0, #0
 8002094:	496a      	ldr	r1, [pc, #424]	; (8002240 <shelv+0xa30>)
 8002096:	f7fe f8a3 	bl	80001e0 <__aeabi_dsub>
 800209a:	4603      	mov	r3, r0
 800209c:	460c      	mov	r4, r1
 800209e:	4625      	mov	r5, r4
 80020a0:	461c      	mov	r4, r3
 80020a2:	ed97 7a07 	vldr	s14, [r7, #28]
 80020a6:	edd7 7a07 	vldr	s15, [r7, #28]
 80020aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020ae:	ee17 0a90 	vmov	r0, s15
 80020b2:	f7fe f9f5 	bl	80004a0 <__aeabi_f2d>
 80020b6:	4602      	mov	r2, r0
 80020b8:	460b      	mov	r3, r1
 80020ba:	4620      	mov	r0, r4
 80020bc:	4629      	mov	r1, r5
 80020be:	f7fe f891 	bl	80001e4 <__adddf3>
 80020c2:	4603      	mov	r3, r0
 80020c4:	460c      	mov	r4, r1
 80020c6:	4619      	mov	r1, r3
 80020c8:	4622      	mov	r2, r4
 80020ca:	697b      	ldr	r3, [r7, #20]
 80020cc:	f103 0410 	add.w	r4, r3, #16
 80020d0:	4608      	mov	r0, r1
 80020d2:	4611      	mov	r1, r2
 80020d4:	f7fe fd34 	bl	8000b40 <__aeabi_d2f>
 80020d8:	4603      	mov	r3, r0
 80020da:	6023      	str	r3, [r4, #0]
		if(gain < 0){
 80020dc:	edd7 7a03 	vldr	s15, [r7, #12]
 80020e0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80020e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020e8:	f140 8169 	bpl.w	80023be <shelv+0xbae>
			norm = 1.0f / (1 + sqrt(2*V) * K + V * K * K);
 80020ec:	edd7 7a08 	vldr	s15, [r7, #32]
 80020f0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80020f4:	ee17 0a90 	vmov	r0, s15
 80020f8:	f7fe f9d2 	bl	80004a0 <__aeabi_f2d>
 80020fc:	4603      	mov	r3, r0
 80020fe:	460c      	mov	r4, r1
 8002100:	ec44 3b10 	vmov	d0, r3, r4
 8002104:	f006 ff58 	bl	8008fb8 <sqrt>
 8002108:	ec56 5b10 	vmov	r5, r6, d0
 800210c:	69f8      	ldr	r0, [r7, #28]
 800210e:	f7fe f9c7 	bl	80004a0 <__aeabi_f2d>
 8002112:	4603      	mov	r3, r0
 8002114:	460c      	mov	r4, r1
 8002116:	461a      	mov	r2, r3
 8002118:	4623      	mov	r3, r4
 800211a:	4628      	mov	r0, r5
 800211c:	4631      	mov	r1, r6
 800211e:	f7fe fa17 	bl	8000550 <__aeabi_dmul>
 8002122:	4603      	mov	r3, r0
 8002124:	460c      	mov	r4, r1
 8002126:	4618      	mov	r0, r3
 8002128:	4621      	mov	r1, r4
 800212a:	f04f 0200 	mov.w	r2, #0
 800212e:	4b44      	ldr	r3, [pc, #272]	; (8002240 <shelv+0xa30>)
 8002130:	f7fe f858 	bl	80001e4 <__adddf3>
 8002134:	4603      	mov	r3, r0
 8002136:	460c      	mov	r4, r1
 8002138:	4625      	mov	r5, r4
 800213a:	461c      	mov	r4, r3
 800213c:	ed97 7a08 	vldr	s14, [r7, #32]
 8002140:	edd7 7a07 	vldr	s15, [r7, #28]
 8002144:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002148:	edd7 7a07 	vldr	s15, [r7, #28]
 800214c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002150:	ee17 0a90 	vmov	r0, s15
 8002154:	f7fe f9a4 	bl	80004a0 <__aeabi_f2d>
 8002158:	4602      	mov	r2, r0
 800215a:	460b      	mov	r3, r1
 800215c:	4620      	mov	r0, r4
 800215e:	4629      	mov	r1, r5
 8002160:	f7fe f840 	bl	80001e4 <__adddf3>
 8002164:	4603      	mov	r3, r0
 8002166:	460c      	mov	r4, r1
 8002168:	461a      	mov	r2, r3
 800216a:	4623      	mov	r3, r4
 800216c:	f04f 0000 	mov.w	r0, #0
 8002170:	4933      	ldr	r1, [pc, #204]	; (8002240 <shelv+0xa30>)
 8002172:	f7fe fb17 	bl	80007a4 <__aeabi_ddiv>
 8002176:	4603      	mov	r3, r0
 8002178:	460c      	mov	r4, r1
 800217a:	4618      	mov	r0, r3
 800217c:	4621      	mov	r1, r4
 800217e:	f7fe fcdf 	bl	8000b40 <__aeabi_d2f>
 8002182:	4603      	mov	r3, r0
 8002184:	61bb      	str	r3, [r7, #24]
			pCoeffs[0] = (V * (1 + sqrt(2) * K + K * K)) * norm;
 8002186:	6a38      	ldr	r0, [r7, #32]
 8002188:	f7fe f98a 	bl	80004a0 <__aeabi_f2d>
 800218c:	4604      	mov	r4, r0
 800218e:	460d      	mov	r5, r1
 8002190:	69f8      	ldr	r0, [r7, #28]
 8002192:	f7fe f985 	bl	80004a0 <__aeabi_f2d>
 8002196:	a328      	add	r3, pc, #160	; (adr r3, 8002238 <shelv+0xa28>)
 8002198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800219c:	f7fe f9d8 	bl	8000550 <__aeabi_dmul>
 80021a0:	4602      	mov	r2, r0
 80021a2:	460b      	mov	r3, r1
 80021a4:	4610      	mov	r0, r2
 80021a6:	4619      	mov	r1, r3
 80021a8:	f04f 0200 	mov.w	r2, #0
 80021ac:	4b24      	ldr	r3, [pc, #144]	; (8002240 <shelv+0xa30>)
 80021ae:	f7fe f819 	bl	80001e4 <__adddf3>
 80021b2:	4602      	mov	r2, r0
 80021b4:	460b      	mov	r3, r1
 80021b6:	4690      	mov	r8, r2
 80021b8:	4699      	mov	r9, r3
 80021ba:	ed97 7a07 	vldr	s14, [r7, #28]
 80021be:	edd7 7a07 	vldr	s15, [r7, #28]
 80021c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021c6:	ee17 0a90 	vmov	r0, s15
 80021ca:	f7fe f969 	bl	80004a0 <__aeabi_f2d>
 80021ce:	4602      	mov	r2, r0
 80021d0:	460b      	mov	r3, r1
 80021d2:	4640      	mov	r0, r8
 80021d4:	4649      	mov	r1, r9
 80021d6:	f7fe f805 	bl	80001e4 <__adddf3>
 80021da:	4602      	mov	r2, r0
 80021dc:	460b      	mov	r3, r1
 80021de:	4620      	mov	r0, r4
 80021e0:	4629      	mov	r1, r5
 80021e2:	f7fe f9b5 	bl	8000550 <__aeabi_dmul>
 80021e6:	4603      	mov	r3, r0
 80021e8:	460c      	mov	r4, r1
 80021ea:	4625      	mov	r5, r4
 80021ec:	461c      	mov	r4, r3
 80021ee:	69b8      	ldr	r0, [r7, #24]
 80021f0:	f7fe f956 	bl	80004a0 <__aeabi_f2d>
 80021f4:	4602      	mov	r2, r0
 80021f6:	460b      	mov	r3, r1
 80021f8:	4620      	mov	r0, r4
 80021fa:	4629      	mov	r1, r5
 80021fc:	f7fe f9a8 	bl	8000550 <__aeabi_dmul>
 8002200:	4603      	mov	r3, r0
 8002202:	460c      	mov	r4, r1
 8002204:	4618      	mov	r0, r3
 8002206:	4621      	mov	r1, r4
 8002208:	f7fe fc9a 	bl	8000b40 <__aeabi_d2f>
 800220c:	4602      	mov	r2, r0
 800220e:	697b      	ldr	r3, [r7, #20]
 8002210:	601a      	str	r2, [r3, #0]
			pCoeffs[1] = (2 * V * (K * K - 1)) * norm;
 8002212:	edd7 7a08 	vldr	s15, [r7, #32]
 8002216:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800221a:	edd7 6a07 	vldr	s13, [r7, #28]
 800221e:	edd7 7a07 	vldr	s15, [r7, #28]
 8002222:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002226:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800222a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800222e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002232:	697b      	ldr	r3, [r7, #20]
 8002234:	3304      	adds	r3, #4
 8002236:	e005      	b.n	8002244 <shelv+0xa34>
 8002238:	667f3bcd 	.word	0x667f3bcd
 800223c:	3ff6a09e 	.word	0x3ff6a09e
 8002240:	3ff00000 	.word	0x3ff00000
 8002244:	edd7 7a06 	vldr	s15, [r7, #24]
 8002248:	ee67 7a27 	vmul.f32	s15, s14, s15
 800224c:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[2] = (V * (1 - sqrt(2) * K + K * K)) * norm;
 8002250:	6a38      	ldr	r0, [r7, #32]
 8002252:	f7fe f925 	bl	80004a0 <__aeabi_f2d>
 8002256:	4604      	mov	r4, r0
 8002258:	460d      	mov	r5, r1
 800225a:	69f8      	ldr	r0, [r7, #28]
 800225c:	f7fe f920 	bl	80004a0 <__aeabi_f2d>
 8002260:	a366      	add	r3, pc, #408	; (adr r3, 80023fc <shelv+0xbec>)
 8002262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002266:	f7fe f973 	bl	8000550 <__aeabi_dmul>
 800226a:	4602      	mov	r2, r0
 800226c:	460b      	mov	r3, r1
 800226e:	f04f 0000 	mov.w	r0, #0
 8002272:	4961      	ldr	r1, [pc, #388]	; (80023f8 <shelv+0xbe8>)
 8002274:	f7fd ffb4 	bl	80001e0 <__aeabi_dsub>
 8002278:	4602      	mov	r2, r0
 800227a:	460b      	mov	r3, r1
 800227c:	4690      	mov	r8, r2
 800227e:	4699      	mov	r9, r3
 8002280:	ed97 7a07 	vldr	s14, [r7, #28]
 8002284:	edd7 7a07 	vldr	s15, [r7, #28]
 8002288:	ee67 7a27 	vmul.f32	s15, s14, s15
 800228c:	ee17 0a90 	vmov	r0, s15
 8002290:	f7fe f906 	bl	80004a0 <__aeabi_f2d>
 8002294:	4602      	mov	r2, r0
 8002296:	460b      	mov	r3, r1
 8002298:	4640      	mov	r0, r8
 800229a:	4649      	mov	r1, r9
 800229c:	f7fd ffa2 	bl	80001e4 <__adddf3>
 80022a0:	4602      	mov	r2, r0
 80022a2:	460b      	mov	r3, r1
 80022a4:	4620      	mov	r0, r4
 80022a6:	4629      	mov	r1, r5
 80022a8:	f7fe f952 	bl	8000550 <__aeabi_dmul>
 80022ac:	4603      	mov	r3, r0
 80022ae:	460c      	mov	r4, r1
 80022b0:	4625      	mov	r5, r4
 80022b2:	461c      	mov	r4, r3
 80022b4:	69b8      	ldr	r0, [r7, #24]
 80022b6:	f7fe f8f3 	bl	80004a0 <__aeabi_f2d>
 80022ba:	4602      	mov	r2, r0
 80022bc:	460b      	mov	r3, r1
 80022be:	4620      	mov	r0, r4
 80022c0:	4629      	mov	r1, r5
 80022c2:	f7fe f945 	bl	8000550 <__aeabi_dmul>
 80022c6:	4603      	mov	r3, r0
 80022c8:	460c      	mov	r4, r1
 80022ca:	4619      	mov	r1, r3
 80022cc:	4622      	mov	r2, r4
 80022ce:	697b      	ldr	r3, [r7, #20]
 80022d0:	f103 0408 	add.w	r4, r3, #8
 80022d4:	4608      	mov	r0, r1
 80022d6:	4611      	mov	r1, r2
 80022d8:	f7fe fc32 	bl	8000b40 <__aeabi_d2f>
 80022dc:	4603      	mov	r3, r0
 80022de:	6023      	str	r3, [r4, #0]
			pCoeffs[3] = (2 * (V * K * K - 1)) * norm;
 80022e0:	ed97 7a08 	vldr	s14, [r7, #32]
 80022e4:	edd7 7a07 	vldr	s15, [r7, #28]
 80022e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80022ec:	edd7 7a07 	vldr	s15, [r7, #28]
 80022f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80022f4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80022f8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80022fc:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002300:	697b      	ldr	r3, [r7, #20]
 8002302:	330c      	adds	r3, #12
 8002304:	edd7 7a06 	vldr	s15, [r7, #24]
 8002308:	ee67 7a27 	vmul.f32	s15, s14, s15
 800230c:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[4] = (1 - sqrt(2 * V) * K + V * K * K) * norm;
 8002310:	edd7 7a08 	vldr	s15, [r7, #32]
 8002314:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8002318:	ee17 0a90 	vmov	r0, s15
 800231c:	f7fe f8c0 	bl	80004a0 <__aeabi_f2d>
 8002320:	4603      	mov	r3, r0
 8002322:	460c      	mov	r4, r1
 8002324:	ec44 3b10 	vmov	d0, r3, r4
 8002328:	f006 fe46 	bl	8008fb8 <sqrt>
 800232c:	ec56 5b10 	vmov	r5, r6, d0
 8002330:	69f8      	ldr	r0, [r7, #28]
 8002332:	f7fe f8b5 	bl	80004a0 <__aeabi_f2d>
 8002336:	4603      	mov	r3, r0
 8002338:	460c      	mov	r4, r1
 800233a:	461a      	mov	r2, r3
 800233c:	4623      	mov	r3, r4
 800233e:	4628      	mov	r0, r5
 8002340:	4631      	mov	r1, r6
 8002342:	f7fe f905 	bl	8000550 <__aeabi_dmul>
 8002346:	4603      	mov	r3, r0
 8002348:	460c      	mov	r4, r1
 800234a:	461a      	mov	r2, r3
 800234c:	4623      	mov	r3, r4
 800234e:	f04f 0000 	mov.w	r0, #0
 8002352:	4929      	ldr	r1, [pc, #164]	; (80023f8 <shelv+0xbe8>)
 8002354:	f7fd ff44 	bl	80001e0 <__aeabi_dsub>
 8002358:	4603      	mov	r3, r0
 800235a:	460c      	mov	r4, r1
 800235c:	4625      	mov	r5, r4
 800235e:	461c      	mov	r4, r3
 8002360:	ed97 7a08 	vldr	s14, [r7, #32]
 8002364:	edd7 7a07 	vldr	s15, [r7, #28]
 8002368:	ee27 7a27 	vmul.f32	s14, s14, s15
 800236c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002370:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002374:	ee17 0a90 	vmov	r0, s15
 8002378:	f7fe f892 	bl	80004a0 <__aeabi_f2d>
 800237c:	4602      	mov	r2, r0
 800237e:	460b      	mov	r3, r1
 8002380:	4620      	mov	r0, r4
 8002382:	4629      	mov	r1, r5
 8002384:	f7fd ff2e 	bl	80001e4 <__adddf3>
 8002388:	4603      	mov	r3, r0
 800238a:	460c      	mov	r4, r1
 800238c:	4625      	mov	r5, r4
 800238e:	461c      	mov	r4, r3
 8002390:	69b8      	ldr	r0, [r7, #24]
 8002392:	f7fe f885 	bl	80004a0 <__aeabi_f2d>
 8002396:	4602      	mov	r2, r0
 8002398:	460b      	mov	r3, r1
 800239a:	4620      	mov	r0, r4
 800239c:	4629      	mov	r1, r5
 800239e:	f7fe f8d7 	bl	8000550 <__aeabi_dmul>
 80023a2:	4603      	mov	r3, r0
 80023a4:	460c      	mov	r4, r1
 80023a6:	4619      	mov	r1, r3
 80023a8:	4622      	mov	r2, r4
 80023aa:	697b      	ldr	r3, [r7, #20]
 80023ac:	f103 0410 	add.w	r4, r3, #16
 80023b0:	4608      	mov	r0, r1
 80023b2:	4611      	mov	r1, r2
 80023b4:	f7fe fbc4 	bl	8000b40 <__aeabi_d2f>
 80023b8:	4603      	mov	r3, r0
 80023ba:	6023      	str	r3, [r4, #0]
}
 80023bc:	e016      	b.n	80023ec <shelv+0xbdc>
			pCoeffs[0] = V;
 80023be:	697b      	ldr	r3, [r7, #20]
 80023c0:	6a3a      	ldr	r2, [r7, #32]
 80023c2:	601a      	str	r2, [r3, #0]
			pCoeffs[1] = 0;
 80023c4:	697b      	ldr	r3, [r7, #20]
 80023c6:	3304      	adds	r3, #4
 80023c8:	f04f 0200 	mov.w	r2, #0
 80023cc:	601a      	str	r2, [r3, #0]
			pCoeffs[2] = 0;
 80023ce:	697b      	ldr	r3, [r7, #20]
 80023d0:	3308      	adds	r3, #8
 80023d2:	f04f 0200 	mov.w	r2, #0
 80023d6:	601a      	str	r2, [r3, #0]
			pCoeffs[3] = 0;
 80023d8:	697b      	ldr	r3, [r7, #20]
 80023da:	330c      	adds	r3, #12
 80023dc:	f04f 0200 	mov.w	r2, #0
 80023e0:	601a      	str	r2, [r3, #0]
			pCoeffs[4] = 0;
 80023e2:	697b      	ldr	r3, [r7, #20]
 80023e4:	3310      	adds	r3, #16
 80023e6:	f04f 0200 	mov.w	r2, #0
 80023ea:	601a      	str	r2, [r3, #0]
}
 80023ec:	bf00      	nop
 80023ee:	372c      	adds	r7, #44	; 0x2c
 80023f0:	46bd      	mov	sp, r7
 80023f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80023f6:	bf00      	nop
 80023f8:	3ff00000 	.word	0x3ff00000
 80023fc:	667f3bcd 	.word	0x667f3bcd
 8002400:	3ff6a09e 	.word	0x3ff6a09e
 8002404:	00000000 	.word	0x00000000

08002408 <peak>:


void peak(float *pCoeffs, float gain, float fc, float bw, float fs){
 8002408:	b590      	push	{r4, r7, lr}
 800240a:	b08d      	sub	sp, #52	; 0x34
 800240c:	af00      	add	r7, sp, #0
 800240e:	6178      	str	r0, [r7, #20]
 8002410:	ed87 0a04 	vstr	s0, [r7, #16]
 8002414:	edc7 0a03 	vstr	s1, [r7, #12]
 8002418:	ed87 1a02 	vstr	s2, [r7, #8]
 800241c:	edc7 1a01 	vstr	s3, [r7, #4]
	float cf_PI = 3.14159265359;
 8002420:	4bcf      	ldr	r3, [pc, #828]	; (8002760 <peak+0x358>)
 8002422:	62fb      	str	r3, [r7, #44]	; 0x2c
	float V = pow(10,gain/20.0);
 8002424:	6938      	ldr	r0, [r7, #16]
 8002426:	f7fe f83b 	bl	80004a0 <__aeabi_f2d>
 800242a:	f04f 0200 	mov.w	r2, #0
 800242e:	4bcd      	ldr	r3, [pc, #820]	; (8002764 <peak+0x35c>)
 8002430:	f7fe f9b8 	bl	80007a4 <__aeabi_ddiv>
 8002434:	4603      	mov	r3, r0
 8002436:	460c      	mov	r4, r1
 8002438:	ec44 3b17 	vmov	d7, r3, r4
 800243c:	eeb0 1a47 	vmov.f32	s2, s14
 8002440:	eef0 1a67 	vmov.f32	s3, s15
 8002444:	ed9f 0bc4 	vldr	d0, [pc, #784]	; 8002758 <peak+0x350>
 8002448:	f006 fc46 	bl	8008cd8 <pow>
 800244c:	ec54 3b10 	vmov	r3, r4, d0
 8002450:	4618      	mov	r0, r3
 8002452:	4621      	mov	r1, r4
 8002454:	f7fe fb74 	bl	8000b40 <__aeabi_d2f>
 8002458:	4603      	mov	r3, r0
 800245a:	62bb      	str	r3, [r7, #40]	; 0x28
	float K = tan(cf_PI*fc/fs);
 800245c:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8002460:	edd7 7a03 	vldr	s15, [r7, #12]
 8002464:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002468:	edd7 7a01 	vldr	s15, [r7, #4]
 800246c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002470:	ee16 0a90 	vmov	r0, s13
 8002474:	f7fe f814 	bl	80004a0 <__aeabi_f2d>
 8002478:	4603      	mov	r3, r0
 800247a:	460c      	mov	r4, r1
 800247c:	ec44 3b10 	vmov	d0, r3, r4
 8002480:	f006 fbfa 	bl	8008c78 <tan>
 8002484:	ec54 3b10 	vmov	r3, r4, d0
 8002488:	4618      	mov	r0, r3
 800248a:	4621      	mov	r1, r4
 800248c:	f7fe fb58 	bl	8000b40 <__aeabi_d2f>
 8002490:	4603      	mov	r3, r0
 8002492:	627b      	str	r3, [r7, #36]	; 0x24
	float Q = fc / bw;
 8002494:	edd7 6a03 	vldr	s13, [r7, #12]
 8002498:	ed97 7a02 	vldr	s14, [r7, #8]
 800249c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80024a0:	edc7 7a08 	vstr	s15, [r7, #32]
	float norm = 0;
 80024a4:	f04f 0300 	mov.w	r3, #0
 80024a8:	61fb      	str	r3, [r7, #28]

	/* Boost */
	if(gain > 0){
 80024aa:	edd7 7a04 	vldr	s15, [r7, #16]
 80024ae:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80024b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024b6:	f340 8096 	ble.w	80025e6 <peak+0x1de>
		norm = 1.0f / (1 + K / Q + K * K);
 80024ba:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80024be:	ed97 7a08 	vldr	s14, [r7, #32]
 80024c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80024c6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80024ca:	ee37 7a87 	vadd.f32	s14, s15, s14
 80024ce:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80024d2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80024d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80024da:	ee37 7a27 	vadd.f32	s14, s14, s15
 80024de:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80024e2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80024e6:	edc7 7a07 	vstr	s15, [r7, #28]
		pCoeffs[0] = (1 + (V / Q) * K + K * K) * norm;
 80024ea:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 80024ee:	edd7 7a08 	vldr	s15, [r7, #32]
 80024f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80024f6:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80024fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024fe:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002502:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002506:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800250a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800250e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002512:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002516:	edd7 7a07 	vldr	s15, [r7, #28]
 800251a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800251e:	697b      	ldr	r3, [r7, #20]
 8002520:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[1] = (2 * (K * K - 1)) * norm;
 8002524:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002528:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800252c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002530:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002534:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002538:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800253c:	697b      	ldr	r3, [r7, #20]
 800253e:	3304      	adds	r3, #4
 8002540:	edd7 7a07 	vldr	s15, [r7, #28]
 8002544:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002548:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[2] = (1 - (V / Q) * K + K * K) * norm;
 800254c:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8002550:	edd7 7a08 	vldr	s15, [r7, #32]
 8002554:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002558:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800255c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002560:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002564:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002568:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800256c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002570:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002574:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002578:	697b      	ldr	r3, [r7, #20]
 800257a:	3308      	adds	r3, #8
 800257c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002580:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002584:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[3] = (2 * (K * K - 1)) * norm;
 8002588:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800258c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002590:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002594:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002598:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800259c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80025a0:	697b      	ldr	r3, [r7, #20]
 80025a2:	330c      	adds	r3, #12
 80025a4:	edd7 7a07 	vldr	s15, [r7, #28]
 80025a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025ac:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[4] = (1 - K / Q + K * K) * norm;
 80025b0:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80025b4:	ed97 7a08 	vldr	s14, [r7, #32]
 80025b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80025bc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80025c0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80025c4:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80025c8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80025cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80025d0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80025d4:	697b      	ldr	r3, [r7, #20]
 80025d6:	3310      	adds	r3, #16
 80025d8:	edd7 7a07 	vldr	s15, [r7, #28]
 80025dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025e0:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[1] = 0;
		pCoeffs[2] = 0;
		pCoeffs[3] = 0;
		pCoeffs[4] = 0;
	}
}
 80025e4:	e0b4      	b.n	8002750 <peak+0x348>
	else if(gain < 0){
 80025e6:	edd7 7a04 	vldr	s15, [r7, #16]
 80025ea:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80025ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025f2:	f140 8096 	bpl.w	8002722 <peak+0x31a>
		norm = 1.0f / (1 + K / (V * Q) + K * K);
 80025f6:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80025fa:	edd7 7a08 	vldr	s15, [r7, #32]
 80025fe:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002602:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8002606:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800260a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800260e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002612:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8002616:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800261a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800261e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002622:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002626:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800262a:	edc7 7a07 	vstr	s15, [r7, #28]
		pCoeffs[0] = (1 + K / Q + K * K) * norm;
 800262e:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8002632:	ed97 7a08 	vldr	s14, [r7, #32]
 8002636:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800263a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800263e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002642:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8002646:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800264a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800264e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002652:	edd7 7a07 	vldr	s15, [r7, #28]
 8002656:	ee67 7a27 	vmul.f32	s15, s14, s15
 800265a:	697b      	ldr	r3, [r7, #20]
 800265c:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[1] = (2 * (K * K - 1)) * norm;
 8002660:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002664:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002668:	ee67 7a27 	vmul.f32	s15, s14, s15
 800266c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002670:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002674:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	3304      	adds	r3, #4
 800267c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002680:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002684:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[2] = (1 - K / Q + K * K) * norm;
 8002688:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800268c:	ed97 7a08 	vldr	s14, [r7, #32]
 8002690:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002694:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002698:	ee37 7a67 	vsub.f32	s14, s14, s15
 800269c:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80026a0:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80026a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80026a8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80026ac:	697b      	ldr	r3, [r7, #20]
 80026ae:	3308      	adds	r3, #8
 80026b0:	edd7 7a07 	vldr	s15, [r7, #28]
 80026b4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026b8:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[3] = (2 * (K * K - 1)) * norm;
 80026bc:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80026c0:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80026c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026c8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80026cc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80026d0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	330c      	adds	r3, #12
 80026d8:	edd7 7a07 	vldr	s15, [r7, #28]
 80026dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026e0:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[4] = (1 - K / (V * Q) + K * K) * norm;
 80026e4:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80026e8:	edd7 7a08 	vldr	s15, [r7, #32]
 80026ec:	ee27 7a27 	vmul.f32	s14, s14, s15
 80026f0:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80026f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80026f8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80026fc:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002700:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8002704:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002708:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800270c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	3310      	adds	r3, #16
 8002714:	edd7 7a07 	vldr	s15, [r7, #28]
 8002718:	ee67 7a27 	vmul.f32	s15, s14, s15
 800271c:	edc3 7a00 	vstr	s15, [r3]
}
 8002720:	e016      	b.n	8002750 <peak+0x348>
		pCoeffs[0] = V;
 8002722:	697b      	ldr	r3, [r7, #20]
 8002724:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002726:	601a      	str	r2, [r3, #0]
		pCoeffs[1] = 0;
 8002728:	697b      	ldr	r3, [r7, #20]
 800272a:	3304      	adds	r3, #4
 800272c:	f04f 0200 	mov.w	r2, #0
 8002730:	601a      	str	r2, [r3, #0]
		pCoeffs[2] = 0;
 8002732:	697b      	ldr	r3, [r7, #20]
 8002734:	3308      	adds	r3, #8
 8002736:	f04f 0200 	mov.w	r2, #0
 800273a:	601a      	str	r2, [r3, #0]
		pCoeffs[3] = 0;
 800273c:	697b      	ldr	r3, [r7, #20]
 800273e:	330c      	adds	r3, #12
 8002740:	f04f 0200 	mov.w	r2, #0
 8002744:	601a      	str	r2, [r3, #0]
		pCoeffs[4] = 0;
 8002746:	697b      	ldr	r3, [r7, #20]
 8002748:	3310      	adds	r3, #16
 800274a:	f04f 0200 	mov.w	r2, #0
 800274e:	601a      	str	r2, [r3, #0]
}
 8002750:	bf00      	nop
 8002752:	3734      	adds	r7, #52	; 0x34
 8002754:	46bd      	mov	sp, r7
 8002756:	bd90      	pop	{r4, r7, pc}
 8002758:	00000000 	.word	0x00000000
 800275c:	40240000 	.word	0x40240000
 8002760:	40490fdb 	.word	0x40490fdb
 8002764:	40340000 	.word	0x40340000

08002768 <Display_Init>:
		}
	}
}


uint8_t Display_Init(void) {
 8002768:	b580      	push	{r7, lr}
 800276a:	b082      	sub	sp, #8
 800276c:	af00      	add	r7, sp, #0

	/* Init I2C */
	SSD1306_I2C_Init();
 800276e:	f000 fa69 	bl	8002c44 <SSD1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8002772:	f644 6320 	movw	r3, #20000	; 0x4e20
 8002776:	2201      	movs	r2, #1
 8002778:	217a      	movs	r1, #122	; 0x7a
 800277a:	485b      	ldr	r0, [pc, #364]	; (80028e8 <Display_Init+0x180>)
 800277c:	f001 ff02 	bl	8004584 <HAL_I2C_IsDeviceReady>
 8002780:	4603      	mov	r3, r0
 8002782:	2b00      	cmp	r3, #0
 8002784:	d001      	beq.n	800278a <Display_Init+0x22>
		/* Return false */
		return 0;
 8002786:	2300      	movs	r3, #0
 8002788:	e0a9      	b.n	80028de <Display_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 2500;
 800278a:	f640 13c4 	movw	r3, #2500	; 0x9c4
 800278e:	607b      	str	r3, [r7, #4]
	while(p>0)
 8002790:	e002      	b.n	8002798 <Display_Init+0x30>
		p--;
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	3b01      	subs	r3, #1
 8002796:	607b      	str	r3, [r7, #4]
	while(p>0)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	2b00      	cmp	r3, #0
 800279c:	d1f9      	bne.n	8002792 <Display_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 800279e:	22ae      	movs	r2, #174	; 0xae
 80027a0:	2100      	movs	r1, #0
 80027a2:	207a      	movs	r0, #122	; 0x7a
 80027a4:	f000 faaa 	bl	8002cfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 80027a8:	2220      	movs	r2, #32
 80027aa:	2100      	movs	r1, #0
 80027ac:	207a      	movs	r0, #122	; 0x7a
 80027ae:	f000 faa5 	bl	8002cfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 80027b2:	2210      	movs	r2, #16
 80027b4:	2100      	movs	r1, #0
 80027b6:	207a      	movs	r0, #122	; 0x7a
 80027b8:	f000 faa0 	bl	8002cfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80027bc:	22b0      	movs	r2, #176	; 0xb0
 80027be:	2100      	movs	r1, #0
 80027c0:	207a      	movs	r0, #122	; 0x7a
 80027c2:	f000 fa9b 	bl	8002cfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 80027c6:	22c8      	movs	r2, #200	; 0xc8
 80027c8:	2100      	movs	r1, #0
 80027ca:	207a      	movs	r0, #122	; 0x7a
 80027cc:	f000 fa96 	bl	8002cfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 80027d0:	2200      	movs	r2, #0
 80027d2:	2100      	movs	r1, #0
 80027d4:	207a      	movs	r0, #122	; 0x7a
 80027d6:	f000 fa91 	bl	8002cfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 80027da:	2210      	movs	r2, #16
 80027dc:	2100      	movs	r1, #0
 80027de:	207a      	movs	r0, #122	; 0x7a
 80027e0:	f000 fa8c 	bl	8002cfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 80027e4:	2240      	movs	r2, #64	; 0x40
 80027e6:	2100      	movs	r1, #0
 80027e8:	207a      	movs	r0, #122	; 0x7a
 80027ea:	f000 fa87 	bl	8002cfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 80027ee:	2281      	movs	r2, #129	; 0x81
 80027f0:	2100      	movs	r1, #0
 80027f2:	207a      	movs	r0, #122	; 0x7a
 80027f4:	f000 fa82 	bl	8002cfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 80027f8:	22ff      	movs	r2, #255	; 0xff
 80027fa:	2100      	movs	r1, #0
 80027fc:	207a      	movs	r0, #122	; 0x7a
 80027fe:	f000 fa7d 	bl	8002cfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8002802:	22a1      	movs	r2, #161	; 0xa1
 8002804:	2100      	movs	r1, #0
 8002806:	207a      	movs	r0, #122	; 0x7a
 8002808:	f000 fa78 	bl	8002cfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 800280c:	22a6      	movs	r2, #166	; 0xa6
 800280e:	2100      	movs	r1, #0
 8002810:	207a      	movs	r0, #122	; 0x7a
 8002812:	f000 fa73 	bl	8002cfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8002816:	22a8      	movs	r2, #168	; 0xa8
 8002818:	2100      	movs	r1, #0
 800281a:	207a      	movs	r0, #122	; 0x7a
 800281c:	f000 fa6e 	bl	8002cfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8002820:	223f      	movs	r2, #63	; 0x3f
 8002822:	2100      	movs	r1, #0
 8002824:	207a      	movs	r0, #122	; 0x7a
 8002826:	f000 fa69 	bl	8002cfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800282a:	22a4      	movs	r2, #164	; 0xa4
 800282c:	2100      	movs	r1, #0
 800282e:	207a      	movs	r0, #122	; 0x7a
 8002830:	f000 fa64 	bl	8002cfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8002834:	22d3      	movs	r2, #211	; 0xd3
 8002836:	2100      	movs	r1, #0
 8002838:	207a      	movs	r0, #122	; 0x7a
 800283a:	f000 fa5f 	bl	8002cfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 800283e:	2200      	movs	r2, #0
 8002840:	2100      	movs	r1, #0
 8002842:	207a      	movs	r0, #122	; 0x7a
 8002844:	f000 fa5a 	bl	8002cfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8002848:	22d5      	movs	r2, #213	; 0xd5
 800284a:	2100      	movs	r1, #0
 800284c:	207a      	movs	r0, #122	; 0x7a
 800284e:	f000 fa55 	bl	8002cfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8002852:	22f0      	movs	r2, #240	; 0xf0
 8002854:	2100      	movs	r1, #0
 8002856:	207a      	movs	r0, #122	; 0x7a
 8002858:	f000 fa50 	bl	8002cfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 800285c:	22d9      	movs	r2, #217	; 0xd9
 800285e:	2100      	movs	r1, #0
 8002860:	207a      	movs	r0, #122	; 0x7a
 8002862:	f000 fa4b 	bl	8002cfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8002866:	2222      	movs	r2, #34	; 0x22
 8002868:	2100      	movs	r1, #0
 800286a:	207a      	movs	r0, #122	; 0x7a
 800286c:	f000 fa46 	bl	8002cfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8002870:	22da      	movs	r2, #218	; 0xda
 8002872:	2100      	movs	r1, #0
 8002874:	207a      	movs	r0, #122	; 0x7a
 8002876:	f000 fa41 	bl	8002cfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 800287a:	2212      	movs	r2, #18
 800287c:	2100      	movs	r1, #0
 800287e:	207a      	movs	r0, #122	; 0x7a
 8002880:	f000 fa3c 	bl	8002cfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8002884:	22db      	movs	r2, #219	; 0xdb
 8002886:	2100      	movs	r1, #0
 8002888:	207a      	movs	r0, #122	; 0x7a
 800288a:	f000 fa37 	bl	8002cfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 800288e:	2220      	movs	r2, #32
 8002890:	2100      	movs	r1, #0
 8002892:	207a      	movs	r0, #122	; 0x7a
 8002894:	f000 fa32 	bl	8002cfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8002898:	228d      	movs	r2, #141	; 0x8d
 800289a:	2100      	movs	r1, #0
 800289c:	207a      	movs	r0, #122	; 0x7a
 800289e:	f000 fa2d 	bl	8002cfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 80028a2:	2214      	movs	r2, #20
 80028a4:	2100      	movs	r1, #0
 80028a6:	207a      	movs	r0, #122	; 0x7a
 80028a8:	f000 fa28 	bl	8002cfc <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 80028ac:	22af      	movs	r2, #175	; 0xaf
 80028ae:	2100      	movs	r1, #0
 80028b0:	207a      	movs	r0, #122	; 0x7a
 80028b2:	f000 fa23 	bl	8002cfc <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 80028b6:	222e      	movs	r2, #46	; 0x2e
 80028b8:	2100      	movs	r1, #0
 80028ba:	207a      	movs	r0, #122	; 0x7a
 80028bc:	f000 fa1e 	bl	8002cfc <ssd1306_I2C_Write>

	/* Clear screen */
	Display_Fill(SSD1306_COLOR_BLACK);
 80028c0:	2000      	movs	r0, #0
 80028c2:	f000 f843 	bl	800294c <Display_Fill>

	/* Update screen */
	Display_UpdateScreen();
 80028c6:	f000 f813 	bl	80028f0 <Display_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 80028ca:	4b08      	ldr	r3, [pc, #32]	; (80028ec <Display_Init+0x184>)
 80028cc:	2200      	movs	r2, #0
 80028ce:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 80028d0:	4b06      	ldr	r3, [pc, #24]	; (80028ec <Display_Init+0x184>)
 80028d2:	2200      	movs	r2, #0
 80028d4:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 80028d6:	4b05      	ldr	r3, [pc, #20]	; (80028ec <Display_Init+0x184>)
 80028d8:	2201      	movs	r2, #1
 80028da:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 80028dc:	2301      	movs	r3, #1
}
 80028de:	4618      	mov	r0, r3
 80028e0:	3708      	adds	r7, #8
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	bf00      	nop
 80028e8:	20000688 	.word	0x20000688
 80028ec:	20000628 	.word	0x20000628

080028f0 <Display_UpdateScreen>:

void Display_UpdateScreen(void) {
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b082      	sub	sp, #8
 80028f4:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 80028f6:	2300      	movs	r3, #0
 80028f8:	71fb      	strb	r3, [r7, #7]
 80028fa:	e01d      	b.n	8002938 <Display_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 80028fc:	79fb      	ldrb	r3, [r7, #7]
 80028fe:	3b50      	subs	r3, #80	; 0x50
 8002900:	b2db      	uxtb	r3, r3
 8002902:	461a      	mov	r2, r3
 8002904:	2100      	movs	r1, #0
 8002906:	207a      	movs	r0, #122	; 0x7a
 8002908:	f000 f9f8 	bl	8002cfc <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 800290c:	2200      	movs	r2, #0
 800290e:	2100      	movs	r1, #0
 8002910:	207a      	movs	r0, #122	; 0x7a
 8002912:	f000 f9f3 	bl	8002cfc <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8002916:	2210      	movs	r2, #16
 8002918:	2100      	movs	r1, #0
 800291a:	207a      	movs	r0, #122	; 0x7a
 800291c:	f000 f9ee 	bl	8002cfc <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8002920:	79fb      	ldrb	r3, [r7, #7]
 8002922:	01db      	lsls	r3, r3, #7
 8002924:	4a08      	ldr	r2, [pc, #32]	; (8002948 <Display_UpdateScreen+0x58>)
 8002926:	441a      	add	r2, r3
 8002928:	2380      	movs	r3, #128	; 0x80
 800292a:	2140      	movs	r1, #64	; 0x40
 800292c:	207a      	movs	r0, #122	; 0x7a
 800292e:	f000 f99d 	bl	8002c6c <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8002932:	79fb      	ldrb	r3, [r7, #7]
 8002934:	3301      	adds	r3, #1
 8002936:	71fb      	strb	r3, [r7, #7]
 8002938:	79fb      	ldrb	r3, [r7, #7]
 800293a:	2b07      	cmp	r3, #7
 800293c:	d9de      	bls.n	80028fc <Display_UpdateScreen+0xc>
	}
}
 800293e:	bf00      	nop
 8002940:	3708      	adds	r7, #8
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}
 8002946:	bf00      	nop
 8002948:	20000228 	.word	0x20000228

0800294c <Display_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void Display_Fill(SSD1306_COLOR_t color) {
 800294c:	b580      	push	{r7, lr}
 800294e:	b082      	sub	sp, #8
 8002950:	af00      	add	r7, sp, #0
 8002952:	4603      	mov	r3, r0
 8002954:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8002956:	79fb      	ldrb	r3, [r7, #7]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d101      	bne.n	8002960 <Display_Fill+0x14>
 800295c:	2300      	movs	r3, #0
 800295e:	e000      	b.n	8002962 <Display_Fill+0x16>
 8002960:	23ff      	movs	r3, #255	; 0xff
 8002962:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002966:	4619      	mov	r1, r3
 8002968:	4803      	ldr	r0, [pc, #12]	; (8002978 <Display_Fill+0x2c>)
 800296a:	f004 fa89 	bl	8006e80 <memset>
}
 800296e:	bf00      	nop
 8002970:	3708      	adds	r7, #8
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}
 8002976:	bf00      	nop
 8002978:	20000228 	.word	0x20000228

0800297c <Display_DrawPixel>:

void Display_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 800297c:	b480      	push	{r7}
 800297e:	b083      	sub	sp, #12
 8002980:	af00      	add	r7, sp, #0
 8002982:	4603      	mov	r3, r0
 8002984:	80fb      	strh	r3, [r7, #6]
 8002986:	460b      	mov	r3, r1
 8002988:	80bb      	strh	r3, [r7, #4]
 800298a:	4613      	mov	r3, r2
 800298c:	70fb      	strb	r3, [r7, #3]
	if (
 800298e:	88fb      	ldrh	r3, [r7, #6]
 8002990:	2b7f      	cmp	r3, #127	; 0x7f
 8002992:	d848      	bhi.n	8002a26 <Display_DrawPixel+0xaa>
			x >= SSD1306_WIDTH ||
 8002994:	88bb      	ldrh	r3, [r7, #4]
 8002996:	2b3f      	cmp	r3, #63	; 0x3f
 8002998:	d845      	bhi.n	8002a26 <Display_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 800299a:	4b26      	ldr	r3, [pc, #152]	; (8002a34 <Display_DrawPixel+0xb8>)
 800299c:	791b      	ldrb	r3, [r3, #4]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d006      	beq.n	80029b0 <Display_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 80029a2:	78fb      	ldrb	r3, [r7, #3]
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	bf0c      	ite	eq
 80029a8:	2301      	moveq	r3, #1
 80029aa:	2300      	movne	r3, #0
 80029ac:	b2db      	uxtb	r3, r3
 80029ae:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 80029b0:	78fb      	ldrb	r3, [r7, #3]
 80029b2:	2b01      	cmp	r3, #1
 80029b4:	d11a      	bne.n	80029ec <Display_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80029b6:	88fa      	ldrh	r2, [r7, #6]
 80029b8:	88bb      	ldrh	r3, [r7, #4]
 80029ba:	08db      	lsrs	r3, r3, #3
 80029bc:	b298      	uxth	r0, r3
 80029be:	4603      	mov	r3, r0
 80029c0:	01db      	lsls	r3, r3, #7
 80029c2:	4413      	add	r3, r2
 80029c4:	4a1c      	ldr	r2, [pc, #112]	; (8002a38 <Display_DrawPixel+0xbc>)
 80029c6:	5cd3      	ldrb	r3, [r2, r3]
 80029c8:	b25a      	sxtb	r2, r3
 80029ca:	88bb      	ldrh	r3, [r7, #4]
 80029cc:	f003 0307 	and.w	r3, r3, #7
 80029d0:	2101      	movs	r1, #1
 80029d2:	fa01 f303 	lsl.w	r3, r1, r3
 80029d6:	b25b      	sxtb	r3, r3
 80029d8:	4313      	orrs	r3, r2
 80029da:	b259      	sxtb	r1, r3
 80029dc:	88fa      	ldrh	r2, [r7, #6]
 80029de:	4603      	mov	r3, r0
 80029e0:	01db      	lsls	r3, r3, #7
 80029e2:	4413      	add	r3, r2
 80029e4:	b2c9      	uxtb	r1, r1
 80029e6:	4a14      	ldr	r2, [pc, #80]	; (8002a38 <Display_DrawPixel+0xbc>)
 80029e8:	54d1      	strb	r1, [r2, r3]
 80029ea:	e01d      	b.n	8002a28 <Display_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80029ec:	88fa      	ldrh	r2, [r7, #6]
 80029ee:	88bb      	ldrh	r3, [r7, #4]
 80029f0:	08db      	lsrs	r3, r3, #3
 80029f2:	b298      	uxth	r0, r3
 80029f4:	4603      	mov	r3, r0
 80029f6:	01db      	lsls	r3, r3, #7
 80029f8:	4413      	add	r3, r2
 80029fa:	4a0f      	ldr	r2, [pc, #60]	; (8002a38 <Display_DrawPixel+0xbc>)
 80029fc:	5cd3      	ldrb	r3, [r2, r3]
 80029fe:	b25a      	sxtb	r2, r3
 8002a00:	88bb      	ldrh	r3, [r7, #4]
 8002a02:	f003 0307 	and.w	r3, r3, #7
 8002a06:	2101      	movs	r1, #1
 8002a08:	fa01 f303 	lsl.w	r3, r1, r3
 8002a0c:	b25b      	sxtb	r3, r3
 8002a0e:	43db      	mvns	r3, r3
 8002a10:	b25b      	sxtb	r3, r3
 8002a12:	4013      	ands	r3, r2
 8002a14:	b259      	sxtb	r1, r3
 8002a16:	88fa      	ldrh	r2, [r7, #6]
 8002a18:	4603      	mov	r3, r0
 8002a1a:	01db      	lsls	r3, r3, #7
 8002a1c:	4413      	add	r3, r2
 8002a1e:	b2c9      	uxtb	r1, r1
 8002a20:	4a05      	ldr	r2, [pc, #20]	; (8002a38 <Display_DrawPixel+0xbc>)
 8002a22:	54d1      	strb	r1, [r2, r3]
 8002a24:	e000      	b.n	8002a28 <Display_DrawPixel+0xac>
		return;
 8002a26:	bf00      	nop
	}
}
 8002a28:	370c      	adds	r7, #12
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr
 8002a32:	bf00      	nop
 8002a34:	20000628 	.word	0x20000628
 8002a38:	20000228 	.word	0x20000228

08002a3c <Display_GotoXY>:

void Display_GotoXY(uint16_t x, uint16_t y) {
 8002a3c:	b480      	push	{r7}
 8002a3e:	b083      	sub	sp, #12
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	4603      	mov	r3, r0
 8002a44:	460a      	mov	r2, r1
 8002a46:	80fb      	strh	r3, [r7, #6]
 8002a48:	4613      	mov	r3, r2
 8002a4a:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8002a4c:	4a05      	ldr	r2, [pc, #20]	; (8002a64 <Display_GotoXY+0x28>)
 8002a4e:	88fb      	ldrh	r3, [r7, #6]
 8002a50:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8002a52:	4a04      	ldr	r2, [pc, #16]	; (8002a64 <Display_GotoXY+0x28>)
 8002a54:	88bb      	ldrh	r3, [r7, #4]
 8002a56:	8053      	strh	r3, [r2, #2]
}
 8002a58:	bf00      	nop
 8002a5a:	370c      	adds	r7, #12
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a62:	4770      	bx	lr
 8002a64:	20000628 	.word	0x20000628

08002a68 <Display_Putc>:

char Display_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8002a68:	b580      	push	{r7, lr}
 8002a6a:	b086      	sub	sp, #24
 8002a6c:	af00      	add	r7, sp, #0
 8002a6e:	4603      	mov	r3, r0
 8002a70:	6039      	str	r1, [r7, #0]
 8002a72:	71fb      	strb	r3, [r7, #7]
 8002a74:	4613      	mov	r3, r2
 8002a76:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
			SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8002a78:	4b3a      	ldr	r3, [pc, #232]	; (8002b64 <Display_Putc+0xfc>)
 8002a7a:	881b      	ldrh	r3, [r3, #0]
 8002a7c:	461a      	mov	r2, r3
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	781b      	ldrb	r3, [r3, #0]
 8002a82:	4413      	add	r3, r2
	if (
 8002a84:	2b7f      	cmp	r3, #127	; 0x7f
 8002a86:	dc07      	bgt.n	8002a98 <Display_Putc+0x30>
			SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8002a88:	4b36      	ldr	r3, [pc, #216]	; (8002b64 <Display_Putc+0xfc>)
 8002a8a:	885b      	ldrh	r3, [r3, #2]
 8002a8c:	461a      	mov	r2, r3
 8002a8e:	683b      	ldr	r3, [r7, #0]
 8002a90:	785b      	ldrb	r3, [r3, #1]
 8002a92:	4413      	add	r3, r2
			SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8002a94:	2b3f      	cmp	r3, #63	; 0x3f
 8002a96:	dd01      	ble.n	8002a9c <Display_Putc+0x34>
	) {
		/* Error */
		return 0;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	e05e      	b.n	8002b5a <Display_Putc+0xf2>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	617b      	str	r3, [r7, #20]
 8002aa0:	e04b      	b.n	8002b3a <Display_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	685a      	ldr	r2, [r3, #4]
 8002aa6:	79fb      	ldrb	r3, [r7, #7]
 8002aa8:	3b20      	subs	r3, #32
 8002aaa:	6839      	ldr	r1, [r7, #0]
 8002aac:	7849      	ldrb	r1, [r1, #1]
 8002aae:	fb01 f303 	mul.w	r3, r1, r3
 8002ab2:	4619      	mov	r1, r3
 8002ab4:	697b      	ldr	r3, [r7, #20]
 8002ab6:	440b      	add	r3, r1
 8002ab8:	005b      	lsls	r3, r3, #1
 8002aba:	4413      	add	r3, r2
 8002abc:	881b      	ldrh	r3, [r3, #0]
 8002abe:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8002ac0:	2300      	movs	r3, #0
 8002ac2:	613b      	str	r3, [r7, #16]
 8002ac4:	e030      	b.n	8002b28 <Display_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8002ac6:	68fa      	ldr	r2, [r7, #12]
 8002ac8:	693b      	ldr	r3, [r7, #16]
 8002aca:	fa02 f303 	lsl.w	r3, r2, r3
 8002ace:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	d010      	beq.n	8002af8 <Display_Putc+0x90>
				Display_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8002ad6:	4b23      	ldr	r3, [pc, #140]	; (8002b64 <Display_Putc+0xfc>)
 8002ad8:	881a      	ldrh	r2, [r3, #0]
 8002ada:	693b      	ldr	r3, [r7, #16]
 8002adc:	b29b      	uxth	r3, r3
 8002ade:	4413      	add	r3, r2
 8002ae0:	b298      	uxth	r0, r3
 8002ae2:	4b20      	ldr	r3, [pc, #128]	; (8002b64 <Display_Putc+0xfc>)
 8002ae4:	885a      	ldrh	r2, [r3, #2]
 8002ae6:	697b      	ldr	r3, [r7, #20]
 8002ae8:	b29b      	uxth	r3, r3
 8002aea:	4413      	add	r3, r2
 8002aec:	b29b      	uxth	r3, r3
 8002aee:	79ba      	ldrb	r2, [r7, #6]
 8002af0:	4619      	mov	r1, r3
 8002af2:	f7ff ff43 	bl	800297c <Display_DrawPixel>
 8002af6:	e014      	b.n	8002b22 <Display_Putc+0xba>
			} else {
				Display_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8002af8:	4b1a      	ldr	r3, [pc, #104]	; (8002b64 <Display_Putc+0xfc>)
 8002afa:	881a      	ldrh	r2, [r3, #0]
 8002afc:	693b      	ldr	r3, [r7, #16]
 8002afe:	b29b      	uxth	r3, r3
 8002b00:	4413      	add	r3, r2
 8002b02:	b298      	uxth	r0, r3
 8002b04:	4b17      	ldr	r3, [pc, #92]	; (8002b64 <Display_Putc+0xfc>)
 8002b06:	885a      	ldrh	r2, [r3, #2]
 8002b08:	697b      	ldr	r3, [r7, #20]
 8002b0a:	b29b      	uxth	r3, r3
 8002b0c:	4413      	add	r3, r2
 8002b0e:	b299      	uxth	r1, r3
 8002b10:	79bb      	ldrb	r3, [r7, #6]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	bf0c      	ite	eq
 8002b16:	2301      	moveq	r3, #1
 8002b18:	2300      	movne	r3, #0
 8002b1a:	b2db      	uxtb	r3, r3
 8002b1c:	461a      	mov	r2, r3
 8002b1e:	f7ff ff2d 	bl	800297c <Display_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8002b22:	693b      	ldr	r3, [r7, #16]
 8002b24:	3301      	adds	r3, #1
 8002b26:	613b      	str	r3, [r7, #16]
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	781b      	ldrb	r3, [r3, #0]
 8002b2c:	461a      	mov	r2, r3
 8002b2e:	693b      	ldr	r3, [r7, #16]
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d3c8      	bcc.n	8002ac6 <Display_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8002b34:	697b      	ldr	r3, [r7, #20]
 8002b36:	3301      	adds	r3, #1
 8002b38:	617b      	str	r3, [r7, #20]
 8002b3a:	683b      	ldr	r3, [r7, #0]
 8002b3c:	785b      	ldrb	r3, [r3, #1]
 8002b3e:	461a      	mov	r2, r3
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d3ad      	bcc.n	8002aa2 <Display_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8002b46:	4b07      	ldr	r3, [pc, #28]	; (8002b64 <Display_Putc+0xfc>)
 8002b48:	881a      	ldrh	r2, [r3, #0]
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	781b      	ldrb	r3, [r3, #0]
 8002b4e:	b29b      	uxth	r3, r3
 8002b50:	4413      	add	r3, r2
 8002b52:	b29a      	uxth	r2, r3
 8002b54:	4b03      	ldr	r3, [pc, #12]	; (8002b64 <Display_Putc+0xfc>)
 8002b56:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 8002b58:	79fb      	ldrb	r3, [r7, #7]
}
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	3718      	adds	r7, #24
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}
 8002b62:	bf00      	nop
 8002b64:	20000628 	.word	0x20000628

08002b68 <Display_Puts>:

char Display_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b084      	sub	sp, #16
 8002b6c:	af00      	add	r7, sp, #0
 8002b6e:	60f8      	str	r0, [r7, #12]
 8002b70:	60b9      	str	r1, [r7, #8]
 8002b72:	4613      	mov	r3, r2
 8002b74:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8002b76:	e012      	b.n	8002b9e <Display_Puts+0x36>
		/* Write character by character */
		if (Display_Putc(*str, Font, color) != *str) {
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	781b      	ldrb	r3, [r3, #0]
 8002b7c:	79fa      	ldrb	r2, [r7, #7]
 8002b7e:	68b9      	ldr	r1, [r7, #8]
 8002b80:	4618      	mov	r0, r3
 8002b82:	f7ff ff71 	bl	8002a68 <Display_Putc>
 8002b86:	4603      	mov	r3, r0
 8002b88:	461a      	mov	r2, r3
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	781b      	ldrb	r3, [r3, #0]
 8002b8e:	429a      	cmp	r2, r3
 8002b90:	d002      	beq.n	8002b98 <Display_Puts+0x30>
			/* Return error */
			return *str;
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	781b      	ldrb	r3, [r3, #0]
 8002b96:	e008      	b.n	8002baa <Display_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	3301      	adds	r3, #1
 8002b9c:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	781b      	ldrb	r3, [r3, #0]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d1e8      	bne.n	8002b78 <Display_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	781b      	ldrb	r3, [r3, #0]
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	3710      	adds	r7, #16
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bd80      	pop	{r7, pc}
	...

08002bb4 <Display_Angka3u>:
//	data += 0.01;
	Display_Putc(((uint8_t)(data*100))/10+0x30, Font, color);
	Display_Putc(((uint8_t)(data*100))%10+0x30, Font, color);
}

void Display_Angka3u(uint16_t data, FontDef_t* Font, SSD1306_COLOR_t color){
 8002bb4:	b580      	push	{r7, lr}
 8002bb6:	b082      	sub	sp, #8
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	4603      	mov	r3, r0
 8002bbc:	6039      	str	r1, [r7, #0]
 8002bbe:	80fb      	strh	r3, [r7, #6]
 8002bc0:	4613      	mov	r3, r2
 8002bc2:	717b      	strb	r3, [r7, #5]
	Display_Putc(data/100+0x30, Font, color); 		// hundreds
 8002bc4:	88fb      	ldrh	r3, [r7, #6]
 8002bc6:	4a1d      	ldr	r2, [pc, #116]	; (8002c3c <Display_Angka3u+0x88>)
 8002bc8:	fba2 2303 	umull	r2, r3, r2, r3
 8002bcc:	095b      	lsrs	r3, r3, #5
 8002bce:	b29b      	uxth	r3, r3
 8002bd0:	b2db      	uxtb	r3, r3
 8002bd2:	3330      	adds	r3, #48	; 0x30
 8002bd4:	b2db      	uxtb	r3, r3
 8002bd6:	797a      	ldrb	r2, [r7, #5]
 8002bd8:	6839      	ldr	r1, [r7, #0]
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f7ff ff44 	bl	8002a68 <Display_Putc>
	Display_Putc(data%100/10+0x30, Font, color); 	// tens
 8002be0:	88fb      	ldrh	r3, [r7, #6]
 8002be2:	4a16      	ldr	r2, [pc, #88]	; (8002c3c <Display_Angka3u+0x88>)
 8002be4:	fba2 1203 	umull	r1, r2, r2, r3
 8002be8:	0952      	lsrs	r2, r2, #5
 8002bea:	2164      	movs	r1, #100	; 0x64
 8002bec:	fb01 f202 	mul.w	r2, r1, r2
 8002bf0:	1a9b      	subs	r3, r3, r2
 8002bf2:	b29b      	uxth	r3, r3
 8002bf4:	4a12      	ldr	r2, [pc, #72]	; (8002c40 <Display_Angka3u+0x8c>)
 8002bf6:	fba2 2303 	umull	r2, r3, r2, r3
 8002bfa:	08db      	lsrs	r3, r3, #3
 8002bfc:	b29b      	uxth	r3, r3
 8002bfe:	b2db      	uxtb	r3, r3
 8002c00:	3330      	adds	r3, #48	; 0x30
 8002c02:	b2db      	uxtb	r3, r3
 8002c04:	797a      	ldrb	r2, [r7, #5]
 8002c06:	6839      	ldr	r1, [r7, #0]
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f7ff ff2d 	bl	8002a68 <Display_Putc>
	Display_Putc(data%10+0x30, Font, color); 		// unit
 8002c0e:	88fa      	ldrh	r2, [r7, #6]
 8002c10:	4b0b      	ldr	r3, [pc, #44]	; (8002c40 <Display_Angka3u+0x8c>)
 8002c12:	fba3 1302 	umull	r1, r3, r3, r2
 8002c16:	08d9      	lsrs	r1, r3, #3
 8002c18:	460b      	mov	r3, r1
 8002c1a:	009b      	lsls	r3, r3, #2
 8002c1c:	440b      	add	r3, r1
 8002c1e:	005b      	lsls	r3, r3, #1
 8002c20:	1ad3      	subs	r3, r2, r3
 8002c22:	b29b      	uxth	r3, r3
 8002c24:	b2db      	uxtb	r3, r3
 8002c26:	3330      	adds	r3, #48	; 0x30
 8002c28:	b2db      	uxtb	r3, r3
 8002c2a:	797a      	ldrb	r2, [r7, #5]
 8002c2c:	6839      	ldr	r1, [r7, #0]
 8002c2e:	4618      	mov	r0, r3
 8002c30:	f7ff ff1a 	bl	8002a68 <Display_Putc>
}
 8002c34:	bf00      	nop
 8002c36:	3708      	adds	r7, #8
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	bd80      	pop	{r7, pc}
 8002c3c:	51eb851f 	.word	0x51eb851f
 8002c40:	cccccccd 	.word	0xcccccccd

08002c44 <SSD1306_I2C_Init>:
	SSD1306_WRITECOMMAND(0x10);
	SSD1306_WRITECOMMAND(0xAE);
}

/* ------- I2C ------- */
void SSD1306_I2C_Init() {
 8002c44:	b480      	push	{r7}
 8002c46:	b083      	sub	sp, #12
 8002c48:	af00      	add	r7, sp, #0
	uint32_t p = 250000;
 8002c4a:	4b07      	ldr	r3, [pc, #28]	; (8002c68 <SSD1306_I2C_Init+0x24>)
 8002c4c:	607b      	str	r3, [r7, #4]
	while(p>0)
 8002c4e:	e002      	b.n	8002c56 <SSD1306_I2C_Init+0x12>
		p--;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	3b01      	subs	r3, #1
 8002c54:	607b      	str	r3, [r7, #4]
	while(p>0)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d1f9      	bne.n	8002c50 <SSD1306_I2C_Init+0xc>
}
 8002c5c:	bf00      	nop
 8002c5e:	370c      	adds	r7, #12
 8002c60:	46bd      	mov	sp, r7
 8002c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c66:	4770      	bx	lr
 8002c68:	0003d090 	.word	0x0003d090

08002c6c <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8002c6c:	b590      	push	{r4, r7, lr}
 8002c6e:	b0c7      	sub	sp, #284	; 0x11c
 8002c70:	af02      	add	r7, sp, #8
 8002c72:	4604      	mov	r4, r0
 8002c74:	4608      	mov	r0, r1
 8002c76:	4639      	mov	r1, r7
 8002c78:	600a      	str	r2, [r1, #0]
 8002c7a:	4619      	mov	r1, r3
 8002c7c:	1dfb      	adds	r3, r7, #7
 8002c7e:	4622      	mov	r2, r4
 8002c80:	701a      	strb	r2, [r3, #0]
 8002c82:	1dbb      	adds	r3, r7, #6
 8002c84:	4602      	mov	r2, r0
 8002c86:	701a      	strb	r2, [r3, #0]
 8002c88:	1d3b      	adds	r3, r7, #4
 8002c8a:	460a      	mov	r2, r1
 8002c8c:	801a      	strh	r2, [r3, #0]
	uint8_t dt[256];
	dt[0] = reg;
 8002c8e:	f107 030c 	add.w	r3, r7, #12
 8002c92:	1dba      	adds	r2, r7, #6
 8002c94:	7812      	ldrb	r2, [r2, #0]
 8002c96:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	for(i = 0; i < count; i++)
 8002c98:	2300      	movs	r3, #0
 8002c9a:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8002c9e:	e010      	b.n	8002cc2 <ssd1306_I2C_WriteMulti+0x56>
		dt[i+1] = data[i];
 8002ca0:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002ca4:	463a      	mov	r2, r7
 8002ca6:	6812      	ldr	r2, [r2, #0]
 8002ca8:	441a      	add	r2, r3
 8002caa:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002cae:	3301      	adds	r3, #1
 8002cb0:	7811      	ldrb	r1, [r2, #0]
 8002cb2:	f107 020c 	add.w	r2, r7, #12
 8002cb6:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i < count; i++)
 8002cb8:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002cbc:	3301      	adds	r3, #1
 8002cbe:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8002cc2:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8002cc6:	b29b      	uxth	r3, r3
 8002cc8:	1d3a      	adds	r2, r7, #4
 8002cca:	8812      	ldrh	r2, [r2, #0]
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	d8e7      	bhi.n	8002ca0 <ssd1306_I2C_WriteMulti+0x34>
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 8002cd0:	1dfb      	adds	r3, r7, #7
 8002cd2:	781b      	ldrb	r3, [r3, #0]
 8002cd4:	b299      	uxth	r1, r3
 8002cd6:	1d3b      	adds	r3, r7, #4
 8002cd8:	881b      	ldrh	r3, [r3, #0]
 8002cda:	3301      	adds	r3, #1
 8002cdc:	b298      	uxth	r0, r3
 8002cde:	f107 020c 	add.w	r2, r7, #12
 8002ce2:	230a      	movs	r3, #10
 8002ce4:	9300      	str	r3, [sp, #0]
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	4803      	ldr	r0, [pc, #12]	; (8002cf8 <ssd1306_I2C_WriteMulti+0x8c>)
 8002cea:	f001 fb4d 	bl	8004388 <HAL_I2C_Master_Transmit>
}
 8002cee:	bf00      	nop
 8002cf0:	f507 778a 	add.w	r7, r7, #276	; 0x114
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd90      	pop	{r4, r7, pc}
 8002cf8:	20000688 	.word	0x20000688

08002cfc <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b086      	sub	sp, #24
 8002d00:	af02      	add	r7, sp, #8
 8002d02:	4603      	mov	r3, r0
 8002d04:	71fb      	strb	r3, [r7, #7]
 8002d06:	460b      	mov	r3, r1
 8002d08:	71bb      	strb	r3, [r7, #6]
 8002d0a:	4613      	mov	r3, r2
 8002d0c:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8002d0e:	79bb      	ldrb	r3, [r7, #6]
 8002d10:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8002d12:	797b      	ldrb	r3, [r7, #5]
 8002d14:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8002d16:	79fb      	ldrb	r3, [r7, #7]
 8002d18:	b299      	uxth	r1, r3
 8002d1a:	f107 020c 	add.w	r2, r7, #12
 8002d1e:	230a      	movs	r3, #10
 8002d20:	9300      	str	r3, [sp, #0]
 8002d22:	2302      	movs	r3, #2
 8002d24:	4803      	ldr	r0, [pc, #12]	; (8002d34 <ssd1306_I2C_Write+0x38>)
 8002d26:	f001 fb2f 	bl	8004388 <HAL_I2C_Master_Transmit>
}
 8002d2a:	bf00      	nop
 8002d2c:	3710      	adds	r7, #16
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}
 8002d32:	bf00      	nop
 8002d34:	20000688 	.word	0x20000688

08002d38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	b083      	sub	sp, #12
 8002d3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002d3e:	2300      	movs	r3, #0
 8002d40:	607b      	str	r3, [r7, #4]
 8002d42:	4b10      	ldr	r3, [pc, #64]	; (8002d84 <HAL_MspInit+0x4c>)
 8002d44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d46:	4a0f      	ldr	r2, [pc, #60]	; (8002d84 <HAL_MspInit+0x4c>)
 8002d48:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002d4c:	6453      	str	r3, [r2, #68]	; 0x44
 8002d4e:	4b0d      	ldr	r3, [pc, #52]	; (8002d84 <HAL_MspInit+0x4c>)
 8002d50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d52:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d56:	607b      	str	r3, [r7, #4]
 8002d58:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	603b      	str	r3, [r7, #0]
 8002d5e:	4b09      	ldr	r3, [pc, #36]	; (8002d84 <HAL_MspInit+0x4c>)
 8002d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d62:	4a08      	ldr	r2, [pc, #32]	; (8002d84 <HAL_MspInit+0x4c>)
 8002d64:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002d68:	6413      	str	r3, [r2, #64]	; 0x40
 8002d6a:	4b06      	ldr	r3, [pc, #24]	; (8002d84 <HAL_MspInit+0x4c>)
 8002d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d6e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d72:	603b      	str	r3, [r7, #0]
 8002d74:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002d76:	bf00      	nop
 8002d78:	370c      	adds	r7, #12
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d80:	4770      	bx	lr
 8002d82:	bf00      	nop
 8002d84:	40023800 	.word	0x40023800

08002d88 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b08a      	sub	sp, #40	; 0x28
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d90:	f107 0314 	add.w	r3, r7, #20
 8002d94:	2200      	movs	r2, #0
 8002d96:	601a      	str	r2, [r3, #0]
 8002d98:	605a      	str	r2, [r3, #4]
 8002d9a:	609a      	str	r2, [r3, #8]
 8002d9c:	60da      	str	r2, [r3, #12]
 8002d9e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a19      	ldr	r2, [pc, #100]	; (8002e0c <HAL_I2C_MspInit+0x84>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d12b      	bne.n	8002e02 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002daa:	2300      	movs	r3, #0
 8002dac:	613b      	str	r3, [r7, #16]
 8002dae:	4b18      	ldr	r3, [pc, #96]	; (8002e10 <HAL_I2C_MspInit+0x88>)
 8002db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002db2:	4a17      	ldr	r2, [pc, #92]	; (8002e10 <HAL_I2C_MspInit+0x88>)
 8002db4:	f043 0302 	orr.w	r3, r3, #2
 8002db8:	6313      	str	r3, [r2, #48]	; 0x30
 8002dba:	4b15      	ldr	r3, [pc, #84]	; (8002e10 <HAL_I2C_MspInit+0x88>)
 8002dbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002dbe:	f003 0302 	and.w	r3, r3, #2
 8002dc2:	613b      	str	r3, [r7, #16]
 8002dc4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002dc6:	23c0      	movs	r3, #192	; 0xc0
 8002dc8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002dca:	2312      	movs	r3, #18
 8002dcc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002dd2:	2303      	movs	r3, #3
 8002dd4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002dd6:	2304      	movs	r3, #4
 8002dd8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002dda:	f107 0314 	add.w	r3, r7, #20
 8002dde:	4619      	mov	r1, r3
 8002de0:	480c      	ldr	r0, [pc, #48]	; (8002e14 <HAL_I2C_MspInit+0x8c>)
 8002de2:	f000 ffdb 	bl	8003d9c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002de6:	2300      	movs	r3, #0
 8002de8:	60fb      	str	r3, [r7, #12]
 8002dea:	4b09      	ldr	r3, [pc, #36]	; (8002e10 <HAL_I2C_MspInit+0x88>)
 8002dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dee:	4a08      	ldr	r2, [pc, #32]	; (8002e10 <HAL_I2C_MspInit+0x88>)
 8002df0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002df4:	6413      	str	r3, [r2, #64]	; 0x40
 8002df6:	4b06      	ldr	r3, [pc, #24]	; (8002e10 <HAL_I2C_MspInit+0x88>)
 8002df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dfa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002dfe:	60fb      	str	r3, [r7, #12]
 8002e00:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002e02:	bf00      	nop
 8002e04:	3728      	adds	r7, #40	; 0x28
 8002e06:	46bd      	mov	sp, r7
 8002e08:	bd80      	pop	{r7, pc}
 8002e0a:	bf00      	nop
 8002e0c:	40005400 	.word	0x40005400
 8002e10:	40023800 	.word	0x40023800
 8002e14:	40020400 	.word	0x40020400

08002e18 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	b08a      	sub	sp, #40	; 0x28
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e20:	f107 0314 	add.w	r3, r7, #20
 8002e24:	2200      	movs	r2, #0
 8002e26:	601a      	str	r2, [r3, #0]
 8002e28:	605a      	str	r2, [r3, #4]
 8002e2a:	609a      	str	r2, [r3, #8]
 8002e2c:	60da      	str	r2, [r3, #12]
 8002e2e:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	4a61      	ldr	r2, [pc, #388]	; (8002fbc <HAL_I2S_MspInit+0x1a4>)
 8002e36:	4293      	cmp	r3, r2
 8002e38:	f040 80bc 	bne.w	8002fb4 <HAL_I2S_MspInit+0x19c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	613b      	str	r3, [r7, #16]
 8002e40:	4b5f      	ldr	r3, [pc, #380]	; (8002fc0 <HAL_I2S_MspInit+0x1a8>)
 8002e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e44:	4a5e      	ldr	r2, [pc, #376]	; (8002fc0 <HAL_I2S_MspInit+0x1a8>)
 8002e46:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e4a:	6413      	str	r3, [r2, #64]	; 0x40
 8002e4c:	4b5c      	ldr	r3, [pc, #368]	; (8002fc0 <HAL_I2S_MspInit+0x1a8>)
 8002e4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e50:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e54:	613b      	str	r3, [r7, #16]
 8002e56:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e58:	2300      	movs	r3, #0
 8002e5a:	60fb      	str	r3, [r7, #12]
 8002e5c:	4b58      	ldr	r3, [pc, #352]	; (8002fc0 <HAL_I2S_MspInit+0x1a8>)
 8002e5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e60:	4a57      	ldr	r2, [pc, #348]	; (8002fc0 <HAL_I2S_MspInit+0x1a8>)
 8002e62:	f043 0304 	orr.w	r3, r3, #4
 8002e66:	6313      	str	r3, [r2, #48]	; 0x30
 8002e68:	4b55      	ldr	r3, [pc, #340]	; (8002fc0 <HAL_I2S_MspInit+0x1a8>)
 8002e6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e6c:	f003 0304 	and.w	r3, r3, #4
 8002e70:	60fb      	str	r3, [r7, #12]
 8002e72:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e74:	2300      	movs	r3, #0
 8002e76:	60bb      	str	r3, [r7, #8]
 8002e78:	4b51      	ldr	r3, [pc, #324]	; (8002fc0 <HAL_I2S_MspInit+0x1a8>)
 8002e7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e7c:	4a50      	ldr	r2, [pc, #320]	; (8002fc0 <HAL_I2S_MspInit+0x1a8>)
 8002e7e:	f043 0302 	orr.w	r3, r3, #2
 8002e82:	6313      	str	r3, [r2, #48]	; 0x30
 8002e84:	4b4e      	ldr	r3, [pc, #312]	; (8002fc0 <HAL_I2S_MspInit+0x1a8>)
 8002e86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e88:	f003 0302 	and.w	r3, r3, #2
 8002e8c:	60bb      	str	r3, [r7, #8]
 8002e8e:	68bb      	ldr	r3, [r7, #8]
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    PC6     ------> I2S2_MCK 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002e90:	2304      	movs	r3, #4
 8002e92:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e94:	2302      	movs	r3, #2
 8002e96:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 8002ea0:	2306      	movs	r3, #6
 8002ea2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ea4:	f107 0314 	add.w	r3, r7, #20
 8002ea8:	4619      	mov	r1, r3
 8002eaa:	4846      	ldr	r0, [pc, #280]	; (8002fc4 <HAL_I2S_MspInit+0x1ac>)
 8002eac:	f000 ff76 	bl	8003d9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 8002eb0:	2348      	movs	r3, #72	; 0x48
 8002eb2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eb4:	2302      	movs	r3, #2
 8002eb6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eb8:	2300      	movs	r3, #0
 8002eba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ebc:	2300      	movs	r3, #0
 8002ebe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002ec0:	2305      	movs	r3, #5
 8002ec2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ec4:	f107 0314 	add.w	r3, r7, #20
 8002ec8:	4619      	mov	r1, r3
 8002eca:	483e      	ldr	r0, [pc, #248]	; (8002fc4 <HAL_I2S_MspInit+0x1ac>)
 8002ecc:	f000 ff66 	bl	8003d9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8002ed0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002ed4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ed6:	2302      	movs	r3, #2
 8002ed8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eda:	2300      	movs	r3, #0
 8002edc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ede:	2300      	movs	r3, #0
 8002ee0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002ee2:	2305      	movs	r3, #5
 8002ee4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ee6:	f107 0314 	add.w	r3, r7, #20
 8002eea:	4619      	mov	r1, r3
 8002eec:	4836      	ldr	r0, [pc, #216]	; (8002fc8 <HAL_I2S_MspInit+0x1b0>)
 8002eee:	f000 ff55 	bl	8003d9c <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8002ef2:	4b36      	ldr	r3, [pc, #216]	; (8002fcc <HAL_I2S_MspInit+0x1b4>)
 8002ef4:	4a36      	ldr	r2, [pc, #216]	; (8002fd0 <HAL_I2S_MspInit+0x1b8>)
 8002ef6:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8002ef8:	4b34      	ldr	r3, [pc, #208]	; (8002fcc <HAL_I2S_MspInit+0x1b4>)
 8002efa:	2200      	movs	r2, #0
 8002efc:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002efe:	4b33      	ldr	r3, [pc, #204]	; (8002fcc <HAL_I2S_MspInit+0x1b4>)
 8002f00:	2200      	movs	r2, #0
 8002f02:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f04:	4b31      	ldr	r3, [pc, #196]	; (8002fcc <HAL_I2S_MspInit+0x1b4>)
 8002f06:	2200      	movs	r2, #0
 8002f08:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002f0a:	4b30      	ldr	r3, [pc, #192]	; (8002fcc <HAL_I2S_MspInit+0x1b4>)
 8002f0c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002f10:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002f12:	4b2e      	ldr	r3, [pc, #184]	; (8002fcc <HAL_I2S_MspInit+0x1b4>)
 8002f14:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002f18:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002f1a:	4b2c      	ldr	r3, [pc, #176]	; (8002fcc <HAL_I2S_MspInit+0x1b4>)
 8002f1c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002f20:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 8002f22:	4b2a      	ldr	r3, [pc, #168]	; (8002fcc <HAL_I2S_MspInit+0x1b4>)
 8002f24:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002f28:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002f2a:	4b28      	ldr	r3, [pc, #160]	; (8002fcc <HAL_I2S_MspInit+0x1b4>)
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002f30:	4b26      	ldr	r3, [pc, #152]	; (8002fcc <HAL_I2S_MspInit+0x1b4>)
 8002f32:	2200      	movs	r2, #0
 8002f34:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8002f36:	4825      	ldr	r0, [pc, #148]	; (8002fcc <HAL_I2S_MspInit+0x1b4>)
 8002f38:	f000 fb98 	bl	800366c <HAL_DMA_Init>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d001      	beq.n	8002f46 <HAL_I2S_MspInit+0x12e>
    {
      Error_Handler();
 8002f42:	f7fe fc5d 	bl	8001800 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi2_rx);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	4a20      	ldr	r2, [pc, #128]	; (8002fcc <HAL_I2S_MspInit+0x1b4>)
 8002f4a:	63da      	str	r2, [r3, #60]	; 0x3c
 8002f4c:	4a1f      	ldr	r2, [pc, #124]	; (8002fcc <HAL_I2S_MspInit+0x1b4>)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2S2_EXT_TX Init */
    hdma_i2s2_ext_tx.Instance = DMA1_Stream4;
 8002f52:	4b20      	ldr	r3, [pc, #128]	; (8002fd4 <HAL_I2S_MspInit+0x1bc>)
 8002f54:	4a20      	ldr	r2, [pc, #128]	; (8002fd8 <HAL_I2S_MspInit+0x1c0>)
 8002f56:	601a      	str	r2, [r3, #0]
    hdma_i2s2_ext_tx.Init.Channel = DMA_CHANNEL_2;
 8002f58:	4b1e      	ldr	r3, [pc, #120]	; (8002fd4 <HAL_I2S_MspInit+0x1bc>)
 8002f5a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8002f5e:	605a      	str	r2, [r3, #4]
    hdma_i2s2_ext_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002f60:	4b1c      	ldr	r3, [pc, #112]	; (8002fd4 <HAL_I2S_MspInit+0x1bc>)
 8002f62:	2240      	movs	r2, #64	; 0x40
 8002f64:	609a      	str	r2, [r3, #8]
    hdma_i2s2_ext_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f66:	4b1b      	ldr	r3, [pc, #108]	; (8002fd4 <HAL_I2S_MspInit+0x1bc>)
 8002f68:	2200      	movs	r2, #0
 8002f6a:	60da      	str	r2, [r3, #12]
    hdma_i2s2_ext_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002f6c:	4b19      	ldr	r3, [pc, #100]	; (8002fd4 <HAL_I2S_MspInit+0x1bc>)
 8002f6e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002f72:	611a      	str	r2, [r3, #16]
    hdma_i2s2_ext_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002f74:	4b17      	ldr	r3, [pc, #92]	; (8002fd4 <HAL_I2S_MspInit+0x1bc>)
 8002f76:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002f7a:	615a      	str	r2, [r3, #20]
    hdma_i2s2_ext_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002f7c:	4b15      	ldr	r3, [pc, #84]	; (8002fd4 <HAL_I2S_MspInit+0x1bc>)
 8002f7e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002f82:	619a      	str	r2, [r3, #24]
    hdma_i2s2_ext_tx.Init.Mode = DMA_CIRCULAR;
 8002f84:	4b13      	ldr	r3, [pc, #76]	; (8002fd4 <HAL_I2S_MspInit+0x1bc>)
 8002f86:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002f8a:	61da      	str	r2, [r3, #28]
    hdma_i2s2_ext_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002f8c:	4b11      	ldr	r3, [pc, #68]	; (8002fd4 <HAL_I2S_MspInit+0x1bc>)
 8002f8e:	2200      	movs	r2, #0
 8002f90:	621a      	str	r2, [r3, #32]
    hdma_i2s2_ext_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002f92:	4b10      	ldr	r3, [pc, #64]	; (8002fd4 <HAL_I2S_MspInit+0x1bc>)
 8002f94:	2200      	movs	r2, #0
 8002f96:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2s2_ext_tx) != HAL_OK)
 8002f98:	480e      	ldr	r0, [pc, #56]	; (8002fd4 <HAL_I2S_MspInit+0x1bc>)
 8002f9a:	f000 fb67 	bl	800366c <HAL_DMA_Init>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d001      	beq.n	8002fa8 <HAL_I2S_MspInit+0x190>
    {
      Error_Handler();
 8002fa4:	f7fe fc2c 	bl	8001800 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_i2s2_ext_tx);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	4a0a      	ldr	r2, [pc, #40]	; (8002fd4 <HAL_I2S_MspInit+0x1bc>)
 8002fac:	639a      	str	r2, [r3, #56]	; 0x38
 8002fae:	4a09      	ldr	r2, [pc, #36]	; (8002fd4 <HAL_I2S_MspInit+0x1bc>)
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002fb4:	bf00      	nop
 8002fb6:	3728      	adds	r7, #40	; 0x28
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd80      	pop	{r7, pc}
 8002fbc:	40003800 	.word	0x40003800
 8002fc0:	40023800 	.word	0x40023800
 8002fc4:	40020800 	.word	0x40020800
 8002fc8:	40020400 	.word	0x40020400
 8002fcc:	20000700 	.word	0x20000700
 8002fd0:	40026058 	.word	0x40026058
 8002fd4:	20000954 	.word	0x20000954
 8002fd8:	40026070 	.word	0x40026070

08002fdc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b08a      	sub	sp, #40	; 0x28
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fe4:	f107 0314 	add.w	r3, r7, #20
 8002fe8:	2200      	movs	r2, #0
 8002fea:	601a      	str	r2, [r3, #0]
 8002fec:	605a      	str	r2, [r3, #4]
 8002fee:	609a      	str	r2, [r3, #8]
 8002ff0:	60da      	str	r2, [r3, #12]
 8002ff2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a4c      	ldr	r2, [pc, #304]	; (800312c <HAL_UART_MspInit+0x150>)
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	f040 8092 	bne.w	8003124 <HAL_UART_MspInit+0x148>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003000:	2300      	movs	r3, #0
 8003002:	613b      	str	r3, [r7, #16]
 8003004:	4b4a      	ldr	r3, [pc, #296]	; (8003130 <HAL_UART_MspInit+0x154>)
 8003006:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003008:	4a49      	ldr	r2, [pc, #292]	; (8003130 <HAL_UART_MspInit+0x154>)
 800300a:	f043 0310 	orr.w	r3, r3, #16
 800300e:	6453      	str	r3, [r2, #68]	; 0x44
 8003010:	4b47      	ldr	r3, [pc, #284]	; (8003130 <HAL_UART_MspInit+0x154>)
 8003012:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003014:	f003 0310 	and.w	r3, r3, #16
 8003018:	613b      	str	r3, [r7, #16]
 800301a:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800301c:	2300      	movs	r3, #0
 800301e:	60fb      	str	r3, [r7, #12]
 8003020:	4b43      	ldr	r3, [pc, #268]	; (8003130 <HAL_UART_MspInit+0x154>)
 8003022:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003024:	4a42      	ldr	r2, [pc, #264]	; (8003130 <HAL_UART_MspInit+0x154>)
 8003026:	f043 0301 	orr.w	r3, r3, #1
 800302a:	6313      	str	r3, [r2, #48]	; 0x30
 800302c:	4b40      	ldr	r3, [pc, #256]	; (8003130 <HAL_UART_MspInit+0x154>)
 800302e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003030:	f003 0301 	and.w	r3, r3, #1
 8003034:	60fb      	str	r3, [r7, #12]
 8003036:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003038:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800303c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800303e:	2302      	movs	r3, #2
 8003040:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003042:	2301      	movs	r3, #1
 8003044:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003046:	2303      	movs	r3, #3
 8003048:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800304a:	2307      	movs	r3, #7
 800304c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800304e:	f107 0314 	add.w	r3, r7, #20
 8003052:	4619      	mov	r1, r3
 8003054:	4837      	ldr	r0, [pc, #220]	; (8003134 <HAL_UART_MspInit+0x158>)
 8003056:	f000 fea1 	bl	8003d9c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 800305a:	4b37      	ldr	r3, [pc, #220]	; (8003138 <HAL_UART_MspInit+0x15c>)
 800305c:	4a37      	ldr	r2, [pc, #220]	; (800313c <HAL_UART_MspInit+0x160>)
 800305e:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 8003060:	4b35      	ldr	r3, [pc, #212]	; (8003138 <HAL_UART_MspInit+0x15c>)
 8003062:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003066:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003068:	4b33      	ldr	r3, [pc, #204]	; (8003138 <HAL_UART_MspInit+0x15c>)
 800306a:	2240      	movs	r2, #64	; 0x40
 800306c:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800306e:	4b32      	ldr	r3, [pc, #200]	; (8003138 <HAL_UART_MspInit+0x15c>)
 8003070:	2200      	movs	r2, #0
 8003072:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003074:	4b30      	ldr	r3, [pc, #192]	; (8003138 <HAL_UART_MspInit+0x15c>)
 8003076:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800307a:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800307c:	4b2e      	ldr	r3, [pc, #184]	; (8003138 <HAL_UART_MspInit+0x15c>)
 800307e:	2200      	movs	r2, #0
 8003080:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003082:	4b2d      	ldr	r3, [pc, #180]	; (8003138 <HAL_UART_MspInit+0x15c>)
 8003084:	2200      	movs	r2, #0
 8003086:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_CIRCULAR;
 8003088:	4b2b      	ldr	r3, [pc, #172]	; (8003138 <HAL_UART_MspInit+0x15c>)
 800308a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800308e:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003090:	4b29      	ldr	r3, [pc, #164]	; (8003138 <HAL_UART_MspInit+0x15c>)
 8003092:	2200      	movs	r2, #0
 8003094:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003096:	4b28      	ldr	r3, [pc, #160]	; (8003138 <HAL_UART_MspInit+0x15c>)
 8003098:	2200      	movs	r2, #0
 800309a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800309c:	4826      	ldr	r0, [pc, #152]	; (8003138 <HAL_UART_MspInit+0x15c>)
 800309e:	f000 fae5 	bl	800366c <HAL_DMA_Init>
 80030a2:	4603      	mov	r3, r0
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d001      	beq.n	80030ac <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 80030a8:	f7fe fbaa 	bl	8001800 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	4a22      	ldr	r2, [pc, #136]	; (8003138 <HAL_UART_MspInit+0x15c>)
 80030b0:	631a      	str	r2, [r3, #48]	; 0x30
 80030b2:	4a21      	ldr	r2, [pc, #132]	; (8003138 <HAL_UART_MspInit+0x15c>)
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80030b8:	4b21      	ldr	r3, [pc, #132]	; (8003140 <HAL_UART_MspInit+0x164>)
 80030ba:	4a22      	ldr	r2, [pc, #136]	; (8003144 <HAL_UART_MspInit+0x168>)
 80030bc:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80030be:	4b20      	ldr	r3, [pc, #128]	; (8003140 <HAL_UART_MspInit+0x164>)
 80030c0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80030c4:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80030c6:	4b1e      	ldr	r3, [pc, #120]	; (8003140 <HAL_UART_MspInit+0x164>)
 80030c8:	2200      	movs	r2, #0
 80030ca:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80030cc:	4b1c      	ldr	r3, [pc, #112]	; (8003140 <HAL_UART_MspInit+0x164>)
 80030ce:	2200      	movs	r2, #0
 80030d0:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80030d2:	4b1b      	ldr	r3, [pc, #108]	; (8003140 <HAL_UART_MspInit+0x164>)
 80030d4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80030d8:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80030da:	4b19      	ldr	r3, [pc, #100]	; (8003140 <HAL_UART_MspInit+0x164>)
 80030dc:	2200      	movs	r2, #0
 80030de:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80030e0:	4b17      	ldr	r3, [pc, #92]	; (8003140 <HAL_UART_MspInit+0x164>)
 80030e2:	2200      	movs	r2, #0
 80030e4:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80030e6:	4b16      	ldr	r3, [pc, #88]	; (8003140 <HAL_UART_MspInit+0x164>)
 80030e8:	2200      	movs	r2, #0
 80030ea:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80030ec:	4b14      	ldr	r3, [pc, #80]	; (8003140 <HAL_UART_MspInit+0x164>)
 80030ee:	2200      	movs	r2, #0
 80030f0:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80030f2:	4b13      	ldr	r3, [pc, #76]	; (8003140 <HAL_UART_MspInit+0x164>)
 80030f4:	2200      	movs	r2, #0
 80030f6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80030f8:	4811      	ldr	r0, [pc, #68]	; (8003140 <HAL_UART_MspInit+0x164>)
 80030fa:	f000 fab7 	bl	800366c <HAL_DMA_Init>
 80030fe:	4603      	mov	r3, r0
 8003100:	2b00      	cmp	r3, #0
 8003102:	d001      	beq.n	8003108 <HAL_UART_MspInit+0x12c>
    {
      Error_Handler();
 8003104:	f7fe fb7c 	bl	8001800 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	4a0d      	ldr	r2, [pc, #52]	; (8003140 <HAL_UART_MspInit+0x164>)
 800310c:	635a      	str	r2, [r3, #52]	; 0x34
 800310e:	4a0c      	ldr	r2, [pc, #48]	; (8003140 <HAL_UART_MspInit+0x164>)
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003114:	2200      	movs	r2, #0
 8003116:	2100      	movs	r1, #0
 8003118:	2025      	movs	r0, #37	; 0x25
 800311a:	f000 fa70 	bl	80035fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800311e:	2025      	movs	r0, #37	; 0x25
 8003120:	f000 fa89 	bl	8003636 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8003124:	bf00      	nop
 8003126:	3728      	adds	r7, #40	; 0x28
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}
 800312c:	40011000 	.word	0x40011000
 8003130:	40023800 	.word	0x40023800
 8003134:	40020000 	.word	0x40020000
 8003138:	200007c8 	.word	0x200007c8
 800313c:	400264b8 	.word	0x400264b8
 8003140:	20000838 	.word	0x20000838
 8003144:	40026440 	.word	0x40026440

08003148 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003148:	b480      	push	{r7}
 800314a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800314c:	bf00      	nop
 800314e:	46bd      	mov	sp, r7
 8003150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003154:	4770      	bx	lr

08003156 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003156:	b480      	push	{r7}
 8003158:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800315a:	e7fe      	b.n	800315a <HardFault_Handler+0x4>

0800315c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800315c:	b480      	push	{r7}
 800315e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003160:	e7fe      	b.n	8003160 <MemManage_Handler+0x4>

08003162 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003162:	b480      	push	{r7}
 8003164:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003166:	e7fe      	b.n	8003166 <BusFault_Handler+0x4>

08003168 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003168:	b480      	push	{r7}
 800316a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800316c:	e7fe      	b.n	800316c <UsageFault_Handler+0x4>

0800316e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800316e:	b480      	push	{r7}
 8003170:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003172:	bf00      	nop
 8003174:	46bd      	mov	sp, r7
 8003176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317a:	4770      	bx	lr

0800317c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800317c:	b480      	push	{r7}
 800317e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003180:	bf00      	nop
 8003182:	46bd      	mov	sp, r7
 8003184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003188:	4770      	bx	lr

0800318a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800318a:	b480      	push	{r7}
 800318c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800318e:	bf00      	nop
 8003190:	46bd      	mov	sp, r7
 8003192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003196:	4770      	bx	lr

08003198 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800319c:	f000 f912 	bl	80033c4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80031a0:	bf00      	nop
 80031a2:	bd80      	pop	{r7, pc}

080031a4 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80031a8:	4802      	ldr	r0, [pc, #8]	; (80031b4 <DMA1_Stream3_IRQHandler+0x10>)
 80031aa:	f000 fb8f 	bl	80038cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80031ae:	bf00      	nop
 80031b0:	bd80      	pop	{r7, pc}
 80031b2:	bf00      	nop
 80031b4:	20000700 	.word	0x20000700

080031b8 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2s2_ext_tx);
 80031bc:	4802      	ldr	r0, [pc, #8]	; (80031c8 <DMA1_Stream4_IRQHandler+0x10>)
 80031be:	f000 fb85 	bl	80038cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80031c2:	bf00      	nop
 80031c4:	bd80      	pop	{r7, pc}
 80031c6:	bf00      	nop
 80031c8:	20000954 	.word	0x20000954

080031cc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80031cc:	b580      	push	{r7, lr}
 80031ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80031d0:	4802      	ldr	r0, [pc, #8]	; (80031dc <USART1_IRQHandler+0x10>)
 80031d2:	f003 f9e7 	bl	80065a4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80031d6:	bf00      	nop
 80031d8:	bd80      	pop	{r7, pc}
 80031da:	bf00      	nop
 80031dc:	200008b4 	.word	0x200008b4

080031e0 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80031e0:	b580      	push	{r7, lr}
 80031e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80031e4:	4802      	ldr	r0, [pc, #8]	; (80031f0 <DMA2_Stream2_IRQHandler+0x10>)
 80031e6:	f000 fb71 	bl	80038cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80031ea:	bf00      	nop
 80031ec:	bd80      	pop	{r7, pc}
 80031ee:	bf00      	nop
 80031f0:	20000838 	.word	0x20000838

080031f4 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 80031f8:	4802      	ldr	r0, [pc, #8]	; (8003204 <DMA2_Stream7_IRQHandler+0x10>)
 80031fa:	f000 fb67 	bl	80038cc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 80031fe:	bf00      	nop
 8003200:	bd80      	pop	{r7, pc}
 8003202:	bf00      	nop
 8003204:	200007c8 	.word	0x200007c8

08003208 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b084      	sub	sp, #16
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003210:	4b11      	ldr	r3, [pc, #68]	; (8003258 <_sbrk+0x50>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d102      	bne.n	800321e <_sbrk+0x16>
		heap_end = &end;
 8003218:	4b0f      	ldr	r3, [pc, #60]	; (8003258 <_sbrk+0x50>)
 800321a:	4a10      	ldr	r2, [pc, #64]	; (800325c <_sbrk+0x54>)
 800321c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800321e:	4b0e      	ldr	r3, [pc, #56]	; (8003258 <_sbrk+0x50>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8003224:	4b0c      	ldr	r3, [pc, #48]	; (8003258 <_sbrk+0x50>)
 8003226:	681a      	ldr	r2, [r3, #0]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	4413      	add	r3, r2
 800322c:	466a      	mov	r2, sp
 800322e:	4293      	cmp	r3, r2
 8003230:	d907      	bls.n	8003242 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8003232:	f003 fdfb 	bl	8006e2c <__errno>
 8003236:	4602      	mov	r2, r0
 8003238:	230c      	movs	r3, #12
 800323a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 800323c:	f04f 33ff 	mov.w	r3, #4294967295
 8003240:	e006      	b.n	8003250 <_sbrk+0x48>
	}

	heap_end += incr;
 8003242:	4b05      	ldr	r3, [pc, #20]	; (8003258 <_sbrk+0x50>)
 8003244:	681a      	ldr	r2, [r3, #0]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	4413      	add	r3, r2
 800324a:	4a03      	ldr	r2, [pc, #12]	; (8003258 <_sbrk+0x50>)
 800324c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800324e:	68fb      	ldr	r3, [r7, #12]
}
 8003250:	4618      	mov	r0, r3
 8003252:	3710      	adds	r7, #16
 8003254:	46bd      	mov	sp, r7
 8003256:	bd80      	pop	{r7, pc}
 8003258:	20000630 	.word	0x20000630
 800325c:	20000af8 	.word	0x20000af8

08003260 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003260:	b480      	push	{r7}
 8003262:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003264:	4b16      	ldr	r3, [pc, #88]	; (80032c0 <SystemInit+0x60>)
 8003266:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800326a:	4a15      	ldr	r2, [pc, #84]	; (80032c0 <SystemInit+0x60>)
 800326c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003270:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8003274:	4b13      	ldr	r3, [pc, #76]	; (80032c4 <SystemInit+0x64>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a12      	ldr	r2, [pc, #72]	; (80032c4 <SystemInit+0x64>)
 800327a:	f043 0301 	orr.w	r3, r3, #1
 800327e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8003280:	4b10      	ldr	r3, [pc, #64]	; (80032c4 <SystemInit+0x64>)
 8003282:	2200      	movs	r2, #0
 8003284:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8003286:	4b0f      	ldr	r3, [pc, #60]	; (80032c4 <SystemInit+0x64>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	4a0e      	ldr	r2, [pc, #56]	; (80032c4 <SystemInit+0x64>)
 800328c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8003290:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003294:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8003296:	4b0b      	ldr	r3, [pc, #44]	; (80032c4 <SystemInit+0x64>)
 8003298:	4a0b      	ldr	r2, [pc, #44]	; (80032c8 <SystemInit+0x68>)
 800329a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800329c:	4b09      	ldr	r3, [pc, #36]	; (80032c4 <SystemInit+0x64>)
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	4a08      	ldr	r2, [pc, #32]	; (80032c4 <SystemInit+0x64>)
 80032a2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80032a6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80032a8:	4b06      	ldr	r3, [pc, #24]	; (80032c4 <SystemInit+0x64>)
 80032aa:	2200      	movs	r2, #0
 80032ac:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80032ae:	4b04      	ldr	r3, [pc, #16]	; (80032c0 <SystemInit+0x60>)
 80032b0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80032b4:	609a      	str	r2, [r3, #8]
#endif
}
 80032b6:	bf00      	nop
 80032b8:	46bd      	mov	sp, r7
 80032ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032be:	4770      	bx	lr
 80032c0:	e000ed00 	.word	0xe000ed00
 80032c4:	40023800 	.word	0x40023800
 80032c8:	24003010 	.word	0x24003010

080032cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80032cc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003304 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80032d0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80032d2:	e003      	b.n	80032dc <LoopCopyDataInit>

080032d4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80032d4:	4b0c      	ldr	r3, [pc, #48]	; (8003308 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80032d6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80032d8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80032da:	3104      	adds	r1, #4

080032dc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80032dc:	480b      	ldr	r0, [pc, #44]	; (800330c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80032de:	4b0c      	ldr	r3, [pc, #48]	; (8003310 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80032e0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80032e2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80032e4:	d3f6      	bcc.n	80032d4 <CopyDataInit>
  ldr  r2, =_sbss
 80032e6:	4a0b      	ldr	r2, [pc, #44]	; (8003314 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80032e8:	e002      	b.n	80032f0 <LoopFillZerobss>

080032ea <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80032ea:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80032ec:	f842 3b04 	str.w	r3, [r2], #4

080032f0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80032f0:	4b09      	ldr	r3, [pc, #36]	; (8003318 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80032f2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80032f4:	d3f9      	bcc.n	80032ea <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80032f6:	f7ff ffb3 	bl	8003260 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80032fa:	f003 fd9d 	bl	8006e38 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80032fe:	f7fd fe9d 	bl	800103c <main>
  bx  lr    
 8003302:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003304:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003308:	0800c708 	.word	0x0800c708
  ldr  r0, =_sdata
 800330c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003310:	20000208 	.word	0x20000208
  ldr  r2, =_sbss
 8003314:	20000208 	.word	0x20000208
  ldr  r3, = _ebss
 8003318:	20000af4 	.word	0x20000af4

0800331c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800331c:	e7fe      	b.n	800331c <ADC_IRQHandler>
	...

08003320 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003324:	4b0e      	ldr	r3, [pc, #56]	; (8003360 <HAL_Init+0x40>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a0d      	ldr	r2, [pc, #52]	; (8003360 <HAL_Init+0x40>)
 800332a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800332e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003330:	4b0b      	ldr	r3, [pc, #44]	; (8003360 <HAL_Init+0x40>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4a0a      	ldr	r2, [pc, #40]	; (8003360 <HAL_Init+0x40>)
 8003336:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800333a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800333c:	4b08      	ldr	r3, [pc, #32]	; (8003360 <HAL_Init+0x40>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4a07      	ldr	r2, [pc, #28]	; (8003360 <HAL_Init+0x40>)
 8003342:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003346:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003348:	2003      	movs	r0, #3
 800334a:	f000 f94d 	bl	80035e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800334e:	2000      	movs	r0, #0
 8003350:	f000 f808 	bl	8003364 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003354:	f7ff fcf0 	bl	8002d38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003358:	2300      	movs	r3, #0
}
 800335a:	4618      	mov	r0, r3
 800335c:	bd80      	pop	{r7, pc}
 800335e:	bf00      	nop
 8003360:	40023c00 	.word	0x40023c00

08003364 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b082      	sub	sp, #8
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800336c:	4b12      	ldr	r3, [pc, #72]	; (80033b8 <HAL_InitTick+0x54>)
 800336e:	681a      	ldr	r2, [r3, #0]
 8003370:	4b12      	ldr	r3, [pc, #72]	; (80033bc <HAL_InitTick+0x58>)
 8003372:	781b      	ldrb	r3, [r3, #0]
 8003374:	4619      	mov	r1, r3
 8003376:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800337a:	fbb3 f3f1 	udiv	r3, r3, r1
 800337e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003382:	4618      	mov	r0, r3
 8003384:	f000 f965 	bl	8003652 <HAL_SYSTICK_Config>
 8003388:	4603      	mov	r3, r0
 800338a:	2b00      	cmp	r3, #0
 800338c:	d001      	beq.n	8003392 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800338e:	2301      	movs	r3, #1
 8003390:	e00e      	b.n	80033b0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2b0f      	cmp	r3, #15
 8003396:	d80a      	bhi.n	80033ae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003398:	2200      	movs	r2, #0
 800339a:	6879      	ldr	r1, [r7, #4]
 800339c:	f04f 30ff 	mov.w	r0, #4294967295
 80033a0:	f000 f92d 	bl	80035fe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80033a4:	4a06      	ldr	r2, [pc, #24]	; (80033c0 <HAL_InitTick+0x5c>)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80033aa:	2300      	movs	r3, #0
 80033ac:	e000      	b.n	80033b0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80033ae:	2301      	movs	r3, #1
}
 80033b0:	4618      	mov	r0, r3
 80033b2:	3708      	adds	r7, #8
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bd80      	pop	{r7, pc}
 80033b8:	20000028 	.word	0x20000028
 80033bc:	20000030 	.word	0x20000030
 80033c0:	2000002c 	.word	0x2000002c

080033c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80033c4:	b480      	push	{r7}
 80033c6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80033c8:	4b06      	ldr	r3, [pc, #24]	; (80033e4 <HAL_IncTick+0x20>)
 80033ca:	781b      	ldrb	r3, [r3, #0]
 80033cc:	461a      	mov	r2, r3
 80033ce:	4b06      	ldr	r3, [pc, #24]	; (80033e8 <HAL_IncTick+0x24>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4413      	add	r3, r2
 80033d4:	4a04      	ldr	r2, [pc, #16]	; (80033e8 <HAL_IncTick+0x24>)
 80033d6:	6013      	str	r3, [r2, #0]
}
 80033d8:	bf00      	nop
 80033da:	46bd      	mov	sp, r7
 80033dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033e0:	4770      	bx	lr
 80033e2:	bf00      	nop
 80033e4:	20000030 	.word	0x20000030
 80033e8:	20000aec 	.word	0x20000aec

080033ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80033ec:	b480      	push	{r7}
 80033ee:	af00      	add	r7, sp, #0
  return uwTick;
 80033f0:	4b03      	ldr	r3, [pc, #12]	; (8003400 <HAL_GetTick+0x14>)
 80033f2:	681b      	ldr	r3, [r3, #0]
}
 80033f4:	4618      	mov	r0, r3
 80033f6:	46bd      	mov	sp, r7
 80033f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033fc:	4770      	bx	lr
 80033fe:	bf00      	nop
 8003400:	20000aec 	.word	0x20000aec

08003404 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b084      	sub	sp, #16
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800340c:	f7ff ffee 	bl	80033ec <HAL_GetTick>
 8003410:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	f1b3 3fff 	cmp.w	r3, #4294967295
 800341c:	d005      	beq.n	800342a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800341e:	4b09      	ldr	r3, [pc, #36]	; (8003444 <HAL_Delay+0x40>)
 8003420:	781b      	ldrb	r3, [r3, #0]
 8003422:	461a      	mov	r2, r3
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	4413      	add	r3, r2
 8003428:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800342a:	bf00      	nop
 800342c:	f7ff ffde 	bl	80033ec <HAL_GetTick>
 8003430:	4602      	mov	r2, r0
 8003432:	68bb      	ldr	r3, [r7, #8]
 8003434:	1ad3      	subs	r3, r2, r3
 8003436:	68fa      	ldr	r2, [r7, #12]
 8003438:	429a      	cmp	r2, r3
 800343a:	d8f7      	bhi.n	800342c <HAL_Delay+0x28>
  {
  }
}
 800343c:	bf00      	nop
 800343e:	3710      	adds	r7, #16
 8003440:	46bd      	mov	sp, r7
 8003442:	bd80      	pop	{r7, pc}
 8003444:	20000030 	.word	0x20000030

08003448 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003448:	b480      	push	{r7}
 800344a:	b085      	sub	sp, #20
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	f003 0307 	and.w	r3, r3, #7
 8003456:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003458:	4b0c      	ldr	r3, [pc, #48]	; (800348c <__NVIC_SetPriorityGrouping+0x44>)
 800345a:	68db      	ldr	r3, [r3, #12]
 800345c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800345e:	68ba      	ldr	r2, [r7, #8]
 8003460:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003464:	4013      	ands	r3, r2
 8003466:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800346c:	68bb      	ldr	r3, [r7, #8]
 800346e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003470:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003474:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003478:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800347a:	4a04      	ldr	r2, [pc, #16]	; (800348c <__NVIC_SetPriorityGrouping+0x44>)
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	60d3      	str	r3, [r2, #12]
}
 8003480:	bf00      	nop
 8003482:	3714      	adds	r7, #20
 8003484:	46bd      	mov	sp, r7
 8003486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348a:	4770      	bx	lr
 800348c:	e000ed00 	.word	0xe000ed00

08003490 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003490:	b480      	push	{r7}
 8003492:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003494:	4b04      	ldr	r3, [pc, #16]	; (80034a8 <__NVIC_GetPriorityGrouping+0x18>)
 8003496:	68db      	ldr	r3, [r3, #12]
 8003498:	0a1b      	lsrs	r3, r3, #8
 800349a:	f003 0307 	and.w	r3, r3, #7
}
 800349e:	4618      	mov	r0, r3
 80034a0:	46bd      	mov	sp, r7
 80034a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a6:	4770      	bx	lr
 80034a8:	e000ed00 	.word	0xe000ed00

080034ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034ac:	b480      	push	{r7}
 80034ae:	b083      	sub	sp, #12
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	4603      	mov	r3, r0
 80034b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	db0b      	blt.n	80034d6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034be:	79fb      	ldrb	r3, [r7, #7]
 80034c0:	f003 021f 	and.w	r2, r3, #31
 80034c4:	4907      	ldr	r1, [pc, #28]	; (80034e4 <__NVIC_EnableIRQ+0x38>)
 80034c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ca:	095b      	lsrs	r3, r3, #5
 80034cc:	2001      	movs	r0, #1
 80034ce:	fa00 f202 	lsl.w	r2, r0, r2
 80034d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80034d6:	bf00      	nop
 80034d8:	370c      	adds	r7, #12
 80034da:	46bd      	mov	sp, r7
 80034dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e0:	4770      	bx	lr
 80034e2:	bf00      	nop
 80034e4:	e000e100 	.word	0xe000e100

080034e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034e8:	b480      	push	{r7}
 80034ea:	b083      	sub	sp, #12
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	4603      	mov	r3, r0
 80034f0:	6039      	str	r1, [r7, #0]
 80034f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	db0a      	blt.n	8003512 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	b2da      	uxtb	r2, r3
 8003500:	490c      	ldr	r1, [pc, #48]	; (8003534 <__NVIC_SetPriority+0x4c>)
 8003502:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003506:	0112      	lsls	r2, r2, #4
 8003508:	b2d2      	uxtb	r2, r2
 800350a:	440b      	add	r3, r1
 800350c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003510:	e00a      	b.n	8003528 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	b2da      	uxtb	r2, r3
 8003516:	4908      	ldr	r1, [pc, #32]	; (8003538 <__NVIC_SetPriority+0x50>)
 8003518:	79fb      	ldrb	r3, [r7, #7]
 800351a:	f003 030f 	and.w	r3, r3, #15
 800351e:	3b04      	subs	r3, #4
 8003520:	0112      	lsls	r2, r2, #4
 8003522:	b2d2      	uxtb	r2, r2
 8003524:	440b      	add	r3, r1
 8003526:	761a      	strb	r2, [r3, #24]
}
 8003528:	bf00      	nop
 800352a:	370c      	adds	r7, #12
 800352c:	46bd      	mov	sp, r7
 800352e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003532:	4770      	bx	lr
 8003534:	e000e100 	.word	0xe000e100
 8003538:	e000ed00 	.word	0xe000ed00

0800353c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800353c:	b480      	push	{r7}
 800353e:	b089      	sub	sp, #36	; 0x24
 8003540:	af00      	add	r7, sp, #0
 8003542:	60f8      	str	r0, [r7, #12]
 8003544:	60b9      	str	r1, [r7, #8]
 8003546:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	f003 0307 	and.w	r3, r3, #7
 800354e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003550:	69fb      	ldr	r3, [r7, #28]
 8003552:	f1c3 0307 	rsb	r3, r3, #7
 8003556:	2b04      	cmp	r3, #4
 8003558:	bf28      	it	cs
 800355a:	2304      	movcs	r3, #4
 800355c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800355e:	69fb      	ldr	r3, [r7, #28]
 8003560:	3304      	adds	r3, #4
 8003562:	2b06      	cmp	r3, #6
 8003564:	d902      	bls.n	800356c <NVIC_EncodePriority+0x30>
 8003566:	69fb      	ldr	r3, [r7, #28]
 8003568:	3b03      	subs	r3, #3
 800356a:	e000      	b.n	800356e <NVIC_EncodePriority+0x32>
 800356c:	2300      	movs	r3, #0
 800356e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003570:	f04f 32ff 	mov.w	r2, #4294967295
 8003574:	69bb      	ldr	r3, [r7, #24]
 8003576:	fa02 f303 	lsl.w	r3, r2, r3
 800357a:	43da      	mvns	r2, r3
 800357c:	68bb      	ldr	r3, [r7, #8]
 800357e:	401a      	ands	r2, r3
 8003580:	697b      	ldr	r3, [r7, #20]
 8003582:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003584:	f04f 31ff 	mov.w	r1, #4294967295
 8003588:	697b      	ldr	r3, [r7, #20]
 800358a:	fa01 f303 	lsl.w	r3, r1, r3
 800358e:	43d9      	mvns	r1, r3
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003594:	4313      	orrs	r3, r2
         );
}
 8003596:	4618      	mov	r0, r3
 8003598:	3724      	adds	r7, #36	; 0x24
 800359a:	46bd      	mov	sp, r7
 800359c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035a0:	4770      	bx	lr
	...

080035a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b082      	sub	sp, #8
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	3b01      	subs	r3, #1
 80035b0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80035b4:	d301      	bcc.n	80035ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80035b6:	2301      	movs	r3, #1
 80035b8:	e00f      	b.n	80035da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035ba:	4a0a      	ldr	r2, [pc, #40]	; (80035e4 <SysTick_Config+0x40>)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	3b01      	subs	r3, #1
 80035c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035c2:	210f      	movs	r1, #15
 80035c4:	f04f 30ff 	mov.w	r0, #4294967295
 80035c8:	f7ff ff8e 	bl	80034e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80035cc:	4b05      	ldr	r3, [pc, #20]	; (80035e4 <SysTick_Config+0x40>)
 80035ce:	2200      	movs	r2, #0
 80035d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80035d2:	4b04      	ldr	r3, [pc, #16]	; (80035e4 <SysTick_Config+0x40>)
 80035d4:	2207      	movs	r2, #7
 80035d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80035d8:	2300      	movs	r3, #0
}
 80035da:	4618      	mov	r0, r3
 80035dc:	3708      	adds	r7, #8
 80035de:	46bd      	mov	sp, r7
 80035e0:	bd80      	pop	{r7, pc}
 80035e2:	bf00      	nop
 80035e4:	e000e010 	.word	0xe000e010

080035e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b082      	sub	sp, #8
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80035f0:	6878      	ldr	r0, [r7, #4]
 80035f2:	f7ff ff29 	bl	8003448 <__NVIC_SetPriorityGrouping>
}
 80035f6:	bf00      	nop
 80035f8:	3708      	adds	r7, #8
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}

080035fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80035fe:	b580      	push	{r7, lr}
 8003600:	b086      	sub	sp, #24
 8003602:	af00      	add	r7, sp, #0
 8003604:	4603      	mov	r3, r0
 8003606:	60b9      	str	r1, [r7, #8]
 8003608:	607a      	str	r2, [r7, #4]
 800360a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800360c:	2300      	movs	r3, #0
 800360e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003610:	f7ff ff3e 	bl	8003490 <__NVIC_GetPriorityGrouping>
 8003614:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003616:	687a      	ldr	r2, [r7, #4]
 8003618:	68b9      	ldr	r1, [r7, #8]
 800361a:	6978      	ldr	r0, [r7, #20]
 800361c:	f7ff ff8e 	bl	800353c <NVIC_EncodePriority>
 8003620:	4602      	mov	r2, r0
 8003622:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003626:	4611      	mov	r1, r2
 8003628:	4618      	mov	r0, r3
 800362a:	f7ff ff5d 	bl	80034e8 <__NVIC_SetPriority>
}
 800362e:	bf00      	nop
 8003630:	3718      	adds	r7, #24
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}

08003636 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003636:	b580      	push	{r7, lr}
 8003638:	b082      	sub	sp, #8
 800363a:	af00      	add	r7, sp, #0
 800363c:	4603      	mov	r3, r0
 800363e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003640:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003644:	4618      	mov	r0, r3
 8003646:	f7ff ff31 	bl	80034ac <__NVIC_EnableIRQ>
}
 800364a:	bf00      	nop
 800364c:	3708      	adds	r7, #8
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}

08003652 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003652:	b580      	push	{r7, lr}
 8003654:	b082      	sub	sp, #8
 8003656:	af00      	add	r7, sp, #0
 8003658:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800365a:	6878      	ldr	r0, [r7, #4]
 800365c:	f7ff ffa2 	bl	80035a4 <SysTick_Config>
 8003660:	4603      	mov	r3, r0
}
 8003662:	4618      	mov	r0, r3
 8003664:	3708      	adds	r7, #8
 8003666:	46bd      	mov	sp, r7
 8003668:	bd80      	pop	{r7, pc}
	...

0800366c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b086      	sub	sp, #24
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003674:	2300      	movs	r3, #0
 8003676:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003678:	f7ff feb8 	bl	80033ec <HAL_GetTick>
 800367c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d101      	bne.n	8003688 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003684:	2301      	movs	r3, #1
 8003686:	e099      	b.n	80037bc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2200      	movs	r2, #0
 800368c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2202      	movs	r2, #2
 8003694:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	681a      	ldr	r2, [r3, #0]
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	f022 0201 	bic.w	r2, r2, #1
 80036a6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036a8:	e00f      	b.n	80036ca <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80036aa:	f7ff fe9f 	bl	80033ec <HAL_GetTick>
 80036ae:	4602      	mov	r2, r0
 80036b0:	693b      	ldr	r3, [r7, #16]
 80036b2:	1ad3      	subs	r3, r2, r3
 80036b4:	2b05      	cmp	r3, #5
 80036b6:	d908      	bls.n	80036ca <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2220      	movs	r2, #32
 80036bc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2203      	movs	r2, #3
 80036c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80036c6:	2303      	movs	r3, #3
 80036c8:	e078      	b.n	80037bc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f003 0301 	and.w	r3, r3, #1
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d1e8      	bne.n	80036aa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80036e0:	697a      	ldr	r2, [r7, #20]
 80036e2:	4b38      	ldr	r3, [pc, #224]	; (80037c4 <HAL_DMA_Init+0x158>)
 80036e4:	4013      	ands	r3, r2
 80036e6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	685a      	ldr	r2, [r3, #4]
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	689b      	ldr	r3, [r3, #8]
 80036f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	691b      	ldr	r3, [r3, #16]
 80036fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003702:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	699b      	ldr	r3, [r3, #24]
 8003708:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800370e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6a1b      	ldr	r3, [r3, #32]
 8003714:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003716:	697a      	ldr	r2, [r7, #20]
 8003718:	4313      	orrs	r3, r2
 800371a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003720:	2b04      	cmp	r3, #4
 8003722:	d107      	bne.n	8003734 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800372c:	4313      	orrs	r3, r2
 800372e:	697a      	ldr	r2, [r7, #20]
 8003730:	4313      	orrs	r3, r2
 8003732:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	697a      	ldr	r2, [r7, #20]
 800373a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	695b      	ldr	r3, [r3, #20]
 8003742:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003744:	697b      	ldr	r3, [r7, #20]
 8003746:	f023 0307 	bic.w	r3, r3, #7
 800374a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003750:	697a      	ldr	r2, [r7, #20]
 8003752:	4313      	orrs	r3, r2
 8003754:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800375a:	2b04      	cmp	r3, #4
 800375c:	d117      	bne.n	800378e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003762:	697a      	ldr	r2, [r7, #20]
 8003764:	4313      	orrs	r3, r2
 8003766:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800376c:	2b00      	cmp	r3, #0
 800376e:	d00e      	beq.n	800378e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003770:	6878      	ldr	r0, [r7, #4]
 8003772:	f000 fa99 	bl	8003ca8 <DMA_CheckFifoParam>
 8003776:	4603      	mov	r3, r0
 8003778:	2b00      	cmp	r3, #0
 800377a:	d008      	beq.n	800378e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2240      	movs	r2, #64	; 0x40
 8003780:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2201      	movs	r2, #1
 8003786:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800378a:	2301      	movs	r3, #1
 800378c:	e016      	b.n	80037bc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	697a      	ldr	r2, [r7, #20]
 8003794:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003796:	6878      	ldr	r0, [r7, #4]
 8003798:	f000 fa50 	bl	8003c3c <DMA_CalcBaseAndBitshift>
 800379c:	4603      	mov	r3, r0
 800379e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037a4:	223f      	movs	r2, #63	; 0x3f
 80037a6:	409a      	lsls	r2, r3
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	2200      	movs	r2, #0
 80037b0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	2201      	movs	r2, #1
 80037b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80037ba:	2300      	movs	r3, #0
}
 80037bc:	4618      	mov	r0, r3
 80037be:	3718      	adds	r7, #24
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bd80      	pop	{r7, pc}
 80037c4:	f010803f 	.word	0xf010803f

080037c8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b086      	sub	sp, #24
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	60f8      	str	r0, [r7, #12]
 80037d0:	60b9      	str	r1, [r7, #8]
 80037d2:	607a      	str	r2, [r7, #4]
 80037d4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80037d6:	2300      	movs	r3, #0
 80037d8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037de:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80037e6:	2b01      	cmp	r3, #1
 80037e8:	d101      	bne.n	80037ee <HAL_DMA_Start_IT+0x26>
 80037ea:	2302      	movs	r3, #2
 80037ec:	e048      	b.n	8003880 <HAL_DMA_Start_IT+0xb8>
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	2201      	movs	r2, #1
 80037f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80037fc:	b2db      	uxtb	r3, r3
 80037fe:	2b01      	cmp	r3, #1
 8003800:	d137      	bne.n	8003872 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	2202      	movs	r2, #2
 8003806:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	2200      	movs	r2, #0
 800380e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	687a      	ldr	r2, [r7, #4]
 8003814:	68b9      	ldr	r1, [r7, #8]
 8003816:	68f8      	ldr	r0, [r7, #12]
 8003818:	f000 f9e2 	bl	8003be0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003820:	223f      	movs	r2, #63	; 0x3f
 8003822:	409a      	lsls	r2, r3
 8003824:	693b      	ldr	r3, [r7, #16]
 8003826:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	681a      	ldr	r2, [r3, #0]
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f042 0216 	orr.w	r2, r2, #22
 8003836:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	695a      	ldr	r2, [r3, #20]
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003846:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800384c:	2b00      	cmp	r3, #0
 800384e:	d007      	beq.n	8003860 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	681a      	ldr	r2, [r3, #0]
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f042 0208 	orr.w	r2, r2, #8
 800385e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	681a      	ldr	r2, [r3, #0]
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f042 0201 	orr.w	r2, r2, #1
 800386e:	601a      	str	r2, [r3, #0]
 8003870:	e005      	b.n	800387e <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	2200      	movs	r2, #0
 8003876:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800387a:	2302      	movs	r3, #2
 800387c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800387e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003880:	4618      	mov	r0, r3
 8003882:	3718      	adds	r7, #24
 8003884:	46bd      	mov	sp, r7
 8003886:	bd80      	pop	{r7, pc}

08003888 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003888:	b480      	push	{r7}
 800388a:	b083      	sub	sp, #12
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003896:	b2db      	uxtb	r3, r3
 8003898:	2b02      	cmp	r3, #2
 800389a:	d004      	beq.n	80038a6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2280      	movs	r2, #128	; 0x80
 80038a0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	e00c      	b.n	80038c0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2205      	movs	r2, #5
 80038aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	681a      	ldr	r2, [r3, #0]
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f022 0201 	bic.w	r2, r2, #1
 80038bc:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80038be:	2300      	movs	r3, #0
}
 80038c0:	4618      	mov	r0, r3
 80038c2:	370c      	adds	r7, #12
 80038c4:	46bd      	mov	sp, r7
 80038c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ca:	4770      	bx	lr

080038cc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b086      	sub	sp, #24
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80038d4:	2300      	movs	r3, #0
 80038d6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80038d8:	4b92      	ldr	r3, [pc, #584]	; (8003b24 <HAL_DMA_IRQHandler+0x258>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4a92      	ldr	r2, [pc, #584]	; (8003b28 <HAL_DMA_IRQHandler+0x25c>)
 80038de:	fba2 2303 	umull	r2, r3, r2, r3
 80038e2:	0a9b      	lsrs	r3, r3, #10
 80038e4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038ea:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80038ec:	693b      	ldr	r3, [r7, #16]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038f6:	2208      	movs	r2, #8
 80038f8:	409a      	lsls	r2, r3
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	4013      	ands	r3, r2
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d01a      	beq.n	8003938 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f003 0304 	and.w	r3, r3, #4
 800390c:	2b00      	cmp	r3, #0
 800390e:	d013      	beq.n	8003938 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	681a      	ldr	r2, [r3, #0]
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f022 0204 	bic.w	r2, r2, #4
 800391e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003924:	2208      	movs	r2, #8
 8003926:	409a      	lsls	r2, r3
 8003928:	693b      	ldr	r3, [r7, #16]
 800392a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003930:	f043 0201 	orr.w	r2, r3, #1
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800393c:	2201      	movs	r2, #1
 800393e:	409a      	lsls	r2, r3
 8003940:	68fb      	ldr	r3, [r7, #12]
 8003942:	4013      	ands	r3, r2
 8003944:	2b00      	cmp	r3, #0
 8003946:	d012      	beq.n	800396e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	695b      	ldr	r3, [r3, #20]
 800394e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003952:	2b00      	cmp	r3, #0
 8003954:	d00b      	beq.n	800396e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800395a:	2201      	movs	r2, #1
 800395c:	409a      	lsls	r2, r3
 800395e:	693b      	ldr	r3, [r7, #16]
 8003960:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003966:	f043 0202 	orr.w	r2, r3, #2
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003972:	2204      	movs	r2, #4
 8003974:	409a      	lsls	r2, r3
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	4013      	ands	r3, r2
 800397a:	2b00      	cmp	r3, #0
 800397c:	d012      	beq.n	80039a4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f003 0302 	and.w	r3, r3, #2
 8003988:	2b00      	cmp	r3, #0
 800398a:	d00b      	beq.n	80039a4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003990:	2204      	movs	r2, #4
 8003992:	409a      	lsls	r2, r3
 8003994:	693b      	ldr	r3, [r7, #16]
 8003996:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800399c:	f043 0204 	orr.w	r2, r3, #4
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039a8:	2210      	movs	r2, #16
 80039aa:	409a      	lsls	r2, r3
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	4013      	ands	r3, r2
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d043      	beq.n	8003a3c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f003 0308 	and.w	r3, r3, #8
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d03c      	beq.n	8003a3c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039c6:	2210      	movs	r2, #16
 80039c8:	409a      	lsls	r2, r3
 80039ca:	693b      	ldr	r3, [r7, #16]
 80039cc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d018      	beq.n	8003a0e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d108      	bne.n	80039fc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d024      	beq.n	8003a3c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039f6:	6878      	ldr	r0, [r7, #4]
 80039f8:	4798      	blx	r3
 80039fa:	e01f      	b.n	8003a3c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d01b      	beq.n	8003a3c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a08:	6878      	ldr	r0, [r7, #4]
 8003a0a:	4798      	blx	r3
 8003a0c:	e016      	b.n	8003a3c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d107      	bne.n	8003a2c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	681a      	ldr	r2, [r3, #0]
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f022 0208 	bic.w	r2, r2, #8
 8003a2a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	d003      	beq.n	8003a3c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a38:	6878      	ldr	r0, [r7, #4]
 8003a3a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a40:	2220      	movs	r2, #32
 8003a42:	409a      	lsls	r2, r3
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	4013      	ands	r3, r2
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	f000 808e 	beq.w	8003b6a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f003 0310 	and.w	r3, r3, #16
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	f000 8086 	beq.w	8003b6a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a62:	2220      	movs	r2, #32
 8003a64:	409a      	lsls	r2, r3
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a70:	b2db      	uxtb	r3, r3
 8003a72:	2b05      	cmp	r3, #5
 8003a74:	d136      	bne.n	8003ae4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	681a      	ldr	r2, [r3, #0]
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f022 0216 	bic.w	r2, r2, #22
 8003a84:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	695a      	ldr	r2, [r3, #20]
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003a94:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d103      	bne.n	8003aa6 <HAL_DMA_IRQHandler+0x1da>
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d007      	beq.n	8003ab6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	681a      	ldr	r2, [r3, #0]
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f022 0208 	bic.w	r2, r2, #8
 8003ab4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003aba:	223f      	movs	r2, #63	; 0x3f
 8003abc:	409a      	lsls	r2, r3
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	2200      	movs	r2, #0
 8003ac6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2201      	movs	r2, #1
 8003ace:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d07d      	beq.n	8003bd6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ade:	6878      	ldr	r0, [r7, #4]
 8003ae0:	4798      	blx	r3
        }
        return;
 8003ae2:	e078      	b.n	8003bd6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d01c      	beq.n	8003b2c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d108      	bne.n	8003b12 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d030      	beq.n	8003b6a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b0c:	6878      	ldr	r0, [r7, #4]
 8003b0e:	4798      	blx	r3
 8003b10:	e02b      	b.n	8003b6a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d027      	beq.n	8003b6a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b1e:	6878      	ldr	r0, [r7, #4]
 8003b20:	4798      	blx	r3
 8003b22:	e022      	b.n	8003b6a <HAL_DMA_IRQHandler+0x29e>
 8003b24:	20000028 	.word	0x20000028
 8003b28:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d10f      	bne.n	8003b5a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	681a      	ldr	r2, [r3, #0]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f022 0210 	bic.w	r2, r2, #16
 8003b48:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2201      	movs	r2, #1
 8003b56:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d003      	beq.n	8003b6a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b66:	6878      	ldr	r0, [r7, #4]
 8003b68:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d032      	beq.n	8003bd8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b76:	f003 0301 	and.w	r3, r3, #1
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d022      	beq.n	8003bc4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2205      	movs	r2, #5
 8003b82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	681a      	ldr	r2, [r3, #0]
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f022 0201 	bic.w	r2, r2, #1
 8003b94:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	3301      	adds	r3, #1
 8003b9a:	60bb      	str	r3, [r7, #8]
 8003b9c:	697a      	ldr	r2, [r7, #20]
 8003b9e:	429a      	cmp	r2, r3
 8003ba0:	d307      	bcc.n	8003bb2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f003 0301 	and.w	r3, r3, #1
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d1f2      	bne.n	8003b96 <HAL_DMA_IRQHandler+0x2ca>
 8003bb0:	e000      	b.n	8003bb4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003bb2:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	2201      	movs	r2, #1
 8003bc0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d005      	beq.n	8003bd8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bd0:	6878      	ldr	r0, [r7, #4]
 8003bd2:	4798      	blx	r3
 8003bd4:	e000      	b.n	8003bd8 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003bd6:	bf00      	nop
    }
  }
}
 8003bd8:	3718      	adds	r7, #24
 8003bda:	46bd      	mov	sp, r7
 8003bdc:	bd80      	pop	{r7, pc}
 8003bde:	bf00      	nop

08003be0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003be0:	b480      	push	{r7}
 8003be2:	b085      	sub	sp, #20
 8003be4:	af00      	add	r7, sp, #0
 8003be6:	60f8      	str	r0, [r7, #12]
 8003be8:	60b9      	str	r1, [r7, #8]
 8003bea:	607a      	str	r2, [r7, #4]
 8003bec:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	681a      	ldr	r2, [r3, #0]
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003bfc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	683a      	ldr	r2, [r7, #0]
 8003c04:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	689b      	ldr	r3, [r3, #8]
 8003c0a:	2b40      	cmp	r3, #64	; 0x40
 8003c0c:	d108      	bne.n	8003c20 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	687a      	ldr	r2, [r7, #4]
 8003c14:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	68ba      	ldr	r2, [r7, #8]
 8003c1c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003c1e:	e007      	b.n	8003c30 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	68ba      	ldr	r2, [r7, #8]
 8003c26:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	687a      	ldr	r2, [r7, #4]
 8003c2e:	60da      	str	r2, [r3, #12]
}
 8003c30:	bf00      	nop
 8003c32:	3714      	adds	r7, #20
 8003c34:	46bd      	mov	sp, r7
 8003c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3a:	4770      	bx	lr

08003c3c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b085      	sub	sp, #20
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	b2db      	uxtb	r3, r3
 8003c4a:	3b10      	subs	r3, #16
 8003c4c:	4a14      	ldr	r2, [pc, #80]	; (8003ca0 <DMA_CalcBaseAndBitshift+0x64>)
 8003c4e:	fba2 2303 	umull	r2, r3, r2, r3
 8003c52:	091b      	lsrs	r3, r3, #4
 8003c54:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003c56:	4a13      	ldr	r2, [pc, #76]	; (8003ca4 <DMA_CalcBaseAndBitshift+0x68>)
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	4413      	add	r3, r2
 8003c5c:	781b      	ldrb	r3, [r3, #0]
 8003c5e:	461a      	mov	r2, r3
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	2b03      	cmp	r3, #3
 8003c68:	d909      	bls.n	8003c7e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003c72:	f023 0303 	bic.w	r3, r3, #3
 8003c76:	1d1a      	adds	r2, r3, #4
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	659a      	str	r2, [r3, #88]	; 0x58
 8003c7c:	e007      	b.n	8003c8e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003c86:	f023 0303 	bic.w	r3, r3, #3
 8003c8a:	687a      	ldr	r2, [r7, #4]
 8003c8c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003c92:	4618      	mov	r0, r3
 8003c94:	3714      	adds	r7, #20
 8003c96:	46bd      	mov	sp, r7
 8003c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9c:	4770      	bx	lr
 8003c9e:	bf00      	nop
 8003ca0:	aaaaaaab 	.word	0xaaaaaaab
 8003ca4:	0800c260 	.word	0x0800c260

08003ca8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003ca8:	b480      	push	{r7}
 8003caa:	b085      	sub	sp, #20
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003cb0:	2300      	movs	r3, #0
 8003cb2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cb8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	699b      	ldr	r3, [r3, #24]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d11f      	bne.n	8003d02 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003cc2:	68bb      	ldr	r3, [r7, #8]
 8003cc4:	2b03      	cmp	r3, #3
 8003cc6:	d855      	bhi.n	8003d74 <DMA_CheckFifoParam+0xcc>
 8003cc8:	a201      	add	r2, pc, #4	; (adr r2, 8003cd0 <DMA_CheckFifoParam+0x28>)
 8003cca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cce:	bf00      	nop
 8003cd0:	08003ce1 	.word	0x08003ce1
 8003cd4:	08003cf3 	.word	0x08003cf3
 8003cd8:	08003ce1 	.word	0x08003ce1
 8003cdc:	08003d75 	.word	0x08003d75
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ce4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d045      	beq.n	8003d78 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8003cec:	2301      	movs	r3, #1
 8003cee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003cf0:	e042      	b.n	8003d78 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cf6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003cfa:	d13f      	bne.n	8003d7c <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d00:	e03c      	b.n	8003d7c <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	699b      	ldr	r3, [r3, #24]
 8003d06:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d0a:	d121      	bne.n	8003d50 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	2b03      	cmp	r3, #3
 8003d10:	d836      	bhi.n	8003d80 <DMA_CheckFifoParam+0xd8>
 8003d12:	a201      	add	r2, pc, #4	; (adr r2, 8003d18 <DMA_CheckFifoParam+0x70>)
 8003d14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d18:	08003d29 	.word	0x08003d29
 8003d1c:	08003d2f 	.word	0x08003d2f
 8003d20:	08003d29 	.word	0x08003d29
 8003d24:	08003d41 	.word	0x08003d41
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	73fb      	strb	r3, [r7, #15]
      break;
 8003d2c:	e02f      	b.n	8003d8e <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d32:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d024      	beq.n	8003d84 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8003d3a:	2301      	movs	r3, #1
 8003d3c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d3e:	e021      	b.n	8003d84 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d44:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003d48:	d11e      	bne.n	8003d88 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003d4e:	e01b      	b.n	8003d88 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	2b02      	cmp	r3, #2
 8003d54:	d902      	bls.n	8003d5c <DMA_CheckFifoParam+0xb4>
 8003d56:	2b03      	cmp	r3, #3
 8003d58:	d003      	beq.n	8003d62 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003d5a:	e018      	b.n	8003d8e <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003d5c:	2301      	movs	r3, #1
 8003d5e:	73fb      	strb	r3, [r7, #15]
      break;
 8003d60:	e015      	b.n	8003d8e <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d66:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d00e      	beq.n	8003d8c <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	73fb      	strb	r3, [r7, #15]
      break;
 8003d72:	e00b      	b.n	8003d8c <DMA_CheckFifoParam+0xe4>
      break;
 8003d74:	bf00      	nop
 8003d76:	e00a      	b.n	8003d8e <DMA_CheckFifoParam+0xe6>
      break;
 8003d78:	bf00      	nop
 8003d7a:	e008      	b.n	8003d8e <DMA_CheckFifoParam+0xe6>
      break;
 8003d7c:	bf00      	nop
 8003d7e:	e006      	b.n	8003d8e <DMA_CheckFifoParam+0xe6>
      break;
 8003d80:	bf00      	nop
 8003d82:	e004      	b.n	8003d8e <DMA_CheckFifoParam+0xe6>
      break;
 8003d84:	bf00      	nop
 8003d86:	e002      	b.n	8003d8e <DMA_CheckFifoParam+0xe6>
      break;   
 8003d88:	bf00      	nop
 8003d8a:	e000      	b.n	8003d8e <DMA_CheckFifoParam+0xe6>
      break;
 8003d8c:	bf00      	nop
    }
  } 
  
  return status; 
 8003d8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d90:	4618      	mov	r0, r3
 8003d92:	3714      	adds	r7, #20
 8003d94:	46bd      	mov	sp, r7
 8003d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9a:	4770      	bx	lr

08003d9c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	b089      	sub	sp, #36	; 0x24
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
 8003da4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003da6:	2300      	movs	r3, #0
 8003da8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003daa:	2300      	movs	r3, #0
 8003dac:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003dae:	2300      	movs	r3, #0
 8003db0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003db2:	2300      	movs	r3, #0
 8003db4:	61fb      	str	r3, [r7, #28]
 8003db6:	e16b      	b.n	8004090 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003db8:	2201      	movs	r2, #1
 8003dba:	69fb      	ldr	r3, [r7, #28]
 8003dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8003dc0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003dc2:	683b      	ldr	r3, [r7, #0]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	697a      	ldr	r2, [r7, #20]
 8003dc8:	4013      	ands	r3, r2
 8003dca:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003dcc:	693a      	ldr	r2, [r7, #16]
 8003dce:	697b      	ldr	r3, [r7, #20]
 8003dd0:	429a      	cmp	r2, r3
 8003dd2:	f040 815a 	bne.w	800408a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	685b      	ldr	r3, [r3, #4]
 8003dda:	2b02      	cmp	r3, #2
 8003ddc:	d003      	beq.n	8003de6 <HAL_GPIO_Init+0x4a>
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	685b      	ldr	r3, [r3, #4]
 8003de2:	2b12      	cmp	r3, #18
 8003de4:	d123      	bne.n	8003e2e <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003de6:	69fb      	ldr	r3, [r7, #28]
 8003de8:	08da      	lsrs	r2, r3, #3
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	3208      	adds	r2, #8
 8003dee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003df2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003df4:	69fb      	ldr	r3, [r7, #28]
 8003df6:	f003 0307 	and.w	r3, r3, #7
 8003dfa:	009b      	lsls	r3, r3, #2
 8003dfc:	220f      	movs	r2, #15
 8003dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8003e02:	43db      	mvns	r3, r3
 8003e04:	69ba      	ldr	r2, [r7, #24]
 8003e06:	4013      	ands	r3, r2
 8003e08:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	691a      	ldr	r2, [r3, #16]
 8003e0e:	69fb      	ldr	r3, [r7, #28]
 8003e10:	f003 0307 	and.w	r3, r3, #7
 8003e14:	009b      	lsls	r3, r3, #2
 8003e16:	fa02 f303 	lsl.w	r3, r2, r3
 8003e1a:	69ba      	ldr	r2, [r7, #24]
 8003e1c:	4313      	orrs	r3, r2
 8003e1e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003e20:	69fb      	ldr	r3, [r7, #28]
 8003e22:	08da      	lsrs	r2, r3, #3
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	3208      	adds	r2, #8
 8003e28:	69b9      	ldr	r1, [r7, #24]
 8003e2a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003e34:	69fb      	ldr	r3, [r7, #28]
 8003e36:	005b      	lsls	r3, r3, #1
 8003e38:	2203      	movs	r2, #3
 8003e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e3e:	43db      	mvns	r3, r3
 8003e40:	69ba      	ldr	r2, [r7, #24]
 8003e42:	4013      	ands	r3, r2
 8003e44:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	685b      	ldr	r3, [r3, #4]
 8003e4a:	f003 0203 	and.w	r2, r3, #3
 8003e4e:	69fb      	ldr	r3, [r7, #28]
 8003e50:	005b      	lsls	r3, r3, #1
 8003e52:	fa02 f303 	lsl.w	r3, r2, r3
 8003e56:	69ba      	ldr	r2, [r7, #24]
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	69ba      	ldr	r2, [r7, #24]
 8003e60:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	2b01      	cmp	r3, #1
 8003e68:	d00b      	beq.n	8003e82 <HAL_GPIO_Init+0xe6>
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	685b      	ldr	r3, [r3, #4]
 8003e6e:	2b02      	cmp	r3, #2
 8003e70:	d007      	beq.n	8003e82 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003e72:	683b      	ldr	r3, [r7, #0]
 8003e74:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003e76:	2b11      	cmp	r3, #17
 8003e78:	d003      	beq.n	8003e82 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003e7a:	683b      	ldr	r3, [r7, #0]
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	2b12      	cmp	r3, #18
 8003e80:	d130      	bne.n	8003ee4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	689b      	ldr	r3, [r3, #8]
 8003e86:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003e88:	69fb      	ldr	r3, [r7, #28]
 8003e8a:	005b      	lsls	r3, r3, #1
 8003e8c:	2203      	movs	r2, #3
 8003e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e92:	43db      	mvns	r3, r3
 8003e94:	69ba      	ldr	r2, [r7, #24]
 8003e96:	4013      	ands	r3, r2
 8003e98:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003e9a:	683b      	ldr	r3, [r7, #0]
 8003e9c:	68da      	ldr	r2, [r3, #12]
 8003e9e:	69fb      	ldr	r3, [r7, #28]
 8003ea0:	005b      	lsls	r3, r3, #1
 8003ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea6:	69ba      	ldr	r2, [r7, #24]
 8003ea8:	4313      	orrs	r3, r2
 8003eaa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	69ba      	ldr	r2, [r7, #24]
 8003eb0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	685b      	ldr	r3, [r3, #4]
 8003eb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003eb8:	2201      	movs	r2, #1
 8003eba:	69fb      	ldr	r3, [r7, #28]
 8003ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec0:	43db      	mvns	r3, r3
 8003ec2:	69ba      	ldr	r2, [r7, #24]
 8003ec4:	4013      	ands	r3, r2
 8003ec6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	091b      	lsrs	r3, r3, #4
 8003ece:	f003 0201 	and.w	r2, r3, #1
 8003ed2:	69fb      	ldr	r3, [r7, #28]
 8003ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed8:	69ba      	ldr	r2, [r7, #24]
 8003eda:	4313      	orrs	r3, r2
 8003edc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	69ba      	ldr	r2, [r7, #24]
 8003ee2:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	68db      	ldr	r3, [r3, #12]
 8003ee8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003eea:	69fb      	ldr	r3, [r7, #28]
 8003eec:	005b      	lsls	r3, r3, #1
 8003eee:	2203      	movs	r2, #3
 8003ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef4:	43db      	mvns	r3, r3
 8003ef6:	69ba      	ldr	r2, [r7, #24]
 8003ef8:	4013      	ands	r3, r2
 8003efa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	689a      	ldr	r2, [r3, #8]
 8003f00:	69fb      	ldr	r3, [r7, #28]
 8003f02:	005b      	lsls	r3, r3, #1
 8003f04:	fa02 f303 	lsl.w	r3, r2, r3
 8003f08:	69ba      	ldr	r2, [r7, #24]
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	69ba      	ldr	r2, [r7, #24]
 8003f12:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003f14:	683b      	ldr	r3, [r7, #0]
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	f000 80b4 	beq.w	800408a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f22:	2300      	movs	r3, #0
 8003f24:	60fb      	str	r3, [r7, #12]
 8003f26:	4b5f      	ldr	r3, [pc, #380]	; (80040a4 <HAL_GPIO_Init+0x308>)
 8003f28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f2a:	4a5e      	ldr	r2, [pc, #376]	; (80040a4 <HAL_GPIO_Init+0x308>)
 8003f2c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003f30:	6453      	str	r3, [r2, #68]	; 0x44
 8003f32:	4b5c      	ldr	r3, [pc, #368]	; (80040a4 <HAL_GPIO_Init+0x308>)
 8003f34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f3a:	60fb      	str	r3, [r7, #12]
 8003f3c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003f3e:	4a5a      	ldr	r2, [pc, #360]	; (80040a8 <HAL_GPIO_Init+0x30c>)
 8003f40:	69fb      	ldr	r3, [r7, #28]
 8003f42:	089b      	lsrs	r3, r3, #2
 8003f44:	3302      	adds	r3, #2
 8003f46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003f4c:	69fb      	ldr	r3, [r7, #28]
 8003f4e:	f003 0303 	and.w	r3, r3, #3
 8003f52:	009b      	lsls	r3, r3, #2
 8003f54:	220f      	movs	r2, #15
 8003f56:	fa02 f303 	lsl.w	r3, r2, r3
 8003f5a:	43db      	mvns	r3, r3
 8003f5c:	69ba      	ldr	r2, [r7, #24]
 8003f5e:	4013      	ands	r3, r2
 8003f60:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	4a51      	ldr	r2, [pc, #324]	; (80040ac <HAL_GPIO_Init+0x310>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d02b      	beq.n	8003fc2 <HAL_GPIO_Init+0x226>
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	4a50      	ldr	r2, [pc, #320]	; (80040b0 <HAL_GPIO_Init+0x314>)
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d025      	beq.n	8003fbe <HAL_GPIO_Init+0x222>
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	4a4f      	ldr	r2, [pc, #316]	; (80040b4 <HAL_GPIO_Init+0x318>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d01f      	beq.n	8003fba <HAL_GPIO_Init+0x21e>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	4a4e      	ldr	r2, [pc, #312]	; (80040b8 <HAL_GPIO_Init+0x31c>)
 8003f7e:	4293      	cmp	r3, r2
 8003f80:	d019      	beq.n	8003fb6 <HAL_GPIO_Init+0x21a>
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	4a4d      	ldr	r2, [pc, #308]	; (80040bc <HAL_GPIO_Init+0x320>)
 8003f86:	4293      	cmp	r3, r2
 8003f88:	d013      	beq.n	8003fb2 <HAL_GPIO_Init+0x216>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	4a4c      	ldr	r2, [pc, #304]	; (80040c0 <HAL_GPIO_Init+0x324>)
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d00d      	beq.n	8003fae <HAL_GPIO_Init+0x212>
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	4a4b      	ldr	r2, [pc, #300]	; (80040c4 <HAL_GPIO_Init+0x328>)
 8003f96:	4293      	cmp	r3, r2
 8003f98:	d007      	beq.n	8003faa <HAL_GPIO_Init+0x20e>
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	4a4a      	ldr	r2, [pc, #296]	; (80040c8 <HAL_GPIO_Init+0x32c>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d101      	bne.n	8003fa6 <HAL_GPIO_Init+0x20a>
 8003fa2:	2307      	movs	r3, #7
 8003fa4:	e00e      	b.n	8003fc4 <HAL_GPIO_Init+0x228>
 8003fa6:	2308      	movs	r3, #8
 8003fa8:	e00c      	b.n	8003fc4 <HAL_GPIO_Init+0x228>
 8003faa:	2306      	movs	r3, #6
 8003fac:	e00a      	b.n	8003fc4 <HAL_GPIO_Init+0x228>
 8003fae:	2305      	movs	r3, #5
 8003fb0:	e008      	b.n	8003fc4 <HAL_GPIO_Init+0x228>
 8003fb2:	2304      	movs	r3, #4
 8003fb4:	e006      	b.n	8003fc4 <HAL_GPIO_Init+0x228>
 8003fb6:	2303      	movs	r3, #3
 8003fb8:	e004      	b.n	8003fc4 <HAL_GPIO_Init+0x228>
 8003fba:	2302      	movs	r3, #2
 8003fbc:	e002      	b.n	8003fc4 <HAL_GPIO_Init+0x228>
 8003fbe:	2301      	movs	r3, #1
 8003fc0:	e000      	b.n	8003fc4 <HAL_GPIO_Init+0x228>
 8003fc2:	2300      	movs	r3, #0
 8003fc4:	69fa      	ldr	r2, [r7, #28]
 8003fc6:	f002 0203 	and.w	r2, r2, #3
 8003fca:	0092      	lsls	r2, r2, #2
 8003fcc:	4093      	lsls	r3, r2
 8003fce:	69ba      	ldr	r2, [r7, #24]
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003fd4:	4934      	ldr	r1, [pc, #208]	; (80040a8 <HAL_GPIO_Init+0x30c>)
 8003fd6:	69fb      	ldr	r3, [r7, #28]
 8003fd8:	089b      	lsrs	r3, r3, #2
 8003fda:	3302      	adds	r3, #2
 8003fdc:	69ba      	ldr	r2, [r7, #24]
 8003fde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003fe2:	4b3a      	ldr	r3, [pc, #232]	; (80040cc <HAL_GPIO_Init+0x330>)
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fe8:	693b      	ldr	r3, [r7, #16]
 8003fea:	43db      	mvns	r3, r3
 8003fec:	69ba      	ldr	r2, [r7, #24]
 8003fee:	4013      	ands	r3, r2
 8003ff0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	685b      	ldr	r3, [r3, #4]
 8003ff6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d003      	beq.n	8004006 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003ffe:	69ba      	ldr	r2, [r7, #24]
 8004000:	693b      	ldr	r3, [r7, #16]
 8004002:	4313      	orrs	r3, r2
 8004004:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004006:	4a31      	ldr	r2, [pc, #196]	; (80040cc <HAL_GPIO_Init+0x330>)
 8004008:	69bb      	ldr	r3, [r7, #24]
 800400a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800400c:	4b2f      	ldr	r3, [pc, #188]	; (80040cc <HAL_GPIO_Init+0x330>)
 800400e:	685b      	ldr	r3, [r3, #4]
 8004010:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004012:	693b      	ldr	r3, [r7, #16]
 8004014:	43db      	mvns	r3, r3
 8004016:	69ba      	ldr	r2, [r7, #24]
 8004018:	4013      	ands	r3, r2
 800401a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800401c:	683b      	ldr	r3, [r7, #0]
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004024:	2b00      	cmp	r3, #0
 8004026:	d003      	beq.n	8004030 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004028:	69ba      	ldr	r2, [r7, #24]
 800402a:	693b      	ldr	r3, [r7, #16]
 800402c:	4313      	orrs	r3, r2
 800402e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004030:	4a26      	ldr	r2, [pc, #152]	; (80040cc <HAL_GPIO_Init+0x330>)
 8004032:	69bb      	ldr	r3, [r7, #24]
 8004034:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004036:	4b25      	ldr	r3, [pc, #148]	; (80040cc <HAL_GPIO_Init+0x330>)
 8004038:	689b      	ldr	r3, [r3, #8]
 800403a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800403c:	693b      	ldr	r3, [r7, #16]
 800403e:	43db      	mvns	r3, r3
 8004040:	69ba      	ldr	r2, [r7, #24]
 8004042:	4013      	ands	r3, r2
 8004044:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	685b      	ldr	r3, [r3, #4]
 800404a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800404e:	2b00      	cmp	r3, #0
 8004050:	d003      	beq.n	800405a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004052:	69ba      	ldr	r2, [r7, #24]
 8004054:	693b      	ldr	r3, [r7, #16]
 8004056:	4313      	orrs	r3, r2
 8004058:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800405a:	4a1c      	ldr	r2, [pc, #112]	; (80040cc <HAL_GPIO_Init+0x330>)
 800405c:	69bb      	ldr	r3, [r7, #24]
 800405e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004060:	4b1a      	ldr	r3, [pc, #104]	; (80040cc <HAL_GPIO_Init+0x330>)
 8004062:	68db      	ldr	r3, [r3, #12]
 8004064:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004066:	693b      	ldr	r3, [r7, #16]
 8004068:	43db      	mvns	r3, r3
 800406a:	69ba      	ldr	r2, [r7, #24]
 800406c:	4013      	ands	r3, r2
 800406e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	685b      	ldr	r3, [r3, #4]
 8004074:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004078:	2b00      	cmp	r3, #0
 800407a:	d003      	beq.n	8004084 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800407c:	69ba      	ldr	r2, [r7, #24]
 800407e:	693b      	ldr	r3, [r7, #16]
 8004080:	4313      	orrs	r3, r2
 8004082:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004084:	4a11      	ldr	r2, [pc, #68]	; (80040cc <HAL_GPIO_Init+0x330>)
 8004086:	69bb      	ldr	r3, [r7, #24]
 8004088:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800408a:	69fb      	ldr	r3, [r7, #28]
 800408c:	3301      	adds	r3, #1
 800408e:	61fb      	str	r3, [r7, #28]
 8004090:	69fb      	ldr	r3, [r7, #28]
 8004092:	2b0f      	cmp	r3, #15
 8004094:	f67f ae90 	bls.w	8003db8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004098:	bf00      	nop
 800409a:	3724      	adds	r7, #36	; 0x24
 800409c:	46bd      	mov	sp, r7
 800409e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a2:	4770      	bx	lr
 80040a4:	40023800 	.word	0x40023800
 80040a8:	40013800 	.word	0x40013800
 80040ac:	40020000 	.word	0x40020000
 80040b0:	40020400 	.word	0x40020400
 80040b4:	40020800 	.word	0x40020800
 80040b8:	40020c00 	.word	0x40020c00
 80040bc:	40021000 	.word	0x40021000
 80040c0:	40021400 	.word	0x40021400
 80040c4:	40021800 	.word	0x40021800
 80040c8:	40021c00 	.word	0x40021c00
 80040cc:	40013c00 	.word	0x40013c00

080040d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80040d0:	b480      	push	{r7}
 80040d2:	b083      	sub	sp, #12
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
 80040d8:	460b      	mov	r3, r1
 80040da:	807b      	strh	r3, [r7, #2]
 80040dc:	4613      	mov	r3, r2
 80040de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80040e0:	787b      	ldrb	r3, [r7, #1]
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	d003      	beq.n	80040ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80040e6:	887a      	ldrh	r2, [r7, #2]
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80040ec:	e003      	b.n	80040f6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80040ee:	887b      	ldrh	r3, [r7, #2]
 80040f0:	041a      	lsls	r2, r3, #16
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	619a      	str	r2, [r3, #24]
}
 80040f6:	bf00      	nop
 80040f8:	370c      	adds	r7, #12
 80040fa:	46bd      	mov	sp, r7
 80040fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004100:	4770      	bx	lr

08004102 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004102:	b480      	push	{r7}
 8004104:	b083      	sub	sp, #12
 8004106:	af00      	add	r7, sp, #0
 8004108:	6078      	str	r0, [r7, #4]
 800410a:	460b      	mov	r3, r1
 800410c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	695a      	ldr	r2, [r3, #20]
 8004112:	887b      	ldrh	r3, [r7, #2]
 8004114:	401a      	ands	r2, r3
 8004116:	887b      	ldrh	r3, [r7, #2]
 8004118:	429a      	cmp	r2, r3
 800411a:	d104      	bne.n	8004126 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800411c:	887b      	ldrh	r3, [r7, #2]
 800411e:	041a      	lsls	r2, r3, #16
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8004124:	e002      	b.n	800412c <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8004126:	887a      	ldrh	r2, [r7, #2]
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	619a      	str	r2, [r3, #24]
}
 800412c:	bf00      	nop
 800412e:	370c      	adds	r7, #12
 8004130:	46bd      	mov	sp, r7
 8004132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004136:	4770      	bx	lr

08004138 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b084      	sub	sp, #16
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d101      	bne.n	800414a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	e10f      	b.n	800436a <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004150:	b2db      	uxtb	r3, r3
 8004152:	2b00      	cmp	r3, #0
 8004154:	d106      	bne.n	8004164 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2200      	movs	r2, #0
 800415a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800415e:	6878      	ldr	r0, [r7, #4]
 8004160:	f7fe fe12 	bl	8002d88 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2224      	movs	r2, #36	; 0x24
 8004168:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	681a      	ldr	r2, [r3, #0]
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f022 0201 	bic.w	r2, r2, #1
 800417a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800417c:	f002 f80a 	bl	8006194 <HAL_RCC_GetPCLK1Freq>
 8004180:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	4a7b      	ldr	r2, [pc, #492]	; (8004374 <HAL_I2C_Init+0x23c>)
 8004188:	4293      	cmp	r3, r2
 800418a:	d807      	bhi.n	800419c <HAL_I2C_Init+0x64>
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	4a7a      	ldr	r2, [pc, #488]	; (8004378 <HAL_I2C_Init+0x240>)
 8004190:	4293      	cmp	r3, r2
 8004192:	bf94      	ite	ls
 8004194:	2301      	movls	r3, #1
 8004196:	2300      	movhi	r3, #0
 8004198:	b2db      	uxtb	r3, r3
 800419a:	e006      	b.n	80041aa <HAL_I2C_Init+0x72>
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	4a77      	ldr	r2, [pc, #476]	; (800437c <HAL_I2C_Init+0x244>)
 80041a0:	4293      	cmp	r3, r2
 80041a2:	bf94      	ite	ls
 80041a4:	2301      	movls	r3, #1
 80041a6:	2300      	movhi	r3, #0
 80041a8:	b2db      	uxtb	r3, r3
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d001      	beq.n	80041b2 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 80041ae:	2301      	movs	r3, #1
 80041b0:	e0db      	b.n	800436a <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	4a72      	ldr	r2, [pc, #456]	; (8004380 <HAL_I2C_Init+0x248>)
 80041b6:	fba2 2303 	umull	r2, r3, r2, r3
 80041ba:	0c9b      	lsrs	r3, r3, #18
 80041bc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	68ba      	ldr	r2, [r7, #8]
 80041ce:	430a      	orrs	r2, r1
 80041d0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	6a1b      	ldr	r3, [r3, #32]
 80041d8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	685b      	ldr	r3, [r3, #4]
 80041e0:	4a64      	ldr	r2, [pc, #400]	; (8004374 <HAL_I2C_Init+0x23c>)
 80041e2:	4293      	cmp	r3, r2
 80041e4:	d802      	bhi.n	80041ec <HAL_I2C_Init+0xb4>
 80041e6:	68bb      	ldr	r3, [r7, #8]
 80041e8:	3301      	adds	r3, #1
 80041ea:	e009      	b.n	8004200 <HAL_I2C_Init+0xc8>
 80041ec:	68bb      	ldr	r3, [r7, #8]
 80041ee:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80041f2:	fb02 f303 	mul.w	r3, r2, r3
 80041f6:	4a63      	ldr	r2, [pc, #396]	; (8004384 <HAL_I2C_Init+0x24c>)
 80041f8:	fba2 2303 	umull	r2, r3, r2, r3
 80041fc:	099b      	lsrs	r3, r3, #6
 80041fe:	3301      	adds	r3, #1
 8004200:	687a      	ldr	r2, [r7, #4]
 8004202:	6812      	ldr	r2, [r2, #0]
 8004204:	430b      	orrs	r3, r1
 8004206:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	69db      	ldr	r3, [r3, #28]
 800420e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004212:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	4956      	ldr	r1, [pc, #344]	; (8004374 <HAL_I2C_Init+0x23c>)
 800421c:	428b      	cmp	r3, r1
 800421e:	d80d      	bhi.n	800423c <HAL_I2C_Init+0x104>
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	1e59      	subs	r1, r3, #1
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	005b      	lsls	r3, r3, #1
 800422a:	fbb1 f3f3 	udiv	r3, r1, r3
 800422e:	3301      	adds	r3, #1
 8004230:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004234:	2b04      	cmp	r3, #4
 8004236:	bf38      	it	cc
 8004238:	2304      	movcc	r3, #4
 800423a:	e04f      	b.n	80042dc <HAL_I2C_Init+0x1a4>
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	689b      	ldr	r3, [r3, #8]
 8004240:	2b00      	cmp	r3, #0
 8004242:	d111      	bne.n	8004268 <HAL_I2C_Init+0x130>
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	1e58      	subs	r0, r3, #1
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6859      	ldr	r1, [r3, #4]
 800424c:	460b      	mov	r3, r1
 800424e:	005b      	lsls	r3, r3, #1
 8004250:	440b      	add	r3, r1
 8004252:	fbb0 f3f3 	udiv	r3, r0, r3
 8004256:	3301      	adds	r3, #1
 8004258:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800425c:	2b00      	cmp	r3, #0
 800425e:	bf0c      	ite	eq
 8004260:	2301      	moveq	r3, #1
 8004262:	2300      	movne	r3, #0
 8004264:	b2db      	uxtb	r3, r3
 8004266:	e012      	b.n	800428e <HAL_I2C_Init+0x156>
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	1e58      	subs	r0, r3, #1
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6859      	ldr	r1, [r3, #4]
 8004270:	460b      	mov	r3, r1
 8004272:	009b      	lsls	r3, r3, #2
 8004274:	440b      	add	r3, r1
 8004276:	0099      	lsls	r1, r3, #2
 8004278:	440b      	add	r3, r1
 800427a:	fbb0 f3f3 	udiv	r3, r0, r3
 800427e:	3301      	adds	r3, #1
 8004280:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004284:	2b00      	cmp	r3, #0
 8004286:	bf0c      	ite	eq
 8004288:	2301      	moveq	r3, #1
 800428a:	2300      	movne	r3, #0
 800428c:	b2db      	uxtb	r3, r3
 800428e:	2b00      	cmp	r3, #0
 8004290:	d001      	beq.n	8004296 <HAL_I2C_Init+0x15e>
 8004292:	2301      	movs	r3, #1
 8004294:	e022      	b.n	80042dc <HAL_I2C_Init+0x1a4>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	689b      	ldr	r3, [r3, #8]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d10e      	bne.n	80042bc <HAL_I2C_Init+0x184>
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	1e58      	subs	r0, r3, #1
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6859      	ldr	r1, [r3, #4]
 80042a6:	460b      	mov	r3, r1
 80042a8:	005b      	lsls	r3, r3, #1
 80042aa:	440b      	add	r3, r1
 80042ac:	fbb0 f3f3 	udiv	r3, r0, r3
 80042b0:	3301      	adds	r3, #1
 80042b2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80042ba:	e00f      	b.n	80042dc <HAL_I2C_Init+0x1a4>
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	1e58      	subs	r0, r3, #1
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	6859      	ldr	r1, [r3, #4]
 80042c4:	460b      	mov	r3, r1
 80042c6:	009b      	lsls	r3, r3, #2
 80042c8:	440b      	add	r3, r1
 80042ca:	0099      	lsls	r1, r3, #2
 80042cc:	440b      	add	r3, r1
 80042ce:	fbb0 f3f3 	udiv	r3, r0, r3
 80042d2:	3301      	adds	r3, #1
 80042d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042d8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80042dc:	6879      	ldr	r1, [r7, #4]
 80042de:	6809      	ldr	r1, [r1, #0]
 80042e0:	4313      	orrs	r3, r2
 80042e2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	69da      	ldr	r2, [r3, #28]
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6a1b      	ldr	r3, [r3, #32]
 80042f6:	431a      	orrs	r2, r3
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	430a      	orrs	r2, r1
 80042fe:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	689b      	ldr	r3, [r3, #8]
 8004306:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800430a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800430e:	687a      	ldr	r2, [r7, #4]
 8004310:	6911      	ldr	r1, [r2, #16]
 8004312:	687a      	ldr	r2, [r7, #4]
 8004314:	68d2      	ldr	r2, [r2, #12]
 8004316:	4311      	orrs	r1, r2
 8004318:	687a      	ldr	r2, [r7, #4]
 800431a:	6812      	ldr	r2, [r2, #0]
 800431c:	430b      	orrs	r3, r1
 800431e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	68db      	ldr	r3, [r3, #12]
 8004326:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	695a      	ldr	r2, [r3, #20]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	699b      	ldr	r3, [r3, #24]
 8004332:	431a      	orrs	r2, r3
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	430a      	orrs	r2, r1
 800433a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	681a      	ldr	r2, [r3, #0]
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f042 0201 	orr.w	r2, r2, #1
 800434a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2200      	movs	r2, #0
 8004350:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2220      	movs	r2, #32
 8004356:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	2200      	movs	r2, #0
 800435e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2200      	movs	r2, #0
 8004364:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004368:	2300      	movs	r3, #0
}
 800436a:	4618      	mov	r0, r3
 800436c:	3710      	adds	r7, #16
 800436e:	46bd      	mov	sp, r7
 8004370:	bd80      	pop	{r7, pc}
 8004372:	bf00      	nop
 8004374:	000186a0 	.word	0x000186a0
 8004378:	001e847f 	.word	0x001e847f
 800437c:	003d08ff 	.word	0x003d08ff
 8004380:	431bde83 	.word	0x431bde83
 8004384:	10624dd3 	.word	0x10624dd3

08004388 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004388:	b580      	push	{r7, lr}
 800438a:	b088      	sub	sp, #32
 800438c:	af02      	add	r7, sp, #8
 800438e:	60f8      	str	r0, [r7, #12]
 8004390:	607a      	str	r2, [r7, #4]
 8004392:	461a      	mov	r2, r3
 8004394:	460b      	mov	r3, r1
 8004396:	817b      	strh	r3, [r7, #10]
 8004398:	4613      	mov	r3, r2
 800439a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800439c:	f7ff f826 	bl	80033ec <HAL_GetTick>
 80043a0:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80043a8:	b2db      	uxtb	r3, r3
 80043aa:	2b20      	cmp	r3, #32
 80043ac:	f040 80e0 	bne.w	8004570 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80043b0:	697b      	ldr	r3, [r7, #20]
 80043b2:	9300      	str	r3, [sp, #0]
 80043b4:	2319      	movs	r3, #25
 80043b6:	2201      	movs	r2, #1
 80043b8:	4970      	ldr	r1, [pc, #448]	; (800457c <HAL_I2C_Master_Transmit+0x1f4>)
 80043ba:	68f8      	ldr	r0, [r7, #12]
 80043bc:	f000 fa7a 	bl	80048b4 <I2C_WaitOnFlagUntilTimeout>
 80043c0:	4603      	mov	r3, r0
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d001      	beq.n	80043ca <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80043c6:	2302      	movs	r3, #2
 80043c8:	e0d3      	b.n	8004572 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043d0:	2b01      	cmp	r3, #1
 80043d2:	d101      	bne.n	80043d8 <HAL_I2C_Master_Transmit+0x50>
 80043d4:	2302      	movs	r3, #2
 80043d6:	e0cc      	b.n	8004572 <HAL_I2C_Master_Transmit+0x1ea>
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	2201      	movs	r2, #1
 80043dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f003 0301 	and.w	r3, r3, #1
 80043ea:	2b01      	cmp	r3, #1
 80043ec:	d007      	beq.n	80043fe <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	681a      	ldr	r2, [r3, #0]
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f042 0201 	orr.w	r2, r2, #1
 80043fc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	681a      	ldr	r2, [r3, #0]
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800440c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	2221      	movs	r2, #33	; 0x21
 8004412:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	2210      	movs	r2, #16
 800441a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	2200      	movs	r2, #0
 8004422:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	687a      	ldr	r2, [r7, #4]
 8004428:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	893a      	ldrh	r2, [r7, #8]
 800442e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004434:	b29a      	uxth	r2, r3
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	4a50      	ldr	r2, [pc, #320]	; (8004580 <HAL_I2C_Master_Transmit+0x1f8>)
 800443e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004440:	8979      	ldrh	r1, [r7, #10]
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	6a3a      	ldr	r2, [r7, #32]
 8004446:	68f8      	ldr	r0, [r7, #12]
 8004448:	f000 f9be 	bl	80047c8 <I2C_MasterRequestWrite>
 800444c:	4603      	mov	r3, r0
 800444e:	2b00      	cmp	r3, #0
 8004450:	d001      	beq.n	8004456 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004452:	2301      	movs	r3, #1
 8004454:	e08d      	b.n	8004572 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004456:	2300      	movs	r3, #0
 8004458:	613b      	str	r3, [r7, #16]
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	695b      	ldr	r3, [r3, #20]
 8004460:	613b      	str	r3, [r7, #16]
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	699b      	ldr	r3, [r3, #24]
 8004468:	613b      	str	r3, [r7, #16]
 800446a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800446c:	e066      	b.n	800453c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800446e:	697a      	ldr	r2, [r7, #20]
 8004470:	6a39      	ldr	r1, [r7, #32]
 8004472:	68f8      	ldr	r0, [r7, #12]
 8004474:	f000 faf4 	bl	8004a60 <I2C_WaitOnTXEFlagUntilTimeout>
 8004478:	4603      	mov	r3, r0
 800447a:	2b00      	cmp	r3, #0
 800447c:	d00d      	beq.n	800449a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004482:	2b04      	cmp	r3, #4
 8004484:	d107      	bne.n	8004496 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	681a      	ldr	r2, [r3, #0]
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004494:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004496:	2301      	movs	r3, #1
 8004498:	e06b      	b.n	8004572 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800449e:	781a      	ldrb	r2, [r3, #0]
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044aa:	1c5a      	adds	r2, r3, #1
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044b4:	b29b      	uxth	r3, r3
 80044b6:	3b01      	subs	r3, #1
 80044b8:	b29a      	uxth	r2, r3
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044c2:	3b01      	subs	r3, #1
 80044c4:	b29a      	uxth	r2, r3
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	695b      	ldr	r3, [r3, #20]
 80044d0:	f003 0304 	and.w	r3, r3, #4
 80044d4:	2b04      	cmp	r3, #4
 80044d6:	d11b      	bne.n	8004510 <HAL_I2C_Master_Transmit+0x188>
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d017      	beq.n	8004510 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044e4:	781a      	ldrb	r2, [r3, #0]
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044f0:	1c5a      	adds	r2, r3, #1
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044fa:	b29b      	uxth	r3, r3
 80044fc:	3b01      	subs	r3, #1
 80044fe:	b29a      	uxth	r2, r3
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004508:	3b01      	subs	r3, #1
 800450a:	b29a      	uxth	r2, r3
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004510:	697a      	ldr	r2, [r7, #20]
 8004512:	6a39      	ldr	r1, [r7, #32]
 8004514:	68f8      	ldr	r0, [r7, #12]
 8004516:	f000 fae4 	bl	8004ae2 <I2C_WaitOnBTFFlagUntilTimeout>
 800451a:	4603      	mov	r3, r0
 800451c:	2b00      	cmp	r3, #0
 800451e:	d00d      	beq.n	800453c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004524:	2b04      	cmp	r3, #4
 8004526:	d107      	bne.n	8004538 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	681a      	ldr	r2, [r3, #0]
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004536:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004538:	2301      	movs	r3, #1
 800453a:	e01a      	b.n	8004572 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004540:	2b00      	cmp	r3, #0
 8004542:	d194      	bne.n	800446e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	681a      	ldr	r2, [r3, #0]
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004552:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	2220      	movs	r2, #32
 8004558:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	2200      	movs	r2, #0
 8004560:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	2200      	movs	r2, #0
 8004568:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800456c:	2300      	movs	r3, #0
 800456e:	e000      	b.n	8004572 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004570:	2302      	movs	r3, #2
  }
}
 8004572:	4618      	mov	r0, r3
 8004574:	3718      	adds	r7, #24
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}
 800457a:	bf00      	nop
 800457c:	00100002 	.word	0x00100002
 8004580:	ffff0000 	.word	0xffff0000

08004584 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b08a      	sub	sp, #40	; 0x28
 8004588:	af02      	add	r7, sp, #8
 800458a:	60f8      	str	r0, [r7, #12]
 800458c:	607a      	str	r2, [r7, #4]
 800458e:	603b      	str	r3, [r7, #0]
 8004590:	460b      	mov	r3, r1
 8004592:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8004594:	f7fe ff2a 	bl	80033ec <HAL_GetTick>
 8004598:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 800459a:	2301      	movs	r3, #1
 800459c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80045a4:	b2db      	uxtb	r3, r3
 80045a6:	2b20      	cmp	r3, #32
 80045a8:	f040 8105 	bne.w	80047b6 <HAL_I2C_IsDeviceReady+0x232>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80045ac:	69fb      	ldr	r3, [r7, #28]
 80045ae:	9300      	str	r3, [sp, #0]
 80045b0:	2319      	movs	r3, #25
 80045b2:	2201      	movs	r2, #1
 80045b4:	4982      	ldr	r1, [pc, #520]	; (80047c0 <HAL_I2C_IsDeviceReady+0x23c>)
 80045b6:	68f8      	ldr	r0, [r7, #12]
 80045b8:	f000 f97c 	bl	80048b4 <I2C_WaitOnFlagUntilTimeout>
 80045bc:	4603      	mov	r3, r0
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d001      	beq.n	80045c6 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80045c2:	2302      	movs	r3, #2
 80045c4:	e0f8      	b.n	80047b8 <HAL_I2C_IsDeviceReady+0x234>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045cc:	2b01      	cmp	r3, #1
 80045ce:	d101      	bne.n	80045d4 <HAL_I2C_IsDeviceReady+0x50>
 80045d0:	2302      	movs	r3, #2
 80045d2:	e0f1      	b.n	80047b8 <HAL_I2C_IsDeviceReady+0x234>
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	2201      	movs	r2, #1
 80045d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f003 0301 	and.w	r3, r3, #1
 80045e6:	2b01      	cmp	r3, #1
 80045e8:	d007      	beq.n	80045fa <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	681a      	ldr	r2, [r3, #0]
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f042 0201 	orr.w	r2, r2, #1
 80045f8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	681a      	ldr	r2, [r3, #0]
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004608:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	2224      	movs	r2, #36	; 0x24
 800460e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	2200      	movs	r2, #0
 8004616:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	4a6a      	ldr	r2, [pc, #424]	; (80047c4 <HAL_I2C_IsDeviceReady+0x240>)
 800461c:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	681a      	ldr	r2, [r3, #0]
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800462c:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 800462e:	69fb      	ldr	r3, [r7, #28]
 8004630:	9300      	str	r3, [sp, #0]
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	2200      	movs	r2, #0
 8004636:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800463a:	68f8      	ldr	r0, [r7, #12]
 800463c:	f000 f93a 	bl	80048b4 <I2C_WaitOnFlagUntilTimeout>
 8004640:	4603      	mov	r3, r0
 8004642:	2b00      	cmp	r3, #0
 8004644:	d001      	beq.n	800464a <HAL_I2C_IsDeviceReady+0xc6>
      {
        return HAL_ERROR;
 8004646:	2301      	movs	r3, #1
 8004648:	e0b6      	b.n	80047b8 <HAL_I2C_IsDeviceReady+0x234>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800464a:	897b      	ldrh	r3, [r7, #10]
 800464c:	b2db      	uxtb	r3, r3
 800464e:	461a      	mov	r2, r3
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004658:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 800465a:	f7fe fec7 	bl	80033ec <HAL_GetTick>
 800465e:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	695b      	ldr	r3, [r3, #20]
 8004666:	f003 0302 	and.w	r3, r3, #2
 800466a:	2b02      	cmp	r3, #2
 800466c:	bf0c      	ite	eq
 800466e:	2301      	moveq	r3, #1
 8004670:	2300      	movne	r3, #0
 8004672:	b2db      	uxtb	r3, r3
 8004674:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	695b      	ldr	r3, [r3, #20]
 800467c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004680:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004684:	bf0c      	ite	eq
 8004686:	2301      	moveq	r3, #1
 8004688:	2300      	movne	r3, #0
 800468a:	b2db      	uxtb	r3, r3
 800468c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800468e:	e025      	b.n	80046dc <HAL_I2C_IsDeviceReady+0x158>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8004690:	f7fe feac 	bl	80033ec <HAL_GetTick>
 8004694:	4602      	mov	r2, r0
 8004696:	69fb      	ldr	r3, [r7, #28]
 8004698:	1ad3      	subs	r3, r2, r3
 800469a:	683a      	ldr	r2, [r7, #0]
 800469c:	429a      	cmp	r2, r3
 800469e:	d302      	bcc.n	80046a6 <HAL_I2C_IsDeviceReady+0x122>
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d103      	bne.n	80046ae <HAL_I2C_IsDeviceReady+0x12a>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	22a0      	movs	r2, #160	; 0xa0
 80046aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	695b      	ldr	r3, [r3, #20]
 80046b4:	f003 0302 	and.w	r3, r3, #2
 80046b8:	2b02      	cmp	r3, #2
 80046ba:	bf0c      	ite	eq
 80046bc:	2301      	moveq	r3, #1
 80046be:	2300      	movne	r3, #0
 80046c0:	b2db      	uxtb	r3, r3
 80046c2:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	695b      	ldr	r3, [r3, #20]
 80046ca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80046d2:	bf0c      	ite	eq
 80046d4:	2301      	moveq	r3, #1
 80046d6:	2300      	movne	r3, #0
 80046d8:	b2db      	uxtb	r3, r3
 80046da:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046e2:	b2db      	uxtb	r3, r3
 80046e4:	2ba0      	cmp	r3, #160	; 0xa0
 80046e6:	d005      	beq.n	80046f4 <HAL_I2C_IsDeviceReady+0x170>
 80046e8:	7dfb      	ldrb	r3, [r7, #23]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d102      	bne.n	80046f4 <HAL_I2C_IsDeviceReady+0x170>
 80046ee:	7dbb      	ldrb	r3, [r7, #22]
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d0cd      	beq.n	8004690 <HAL_I2C_IsDeviceReady+0x10c>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	2220      	movs	r2, #32
 80046f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	695b      	ldr	r3, [r3, #20]
 8004702:	f003 0302 	and.w	r3, r3, #2
 8004706:	2b02      	cmp	r3, #2
 8004708:	d129      	bne.n	800475e <HAL_I2C_IsDeviceReady+0x1da>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	681a      	ldr	r2, [r3, #0]
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004718:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800471a:	2300      	movs	r3, #0
 800471c:	613b      	str	r3, [r7, #16]
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	695b      	ldr	r3, [r3, #20]
 8004724:	613b      	str	r3, [r7, #16]
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	699b      	ldr	r3, [r3, #24]
 800472c:	613b      	str	r3, [r7, #16]
 800472e:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004730:	69fb      	ldr	r3, [r7, #28]
 8004732:	9300      	str	r3, [sp, #0]
 8004734:	2319      	movs	r3, #25
 8004736:	2201      	movs	r2, #1
 8004738:	4921      	ldr	r1, [pc, #132]	; (80047c0 <HAL_I2C_IsDeviceReady+0x23c>)
 800473a:	68f8      	ldr	r0, [r7, #12]
 800473c:	f000 f8ba 	bl	80048b4 <I2C_WaitOnFlagUntilTimeout>
 8004740:	4603      	mov	r3, r0
 8004742:	2b00      	cmp	r3, #0
 8004744:	d001      	beq.n	800474a <HAL_I2C_IsDeviceReady+0x1c6>
        {
          return HAL_ERROR;
 8004746:	2301      	movs	r3, #1
 8004748:	e036      	b.n	80047b8 <HAL_I2C_IsDeviceReady+0x234>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	2220      	movs	r2, #32
 800474e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	2200      	movs	r2, #0
 8004756:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 800475a:	2300      	movs	r3, #0
 800475c:	e02c      	b.n	80047b8 <HAL_I2C_IsDeviceReady+0x234>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	681a      	ldr	r2, [r3, #0]
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800476c:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004776:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004778:	69fb      	ldr	r3, [r7, #28]
 800477a:	9300      	str	r3, [sp, #0]
 800477c:	2319      	movs	r3, #25
 800477e:	2201      	movs	r2, #1
 8004780:	490f      	ldr	r1, [pc, #60]	; (80047c0 <HAL_I2C_IsDeviceReady+0x23c>)
 8004782:	68f8      	ldr	r0, [r7, #12]
 8004784:	f000 f896 	bl	80048b4 <I2C_WaitOnFlagUntilTimeout>
 8004788:	4603      	mov	r3, r0
 800478a:	2b00      	cmp	r3, #0
 800478c:	d001      	beq.n	8004792 <HAL_I2C_IsDeviceReady+0x20e>
        {
          return HAL_ERROR;
 800478e:	2301      	movs	r3, #1
 8004790:	e012      	b.n	80047b8 <HAL_I2C_IsDeviceReady+0x234>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8004792:	69bb      	ldr	r3, [r7, #24]
 8004794:	3301      	adds	r3, #1
 8004796:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8004798:	69ba      	ldr	r2, [r7, #24]
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	429a      	cmp	r2, r3
 800479e:	f4ff af3e 	bcc.w	800461e <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	2220      	movs	r2, #32
 80047a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	2200      	movs	r2, #0
 80047ae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80047b2:	2301      	movs	r3, #1
 80047b4:	e000      	b.n	80047b8 <HAL_I2C_IsDeviceReady+0x234>
  }
  else
  {
    return HAL_BUSY;
 80047b6:	2302      	movs	r3, #2
  }
}
 80047b8:	4618      	mov	r0, r3
 80047ba:	3720      	adds	r7, #32
 80047bc:	46bd      	mov	sp, r7
 80047be:	bd80      	pop	{r7, pc}
 80047c0:	00100002 	.word	0x00100002
 80047c4:	ffff0000 	.word	0xffff0000

080047c8 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b088      	sub	sp, #32
 80047cc:	af02      	add	r7, sp, #8
 80047ce:	60f8      	str	r0, [r7, #12]
 80047d0:	607a      	str	r2, [r7, #4]
 80047d2:	603b      	str	r3, [r7, #0]
 80047d4:	460b      	mov	r3, r1
 80047d6:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047dc:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80047de:	697b      	ldr	r3, [r7, #20]
 80047e0:	2b08      	cmp	r3, #8
 80047e2:	d006      	beq.n	80047f2 <I2C_MasterRequestWrite+0x2a>
 80047e4:	697b      	ldr	r3, [r7, #20]
 80047e6:	2b01      	cmp	r3, #1
 80047e8:	d003      	beq.n	80047f2 <I2C_MasterRequestWrite+0x2a>
 80047ea:	697b      	ldr	r3, [r7, #20]
 80047ec:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80047f0:	d108      	bne.n	8004804 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	681a      	ldr	r2, [r3, #0]
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004800:	601a      	str	r2, [r3, #0]
 8004802:	e00b      	b.n	800481c <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004808:	2b12      	cmp	r3, #18
 800480a:	d107      	bne.n	800481c <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	681a      	ldr	r2, [r3, #0]
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800481a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800481c:	683b      	ldr	r3, [r7, #0]
 800481e:	9300      	str	r3, [sp, #0]
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2200      	movs	r2, #0
 8004824:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004828:	68f8      	ldr	r0, [r7, #12]
 800482a:	f000 f843 	bl	80048b4 <I2C_WaitOnFlagUntilTimeout>
 800482e:	4603      	mov	r3, r0
 8004830:	2b00      	cmp	r3, #0
 8004832:	d001      	beq.n	8004838 <I2C_MasterRequestWrite+0x70>
  {
    return HAL_ERROR;
 8004834:	2301      	movs	r3, #1
 8004836:	e035      	b.n	80048a4 <I2C_MasterRequestWrite+0xdc>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	691b      	ldr	r3, [r3, #16]
 800483c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004840:	d108      	bne.n	8004854 <I2C_MasterRequestWrite+0x8c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004842:	897b      	ldrh	r3, [r7, #10]
 8004844:	b2db      	uxtb	r3, r3
 8004846:	461a      	mov	r2, r3
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004850:	611a      	str	r2, [r3, #16]
 8004852:	e01b      	b.n	800488c <I2C_MasterRequestWrite+0xc4>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004854:	897b      	ldrh	r3, [r7, #10]
 8004856:	11db      	asrs	r3, r3, #7
 8004858:	b2db      	uxtb	r3, r3
 800485a:	f003 0306 	and.w	r3, r3, #6
 800485e:	b2db      	uxtb	r3, r3
 8004860:	f063 030f 	orn	r3, r3, #15
 8004864:	b2da      	uxtb	r2, r3
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	687a      	ldr	r2, [r7, #4]
 8004870:	490e      	ldr	r1, [pc, #56]	; (80048ac <I2C_MasterRequestWrite+0xe4>)
 8004872:	68f8      	ldr	r0, [r7, #12]
 8004874:	f000 f875 	bl	8004962 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004878:	4603      	mov	r3, r0
 800487a:	2b00      	cmp	r3, #0
 800487c:	d001      	beq.n	8004882 <I2C_MasterRequestWrite+0xba>
    {
      return HAL_ERROR;
 800487e:	2301      	movs	r3, #1
 8004880:	e010      	b.n	80048a4 <I2C_MasterRequestWrite+0xdc>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004882:	897b      	ldrh	r3, [r7, #10]
 8004884:	b2da      	uxtb	r2, r3
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800488c:	683b      	ldr	r3, [r7, #0]
 800488e:	687a      	ldr	r2, [r7, #4]
 8004890:	4907      	ldr	r1, [pc, #28]	; (80048b0 <I2C_MasterRequestWrite+0xe8>)
 8004892:	68f8      	ldr	r0, [r7, #12]
 8004894:	f000 f865 	bl	8004962 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004898:	4603      	mov	r3, r0
 800489a:	2b00      	cmp	r3, #0
 800489c:	d001      	beq.n	80048a2 <I2C_MasterRequestWrite+0xda>
  {
    return HAL_ERROR;
 800489e:	2301      	movs	r3, #1
 80048a0:	e000      	b.n	80048a4 <I2C_MasterRequestWrite+0xdc>
  }

  return HAL_OK;
 80048a2:	2300      	movs	r3, #0
}
 80048a4:	4618      	mov	r0, r3
 80048a6:	3718      	adds	r7, #24
 80048a8:	46bd      	mov	sp, r7
 80048aa:	bd80      	pop	{r7, pc}
 80048ac:	00010008 	.word	0x00010008
 80048b0:	00010002 	.word	0x00010002

080048b4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b084      	sub	sp, #16
 80048b8:	af00      	add	r7, sp, #0
 80048ba:	60f8      	str	r0, [r7, #12]
 80048bc:	60b9      	str	r1, [r7, #8]
 80048be:	603b      	str	r3, [r7, #0]
 80048c0:	4613      	mov	r3, r2
 80048c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80048c4:	e025      	b.n	8004912 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048cc:	d021      	beq.n	8004912 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048ce:	f7fe fd8d 	bl	80033ec <HAL_GetTick>
 80048d2:	4602      	mov	r2, r0
 80048d4:	69bb      	ldr	r3, [r7, #24]
 80048d6:	1ad3      	subs	r3, r2, r3
 80048d8:	683a      	ldr	r2, [r7, #0]
 80048da:	429a      	cmp	r2, r3
 80048dc:	d302      	bcc.n	80048e4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d116      	bne.n	8004912 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	2200      	movs	r2, #0
 80048e8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	2220      	movs	r2, #32
 80048ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	2200      	movs	r2, #0
 80048f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048fe:	f043 0220 	orr.w	r2, r3, #32
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	2200      	movs	r2, #0
 800490a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800490e:	2301      	movs	r3, #1
 8004910:	e023      	b.n	800495a <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004912:	68bb      	ldr	r3, [r7, #8]
 8004914:	0c1b      	lsrs	r3, r3, #16
 8004916:	b2db      	uxtb	r3, r3
 8004918:	2b01      	cmp	r3, #1
 800491a:	d10d      	bne.n	8004938 <I2C_WaitOnFlagUntilTimeout+0x84>
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	695b      	ldr	r3, [r3, #20]
 8004922:	43da      	mvns	r2, r3
 8004924:	68bb      	ldr	r3, [r7, #8]
 8004926:	4013      	ands	r3, r2
 8004928:	b29b      	uxth	r3, r3
 800492a:	2b00      	cmp	r3, #0
 800492c:	bf0c      	ite	eq
 800492e:	2301      	moveq	r3, #1
 8004930:	2300      	movne	r3, #0
 8004932:	b2db      	uxtb	r3, r3
 8004934:	461a      	mov	r2, r3
 8004936:	e00c      	b.n	8004952 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	699b      	ldr	r3, [r3, #24]
 800493e:	43da      	mvns	r2, r3
 8004940:	68bb      	ldr	r3, [r7, #8]
 8004942:	4013      	ands	r3, r2
 8004944:	b29b      	uxth	r3, r3
 8004946:	2b00      	cmp	r3, #0
 8004948:	bf0c      	ite	eq
 800494a:	2301      	moveq	r3, #1
 800494c:	2300      	movne	r3, #0
 800494e:	b2db      	uxtb	r3, r3
 8004950:	461a      	mov	r2, r3
 8004952:	79fb      	ldrb	r3, [r7, #7]
 8004954:	429a      	cmp	r2, r3
 8004956:	d0b6      	beq.n	80048c6 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004958:	2300      	movs	r3, #0
}
 800495a:	4618      	mov	r0, r3
 800495c:	3710      	adds	r7, #16
 800495e:	46bd      	mov	sp, r7
 8004960:	bd80      	pop	{r7, pc}

08004962 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004962:	b580      	push	{r7, lr}
 8004964:	b084      	sub	sp, #16
 8004966:	af00      	add	r7, sp, #0
 8004968:	60f8      	str	r0, [r7, #12]
 800496a:	60b9      	str	r1, [r7, #8]
 800496c:	607a      	str	r2, [r7, #4]
 800496e:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004970:	e051      	b.n	8004a16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	695b      	ldr	r3, [r3, #20]
 8004978:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800497c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004980:	d123      	bne.n	80049ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	681a      	ldr	r2, [r3, #0]
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004990:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800499a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	2200      	movs	r2, #0
 80049a0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	2220      	movs	r2, #32
 80049a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	2200      	movs	r2, #0
 80049ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049b6:	f043 0204 	orr.w	r2, r3, #4
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	2200      	movs	r2, #0
 80049c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80049c6:	2301      	movs	r3, #1
 80049c8:	e046      	b.n	8004a58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049d0:	d021      	beq.n	8004a16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049d2:	f7fe fd0b 	bl	80033ec <HAL_GetTick>
 80049d6:	4602      	mov	r2, r0
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	1ad3      	subs	r3, r2, r3
 80049dc:	687a      	ldr	r2, [r7, #4]
 80049de:	429a      	cmp	r2, r3
 80049e0:	d302      	bcc.n	80049e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d116      	bne.n	8004a16 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	2200      	movs	r2, #0
 80049ec:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	2220      	movs	r2, #32
 80049f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	2200      	movs	r2, #0
 80049fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a02:	f043 0220 	orr.w	r2, r3, #32
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004a12:	2301      	movs	r3, #1
 8004a14:	e020      	b.n	8004a58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	0c1b      	lsrs	r3, r3, #16
 8004a1a:	b2db      	uxtb	r3, r3
 8004a1c:	2b01      	cmp	r3, #1
 8004a1e:	d10c      	bne.n	8004a3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	695b      	ldr	r3, [r3, #20]
 8004a26:	43da      	mvns	r2, r3
 8004a28:	68bb      	ldr	r3, [r7, #8]
 8004a2a:	4013      	ands	r3, r2
 8004a2c:	b29b      	uxth	r3, r3
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	bf14      	ite	ne
 8004a32:	2301      	movne	r3, #1
 8004a34:	2300      	moveq	r3, #0
 8004a36:	b2db      	uxtb	r3, r3
 8004a38:	e00b      	b.n	8004a52 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	699b      	ldr	r3, [r3, #24]
 8004a40:	43da      	mvns	r2, r3
 8004a42:	68bb      	ldr	r3, [r7, #8]
 8004a44:	4013      	ands	r3, r2
 8004a46:	b29b      	uxth	r3, r3
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	bf14      	ite	ne
 8004a4c:	2301      	movne	r3, #1
 8004a4e:	2300      	moveq	r3, #0
 8004a50:	b2db      	uxtb	r3, r3
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d18d      	bne.n	8004972 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004a56:	2300      	movs	r3, #0
}
 8004a58:	4618      	mov	r0, r3
 8004a5a:	3710      	adds	r7, #16
 8004a5c:	46bd      	mov	sp, r7
 8004a5e:	bd80      	pop	{r7, pc}

08004a60 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b084      	sub	sp, #16
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	60f8      	str	r0, [r7, #12]
 8004a68:	60b9      	str	r1, [r7, #8]
 8004a6a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004a6c:	e02d      	b.n	8004aca <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004a6e:	68f8      	ldr	r0, [r7, #12]
 8004a70:	f000 f878 	bl	8004b64 <I2C_IsAcknowledgeFailed>
 8004a74:	4603      	mov	r3, r0
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d001      	beq.n	8004a7e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	e02d      	b.n	8004ada <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004a7e:	68bb      	ldr	r3, [r7, #8]
 8004a80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a84:	d021      	beq.n	8004aca <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a86:	f7fe fcb1 	bl	80033ec <HAL_GetTick>
 8004a8a:	4602      	mov	r2, r0
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	1ad3      	subs	r3, r2, r3
 8004a90:	68ba      	ldr	r2, [r7, #8]
 8004a92:	429a      	cmp	r2, r3
 8004a94:	d302      	bcc.n	8004a9c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004a96:	68bb      	ldr	r3, [r7, #8]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d116      	bne.n	8004aca <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	2220      	movs	r2, #32
 8004aa6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	2200      	movs	r2, #0
 8004aae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ab6:	f043 0220 	orr.w	r2, r3, #32
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	e007      	b.n	8004ada <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	695b      	ldr	r3, [r3, #20]
 8004ad0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ad4:	2b80      	cmp	r3, #128	; 0x80
 8004ad6:	d1ca      	bne.n	8004a6e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004ad8:	2300      	movs	r3, #0
}
 8004ada:	4618      	mov	r0, r3
 8004adc:	3710      	adds	r7, #16
 8004ade:	46bd      	mov	sp, r7
 8004ae0:	bd80      	pop	{r7, pc}

08004ae2 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004ae2:	b580      	push	{r7, lr}
 8004ae4:	b084      	sub	sp, #16
 8004ae6:	af00      	add	r7, sp, #0
 8004ae8:	60f8      	str	r0, [r7, #12]
 8004aea:	60b9      	str	r1, [r7, #8]
 8004aec:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004aee:	e02d      	b.n	8004b4c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004af0:	68f8      	ldr	r0, [r7, #12]
 8004af2:	f000 f837 	bl	8004b64 <I2C_IsAcknowledgeFailed>
 8004af6:	4603      	mov	r3, r0
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d001      	beq.n	8004b00 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004afc:	2301      	movs	r3, #1
 8004afe:	e02d      	b.n	8004b5c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004b00:	68bb      	ldr	r3, [r7, #8]
 8004b02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b06:	d021      	beq.n	8004b4c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004b08:	f7fe fc70 	bl	80033ec <HAL_GetTick>
 8004b0c:	4602      	mov	r2, r0
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	1ad3      	subs	r3, r2, r3
 8004b12:	68ba      	ldr	r2, [r7, #8]
 8004b14:	429a      	cmp	r2, r3
 8004b16:	d302      	bcc.n	8004b1e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004b18:	68bb      	ldr	r3, [r7, #8]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d116      	bne.n	8004b4c <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	2200      	movs	r2, #0
 8004b22:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	2220      	movs	r2, #32
 8004b28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	2200      	movs	r2, #0
 8004b30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b38:	f043 0220 	orr.w	r2, r3, #32
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	2200      	movs	r2, #0
 8004b44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004b48:	2301      	movs	r3, #1
 8004b4a:	e007      	b.n	8004b5c <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	695b      	ldr	r3, [r3, #20]
 8004b52:	f003 0304 	and.w	r3, r3, #4
 8004b56:	2b04      	cmp	r3, #4
 8004b58:	d1ca      	bne.n	8004af0 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004b5a:	2300      	movs	r3, #0
}
 8004b5c:	4618      	mov	r0, r3
 8004b5e:	3710      	adds	r7, #16
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bd80      	pop	{r7, pc}

08004b64 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004b64:	b480      	push	{r7}
 8004b66:	b083      	sub	sp, #12
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	695b      	ldr	r3, [r3, #20]
 8004b72:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b7a:	d11b      	bne.n	8004bb4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004b84:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2200      	movs	r2, #0
 8004b8a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2220      	movs	r2, #32
 8004b90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2200      	movs	r2, #0
 8004b98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ba0:	f043 0204 	orr.w	r2, r3, #4
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2200      	movs	r2, #0
 8004bac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004bb0:	2301      	movs	r3, #1
 8004bb2:	e000      	b.n	8004bb6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004bb4:	2300      	movs	r3, #0
}
 8004bb6:	4618      	mov	r0, r3
 8004bb8:	370c      	adds	r7, #12
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc0:	4770      	bx	lr
	...

08004bc4 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b088      	sub	sp, #32
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d101      	bne.n	8004bd6 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8004bd2:	2301      	movs	r3, #1
 8004bd4:	e128      	b.n	8004e28 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004bdc:	b2db      	uxtb	r3, r3
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d109      	bne.n	8004bf6 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	2200      	movs	r2, #0
 8004be6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	4a90      	ldr	r2, [pc, #576]	; (8004e30 <HAL_I2S_Init+0x26c>)
 8004bee:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8004bf0:	6878      	ldr	r0, [r7, #4]
 8004bf2:	f7fe f911 	bl	8002e18 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2202      	movs	r2, #2
 8004bfa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	69db      	ldr	r3, [r3, #28]
 8004c04:	687a      	ldr	r2, [r7, #4]
 8004c06:	6812      	ldr	r2, [r2, #0]
 8004c08:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8004c0c:	f023 030f 	bic.w	r3, r3, #15
 8004c10:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	2202      	movs	r2, #2
 8004c18:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	695b      	ldr	r3, [r3, #20]
 8004c1e:	2b02      	cmp	r3, #2
 8004c20:	d060      	beq.n	8004ce4 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	68db      	ldr	r3, [r3, #12]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d102      	bne.n	8004c30 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8004c2a:	2310      	movs	r3, #16
 8004c2c:	617b      	str	r3, [r7, #20]
 8004c2e:	e001      	b.n	8004c34 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8004c30:	2320      	movs	r3, #32
 8004c32:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	689b      	ldr	r3, [r3, #8]
 8004c38:	2b20      	cmp	r3, #32
 8004c3a:	d802      	bhi.n	8004c42 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 8004c3c:	697b      	ldr	r3, [r7, #20]
 8004c3e:	005b      	lsls	r3, r3, #1
 8004c40:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8004c42:	2001      	movs	r0, #1
 8004c44:	f001 fbb0 	bl	80063a8 <HAL_RCCEx_GetPeriphCLKFreq>
 8004c48:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	691b      	ldr	r3, [r3, #16]
 8004c4e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004c52:	d125      	bne.n	8004ca0 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	68db      	ldr	r3, [r3, #12]
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d010      	beq.n	8004c7e <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004c5c:	697b      	ldr	r3, [r7, #20]
 8004c5e:	009b      	lsls	r3, r3, #2
 8004c60:	68fa      	ldr	r2, [r7, #12]
 8004c62:	fbb2 f2f3 	udiv	r2, r2, r3
 8004c66:	4613      	mov	r3, r2
 8004c68:	009b      	lsls	r3, r3, #2
 8004c6a:	4413      	add	r3, r2
 8004c6c:	005b      	lsls	r3, r3, #1
 8004c6e:	461a      	mov	r2, r3
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	695b      	ldr	r3, [r3, #20]
 8004c74:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c78:	3305      	adds	r3, #5
 8004c7a:	613b      	str	r3, [r7, #16]
 8004c7c:	e01f      	b.n	8004cbe <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004c7e:	697b      	ldr	r3, [r7, #20]
 8004c80:	00db      	lsls	r3, r3, #3
 8004c82:	68fa      	ldr	r2, [r7, #12]
 8004c84:	fbb2 f2f3 	udiv	r2, r2, r3
 8004c88:	4613      	mov	r3, r2
 8004c8a:	009b      	lsls	r3, r3, #2
 8004c8c:	4413      	add	r3, r2
 8004c8e:	005b      	lsls	r3, r3, #1
 8004c90:	461a      	mov	r2, r3
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	695b      	ldr	r3, [r3, #20]
 8004c96:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c9a:	3305      	adds	r3, #5
 8004c9c:	613b      	str	r3, [r7, #16]
 8004c9e:	e00e      	b.n	8004cbe <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004ca0:	68fa      	ldr	r2, [r7, #12]
 8004ca2:	697b      	ldr	r3, [r7, #20]
 8004ca4:	fbb2 f2f3 	udiv	r2, r2, r3
 8004ca8:	4613      	mov	r3, r2
 8004caa:	009b      	lsls	r3, r3, #2
 8004cac:	4413      	add	r3, r2
 8004cae:	005b      	lsls	r3, r3, #1
 8004cb0:	461a      	mov	r2, r3
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	695b      	ldr	r3, [r3, #20]
 8004cb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cba:	3305      	adds	r3, #5
 8004cbc:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8004cbe:	693b      	ldr	r3, [r7, #16]
 8004cc0:	4a5c      	ldr	r2, [pc, #368]	; (8004e34 <HAL_I2S_Init+0x270>)
 8004cc2:	fba2 2303 	umull	r2, r3, r2, r3
 8004cc6:	08db      	lsrs	r3, r3, #3
 8004cc8:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8004cca:	693b      	ldr	r3, [r7, #16]
 8004ccc:	f003 0301 	and.w	r3, r3, #1
 8004cd0:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8004cd2:	693a      	ldr	r2, [r7, #16]
 8004cd4:	69bb      	ldr	r3, [r7, #24]
 8004cd6:	1ad3      	subs	r3, r2, r3
 8004cd8:	085b      	lsrs	r3, r3, #1
 8004cda:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8004cdc:	69bb      	ldr	r3, [r7, #24]
 8004cde:	021b      	lsls	r3, r3, #8
 8004ce0:	61bb      	str	r3, [r7, #24]
 8004ce2:	e003      	b.n	8004cec <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8004ce4:	2302      	movs	r3, #2
 8004ce6:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8004ce8:	2300      	movs	r3, #0
 8004cea:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8004cec:	69fb      	ldr	r3, [r7, #28]
 8004cee:	2b01      	cmp	r3, #1
 8004cf0:	d902      	bls.n	8004cf8 <HAL_I2S_Init+0x134>
 8004cf2:	69fb      	ldr	r3, [r7, #28]
 8004cf4:	2bff      	cmp	r3, #255	; 0xff
 8004cf6:	d907      	bls.n	8004d08 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cfc:	f043 0210 	orr.w	r2, r3, #16
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8004d04:	2301      	movs	r3, #1
 8004d06:	e08f      	b.n	8004e28 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	691a      	ldr	r2, [r3, #16]
 8004d0c:	69bb      	ldr	r3, [r7, #24]
 8004d0e:	ea42 0103 	orr.w	r1, r2, r3
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	69fa      	ldr	r2, [r7, #28]
 8004d18:	430a      	orrs	r2, r1
 8004d1a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	69db      	ldr	r3, [r3, #28]
 8004d22:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8004d26:	f023 030f 	bic.w	r3, r3, #15
 8004d2a:	687a      	ldr	r2, [r7, #4]
 8004d2c:	6851      	ldr	r1, [r2, #4]
 8004d2e:	687a      	ldr	r2, [r7, #4]
 8004d30:	6892      	ldr	r2, [r2, #8]
 8004d32:	4311      	orrs	r1, r2
 8004d34:	687a      	ldr	r2, [r7, #4]
 8004d36:	68d2      	ldr	r2, [r2, #12]
 8004d38:	4311      	orrs	r1, r2
 8004d3a:	687a      	ldr	r2, [r7, #4]
 8004d3c:	6992      	ldr	r2, [r2, #24]
 8004d3e:	430a      	orrs	r2, r1
 8004d40:	431a      	orrs	r2, r3
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004d4a:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	6a1b      	ldr	r3, [r3, #32]
 8004d50:	2b01      	cmp	r3, #1
 8004d52:	d161      	bne.n	8004e18 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	4a38      	ldr	r2, [pc, #224]	; (8004e38 <HAL_I2S_Init+0x274>)
 8004d58:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	4a37      	ldr	r2, [pc, #220]	; (8004e3c <HAL_I2S_Init+0x278>)
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d101      	bne.n	8004d68 <HAL_I2S_Init+0x1a4>
 8004d64:	4b36      	ldr	r3, [pc, #216]	; (8004e40 <HAL_I2S_Init+0x27c>)
 8004d66:	e001      	b.n	8004d6c <HAL_I2S_Init+0x1a8>
 8004d68:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004d6c:	69db      	ldr	r3, [r3, #28]
 8004d6e:	687a      	ldr	r2, [r7, #4]
 8004d70:	6812      	ldr	r2, [r2, #0]
 8004d72:	4932      	ldr	r1, [pc, #200]	; (8004e3c <HAL_I2S_Init+0x278>)
 8004d74:	428a      	cmp	r2, r1
 8004d76:	d101      	bne.n	8004d7c <HAL_I2S_Init+0x1b8>
 8004d78:	4a31      	ldr	r2, [pc, #196]	; (8004e40 <HAL_I2S_Init+0x27c>)
 8004d7a:	e001      	b.n	8004d80 <HAL_I2S_Init+0x1bc>
 8004d7c:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8004d80:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8004d84:	f023 030f 	bic.w	r3, r3, #15
 8004d88:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	4a2b      	ldr	r2, [pc, #172]	; (8004e3c <HAL_I2S_Init+0x278>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d101      	bne.n	8004d98 <HAL_I2S_Init+0x1d4>
 8004d94:	4b2a      	ldr	r3, [pc, #168]	; (8004e40 <HAL_I2S_Init+0x27c>)
 8004d96:	e001      	b.n	8004d9c <HAL_I2S_Init+0x1d8>
 8004d98:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004d9c:	2202      	movs	r2, #2
 8004d9e:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4a25      	ldr	r2, [pc, #148]	; (8004e3c <HAL_I2S_Init+0x278>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d101      	bne.n	8004dae <HAL_I2S_Init+0x1ea>
 8004daa:	4b25      	ldr	r3, [pc, #148]	; (8004e40 <HAL_I2S_Init+0x27c>)
 8004dac:	e001      	b.n	8004db2 <HAL_I2S_Init+0x1ee>
 8004dae:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004db2:	69db      	ldr	r3, [r3, #28]
 8004db4:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004dbe:	d003      	beq.n	8004dc8 <HAL_I2S_Init+0x204>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d103      	bne.n	8004dd0 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8004dc8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004dcc:	613b      	str	r3, [r7, #16]
 8004dce:	e001      	b.n	8004dd4 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8004dd4:	693b      	ldr	r3, [r7, #16]
 8004dd6:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	689b      	ldr	r3, [r3, #8]
 8004ddc:	b299      	uxth	r1, r3
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	68db      	ldr	r3, [r3, #12]
 8004de2:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	699b      	ldr	r3, [r3, #24]
 8004de8:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 8004dea:	4303      	orrs	r3, r0
 8004dec:	b29b      	uxth	r3, r3
 8004dee:	430b      	orrs	r3, r1
 8004df0:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 8004df2:	4313      	orrs	r3, r2
 8004df4:	b29a      	uxth	r2, r3
 8004df6:	897b      	ldrh	r3, [r7, #10]
 8004df8:	4313      	orrs	r3, r2
 8004dfa:	b29b      	uxth	r3, r3
 8004dfc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004e00:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4a0d      	ldr	r2, [pc, #52]	; (8004e3c <HAL_I2S_Init+0x278>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d101      	bne.n	8004e10 <HAL_I2S_Init+0x24c>
 8004e0c:	4b0c      	ldr	r3, [pc, #48]	; (8004e40 <HAL_I2S_Init+0x27c>)
 8004e0e:	e001      	b.n	8004e14 <HAL_I2S_Init+0x250>
 8004e10:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004e14:	897a      	ldrh	r2, [r7, #10]
 8004e16:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	2201      	movs	r2, #1
 8004e22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8004e26:	2300      	movs	r3, #0
}
 8004e28:	4618      	mov	r0, r3
 8004e2a:	3720      	adds	r7, #32
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	bd80      	pop	{r7, pc}
 8004e30:	08004f3b 	.word	0x08004f3b
 8004e34:	cccccccd 	.word	0xcccccccd
 8004e38:	08005365 	.word	0x08005365
 8004e3c:	40003800 	.word	0x40003800
 8004e40:	40003400 	.word	0x40003400

08004e44 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004e44:	b480      	push	{r7}
 8004e46:	b083      	sub	sp, #12
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8004e4c:	bf00      	nop
 8004e4e:	370c      	adds	r7, #12
 8004e50:	46bd      	mov	sp, r7
 8004e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e56:	4770      	bx	lr

08004e58 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004e58:	b480      	push	{r7}
 8004e5a:	b083      	sub	sp, #12
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8004e60:	bf00      	nop
 8004e62:	370c      	adds	r7, #12
 8004e64:	46bd      	mov	sp, r7
 8004e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6a:	4770      	bx	lr

08004e6c <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b083      	sub	sp, #12
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8004e74:	bf00      	nop
 8004e76:	370c      	adds	r7, #12
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7e:	4770      	bx	lr

08004e80 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b082      	sub	sp, #8
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e8c:	881a      	ldrh	r2, [r3, #0]
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e98:	1c9a      	adds	r2, r3, #2
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ea2:	b29b      	uxth	r3, r3
 8004ea4:	3b01      	subs	r3, #1
 8004ea6:	b29a      	uxth	r2, r3
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004eb0:	b29b      	uxth	r3, r3
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d10e      	bne.n	8004ed4 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	685a      	ldr	r2, [r3, #4]
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004ec4:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	2201      	movs	r2, #1
 8004eca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8004ece:	6878      	ldr	r0, [r7, #4]
 8004ed0:	f7ff ffb8 	bl	8004e44 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004ed4:	bf00      	nop
 8004ed6:	3708      	adds	r7, #8
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	bd80      	pop	{r7, pc}

08004edc <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8004edc:	b580      	push	{r7, lr}
 8004ede:	b082      	sub	sp, #8
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	68da      	ldr	r2, [r3, #12]
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004eee:	b292      	uxth	r2, r2
 8004ef0:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ef6:	1c9a      	adds	r2, r3, #2
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004f00:	b29b      	uxth	r3, r3
 8004f02:	3b01      	subs	r3, #1
 8004f04:	b29a      	uxth	r2, r3
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004f0e:	b29b      	uxth	r3, r3
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d10e      	bne.n	8004f32 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	685a      	ldr	r2, [r3, #4]
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004f22:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	2201      	movs	r2, #1
 8004f28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8004f2c:	6878      	ldr	r0, [r7, #4]
 8004f2e:	f7ff ff93 	bl	8004e58 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004f32:	bf00      	nop
 8004f34:	3708      	adds	r7, #8
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bd80      	pop	{r7, pc}

08004f3a <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004f3a:	b580      	push	{r7, lr}
 8004f3c:	b086      	sub	sp, #24
 8004f3e:	af00      	add	r7, sp, #0
 8004f40:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	689b      	ldr	r3, [r3, #8]
 8004f48:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004f50:	b2db      	uxtb	r3, r3
 8004f52:	2b04      	cmp	r3, #4
 8004f54:	d13a      	bne.n	8004fcc <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8004f56:	697b      	ldr	r3, [r7, #20]
 8004f58:	f003 0301 	and.w	r3, r3, #1
 8004f5c:	2b01      	cmp	r3, #1
 8004f5e:	d109      	bne.n	8004f74 <I2S_IRQHandler+0x3a>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	685b      	ldr	r3, [r3, #4]
 8004f66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f6a:	2b40      	cmp	r3, #64	; 0x40
 8004f6c:	d102      	bne.n	8004f74 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8004f6e:	6878      	ldr	r0, [r7, #4]
 8004f70:	f7ff ffb4 	bl	8004edc <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004f74:	697b      	ldr	r3, [r7, #20]
 8004f76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f7a:	2b40      	cmp	r3, #64	; 0x40
 8004f7c:	d126      	bne.n	8004fcc <I2S_IRQHandler+0x92>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	f003 0320 	and.w	r3, r3, #32
 8004f88:	2b20      	cmp	r3, #32
 8004f8a:	d11f      	bne.n	8004fcc <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	685a      	ldr	r2, [r3, #4]
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004f9a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	613b      	str	r3, [r7, #16]
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	68db      	ldr	r3, [r3, #12]
 8004fa6:	613b      	str	r3, [r7, #16]
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	689b      	ldr	r3, [r3, #8]
 8004fae:	613b      	str	r3, [r7, #16]
 8004fb0:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2201      	movs	r2, #1
 8004fb6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fbe:	f043 0202 	orr.w	r2, r3, #2
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004fc6:	6878      	ldr	r0, [r7, #4]
 8004fc8:	f7ff ff50 	bl	8004e6c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004fd2:	b2db      	uxtb	r3, r3
 8004fd4:	2b03      	cmp	r3, #3
 8004fd6:	d136      	bne.n	8005046 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8004fd8:	697b      	ldr	r3, [r7, #20]
 8004fda:	f003 0302 	and.w	r3, r3, #2
 8004fde:	2b02      	cmp	r3, #2
 8004fe0:	d109      	bne.n	8004ff6 <I2S_IRQHandler+0xbc>
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	685b      	ldr	r3, [r3, #4]
 8004fe8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004fec:	2b80      	cmp	r3, #128	; 0x80
 8004fee:	d102      	bne.n	8004ff6 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8004ff0:	6878      	ldr	r0, [r7, #4]
 8004ff2:	f7ff ff45 	bl	8004e80 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	f003 0308 	and.w	r3, r3, #8
 8004ffc:	2b08      	cmp	r3, #8
 8004ffe:	d122      	bne.n	8005046 <I2S_IRQHandler+0x10c>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	685b      	ldr	r3, [r3, #4]
 8005006:	f003 0320 	and.w	r3, r3, #32
 800500a:	2b20      	cmp	r3, #32
 800500c:	d11b      	bne.n	8005046 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	685a      	ldr	r2, [r3, #4]
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800501c:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800501e:	2300      	movs	r3, #0
 8005020:	60fb      	str	r3, [r7, #12]
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	689b      	ldr	r3, [r3, #8]
 8005028:	60fb      	str	r3, [r7, #12]
 800502a:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	2201      	movs	r2, #1
 8005030:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005038:	f043 0204 	orr.w	r2, r3, #4
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005040:	6878      	ldr	r0, [r7, #4]
 8005042:	f7ff ff13 	bl	8004e6c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005046:	bf00      	nop
 8005048:	3718      	adds	r7, #24
 800504a:	46bd      	mov	sp, r7
 800504c:	bd80      	pop	{r7, pc}
	...

08005050 <HAL_I2SEx_TransmitReceive_DMA>:
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2SEx_TransmitReceive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pTxData, uint16_t *pRxData,
                                                uint16_t Size)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b088      	sub	sp, #32
 8005054:	af00      	add	r7, sp, #0
 8005056:	60f8      	str	r0, [r7, #12]
 8005058:	60b9      	str	r1, [r7, #8]
 800505a:	607a      	str	r2, [r7, #4]
 800505c:	807b      	strh	r3, [r7, #2]
  uint32_t *tmp = NULL;
 800505e:	2300      	movs	r3, #0
 8005060:	61bb      	str	r3, [r7, #24]
  uint32_t tmp1 = 0U;
 8005062:	2300      	movs	r3, #0
 8005064:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005066:	2300      	movs	r3, #0
 8005068:	77fb      	strb	r3, [r7, #31]

  if (hi2s->State != HAL_I2S_STATE_READY)
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005070:	b2db      	uxtb	r3, r3
 8005072:	2b01      	cmp	r3, #1
 8005074:	d002      	beq.n	800507c <HAL_I2SEx_TransmitReceive_DMA+0x2c>
  {
    errorcode = HAL_BUSY;
 8005076:	2302      	movs	r3, #2
 8005078:	77fb      	strb	r3, [r7, #31]
    goto error;
 800507a:	e160      	b.n	800533e <HAL_I2SEx_TransmitReceive_DMA+0x2ee>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800507c:	68bb      	ldr	r3, [r7, #8]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d005      	beq.n	800508e <HAL_I2SEx_TransmitReceive_DMA+0x3e>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d002      	beq.n	800508e <HAL_I2SEx_TransmitReceive_DMA+0x3e>
 8005088:	887b      	ldrh	r3, [r7, #2]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d101      	bne.n	8005092 <HAL_I2SEx_TransmitReceive_DMA+0x42>
  {
    return  HAL_ERROR;
 800508e:	2301      	movs	r3, #1
 8005090:	e15a      	b.n	8005348 <HAL_I2SEx_TransmitReceive_DMA+0x2f8>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005098:	b2db      	uxtb	r3, r3
 800509a:	2b01      	cmp	r3, #1
 800509c:	d101      	bne.n	80050a2 <HAL_I2SEx_TransmitReceive_DMA+0x52>
 800509e:	2302      	movs	r3, #2
 80050a0:	e152      	b.n	8005348 <HAL_I2SEx_TransmitReceive_DMA+0x2f8>
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	2201      	movs	r2, #1
 80050a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  hi2s->pTxBuffPtr = pTxData;
 80050aa:	68ba      	ldr	r2, [r7, #8]
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->pRxBuffPtr = pRxData;
 80050b0:	687a      	ldr	r2, [r7, #4]
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	62da      	str	r2, [r3, #44]	; 0x2c

  tmp1 = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	69db      	ldr	r3, [r3, #28]
 80050bc:	f003 0307 	and.w	r3, r3, #7
 80050c0:	617b      	str	r3, [r7, #20]
  /* Check the Data format: When a 16-bit data frame or a 16-bit data frame extended
  is selected during the I2S configuration phase, the Size parameter means the number
  of 16-bit data length in the transaction and when a 24-bit data frame or a 32-bit data
  frame is selected the Size parameter means the number of 16-bit data length. */
  if ((tmp1 == I2S_DATAFORMAT_24B) || (tmp1 == I2S_DATAFORMAT_32B))
 80050c2:	697b      	ldr	r3, [r7, #20]
 80050c4:	2b03      	cmp	r3, #3
 80050c6:	d002      	beq.n	80050ce <HAL_I2SEx_TransmitReceive_DMA+0x7e>
 80050c8:	697b      	ldr	r3, [r7, #20]
 80050ca:	2b05      	cmp	r3, #5
 80050cc:	d114      	bne.n	80050f8 <HAL_I2SEx_TransmitReceive_DMA+0xa8>
  {
    hi2s->TxXferSize  = (Size << 1U);
 80050ce:	887b      	ldrh	r3, [r7, #2]
 80050d0:	005b      	lsls	r3, r3, #1
 80050d2:	b29a      	uxth	r2, r3
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 80050d8:	887b      	ldrh	r3, [r7, #2]
 80050da:	005b      	lsls	r3, r3, #1
 80050dc:	b29a      	uxth	r2, r3
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->RxXferSize  = (Size << 1U);
 80050e2:	887b      	ldrh	r3, [r7, #2]
 80050e4:	005b      	lsls	r3, r3, #1
 80050e6:	b29a      	uxth	r2, r3
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 80050ec:	887b      	ldrh	r3, [r7, #2]
 80050ee:	005b      	lsls	r3, r3, #1
 80050f0:	b29a      	uxth	r2, r3
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	865a      	strh	r2, [r3, #50]	; 0x32
 80050f6:	e00b      	b.n	8005110 <HAL_I2SEx_TransmitReceive_DMA+0xc0>
  }
  else
  {
    hi2s->TxXferSize  = Size;
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	887a      	ldrh	r2, [r7, #2]
 80050fc:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	887a      	ldrh	r2, [r7, #2]
 8005102:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->RxXferSize  = Size;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	887a      	ldrh	r2, [r7, #2]
 8005108:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = Size;
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	887a      	ldrh	r2, [r7, #2]
 800510e:	865a      	strh	r2, [r3, #50]	; 0x32
  }

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	2200      	movs	r2, #0
 8005114:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_BUSY_TX_RX;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	2205      	movs	r2, #5
 800511a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2SEx_TxRxDMAHalfCplt;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005122:	4a8b      	ldr	r2, [pc, #556]	; (8005350 <HAL_I2SEx_TransmitReceive_DMA+0x300>)
 8005124:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback  = I2SEx_TxRxDMACplt;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800512a:	4a8a      	ldr	r2, [pc, #552]	; (8005354 <HAL_I2SEx_TransmitReceive_DMA+0x304>)
 800512c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the I2S Rx DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2SEx_TxRxDMAError;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005132:	4a89      	ldr	r2, [pc, #548]	; (8005358 <HAL_I2SEx_TransmitReceive_DMA+0x308>)
 8005134:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback  = I2SEx_TxRxDMAHalfCplt;
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800513a:	4a85      	ldr	r2, [pc, #532]	; (8005350 <HAL_I2SEx_TransmitReceive_DMA+0x300>)
 800513c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback  = I2SEx_TxRxDMACplt;
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005142:	4a84      	ldr	r2, [pc, #528]	; (8005354 <HAL_I2SEx_TransmitReceive_DMA+0x304>)
 8005144:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the I2S Tx DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2SEx_TxRxDMAError;
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800514a:	4a83      	ldr	r2, [pc, #524]	; (8005358 <HAL_I2SEx_TransmitReceive_DMA+0x308>)
 800514c:	64da      	str	r2, [r3, #76]	; 0x4c

  tmp1 = hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG;
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	69db      	ldr	r3, [r3, #28]
 8005154:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005158:	617b      	str	r3, [r7, #20]
  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((tmp1 == I2S_MODE_MASTER_TX) || (tmp1 == I2S_MODE_SLAVE_TX))
 800515a:	697b      	ldr	r3, [r7, #20]
 800515c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005160:	d002      	beq.n	8005168 <HAL_I2SEx_TransmitReceive_DMA+0x118>
 8005162:	697b      	ldr	r3, [r7, #20]
 8005164:	2b00      	cmp	r3, #0
 8005166:	d16b      	bne.n	8005240 <HAL_I2SEx_TransmitReceive_DMA+0x1f0>
  {
    /* Enable the Rx DMA Stream */
    tmp = (uint32_t *)&pRxData;
 8005168:	1d3b      	adds	r3, r7, #4
 800516a:	61bb      	str	r3, [r7, #24]
    HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&I2SxEXT(hi2s->Instance)->DR, *(uint32_t *)tmp, hi2s->RxXferSize);
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	4a79      	ldr	r2, [pc, #484]	; (800535c <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8005176:	4293      	cmp	r3, r2
 8005178:	d101      	bne.n	800517e <HAL_I2SEx_TransmitReceive_DMA+0x12e>
 800517a:	4b79      	ldr	r3, [pc, #484]	; (8005360 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 800517c:	e001      	b.n	8005182 <HAL_I2SEx_TransmitReceive_DMA+0x132>
 800517e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005182:	330c      	adds	r3, #12
 8005184:	4619      	mov	r1, r3
 8005186:	69bb      	ldr	r3, [r7, #24]
 8005188:	681a      	ldr	r2, [r3, #0]
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800518e:	b29b      	uxth	r3, r3
 8005190:	f7fe fb1a 	bl	80037c8 <HAL_DMA_Start_IT>

    /* Enable Rx DMA Request */
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a70      	ldr	r2, [pc, #448]	; (800535c <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d101      	bne.n	80051a2 <HAL_I2SEx_TransmitReceive_DMA+0x152>
 800519e:	4b70      	ldr	r3, [pc, #448]	; (8005360 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 80051a0:	e001      	b.n	80051a6 <HAL_I2SEx_TransmitReceive_DMA+0x156>
 80051a2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80051a6:	685a      	ldr	r2, [r3, #4]
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	496b      	ldr	r1, [pc, #428]	; (800535c <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 80051ae:	428b      	cmp	r3, r1
 80051b0:	d101      	bne.n	80051b6 <HAL_I2SEx_TransmitReceive_DMA+0x166>
 80051b2:	4b6b      	ldr	r3, [pc, #428]	; (8005360 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 80051b4:	e001      	b.n	80051ba <HAL_I2SEx_TransmitReceive_DMA+0x16a>
 80051b6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80051ba:	f042 0201 	orr.w	r2, r2, #1
 80051be:	605a      	str	r2, [r3, #4]

    /* Enable the Tx DMA Stream */
    tmp = (uint32_t *)&pTxData;
 80051c0:	f107 0308 	add.w	r3, r7, #8
 80051c4:	61bb      	str	r3, [r7, #24]
    HAL_DMA_Start_IT(hi2s->hdmatx, *(uint32_t *)tmp, (uint32_t)&hi2s->Instance->DR, hi2s->TxXferSize);
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80051ca:	69bb      	ldr	r3, [r7, #24]
 80051cc:	6819      	ldr	r1, [r3, #0]
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	330c      	adds	r3, #12
 80051d4:	461a      	mov	r2, r3
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051da:	b29b      	uxth	r3, r3
 80051dc:	f7fe faf4 	bl	80037c8 <HAL_DMA_Start_IT>

    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	685a      	ldr	r2, [r3, #4]
 80051e6:	68fb      	ldr	r3, [r7, #12]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	f042 0202 	orr.w	r2, r2, #2
 80051ee:	605a      	str	r2, [r3, #4]

    /* Check if the I2S is already enabled */
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	69db      	ldr	r3, [r3, #28]
 80051f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051fe:	f000 809e 	beq.w	800533e <HAL_I2SEx_TransmitReceive_DMA+0x2ee>
    {
      /* Enable I2Sext(receiver) before enabling I2Sx peripheral */
      __HAL_I2SEXT_ENABLE(hi2s);
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	4a55      	ldr	r2, [pc, #340]	; (800535c <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8005208:	4293      	cmp	r3, r2
 800520a:	d101      	bne.n	8005210 <HAL_I2SEx_TransmitReceive_DMA+0x1c0>
 800520c:	4b54      	ldr	r3, [pc, #336]	; (8005360 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 800520e:	e001      	b.n	8005214 <HAL_I2SEx_TransmitReceive_DMA+0x1c4>
 8005210:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005214:	69da      	ldr	r2, [r3, #28]
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	4950      	ldr	r1, [pc, #320]	; (800535c <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 800521c:	428b      	cmp	r3, r1
 800521e:	d101      	bne.n	8005224 <HAL_I2SEx_TransmitReceive_DMA+0x1d4>
 8005220:	4b4f      	ldr	r3, [pc, #316]	; (8005360 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8005222:	e001      	b.n	8005228 <HAL_I2SEx_TransmitReceive_DMA+0x1d8>
 8005224:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005228:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800522c:	61da      	str	r2, [r3, #28]

      /* Enable I2S peripheral after the I2Sext */
      __HAL_I2S_ENABLE(hi2s);
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	69da      	ldr	r2, [r3, #28]
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800523c:	61da      	str	r2, [r3, #28]
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 800523e:	e07e      	b.n	800533e <HAL_I2SEx_TransmitReceive_DMA+0x2ee>
    }
  }
  else
  {
    /* Check if Master Receiver mode is selected */
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	69db      	ldr	r3, [r3, #28]
 8005246:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800524a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800524e:	d10a      	bne.n	8005266 <HAL_I2SEx_TransmitReceive_DMA+0x216>
    {
      /* Clear the Overrun Flag by a read operation on the SPI_DR register followed by a read
      access to the SPI_SR register. */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005250:	2300      	movs	r3, #0
 8005252:	613b      	str	r3, [r7, #16]
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	68db      	ldr	r3, [r3, #12]
 800525a:	613b      	str	r3, [r7, #16]
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	689b      	ldr	r3, [r3, #8]
 8005262:	613b      	str	r3, [r7, #16]
 8005264:	693b      	ldr	r3, [r7, #16]
    }
    /* Enable the Tx DMA Stream */
    tmp = (uint32_t *)&pTxData;
 8005266:	f107 0308 	add.w	r3, r7, #8
 800526a:	61bb      	str	r3, [r7, #24]
    HAL_DMA_Start_IT(hi2s->hdmatx, *(uint32_t *)tmp, (uint32_t)&I2SxEXT(hi2s->Instance)->DR, hi2s->TxXferSize);
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8005270:	69bb      	ldr	r3, [r7, #24]
 8005272:	6819      	ldr	r1, [r3, #0]
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	4a38      	ldr	r2, [pc, #224]	; (800535c <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 800527a:	4293      	cmp	r3, r2
 800527c:	d101      	bne.n	8005282 <HAL_I2SEx_TransmitReceive_DMA+0x232>
 800527e:	4b38      	ldr	r3, [pc, #224]	; (8005360 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 8005280:	e001      	b.n	8005286 <HAL_I2SEx_TransmitReceive_DMA+0x236>
 8005282:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005286:	330c      	adds	r3, #12
 8005288:	461a      	mov	r2, r3
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800528e:	b29b      	uxth	r3, r3
 8005290:	f7fe fa9a 	bl	80037c8 <HAL_DMA_Start_IT>

    /* Enable Tx DMA Request */
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	4a30      	ldr	r2, [pc, #192]	; (800535c <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 800529a:	4293      	cmp	r3, r2
 800529c:	d101      	bne.n	80052a2 <HAL_I2SEx_TransmitReceive_DMA+0x252>
 800529e:	4b30      	ldr	r3, [pc, #192]	; (8005360 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 80052a0:	e001      	b.n	80052a6 <HAL_I2SEx_TransmitReceive_DMA+0x256>
 80052a2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80052a6:	685a      	ldr	r2, [r3, #4]
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	492b      	ldr	r1, [pc, #172]	; (800535c <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 80052ae:	428b      	cmp	r3, r1
 80052b0:	d101      	bne.n	80052b6 <HAL_I2SEx_TransmitReceive_DMA+0x266>
 80052b2:	4b2b      	ldr	r3, [pc, #172]	; (8005360 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 80052b4:	e001      	b.n	80052ba <HAL_I2SEx_TransmitReceive_DMA+0x26a>
 80052b6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80052ba:	f042 0202 	orr.w	r2, r2, #2
 80052be:	605a      	str	r2, [r3, #4]

    /* Enable the Rx DMA Stream */
    tmp = (uint32_t *)&pRxData;
 80052c0:	1d3b      	adds	r3, r7, #4
 80052c2:	61bb      	str	r3, [r7, #24]
    HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, *(uint32_t *)tmp, hi2s->RxXferSize);
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	330c      	adds	r3, #12
 80052ce:	4619      	mov	r1, r3
 80052d0:	69bb      	ldr	r3, [r7, #24]
 80052d2:	681a      	ldr	r2, [r3, #0]
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 80052d8:	b29b      	uxth	r3, r3
 80052da:	f7fe fa75 	bl	80037c8 <HAL_DMA_Start_IT>

    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	685a      	ldr	r2, [r3, #4]
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	f042 0201 	orr.w	r2, r2, #1
 80052ec:	605a      	str	r2, [r3, #4]

    /* Check if the I2S is already enabled */
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	69db      	ldr	r3, [r3, #28]
 80052f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052f8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80052fc:	d01e      	beq.n	800533c <HAL_I2SEx_TransmitReceive_DMA+0x2ec>
    {
      /* Enable I2Sext(transmitter) before enabling I2Sx peripheral */
      __HAL_I2SEXT_ENABLE(hi2s);
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	4a16      	ldr	r2, [pc, #88]	; (800535c <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8005304:	4293      	cmp	r3, r2
 8005306:	d101      	bne.n	800530c <HAL_I2SEx_TransmitReceive_DMA+0x2bc>
 8005308:	4b15      	ldr	r3, [pc, #84]	; (8005360 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 800530a:	e001      	b.n	8005310 <HAL_I2SEx_TransmitReceive_DMA+0x2c0>
 800530c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005310:	69da      	ldr	r2, [r3, #28]
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4911      	ldr	r1, [pc, #68]	; (800535c <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 8005318:	428b      	cmp	r3, r1
 800531a:	d101      	bne.n	8005320 <HAL_I2SEx_TransmitReceive_DMA+0x2d0>
 800531c:	4b10      	ldr	r3, [pc, #64]	; (8005360 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 800531e:	e001      	b.n	8005324 <HAL_I2SEx_TransmitReceive_DMA+0x2d4>
 8005320:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005324:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005328:	61da      	str	r2, [r3, #28]
      /* Enable I2S peripheral before the I2Sext */
      __HAL_I2S_ENABLE(hi2s);
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	69da      	ldr	r2, [r3, #28]
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005338:	61da      	str	r2, [r3, #28]
 800533a:	e000      	b.n	800533e <HAL_I2SEx_TransmitReceive_DMA+0x2ee>
    }
  }

error :
 800533c:	bf00      	nop
  __HAL_UNLOCK(hi2s);
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	2200      	movs	r2, #0
 8005342:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return errorcode;
 8005346:	7ffb      	ldrb	r3, [r7, #31]
}
 8005348:	4618      	mov	r0, r3
 800534a:	3720      	adds	r7, #32
 800534c:	46bd      	mov	sp, r7
 800534e:	bd80      	pop	{r7, pc}
 8005350:	0800560d 	.word	0x0800560d
 8005354:	08005629 	.word	0x08005629
 8005358:	08005759 	.word	0x08005759
 800535c:	40003800 	.word	0x40003800
 8005360:	40003400 	.word	0x40003400

08005364 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b088      	sub	sp, #32
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	689b      	ldr	r3, [r3, #8]
 8005372:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	4aa2      	ldr	r2, [pc, #648]	; (8005604 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800537a:	4293      	cmp	r3, r2
 800537c:	d101      	bne.n	8005382 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800537e:	4ba2      	ldr	r3, [pc, #648]	; (8005608 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8005380:	e001      	b.n	8005386 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8005382:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005386:	689b      	ldr	r3, [r3, #8]
 8005388:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	4a9b      	ldr	r2, [pc, #620]	; (8005604 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8005398:	4293      	cmp	r3, r2
 800539a:	d101      	bne.n	80053a0 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 800539c:	4b9a      	ldr	r3, [pc, #616]	; (8005608 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800539e:	e001      	b.n	80053a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80053a0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80053a4:	685b      	ldr	r3, [r3, #4]
 80053a6:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	685b      	ldr	r3, [r3, #4]
 80053ac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80053b0:	d004      	beq.n	80053bc <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	685b      	ldr	r3, [r3, #4]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	f040 8099 	bne.w	80054ee <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80053bc:	69fb      	ldr	r3, [r7, #28]
 80053be:	f003 0302 	and.w	r3, r3, #2
 80053c2:	2b02      	cmp	r3, #2
 80053c4:	d107      	bne.n	80053d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80053c6:	697b      	ldr	r3, [r7, #20]
 80053c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80053cc:	2b00      	cmp	r3, #0
 80053ce:	d002      	beq.n	80053d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80053d0:	6878      	ldr	r0, [r7, #4]
 80053d2:	f000 fa01 	bl	80057d8 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80053d6:	69bb      	ldr	r3, [r7, #24]
 80053d8:	f003 0301 	and.w	r3, r3, #1
 80053dc:	2b01      	cmp	r3, #1
 80053de:	d107      	bne.n	80053f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 80053e0:	693b      	ldr	r3, [r7, #16]
 80053e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d002      	beq.n	80053f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 80053ea:	6878      	ldr	r0, [r7, #4]
 80053ec:	f000 faa4 	bl	8005938 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80053f0:	69bb      	ldr	r3, [r7, #24]
 80053f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053f6:	2b40      	cmp	r3, #64	; 0x40
 80053f8:	d13a      	bne.n	8005470 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80053fa:	693b      	ldr	r3, [r7, #16]
 80053fc:	f003 0320 	and.w	r3, r3, #32
 8005400:	2b00      	cmp	r3, #0
 8005402:	d035      	beq.n	8005470 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	4a7e      	ldr	r2, [pc, #504]	; (8005604 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800540a:	4293      	cmp	r3, r2
 800540c:	d101      	bne.n	8005412 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800540e:	4b7e      	ldr	r3, [pc, #504]	; (8005608 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8005410:	e001      	b.n	8005416 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8005412:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005416:	685a      	ldr	r2, [r3, #4]
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	4979      	ldr	r1, [pc, #484]	; (8005604 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800541e:	428b      	cmp	r3, r1
 8005420:	d101      	bne.n	8005426 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8005422:	4b79      	ldr	r3, [pc, #484]	; (8005608 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8005424:	e001      	b.n	800542a <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8005426:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800542a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800542e:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	685a      	ldr	r2, [r3, #4]
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800543e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8005440:	2300      	movs	r3, #0
 8005442:	60fb      	str	r3, [r7, #12]
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	68db      	ldr	r3, [r3, #12]
 800544a:	60fb      	str	r3, [r7, #12]
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	689b      	ldr	r3, [r3, #8]
 8005452:	60fb      	str	r3, [r7, #12]
 8005454:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2201      	movs	r2, #1
 800545a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005462:	f043 0202 	orr.w	r2, r3, #2
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800546a:	6878      	ldr	r0, [r7, #4]
 800546c:	f7ff fcfe 	bl	8004e6c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005470:	69fb      	ldr	r3, [r7, #28]
 8005472:	f003 0308 	and.w	r3, r3, #8
 8005476:	2b08      	cmp	r3, #8
 8005478:	f040 80be 	bne.w	80055f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 800547c:	697b      	ldr	r3, [r7, #20]
 800547e:	f003 0320 	and.w	r3, r3, #32
 8005482:	2b00      	cmp	r3, #0
 8005484:	f000 80b8 	beq.w	80055f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	685a      	ldr	r2, [r3, #4]
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	681b      	ldr	r3, [r3, #0]
 8005492:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005496:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	4a59      	ldr	r2, [pc, #356]	; (8005604 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800549e:	4293      	cmp	r3, r2
 80054a0:	d101      	bne.n	80054a6 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80054a2:	4b59      	ldr	r3, [pc, #356]	; (8005608 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80054a4:	e001      	b.n	80054aa <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80054a6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80054aa:	685a      	ldr	r2, [r3, #4]
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	4954      	ldr	r1, [pc, #336]	; (8005604 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80054b2:	428b      	cmp	r3, r1
 80054b4:	d101      	bne.n	80054ba <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80054b6:	4b54      	ldr	r3, [pc, #336]	; (8005608 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80054b8:	e001      	b.n	80054be <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80054ba:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80054be:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80054c2:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80054c4:	2300      	movs	r3, #0
 80054c6:	60bb      	str	r3, [r7, #8]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	689b      	ldr	r3, [r3, #8]
 80054ce:	60bb      	str	r3, [r7, #8]
 80054d0:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2201      	movs	r2, #1
 80054d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054de:	f043 0204 	orr.w	r2, r3, #4
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80054e6:	6878      	ldr	r0, [r7, #4]
 80054e8:	f7ff fcc0 	bl	8004e6c <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80054ec:	e084      	b.n	80055f8 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 80054ee:	69bb      	ldr	r3, [r7, #24]
 80054f0:	f003 0302 	and.w	r3, r3, #2
 80054f4:	2b02      	cmp	r3, #2
 80054f6:	d107      	bne.n	8005508 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 80054f8:	693b      	ldr	r3, [r7, #16]
 80054fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d002      	beq.n	8005508 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8005502:	6878      	ldr	r0, [r7, #4]
 8005504:	f000 f99a 	bl	800583c <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8005508:	69fb      	ldr	r3, [r7, #28]
 800550a:	f003 0301 	and.w	r3, r3, #1
 800550e:	2b01      	cmp	r3, #1
 8005510:	d107      	bne.n	8005522 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8005512:	697b      	ldr	r3, [r7, #20]
 8005514:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005518:	2b00      	cmp	r3, #0
 800551a:	d002      	beq.n	8005522 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 800551c:	6878      	ldr	r0, [r7, #4]
 800551e:	f000 f9d9 	bl	80058d4 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8005522:	69fb      	ldr	r3, [r7, #28]
 8005524:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005528:	2b40      	cmp	r3, #64	; 0x40
 800552a:	d12f      	bne.n	800558c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 800552c:	697b      	ldr	r3, [r7, #20]
 800552e:	f003 0320 	and.w	r3, r3, #32
 8005532:	2b00      	cmp	r3, #0
 8005534:	d02a      	beq.n	800558c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	685a      	ldr	r2, [r3, #4]
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005544:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	4a2e      	ldr	r2, [pc, #184]	; (8005604 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800554c:	4293      	cmp	r3, r2
 800554e:	d101      	bne.n	8005554 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8005550:	4b2d      	ldr	r3, [pc, #180]	; (8005608 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8005552:	e001      	b.n	8005558 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8005554:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005558:	685a      	ldr	r2, [r3, #4]
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	4929      	ldr	r1, [pc, #164]	; (8005604 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 8005560:	428b      	cmp	r3, r1
 8005562:	d101      	bne.n	8005568 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8005564:	4b28      	ldr	r3, [pc, #160]	; (8005608 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 8005566:	e001      	b.n	800556c <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8005568:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800556c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005570:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	2201      	movs	r2, #1
 8005576:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800557e:	f043 0202 	orr.w	r2, r3, #2
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8005586:	6878      	ldr	r0, [r7, #4]
 8005588:	f7ff fc70 	bl	8004e6c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800558c:	69bb      	ldr	r3, [r7, #24]
 800558e:	f003 0308 	and.w	r3, r3, #8
 8005592:	2b08      	cmp	r3, #8
 8005594:	d131      	bne.n	80055fa <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 8005596:	693b      	ldr	r3, [r7, #16]
 8005598:	f003 0320 	and.w	r3, r3, #32
 800559c:	2b00      	cmp	r3, #0
 800559e:	d02c      	beq.n	80055fa <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	4a17      	ldr	r2, [pc, #92]	; (8005604 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80055a6:	4293      	cmp	r3, r2
 80055a8:	d101      	bne.n	80055ae <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80055aa:	4b17      	ldr	r3, [pc, #92]	; (8005608 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80055ac:	e001      	b.n	80055b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80055ae:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80055b2:	685a      	ldr	r2, [r3, #4]
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	4912      	ldr	r1, [pc, #72]	; (8005604 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 80055ba:	428b      	cmp	r3, r1
 80055bc:	d101      	bne.n	80055c2 <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 80055be:	4b12      	ldr	r3, [pc, #72]	; (8005608 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 80055c0:	e001      	b.n	80055c6 <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 80055c2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80055c6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80055ca:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	685a      	ldr	r2, [r3, #4]
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80055da:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2201      	movs	r2, #1
 80055e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055e8:	f043 0204 	orr.w	r2, r3, #4
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80055f0:	6878      	ldr	r0, [r7, #4]
 80055f2:	f7ff fc3b 	bl	8004e6c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80055f6:	e000      	b.n	80055fa <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80055f8:	bf00      	nop
}
 80055fa:	bf00      	nop
 80055fc:	3720      	adds	r7, #32
 80055fe:	46bd      	mov	sp, r7
 8005600:	bd80      	pop	{r7, pc}
 8005602:	bf00      	nop
 8005604:	40003800 	.word	0x40003800
 8005608:	40003400 	.word	0x40003400

0800560c <I2SEx_TxRxDMAHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void I2SEx_TxRxDMAHalfCplt(DMA_HandleTypeDef *hdma)
{
 800560c:	b580      	push	{r7, lr}
 800560e:	b084      	sub	sp, #16
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005618:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx Half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxRxHalfCpltCallback(hi2s);
#else
  HAL_I2SEx_TxRxHalfCpltCallback(hi2s);
 800561a:	68f8      	ldr	r0, [r7, #12]
 800561c:	f7fc f85e 	bl	80016dc <HAL_I2SEx_TxRxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8005620:	bf00      	nop
 8005622:	3710      	adds	r7, #16
 8005624:	46bd      	mov	sp, r7
 8005626:	bd80      	pop	{r7, pc}

08005628 <I2SEx_TxRxDMACplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void I2SEx_TxRxDMACplt(DMA_HandleTypeDef *hdma)
{
 8005628:	b580      	push	{r7, lr}
 800562a:	b084      	sub	sp, #16
 800562c:	af00      	add	r7, sp, #0
 800562e:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005634:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	69db      	ldr	r3, [r3, #28]
 800563a:	2b00      	cmp	r3, #0
 800563c:	f040 8084 	bne.w	8005748 <I2SEx_TxRxDMACplt+0x120>
  {
    if (hi2s->hdmarx == hdma)
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005644:	687a      	ldr	r2, [r7, #4]
 8005646:	429a      	cmp	r2, r3
 8005648:	d13c      	bne.n	80056c4 <I2SEx_TxRxDMACplt+0x9c>
    {
      /* Disable Rx DMA Request */
      if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX) || \
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	69db      	ldr	r3, [r3, #28]
 8005650:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005654:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005658:	d006      	beq.n	8005668 <I2SEx_TxRxDMACplt+0x40>
          ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_TX))
 800565a:	68fb      	ldr	r3, [r7, #12]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	69db      	ldr	r3, [r3, #28]
 8005660:	f403 7340 	and.w	r3, r3, #768	; 0x300
      if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX) || \
 8005664:	2b00      	cmp	r3, #0
 8005666:	d116      	bne.n	8005696 <I2SEx_TxRxDMACplt+0x6e>
      {
        CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4a38      	ldr	r2, [pc, #224]	; (8005750 <I2SEx_TxRxDMACplt+0x128>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d101      	bne.n	8005676 <I2SEx_TxRxDMACplt+0x4e>
 8005672:	4b38      	ldr	r3, [pc, #224]	; (8005754 <I2SEx_TxRxDMACplt+0x12c>)
 8005674:	e001      	b.n	800567a <I2SEx_TxRxDMACplt+0x52>
 8005676:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800567a:	685a      	ldr	r2, [r3, #4]
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	4933      	ldr	r1, [pc, #204]	; (8005750 <I2SEx_TxRxDMACplt+0x128>)
 8005682:	428b      	cmp	r3, r1
 8005684:	d101      	bne.n	800568a <I2SEx_TxRxDMACplt+0x62>
 8005686:	4b33      	ldr	r3, [pc, #204]	; (8005754 <I2SEx_TxRxDMACplt+0x12c>)
 8005688:	e001      	b.n	800568e <I2SEx_TxRxDMACplt+0x66>
 800568a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800568e:	f022 0201 	bic.w	r2, r2, #1
 8005692:	605a      	str	r2, [r3, #4]
 8005694:	e007      	b.n	80056a6 <I2SEx_TxRxDMACplt+0x7e>
      }
      else
      {
        CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	685a      	ldr	r2, [r3, #4]
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f022 0201 	bic.w	r2, r2, #1
 80056a4:	605a      	str	r2, [r3, #4]
      }

      hi2s->RxXferCount = 0U;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	2200      	movs	r2, #0
 80056aa:	865a      	strh	r2, [r3, #50]	; 0x32

      if (hi2s->TxXferCount == 0U)
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056b0:	b29b      	uxth	r3, r3
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d106      	bne.n	80056c4 <I2SEx_TxRxDMACplt+0x9c>
      {
        hi2s->State = HAL_I2S_STATE_READY;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	2201      	movs	r2, #1
 80056ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
        hi2s->TxRxCpltCallback(hi2s);
#else
        HAL_I2SEx_TxRxCpltCallback(hi2s);
 80056be:	68f8      	ldr	r0, [r7, #12]
 80056c0:	f7fc f84c 	bl	800175c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
      }
    }

    if (hi2s->hdmatx == hdma)
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056c8:	687a      	ldr	r2, [r7, #4]
 80056ca:	429a      	cmp	r2, r3
 80056cc:	d13c      	bne.n	8005748 <I2SEx_TxRxDMACplt+0x120>
    {
      /* Disable Tx DMA Request */
      if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX) || \
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	69db      	ldr	r3, [r3, #28]
 80056d4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80056d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80056dc:	d006      	beq.n	80056ec <I2SEx_TxRxDMACplt+0xc4>
          ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_TX))
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	69db      	ldr	r3, [r3, #28]
 80056e4:	f403 7340 	and.w	r3, r3, #768	; 0x300
      if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX) || \
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d108      	bne.n	80056fe <I2SEx_TxRxDMACplt+0xd6>
      {
        CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	685a      	ldr	r2, [r3, #4]
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f022 0202 	bic.w	r2, r2, #2
 80056fa:	605a      	str	r2, [r3, #4]
 80056fc:	e015      	b.n	800572a <I2SEx_TxRxDMACplt+0x102>
      }
      else
      {
        CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	4a13      	ldr	r2, [pc, #76]	; (8005750 <I2SEx_TxRxDMACplt+0x128>)
 8005704:	4293      	cmp	r3, r2
 8005706:	d101      	bne.n	800570c <I2SEx_TxRxDMACplt+0xe4>
 8005708:	4b12      	ldr	r3, [pc, #72]	; (8005754 <I2SEx_TxRxDMACplt+0x12c>)
 800570a:	e001      	b.n	8005710 <I2SEx_TxRxDMACplt+0xe8>
 800570c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005710:	685a      	ldr	r2, [r3, #4]
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	490e      	ldr	r1, [pc, #56]	; (8005750 <I2SEx_TxRxDMACplt+0x128>)
 8005718:	428b      	cmp	r3, r1
 800571a:	d101      	bne.n	8005720 <I2SEx_TxRxDMACplt+0xf8>
 800571c:	4b0d      	ldr	r3, [pc, #52]	; (8005754 <I2SEx_TxRxDMACplt+0x12c>)
 800571e:	e001      	b.n	8005724 <I2SEx_TxRxDMACplt+0xfc>
 8005720:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005724:	f022 0202 	bic.w	r2, r2, #2
 8005728:	605a      	str	r2, [r3, #4]
      }

      hi2s->TxXferCount = 0U;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	2200      	movs	r2, #0
 800572e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2s->RxXferCount == 0U)
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005734:	b29b      	uxth	r3, r3
 8005736:	2b00      	cmp	r3, #0
 8005738:	d106      	bne.n	8005748 <I2SEx_TxRxDMACplt+0x120>
      {
        hi2s->State = HAL_I2S_STATE_READY;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	2201      	movs	r2, #1
 800573e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
        hi2s->TxRxCpltCallback(hi2s);
#else
        HAL_I2SEx_TxRxCpltCallback(hi2s);
 8005742:	68f8      	ldr	r0, [r7, #12]
 8005744:	f7fc f80a 	bl	800175c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
      }
    }
  }
}
 8005748:	bf00      	nop
 800574a:	3710      	adds	r7, #16
 800574c:	46bd      	mov	sp, r7
 800574e:	bd80      	pop	{r7, pc}
 8005750:	40003800 	.word	0x40003800
 8005754:	40003400 	.word	0x40003400

08005758 <I2SEx_TxRxDMAError>:
  * @brief  DMA I2S communication error callback
  * @param  hdma DMA handle
  * @retval None
  */
static void I2SEx_TxRxDMAError(DMA_HandleTypeDef *hdma)
{
 8005758:	b580      	push	{r7, lr}
 800575a:	b084      	sub	sp, #16
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005764:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	685a      	ldr	r2, [r3, #4]
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	f022 0203 	bic.w	r2, r2, #3
 8005774:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	4a15      	ldr	r2, [pc, #84]	; (80057d0 <I2SEx_TxRxDMAError+0x78>)
 800577c:	4293      	cmp	r3, r2
 800577e:	d101      	bne.n	8005784 <I2SEx_TxRxDMAError+0x2c>
 8005780:	4b14      	ldr	r3, [pc, #80]	; (80057d4 <I2SEx_TxRxDMAError+0x7c>)
 8005782:	e001      	b.n	8005788 <I2SEx_TxRxDMAError+0x30>
 8005784:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005788:	685a      	ldr	r2, [r3, #4]
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	4910      	ldr	r1, [pc, #64]	; (80057d0 <I2SEx_TxRxDMAError+0x78>)
 8005790:	428b      	cmp	r3, r1
 8005792:	d101      	bne.n	8005798 <I2SEx_TxRxDMAError+0x40>
 8005794:	4b0f      	ldr	r3, [pc, #60]	; (80057d4 <I2SEx_TxRxDMAError+0x7c>)
 8005796:	e001      	b.n	800579c <I2SEx_TxRxDMAError+0x44>
 8005798:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800579c:	f022 0203 	bic.w	r2, r2, #3
 80057a0:	605a      	str	r2, [r3, #4]

  hi2s->TxXferCount = 0U;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	2200      	movs	r2, #0
 80057a6:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	2200      	movs	r2, #0
 80057ac:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	2201      	movs	r2, #1
 80057b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057ba:	f043 0208 	orr.w	r2, r3, #8
 80057be:	68fb      	ldr	r3, [r7, #12]
 80057c0:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 80057c2:	68f8      	ldr	r0, [r7, #12]
 80057c4:	f7ff fb52 	bl	8004e6c <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80057c8:	bf00      	nop
 80057ca:	3710      	adds	r7, #16
 80057cc:	46bd      	mov	sp, r7
 80057ce:	bd80      	pop	{r7, pc}
 80057d0:	40003800 	.word	0x40003800
 80057d4:	40003400 	.word	0x40003400

080057d8 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b082      	sub	sp, #8
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057e4:	1c99      	adds	r1, r3, #2
 80057e6:	687a      	ldr	r2, [r7, #4]
 80057e8:	6251      	str	r1, [r2, #36]	; 0x24
 80057ea:	881a      	ldrh	r2, [r3, #0]
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057f6:	b29b      	uxth	r3, r3
 80057f8:	3b01      	subs	r3, #1
 80057fa:	b29a      	uxth	r2, r3
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005804:	b29b      	uxth	r3, r3
 8005806:	2b00      	cmp	r3, #0
 8005808:	d113      	bne.n	8005832 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	685a      	ldr	r2, [r3, #4]
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8005818:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800581e:	b29b      	uxth	r3, r3
 8005820:	2b00      	cmp	r3, #0
 8005822:	d106      	bne.n	8005832 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	2201      	movs	r2, #1
 8005828:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800582c:	6878      	ldr	r0, [r7, #4]
 800582e:	f7fb ff95 	bl	800175c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005832:	bf00      	nop
 8005834:	3708      	adds	r7, #8
 8005836:	46bd      	mov	sp, r7
 8005838:	bd80      	pop	{r7, pc}
	...

0800583c <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800583c:	b580      	push	{r7, lr}
 800583e:	b082      	sub	sp, #8
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005848:	1c99      	adds	r1, r3, #2
 800584a:	687a      	ldr	r2, [r7, #4]
 800584c:	6251      	str	r1, [r2, #36]	; 0x24
 800584e:	8819      	ldrh	r1, [r3, #0]
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4a1d      	ldr	r2, [pc, #116]	; (80058cc <I2SEx_TxISR_I2SExt+0x90>)
 8005856:	4293      	cmp	r3, r2
 8005858:	d101      	bne.n	800585e <I2SEx_TxISR_I2SExt+0x22>
 800585a:	4b1d      	ldr	r3, [pc, #116]	; (80058d0 <I2SEx_TxISR_I2SExt+0x94>)
 800585c:	e001      	b.n	8005862 <I2SEx_TxISR_I2SExt+0x26>
 800585e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005862:	460a      	mov	r2, r1
 8005864:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800586a:	b29b      	uxth	r3, r3
 800586c:	3b01      	subs	r3, #1
 800586e:	b29a      	uxth	r2, r3
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005878:	b29b      	uxth	r3, r3
 800587a:	2b00      	cmp	r3, #0
 800587c:	d121      	bne.n	80058c2 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	4a12      	ldr	r2, [pc, #72]	; (80058cc <I2SEx_TxISR_I2SExt+0x90>)
 8005884:	4293      	cmp	r3, r2
 8005886:	d101      	bne.n	800588c <I2SEx_TxISR_I2SExt+0x50>
 8005888:	4b11      	ldr	r3, [pc, #68]	; (80058d0 <I2SEx_TxISR_I2SExt+0x94>)
 800588a:	e001      	b.n	8005890 <I2SEx_TxISR_I2SExt+0x54>
 800588c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005890:	685a      	ldr	r2, [r3, #4]
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	490d      	ldr	r1, [pc, #52]	; (80058cc <I2SEx_TxISR_I2SExt+0x90>)
 8005898:	428b      	cmp	r3, r1
 800589a:	d101      	bne.n	80058a0 <I2SEx_TxISR_I2SExt+0x64>
 800589c:	4b0c      	ldr	r3, [pc, #48]	; (80058d0 <I2SEx_TxISR_I2SExt+0x94>)
 800589e:	e001      	b.n	80058a4 <I2SEx_TxISR_I2SExt+0x68>
 80058a0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80058a4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80058a8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80058ae:	b29b      	uxth	r3, r3
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d106      	bne.n	80058c2 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2201      	movs	r2, #1
 80058b8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80058bc:	6878      	ldr	r0, [r7, #4]
 80058be:	f7fb ff4d 	bl	800175c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80058c2:	bf00      	nop
 80058c4:	3708      	adds	r7, #8
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bd80      	pop	{r7, pc}
 80058ca:	bf00      	nop
 80058cc:	40003800 	.word	0x40003800
 80058d0:	40003400 	.word	0x40003400

080058d4 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b082      	sub	sp, #8
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	68d8      	ldr	r0, [r3, #12]
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80058e6:	1c99      	adds	r1, r3, #2
 80058e8:	687a      	ldr	r2, [r7, #4]
 80058ea:	62d1      	str	r1, [r2, #44]	; 0x2c
 80058ec:	b282      	uxth	r2, r0
 80058ee:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80058f4:	b29b      	uxth	r3, r3
 80058f6:	3b01      	subs	r3, #1
 80058f8:	b29a      	uxth	r2, r3
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005902:	b29b      	uxth	r3, r3
 8005904:	2b00      	cmp	r3, #0
 8005906:	d113      	bne.n	8005930 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	681b      	ldr	r3, [r3, #0]
 800590c:	685a      	ldr	r2, [r3, #4]
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8005916:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800591c:	b29b      	uxth	r3, r3
 800591e:	2b00      	cmp	r3, #0
 8005920:	d106      	bne.n	8005930 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	2201      	movs	r2, #1
 8005926:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	f7fb ff16 	bl	800175c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8005930:	bf00      	nop
 8005932:	3708      	adds	r7, #8
 8005934:	46bd      	mov	sp, r7
 8005936:	bd80      	pop	{r7, pc}

08005938 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8005938:	b580      	push	{r7, lr}
 800593a:	b082      	sub	sp, #8
 800593c:	af00      	add	r7, sp, #0
 800593e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	4a20      	ldr	r2, [pc, #128]	; (80059c8 <I2SEx_RxISR_I2SExt+0x90>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d101      	bne.n	800594e <I2SEx_RxISR_I2SExt+0x16>
 800594a:	4b20      	ldr	r3, [pc, #128]	; (80059cc <I2SEx_RxISR_I2SExt+0x94>)
 800594c:	e001      	b.n	8005952 <I2SEx_RxISR_I2SExt+0x1a>
 800594e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8005952:	68d8      	ldr	r0, [r3, #12]
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005958:	1c99      	adds	r1, r3, #2
 800595a:	687a      	ldr	r2, [r7, #4]
 800595c:	62d1      	str	r1, [r2, #44]	; 0x2c
 800595e:	b282      	uxth	r2, r0
 8005960:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005966:	b29b      	uxth	r3, r3
 8005968:	3b01      	subs	r3, #1
 800596a:	b29a      	uxth	r2, r3
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8005974:	b29b      	uxth	r3, r3
 8005976:	2b00      	cmp	r3, #0
 8005978:	d121      	bne.n	80059be <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4a12      	ldr	r2, [pc, #72]	; (80059c8 <I2SEx_RxISR_I2SExt+0x90>)
 8005980:	4293      	cmp	r3, r2
 8005982:	d101      	bne.n	8005988 <I2SEx_RxISR_I2SExt+0x50>
 8005984:	4b11      	ldr	r3, [pc, #68]	; (80059cc <I2SEx_RxISR_I2SExt+0x94>)
 8005986:	e001      	b.n	800598c <I2SEx_RxISR_I2SExt+0x54>
 8005988:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800598c:	685a      	ldr	r2, [r3, #4]
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	490d      	ldr	r1, [pc, #52]	; (80059c8 <I2SEx_RxISR_I2SExt+0x90>)
 8005994:	428b      	cmp	r3, r1
 8005996:	d101      	bne.n	800599c <I2SEx_RxISR_I2SExt+0x64>
 8005998:	4b0c      	ldr	r3, [pc, #48]	; (80059cc <I2SEx_RxISR_I2SExt+0x94>)
 800599a:	e001      	b.n	80059a0 <I2SEx_RxISR_I2SExt+0x68>
 800599c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80059a0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80059a4:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059aa:	b29b      	uxth	r3, r3
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d106      	bne.n	80059be <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	2201      	movs	r2, #1
 80059b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80059b8:	6878      	ldr	r0, [r7, #4]
 80059ba:	f7fb fecf 	bl	800175c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80059be:	bf00      	nop
 80059c0:	3708      	adds	r7, #8
 80059c2:	46bd      	mov	sp, r7
 80059c4:	bd80      	pop	{r7, pc}
 80059c6:	bf00      	nop
 80059c8:	40003800 	.word	0x40003800
 80059cc:	40003400 	.word	0x40003400

080059d0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80059d0:	b580      	push	{r7, lr}
 80059d2:	b086      	sub	sp, #24
 80059d4:	af00      	add	r7, sp, #0
 80059d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d101      	bne.n	80059e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80059de:	2301      	movs	r3, #1
 80059e0:	e22d      	b.n	8005e3e <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	f003 0301 	and.w	r3, r3, #1
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d075      	beq.n	8005ada <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80059ee:	4ba3      	ldr	r3, [pc, #652]	; (8005c7c <HAL_RCC_OscConfig+0x2ac>)
 80059f0:	689b      	ldr	r3, [r3, #8]
 80059f2:	f003 030c 	and.w	r3, r3, #12
 80059f6:	2b04      	cmp	r3, #4
 80059f8:	d00c      	beq.n	8005a14 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80059fa:	4ba0      	ldr	r3, [pc, #640]	; (8005c7c <HAL_RCC_OscConfig+0x2ac>)
 80059fc:	689b      	ldr	r3, [r3, #8]
 80059fe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005a02:	2b08      	cmp	r3, #8
 8005a04:	d112      	bne.n	8005a2c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005a06:	4b9d      	ldr	r3, [pc, #628]	; (8005c7c <HAL_RCC_OscConfig+0x2ac>)
 8005a08:	685b      	ldr	r3, [r3, #4]
 8005a0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005a0e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005a12:	d10b      	bne.n	8005a2c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a14:	4b99      	ldr	r3, [pc, #612]	; (8005c7c <HAL_RCC_OscConfig+0x2ac>)
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d05b      	beq.n	8005ad8 <HAL_RCC_OscConfig+0x108>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	685b      	ldr	r3, [r3, #4]
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d157      	bne.n	8005ad8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005a28:	2301      	movs	r3, #1
 8005a2a:	e208      	b.n	8005e3e <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	685b      	ldr	r3, [r3, #4]
 8005a30:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005a34:	d106      	bne.n	8005a44 <HAL_RCC_OscConfig+0x74>
 8005a36:	4b91      	ldr	r3, [pc, #580]	; (8005c7c <HAL_RCC_OscConfig+0x2ac>)
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	4a90      	ldr	r2, [pc, #576]	; (8005c7c <HAL_RCC_OscConfig+0x2ac>)
 8005a3c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a40:	6013      	str	r3, [r2, #0]
 8005a42:	e01d      	b.n	8005a80 <HAL_RCC_OscConfig+0xb0>
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	685b      	ldr	r3, [r3, #4]
 8005a48:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005a4c:	d10c      	bne.n	8005a68 <HAL_RCC_OscConfig+0x98>
 8005a4e:	4b8b      	ldr	r3, [pc, #556]	; (8005c7c <HAL_RCC_OscConfig+0x2ac>)
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	4a8a      	ldr	r2, [pc, #552]	; (8005c7c <HAL_RCC_OscConfig+0x2ac>)
 8005a54:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005a58:	6013      	str	r3, [r2, #0]
 8005a5a:	4b88      	ldr	r3, [pc, #544]	; (8005c7c <HAL_RCC_OscConfig+0x2ac>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	4a87      	ldr	r2, [pc, #540]	; (8005c7c <HAL_RCC_OscConfig+0x2ac>)
 8005a60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a64:	6013      	str	r3, [r2, #0]
 8005a66:	e00b      	b.n	8005a80 <HAL_RCC_OscConfig+0xb0>
 8005a68:	4b84      	ldr	r3, [pc, #528]	; (8005c7c <HAL_RCC_OscConfig+0x2ac>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	4a83      	ldr	r2, [pc, #524]	; (8005c7c <HAL_RCC_OscConfig+0x2ac>)
 8005a6e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a72:	6013      	str	r3, [r2, #0]
 8005a74:	4b81      	ldr	r3, [pc, #516]	; (8005c7c <HAL_RCC_OscConfig+0x2ac>)
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	4a80      	ldr	r2, [pc, #512]	; (8005c7c <HAL_RCC_OscConfig+0x2ac>)
 8005a7a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005a7e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	685b      	ldr	r3, [r3, #4]
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	d013      	beq.n	8005ab0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a88:	f7fd fcb0 	bl	80033ec <HAL_GetTick>
 8005a8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a8e:	e008      	b.n	8005aa2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005a90:	f7fd fcac 	bl	80033ec <HAL_GetTick>
 8005a94:	4602      	mov	r2, r0
 8005a96:	693b      	ldr	r3, [r7, #16]
 8005a98:	1ad3      	subs	r3, r2, r3
 8005a9a:	2b64      	cmp	r3, #100	; 0x64
 8005a9c:	d901      	bls.n	8005aa2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005a9e:	2303      	movs	r3, #3
 8005aa0:	e1cd      	b.n	8005e3e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005aa2:	4b76      	ldr	r3, [pc, #472]	; (8005c7c <HAL_RCC_OscConfig+0x2ac>)
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d0f0      	beq.n	8005a90 <HAL_RCC_OscConfig+0xc0>
 8005aae:	e014      	b.n	8005ada <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ab0:	f7fd fc9c 	bl	80033ec <HAL_GetTick>
 8005ab4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005ab6:	e008      	b.n	8005aca <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005ab8:	f7fd fc98 	bl	80033ec <HAL_GetTick>
 8005abc:	4602      	mov	r2, r0
 8005abe:	693b      	ldr	r3, [r7, #16]
 8005ac0:	1ad3      	subs	r3, r2, r3
 8005ac2:	2b64      	cmp	r3, #100	; 0x64
 8005ac4:	d901      	bls.n	8005aca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005ac6:	2303      	movs	r3, #3
 8005ac8:	e1b9      	b.n	8005e3e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005aca:	4b6c      	ldr	r3, [pc, #432]	; (8005c7c <HAL_RCC_OscConfig+0x2ac>)
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d1f0      	bne.n	8005ab8 <HAL_RCC_OscConfig+0xe8>
 8005ad6:	e000      	b.n	8005ada <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ad8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	f003 0302 	and.w	r3, r3, #2
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d063      	beq.n	8005bae <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005ae6:	4b65      	ldr	r3, [pc, #404]	; (8005c7c <HAL_RCC_OscConfig+0x2ac>)
 8005ae8:	689b      	ldr	r3, [r3, #8]
 8005aea:	f003 030c 	and.w	r3, r3, #12
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d00b      	beq.n	8005b0a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005af2:	4b62      	ldr	r3, [pc, #392]	; (8005c7c <HAL_RCC_OscConfig+0x2ac>)
 8005af4:	689b      	ldr	r3, [r3, #8]
 8005af6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005afa:	2b08      	cmp	r3, #8
 8005afc:	d11c      	bne.n	8005b38 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005afe:	4b5f      	ldr	r3, [pc, #380]	; (8005c7c <HAL_RCC_OscConfig+0x2ac>)
 8005b00:	685b      	ldr	r3, [r3, #4]
 8005b02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d116      	bne.n	8005b38 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b0a:	4b5c      	ldr	r3, [pc, #368]	; (8005c7c <HAL_RCC_OscConfig+0x2ac>)
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	f003 0302 	and.w	r3, r3, #2
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d005      	beq.n	8005b22 <HAL_RCC_OscConfig+0x152>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	68db      	ldr	r3, [r3, #12]
 8005b1a:	2b01      	cmp	r3, #1
 8005b1c:	d001      	beq.n	8005b22 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005b1e:	2301      	movs	r3, #1
 8005b20:	e18d      	b.n	8005e3e <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b22:	4b56      	ldr	r3, [pc, #344]	; (8005c7c <HAL_RCC_OscConfig+0x2ac>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	691b      	ldr	r3, [r3, #16]
 8005b2e:	00db      	lsls	r3, r3, #3
 8005b30:	4952      	ldr	r1, [pc, #328]	; (8005c7c <HAL_RCC_OscConfig+0x2ac>)
 8005b32:	4313      	orrs	r3, r2
 8005b34:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005b36:	e03a      	b.n	8005bae <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	68db      	ldr	r3, [r3, #12]
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d020      	beq.n	8005b82 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005b40:	4b4f      	ldr	r3, [pc, #316]	; (8005c80 <HAL_RCC_OscConfig+0x2b0>)
 8005b42:	2201      	movs	r2, #1
 8005b44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b46:	f7fd fc51 	bl	80033ec <HAL_GetTick>
 8005b4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b4c:	e008      	b.n	8005b60 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005b4e:	f7fd fc4d 	bl	80033ec <HAL_GetTick>
 8005b52:	4602      	mov	r2, r0
 8005b54:	693b      	ldr	r3, [r7, #16]
 8005b56:	1ad3      	subs	r3, r2, r3
 8005b58:	2b02      	cmp	r3, #2
 8005b5a:	d901      	bls.n	8005b60 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005b5c:	2303      	movs	r3, #3
 8005b5e:	e16e      	b.n	8005e3e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b60:	4b46      	ldr	r3, [pc, #280]	; (8005c7c <HAL_RCC_OscConfig+0x2ac>)
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f003 0302 	and.w	r3, r3, #2
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d0f0      	beq.n	8005b4e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b6c:	4b43      	ldr	r3, [pc, #268]	; (8005c7c <HAL_RCC_OscConfig+0x2ac>)
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	691b      	ldr	r3, [r3, #16]
 8005b78:	00db      	lsls	r3, r3, #3
 8005b7a:	4940      	ldr	r1, [pc, #256]	; (8005c7c <HAL_RCC_OscConfig+0x2ac>)
 8005b7c:	4313      	orrs	r3, r2
 8005b7e:	600b      	str	r3, [r1, #0]
 8005b80:	e015      	b.n	8005bae <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005b82:	4b3f      	ldr	r3, [pc, #252]	; (8005c80 <HAL_RCC_OscConfig+0x2b0>)
 8005b84:	2200      	movs	r2, #0
 8005b86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b88:	f7fd fc30 	bl	80033ec <HAL_GetTick>
 8005b8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b8e:	e008      	b.n	8005ba2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005b90:	f7fd fc2c 	bl	80033ec <HAL_GetTick>
 8005b94:	4602      	mov	r2, r0
 8005b96:	693b      	ldr	r3, [r7, #16]
 8005b98:	1ad3      	subs	r3, r2, r3
 8005b9a:	2b02      	cmp	r3, #2
 8005b9c:	d901      	bls.n	8005ba2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005b9e:	2303      	movs	r3, #3
 8005ba0:	e14d      	b.n	8005e3e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005ba2:	4b36      	ldr	r3, [pc, #216]	; (8005c7c <HAL_RCC_OscConfig+0x2ac>)
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f003 0302 	and.w	r3, r3, #2
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d1f0      	bne.n	8005b90 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f003 0308 	and.w	r3, r3, #8
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d030      	beq.n	8005c1c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	695b      	ldr	r3, [r3, #20]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d016      	beq.n	8005bf0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005bc2:	4b30      	ldr	r3, [pc, #192]	; (8005c84 <HAL_RCC_OscConfig+0x2b4>)
 8005bc4:	2201      	movs	r2, #1
 8005bc6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bc8:	f7fd fc10 	bl	80033ec <HAL_GetTick>
 8005bcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005bce:	e008      	b.n	8005be2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005bd0:	f7fd fc0c 	bl	80033ec <HAL_GetTick>
 8005bd4:	4602      	mov	r2, r0
 8005bd6:	693b      	ldr	r3, [r7, #16]
 8005bd8:	1ad3      	subs	r3, r2, r3
 8005bda:	2b02      	cmp	r3, #2
 8005bdc:	d901      	bls.n	8005be2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005bde:	2303      	movs	r3, #3
 8005be0:	e12d      	b.n	8005e3e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005be2:	4b26      	ldr	r3, [pc, #152]	; (8005c7c <HAL_RCC_OscConfig+0x2ac>)
 8005be4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005be6:	f003 0302 	and.w	r3, r3, #2
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d0f0      	beq.n	8005bd0 <HAL_RCC_OscConfig+0x200>
 8005bee:	e015      	b.n	8005c1c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005bf0:	4b24      	ldr	r3, [pc, #144]	; (8005c84 <HAL_RCC_OscConfig+0x2b4>)
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005bf6:	f7fd fbf9 	bl	80033ec <HAL_GetTick>
 8005bfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005bfc:	e008      	b.n	8005c10 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005bfe:	f7fd fbf5 	bl	80033ec <HAL_GetTick>
 8005c02:	4602      	mov	r2, r0
 8005c04:	693b      	ldr	r3, [r7, #16]
 8005c06:	1ad3      	subs	r3, r2, r3
 8005c08:	2b02      	cmp	r3, #2
 8005c0a:	d901      	bls.n	8005c10 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005c0c:	2303      	movs	r3, #3
 8005c0e:	e116      	b.n	8005e3e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005c10:	4b1a      	ldr	r3, [pc, #104]	; (8005c7c <HAL_RCC_OscConfig+0x2ac>)
 8005c12:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005c14:	f003 0302 	and.w	r3, r3, #2
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d1f0      	bne.n	8005bfe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f003 0304 	and.w	r3, r3, #4
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	f000 80a0 	beq.w	8005d6a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005c2a:	2300      	movs	r3, #0
 8005c2c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005c2e:	4b13      	ldr	r3, [pc, #76]	; (8005c7c <HAL_RCC_OscConfig+0x2ac>)
 8005c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d10f      	bne.n	8005c5a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	60fb      	str	r3, [r7, #12]
 8005c3e:	4b0f      	ldr	r3, [pc, #60]	; (8005c7c <HAL_RCC_OscConfig+0x2ac>)
 8005c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c42:	4a0e      	ldr	r2, [pc, #56]	; (8005c7c <HAL_RCC_OscConfig+0x2ac>)
 8005c44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005c48:	6413      	str	r3, [r2, #64]	; 0x40
 8005c4a:	4b0c      	ldr	r3, [pc, #48]	; (8005c7c <HAL_RCC_OscConfig+0x2ac>)
 8005c4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c52:	60fb      	str	r3, [r7, #12]
 8005c54:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005c56:	2301      	movs	r3, #1
 8005c58:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c5a:	4b0b      	ldr	r3, [pc, #44]	; (8005c88 <HAL_RCC_OscConfig+0x2b8>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d121      	bne.n	8005caa <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005c66:	4b08      	ldr	r3, [pc, #32]	; (8005c88 <HAL_RCC_OscConfig+0x2b8>)
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	4a07      	ldr	r2, [pc, #28]	; (8005c88 <HAL_RCC_OscConfig+0x2b8>)
 8005c6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c70:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c72:	f7fd fbbb 	bl	80033ec <HAL_GetTick>
 8005c76:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c78:	e011      	b.n	8005c9e <HAL_RCC_OscConfig+0x2ce>
 8005c7a:	bf00      	nop
 8005c7c:	40023800 	.word	0x40023800
 8005c80:	42470000 	.word	0x42470000
 8005c84:	42470e80 	.word	0x42470e80
 8005c88:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005c8c:	f7fd fbae 	bl	80033ec <HAL_GetTick>
 8005c90:	4602      	mov	r2, r0
 8005c92:	693b      	ldr	r3, [r7, #16]
 8005c94:	1ad3      	subs	r3, r2, r3
 8005c96:	2b02      	cmp	r3, #2
 8005c98:	d901      	bls.n	8005c9e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8005c9a:	2303      	movs	r3, #3
 8005c9c:	e0cf      	b.n	8005e3e <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005c9e:	4b6a      	ldr	r3, [pc, #424]	; (8005e48 <HAL_RCC_OscConfig+0x478>)
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d0f0      	beq.n	8005c8c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	689b      	ldr	r3, [r3, #8]
 8005cae:	2b01      	cmp	r3, #1
 8005cb0:	d106      	bne.n	8005cc0 <HAL_RCC_OscConfig+0x2f0>
 8005cb2:	4b66      	ldr	r3, [pc, #408]	; (8005e4c <HAL_RCC_OscConfig+0x47c>)
 8005cb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cb6:	4a65      	ldr	r2, [pc, #404]	; (8005e4c <HAL_RCC_OscConfig+0x47c>)
 8005cb8:	f043 0301 	orr.w	r3, r3, #1
 8005cbc:	6713      	str	r3, [r2, #112]	; 0x70
 8005cbe:	e01c      	b.n	8005cfa <HAL_RCC_OscConfig+0x32a>
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	689b      	ldr	r3, [r3, #8]
 8005cc4:	2b05      	cmp	r3, #5
 8005cc6:	d10c      	bne.n	8005ce2 <HAL_RCC_OscConfig+0x312>
 8005cc8:	4b60      	ldr	r3, [pc, #384]	; (8005e4c <HAL_RCC_OscConfig+0x47c>)
 8005cca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ccc:	4a5f      	ldr	r2, [pc, #380]	; (8005e4c <HAL_RCC_OscConfig+0x47c>)
 8005cce:	f043 0304 	orr.w	r3, r3, #4
 8005cd2:	6713      	str	r3, [r2, #112]	; 0x70
 8005cd4:	4b5d      	ldr	r3, [pc, #372]	; (8005e4c <HAL_RCC_OscConfig+0x47c>)
 8005cd6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cd8:	4a5c      	ldr	r2, [pc, #368]	; (8005e4c <HAL_RCC_OscConfig+0x47c>)
 8005cda:	f043 0301 	orr.w	r3, r3, #1
 8005cde:	6713      	str	r3, [r2, #112]	; 0x70
 8005ce0:	e00b      	b.n	8005cfa <HAL_RCC_OscConfig+0x32a>
 8005ce2:	4b5a      	ldr	r3, [pc, #360]	; (8005e4c <HAL_RCC_OscConfig+0x47c>)
 8005ce4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ce6:	4a59      	ldr	r2, [pc, #356]	; (8005e4c <HAL_RCC_OscConfig+0x47c>)
 8005ce8:	f023 0301 	bic.w	r3, r3, #1
 8005cec:	6713      	str	r3, [r2, #112]	; 0x70
 8005cee:	4b57      	ldr	r3, [pc, #348]	; (8005e4c <HAL_RCC_OscConfig+0x47c>)
 8005cf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005cf2:	4a56      	ldr	r2, [pc, #344]	; (8005e4c <HAL_RCC_OscConfig+0x47c>)
 8005cf4:	f023 0304 	bic.w	r3, r3, #4
 8005cf8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	689b      	ldr	r3, [r3, #8]
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d015      	beq.n	8005d2e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d02:	f7fd fb73 	bl	80033ec <HAL_GetTick>
 8005d06:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d08:	e00a      	b.n	8005d20 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005d0a:	f7fd fb6f 	bl	80033ec <HAL_GetTick>
 8005d0e:	4602      	mov	r2, r0
 8005d10:	693b      	ldr	r3, [r7, #16]
 8005d12:	1ad3      	subs	r3, r2, r3
 8005d14:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d901      	bls.n	8005d20 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005d1c:	2303      	movs	r3, #3
 8005d1e:	e08e      	b.n	8005e3e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005d20:	4b4a      	ldr	r3, [pc, #296]	; (8005e4c <HAL_RCC_OscConfig+0x47c>)
 8005d22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d24:	f003 0302 	and.w	r3, r3, #2
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d0ee      	beq.n	8005d0a <HAL_RCC_OscConfig+0x33a>
 8005d2c:	e014      	b.n	8005d58 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005d2e:	f7fd fb5d 	bl	80033ec <HAL_GetTick>
 8005d32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d34:	e00a      	b.n	8005d4c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005d36:	f7fd fb59 	bl	80033ec <HAL_GetTick>
 8005d3a:	4602      	mov	r2, r0
 8005d3c:	693b      	ldr	r3, [r7, #16]
 8005d3e:	1ad3      	subs	r3, r2, r3
 8005d40:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d901      	bls.n	8005d4c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8005d48:	2303      	movs	r3, #3
 8005d4a:	e078      	b.n	8005e3e <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005d4c:	4b3f      	ldr	r3, [pc, #252]	; (8005e4c <HAL_RCC_OscConfig+0x47c>)
 8005d4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d50:	f003 0302 	and.w	r3, r3, #2
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d1ee      	bne.n	8005d36 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005d58:	7dfb      	ldrb	r3, [r7, #23]
 8005d5a:	2b01      	cmp	r3, #1
 8005d5c:	d105      	bne.n	8005d6a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d5e:	4b3b      	ldr	r3, [pc, #236]	; (8005e4c <HAL_RCC_OscConfig+0x47c>)
 8005d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d62:	4a3a      	ldr	r2, [pc, #232]	; (8005e4c <HAL_RCC_OscConfig+0x47c>)
 8005d64:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005d68:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	699b      	ldr	r3, [r3, #24]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d064      	beq.n	8005e3c <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005d72:	4b36      	ldr	r3, [pc, #216]	; (8005e4c <HAL_RCC_OscConfig+0x47c>)
 8005d74:	689b      	ldr	r3, [r3, #8]
 8005d76:	f003 030c 	and.w	r3, r3, #12
 8005d7a:	2b08      	cmp	r3, #8
 8005d7c:	d05c      	beq.n	8005e38 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	699b      	ldr	r3, [r3, #24]
 8005d82:	2b02      	cmp	r3, #2
 8005d84:	d141      	bne.n	8005e0a <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005d86:	4b32      	ldr	r3, [pc, #200]	; (8005e50 <HAL_RCC_OscConfig+0x480>)
 8005d88:	2200      	movs	r2, #0
 8005d8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005d8c:	f7fd fb2e 	bl	80033ec <HAL_GetTick>
 8005d90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005d92:	e008      	b.n	8005da6 <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005d94:	f7fd fb2a 	bl	80033ec <HAL_GetTick>
 8005d98:	4602      	mov	r2, r0
 8005d9a:	693b      	ldr	r3, [r7, #16]
 8005d9c:	1ad3      	subs	r3, r2, r3
 8005d9e:	2b02      	cmp	r3, #2
 8005da0:	d901      	bls.n	8005da6 <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 8005da2:	2303      	movs	r3, #3
 8005da4:	e04b      	b.n	8005e3e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005da6:	4b29      	ldr	r3, [pc, #164]	; (8005e4c <HAL_RCC_OscConfig+0x47c>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d1f0      	bne.n	8005d94 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	69da      	ldr	r2, [r3, #28]
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6a1b      	ldr	r3, [r3, #32]
 8005dba:	431a      	orrs	r2, r3
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dc0:	019b      	lsls	r3, r3, #6
 8005dc2:	431a      	orrs	r2, r3
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dc8:	085b      	lsrs	r3, r3, #1
 8005dca:	3b01      	subs	r3, #1
 8005dcc:	041b      	lsls	r3, r3, #16
 8005dce:	431a      	orrs	r2, r3
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005dd4:	061b      	lsls	r3, r3, #24
 8005dd6:	491d      	ldr	r1, [pc, #116]	; (8005e4c <HAL_RCC_OscConfig+0x47c>)
 8005dd8:	4313      	orrs	r3, r2
 8005dda:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005ddc:	4b1c      	ldr	r3, [pc, #112]	; (8005e50 <HAL_RCC_OscConfig+0x480>)
 8005dde:	2201      	movs	r2, #1
 8005de0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005de2:	f7fd fb03 	bl	80033ec <HAL_GetTick>
 8005de6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005de8:	e008      	b.n	8005dfc <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005dea:	f7fd faff 	bl	80033ec <HAL_GetTick>
 8005dee:	4602      	mov	r2, r0
 8005df0:	693b      	ldr	r3, [r7, #16]
 8005df2:	1ad3      	subs	r3, r2, r3
 8005df4:	2b02      	cmp	r3, #2
 8005df6:	d901      	bls.n	8005dfc <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8005df8:	2303      	movs	r3, #3
 8005dfa:	e020      	b.n	8005e3e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005dfc:	4b13      	ldr	r3, [pc, #76]	; (8005e4c <HAL_RCC_OscConfig+0x47c>)
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d0f0      	beq.n	8005dea <HAL_RCC_OscConfig+0x41a>
 8005e08:	e018      	b.n	8005e3c <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e0a:	4b11      	ldr	r3, [pc, #68]	; (8005e50 <HAL_RCC_OscConfig+0x480>)
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e10:	f7fd faec 	bl	80033ec <HAL_GetTick>
 8005e14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e16:	e008      	b.n	8005e2a <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005e18:	f7fd fae8 	bl	80033ec <HAL_GetTick>
 8005e1c:	4602      	mov	r2, r0
 8005e1e:	693b      	ldr	r3, [r7, #16]
 8005e20:	1ad3      	subs	r3, r2, r3
 8005e22:	2b02      	cmp	r3, #2
 8005e24:	d901      	bls.n	8005e2a <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8005e26:	2303      	movs	r3, #3
 8005e28:	e009      	b.n	8005e3e <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e2a:	4b08      	ldr	r3, [pc, #32]	; (8005e4c <HAL_RCC_OscConfig+0x47c>)
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d1f0      	bne.n	8005e18 <HAL_RCC_OscConfig+0x448>
 8005e36:	e001      	b.n	8005e3c <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8005e38:	2301      	movs	r3, #1
 8005e3a:	e000      	b.n	8005e3e <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8005e3c:	2300      	movs	r3, #0
}
 8005e3e:	4618      	mov	r0, r3
 8005e40:	3718      	adds	r7, #24
 8005e42:	46bd      	mov	sp, r7
 8005e44:	bd80      	pop	{r7, pc}
 8005e46:	bf00      	nop
 8005e48:	40007000 	.word	0x40007000
 8005e4c:	40023800 	.word	0x40023800
 8005e50:	42470060 	.word	0x42470060

08005e54 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005e54:	b580      	push	{r7, lr}
 8005e56:	b084      	sub	sp, #16
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
 8005e5c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d101      	bne.n	8005e68 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005e64:	2301      	movs	r3, #1
 8005e66:	e0ca      	b.n	8005ffe <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005e68:	4b67      	ldr	r3, [pc, #412]	; (8006008 <HAL_RCC_ClockConfig+0x1b4>)
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	f003 030f 	and.w	r3, r3, #15
 8005e70:	683a      	ldr	r2, [r7, #0]
 8005e72:	429a      	cmp	r2, r3
 8005e74:	d90c      	bls.n	8005e90 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e76:	4b64      	ldr	r3, [pc, #400]	; (8006008 <HAL_RCC_ClockConfig+0x1b4>)
 8005e78:	683a      	ldr	r2, [r7, #0]
 8005e7a:	b2d2      	uxtb	r2, r2
 8005e7c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e7e:	4b62      	ldr	r3, [pc, #392]	; (8006008 <HAL_RCC_ClockConfig+0x1b4>)
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f003 030f 	and.w	r3, r3, #15
 8005e86:	683a      	ldr	r2, [r7, #0]
 8005e88:	429a      	cmp	r2, r3
 8005e8a:	d001      	beq.n	8005e90 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005e8c:	2301      	movs	r3, #1
 8005e8e:	e0b6      	b.n	8005ffe <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	f003 0302 	and.w	r3, r3, #2
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d020      	beq.n	8005ede <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	f003 0304 	and.w	r3, r3, #4
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d005      	beq.n	8005eb4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005ea8:	4b58      	ldr	r3, [pc, #352]	; (800600c <HAL_RCC_ClockConfig+0x1b8>)
 8005eaa:	689b      	ldr	r3, [r3, #8]
 8005eac:	4a57      	ldr	r2, [pc, #348]	; (800600c <HAL_RCC_ClockConfig+0x1b8>)
 8005eae:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005eb2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f003 0308 	and.w	r3, r3, #8
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d005      	beq.n	8005ecc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005ec0:	4b52      	ldr	r3, [pc, #328]	; (800600c <HAL_RCC_ClockConfig+0x1b8>)
 8005ec2:	689b      	ldr	r3, [r3, #8]
 8005ec4:	4a51      	ldr	r2, [pc, #324]	; (800600c <HAL_RCC_ClockConfig+0x1b8>)
 8005ec6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005eca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ecc:	4b4f      	ldr	r3, [pc, #316]	; (800600c <HAL_RCC_ClockConfig+0x1b8>)
 8005ece:	689b      	ldr	r3, [r3, #8]
 8005ed0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	689b      	ldr	r3, [r3, #8]
 8005ed8:	494c      	ldr	r1, [pc, #304]	; (800600c <HAL_RCC_ClockConfig+0x1b8>)
 8005eda:	4313      	orrs	r3, r2
 8005edc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f003 0301 	and.w	r3, r3, #1
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d044      	beq.n	8005f74 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	685b      	ldr	r3, [r3, #4]
 8005eee:	2b01      	cmp	r3, #1
 8005ef0:	d107      	bne.n	8005f02 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ef2:	4b46      	ldr	r3, [pc, #280]	; (800600c <HAL_RCC_ClockConfig+0x1b8>)
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d119      	bne.n	8005f32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005efe:	2301      	movs	r3, #1
 8005f00:	e07d      	b.n	8005ffe <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	685b      	ldr	r3, [r3, #4]
 8005f06:	2b02      	cmp	r3, #2
 8005f08:	d003      	beq.n	8005f12 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005f0e:	2b03      	cmp	r3, #3
 8005f10:	d107      	bne.n	8005f22 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005f12:	4b3e      	ldr	r3, [pc, #248]	; (800600c <HAL_RCC_ClockConfig+0x1b8>)
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d109      	bne.n	8005f32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f1e:	2301      	movs	r3, #1
 8005f20:	e06d      	b.n	8005ffe <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005f22:	4b3a      	ldr	r3, [pc, #232]	; (800600c <HAL_RCC_ClockConfig+0x1b8>)
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	f003 0302 	and.w	r3, r3, #2
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d101      	bne.n	8005f32 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005f2e:	2301      	movs	r3, #1
 8005f30:	e065      	b.n	8005ffe <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005f32:	4b36      	ldr	r3, [pc, #216]	; (800600c <HAL_RCC_ClockConfig+0x1b8>)
 8005f34:	689b      	ldr	r3, [r3, #8]
 8005f36:	f023 0203 	bic.w	r2, r3, #3
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	685b      	ldr	r3, [r3, #4]
 8005f3e:	4933      	ldr	r1, [pc, #204]	; (800600c <HAL_RCC_ClockConfig+0x1b8>)
 8005f40:	4313      	orrs	r3, r2
 8005f42:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005f44:	f7fd fa52 	bl	80033ec <HAL_GetTick>
 8005f48:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f4a:	e00a      	b.n	8005f62 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f4c:	f7fd fa4e 	bl	80033ec <HAL_GetTick>
 8005f50:	4602      	mov	r2, r0
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	1ad3      	subs	r3, r2, r3
 8005f56:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f5a:	4293      	cmp	r3, r2
 8005f5c:	d901      	bls.n	8005f62 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005f5e:	2303      	movs	r3, #3
 8005f60:	e04d      	b.n	8005ffe <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005f62:	4b2a      	ldr	r3, [pc, #168]	; (800600c <HAL_RCC_ClockConfig+0x1b8>)
 8005f64:	689b      	ldr	r3, [r3, #8]
 8005f66:	f003 020c 	and.w	r2, r3, #12
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	685b      	ldr	r3, [r3, #4]
 8005f6e:	009b      	lsls	r3, r3, #2
 8005f70:	429a      	cmp	r2, r3
 8005f72:	d1eb      	bne.n	8005f4c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005f74:	4b24      	ldr	r3, [pc, #144]	; (8006008 <HAL_RCC_ClockConfig+0x1b4>)
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f003 030f 	and.w	r3, r3, #15
 8005f7c:	683a      	ldr	r2, [r7, #0]
 8005f7e:	429a      	cmp	r2, r3
 8005f80:	d20c      	bcs.n	8005f9c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f82:	4b21      	ldr	r3, [pc, #132]	; (8006008 <HAL_RCC_ClockConfig+0x1b4>)
 8005f84:	683a      	ldr	r2, [r7, #0]
 8005f86:	b2d2      	uxtb	r2, r2
 8005f88:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f8a:	4b1f      	ldr	r3, [pc, #124]	; (8006008 <HAL_RCC_ClockConfig+0x1b4>)
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f003 030f 	and.w	r3, r3, #15
 8005f92:	683a      	ldr	r2, [r7, #0]
 8005f94:	429a      	cmp	r2, r3
 8005f96:	d001      	beq.n	8005f9c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005f98:	2301      	movs	r3, #1
 8005f9a:	e030      	b.n	8005ffe <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f003 0304 	and.w	r3, r3, #4
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d008      	beq.n	8005fba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005fa8:	4b18      	ldr	r3, [pc, #96]	; (800600c <HAL_RCC_ClockConfig+0x1b8>)
 8005faa:	689b      	ldr	r3, [r3, #8]
 8005fac:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	68db      	ldr	r3, [r3, #12]
 8005fb4:	4915      	ldr	r1, [pc, #84]	; (800600c <HAL_RCC_ClockConfig+0x1b8>)
 8005fb6:	4313      	orrs	r3, r2
 8005fb8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f003 0308 	and.w	r3, r3, #8
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d009      	beq.n	8005fda <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005fc6:	4b11      	ldr	r3, [pc, #68]	; (800600c <HAL_RCC_ClockConfig+0x1b8>)
 8005fc8:	689b      	ldr	r3, [r3, #8]
 8005fca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	691b      	ldr	r3, [r3, #16]
 8005fd2:	00db      	lsls	r3, r3, #3
 8005fd4:	490d      	ldr	r1, [pc, #52]	; (800600c <HAL_RCC_ClockConfig+0x1b8>)
 8005fd6:	4313      	orrs	r3, r2
 8005fd8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005fda:	f000 f81d 	bl	8006018 <HAL_RCC_GetSysClockFreq>
 8005fde:	4601      	mov	r1, r0
 8005fe0:	4b0a      	ldr	r3, [pc, #40]	; (800600c <HAL_RCC_ClockConfig+0x1b8>)
 8005fe2:	689b      	ldr	r3, [r3, #8]
 8005fe4:	091b      	lsrs	r3, r3, #4
 8005fe6:	f003 030f 	and.w	r3, r3, #15
 8005fea:	4a09      	ldr	r2, [pc, #36]	; (8006010 <HAL_RCC_ClockConfig+0x1bc>)
 8005fec:	5cd3      	ldrb	r3, [r2, r3]
 8005fee:	fa21 f303 	lsr.w	r3, r1, r3
 8005ff2:	4a08      	ldr	r2, [pc, #32]	; (8006014 <HAL_RCC_ClockConfig+0x1c0>)
 8005ff4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8005ff6:	2000      	movs	r0, #0
 8005ff8:	f7fd f9b4 	bl	8003364 <HAL_InitTick>

  return HAL_OK;
 8005ffc:	2300      	movs	r3, #0
}
 8005ffe:	4618      	mov	r0, r3
 8006000:	3710      	adds	r7, #16
 8006002:	46bd      	mov	sp, r7
 8006004:	bd80      	pop	{r7, pc}
 8006006:	bf00      	nop
 8006008:	40023c00 	.word	0x40023c00
 800600c:	40023800 	.word	0x40023800
 8006010:	0800c248 	.word	0x0800c248
 8006014:	20000028 	.word	0x20000028

08006018 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006018:	b5f0      	push	{r4, r5, r6, r7, lr}
 800601a:	b085      	sub	sp, #20
 800601c:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800601e:	2300      	movs	r3, #0
 8006020:	607b      	str	r3, [r7, #4]
 8006022:	2300      	movs	r3, #0
 8006024:	60fb      	str	r3, [r7, #12]
 8006026:	2300      	movs	r3, #0
 8006028:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800602a:	2300      	movs	r3, #0
 800602c:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800602e:	4b50      	ldr	r3, [pc, #320]	; (8006170 <HAL_RCC_GetSysClockFreq+0x158>)
 8006030:	689b      	ldr	r3, [r3, #8]
 8006032:	f003 030c 	and.w	r3, r3, #12
 8006036:	2b04      	cmp	r3, #4
 8006038:	d007      	beq.n	800604a <HAL_RCC_GetSysClockFreq+0x32>
 800603a:	2b08      	cmp	r3, #8
 800603c:	d008      	beq.n	8006050 <HAL_RCC_GetSysClockFreq+0x38>
 800603e:	2b00      	cmp	r3, #0
 8006040:	f040 808d 	bne.w	800615e <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006044:	4b4b      	ldr	r3, [pc, #300]	; (8006174 <HAL_RCC_GetSysClockFreq+0x15c>)
 8006046:	60bb      	str	r3, [r7, #8]
       break;
 8006048:	e08c      	b.n	8006164 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800604a:	4b4b      	ldr	r3, [pc, #300]	; (8006178 <HAL_RCC_GetSysClockFreq+0x160>)
 800604c:	60bb      	str	r3, [r7, #8]
      break;
 800604e:	e089      	b.n	8006164 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006050:	4b47      	ldr	r3, [pc, #284]	; (8006170 <HAL_RCC_GetSysClockFreq+0x158>)
 8006052:	685b      	ldr	r3, [r3, #4]
 8006054:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006058:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800605a:	4b45      	ldr	r3, [pc, #276]	; (8006170 <HAL_RCC_GetSysClockFreq+0x158>)
 800605c:	685b      	ldr	r3, [r3, #4]
 800605e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006062:	2b00      	cmp	r3, #0
 8006064:	d023      	beq.n	80060ae <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006066:	4b42      	ldr	r3, [pc, #264]	; (8006170 <HAL_RCC_GetSysClockFreq+0x158>)
 8006068:	685b      	ldr	r3, [r3, #4]
 800606a:	099b      	lsrs	r3, r3, #6
 800606c:	f04f 0400 	mov.w	r4, #0
 8006070:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006074:	f04f 0200 	mov.w	r2, #0
 8006078:	ea03 0501 	and.w	r5, r3, r1
 800607c:	ea04 0602 	and.w	r6, r4, r2
 8006080:	4a3d      	ldr	r2, [pc, #244]	; (8006178 <HAL_RCC_GetSysClockFreq+0x160>)
 8006082:	fb02 f106 	mul.w	r1, r2, r6
 8006086:	2200      	movs	r2, #0
 8006088:	fb02 f205 	mul.w	r2, r2, r5
 800608c:	440a      	add	r2, r1
 800608e:	493a      	ldr	r1, [pc, #232]	; (8006178 <HAL_RCC_GetSysClockFreq+0x160>)
 8006090:	fba5 0101 	umull	r0, r1, r5, r1
 8006094:	1853      	adds	r3, r2, r1
 8006096:	4619      	mov	r1, r3
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	f04f 0400 	mov.w	r4, #0
 800609e:	461a      	mov	r2, r3
 80060a0:	4623      	mov	r3, r4
 80060a2:	f7fa fd9d 	bl	8000be0 <__aeabi_uldivmod>
 80060a6:	4603      	mov	r3, r0
 80060a8:	460c      	mov	r4, r1
 80060aa:	60fb      	str	r3, [r7, #12]
 80060ac:	e049      	b.n	8006142 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80060ae:	4b30      	ldr	r3, [pc, #192]	; (8006170 <HAL_RCC_GetSysClockFreq+0x158>)
 80060b0:	685b      	ldr	r3, [r3, #4]
 80060b2:	099b      	lsrs	r3, r3, #6
 80060b4:	f04f 0400 	mov.w	r4, #0
 80060b8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80060bc:	f04f 0200 	mov.w	r2, #0
 80060c0:	ea03 0501 	and.w	r5, r3, r1
 80060c4:	ea04 0602 	and.w	r6, r4, r2
 80060c8:	4629      	mov	r1, r5
 80060ca:	4632      	mov	r2, r6
 80060cc:	f04f 0300 	mov.w	r3, #0
 80060d0:	f04f 0400 	mov.w	r4, #0
 80060d4:	0154      	lsls	r4, r2, #5
 80060d6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80060da:	014b      	lsls	r3, r1, #5
 80060dc:	4619      	mov	r1, r3
 80060de:	4622      	mov	r2, r4
 80060e0:	1b49      	subs	r1, r1, r5
 80060e2:	eb62 0206 	sbc.w	r2, r2, r6
 80060e6:	f04f 0300 	mov.w	r3, #0
 80060ea:	f04f 0400 	mov.w	r4, #0
 80060ee:	0194      	lsls	r4, r2, #6
 80060f0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80060f4:	018b      	lsls	r3, r1, #6
 80060f6:	1a5b      	subs	r3, r3, r1
 80060f8:	eb64 0402 	sbc.w	r4, r4, r2
 80060fc:	f04f 0100 	mov.w	r1, #0
 8006100:	f04f 0200 	mov.w	r2, #0
 8006104:	00e2      	lsls	r2, r4, #3
 8006106:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800610a:	00d9      	lsls	r1, r3, #3
 800610c:	460b      	mov	r3, r1
 800610e:	4614      	mov	r4, r2
 8006110:	195b      	adds	r3, r3, r5
 8006112:	eb44 0406 	adc.w	r4, r4, r6
 8006116:	f04f 0100 	mov.w	r1, #0
 800611a:	f04f 0200 	mov.w	r2, #0
 800611e:	02a2      	lsls	r2, r4, #10
 8006120:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8006124:	0299      	lsls	r1, r3, #10
 8006126:	460b      	mov	r3, r1
 8006128:	4614      	mov	r4, r2
 800612a:	4618      	mov	r0, r3
 800612c:	4621      	mov	r1, r4
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	f04f 0400 	mov.w	r4, #0
 8006134:	461a      	mov	r2, r3
 8006136:	4623      	mov	r3, r4
 8006138:	f7fa fd52 	bl	8000be0 <__aeabi_uldivmod>
 800613c:	4603      	mov	r3, r0
 800613e:	460c      	mov	r4, r1
 8006140:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006142:	4b0b      	ldr	r3, [pc, #44]	; (8006170 <HAL_RCC_GetSysClockFreq+0x158>)
 8006144:	685b      	ldr	r3, [r3, #4]
 8006146:	0c1b      	lsrs	r3, r3, #16
 8006148:	f003 0303 	and.w	r3, r3, #3
 800614c:	3301      	adds	r3, #1
 800614e:	005b      	lsls	r3, r3, #1
 8006150:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006152:	68fa      	ldr	r2, [r7, #12]
 8006154:	683b      	ldr	r3, [r7, #0]
 8006156:	fbb2 f3f3 	udiv	r3, r2, r3
 800615a:	60bb      	str	r3, [r7, #8]
      break;
 800615c:	e002      	b.n	8006164 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800615e:	4b05      	ldr	r3, [pc, #20]	; (8006174 <HAL_RCC_GetSysClockFreq+0x15c>)
 8006160:	60bb      	str	r3, [r7, #8]
      break;
 8006162:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006164:	68bb      	ldr	r3, [r7, #8]
}
 8006166:	4618      	mov	r0, r3
 8006168:	3714      	adds	r7, #20
 800616a:	46bd      	mov	sp, r7
 800616c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800616e:	bf00      	nop
 8006170:	40023800 	.word	0x40023800
 8006174:	00f42400 	.word	0x00f42400
 8006178:	017d7840 	.word	0x017d7840

0800617c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800617c:	b480      	push	{r7}
 800617e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006180:	4b03      	ldr	r3, [pc, #12]	; (8006190 <HAL_RCC_GetHCLKFreq+0x14>)
 8006182:	681b      	ldr	r3, [r3, #0]
}
 8006184:	4618      	mov	r0, r3
 8006186:	46bd      	mov	sp, r7
 8006188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618c:	4770      	bx	lr
 800618e:	bf00      	nop
 8006190:	20000028 	.word	0x20000028

08006194 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006194:	b580      	push	{r7, lr}
 8006196:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006198:	f7ff fff0 	bl	800617c <HAL_RCC_GetHCLKFreq>
 800619c:	4601      	mov	r1, r0
 800619e:	4b05      	ldr	r3, [pc, #20]	; (80061b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80061a0:	689b      	ldr	r3, [r3, #8]
 80061a2:	0a9b      	lsrs	r3, r3, #10
 80061a4:	f003 0307 	and.w	r3, r3, #7
 80061a8:	4a03      	ldr	r2, [pc, #12]	; (80061b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80061aa:	5cd3      	ldrb	r3, [r2, r3]
 80061ac:	fa21 f303 	lsr.w	r3, r1, r3
}
 80061b0:	4618      	mov	r0, r3
 80061b2:	bd80      	pop	{r7, pc}
 80061b4:	40023800 	.word	0x40023800
 80061b8:	0800c258 	.word	0x0800c258

080061bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80061c0:	f7ff ffdc 	bl	800617c <HAL_RCC_GetHCLKFreq>
 80061c4:	4601      	mov	r1, r0
 80061c6:	4b05      	ldr	r3, [pc, #20]	; (80061dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80061c8:	689b      	ldr	r3, [r3, #8]
 80061ca:	0b5b      	lsrs	r3, r3, #13
 80061cc:	f003 0307 	and.w	r3, r3, #7
 80061d0:	4a03      	ldr	r2, [pc, #12]	; (80061e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80061d2:	5cd3      	ldrb	r3, [r2, r3]
 80061d4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80061d8:	4618      	mov	r0, r3
 80061da:	bd80      	pop	{r7, pc}
 80061dc:	40023800 	.word	0x40023800
 80061e0:	0800c258 	.word	0x0800c258

080061e4 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80061e4:	b580      	push	{r7, lr}
 80061e6:	b086      	sub	sp, #24
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80061ec:	2300      	movs	r3, #0
 80061ee:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80061f0:	2300      	movs	r3, #0
 80061f2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f003 0301 	and.w	r3, r3, #1
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d105      	bne.n	800620c <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8006208:	2b00      	cmp	r3, #0
 800620a:	d035      	beq.n	8006278 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800620c:	4b62      	ldr	r3, [pc, #392]	; (8006398 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800620e:	2200      	movs	r2, #0
 8006210:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006212:	f7fd f8eb 	bl	80033ec <HAL_GetTick>
 8006216:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006218:	e008      	b.n	800622c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800621a:	f7fd f8e7 	bl	80033ec <HAL_GetTick>
 800621e:	4602      	mov	r2, r0
 8006220:	697b      	ldr	r3, [r7, #20]
 8006222:	1ad3      	subs	r3, r2, r3
 8006224:	2b02      	cmp	r3, #2
 8006226:	d901      	bls.n	800622c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006228:	2303      	movs	r3, #3
 800622a:	e0b0      	b.n	800638e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800622c:	4b5b      	ldr	r3, [pc, #364]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006234:	2b00      	cmp	r3, #0
 8006236:	d1f0      	bne.n	800621a <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	685b      	ldr	r3, [r3, #4]
 800623c:	019a      	lsls	r2, r3, #6
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	689b      	ldr	r3, [r3, #8]
 8006242:	071b      	lsls	r3, r3, #28
 8006244:	4955      	ldr	r1, [pc, #340]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006246:	4313      	orrs	r3, r2
 8006248:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800624c:	4b52      	ldr	r3, [pc, #328]	; (8006398 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800624e:	2201      	movs	r2, #1
 8006250:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006252:	f7fd f8cb 	bl	80033ec <HAL_GetTick>
 8006256:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006258:	e008      	b.n	800626c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800625a:	f7fd f8c7 	bl	80033ec <HAL_GetTick>
 800625e:	4602      	mov	r2, r0
 8006260:	697b      	ldr	r3, [r7, #20]
 8006262:	1ad3      	subs	r3, r2, r3
 8006264:	2b02      	cmp	r3, #2
 8006266:	d901      	bls.n	800626c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006268:	2303      	movs	r3, #3
 800626a:	e090      	b.n	800638e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800626c:	4b4b      	ldr	r3, [pc, #300]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006274:	2b00      	cmp	r3, #0
 8006276:	d0f0      	beq.n	800625a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f003 0302 	and.w	r3, r3, #2
 8006280:	2b00      	cmp	r3, #0
 8006282:	f000 8083 	beq.w	800638c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006286:	2300      	movs	r3, #0
 8006288:	60fb      	str	r3, [r7, #12]
 800628a:	4b44      	ldr	r3, [pc, #272]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800628c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800628e:	4a43      	ldr	r2, [pc, #268]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006290:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006294:	6413      	str	r3, [r2, #64]	; 0x40
 8006296:	4b41      	ldr	r3, [pc, #260]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006298:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800629a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800629e:	60fb      	str	r3, [r7, #12]
 80062a0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80062a2:	4b3f      	ldr	r3, [pc, #252]	; (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	4a3e      	ldr	r2, [pc, #248]	; (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80062a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80062ac:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80062ae:	f7fd f89d 	bl	80033ec <HAL_GetTick>
 80062b2:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80062b4:	e008      	b.n	80062c8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80062b6:	f7fd f899 	bl	80033ec <HAL_GetTick>
 80062ba:	4602      	mov	r2, r0
 80062bc:	697b      	ldr	r3, [r7, #20]
 80062be:	1ad3      	subs	r3, r2, r3
 80062c0:	2b02      	cmp	r3, #2
 80062c2:	d901      	bls.n	80062c8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80062c4:	2303      	movs	r3, #3
 80062c6:	e062      	b.n	800638e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 80062c8:	4b35      	ldr	r3, [pc, #212]	; (80063a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d0f0      	beq.n	80062b6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80062d4:	4b31      	ldr	r3, [pc, #196]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80062d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062d8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80062dc:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80062de:	693b      	ldr	r3, [r7, #16]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d02f      	beq.n	8006344 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	68db      	ldr	r3, [r3, #12]
 80062e8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80062ec:	693a      	ldr	r2, [r7, #16]
 80062ee:	429a      	cmp	r2, r3
 80062f0:	d028      	beq.n	8006344 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80062f2:	4b2a      	ldr	r3, [pc, #168]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80062f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80062f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062fa:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80062fc:	4b29      	ldr	r3, [pc, #164]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80062fe:	2201      	movs	r2, #1
 8006300:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006302:	4b28      	ldr	r3, [pc, #160]	; (80063a4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8006304:	2200      	movs	r2, #0
 8006306:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8006308:	4a24      	ldr	r2, [pc, #144]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800630a:	693b      	ldr	r3, [r7, #16]
 800630c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800630e:	4b23      	ldr	r3, [pc, #140]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006310:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006312:	f003 0301 	and.w	r3, r3, #1
 8006316:	2b01      	cmp	r3, #1
 8006318:	d114      	bne.n	8006344 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800631a:	f7fd f867 	bl	80033ec <HAL_GetTick>
 800631e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006320:	e00a      	b.n	8006338 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006322:	f7fd f863 	bl	80033ec <HAL_GetTick>
 8006326:	4602      	mov	r2, r0
 8006328:	697b      	ldr	r3, [r7, #20]
 800632a:	1ad3      	subs	r3, r2, r3
 800632c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006330:	4293      	cmp	r3, r2
 8006332:	d901      	bls.n	8006338 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8006334:	2303      	movs	r3, #3
 8006336:	e02a      	b.n	800638e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006338:	4b18      	ldr	r3, [pc, #96]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800633a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800633c:	f003 0302 	and.w	r3, r3, #2
 8006340:	2b00      	cmp	r3, #0
 8006342:	d0ee      	beq.n	8006322 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	68db      	ldr	r3, [r3, #12]
 8006348:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800634c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006350:	d10d      	bne.n	800636e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8006352:	4b12      	ldr	r3, [pc, #72]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006354:	689b      	ldr	r3, [r3, #8]
 8006356:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	68db      	ldr	r3, [r3, #12]
 800635e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8006362:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006366:	490d      	ldr	r1, [pc, #52]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006368:	4313      	orrs	r3, r2
 800636a:	608b      	str	r3, [r1, #8]
 800636c:	e005      	b.n	800637a <HAL_RCCEx_PeriphCLKConfig+0x196>
 800636e:	4b0b      	ldr	r3, [pc, #44]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006370:	689b      	ldr	r3, [r3, #8]
 8006372:	4a0a      	ldr	r2, [pc, #40]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006374:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006378:	6093      	str	r3, [r2, #8]
 800637a:	4b08      	ldr	r3, [pc, #32]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800637c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	68db      	ldr	r3, [r3, #12]
 8006382:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006386:	4905      	ldr	r1, [pc, #20]	; (800639c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8006388:	4313      	orrs	r3, r2
 800638a:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800638c:	2300      	movs	r3, #0
}
 800638e:	4618      	mov	r0, r3
 8006390:	3718      	adds	r7, #24
 8006392:	46bd      	mov	sp, r7
 8006394:	bd80      	pop	{r7, pc}
 8006396:	bf00      	nop
 8006398:	42470068 	.word	0x42470068
 800639c:	40023800 	.word	0x40023800
 80063a0:	40007000 	.word	0x40007000
 80063a4:	42470e40 	.word	0x42470e40

080063a8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80063a8:	b480      	push	{r7}
 80063aa:	b087      	sub	sp, #28
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80063b0:	2300      	movs	r3, #0
 80063b2:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80063b4:	2300      	movs	r3, #0
 80063b6:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80063b8:	2300      	movs	r3, #0
 80063ba:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80063bc:	2300      	movs	r3, #0
 80063be:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2b01      	cmp	r3, #1
 80063c4:	d13d      	bne.n	8006442 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80063c6:	4b22      	ldr	r3, [pc, #136]	; (8006450 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 80063c8:	689b      	ldr	r3, [r3, #8]
 80063ca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80063ce:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d004      	beq.n	80063e0 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80063d6:	2b01      	cmp	r3, #1
 80063d8:	d12f      	bne.n	800643a <HAL_RCCEx_GetPeriphCLKFreq+0x92>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80063da:	4b1e      	ldr	r3, [pc, #120]	; (8006454 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80063dc:	617b      	str	r3, [r7, #20]
          break;
 80063de:	e02f      	b.n	8006440 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80063e0:	4b1b      	ldr	r3, [pc, #108]	; (8006450 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 80063e2:	685b      	ldr	r3, [r3, #4]
 80063e4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80063e8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80063ec:	d108      	bne.n	8006400 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80063ee:	4b18      	ldr	r3, [pc, #96]	; (8006450 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 80063f0:	685b      	ldr	r3, [r3, #4]
 80063f2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80063f6:	4a18      	ldr	r2, [pc, #96]	; (8006458 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80063f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80063fc:	613b      	str	r3, [r7, #16]
 80063fe:	e007      	b.n	8006410 <HAL_RCCEx_GetPeriphCLKFreq+0x68>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8006400:	4b13      	ldr	r3, [pc, #76]	; (8006450 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8006402:	685b      	ldr	r3, [r3, #4]
 8006404:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006408:	4a14      	ldr	r2, [pc, #80]	; (800645c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800640a:	fbb2 f3f3 	udiv	r3, r2, r3
 800640e:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8006410:	4b0f      	ldr	r3, [pc, #60]	; (8006450 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8006412:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006416:	099b      	lsrs	r3, r3, #6
 8006418:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800641c:	693b      	ldr	r3, [r7, #16]
 800641e:	fb02 f303 	mul.w	r3, r2, r3
 8006422:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8006424:	4b0a      	ldr	r3, [pc, #40]	; (8006450 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 8006426:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800642a:	0f1b      	lsrs	r3, r3, #28
 800642c:	f003 0307 	and.w	r3, r3, #7
 8006430:	68ba      	ldr	r2, [r7, #8]
 8006432:	fbb2 f3f3 	udiv	r3, r2, r3
 8006436:	617b      	str	r3, [r7, #20]
          break;
 8006438:	e002      	b.n	8006440 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 800643a:	2300      	movs	r3, #0
 800643c:	617b      	str	r3, [r7, #20]
          break;
 800643e:	bf00      	nop
        }
      }
      break;
 8006440:	bf00      	nop
    }
  }
  return frequency;
 8006442:	697b      	ldr	r3, [r7, #20]
}
 8006444:	4618      	mov	r0, r3
 8006446:	371c      	adds	r7, #28
 8006448:	46bd      	mov	sp, r7
 800644a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644e:	4770      	bx	lr
 8006450:	40023800 	.word	0x40023800
 8006454:	00bb8000 	.word	0x00bb8000
 8006458:	017d7840 	.word	0x017d7840
 800645c:	00f42400 	.word	0x00f42400

08006460 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006460:	b580      	push	{r7, lr}
 8006462:	b082      	sub	sp, #8
 8006464:	af00      	add	r7, sp, #0
 8006466:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	2b00      	cmp	r3, #0
 800646c:	d101      	bne.n	8006472 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800646e:	2301      	movs	r3, #1
 8006470:	e03f      	b.n	80064f2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006478:	b2db      	uxtb	r3, r3
 800647a:	2b00      	cmp	r3, #0
 800647c:	d106      	bne.n	800648c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	2200      	movs	r2, #0
 8006482:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006486:	6878      	ldr	r0, [r7, #4]
 8006488:	f7fc fda8 	bl	8002fdc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2224      	movs	r2, #36	; 0x24
 8006490:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	68da      	ldr	r2, [r3, #12]
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80064a2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80064a4:	6878      	ldr	r0, [r7, #4]
 80064a6:	f000 faaf 	bl	8006a08 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	691a      	ldr	r2, [r3, #16]
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80064b8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	695a      	ldr	r2, [r3, #20]
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80064c8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	68da      	ldr	r2, [r3, #12]
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80064d8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	2200      	movs	r2, #0
 80064de:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	2220      	movs	r2, #32
 80064e4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2220      	movs	r2, #32
 80064ec:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80064f0:	2300      	movs	r3, #0
}
 80064f2:	4618      	mov	r0, r3
 80064f4:	3708      	adds	r7, #8
 80064f6:	46bd      	mov	sp, r7
 80064f8:	bd80      	pop	{r7, pc}

080064fa <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80064fa:	b480      	push	{r7}
 80064fc:	b085      	sub	sp, #20
 80064fe:	af00      	add	r7, sp, #0
 8006500:	60f8      	str	r0, [r7, #12]
 8006502:	60b9      	str	r1, [r7, #8]
 8006504:	4613      	mov	r3, r2
 8006506:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800650e:	b2db      	uxtb	r3, r3
 8006510:	2b20      	cmp	r3, #32
 8006512:	d140      	bne.n	8006596 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	2b00      	cmp	r3, #0
 8006518:	d002      	beq.n	8006520 <HAL_UART_Receive_IT+0x26>
 800651a:	88fb      	ldrh	r3, [r7, #6]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d101      	bne.n	8006524 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006520:	2301      	movs	r3, #1
 8006522:	e039      	b.n	8006598 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800652a:	2b01      	cmp	r3, #1
 800652c:	d101      	bne.n	8006532 <HAL_UART_Receive_IT+0x38>
 800652e:	2302      	movs	r3, #2
 8006530:	e032      	b.n	8006598 <HAL_UART_Receive_IT+0x9e>
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	2201      	movs	r2, #1
 8006536:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	68ba      	ldr	r2, [r7, #8]
 800653e:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	88fa      	ldrh	r2, [r7, #6]
 8006544:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	88fa      	ldrh	r2, [r7, #6]
 800654a:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	2200      	movs	r2, #0
 8006550:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	2222      	movs	r2, #34	; 0x22
 8006556:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800655a:	68fb      	ldr	r3, [r7, #12]
 800655c:	2200      	movs	r2, #0
 800655e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	68da      	ldr	r2, [r3, #12]
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006570:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	695a      	ldr	r2, [r3, #20]
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f042 0201 	orr.w	r2, r2, #1
 8006580:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	68da      	ldr	r2, [r3, #12]
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	f042 0220 	orr.w	r2, r2, #32
 8006590:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8006592:	2300      	movs	r3, #0
 8006594:	e000      	b.n	8006598 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8006596:	2302      	movs	r3, #2
  }
}
 8006598:	4618      	mov	r0, r3
 800659a:	3714      	adds	r7, #20
 800659c:	46bd      	mov	sp, r7
 800659e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a2:	4770      	bx	lr

080065a4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80065a4:	b580      	push	{r7, lr}
 80065a6:	b088      	sub	sp, #32
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	68db      	ldr	r3, [r3, #12]
 80065ba:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	695b      	ldr	r3, [r3, #20]
 80065c2:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80065c4:	2300      	movs	r3, #0
 80065c6:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80065c8:	2300      	movs	r3, #0
 80065ca:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80065cc:	69fb      	ldr	r3, [r7, #28]
 80065ce:	f003 030f 	and.w	r3, r3, #15
 80065d2:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80065d4:	693b      	ldr	r3, [r7, #16]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d10d      	bne.n	80065f6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80065da:	69fb      	ldr	r3, [r7, #28]
 80065dc:	f003 0320 	and.w	r3, r3, #32
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d008      	beq.n	80065f6 <HAL_UART_IRQHandler+0x52>
 80065e4:	69bb      	ldr	r3, [r7, #24]
 80065e6:	f003 0320 	and.w	r3, r3, #32
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d003      	beq.n	80065f6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80065ee:	6878      	ldr	r0, [r7, #4]
 80065f0:	f000 f988 	bl	8006904 <UART_Receive_IT>
      return;
 80065f4:	e0cc      	b.n	8006790 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80065f6:	693b      	ldr	r3, [r7, #16]
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	f000 80ab 	beq.w	8006754 <HAL_UART_IRQHandler+0x1b0>
 80065fe:	697b      	ldr	r3, [r7, #20]
 8006600:	f003 0301 	and.w	r3, r3, #1
 8006604:	2b00      	cmp	r3, #0
 8006606:	d105      	bne.n	8006614 <HAL_UART_IRQHandler+0x70>
 8006608:	69bb      	ldr	r3, [r7, #24]
 800660a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800660e:	2b00      	cmp	r3, #0
 8006610:	f000 80a0 	beq.w	8006754 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006614:	69fb      	ldr	r3, [r7, #28]
 8006616:	f003 0301 	and.w	r3, r3, #1
 800661a:	2b00      	cmp	r3, #0
 800661c:	d00a      	beq.n	8006634 <HAL_UART_IRQHandler+0x90>
 800661e:	69bb      	ldr	r3, [r7, #24]
 8006620:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006624:	2b00      	cmp	r3, #0
 8006626:	d005      	beq.n	8006634 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800662c:	f043 0201 	orr.w	r2, r3, #1
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006634:	69fb      	ldr	r3, [r7, #28]
 8006636:	f003 0304 	and.w	r3, r3, #4
 800663a:	2b00      	cmp	r3, #0
 800663c:	d00a      	beq.n	8006654 <HAL_UART_IRQHandler+0xb0>
 800663e:	697b      	ldr	r3, [r7, #20]
 8006640:	f003 0301 	and.w	r3, r3, #1
 8006644:	2b00      	cmp	r3, #0
 8006646:	d005      	beq.n	8006654 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800664c:	f043 0202 	orr.w	r2, r3, #2
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006654:	69fb      	ldr	r3, [r7, #28]
 8006656:	f003 0302 	and.w	r3, r3, #2
 800665a:	2b00      	cmp	r3, #0
 800665c:	d00a      	beq.n	8006674 <HAL_UART_IRQHandler+0xd0>
 800665e:	697b      	ldr	r3, [r7, #20]
 8006660:	f003 0301 	and.w	r3, r3, #1
 8006664:	2b00      	cmp	r3, #0
 8006666:	d005      	beq.n	8006674 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800666c:	f043 0204 	orr.w	r2, r3, #4
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006674:	69fb      	ldr	r3, [r7, #28]
 8006676:	f003 0308 	and.w	r3, r3, #8
 800667a:	2b00      	cmp	r3, #0
 800667c:	d00a      	beq.n	8006694 <HAL_UART_IRQHandler+0xf0>
 800667e:	697b      	ldr	r3, [r7, #20]
 8006680:	f003 0301 	and.w	r3, r3, #1
 8006684:	2b00      	cmp	r3, #0
 8006686:	d005      	beq.n	8006694 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800668c:	f043 0208 	orr.w	r2, r3, #8
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006698:	2b00      	cmp	r3, #0
 800669a:	d078      	beq.n	800678e <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800669c:	69fb      	ldr	r3, [r7, #28]
 800669e:	f003 0320 	and.w	r3, r3, #32
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d007      	beq.n	80066b6 <HAL_UART_IRQHandler+0x112>
 80066a6:	69bb      	ldr	r3, [r7, #24]
 80066a8:	f003 0320 	and.w	r3, r3, #32
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d002      	beq.n	80066b6 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 80066b0:	6878      	ldr	r0, [r7, #4]
 80066b2:	f000 f927 	bl	8006904 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	695b      	ldr	r3, [r3, #20]
 80066bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066c0:	2b40      	cmp	r3, #64	; 0x40
 80066c2:	bf0c      	ite	eq
 80066c4:	2301      	moveq	r3, #1
 80066c6:	2300      	movne	r3, #0
 80066c8:	b2db      	uxtb	r3, r3
 80066ca:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066d0:	f003 0308 	and.w	r3, r3, #8
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d102      	bne.n	80066de <HAL_UART_IRQHandler+0x13a>
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d031      	beq.n	8006742 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80066de:	6878      	ldr	r0, [r7, #4]
 80066e0:	f000 f870 	bl	80067c4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	695b      	ldr	r3, [r3, #20]
 80066ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066ee:	2b40      	cmp	r3, #64	; 0x40
 80066f0:	d123      	bne.n	800673a <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	695a      	ldr	r2, [r3, #20]
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006700:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006706:	2b00      	cmp	r3, #0
 8006708:	d013      	beq.n	8006732 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800670e:	4a22      	ldr	r2, [pc, #136]	; (8006798 <HAL_UART_IRQHandler+0x1f4>)
 8006710:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006716:	4618      	mov	r0, r3
 8006718:	f7fd f8b6 	bl	8003888 <HAL_DMA_Abort_IT>
 800671c:	4603      	mov	r3, r0
 800671e:	2b00      	cmp	r3, #0
 8006720:	d016      	beq.n	8006750 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006726:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006728:	687a      	ldr	r2, [r7, #4]
 800672a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800672c:	4610      	mov	r0, r2
 800672e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006730:	e00e      	b.n	8006750 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006732:	6878      	ldr	r0, [r7, #4]
 8006734:	f000 f83c 	bl	80067b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006738:	e00a      	b.n	8006750 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800673a:	6878      	ldr	r0, [r7, #4]
 800673c:	f000 f838 	bl	80067b0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006740:	e006      	b.n	8006750 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006742:	6878      	ldr	r0, [r7, #4]
 8006744:	f000 f834 	bl	80067b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2200      	movs	r2, #0
 800674c:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800674e:	e01e      	b.n	800678e <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006750:	bf00      	nop
    return;
 8006752:	e01c      	b.n	800678e <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006754:	69fb      	ldr	r3, [r7, #28]
 8006756:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800675a:	2b00      	cmp	r3, #0
 800675c:	d008      	beq.n	8006770 <HAL_UART_IRQHandler+0x1cc>
 800675e:	69bb      	ldr	r3, [r7, #24]
 8006760:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006764:	2b00      	cmp	r3, #0
 8006766:	d003      	beq.n	8006770 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8006768:	6878      	ldr	r0, [r7, #4]
 800676a:	f000 f85d 	bl	8006828 <UART_Transmit_IT>
    return;
 800676e:	e00f      	b.n	8006790 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006770:	69fb      	ldr	r3, [r7, #28]
 8006772:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006776:	2b00      	cmp	r3, #0
 8006778:	d00a      	beq.n	8006790 <HAL_UART_IRQHandler+0x1ec>
 800677a:	69bb      	ldr	r3, [r7, #24]
 800677c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006780:	2b00      	cmp	r3, #0
 8006782:	d005      	beq.n	8006790 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8006784:	6878      	ldr	r0, [r7, #4]
 8006786:	f000 f8a5 	bl	80068d4 <UART_EndTransmit_IT>
    return;
 800678a:	bf00      	nop
 800678c:	e000      	b.n	8006790 <HAL_UART_IRQHandler+0x1ec>
    return;
 800678e:	bf00      	nop
  }
}
 8006790:	3720      	adds	r7, #32
 8006792:	46bd      	mov	sp, r7
 8006794:	bd80      	pop	{r7, pc}
 8006796:	bf00      	nop
 8006798:	08006801 	.word	0x08006801

0800679c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800679c:	b480      	push	{r7}
 800679e:	b083      	sub	sp, #12
 80067a0:	af00      	add	r7, sp, #0
 80067a2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80067a4:	bf00      	nop
 80067a6:	370c      	adds	r7, #12
 80067a8:	46bd      	mov	sp, r7
 80067aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ae:	4770      	bx	lr

080067b0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80067b0:	b480      	push	{r7}
 80067b2:	b083      	sub	sp, #12
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80067b8:	bf00      	nop
 80067ba:	370c      	adds	r7, #12
 80067bc:	46bd      	mov	sp, r7
 80067be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067c2:	4770      	bx	lr

080067c4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80067c4:	b480      	push	{r7}
 80067c6:	b083      	sub	sp, #12
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	68da      	ldr	r2, [r3, #12]
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80067da:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	695a      	ldr	r2, [r3, #20]
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	f022 0201 	bic.w	r2, r2, #1
 80067ea:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	2220      	movs	r2, #32
 80067f0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80067f4:	bf00      	nop
 80067f6:	370c      	adds	r7, #12
 80067f8:	46bd      	mov	sp, r7
 80067fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fe:	4770      	bx	lr

08006800 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006800:	b580      	push	{r7, lr}
 8006802:	b084      	sub	sp, #16
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800680c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	2200      	movs	r2, #0
 8006812:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	2200      	movs	r2, #0
 8006818:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800681a:	68f8      	ldr	r0, [r7, #12]
 800681c:	f7ff ffc8 	bl	80067b0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006820:	bf00      	nop
 8006822:	3710      	adds	r7, #16
 8006824:	46bd      	mov	sp, r7
 8006826:	bd80      	pop	{r7, pc}

08006828 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006828:	b480      	push	{r7}
 800682a:	b085      	sub	sp, #20
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006836:	b2db      	uxtb	r3, r3
 8006838:	2b21      	cmp	r3, #33	; 0x21
 800683a:	d144      	bne.n	80068c6 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	689b      	ldr	r3, [r3, #8]
 8006840:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006844:	d11a      	bne.n	800687c <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6a1b      	ldr	r3, [r3, #32]
 800684a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	881b      	ldrh	r3, [r3, #0]
 8006850:	461a      	mov	r2, r3
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800685a:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	691b      	ldr	r3, [r3, #16]
 8006860:	2b00      	cmp	r3, #0
 8006862:	d105      	bne.n	8006870 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	6a1b      	ldr	r3, [r3, #32]
 8006868:	1c9a      	adds	r2, r3, #2
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	621a      	str	r2, [r3, #32]
 800686e:	e00e      	b.n	800688e <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	6a1b      	ldr	r3, [r3, #32]
 8006874:	1c5a      	adds	r2, r3, #1
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	621a      	str	r2, [r3, #32]
 800687a:	e008      	b.n	800688e <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	6a1b      	ldr	r3, [r3, #32]
 8006880:	1c59      	adds	r1, r3, #1
 8006882:	687a      	ldr	r2, [r7, #4]
 8006884:	6211      	str	r1, [r2, #32]
 8006886:	781a      	ldrb	r2, [r3, #0]
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006892:	b29b      	uxth	r3, r3
 8006894:	3b01      	subs	r3, #1
 8006896:	b29b      	uxth	r3, r3
 8006898:	687a      	ldr	r2, [r7, #4]
 800689a:	4619      	mov	r1, r3
 800689c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d10f      	bne.n	80068c2 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	68da      	ldr	r2, [r3, #12]
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80068b0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	68da      	ldr	r2, [r3, #12]
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80068c0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80068c2:	2300      	movs	r3, #0
 80068c4:	e000      	b.n	80068c8 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80068c6:	2302      	movs	r3, #2
  }
}
 80068c8:	4618      	mov	r0, r3
 80068ca:	3714      	adds	r7, #20
 80068cc:	46bd      	mov	sp, r7
 80068ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068d2:	4770      	bx	lr

080068d4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80068d4:	b580      	push	{r7, lr}
 80068d6:	b082      	sub	sp, #8
 80068d8:	af00      	add	r7, sp, #0
 80068da:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	68da      	ldr	r2, [r3, #12]
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80068ea:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2220      	movs	r2, #32
 80068f0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80068f4:	6878      	ldr	r0, [r7, #4]
 80068f6:	f7ff ff51 	bl	800679c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80068fa:	2300      	movs	r3, #0
}
 80068fc:	4618      	mov	r0, r3
 80068fe:	3708      	adds	r7, #8
 8006900:	46bd      	mov	sp, r7
 8006902:	bd80      	pop	{r7, pc}

08006904 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006904:	b580      	push	{r7, lr}
 8006906:	b084      	sub	sp, #16
 8006908:	af00      	add	r7, sp, #0
 800690a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006912:	b2db      	uxtb	r3, r3
 8006914:	2b22      	cmp	r3, #34	; 0x22
 8006916:	d171      	bne.n	80069fc <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	689b      	ldr	r3, [r3, #8]
 800691c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006920:	d123      	bne.n	800696a <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006926:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	691b      	ldr	r3, [r3, #16]
 800692c:	2b00      	cmp	r3, #0
 800692e:	d10e      	bne.n	800694e <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	685b      	ldr	r3, [r3, #4]
 8006936:	b29b      	uxth	r3, r3
 8006938:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800693c:	b29a      	uxth	r2, r3
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006946:	1c9a      	adds	r2, r3, #2
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	629a      	str	r2, [r3, #40]	; 0x28
 800694c:	e029      	b.n	80069a2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	685b      	ldr	r3, [r3, #4]
 8006954:	b29b      	uxth	r3, r3
 8006956:	b2db      	uxtb	r3, r3
 8006958:	b29a      	uxth	r2, r3
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006962:	1c5a      	adds	r2, r3, #1
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	629a      	str	r2, [r3, #40]	; 0x28
 8006968:	e01b      	b.n	80069a2 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	691b      	ldr	r3, [r3, #16]
 800696e:	2b00      	cmp	r3, #0
 8006970:	d10a      	bne.n	8006988 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	6858      	ldr	r0, [r3, #4]
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800697c:	1c59      	adds	r1, r3, #1
 800697e:	687a      	ldr	r2, [r7, #4]
 8006980:	6291      	str	r1, [r2, #40]	; 0x28
 8006982:	b2c2      	uxtb	r2, r0
 8006984:	701a      	strb	r2, [r3, #0]
 8006986:	e00c      	b.n	80069a2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	685b      	ldr	r3, [r3, #4]
 800698e:	b2da      	uxtb	r2, r3
 8006990:	687b      	ldr	r3, [r7, #4]
 8006992:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006994:	1c58      	adds	r0, r3, #1
 8006996:	6879      	ldr	r1, [r7, #4]
 8006998:	6288      	str	r0, [r1, #40]	; 0x28
 800699a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800699e:	b2d2      	uxtb	r2, r2
 80069a0:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80069a6:	b29b      	uxth	r3, r3
 80069a8:	3b01      	subs	r3, #1
 80069aa:	b29b      	uxth	r3, r3
 80069ac:	687a      	ldr	r2, [r7, #4]
 80069ae:	4619      	mov	r1, r3
 80069b0:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d120      	bne.n	80069f8 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	68da      	ldr	r2, [r3, #12]
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	f022 0220 	bic.w	r2, r2, #32
 80069c4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	68da      	ldr	r2, [r3, #12]
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80069d4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	681b      	ldr	r3, [r3, #0]
 80069da:	695a      	ldr	r2, [r3, #20]
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	f022 0201 	bic.w	r2, r2, #1
 80069e4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	2220      	movs	r2, #32
 80069ea:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80069ee:	6878      	ldr	r0, [r7, #4]
 80069f0:	f7fa fef4 	bl	80017dc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80069f4:	2300      	movs	r3, #0
 80069f6:	e002      	b.n	80069fe <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80069f8:	2300      	movs	r3, #0
 80069fa:	e000      	b.n	80069fe <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80069fc:	2302      	movs	r3, #2
  }
}
 80069fe:	4618      	mov	r0, r3
 8006a00:	3710      	adds	r7, #16
 8006a02:	46bd      	mov	sp, r7
 8006a04:	bd80      	pop	{r7, pc}
	...

08006a08 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006a08:	b5b0      	push	{r4, r5, r7, lr}
 8006a0a:	b084      	sub	sp, #16
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	691b      	ldr	r3, [r3, #16]
 8006a16:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	68da      	ldr	r2, [r3, #12]
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	430a      	orrs	r2, r1
 8006a24:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	689a      	ldr	r2, [r3, #8]
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	691b      	ldr	r3, [r3, #16]
 8006a2e:	431a      	orrs	r2, r3
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	695b      	ldr	r3, [r3, #20]
 8006a34:	431a      	orrs	r2, r3
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	69db      	ldr	r3, [r3, #28]
 8006a3a:	4313      	orrs	r3, r2
 8006a3c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	68db      	ldr	r3, [r3, #12]
 8006a44:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8006a48:	f023 030c 	bic.w	r3, r3, #12
 8006a4c:	687a      	ldr	r2, [r7, #4]
 8006a4e:	6812      	ldr	r2, [r2, #0]
 8006a50:	68f9      	ldr	r1, [r7, #12]
 8006a52:	430b      	orrs	r3, r1
 8006a54:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	695b      	ldr	r3, [r3, #20]
 8006a5c:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	699a      	ldr	r2, [r3, #24]
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	430a      	orrs	r2, r1
 8006a6a:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	69db      	ldr	r3, [r3, #28]
 8006a70:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006a74:	f040 80e4 	bne.w	8006c40 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	4aab      	ldr	r2, [pc, #684]	; (8006d2c <UART_SetConfig+0x324>)
 8006a7e:	4293      	cmp	r3, r2
 8006a80:	d004      	beq.n	8006a8c <UART_SetConfig+0x84>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	4aaa      	ldr	r2, [pc, #680]	; (8006d30 <UART_SetConfig+0x328>)
 8006a88:	4293      	cmp	r3, r2
 8006a8a:	d16c      	bne.n	8006b66 <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8006a8c:	f7ff fb96 	bl	80061bc <HAL_RCC_GetPCLK2Freq>
 8006a90:	4602      	mov	r2, r0
 8006a92:	4613      	mov	r3, r2
 8006a94:	009b      	lsls	r3, r3, #2
 8006a96:	4413      	add	r3, r2
 8006a98:	009a      	lsls	r2, r3, #2
 8006a9a:	441a      	add	r2, r3
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	685b      	ldr	r3, [r3, #4]
 8006aa0:	005b      	lsls	r3, r3, #1
 8006aa2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006aa6:	4aa3      	ldr	r2, [pc, #652]	; (8006d34 <UART_SetConfig+0x32c>)
 8006aa8:	fba2 2303 	umull	r2, r3, r2, r3
 8006aac:	095b      	lsrs	r3, r3, #5
 8006aae:	011c      	lsls	r4, r3, #4
 8006ab0:	f7ff fb84 	bl	80061bc <HAL_RCC_GetPCLK2Freq>
 8006ab4:	4602      	mov	r2, r0
 8006ab6:	4613      	mov	r3, r2
 8006ab8:	009b      	lsls	r3, r3, #2
 8006aba:	4413      	add	r3, r2
 8006abc:	009a      	lsls	r2, r3, #2
 8006abe:	441a      	add	r2, r3
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	685b      	ldr	r3, [r3, #4]
 8006ac4:	005b      	lsls	r3, r3, #1
 8006ac6:	fbb2 f5f3 	udiv	r5, r2, r3
 8006aca:	f7ff fb77 	bl	80061bc <HAL_RCC_GetPCLK2Freq>
 8006ace:	4602      	mov	r2, r0
 8006ad0:	4613      	mov	r3, r2
 8006ad2:	009b      	lsls	r3, r3, #2
 8006ad4:	4413      	add	r3, r2
 8006ad6:	009a      	lsls	r2, r3, #2
 8006ad8:	441a      	add	r2, r3
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	685b      	ldr	r3, [r3, #4]
 8006ade:	005b      	lsls	r3, r3, #1
 8006ae0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ae4:	4a93      	ldr	r2, [pc, #588]	; (8006d34 <UART_SetConfig+0x32c>)
 8006ae6:	fba2 2303 	umull	r2, r3, r2, r3
 8006aea:	095b      	lsrs	r3, r3, #5
 8006aec:	2264      	movs	r2, #100	; 0x64
 8006aee:	fb02 f303 	mul.w	r3, r2, r3
 8006af2:	1aeb      	subs	r3, r5, r3
 8006af4:	00db      	lsls	r3, r3, #3
 8006af6:	3332      	adds	r3, #50	; 0x32
 8006af8:	4a8e      	ldr	r2, [pc, #568]	; (8006d34 <UART_SetConfig+0x32c>)
 8006afa:	fba2 2303 	umull	r2, r3, r2, r3
 8006afe:	095b      	lsrs	r3, r3, #5
 8006b00:	005b      	lsls	r3, r3, #1
 8006b02:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006b06:	441c      	add	r4, r3
 8006b08:	f7ff fb58 	bl	80061bc <HAL_RCC_GetPCLK2Freq>
 8006b0c:	4602      	mov	r2, r0
 8006b0e:	4613      	mov	r3, r2
 8006b10:	009b      	lsls	r3, r3, #2
 8006b12:	4413      	add	r3, r2
 8006b14:	009a      	lsls	r2, r3, #2
 8006b16:	441a      	add	r2, r3
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	685b      	ldr	r3, [r3, #4]
 8006b1c:	005b      	lsls	r3, r3, #1
 8006b1e:	fbb2 f5f3 	udiv	r5, r2, r3
 8006b22:	f7ff fb4b 	bl	80061bc <HAL_RCC_GetPCLK2Freq>
 8006b26:	4602      	mov	r2, r0
 8006b28:	4613      	mov	r3, r2
 8006b2a:	009b      	lsls	r3, r3, #2
 8006b2c:	4413      	add	r3, r2
 8006b2e:	009a      	lsls	r2, r3, #2
 8006b30:	441a      	add	r2, r3
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	685b      	ldr	r3, [r3, #4]
 8006b36:	005b      	lsls	r3, r3, #1
 8006b38:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b3c:	4a7d      	ldr	r2, [pc, #500]	; (8006d34 <UART_SetConfig+0x32c>)
 8006b3e:	fba2 2303 	umull	r2, r3, r2, r3
 8006b42:	095b      	lsrs	r3, r3, #5
 8006b44:	2264      	movs	r2, #100	; 0x64
 8006b46:	fb02 f303 	mul.w	r3, r2, r3
 8006b4a:	1aeb      	subs	r3, r5, r3
 8006b4c:	00db      	lsls	r3, r3, #3
 8006b4e:	3332      	adds	r3, #50	; 0x32
 8006b50:	4a78      	ldr	r2, [pc, #480]	; (8006d34 <UART_SetConfig+0x32c>)
 8006b52:	fba2 2303 	umull	r2, r3, r2, r3
 8006b56:	095b      	lsrs	r3, r3, #5
 8006b58:	f003 0207 	and.w	r2, r3, #7
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	4422      	add	r2, r4
 8006b62:	609a      	str	r2, [r3, #8]
 8006b64:	e154      	b.n	8006e10 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8006b66:	f7ff fb15 	bl	8006194 <HAL_RCC_GetPCLK1Freq>
 8006b6a:	4602      	mov	r2, r0
 8006b6c:	4613      	mov	r3, r2
 8006b6e:	009b      	lsls	r3, r3, #2
 8006b70:	4413      	add	r3, r2
 8006b72:	009a      	lsls	r2, r3, #2
 8006b74:	441a      	add	r2, r3
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	685b      	ldr	r3, [r3, #4]
 8006b7a:	005b      	lsls	r3, r3, #1
 8006b7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b80:	4a6c      	ldr	r2, [pc, #432]	; (8006d34 <UART_SetConfig+0x32c>)
 8006b82:	fba2 2303 	umull	r2, r3, r2, r3
 8006b86:	095b      	lsrs	r3, r3, #5
 8006b88:	011c      	lsls	r4, r3, #4
 8006b8a:	f7ff fb03 	bl	8006194 <HAL_RCC_GetPCLK1Freq>
 8006b8e:	4602      	mov	r2, r0
 8006b90:	4613      	mov	r3, r2
 8006b92:	009b      	lsls	r3, r3, #2
 8006b94:	4413      	add	r3, r2
 8006b96:	009a      	lsls	r2, r3, #2
 8006b98:	441a      	add	r2, r3
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	685b      	ldr	r3, [r3, #4]
 8006b9e:	005b      	lsls	r3, r3, #1
 8006ba0:	fbb2 f5f3 	udiv	r5, r2, r3
 8006ba4:	f7ff faf6 	bl	8006194 <HAL_RCC_GetPCLK1Freq>
 8006ba8:	4602      	mov	r2, r0
 8006baa:	4613      	mov	r3, r2
 8006bac:	009b      	lsls	r3, r3, #2
 8006bae:	4413      	add	r3, r2
 8006bb0:	009a      	lsls	r2, r3, #2
 8006bb2:	441a      	add	r2, r3
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	685b      	ldr	r3, [r3, #4]
 8006bb8:	005b      	lsls	r3, r3, #1
 8006bba:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bbe:	4a5d      	ldr	r2, [pc, #372]	; (8006d34 <UART_SetConfig+0x32c>)
 8006bc0:	fba2 2303 	umull	r2, r3, r2, r3
 8006bc4:	095b      	lsrs	r3, r3, #5
 8006bc6:	2264      	movs	r2, #100	; 0x64
 8006bc8:	fb02 f303 	mul.w	r3, r2, r3
 8006bcc:	1aeb      	subs	r3, r5, r3
 8006bce:	00db      	lsls	r3, r3, #3
 8006bd0:	3332      	adds	r3, #50	; 0x32
 8006bd2:	4a58      	ldr	r2, [pc, #352]	; (8006d34 <UART_SetConfig+0x32c>)
 8006bd4:	fba2 2303 	umull	r2, r3, r2, r3
 8006bd8:	095b      	lsrs	r3, r3, #5
 8006bda:	005b      	lsls	r3, r3, #1
 8006bdc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006be0:	441c      	add	r4, r3
 8006be2:	f7ff fad7 	bl	8006194 <HAL_RCC_GetPCLK1Freq>
 8006be6:	4602      	mov	r2, r0
 8006be8:	4613      	mov	r3, r2
 8006bea:	009b      	lsls	r3, r3, #2
 8006bec:	4413      	add	r3, r2
 8006bee:	009a      	lsls	r2, r3, #2
 8006bf0:	441a      	add	r2, r3
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	685b      	ldr	r3, [r3, #4]
 8006bf6:	005b      	lsls	r3, r3, #1
 8006bf8:	fbb2 f5f3 	udiv	r5, r2, r3
 8006bfc:	f7ff faca 	bl	8006194 <HAL_RCC_GetPCLK1Freq>
 8006c00:	4602      	mov	r2, r0
 8006c02:	4613      	mov	r3, r2
 8006c04:	009b      	lsls	r3, r3, #2
 8006c06:	4413      	add	r3, r2
 8006c08:	009a      	lsls	r2, r3, #2
 8006c0a:	441a      	add	r2, r3
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	685b      	ldr	r3, [r3, #4]
 8006c10:	005b      	lsls	r3, r3, #1
 8006c12:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c16:	4a47      	ldr	r2, [pc, #284]	; (8006d34 <UART_SetConfig+0x32c>)
 8006c18:	fba2 2303 	umull	r2, r3, r2, r3
 8006c1c:	095b      	lsrs	r3, r3, #5
 8006c1e:	2264      	movs	r2, #100	; 0x64
 8006c20:	fb02 f303 	mul.w	r3, r2, r3
 8006c24:	1aeb      	subs	r3, r5, r3
 8006c26:	00db      	lsls	r3, r3, #3
 8006c28:	3332      	adds	r3, #50	; 0x32
 8006c2a:	4a42      	ldr	r2, [pc, #264]	; (8006d34 <UART_SetConfig+0x32c>)
 8006c2c:	fba2 2303 	umull	r2, r3, r2, r3
 8006c30:	095b      	lsrs	r3, r3, #5
 8006c32:	f003 0207 	and.w	r2, r3, #7
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	4422      	add	r2, r4
 8006c3c:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8006c3e:	e0e7      	b.n	8006e10 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	4a39      	ldr	r2, [pc, #228]	; (8006d2c <UART_SetConfig+0x324>)
 8006c46:	4293      	cmp	r3, r2
 8006c48:	d004      	beq.n	8006c54 <UART_SetConfig+0x24c>
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	4a38      	ldr	r2, [pc, #224]	; (8006d30 <UART_SetConfig+0x328>)
 8006c50:	4293      	cmp	r3, r2
 8006c52:	d171      	bne.n	8006d38 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8006c54:	f7ff fab2 	bl	80061bc <HAL_RCC_GetPCLK2Freq>
 8006c58:	4602      	mov	r2, r0
 8006c5a:	4613      	mov	r3, r2
 8006c5c:	009b      	lsls	r3, r3, #2
 8006c5e:	4413      	add	r3, r2
 8006c60:	009a      	lsls	r2, r3, #2
 8006c62:	441a      	add	r2, r3
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	685b      	ldr	r3, [r3, #4]
 8006c68:	009b      	lsls	r3, r3, #2
 8006c6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c6e:	4a31      	ldr	r2, [pc, #196]	; (8006d34 <UART_SetConfig+0x32c>)
 8006c70:	fba2 2303 	umull	r2, r3, r2, r3
 8006c74:	095b      	lsrs	r3, r3, #5
 8006c76:	011c      	lsls	r4, r3, #4
 8006c78:	f7ff faa0 	bl	80061bc <HAL_RCC_GetPCLK2Freq>
 8006c7c:	4602      	mov	r2, r0
 8006c7e:	4613      	mov	r3, r2
 8006c80:	009b      	lsls	r3, r3, #2
 8006c82:	4413      	add	r3, r2
 8006c84:	009a      	lsls	r2, r3, #2
 8006c86:	441a      	add	r2, r3
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	685b      	ldr	r3, [r3, #4]
 8006c8c:	009b      	lsls	r3, r3, #2
 8006c8e:	fbb2 f5f3 	udiv	r5, r2, r3
 8006c92:	f7ff fa93 	bl	80061bc <HAL_RCC_GetPCLK2Freq>
 8006c96:	4602      	mov	r2, r0
 8006c98:	4613      	mov	r3, r2
 8006c9a:	009b      	lsls	r3, r3, #2
 8006c9c:	4413      	add	r3, r2
 8006c9e:	009a      	lsls	r2, r3, #2
 8006ca0:	441a      	add	r2, r3
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	685b      	ldr	r3, [r3, #4]
 8006ca6:	009b      	lsls	r3, r3, #2
 8006ca8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006cac:	4a21      	ldr	r2, [pc, #132]	; (8006d34 <UART_SetConfig+0x32c>)
 8006cae:	fba2 2303 	umull	r2, r3, r2, r3
 8006cb2:	095b      	lsrs	r3, r3, #5
 8006cb4:	2264      	movs	r2, #100	; 0x64
 8006cb6:	fb02 f303 	mul.w	r3, r2, r3
 8006cba:	1aeb      	subs	r3, r5, r3
 8006cbc:	011b      	lsls	r3, r3, #4
 8006cbe:	3332      	adds	r3, #50	; 0x32
 8006cc0:	4a1c      	ldr	r2, [pc, #112]	; (8006d34 <UART_SetConfig+0x32c>)
 8006cc2:	fba2 2303 	umull	r2, r3, r2, r3
 8006cc6:	095b      	lsrs	r3, r3, #5
 8006cc8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006ccc:	441c      	add	r4, r3
 8006cce:	f7ff fa75 	bl	80061bc <HAL_RCC_GetPCLK2Freq>
 8006cd2:	4602      	mov	r2, r0
 8006cd4:	4613      	mov	r3, r2
 8006cd6:	009b      	lsls	r3, r3, #2
 8006cd8:	4413      	add	r3, r2
 8006cda:	009a      	lsls	r2, r3, #2
 8006cdc:	441a      	add	r2, r3
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	685b      	ldr	r3, [r3, #4]
 8006ce2:	009b      	lsls	r3, r3, #2
 8006ce4:	fbb2 f5f3 	udiv	r5, r2, r3
 8006ce8:	f7ff fa68 	bl	80061bc <HAL_RCC_GetPCLK2Freq>
 8006cec:	4602      	mov	r2, r0
 8006cee:	4613      	mov	r3, r2
 8006cf0:	009b      	lsls	r3, r3, #2
 8006cf2:	4413      	add	r3, r2
 8006cf4:	009a      	lsls	r2, r3, #2
 8006cf6:	441a      	add	r2, r3
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	685b      	ldr	r3, [r3, #4]
 8006cfc:	009b      	lsls	r3, r3, #2
 8006cfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d02:	4a0c      	ldr	r2, [pc, #48]	; (8006d34 <UART_SetConfig+0x32c>)
 8006d04:	fba2 2303 	umull	r2, r3, r2, r3
 8006d08:	095b      	lsrs	r3, r3, #5
 8006d0a:	2264      	movs	r2, #100	; 0x64
 8006d0c:	fb02 f303 	mul.w	r3, r2, r3
 8006d10:	1aeb      	subs	r3, r5, r3
 8006d12:	011b      	lsls	r3, r3, #4
 8006d14:	3332      	adds	r3, #50	; 0x32
 8006d16:	4a07      	ldr	r2, [pc, #28]	; (8006d34 <UART_SetConfig+0x32c>)
 8006d18:	fba2 2303 	umull	r2, r3, r2, r3
 8006d1c:	095b      	lsrs	r3, r3, #5
 8006d1e:	f003 020f 	and.w	r2, r3, #15
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	4422      	add	r2, r4
 8006d28:	609a      	str	r2, [r3, #8]
 8006d2a:	e071      	b.n	8006e10 <UART_SetConfig+0x408>
 8006d2c:	40011000 	.word	0x40011000
 8006d30:	40011400 	.word	0x40011400
 8006d34:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8006d38:	f7ff fa2c 	bl	8006194 <HAL_RCC_GetPCLK1Freq>
 8006d3c:	4602      	mov	r2, r0
 8006d3e:	4613      	mov	r3, r2
 8006d40:	009b      	lsls	r3, r3, #2
 8006d42:	4413      	add	r3, r2
 8006d44:	009a      	lsls	r2, r3, #2
 8006d46:	441a      	add	r2, r3
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	685b      	ldr	r3, [r3, #4]
 8006d4c:	009b      	lsls	r3, r3, #2
 8006d4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d52:	4a31      	ldr	r2, [pc, #196]	; (8006e18 <UART_SetConfig+0x410>)
 8006d54:	fba2 2303 	umull	r2, r3, r2, r3
 8006d58:	095b      	lsrs	r3, r3, #5
 8006d5a:	011c      	lsls	r4, r3, #4
 8006d5c:	f7ff fa1a 	bl	8006194 <HAL_RCC_GetPCLK1Freq>
 8006d60:	4602      	mov	r2, r0
 8006d62:	4613      	mov	r3, r2
 8006d64:	009b      	lsls	r3, r3, #2
 8006d66:	4413      	add	r3, r2
 8006d68:	009a      	lsls	r2, r3, #2
 8006d6a:	441a      	add	r2, r3
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	685b      	ldr	r3, [r3, #4]
 8006d70:	009b      	lsls	r3, r3, #2
 8006d72:	fbb2 f5f3 	udiv	r5, r2, r3
 8006d76:	f7ff fa0d 	bl	8006194 <HAL_RCC_GetPCLK1Freq>
 8006d7a:	4602      	mov	r2, r0
 8006d7c:	4613      	mov	r3, r2
 8006d7e:	009b      	lsls	r3, r3, #2
 8006d80:	4413      	add	r3, r2
 8006d82:	009a      	lsls	r2, r3, #2
 8006d84:	441a      	add	r2, r3
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	685b      	ldr	r3, [r3, #4]
 8006d8a:	009b      	lsls	r3, r3, #2
 8006d8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d90:	4a21      	ldr	r2, [pc, #132]	; (8006e18 <UART_SetConfig+0x410>)
 8006d92:	fba2 2303 	umull	r2, r3, r2, r3
 8006d96:	095b      	lsrs	r3, r3, #5
 8006d98:	2264      	movs	r2, #100	; 0x64
 8006d9a:	fb02 f303 	mul.w	r3, r2, r3
 8006d9e:	1aeb      	subs	r3, r5, r3
 8006da0:	011b      	lsls	r3, r3, #4
 8006da2:	3332      	adds	r3, #50	; 0x32
 8006da4:	4a1c      	ldr	r2, [pc, #112]	; (8006e18 <UART_SetConfig+0x410>)
 8006da6:	fba2 2303 	umull	r2, r3, r2, r3
 8006daa:	095b      	lsrs	r3, r3, #5
 8006dac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006db0:	441c      	add	r4, r3
 8006db2:	f7ff f9ef 	bl	8006194 <HAL_RCC_GetPCLK1Freq>
 8006db6:	4602      	mov	r2, r0
 8006db8:	4613      	mov	r3, r2
 8006dba:	009b      	lsls	r3, r3, #2
 8006dbc:	4413      	add	r3, r2
 8006dbe:	009a      	lsls	r2, r3, #2
 8006dc0:	441a      	add	r2, r3
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	685b      	ldr	r3, [r3, #4]
 8006dc6:	009b      	lsls	r3, r3, #2
 8006dc8:	fbb2 f5f3 	udiv	r5, r2, r3
 8006dcc:	f7ff f9e2 	bl	8006194 <HAL_RCC_GetPCLK1Freq>
 8006dd0:	4602      	mov	r2, r0
 8006dd2:	4613      	mov	r3, r2
 8006dd4:	009b      	lsls	r3, r3, #2
 8006dd6:	4413      	add	r3, r2
 8006dd8:	009a      	lsls	r2, r3, #2
 8006dda:	441a      	add	r2, r3
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	685b      	ldr	r3, [r3, #4]
 8006de0:	009b      	lsls	r3, r3, #2
 8006de2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006de6:	4a0c      	ldr	r2, [pc, #48]	; (8006e18 <UART_SetConfig+0x410>)
 8006de8:	fba2 2303 	umull	r2, r3, r2, r3
 8006dec:	095b      	lsrs	r3, r3, #5
 8006dee:	2264      	movs	r2, #100	; 0x64
 8006df0:	fb02 f303 	mul.w	r3, r2, r3
 8006df4:	1aeb      	subs	r3, r5, r3
 8006df6:	011b      	lsls	r3, r3, #4
 8006df8:	3332      	adds	r3, #50	; 0x32
 8006dfa:	4a07      	ldr	r2, [pc, #28]	; (8006e18 <UART_SetConfig+0x410>)
 8006dfc:	fba2 2303 	umull	r2, r3, r2, r3
 8006e00:	095b      	lsrs	r3, r3, #5
 8006e02:	f003 020f 	and.w	r2, r3, #15
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	4422      	add	r2, r4
 8006e0c:	609a      	str	r2, [r3, #8]
}
 8006e0e:	e7ff      	b.n	8006e10 <UART_SetConfig+0x408>
 8006e10:	bf00      	nop
 8006e12:	3710      	adds	r7, #16
 8006e14:	46bd      	mov	sp, r7
 8006e16:	bdb0      	pop	{r4, r5, r7, pc}
 8006e18:	51eb851f 	.word	0x51eb851f

08006e1c <atof>:
 8006e1c:	2100      	movs	r1, #0
 8006e1e:	f000 be47 	b.w	8007ab0 <strtod>

08006e22 <atoi>:
 8006e22:	220a      	movs	r2, #10
 8006e24:	2100      	movs	r1, #0
 8006e26:	f000 bf27 	b.w	8007c78 <strtol>
	...

08006e2c <__errno>:
 8006e2c:	4b01      	ldr	r3, [pc, #4]	; (8006e34 <__errno+0x8>)
 8006e2e:	6818      	ldr	r0, [r3, #0]
 8006e30:	4770      	bx	lr
 8006e32:	bf00      	nop
 8006e34:	20000034 	.word	0x20000034

08006e38 <__libc_init_array>:
 8006e38:	b570      	push	{r4, r5, r6, lr}
 8006e3a:	4e0d      	ldr	r6, [pc, #52]	; (8006e70 <__libc_init_array+0x38>)
 8006e3c:	4c0d      	ldr	r4, [pc, #52]	; (8006e74 <__libc_init_array+0x3c>)
 8006e3e:	1ba4      	subs	r4, r4, r6
 8006e40:	10a4      	asrs	r4, r4, #2
 8006e42:	2500      	movs	r5, #0
 8006e44:	42a5      	cmp	r5, r4
 8006e46:	d109      	bne.n	8006e5c <__libc_init_array+0x24>
 8006e48:	4e0b      	ldr	r6, [pc, #44]	; (8006e78 <__libc_init_array+0x40>)
 8006e4a:	4c0c      	ldr	r4, [pc, #48]	; (8006e7c <__libc_init_array+0x44>)
 8006e4c:	f003 ff7e 	bl	800ad4c <_init>
 8006e50:	1ba4      	subs	r4, r4, r6
 8006e52:	10a4      	asrs	r4, r4, #2
 8006e54:	2500      	movs	r5, #0
 8006e56:	42a5      	cmp	r5, r4
 8006e58:	d105      	bne.n	8006e66 <__libc_init_array+0x2e>
 8006e5a:	bd70      	pop	{r4, r5, r6, pc}
 8006e5c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006e60:	4798      	blx	r3
 8006e62:	3501      	adds	r5, #1
 8006e64:	e7ee      	b.n	8006e44 <__libc_init_array+0xc>
 8006e66:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006e6a:	4798      	blx	r3
 8006e6c:	3501      	adds	r5, #1
 8006e6e:	e7f2      	b.n	8006e56 <__libc_init_array+0x1e>
 8006e70:	0800c700 	.word	0x0800c700
 8006e74:	0800c700 	.word	0x0800c700
 8006e78:	0800c700 	.word	0x0800c700
 8006e7c:	0800c704 	.word	0x0800c704

08006e80 <memset>:
 8006e80:	4402      	add	r2, r0
 8006e82:	4603      	mov	r3, r0
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d100      	bne.n	8006e8a <memset+0xa>
 8006e88:	4770      	bx	lr
 8006e8a:	f803 1b01 	strb.w	r1, [r3], #1
 8006e8e:	e7f9      	b.n	8006e84 <memset+0x4>

08006e90 <sulp>:
 8006e90:	b570      	push	{r4, r5, r6, lr}
 8006e92:	4604      	mov	r4, r0
 8006e94:	460d      	mov	r5, r1
 8006e96:	ec45 4b10 	vmov	d0, r4, r5
 8006e9a:	4616      	mov	r6, r2
 8006e9c:	f001 fd1e 	bl	80088dc <__ulp>
 8006ea0:	ec51 0b10 	vmov	r0, r1, d0
 8006ea4:	b17e      	cbz	r6, 8006ec6 <sulp+0x36>
 8006ea6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006eaa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	dd09      	ble.n	8006ec6 <sulp+0x36>
 8006eb2:	051b      	lsls	r3, r3, #20
 8006eb4:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006eb8:	2400      	movs	r4, #0
 8006eba:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006ebe:	4622      	mov	r2, r4
 8006ec0:	462b      	mov	r3, r5
 8006ec2:	f7f9 fb45 	bl	8000550 <__aeabi_dmul>
 8006ec6:	bd70      	pop	{r4, r5, r6, pc}

08006ec8 <_strtod_l>:
 8006ec8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ecc:	461f      	mov	r7, r3
 8006ece:	b0a1      	sub	sp, #132	; 0x84
 8006ed0:	2300      	movs	r3, #0
 8006ed2:	4681      	mov	r9, r0
 8006ed4:	4638      	mov	r0, r7
 8006ed6:	460e      	mov	r6, r1
 8006ed8:	9217      	str	r2, [sp, #92]	; 0x5c
 8006eda:	931c      	str	r3, [sp, #112]	; 0x70
 8006edc:	f001 fa0b 	bl	80082f6 <__localeconv_l>
 8006ee0:	4680      	mov	r8, r0
 8006ee2:	6800      	ldr	r0, [r0, #0]
 8006ee4:	f7f9 f970 	bl	80001c8 <strlen>
 8006ee8:	f04f 0a00 	mov.w	sl, #0
 8006eec:	4604      	mov	r4, r0
 8006eee:	f04f 0b00 	mov.w	fp, #0
 8006ef2:	961b      	str	r6, [sp, #108]	; 0x6c
 8006ef4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006ef6:	781a      	ldrb	r2, [r3, #0]
 8006ef8:	2a0d      	cmp	r2, #13
 8006efa:	d832      	bhi.n	8006f62 <_strtod_l+0x9a>
 8006efc:	2a09      	cmp	r2, #9
 8006efe:	d236      	bcs.n	8006f6e <_strtod_l+0xa6>
 8006f00:	2a00      	cmp	r2, #0
 8006f02:	d03e      	beq.n	8006f82 <_strtod_l+0xba>
 8006f04:	2300      	movs	r3, #0
 8006f06:	930d      	str	r3, [sp, #52]	; 0x34
 8006f08:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8006f0a:	782b      	ldrb	r3, [r5, #0]
 8006f0c:	2b30      	cmp	r3, #48	; 0x30
 8006f0e:	f040 80ac 	bne.w	800706a <_strtod_l+0x1a2>
 8006f12:	786b      	ldrb	r3, [r5, #1]
 8006f14:	2b58      	cmp	r3, #88	; 0x58
 8006f16:	d001      	beq.n	8006f1c <_strtod_l+0x54>
 8006f18:	2b78      	cmp	r3, #120	; 0x78
 8006f1a:	d167      	bne.n	8006fec <_strtod_l+0x124>
 8006f1c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f1e:	9301      	str	r3, [sp, #4]
 8006f20:	ab1c      	add	r3, sp, #112	; 0x70
 8006f22:	9300      	str	r3, [sp, #0]
 8006f24:	9702      	str	r7, [sp, #8]
 8006f26:	ab1d      	add	r3, sp, #116	; 0x74
 8006f28:	4a88      	ldr	r2, [pc, #544]	; (800714c <_strtod_l+0x284>)
 8006f2a:	a91b      	add	r1, sp, #108	; 0x6c
 8006f2c:	4648      	mov	r0, r9
 8006f2e:	f000 ff08 	bl	8007d42 <__gethex>
 8006f32:	f010 0407 	ands.w	r4, r0, #7
 8006f36:	4606      	mov	r6, r0
 8006f38:	d005      	beq.n	8006f46 <_strtod_l+0x7e>
 8006f3a:	2c06      	cmp	r4, #6
 8006f3c:	d12b      	bne.n	8006f96 <_strtod_l+0xce>
 8006f3e:	3501      	adds	r5, #1
 8006f40:	2300      	movs	r3, #0
 8006f42:	951b      	str	r5, [sp, #108]	; 0x6c
 8006f44:	930d      	str	r3, [sp, #52]	; 0x34
 8006f46:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	f040 859a 	bne.w	8007a82 <_strtod_l+0xbba>
 8006f4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f50:	b1e3      	cbz	r3, 8006f8c <_strtod_l+0xc4>
 8006f52:	4652      	mov	r2, sl
 8006f54:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006f58:	ec43 2b10 	vmov	d0, r2, r3
 8006f5c:	b021      	add	sp, #132	; 0x84
 8006f5e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f62:	2a2b      	cmp	r2, #43	; 0x2b
 8006f64:	d015      	beq.n	8006f92 <_strtod_l+0xca>
 8006f66:	2a2d      	cmp	r2, #45	; 0x2d
 8006f68:	d004      	beq.n	8006f74 <_strtod_l+0xac>
 8006f6a:	2a20      	cmp	r2, #32
 8006f6c:	d1ca      	bne.n	8006f04 <_strtod_l+0x3c>
 8006f6e:	3301      	adds	r3, #1
 8006f70:	931b      	str	r3, [sp, #108]	; 0x6c
 8006f72:	e7bf      	b.n	8006ef4 <_strtod_l+0x2c>
 8006f74:	2201      	movs	r2, #1
 8006f76:	920d      	str	r2, [sp, #52]	; 0x34
 8006f78:	1c5a      	adds	r2, r3, #1
 8006f7a:	921b      	str	r2, [sp, #108]	; 0x6c
 8006f7c:	785b      	ldrb	r3, [r3, #1]
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d1c2      	bne.n	8006f08 <_strtod_l+0x40>
 8006f82:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006f84:	961b      	str	r6, [sp, #108]	; 0x6c
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	f040 8579 	bne.w	8007a7e <_strtod_l+0xbb6>
 8006f8c:	4652      	mov	r2, sl
 8006f8e:	465b      	mov	r3, fp
 8006f90:	e7e2      	b.n	8006f58 <_strtod_l+0x90>
 8006f92:	2200      	movs	r2, #0
 8006f94:	e7ef      	b.n	8006f76 <_strtod_l+0xae>
 8006f96:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8006f98:	b13a      	cbz	r2, 8006faa <_strtod_l+0xe2>
 8006f9a:	2135      	movs	r1, #53	; 0x35
 8006f9c:	a81e      	add	r0, sp, #120	; 0x78
 8006f9e:	f001 fd95 	bl	8008acc <__copybits>
 8006fa2:	991c      	ldr	r1, [sp, #112]	; 0x70
 8006fa4:	4648      	mov	r0, r9
 8006fa6:	f001 fa02 	bl	80083ae <_Bfree>
 8006faa:	3c01      	subs	r4, #1
 8006fac:	2c04      	cmp	r4, #4
 8006fae:	d806      	bhi.n	8006fbe <_strtod_l+0xf6>
 8006fb0:	e8df f004 	tbb	[pc, r4]
 8006fb4:	1714030a 	.word	0x1714030a
 8006fb8:	0a          	.byte	0x0a
 8006fb9:	00          	.byte	0x00
 8006fba:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 8006fbe:	0730      	lsls	r0, r6, #28
 8006fc0:	d5c1      	bpl.n	8006f46 <_strtod_l+0x7e>
 8006fc2:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8006fc6:	e7be      	b.n	8006f46 <_strtod_l+0x7e>
 8006fc8:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 8006fcc:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8006fce:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006fd2:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006fd6:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006fda:	e7f0      	b.n	8006fbe <_strtod_l+0xf6>
 8006fdc:	f8df b170 	ldr.w	fp, [pc, #368]	; 8007150 <_strtod_l+0x288>
 8006fe0:	e7ed      	b.n	8006fbe <_strtod_l+0xf6>
 8006fe2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8006fe6:	f04f 3aff 	mov.w	sl, #4294967295
 8006fea:	e7e8      	b.n	8006fbe <_strtod_l+0xf6>
 8006fec:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8006fee:	1c5a      	adds	r2, r3, #1
 8006ff0:	921b      	str	r2, [sp, #108]	; 0x6c
 8006ff2:	785b      	ldrb	r3, [r3, #1]
 8006ff4:	2b30      	cmp	r3, #48	; 0x30
 8006ff6:	d0f9      	beq.n	8006fec <_strtod_l+0x124>
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d0a4      	beq.n	8006f46 <_strtod_l+0x7e>
 8006ffc:	2301      	movs	r3, #1
 8006ffe:	2500      	movs	r5, #0
 8007000:	9306      	str	r3, [sp, #24]
 8007002:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007004:	9308      	str	r3, [sp, #32]
 8007006:	9507      	str	r5, [sp, #28]
 8007008:	9505      	str	r5, [sp, #20]
 800700a:	220a      	movs	r2, #10
 800700c:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800700e:	7807      	ldrb	r7, [r0, #0]
 8007010:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 8007014:	b2d9      	uxtb	r1, r3
 8007016:	2909      	cmp	r1, #9
 8007018:	d929      	bls.n	800706e <_strtod_l+0x1a6>
 800701a:	4622      	mov	r2, r4
 800701c:	f8d8 1000 	ldr.w	r1, [r8]
 8007020:	f001 fe08 	bl	8008c34 <strncmp>
 8007024:	2800      	cmp	r0, #0
 8007026:	d031      	beq.n	800708c <_strtod_l+0x1c4>
 8007028:	2000      	movs	r0, #0
 800702a:	9c05      	ldr	r4, [sp, #20]
 800702c:	9004      	str	r0, [sp, #16]
 800702e:	463b      	mov	r3, r7
 8007030:	4602      	mov	r2, r0
 8007032:	2b65      	cmp	r3, #101	; 0x65
 8007034:	d001      	beq.n	800703a <_strtod_l+0x172>
 8007036:	2b45      	cmp	r3, #69	; 0x45
 8007038:	d114      	bne.n	8007064 <_strtod_l+0x19c>
 800703a:	b924      	cbnz	r4, 8007046 <_strtod_l+0x17e>
 800703c:	b910      	cbnz	r0, 8007044 <_strtod_l+0x17c>
 800703e:	9b06      	ldr	r3, [sp, #24]
 8007040:	2b00      	cmp	r3, #0
 8007042:	d09e      	beq.n	8006f82 <_strtod_l+0xba>
 8007044:	2400      	movs	r4, #0
 8007046:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 8007048:	1c73      	adds	r3, r6, #1
 800704a:	931b      	str	r3, [sp, #108]	; 0x6c
 800704c:	7873      	ldrb	r3, [r6, #1]
 800704e:	2b2b      	cmp	r3, #43	; 0x2b
 8007050:	d078      	beq.n	8007144 <_strtod_l+0x27c>
 8007052:	2b2d      	cmp	r3, #45	; 0x2d
 8007054:	d070      	beq.n	8007138 <_strtod_l+0x270>
 8007056:	f04f 0c00 	mov.w	ip, #0
 800705a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800705e:	2f09      	cmp	r7, #9
 8007060:	d97c      	bls.n	800715c <_strtod_l+0x294>
 8007062:	961b      	str	r6, [sp, #108]	; 0x6c
 8007064:	f04f 0e00 	mov.w	lr, #0
 8007068:	e09a      	b.n	80071a0 <_strtod_l+0x2d8>
 800706a:	2300      	movs	r3, #0
 800706c:	e7c7      	b.n	8006ffe <_strtod_l+0x136>
 800706e:	9905      	ldr	r1, [sp, #20]
 8007070:	2908      	cmp	r1, #8
 8007072:	bfdd      	ittte	le
 8007074:	9907      	ldrle	r1, [sp, #28]
 8007076:	fb02 3301 	mlale	r3, r2, r1, r3
 800707a:	9307      	strle	r3, [sp, #28]
 800707c:	fb02 3505 	mlagt	r5, r2, r5, r3
 8007080:	9b05      	ldr	r3, [sp, #20]
 8007082:	3001      	adds	r0, #1
 8007084:	3301      	adds	r3, #1
 8007086:	9305      	str	r3, [sp, #20]
 8007088:	901b      	str	r0, [sp, #108]	; 0x6c
 800708a:	e7bf      	b.n	800700c <_strtod_l+0x144>
 800708c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800708e:	191a      	adds	r2, r3, r4
 8007090:	921b      	str	r2, [sp, #108]	; 0x6c
 8007092:	9a05      	ldr	r2, [sp, #20]
 8007094:	5d1b      	ldrb	r3, [r3, r4]
 8007096:	2a00      	cmp	r2, #0
 8007098:	d037      	beq.n	800710a <_strtod_l+0x242>
 800709a:	9c05      	ldr	r4, [sp, #20]
 800709c:	4602      	mov	r2, r0
 800709e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80070a2:	2909      	cmp	r1, #9
 80070a4:	d913      	bls.n	80070ce <_strtod_l+0x206>
 80070a6:	2101      	movs	r1, #1
 80070a8:	9104      	str	r1, [sp, #16]
 80070aa:	e7c2      	b.n	8007032 <_strtod_l+0x16a>
 80070ac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80070ae:	1c5a      	adds	r2, r3, #1
 80070b0:	921b      	str	r2, [sp, #108]	; 0x6c
 80070b2:	785b      	ldrb	r3, [r3, #1]
 80070b4:	3001      	adds	r0, #1
 80070b6:	2b30      	cmp	r3, #48	; 0x30
 80070b8:	d0f8      	beq.n	80070ac <_strtod_l+0x1e4>
 80070ba:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 80070be:	2a08      	cmp	r2, #8
 80070c0:	f200 84e4 	bhi.w	8007a8c <_strtod_l+0xbc4>
 80070c4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80070c6:	9208      	str	r2, [sp, #32]
 80070c8:	4602      	mov	r2, r0
 80070ca:	2000      	movs	r0, #0
 80070cc:	4604      	mov	r4, r0
 80070ce:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 80070d2:	f100 0101 	add.w	r1, r0, #1
 80070d6:	d012      	beq.n	80070fe <_strtod_l+0x236>
 80070d8:	440a      	add	r2, r1
 80070da:	eb00 0c04 	add.w	ip, r0, r4
 80070de:	4621      	mov	r1, r4
 80070e0:	270a      	movs	r7, #10
 80070e2:	458c      	cmp	ip, r1
 80070e4:	d113      	bne.n	800710e <_strtod_l+0x246>
 80070e6:	1821      	adds	r1, r4, r0
 80070e8:	2908      	cmp	r1, #8
 80070ea:	f104 0401 	add.w	r4, r4, #1
 80070ee:	4404      	add	r4, r0
 80070f0:	dc19      	bgt.n	8007126 <_strtod_l+0x25e>
 80070f2:	9b07      	ldr	r3, [sp, #28]
 80070f4:	210a      	movs	r1, #10
 80070f6:	fb01 e303 	mla	r3, r1, r3, lr
 80070fa:	9307      	str	r3, [sp, #28]
 80070fc:	2100      	movs	r1, #0
 80070fe:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007100:	1c58      	adds	r0, r3, #1
 8007102:	901b      	str	r0, [sp, #108]	; 0x6c
 8007104:	785b      	ldrb	r3, [r3, #1]
 8007106:	4608      	mov	r0, r1
 8007108:	e7c9      	b.n	800709e <_strtod_l+0x1d6>
 800710a:	9805      	ldr	r0, [sp, #20]
 800710c:	e7d3      	b.n	80070b6 <_strtod_l+0x1ee>
 800710e:	2908      	cmp	r1, #8
 8007110:	f101 0101 	add.w	r1, r1, #1
 8007114:	dc03      	bgt.n	800711e <_strtod_l+0x256>
 8007116:	9b07      	ldr	r3, [sp, #28]
 8007118:	437b      	muls	r3, r7
 800711a:	9307      	str	r3, [sp, #28]
 800711c:	e7e1      	b.n	80070e2 <_strtod_l+0x21a>
 800711e:	2910      	cmp	r1, #16
 8007120:	bfd8      	it	le
 8007122:	437d      	mulle	r5, r7
 8007124:	e7dd      	b.n	80070e2 <_strtod_l+0x21a>
 8007126:	2c10      	cmp	r4, #16
 8007128:	bfdc      	itt	le
 800712a:	210a      	movle	r1, #10
 800712c:	fb01 e505 	mlale	r5, r1, r5, lr
 8007130:	e7e4      	b.n	80070fc <_strtod_l+0x234>
 8007132:	2301      	movs	r3, #1
 8007134:	9304      	str	r3, [sp, #16]
 8007136:	e781      	b.n	800703c <_strtod_l+0x174>
 8007138:	f04f 0c01 	mov.w	ip, #1
 800713c:	1cb3      	adds	r3, r6, #2
 800713e:	931b      	str	r3, [sp, #108]	; 0x6c
 8007140:	78b3      	ldrb	r3, [r6, #2]
 8007142:	e78a      	b.n	800705a <_strtod_l+0x192>
 8007144:	f04f 0c00 	mov.w	ip, #0
 8007148:	e7f8      	b.n	800713c <_strtod_l+0x274>
 800714a:	bf00      	nop
 800714c:	0800c274 	.word	0x0800c274
 8007150:	7ff00000 	.word	0x7ff00000
 8007154:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007156:	1c5f      	adds	r7, r3, #1
 8007158:	971b      	str	r7, [sp, #108]	; 0x6c
 800715a:	785b      	ldrb	r3, [r3, #1]
 800715c:	2b30      	cmp	r3, #48	; 0x30
 800715e:	d0f9      	beq.n	8007154 <_strtod_l+0x28c>
 8007160:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 8007164:	2f08      	cmp	r7, #8
 8007166:	f63f af7d 	bhi.w	8007064 <_strtod_l+0x19c>
 800716a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800716e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007170:	930a      	str	r3, [sp, #40]	; 0x28
 8007172:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007174:	1c5f      	adds	r7, r3, #1
 8007176:	971b      	str	r7, [sp, #108]	; 0x6c
 8007178:	785b      	ldrb	r3, [r3, #1]
 800717a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 800717e:	f1b8 0f09 	cmp.w	r8, #9
 8007182:	d937      	bls.n	80071f4 <_strtod_l+0x32c>
 8007184:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007186:	1a7f      	subs	r7, r7, r1
 8007188:	2f08      	cmp	r7, #8
 800718a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800718e:	dc37      	bgt.n	8007200 <_strtod_l+0x338>
 8007190:	45be      	cmp	lr, r7
 8007192:	bfa8      	it	ge
 8007194:	46be      	movge	lr, r7
 8007196:	f1bc 0f00 	cmp.w	ip, #0
 800719a:	d001      	beq.n	80071a0 <_strtod_l+0x2d8>
 800719c:	f1ce 0e00 	rsb	lr, lr, #0
 80071a0:	2c00      	cmp	r4, #0
 80071a2:	d151      	bne.n	8007248 <_strtod_l+0x380>
 80071a4:	2800      	cmp	r0, #0
 80071a6:	f47f aece 	bne.w	8006f46 <_strtod_l+0x7e>
 80071aa:	9a06      	ldr	r2, [sp, #24]
 80071ac:	2a00      	cmp	r2, #0
 80071ae:	f47f aeca 	bne.w	8006f46 <_strtod_l+0x7e>
 80071b2:	9a04      	ldr	r2, [sp, #16]
 80071b4:	2a00      	cmp	r2, #0
 80071b6:	f47f aee4 	bne.w	8006f82 <_strtod_l+0xba>
 80071ba:	2b4e      	cmp	r3, #78	; 0x4e
 80071bc:	d027      	beq.n	800720e <_strtod_l+0x346>
 80071be:	dc21      	bgt.n	8007204 <_strtod_l+0x33c>
 80071c0:	2b49      	cmp	r3, #73	; 0x49
 80071c2:	f47f aede 	bne.w	8006f82 <_strtod_l+0xba>
 80071c6:	49a0      	ldr	r1, [pc, #640]	; (8007448 <_strtod_l+0x580>)
 80071c8:	a81b      	add	r0, sp, #108	; 0x6c
 80071ca:	f000 ffed 	bl	80081a8 <__match>
 80071ce:	2800      	cmp	r0, #0
 80071d0:	f43f aed7 	beq.w	8006f82 <_strtod_l+0xba>
 80071d4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80071d6:	499d      	ldr	r1, [pc, #628]	; (800744c <_strtod_l+0x584>)
 80071d8:	3b01      	subs	r3, #1
 80071da:	a81b      	add	r0, sp, #108	; 0x6c
 80071dc:	931b      	str	r3, [sp, #108]	; 0x6c
 80071de:	f000 ffe3 	bl	80081a8 <__match>
 80071e2:	b910      	cbnz	r0, 80071ea <_strtod_l+0x322>
 80071e4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80071e6:	3301      	adds	r3, #1
 80071e8:	931b      	str	r3, [sp, #108]	; 0x6c
 80071ea:	f8df b274 	ldr.w	fp, [pc, #628]	; 8007460 <_strtod_l+0x598>
 80071ee:	f04f 0a00 	mov.w	sl, #0
 80071f2:	e6a8      	b.n	8006f46 <_strtod_l+0x7e>
 80071f4:	210a      	movs	r1, #10
 80071f6:	fb01 3e0e 	mla	lr, r1, lr, r3
 80071fa:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80071fe:	e7b8      	b.n	8007172 <_strtod_l+0x2aa>
 8007200:	46be      	mov	lr, r7
 8007202:	e7c8      	b.n	8007196 <_strtod_l+0x2ce>
 8007204:	2b69      	cmp	r3, #105	; 0x69
 8007206:	d0de      	beq.n	80071c6 <_strtod_l+0x2fe>
 8007208:	2b6e      	cmp	r3, #110	; 0x6e
 800720a:	f47f aeba 	bne.w	8006f82 <_strtod_l+0xba>
 800720e:	4990      	ldr	r1, [pc, #576]	; (8007450 <_strtod_l+0x588>)
 8007210:	a81b      	add	r0, sp, #108	; 0x6c
 8007212:	f000 ffc9 	bl	80081a8 <__match>
 8007216:	2800      	cmp	r0, #0
 8007218:	f43f aeb3 	beq.w	8006f82 <_strtod_l+0xba>
 800721c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800721e:	781b      	ldrb	r3, [r3, #0]
 8007220:	2b28      	cmp	r3, #40	; 0x28
 8007222:	d10e      	bne.n	8007242 <_strtod_l+0x37a>
 8007224:	aa1e      	add	r2, sp, #120	; 0x78
 8007226:	498b      	ldr	r1, [pc, #556]	; (8007454 <_strtod_l+0x58c>)
 8007228:	a81b      	add	r0, sp, #108	; 0x6c
 800722a:	f000 ffd1 	bl	80081d0 <__hexnan>
 800722e:	2805      	cmp	r0, #5
 8007230:	d107      	bne.n	8007242 <_strtod_l+0x37a>
 8007232:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007234:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 8007238:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800723c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8007240:	e681      	b.n	8006f46 <_strtod_l+0x7e>
 8007242:	f8df b224 	ldr.w	fp, [pc, #548]	; 8007468 <_strtod_l+0x5a0>
 8007246:	e7d2      	b.n	80071ee <_strtod_l+0x326>
 8007248:	ebae 0302 	sub.w	r3, lr, r2
 800724c:	9306      	str	r3, [sp, #24]
 800724e:	9b05      	ldr	r3, [sp, #20]
 8007250:	9807      	ldr	r0, [sp, #28]
 8007252:	2b00      	cmp	r3, #0
 8007254:	bf08      	it	eq
 8007256:	4623      	moveq	r3, r4
 8007258:	2c10      	cmp	r4, #16
 800725a:	9305      	str	r3, [sp, #20]
 800725c:	46a0      	mov	r8, r4
 800725e:	bfa8      	it	ge
 8007260:	f04f 0810 	movge.w	r8, #16
 8007264:	f7f9 f8fa 	bl	800045c <__aeabi_ui2d>
 8007268:	2c09      	cmp	r4, #9
 800726a:	4682      	mov	sl, r0
 800726c:	468b      	mov	fp, r1
 800726e:	dc13      	bgt.n	8007298 <_strtod_l+0x3d0>
 8007270:	9b06      	ldr	r3, [sp, #24]
 8007272:	2b00      	cmp	r3, #0
 8007274:	f43f ae67 	beq.w	8006f46 <_strtod_l+0x7e>
 8007278:	9b06      	ldr	r3, [sp, #24]
 800727a:	dd7a      	ble.n	8007372 <_strtod_l+0x4aa>
 800727c:	2b16      	cmp	r3, #22
 800727e:	dc61      	bgt.n	8007344 <_strtod_l+0x47c>
 8007280:	4a75      	ldr	r2, [pc, #468]	; (8007458 <_strtod_l+0x590>)
 8007282:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 8007286:	e9de 0100 	ldrd	r0, r1, [lr]
 800728a:	4652      	mov	r2, sl
 800728c:	465b      	mov	r3, fp
 800728e:	f7f9 f95f 	bl	8000550 <__aeabi_dmul>
 8007292:	4682      	mov	sl, r0
 8007294:	468b      	mov	fp, r1
 8007296:	e656      	b.n	8006f46 <_strtod_l+0x7e>
 8007298:	4b6f      	ldr	r3, [pc, #444]	; (8007458 <_strtod_l+0x590>)
 800729a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800729e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80072a2:	f7f9 f955 	bl	8000550 <__aeabi_dmul>
 80072a6:	4606      	mov	r6, r0
 80072a8:	4628      	mov	r0, r5
 80072aa:	460f      	mov	r7, r1
 80072ac:	f7f9 f8d6 	bl	800045c <__aeabi_ui2d>
 80072b0:	4602      	mov	r2, r0
 80072b2:	460b      	mov	r3, r1
 80072b4:	4630      	mov	r0, r6
 80072b6:	4639      	mov	r1, r7
 80072b8:	f7f8 ff94 	bl	80001e4 <__adddf3>
 80072bc:	2c0f      	cmp	r4, #15
 80072be:	4682      	mov	sl, r0
 80072c0:	468b      	mov	fp, r1
 80072c2:	ddd5      	ble.n	8007270 <_strtod_l+0x3a8>
 80072c4:	9b06      	ldr	r3, [sp, #24]
 80072c6:	eba4 0808 	sub.w	r8, r4, r8
 80072ca:	4498      	add	r8, r3
 80072cc:	f1b8 0f00 	cmp.w	r8, #0
 80072d0:	f340 8096 	ble.w	8007400 <_strtod_l+0x538>
 80072d4:	f018 030f 	ands.w	r3, r8, #15
 80072d8:	d00a      	beq.n	80072f0 <_strtod_l+0x428>
 80072da:	495f      	ldr	r1, [pc, #380]	; (8007458 <_strtod_l+0x590>)
 80072dc:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80072e0:	4652      	mov	r2, sl
 80072e2:	465b      	mov	r3, fp
 80072e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80072e8:	f7f9 f932 	bl	8000550 <__aeabi_dmul>
 80072ec:	4682      	mov	sl, r0
 80072ee:	468b      	mov	fp, r1
 80072f0:	f038 080f 	bics.w	r8, r8, #15
 80072f4:	d073      	beq.n	80073de <_strtod_l+0x516>
 80072f6:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80072fa:	dd47      	ble.n	800738c <_strtod_l+0x4c4>
 80072fc:	2400      	movs	r4, #0
 80072fe:	46a0      	mov	r8, r4
 8007300:	9407      	str	r4, [sp, #28]
 8007302:	9405      	str	r4, [sp, #20]
 8007304:	2322      	movs	r3, #34	; 0x22
 8007306:	f8df b158 	ldr.w	fp, [pc, #344]	; 8007460 <_strtod_l+0x598>
 800730a:	f8c9 3000 	str.w	r3, [r9]
 800730e:	f04f 0a00 	mov.w	sl, #0
 8007312:	9b07      	ldr	r3, [sp, #28]
 8007314:	2b00      	cmp	r3, #0
 8007316:	f43f ae16 	beq.w	8006f46 <_strtod_l+0x7e>
 800731a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800731c:	4648      	mov	r0, r9
 800731e:	f001 f846 	bl	80083ae <_Bfree>
 8007322:	9905      	ldr	r1, [sp, #20]
 8007324:	4648      	mov	r0, r9
 8007326:	f001 f842 	bl	80083ae <_Bfree>
 800732a:	4641      	mov	r1, r8
 800732c:	4648      	mov	r0, r9
 800732e:	f001 f83e 	bl	80083ae <_Bfree>
 8007332:	9907      	ldr	r1, [sp, #28]
 8007334:	4648      	mov	r0, r9
 8007336:	f001 f83a 	bl	80083ae <_Bfree>
 800733a:	4621      	mov	r1, r4
 800733c:	4648      	mov	r0, r9
 800733e:	f001 f836 	bl	80083ae <_Bfree>
 8007342:	e600      	b.n	8006f46 <_strtod_l+0x7e>
 8007344:	9a06      	ldr	r2, [sp, #24]
 8007346:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800734a:	4293      	cmp	r3, r2
 800734c:	dbba      	blt.n	80072c4 <_strtod_l+0x3fc>
 800734e:	4d42      	ldr	r5, [pc, #264]	; (8007458 <_strtod_l+0x590>)
 8007350:	f1c4 040f 	rsb	r4, r4, #15
 8007354:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8007358:	4652      	mov	r2, sl
 800735a:	465b      	mov	r3, fp
 800735c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007360:	f7f9 f8f6 	bl	8000550 <__aeabi_dmul>
 8007364:	9b06      	ldr	r3, [sp, #24]
 8007366:	1b1c      	subs	r4, r3, r4
 8007368:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800736c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007370:	e78d      	b.n	800728e <_strtod_l+0x3c6>
 8007372:	f113 0f16 	cmn.w	r3, #22
 8007376:	dba5      	blt.n	80072c4 <_strtod_l+0x3fc>
 8007378:	4a37      	ldr	r2, [pc, #220]	; (8007458 <_strtod_l+0x590>)
 800737a:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 800737e:	e9d2 2300 	ldrd	r2, r3, [r2]
 8007382:	4650      	mov	r0, sl
 8007384:	4659      	mov	r1, fp
 8007386:	f7f9 fa0d 	bl	80007a4 <__aeabi_ddiv>
 800738a:	e782      	b.n	8007292 <_strtod_l+0x3ca>
 800738c:	2300      	movs	r3, #0
 800738e:	4e33      	ldr	r6, [pc, #204]	; (800745c <_strtod_l+0x594>)
 8007390:	ea4f 1828 	mov.w	r8, r8, asr #4
 8007394:	4650      	mov	r0, sl
 8007396:	4659      	mov	r1, fp
 8007398:	461d      	mov	r5, r3
 800739a:	f1b8 0f01 	cmp.w	r8, #1
 800739e:	dc21      	bgt.n	80073e4 <_strtod_l+0x51c>
 80073a0:	b10b      	cbz	r3, 80073a6 <_strtod_l+0x4de>
 80073a2:	4682      	mov	sl, r0
 80073a4:	468b      	mov	fp, r1
 80073a6:	4b2d      	ldr	r3, [pc, #180]	; (800745c <_strtod_l+0x594>)
 80073a8:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80073ac:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80073b0:	4652      	mov	r2, sl
 80073b2:	465b      	mov	r3, fp
 80073b4:	e9d5 0100 	ldrd	r0, r1, [r5]
 80073b8:	f7f9 f8ca 	bl	8000550 <__aeabi_dmul>
 80073bc:	4b28      	ldr	r3, [pc, #160]	; (8007460 <_strtod_l+0x598>)
 80073be:	460a      	mov	r2, r1
 80073c0:	400b      	ands	r3, r1
 80073c2:	4928      	ldr	r1, [pc, #160]	; (8007464 <_strtod_l+0x59c>)
 80073c4:	428b      	cmp	r3, r1
 80073c6:	4682      	mov	sl, r0
 80073c8:	d898      	bhi.n	80072fc <_strtod_l+0x434>
 80073ca:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80073ce:	428b      	cmp	r3, r1
 80073d0:	bf86      	itte	hi
 80073d2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800746c <_strtod_l+0x5a4>
 80073d6:	f04f 3aff 	movhi.w	sl, #4294967295
 80073da:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80073de:	2300      	movs	r3, #0
 80073e0:	9304      	str	r3, [sp, #16]
 80073e2:	e077      	b.n	80074d4 <_strtod_l+0x60c>
 80073e4:	f018 0f01 	tst.w	r8, #1
 80073e8:	d006      	beq.n	80073f8 <_strtod_l+0x530>
 80073ea:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 80073ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073f2:	f7f9 f8ad 	bl	8000550 <__aeabi_dmul>
 80073f6:	2301      	movs	r3, #1
 80073f8:	3501      	adds	r5, #1
 80073fa:	ea4f 0868 	mov.w	r8, r8, asr #1
 80073fe:	e7cc      	b.n	800739a <_strtod_l+0x4d2>
 8007400:	d0ed      	beq.n	80073de <_strtod_l+0x516>
 8007402:	f1c8 0800 	rsb	r8, r8, #0
 8007406:	f018 020f 	ands.w	r2, r8, #15
 800740a:	d00a      	beq.n	8007422 <_strtod_l+0x55a>
 800740c:	4b12      	ldr	r3, [pc, #72]	; (8007458 <_strtod_l+0x590>)
 800740e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007412:	4650      	mov	r0, sl
 8007414:	4659      	mov	r1, fp
 8007416:	e9d3 2300 	ldrd	r2, r3, [r3]
 800741a:	f7f9 f9c3 	bl	80007a4 <__aeabi_ddiv>
 800741e:	4682      	mov	sl, r0
 8007420:	468b      	mov	fp, r1
 8007422:	ea5f 1828 	movs.w	r8, r8, asr #4
 8007426:	d0da      	beq.n	80073de <_strtod_l+0x516>
 8007428:	f1b8 0f1f 	cmp.w	r8, #31
 800742c:	dd20      	ble.n	8007470 <_strtod_l+0x5a8>
 800742e:	2400      	movs	r4, #0
 8007430:	46a0      	mov	r8, r4
 8007432:	9407      	str	r4, [sp, #28]
 8007434:	9405      	str	r4, [sp, #20]
 8007436:	2322      	movs	r3, #34	; 0x22
 8007438:	f04f 0a00 	mov.w	sl, #0
 800743c:	f04f 0b00 	mov.w	fp, #0
 8007440:	f8c9 3000 	str.w	r3, [r9]
 8007444:	e765      	b.n	8007312 <_strtod_l+0x44a>
 8007446:	bf00      	nop
 8007448:	0800c268 	.word	0x0800c268
 800744c:	0800c26b 	.word	0x0800c26b
 8007450:	0800c271 	.word	0x0800c271
 8007454:	0800c288 	.word	0x0800c288
 8007458:	0800c300 	.word	0x0800c300
 800745c:	0800c2d8 	.word	0x0800c2d8
 8007460:	7ff00000 	.word	0x7ff00000
 8007464:	7ca00000 	.word	0x7ca00000
 8007468:	fff80000 	.word	0xfff80000
 800746c:	7fefffff 	.word	0x7fefffff
 8007470:	f018 0310 	ands.w	r3, r8, #16
 8007474:	bf18      	it	ne
 8007476:	236a      	movne	r3, #106	; 0x6a
 8007478:	4da0      	ldr	r5, [pc, #640]	; (80076fc <_strtod_l+0x834>)
 800747a:	9304      	str	r3, [sp, #16]
 800747c:	4650      	mov	r0, sl
 800747e:	4659      	mov	r1, fp
 8007480:	2300      	movs	r3, #0
 8007482:	f1b8 0f00 	cmp.w	r8, #0
 8007486:	f300 810a 	bgt.w	800769e <_strtod_l+0x7d6>
 800748a:	b10b      	cbz	r3, 8007490 <_strtod_l+0x5c8>
 800748c:	4682      	mov	sl, r0
 800748e:	468b      	mov	fp, r1
 8007490:	9b04      	ldr	r3, [sp, #16]
 8007492:	b1bb      	cbz	r3, 80074c4 <_strtod_l+0x5fc>
 8007494:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8007498:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800749c:	2b00      	cmp	r3, #0
 800749e:	4659      	mov	r1, fp
 80074a0:	dd10      	ble.n	80074c4 <_strtod_l+0x5fc>
 80074a2:	2b1f      	cmp	r3, #31
 80074a4:	f340 8107 	ble.w	80076b6 <_strtod_l+0x7ee>
 80074a8:	2b34      	cmp	r3, #52	; 0x34
 80074aa:	bfde      	ittt	le
 80074ac:	3b20      	suble	r3, #32
 80074ae:	f04f 32ff 	movle.w	r2, #4294967295
 80074b2:	fa02 f303 	lslle.w	r3, r2, r3
 80074b6:	f04f 0a00 	mov.w	sl, #0
 80074ba:	bfcc      	ite	gt
 80074bc:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80074c0:	ea03 0b01 	andle.w	fp, r3, r1
 80074c4:	2200      	movs	r2, #0
 80074c6:	2300      	movs	r3, #0
 80074c8:	4650      	mov	r0, sl
 80074ca:	4659      	mov	r1, fp
 80074cc:	f7f9 faa8 	bl	8000a20 <__aeabi_dcmpeq>
 80074d0:	2800      	cmp	r0, #0
 80074d2:	d1ac      	bne.n	800742e <_strtod_l+0x566>
 80074d4:	9b07      	ldr	r3, [sp, #28]
 80074d6:	9300      	str	r3, [sp, #0]
 80074d8:	9a05      	ldr	r2, [sp, #20]
 80074da:	9908      	ldr	r1, [sp, #32]
 80074dc:	4623      	mov	r3, r4
 80074de:	4648      	mov	r0, r9
 80074e0:	f000 ffb7 	bl	8008452 <__s2b>
 80074e4:	9007      	str	r0, [sp, #28]
 80074e6:	2800      	cmp	r0, #0
 80074e8:	f43f af08 	beq.w	80072fc <_strtod_l+0x434>
 80074ec:	9a06      	ldr	r2, [sp, #24]
 80074ee:	9b06      	ldr	r3, [sp, #24]
 80074f0:	2a00      	cmp	r2, #0
 80074f2:	f1c3 0300 	rsb	r3, r3, #0
 80074f6:	bfa8      	it	ge
 80074f8:	2300      	movge	r3, #0
 80074fa:	930e      	str	r3, [sp, #56]	; 0x38
 80074fc:	2400      	movs	r4, #0
 80074fe:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007502:	9316      	str	r3, [sp, #88]	; 0x58
 8007504:	46a0      	mov	r8, r4
 8007506:	9b07      	ldr	r3, [sp, #28]
 8007508:	4648      	mov	r0, r9
 800750a:	6859      	ldr	r1, [r3, #4]
 800750c:	f000 ff1b 	bl	8008346 <_Balloc>
 8007510:	9005      	str	r0, [sp, #20]
 8007512:	2800      	cmp	r0, #0
 8007514:	f43f aef6 	beq.w	8007304 <_strtod_l+0x43c>
 8007518:	9b07      	ldr	r3, [sp, #28]
 800751a:	691a      	ldr	r2, [r3, #16]
 800751c:	3202      	adds	r2, #2
 800751e:	f103 010c 	add.w	r1, r3, #12
 8007522:	0092      	lsls	r2, r2, #2
 8007524:	300c      	adds	r0, #12
 8007526:	f000 ff03 	bl	8008330 <memcpy>
 800752a:	aa1e      	add	r2, sp, #120	; 0x78
 800752c:	a91d      	add	r1, sp, #116	; 0x74
 800752e:	ec4b ab10 	vmov	d0, sl, fp
 8007532:	4648      	mov	r0, r9
 8007534:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8007538:	f001 fa46 	bl	80089c8 <__d2b>
 800753c:	901c      	str	r0, [sp, #112]	; 0x70
 800753e:	2800      	cmp	r0, #0
 8007540:	f43f aee0 	beq.w	8007304 <_strtod_l+0x43c>
 8007544:	2101      	movs	r1, #1
 8007546:	4648      	mov	r0, r9
 8007548:	f001 f80f 	bl	800856a <__i2b>
 800754c:	4680      	mov	r8, r0
 800754e:	2800      	cmp	r0, #0
 8007550:	f43f aed8 	beq.w	8007304 <_strtod_l+0x43c>
 8007554:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8007556:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007558:	2e00      	cmp	r6, #0
 800755a:	bfab      	itete	ge
 800755c:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800755e:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 8007560:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 8007562:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 8007564:	bfac      	ite	ge
 8007566:	18f7      	addge	r7, r6, r3
 8007568:	1b9d      	sublt	r5, r3, r6
 800756a:	9b04      	ldr	r3, [sp, #16]
 800756c:	1af6      	subs	r6, r6, r3
 800756e:	4416      	add	r6, r2
 8007570:	4b63      	ldr	r3, [pc, #396]	; (8007700 <_strtod_l+0x838>)
 8007572:	3e01      	subs	r6, #1
 8007574:	429e      	cmp	r6, r3
 8007576:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800757a:	f280 80af 	bge.w	80076dc <_strtod_l+0x814>
 800757e:	1b9b      	subs	r3, r3, r6
 8007580:	2b1f      	cmp	r3, #31
 8007582:	eba2 0203 	sub.w	r2, r2, r3
 8007586:	f04f 0101 	mov.w	r1, #1
 800758a:	f300 809b 	bgt.w	80076c4 <_strtod_l+0x7fc>
 800758e:	fa01 f303 	lsl.w	r3, r1, r3
 8007592:	930f      	str	r3, [sp, #60]	; 0x3c
 8007594:	2300      	movs	r3, #0
 8007596:	930a      	str	r3, [sp, #40]	; 0x28
 8007598:	18be      	adds	r6, r7, r2
 800759a:	9b04      	ldr	r3, [sp, #16]
 800759c:	42b7      	cmp	r7, r6
 800759e:	4415      	add	r5, r2
 80075a0:	441d      	add	r5, r3
 80075a2:	463b      	mov	r3, r7
 80075a4:	bfa8      	it	ge
 80075a6:	4633      	movge	r3, r6
 80075a8:	42ab      	cmp	r3, r5
 80075aa:	bfa8      	it	ge
 80075ac:	462b      	movge	r3, r5
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	bfc2      	ittt	gt
 80075b2:	1af6      	subgt	r6, r6, r3
 80075b4:	1aed      	subgt	r5, r5, r3
 80075b6:	1aff      	subgt	r7, r7, r3
 80075b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80075ba:	b1bb      	cbz	r3, 80075ec <_strtod_l+0x724>
 80075bc:	4641      	mov	r1, r8
 80075be:	461a      	mov	r2, r3
 80075c0:	4648      	mov	r0, r9
 80075c2:	f001 f871 	bl	80086a8 <__pow5mult>
 80075c6:	4680      	mov	r8, r0
 80075c8:	2800      	cmp	r0, #0
 80075ca:	f43f ae9b 	beq.w	8007304 <_strtod_l+0x43c>
 80075ce:	4601      	mov	r1, r0
 80075d0:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80075d2:	4648      	mov	r0, r9
 80075d4:	f000 ffd2 	bl	800857c <__multiply>
 80075d8:	900c      	str	r0, [sp, #48]	; 0x30
 80075da:	2800      	cmp	r0, #0
 80075dc:	f43f ae92 	beq.w	8007304 <_strtod_l+0x43c>
 80075e0:	991c      	ldr	r1, [sp, #112]	; 0x70
 80075e2:	4648      	mov	r0, r9
 80075e4:	f000 fee3 	bl	80083ae <_Bfree>
 80075e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80075ea:	931c      	str	r3, [sp, #112]	; 0x70
 80075ec:	2e00      	cmp	r6, #0
 80075ee:	dc7a      	bgt.n	80076e6 <_strtod_l+0x81e>
 80075f0:	9b06      	ldr	r3, [sp, #24]
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	dd08      	ble.n	8007608 <_strtod_l+0x740>
 80075f6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80075f8:	9905      	ldr	r1, [sp, #20]
 80075fa:	4648      	mov	r0, r9
 80075fc:	f001 f854 	bl	80086a8 <__pow5mult>
 8007600:	9005      	str	r0, [sp, #20]
 8007602:	2800      	cmp	r0, #0
 8007604:	f43f ae7e 	beq.w	8007304 <_strtod_l+0x43c>
 8007608:	2d00      	cmp	r5, #0
 800760a:	dd08      	ble.n	800761e <_strtod_l+0x756>
 800760c:	462a      	mov	r2, r5
 800760e:	9905      	ldr	r1, [sp, #20]
 8007610:	4648      	mov	r0, r9
 8007612:	f001 f897 	bl	8008744 <__lshift>
 8007616:	9005      	str	r0, [sp, #20]
 8007618:	2800      	cmp	r0, #0
 800761a:	f43f ae73 	beq.w	8007304 <_strtod_l+0x43c>
 800761e:	2f00      	cmp	r7, #0
 8007620:	dd08      	ble.n	8007634 <_strtod_l+0x76c>
 8007622:	4641      	mov	r1, r8
 8007624:	463a      	mov	r2, r7
 8007626:	4648      	mov	r0, r9
 8007628:	f001 f88c 	bl	8008744 <__lshift>
 800762c:	4680      	mov	r8, r0
 800762e:	2800      	cmp	r0, #0
 8007630:	f43f ae68 	beq.w	8007304 <_strtod_l+0x43c>
 8007634:	9a05      	ldr	r2, [sp, #20]
 8007636:	991c      	ldr	r1, [sp, #112]	; 0x70
 8007638:	4648      	mov	r0, r9
 800763a:	f001 f8f1 	bl	8008820 <__mdiff>
 800763e:	4604      	mov	r4, r0
 8007640:	2800      	cmp	r0, #0
 8007642:	f43f ae5f 	beq.w	8007304 <_strtod_l+0x43c>
 8007646:	68c3      	ldr	r3, [r0, #12]
 8007648:	930c      	str	r3, [sp, #48]	; 0x30
 800764a:	2300      	movs	r3, #0
 800764c:	60c3      	str	r3, [r0, #12]
 800764e:	4641      	mov	r1, r8
 8007650:	f001 f8cc 	bl	80087ec <__mcmp>
 8007654:	2800      	cmp	r0, #0
 8007656:	da55      	bge.n	8007704 <_strtod_l+0x83c>
 8007658:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800765a:	b9e3      	cbnz	r3, 8007696 <_strtod_l+0x7ce>
 800765c:	f1ba 0f00 	cmp.w	sl, #0
 8007660:	d119      	bne.n	8007696 <_strtod_l+0x7ce>
 8007662:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007666:	b9b3      	cbnz	r3, 8007696 <_strtod_l+0x7ce>
 8007668:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800766c:	0d1b      	lsrs	r3, r3, #20
 800766e:	051b      	lsls	r3, r3, #20
 8007670:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007674:	d90f      	bls.n	8007696 <_strtod_l+0x7ce>
 8007676:	6963      	ldr	r3, [r4, #20]
 8007678:	b913      	cbnz	r3, 8007680 <_strtod_l+0x7b8>
 800767a:	6923      	ldr	r3, [r4, #16]
 800767c:	2b01      	cmp	r3, #1
 800767e:	dd0a      	ble.n	8007696 <_strtod_l+0x7ce>
 8007680:	4621      	mov	r1, r4
 8007682:	2201      	movs	r2, #1
 8007684:	4648      	mov	r0, r9
 8007686:	f001 f85d 	bl	8008744 <__lshift>
 800768a:	4641      	mov	r1, r8
 800768c:	4604      	mov	r4, r0
 800768e:	f001 f8ad 	bl	80087ec <__mcmp>
 8007692:	2800      	cmp	r0, #0
 8007694:	dc67      	bgt.n	8007766 <_strtod_l+0x89e>
 8007696:	9b04      	ldr	r3, [sp, #16]
 8007698:	2b00      	cmp	r3, #0
 800769a:	d171      	bne.n	8007780 <_strtod_l+0x8b8>
 800769c:	e63d      	b.n	800731a <_strtod_l+0x452>
 800769e:	f018 0f01 	tst.w	r8, #1
 80076a2:	d004      	beq.n	80076ae <_strtod_l+0x7e6>
 80076a4:	e9d5 2300 	ldrd	r2, r3, [r5]
 80076a8:	f7f8 ff52 	bl	8000550 <__aeabi_dmul>
 80076ac:	2301      	movs	r3, #1
 80076ae:	ea4f 0868 	mov.w	r8, r8, asr #1
 80076b2:	3508      	adds	r5, #8
 80076b4:	e6e5      	b.n	8007482 <_strtod_l+0x5ba>
 80076b6:	f04f 32ff 	mov.w	r2, #4294967295
 80076ba:	fa02 f303 	lsl.w	r3, r2, r3
 80076be:	ea03 0a0a 	and.w	sl, r3, sl
 80076c2:	e6ff      	b.n	80074c4 <_strtod_l+0x5fc>
 80076c4:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 80076c8:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 80076cc:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 80076d0:	36e2      	adds	r6, #226	; 0xe2
 80076d2:	fa01 f306 	lsl.w	r3, r1, r6
 80076d6:	930a      	str	r3, [sp, #40]	; 0x28
 80076d8:	910f      	str	r1, [sp, #60]	; 0x3c
 80076da:	e75d      	b.n	8007598 <_strtod_l+0x6d0>
 80076dc:	2300      	movs	r3, #0
 80076de:	930a      	str	r3, [sp, #40]	; 0x28
 80076e0:	2301      	movs	r3, #1
 80076e2:	930f      	str	r3, [sp, #60]	; 0x3c
 80076e4:	e758      	b.n	8007598 <_strtod_l+0x6d0>
 80076e6:	4632      	mov	r2, r6
 80076e8:	991c      	ldr	r1, [sp, #112]	; 0x70
 80076ea:	4648      	mov	r0, r9
 80076ec:	f001 f82a 	bl	8008744 <__lshift>
 80076f0:	901c      	str	r0, [sp, #112]	; 0x70
 80076f2:	2800      	cmp	r0, #0
 80076f4:	f47f af7c 	bne.w	80075f0 <_strtod_l+0x728>
 80076f8:	e604      	b.n	8007304 <_strtod_l+0x43c>
 80076fa:	bf00      	nop
 80076fc:	0800c2a0 	.word	0x0800c2a0
 8007700:	fffffc02 	.word	0xfffffc02
 8007704:	465d      	mov	r5, fp
 8007706:	f040 8086 	bne.w	8007816 <_strtod_l+0x94e>
 800770a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800770c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007710:	b32a      	cbz	r2, 800775e <_strtod_l+0x896>
 8007712:	4aaf      	ldr	r2, [pc, #700]	; (80079d0 <_strtod_l+0xb08>)
 8007714:	4293      	cmp	r3, r2
 8007716:	d153      	bne.n	80077c0 <_strtod_l+0x8f8>
 8007718:	9b04      	ldr	r3, [sp, #16]
 800771a:	4650      	mov	r0, sl
 800771c:	b1d3      	cbz	r3, 8007754 <_strtod_l+0x88c>
 800771e:	4aad      	ldr	r2, [pc, #692]	; (80079d4 <_strtod_l+0xb0c>)
 8007720:	402a      	ands	r2, r5
 8007722:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8007726:	f04f 31ff 	mov.w	r1, #4294967295
 800772a:	d816      	bhi.n	800775a <_strtod_l+0x892>
 800772c:	0d12      	lsrs	r2, r2, #20
 800772e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007732:	fa01 f303 	lsl.w	r3, r1, r3
 8007736:	4298      	cmp	r0, r3
 8007738:	d142      	bne.n	80077c0 <_strtod_l+0x8f8>
 800773a:	4ba7      	ldr	r3, [pc, #668]	; (80079d8 <_strtod_l+0xb10>)
 800773c:	429d      	cmp	r5, r3
 800773e:	d102      	bne.n	8007746 <_strtod_l+0x87e>
 8007740:	3001      	adds	r0, #1
 8007742:	f43f addf 	beq.w	8007304 <_strtod_l+0x43c>
 8007746:	4ba3      	ldr	r3, [pc, #652]	; (80079d4 <_strtod_l+0xb0c>)
 8007748:	402b      	ands	r3, r5
 800774a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800774e:	f04f 0a00 	mov.w	sl, #0
 8007752:	e7a0      	b.n	8007696 <_strtod_l+0x7ce>
 8007754:	f04f 33ff 	mov.w	r3, #4294967295
 8007758:	e7ed      	b.n	8007736 <_strtod_l+0x86e>
 800775a:	460b      	mov	r3, r1
 800775c:	e7eb      	b.n	8007736 <_strtod_l+0x86e>
 800775e:	bb7b      	cbnz	r3, 80077c0 <_strtod_l+0x8f8>
 8007760:	f1ba 0f00 	cmp.w	sl, #0
 8007764:	d12c      	bne.n	80077c0 <_strtod_l+0x8f8>
 8007766:	9904      	ldr	r1, [sp, #16]
 8007768:	4a9a      	ldr	r2, [pc, #616]	; (80079d4 <_strtod_l+0xb0c>)
 800776a:	465b      	mov	r3, fp
 800776c:	b1f1      	cbz	r1, 80077ac <_strtod_l+0x8e4>
 800776e:	ea02 010b 	and.w	r1, r2, fp
 8007772:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007776:	dc19      	bgt.n	80077ac <_strtod_l+0x8e4>
 8007778:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800777c:	f77f ae5b 	ble.w	8007436 <_strtod_l+0x56e>
 8007780:	4a96      	ldr	r2, [pc, #600]	; (80079dc <_strtod_l+0xb14>)
 8007782:	2300      	movs	r3, #0
 8007784:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 8007788:	4650      	mov	r0, sl
 800778a:	4659      	mov	r1, fp
 800778c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007790:	f7f8 fede 	bl	8000550 <__aeabi_dmul>
 8007794:	4682      	mov	sl, r0
 8007796:	468b      	mov	fp, r1
 8007798:	2900      	cmp	r1, #0
 800779a:	f47f adbe 	bne.w	800731a <_strtod_l+0x452>
 800779e:	2800      	cmp	r0, #0
 80077a0:	f47f adbb 	bne.w	800731a <_strtod_l+0x452>
 80077a4:	2322      	movs	r3, #34	; 0x22
 80077a6:	f8c9 3000 	str.w	r3, [r9]
 80077aa:	e5b6      	b.n	800731a <_strtod_l+0x452>
 80077ac:	4013      	ands	r3, r2
 80077ae:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80077b2:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80077b6:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80077ba:	f04f 3aff 	mov.w	sl, #4294967295
 80077be:	e76a      	b.n	8007696 <_strtod_l+0x7ce>
 80077c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077c2:	b193      	cbz	r3, 80077ea <_strtod_l+0x922>
 80077c4:	422b      	tst	r3, r5
 80077c6:	f43f af66 	beq.w	8007696 <_strtod_l+0x7ce>
 80077ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80077cc:	9a04      	ldr	r2, [sp, #16]
 80077ce:	4650      	mov	r0, sl
 80077d0:	4659      	mov	r1, fp
 80077d2:	b173      	cbz	r3, 80077f2 <_strtod_l+0x92a>
 80077d4:	f7ff fb5c 	bl	8006e90 <sulp>
 80077d8:	4602      	mov	r2, r0
 80077da:	460b      	mov	r3, r1
 80077dc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80077e0:	f7f8 fd00 	bl	80001e4 <__adddf3>
 80077e4:	4682      	mov	sl, r0
 80077e6:	468b      	mov	fp, r1
 80077e8:	e755      	b.n	8007696 <_strtod_l+0x7ce>
 80077ea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80077ec:	ea13 0f0a 	tst.w	r3, sl
 80077f0:	e7e9      	b.n	80077c6 <_strtod_l+0x8fe>
 80077f2:	f7ff fb4d 	bl	8006e90 <sulp>
 80077f6:	4602      	mov	r2, r0
 80077f8:	460b      	mov	r3, r1
 80077fa:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80077fe:	f7f8 fcef 	bl	80001e0 <__aeabi_dsub>
 8007802:	2200      	movs	r2, #0
 8007804:	2300      	movs	r3, #0
 8007806:	4682      	mov	sl, r0
 8007808:	468b      	mov	fp, r1
 800780a:	f7f9 f909 	bl	8000a20 <__aeabi_dcmpeq>
 800780e:	2800      	cmp	r0, #0
 8007810:	f47f ae11 	bne.w	8007436 <_strtod_l+0x56e>
 8007814:	e73f      	b.n	8007696 <_strtod_l+0x7ce>
 8007816:	4641      	mov	r1, r8
 8007818:	4620      	mov	r0, r4
 800781a:	f001 f924 	bl	8008a66 <__ratio>
 800781e:	ec57 6b10 	vmov	r6, r7, d0
 8007822:	2200      	movs	r2, #0
 8007824:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007828:	ee10 0a10 	vmov	r0, s0
 800782c:	4639      	mov	r1, r7
 800782e:	f7f9 f90b 	bl	8000a48 <__aeabi_dcmple>
 8007832:	2800      	cmp	r0, #0
 8007834:	d077      	beq.n	8007926 <_strtod_l+0xa5e>
 8007836:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007838:	2b00      	cmp	r3, #0
 800783a:	d04a      	beq.n	80078d2 <_strtod_l+0xa0a>
 800783c:	4b68      	ldr	r3, [pc, #416]	; (80079e0 <_strtod_l+0xb18>)
 800783e:	2200      	movs	r2, #0
 8007840:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8007844:	4f66      	ldr	r7, [pc, #408]	; (80079e0 <_strtod_l+0xb18>)
 8007846:	2600      	movs	r6, #0
 8007848:	4b62      	ldr	r3, [pc, #392]	; (80079d4 <_strtod_l+0xb0c>)
 800784a:	402b      	ands	r3, r5
 800784c:	930f      	str	r3, [sp, #60]	; 0x3c
 800784e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007850:	4b64      	ldr	r3, [pc, #400]	; (80079e4 <_strtod_l+0xb1c>)
 8007852:	429a      	cmp	r2, r3
 8007854:	f040 80ce 	bne.w	80079f4 <_strtod_l+0xb2c>
 8007858:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800785c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007860:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 8007864:	ec4b ab10 	vmov	d0, sl, fp
 8007868:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800786c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007870:	f001 f834 	bl	80088dc <__ulp>
 8007874:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007878:	ec53 2b10 	vmov	r2, r3, d0
 800787c:	f7f8 fe68 	bl	8000550 <__aeabi_dmul>
 8007880:	4652      	mov	r2, sl
 8007882:	465b      	mov	r3, fp
 8007884:	f7f8 fcae 	bl	80001e4 <__adddf3>
 8007888:	460b      	mov	r3, r1
 800788a:	4952      	ldr	r1, [pc, #328]	; (80079d4 <_strtod_l+0xb0c>)
 800788c:	4a56      	ldr	r2, [pc, #344]	; (80079e8 <_strtod_l+0xb20>)
 800788e:	4019      	ands	r1, r3
 8007890:	4291      	cmp	r1, r2
 8007892:	4682      	mov	sl, r0
 8007894:	d95b      	bls.n	800794e <_strtod_l+0xa86>
 8007896:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007898:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800789c:	4293      	cmp	r3, r2
 800789e:	d103      	bne.n	80078a8 <_strtod_l+0x9e0>
 80078a0:	9b08      	ldr	r3, [sp, #32]
 80078a2:	3301      	adds	r3, #1
 80078a4:	f43f ad2e 	beq.w	8007304 <_strtod_l+0x43c>
 80078a8:	f8df b12c 	ldr.w	fp, [pc, #300]	; 80079d8 <_strtod_l+0xb10>
 80078ac:	f04f 3aff 	mov.w	sl, #4294967295
 80078b0:	991c      	ldr	r1, [sp, #112]	; 0x70
 80078b2:	4648      	mov	r0, r9
 80078b4:	f000 fd7b 	bl	80083ae <_Bfree>
 80078b8:	9905      	ldr	r1, [sp, #20]
 80078ba:	4648      	mov	r0, r9
 80078bc:	f000 fd77 	bl	80083ae <_Bfree>
 80078c0:	4641      	mov	r1, r8
 80078c2:	4648      	mov	r0, r9
 80078c4:	f000 fd73 	bl	80083ae <_Bfree>
 80078c8:	4621      	mov	r1, r4
 80078ca:	4648      	mov	r0, r9
 80078cc:	f000 fd6f 	bl	80083ae <_Bfree>
 80078d0:	e619      	b.n	8007506 <_strtod_l+0x63e>
 80078d2:	f1ba 0f00 	cmp.w	sl, #0
 80078d6:	d11a      	bne.n	800790e <_strtod_l+0xa46>
 80078d8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80078dc:	b9eb      	cbnz	r3, 800791a <_strtod_l+0xa52>
 80078de:	2200      	movs	r2, #0
 80078e0:	4b3f      	ldr	r3, [pc, #252]	; (80079e0 <_strtod_l+0xb18>)
 80078e2:	4630      	mov	r0, r6
 80078e4:	4639      	mov	r1, r7
 80078e6:	f7f9 f8a5 	bl	8000a34 <__aeabi_dcmplt>
 80078ea:	b9c8      	cbnz	r0, 8007920 <_strtod_l+0xa58>
 80078ec:	4630      	mov	r0, r6
 80078ee:	4639      	mov	r1, r7
 80078f0:	2200      	movs	r2, #0
 80078f2:	4b3e      	ldr	r3, [pc, #248]	; (80079ec <_strtod_l+0xb24>)
 80078f4:	f7f8 fe2c 	bl	8000550 <__aeabi_dmul>
 80078f8:	4606      	mov	r6, r0
 80078fa:	460f      	mov	r7, r1
 80078fc:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8007900:	9618      	str	r6, [sp, #96]	; 0x60
 8007902:	9319      	str	r3, [sp, #100]	; 0x64
 8007904:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8007908:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800790c:	e79c      	b.n	8007848 <_strtod_l+0x980>
 800790e:	f1ba 0f01 	cmp.w	sl, #1
 8007912:	d102      	bne.n	800791a <_strtod_l+0xa52>
 8007914:	2d00      	cmp	r5, #0
 8007916:	f43f ad8e 	beq.w	8007436 <_strtod_l+0x56e>
 800791a:	2200      	movs	r2, #0
 800791c:	4b34      	ldr	r3, [pc, #208]	; (80079f0 <_strtod_l+0xb28>)
 800791e:	e78f      	b.n	8007840 <_strtod_l+0x978>
 8007920:	2600      	movs	r6, #0
 8007922:	4f32      	ldr	r7, [pc, #200]	; (80079ec <_strtod_l+0xb24>)
 8007924:	e7ea      	b.n	80078fc <_strtod_l+0xa34>
 8007926:	4b31      	ldr	r3, [pc, #196]	; (80079ec <_strtod_l+0xb24>)
 8007928:	4630      	mov	r0, r6
 800792a:	4639      	mov	r1, r7
 800792c:	2200      	movs	r2, #0
 800792e:	f7f8 fe0f 	bl	8000550 <__aeabi_dmul>
 8007932:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007934:	4606      	mov	r6, r0
 8007936:	460f      	mov	r7, r1
 8007938:	b933      	cbnz	r3, 8007948 <_strtod_l+0xa80>
 800793a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800793e:	9010      	str	r0, [sp, #64]	; 0x40
 8007940:	9311      	str	r3, [sp, #68]	; 0x44
 8007942:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007946:	e7df      	b.n	8007908 <_strtod_l+0xa40>
 8007948:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800794c:	e7f9      	b.n	8007942 <_strtod_l+0xa7a>
 800794e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8007952:	9b04      	ldr	r3, [sp, #16]
 8007954:	2b00      	cmp	r3, #0
 8007956:	d1ab      	bne.n	80078b0 <_strtod_l+0x9e8>
 8007958:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800795c:	0d1b      	lsrs	r3, r3, #20
 800795e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007960:	051b      	lsls	r3, r3, #20
 8007962:	429a      	cmp	r2, r3
 8007964:	465d      	mov	r5, fp
 8007966:	d1a3      	bne.n	80078b0 <_strtod_l+0x9e8>
 8007968:	4639      	mov	r1, r7
 800796a:	4630      	mov	r0, r6
 800796c:	f7f9 f8a0 	bl	8000ab0 <__aeabi_d2iz>
 8007970:	f7f8 fd84 	bl	800047c <__aeabi_i2d>
 8007974:	460b      	mov	r3, r1
 8007976:	4602      	mov	r2, r0
 8007978:	4639      	mov	r1, r7
 800797a:	4630      	mov	r0, r6
 800797c:	f7f8 fc30 	bl	80001e0 <__aeabi_dsub>
 8007980:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007982:	4606      	mov	r6, r0
 8007984:	460f      	mov	r7, r1
 8007986:	b933      	cbnz	r3, 8007996 <_strtod_l+0xace>
 8007988:	f1ba 0f00 	cmp.w	sl, #0
 800798c:	d103      	bne.n	8007996 <_strtod_l+0xace>
 800798e:	f3cb 0513 	ubfx	r5, fp, #0, #20
 8007992:	2d00      	cmp	r5, #0
 8007994:	d06d      	beq.n	8007a72 <_strtod_l+0xbaa>
 8007996:	a30a      	add	r3, pc, #40	; (adr r3, 80079c0 <_strtod_l+0xaf8>)
 8007998:	e9d3 2300 	ldrd	r2, r3, [r3]
 800799c:	4630      	mov	r0, r6
 800799e:	4639      	mov	r1, r7
 80079a0:	f7f9 f848 	bl	8000a34 <__aeabi_dcmplt>
 80079a4:	2800      	cmp	r0, #0
 80079a6:	f47f acb8 	bne.w	800731a <_strtod_l+0x452>
 80079aa:	a307      	add	r3, pc, #28	; (adr r3, 80079c8 <_strtod_l+0xb00>)
 80079ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079b0:	4630      	mov	r0, r6
 80079b2:	4639      	mov	r1, r7
 80079b4:	f7f9 f85c 	bl	8000a70 <__aeabi_dcmpgt>
 80079b8:	2800      	cmp	r0, #0
 80079ba:	f43f af79 	beq.w	80078b0 <_strtod_l+0x9e8>
 80079be:	e4ac      	b.n	800731a <_strtod_l+0x452>
 80079c0:	94a03595 	.word	0x94a03595
 80079c4:	3fdfffff 	.word	0x3fdfffff
 80079c8:	35afe535 	.word	0x35afe535
 80079cc:	3fe00000 	.word	0x3fe00000
 80079d0:	000fffff 	.word	0x000fffff
 80079d4:	7ff00000 	.word	0x7ff00000
 80079d8:	7fefffff 	.word	0x7fefffff
 80079dc:	39500000 	.word	0x39500000
 80079e0:	3ff00000 	.word	0x3ff00000
 80079e4:	7fe00000 	.word	0x7fe00000
 80079e8:	7c9fffff 	.word	0x7c9fffff
 80079ec:	3fe00000 	.word	0x3fe00000
 80079f0:	bff00000 	.word	0xbff00000
 80079f4:	9b04      	ldr	r3, [sp, #16]
 80079f6:	b333      	cbz	r3, 8007a46 <_strtod_l+0xb7e>
 80079f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80079fa:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80079fe:	d822      	bhi.n	8007a46 <_strtod_l+0xb7e>
 8007a00:	a327      	add	r3, pc, #156	; (adr r3, 8007aa0 <_strtod_l+0xbd8>)
 8007a02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a06:	4630      	mov	r0, r6
 8007a08:	4639      	mov	r1, r7
 8007a0a:	f7f9 f81d 	bl	8000a48 <__aeabi_dcmple>
 8007a0e:	b1a0      	cbz	r0, 8007a3a <_strtod_l+0xb72>
 8007a10:	4639      	mov	r1, r7
 8007a12:	4630      	mov	r0, r6
 8007a14:	f7f9 f874 	bl	8000b00 <__aeabi_d2uiz>
 8007a18:	2800      	cmp	r0, #0
 8007a1a:	bf08      	it	eq
 8007a1c:	2001      	moveq	r0, #1
 8007a1e:	f7f8 fd1d 	bl	800045c <__aeabi_ui2d>
 8007a22:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007a24:	4606      	mov	r6, r0
 8007a26:	460f      	mov	r7, r1
 8007a28:	bb03      	cbnz	r3, 8007a6c <_strtod_l+0xba4>
 8007a2a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007a2e:	9012      	str	r0, [sp, #72]	; 0x48
 8007a30:	9313      	str	r3, [sp, #76]	; 0x4c
 8007a32:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8007a36:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8007a3a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a3c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007a3e:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007a42:	1a9b      	subs	r3, r3, r2
 8007a44:	930b      	str	r3, [sp, #44]	; 0x2c
 8007a46:	ed9d 0b08 	vldr	d0, [sp, #32]
 8007a4a:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 8007a4e:	f000 ff45 	bl	80088dc <__ulp>
 8007a52:	4650      	mov	r0, sl
 8007a54:	ec53 2b10 	vmov	r2, r3, d0
 8007a58:	4659      	mov	r1, fp
 8007a5a:	f7f8 fd79 	bl	8000550 <__aeabi_dmul>
 8007a5e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007a62:	f7f8 fbbf 	bl	80001e4 <__adddf3>
 8007a66:	4682      	mov	sl, r0
 8007a68:	468b      	mov	fp, r1
 8007a6a:	e772      	b.n	8007952 <_strtod_l+0xa8a>
 8007a6c:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 8007a70:	e7df      	b.n	8007a32 <_strtod_l+0xb6a>
 8007a72:	a30d      	add	r3, pc, #52	; (adr r3, 8007aa8 <_strtod_l+0xbe0>)
 8007a74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a78:	f7f8 ffdc 	bl	8000a34 <__aeabi_dcmplt>
 8007a7c:	e79c      	b.n	80079b8 <_strtod_l+0xaf0>
 8007a7e:	2300      	movs	r3, #0
 8007a80:	930d      	str	r3, [sp, #52]	; 0x34
 8007a82:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007a84:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007a86:	6013      	str	r3, [r2, #0]
 8007a88:	f7ff ba61 	b.w	8006f4e <_strtod_l+0x86>
 8007a8c:	2b65      	cmp	r3, #101	; 0x65
 8007a8e:	f04f 0200 	mov.w	r2, #0
 8007a92:	f43f ab4e 	beq.w	8007132 <_strtod_l+0x26a>
 8007a96:	2101      	movs	r1, #1
 8007a98:	4614      	mov	r4, r2
 8007a9a:	9104      	str	r1, [sp, #16]
 8007a9c:	f7ff bacb 	b.w	8007036 <_strtod_l+0x16e>
 8007aa0:	ffc00000 	.word	0xffc00000
 8007aa4:	41dfffff 	.word	0x41dfffff
 8007aa8:	94a03595 	.word	0x94a03595
 8007aac:	3fcfffff 	.word	0x3fcfffff

08007ab0 <strtod>:
 8007ab0:	4b07      	ldr	r3, [pc, #28]	; (8007ad0 <strtod+0x20>)
 8007ab2:	4a08      	ldr	r2, [pc, #32]	; (8007ad4 <strtod+0x24>)
 8007ab4:	b410      	push	{r4}
 8007ab6:	681c      	ldr	r4, [r3, #0]
 8007ab8:	6a23      	ldr	r3, [r4, #32]
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	bf08      	it	eq
 8007abe:	4613      	moveq	r3, r2
 8007ac0:	460a      	mov	r2, r1
 8007ac2:	4601      	mov	r1, r0
 8007ac4:	4620      	mov	r0, r4
 8007ac6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007aca:	f7ff b9fd 	b.w	8006ec8 <_strtod_l>
 8007ace:	bf00      	nop
 8007ad0:	20000034 	.word	0x20000034
 8007ad4:	20000098 	.word	0x20000098

08007ad8 <strtok>:
 8007ad8:	4b13      	ldr	r3, [pc, #76]	; (8007b28 <strtok+0x50>)
 8007ada:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ade:	681d      	ldr	r5, [r3, #0]
 8007ae0:	6dac      	ldr	r4, [r5, #88]	; 0x58
 8007ae2:	4606      	mov	r6, r0
 8007ae4:	460f      	mov	r7, r1
 8007ae6:	b9b4      	cbnz	r4, 8007b16 <strtok+0x3e>
 8007ae8:	2050      	movs	r0, #80	; 0x50
 8007aea:	f000 fc07 	bl	80082fc <malloc>
 8007aee:	65a8      	str	r0, [r5, #88]	; 0x58
 8007af0:	e9c0 4400 	strd	r4, r4, [r0]
 8007af4:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8007af8:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8007afc:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8007b00:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8007b04:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8007b08:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8007b0c:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8007b10:	6184      	str	r4, [r0, #24]
 8007b12:	7704      	strb	r4, [r0, #28]
 8007b14:	6244      	str	r4, [r0, #36]	; 0x24
 8007b16:	6daa      	ldr	r2, [r5, #88]	; 0x58
 8007b18:	4639      	mov	r1, r7
 8007b1a:	4630      	mov	r0, r6
 8007b1c:	2301      	movs	r3, #1
 8007b1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b22:	f000 b803 	b.w	8007b2c <__strtok_r>
 8007b26:	bf00      	nop
 8007b28:	20000034 	.word	0x20000034

08007b2c <__strtok_r>:
 8007b2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007b2e:	b918      	cbnz	r0, 8007b38 <__strtok_r+0xc>
 8007b30:	6810      	ldr	r0, [r2, #0]
 8007b32:	b908      	cbnz	r0, 8007b38 <__strtok_r+0xc>
 8007b34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007b36:	4620      	mov	r0, r4
 8007b38:	4604      	mov	r4, r0
 8007b3a:	460f      	mov	r7, r1
 8007b3c:	f814 5b01 	ldrb.w	r5, [r4], #1
 8007b40:	f817 6b01 	ldrb.w	r6, [r7], #1
 8007b44:	b91e      	cbnz	r6, 8007b4e <__strtok_r+0x22>
 8007b46:	b96d      	cbnz	r5, 8007b64 <__strtok_r+0x38>
 8007b48:	6015      	str	r5, [r2, #0]
 8007b4a:	4628      	mov	r0, r5
 8007b4c:	e7f2      	b.n	8007b34 <__strtok_r+0x8>
 8007b4e:	42b5      	cmp	r5, r6
 8007b50:	d1f6      	bne.n	8007b40 <__strtok_r+0x14>
 8007b52:	2b00      	cmp	r3, #0
 8007b54:	d1ef      	bne.n	8007b36 <__strtok_r+0xa>
 8007b56:	6014      	str	r4, [r2, #0]
 8007b58:	7003      	strb	r3, [r0, #0]
 8007b5a:	e7eb      	b.n	8007b34 <__strtok_r+0x8>
 8007b5c:	462b      	mov	r3, r5
 8007b5e:	e00d      	b.n	8007b7c <__strtok_r+0x50>
 8007b60:	b926      	cbnz	r6, 8007b6c <__strtok_r+0x40>
 8007b62:	461c      	mov	r4, r3
 8007b64:	4623      	mov	r3, r4
 8007b66:	460f      	mov	r7, r1
 8007b68:	f813 5b01 	ldrb.w	r5, [r3], #1
 8007b6c:	f817 6b01 	ldrb.w	r6, [r7], #1
 8007b70:	42b5      	cmp	r5, r6
 8007b72:	d1f5      	bne.n	8007b60 <__strtok_r+0x34>
 8007b74:	2d00      	cmp	r5, #0
 8007b76:	d0f1      	beq.n	8007b5c <__strtok_r+0x30>
 8007b78:	2100      	movs	r1, #0
 8007b7a:	7021      	strb	r1, [r4, #0]
 8007b7c:	6013      	str	r3, [r2, #0]
 8007b7e:	e7d9      	b.n	8007b34 <__strtok_r+0x8>

08007b80 <_strtol_l.isra.0>:
 8007b80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b84:	4680      	mov	r8, r0
 8007b86:	4689      	mov	r9, r1
 8007b88:	4692      	mov	sl, r2
 8007b8a:	461e      	mov	r6, r3
 8007b8c:	460f      	mov	r7, r1
 8007b8e:	463d      	mov	r5, r7
 8007b90:	9808      	ldr	r0, [sp, #32]
 8007b92:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007b96:	f000 fbab 	bl	80082f0 <__locale_ctype_ptr_l>
 8007b9a:	4420      	add	r0, r4
 8007b9c:	7843      	ldrb	r3, [r0, #1]
 8007b9e:	f013 0308 	ands.w	r3, r3, #8
 8007ba2:	d132      	bne.n	8007c0a <_strtol_l.isra.0+0x8a>
 8007ba4:	2c2d      	cmp	r4, #45	; 0x2d
 8007ba6:	d132      	bne.n	8007c0e <_strtol_l.isra.0+0x8e>
 8007ba8:	787c      	ldrb	r4, [r7, #1]
 8007baa:	1cbd      	adds	r5, r7, #2
 8007bac:	2201      	movs	r2, #1
 8007bae:	2e00      	cmp	r6, #0
 8007bb0:	d05d      	beq.n	8007c6e <_strtol_l.isra.0+0xee>
 8007bb2:	2e10      	cmp	r6, #16
 8007bb4:	d109      	bne.n	8007bca <_strtol_l.isra.0+0x4a>
 8007bb6:	2c30      	cmp	r4, #48	; 0x30
 8007bb8:	d107      	bne.n	8007bca <_strtol_l.isra.0+0x4a>
 8007bba:	782b      	ldrb	r3, [r5, #0]
 8007bbc:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007bc0:	2b58      	cmp	r3, #88	; 0x58
 8007bc2:	d14f      	bne.n	8007c64 <_strtol_l.isra.0+0xe4>
 8007bc4:	786c      	ldrb	r4, [r5, #1]
 8007bc6:	2610      	movs	r6, #16
 8007bc8:	3502      	adds	r5, #2
 8007bca:	2a00      	cmp	r2, #0
 8007bcc:	bf14      	ite	ne
 8007bce:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8007bd2:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8007bd6:	2700      	movs	r7, #0
 8007bd8:	fbb1 fcf6 	udiv	ip, r1, r6
 8007bdc:	4638      	mov	r0, r7
 8007bde:	fb06 1e1c 	mls	lr, r6, ip, r1
 8007be2:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8007be6:	2b09      	cmp	r3, #9
 8007be8:	d817      	bhi.n	8007c1a <_strtol_l.isra.0+0x9a>
 8007bea:	461c      	mov	r4, r3
 8007bec:	42a6      	cmp	r6, r4
 8007bee:	dd23      	ble.n	8007c38 <_strtol_l.isra.0+0xb8>
 8007bf0:	1c7b      	adds	r3, r7, #1
 8007bf2:	d007      	beq.n	8007c04 <_strtol_l.isra.0+0x84>
 8007bf4:	4584      	cmp	ip, r0
 8007bf6:	d31c      	bcc.n	8007c32 <_strtol_l.isra.0+0xb2>
 8007bf8:	d101      	bne.n	8007bfe <_strtol_l.isra.0+0x7e>
 8007bfa:	45a6      	cmp	lr, r4
 8007bfc:	db19      	blt.n	8007c32 <_strtol_l.isra.0+0xb2>
 8007bfe:	fb00 4006 	mla	r0, r0, r6, r4
 8007c02:	2701      	movs	r7, #1
 8007c04:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007c08:	e7eb      	b.n	8007be2 <_strtol_l.isra.0+0x62>
 8007c0a:	462f      	mov	r7, r5
 8007c0c:	e7bf      	b.n	8007b8e <_strtol_l.isra.0+0xe>
 8007c0e:	2c2b      	cmp	r4, #43	; 0x2b
 8007c10:	bf04      	itt	eq
 8007c12:	1cbd      	addeq	r5, r7, #2
 8007c14:	787c      	ldrbeq	r4, [r7, #1]
 8007c16:	461a      	mov	r2, r3
 8007c18:	e7c9      	b.n	8007bae <_strtol_l.isra.0+0x2e>
 8007c1a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8007c1e:	2b19      	cmp	r3, #25
 8007c20:	d801      	bhi.n	8007c26 <_strtol_l.isra.0+0xa6>
 8007c22:	3c37      	subs	r4, #55	; 0x37
 8007c24:	e7e2      	b.n	8007bec <_strtol_l.isra.0+0x6c>
 8007c26:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8007c2a:	2b19      	cmp	r3, #25
 8007c2c:	d804      	bhi.n	8007c38 <_strtol_l.isra.0+0xb8>
 8007c2e:	3c57      	subs	r4, #87	; 0x57
 8007c30:	e7dc      	b.n	8007bec <_strtol_l.isra.0+0x6c>
 8007c32:	f04f 37ff 	mov.w	r7, #4294967295
 8007c36:	e7e5      	b.n	8007c04 <_strtol_l.isra.0+0x84>
 8007c38:	1c7b      	adds	r3, r7, #1
 8007c3a:	d108      	bne.n	8007c4e <_strtol_l.isra.0+0xce>
 8007c3c:	2322      	movs	r3, #34	; 0x22
 8007c3e:	f8c8 3000 	str.w	r3, [r8]
 8007c42:	4608      	mov	r0, r1
 8007c44:	f1ba 0f00 	cmp.w	sl, #0
 8007c48:	d107      	bne.n	8007c5a <_strtol_l.isra.0+0xda>
 8007c4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c4e:	b102      	cbz	r2, 8007c52 <_strtol_l.isra.0+0xd2>
 8007c50:	4240      	negs	r0, r0
 8007c52:	f1ba 0f00 	cmp.w	sl, #0
 8007c56:	d0f8      	beq.n	8007c4a <_strtol_l.isra.0+0xca>
 8007c58:	b10f      	cbz	r7, 8007c5e <_strtol_l.isra.0+0xde>
 8007c5a:	f105 39ff 	add.w	r9, r5, #4294967295
 8007c5e:	f8ca 9000 	str.w	r9, [sl]
 8007c62:	e7f2      	b.n	8007c4a <_strtol_l.isra.0+0xca>
 8007c64:	2430      	movs	r4, #48	; 0x30
 8007c66:	2e00      	cmp	r6, #0
 8007c68:	d1af      	bne.n	8007bca <_strtol_l.isra.0+0x4a>
 8007c6a:	2608      	movs	r6, #8
 8007c6c:	e7ad      	b.n	8007bca <_strtol_l.isra.0+0x4a>
 8007c6e:	2c30      	cmp	r4, #48	; 0x30
 8007c70:	d0a3      	beq.n	8007bba <_strtol_l.isra.0+0x3a>
 8007c72:	260a      	movs	r6, #10
 8007c74:	e7a9      	b.n	8007bca <_strtol_l.isra.0+0x4a>
	...

08007c78 <strtol>:
 8007c78:	4b08      	ldr	r3, [pc, #32]	; (8007c9c <strtol+0x24>)
 8007c7a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007c7c:	681c      	ldr	r4, [r3, #0]
 8007c7e:	4d08      	ldr	r5, [pc, #32]	; (8007ca0 <strtol+0x28>)
 8007c80:	6a23      	ldr	r3, [r4, #32]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	bf08      	it	eq
 8007c86:	462b      	moveq	r3, r5
 8007c88:	9300      	str	r3, [sp, #0]
 8007c8a:	4613      	mov	r3, r2
 8007c8c:	460a      	mov	r2, r1
 8007c8e:	4601      	mov	r1, r0
 8007c90:	4620      	mov	r0, r4
 8007c92:	f7ff ff75 	bl	8007b80 <_strtol_l.isra.0>
 8007c96:	b003      	add	sp, #12
 8007c98:	bd30      	pop	{r4, r5, pc}
 8007c9a:	bf00      	nop
 8007c9c:	20000034 	.word	0x20000034
 8007ca0:	20000098 	.word	0x20000098

08007ca4 <rshift>:
 8007ca4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007ca6:	6906      	ldr	r6, [r0, #16]
 8007ca8:	114b      	asrs	r3, r1, #5
 8007caa:	429e      	cmp	r6, r3
 8007cac:	f100 0414 	add.w	r4, r0, #20
 8007cb0:	dd30      	ble.n	8007d14 <rshift+0x70>
 8007cb2:	f011 011f 	ands.w	r1, r1, #31
 8007cb6:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 8007cba:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 8007cbe:	d108      	bne.n	8007cd2 <rshift+0x2e>
 8007cc0:	4621      	mov	r1, r4
 8007cc2:	42b2      	cmp	r2, r6
 8007cc4:	460b      	mov	r3, r1
 8007cc6:	d211      	bcs.n	8007cec <rshift+0x48>
 8007cc8:	f852 3b04 	ldr.w	r3, [r2], #4
 8007ccc:	f841 3b04 	str.w	r3, [r1], #4
 8007cd0:	e7f7      	b.n	8007cc2 <rshift+0x1e>
 8007cd2:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 8007cd6:	f1c1 0c20 	rsb	ip, r1, #32
 8007cda:	40cd      	lsrs	r5, r1
 8007cdc:	3204      	adds	r2, #4
 8007cde:	4623      	mov	r3, r4
 8007ce0:	42b2      	cmp	r2, r6
 8007ce2:	4617      	mov	r7, r2
 8007ce4:	d30c      	bcc.n	8007d00 <rshift+0x5c>
 8007ce6:	601d      	str	r5, [r3, #0]
 8007ce8:	b105      	cbz	r5, 8007cec <rshift+0x48>
 8007cea:	3304      	adds	r3, #4
 8007cec:	1b1a      	subs	r2, r3, r4
 8007cee:	42a3      	cmp	r3, r4
 8007cf0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007cf4:	bf08      	it	eq
 8007cf6:	2300      	moveq	r3, #0
 8007cf8:	6102      	str	r2, [r0, #16]
 8007cfa:	bf08      	it	eq
 8007cfc:	6143      	streq	r3, [r0, #20]
 8007cfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007d00:	683f      	ldr	r7, [r7, #0]
 8007d02:	fa07 f70c 	lsl.w	r7, r7, ip
 8007d06:	433d      	orrs	r5, r7
 8007d08:	f843 5b04 	str.w	r5, [r3], #4
 8007d0c:	f852 5b04 	ldr.w	r5, [r2], #4
 8007d10:	40cd      	lsrs	r5, r1
 8007d12:	e7e5      	b.n	8007ce0 <rshift+0x3c>
 8007d14:	4623      	mov	r3, r4
 8007d16:	e7e9      	b.n	8007cec <rshift+0x48>

08007d18 <__hexdig_fun>:
 8007d18:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007d1c:	2b09      	cmp	r3, #9
 8007d1e:	d802      	bhi.n	8007d26 <__hexdig_fun+0xe>
 8007d20:	3820      	subs	r0, #32
 8007d22:	b2c0      	uxtb	r0, r0
 8007d24:	4770      	bx	lr
 8007d26:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8007d2a:	2b05      	cmp	r3, #5
 8007d2c:	d801      	bhi.n	8007d32 <__hexdig_fun+0x1a>
 8007d2e:	3847      	subs	r0, #71	; 0x47
 8007d30:	e7f7      	b.n	8007d22 <__hexdig_fun+0xa>
 8007d32:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8007d36:	2b05      	cmp	r3, #5
 8007d38:	d801      	bhi.n	8007d3e <__hexdig_fun+0x26>
 8007d3a:	3827      	subs	r0, #39	; 0x27
 8007d3c:	e7f1      	b.n	8007d22 <__hexdig_fun+0xa>
 8007d3e:	2000      	movs	r0, #0
 8007d40:	4770      	bx	lr

08007d42 <__gethex>:
 8007d42:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d46:	b08b      	sub	sp, #44	; 0x2c
 8007d48:	468a      	mov	sl, r1
 8007d4a:	9002      	str	r0, [sp, #8]
 8007d4c:	9816      	ldr	r0, [sp, #88]	; 0x58
 8007d4e:	9306      	str	r3, [sp, #24]
 8007d50:	4690      	mov	r8, r2
 8007d52:	f000 fad0 	bl	80082f6 <__localeconv_l>
 8007d56:	6803      	ldr	r3, [r0, #0]
 8007d58:	9303      	str	r3, [sp, #12]
 8007d5a:	4618      	mov	r0, r3
 8007d5c:	f7f8 fa34 	bl	80001c8 <strlen>
 8007d60:	9b03      	ldr	r3, [sp, #12]
 8007d62:	9001      	str	r0, [sp, #4]
 8007d64:	4403      	add	r3, r0
 8007d66:	f04f 0b00 	mov.w	fp, #0
 8007d6a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8007d6e:	9307      	str	r3, [sp, #28]
 8007d70:	f8da 3000 	ldr.w	r3, [sl]
 8007d74:	3302      	adds	r3, #2
 8007d76:	461f      	mov	r7, r3
 8007d78:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007d7c:	2830      	cmp	r0, #48	; 0x30
 8007d7e:	d06c      	beq.n	8007e5a <__gethex+0x118>
 8007d80:	f7ff ffca 	bl	8007d18 <__hexdig_fun>
 8007d84:	4604      	mov	r4, r0
 8007d86:	2800      	cmp	r0, #0
 8007d88:	d16a      	bne.n	8007e60 <__gethex+0x11e>
 8007d8a:	9a01      	ldr	r2, [sp, #4]
 8007d8c:	9903      	ldr	r1, [sp, #12]
 8007d8e:	4638      	mov	r0, r7
 8007d90:	f000 ff50 	bl	8008c34 <strncmp>
 8007d94:	2800      	cmp	r0, #0
 8007d96:	d166      	bne.n	8007e66 <__gethex+0x124>
 8007d98:	9b01      	ldr	r3, [sp, #4]
 8007d9a:	5cf8      	ldrb	r0, [r7, r3]
 8007d9c:	18fe      	adds	r6, r7, r3
 8007d9e:	f7ff ffbb 	bl	8007d18 <__hexdig_fun>
 8007da2:	2800      	cmp	r0, #0
 8007da4:	d062      	beq.n	8007e6c <__gethex+0x12a>
 8007da6:	4633      	mov	r3, r6
 8007da8:	7818      	ldrb	r0, [r3, #0]
 8007daa:	2830      	cmp	r0, #48	; 0x30
 8007dac:	461f      	mov	r7, r3
 8007dae:	f103 0301 	add.w	r3, r3, #1
 8007db2:	d0f9      	beq.n	8007da8 <__gethex+0x66>
 8007db4:	f7ff ffb0 	bl	8007d18 <__hexdig_fun>
 8007db8:	fab0 f580 	clz	r5, r0
 8007dbc:	096d      	lsrs	r5, r5, #5
 8007dbe:	4634      	mov	r4, r6
 8007dc0:	f04f 0b01 	mov.w	fp, #1
 8007dc4:	463a      	mov	r2, r7
 8007dc6:	4616      	mov	r6, r2
 8007dc8:	3201      	adds	r2, #1
 8007dca:	7830      	ldrb	r0, [r6, #0]
 8007dcc:	f7ff ffa4 	bl	8007d18 <__hexdig_fun>
 8007dd0:	2800      	cmp	r0, #0
 8007dd2:	d1f8      	bne.n	8007dc6 <__gethex+0x84>
 8007dd4:	9a01      	ldr	r2, [sp, #4]
 8007dd6:	9903      	ldr	r1, [sp, #12]
 8007dd8:	4630      	mov	r0, r6
 8007dda:	f000 ff2b 	bl	8008c34 <strncmp>
 8007dde:	b950      	cbnz	r0, 8007df6 <__gethex+0xb4>
 8007de0:	b954      	cbnz	r4, 8007df8 <__gethex+0xb6>
 8007de2:	9b01      	ldr	r3, [sp, #4]
 8007de4:	18f4      	adds	r4, r6, r3
 8007de6:	4622      	mov	r2, r4
 8007de8:	4616      	mov	r6, r2
 8007dea:	3201      	adds	r2, #1
 8007dec:	7830      	ldrb	r0, [r6, #0]
 8007dee:	f7ff ff93 	bl	8007d18 <__hexdig_fun>
 8007df2:	2800      	cmp	r0, #0
 8007df4:	d1f8      	bne.n	8007de8 <__gethex+0xa6>
 8007df6:	b10c      	cbz	r4, 8007dfc <__gethex+0xba>
 8007df8:	1ba4      	subs	r4, r4, r6
 8007dfa:	00a4      	lsls	r4, r4, #2
 8007dfc:	7833      	ldrb	r3, [r6, #0]
 8007dfe:	2b50      	cmp	r3, #80	; 0x50
 8007e00:	d001      	beq.n	8007e06 <__gethex+0xc4>
 8007e02:	2b70      	cmp	r3, #112	; 0x70
 8007e04:	d140      	bne.n	8007e88 <__gethex+0x146>
 8007e06:	7873      	ldrb	r3, [r6, #1]
 8007e08:	2b2b      	cmp	r3, #43	; 0x2b
 8007e0a:	d031      	beq.n	8007e70 <__gethex+0x12e>
 8007e0c:	2b2d      	cmp	r3, #45	; 0x2d
 8007e0e:	d033      	beq.n	8007e78 <__gethex+0x136>
 8007e10:	1c71      	adds	r1, r6, #1
 8007e12:	f04f 0900 	mov.w	r9, #0
 8007e16:	7808      	ldrb	r0, [r1, #0]
 8007e18:	f7ff ff7e 	bl	8007d18 <__hexdig_fun>
 8007e1c:	1e43      	subs	r3, r0, #1
 8007e1e:	b2db      	uxtb	r3, r3
 8007e20:	2b18      	cmp	r3, #24
 8007e22:	d831      	bhi.n	8007e88 <__gethex+0x146>
 8007e24:	f1a0 0210 	sub.w	r2, r0, #16
 8007e28:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007e2c:	f7ff ff74 	bl	8007d18 <__hexdig_fun>
 8007e30:	1e43      	subs	r3, r0, #1
 8007e32:	b2db      	uxtb	r3, r3
 8007e34:	2b18      	cmp	r3, #24
 8007e36:	d922      	bls.n	8007e7e <__gethex+0x13c>
 8007e38:	f1b9 0f00 	cmp.w	r9, #0
 8007e3c:	d000      	beq.n	8007e40 <__gethex+0xfe>
 8007e3e:	4252      	negs	r2, r2
 8007e40:	4414      	add	r4, r2
 8007e42:	f8ca 1000 	str.w	r1, [sl]
 8007e46:	b30d      	cbz	r5, 8007e8c <__gethex+0x14a>
 8007e48:	f1bb 0f00 	cmp.w	fp, #0
 8007e4c:	bf0c      	ite	eq
 8007e4e:	2706      	moveq	r7, #6
 8007e50:	2700      	movne	r7, #0
 8007e52:	4638      	mov	r0, r7
 8007e54:	b00b      	add	sp, #44	; 0x2c
 8007e56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e5a:	f10b 0b01 	add.w	fp, fp, #1
 8007e5e:	e78a      	b.n	8007d76 <__gethex+0x34>
 8007e60:	2500      	movs	r5, #0
 8007e62:	462c      	mov	r4, r5
 8007e64:	e7ae      	b.n	8007dc4 <__gethex+0x82>
 8007e66:	463e      	mov	r6, r7
 8007e68:	2501      	movs	r5, #1
 8007e6a:	e7c7      	b.n	8007dfc <__gethex+0xba>
 8007e6c:	4604      	mov	r4, r0
 8007e6e:	e7fb      	b.n	8007e68 <__gethex+0x126>
 8007e70:	f04f 0900 	mov.w	r9, #0
 8007e74:	1cb1      	adds	r1, r6, #2
 8007e76:	e7ce      	b.n	8007e16 <__gethex+0xd4>
 8007e78:	f04f 0901 	mov.w	r9, #1
 8007e7c:	e7fa      	b.n	8007e74 <__gethex+0x132>
 8007e7e:	230a      	movs	r3, #10
 8007e80:	fb03 0202 	mla	r2, r3, r2, r0
 8007e84:	3a10      	subs	r2, #16
 8007e86:	e7cf      	b.n	8007e28 <__gethex+0xe6>
 8007e88:	4631      	mov	r1, r6
 8007e8a:	e7da      	b.n	8007e42 <__gethex+0x100>
 8007e8c:	1bf3      	subs	r3, r6, r7
 8007e8e:	3b01      	subs	r3, #1
 8007e90:	4629      	mov	r1, r5
 8007e92:	2b07      	cmp	r3, #7
 8007e94:	dc49      	bgt.n	8007f2a <__gethex+0x1e8>
 8007e96:	9802      	ldr	r0, [sp, #8]
 8007e98:	f000 fa55 	bl	8008346 <_Balloc>
 8007e9c:	9b01      	ldr	r3, [sp, #4]
 8007e9e:	f100 0914 	add.w	r9, r0, #20
 8007ea2:	f04f 0b00 	mov.w	fp, #0
 8007ea6:	f1c3 0301 	rsb	r3, r3, #1
 8007eaa:	4605      	mov	r5, r0
 8007eac:	f8cd 9010 	str.w	r9, [sp, #16]
 8007eb0:	46da      	mov	sl, fp
 8007eb2:	9308      	str	r3, [sp, #32]
 8007eb4:	42b7      	cmp	r7, r6
 8007eb6:	d33b      	bcc.n	8007f30 <__gethex+0x1ee>
 8007eb8:	9804      	ldr	r0, [sp, #16]
 8007eba:	f840 ab04 	str.w	sl, [r0], #4
 8007ebe:	eba0 0009 	sub.w	r0, r0, r9
 8007ec2:	1080      	asrs	r0, r0, #2
 8007ec4:	6128      	str	r0, [r5, #16]
 8007ec6:	0147      	lsls	r7, r0, #5
 8007ec8:	4650      	mov	r0, sl
 8007eca:	f000 fb00 	bl	80084ce <__hi0bits>
 8007ece:	f8d8 6000 	ldr.w	r6, [r8]
 8007ed2:	1a3f      	subs	r7, r7, r0
 8007ed4:	42b7      	cmp	r7, r6
 8007ed6:	dd64      	ble.n	8007fa2 <__gethex+0x260>
 8007ed8:	1bbf      	subs	r7, r7, r6
 8007eda:	4639      	mov	r1, r7
 8007edc:	4628      	mov	r0, r5
 8007ede:	f000 fe0f 	bl	8008b00 <__any_on>
 8007ee2:	4682      	mov	sl, r0
 8007ee4:	b178      	cbz	r0, 8007f06 <__gethex+0x1c4>
 8007ee6:	1e7b      	subs	r3, r7, #1
 8007ee8:	1159      	asrs	r1, r3, #5
 8007eea:	f003 021f 	and.w	r2, r3, #31
 8007eee:	f04f 0a01 	mov.w	sl, #1
 8007ef2:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8007ef6:	fa0a f202 	lsl.w	r2, sl, r2
 8007efa:	420a      	tst	r2, r1
 8007efc:	d003      	beq.n	8007f06 <__gethex+0x1c4>
 8007efe:	4553      	cmp	r3, sl
 8007f00:	dc46      	bgt.n	8007f90 <__gethex+0x24e>
 8007f02:	f04f 0a02 	mov.w	sl, #2
 8007f06:	4639      	mov	r1, r7
 8007f08:	4628      	mov	r0, r5
 8007f0a:	f7ff fecb 	bl	8007ca4 <rshift>
 8007f0e:	443c      	add	r4, r7
 8007f10:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007f14:	42a3      	cmp	r3, r4
 8007f16:	da52      	bge.n	8007fbe <__gethex+0x27c>
 8007f18:	4629      	mov	r1, r5
 8007f1a:	9802      	ldr	r0, [sp, #8]
 8007f1c:	f000 fa47 	bl	80083ae <_Bfree>
 8007f20:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007f22:	2300      	movs	r3, #0
 8007f24:	6013      	str	r3, [r2, #0]
 8007f26:	27a3      	movs	r7, #163	; 0xa3
 8007f28:	e793      	b.n	8007e52 <__gethex+0x110>
 8007f2a:	3101      	adds	r1, #1
 8007f2c:	105b      	asrs	r3, r3, #1
 8007f2e:	e7b0      	b.n	8007e92 <__gethex+0x150>
 8007f30:	1e73      	subs	r3, r6, #1
 8007f32:	9305      	str	r3, [sp, #20]
 8007f34:	9a07      	ldr	r2, [sp, #28]
 8007f36:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007f3a:	4293      	cmp	r3, r2
 8007f3c:	d018      	beq.n	8007f70 <__gethex+0x22e>
 8007f3e:	f1bb 0f20 	cmp.w	fp, #32
 8007f42:	d107      	bne.n	8007f54 <__gethex+0x212>
 8007f44:	9b04      	ldr	r3, [sp, #16]
 8007f46:	f8c3 a000 	str.w	sl, [r3]
 8007f4a:	3304      	adds	r3, #4
 8007f4c:	f04f 0a00 	mov.w	sl, #0
 8007f50:	9304      	str	r3, [sp, #16]
 8007f52:	46d3      	mov	fp, sl
 8007f54:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8007f58:	f7ff fede 	bl	8007d18 <__hexdig_fun>
 8007f5c:	f000 000f 	and.w	r0, r0, #15
 8007f60:	fa00 f00b 	lsl.w	r0, r0, fp
 8007f64:	ea4a 0a00 	orr.w	sl, sl, r0
 8007f68:	f10b 0b04 	add.w	fp, fp, #4
 8007f6c:	9b05      	ldr	r3, [sp, #20]
 8007f6e:	e00d      	b.n	8007f8c <__gethex+0x24a>
 8007f70:	9b05      	ldr	r3, [sp, #20]
 8007f72:	9a08      	ldr	r2, [sp, #32]
 8007f74:	4413      	add	r3, r2
 8007f76:	42bb      	cmp	r3, r7
 8007f78:	d3e1      	bcc.n	8007f3e <__gethex+0x1fc>
 8007f7a:	4618      	mov	r0, r3
 8007f7c:	9a01      	ldr	r2, [sp, #4]
 8007f7e:	9903      	ldr	r1, [sp, #12]
 8007f80:	9309      	str	r3, [sp, #36]	; 0x24
 8007f82:	f000 fe57 	bl	8008c34 <strncmp>
 8007f86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f88:	2800      	cmp	r0, #0
 8007f8a:	d1d8      	bne.n	8007f3e <__gethex+0x1fc>
 8007f8c:	461e      	mov	r6, r3
 8007f8e:	e791      	b.n	8007eb4 <__gethex+0x172>
 8007f90:	1eb9      	subs	r1, r7, #2
 8007f92:	4628      	mov	r0, r5
 8007f94:	f000 fdb4 	bl	8008b00 <__any_on>
 8007f98:	2800      	cmp	r0, #0
 8007f9a:	d0b2      	beq.n	8007f02 <__gethex+0x1c0>
 8007f9c:	f04f 0a03 	mov.w	sl, #3
 8007fa0:	e7b1      	b.n	8007f06 <__gethex+0x1c4>
 8007fa2:	da09      	bge.n	8007fb8 <__gethex+0x276>
 8007fa4:	1bf7      	subs	r7, r6, r7
 8007fa6:	4629      	mov	r1, r5
 8007fa8:	463a      	mov	r2, r7
 8007faa:	9802      	ldr	r0, [sp, #8]
 8007fac:	f000 fbca 	bl	8008744 <__lshift>
 8007fb0:	1be4      	subs	r4, r4, r7
 8007fb2:	4605      	mov	r5, r0
 8007fb4:	f100 0914 	add.w	r9, r0, #20
 8007fb8:	f04f 0a00 	mov.w	sl, #0
 8007fbc:	e7a8      	b.n	8007f10 <__gethex+0x1ce>
 8007fbe:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007fc2:	42a0      	cmp	r0, r4
 8007fc4:	dd6a      	ble.n	800809c <__gethex+0x35a>
 8007fc6:	1b04      	subs	r4, r0, r4
 8007fc8:	42a6      	cmp	r6, r4
 8007fca:	dc2e      	bgt.n	800802a <__gethex+0x2e8>
 8007fcc:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007fd0:	2b02      	cmp	r3, #2
 8007fd2:	d022      	beq.n	800801a <__gethex+0x2d8>
 8007fd4:	2b03      	cmp	r3, #3
 8007fd6:	d024      	beq.n	8008022 <__gethex+0x2e0>
 8007fd8:	2b01      	cmp	r3, #1
 8007fda:	d115      	bne.n	8008008 <__gethex+0x2c6>
 8007fdc:	42a6      	cmp	r6, r4
 8007fde:	d113      	bne.n	8008008 <__gethex+0x2c6>
 8007fe0:	2e01      	cmp	r6, #1
 8007fe2:	dc0b      	bgt.n	8007ffc <__gethex+0x2ba>
 8007fe4:	9a06      	ldr	r2, [sp, #24]
 8007fe6:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007fea:	6013      	str	r3, [r2, #0]
 8007fec:	2301      	movs	r3, #1
 8007fee:	612b      	str	r3, [r5, #16]
 8007ff0:	f8c9 3000 	str.w	r3, [r9]
 8007ff4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007ff6:	2762      	movs	r7, #98	; 0x62
 8007ff8:	601d      	str	r5, [r3, #0]
 8007ffa:	e72a      	b.n	8007e52 <__gethex+0x110>
 8007ffc:	1e71      	subs	r1, r6, #1
 8007ffe:	4628      	mov	r0, r5
 8008000:	f000 fd7e 	bl	8008b00 <__any_on>
 8008004:	2800      	cmp	r0, #0
 8008006:	d1ed      	bne.n	8007fe4 <__gethex+0x2a2>
 8008008:	4629      	mov	r1, r5
 800800a:	9802      	ldr	r0, [sp, #8]
 800800c:	f000 f9cf 	bl	80083ae <_Bfree>
 8008010:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008012:	2300      	movs	r3, #0
 8008014:	6013      	str	r3, [r2, #0]
 8008016:	2750      	movs	r7, #80	; 0x50
 8008018:	e71b      	b.n	8007e52 <__gethex+0x110>
 800801a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800801c:	2b00      	cmp	r3, #0
 800801e:	d0e1      	beq.n	8007fe4 <__gethex+0x2a2>
 8008020:	e7f2      	b.n	8008008 <__gethex+0x2c6>
 8008022:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008024:	2b00      	cmp	r3, #0
 8008026:	d1dd      	bne.n	8007fe4 <__gethex+0x2a2>
 8008028:	e7ee      	b.n	8008008 <__gethex+0x2c6>
 800802a:	1e67      	subs	r7, r4, #1
 800802c:	f1ba 0f00 	cmp.w	sl, #0
 8008030:	d131      	bne.n	8008096 <__gethex+0x354>
 8008032:	b127      	cbz	r7, 800803e <__gethex+0x2fc>
 8008034:	4639      	mov	r1, r7
 8008036:	4628      	mov	r0, r5
 8008038:	f000 fd62 	bl	8008b00 <__any_on>
 800803c:	4682      	mov	sl, r0
 800803e:	117a      	asrs	r2, r7, #5
 8008040:	2301      	movs	r3, #1
 8008042:	f007 071f 	and.w	r7, r7, #31
 8008046:	fa03 f707 	lsl.w	r7, r3, r7
 800804a:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800804e:	4621      	mov	r1, r4
 8008050:	421f      	tst	r7, r3
 8008052:	4628      	mov	r0, r5
 8008054:	bf18      	it	ne
 8008056:	f04a 0a02 	orrne.w	sl, sl, #2
 800805a:	1b36      	subs	r6, r6, r4
 800805c:	f7ff fe22 	bl	8007ca4 <rshift>
 8008060:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8008064:	2702      	movs	r7, #2
 8008066:	f1ba 0f00 	cmp.w	sl, #0
 800806a:	d048      	beq.n	80080fe <__gethex+0x3bc>
 800806c:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008070:	2b02      	cmp	r3, #2
 8008072:	d015      	beq.n	80080a0 <__gethex+0x35e>
 8008074:	2b03      	cmp	r3, #3
 8008076:	d017      	beq.n	80080a8 <__gethex+0x366>
 8008078:	2b01      	cmp	r3, #1
 800807a:	d109      	bne.n	8008090 <__gethex+0x34e>
 800807c:	f01a 0f02 	tst.w	sl, #2
 8008080:	d006      	beq.n	8008090 <__gethex+0x34e>
 8008082:	f8d9 3000 	ldr.w	r3, [r9]
 8008086:	ea4a 0a03 	orr.w	sl, sl, r3
 800808a:	f01a 0f01 	tst.w	sl, #1
 800808e:	d10e      	bne.n	80080ae <__gethex+0x36c>
 8008090:	f047 0710 	orr.w	r7, r7, #16
 8008094:	e033      	b.n	80080fe <__gethex+0x3bc>
 8008096:	f04f 0a01 	mov.w	sl, #1
 800809a:	e7d0      	b.n	800803e <__gethex+0x2fc>
 800809c:	2701      	movs	r7, #1
 800809e:	e7e2      	b.n	8008066 <__gethex+0x324>
 80080a0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80080a2:	f1c3 0301 	rsb	r3, r3, #1
 80080a6:	9315      	str	r3, [sp, #84]	; 0x54
 80080a8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d0f0      	beq.n	8008090 <__gethex+0x34e>
 80080ae:	f8d5 9010 	ldr.w	r9, [r5, #16]
 80080b2:	f105 0314 	add.w	r3, r5, #20
 80080b6:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 80080ba:	eb03 010a 	add.w	r1, r3, sl
 80080be:	f04f 0c00 	mov.w	ip, #0
 80080c2:	4618      	mov	r0, r3
 80080c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80080c8:	f1b2 3fff 	cmp.w	r2, #4294967295
 80080cc:	d01c      	beq.n	8008108 <__gethex+0x3c6>
 80080ce:	3201      	adds	r2, #1
 80080d0:	6002      	str	r2, [r0, #0]
 80080d2:	2f02      	cmp	r7, #2
 80080d4:	f105 0314 	add.w	r3, r5, #20
 80080d8:	d138      	bne.n	800814c <__gethex+0x40a>
 80080da:	f8d8 2000 	ldr.w	r2, [r8]
 80080de:	3a01      	subs	r2, #1
 80080e0:	42b2      	cmp	r2, r6
 80080e2:	d10a      	bne.n	80080fa <__gethex+0x3b8>
 80080e4:	1171      	asrs	r1, r6, #5
 80080e6:	2201      	movs	r2, #1
 80080e8:	f006 061f 	and.w	r6, r6, #31
 80080ec:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80080f0:	fa02 f606 	lsl.w	r6, r2, r6
 80080f4:	421e      	tst	r6, r3
 80080f6:	bf18      	it	ne
 80080f8:	4617      	movne	r7, r2
 80080fa:	f047 0720 	orr.w	r7, r7, #32
 80080fe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008100:	601d      	str	r5, [r3, #0]
 8008102:	9b06      	ldr	r3, [sp, #24]
 8008104:	601c      	str	r4, [r3, #0]
 8008106:	e6a4      	b.n	8007e52 <__gethex+0x110>
 8008108:	4299      	cmp	r1, r3
 800810a:	f843 cc04 	str.w	ip, [r3, #-4]
 800810e:	d8d8      	bhi.n	80080c2 <__gethex+0x380>
 8008110:	68ab      	ldr	r3, [r5, #8]
 8008112:	4599      	cmp	r9, r3
 8008114:	db12      	blt.n	800813c <__gethex+0x3fa>
 8008116:	6869      	ldr	r1, [r5, #4]
 8008118:	9802      	ldr	r0, [sp, #8]
 800811a:	3101      	adds	r1, #1
 800811c:	f000 f913 	bl	8008346 <_Balloc>
 8008120:	692a      	ldr	r2, [r5, #16]
 8008122:	3202      	adds	r2, #2
 8008124:	f105 010c 	add.w	r1, r5, #12
 8008128:	4683      	mov	fp, r0
 800812a:	0092      	lsls	r2, r2, #2
 800812c:	300c      	adds	r0, #12
 800812e:	f000 f8ff 	bl	8008330 <memcpy>
 8008132:	4629      	mov	r1, r5
 8008134:	9802      	ldr	r0, [sp, #8]
 8008136:	f000 f93a 	bl	80083ae <_Bfree>
 800813a:	465d      	mov	r5, fp
 800813c:	692b      	ldr	r3, [r5, #16]
 800813e:	1c5a      	adds	r2, r3, #1
 8008140:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8008144:	612a      	str	r2, [r5, #16]
 8008146:	2201      	movs	r2, #1
 8008148:	615a      	str	r2, [r3, #20]
 800814a:	e7c2      	b.n	80080d2 <__gethex+0x390>
 800814c:	692a      	ldr	r2, [r5, #16]
 800814e:	454a      	cmp	r2, r9
 8008150:	dd0b      	ble.n	800816a <__gethex+0x428>
 8008152:	2101      	movs	r1, #1
 8008154:	4628      	mov	r0, r5
 8008156:	f7ff fda5 	bl	8007ca4 <rshift>
 800815a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800815e:	3401      	adds	r4, #1
 8008160:	42a3      	cmp	r3, r4
 8008162:	f6ff aed9 	blt.w	8007f18 <__gethex+0x1d6>
 8008166:	2701      	movs	r7, #1
 8008168:	e7c7      	b.n	80080fa <__gethex+0x3b8>
 800816a:	f016 061f 	ands.w	r6, r6, #31
 800816e:	d0fa      	beq.n	8008166 <__gethex+0x424>
 8008170:	449a      	add	sl, r3
 8008172:	f1c6 0620 	rsb	r6, r6, #32
 8008176:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800817a:	f000 f9a8 	bl	80084ce <__hi0bits>
 800817e:	42b0      	cmp	r0, r6
 8008180:	dbe7      	blt.n	8008152 <__gethex+0x410>
 8008182:	e7f0      	b.n	8008166 <__gethex+0x424>

08008184 <L_shift>:
 8008184:	f1c2 0208 	rsb	r2, r2, #8
 8008188:	0092      	lsls	r2, r2, #2
 800818a:	b570      	push	{r4, r5, r6, lr}
 800818c:	f1c2 0620 	rsb	r6, r2, #32
 8008190:	6843      	ldr	r3, [r0, #4]
 8008192:	6804      	ldr	r4, [r0, #0]
 8008194:	fa03 f506 	lsl.w	r5, r3, r6
 8008198:	432c      	orrs	r4, r5
 800819a:	40d3      	lsrs	r3, r2
 800819c:	6004      	str	r4, [r0, #0]
 800819e:	f840 3f04 	str.w	r3, [r0, #4]!
 80081a2:	4288      	cmp	r0, r1
 80081a4:	d3f4      	bcc.n	8008190 <L_shift+0xc>
 80081a6:	bd70      	pop	{r4, r5, r6, pc}

080081a8 <__match>:
 80081a8:	b530      	push	{r4, r5, lr}
 80081aa:	6803      	ldr	r3, [r0, #0]
 80081ac:	3301      	adds	r3, #1
 80081ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80081b2:	b914      	cbnz	r4, 80081ba <__match+0x12>
 80081b4:	6003      	str	r3, [r0, #0]
 80081b6:	2001      	movs	r0, #1
 80081b8:	bd30      	pop	{r4, r5, pc}
 80081ba:	f813 2b01 	ldrb.w	r2, [r3], #1
 80081be:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80081c2:	2d19      	cmp	r5, #25
 80081c4:	bf98      	it	ls
 80081c6:	3220      	addls	r2, #32
 80081c8:	42a2      	cmp	r2, r4
 80081ca:	d0f0      	beq.n	80081ae <__match+0x6>
 80081cc:	2000      	movs	r0, #0
 80081ce:	e7f3      	b.n	80081b8 <__match+0x10>

080081d0 <__hexnan>:
 80081d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081d4:	680b      	ldr	r3, [r1, #0]
 80081d6:	6801      	ldr	r1, [r0, #0]
 80081d8:	115f      	asrs	r7, r3, #5
 80081da:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 80081de:	f013 031f 	ands.w	r3, r3, #31
 80081e2:	b087      	sub	sp, #28
 80081e4:	bf18      	it	ne
 80081e6:	3704      	addne	r7, #4
 80081e8:	2500      	movs	r5, #0
 80081ea:	1f3e      	subs	r6, r7, #4
 80081ec:	4682      	mov	sl, r0
 80081ee:	4690      	mov	r8, r2
 80081f0:	9301      	str	r3, [sp, #4]
 80081f2:	f847 5c04 	str.w	r5, [r7, #-4]
 80081f6:	46b1      	mov	r9, r6
 80081f8:	4634      	mov	r4, r6
 80081fa:	9502      	str	r5, [sp, #8]
 80081fc:	46ab      	mov	fp, r5
 80081fe:	784a      	ldrb	r2, [r1, #1]
 8008200:	1c4b      	adds	r3, r1, #1
 8008202:	9303      	str	r3, [sp, #12]
 8008204:	b342      	cbz	r2, 8008258 <__hexnan+0x88>
 8008206:	4610      	mov	r0, r2
 8008208:	9105      	str	r1, [sp, #20]
 800820a:	9204      	str	r2, [sp, #16]
 800820c:	f7ff fd84 	bl	8007d18 <__hexdig_fun>
 8008210:	2800      	cmp	r0, #0
 8008212:	d143      	bne.n	800829c <__hexnan+0xcc>
 8008214:	9a04      	ldr	r2, [sp, #16]
 8008216:	9905      	ldr	r1, [sp, #20]
 8008218:	2a20      	cmp	r2, #32
 800821a:	d818      	bhi.n	800824e <__hexnan+0x7e>
 800821c:	9b02      	ldr	r3, [sp, #8]
 800821e:	459b      	cmp	fp, r3
 8008220:	dd13      	ble.n	800824a <__hexnan+0x7a>
 8008222:	454c      	cmp	r4, r9
 8008224:	d206      	bcs.n	8008234 <__hexnan+0x64>
 8008226:	2d07      	cmp	r5, #7
 8008228:	dc04      	bgt.n	8008234 <__hexnan+0x64>
 800822a:	462a      	mov	r2, r5
 800822c:	4649      	mov	r1, r9
 800822e:	4620      	mov	r0, r4
 8008230:	f7ff ffa8 	bl	8008184 <L_shift>
 8008234:	4544      	cmp	r4, r8
 8008236:	d944      	bls.n	80082c2 <__hexnan+0xf2>
 8008238:	2300      	movs	r3, #0
 800823a:	f1a4 0904 	sub.w	r9, r4, #4
 800823e:	f844 3c04 	str.w	r3, [r4, #-4]
 8008242:	f8cd b008 	str.w	fp, [sp, #8]
 8008246:	464c      	mov	r4, r9
 8008248:	461d      	mov	r5, r3
 800824a:	9903      	ldr	r1, [sp, #12]
 800824c:	e7d7      	b.n	80081fe <__hexnan+0x2e>
 800824e:	2a29      	cmp	r2, #41	; 0x29
 8008250:	d14a      	bne.n	80082e8 <__hexnan+0x118>
 8008252:	3102      	adds	r1, #2
 8008254:	f8ca 1000 	str.w	r1, [sl]
 8008258:	f1bb 0f00 	cmp.w	fp, #0
 800825c:	d044      	beq.n	80082e8 <__hexnan+0x118>
 800825e:	454c      	cmp	r4, r9
 8008260:	d206      	bcs.n	8008270 <__hexnan+0xa0>
 8008262:	2d07      	cmp	r5, #7
 8008264:	dc04      	bgt.n	8008270 <__hexnan+0xa0>
 8008266:	462a      	mov	r2, r5
 8008268:	4649      	mov	r1, r9
 800826a:	4620      	mov	r0, r4
 800826c:	f7ff ff8a 	bl	8008184 <L_shift>
 8008270:	4544      	cmp	r4, r8
 8008272:	d928      	bls.n	80082c6 <__hexnan+0xf6>
 8008274:	4643      	mov	r3, r8
 8008276:	f854 2b04 	ldr.w	r2, [r4], #4
 800827a:	f843 2b04 	str.w	r2, [r3], #4
 800827e:	42a6      	cmp	r6, r4
 8008280:	d2f9      	bcs.n	8008276 <__hexnan+0xa6>
 8008282:	2200      	movs	r2, #0
 8008284:	f843 2b04 	str.w	r2, [r3], #4
 8008288:	429e      	cmp	r6, r3
 800828a:	d2fb      	bcs.n	8008284 <__hexnan+0xb4>
 800828c:	6833      	ldr	r3, [r6, #0]
 800828e:	b91b      	cbnz	r3, 8008298 <__hexnan+0xc8>
 8008290:	4546      	cmp	r6, r8
 8008292:	d127      	bne.n	80082e4 <__hexnan+0x114>
 8008294:	2301      	movs	r3, #1
 8008296:	6033      	str	r3, [r6, #0]
 8008298:	2005      	movs	r0, #5
 800829a:	e026      	b.n	80082ea <__hexnan+0x11a>
 800829c:	3501      	adds	r5, #1
 800829e:	2d08      	cmp	r5, #8
 80082a0:	f10b 0b01 	add.w	fp, fp, #1
 80082a4:	dd06      	ble.n	80082b4 <__hexnan+0xe4>
 80082a6:	4544      	cmp	r4, r8
 80082a8:	d9cf      	bls.n	800824a <__hexnan+0x7a>
 80082aa:	2300      	movs	r3, #0
 80082ac:	f844 3c04 	str.w	r3, [r4, #-4]
 80082b0:	2501      	movs	r5, #1
 80082b2:	3c04      	subs	r4, #4
 80082b4:	6822      	ldr	r2, [r4, #0]
 80082b6:	f000 000f 	and.w	r0, r0, #15
 80082ba:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80082be:	6020      	str	r0, [r4, #0]
 80082c0:	e7c3      	b.n	800824a <__hexnan+0x7a>
 80082c2:	2508      	movs	r5, #8
 80082c4:	e7c1      	b.n	800824a <__hexnan+0x7a>
 80082c6:	9b01      	ldr	r3, [sp, #4]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d0df      	beq.n	800828c <__hexnan+0xbc>
 80082cc:	f04f 32ff 	mov.w	r2, #4294967295
 80082d0:	f1c3 0320 	rsb	r3, r3, #32
 80082d4:	fa22 f303 	lsr.w	r3, r2, r3
 80082d8:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80082dc:	401a      	ands	r2, r3
 80082de:	f847 2c04 	str.w	r2, [r7, #-4]
 80082e2:	e7d3      	b.n	800828c <__hexnan+0xbc>
 80082e4:	3e04      	subs	r6, #4
 80082e6:	e7d1      	b.n	800828c <__hexnan+0xbc>
 80082e8:	2004      	movs	r0, #4
 80082ea:	b007      	add	sp, #28
 80082ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080082f0 <__locale_ctype_ptr_l>:
 80082f0:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 80082f4:	4770      	bx	lr

080082f6 <__localeconv_l>:
 80082f6:	30f0      	adds	r0, #240	; 0xf0
 80082f8:	4770      	bx	lr
	...

080082fc <malloc>:
 80082fc:	4b02      	ldr	r3, [pc, #8]	; (8008308 <malloc+0xc>)
 80082fe:	4601      	mov	r1, r0
 8008300:	6818      	ldr	r0, [r3, #0]
 8008302:	f000 bc2d 	b.w	8008b60 <_malloc_r>
 8008306:	bf00      	nop
 8008308:	20000034 	.word	0x20000034

0800830c <__ascii_mbtowc>:
 800830c:	b082      	sub	sp, #8
 800830e:	b901      	cbnz	r1, 8008312 <__ascii_mbtowc+0x6>
 8008310:	a901      	add	r1, sp, #4
 8008312:	b142      	cbz	r2, 8008326 <__ascii_mbtowc+0x1a>
 8008314:	b14b      	cbz	r3, 800832a <__ascii_mbtowc+0x1e>
 8008316:	7813      	ldrb	r3, [r2, #0]
 8008318:	600b      	str	r3, [r1, #0]
 800831a:	7812      	ldrb	r2, [r2, #0]
 800831c:	1c10      	adds	r0, r2, #0
 800831e:	bf18      	it	ne
 8008320:	2001      	movne	r0, #1
 8008322:	b002      	add	sp, #8
 8008324:	4770      	bx	lr
 8008326:	4610      	mov	r0, r2
 8008328:	e7fb      	b.n	8008322 <__ascii_mbtowc+0x16>
 800832a:	f06f 0001 	mvn.w	r0, #1
 800832e:	e7f8      	b.n	8008322 <__ascii_mbtowc+0x16>

08008330 <memcpy>:
 8008330:	b510      	push	{r4, lr}
 8008332:	1e43      	subs	r3, r0, #1
 8008334:	440a      	add	r2, r1
 8008336:	4291      	cmp	r1, r2
 8008338:	d100      	bne.n	800833c <memcpy+0xc>
 800833a:	bd10      	pop	{r4, pc}
 800833c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008340:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008344:	e7f7      	b.n	8008336 <memcpy+0x6>

08008346 <_Balloc>:
 8008346:	b570      	push	{r4, r5, r6, lr}
 8008348:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800834a:	4604      	mov	r4, r0
 800834c:	460e      	mov	r6, r1
 800834e:	b93d      	cbnz	r5, 8008360 <_Balloc+0x1a>
 8008350:	2010      	movs	r0, #16
 8008352:	f7ff ffd3 	bl	80082fc <malloc>
 8008356:	6260      	str	r0, [r4, #36]	; 0x24
 8008358:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800835c:	6005      	str	r5, [r0, #0]
 800835e:	60c5      	str	r5, [r0, #12]
 8008360:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008362:	68eb      	ldr	r3, [r5, #12]
 8008364:	b183      	cbz	r3, 8008388 <_Balloc+0x42>
 8008366:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008368:	68db      	ldr	r3, [r3, #12]
 800836a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800836e:	b9b8      	cbnz	r0, 80083a0 <_Balloc+0x5a>
 8008370:	2101      	movs	r1, #1
 8008372:	fa01 f506 	lsl.w	r5, r1, r6
 8008376:	1d6a      	adds	r2, r5, #5
 8008378:	0092      	lsls	r2, r2, #2
 800837a:	4620      	mov	r0, r4
 800837c:	f000 fbe1 	bl	8008b42 <_calloc_r>
 8008380:	b160      	cbz	r0, 800839c <_Balloc+0x56>
 8008382:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8008386:	e00e      	b.n	80083a6 <_Balloc+0x60>
 8008388:	2221      	movs	r2, #33	; 0x21
 800838a:	2104      	movs	r1, #4
 800838c:	4620      	mov	r0, r4
 800838e:	f000 fbd8 	bl	8008b42 <_calloc_r>
 8008392:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008394:	60e8      	str	r0, [r5, #12]
 8008396:	68db      	ldr	r3, [r3, #12]
 8008398:	2b00      	cmp	r3, #0
 800839a:	d1e4      	bne.n	8008366 <_Balloc+0x20>
 800839c:	2000      	movs	r0, #0
 800839e:	bd70      	pop	{r4, r5, r6, pc}
 80083a0:	6802      	ldr	r2, [r0, #0]
 80083a2:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 80083a6:	2300      	movs	r3, #0
 80083a8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80083ac:	e7f7      	b.n	800839e <_Balloc+0x58>

080083ae <_Bfree>:
 80083ae:	b570      	push	{r4, r5, r6, lr}
 80083b0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80083b2:	4606      	mov	r6, r0
 80083b4:	460d      	mov	r5, r1
 80083b6:	b93c      	cbnz	r4, 80083c8 <_Bfree+0x1a>
 80083b8:	2010      	movs	r0, #16
 80083ba:	f7ff ff9f 	bl	80082fc <malloc>
 80083be:	6270      	str	r0, [r6, #36]	; 0x24
 80083c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80083c4:	6004      	str	r4, [r0, #0]
 80083c6:	60c4      	str	r4, [r0, #12]
 80083c8:	b13d      	cbz	r5, 80083da <_Bfree+0x2c>
 80083ca:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80083cc:	686a      	ldr	r2, [r5, #4]
 80083ce:	68db      	ldr	r3, [r3, #12]
 80083d0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80083d4:	6029      	str	r1, [r5, #0]
 80083d6:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80083da:	bd70      	pop	{r4, r5, r6, pc}

080083dc <__multadd>:
 80083dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80083e0:	690d      	ldr	r5, [r1, #16]
 80083e2:	461f      	mov	r7, r3
 80083e4:	4606      	mov	r6, r0
 80083e6:	460c      	mov	r4, r1
 80083e8:	f101 0c14 	add.w	ip, r1, #20
 80083ec:	2300      	movs	r3, #0
 80083ee:	f8dc 0000 	ldr.w	r0, [ip]
 80083f2:	b281      	uxth	r1, r0
 80083f4:	fb02 7101 	mla	r1, r2, r1, r7
 80083f8:	0c0f      	lsrs	r7, r1, #16
 80083fa:	0c00      	lsrs	r0, r0, #16
 80083fc:	fb02 7000 	mla	r0, r2, r0, r7
 8008400:	b289      	uxth	r1, r1
 8008402:	3301      	adds	r3, #1
 8008404:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8008408:	429d      	cmp	r5, r3
 800840a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800840e:	f84c 1b04 	str.w	r1, [ip], #4
 8008412:	dcec      	bgt.n	80083ee <__multadd+0x12>
 8008414:	b1d7      	cbz	r7, 800844c <__multadd+0x70>
 8008416:	68a3      	ldr	r3, [r4, #8]
 8008418:	42ab      	cmp	r3, r5
 800841a:	dc12      	bgt.n	8008442 <__multadd+0x66>
 800841c:	6861      	ldr	r1, [r4, #4]
 800841e:	4630      	mov	r0, r6
 8008420:	3101      	adds	r1, #1
 8008422:	f7ff ff90 	bl	8008346 <_Balloc>
 8008426:	6922      	ldr	r2, [r4, #16]
 8008428:	3202      	adds	r2, #2
 800842a:	f104 010c 	add.w	r1, r4, #12
 800842e:	4680      	mov	r8, r0
 8008430:	0092      	lsls	r2, r2, #2
 8008432:	300c      	adds	r0, #12
 8008434:	f7ff ff7c 	bl	8008330 <memcpy>
 8008438:	4621      	mov	r1, r4
 800843a:	4630      	mov	r0, r6
 800843c:	f7ff ffb7 	bl	80083ae <_Bfree>
 8008440:	4644      	mov	r4, r8
 8008442:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008446:	3501      	adds	r5, #1
 8008448:	615f      	str	r7, [r3, #20]
 800844a:	6125      	str	r5, [r4, #16]
 800844c:	4620      	mov	r0, r4
 800844e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08008452 <__s2b>:
 8008452:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008456:	460c      	mov	r4, r1
 8008458:	4615      	mov	r5, r2
 800845a:	461f      	mov	r7, r3
 800845c:	2209      	movs	r2, #9
 800845e:	3308      	adds	r3, #8
 8008460:	4606      	mov	r6, r0
 8008462:	fb93 f3f2 	sdiv	r3, r3, r2
 8008466:	2100      	movs	r1, #0
 8008468:	2201      	movs	r2, #1
 800846a:	429a      	cmp	r2, r3
 800846c:	db20      	blt.n	80084b0 <__s2b+0x5e>
 800846e:	4630      	mov	r0, r6
 8008470:	f7ff ff69 	bl	8008346 <_Balloc>
 8008474:	9b08      	ldr	r3, [sp, #32]
 8008476:	6143      	str	r3, [r0, #20]
 8008478:	2d09      	cmp	r5, #9
 800847a:	f04f 0301 	mov.w	r3, #1
 800847e:	6103      	str	r3, [r0, #16]
 8008480:	dd19      	ble.n	80084b6 <__s2b+0x64>
 8008482:	f104 0809 	add.w	r8, r4, #9
 8008486:	46c1      	mov	r9, r8
 8008488:	442c      	add	r4, r5
 800848a:	f819 3b01 	ldrb.w	r3, [r9], #1
 800848e:	4601      	mov	r1, r0
 8008490:	3b30      	subs	r3, #48	; 0x30
 8008492:	220a      	movs	r2, #10
 8008494:	4630      	mov	r0, r6
 8008496:	f7ff ffa1 	bl	80083dc <__multadd>
 800849a:	45a1      	cmp	r9, r4
 800849c:	d1f5      	bne.n	800848a <__s2b+0x38>
 800849e:	eb08 0405 	add.w	r4, r8, r5
 80084a2:	3c08      	subs	r4, #8
 80084a4:	1b2d      	subs	r5, r5, r4
 80084a6:	1963      	adds	r3, r4, r5
 80084a8:	42bb      	cmp	r3, r7
 80084aa:	db07      	blt.n	80084bc <__s2b+0x6a>
 80084ac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80084b0:	0052      	lsls	r2, r2, #1
 80084b2:	3101      	adds	r1, #1
 80084b4:	e7d9      	b.n	800846a <__s2b+0x18>
 80084b6:	340a      	adds	r4, #10
 80084b8:	2509      	movs	r5, #9
 80084ba:	e7f3      	b.n	80084a4 <__s2b+0x52>
 80084bc:	f814 3b01 	ldrb.w	r3, [r4], #1
 80084c0:	4601      	mov	r1, r0
 80084c2:	3b30      	subs	r3, #48	; 0x30
 80084c4:	220a      	movs	r2, #10
 80084c6:	4630      	mov	r0, r6
 80084c8:	f7ff ff88 	bl	80083dc <__multadd>
 80084cc:	e7eb      	b.n	80084a6 <__s2b+0x54>

080084ce <__hi0bits>:
 80084ce:	0c02      	lsrs	r2, r0, #16
 80084d0:	0412      	lsls	r2, r2, #16
 80084d2:	4603      	mov	r3, r0
 80084d4:	b9b2      	cbnz	r2, 8008504 <__hi0bits+0x36>
 80084d6:	0403      	lsls	r3, r0, #16
 80084d8:	2010      	movs	r0, #16
 80084da:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80084de:	bf04      	itt	eq
 80084e0:	021b      	lsleq	r3, r3, #8
 80084e2:	3008      	addeq	r0, #8
 80084e4:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80084e8:	bf04      	itt	eq
 80084ea:	011b      	lsleq	r3, r3, #4
 80084ec:	3004      	addeq	r0, #4
 80084ee:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80084f2:	bf04      	itt	eq
 80084f4:	009b      	lsleq	r3, r3, #2
 80084f6:	3002      	addeq	r0, #2
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	db06      	blt.n	800850a <__hi0bits+0x3c>
 80084fc:	005b      	lsls	r3, r3, #1
 80084fe:	d503      	bpl.n	8008508 <__hi0bits+0x3a>
 8008500:	3001      	adds	r0, #1
 8008502:	4770      	bx	lr
 8008504:	2000      	movs	r0, #0
 8008506:	e7e8      	b.n	80084da <__hi0bits+0xc>
 8008508:	2020      	movs	r0, #32
 800850a:	4770      	bx	lr

0800850c <__lo0bits>:
 800850c:	6803      	ldr	r3, [r0, #0]
 800850e:	f013 0207 	ands.w	r2, r3, #7
 8008512:	4601      	mov	r1, r0
 8008514:	d00b      	beq.n	800852e <__lo0bits+0x22>
 8008516:	07da      	lsls	r2, r3, #31
 8008518:	d423      	bmi.n	8008562 <__lo0bits+0x56>
 800851a:	0798      	lsls	r0, r3, #30
 800851c:	bf49      	itett	mi
 800851e:	085b      	lsrmi	r3, r3, #1
 8008520:	089b      	lsrpl	r3, r3, #2
 8008522:	2001      	movmi	r0, #1
 8008524:	600b      	strmi	r3, [r1, #0]
 8008526:	bf5c      	itt	pl
 8008528:	600b      	strpl	r3, [r1, #0]
 800852a:	2002      	movpl	r0, #2
 800852c:	4770      	bx	lr
 800852e:	b298      	uxth	r0, r3
 8008530:	b9a8      	cbnz	r0, 800855e <__lo0bits+0x52>
 8008532:	0c1b      	lsrs	r3, r3, #16
 8008534:	2010      	movs	r0, #16
 8008536:	f013 0fff 	tst.w	r3, #255	; 0xff
 800853a:	bf04      	itt	eq
 800853c:	0a1b      	lsreq	r3, r3, #8
 800853e:	3008      	addeq	r0, #8
 8008540:	071a      	lsls	r2, r3, #28
 8008542:	bf04      	itt	eq
 8008544:	091b      	lsreq	r3, r3, #4
 8008546:	3004      	addeq	r0, #4
 8008548:	079a      	lsls	r2, r3, #30
 800854a:	bf04      	itt	eq
 800854c:	089b      	lsreq	r3, r3, #2
 800854e:	3002      	addeq	r0, #2
 8008550:	07da      	lsls	r2, r3, #31
 8008552:	d402      	bmi.n	800855a <__lo0bits+0x4e>
 8008554:	085b      	lsrs	r3, r3, #1
 8008556:	d006      	beq.n	8008566 <__lo0bits+0x5a>
 8008558:	3001      	adds	r0, #1
 800855a:	600b      	str	r3, [r1, #0]
 800855c:	4770      	bx	lr
 800855e:	4610      	mov	r0, r2
 8008560:	e7e9      	b.n	8008536 <__lo0bits+0x2a>
 8008562:	2000      	movs	r0, #0
 8008564:	4770      	bx	lr
 8008566:	2020      	movs	r0, #32
 8008568:	4770      	bx	lr

0800856a <__i2b>:
 800856a:	b510      	push	{r4, lr}
 800856c:	460c      	mov	r4, r1
 800856e:	2101      	movs	r1, #1
 8008570:	f7ff fee9 	bl	8008346 <_Balloc>
 8008574:	2201      	movs	r2, #1
 8008576:	6144      	str	r4, [r0, #20]
 8008578:	6102      	str	r2, [r0, #16]
 800857a:	bd10      	pop	{r4, pc}

0800857c <__multiply>:
 800857c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008580:	4614      	mov	r4, r2
 8008582:	690a      	ldr	r2, [r1, #16]
 8008584:	6923      	ldr	r3, [r4, #16]
 8008586:	429a      	cmp	r2, r3
 8008588:	bfb8      	it	lt
 800858a:	460b      	movlt	r3, r1
 800858c:	4688      	mov	r8, r1
 800858e:	bfbc      	itt	lt
 8008590:	46a0      	movlt	r8, r4
 8008592:	461c      	movlt	r4, r3
 8008594:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008598:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800859c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80085a0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80085a4:	eb07 0609 	add.w	r6, r7, r9
 80085a8:	42b3      	cmp	r3, r6
 80085aa:	bfb8      	it	lt
 80085ac:	3101      	addlt	r1, #1
 80085ae:	f7ff feca 	bl	8008346 <_Balloc>
 80085b2:	f100 0514 	add.w	r5, r0, #20
 80085b6:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80085ba:	462b      	mov	r3, r5
 80085bc:	2200      	movs	r2, #0
 80085be:	4573      	cmp	r3, lr
 80085c0:	d316      	bcc.n	80085f0 <__multiply+0x74>
 80085c2:	f104 0214 	add.w	r2, r4, #20
 80085c6:	f108 0114 	add.w	r1, r8, #20
 80085ca:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80085ce:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80085d2:	9300      	str	r3, [sp, #0]
 80085d4:	9b00      	ldr	r3, [sp, #0]
 80085d6:	9201      	str	r2, [sp, #4]
 80085d8:	4293      	cmp	r3, r2
 80085da:	d80c      	bhi.n	80085f6 <__multiply+0x7a>
 80085dc:	2e00      	cmp	r6, #0
 80085de:	dd03      	ble.n	80085e8 <__multiply+0x6c>
 80085e0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d05d      	beq.n	80086a4 <__multiply+0x128>
 80085e8:	6106      	str	r6, [r0, #16]
 80085ea:	b003      	add	sp, #12
 80085ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085f0:	f843 2b04 	str.w	r2, [r3], #4
 80085f4:	e7e3      	b.n	80085be <__multiply+0x42>
 80085f6:	f8b2 b000 	ldrh.w	fp, [r2]
 80085fa:	f1bb 0f00 	cmp.w	fp, #0
 80085fe:	d023      	beq.n	8008648 <__multiply+0xcc>
 8008600:	4689      	mov	r9, r1
 8008602:	46ac      	mov	ip, r5
 8008604:	f04f 0800 	mov.w	r8, #0
 8008608:	f859 4b04 	ldr.w	r4, [r9], #4
 800860c:	f8dc a000 	ldr.w	sl, [ip]
 8008610:	b2a3      	uxth	r3, r4
 8008612:	fa1f fa8a 	uxth.w	sl, sl
 8008616:	fb0b a303 	mla	r3, fp, r3, sl
 800861a:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800861e:	f8dc 4000 	ldr.w	r4, [ip]
 8008622:	4443      	add	r3, r8
 8008624:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8008628:	fb0b 840a 	mla	r4, fp, sl, r8
 800862c:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8008630:	46e2      	mov	sl, ip
 8008632:	b29b      	uxth	r3, r3
 8008634:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008638:	454f      	cmp	r7, r9
 800863a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800863e:	f84a 3b04 	str.w	r3, [sl], #4
 8008642:	d82b      	bhi.n	800869c <__multiply+0x120>
 8008644:	f8cc 8004 	str.w	r8, [ip, #4]
 8008648:	9b01      	ldr	r3, [sp, #4]
 800864a:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800864e:	3204      	adds	r2, #4
 8008650:	f1ba 0f00 	cmp.w	sl, #0
 8008654:	d020      	beq.n	8008698 <__multiply+0x11c>
 8008656:	682b      	ldr	r3, [r5, #0]
 8008658:	4689      	mov	r9, r1
 800865a:	46a8      	mov	r8, r5
 800865c:	f04f 0b00 	mov.w	fp, #0
 8008660:	f8b9 c000 	ldrh.w	ip, [r9]
 8008664:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8008668:	fb0a 440c 	mla	r4, sl, ip, r4
 800866c:	445c      	add	r4, fp
 800866e:	46c4      	mov	ip, r8
 8008670:	b29b      	uxth	r3, r3
 8008672:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008676:	f84c 3b04 	str.w	r3, [ip], #4
 800867a:	f859 3b04 	ldr.w	r3, [r9], #4
 800867e:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8008682:	0c1b      	lsrs	r3, r3, #16
 8008684:	fb0a b303 	mla	r3, sl, r3, fp
 8008688:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800868c:	454f      	cmp	r7, r9
 800868e:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8008692:	d805      	bhi.n	80086a0 <__multiply+0x124>
 8008694:	f8c8 3004 	str.w	r3, [r8, #4]
 8008698:	3504      	adds	r5, #4
 800869a:	e79b      	b.n	80085d4 <__multiply+0x58>
 800869c:	46d4      	mov	ip, sl
 800869e:	e7b3      	b.n	8008608 <__multiply+0x8c>
 80086a0:	46e0      	mov	r8, ip
 80086a2:	e7dd      	b.n	8008660 <__multiply+0xe4>
 80086a4:	3e01      	subs	r6, #1
 80086a6:	e799      	b.n	80085dc <__multiply+0x60>

080086a8 <__pow5mult>:
 80086a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80086ac:	4615      	mov	r5, r2
 80086ae:	f012 0203 	ands.w	r2, r2, #3
 80086b2:	4606      	mov	r6, r0
 80086b4:	460f      	mov	r7, r1
 80086b6:	d007      	beq.n	80086c8 <__pow5mult+0x20>
 80086b8:	3a01      	subs	r2, #1
 80086ba:	4c21      	ldr	r4, [pc, #132]	; (8008740 <__pow5mult+0x98>)
 80086bc:	2300      	movs	r3, #0
 80086be:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80086c2:	f7ff fe8b 	bl	80083dc <__multadd>
 80086c6:	4607      	mov	r7, r0
 80086c8:	10ad      	asrs	r5, r5, #2
 80086ca:	d035      	beq.n	8008738 <__pow5mult+0x90>
 80086cc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80086ce:	b93c      	cbnz	r4, 80086e0 <__pow5mult+0x38>
 80086d0:	2010      	movs	r0, #16
 80086d2:	f7ff fe13 	bl	80082fc <malloc>
 80086d6:	6270      	str	r0, [r6, #36]	; 0x24
 80086d8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80086dc:	6004      	str	r4, [r0, #0]
 80086de:	60c4      	str	r4, [r0, #12]
 80086e0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80086e4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80086e8:	b94c      	cbnz	r4, 80086fe <__pow5mult+0x56>
 80086ea:	f240 2171 	movw	r1, #625	; 0x271
 80086ee:	4630      	mov	r0, r6
 80086f0:	f7ff ff3b 	bl	800856a <__i2b>
 80086f4:	2300      	movs	r3, #0
 80086f6:	f8c8 0008 	str.w	r0, [r8, #8]
 80086fa:	4604      	mov	r4, r0
 80086fc:	6003      	str	r3, [r0, #0]
 80086fe:	f04f 0800 	mov.w	r8, #0
 8008702:	07eb      	lsls	r3, r5, #31
 8008704:	d50a      	bpl.n	800871c <__pow5mult+0x74>
 8008706:	4639      	mov	r1, r7
 8008708:	4622      	mov	r2, r4
 800870a:	4630      	mov	r0, r6
 800870c:	f7ff ff36 	bl	800857c <__multiply>
 8008710:	4639      	mov	r1, r7
 8008712:	4681      	mov	r9, r0
 8008714:	4630      	mov	r0, r6
 8008716:	f7ff fe4a 	bl	80083ae <_Bfree>
 800871a:	464f      	mov	r7, r9
 800871c:	106d      	asrs	r5, r5, #1
 800871e:	d00b      	beq.n	8008738 <__pow5mult+0x90>
 8008720:	6820      	ldr	r0, [r4, #0]
 8008722:	b938      	cbnz	r0, 8008734 <__pow5mult+0x8c>
 8008724:	4622      	mov	r2, r4
 8008726:	4621      	mov	r1, r4
 8008728:	4630      	mov	r0, r6
 800872a:	f7ff ff27 	bl	800857c <__multiply>
 800872e:	6020      	str	r0, [r4, #0]
 8008730:	f8c0 8000 	str.w	r8, [r0]
 8008734:	4604      	mov	r4, r0
 8008736:	e7e4      	b.n	8008702 <__pow5mult+0x5a>
 8008738:	4638      	mov	r0, r7
 800873a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800873e:	bf00      	nop
 8008740:	0800c3c8 	.word	0x0800c3c8

08008744 <__lshift>:
 8008744:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008748:	460c      	mov	r4, r1
 800874a:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800874e:	6923      	ldr	r3, [r4, #16]
 8008750:	6849      	ldr	r1, [r1, #4]
 8008752:	eb0a 0903 	add.w	r9, sl, r3
 8008756:	68a3      	ldr	r3, [r4, #8]
 8008758:	4607      	mov	r7, r0
 800875a:	4616      	mov	r6, r2
 800875c:	f109 0501 	add.w	r5, r9, #1
 8008760:	42ab      	cmp	r3, r5
 8008762:	db32      	blt.n	80087ca <__lshift+0x86>
 8008764:	4638      	mov	r0, r7
 8008766:	f7ff fdee 	bl	8008346 <_Balloc>
 800876a:	2300      	movs	r3, #0
 800876c:	4680      	mov	r8, r0
 800876e:	f100 0114 	add.w	r1, r0, #20
 8008772:	461a      	mov	r2, r3
 8008774:	4553      	cmp	r3, sl
 8008776:	db2b      	blt.n	80087d0 <__lshift+0x8c>
 8008778:	6920      	ldr	r0, [r4, #16]
 800877a:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800877e:	f104 0314 	add.w	r3, r4, #20
 8008782:	f016 021f 	ands.w	r2, r6, #31
 8008786:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800878a:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800878e:	d025      	beq.n	80087dc <__lshift+0x98>
 8008790:	f1c2 0e20 	rsb	lr, r2, #32
 8008794:	2000      	movs	r0, #0
 8008796:	681e      	ldr	r6, [r3, #0]
 8008798:	468a      	mov	sl, r1
 800879a:	4096      	lsls	r6, r2
 800879c:	4330      	orrs	r0, r6
 800879e:	f84a 0b04 	str.w	r0, [sl], #4
 80087a2:	f853 0b04 	ldr.w	r0, [r3], #4
 80087a6:	459c      	cmp	ip, r3
 80087a8:	fa20 f00e 	lsr.w	r0, r0, lr
 80087ac:	d814      	bhi.n	80087d8 <__lshift+0x94>
 80087ae:	6048      	str	r0, [r1, #4]
 80087b0:	b108      	cbz	r0, 80087b6 <__lshift+0x72>
 80087b2:	f109 0502 	add.w	r5, r9, #2
 80087b6:	3d01      	subs	r5, #1
 80087b8:	4638      	mov	r0, r7
 80087ba:	f8c8 5010 	str.w	r5, [r8, #16]
 80087be:	4621      	mov	r1, r4
 80087c0:	f7ff fdf5 	bl	80083ae <_Bfree>
 80087c4:	4640      	mov	r0, r8
 80087c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80087ca:	3101      	adds	r1, #1
 80087cc:	005b      	lsls	r3, r3, #1
 80087ce:	e7c7      	b.n	8008760 <__lshift+0x1c>
 80087d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80087d4:	3301      	adds	r3, #1
 80087d6:	e7cd      	b.n	8008774 <__lshift+0x30>
 80087d8:	4651      	mov	r1, sl
 80087da:	e7dc      	b.n	8008796 <__lshift+0x52>
 80087dc:	3904      	subs	r1, #4
 80087de:	f853 2b04 	ldr.w	r2, [r3], #4
 80087e2:	f841 2f04 	str.w	r2, [r1, #4]!
 80087e6:	459c      	cmp	ip, r3
 80087e8:	d8f9      	bhi.n	80087de <__lshift+0x9a>
 80087ea:	e7e4      	b.n	80087b6 <__lshift+0x72>

080087ec <__mcmp>:
 80087ec:	6903      	ldr	r3, [r0, #16]
 80087ee:	690a      	ldr	r2, [r1, #16]
 80087f0:	1a9b      	subs	r3, r3, r2
 80087f2:	b530      	push	{r4, r5, lr}
 80087f4:	d10c      	bne.n	8008810 <__mcmp+0x24>
 80087f6:	0092      	lsls	r2, r2, #2
 80087f8:	3014      	adds	r0, #20
 80087fa:	3114      	adds	r1, #20
 80087fc:	1884      	adds	r4, r0, r2
 80087fe:	4411      	add	r1, r2
 8008800:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008804:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008808:	4295      	cmp	r5, r2
 800880a:	d003      	beq.n	8008814 <__mcmp+0x28>
 800880c:	d305      	bcc.n	800881a <__mcmp+0x2e>
 800880e:	2301      	movs	r3, #1
 8008810:	4618      	mov	r0, r3
 8008812:	bd30      	pop	{r4, r5, pc}
 8008814:	42a0      	cmp	r0, r4
 8008816:	d3f3      	bcc.n	8008800 <__mcmp+0x14>
 8008818:	e7fa      	b.n	8008810 <__mcmp+0x24>
 800881a:	f04f 33ff 	mov.w	r3, #4294967295
 800881e:	e7f7      	b.n	8008810 <__mcmp+0x24>

08008820 <__mdiff>:
 8008820:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008824:	460d      	mov	r5, r1
 8008826:	4607      	mov	r7, r0
 8008828:	4611      	mov	r1, r2
 800882a:	4628      	mov	r0, r5
 800882c:	4614      	mov	r4, r2
 800882e:	f7ff ffdd 	bl	80087ec <__mcmp>
 8008832:	1e06      	subs	r6, r0, #0
 8008834:	d108      	bne.n	8008848 <__mdiff+0x28>
 8008836:	4631      	mov	r1, r6
 8008838:	4638      	mov	r0, r7
 800883a:	f7ff fd84 	bl	8008346 <_Balloc>
 800883e:	2301      	movs	r3, #1
 8008840:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8008844:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008848:	bfa4      	itt	ge
 800884a:	4623      	movge	r3, r4
 800884c:	462c      	movge	r4, r5
 800884e:	4638      	mov	r0, r7
 8008850:	6861      	ldr	r1, [r4, #4]
 8008852:	bfa6      	itte	ge
 8008854:	461d      	movge	r5, r3
 8008856:	2600      	movge	r6, #0
 8008858:	2601      	movlt	r6, #1
 800885a:	f7ff fd74 	bl	8008346 <_Balloc>
 800885e:	692b      	ldr	r3, [r5, #16]
 8008860:	60c6      	str	r6, [r0, #12]
 8008862:	6926      	ldr	r6, [r4, #16]
 8008864:	f105 0914 	add.w	r9, r5, #20
 8008868:	f104 0214 	add.w	r2, r4, #20
 800886c:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8008870:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8008874:	f100 0514 	add.w	r5, r0, #20
 8008878:	f04f 0e00 	mov.w	lr, #0
 800887c:	f852 ab04 	ldr.w	sl, [r2], #4
 8008880:	f859 4b04 	ldr.w	r4, [r9], #4
 8008884:	fa1e f18a 	uxtah	r1, lr, sl
 8008888:	b2a3      	uxth	r3, r4
 800888a:	1ac9      	subs	r1, r1, r3
 800888c:	0c23      	lsrs	r3, r4, #16
 800888e:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8008892:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8008896:	b289      	uxth	r1, r1
 8008898:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800889c:	45c8      	cmp	r8, r9
 800889e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80088a2:	4694      	mov	ip, r2
 80088a4:	f845 3b04 	str.w	r3, [r5], #4
 80088a8:	d8e8      	bhi.n	800887c <__mdiff+0x5c>
 80088aa:	45bc      	cmp	ip, r7
 80088ac:	d304      	bcc.n	80088b8 <__mdiff+0x98>
 80088ae:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80088b2:	b183      	cbz	r3, 80088d6 <__mdiff+0xb6>
 80088b4:	6106      	str	r6, [r0, #16]
 80088b6:	e7c5      	b.n	8008844 <__mdiff+0x24>
 80088b8:	f85c 1b04 	ldr.w	r1, [ip], #4
 80088bc:	fa1e f381 	uxtah	r3, lr, r1
 80088c0:	141a      	asrs	r2, r3, #16
 80088c2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80088c6:	b29b      	uxth	r3, r3
 80088c8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80088cc:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80088d0:	f845 3b04 	str.w	r3, [r5], #4
 80088d4:	e7e9      	b.n	80088aa <__mdiff+0x8a>
 80088d6:	3e01      	subs	r6, #1
 80088d8:	e7e9      	b.n	80088ae <__mdiff+0x8e>
	...

080088dc <__ulp>:
 80088dc:	4b12      	ldr	r3, [pc, #72]	; (8008928 <__ulp+0x4c>)
 80088de:	ee10 2a90 	vmov	r2, s1
 80088e2:	401a      	ands	r2, r3
 80088e4:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	dd04      	ble.n	80088f6 <__ulp+0x1a>
 80088ec:	2000      	movs	r0, #0
 80088ee:	4619      	mov	r1, r3
 80088f0:	ec41 0b10 	vmov	d0, r0, r1
 80088f4:	4770      	bx	lr
 80088f6:	425b      	negs	r3, r3
 80088f8:	151b      	asrs	r3, r3, #20
 80088fa:	2b13      	cmp	r3, #19
 80088fc:	f04f 0000 	mov.w	r0, #0
 8008900:	f04f 0100 	mov.w	r1, #0
 8008904:	dc04      	bgt.n	8008910 <__ulp+0x34>
 8008906:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800890a:	fa42 f103 	asr.w	r1, r2, r3
 800890e:	e7ef      	b.n	80088f0 <__ulp+0x14>
 8008910:	3b14      	subs	r3, #20
 8008912:	2b1e      	cmp	r3, #30
 8008914:	f04f 0201 	mov.w	r2, #1
 8008918:	bfda      	itte	le
 800891a:	f1c3 031f 	rsble	r3, r3, #31
 800891e:	fa02 f303 	lslle.w	r3, r2, r3
 8008922:	4613      	movgt	r3, r2
 8008924:	4618      	mov	r0, r3
 8008926:	e7e3      	b.n	80088f0 <__ulp+0x14>
 8008928:	7ff00000 	.word	0x7ff00000

0800892c <__b2d>:
 800892c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800892e:	6905      	ldr	r5, [r0, #16]
 8008930:	f100 0714 	add.w	r7, r0, #20
 8008934:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8008938:	1f2e      	subs	r6, r5, #4
 800893a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800893e:	4620      	mov	r0, r4
 8008940:	f7ff fdc5 	bl	80084ce <__hi0bits>
 8008944:	f1c0 0320 	rsb	r3, r0, #32
 8008948:	280a      	cmp	r0, #10
 800894a:	600b      	str	r3, [r1, #0]
 800894c:	f8df c074 	ldr.w	ip, [pc, #116]	; 80089c4 <__b2d+0x98>
 8008950:	dc14      	bgt.n	800897c <__b2d+0x50>
 8008952:	f1c0 0e0b 	rsb	lr, r0, #11
 8008956:	fa24 f10e 	lsr.w	r1, r4, lr
 800895a:	42b7      	cmp	r7, r6
 800895c:	ea41 030c 	orr.w	r3, r1, ip
 8008960:	bf34      	ite	cc
 8008962:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8008966:	2100      	movcs	r1, #0
 8008968:	3015      	adds	r0, #21
 800896a:	fa04 f000 	lsl.w	r0, r4, r0
 800896e:	fa21 f10e 	lsr.w	r1, r1, lr
 8008972:	ea40 0201 	orr.w	r2, r0, r1
 8008976:	ec43 2b10 	vmov	d0, r2, r3
 800897a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800897c:	42b7      	cmp	r7, r6
 800897e:	bf3a      	itte	cc
 8008980:	f1a5 0608 	subcc.w	r6, r5, #8
 8008984:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8008988:	2100      	movcs	r1, #0
 800898a:	380b      	subs	r0, #11
 800898c:	d015      	beq.n	80089ba <__b2d+0x8e>
 800898e:	4084      	lsls	r4, r0
 8008990:	f1c0 0520 	rsb	r5, r0, #32
 8008994:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 8008998:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 800899c:	42be      	cmp	r6, r7
 800899e:	fa21 fc05 	lsr.w	ip, r1, r5
 80089a2:	ea44 030c 	orr.w	r3, r4, ip
 80089a6:	bf8c      	ite	hi
 80089a8:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80089ac:	2400      	movls	r4, #0
 80089ae:	fa01 f000 	lsl.w	r0, r1, r0
 80089b2:	40ec      	lsrs	r4, r5
 80089b4:	ea40 0204 	orr.w	r2, r0, r4
 80089b8:	e7dd      	b.n	8008976 <__b2d+0x4a>
 80089ba:	ea44 030c 	orr.w	r3, r4, ip
 80089be:	460a      	mov	r2, r1
 80089c0:	e7d9      	b.n	8008976 <__b2d+0x4a>
 80089c2:	bf00      	nop
 80089c4:	3ff00000 	.word	0x3ff00000

080089c8 <__d2b>:
 80089c8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80089cc:	460e      	mov	r6, r1
 80089ce:	2101      	movs	r1, #1
 80089d0:	ec59 8b10 	vmov	r8, r9, d0
 80089d4:	4615      	mov	r5, r2
 80089d6:	f7ff fcb6 	bl	8008346 <_Balloc>
 80089da:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80089de:	4607      	mov	r7, r0
 80089e0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80089e4:	bb34      	cbnz	r4, 8008a34 <__d2b+0x6c>
 80089e6:	9301      	str	r3, [sp, #4]
 80089e8:	f1b8 0300 	subs.w	r3, r8, #0
 80089ec:	d027      	beq.n	8008a3e <__d2b+0x76>
 80089ee:	a802      	add	r0, sp, #8
 80089f0:	f840 3d08 	str.w	r3, [r0, #-8]!
 80089f4:	f7ff fd8a 	bl	800850c <__lo0bits>
 80089f8:	9900      	ldr	r1, [sp, #0]
 80089fa:	b1f0      	cbz	r0, 8008a3a <__d2b+0x72>
 80089fc:	9a01      	ldr	r2, [sp, #4]
 80089fe:	f1c0 0320 	rsb	r3, r0, #32
 8008a02:	fa02 f303 	lsl.w	r3, r2, r3
 8008a06:	430b      	orrs	r3, r1
 8008a08:	40c2      	lsrs	r2, r0
 8008a0a:	617b      	str	r3, [r7, #20]
 8008a0c:	9201      	str	r2, [sp, #4]
 8008a0e:	9b01      	ldr	r3, [sp, #4]
 8008a10:	61bb      	str	r3, [r7, #24]
 8008a12:	2b00      	cmp	r3, #0
 8008a14:	bf14      	ite	ne
 8008a16:	2102      	movne	r1, #2
 8008a18:	2101      	moveq	r1, #1
 8008a1a:	6139      	str	r1, [r7, #16]
 8008a1c:	b1c4      	cbz	r4, 8008a50 <__d2b+0x88>
 8008a1e:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8008a22:	4404      	add	r4, r0
 8008a24:	6034      	str	r4, [r6, #0]
 8008a26:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008a2a:	6028      	str	r0, [r5, #0]
 8008a2c:	4638      	mov	r0, r7
 8008a2e:	b003      	add	sp, #12
 8008a30:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008a34:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008a38:	e7d5      	b.n	80089e6 <__d2b+0x1e>
 8008a3a:	6179      	str	r1, [r7, #20]
 8008a3c:	e7e7      	b.n	8008a0e <__d2b+0x46>
 8008a3e:	a801      	add	r0, sp, #4
 8008a40:	f7ff fd64 	bl	800850c <__lo0bits>
 8008a44:	9b01      	ldr	r3, [sp, #4]
 8008a46:	617b      	str	r3, [r7, #20]
 8008a48:	2101      	movs	r1, #1
 8008a4a:	6139      	str	r1, [r7, #16]
 8008a4c:	3020      	adds	r0, #32
 8008a4e:	e7e5      	b.n	8008a1c <__d2b+0x54>
 8008a50:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8008a54:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008a58:	6030      	str	r0, [r6, #0]
 8008a5a:	6918      	ldr	r0, [r3, #16]
 8008a5c:	f7ff fd37 	bl	80084ce <__hi0bits>
 8008a60:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8008a64:	e7e1      	b.n	8008a2a <__d2b+0x62>

08008a66 <__ratio>:
 8008a66:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a6a:	4688      	mov	r8, r1
 8008a6c:	4669      	mov	r1, sp
 8008a6e:	4681      	mov	r9, r0
 8008a70:	f7ff ff5c 	bl	800892c <__b2d>
 8008a74:	a901      	add	r1, sp, #4
 8008a76:	4640      	mov	r0, r8
 8008a78:	ec57 6b10 	vmov	r6, r7, d0
 8008a7c:	f7ff ff56 	bl	800892c <__b2d>
 8008a80:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008a84:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8008a88:	eba3 0c02 	sub.w	ip, r3, r2
 8008a8c:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008a90:	1a9b      	subs	r3, r3, r2
 8008a92:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8008a96:	ec5b ab10 	vmov	sl, fp, d0
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	bfce      	itee	gt
 8008a9e:	463a      	movgt	r2, r7
 8008aa0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008aa4:	465a      	movle	r2, fp
 8008aa6:	4659      	mov	r1, fp
 8008aa8:	463d      	mov	r5, r7
 8008aaa:	bfd4      	ite	le
 8008aac:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 8008ab0:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 8008ab4:	4630      	mov	r0, r6
 8008ab6:	ee10 2a10 	vmov	r2, s0
 8008aba:	460b      	mov	r3, r1
 8008abc:	4629      	mov	r1, r5
 8008abe:	f7f7 fe71 	bl	80007a4 <__aeabi_ddiv>
 8008ac2:	ec41 0b10 	vmov	d0, r0, r1
 8008ac6:	b003      	add	sp, #12
 8008ac8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008acc <__copybits>:
 8008acc:	3901      	subs	r1, #1
 8008ace:	b510      	push	{r4, lr}
 8008ad0:	1149      	asrs	r1, r1, #5
 8008ad2:	6914      	ldr	r4, [r2, #16]
 8008ad4:	3101      	adds	r1, #1
 8008ad6:	f102 0314 	add.w	r3, r2, #20
 8008ada:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008ade:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008ae2:	42a3      	cmp	r3, r4
 8008ae4:	4602      	mov	r2, r0
 8008ae6:	d303      	bcc.n	8008af0 <__copybits+0x24>
 8008ae8:	2300      	movs	r3, #0
 8008aea:	428a      	cmp	r2, r1
 8008aec:	d305      	bcc.n	8008afa <__copybits+0x2e>
 8008aee:	bd10      	pop	{r4, pc}
 8008af0:	f853 2b04 	ldr.w	r2, [r3], #4
 8008af4:	f840 2b04 	str.w	r2, [r0], #4
 8008af8:	e7f3      	b.n	8008ae2 <__copybits+0x16>
 8008afa:	f842 3b04 	str.w	r3, [r2], #4
 8008afe:	e7f4      	b.n	8008aea <__copybits+0x1e>

08008b00 <__any_on>:
 8008b00:	f100 0214 	add.w	r2, r0, #20
 8008b04:	6900      	ldr	r0, [r0, #16]
 8008b06:	114b      	asrs	r3, r1, #5
 8008b08:	4298      	cmp	r0, r3
 8008b0a:	b510      	push	{r4, lr}
 8008b0c:	db11      	blt.n	8008b32 <__any_on+0x32>
 8008b0e:	dd0a      	ble.n	8008b26 <__any_on+0x26>
 8008b10:	f011 011f 	ands.w	r1, r1, #31
 8008b14:	d007      	beq.n	8008b26 <__any_on+0x26>
 8008b16:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008b1a:	fa24 f001 	lsr.w	r0, r4, r1
 8008b1e:	fa00 f101 	lsl.w	r1, r0, r1
 8008b22:	428c      	cmp	r4, r1
 8008b24:	d10b      	bne.n	8008b3e <__any_on+0x3e>
 8008b26:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008b2a:	4293      	cmp	r3, r2
 8008b2c:	d803      	bhi.n	8008b36 <__any_on+0x36>
 8008b2e:	2000      	movs	r0, #0
 8008b30:	bd10      	pop	{r4, pc}
 8008b32:	4603      	mov	r3, r0
 8008b34:	e7f7      	b.n	8008b26 <__any_on+0x26>
 8008b36:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008b3a:	2900      	cmp	r1, #0
 8008b3c:	d0f5      	beq.n	8008b2a <__any_on+0x2a>
 8008b3e:	2001      	movs	r0, #1
 8008b40:	e7f6      	b.n	8008b30 <__any_on+0x30>

08008b42 <_calloc_r>:
 8008b42:	b538      	push	{r3, r4, r5, lr}
 8008b44:	fb02 f401 	mul.w	r4, r2, r1
 8008b48:	4621      	mov	r1, r4
 8008b4a:	f000 f809 	bl	8008b60 <_malloc_r>
 8008b4e:	4605      	mov	r5, r0
 8008b50:	b118      	cbz	r0, 8008b5a <_calloc_r+0x18>
 8008b52:	4622      	mov	r2, r4
 8008b54:	2100      	movs	r1, #0
 8008b56:	f7fe f993 	bl	8006e80 <memset>
 8008b5a:	4628      	mov	r0, r5
 8008b5c:	bd38      	pop	{r3, r4, r5, pc}
	...

08008b60 <_malloc_r>:
 8008b60:	b570      	push	{r4, r5, r6, lr}
 8008b62:	1ccd      	adds	r5, r1, #3
 8008b64:	f025 0503 	bic.w	r5, r5, #3
 8008b68:	3508      	adds	r5, #8
 8008b6a:	2d0c      	cmp	r5, #12
 8008b6c:	bf38      	it	cc
 8008b6e:	250c      	movcc	r5, #12
 8008b70:	2d00      	cmp	r5, #0
 8008b72:	4606      	mov	r6, r0
 8008b74:	db01      	blt.n	8008b7a <_malloc_r+0x1a>
 8008b76:	42a9      	cmp	r1, r5
 8008b78:	d903      	bls.n	8008b82 <_malloc_r+0x22>
 8008b7a:	230c      	movs	r3, #12
 8008b7c:	6033      	str	r3, [r6, #0]
 8008b7e:	2000      	movs	r0, #0
 8008b80:	bd70      	pop	{r4, r5, r6, pc}
 8008b82:	f000 f876 	bl	8008c72 <__malloc_lock>
 8008b86:	4a21      	ldr	r2, [pc, #132]	; (8008c0c <_malloc_r+0xac>)
 8008b88:	6814      	ldr	r4, [r2, #0]
 8008b8a:	4621      	mov	r1, r4
 8008b8c:	b991      	cbnz	r1, 8008bb4 <_malloc_r+0x54>
 8008b8e:	4c20      	ldr	r4, [pc, #128]	; (8008c10 <_malloc_r+0xb0>)
 8008b90:	6823      	ldr	r3, [r4, #0]
 8008b92:	b91b      	cbnz	r3, 8008b9c <_malloc_r+0x3c>
 8008b94:	4630      	mov	r0, r6
 8008b96:	f000 f83d 	bl	8008c14 <_sbrk_r>
 8008b9a:	6020      	str	r0, [r4, #0]
 8008b9c:	4629      	mov	r1, r5
 8008b9e:	4630      	mov	r0, r6
 8008ba0:	f000 f838 	bl	8008c14 <_sbrk_r>
 8008ba4:	1c43      	adds	r3, r0, #1
 8008ba6:	d124      	bne.n	8008bf2 <_malloc_r+0x92>
 8008ba8:	230c      	movs	r3, #12
 8008baa:	6033      	str	r3, [r6, #0]
 8008bac:	4630      	mov	r0, r6
 8008bae:	f000 f861 	bl	8008c74 <__malloc_unlock>
 8008bb2:	e7e4      	b.n	8008b7e <_malloc_r+0x1e>
 8008bb4:	680b      	ldr	r3, [r1, #0]
 8008bb6:	1b5b      	subs	r3, r3, r5
 8008bb8:	d418      	bmi.n	8008bec <_malloc_r+0x8c>
 8008bba:	2b0b      	cmp	r3, #11
 8008bbc:	d90f      	bls.n	8008bde <_malloc_r+0x7e>
 8008bbe:	600b      	str	r3, [r1, #0]
 8008bc0:	50cd      	str	r5, [r1, r3]
 8008bc2:	18cc      	adds	r4, r1, r3
 8008bc4:	4630      	mov	r0, r6
 8008bc6:	f000 f855 	bl	8008c74 <__malloc_unlock>
 8008bca:	f104 000b 	add.w	r0, r4, #11
 8008bce:	1d23      	adds	r3, r4, #4
 8008bd0:	f020 0007 	bic.w	r0, r0, #7
 8008bd4:	1ac3      	subs	r3, r0, r3
 8008bd6:	d0d3      	beq.n	8008b80 <_malloc_r+0x20>
 8008bd8:	425a      	negs	r2, r3
 8008bda:	50e2      	str	r2, [r4, r3]
 8008bdc:	e7d0      	b.n	8008b80 <_malloc_r+0x20>
 8008bde:	428c      	cmp	r4, r1
 8008be0:	684b      	ldr	r3, [r1, #4]
 8008be2:	bf16      	itet	ne
 8008be4:	6063      	strne	r3, [r4, #4]
 8008be6:	6013      	streq	r3, [r2, #0]
 8008be8:	460c      	movne	r4, r1
 8008bea:	e7eb      	b.n	8008bc4 <_malloc_r+0x64>
 8008bec:	460c      	mov	r4, r1
 8008bee:	6849      	ldr	r1, [r1, #4]
 8008bf0:	e7cc      	b.n	8008b8c <_malloc_r+0x2c>
 8008bf2:	1cc4      	adds	r4, r0, #3
 8008bf4:	f024 0403 	bic.w	r4, r4, #3
 8008bf8:	42a0      	cmp	r0, r4
 8008bfa:	d005      	beq.n	8008c08 <_malloc_r+0xa8>
 8008bfc:	1a21      	subs	r1, r4, r0
 8008bfe:	4630      	mov	r0, r6
 8008c00:	f000 f808 	bl	8008c14 <_sbrk_r>
 8008c04:	3001      	adds	r0, #1
 8008c06:	d0cf      	beq.n	8008ba8 <_malloc_r+0x48>
 8008c08:	6025      	str	r5, [r4, #0]
 8008c0a:	e7db      	b.n	8008bc4 <_malloc_r+0x64>
 8008c0c:	20000634 	.word	0x20000634
 8008c10:	20000638 	.word	0x20000638

08008c14 <_sbrk_r>:
 8008c14:	b538      	push	{r3, r4, r5, lr}
 8008c16:	4c06      	ldr	r4, [pc, #24]	; (8008c30 <_sbrk_r+0x1c>)
 8008c18:	2300      	movs	r3, #0
 8008c1a:	4605      	mov	r5, r0
 8008c1c:	4608      	mov	r0, r1
 8008c1e:	6023      	str	r3, [r4, #0]
 8008c20:	f7fa faf2 	bl	8003208 <_sbrk>
 8008c24:	1c43      	adds	r3, r0, #1
 8008c26:	d102      	bne.n	8008c2e <_sbrk_r+0x1a>
 8008c28:	6823      	ldr	r3, [r4, #0]
 8008c2a:	b103      	cbz	r3, 8008c2e <_sbrk_r+0x1a>
 8008c2c:	602b      	str	r3, [r5, #0]
 8008c2e:	bd38      	pop	{r3, r4, r5, pc}
 8008c30:	20000af0 	.word	0x20000af0

08008c34 <strncmp>:
 8008c34:	b510      	push	{r4, lr}
 8008c36:	b16a      	cbz	r2, 8008c54 <strncmp+0x20>
 8008c38:	3901      	subs	r1, #1
 8008c3a:	1884      	adds	r4, r0, r2
 8008c3c:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008c40:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008c44:	4293      	cmp	r3, r2
 8008c46:	d103      	bne.n	8008c50 <strncmp+0x1c>
 8008c48:	42a0      	cmp	r0, r4
 8008c4a:	d001      	beq.n	8008c50 <strncmp+0x1c>
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d1f5      	bne.n	8008c3c <strncmp+0x8>
 8008c50:	1a98      	subs	r0, r3, r2
 8008c52:	bd10      	pop	{r4, pc}
 8008c54:	4610      	mov	r0, r2
 8008c56:	e7fc      	b.n	8008c52 <strncmp+0x1e>

08008c58 <__ascii_wctomb>:
 8008c58:	b149      	cbz	r1, 8008c6e <__ascii_wctomb+0x16>
 8008c5a:	2aff      	cmp	r2, #255	; 0xff
 8008c5c:	bf85      	ittet	hi
 8008c5e:	238a      	movhi	r3, #138	; 0x8a
 8008c60:	6003      	strhi	r3, [r0, #0]
 8008c62:	700a      	strbls	r2, [r1, #0]
 8008c64:	f04f 30ff 	movhi.w	r0, #4294967295
 8008c68:	bf98      	it	ls
 8008c6a:	2001      	movls	r0, #1
 8008c6c:	4770      	bx	lr
 8008c6e:	4608      	mov	r0, r1
 8008c70:	4770      	bx	lr

08008c72 <__malloc_lock>:
 8008c72:	4770      	bx	lr

08008c74 <__malloc_unlock>:
 8008c74:	4770      	bx	lr
	...

08008c78 <tan>:
 8008c78:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008c7a:	ec51 0b10 	vmov	r0, r1, d0
 8008c7e:	4a14      	ldr	r2, [pc, #80]	; (8008cd0 <tan+0x58>)
 8008c80:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008c84:	4293      	cmp	r3, r2
 8008c86:	dc05      	bgt.n	8008c94 <tan+0x1c>
 8008c88:	ed9f 1b0f 	vldr	d1, [pc, #60]	; 8008cc8 <tan+0x50>
 8008c8c:	2001      	movs	r0, #1
 8008c8e:	f001 fce3 	bl	800a658 <__kernel_tan>
 8008c92:	e009      	b.n	8008ca8 <tan+0x30>
 8008c94:	4a0f      	ldr	r2, [pc, #60]	; (8008cd4 <tan+0x5c>)
 8008c96:	4293      	cmp	r3, r2
 8008c98:	dd09      	ble.n	8008cae <tan+0x36>
 8008c9a:	ee10 2a10 	vmov	r2, s0
 8008c9e:	460b      	mov	r3, r1
 8008ca0:	f7f7 fa9e 	bl	80001e0 <__aeabi_dsub>
 8008ca4:	ec41 0b10 	vmov	d0, r0, r1
 8008ca8:	b005      	add	sp, #20
 8008caa:	f85d fb04 	ldr.w	pc, [sp], #4
 8008cae:	4668      	mov	r0, sp
 8008cb0:	f000 feee 	bl	8009a90 <__ieee754_rem_pio2>
 8008cb4:	0040      	lsls	r0, r0, #1
 8008cb6:	f000 0002 	and.w	r0, r0, #2
 8008cba:	f1c0 0001 	rsb	r0, r0, #1
 8008cbe:	ed9d 1b02 	vldr	d1, [sp, #8]
 8008cc2:	ed9d 0b00 	vldr	d0, [sp]
 8008cc6:	e7e2      	b.n	8008c8e <tan+0x16>
	...
 8008cd0:	3fe921fb 	.word	0x3fe921fb
 8008cd4:	7fefffff 	.word	0x7fefffff

08008cd8 <pow>:
 8008cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cdc:	ed2d 8b04 	vpush	{d8-d9}
 8008ce0:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 8008fb4 <pow+0x2dc>
 8008ce4:	b08d      	sub	sp, #52	; 0x34
 8008ce6:	ec57 6b10 	vmov	r6, r7, d0
 8008cea:	ec55 4b11 	vmov	r4, r5, d1
 8008cee:	f000 f9bf 	bl	8009070 <__ieee754_pow>
 8008cf2:	f999 3000 	ldrsb.w	r3, [r9]
 8008cf6:	9300      	str	r3, [sp, #0]
 8008cf8:	3301      	adds	r3, #1
 8008cfa:	eeb0 8a40 	vmov.f32	s16, s0
 8008cfe:	eef0 8a60 	vmov.f32	s17, s1
 8008d02:	46c8      	mov	r8, r9
 8008d04:	d05f      	beq.n	8008dc6 <pow+0xee>
 8008d06:	4622      	mov	r2, r4
 8008d08:	462b      	mov	r3, r5
 8008d0a:	4620      	mov	r0, r4
 8008d0c:	4629      	mov	r1, r5
 8008d0e:	f7f7 feb9 	bl	8000a84 <__aeabi_dcmpun>
 8008d12:	4683      	mov	fp, r0
 8008d14:	2800      	cmp	r0, #0
 8008d16:	d156      	bne.n	8008dc6 <pow+0xee>
 8008d18:	4632      	mov	r2, r6
 8008d1a:	463b      	mov	r3, r7
 8008d1c:	4630      	mov	r0, r6
 8008d1e:	4639      	mov	r1, r7
 8008d20:	f7f7 feb0 	bl	8000a84 <__aeabi_dcmpun>
 8008d24:	9001      	str	r0, [sp, #4]
 8008d26:	b1e8      	cbz	r0, 8008d64 <pow+0x8c>
 8008d28:	2200      	movs	r2, #0
 8008d2a:	2300      	movs	r3, #0
 8008d2c:	4620      	mov	r0, r4
 8008d2e:	4629      	mov	r1, r5
 8008d30:	f7f7 fe76 	bl	8000a20 <__aeabi_dcmpeq>
 8008d34:	2800      	cmp	r0, #0
 8008d36:	d046      	beq.n	8008dc6 <pow+0xee>
 8008d38:	2301      	movs	r3, #1
 8008d3a:	9302      	str	r3, [sp, #8]
 8008d3c:	4b96      	ldr	r3, [pc, #600]	; (8008f98 <pow+0x2c0>)
 8008d3e:	9303      	str	r3, [sp, #12]
 8008d40:	4b96      	ldr	r3, [pc, #600]	; (8008f9c <pow+0x2c4>)
 8008d42:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8008d46:	2200      	movs	r2, #0
 8008d48:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008d4c:	9b00      	ldr	r3, [sp, #0]
 8008d4e:	2b02      	cmp	r3, #2
 8008d50:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8008d54:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8008d58:	d033      	beq.n	8008dc2 <pow+0xea>
 8008d5a:	a802      	add	r0, sp, #8
 8008d5c:	f001 fee0 	bl	800ab20 <matherr>
 8008d60:	bb48      	cbnz	r0, 8008db6 <pow+0xde>
 8008d62:	e05d      	b.n	8008e20 <pow+0x148>
 8008d64:	f04f 0a00 	mov.w	sl, #0
 8008d68:	f04f 0b00 	mov.w	fp, #0
 8008d6c:	4652      	mov	r2, sl
 8008d6e:	465b      	mov	r3, fp
 8008d70:	4630      	mov	r0, r6
 8008d72:	4639      	mov	r1, r7
 8008d74:	f7f7 fe54 	bl	8000a20 <__aeabi_dcmpeq>
 8008d78:	ec4b ab19 	vmov	d9, sl, fp
 8008d7c:	2800      	cmp	r0, #0
 8008d7e:	d054      	beq.n	8008e2a <pow+0x152>
 8008d80:	4652      	mov	r2, sl
 8008d82:	465b      	mov	r3, fp
 8008d84:	4620      	mov	r0, r4
 8008d86:	4629      	mov	r1, r5
 8008d88:	f7f7 fe4a 	bl	8000a20 <__aeabi_dcmpeq>
 8008d8c:	4680      	mov	r8, r0
 8008d8e:	b318      	cbz	r0, 8008dd8 <pow+0x100>
 8008d90:	2301      	movs	r3, #1
 8008d92:	9302      	str	r3, [sp, #8]
 8008d94:	4b80      	ldr	r3, [pc, #512]	; (8008f98 <pow+0x2c0>)
 8008d96:	9303      	str	r3, [sp, #12]
 8008d98:	9b01      	ldr	r3, [sp, #4]
 8008d9a:	930a      	str	r3, [sp, #40]	; 0x28
 8008d9c:	9b00      	ldr	r3, [sp, #0]
 8008d9e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8008da2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8008da6:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d0d5      	beq.n	8008d5a <pow+0x82>
 8008dae:	4b7b      	ldr	r3, [pc, #492]	; (8008f9c <pow+0x2c4>)
 8008db0:	2200      	movs	r2, #0
 8008db2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008db6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008db8:	b11b      	cbz	r3, 8008dc2 <pow+0xea>
 8008dba:	f7fe f837 	bl	8006e2c <__errno>
 8008dbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008dc0:	6003      	str	r3, [r0, #0]
 8008dc2:	ed9d 8b08 	vldr	d8, [sp, #32]
 8008dc6:	eeb0 0a48 	vmov.f32	s0, s16
 8008dca:	eef0 0a68 	vmov.f32	s1, s17
 8008dce:	b00d      	add	sp, #52	; 0x34
 8008dd0:	ecbd 8b04 	vpop	{d8-d9}
 8008dd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008dd8:	ec45 4b10 	vmov	d0, r4, r5
 8008ddc:	f001 fe11 	bl	800aa02 <finite>
 8008de0:	2800      	cmp	r0, #0
 8008de2:	d0f0      	beq.n	8008dc6 <pow+0xee>
 8008de4:	4652      	mov	r2, sl
 8008de6:	465b      	mov	r3, fp
 8008de8:	4620      	mov	r0, r4
 8008dea:	4629      	mov	r1, r5
 8008dec:	f7f7 fe22 	bl	8000a34 <__aeabi_dcmplt>
 8008df0:	2800      	cmp	r0, #0
 8008df2:	d0e8      	beq.n	8008dc6 <pow+0xee>
 8008df4:	2301      	movs	r3, #1
 8008df6:	9302      	str	r3, [sp, #8]
 8008df8:	4b67      	ldr	r3, [pc, #412]	; (8008f98 <pow+0x2c0>)
 8008dfa:	9303      	str	r3, [sp, #12]
 8008dfc:	f999 3000 	ldrsb.w	r3, [r9]
 8008e00:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8008e04:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8008e08:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8008e0c:	b913      	cbnz	r3, 8008e14 <pow+0x13c>
 8008e0e:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8008e12:	e7a2      	b.n	8008d5a <pow+0x82>
 8008e14:	4962      	ldr	r1, [pc, #392]	; (8008fa0 <pow+0x2c8>)
 8008e16:	2000      	movs	r0, #0
 8008e18:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008e1c:	2b02      	cmp	r3, #2
 8008e1e:	d19c      	bne.n	8008d5a <pow+0x82>
 8008e20:	f7fe f804 	bl	8006e2c <__errno>
 8008e24:	2321      	movs	r3, #33	; 0x21
 8008e26:	6003      	str	r3, [r0, #0]
 8008e28:	e7c5      	b.n	8008db6 <pow+0xde>
 8008e2a:	eeb0 0a48 	vmov.f32	s0, s16
 8008e2e:	eef0 0a68 	vmov.f32	s1, s17
 8008e32:	f001 fde6 	bl	800aa02 <finite>
 8008e36:	9000      	str	r0, [sp, #0]
 8008e38:	2800      	cmp	r0, #0
 8008e3a:	f040 8081 	bne.w	8008f40 <pow+0x268>
 8008e3e:	ec47 6b10 	vmov	d0, r6, r7
 8008e42:	f001 fdde 	bl	800aa02 <finite>
 8008e46:	2800      	cmp	r0, #0
 8008e48:	d07a      	beq.n	8008f40 <pow+0x268>
 8008e4a:	ec45 4b10 	vmov	d0, r4, r5
 8008e4e:	f001 fdd8 	bl	800aa02 <finite>
 8008e52:	2800      	cmp	r0, #0
 8008e54:	d074      	beq.n	8008f40 <pow+0x268>
 8008e56:	ec53 2b18 	vmov	r2, r3, d8
 8008e5a:	ee18 0a10 	vmov	r0, s16
 8008e5e:	4619      	mov	r1, r3
 8008e60:	f7f7 fe10 	bl	8000a84 <__aeabi_dcmpun>
 8008e64:	f999 9000 	ldrsb.w	r9, [r9]
 8008e68:	4b4b      	ldr	r3, [pc, #300]	; (8008f98 <pow+0x2c0>)
 8008e6a:	b1b0      	cbz	r0, 8008e9a <pow+0x1c2>
 8008e6c:	2201      	movs	r2, #1
 8008e6e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008e72:	9b00      	ldr	r3, [sp, #0]
 8008e74:	930a      	str	r3, [sp, #40]	; 0x28
 8008e76:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8008e7a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8008e7e:	f1b9 0f00 	cmp.w	r9, #0
 8008e82:	d0c4      	beq.n	8008e0e <pow+0x136>
 8008e84:	4652      	mov	r2, sl
 8008e86:	465b      	mov	r3, fp
 8008e88:	4650      	mov	r0, sl
 8008e8a:	4659      	mov	r1, fp
 8008e8c:	f7f7 fc8a 	bl	80007a4 <__aeabi_ddiv>
 8008e90:	f1b9 0f02 	cmp.w	r9, #2
 8008e94:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008e98:	e7c1      	b.n	8008e1e <pow+0x146>
 8008e9a:	2203      	movs	r2, #3
 8008e9c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008ea0:	900a      	str	r0, [sp, #40]	; 0x28
 8008ea2:	4629      	mov	r1, r5
 8008ea4:	4620      	mov	r0, r4
 8008ea6:	2200      	movs	r2, #0
 8008ea8:	4b3e      	ldr	r3, [pc, #248]	; (8008fa4 <pow+0x2cc>)
 8008eaa:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8008eae:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8008eb2:	f7f7 fb4d 	bl	8000550 <__aeabi_dmul>
 8008eb6:	4604      	mov	r4, r0
 8008eb8:	460d      	mov	r5, r1
 8008eba:	f1b9 0f00 	cmp.w	r9, #0
 8008ebe:	d124      	bne.n	8008f0a <pow+0x232>
 8008ec0:	4b39      	ldr	r3, [pc, #228]	; (8008fa8 <pow+0x2d0>)
 8008ec2:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8008ec6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008eca:	4630      	mov	r0, r6
 8008ecc:	4652      	mov	r2, sl
 8008ece:	465b      	mov	r3, fp
 8008ed0:	4639      	mov	r1, r7
 8008ed2:	f7f7 fdaf 	bl	8000a34 <__aeabi_dcmplt>
 8008ed6:	2800      	cmp	r0, #0
 8008ed8:	d056      	beq.n	8008f88 <pow+0x2b0>
 8008eda:	ec45 4b10 	vmov	d0, r4, r5
 8008ede:	f001 fe2b 	bl	800ab38 <rint>
 8008ee2:	4622      	mov	r2, r4
 8008ee4:	462b      	mov	r3, r5
 8008ee6:	ec51 0b10 	vmov	r0, r1, d0
 8008eea:	f7f7 fd99 	bl	8000a20 <__aeabi_dcmpeq>
 8008eee:	b920      	cbnz	r0, 8008efa <pow+0x222>
 8008ef0:	4b2e      	ldr	r3, [pc, #184]	; (8008fac <pow+0x2d4>)
 8008ef2:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8008ef6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008efa:	f998 3000 	ldrsb.w	r3, [r8]
 8008efe:	2b02      	cmp	r3, #2
 8008f00:	d142      	bne.n	8008f88 <pow+0x2b0>
 8008f02:	f7fd ff93 	bl	8006e2c <__errno>
 8008f06:	2322      	movs	r3, #34	; 0x22
 8008f08:	e78d      	b.n	8008e26 <pow+0x14e>
 8008f0a:	4b29      	ldr	r3, [pc, #164]	; (8008fb0 <pow+0x2d8>)
 8008f0c:	2200      	movs	r2, #0
 8008f0e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008f12:	4630      	mov	r0, r6
 8008f14:	4652      	mov	r2, sl
 8008f16:	465b      	mov	r3, fp
 8008f18:	4639      	mov	r1, r7
 8008f1a:	f7f7 fd8b 	bl	8000a34 <__aeabi_dcmplt>
 8008f1e:	2800      	cmp	r0, #0
 8008f20:	d0eb      	beq.n	8008efa <pow+0x222>
 8008f22:	ec45 4b10 	vmov	d0, r4, r5
 8008f26:	f001 fe07 	bl	800ab38 <rint>
 8008f2a:	4622      	mov	r2, r4
 8008f2c:	462b      	mov	r3, r5
 8008f2e:	ec51 0b10 	vmov	r0, r1, d0
 8008f32:	f7f7 fd75 	bl	8000a20 <__aeabi_dcmpeq>
 8008f36:	2800      	cmp	r0, #0
 8008f38:	d1df      	bne.n	8008efa <pow+0x222>
 8008f3a:	2200      	movs	r2, #0
 8008f3c:	4b18      	ldr	r3, [pc, #96]	; (8008fa0 <pow+0x2c8>)
 8008f3e:	e7da      	b.n	8008ef6 <pow+0x21e>
 8008f40:	2200      	movs	r2, #0
 8008f42:	2300      	movs	r3, #0
 8008f44:	ec51 0b18 	vmov	r0, r1, d8
 8008f48:	f7f7 fd6a 	bl	8000a20 <__aeabi_dcmpeq>
 8008f4c:	2800      	cmp	r0, #0
 8008f4e:	f43f af3a 	beq.w	8008dc6 <pow+0xee>
 8008f52:	ec47 6b10 	vmov	d0, r6, r7
 8008f56:	f001 fd54 	bl	800aa02 <finite>
 8008f5a:	2800      	cmp	r0, #0
 8008f5c:	f43f af33 	beq.w	8008dc6 <pow+0xee>
 8008f60:	ec45 4b10 	vmov	d0, r4, r5
 8008f64:	f001 fd4d 	bl	800aa02 <finite>
 8008f68:	2800      	cmp	r0, #0
 8008f6a:	f43f af2c 	beq.w	8008dc6 <pow+0xee>
 8008f6e:	2304      	movs	r3, #4
 8008f70:	9302      	str	r3, [sp, #8]
 8008f72:	4b09      	ldr	r3, [pc, #36]	; (8008f98 <pow+0x2c0>)
 8008f74:	9303      	str	r3, [sp, #12]
 8008f76:	2300      	movs	r3, #0
 8008f78:	930a      	str	r3, [sp, #40]	; 0x28
 8008f7a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8008f7e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8008f82:	ed8d 9b08 	vstr	d9, [sp, #32]
 8008f86:	e7b8      	b.n	8008efa <pow+0x222>
 8008f88:	a802      	add	r0, sp, #8
 8008f8a:	f001 fdc9 	bl	800ab20 <matherr>
 8008f8e:	2800      	cmp	r0, #0
 8008f90:	f47f af11 	bne.w	8008db6 <pow+0xde>
 8008f94:	e7b5      	b.n	8008f02 <pow+0x22a>
 8008f96:	bf00      	nop
 8008f98:	0800c4d5 	.word	0x0800c4d5
 8008f9c:	3ff00000 	.word	0x3ff00000
 8008fa0:	fff00000 	.word	0xfff00000
 8008fa4:	3fe00000 	.word	0x3fe00000
 8008fa8:	47efffff 	.word	0x47efffff
 8008fac:	c7efffff 	.word	0xc7efffff
 8008fb0:	7ff00000 	.word	0x7ff00000
 8008fb4:	20000204 	.word	0x20000204

08008fb8 <sqrt>:
 8008fb8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008fbc:	ed2d 8b02 	vpush	{d8}
 8008fc0:	b08b      	sub	sp, #44	; 0x2c
 8008fc2:	ec55 4b10 	vmov	r4, r5, d0
 8008fc6:	f000 ff55 	bl	8009e74 <__ieee754_sqrt>
 8008fca:	4b26      	ldr	r3, [pc, #152]	; (8009064 <sqrt+0xac>)
 8008fcc:	eeb0 8a40 	vmov.f32	s16, s0
 8008fd0:	eef0 8a60 	vmov.f32	s17, s1
 8008fd4:	f993 6000 	ldrsb.w	r6, [r3]
 8008fd8:	1c73      	adds	r3, r6, #1
 8008fda:	d02a      	beq.n	8009032 <sqrt+0x7a>
 8008fdc:	4622      	mov	r2, r4
 8008fde:	462b      	mov	r3, r5
 8008fe0:	4620      	mov	r0, r4
 8008fe2:	4629      	mov	r1, r5
 8008fe4:	f7f7 fd4e 	bl	8000a84 <__aeabi_dcmpun>
 8008fe8:	4607      	mov	r7, r0
 8008fea:	bb10      	cbnz	r0, 8009032 <sqrt+0x7a>
 8008fec:	f04f 0800 	mov.w	r8, #0
 8008ff0:	f04f 0900 	mov.w	r9, #0
 8008ff4:	4642      	mov	r2, r8
 8008ff6:	464b      	mov	r3, r9
 8008ff8:	4620      	mov	r0, r4
 8008ffa:	4629      	mov	r1, r5
 8008ffc:	f7f7 fd1a 	bl	8000a34 <__aeabi_dcmplt>
 8009000:	b1b8      	cbz	r0, 8009032 <sqrt+0x7a>
 8009002:	2301      	movs	r3, #1
 8009004:	9300      	str	r3, [sp, #0]
 8009006:	4b18      	ldr	r3, [pc, #96]	; (8009068 <sqrt+0xb0>)
 8009008:	9301      	str	r3, [sp, #4]
 800900a:	9708      	str	r7, [sp, #32]
 800900c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8009010:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8009014:	b9b6      	cbnz	r6, 8009044 <sqrt+0x8c>
 8009016:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800901a:	4668      	mov	r0, sp
 800901c:	f001 fd80 	bl	800ab20 <matherr>
 8009020:	b1d0      	cbz	r0, 8009058 <sqrt+0xa0>
 8009022:	9b08      	ldr	r3, [sp, #32]
 8009024:	b11b      	cbz	r3, 800902e <sqrt+0x76>
 8009026:	f7fd ff01 	bl	8006e2c <__errno>
 800902a:	9b08      	ldr	r3, [sp, #32]
 800902c:	6003      	str	r3, [r0, #0]
 800902e:	ed9d 8b06 	vldr	d8, [sp, #24]
 8009032:	eeb0 0a48 	vmov.f32	s0, s16
 8009036:	eef0 0a68 	vmov.f32	s1, s17
 800903a:	b00b      	add	sp, #44	; 0x2c
 800903c:	ecbd 8b02 	vpop	{d8}
 8009040:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009044:	4642      	mov	r2, r8
 8009046:	464b      	mov	r3, r9
 8009048:	4640      	mov	r0, r8
 800904a:	4649      	mov	r1, r9
 800904c:	f7f7 fbaa 	bl	80007a4 <__aeabi_ddiv>
 8009050:	2e02      	cmp	r6, #2
 8009052:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009056:	d1e0      	bne.n	800901a <sqrt+0x62>
 8009058:	f7fd fee8 	bl	8006e2c <__errno>
 800905c:	2321      	movs	r3, #33	; 0x21
 800905e:	6003      	str	r3, [r0, #0]
 8009060:	e7df      	b.n	8009022 <sqrt+0x6a>
 8009062:	bf00      	nop
 8009064:	20000204 	.word	0x20000204
 8009068:	0800c4d9 	.word	0x0800c4d9
 800906c:	00000000 	.word	0x00000000

08009070 <__ieee754_pow>:
 8009070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009074:	b091      	sub	sp, #68	; 0x44
 8009076:	ed8d 1b00 	vstr	d1, [sp]
 800907a:	e9dd 2900 	ldrd	r2, r9, [sp]
 800907e:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8009082:	ea58 0302 	orrs.w	r3, r8, r2
 8009086:	ec57 6b10 	vmov	r6, r7, d0
 800908a:	f000 84be 	beq.w	8009a0a <__ieee754_pow+0x99a>
 800908e:	4b7a      	ldr	r3, [pc, #488]	; (8009278 <__ieee754_pow+0x208>)
 8009090:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8009094:	429c      	cmp	r4, r3
 8009096:	463d      	mov	r5, r7
 8009098:	ee10 aa10 	vmov	sl, s0
 800909c:	dc09      	bgt.n	80090b2 <__ieee754_pow+0x42>
 800909e:	d103      	bne.n	80090a8 <__ieee754_pow+0x38>
 80090a0:	b93e      	cbnz	r6, 80090b2 <__ieee754_pow+0x42>
 80090a2:	45a0      	cmp	r8, r4
 80090a4:	dc0d      	bgt.n	80090c2 <__ieee754_pow+0x52>
 80090a6:	e001      	b.n	80090ac <__ieee754_pow+0x3c>
 80090a8:	4598      	cmp	r8, r3
 80090aa:	dc02      	bgt.n	80090b2 <__ieee754_pow+0x42>
 80090ac:	4598      	cmp	r8, r3
 80090ae:	d10e      	bne.n	80090ce <__ieee754_pow+0x5e>
 80090b0:	b16a      	cbz	r2, 80090ce <__ieee754_pow+0x5e>
 80090b2:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80090b6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80090ba:	ea54 030a 	orrs.w	r3, r4, sl
 80090be:	f000 84a4 	beq.w	8009a0a <__ieee754_pow+0x99a>
 80090c2:	486e      	ldr	r0, [pc, #440]	; (800927c <__ieee754_pow+0x20c>)
 80090c4:	b011      	add	sp, #68	; 0x44
 80090c6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090ca:	f001 bd2d 	b.w	800ab28 <nan>
 80090ce:	2d00      	cmp	r5, #0
 80090d0:	da53      	bge.n	800917a <__ieee754_pow+0x10a>
 80090d2:	4b6b      	ldr	r3, [pc, #428]	; (8009280 <__ieee754_pow+0x210>)
 80090d4:	4598      	cmp	r8, r3
 80090d6:	dc4d      	bgt.n	8009174 <__ieee754_pow+0x104>
 80090d8:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80090dc:	4598      	cmp	r8, r3
 80090de:	dd4c      	ble.n	800917a <__ieee754_pow+0x10a>
 80090e0:	ea4f 5328 	mov.w	r3, r8, asr #20
 80090e4:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80090e8:	2b14      	cmp	r3, #20
 80090ea:	dd26      	ble.n	800913a <__ieee754_pow+0xca>
 80090ec:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80090f0:	fa22 f103 	lsr.w	r1, r2, r3
 80090f4:	fa01 f303 	lsl.w	r3, r1, r3
 80090f8:	4293      	cmp	r3, r2
 80090fa:	d13e      	bne.n	800917a <__ieee754_pow+0x10a>
 80090fc:	f001 0101 	and.w	r1, r1, #1
 8009100:	f1c1 0b02 	rsb	fp, r1, #2
 8009104:	2a00      	cmp	r2, #0
 8009106:	d15b      	bne.n	80091c0 <__ieee754_pow+0x150>
 8009108:	4b5b      	ldr	r3, [pc, #364]	; (8009278 <__ieee754_pow+0x208>)
 800910a:	4598      	cmp	r8, r3
 800910c:	d124      	bne.n	8009158 <__ieee754_pow+0xe8>
 800910e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8009112:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8009116:	ea53 030a 	orrs.w	r3, r3, sl
 800911a:	f000 8476 	beq.w	8009a0a <__ieee754_pow+0x99a>
 800911e:	4b59      	ldr	r3, [pc, #356]	; (8009284 <__ieee754_pow+0x214>)
 8009120:	429c      	cmp	r4, r3
 8009122:	dd2d      	ble.n	8009180 <__ieee754_pow+0x110>
 8009124:	f1b9 0f00 	cmp.w	r9, #0
 8009128:	f280 8473 	bge.w	8009a12 <__ieee754_pow+0x9a2>
 800912c:	2000      	movs	r0, #0
 800912e:	2100      	movs	r1, #0
 8009130:	ec41 0b10 	vmov	d0, r0, r1
 8009134:	b011      	add	sp, #68	; 0x44
 8009136:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800913a:	2a00      	cmp	r2, #0
 800913c:	d13e      	bne.n	80091bc <__ieee754_pow+0x14c>
 800913e:	f1c3 0314 	rsb	r3, r3, #20
 8009142:	fa48 f103 	asr.w	r1, r8, r3
 8009146:	fa01 f303 	lsl.w	r3, r1, r3
 800914a:	4543      	cmp	r3, r8
 800914c:	f040 8469 	bne.w	8009a22 <__ieee754_pow+0x9b2>
 8009150:	f001 0101 	and.w	r1, r1, #1
 8009154:	f1c1 0b02 	rsb	fp, r1, #2
 8009158:	4b4b      	ldr	r3, [pc, #300]	; (8009288 <__ieee754_pow+0x218>)
 800915a:	4598      	cmp	r8, r3
 800915c:	d118      	bne.n	8009190 <__ieee754_pow+0x120>
 800915e:	f1b9 0f00 	cmp.w	r9, #0
 8009162:	f280 845a 	bge.w	8009a1a <__ieee754_pow+0x9aa>
 8009166:	4948      	ldr	r1, [pc, #288]	; (8009288 <__ieee754_pow+0x218>)
 8009168:	4632      	mov	r2, r6
 800916a:	463b      	mov	r3, r7
 800916c:	2000      	movs	r0, #0
 800916e:	f7f7 fb19 	bl	80007a4 <__aeabi_ddiv>
 8009172:	e7dd      	b.n	8009130 <__ieee754_pow+0xc0>
 8009174:	f04f 0b02 	mov.w	fp, #2
 8009178:	e7c4      	b.n	8009104 <__ieee754_pow+0x94>
 800917a:	f04f 0b00 	mov.w	fp, #0
 800917e:	e7c1      	b.n	8009104 <__ieee754_pow+0x94>
 8009180:	f1b9 0f00 	cmp.w	r9, #0
 8009184:	dad2      	bge.n	800912c <__ieee754_pow+0xbc>
 8009186:	e9dd 0300 	ldrd	r0, r3, [sp]
 800918a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800918e:	e7cf      	b.n	8009130 <__ieee754_pow+0xc0>
 8009190:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8009194:	d106      	bne.n	80091a4 <__ieee754_pow+0x134>
 8009196:	4632      	mov	r2, r6
 8009198:	463b      	mov	r3, r7
 800919a:	4610      	mov	r0, r2
 800919c:	4619      	mov	r1, r3
 800919e:	f7f7 f9d7 	bl	8000550 <__aeabi_dmul>
 80091a2:	e7c5      	b.n	8009130 <__ieee754_pow+0xc0>
 80091a4:	4b39      	ldr	r3, [pc, #228]	; (800928c <__ieee754_pow+0x21c>)
 80091a6:	4599      	cmp	r9, r3
 80091a8:	d10a      	bne.n	80091c0 <__ieee754_pow+0x150>
 80091aa:	2d00      	cmp	r5, #0
 80091ac:	db08      	blt.n	80091c0 <__ieee754_pow+0x150>
 80091ae:	ec47 6b10 	vmov	d0, r6, r7
 80091b2:	b011      	add	sp, #68	; 0x44
 80091b4:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091b8:	f000 be5c 	b.w	8009e74 <__ieee754_sqrt>
 80091bc:	f04f 0b00 	mov.w	fp, #0
 80091c0:	ec47 6b10 	vmov	d0, r6, r7
 80091c4:	f001 fc14 	bl	800a9f0 <fabs>
 80091c8:	ec51 0b10 	vmov	r0, r1, d0
 80091cc:	f1ba 0f00 	cmp.w	sl, #0
 80091d0:	d127      	bne.n	8009222 <__ieee754_pow+0x1b2>
 80091d2:	b124      	cbz	r4, 80091de <__ieee754_pow+0x16e>
 80091d4:	4b2c      	ldr	r3, [pc, #176]	; (8009288 <__ieee754_pow+0x218>)
 80091d6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 80091da:	429a      	cmp	r2, r3
 80091dc:	d121      	bne.n	8009222 <__ieee754_pow+0x1b2>
 80091de:	f1b9 0f00 	cmp.w	r9, #0
 80091e2:	da05      	bge.n	80091f0 <__ieee754_pow+0x180>
 80091e4:	4602      	mov	r2, r0
 80091e6:	460b      	mov	r3, r1
 80091e8:	2000      	movs	r0, #0
 80091ea:	4927      	ldr	r1, [pc, #156]	; (8009288 <__ieee754_pow+0x218>)
 80091ec:	f7f7 fada 	bl	80007a4 <__aeabi_ddiv>
 80091f0:	2d00      	cmp	r5, #0
 80091f2:	da9d      	bge.n	8009130 <__ieee754_pow+0xc0>
 80091f4:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80091f8:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80091fc:	ea54 030b 	orrs.w	r3, r4, fp
 8009200:	d108      	bne.n	8009214 <__ieee754_pow+0x1a4>
 8009202:	4602      	mov	r2, r0
 8009204:	460b      	mov	r3, r1
 8009206:	4610      	mov	r0, r2
 8009208:	4619      	mov	r1, r3
 800920a:	f7f6 ffe9 	bl	80001e0 <__aeabi_dsub>
 800920e:	4602      	mov	r2, r0
 8009210:	460b      	mov	r3, r1
 8009212:	e7ac      	b.n	800916e <__ieee754_pow+0xfe>
 8009214:	f1bb 0f01 	cmp.w	fp, #1
 8009218:	d18a      	bne.n	8009130 <__ieee754_pow+0xc0>
 800921a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800921e:	4619      	mov	r1, r3
 8009220:	e786      	b.n	8009130 <__ieee754_pow+0xc0>
 8009222:	0fed      	lsrs	r5, r5, #31
 8009224:	1e6b      	subs	r3, r5, #1
 8009226:	930d      	str	r3, [sp, #52]	; 0x34
 8009228:	ea5b 0303 	orrs.w	r3, fp, r3
 800922c:	d102      	bne.n	8009234 <__ieee754_pow+0x1c4>
 800922e:	4632      	mov	r2, r6
 8009230:	463b      	mov	r3, r7
 8009232:	e7e8      	b.n	8009206 <__ieee754_pow+0x196>
 8009234:	4b16      	ldr	r3, [pc, #88]	; (8009290 <__ieee754_pow+0x220>)
 8009236:	4598      	cmp	r8, r3
 8009238:	f340 80fe 	ble.w	8009438 <__ieee754_pow+0x3c8>
 800923c:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8009240:	4598      	cmp	r8, r3
 8009242:	dd0a      	ble.n	800925a <__ieee754_pow+0x1ea>
 8009244:	4b0f      	ldr	r3, [pc, #60]	; (8009284 <__ieee754_pow+0x214>)
 8009246:	429c      	cmp	r4, r3
 8009248:	dc0d      	bgt.n	8009266 <__ieee754_pow+0x1f6>
 800924a:	f1b9 0f00 	cmp.w	r9, #0
 800924e:	f6bf af6d 	bge.w	800912c <__ieee754_pow+0xbc>
 8009252:	a307      	add	r3, pc, #28	; (adr r3, 8009270 <__ieee754_pow+0x200>)
 8009254:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009258:	e79f      	b.n	800919a <__ieee754_pow+0x12a>
 800925a:	4b0e      	ldr	r3, [pc, #56]	; (8009294 <__ieee754_pow+0x224>)
 800925c:	429c      	cmp	r4, r3
 800925e:	ddf4      	ble.n	800924a <__ieee754_pow+0x1da>
 8009260:	4b09      	ldr	r3, [pc, #36]	; (8009288 <__ieee754_pow+0x218>)
 8009262:	429c      	cmp	r4, r3
 8009264:	dd18      	ble.n	8009298 <__ieee754_pow+0x228>
 8009266:	f1b9 0f00 	cmp.w	r9, #0
 800926a:	dcf2      	bgt.n	8009252 <__ieee754_pow+0x1e2>
 800926c:	e75e      	b.n	800912c <__ieee754_pow+0xbc>
 800926e:	bf00      	nop
 8009270:	8800759c 	.word	0x8800759c
 8009274:	7e37e43c 	.word	0x7e37e43c
 8009278:	7ff00000 	.word	0x7ff00000
 800927c:	0800c2d1 	.word	0x0800c2d1
 8009280:	433fffff 	.word	0x433fffff
 8009284:	3fefffff 	.word	0x3fefffff
 8009288:	3ff00000 	.word	0x3ff00000
 800928c:	3fe00000 	.word	0x3fe00000
 8009290:	41e00000 	.word	0x41e00000
 8009294:	3feffffe 	.word	0x3feffffe
 8009298:	2200      	movs	r2, #0
 800929a:	4b63      	ldr	r3, [pc, #396]	; (8009428 <__ieee754_pow+0x3b8>)
 800929c:	f7f6 ffa0 	bl	80001e0 <__aeabi_dsub>
 80092a0:	a355      	add	r3, pc, #340	; (adr r3, 80093f8 <__ieee754_pow+0x388>)
 80092a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092a6:	4604      	mov	r4, r0
 80092a8:	460d      	mov	r5, r1
 80092aa:	f7f7 f951 	bl	8000550 <__aeabi_dmul>
 80092ae:	a354      	add	r3, pc, #336	; (adr r3, 8009400 <__ieee754_pow+0x390>)
 80092b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092b4:	4606      	mov	r6, r0
 80092b6:	460f      	mov	r7, r1
 80092b8:	4620      	mov	r0, r4
 80092ba:	4629      	mov	r1, r5
 80092bc:	f7f7 f948 	bl	8000550 <__aeabi_dmul>
 80092c0:	2200      	movs	r2, #0
 80092c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80092c6:	4b59      	ldr	r3, [pc, #356]	; (800942c <__ieee754_pow+0x3bc>)
 80092c8:	4620      	mov	r0, r4
 80092ca:	4629      	mov	r1, r5
 80092cc:	f7f7 f940 	bl	8000550 <__aeabi_dmul>
 80092d0:	4602      	mov	r2, r0
 80092d2:	460b      	mov	r3, r1
 80092d4:	a14c      	add	r1, pc, #304	; (adr r1, 8009408 <__ieee754_pow+0x398>)
 80092d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80092da:	f7f6 ff81 	bl	80001e0 <__aeabi_dsub>
 80092de:	4622      	mov	r2, r4
 80092e0:	462b      	mov	r3, r5
 80092e2:	f7f7 f935 	bl	8000550 <__aeabi_dmul>
 80092e6:	4602      	mov	r2, r0
 80092e8:	460b      	mov	r3, r1
 80092ea:	2000      	movs	r0, #0
 80092ec:	4950      	ldr	r1, [pc, #320]	; (8009430 <__ieee754_pow+0x3c0>)
 80092ee:	f7f6 ff77 	bl	80001e0 <__aeabi_dsub>
 80092f2:	4622      	mov	r2, r4
 80092f4:	462b      	mov	r3, r5
 80092f6:	4680      	mov	r8, r0
 80092f8:	4689      	mov	r9, r1
 80092fa:	4620      	mov	r0, r4
 80092fc:	4629      	mov	r1, r5
 80092fe:	f7f7 f927 	bl	8000550 <__aeabi_dmul>
 8009302:	4602      	mov	r2, r0
 8009304:	460b      	mov	r3, r1
 8009306:	4640      	mov	r0, r8
 8009308:	4649      	mov	r1, r9
 800930a:	f7f7 f921 	bl	8000550 <__aeabi_dmul>
 800930e:	a340      	add	r3, pc, #256	; (adr r3, 8009410 <__ieee754_pow+0x3a0>)
 8009310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009314:	f7f7 f91c 	bl	8000550 <__aeabi_dmul>
 8009318:	4602      	mov	r2, r0
 800931a:	460b      	mov	r3, r1
 800931c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009320:	f7f6 ff5e 	bl	80001e0 <__aeabi_dsub>
 8009324:	4602      	mov	r2, r0
 8009326:	460b      	mov	r3, r1
 8009328:	4604      	mov	r4, r0
 800932a:	460d      	mov	r5, r1
 800932c:	4630      	mov	r0, r6
 800932e:	4639      	mov	r1, r7
 8009330:	f7f6 ff58 	bl	80001e4 <__adddf3>
 8009334:	2000      	movs	r0, #0
 8009336:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800933a:	4632      	mov	r2, r6
 800933c:	463b      	mov	r3, r7
 800933e:	f7f6 ff4f 	bl	80001e0 <__aeabi_dsub>
 8009342:	4602      	mov	r2, r0
 8009344:	460b      	mov	r3, r1
 8009346:	4620      	mov	r0, r4
 8009348:	4629      	mov	r1, r5
 800934a:	f7f6 ff49 	bl	80001e0 <__aeabi_dsub>
 800934e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009350:	f10b 33ff 	add.w	r3, fp, #4294967295
 8009354:	4313      	orrs	r3, r2
 8009356:	4606      	mov	r6, r0
 8009358:	460f      	mov	r7, r1
 800935a:	f040 81eb 	bne.w	8009734 <__ieee754_pow+0x6c4>
 800935e:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8009418 <__ieee754_pow+0x3a8>
 8009362:	e9dd 4500 	ldrd	r4, r5, [sp]
 8009366:	2400      	movs	r4, #0
 8009368:	4622      	mov	r2, r4
 800936a:	462b      	mov	r3, r5
 800936c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009370:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009374:	f7f6 ff34 	bl	80001e0 <__aeabi_dsub>
 8009378:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800937c:	f7f7 f8e8 	bl	8000550 <__aeabi_dmul>
 8009380:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009384:	4680      	mov	r8, r0
 8009386:	4689      	mov	r9, r1
 8009388:	4630      	mov	r0, r6
 800938a:	4639      	mov	r1, r7
 800938c:	f7f7 f8e0 	bl	8000550 <__aeabi_dmul>
 8009390:	4602      	mov	r2, r0
 8009392:	460b      	mov	r3, r1
 8009394:	4640      	mov	r0, r8
 8009396:	4649      	mov	r1, r9
 8009398:	f7f6 ff24 	bl	80001e4 <__adddf3>
 800939c:	4622      	mov	r2, r4
 800939e:	462b      	mov	r3, r5
 80093a0:	4680      	mov	r8, r0
 80093a2:	4689      	mov	r9, r1
 80093a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80093a8:	f7f7 f8d2 	bl	8000550 <__aeabi_dmul>
 80093ac:	460b      	mov	r3, r1
 80093ae:	4604      	mov	r4, r0
 80093b0:	460d      	mov	r5, r1
 80093b2:	4602      	mov	r2, r0
 80093b4:	4649      	mov	r1, r9
 80093b6:	4640      	mov	r0, r8
 80093b8:	e9cd 4500 	strd	r4, r5, [sp]
 80093bc:	f7f6 ff12 	bl	80001e4 <__adddf3>
 80093c0:	4b1c      	ldr	r3, [pc, #112]	; (8009434 <__ieee754_pow+0x3c4>)
 80093c2:	4299      	cmp	r1, r3
 80093c4:	4606      	mov	r6, r0
 80093c6:	460f      	mov	r7, r1
 80093c8:	468b      	mov	fp, r1
 80093ca:	f340 82f7 	ble.w	80099bc <__ieee754_pow+0x94c>
 80093ce:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80093d2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80093d6:	4303      	orrs	r3, r0
 80093d8:	f000 81ea 	beq.w	80097b0 <__ieee754_pow+0x740>
 80093dc:	a310      	add	r3, pc, #64	; (adr r3, 8009420 <__ieee754_pow+0x3b0>)
 80093de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80093e6:	f7f7 f8b3 	bl	8000550 <__aeabi_dmul>
 80093ea:	a30d      	add	r3, pc, #52	; (adr r3, 8009420 <__ieee754_pow+0x3b0>)
 80093ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093f0:	e6d5      	b.n	800919e <__ieee754_pow+0x12e>
 80093f2:	bf00      	nop
 80093f4:	f3af 8000 	nop.w
 80093f8:	60000000 	.word	0x60000000
 80093fc:	3ff71547 	.word	0x3ff71547
 8009400:	f85ddf44 	.word	0xf85ddf44
 8009404:	3e54ae0b 	.word	0x3e54ae0b
 8009408:	55555555 	.word	0x55555555
 800940c:	3fd55555 	.word	0x3fd55555
 8009410:	652b82fe 	.word	0x652b82fe
 8009414:	3ff71547 	.word	0x3ff71547
 8009418:	00000000 	.word	0x00000000
 800941c:	bff00000 	.word	0xbff00000
 8009420:	8800759c 	.word	0x8800759c
 8009424:	7e37e43c 	.word	0x7e37e43c
 8009428:	3ff00000 	.word	0x3ff00000
 800942c:	3fd00000 	.word	0x3fd00000
 8009430:	3fe00000 	.word	0x3fe00000
 8009434:	408fffff 	.word	0x408fffff
 8009438:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800943c:	f04f 0200 	mov.w	r2, #0
 8009440:	da05      	bge.n	800944e <__ieee754_pow+0x3de>
 8009442:	4bd3      	ldr	r3, [pc, #844]	; (8009790 <__ieee754_pow+0x720>)
 8009444:	f7f7 f884 	bl	8000550 <__aeabi_dmul>
 8009448:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800944c:	460c      	mov	r4, r1
 800944e:	1523      	asrs	r3, r4, #20
 8009450:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8009454:	4413      	add	r3, r2
 8009456:	9309      	str	r3, [sp, #36]	; 0x24
 8009458:	4bce      	ldr	r3, [pc, #824]	; (8009794 <__ieee754_pow+0x724>)
 800945a:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800945e:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8009462:	429c      	cmp	r4, r3
 8009464:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8009468:	dd08      	ble.n	800947c <__ieee754_pow+0x40c>
 800946a:	4bcb      	ldr	r3, [pc, #812]	; (8009798 <__ieee754_pow+0x728>)
 800946c:	429c      	cmp	r4, r3
 800946e:	f340 815e 	ble.w	800972e <__ieee754_pow+0x6be>
 8009472:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009474:	3301      	adds	r3, #1
 8009476:	9309      	str	r3, [sp, #36]	; 0x24
 8009478:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800947c:	f04f 0a00 	mov.w	sl, #0
 8009480:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8009484:	930c      	str	r3, [sp, #48]	; 0x30
 8009486:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009488:	4bc4      	ldr	r3, [pc, #784]	; (800979c <__ieee754_pow+0x72c>)
 800948a:	4413      	add	r3, r2
 800948c:	ed93 7b00 	vldr	d7, [r3]
 8009490:	4629      	mov	r1, r5
 8009492:	ec53 2b17 	vmov	r2, r3, d7
 8009496:	ed8d 7b06 	vstr	d7, [sp, #24]
 800949a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800949e:	f7f6 fe9f 	bl	80001e0 <__aeabi_dsub>
 80094a2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80094a6:	4606      	mov	r6, r0
 80094a8:	460f      	mov	r7, r1
 80094aa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80094ae:	f7f6 fe99 	bl	80001e4 <__adddf3>
 80094b2:	4602      	mov	r2, r0
 80094b4:	460b      	mov	r3, r1
 80094b6:	2000      	movs	r0, #0
 80094b8:	49b9      	ldr	r1, [pc, #740]	; (80097a0 <__ieee754_pow+0x730>)
 80094ba:	f7f7 f973 	bl	80007a4 <__aeabi_ddiv>
 80094be:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80094c2:	4602      	mov	r2, r0
 80094c4:	460b      	mov	r3, r1
 80094c6:	4630      	mov	r0, r6
 80094c8:	4639      	mov	r1, r7
 80094ca:	f7f7 f841 	bl	8000550 <__aeabi_dmul>
 80094ce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80094d2:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80094d6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80094da:	2300      	movs	r3, #0
 80094dc:	9302      	str	r3, [sp, #8]
 80094de:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80094e2:	106d      	asrs	r5, r5, #1
 80094e4:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80094e8:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80094ec:	2200      	movs	r2, #0
 80094ee:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 80094f2:	4640      	mov	r0, r8
 80094f4:	4649      	mov	r1, r9
 80094f6:	4614      	mov	r4, r2
 80094f8:	461d      	mov	r5, r3
 80094fa:	f7f7 f829 	bl	8000550 <__aeabi_dmul>
 80094fe:	4602      	mov	r2, r0
 8009500:	460b      	mov	r3, r1
 8009502:	4630      	mov	r0, r6
 8009504:	4639      	mov	r1, r7
 8009506:	f7f6 fe6b 	bl	80001e0 <__aeabi_dsub>
 800950a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800950e:	4606      	mov	r6, r0
 8009510:	460f      	mov	r7, r1
 8009512:	4620      	mov	r0, r4
 8009514:	4629      	mov	r1, r5
 8009516:	f7f6 fe63 	bl	80001e0 <__aeabi_dsub>
 800951a:	4602      	mov	r2, r0
 800951c:	460b      	mov	r3, r1
 800951e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8009522:	f7f6 fe5d 	bl	80001e0 <__aeabi_dsub>
 8009526:	4642      	mov	r2, r8
 8009528:	464b      	mov	r3, r9
 800952a:	f7f7 f811 	bl	8000550 <__aeabi_dmul>
 800952e:	4602      	mov	r2, r0
 8009530:	460b      	mov	r3, r1
 8009532:	4630      	mov	r0, r6
 8009534:	4639      	mov	r1, r7
 8009536:	f7f6 fe53 	bl	80001e0 <__aeabi_dsub>
 800953a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800953e:	f7f7 f807 	bl	8000550 <__aeabi_dmul>
 8009542:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009546:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800954a:	4610      	mov	r0, r2
 800954c:	4619      	mov	r1, r3
 800954e:	f7f6 ffff 	bl	8000550 <__aeabi_dmul>
 8009552:	a37b      	add	r3, pc, #492	; (adr r3, 8009740 <__ieee754_pow+0x6d0>)
 8009554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009558:	4604      	mov	r4, r0
 800955a:	460d      	mov	r5, r1
 800955c:	f7f6 fff8 	bl	8000550 <__aeabi_dmul>
 8009560:	a379      	add	r3, pc, #484	; (adr r3, 8009748 <__ieee754_pow+0x6d8>)
 8009562:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009566:	f7f6 fe3d 	bl	80001e4 <__adddf3>
 800956a:	4622      	mov	r2, r4
 800956c:	462b      	mov	r3, r5
 800956e:	f7f6 ffef 	bl	8000550 <__aeabi_dmul>
 8009572:	a377      	add	r3, pc, #476	; (adr r3, 8009750 <__ieee754_pow+0x6e0>)
 8009574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009578:	f7f6 fe34 	bl	80001e4 <__adddf3>
 800957c:	4622      	mov	r2, r4
 800957e:	462b      	mov	r3, r5
 8009580:	f7f6 ffe6 	bl	8000550 <__aeabi_dmul>
 8009584:	a374      	add	r3, pc, #464	; (adr r3, 8009758 <__ieee754_pow+0x6e8>)
 8009586:	e9d3 2300 	ldrd	r2, r3, [r3]
 800958a:	f7f6 fe2b 	bl	80001e4 <__adddf3>
 800958e:	4622      	mov	r2, r4
 8009590:	462b      	mov	r3, r5
 8009592:	f7f6 ffdd 	bl	8000550 <__aeabi_dmul>
 8009596:	a372      	add	r3, pc, #456	; (adr r3, 8009760 <__ieee754_pow+0x6f0>)
 8009598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800959c:	f7f6 fe22 	bl	80001e4 <__adddf3>
 80095a0:	4622      	mov	r2, r4
 80095a2:	462b      	mov	r3, r5
 80095a4:	f7f6 ffd4 	bl	8000550 <__aeabi_dmul>
 80095a8:	a36f      	add	r3, pc, #444	; (adr r3, 8009768 <__ieee754_pow+0x6f8>)
 80095aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095ae:	f7f6 fe19 	bl	80001e4 <__adddf3>
 80095b2:	4622      	mov	r2, r4
 80095b4:	4606      	mov	r6, r0
 80095b6:	460f      	mov	r7, r1
 80095b8:	462b      	mov	r3, r5
 80095ba:	4620      	mov	r0, r4
 80095bc:	4629      	mov	r1, r5
 80095be:	f7f6 ffc7 	bl	8000550 <__aeabi_dmul>
 80095c2:	4602      	mov	r2, r0
 80095c4:	460b      	mov	r3, r1
 80095c6:	4630      	mov	r0, r6
 80095c8:	4639      	mov	r1, r7
 80095ca:	f7f6 ffc1 	bl	8000550 <__aeabi_dmul>
 80095ce:	4642      	mov	r2, r8
 80095d0:	4604      	mov	r4, r0
 80095d2:	460d      	mov	r5, r1
 80095d4:	464b      	mov	r3, r9
 80095d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80095da:	f7f6 fe03 	bl	80001e4 <__adddf3>
 80095de:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80095e2:	f7f6 ffb5 	bl	8000550 <__aeabi_dmul>
 80095e6:	4622      	mov	r2, r4
 80095e8:	462b      	mov	r3, r5
 80095ea:	f7f6 fdfb 	bl	80001e4 <__adddf3>
 80095ee:	4642      	mov	r2, r8
 80095f0:	4606      	mov	r6, r0
 80095f2:	460f      	mov	r7, r1
 80095f4:	464b      	mov	r3, r9
 80095f6:	4640      	mov	r0, r8
 80095f8:	4649      	mov	r1, r9
 80095fa:	f7f6 ffa9 	bl	8000550 <__aeabi_dmul>
 80095fe:	2200      	movs	r2, #0
 8009600:	4b68      	ldr	r3, [pc, #416]	; (80097a4 <__ieee754_pow+0x734>)
 8009602:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009606:	f7f6 fded 	bl	80001e4 <__adddf3>
 800960a:	4632      	mov	r2, r6
 800960c:	463b      	mov	r3, r7
 800960e:	f7f6 fde9 	bl	80001e4 <__adddf3>
 8009612:	9802      	ldr	r0, [sp, #8]
 8009614:	460d      	mov	r5, r1
 8009616:	4604      	mov	r4, r0
 8009618:	4602      	mov	r2, r0
 800961a:	460b      	mov	r3, r1
 800961c:	4640      	mov	r0, r8
 800961e:	4649      	mov	r1, r9
 8009620:	f7f6 ff96 	bl	8000550 <__aeabi_dmul>
 8009624:	2200      	movs	r2, #0
 8009626:	4680      	mov	r8, r0
 8009628:	4689      	mov	r9, r1
 800962a:	4b5e      	ldr	r3, [pc, #376]	; (80097a4 <__ieee754_pow+0x734>)
 800962c:	4620      	mov	r0, r4
 800962e:	4629      	mov	r1, r5
 8009630:	f7f6 fdd6 	bl	80001e0 <__aeabi_dsub>
 8009634:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009638:	f7f6 fdd2 	bl	80001e0 <__aeabi_dsub>
 800963c:	4602      	mov	r2, r0
 800963e:	460b      	mov	r3, r1
 8009640:	4630      	mov	r0, r6
 8009642:	4639      	mov	r1, r7
 8009644:	f7f6 fdcc 	bl	80001e0 <__aeabi_dsub>
 8009648:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800964c:	f7f6 ff80 	bl	8000550 <__aeabi_dmul>
 8009650:	4622      	mov	r2, r4
 8009652:	4606      	mov	r6, r0
 8009654:	460f      	mov	r7, r1
 8009656:	462b      	mov	r3, r5
 8009658:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800965c:	f7f6 ff78 	bl	8000550 <__aeabi_dmul>
 8009660:	4602      	mov	r2, r0
 8009662:	460b      	mov	r3, r1
 8009664:	4630      	mov	r0, r6
 8009666:	4639      	mov	r1, r7
 8009668:	f7f6 fdbc 	bl	80001e4 <__adddf3>
 800966c:	4606      	mov	r6, r0
 800966e:	460f      	mov	r7, r1
 8009670:	4602      	mov	r2, r0
 8009672:	460b      	mov	r3, r1
 8009674:	4640      	mov	r0, r8
 8009676:	4649      	mov	r1, r9
 8009678:	f7f6 fdb4 	bl	80001e4 <__adddf3>
 800967c:	9802      	ldr	r0, [sp, #8]
 800967e:	a33c      	add	r3, pc, #240	; (adr r3, 8009770 <__ieee754_pow+0x700>)
 8009680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009684:	4604      	mov	r4, r0
 8009686:	460d      	mov	r5, r1
 8009688:	f7f6 ff62 	bl	8000550 <__aeabi_dmul>
 800968c:	4642      	mov	r2, r8
 800968e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009692:	464b      	mov	r3, r9
 8009694:	4620      	mov	r0, r4
 8009696:	4629      	mov	r1, r5
 8009698:	f7f6 fda2 	bl	80001e0 <__aeabi_dsub>
 800969c:	4602      	mov	r2, r0
 800969e:	460b      	mov	r3, r1
 80096a0:	4630      	mov	r0, r6
 80096a2:	4639      	mov	r1, r7
 80096a4:	f7f6 fd9c 	bl	80001e0 <__aeabi_dsub>
 80096a8:	a333      	add	r3, pc, #204	; (adr r3, 8009778 <__ieee754_pow+0x708>)
 80096aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096ae:	f7f6 ff4f 	bl	8000550 <__aeabi_dmul>
 80096b2:	a333      	add	r3, pc, #204	; (adr r3, 8009780 <__ieee754_pow+0x710>)
 80096b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096b8:	4606      	mov	r6, r0
 80096ba:	460f      	mov	r7, r1
 80096bc:	4620      	mov	r0, r4
 80096be:	4629      	mov	r1, r5
 80096c0:	f7f6 ff46 	bl	8000550 <__aeabi_dmul>
 80096c4:	4602      	mov	r2, r0
 80096c6:	460b      	mov	r3, r1
 80096c8:	4630      	mov	r0, r6
 80096ca:	4639      	mov	r1, r7
 80096cc:	f7f6 fd8a 	bl	80001e4 <__adddf3>
 80096d0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80096d2:	4b35      	ldr	r3, [pc, #212]	; (80097a8 <__ieee754_pow+0x738>)
 80096d4:	4413      	add	r3, r2
 80096d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096da:	f7f6 fd83 	bl	80001e4 <__adddf3>
 80096de:	4604      	mov	r4, r0
 80096e0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80096e2:	460d      	mov	r5, r1
 80096e4:	f7f6 feca 	bl	800047c <__aeabi_i2d>
 80096e8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80096ea:	4b30      	ldr	r3, [pc, #192]	; (80097ac <__ieee754_pow+0x73c>)
 80096ec:	4413      	add	r3, r2
 80096ee:	e9d3 8900 	ldrd	r8, r9, [r3]
 80096f2:	4606      	mov	r6, r0
 80096f4:	460f      	mov	r7, r1
 80096f6:	4622      	mov	r2, r4
 80096f8:	462b      	mov	r3, r5
 80096fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80096fe:	f7f6 fd71 	bl	80001e4 <__adddf3>
 8009702:	4642      	mov	r2, r8
 8009704:	464b      	mov	r3, r9
 8009706:	f7f6 fd6d 	bl	80001e4 <__adddf3>
 800970a:	4632      	mov	r2, r6
 800970c:	463b      	mov	r3, r7
 800970e:	f7f6 fd69 	bl	80001e4 <__adddf3>
 8009712:	9802      	ldr	r0, [sp, #8]
 8009714:	4632      	mov	r2, r6
 8009716:	463b      	mov	r3, r7
 8009718:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800971c:	f7f6 fd60 	bl	80001e0 <__aeabi_dsub>
 8009720:	4642      	mov	r2, r8
 8009722:	464b      	mov	r3, r9
 8009724:	f7f6 fd5c 	bl	80001e0 <__aeabi_dsub>
 8009728:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800972c:	e607      	b.n	800933e <__ieee754_pow+0x2ce>
 800972e:	f04f 0a01 	mov.w	sl, #1
 8009732:	e6a5      	b.n	8009480 <__ieee754_pow+0x410>
 8009734:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8009788 <__ieee754_pow+0x718>
 8009738:	e613      	b.n	8009362 <__ieee754_pow+0x2f2>
 800973a:	bf00      	nop
 800973c:	f3af 8000 	nop.w
 8009740:	4a454eef 	.word	0x4a454eef
 8009744:	3fca7e28 	.word	0x3fca7e28
 8009748:	93c9db65 	.word	0x93c9db65
 800974c:	3fcd864a 	.word	0x3fcd864a
 8009750:	a91d4101 	.word	0xa91d4101
 8009754:	3fd17460 	.word	0x3fd17460
 8009758:	518f264d 	.word	0x518f264d
 800975c:	3fd55555 	.word	0x3fd55555
 8009760:	db6fabff 	.word	0xdb6fabff
 8009764:	3fdb6db6 	.word	0x3fdb6db6
 8009768:	33333303 	.word	0x33333303
 800976c:	3fe33333 	.word	0x3fe33333
 8009770:	e0000000 	.word	0xe0000000
 8009774:	3feec709 	.word	0x3feec709
 8009778:	dc3a03fd 	.word	0xdc3a03fd
 800977c:	3feec709 	.word	0x3feec709
 8009780:	145b01f5 	.word	0x145b01f5
 8009784:	be3e2fe0 	.word	0xbe3e2fe0
 8009788:	00000000 	.word	0x00000000
 800978c:	3ff00000 	.word	0x3ff00000
 8009790:	43400000 	.word	0x43400000
 8009794:	0003988e 	.word	0x0003988e
 8009798:	000bb679 	.word	0x000bb679
 800979c:	0800c4e0 	.word	0x0800c4e0
 80097a0:	3ff00000 	.word	0x3ff00000
 80097a4:	40080000 	.word	0x40080000
 80097a8:	0800c500 	.word	0x0800c500
 80097ac:	0800c4f0 	.word	0x0800c4f0
 80097b0:	a3b4      	add	r3, pc, #720	; (adr r3, 8009a84 <__ieee754_pow+0xa14>)
 80097b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097b6:	4640      	mov	r0, r8
 80097b8:	4649      	mov	r1, r9
 80097ba:	f7f6 fd13 	bl	80001e4 <__adddf3>
 80097be:	4622      	mov	r2, r4
 80097c0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80097c4:	462b      	mov	r3, r5
 80097c6:	4630      	mov	r0, r6
 80097c8:	4639      	mov	r1, r7
 80097ca:	f7f6 fd09 	bl	80001e0 <__aeabi_dsub>
 80097ce:	4602      	mov	r2, r0
 80097d0:	460b      	mov	r3, r1
 80097d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80097d6:	f7f7 f94b 	bl	8000a70 <__aeabi_dcmpgt>
 80097da:	2800      	cmp	r0, #0
 80097dc:	f47f adfe 	bne.w	80093dc <__ieee754_pow+0x36c>
 80097e0:	4aa3      	ldr	r2, [pc, #652]	; (8009a70 <__ieee754_pow+0xa00>)
 80097e2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80097e6:	4293      	cmp	r3, r2
 80097e8:	f340 810a 	ble.w	8009a00 <__ieee754_pow+0x990>
 80097ec:	151b      	asrs	r3, r3, #20
 80097ee:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80097f2:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 80097f6:	fa4a f303 	asr.w	r3, sl, r3
 80097fa:	445b      	add	r3, fp
 80097fc:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8009800:	4e9c      	ldr	r6, [pc, #624]	; (8009a74 <__ieee754_pow+0xa04>)
 8009802:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8009806:	4116      	asrs	r6, r2
 8009808:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800980c:	2000      	movs	r0, #0
 800980e:	ea23 0106 	bic.w	r1, r3, r6
 8009812:	f1c2 0214 	rsb	r2, r2, #20
 8009816:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800981a:	fa4a fa02 	asr.w	sl, sl, r2
 800981e:	f1bb 0f00 	cmp.w	fp, #0
 8009822:	4602      	mov	r2, r0
 8009824:	460b      	mov	r3, r1
 8009826:	4620      	mov	r0, r4
 8009828:	4629      	mov	r1, r5
 800982a:	bfb8      	it	lt
 800982c:	f1ca 0a00 	rsblt	sl, sl, #0
 8009830:	f7f6 fcd6 	bl	80001e0 <__aeabi_dsub>
 8009834:	e9cd 0100 	strd	r0, r1, [sp]
 8009838:	4642      	mov	r2, r8
 800983a:	464b      	mov	r3, r9
 800983c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009840:	f7f6 fcd0 	bl	80001e4 <__adddf3>
 8009844:	2000      	movs	r0, #0
 8009846:	a378      	add	r3, pc, #480	; (adr r3, 8009a28 <__ieee754_pow+0x9b8>)
 8009848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800984c:	4604      	mov	r4, r0
 800984e:	460d      	mov	r5, r1
 8009850:	f7f6 fe7e 	bl	8000550 <__aeabi_dmul>
 8009854:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009858:	4606      	mov	r6, r0
 800985a:	460f      	mov	r7, r1
 800985c:	4620      	mov	r0, r4
 800985e:	4629      	mov	r1, r5
 8009860:	f7f6 fcbe 	bl	80001e0 <__aeabi_dsub>
 8009864:	4602      	mov	r2, r0
 8009866:	460b      	mov	r3, r1
 8009868:	4640      	mov	r0, r8
 800986a:	4649      	mov	r1, r9
 800986c:	f7f6 fcb8 	bl	80001e0 <__aeabi_dsub>
 8009870:	a36f      	add	r3, pc, #444	; (adr r3, 8009a30 <__ieee754_pow+0x9c0>)
 8009872:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009876:	f7f6 fe6b 	bl	8000550 <__aeabi_dmul>
 800987a:	a36f      	add	r3, pc, #444	; (adr r3, 8009a38 <__ieee754_pow+0x9c8>)
 800987c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009880:	4680      	mov	r8, r0
 8009882:	4689      	mov	r9, r1
 8009884:	4620      	mov	r0, r4
 8009886:	4629      	mov	r1, r5
 8009888:	f7f6 fe62 	bl	8000550 <__aeabi_dmul>
 800988c:	4602      	mov	r2, r0
 800988e:	460b      	mov	r3, r1
 8009890:	4640      	mov	r0, r8
 8009892:	4649      	mov	r1, r9
 8009894:	f7f6 fca6 	bl	80001e4 <__adddf3>
 8009898:	4604      	mov	r4, r0
 800989a:	460d      	mov	r5, r1
 800989c:	4602      	mov	r2, r0
 800989e:	460b      	mov	r3, r1
 80098a0:	4630      	mov	r0, r6
 80098a2:	4639      	mov	r1, r7
 80098a4:	f7f6 fc9e 	bl	80001e4 <__adddf3>
 80098a8:	4632      	mov	r2, r6
 80098aa:	463b      	mov	r3, r7
 80098ac:	4680      	mov	r8, r0
 80098ae:	4689      	mov	r9, r1
 80098b0:	f7f6 fc96 	bl	80001e0 <__aeabi_dsub>
 80098b4:	4602      	mov	r2, r0
 80098b6:	460b      	mov	r3, r1
 80098b8:	4620      	mov	r0, r4
 80098ba:	4629      	mov	r1, r5
 80098bc:	f7f6 fc90 	bl	80001e0 <__aeabi_dsub>
 80098c0:	4642      	mov	r2, r8
 80098c2:	4606      	mov	r6, r0
 80098c4:	460f      	mov	r7, r1
 80098c6:	464b      	mov	r3, r9
 80098c8:	4640      	mov	r0, r8
 80098ca:	4649      	mov	r1, r9
 80098cc:	f7f6 fe40 	bl	8000550 <__aeabi_dmul>
 80098d0:	a35b      	add	r3, pc, #364	; (adr r3, 8009a40 <__ieee754_pow+0x9d0>)
 80098d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098d6:	4604      	mov	r4, r0
 80098d8:	460d      	mov	r5, r1
 80098da:	f7f6 fe39 	bl	8000550 <__aeabi_dmul>
 80098de:	a35a      	add	r3, pc, #360	; (adr r3, 8009a48 <__ieee754_pow+0x9d8>)
 80098e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098e4:	f7f6 fc7c 	bl	80001e0 <__aeabi_dsub>
 80098e8:	4622      	mov	r2, r4
 80098ea:	462b      	mov	r3, r5
 80098ec:	f7f6 fe30 	bl	8000550 <__aeabi_dmul>
 80098f0:	a357      	add	r3, pc, #348	; (adr r3, 8009a50 <__ieee754_pow+0x9e0>)
 80098f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098f6:	f7f6 fc75 	bl	80001e4 <__adddf3>
 80098fa:	4622      	mov	r2, r4
 80098fc:	462b      	mov	r3, r5
 80098fe:	f7f6 fe27 	bl	8000550 <__aeabi_dmul>
 8009902:	a355      	add	r3, pc, #340	; (adr r3, 8009a58 <__ieee754_pow+0x9e8>)
 8009904:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009908:	f7f6 fc6a 	bl	80001e0 <__aeabi_dsub>
 800990c:	4622      	mov	r2, r4
 800990e:	462b      	mov	r3, r5
 8009910:	f7f6 fe1e 	bl	8000550 <__aeabi_dmul>
 8009914:	a352      	add	r3, pc, #328	; (adr r3, 8009a60 <__ieee754_pow+0x9f0>)
 8009916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800991a:	f7f6 fc63 	bl	80001e4 <__adddf3>
 800991e:	4622      	mov	r2, r4
 8009920:	462b      	mov	r3, r5
 8009922:	f7f6 fe15 	bl	8000550 <__aeabi_dmul>
 8009926:	4602      	mov	r2, r0
 8009928:	460b      	mov	r3, r1
 800992a:	4640      	mov	r0, r8
 800992c:	4649      	mov	r1, r9
 800992e:	f7f6 fc57 	bl	80001e0 <__aeabi_dsub>
 8009932:	4604      	mov	r4, r0
 8009934:	460d      	mov	r5, r1
 8009936:	4602      	mov	r2, r0
 8009938:	460b      	mov	r3, r1
 800993a:	4640      	mov	r0, r8
 800993c:	4649      	mov	r1, r9
 800993e:	f7f6 fe07 	bl	8000550 <__aeabi_dmul>
 8009942:	2200      	movs	r2, #0
 8009944:	e9cd 0100 	strd	r0, r1, [sp]
 8009948:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800994c:	4620      	mov	r0, r4
 800994e:	4629      	mov	r1, r5
 8009950:	f7f6 fc46 	bl	80001e0 <__aeabi_dsub>
 8009954:	4602      	mov	r2, r0
 8009956:	460b      	mov	r3, r1
 8009958:	e9dd 0100 	ldrd	r0, r1, [sp]
 800995c:	f7f6 ff22 	bl	80007a4 <__aeabi_ddiv>
 8009960:	4632      	mov	r2, r6
 8009962:	4604      	mov	r4, r0
 8009964:	460d      	mov	r5, r1
 8009966:	463b      	mov	r3, r7
 8009968:	4640      	mov	r0, r8
 800996a:	4649      	mov	r1, r9
 800996c:	f7f6 fdf0 	bl	8000550 <__aeabi_dmul>
 8009970:	4632      	mov	r2, r6
 8009972:	463b      	mov	r3, r7
 8009974:	f7f6 fc36 	bl	80001e4 <__adddf3>
 8009978:	4602      	mov	r2, r0
 800997a:	460b      	mov	r3, r1
 800997c:	4620      	mov	r0, r4
 800997e:	4629      	mov	r1, r5
 8009980:	f7f6 fc2e 	bl	80001e0 <__aeabi_dsub>
 8009984:	4642      	mov	r2, r8
 8009986:	464b      	mov	r3, r9
 8009988:	f7f6 fc2a 	bl	80001e0 <__aeabi_dsub>
 800998c:	4602      	mov	r2, r0
 800998e:	460b      	mov	r3, r1
 8009990:	2000      	movs	r0, #0
 8009992:	4939      	ldr	r1, [pc, #228]	; (8009a78 <__ieee754_pow+0xa08>)
 8009994:	f7f6 fc24 	bl	80001e0 <__aeabi_dsub>
 8009998:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800999c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80099a0:	4602      	mov	r2, r0
 80099a2:	460b      	mov	r3, r1
 80099a4:	da2f      	bge.n	8009a06 <__ieee754_pow+0x996>
 80099a6:	4650      	mov	r0, sl
 80099a8:	ec43 2b10 	vmov	d0, r2, r3
 80099ac:	f001 f948 	bl	800ac40 <scalbn>
 80099b0:	ec51 0b10 	vmov	r0, r1, d0
 80099b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80099b8:	f7ff bbf1 	b.w	800919e <__ieee754_pow+0x12e>
 80099bc:	4b2f      	ldr	r3, [pc, #188]	; (8009a7c <__ieee754_pow+0xa0c>)
 80099be:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 80099c2:	429e      	cmp	r6, r3
 80099c4:	f77f af0c 	ble.w	80097e0 <__ieee754_pow+0x770>
 80099c8:	4b2d      	ldr	r3, [pc, #180]	; (8009a80 <__ieee754_pow+0xa10>)
 80099ca:	440b      	add	r3, r1
 80099cc:	4303      	orrs	r3, r0
 80099ce:	d00b      	beq.n	80099e8 <__ieee754_pow+0x978>
 80099d0:	a325      	add	r3, pc, #148	; (adr r3, 8009a68 <__ieee754_pow+0x9f8>)
 80099d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80099da:	f7f6 fdb9 	bl	8000550 <__aeabi_dmul>
 80099de:	a322      	add	r3, pc, #136	; (adr r3, 8009a68 <__ieee754_pow+0x9f8>)
 80099e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099e4:	f7ff bbdb 	b.w	800919e <__ieee754_pow+0x12e>
 80099e8:	4622      	mov	r2, r4
 80099ea:	462b      	mov	r3, r5
 80099ec:	f7f6 fbf8 	bl	80001e0 <__aeabi_dsub>
 80099f0:	4642      	mov	r2, r8
 80099f2:	464b      	mov	r3, r9
 80099f4:	f7f7 f832 	bl	8000a5c <__aeabi_dcmpge>
 80099f8:	2800      	cmp	r0, #0
 80099fa:	f43f aef1 	beq.w	80097e0 <__ieee754_pow+0x770>
 80099fe:	e7e7      	b.n	80099d0 <__ieee754_pow+0x960>
 8009a00:	f04f 0a00 	mov.w	sl, #0
 8009a04:	e718      	b.n	8009838 <__ieee754_pow+0x7c8>
 8009a06:	4621      	mov	r1, r4
 8009a08:	e7d4      	b.n	80099b4 <__ieee754_pow+0x944>
 8009a0a:	2000      	movs	r0, #0
 8009a0c:	491a      	ldr	r1, [pc, #104]	; (8009a78 <__ieee754_pow+0xa08>)
 8009a0e:	f7ff bb8f 	b.w	8009130 <__ieee754_pow+0xc0>
 8009a12:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009a16:	f7ff bb8b 	b.w	8009130 <__ieee754_pow+0xc0>
 8009a1a:	4630      	mov	r0, r6
 8009a1c:	4639      	mov	r1, r7
 8009a1e:	f7ff bb87 	b.w	8009130 <__ieee754_pow+0xc0>
 8009a22:	4693      	mov	fp, r2
 8009a24:	f7ff bb98 	b.w	8009158 <__ieee754_pow+0xe8>
 8009a28:	00000000 	.word	0x00000000
 8009a2c:	3fe62e43 	.word	0x3fe62e43
 8009a30:	fefa39ef 	.word	0xfefa39ef
 8009a34:	3fe62e42 	.word	0x3fe62e42
 8009a38:	0ca86c39 	.word	0x0ca86c39
 8009a3c:	be205c61 	.word	0xbe205c61
 8009a40:	72bea4d0 	.word	0x72bea4d0
 8009a44:	3e663769 	.word	0x3e663769
 8009a48:	c5d26bf1 	.word	0xc5d26bf1
 8009a4c:	3ebbbd41 	.word	0x3ebbbd41
 8009a50:	af25de2c 	.word	0xaf25de2c
 8009a54:	3f11566a 	.word	0x3f11566a
 8009a58:	16bebd93 	.word	0x16bebd93
 8009a5c:	3f66c16c 	.word	0x3f66c16c
 8009a60:	5555553e 	.word	0x5555553e
 8009a64:	3fc55555 	.word	0x3fc55555
 8009a68:	c2f8f359 	.word	0xc2f8f359
 8009a6c:	01a56e1f 	.word	0x01a56e1f
 8009a70:	3fe00000 	.word	0x3fe00000
 8009a74:	000fffff 	.word	0x000fffff
 8009a78:	3ff00000 	.word	0x3ff00000
 8009a7c:	4090cbff 	.word	0x4090cbff
 8009a80:	3f6f3400 	.word	0x3f6f3400
 8009a84:	652b82fe 	.word	0x652b82fe
 8009a88:	3c971547 	.word	0x3c971547
 8009a8c:	00000000 	.word	0x00000000

08009a90 <__ieee754_rem_pio2>:
 8009a90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a94:	ec57 6b10 	vmov	r6, r7, d0
 8009a98:	4bc3      	ldr	r3, [pc, #780]	; (8009da8 <__ieee754_rem_pio2+0x318>)
 8009a9a:	b08d      	sub	sp, #52	; 0x34
 8009a9c:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8009aa0:	4598      	cmp	r8, r3
 8009aa2:	4604      	mov	r4, r0
 8009aa4:	9704      	str	r7, [sp, #16]
 8009aa6:	dc07      	bgt.n	8009ab8 <__ieee754_rem_pio2+0x28>
 8009aa8:	2200      	movs	r2, #0
 8009aaa:	2300      	movs	r3, #0
 8009aac:	ed84 0b00 	vstr	d0, [r4]
 8009ab0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8009ab4:	2500      	movs	r5, #0
 8009ab6:	e027      	b.n	8009b08 <__ieee754_rem_pio2+0x78>
 8009ab8:	4bbc      	ldr	r3, [pc, #752]	; (8009dac <__ieee754_rem_pio2+0x31c>)
 8009aba:	4598      	cmp	r8, r3
 8009abc:	dc75      	bgt.n	8009baa <__ieee754_rem_pio2+0x11a>
 8009abe:	9b04      	ldr	r3, [sp, #16]
 8009ac0:	4dbb      	ldr	r5, [pc, #748]	; (8009db0 <__ieee754_rem_pio2+0x320>)
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	ee10 0a10 	vmov	r0, s0
 8009ac8:	a3a9      	add	r3, pc, #676	; (adr r3, 8009d70 <__ieee754_rem_pio2+0x2e0>)
 8009aca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ace:	4639      	mov	r1, r7
 8009ad0:	dd36      	ble.n	8009b40 <__ieee754_rem_pio2+0xb0>
 8009ad2:	f7f6 fb85 	bl	80001e0 <__aeabi_dsub>
 8009ad6:	45a8      	cmp	r8, r5
 8009ad8:	4606      	mov	r6, r0
 8009ada:	460f      	mov	r7, r1
 8009adc:	d018      	beq.n	8009b10 <__ieee754_rem_pio2+0x80>
 8009ade:	a3a6      	add	r3, pc, #664	; (adr r3, 8009d78 <__ieee754_rem_pio2+0x2e8>)
 8009ae0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ae4:	f7f6 fb7c 	bl	80001e0 <__aeabi_dsub>
 8009ae8:	4602      	mov	r2, r0
 8009aea:	460b      	mov	r3, r1
 8009aec:	e9c4 2300 	strd	r2, r3, [r4]
 8009af0:	4630      	mov	r0, r6
 8009af2:	4639      	mov	r1, r7
 8009af4:	f7f6 fb74 	bl	80001e0 <__aeabi_dsub>
 8009af8:	a39f      	add	r3, pc, #636	; (adr r3, 8009d78 <__ieee754_rem_pio2+0x2e8>)
 8009afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009afe:	f7f6 fb6f 	bl	80001e0 <__aeabi_dsub>
 8009b02:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009b06:	2501      	movs	r5, #1
 8009b08:	4628      	mov	r0, r5
 8009b0a:	b00d      	add	sp, #52	; 0x34
 8009b0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b10:	a39b      	add	r3, pc, #620	; (adr r3, 8009d80 <__ieee754_rem_pio2+0x2f0>)
 8009b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b16:	f7f6 fb63 	bl	80001e0 <__aeabi_dsub>
 8009b1a:	a39b      	add	r3, pc, #620	; (adr r3, 8009d88 <__ieee754_rem_pio2+0x2f8>)
 8009b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b20:	4606      	mov	r6, r0
 8009b22:	460f      	mov	r7, r1
 8009b24:	f7f6 fb5c 	bl	80001e0 <__aeabi_dsub>
 8009b28:	4602      	mov	r2, r0
 8009b2a:	460b      	mov	r3, r1
 8009b2c:	e9c4 2300 	strd	r2, r3, [r4]
 8009b30:	4630      	mov	r0, r6
 8009b32:	4639      	mov	r1, r7
 8009b34:	f7f6 fb54 	bl	80001e0 <__aeabi_dsub>
 8009b38:	a393      	add	r3, pc, #588	; (adr r3, 8009d88 <__ieee754_rem_pio2+0x2f8>)
 8009b3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b3e:	e7de      	b.n	8009afe <__ieee754_rem_pio2+0x6e>
 8009b40:	f7f6 fb50 	bl	80001e4 <__adddf3>
 8009b44:	45a8      	cmp	r8, r5
 8009b46:	4606      	mov	r6, r0
 8009b48:	460f      	mov	r7, r1
 8009b4a:	d016      	beq.n	8009b7a <__ieee754_rem_pio2+0xea>
 8009b4c:	a38a      	add	r3, pc, #552	; (adr r3, 8009d78 <__ieee754_rem_pio2+0x2e8>)
 8009b4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b52:	f7f6 fb47 	bl	80001e4 <__adddf3>
 8009b56:	4602      	mov	r2, r0
 8009b58:	460b      	mov	r3, r1
 8009b5a:	e9c4 2300 	strd	r2, r3, [r4]
 8009b5e:	4630      	mov	r0, r6
 8009b60:	4639      	mov	r1, r7
 8009b62:	f7f6 fb3d 	bl	80001e0 <__aeabi_dsub>
 8009b66:	a384      	add	r3, pc, #528	; (adr r3, 8009d78 <__ieee754_rem_pio2+0x2e8>)
 8009b68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b6c:	f7f6 fb3a 	bl	80001e4 <__adddf3>
 8009b70:	f04f 35ff 	mov.w	r5, #4294967295
 8009b74:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009b78:	e7c6      	b.n	8009b08 <__ieee754_rem_pio2+0x78>
 8009b7a:	a381      	add	r3, pc, #516	; (adr r3, 8009d80 <__ieee754_rem_pio2+0x2f0>)
 8009b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b80:	f7f6 fb30 	bl	80001e4 <__adddf3>
 8009b84:	a380      	add	r3, pc, #512	; (adr r3, 8009d88 <__ieee754_rem_pio2+0x2f8>)
 8009b86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b8a:	4606      	mov	r6, r0
 8009b8c:	460f      	mov	r7, r1
 8009b8e:	f7f6 fb29 	bl	80001e4 <__adddf3>
 8009b92:	4602      	mov	r2, r0
 8009b94:	460b      	mov	r3, r1
 8009b96:	e9c4 2300 	strd	r2, r3, [r4]
 8009b9a:	4630      	mov	r0, r6
 8009b9c:	4639      	mov	r1, r7
 8009b9e:	f7f6 fb1f 	bl	80001e0 <__aeabi_dsub>
 8009ba2:	a379      	add	r3, pc, #484	; (adr r3, 8009d88 <__ieee754_rem_pio2+0x2f8>)
 8009ba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ba8:	e7e0      	b.n	8009b6c <__ieee754_rem_pio2+0xdc>
 8009baa:	4b82      	ldr	r3, [pc, #520]	; (8009db4 <__ieee754_rem_pio2+0x324>)
 8009bac:	4598      	cmp	r8, r3
 8009bae:	f300 80d0 	bgt.w	8009d52 <__ieee754_rem_pio2+0x2c2>
 8009bb2:	f000 ff1d 	bl	800a9f0 <fabs>
 8009bb6:	ec57 6b10 	vmov	r6, r7, d0
 8009bba:	ee10 0a10 	vmov	r0, s0
 8009bbe:	a374      	add	r3, pc, #464	; (adr r3, 8009d90 <__ieee754_rem_pio2+0x300>)
 8009bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bc4:	4639      	mov	r1, r7
 8009bc6:	f7f6 fcc3 	bl	8000550 <__aeabi_dmul>
 8009bca:	2200      	movs	r2, #0
 8009bcc:	4b7a      	ldr	r3, [pc, #488]	; (8009db8 <__ieee754_rem_pio2+0x328>)
 8009bce:	f7f6 fb09 	bl	80001e4 <__adddf3>
 8009bd2:	f7f6 ff6d 	bl	8000ab0 <__aeabi_d2iz>
 8009bd6:	4605      	mov	r5, r0
 8009bd8:	f7f6 fc50 	bl	800047c <__aeabi_i2d>
 8009bdc:	a364      	add	r3, pc, #400	; (adr r3, 8009d70 <__ieee754_rem_pio2+0x2e0>)
 8009bde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009be2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009be6:	f7f6 fcb3 	bl	8000550 <__aeabi_dmul>
 8009bea:	4602      	mov	r2, r0
 8009bec:	460b      	mov	r3, r1
 8009bee:	4630      	mov	r0, r6
 8009bf0:	4639      	mov	r1, r7
 8009bf2:	f7f6 faf5 	bl	80001e0 <__aeabi_dsub>
 8009bf6:	a360      	add	r3, pc, #384	; (adr r3, 8009d78 <__ieee754_rem_pio2+0x2e8>)
 8009bf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bfc:	4682      	mov	sl, r0
 8009bfe:	468b      	mov	fp, r1
 8009c00:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c04:	f7f6 fca4 	bl	8000550 <__aeabi_dmul>
 8009c08:	2d1f      	cmp	r5, #31
 8009c0a:	4606      	mov	r6, r0
 8009c0c:	460f      	mov	r7, r1
 8009c0e:	dc0c      	bgt.n	8009c2a <__ieee754_rem_pio2+0x19a>
 8009c10:	1e6a      	subs	r2, r5, #1
 8009c12:	4b6a      	ldr	r3, [pc, #424]	; (8009dbc <__ieee754_rem_pio2+0x32c>)
 8009c14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c18:	4543      	cmp	r3, r8
 8009c1a:	d006      	beq.n	8009c2a <__ieee754_rem_pio2+0x19a>
 8009c1c:	4632      	mov	r2, r6
 8009c1e:	463b      	mov	r3, r7
 8009c20:	4650      	mov	r0, sl
 8009c22:	4659      	mov	r1, fp
 8009c24:	f7f6 fadc 	bl	80001e0 <__aeabi_dsub>
 8009c28:	e00e      	b.n	8009c48 <__ieee754_rem_pio2+0x1b8>
 8009c2a:	4632      	mov	r2, r6
 8009c2c:	463b      	mov	r3, r7
 8009c2e:	4650      	mov	r0, sl
 8009c30:	4659      	mov	r1, fp
 8009c32:	f7f6 fad5 	bl	80001e0 <__aeabi_dsub>
 8009c36:	ea4f 5328 	mov.w	r3, r8, asr #20
 8009c3a:	9305      	str	r3, [sp, #20]
 8009c3c:	9a05      	ldr	r2, [sp, #20]
 8009c3e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8009c42:	1ad3      	subs	r3, r2, r3
 8009c44:	2b10      	cmp	r3, #16
 8009c46:	dc02      	bgt.n	8009c4e <__ieee754_rem_pio2+0x1be>
 8009c48:	e9c4 0100 	strd	r0, r1, [r4]
 8009c4c:	e039      	b.n	8009cc2 <__ieee754_rem_pio2+0x232>
 8009c4e:	a34c      	add	r3, pc, #304	; (adr r3, 8009d80 <__ieee754_rem_pio2+0x2f0>)
 8009c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c54:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c58:	f7f6 fc7a 	bl	8000550 <__aeabi_dmul>
 8009c5c:	4606      	mov	r6, r0
 8009c5e:	460f      	mov	r7, r1
 8009c60:	4602      	mov	r2, r0
 8009c62:	460b      	mov	r3, r1
 8009c64:	4650      	mov	r0, sl
 8009c66:	4659      	mov	r1, fp
 8009c68:	f7f6 faba 	bl	80001e0 <__aeabi_dsub>
 8009c6c:	4602      	mov	r2, r0
 8009c6e:	460b      	mov	r3, r1
 8009c70:	4680      	mov	r8, r0
 8009c72:	4689      	mov	r9, r1
 8009c74:	4650      	mov	r0, sl
 8009c76:	4659      	mov	r1, fp
 8009c78:	f7f6 fab2 	bl	80001e0 <__aeabi_dsub>
 8009c7c:	4632      	mov	r2, r6
 8009c7e:	463b      	mov	r3, r7
 8009c80:	f7f6 faae 	bl	80001e0 <__aeabi_dsub>
 8009c84:	a340      	add	r3, pc, #256	; (adr r3, 8009d88 <__ieee754_rem_pio2+0x2f8>)
 8009c86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c8a:	4606      	mov	r6, r0
 8009c8c:	460f      	mov	r7, r1
 8009c8e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009c92:	f7f6 fc5d 	bl	8000550 <__aeabi_dmul>
 8009c96:	4632      	mov	r2, r6
 8009c98:	463b      	mov	r3, r7
 8009c9a:	f7f6 faa1 	bl	80001e0 <__aeabi_dsub>
 8009c9e:	4602      	mov	r2, r0
 8009ca0:	460b      	mov	r3, r1
 8009ca2:	4606      	mov	r6, r0
 8009ca4:	460f      	mov	r7, r1
 8009ca6:	4640      	mov	r0, r8
 8009ca8:	4649      	mov	r1, r9
 8009caa:	f7f6 fa99 	bl	80001e0 <__aeabi_dsub>
 8009cae:	9a05      	ldr	r2, [sp, #20]
 8009cb0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8009cb4:	1ad3      	subs	r3, r2, r3
 8009cb6:	2b31      	cmp	r3, #49	; 0x31
 8009cb8:	dc20      	bgt.n	8009cfc <__ieee754_rem_pio2+0x26c>
 8009cba:	e9c4 0100 	strd	r0, r1, [r4]
 8009cbe:	46c2      	mov	sl, r8
 8009cc0:	46cb      	mov	fp, r9
 8009cc2:	e9d4 8900 	ldrd	r8, r9, [r4]
 8009cc6:	4650      	mov	r0, sl
 8009cc8:	4642      	mov	r2, r8
 8009cca:	464b      	mov	r3, r9
 8009ccc:	4659      	mov	r1, fp
 8009cce:	f7f6 fa87 	bl	80001e0 <__aeabi_dsub>
 8009cd2:	463b      	mov	r3, r7
 8009cd4:	4632      	mov	r2, r6
 8009cd6:	f7f6 fa83 	bl	80001e0 <__aeabi_dsub>
 8009cda:	9b04      	ldr	r3, [sp, #16]
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009ce2:	f6bf af11 	bge.w	8009b08 <__ieee754_rem_pio2+0x78>
 8009ce6:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8009cea:	6063      	str	r3, [r4, #4]
 8009cec:	f8c4 8000 	str.w	r8, [r4]
 8009cf0:	60a0      	str	r0, [r4, #8]
 8009cf2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009cf6:	60e3      	str	r3, [r4, #12]
 8009cf8:	426d      	negs	r5, r5
 8009cfa:	e705      	b.n	8009b08 <__ieee754_rem_pio2+0x78>
 8009cfc:	a326      	add	r3, pc, #152	; (adr r3, 8009d98 <__ieee754_rem_pio2+0x308>)
 8009cfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d02:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d06:	f7f6 fc23 	bl	8000550 <__aeabi_dmul>
 8009d0a:	4606      	mov	r6, r0
 8009d0c:	460f      	mov	r7, r1
 8009d0e:	4602      	mov	r2, r0
 8009d10:	460b      	mov	r3, r1
 8009d12:	4640      	mov	r0, r8
 8009d14:	4649      	mov	r1, r9
 8009d16:	f7f6 fa63 	bl	80001e0 <__aeabi_dsub>
 8009d1a:	4602      	mov	r2, r0
 8009d1c:	460b      	mov	r3, r1
 8009d1e:	4682      	mov	sl, r0
 8009d20:	468b      	mov	fp, r1
 8009d22:	4640      	mov	r0, r8
 8009d24:	4649      	mov	r1, r9
 8009d26:	f7f6 fa5b 	bl	80001e0 <__aeabi_dsub>
 8009d2a:	4632      	mov	r2, r6
 8009d2c:	463b      	mov	r3, r7
 8009d2e:	f7f6 fa57 	bl	80001e0 <__aeabi_dsub>
 8009d32:	a31b      	add	r3, pc, #108	; (adr r3, 8009da0 <__ieee754_rem_pio2+0x310>)
 8009d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d38:	4606      	mov	r6, r0
 8009d3a:	460f      	mov	r7, r1
 8009d3c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d40:	f7f6 fc06 	bl	8000550 <__aeabi_dmul>
 8009d44:	4632      	mov	r2, r6
 8009d46:	463b      	mov	r3, r7
 8009d48:	f7f6 fa4a 	bl	80001e0 <__aeabi_dsub>
 8009d4c:	4606      	mov	r6, r0
 8009d4e:	460f      	mov	r7, r1
 8009d50:	e764      	b.n	8009c1c <__ieee754_rem_pio2+0x18c>
 8009d52:	4b1b      	ldr	r3, [pc, #108]	; (8009dc0 <__ieee754_rem_pio2+0x330>)
 8009d54:	4598      	cmp	r8, r3
 8009d56:	dd35      	ble.n	8009dc4 <__ieee754_rem_pio2+0x334>
 8009d58:	ee10 2a10 	vmov	r2, s0
 8009d5c:	463b      	mov	r3, r7
 8009d5e:	4630      	mov	r0, r6
 8009d60:	4639      	mov	r1, r7
 8009d62:	f7f6 fa3d 	bl	80001e0 <__aeabi_dsub>
 8009d66:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009d6a:	e9c4 0100 	strd	r0, r1, [r4]
 8009d6e:	e6a1      	b.n	8009ab4 <__ieee754_rem_pio2+0x24>
 8009d70:	54400000 	.word	0x54400000
 8009d74:	3ff921fb 	.word	0x3ff921fb
 8009d78:	1a626331 	.word	0x1a626331
 8009d7c:	3dd0b461 	.word	0x3dd0b461
 8009d80:	1a600000 	.word	0x1a600000
 8009d84:	3dd0b461 	.word	0x3dd0b461
 8009d88:	2e037073 	.word	0x2e037073
 8009d8c:	3ba3198a 	.word	0x3ba3198a
 8009d90:	6dc9c883 	.word	0x6dc9c883
 8009d94:	3fe45f30 	.word	0x3fe45f30
 8009d98:	2e000000 	.word	0x2e000000
 8009d9c:	3ba3198a 	.word	0x3ba3198a
 8009da0:	252049c1 	.word	0x252049c1
 8009da4:	397b839a 	.word	0x397b839a
 8009da8:	3fe921fb 	.word	0x3fe921fb
 8009dac:	4002d97b 	.word	0x4002d97b
 8009db0:	3ff921fb 	.word	0x3ff921fb
 8009db4:	413921fb 	.word	0x413921fb
 8009db8:	3fe00000 	.word	0x3fe00000
 8009dbc:	0800c510 	.word	0x0800c510
 8009dc0:	7fefffff 	.word	0x7fefffff
 8009dc4:	ea4f 5528 	mov.w	r5, r8, asr #20
 8009dc8:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8009dcc:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8009dd0:	4630      	mov	r0, r6
 8009dd2:	460f      	mov	r7, r1
 8009dd4:	f7f6 fe6c 	bl	8000ab0 <__aeabi_d2iz>
 8009dd8:	f7f6 fb50 	bl	800047c <__aeabi_i2d>
 8009ddc:	4602      	mov	r2, r0
 8009dde:	460b      	mov	r3, r1
 8009de0:	4630      	mov	r0, r6
 8009de2:	4639      	mov	r1, r7
 8009de4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009de8:	f7f6 f9fa 	bl	80001e0 <__aeabi_dsub>
 8009dec:	2200      	movs	r2, #0
 8009dee:	4b1f      	ldr	r3, [pc, #124]	; (8009e6c <__ieee754_rem_pio2+0x3dc>)
 8009df0:	f7f6 fbae 	bl	8000550 <__aeabi_dmul>
 8009df4:	460f      	mov	r7, r1
 8009df6:	4606      	mov	r6, r0
 8009df8:	f7f6 fe5a 	bl	8000ab0 <__aeabi_d2iz>
 8009dfc:	f7f6 fb3e 	bl	800047c <__aeabi_i2d>
 8009e00:	4602      	mov	r2, r0
 8009e02:	460b      	mov	r3, r1
 8009e04:	4630      	mov	r0, r6
 8009e06:	4639      	mov	r1, r7
 8009e08:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009e0c:	f7f6 f9e8 	bl	80001e0 <__aeabi_dsub>
 8009e10:	2200      	movs	r2, #0
 8009e12:	4b16      	ldr	r3, [pc, #88]	; (8009e6c <__ieee754_rem_pio2+0x3dc>)
 8009e14:	f7f6 fb9c 	bl	8000550 <__aeabi_dmul>
 8009e18:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009e1c:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8009e20:	f04f 0803 	mov.w	r8, #3
 8009e24:	2600      	movs	r6, #0
 8009e26:	2700      	movs	r7, #0
 8009e28:	4632      	mov	r2, r6
 8009e2a:	463b      	mov	r3, r7
 8009e2c:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8009e30:	f108 3aff 	add.w	sl, r8, #4294967295
 8009e34:	f7f6 fdf4 	bl	8000a20 <__aeabi_dcmpeq>
 8009e38:	b9b0      	cbnz	r0, 8009e68 <__ieee754_rem_pio2+0x3d8>
 8009e3a:	4b0d      	ldr	r3, [pc, #52]	; (8009e70 <__ieee754_rem_pio2+0x3e0>)
 8009e3c:	9301      	str	r3, [sp, #4]
 8009e3e:	2302      	movs	r3, #2
 8009e40:	9300      	str	r3, [sp, #0]
 8009e42:	462a      	mov	r2, r5
 8009e44:	4643      	mov	r3, r8
 8009e46:	4621      	mov	r1, r4
 8009e48:	a806      	add	r0, sp, #24
 8009e4a:	f000 f8c5 	bl	8009fd8 <__kernel_rem_pio2>
 8009e4e:	9b04      	ldr	r3, [sp, #16]
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	4605      	mov	r5, r0
 8009e54:	f6bf ae58 	bge.w	8009b08 <__ieee754_rem_pio2+0x78>
 8009e58:	6863      	ldr	r3, [r4, #4]
 8009e5a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009e5e:	6063      	str	r3, [r4, #4]
 8009e60:	68e3      	ldr	r3, [r4, #12]
 8009e62:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009e66:	e746      	b.n	8009cf6 <__ieee754_rem_pio2+0x266>
 8009e68:	46d0      	mov	r8, sl
 8009e6a:	e7dd      	b.n	8009e28 <__ieee754_rem_pio2+0x398>
 8009e6c:	41700000 	.word	0x41700000
 8009e70:	0800c590 	.word	0x0800c590

08009e74 <__ieee754_sqrt>:
 8009e74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e78:	4955      	ldr	r1, [pc, #340]	; (8009fd0 <__ieee754_sqrt+0x15c>)
 8009e7a:	ec55 4b10 	vmov	r4, r5, d0
 8009e7e:	43a9      	bics	r1, r5
 8009e80:	462b      	mov	r3, r5
 8009e82:	462a      	mov	r2, r5
 8009e84:	d112      	bne.n	8009eac <__ieee754_sqrt+0x38>
 8009e86:	ee10 2a10 	vmov	r2, s0
 8009e8a:	ee10 0a10 	vmov	r0, s0
 8009e8e:	4629      	mov	r1, r5
 8009e90:	f7f6 fb5e 	bl	8000550 <__aeabi_dmul>
 8009e94:	4602      	mov	r2, r0
 8009e96:	460b      	mov	r3, r1
 8009e98:	4620      	mov	r0, r4
 8009e9a:	4629      	mov	r1, r5
 8009e9c:	f7f6 f9a2 	bl	80001e4 <__adddf3>
 8009ea0:	4604      	mov	r4, r0
 8009ea2:	460d      	mov	r5, r1
 8009ea4:	ec45 4b10 	vmov	d0, r4, r5
 8009ea8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009eac:	2d00      	cmp	r5, #0
 8009eae:	ee10 0a10 	vmov	r0, s0
 8009eb2:	4621      	mov	r1, r4
 8009eb4:	dc0f      	bgt.n	8009ed6 <__ieee754_sqrt+0x62>
 8009eb6:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8009eba:	4330      	orrs	r0, r6
 8009ebc:	d0f2      	beq.n	8009ea4 <__ieee754_sqrt+0x30>
 8009ebe:	b155      	cbz	r5, 8009ed6 <__ieee754_sqrt+0x62>
 8009ec0:	ee10 2a10 	vmov	r2, s0
 8009ec4:	4620      	mov	r0, r4
 8009ec6:	4629      	mov	r1, r5
 8009ec8:	f7f6 f98a 	bl	80001e0 <__aeabi_dsub>
 8009ecc:	4602      	mov	r2, r0
 8009ece:	460b      	mov	r3, r1
 8009ed0:	f7f6 fc68 	bl	80007a4 <__aeabi_ddiv>
 8009ed4:	e7e4      	b.n	8009ea0 <__ieee754_sqrt+0x2c>
 8009ed6:	151b      	asrs	r3, r3, #20
 8009ed8:	d073      	beq.n	8009fc2 <__ieee754_sqrt+0x14e>
 8009eda:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8009ede:	07dd      	lsls	r5, r3, #31
 8009ee0:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8009ee4:	bf48      	it	mi
 8009ee6:	0fc8      	lsrmi	r0, r1, #31
 8009ee8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8009eec:	bf44      	itt	mi
 8009eee:	0049      	lslmi	r1, r1, #1
 8009ef0:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8009ef4:	2500      	movs	r5, #0
 8009ef6:	1058      	asrs	r0, r3, #1
 8009ef8:	0fcb      	lsrs	r3, r1, #31
 8009efa:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8009efe:	0049      	lsls	r1, r1, #1
 8009f00:	2316      	movs	r3, #22
 8009f02:	462c      	mov	r4, r5
 8009f04:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8009f08:	19a7      	adds	r7, r4, r6
 8009f0a:	4297      	cmp	r7, r2
 8009f0c:	bfde      	ittt	le
 8009f0e:	19bc      	addle	r4, r7, r6
 8009f10:	1bd2      	suble	r2, r2, r7
 8009f12:	19ad      	addle	r5, r5, r6
 8009f14:	0fcf      	lsrs	r7, r1, #31
 8009f16:	3b01      	subs	r3, #1
 8009f18:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8009f1c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009f20:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8009f24:	d1f0      	bne.n	8009f08 <__ieee754_sqrt+0x94>
 8009f26:	f04f 0c20 	mov.w	ip, #32
 8009f2a:	469e      	mov	lr, r3
 8009f2c:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8009f30:	42a2      	cmp	r2, r4
 8009f32:	eb06 070e 	add.w	r7, r6, lr
 8009f36:	dc02      	bgt.n	8009f3e <__ieee754_sqrt+0xca>
 8009f38:	d112      	bne.n	8009f60 <__ieee754_sqrt+0xec>
 8009f3a:	428f      	cmp	r7, r1
 8009f3c:	d810      	bhi.n	8009f60 <__ieee754_sqrt+0xec>
 8009f3e:	2f00      	cmp	r7, #0
 8009f40:	eb07 0e06 	add.w	lr, r7, r6
 8009f44:	da42      	bge.n	8009fcc <__ieee754_sqrt+0x158>
 8009f46:	f1be 0f00 	cmp.w	lr, #0
 8009f4a:	db3f      	blt.n	8009fcc <__ieee754_sqrt+0x158>
 8009f4c:	f104 0801 	add.w	r8, r4, #1
 8009f50:	1b12      	subs	r2, r2, r4
 8009f52:	428f      	cmp	r7, r1
 8009f54:	bf88      	it	hi
 8009f56:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8009f5a:	1bc9      	subs	r1, r1, r7
 8009f5c:	4433      	add	r3, r6
 8009f5e:	4644      	mov	r4, r8
 8009f60:	0052      	lsls	r2, r2, #1
 8009f62:	f1bc 0c01 	subs.w	ip, ip, #1
 8009f66:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8009f6a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8009f6e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009f72:	d1dd      	bne.n	8009f30 <__ieee754_sqrt+0xbc>
 8009f74:	430a      	orrs	r2, r1
 8009f76:	d006      	beq.n	8009f86 <__ieee754_sqrt+0x112>
 8009f78:	1c5c      	adds	r4, r3, #1
 8009f7a:	bf13      	iteet	ne
 8009f7c:	3301      	addne	r3, #1
 8009f7e:	3501      	addeq	r5, #1
 8009f80:	4663      	moveq	r3, ip
 8009f82:	f023 0301 	bicne.w	r3, r3, #1
 8009f86:	106a      	asrs	r2, r5, #1
 8009f88:	085b      	lsrs	r3, r3, #1
 8009f8a:	07e9      	lsls	r1, r5, #31
 8009f8c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8009f90:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8009f94:	bf48      	it	mi
 8009f96:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8009f9a:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8009f9e:	461c      	mov	r4, r3
 8009fa0:	e780      	b.n	8009ea4 <__ieee754_sqrt+0x30>
 8009fa2:	0aca      	lsrs	r2, r1, #11
 8009fa4:	3815      	subs	r0, #21
 8009fa6:	0549      	lsls	r1, r1, #21
 8009fa8:	2a00      	cmp	r2, #0
 8009faa:	d0fa      	beq.n	8009fa2 <__ieee754_sqrt+0x12e>
 8009fac:	02d6      	lsls	r6, r2, #11
 8009fae:	d50a      	bpl.n	8009fc6 <__ieee754_sqrt+0x152>
 8009fb0:	f1c3 0420 	rsb	r4, r3, #32
 8009fb4:	fa21 f404 	lsr.w	r4, r1, r4
 8009fb8:	1e5d      	subs	r5, r3, #1
 8009fba:	4099      	lsls	r1, r3
 8009fbc:	4322      	orrs	r2, r4
 8009fbe:	1b43      	subs	r3, r0, r5
 8009fc0:	e78b      	b.n	8009eda <__ieee754_sqrt+0x66>
 8009fc2:	4618      	mov	r0, r3
 8009fc4:	e7f0      	b.n	8009fa8 <__ieee754_sqrt+0x134>
 8009fc6:	0052      	lsls	r2, r2, #1
 8009fc8:	3301      	adds	r3, #1
 8009fca:	e7ef      	b.n	8009fac <__ieee754_sqrt+0x138>
 8009fcc:	46a0      	mov	r8, r4
 8009fce:	e7bf      	b.n	8009f50 <__ieee754_sqrt+0xdc>
 8009fd0:	7ff00000 	.word	0x7ff00000
 8009fd4:	00000000 	.word	0x00000000

08009fd8 <__kernel_rem_pio2>:
 8009fd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fdc:	ed2d 8b02 	vpush	{d8}
 8009fe0:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8009fe4:	1ed4      	subs	r4, r2, #3
 8009fe6:	9308      	str	r3, [sp, #32]
 8009fe8:	9101      	str	r1, [sp, #4]
 8009fea:	4bc5      	ldr	r3, [pc, #788]	; (800a300 <__kernel_rem_pio2+0x328>)
 8009fec:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8009fee:	9009      	str	r0, [sp, #36]	; 0x24
 8009ff0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009ff4:	9304      	str	r3, [sp, #16]
 8009ff6:	9b08      	ldr	r3, [sp, #32]
 8009ff8:	3b01      	subs	r3, #1
 8009ffa:	9307      	str	r3, [sp, #28]
 8009ffc:	2318      	movs	r3, #24
 8009ffe:	fb94 f4f3 	sdiv	r4, r4, r3
 800a002:	f06f 0317 	mvn.w	r3, #23
 800a006:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800a00a:	fb04 3303 	mla	r3, r4, r3, r3
 800a00e:	eb03 0a02 	add.w	sl, r3, r2
 800a012:	9b04      	ldr	r3, [sp, #16]
 800a014:	9a07      	ldr	r2, [sp, #28]
 800a016:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 800a2f0 <__kernel_rem_pio2+0x318>
 800a01a:	eb03 0802 	add.w	r8, r3, r2
 800a01e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800a020:	1aa7      	subs	r7, r4, r2
 800a022:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800a026:	ae22      	add	r6, sp, #136	; 0x88
 800a028:	2500      	movs	r5, #0
 800a02a:	4545      	cmp	r5, r8
 800a02c:	dd13      	ble.n	800a056 <__kernel_rem_pio2+0x7e>
 800a02e:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 800a2f0 <__kernel_rem_pio2+0x318>
 800a032:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800a036:	2600      	movs	r6, #0
 800a038:	9b04      	ldr	r3, [sp, #16]
 800a03a:	429e      	cmp	r6, r3
 800a03c:	dc32      	bgt.n	800a0a4 <__kernel_rem_pio2+0xcc>
 800a03e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a040:	9302      	str	r3, [sp, #8]
 800a042:	9b08      	ldr	r3, [sp, #32]
 800a044:	199d      	adds	r5, r3, r6
 800a046:	ab22      	add	r3, sp, #136	; 0x88
 800a048:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800a04c:	9306      	str	r3, [sp, #24]
 800a04e:	ec59 8b18 	vmov	r8, r9, d8
 800a052:	2700      	movs	r7, #0
 800a054:	e01f      	b.n	800a096 <__kernel_rem_pio2+0xbe>
 800a056:	42ef      	cmn	r7, r5
 800a058:	d407      	bmi.n	800a06a <__kernel_rem_pio2+0x92>
 800a05a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800a05e:	f7f6 fa0d 	bl	800047c <__aeabi_i2d>
 800a062:	e8e6 0102 	strd	r0, r1, [r6], #8
 800a066:	3501      	adds	r5, #1
 800a068:	e7df      	b.n	800a02a <__kernel_rem_pio2+0x52>
 800a06a:	ec51 0b18 	vmov	r0, r1, d8
 800a06e:	e7f8      	b.n	800a062 <__kernel_rem_pio2+0x8a>
 800a070:	9906      	ldr	r1, [sp, #24]
 800a072:	9d02      	ldr	r5, [sp, #8]
 800a074:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800a078:	9106      	str	r1, [sp, #24]
 800a07a:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 800a07e:	9502      	str	r5, [sp, #8]
 800a080:	f7f6 fa66 	bl	8000550 <__aeabi_dmul>
 800a084:	4602      	mov	r2, r0
 800a086:	460b      	mov	r3, r1
 800a088:	4640      	mov	r0, r8
 800a08a:	4649      	mov	r1, r9
 800a08c:	f7f6 f8aa 	bl	80001e4 <__adddf3>
 800a090:	3701      	adds	r7, #1
 800a092:	4680      	mov	r8, r0
 800a094:	4689      	mov	r9, r1
 800a096:	9b07      	ldr	r3, [sp, #28]
 800a098:	429f      	cmp	r7, r3
 800a09a:	dde9      	ble.n	800a070 <__kernel_rem_pio2+0x98>
 800a09c:	e8eb 8902 	strd	r8, r9, [fp], #8
 800a0a0:	3601      	adds	r6, #1
 800a0a2:	e7c9      	b.n	800a038 <__kernel_rem_pio2+0x60>
 800a0a4:	9b04      	ldr	r3, [sp, #16]
 800a0a6:	aa0e      	add	r2, sp, #56	; 0x38
 800a0a8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a0ac:	930c      	str	r3, [sp, #48]	; 0x30
 800a0ae:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800a0b0:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800a0b4:	9c04      	ldr	r4, [sp, #16]
 800a0b6:	930b      	str	r3, [sp, #44]	; 0x2c
 800a0b8:	ab9a      	add	r3, sp, #616	; 0x268
 800a0ba:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 800a0be:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a0c2:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a0c6:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 800a0ca:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 800a0ce:	ab9a      	add	r3, sp, #616	; 0x268
 800a0d0:	445b      	add	r3, fp
 800a0d2:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 800a0d6:	2500      	movs	r5, #0
 800a0d8:	1b63      	subs	r3, r4, r5
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	dc78      	bgt.n	800a1d0 <__kernel_rem_pio2+0x1f8>
 800a0de:	4650      	mov	r0, sl
 800a0e0:	ec49 8b10 	vmov	d0, r8, r9
 800a0e4:	f000 fdac 	bl	800ac40 <scalbn>
 800a0e8:	ec57 6b10 	vmov	r6, r7, d0
 800a0ec:	2200      	movs	r2, #0
 800a0ee:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800a0f2:	ee10 0a10 	vmov	r0, s0
 800a0f6:	4639      	mov	r1, r7
 800a0f8:	f7f6 fa2a 	bl	8000550 <__aeabi_dmul>
 800a0fc:	ec41 0b10 	vmov	d0, r0, r1
 800a100:	f000 fc8a 	bl	800aa18 <floor>
 800a104:	2200      	movs	r2, #0
 800a106:	ec51 0b10 	vmov	r0, r1, d0
 800a10a:	4b7e      	ldr	r3, [pc, #504]	; (800a304 <__kernel_rem_pio2+0x32c>)
 800a10c:	f7f6 fa20 	bl	8000550 <__aeabi_dmul>
 800a110:	4602      	mov	r2, r0
 800a112:	460b      	mov	r3, r1
 800a114:	4630      	mov	r0, r6
 800a116:	4639      	mov	r1, r7
 800a118:	f7f6 f862 	bl	80001e0 <__aeabi_dsub>
 800a11c:	460f      	mov	r7, r1
 800a11e:	4606      	mov	r6, r0
 800a120:	f7f6 fcc6 	bl	8000ab0 <__aeabi_d2iz>
 800a124:	9006      	str	r0, [sp, #24]
 800a126:	f7f6 f9a9 	bl	800047c <__aeabi_i2d>
 800a12a:	4602      	mov	r2, r0
 800a12c:	460b      	mov	r3, r1
 800a12e:	4630      	mov	r0, r6
 800a130:	4639      	mov	r1, r7
 800a132:	f7f6 f855 	bl	80001e0 <__aeabi_dsub>
 800a136:	f1ba 0f00 	cmp.w	sl, #0
 800a13a:	4606      	mov	r6, r0
 800a13c:	460f      	mov	r7, r1
 800a13e:	dd6c      	ble.n	800a21a <__kernel_rem_pio2+0x242>
 800a140:	1e62      	subs	r2, r4, #1
 800a142:	ab0e      	add	r3, sp, #56	; 0x38
 800a144:	f1ca 0118 	rsb	r1, sl, #24
 800a148:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800a14c:	9d06      	ldr	r5, [sp, #24]
 800a14e:	fa40 f301 	asr.w	r3, r0, r1
 800a152:	441d      	add	r5, r3
 800a154:	408b      	lsls	r3, r1
 800a156:	1ac0      	subs	r0, r0, r3
 800a158:	ab0e      	add	r3, sp, #56	; 0x38
 800a15a:	9506      	str	r5, [sp, #24]
 800a15c:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800a160:	f1ca 0317 	rsb	r3, sl, #23
 800a164:	fa40 f303 	asr.w	r3, r0, r3
 800a168:	9302      	str	r3, [sp, #8]
 800a16a:	9b02      	ldr	r3, [sp, #8]
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	dd62      	ble.n	800a236 <__kernel_rem_pio2+0x25e>
 800a170:	9b06      	ldr	r3, [sp, #24]
 800a172:	2200      	movs	r2, #0
 800a174:	3301      	adds	r3, #1
 800a176:	9306      	str	r3, [sp, #24]
 800a178:	4615      	mov	r5, r2
 800a17a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800a17e:	4294      	cmp	r4, r2
 800a180:	f300 8095 	bgt.w	800a2ae <__kernel_rem_pio2+0x2d6>
 800a184:	f1ba 0f00 	cmp.w	sl, #0
 800a188:	dd07      	ble.n	800a19a <__kernel_rem_pio2+0x1c2>
 800a18a:	f1ba 0f01 	cmp.w	sl, #1
 800a18e:	f000 80a2 	beq.w	800a2d6 <__kernel_rem_pio2+0x2fe>
 800a192:	f1ba 0f02 	cmp.w	sl, #2
 800a196:	f000 80c1 	beq.w	800a31c <__kernel_rem_pio2+0x344>
 800a19a:	9b02      	ldr	r3, [sp, #8]
 800a19c:	2b02      	cmp	r3, #2
 800a19e:	d14a      	bne.n	800a236 <__kernel_rem_pio2+0x25e>
 800a1a0:	4632      	mov	r2, r6
 800a1a2:	463b      	mov	r3, r7
 800a1a4:	2000      	movs	r0, #0
 800a1a6:	4958      	ldr	r1, [pc, #352]	; (800a308 <__kernel_rem_pio2+0x330>)
 800a1a8:	f7f6 f81a 	bl	80001e0 <__aeabi_dsub>
 800a1ac:	4606      	mov	r6, r0
 800a1ae:	460f      	mov	r7, r1
 800a1b0:	2d00      	cmp	r5, #0
 800a1b2:	d040      	beq.n	800a236 <__kernel_rem_pio2+0x25e>
 800a1b4:	4650      	mov	r0, sl
 800a1b6:	ed9f 0b50 	vldr	d0, [pc, #320]	; 800a2f8 <__kernel_rem_pio2+0x320>
 800a1ba:	f000 fd41 	bl	800ac40 <scalbn>
 800a1be:	4630      	mov	r0, r6
 800a1c0:	4639      	mov	r1, r7
 800a1c2:	ec53 2b10 	vmov	r2, r3, d0
 800a1c6:	f7f6 f80b 	bl	80001e0 <__aeabi_dsub>
 800a1ca:	4606      	mov	r6, r0
 800a1cc:	460f      	mov	r7, r1
 800a1ce:	e032      	b.n	800a236 <__kernel_rem_pio2+0x25e>
 800a1d0:	2200      	movs	r2, #0
 800a1d2:	4b4e      	ldr	r3, [pc, #312]	; (800a30c <__kernel_rem_pio2+0x334>)
 800a1d4:	4640      	mov	r0, r8
 800a1d6:	4649      	mov	r1, r9
 800a1d8:	f7f6 f9ba 	bl	8000550 <__aeabi_dmul>
 800a1dc:	f7f6 fc68 	bl	8000ab0 <__aeabi_d2iz>
 800a1e0:	f7f6 f94c 	bl	800047c <__aeabi_i2d>
 800a1e4:	2200      	movs	r2, #0
 800a1e6:	4b4a      	ldr	r3, [pc, #296]	; (800a310 <__kernel_rem_pio2+0x338>)
 800a1e8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a1ec:	f7f6 f9b0 	bl	8000550 <__aeabi_dmul>
 800a1f0:	4602      	mov	r2, r0
 800a1f2:	460b      	mov	r3, r1
 800a1f4:	4640      	mov	r0, r8
 800a1f6:	4649      	mov	r1, r9
 800a1f8:	f7f5 fff2 	bl	80001e0 <__aeabi_dsub>
 800a1fc:	f7f6 fc58 	bl	8000ab0 <__aeabi_d2iz>
 800a200:	ab0e      	add	r3, sp, #56	; 0x38
 800a202:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 800a206:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800a20a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a20e:	f7f5 ffe9 	bl	80001e4 <__adddf3>
 800a212:	3501      	adds	r5, #1
 800a214:	4680      	mov	r8, r0
 800a216:	4689      	mov	r9, r1
 800a218:	e75e      	b.n	800a0d8 <__kernel_rem_pio2+0x100>
 800a21a:	d105      	bne.n	800a228 <__kernel_rem_pio2+0x250>
 800a21c:	1e63      	subs	r3, r4, #1
 800a21e:	aa0e      	add	r2, sp, #56	; 0x38
 800a220:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800a224:	15c3      	asrs	r3, r0, #23
 800a226:	e79f      	b.n	800a168 <__kernel_rem_pio2+0x190>
 800a228:	2200      	movs	r2, #0
 800a22a:	4b3a      	ldr	r3, [pc, #232]	; (800a314 <__kernel_rem_pio2+0x33c>)
 800a22c:	f7f6 fc16 	bl	8000a5c <__aeabi_dcmpge>
 800a230:	2800      	cmp	r0, #0
 800a232:	d139      	bne.n	800a2a8 <__kernel_rem_pio2+0x2d0>
 800a234:	9002      	str	r0, [sp, #8]
 800a236:	2200      	movs	r2, #0
 800a238:	2300      	movs	r3, #0
 800a23a:	4630      	mov	r0, r6
 800a23c:	4639      	mov	r1, r7
 800a23e:	f7f6 fbef 	bl	8000a20 <__aeabi_dcmpeq>
 800a242:	2800      	cmp	r0, #0
 800a244:	f000 80c7 	beq.w	800a3d6 <__kernel_rem_pio2+0x3fe>
 800a248:	1e65      	subs	r5, r4, #1
 800a24a:	462b      	mov	r3, r5
 800a24c:	2200      	movs	r2, #0
 800a24e:	9904      	ldr	r1, [sp, #16]
 800a250:	428b      	cmp	r3, r1
 800a252:	da6a      	bge.n	800a32a <__kernel_rem_pio2+0x352>
 800a254:	2a00      	cmp	r2, #0
 800a256:	f000 8088 	beq.w	800a36a <__kernel_rem_pio2+0x392>
 800a25a:	ab0e      	add	r3, sp, #56	; 0x38
 800a25c:	f1aa 0a18 	sub.w	sl, sl, #24
 800a260:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800a264:	2b00      	cmp	r3, #0
 800a266:	f000 80b4 	beq.w	800a3d2 <__kernel_rem_pio2+0x3fa>
 800a26a:	4650      	mov	r0, sl
 800a26c:	ed9f 0b22 	vldr	d0, [pc, #136]	; 800a2f8 <__kernel_rem_pio2+0x320>
 800a270:	f000 fce6 	bl	800ac40 <scalbn>
 800a274:	00ec      	lsls	r4, r5, #3
 800a276:	ab72      	add	r3, sp, #456	; 0x1c8
 800a278:	191e      	adds	r6, r3, r4
 800a27a:	ec59 8b10 	vmov	r8, r9, d0
 800a27e:	f106 0a08 	add.w	sl, r6, #8
 800a282:	462f      	mov	r7, r5
 800a284:	2f00      	cmp	r7, #0
 800a286:	f280 80df 	bge.w	800a448 <__kernel_rem_pio2+0x470>
 800a28a:	ed9f 8b19 	vldr	d8, [pc, #100]	; 800a2f0 <__kernel_rem_pio2+0x318>
 800a28e:	f04f 0a00 	mov.w	sl, #0
 800a292:	eba5 030a 	sub.w	r3, r5, sl
 800a296:	2b00      	cmp	r3, #0
 800a298:	f2c0 810a 	blt.w	800a4b0 <__kernel_rem_pio2+0x4d8>
 800a29c:	f8df b078 	ldr.w	fp, [pc, #120]	; 800a318 <__kernel_rem_pio2+0x340>
 800a2a0:	ec59 8b18 	vmov	r8, r9, d8
 800a2a4:	2700      	movs	r7, #0
 800a2a6:	e0f5      	b.n	800a494 <__kernel_rem_pio2+0x4bc>
 800a2a8:	2302      	movs	r3, #2
 800a2aa:	9302      	str	r3, [sp, #8]
 800a2ac:	e760      	b.n	800a170 <__kernel_rem_pio2+0x198>
 800a2ae:	ab0e      	add	r3, sp, #56	; 0x38
 800a2b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2b4:	b94d      	cbnz	r5, 800a2ca <__kernel_rem_pio2+0x2f2>
 800a2b6:	b12b      	cbz	r3, 800a2c4 <__kernel_rem_pio2+0x2ec>
 800a2b8:	a80e      	add	r0, sp, #56	; 0x38
 800a2ba:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800a2be:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800a2c2:	2301      	movs	r3, #1
 800a2c4:	3201      	adds	r2, #1
 800a2c6:	461d      	mov	r5, r3
 800a2c8:	e759      	b.n	800a17e <__kernel_rem_pio2+0x1a6>
 800a2ca:	a80e      	add	r0, sp, #56	; 0x38
 800a2cc:	1acb      	subs	r3, r1, r3
 800a2ce:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800a2d2:	462b      	mov	r3, r5
 800a2d4:	e7f6      	b.n	800a2c4 <__kernel_rem_pio2+0x2ec>
 800a2d6:	1e62      	subs	r2, r4, #1
 800a2d8:	ab0e      	add	r3, sp, #56	; 0x38
 800a2da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a2de:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800a2e2:	a90e      	add	r1, sp, #56	; 0x38
 800a2e4:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800a2e8:	e757      	b.n	800a19a <__kernel_rem_pio2+0x1c2>
 800a2ea:	bf00      	nop
 800a2ec:	f3af 8000 	nop.w
	...
 800a2fc:	3ff00000 	.word	0x3ff00000
 800a300:	0800c6d8 	.word	0x0800c6d8
 800a304:	40200000 	.word	0x40200000
 800a308:	3ff00000 	.word	0x3ff00000
 800a30c:	3e700000 	.word	0x3e700000
 800a310:	41700000 	.word	0x41700000
 800a314:	3fe00000 	.word	0x3fe00000
 800a318:	0800c698 	.word	0x0800c698
 800a31c:	1e62      	subs	r2, r4, #1
 800a31e:	ab0e      	add	r3, sp, #56	; 0x38
 800a320:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a324:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800a328:	e7db      	b.n	800a2e2 <__kernel_rem_pio2+0x30a>
 800a32a:	a90e      	add	r1, sp, #56	; 0x38
 800a32c:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800a330:	3b01      	subs	r3, #1
 800a332:	430a      	orrs	r2, r1
 800a334:	e78b      	b.n	800a24e <__kernel_rem_pio2+0x276>
 800a336:	3301      	adds	r3, #1
 800a338:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800a33c:	2900      	cmp	r1, #0
 800a33e:	d0fa      	beq.n	800a336 <__kernel_rem_pio2+0x35e>
 800a340:	9a08      	ldr	r2, [sp, #32]
 800a342:	4422      	add	r2, r4
 800a344:	00d2      	lsls	r2, r2, #3
 800a346:	a922      	add	r1, sp, #136	; 0x88
 800a348:	18e3      	adds	r3, r4, r3
 800a34a:	9206      	str	r2, [sp, #24]
 800a34c:	440a      	add	r2, r1
 800a34e:	9302      	str	r3, [sp, #8]
 800a350:	f10b 0108 	add.w	r1, fp, #8
 800a354:	f102 0308 	add.w	r3, r2, #8
 800a358:	1c66      	adds	r6, r4, #1
 800a35a:	910a      	str	r1, [sp, #40]	; 0x28
 800a35c:	2500      	movs	r5, #0
 800a35e:	930d      	str	r3, [sp, #52]	; 0x34
 800a360:	9b02      	ldr	r3, [sp, #8]
 800a362:	42b3      	cmp	r3, r6
 800a364:	da04      	bge.n	800a370 <__kernel_rem_pio2+0x398>
 800a366:	461c      	mov	r4, r3
 800a368:	e6a6      	b.n	800a0b8 <__kernel_rem_pio2+0xe0>
 800a36a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a36c:	2301      	movs	r3, #1
 800a36e:	e7e3      	b.n	800a338 <__kernel_rem_pio2+0x360>
 800a370:	9b06      	ldr	r3, [sp, #24]
 800a372:	18ef      	adds	r7, r5, r3
 800a374:	ab22      	add	r3, sp, #136	; 0x88
 800a376:	441f      	add	r7, r3
 800a378:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a37a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800a37e:	f7f6 f87d 	bl	800047c <__aeabi_i2d>
 800a382:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a384:	461c      	mov	r4, r3
 800a386:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a388:	e9c7 0100 	strd	r0, r1, [r7]
 800a38c:	eb03 0b05 	add.w	fp, r3, r5
 800a390:	2700      	movs	r7, #0
 800a392:	f04f 0800 	mov.w	r8, #0
 800a396:	f04f 0900 	mov.w	r9, #0
 800a39a:	9b07      	ldr	r3, [sp, #28]
 800a39c:	429f      	cmp	r7, r3
 800a39e:	dd08      	ble.n	800a3b2 <__kernel_rem_pio2+0x3da>
 800a3a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a3a2:	aa72      	add	r2, sp, #456	; 0x1c8
 800a3a4:	18eb      	adds	r3, r5, r3
 800a3a6:	4413      	add	r3, r2
 800a3a8:	e9c3 8902 	strd	r8, r9, [r3, #8]
 800a3ac:	3601      	adds	r6, #1
 800a3ae:	3508      	adds	r5, #8
 800a3b0:	e7d6      	b.n	800a360 <__kernel_rem_pio2+0x388>
 800a3b2:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800a3b6:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800a3ba:	f7f6 f8c9 	bl	8000550 <__aeabi_dmul>
 800a3be:	4602      	mov	r2, r0
 800a3c0:	460b      	mov	r3, r1
 800a3c2:	4640      	mov	r0, r8
 800a3c4:	4649      	mov	r1, r9
 800a3c6:	f7f5 ff0d 	bl	80001e4 <__adddf3>
 800a3ca:	3701      	adds	r7, #1
 800a3cc:	4680      	mov	r8, r0
 800a3ce:	4689      	mov	r9, r1
 800a3d0:	e7e3      	b.n	800a39a <__kernel_rem_pio2+0x3c2>
 800a3d2:	3d01      	subs	r5, #1
 800a3d4:	e741      	b.n	800a25a <__kernel_rem_pio2+0x282>
 800a3d6:	f1ca 0000 	rsb	r0, sl, #0
 800a3da:	ec47 6b10 	vmov	d0, r6, r7
 800a3de:	f000 fc2f 	bl	800ac40 <scalbn>
 800a3e2:	ec57 6b10 	vmov	r6, r7, d0
 800a3e6:	2200      	movs	r2, #0
 800a3e8:	4b99      	ldr	r3, [pc, #612]	; (800a650 <__kernel_rem_pio2+0x678>)
 800a3ea:	ee10 0a10 	vmov	r0, s0
 800a3ee:	4639      	mov	r1, r7
 800a3f0:	f7f6 fb34 	bl	8000a5c <__aeabi_dcmpge>
 800a3f4:	b1f8      	cbz	r0, 800a436 <__kernel_rem_pio2+0x45e>
 800a3f6:	2200      	movs	r2, #0
 800a3f8:	4b96      	ldr	r3, [pc, #600]	; (800a654 <__kernel_rem_pio2+0x67c>)
 800a3fa:	4630      	mov	r0, r6
 800a3fc:	4639      	mov	r1, r7
 800a3fe:	f7f6 f8a7 	bl	8000550 <__aeabi_dmul>
 800a402:	f7f6 fb55 	bl	8000ab0 <__aeabi_d2iz>
 800a406:	4680      	mov	r8, r0
 800a408:	f7f6 f838 	bl	800047c <__aeabi_i2d>
 800a40c:	2200      	movs	r2, #0
 800a40e:	4b90      	ldr	r3, [pc, #576]	; (800a650 <__kernel_rem_pio2+0x678>)
 800a410:	f7f6 f89e 	bl	8000550 <__aeabi_dmul>
 800a414:	460b      	mov	r3, r1
 800a416:	4602      	mov	r2, r0
 800a418:	4639      	mov	r1, r7
 800a41a:	4630      	mov	r0, r6
 800a41c:	f7f5 fee0 	bl	80001e0 <__aeabi_dsub>
 800a420:	f7f6 fb46 	bl	8000ab0 <__aeabi_d2iz>
 800a424:	1c65      	adds	r5, r4, #1
 800a426:	ab0e      	add	r3, sp, #56	; 0x38
 800a428:	f10a 0a18 	add.w	sl, sl, #24
 800a42c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800a430:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800a434:	e719      	b.n	800a26a <__kernel_rem_pio2+0x292>
 800a436:	4630      	mov	r0, r6
 800a438:	4639      	mov	r1, r7
 800a43a:	f7f6 fb39 	bl	8000ab0 <__aeabi_d2iz>
 800a43e:	ab0e      	add	r3, sp, #56	; 0x38
 800a440:	4625      	mov	r5, r4
 800a442:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800a446:	e710      	b.n	800a26a <__kernel_rem_pio2+0x292>
 800a448:	ab0e      	add	r3, sp, #56	; 0x38
 800a44a:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800a44e:	f7f6 f815 	bl	800047c <__aeabi_i2d>
 800a452:	4642      	mov	r2, r8
 800a454:	464b      	mov	r3, r9
 800a456:	f7f6 f87b 	bl	8000550 <__aeabi_dmul>
 800a45a:	2200      	movs	r2, #0
 800a45c:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800a460:	4b7c      	ldr	r3, [pc, #496]	; (800a654 <__kernel_rem_pio2+0x67c>)
 800a462:	4640      	mov	r0, r8
 800a464:	4649      	mov	r1, r9
 800a466:	f7f6 f873 	bl	8000550 <__aeabi_dmul>
 800a46a:	3f01      	subs	r7, #1
 800a46c:	4680      	mov	r8, r0
 800a46e:	4689      	mov	r9, r1
 800a470:	e708      	b.n	800a284 <__kernel_rem_pio2+0x2ac>
 800a472:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 800a476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a47a:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 800a47e:	f7f6 f867 	bl	8000550 <__aeabi_dmul>
 800a482:	4602      	mov	r2, r0
 800a484:	460b      	mov	r3, r1
 800a486:	4640      	mov	r0, r8
 800a488:	4649      	mov	r1, r9
 800a48a:	f7f5 feab 	bl	80001e4 <__adddf3>
 800a48e:	3701      	adds	r7, #1
 800a490:	4680      	mov	r8, r0
 800a492:	4689      	mov	r9, r1
 800a494:	9b04      	ldr	r3, [sp, #16]
 800a496:	429f      	cmp	r7, r3
 800a498:	dc01      	bgt.n	800a49e <__kernel_rem_pio2+0x4c6>
 800a49a:	45ba      	cmp	sl, r7
 800a49c:	dae9      	bge.n	800a472 <__kernel_rem_pio2+0x49a>
 800a49e:	ab4a      	add	r3, sp, #296	; 0x128
 800a4a0:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800a4a4:	e9c3 8900 	strd	r8, r9, [r3]
 800a4a8:	f10a 0a01 	add.w	sl, sl, #1
 800a4ac:	3e08      	subs	r6, #8
 800a4ae:	e6f0      	b.n	800a292 <__kernel_rem_pio2+0x2ba>
 800a4b0:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800a4b2:	2b03      	cmp	r3, #3
 800a4b4:	d85b      	bhi.n	800a56e <__kernel_rem_pio2+0x596>
 800a4b6:	e8df f003 	tbb	[pc, r3]
 800a4ba:	264a      	.short	0x264a
 800a4bc:	0226      	.short	0x0226
 800a4be:	ab9a      	add	r3, sp, #616	; 0x268
 800a4c0:	441c      	add	r4, r3
 800a4c2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800a4c6:	46a2      	mov	sl, r4
 800a4c8:	46ab      	mov	fp, r5
 800a4ca:	f1bb 0f00 	cmp.w	fp, #0
 800a4ce:	dc6c      	bgt.n	800a5aa <__kernel_rem_pio2+0x5d2>
 800a4d0:	46a2      	mov	sl, r4
 800a4d2:	46ab      	mov	fp, r5
 800a4d4:	f1bb 0f01 	cmp.w	fp, #1
 800a4d8:	f300 8086 	bgt.w	800a5e8 <__kernel_rem_pio2+0x610>
 800a4dc:	2000      	movs	r0, #0
 800a4de:	2100      	movs	r1, #0
 800a4e0:	2d01      	cmp	r5, #1
 800a4e2:	f300 80a0 	bgt.w	800a626 <__kernel_rem_pio2+0x64e>
 800a4e6:	9b02      	ldr	r3, [sp, #8]
 800a4e8:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 800a4ec:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	f040 809e 	bne.w	800a632 <__kernel_rem_pio2+0x65a>
 800a4f6:	9b01      	ldr	r3, [sp, #4]
 800a4f8:	e9c3 7800 	strd	r7, r8, [r3]
 800a4fc:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800a500:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800a504:	e033      	b.n	800a56e <__kernel_rem_pio2+0x596>
 800a506:	3408      	adds	r4, #8
 800a508:	ab4a      	add	r3, sp, #296	; 0x128
 800a50a:	441c      	add	r4, r3
 800a50c:	462e      	mov	r6, r5
 800a50e:	2000      	movs	r0, #0
 800a510:	2100      	movs	r1, #0
 800a512:	2e00      	cmp	r6, #0
 800a514:	da3a      	bge.n	800a58c <__kernel_rem_pio2+0x5b4>
 800a516:	9b02      	ldr	r3, [sp, #8]
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d03d      	beq.n	800a598 <__kernel_rem_pio2+0x5c0>
 800a51c:	4602      	mov	r2, r0
 800a51e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a522:	9c01      	ldr	r4, [sp, #4]
 800a524:	e9c4 2300 	strd	r2, r3, [r4]
 800a528:	4602      	mov	r2, r0
 800a52a:	460b      	mov	r3, r1
 800a52c:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800a530:	f7f5 fe56 	bl	80001e0 <__aeabi_dsub>
 800a534:	ae4c      	add	r6, sp, #304	; 0x130
 800a536:	2401      	movs	r4, #1
 800a538:	42a5      	cmp	r5, r4
 800a53a:	da30      	bge.n	800a59e <__kernel_rem_pio2+0x5c6>
 800a53c:	9b02      	ldr	r3, [sp, #8]
 800a53e:	b113      	cbz	r3, 800a546 <__kernel_rem_pio2+0x56e>
 800a540:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a544:	4619      	mov	r1, r3
 800a546:	9b01      	ldr	r3, [sp, #4]
 800a548:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800a54c:	e00f      	b.n	800a56e <__kernel_rem_pio2+0x596>
 800a54e:	ab9a      	add	r3, sp, #616	; 0x268
 800a550:	441c      	add	r4, r3
 800a552:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800a556:	2000      	movs	r0, #0
 800a558:	2100      	movs	r1, #0
 800a55a:	2d00      	cmp	r5, #0
 800a55c:	da10      	bge.n	800a580 <__kernel_rem_pio2+0x5a8>
 800a55e:	9b02      	ldr	r3, [sp, #8]
 800a560:	b113      	cbz	r3, 800a568 <__kernel_rem_pio2+0x590>
 800a562:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a566:	4619      	mov	r1, r3
 800a568:	9b01      	ldr	r3, [sp, #4]
 800a56a:	e9c3 0100 	strd	r0, r1, [r3]
 800a56e:	9b06      	ldr	r3, [sp, #24]
 800a570:	f003 0007 	and.w	r0, r3, #7
 800a574:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800a578:	ecbd 8b02 	vpop	{d8}
 800a57c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a580:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800a584:	f7f5 fe2e 	bl	80001e4 <__adddf3>
 800a588:	3d01      	subs	r5, #1
 800a58a:	e7e6      	b.n	800a55a <__kernel_rem_pio2+0x582>
 800a58c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800a590:	f7f5 fe28 	bl	80001e4 <__adddf3>
 800a594:	3e01      	subs	r6, #1
 800a596:	e7bc      	b.n	800a512 <__kernel_rem_pio2+0x53a>
 800a598:	4602      	mov	r2, r0
 800a59a:	460b      	mov	r3, r1
 800a59c:	e7c1      	b.n	800a522 <__kernel_rem_pio2+0x54a>
 800a59e:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800a5a2:	f7f5 fe1f 	bl	80001e4 <__adddf3>
 800a5a6:	3401      	adds	r4, #1
 800a5a8:	e7c6      	b.n	800a538 <__kernel_rem_pio2+0x560>
 800a5aa:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 800a5ae:	ed3a 7b02 	vldmdb	sl!, {d7}
 800a5b2:	4640      	mov	r0, r8
 800a5b4:	ec53 2b17 	vmov	r2, r3, d7
 800a5b8:	4649      	mov	r1, r9
 800a5ba:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a5be:	f7f5 fe11 	bl	80001e4 <__adddf3>
 800a5c2:	4602      	mov	r2, r0
 800a5c4:	460b      	mov	r3, r1
 800a5c6:	4606      	mov	r6, r0
 800a5c8:	460f      	mov	r7, r1
 800a5ca:	4640      	mov	r0, r8
 800a5cc:	4649      	mov	r1, r9
 800a5ce:	f7f5 fe07 	bl	80001e0 <__aeabi_dsub>
 800a5d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a5d6:	f7f5 fe05 	bl	80001e4 <__adddf3>
 800a5da:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a5de:	e9ca 0100 	strd	r0, r1, [sl]
 800a5e2:	e94a 6702 	strd	r6, r7, [sl, #-8]
 800a5e6:	e770      	b.n	800a4ca <__kernel_rem_pio2+0x4f2>
 800a5e8:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 800a5ec:	ed3a 7b02 	vldmdb	sl!, {d7}
 800a5f0:	4630      	mov	r0, r6
 800a5f2:	ec53 2b17 	vmov	r2, r3, d7
 800a5f6:	4639      	mov	r1, r7
 800a5f8:	ed8d 7b04 	vstr	d7, [sp, #16]
 800a5fc:	f7f5 fdf2 	bl	80001e4 <__adddf3>
 800a600:	4602      	mov	r2, r0
 800a602:	460b      	mov	r3, r1
 800a604:	4680      	mov	r8, r0
 800a606:	4689      	mov	r9, r1
 800a608:	4630      	mov	r0, r6
 800a60a:	4639      	mov	r1, r7
 800a60c:	f7f5 fde8 	bl	80001e0 <__aeabi_dsub>
 800a610:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a614:	f7f5 fde6 	bl	80001e4 <__adddf3>
 800a618:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a61c:	e9ca 0100 	strd	r0, r1, [sl]
 800a620:	e94a 8902 	strd	r8, r9, [sl, #-8]
 800a624:	e756      	b.n	800a4d4 <__kernel_rem_pio2+0x4fc>
 800a626:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800a62a:	f7f5 fddb 	bl	80001e4 <__adddf3>
 800a62e:	3d01      	subs	r5, #1
 800a630:	e756      	b.n	800a4e0 <__kernel_rem_pio2+0x508>
 800a632:	9b01      	ldr	r3, [sp, #4]
 800a634:	9a01      	ldr	r2, [sp, #4]
 800a636:	601f      	str	r7, [r3, #0]
 800a638:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800a63c:	605c      	str	r4, [r3, #4]
 800a63e:	609d      	str	r5, [r3, #8]
 800a640:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800a644:	60d3      	str	r3, [r2, #12]
 800a646:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a64a:	6110      	str	r0, [r2, #16]
 800a64c:	6153      	str	r3, [r2, #20]
 800a64e:	e78e      	b.n	800a56e <__kernel_rem_pio2+0x596>
 800a650:	41700000 	.word	0x41700000
 800a654:	3e700000 	.word	0x3e700000

0800a658 <__kernel_tan>:
 800a658:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a65c:	ec5b ab10 	vmov	sl, fp, d0
 800a660:	4bbf      	ldr	r3, [pc, #764]	; (800a960 <__kernel_tan+0x308>)
 800a662:	b089      	sub	sp, #36	; 0x24
 800a664:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800a668:	429f      	cmp	r7, r3
 800a66a:	ec59 8b11 	vmov	r8, r9, d1
 800a66e:	4606      	mov	r6, r0
 800a670:	f8cd b008 	str.w	fp, [sp, #8]
 800a674:	dc22      	bgt.n	800a6bc <__kernel_tan+0x64>
 800a676:	ee10 0a10 	vmov	r0, s0
 800a67a:	4659      	mov	r1, fp
 800a67c:	f7f6 fa18 	bl	8000ab0 <__aeabi_d2iz>
 800a680:	2800      	cmp	r0, #0
 800a682:	d145      	bne.n	800a710 <__kernel_tan+0xb8>
 800a684:	1c73      	adds	r3, r6, #1
 800a686:	4652      	mov	r2, sl
 800a688:	4313      	orrs	r3, r2
 800a68a:	433b      	orrs	r3, r7
 800a68c:	d110      	bne.n	800a6b0 <__kernel_tan+0x58>
 800a68e:	ec4b ab10 	vmov	d0, sl, fp
 800a692:	f000 f9ad 	bl	800a9f0 <fabs>
 800a696:	49b3      	ldr	r1, [pc, #716]	; (800a964 <__kernel_tan+0x30c>)
 800a698:	ec53 2b10 	vmov	r2, r3, d0
 800a69c:	2000      	movs	r0, #0
 800a69e:	f7f6 f881 	bl	80007a4 <__aeabi_ddiv>
 800a6a2:	4682      	mov	sl, r0
 800a6a4:	468b      	mov	fp, r1
 800a6a6:	ec4b ab10 	vmov	d0, sl, fp
 800a6aa:	b009      	add	sp, #36	; 0x24
 800a6ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a6b0:	2e01      	cmp	r6, #1
 800a6b2:	d0f8      	beq.n	800a6a6 <__kernel_tan+0x4e>
 800a6b4:	465b      	mov	r3, fp
 800a6b6:	2000      	movs	r0, #0
 800a6b8:	49ab      	ldr	r1, [pc, #684]	; (800a968 <__kernel_tan+0x310>)
 800a6ba:	e7f0      	b.n	800a69e <__kernel_tan+0x46>
 800a6bc:	4bab      	ldr	r3, [pc, #684]	; (800a96c <__kernel_tan+0x314>)
 800a6be:	429f      	cmp	r7, r3
 800a6c0:	dd26      	ble.n	800a710 <__kernel_tan+0xb8>
 800a6c2:	9b02      	ldr	r3, [sp, #8]
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	da09      	bge.n	800a6dc <__kernel_tan+0x84>
 800a6c8:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a6cc:	469b      	mov	fp, r3
 800a6ce:	ee10 aa10 	vmov	sl, s0
 800a6d2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800a6d6:	ee11 8a10 	vmov	r8, s2
 800a6da:	4699      	mov	r9, r3
 800a6dc:	4652      	mov	r2, sl
 800a6de:	465b      	mov	r3, fp
 800a6e0:	a181      	add	r1, pc, #516	; (adr r1, 800a8e8 <__kernel_tan+0x290>)
 800a6e2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a6e6:	f7f5 fd7b 	bl	80001e0 <__aeabi_dsub>
 800a6ea:	4642      	mov	r2, r8
 800a6ec:	464b      	mov	r3, r9
 800a6ee:	4604      	mov	r4, r0
 800a6f0:	460d      	mov	r5, r1
 800a6f2:	a17f      	add	r1, pc, #508	; (adr r1, 800a8f0 <__kernel_tan+0x298>)
 800a6f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a6f8:	f7f5 fd72 	bl	80001e0 <__aeabi_dsub>
 800a6fc:	4622      	mov	r2, r4
 800a6fe:	462b      	mov	r3, r5
 800a700:	f7f5 fd70 	bl	80001e4 <__adddf3>
 800a704:	f04f 0800 	mov.w	r8, #0
 800a708:	4682      	mov	sl, r0
 800a70a:	468b      	mov	fp, r1
 800a70c:	f04f 0900 	mov.w	r9, #0
 800a710:	4652      	mov	r2, sl
 800a712:	465b      	mov	r3, fp
 800a714:	4650      	mov	r0, sl
 800a716:	4659      	mov	r1, fp
 800a718:	f7f5 ff1a 	bl	8000550 <__aeabi_dmul>
 800a71c:	4602      	mov	r2, r0
 800a71e:	460b      	mov	r3, r1
 800a720:	e9cd 0100 	strd	r0, r1, [sp]
 800a724:	f7f5 ff14 	bl	8000550 <__aeabi_dmul>
 800a728:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a72c:	4604      	mov	r4, r0
 800a72e:	460d      	mov	r5, r1
 800a730:	4650      	mov	r0, sl
 800a732:	4659      	mov	r1, fp
 800a734:	f7f5 ff0c 	bl	8000550 <__aeabi_dmul>
 800a738:	a36f      	add	r3, pc, #444	; (adr r3, 800a8f8 <__kernel_tan+0x2a0>)
 800a73a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a73e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a742:	4620      	mov	r0, r4
 800a744:	4629      	mov	r1, r5
 800a746:	f7f5 ff03 	bl	8000550 <__aeabi_dmul>
 800a74a:	a36d      	add	r3, pc, #436	; (adr r3, 800a900 <__kernel_tan+0x2a8>)
 800a74c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a750:	f7f5 fd48 	bl	80001e4 <__adddf3>
 800a754:	4622      	mov	r2, r4
 800a756:	462b      	mov	r3, r5
 800a758:	f7f5 fefa 	bl	8000550 <__aeabi_dmul>
 800a75c:	a36a      	add	r3, pc, #424	; (adr r3, 800a908 <__kernel_tan+0x2b0>)
 800a75e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a762:	f7f5 fd3f 	bl	80001e4 <__adddf3>
 800a766:	4622      	mov	r2, r4
 800a768:	462b      	mov	r3, r5
 800a76a:	f7f5 fef1 	bl	8000550 <__aeabi_dmul>
 800a76e:	a368      	add	r3, pc, #416	; (adr r3, 800a910 <__kernel_tan+0x2b8>)
 800a770:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a774:	f7f5 fd36 	bl	80001e4 <__adddf3>
 800a778:	4622      	mov	r2, r4
 800a77a:	462b      	mov	r3, r5
 800a77c:	f7f5 fee8 	bl	8000550 <__aeabi_dmul>
 800a780:	a365      	add	r3, pc, #404	; (adr r3, 800a918 <__kernel_tan+0x2c0>)
 800a782:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a786:	f7f5 fd2d 	bl	80001e4 <__adddf3>
 800a78a:	4622      	mov	r2, r4
 800a78c:	462b      	mov	r3, r5
 800a78e:	f7f5 fedf 	bl	8000550 <__aeabi_dmul>
 800a792:	a363      	add	r3, pc, #396	; (adr r3, 800a920 <__kernel_tan+0x2c8>)
 800a794:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a798:	f7f5 fd24 	bl	80001e4 <__adddf3>
 800a79c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a7a0:	f7f5 fed6 	bl	8000550 <__aeabi_dmul>
 800a7a4:	a360      	add	r3, pc, #384	; (adr r3, 800a928 <__kernel_tan+0x2d0>)
 800a7a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7aa:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a7ae:	4620      	mov	r0, r4
 800a7b0:	4629      	mov	r1, r5
 800a7b2:	f7f5 fecd 	bl	8000550 <__aeabi_dmul>
 800a7b6:	a35e      	add	r3, pc, #376	; (adr r3, 800a930 <__kernel_tan+0x2d8>)
 800a7b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7bc:	f7f5 fd12 	bl	80001e4 <__adddf3>
 800a7c0:	4622      	mov	r2, r4
 800a7c2:	462b      	mov	r3, r5
 800a7c4:	f7f5 fec4 	bl	8000550 <__aeabi_dmul>
 800a7c8:	a35b      	add	r3, pc, #364	; (adr r3, 800a938 <__kernel_tan+0x2e0>)
 800a7ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7ce:	f7f5 fd09 	bl	80001e4 <__adddf3>
 800a7d2:	4622      	mov	r2, r4
 800a7d4:	462b      	mov	r3, r5
 800a7d6:	f7f5 febb 	bl	8000550 <__aeabi_dmul>
 800a7da:	a359      	add	r3, pc, #356	; (adr r3, 800a940 <__kernel_tan+0x2e8>)
 800a7dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7e0:	f7f5 fd00 	bl	80001e4 <__adddf3>
 800a7e4:	4622      	mov	r2, r4
 800a7e6:	462b      	mov	r3, r5
 800a7e8:	f7f5 feb2 	bl	8000550 <__aeabi_dmul>
 800a7ec:	a356      	add	r3, pc, #344	; (adr r3, 800a948 <__kernel_tan+0x2f0>)
 800a7ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7f2:	f7f5 fcf7 	bl	80001e4 <__adddf3>
 800a7f6:	4622      	mov	r2, r4
 800a7f8:	462b      	mov	r3, r5
 800a7fa:	f7f5 fea9 	bl	8000550 <__aeabi_dmul>
 800a7fe:	a354      	add	r3, pc, #336	; (adr r3, 800a950 <__kernel_tan+0x2f8>)
 800a800:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a804:	f7f5 fcee 	bl	80001e4 <__adddf3>
 800a808:	4602      	mov	r2, r0
 800a80a:	460b      	mov	r3, r1
 800a80c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a810:	f7f5 fce8 	bl	80001e4 <__adddf3>
 800a814:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a818:	f7f5 fe9a 	bl	8000550 <__aeabi_dmul>
 800a81c:	4642      	mov	r2, r8
 800a81e:	464b      	mov	r3, r9
 800a820:	f7f5 fce0 	bl	80001e4 <__adddf3>
 800a824:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a828:	f7f5 fe92 	bl	8000550 <__aeabi_dmul>
 800a82c:	4642      	mov	r2, r8
 800a82e:	464b      	mov	r3, r9
 800a830:	f7f5 fcd8 	bl	80001e4 <__adddf3>
 800a834:	a348      	add	r3, pc, #288	; (adr r3, 800a958 <__kernel_tan+0x300>)
 800a836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a83a:	4604      	mov	r4, r0
 800a83c:	460d      	mov	r5, r1
 800a83e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a842:	f7f5 fe85 	bl	8000550 <__aeabi_dmul>
 800a846:	4622      	mov	r2, r4
 800a848:	462b      	mov	r3, r5
 800a84a:	f7f5 fccb 	bl	80001e4 <__adddf3>
 800a84e:	e9cd 0100 	strd	r0, r1, [sp]
 800a852:	460b      	mov	r3, r1
 800a854:	4602      	mov	r2, r0
 800a856:	4659      	mov	r1, fp
 800a858:	4650      	mov	r0, sl
 800a85a:	f7f5 fcc3 	bl	80001e4 <__adddf3>
 800a85e:	4b43      	ldr	r3, [pc, #268]	; (800a96c <__kernel_tan+0x314>)
 800a860:	429f      	cmp	r7, r3
 800a862:	4604      	mov	r4, r0
 800a864:	460d      	mov	r5, r1
 800a866:	f340 8083 	ble.w	800a970 <__kernel_tan+0x318>
 800a86a:	4630      	mov	r0, r6
 800a86c:	f7f5 fe06 	bl	800047c <__aeabi_i2d>
 800a870:	4622      	mov	r2, r4
 800a872:	4680      	mov	r8, r0
 800a874:	4689      	mov	r9, r1
 800a876:	462b      	mov	r3, r5
 800a878:	4620      	mov	r0, r4
 800a87a:	4629      	mov	r1, r5
 800a87c:	f7f5 fe68 	bl	8000550 <__aeabi_dmul>
 800a880:	4642      	mov	r2, r8
 800a882:	4606      	mov	r6, r0
 800a884:	460f      	mov	r7, r1
 800a886:	464b      	mov	r3, r9
 800a888:	4620      	mov	r0, r4
 800a88a:	4629      	mov	r1, r5
 800a88c:	f7f5 fcaa 	bl	80001e4 <__adddf3>
 800a890:	4602      	mov	r2, r0
 800a892:	460b      	mov	r3, r1
 800a894:	4630      	mov	r0, r6
 800a896:	4639      	mov	r1, r7
 800a898:	f7f5 ff84 	bl	80007a4 <__aeabi_ddiv>
 800a89c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a8a0:	f7f5 fc9e 	bl	80001e0 <__aeabi_dsub>
 800a8a4:	4602      	mov	r2, r0
 800a8a6:	460b      	mov	r3, r1
 800a8a8:	4650      	mov	r0, sl
 800a8aa:	4659      	mov	r1, fp
 800a8ac:	f7f5 fc98 	bl	80001e0 <__aeabi_dsub>
 800a8b0:	4602      	mov	r2, r0
 800a8b2:	460b      	mov	r3, r1
 800a8b4:	f7f5 fc96 	bl	80001e4 <__adddf3>
 800a8b8:	4602      	mov	r2, r0
 800a8ba:	460b      	mov	r3, r1
 800a8bc:	4640      	mov	r0, r8
 800a8be:	4649      	mov	r1, r9
 800a8c0:	f7f5 fc8e 	bl	80001e0 <__aeabi_dsub>
 800a8c4:	9b02      	ldr	r3, [sp, #8]
 800a8c6:	4604      	mov	r4, r0
 800a8c8:	1798      	asrs	r0, r3, #30
 800a8ca:	f000 0002 	and.w	r0, r0, #2
 800a8ce:	f1c0 0001 	rsb	r0, r0, #1
 800a8d2:	460d      	mov	r5, r1
 800a8d4:	f7f5 fdd2 	bl	800047c <__aeabi_i2d>
 800a8d8:	4602      	mov	r2, r0
 800a8da:	460b      	mov	r3, r1
 800a8dc:	4620      	mov	r0, r4
 800a8de:	4629      	mov	r1, r5
 800a8e0:	f7f5 fe36 	bl	8000550 <__aeabi_dmul>
 800a8e4:	e6dd      	b.n	800a6a2 <__kernel_tan+0x4a>
 800a8e6:	bf00      	nop
 800a8e8:	54442d18 	.word	0x54442d18
 800a8ec:	3fe921fb 	.word	0x3fe921fb
 800a8f0:	33145c07 	.word	0x33145c07
 800a8f4:	3c81a626 	.word	0x3c81a626
 800a8f8:	74bf7ad4 	.word	0x74bf7ad4
 800a8fc:	3efb2a70 	.word	0x3efb2a70
 800a900:	32f0a7e9 	.word	0x32f0a7e9
 800a904:	3f12b80f 	.word	0x3f12b80f
 800a908:	1a8d1068 	.word	0x1a8d1068
 800a90c:	3f3026f7 	.word	0x3f3026f7
 800a910:	fee08315 	.word	0xfee08315
 800a914:	3f57dbc8 	.word	0x3f57dbc8
 800a918:	e96e8493 	.word	0xe96e8493
 800a91c:	3f8226e3 	.word	0x3f8226e3
 800a920:	1bb341fe 	.word	0x1bb341fe
 800a924:	3faba1ba 	.word	0x3faba1ba
 800a928:	db605373 	.word	0xdb605373
 800a92c:	bef375cb 	.word	0xbef375cb
 800a930:	a03792a6 	.word	0xa03792a6
 800a934:	3f147e88 	.word	0x3f147e88
 800a938:	f2f26501 	.word	0xf2f26501
 800a93c:	3f4344d8 	.word	0x3f4344d8
 800a940:	c9560328 	.word	0xc9560328
 800a944:	3f6d6d22 	.word	0x3f6d6d22
 800a948:	8406d637 	.word	0x8406d637
 800a94c:	3f9664f4 	.word	0x3f9664f4
 800a950:	1110fe7a 	.word	0x1110fe7a
 800a954:	3fc11111 	.word	0x3fc11111
 800a958:	55555563 	.word	0x55555563
 800a95c:	3fd55555 	.word	0x3fd55555
 800a960:	3e2fffff 	.word	0x3e2fffff
 800a964:	3ff00000 	.word	0x3ff00000
 800a968:	bff00000 	.word	0xbff00000
 800a96c:	3fe59427 	.word	0x3fe59427
 800a970:	2e01      	cmp	r6, #1
 800a972:	d036      	beq.n	800a9e2 <__kernel_tan+0x38a>
 800a974:	460f      	mov	r7, r1
 800a976:	4602      	mov	r2, r0
 800a978:	460b      	mov	r3, r1
 800a97a:	2000      	movs	r0, #0
 800a97c:	491a      	ldr	r1, [pc, #104]	; (800a9e8 <__kernel_tan+0x390>)
 800a97e:	f7f5 ff11 	bl	80007a4 <__aeabi_ddiv>
 800a982:	2600      	movs	r6, #0
 800a984:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a988:	4652      	mov	r2, sl
 800a98a:	465b      	mov	r3, fp
 800a98c:	4630      	mov	r0, r6
 800a98e:	4639      	mov	r1, r7
 800a990:	f7f5 fc26 	bl	80001e0 <__aeabi_dsub>
 800a994:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800a998:	4602      	mov	r2, r0
 800a99a:	460b      	mov	r3, r1
 800a99c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a9a0:	f7f5 fc1e 	bl	80001e0 <__aeabi_dsub>
 800a9a4:	4632      	mov	r2, r6
 800a9a6:	462b      	mov	r3, r5
 800a9a8:	f7f5 fdd2 	bl	8000550 <__aeabi_dmul>
 800a9ac:	4632      	mov	r2, r6
 800a9ae:	4682      	mov	sl, r0
 800a9b0:	468b      	mov	fp, r1
 800a9b2:	462b      	mov	r3, r5
 800a9b4:	4630      	mov	r0, r6
 800a9b6:	4639      	mov	r1, r7
 800a9b8:	f7f5 fdca 	bl	8000550 <__aeabi_dmul>
 800a9bc:	2200      	movs	r2, #0
 800a9be:	4b0b      	ldr	r3, [pc, #44]	; (800a9ec <__kernel_tan+0x394>)
 800a9c0:	f7f5 fc10 	bl	80001e4 <__adddf3>
 800a9c4:	4602      	mov	r2, r0
 800a9c6:	460b      	mov	r3, r1
 800a9c8:	4650      	mov	r0, sl
 800a9ca:	4659      	mov	r1, fp
 800a9cc:	f7f5 fc0a 	bl	80001e4 <__adddf3>
 800a9d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a9d4:	f7f5 fdbc 	bl	8000550 <__aeabi_dmul>
 800a9d8:	4632      	mov	r2, r6
 800a9da:	462b      	mov	r3, r5
 800a9dc:	f7f5 fc02 	bl	80001e4 <__adddf3>
 800a9e0:	e65f      	b.n	800a6a2 <__kernel_tan+0x4a>
 800a9e2:	4682      	mov	sl, r0
 800a9e4:	468b      	mov	fp, r1
 800a9e6:	e65e      	b.n	800a6a6 <__kernel_tan+0x4e>
 800a9e8:	bff00000 	.word	0xbff00000
 800a9ec:	3ff00000 	.word	0x3ff00000

0800a9f0 <fabs>:
 800a9f0:	ec51 0b10 	vmov	r0, r1, d0
 800a9f4:	ee10 2a10 	vmov	r2, s0
 800a9f8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a9fc:	ec43 2b10 	vmov	d0, r2, r3
 800aa00:	4770      	bx	lr

0800aa02 <finite>:
 800aa02:	ee10 3a90 	vmov	r3, s1
 800aa06:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 800aa0a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800aa0e:	0fc0      	lsrs	r0, r0, #31
 800aa10:	4770      	bx	lr
 800aa12:	0000      	movs	r0, r0
 800aa14:	0000      	movs	r0, r0
	...

0800aa18 <floor>:
 800aa18:	ec51 0b10 	vmov	r0, r1, d0
 800aa1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa20:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800aa24:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800aa28:	2e13      	cmp	r6, #19
 800aa2a:	460c      	mov	r4, r1
 800aa2c:	ee10 5a10 	vmov	r5, s0
 800aa30:	4680      	mov	r8, r0
 800aa32:	dc34      	bgt.n	800aa9e <floor+0x86>
 800aa34:	2e00      	cmp	r6, #0
 800aa36:	da16      	bge.n	800aa66 <floor+0x4e>
 800aa38:	a335      	add	r3, pc, #212	; (adr r3, 800ab10 <floor+0xf8>)
 800aa3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa3e:	f7f5 fbd1 	bl	80001e4 <__adddf3>
 800aa42:	2200      	movs	r2, #0
 800aa44:	2300      	movs	r3, #0
 800aa46:	f7f6 f813 	bl	8000a70 <__aeabi_dcmpgt>
 800aa4a:	b148      	cbz	r0, 800aa60 <floor+0x48>
 800aa4c:	2c00      	cmp	r4, #0
 800aa4e:	da59      	bge.n	800ab04 <floor+0xec>
 800aa50:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800aa54:	4a30      	ldr	r2, [pc, #192]	; (800ab18 <floor+0x100>)
 800aa56:	432b      	orrs	r3, r5
 800aa58:	2500      	movs	r5, #0
 800aa5a:	42ab      	cmp	r3, r5
 800aa5c:	bf18      	it	ne
 800aa5e:	4614      	movne	r4, r2
 800aa60:	4621      	mov	r1, r4
 800aa62:	4628      	mov	r0, r5
 800aa64:	e025      	b.n	800aab2 <floor+0x9a>
 800aa66:	4f2d      	ldr	r7, [pc, #180]	; (800ab1c <floor+0x104>)
 800aa68:	4137      	asrs	r7, r6
 800aa6a:	ea01 0307 	and.w	r3, r1, r7
 800aa6e:	4303      	orrs	r3, r0
 800aa70:	d01f      	beq.n	800aab2 <floor+0x9a>
 800aa72:	a327      	add	r3, pc, #156	; (adr r3, 800ab10 <floor+0xf8>)
 800aa74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa78:	f7f5 fbb4 	bl	80001e4 <__adddf3>
 800aa7c:	2200      	movs	r2, #0
 800aa7e:	2300      	movs	r3, #0
 800aa80:	f7f5 fff6 	bl	8000a70 <__aeabi_dcmpgt>
 800aa84:	2800      	cmp	r0, #0
 800aa86:	d0eb      	beq.n	800aa60 <floor+0x48>
 800aa88:	2c00      	cmp	r4, #0
 800aa8a:	bfbe      	ittt	lt
 800aa8c:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800aa90:	fa43 f606 	asrlt.w	r6, r3, r6
 800aa94:	19a4      	addlt	r4, r4, r6
 800aa96:	ea24 0407 	bic.w	r4, r4, r7
 800aa9a:	2500      	movs	r5, #0
 800aa9c:	e7e0      	b.n	800aa60 <floor+0x48>
 800aa9e:	2e33      	cmp	r6, #51	; 0x33
 800aaa0:	dd0b      	ble.n	800aaba <floor+0xa2>
 800aaa2:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800aaa6:	d104      	bne.n	800aab2 <floor+0x9a>
 800aaa8:	ee10 2a10 	vmov	r2, s0
 800aaac:	460b      	mov	r3, r1
 800aaae:	f7f5 fb99 	bl	80001e4 <__adddf3>
 800aab2:	ec41 0b10 	vmov	d0, r0, r1
 800aab6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aaba:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800aabe:	f04f 33ff 	mov.w	r3, #4294967295
 800aac2:	fa23 f707 	lsr.w	r7, r3, r7
 800aac6:	4207      	tst	r7, r0
 800aac8:	d0f3      	beq.n	800aab2 <floor+0x9a>
 800aaca:	a311      	add	r3, pc, #68	; (adr r3, 800ab10 <floor+0xf8>)
 800aacc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aad0:	f7f5 fb88 	bl	80001e4 <__adddf3>
 800aad4:	2200      	movs	r2, #0
 800aad6:	2300      	movs	r3, #0
 800aad8:	f7f5 ffca 	bl	8000a70 <__aeabi_dcmpgt>
 800aadc:	2800      	cmp	r0, #0
 800aade:	d0bf      	beq.n	800aa60 <floor+0x48>
 800aae0:	2c00      	cmp	r4, #0
 800aae2:	da02      	bge.n	800aaea <floor+0xd2>
 800aae4:	2e14      	cmp	r6, #20
 800aae6:	d103      	bne.n	800aaf0 <floor+0xd8>
 800aae8:	3401      	adds	r4, #1
 800aaea:	ea25 0507 	bic.w	r5, r5, r7
 800aaee:	e7b7      	b.n	800aa60 <floor+0x48>
 800aaf0:	2301      	movs	r3, #1
 800aaf2:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800aaf6:	fa03 f606 	lsl.w	r6, r3, r6
 800aafa:	4435      	add	r5, r6
 800aafc:	4545      	cmp	r5, r8
 800aafe:	bf38      	it	cc
 800ab00:	18e4      	addcc	r4, r4, r3
 800ab02:	e7f2      	b.n	800aaea <floor+0xd2>
 800ab04:	2500      	movs	r5, #0
 800ab06:	462c      	mov	r4, r5
 800ab08:	e7aa      	b.n	800aa60 <floor+0x48>
 800ab0a:	bf00      	nop
 800ab0c:	f3af 8000 	nop.w
 800ab10:	8800759c 	.word	0x8800759c
 800ab14:	7e37e43c 	.word	0x7e37e43c
 800ab18:	bff00000 	.word	0xbff00000
 800ab1c:	000fffff 	.word	0x000fffff

0800ab20 <matherr>:
 800ab20:	2000      	movs	r0, #0
 800ab22:	4770      	bx	lr
 800ab24:	0000      	movs	r0, r0
	...

0800ab28 <nan>:
 800ab28:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800ab30 <nan+0x8>
 800ab2c:	4770      	bx	lr
 800ab2e:	bf00      	nop
 800ab30:	00000000 	.word	0x00000000
 800ab34:	7ff80000 	.word	0x7ff80000

0800ab38 <rint>:
 800ab38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ab3a:	ec51 0b10 	vmov	r0, r1, d0
 800ab3e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800ab42:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800ab46:	2e13      	cmp	r6, #19
 800ab48:	460b      	mov	r3, r1
 800ab4a:	ee10 4a10 	vmov	r4, s0
 800ab4e:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800ab52:	dc56      	bgt.n	800ac02 <rint+0xca>
 800ab54:	2e00      	cmp	r6, #0
 800ab56:	da2b      	bge.n	800abb0 <rint+0x78>
 800ab58:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800ab5c:	4302      	orrs	r2, r0
 800ab5e:	d023      	beq.n	800aba8 <rint+0x70>
 800ab60:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800ab64:	4302      	orrs	r2, r0
 800ab66:	4254      	negs	r4, r2
 800ab68:	4314      	orrs	r4, r2
 800ab6a:	0c4b      	lsrs	r3, r1, #17
 800ab6c:	0b24      	lsrs	r4, r4, #12
 800ab6e:	045b      	lsls	r3, r3, #17
 800ab70:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 800ab74:	ea44 0103 	orr.w	r1, r4, r3
 800ab78:	460b      	mov	r3, r1
 800ab7a:	492f      	ldr	r1, [pc, #188]	; (800ac38 <rint+0x100>)
 800ab7c:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 800ab80:	e9d1 6700 	ldrd	r6, r7, [r1]
 800ab84:	4602      	mov	r2, r0
 800ab86:	4639      	mov	r1, r7
 800ab88:	4630      	mov	r0, r6
 800ab8a:	f7f5 fb2b 	bl	80001e4 <__adddf3>
 800ab8e:	e9cd 0100 	strd	r0, r1, [sp]
 800ab92:	463b      	mov	r3, r7
 800ab94:	4632      	mov	r2, r6
 800ab96:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ab9a:	f7f5 fb21 	bl	80001e0 <__aeabi_dsub>
 800ab9e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800aba2:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 800aba6:	4639      	mov	r1, r7
 800aba8:	ec41 0b10 	vmov	d0, r0, r1
 800abac:	b003      	add	sp, #12
 800abae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800abb0:	4a22      	ldr	r2, [pc, #136]	; (800ac3c <rint+0x104>)
 800abb2:	4132      	asrs	r2, r6
 800abb4:	ea01 0702 	and.w	r7, r1, r2
 800abb8:	4307      	orrs	r7, r0
 800abba:	d0f5      	beq.n	800aba8 <rint+0x70>
 800abbc:	0852      	lsrs	r2, r2, #1
 800abbe:	4011      	ands	r1, r2
 800abc0:	430c      	orrs	r4, r1
 800abc2:	d00b      	beq.n	800abdc <rint+0xa4>
 800abc4:	ea23 0202 	bic.w	r2, r3, r2
 800abc8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800abcc:	2e13      	cmp	r6, #19
 800abce:	fa43 f306 	asr.w	r3, r3, r6
 800abd2:	bf0c      	ite	eq
 800abd4:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 800abd8:	2400      	movne	r4, #0
 800abda:	4313      	orrs	r3, r2
 800abdc:	4916      	ldr	r1, [pc, #88]	; (800ac38 <rint+0x100>)
 800abde:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800abe2:	4622      	mov	r2, r4
 800abe4:	e9d5 4500 	ldrd	r4, r5, [r5]
 800abe8:	4620      	mov	r0, r4
 800abea:	4629      	mov	r1, r5
 800abec:	f7f5 fafa 	bl	80001e4 <__adddf3>
 800abf0:	e9cd 0100 	strd	r0, r1, [sp]
 800abf4:	4622      	mov	r2, r4
 800abf6:	462b      	mov	r3, r5
 800abf8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800abfc:	f7f5 faf0 	bl	80001e0 <__aeabi_dsub>
 800ac00:	e7d2      	b.n	800aba8 <rint+0x70>
 800ac02:	2e33      	cmp	r6, #51	; 0x33
 800ac04:	dd07      	ble.n	800ac16 <rint+0xde>
 800ac06:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800ac0a:	d1cd      	bne.n	800aba8 <rint+0x70>
 800ac0c:	ee10 2a10 	vmov	r2, s0
 800ac10:	f7f5 fae8 	bl	80001e4 <__adddf3>
 800ac14:	e7c8      	b.n	800aba8 <rint+0x70>
 800ac16:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 800ac1a:	f04f 32ff 	mov.w	r2, #4294967295
 800ac1e:	40f2      	lsrs	r2, r6
 800ac20:	4210      	tst	r0, r2
 800ac22:	d0c1      	beq.n	800aba8 <rint+0x70>
 800ac24:	0852      	lsrs	r2, r2, #1
 800ac26:	4210      	tst	r0, r2
 800ac28:	bf1f      	itttt	ne
 800ac2a:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 800ac2e:	ea20 0202 	bicne.w	r2, r0, r2
 800ac32:	4134      	asrne	r4, r6
 800ac34:	4314      	orrne	r4, r2
 800ac36:	e7d1      	b.n	800abdc <rint+0xa4>
 800ac38:	0800c6e8 	.word	0x0800c6e8
 800ac3c:	000fffff 	.word	0x000fffff

0800ac40 <scalbn>:
 800ac40:	b570      	push	{r4, r5, r6, lr}
 800ac42:	ec55 4b10 	vmov	r4, r5, d0
 800ac46:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800ac4a:	4606      	mov	r6, r0
 800ac4c:	462b      	mov	r3, r5
 800ac4e:	b9aa      	cbnz	r2, 800ac7c <scalbn+0x3c>
 800ac50:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800ac54:	4323      	orrs	r3, r4
 800ac56:	d03b      	beq.n	800acd0 <scalbn+0x90>
 800ac58:	4b31      	ldr	r3, [pc, #196]	; (800ad20 <scalbn+0xe0>)
 800ac5a:	4629      	mov	r1, r5
 800ac5c:	2200      	movs	r2, #0
 800ac5e:	ee10 0a10 	vmov	r0, s0
 800ac62:	f7f5 fc75 	bl	8000550 <__aeabi_dmul>
 800ac66:	4b2f      	ldr	r3, [pc, #188]	; (800ad24 <scalbn+0xe4>)
 800ac68:	429e      	cmp	r6, r3
 800ac6a:	4604      	mov	r4, r0
 800ac6c:	460d      	mov	r5, r1
 800ac6e:	da12      	bge.n	800ac96 <scalbn+0x56>
 800ac70:	a327      	add	r3, pc, #156	; (adr r3, 800ad10 <scalbn+0xd0>)
 800ac72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac76:	f7f5 fc6b 	bl	8000550 <__aeabi_dmul>
 800ac7a:	e009      	b.n	800ac90 <scalbn+0x50>
 800ac7c:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800ac80:	428a      	cmp	r2, r1
 800ac82:	d10c      	bne.n	800ac9e <scalbn+0x5e>
 800ac84:	ee10 2a10 	vmov	r2, s0
 800ac88:	4620      	mov	r0, r4
 800ac8a:	4629      	mov	r1, r5
 800ac8c:	f7f5 faaa 	bl	80001e4 <__adddf3>
 800ac90:	4604      	mov	r4, r0
 800ac92:	460d      	mov	r5, r1
 800ac94:	e01c      	b.n	800acd0 <scalbn+0x90>
 800ac96:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800ac9a:	460b      	mov	r3, r1
 800ac9c:	3a36      	subs	r2, #54	; 0x36
 800ac9e:	4432      	add	r2, r6
 800aca0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800aca4:	428a      	cmp	r2, r1
 800aca6:	dd0b      	ble.n	800acc0 <scalbn+0x80>
 800aca8:	ec45 4b11 	vmov	d1, r4, r5
 800acac:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 800ad18 <scalbn+0xd8>
 800acb0:	f000 f83c 	bl	800ad2c <copysign>
 800acb4:	a318      	add	r3, pc, #96	; (adr r3, 800ad18 <scalbn+0xd8>)
 800acb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acba:	ec51 0b10 	vmov	r0, r1, d0
 800acbe:	e7da      	b.n	800ac76 <scalbn+0x36>
 800acc0:	2a00      	cmp	r2, #0
 800acc2:	dd08      	ble.n	800acd6 <scalbn+0x96>
 800acc4:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800acc8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800accc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800acd0:	ec45 4b10 	vmov	d0, r4, r5
 800acd4:	bd70      	pop	{r4, r5, r6, pc}
 800acd6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800acda:	da0d      	bge.n	800acf8 <scalbn+0xb8>
 800acdc:	f24c 3350 	movw	r3, #50000	; 0xc350
 800ace0:	429e      	cmp	r6, r3
 800ace2:	ec45 4b11 	vmov	d1, r4, r5
 800ace6:	dce1      	bgt.n	800acac <scalbn+0x6c>
 800ace8:	ed9f 0b09 	vldr	d0, [pc, #36]	; 800ad10 <scalbn+0xd0>
 800acec:	f000 f81e 	bl	800ad2c <copysign>
 800acf0:	a307      	add	r3, pc, #28	; (adr r3, 800ad10 <scalbn+0xd0>)
 800acf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acf6:	e7e0      	b.n	800acba <scalbn+0x7a>
 800acf8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800acfc:	3236      	adds	r2, #54	; 0x36
 800acfe:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ad02:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ad06:	4620      	mov	r0, r4
 800ad08:	4629      	mov	r1, r5
 800ad0a:	2200      	movs	r2, #0
 800ad0c:	4b06      	ldr	r3, [pc, #24]	; (800ad28 <scalbn+0xe8>)
 800ad0e:	e7b2      	b.n	800ac76 <scalbn+0x36>
 800ad10:	c2f8f359 	.word	0xc2f8f359
 800ad14:	01a56e1f 	.word	0x01a56e1f
 800ad18:	8800759c 	.word	0x8800759c
 800ad1c:	7e37e43c 	.word	0x7e37e43c
 800ad20:	43500000 	.word	0x43500000
 800ad24:	ffff3cb0 	.word	0xffff3cb0
 800ad28:	3c900000 	.word	0x3c900000

0800ad2c <copysign>:
 800ad2c:	ec51 0b10 	vmov	r0, r1, d0
 800ad30:	ee11 0a90 	vmov	r0, s3
 800ad34:	ee10 2a10 	vmov	r2, s0
 800ad38:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800ad3c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800ad40:	ea41 0300 	orr.w	r3, r1, r0
 800ad44:	ec43 2b10 	vmov	d0, r2, r3
 800ad48:	4770      	bx	lr
	...

0800ad4c <_init>:
 800ad4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad4e:	bf00      	nop
 800ad50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad52:	bc08      	pop	{r3}
 800ad54:	469e      	mov	lr, r3
 800ad56:	4770      	bx	lr

0800ad58 <_fini>:
 800ad58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ad5a:	bf00      	nop
 800ad5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ad5e:	bc08      	pop	{r3}
 800ad60:	469e      	mov	lr, r3
 800ad62:	4770      	bx	lr
