Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Oct 22 11:56:24 2025
| Host              : hvm1 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing_summary -file reports/16_6_timing_fx.rpt
| Design            : waiz_benchmark
| Device            : xcvu13p-fhga2104
| Speed File        : -3  PRODUCTION 1.23 03-18-2019
| Temperature Grade : E
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 258 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 81 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.205        0.000                      0               112216        0.019        0.000                      0               112216        2.225        0.000                       0                 59890  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              1.205        0.000                      0               112216        0.019        0.000                      0               112216        2.225        0.000                       0                 59890  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.205ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.205ns  (required time - arrival time)
  Source:                 denselayer1/output_data_reg[27][13]/C
                            (rising edge-triggered cell FDCE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            denselayer2/INPUT_SIZE_rows[27].OUTPUT_SIZE_cols[19].sa/data_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 0.532ns (14.778%)  route 3.068ns (85.222%))
  Logic Levels:           5  (CARRY8=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.545ns = ( 7.545 - 5.000 ) 
    Source Clock Delay      (SCD):    3.069ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.207ns (routing 1.055ns, distribution 1.152ns)
  Clock Net Delay (Destination): 1.925ns (routing 0.956ns, distribution 0.969ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.520     0.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.520    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.834    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.862 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=64889, routed)       2.207     3.069    denselayer1/clk_IBUF_BUFG
    SLICE_X150Y351       FDCE                                         r  denselayer1/output_data_reg[27][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y351       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.066     3.135 r  denselayer1/output_data_reg[27][13]/Q
                         net (fo=12, routed)          1.444     4.579    relulayer1/data_out_reg[18][13]
    SLICE_X146Y421       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.031     4.610 r  relulayer1/data_out[25]_i_3__11/O
                         net (fo=110, routed)         1.413     6.023    denselayer1/data_out_reg[25]_38
    SLICE_X121Y369       LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.142     6.165 r  denselayer1/data_out[19]_i_6__59/O
                         net (fo=2, routed)           0.135     6.300    denselayer1/data_out[19]_i_6__59_n_0
    SLICE_X121Y369       LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.081     6.381 r  denselayer1/data_out[19]_i_14__54/O
                         net (fo=1, routed)           0.029     6.410    denselayer1/data_out[19]_i_14__54_n_0
    SLICE_X121Y369       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.145     6.555 r  denselayer1/data_out_reg[19]_i_1__69/CO[7]
                         net (fo=1, routed)           0.023     6.578    denselayer1/data_out_reg[19]_i_1__69_n_0
    SLICE_X121Y370       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.067     6.645 r  denselayer1/data_out_reg[25]_i_1__531/O[1]
                         net (fo=1, routed)           0.024     6.669    denselayer2/INPUT_SIZE_rows[27].OUTPUT_SIZE_cols[19].sa/data_out_reg[25]_1[11]
    SLICE_X121Y370       FDRE                                         r  denselayer2/INPUT_SIZE_rows[27].OUTPUT_SIZE_cols[19].sa/data_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
    AR14                                              0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.317     5.317 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.317    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.317 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     5.596    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.620 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=64889, routed)       1.925     7.545    denselayer2/INPUT_SIZE_rows[27].OUTPUT_SIZE_cols[19].sa/clk_IBUF_BUFG
    SLICE_X121Y370       FDRE                                         r  denselayer2/INPUT_SIZE_rows[27].OUTPUT_SIZE_cols[19].sa/data_out_reg[21]/C
                         clock pessimism              0.342     7.886    
                         clock uncertainty           -0.035     7.851    
    SLICE_X121Y370       FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.023     7.874    denselayer2/INPUT_SIZE_rows[27].OUTPUT_SIZE_cols[19].sa/data_out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.874    
                         arrival time                          -6.669    
  -------------------------------------------------------------------
                         slack                                  1.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 denselayer2/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[26].sa/data_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            denselayer2/sum_all/col_trees[26].column_tree/genblk2[2].genblk1[17].tree_reg[17][1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.098ns (48.756%)  route 0.103ns (51.244%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.136ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.991ns
    Source Clock Delay      (SCD):    2.510ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Net Delay (Source):      1.890ns (routing 0.956ns, distribution 0.934ns)
  Clock Net Delay (Destination): 2.129ns (routing 1.055ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.317     0.317 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.317    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.317 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.279     0.596    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.620 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=64889, routed)       1.890     2.510    denselayer2/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[26].sa/clk_IBUF_BUFG
    SLICE_X123Y299       FDRE                                         r  denselayer2/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[26].sa/data_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y299       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.054     2.564 r  denselayer2/INPUT_SIZE_rows[4].OUTPUT_SIZE_cols[26].sa/data_out_reg[10]/Q
                         net (fo=2, routed)           0.093     2.657    denselayer2/INPUT_SIZE_rows[7].OUTPUT_SIZE_cols[26].sa/Q[0]
    SLICE_X122Y300       CARRY8 (Prop_CARRY8_SLICEM_DI[0]_O[1])
                                                      0.044     2.701 r  denselayer2/INPUT_SIZE_rows[7].OUTPUT_SIZE_cols[26].sa/genblk2[2].genblk1[17].tree_reg[17][7]_i_1__25/O[1]
                         net (fo=1, routed)           0.010     2.711    denselayer2/sum_all/col_trees[26].column_tree/genblk2[2].genblk1[17].tree_reg[17][15]_0[1]
    SLICE_X122Y300       FDRE                                         r  denselayer2/sum_all/col_trees[26].column_tree/genblk2[2].genblk1[17].tree_reg[17][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.520     0.520 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.520    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.520 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.314     0.834    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.862 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=64889, routed)       2.129     2.991    denselayer2/sum_all/col_trees[26].column_tree/clk_IBUF_BUFG
    SLICE_X122Y300       FDRE                                         r  denselayer2/sum_all/col_trees[26].column_tree/genblk2[2].genblk1[17].tree_reg[17][1]/C
                         clock pessimism             -0.346     2.646    
    SLICE_X122Y300       FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.692    denselayer2/sum_all/col_trees[26].column_tree/genblk2[2].genblk1[17].tree_reg[17][1]
  -------------------------------------------------------------------
                         required time                         -2.692    
                         arrival time                           2.711    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.122         5.000       3.878      BUFGCE_X0Y170   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X156Y316  denselayer2/sum_all/col_trees[1].column_tree/genblk2[2].genblk1[29].tree_reg[29][0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.500       2.225      SLICE_X157Y317  denselayer2/sum_all/col_trees[1].column_tree/genblk2[2].genblk1[28].tree_reg[28][2]/C



