/********************************************************************
 * Copyright (C) 2018 Texas Instruments Incorporated.
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 *  Name        : cslr_wiz16b4m4cs.h
*/
#ifndef CSLR_WIZ16B4M4CS_H_
#define CSLR_WIZ16B4M4CS_H_

#ifdef __cplusplus
extern "C"
{
#endif
#include <drivers/hw_include/cslr.h>
#include <stdint.h>

/**************************************************************************
* Module Base Offset Values
**************************************************************************/

#define CSL_WIZ16B4M4CS_REGS_BASE                                              (0x00000000U)


/**************************************************************************
* Hardware Region  : wiz16b4m4cs registers
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t MACRO_ID_REG;
    volatile uint32_t MACRO_ID_NUMBER_REG;
    volatile uint32_t MACRO_ID_REV_REG;
    volatile uint8_t  Resv_16[4];
    volatile uint32_t MACRO_ID_NODE_REG__MACRO_ID_MFG_REG;
    volatile uint32_t MACRO_ID_FLAVOR_REG;
    volatile uint32_t MACRO_ID_NUM_LANES_REG__MACRO_ID_IO_VOLTAGE_REG;
    volatile uint8_t  Resv_32[4];
    volatile uint32_t MACRO_ID_METAL_LAYERS_1_REG__MACRO_ID_METAL_LAYERS_0_REG;
    volatile uint32_t MACRO_ID_METAL_LAYERS_3_REG__MACRO_ID_METAL_LAYERS_2_REG;
    volatile uint32_t MACRO_ID_METAL_LAYERS_5_REG__MACRO_ID_METAL_LAYERS_4_REG;
    volatile uint8_t  Resv_64[20];
    volatile uint32_t CMN_PWRISO_OVRD_PREG__CMN_PWRISO_CTRL_PREG;
    volatile uint8_t  Resv_96[28];
    volatile uint32_t CMN_SSM_BIAS_TMR_PREG__CMN_SSM_BANDGAP_TMR_PREG;
    volatile uint32_t CMN_SSM_STATE_PREG__CMN_SSM_DIAG_PREG;
    volatile uint32_t CMN_SMCSM_STATE_PREG;
    volatile uint8_t  Resv_128[20];
    volatile uint32_t CMN_PLLLC_STATUS_B_PREG__CMN_PLLLC_STATUS_A_PREG;
    volatile uint32_t CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG;
    volatile uint32_t CMN_PLLLC_DCOCAL_CTRL_PREG__CMN_PLLLC_FBDIV_FRAC_PREG;
    volatile uint32_t CMN_PLLLC_ITERTMR_PREG__CMN_PLLLC_INIT_PREG;
    volatile uint32_t CMN_PLLLC_LF_COEFF_MODE1_PREG__CMN_PLLLC_MODE_PREG;
    volatile uint32_t CMN_PLLLC_LOCK_CNTSTART_PREG__CMN_PLLLC_LF_COEFF_MODE0_PREG;
    volatile uint32_t CMN_PLLLC_CLK1_PREG__CMN_PLLLC_LOCK_CNTTHRESH_PREG;
    volatile uint32_t CMN_PLLLC_BWCAL_MODE1_PREG__CMN_PLLLC_CLK0_PREG;
    volatile uint32_t CMN_PLLLC_DSMCORR_PREG__CMN_PLLLC_BWCAL_MODE0_PREG;
    volatile uint32_t CMN_PLLLC_SS_AMP_STEP_SIZE_PREG__CMN_PLLLC_SS_PREG;
    volatile uint32_t CMN_PLLLC_LF_PROP_OVR_PREG__CMN_PLLLC_SSTWOPT_PREG;
    volatile uint32_t CMN_PLLLC_DSMCORR_OVR_PREG__CMN_PLLLC_LF_INT_OVR_PREG;
    volatile uint32_t CMN_PLLLC_DCO_PREG__CMN_PLLLC_SSTWOPT_OVR_PREG;
    volatile uint32_t CMN_PLLLCSM_STATUS_PREG__CMN_PLLLC_AVDD_PREG;
    volatile uint32_t CMN_PLLLCSM_PLLEN_TMR_PREG__CMN_PLLLCSM_CTRL_PREG;
    volatile uint32_t CMN_PLLLCSM_PLLVREF_TMR_PREG__CMN_PLLLCSM_PLLPRE_TMR_PREG;
    volatile uint32_t CMN_PLLLC_STATUS_C_PREG__CMN_PLLLC_CLK2_PREG;
    volatile uint32_t CMN_PLLLC_LOCK_DELAY_CTRL_PREG__CMN_PLLLC_SS_TIME_STEPSIZE_MODE_PREG;
    volatile uint8_t  Resv_208[8];
    volatile uint32_t SDOSCCAL_CTRL_PREG__CMN_SDOSC_OVRD_PREG;
    volatile uint32_t SDOSCCAL_INIT_TMR_PREG__SDOSCCAL_OVR_PREG;
    volatile uint32_t SDOSCCAL_TMR_PREG__SDOSCCAL_ITER_TMR_PREG;
    volatile uint32_t SDOSCCAL_START_PREG__SDOSCCAL_CLK_CNT_PREG;
    volatile uint32_t PROCMON_STATUS_PREG__PROCMON_CTRL_PREG;
    volatile uint32_t PROCMON_CNTWAIT_PREG__PROCMON_INITWAIT_PREG;
    volatile uint32_t PROCMON_DIAGNOSTIC_PREG__PROCMON_OVRD_PREG;
    volatile uint8_t  Resv_256[20];
    volatile uint32_t CMN_CTRL_DIAG_RESET_PREG__CDB_DIAG_PREG;
    volatile uint32_t CMN_FUNC_DIAG_RESET_PREG;
    volatile uint32_t CMN_CMSMT_REF_CLK_TMR_VALUE_PREG__CMN_CLK_FREQ_MSMT_CTRL_PREG;
    volatile uint32_t CMN_CLK_FREQ_MSMT_OBS_PREG__CMN_CMSMT_TEST_CLK_CNT_VALUE_PREG;
    volatile uint32_t CMN_SPARE_REG_PREG;
    volatile uint8_t  Resv_288[12];
    volatile uint32_t CMN_BIAS_TRIM_PREG__CMN_BIAS_EN_OVRD_PREG;
    volatile uint32_t CMN_BIAS_VREF_TRIM_PREG;
    volatile uint8_t  Resv_304[8];
    volatile uint32_t CMN_PSMCLK_SDOSCSEL_CTRL_PREG__CMN_REFRCV_PREG;
    volatile uint8_t  Resv_320[12];
    volatile uint32_t CMN_RESCAL_CTRLB_PREG__CMN_RESCAL_CTRLA_PREG;
    volatile uint32_t CMN_RESCAL_STATUS_PREG__CMN_RESCAL_OVRD_PREG;
    volatile uint8_t  Resv_336[8];
    volatile uint32_t CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG;
    volatile uint32_t CMN_CORE_ATB_EN_PREG__CMN_ATB_ADC_EN_TMR_PREG;
    volatile uint8_t  Resv_352[8];
    volatile uint32_t HSRRSM_STATUS_PREG__HSRRSM_CTRL_PREG;
    volatile uint8_t  Resv_368[12];
    volatile uint32_t CMN_REFRCV1_PREG;
    volatile uint8_t  Resv_384[12];
    volatile uint32_t CMN_PLLLC1_STATUS_B_PREG__CMN_PLLLC1_STATUS_A_PREG;
    volatile uint32_t CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG;
    volatile uint32_t CMN_PLLLC1_DCOCAL_CTRL_PREG__CMN_PLLLC1_FBDIV_FRAC_PREG;
    volatile uint32_t CMN_PLLLC1_ITERTMR_PREG__CMN_PLLLC1_INIT_PREG;
    volatile uint32_t CMN_PLLLC1_LF_COEFF_MODE1_PREG__CMN_PLLLC1_MODE_PREG;
    volatile uint32_t CMN_PLLLC1_LOCK_CNTSTART_PREG__CMN_PLLLC1_LF_COEFF_MODE0_PREG;
    volatile uint32_t CMN_PLLLC1_CLK1_PREG__CMN_PLLLC1_LOCK_CNTTHRESH_PREG;
    volatile uint32_t CMN_PLLLC1_BWCAL_MODE1_PREG__CMN_PLLLC1_CLK0_PREG;
    volatile uint32_t CMN_PLLLC1_DSMCORR_PREG__CMN_PLLLC1_BWCAL_MODE0_PREG;
    volatile uint32_t CMN_PLLLC1_SS_AMP_STEP_SIZE_PREG__CMN_PLLLC1_SS_PREG;
    volatile uint32_t CMN_PLLLC1_LF_PROP_OVR_PREG__CMN_PLLLC1_SSTWOPT_PREG;
    volatile uint32_t CMN_PLLLC1_DSMCORR_OVR_PREG__CMN_PLLLC1_LF_INT_OVR_PREG;
    volatile uint32_t CMN_PLLLC1_DCO_PREG__CMN_PLLLC1_SSTWOPT_OVR_PREG;
    volatile uint32_t CMN_PLLLCSM1_STATUS_PREG__CMN_PLLLC1_AVDD_PREG;
    volatile uint32_t CMN_PLLLCSM1_PLLEN_TMR_PREG__CMN_PLLLCSM1_CTRL_PREG;
    volatile uint32_t CMN_PLLLCSM1_PLLVREF_TMR_PREG__CMN_PLLLCSM1_PLLPRE_TMR_PREG;
    volatile uint32_t CMN_PLLLC1_STATUS_C_PREG__CMN_PLLLC1_CLK2_PREG;
    volatile uint32_t CMN_PLLLC1_LOCK_DELAY_CTRL_PREG__CMN_PLLLC1_SS_TIME_STEPSIZE_MODE_PREG;
    volatile uint8_t  Resv_1024[568];
} CSL_wiz16b4m4csRegs_CMN_CTRL_CDBREG;


typedef struct {
    volatile uint32_t MOD_VER;                   /* Module and Version */
    volatile uint32_t SERDES_CTRL;               /* SERDES Control */
    volatile uint32_t SERDES_TOP_CTRL;           /* SERDES Top Level Control */
    volatile uint32_t SERDES_RST;                /* SERDES_RST */
    volatile uint32_t SERDES_TYPEC;              /* SERDES_TYPEC */
    volatile uint32_t SERDES_CORE_STATUS;        /* SERDES_CORE_STATUS */
    volatile uint8_t  Resv_128[104];
    volatile uint32_t LANECTL0;                  /* Lane Control 0 */
    volatile uint32_t LANEDIV0;                  /* Lane Divider 0 */
    volatile uint32_t LANALIGN0;                 /* Lane Align 0 */
    volatile uint32_t LANESTS0;                  /* Lane Status 0 */
    volatile uint8_t  Resv_192[48];
    volatile uint32_t LANECTL1;                  /* Lane Control 1 */
    volatile uint32_t LANEDIV1;                  /* Lane Divider 1 */
    volatile uint32_t LANALIGN1;                 /* Lane Align 1 */
    volatile uint32_t LANESTS1;                  /* Lane Status 1 */
    volatile uint8_t  Resv_500[292];
    volatile uint32_t RES_CAL;                   /* Resistor Calibration */
    volatile uint8_t  Resv_508[4];
    volatile uint32_t DIAG_TEST;                 /* Diagnostic Test Register */
} CSL_wiz16b4m4csRegs_WIZ_CONFIG;


typedef struct {
    volatile uint32_t RESERVEDBIT13ADDRESSA[2048];
} CSL_wiz16b4m4csRegs_RESERVEDBIT13ADDRESSA;


typedef struct {
    volatile uint32_t DET_STANDEC_B_PREG__DET_STANDEC_A_PREG;
    volatile uint32_t DET_STANDEC_D_PREG__DET_STANDEC_C_PREG;
    volatile uint32_t FPWRISO_OVRD_PREG__DET_STANDEC_E_PREG;
    volatile uint32_t FPWRISO_CTRL_PREG;
    volatile uint32_t PSM_A0IN_TMR_PREG__PSM_LANECAL_DLY_A1_RESETS_PREG;
    volatile uint32_t PSM_A2IN_TMR_PREG__PSM_A1IN_TMR_PREG;
    volatile uint32_t PSM_A4IN_TMR_PREG__PSM_A3IN_TMR_PREG;
    volatile uint32_t PSM_A0OUT_TMR_PREG;
    volatile uint32_t PSM_A2OUT_TMR_PREG__PSM_A1OUT_TMR_PREG;
    volatile uint32_t PSM_A4OUT_TMR_PREG__PSM_A3OUT_TMR_PREG;
    volatile uint32_t PSM_DIAG_PREG;
    volatile uint32_t PSM_STATE_L_PREG__PSM_STATE_H_PREG;
    volatile uint32_t PSTG_STATUS_PREG__PSTG_CTRL_PREG;
    volatile uint8_t  Resv_56[4];
    volatile uint32_t PCSM_STATUS_PREG__PCSM_CTRL_PREG;
    volatile uint8_t  Resv_64[4];
    volatile uint32_t PSC_LN_A1_PREG__PSC_LN_A0_PREG;
    volatile uint32_t PSC_LN_A3_PREG__PSC_LN_A2_PREG;
    volatile uint32_t PSC_LN_A5_PREG__PSC_LN_A4_PREG;
    volatile uint32_t PSC_LN_IDLE_PREG;
    volatile uint32_t PSC_TX_A1_PREG__PSC_TX_A0_PREG;
    volatile uint32_t PSC_TX_A3_PREG__PSC_TX_A2_PREG;
    volatile uint32_t PSC_TX_A5_PREG__PSC_TX_A4_PREG;
    volatile uint32_t PSC_TX_IDLE_PREG;
    volatile uint32_t PSC_RX_A1_PREG__PSC_RX_A0_PREG;
    volatile uint32_t PSC_RX_A3_PREG__PSC_RX_A2_PREG;
    volatile uint32_t PSC_RX_A5_PREG__PSC_RX_A4_PREG;
    volatile uint32_t PSC_RX_IDLE_PREG;
    volatile uint32_t PLLCTRL_FBDIV_MODE01_PREG__PLLCTRL_FBDIV_MODE23_PREG;
    volatile uint32_t PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG;
    volatile uint32_t PLLCTRL_GEN_C_PREG__PLLCTRL_GEN_B_PREG;
    volatile uint32_t PLLCTRL_CPGAIN_MODE_PREG__PLLCTRL_GEN_D_PREG;
    volatile uint32_t PLLCTRL_PHASE1EN_PREG__LNCTRL_CLKRST_LN_PLLCLK_OVR_PREG;
    volatile uint32_t PLLCTRL_AVDDREG_PREG__PLLCTRL_PHASE2EN_PREG;
    volatile uint32_t PLLLNC_STATUS_PREG__PLLCTRL_STATUS_PREG;
    volatile uint8_t  Resv_144[4];
    volatile uint32_t LOOPBACK_BIASTRIM_PREG__TX_BIASTRIM_PREG;
    volatile uint32_t CLKPATH_BIASTRIM_PREG__RXFE_BIASTRIM_PREG;
    volatile uint32_t DFE_BIASTRIM_PREG;
    volatile uint8_t  Resv_160[4];
    volatile uint32_t BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG;
    volatile uint8_t  Resv_168[4];
    volatile uint32_t TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL;
    volatile uint32_t TX_LOWLAT_CTRL_PREG;
    volatile uint32_t TX_ELEC_IDLE_PREG;
    volatile uint32_t TX_SER_LOADDELAY_PREG;
    volatile uint32_t TX_HSRRSM_STATUS_PREG;
    volatile uint8_t  Resv_192[4];
    volatile uint32_t DRVCTRL_PRESET_C0_OVRD_PREG__DRVCTRL_PRESET_CM1_OVRD_PREG;
    volatile uint32_t DRVCTRL_INIT_CM1_OVRD_PREG__DRVCTRL_PRESET_CP1_OVRD_PREG;
    volatile uint32_t DRVCTRL_INIT_CP1_OVRD_PREG__DRVCTRL_INIT_C0_OVRD_PREG;
    volatile uint32_t DRVCTRL_C0_OVRD_PREG__DRVCTRL_CM1_OVRD_PREG;
    volatile uint32_t DRVCTRL_C0M_OVRD_PREG__DRVCTRL_CP1_OVRD_PREG;
    volatile uint32_t DRVCTRL_CM1_CV_PREG__DRVCTRL_ATTEN_PREG;
    volatile uint32_t DRVCTRL_CP1_CV_PREG__DRVCTRL_C0_CV_PREG;
    volatile uint32_t DRVCTRL_BOOST_PREG__DRVCTRL_C0M_CV_PREG;
    volatile uint32_t LANE_TX_RECEIVER_DETECT_PREG__DRVCTRL_BSCAN_PREG;
    volatile uint32_t TX_RCVDET_OVRD_PREG;
    volatile uint32_t TXCOEF_STATUS_PREG;
    volatile uint8_t  Resv_240[4];
    volatile uint32_t LANE_TX_BIST_UDD_PREG__TX_BIST_CONTROLS_PREG;
    volatile uint8_t  Resv_248[4];
    volatile uint32_t TX_LFPSGEN_STATUS_PREG;
    volatile uint8_t  Resv_256[4];
    volatile uint32_t CLKPATHCTRL_TMR_PREG__CLKPATHCTRL_OVR_PREG;
    volatile uint8_t  Resv_264[4];
    volatile uint32_t RX_CREQ_FLTR_A_MODE3_PREG;
    volatile uint32_t RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG;
    volatile uint32_t RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG;
    volatile uint32_t RX_CPI_OVERRIDE_PREG__RX_CREQ_CR_BUMP_PREG;
    volatile uint32_t CREQ_CCLKDET_MODE23_PREG__CREQ_DCBIASATTEN_OVR_PREG;
    volatile uint32_t RX_CTLE_CAL_PREG__CREQ_CCLKDET_MODE01_PREG;
    volatile uint32_t RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG;
    volatile uint32_t CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG;
    volatile uint32_t RX_CREQ_DIAG_READ__RX_CREQ_DIAG_SEL_PREG;
    volatile uint32_t CREQ_EQ_OPEN_EYE_THRESH_PREG__CREQ_SPARE_PREG;
    volatile uint32_t CTLELUT_OVRDCTRL_PREG__CTLELUT_CTRL_PREG;
    volatile uint32_t CTLELUT_OVR_0B_PREG__CTLELUT_OVR_0A_PREG;
    volatile uint32_t CTLELUT_OVR_1B_PREG__CTLELUT_OVR_1A_PREG;
    volatile uint32_t CTLELUT_OVR_2B_PREG__CTLELUT_OVR_2A_PREG;
    volatile uint32_t CTLELUT_OVR_3B_PREG__CTLELUT_OVR_3A_PREG;
    volatile uint32_t CTLELUT_OVR_4B_PREG__CTLELUT_OVR_4A_PREG;
    volatile uint32_t CTLELUT_OVR_5B_PREG__CTLELUT_OVR_5A_PREG;
    volatile uint32_t CTLELUT_OVR_6B_PREG__CTLELUT_OVR_6A_PREG;
    volatile uint32_t CTLELUT_OVR_7B_PREG__CTLELUT_OVR_7A_PREG;
    volatile uint32_t CTLELUT_OVR_8B_PREG__CTLELUT_OVR_8A_PREG;
    volatile uint32_t CTLELUT_OVR_9B_PREG__CTLELUT_OVR_9A_PREG;
    volatile uint32_t CTLELUT_OVR_10B_PREG__CTLELUT_OVR_10A_PREG;
    volatile uint32_t CTLELUT_OVR_11B_PREG__CTLELUT_OVR_11A_PREG;
    volatile uint32_t CTLELUT_OVR_12B_PREG__CTLELUT_OVR_12A_PREG;
    volatile uint32_t CTLELUT_OVR_13B_PREG__CTLELUT_OVR_13A_PREG;
    volatile uint32_t CTLELUT_OVR_14B_PREG__CTLELUT_OVR_14A_PREG;
    volatile uint32_t CTLELUT_OVR_15B_PREG__CTLELUT_OVR_15A_PREG;
    volatile uint8_t  Resv_384[12];
    volatile uint32_t DFE_SMP_RATESEL_PREG__DFE_ECMP_RATESEL_PREG;
    volatile uint32_t DEQ_DIAG_READ__DEQ_DIAG_SEL_PREG;
    volatile uint32_t DEQ_PHALIGN_CTRL;
    volatile uint8_t  Resv_400[4];
    volatile uint32_t DEQ_CONCUR_CTRL2_PREG__DEQ_CONCUR_CTRL1_PREG;
    volatile uint32_t DEQ_FSM_OVR_PREG__DEQ_EPIPWR_CTRL_PREG;
    volatile uint32_t DEQ_EPIPWR_CTRL2_PREG__CONCUR_PREEVAL_MINITER_CTRL_PREG;
    volatile uint32_t RX_DEQ_COEF_FIFO_PREG__DEQ_FAST_MAINT_CYCLES_PREG;
    volatile uint32_t DEQ_ERRCMPA_OVR_PREG__DEQ_ERRCMP_CTRL_PREG;
    volatile uint32_t CMP_AVR_TIMER_PREG__DEQ_ERRCMPB_OVR_PREG;
    volatile uint8_t  Resv_432[8];
    volatile uint32_t DEQ_OFFSET_OVR_CTRL_PREG__DEQ_OFFSET_CTRL_PREG;
    volatile uint8_t  Resv_448[12];
    volatile uint32_t DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG;
    volatile uint8_t  Resv_464[12];
    volatile uint32_t DEQ_GLUT1__DEQ_GLUT0;
    volatile uint32_t DEQ_GLUT3__DEQ_GLUT2;
    volatile uint32_t DEQ_GLUT5__DEQ_GLUT4;
    volatile uint32_t DEQ_GLUT7__DEQ_GLUT6;
    volatile uint32_t DEQ_GLUT9__DEQ_GLUT8;
    volatile uint32_t DEQ_GLUT11__DEQ_GLUT10;
    volatile uint32_t DEQ_GLUT13__DEQ_GLUT12;
    volatile uint32_t DEQ_GLUT15__DEQ_GLUT14;
    volatile uint32_t DEQ_GLUT17__DEQ_GLUT16;
    volatile uint32_t DEQ_GLUT19__DEQ_GLUT18;
    volatile uint32_t DEQ_GLUT21__DEQ_GLUT20;
    volatile uint32_t DEQ_GLUT23__DEQ_GLUT22;
    volatile uint32_t DEQ_GLUT25__DEQ_GLUT24;
    volatile uint32_t DEQ_GLUT27__DEQ_GLUT26;
    volatile uint32_t DEQ_GLUT29__DEQ_GLUT28;
    volatile uint32_t DEQ_GLUT31__DEQ_GLUT30;
    volatile uint32_t DEQ_ALUT1__DEQ_ALUT0;
    volatile uint32_t DEQ_ALUT3__DEQ_ALUT2;
    volatile uint32_t DEQ_ALUT5__DEQ_ALUT4;
    volatile uint32_t DEQ_ALUT7__DEQ_ALUT6;
    volatile uint32_t DEQ_ALUT9__DEQ_ALUT8;
    volatile uint32_t DEQ_ALUT11__DEQ_ALUT10;
    volatile uint32_t DEQ_ALUT13__DEQ_ALUT12;
    volatile uint32_t DEQ_ALUT15__DEQ_ALUT14;
    volatile uint32_t DEQ_ALUT17__DEQ_ALUT16;
    volatile uint32_t DEQ_ALUT19__DEQ_ALUT18;
    volatile uint32_t DEQ_ALUT21__DEQ_ALUT20;
    volatile uint32_t DEQ_ALUT23__DEQ_ALUT22;
    volatile uint32_t DEQ_ALUT25__DEQ_ALUT24;
    volatile uint32_t DEQ_ALUT27__DEQ_ALUT26;
    volatile uint32_t DEQ_ALUT29__DEQ_ALUT28;
    volatile uint32_t DEQ_ALUT31__DEQ_ALUT30;
    volatile uint32_t DEQ_DFETAP0__DEQ_DFETAP_CTRL_PREG;
    volatile uint32_t DEQ_DFETAP1__DEQ_DFETAP0_OVR;
    volatile uint32_t DEQ_DFETAP2__DEQ_DFETAP1_OVR;
    volatile uint32_t DEQ_DFETAP3__DEQ_DFETAP2_OVR;
    volatile uint32_t DEQ_DFETAP4_PREG__DEQ_DFETAP3_OVR;
    volatile uint32_t DATDFE_TAPCAP_THRESH_PREG__DEQ_DFETAP4_OVR;
    volatile uint32_t DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG;
    volatile uint32_t DFE_EN_1010_IGNORE_DIAG_PREG;
    volatile uint32_t DEQ_PRECUR_PREG;
    volatile uint8_t  Resv_640[12];
    volatile uint32_t DEQ_POSTCUR_INCR_PREG__DEQ_POSTCUR_PREG;
    volatile uint32_t DEQ_POSTCUR_DECR_PREG;
    volatile uint8_t  Resv_656[8];
    volatile uint32_t DEQ_FALSEEYE_CTRL_PREG;
    volatile uint8_t  Resv_668[8];
    volatile uint32_t DEQ_TAU_CTRL1_FAST_MAINT_PREG;
    volatile uint32_t DEQ_TAU_CTRL2_PREG__DEQ_TAU_CTRL1_SLOW_MAINT_PREG;
    volatile uint32_t DEQ_BLK_TAU_DELTA_PREG__DEQ_TAU_CTRL3_PREG;
    volatile uint8_t  Resv_688[8];
    volatile uint32_t DEQ_OPENEYE_CTRL_PREG;
    volatile uint8_t  Resv_704[12];
    volatile uint32_t DEQ_PICTRL_PREG__DEQ_PI_OVR_CTRL_PREG;
    volatile uint8_t  Resv_720[12];
    volatile uint32_t CPICAL_CAP_STARTCODE_MODE23_PREG__CPICAL_CTRL_PREG;
    volatile uint32_t CPICAL_CAP_OVR_PREG__CPICAL_CAP_STARTCODE_MODE01_PREG;
    volatile uint32_t CPICAL_CAP_ITERTMR_PREG__CPICAL_CAP_INITTMR_PREG;
    volatile uint32_t CPICAL_TMRVAL_MODE2_PREG__CPICAL_TMRVAL_MODE3_PREG;
    volatile uint32_t CPICAL_TMRVAL_MODE0_PREG__CPICAL_TMRVAL_MODE1_PREG;
    volatile uint32_t CPICAL_PICNT_MODE2_PREG__CPICAL_PICNT_MODE3_PREG;
    volatile uint32_t CPICAL_PICNT_MODE0_PREG__CPICAL_PICNT_MODE1_PREG;
    volatile uint32_t CPICAL_STATUS_PREG;
    volatile uint32_t CPICAL_OFFSET_PREG;
    volatile uint8_t  Resv_760[4];
    volatile uint32_t CPI_OUTBUF_RATESEL_PREG;
    volatile uint32_t CPI_TRIM_PREG__CPI_RESBIAS_BIN_PREG;
    volatile uint32_t CPI_R2DEC_OVR_PREG__CPI_R1DEC_OVR_PREG;
    volatile uint32_t CPICAL_RES_STARTCODE_MODE23_PREG__CPICAL_INCR_DECR_PREG;
    volatile uint32_t CPICAL_RES_INITTMR_PREG__CPICAL_RES_STARTCODE_MODE01_PREG;
    volatile uint32_t EPI_CTRL_PREG__CPICAL_RES_ITERTMR_PREG;
    volatile uint32_t LFPSFILT_MD_PREG__LFPSDET_SUPPORT_PREG;
    volatile uint32_t LFPSFILT_RD_PREG__LFPSFILT_NS_PREG;
    volatile uint32_t LFPSFILT_MP_PREG;
    volatile uint8_t  Resv_800[4];
    volatile uint32_t SDFILT_H2L_A_PREG__SIGDET_SUPPORT_PREG;
    volatile uint32_t SDFILT_L2H_PREG__SDFILT_H2L_B_PREG;
    volatile uint32_t SDCAL_OVR_PREG__SDCAL_CTRL_PREG;
    volatile uint32_t SDCAL_TUNE_PREG__SDCAL_START_PREG;
    volatile uint32_t SDCAL_ITER_PREG__SDCAL_INIT_PREG;
    volatile uint8_t  Resv_824[4];
    volatile uint32_t RXTERM_ENABLE_PREG__RXTERM_BSCAN_PREG;
    volatile uint32_t RXBUFFER_RCDFECTRL_PREG__RXBUFFER_CTLECTRL_PREG;
    volatile uint32_t RXBUFFER_DFECTRL_PREG;
    volatile uint8_t  Resv_840[4];
    volatile uint32_t DEQ_EYESURF_VTH_PREG__DEQ_EYESURF_CTRL_PREG;
    volatile uint32_t DEQ_EYESURF_ACCUMB__DEQ_EYESURF_ACCUMA;
    volatile uint32_t RX_BIST_SYNCCNT_PREG__RX_BIST_CONTROLS_PREG;
    volatile uint32_t RX_BIST_ERRCNT_PREG__RX_BIST_UDD_PREG;
    volatile uint8_t  Resv_864[8];
    volatile uint32_t LN_SPARE_REG_PREG;
    volatile uint8_t  Resv_880[12];
    volatile uint32_t PREADAPT_CTRL_PREG;
    volatile uint8_t  Resv_896[12];
    volatile uint32_t LN_CTRL_DIAG_RESET_PREG__LN_FPWRISO_DIAG_RESET_PREG;
    volatile uint32_t LN_TXDSYNC_DIAG_RESET_PREG__LN_TXCTRL_DIAG_RESET_PREG;
    volatile uint32_t LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG;
    volatile uint8_t  Resv_912[4];
    volatile uint32_t LN_CMSMT_REF_CLK_TMR_VALUE_PREG__LN_CLK_FREQ_MSMT_CTRL_PREG;
    volatile uint32_t LN_CLK_FREQ_MSMT_OBS_PREG__LN_CMSMT_TEST_CLK_CNT_VALUE_PREG;
    volatile uint8_t  Resv_928[8];
    volatile uint32_t RXMRGN_CTRL_PREG;
    volatile uint8_t  Resv_944[12];
    volatile uint32_t SMPCAL_INIT_PREG__SMPCAL_CTRL_PREG;
    volatile uint32_t SMPCAL_NUM_WORDS_PREG__SMPCAL_ITER_PREG;
    volatile uint32_t SMPCAL_TUNE_PREG__SMPCAL_START_PREG;
    volatile uint32_t SMPCAL_CALODDCODE_OVR_PREG__SMPCAL_CALEVNCODE_OVR_PREG;
    volatile uint32_t SMPCAL_CALODDCODE_PREG__SMPCAL_CALEVNCODE_PREG;
    volatile uint32_t SMPCAL_STATE_PREG;
    volatile uint8_t  Resv_976[8];
    volatile uint32_t DEQ_BMPR_TAU_CTRL2_PREG__DEQ_BMPR_TAU_CTRL1_PREG;
    volatile uint32_t DEQ_TAU_MAINT_VTH_PREG__DEQ_TAU_ACQ_VTH_PREG;
    volatile uint32_t DEQ_BLK_TAU_CTRL2_PREG__DEQ_BLK_TAU_CTRL1_PREG;
    volatile uint32_t DEQ_BLK_TAU_CTRL4_PREG__DEQ_BLK_TAU_CTRL3_PREG;
    volatile uint8_t  Resv_1024[32];
} CSL_wiz16b4m4csRegs_LN_CTRL_CDBREG;


typedef struct {
    volatile uint32_t RESERVEDBIT13ADDRESSB[2048];
} CSL_wiz16b4m4csRegs_RESERVEDBIT13ADDRESSB;


typedef struct {
    volatile uint32_t RESERVEDSIERRAREP8000[256];
} CSL_wiz16b4m4csRegs_RESERVEDSIERRAREP8000;


typedef struct {
    volatile uint32_t RESERVEDBIT13ADDRESSC[2048];
} CSL_wiz16b4m4csRegs_RESERVEDBIT13ADDRESSC;


typedef struct {
    volatile uint32_t PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1;
    volatile uint32_t PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1;
    volatile uint32_t PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG;
    volatile uint32_t PHY_PIPE_RX_ELEC_IDLE_DLY__PHY_PIPE_RCV_DET_INH;
    volatile uint32_t PHY_ISO_CMN_CTRL;
    volatile uint32_t PHY_STATE_CHG_TIMEOUT;
    volatile uint8_t  Resv_28[4];
    volatile uint32_t PHY_AUTO_CFG_CTRL__PHY_PLL_CFG;
    volatile uint32_t PHY_REFCLK1_DET_THRES_LOW__PHY_REFCLK_DET_THRES_LOW;
    volatile uint32_t PHY_REFCLK1_DET_THRES_HIGH__PHY_REFCLK_DET_THRES_HIGH;
    volatile uint32_t PHY_REFCLK1_DET_INTERVAL__PHY_REFCLK_DET_INTERVAL;
    volatile uint32_t PHY_REFCLK1_DET_OP_DELAY__PHY_REFCLK_DET_OP_DELAY;
    volatile uint32_t PHY_REFCLK_DET_ISO_CTRL;
    volatile uint32_t PHY_PIPE_LM_CFG0;
    volatile uint32_t PHY_PIPE_LM_CFG2__PHY_PIPE_LM_CFG1;
    volatile uint32_t PHY_PIPE_LM_CFG4__PHY_PIPE_LM_CFG3;
    volatile uint32_t PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0;
    volatile uint32_t PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0;
    volatile uint8_t  Resv_512[440];
} CSL_wiz16b4m4csRegs_PHY_PCS_CMN_REGISTERS;


typedef struct {
    volatile uint32_t PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL;
    volatile uint32_t PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI;
    volatile uint32_t PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI;
    volatile uint32_t PHY_PIPE_ISO_TX_DATA_HI__PHY_PIPE_ISO_TX_DATA_LO;
    volatile uint32_t PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL;
    volatile uint32_t PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG;
    volatile uint32_t PHY_PIPE_ISO_USB_BER_CNT;
    volatile uint32_t PHY_PIPE_ISO_RX_DATA_HI__PHY_PIPE_ISO_RX_DATA_LO;
    volatile uint32_t PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG;
    volatile uint32_t PHY_INTERRUPT_STS;
    volatile uint8_t  Resv_48[8];
    volatile uint32_t PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS;
    volatile uint32_t PHY_PIPE_ISO_LM_PHY2MAC0__PHY_PIPE_ISO_LM_MAC2PHY1;
    volatile uint32_t PHY_PIPE_ISO_LM_PHY2MAC1;
    volatile uint32_t PHY_PIPE_ISO_LM_PHY2MAC_STS;
    volatile uint8_t  Resv_512[448];
} CSL_wiz16b4m4csRegs_PHY_PCS_LANE_REGISTERS;


typedef struct {
    volatile uint32_t PHY_PMA_CMN_CTRL;
    volatile uint8_t  Resv_8[4];
    volatile uint32_t PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL;
    volatile uint32_t PHY_PMA_ISO_RESCAL;
    volatile uint8_t  Resv_28[12];
    volatile uint32_t PHY_PMA_ISOLATION_CTRL__PHY_PMA_LN_ISOLATION_CTRL;
    volatile uint8_t  Resv_512[480];
} CSL_wiz16b4m4csRegs_PHY_PMA_CMN_REGISTERS;


typedef struct {
    volatile uint32_t PHY_PMA_XCVR_CTRL;
    volatile uint32_t PHY_PMA_ISO_XCVR_CTRL;
    volatile uint32_t PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO;
    volatile uint32_t PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO;
    volatile uint32_t PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF;
    volatile uint32_t PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE;
    volatile uint32_t PHY_PMA_ISO_RX_EQ_CTRL;
    volatile uint32_t PHY_PMA_ISO_DATA_HI__PHY_PMA_ISO_DATA_LO;
    volatile uint32_t PHY_PMA_ISO_LN_MRGN_RESULT__PHY_PMA_ISO_LN_MRGN_CTRL;
    volatile uint8_t  Resv_512[476];
} CSL_wiz16b4m4csRegs_PHY_PMA_LANE_REGISTERS;


typedef struct {
    CSL_wiz16b4m4csRegs_CMN_CTRL_CDBREG CMN_CTRL_CDBREG;
    CSL_wiz16b4m4csRegs_WIZ_CONFIG WIZ_CONFIG;
    volatile uint8_t  Resv_8192[6656];
    CSL_wiz16b4m4csRegs_RESERVEDBIT13ADDRESSA RESERVEDBIT13ADDRESSA;
    CSL_wiz16b4m4csRegs_LN_CTRL_CDBREG LN_CTRL_CDBREG[2];
    volatile uint8_t  Resv_24576[6144];
    CSL_wiz16b4m4csRegs_RESERVEDBIT13ADDRESSB RESERVEDBIT13ADDRESSB;
    CSL_wiz16b4m4csRegs_RESERVEDSIERRAREP8000 RESERVEDSIERRAREP8000;
    volatile uint8_t  Resv_40960[7168];
    CSL_wiz16b4m4csRegs_RESERVEDBIT13ADDRESSC RESERVEDBIT13ADDRESSC;
    CSL_wiz16b4m4csRegs_PHY_PCS_CMN_REGISTERS PHY_PCS_CMN_REGISTERS;
    volatile uint8_t  Resv_53248[3584];
    CSL_wiz16b4m4csRegs_PHY_PCS_LANE_REGISTERS PHY_PCS_LANE_REGISTERS[2];
    volatile uint8_t  Resv_57344[3072];
    CSL_wiz16b4m4csRegs_PHY_PMA_CMN_REGISTERS PHY_PMA_CMN_REGISTERS;
    volatile uint8_t  Resv_61440[3584];
    CSL_wiz16b4m4csRegs_PHY_PMA_LANE_REGISTERS PHY_PMA_LANE_REGISTERS[2];
} CSL_wiz16b4m4csRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_REG                           (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_NUMBER_REG                    (0x00000004U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_REV_REG                       (0x00000008U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_NODE_REG__MACRO_ID_MFG_REG    (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_FLAVOR_REG                    (0x00000014U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_NUM_LANES_REG__MACRO_ID_IO_VOLTAGE_REG (0x00000018U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_1_REG__MACRO_ID_METAL_LAYERS_0_REG (0x00000020U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_3_REG__MACRO_ID_METAL_LAYERS_2_REG (0x00000024U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_5_REG__MACRO_ID_METAL_LAYERS_4_REG (0x00000028U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PWRISO_OVRD_PREG__CMN_PWRISO_CTRL_PREG (0x00000040U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_SSM_BIAS_TMR_PREG__CMN_SSM_BANDGAP_TMR_PREG (0x00000060U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_SSM_STATE_PREG__CMN_SSM_DIAG_PREG  (0x00000064U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_SMCSM_STATE_PREG                   (0x00000068U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_STATUS_B_PREG__CMN_PLLLC_STATUS_A_PREG (0x00000080U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG (0x00000084U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCOCAL_CTRL_PREG__CMN_PLLLC_FBDIV_FRAC_PREG (0x00000088U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_ITERTMR_PREG__CMN_PLLLC_INIT_PREG (0x0000008CU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LF_COEFF_MODE1_PREG__CMN_PLLLC_MODE_PREG (0x00000090U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LOCK_CNTSTART_PREG__CMN_PLLLC_LF_COEFF_MODE0_PREG (0x00000094U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_CLK1_PREG__CMN_PLLLC_LOCK_CNTTHRESH_PREG (0x00000098U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_BWCAL_MODE1_PREG__CMN_PLLLC_CLK0_PREG (0x0000009CU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_PREG__CMN_PLLLC_BWCAL_MODE0_PREG (0x000000A0U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_SS_AMP_STEP_SIZE_PREG__CMN_PLLLC_SS_PREG (0x000000A4U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LF_PROP_OVR_PREG__CMN_PLLLC_SSTWOPT_PREG (0x000000A8U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_OVR_PREG__CMN_PLLLC_LF_INT_OVR_PREG (0x000000ACU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCO_PREG__CMN_PLLLC_SSTWOPT_OVR_PREG (0x000000B0U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_STATUS_PREG__CMN_PLLLC_AVDD_PREG (0x000000B4U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_PLLEN_TMR_PREG__CMN_PLLLCSM_CTRL_PREG (0x000000B8U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_PLLVREF_TMR_PREG__CMN_PLLLCSM_PLLPRE_TMR_PREG (0x000000BCU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_STATUS_C_PREG__CMN_PLLLC_CLK2_PREG (0x000000C0U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LOCK_DELAY_CTRL_PREG__CMN_PLLLC_SS_TIME_STEPSIZE_MODE_PREG (0x000000C4U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_CTRL_PREG__CMN_SDOSC_OVRD_PREG (0x000000D0U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_INIT_TMR_PREG__SDOSCCAL_OVR_PREG (0x000000D4U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_TMR_PREG__SDOSCCAL_ITER_TMR_PREG (0x000000D8U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_START_PREG__SDOSCCAL_CLK_CNT_PREG (0x000000DCU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_STATUS_PREG__PROCMON_CTRL_PREG (0x000000E0U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_CNTWAIT_PREG__PROCMON_INITWAIT_PREG (0x000000E4U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_DIAGNOSTIC_PREG__PROCMON_OVRD_PREG (0x000000E8U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CTRL_DIAG_RESET_PREG__CDB_DIAG_PREG (0x00000100U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_FUNC_DIAG_RESET_PREG               (0x00000104U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CMSMT_REF_CLK_TMR_VALUE_PREG__CMN_CLK_FREQ_MSMT_CTRL_PREG (0x00000108U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CLK_FREQ_MSMT_OBS_PREG__CMN_CMSMT_TEST_CLK_CNT_VALUE_PREG (0x0000010CU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_SPARE_REG_PREG                     (0x00000110U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_BIAS_TRIM_PREG__CMN_BIAS_EN_OVRD_PREG (0x00000120U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_BIAS_VREF_TRIM_PREG                (0x00000124U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PSMCLK_SDOSCSEL_CTRL_PREG__CMN_REFRCV_PREG (0x00000130U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_CTRLB_PREG__CMN_RESCAL_CTRLA_PREG (0x00000140U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_STATUS_PREG__CMN_RESCAL_OVRD_PREG (0x00000144U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG    (0x00000150U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CORE_ATB_EN_PREG__CMN_ATB_ADC_EN_TMR_PREG (0x00000154U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_HSRRSM_STATUS_PREG__HSRRSM_CTRL_PREG   (0x00000160U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_REFRCV1_PREG                       (0x00000170U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_STATUS_B_PREG__CMN_PLLLC1_STATUS_A_PREG (0x00000180U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG (0x00000184U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCOCAL_CTRL_PREG__CMN_PLLLC1_FBDIV_FRAC_PREG (0x00000188U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_ITERTMR_PREG__CMN_PLLLC1_INIT_PREG (0x0000018CU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LF_COEFF_MODE1_PREG__CMN_PLLLC1_MODE_PREG (0x00000190U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LOCK_CNTSTART_PREG__CMN_PLLLC1_LF_COEFF_MODE0_PREG (0x00000194U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_CLK1_PREG__CMN_PLLLC1_LOCK_CNTTHRESH_PREG (0x00000198U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_BWCAL_MODE1_PREG__CMN_PLLLC1_CLK0_PREG (0x0000019CU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_PREG__CMN_PLLLC1_BWCAL_MODE0_PREG (0x000001A0U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_SS_AMP_STEP_SIZE_PREG__CMN_PLLLC1_SS_PREG (0x000001A4U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LF_PROP_OVR_PREG__CMN_PLLLC1_SSTWOPT_PREG (0x000001A8U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_OVR_PREG__CMN_PLLLC1_LF_INT_OVR_PREG (0x000001ACU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCO_PREG__CMN_PLLLC1_SSTWOPT_OVR_PREG (0x000001B0U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_STATUS_PREG__CMN_PLLLC1_AVDD_PREG (0x000001B4U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_PLLEN_TMR_PREG__CMN_PLLLCSM1_CTRL_PREG (0x000001B8U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_PLLVREF_TMR_PREG__CMN_PLLLCSM1_PLLPRE_TMR_PREG (0x000001BCU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_STATUS_C_PREG__CMN_PLLLC1_CLK2_PREG (0x000001C0U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LOCK_DELAY_CTRL_PREG__CMN_PLLLC1_SS_TIME_STEPSIZE_MODE_PREG (0x000001C4U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_MOD_VER                                     (0x00000400U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_CTRL                                 (0x00000404U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_TOP_CTRL                             (0x00000408U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_RST                                  (0x0000040CU)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_TYPEC                                (0x00000410U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_CORE_STATUS                          (0x00000414U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0                                    (0x00000480U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANEDIV0                                    (0x00000484U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANALIGN0                                   (0x00000488U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANESTS0                                    (0x0000048CU)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1                                    (0x000004C0U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANEDIV1                                    (0x000004C4U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANALIGN1                                   (0x000004C8U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANESTS1                                    (0x000004CCU)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_RES_CAL                                     (0x000005F4U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_DIAG_TEST                                   (0x000005FCU)
#define CSL_WIZ16B4M4CS_RESERVEDBIT13ADDRESSA_RESERVEDBIT13ADDRESSA(RESERVEDBIT13ADDRESSA) (0x00002000U+((RESERVEDBIT13ADDRESSA)*0x4U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG(LN_CTRL_CDBREG) (0x00004000U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG(LN_CTRL_CDBREG) (0x00004004U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_OVRD_PREG__DET_STANDEC_E_PREG(LN_CTRL_CDBREG) (0x00004008U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_CTRL_PREG(LN_CTRL_CDBREG)       (0x0000400CU+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A0IN_TMR_PREG__PSM_LANECAL_DLY_A1_RESETS_PREG(LN_CTRL_CDBREG) (0x00004010U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A2IN_TMR_PREG__PSM_A1IN_TMR_PREG(LN_CTRL_CDBREG) (0x00004014U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A4IN_TMR_PREG__PSM_A3IN_TMR_PREG(LN_CTRL_CDBREG) (0x00004018U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A0OUT_TMR_PREG(LN_CTRL_CDBREG)      (0x0000401CU+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A2OUT_TMR_PREG__PSM_A1OUT_TMR_PREG(LN_CTRL_CDBREG) (0x00004020U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A4OUT_TMR_PREG__PSM_A3OUT_TMR_PREG(LN_CTRL_CDBREG) (0x00004024U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG(LN_CTRL_CDBREG)           (0x00004028U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_STATE_L_PREG__PSM_STATE_H_PREG(LN_CTRL_CDBREG) (0x0000402CU+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSTG_STATUS_PREG__PSTG_CTRL_PREG(LN_CTRL_CDBREG) (0x00004030U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PCSM_STATUS_PREG__PCSM_CTRL_PREG(LN_CTRL_CDBREG) (0x00004038U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_LN_A1_PREG__PSC_LN_A0_PREG(LN_CTRL_CDBREG) (0x00004040U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_LN_A3_PREG__PSC_LN_A2_PREG(LN_CTRL_CDBREG) (0x00004044U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_LN_A5_PREG__PSC_LN_A4_PREG(LN_CTRL_CDBREG) (0x00004048U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_LN_IDLE_PREG(LN_CTRL_CDBREG)        (0x0000404CU+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_TX_A1_PREG__PSC_TX_A0_PREG(LN_CTRL_CDBREG) (0x00004050U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_TX_A3_PREG__PSC_TX_A2_PREG(LN_CTRL_CDBREG) (0x00004054U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_TX_A5_PREG__PSC_TX_A4_PREG(LN_CTRL_CDBREG) (0x00004058U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_TX_IDLE_PREG(LN_CTRL_CDBREG)        (0x0000405CU+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_RX_A1_PREG__PSC_RX_A0_PREG(LN_CTRL_CDBREG) (0x00004060U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_RX_A3_PREG__PSC_RX_A2_PREG(LN_CTRL_CDBREG) (0x00004064U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_RX_A5_PREG__PSC_RX_A4_PREG(LN_CTRL_CDBREG) (0x00004068U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_RX_IDLE_PREG(LN_CTRL_CDBREG)        (0x0000406CU+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_FBDIV_MODE01_PREG__PLLCTRL_FBDIV_MODE23_PREG(LN_CTRL_CDBREG) (0x00004070U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG(LN_CTRL_CDBREG) (0x00004074U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_C_PREG__PLLCTRL_GEN_B_PREG(LN_CTRL_CDBREG) (0x00004078U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_CPGAIN_MODE_PREG__PLLCTRL_GEN_D_PREG(LN_CTRL_CDBREG) (0x0000407CU+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_PHASE1EN_PREG__LNCTRL_CLKRST_LN_PLLCLK_OVR_PREG(LN_CTRL_CDBREG) (0x00004080U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_AVDDREG_PREG__PLLCTRL_PHASE2EN_PREG(LN_CTRL_CDBREG) (0x00004084U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLLNC_STATUS_PREG__PLLCTRL_STATUS_PREG(LN_CTRL_CDBREG) (0x00004088U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LOOPBACK_BIASTRIM_PREG__TX_BIASTRIM_PREG(LN_CTRL_CDBREG) (0x00004090U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CLKPATH_BIASTRIM_PREG__RXFE_BIASTRIM_PREG(LN_CTRL_CDBREG) (0x00004094U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_BIASTRIM_PREG(LN_CTRL_CDBREG)       (0x00004098U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG(LN_CTRL_CDBREG) (0x000040A0U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL(LN_CTRL_CDBREG) (0x000040A8U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_LOWLAT_CTRL_PREG(LN_CTRL_CDBREG)     (0x000040ACU+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_ELEC_IDLE_PREG(LN_CTRL_CDBREG)       (0x000040B0U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_SER_LOADDELAY_PREG(LN_CTRL_CDBREG)   (0x000040B4U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_HSRRSM_STATUS_PREG(LN_CTRL_CDBREG)   (0x000040B8U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_PRESET_C0_OVRD_PREG__DRVCTRL_PRESET_CM1_OVRD_PREG(LN_CTRL_CDBREG) (0x000040C0U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_INIT_CM1_OVRD_PREG__DRVCTRL_PRESET_CP1_OVRD_PREG(LN_CTRL_CDBREG) (0x000040C4U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_INIT_CP1_OVRD_PREG__DRVCTRL_INIT_C0_OVRD_PREG(LN_CTRL_CDBREG) (0x000040C8U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_C0_OVRD_PREG__DRVCTRL_CM1_OVRD_PREG(LN_CTRL_CDBREG) (0x000040CCU+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_C0M_OVRD_PREG__DRVCTRL_CP1_OVRD_PREG(LN_CTRL_CDBREG) (0x000040D0U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_CM1_CV_PREG__DRVCTRL_ATTEN_PREG(LN_CTRL_CDBREG) (0x000040D4U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_CP1_CV_PREG__DRVCTRL_C0_CV_PREG(LN_CTRL_CDBREG) (0x000040D8U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_BOOST_PREG__DRVCTRL_C0M_CV_PREG(LN_CTRL_CDBREG) (0x000040DCU+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LANE_TX_RECEIVER_DETECT_PREG__DRVCTRL_BSCAN_PREG(LN_CTRL_CDBREG) (0x000040E0U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_RCVDET_OVRD_PREG(LN_CTRL_CDBREG)     (0x000040E4U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TXCOEF_STATUS_PREG(LN_CTRL_CDBREG)      (0x000040E8U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LANE_TX_BIST_UDD_PREG__TX_BIST_CONTROLS_PREG(LN_CTRL_CDBREG) (0x000040F0U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_LFPSGEN_STATUS_PREG(LN_CTRL_CDBREG)  (0x000040F8U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CLKPATHCTRL_TMR_PREG__CLKPATHCTRL_OVR_PREG(LN_CTRL_CDBREG) (0x00004100U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE3_PREG(LN_CTRL_CDBREG) (0x00004108U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG(LN_CTRL_CDBREG) (0x0000410CU+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG(LN_CTRL_CDBREG) (0x00004110U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CPI_OVERRIDE_PREG__RX_CREQ_CR_BUMP_PREG(LN_CTRL_CDBREG) (0x00004114U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_CCLKDET_MODE23_PREG__CREQ_DCBIASATTEN_OVR_PREG(LN_CTRL_CDBREG) (0x00004118U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_CAL_PREG__CREQ_CCLKDET_MODE01_PREG(LN_CTRL_CDBREG) (0x0000411CU+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG(LN_CTRL_CDBREG) (0x00004120U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG(LN_CTRL_CDBREG) (0x00004124U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_DIAG_READ__RX_CREQ_DIAG_SEL_PREG(LN_CTRL_CDBREG) (0x00004128U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_OPEN_EYE_THRESH_PREG__CREQ_SPARE_PREG(LN_CTRL_CDBREG) (0x0000412CU+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVRDCTRL_PREG__CTLELUT_CTRL_PREG(LN_CTRL_CDBREG) (0x00004130U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_0B_PREG__CTLELUT_OVR_0A_PREG(LN_CTRL_CDBREG) (0x00004134U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_1B_PREG__CTLELUT_OVR_1A_PREG(LN_CTRL_CDBREG) (0x00004138U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_2B_PREG__CTLELUT_OVR_2A_PREG(LN_CTRL_CDBREG) (0x0000413CU+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_3B_PREG__CTLELUT_OVR_3A_PREG(LN_CTRL_CDBREG) (0x00004140U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_4B_PREG__CTLELUT_OVR_4A_PREG(LN_CTRL_CDBREG) (0x00004144U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_5B_PREG__CTLELUT_OVR_5A_PREG(LN_CTRL_CDBREG) (0x00004148U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_6B_PREG__CTLELUT_OVR_6A_PREG(LN_CTRL_CDBREG) (0x0000414CU+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_7B_PREG__CTLELUT_OVR_7A_PREG(LN_CTRL_CDBREG) (0x00004150U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_8B_PREG__CTLELUT_OVR_8A_PREG(LN_CTRL_CDBREG) (0x00004154U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_9B_PREG__CTLELUT_OVR_9A_PREG(LN_CTRL_CDBREG) (0x00004158U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_10B_PREG__CTLELUT_OVR_10A_PREG(LN_CTRL_CDBREG) (0x0000415CU+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_11B_PREG__CTLELUT_OVR_11A_PREG(LN_CTRL_CDBREG) (0x00004160U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_12B_PREG__CTLELUT_OVR_12A_PREG(LN_CTRL_CDBREG) (0x00004164U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_13B_PREG__CTLELUT_OVR_13A_PREG(LN_CTRL_CDBREG) (0x00004168U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_14B_PREG__CTLELUT_OVR_14A_PREG(LN_CTRL_CDBREG) (0x0000416CU+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_15B_PREG__CTLELUT_OVR_15A_PREG(LN_CTRL_CDBREG) (0x00004170U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_SMP_RATESEL_PREG__DFE_ECMP_RATESEL_PREG(LN_CTRL_CDBREG) (0x00004180U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DIAG_READ__DEQ_DIAG_SEL_PREG(LN_CTRL_CDBREG) (0x00004184U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_PHALIGN_CTRL(LN_CTRL_CDBREG)        (0x00004188U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_CONCUR_CTRL2_PREG__DEQ_CONCUR_CTRL1_PREG(LN_CTRL_CDBREG) (0x00004190U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FSM_OVR_PREG__DEQ_EPIPWR_CTRL_PREG(LN_CTRL_CDBREG) (0x00004194U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EPIPWR_CTRL2_PREG__CONCUR_PREEVAL_MINITER_CTRL_PREG(LN_CTRL_CDBREG) (0x00004198U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_DEQ_COEF_FIFO_PREG__DEQ_FAST_MAINT_CYCLES_PREG(LN_CTRL_CDBREG) (0x0000419CU+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ERRCMPA_OVR_PREG__DEQ_ERRCMP_CTRL_PREG(LN_CTRL_CDBREG) (0x000041A0U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CMP_AVR_TIMER_PREG__DEQ_ERRCMPB_OVR_PREG(LN_CTRL_CDBREG) (0x000041A4U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OFFSET_OVR_CTRL_PREG__DEQ_OFFSET_CTRL_PREG(LN_CTRL_CDBREG) (0x000041B0U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG(LN_CTRL_CDBREG) (0x000041C0U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT1__DEQ_GLUT0(LN_CTRL_CDBREG)    (0x000041D0U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT3__DEQ_GLUT2(LN_CTRL_CDBREG)    (0x000041D4U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT5__DEQ_GLUT4(LN_CTRL_CDBREG)    (0x000041D8U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT7__DEQ_GLUT6(LN_CTRL_CDBREG)    (0x000041DCU+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT9__DEQ_GLUT8(LN_CTRL_CDBREG)    (0x000041E0U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT11__DEQ_GLUT10(LN_CTRL_CDBREG)  (0x000041E4U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT13__DEQ_GLUT12(LN_CTRL_CDBREG)  (0x000041E8U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT15__DEQ_GLUT14(LN_CTRL_CDBREG)  (0x000041ECU+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT17__DEQ_GLUT16(LN_CTRL_CDBREG)  (0x000041F0U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT19__DEQ_GLUT18(LN_CTRL_CDBREG)  (0x000041F4U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT21__DEQ_GLUT20(LN_CTRL_CDBREG)  (0x000041F8U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT23__DEQ_GLUT22(LN_CTRL_CDBREG)  (0x000041FCU+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT25__DEQ_GLUT24(LN_CTRL_CDBREG)  (0x00004200U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT27__DEQ_GLUT26(LN_CTRL_CDBREG)  (0x00004204U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT29__DEQ_GLUT28(LN_CTRL_CDBREG)  (0x00004208U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT31__DEQ_GLUT30(LN_CTRL_CDBREG)  (0x0000420CU+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT1__DEQ_ALUT0(LN_CTRL_CDBREG)    (0x00004210U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT3__DEQ_ALUT2(LN_CTRL_CDBREG)    (0x00004214U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT5__DEQ_ALUT4(LN_CTRL_CDBREG)    (0x00004218U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT7__DEQ_ALUT6(LN_CTRL_CDBREG)    (0x0000421CU+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT9__DEQ_ALUT8(LN_CTRL_CDBREG)    (0x00004220U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT11__DEQ_ALUT10(LN_CTRL_CDBREG)  (0x00004224U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT13__DEQ_ALUT12(LN_CTRL_CDBREG)  (0x00004228U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT15__DEQ_ALUT14(LN_CTRL_CDBREG)  (0x0000422CU+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT17__DEQ_ALUT16(LN_CTRL_CDBREG)  (0x00004230U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT19__DEQ_ALUT18(LN_CTRL_CDBREG)  (0x00004234U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT21__DEQ_ALUT20(LN_CTRL_CDBREG)  (0x00004238U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT23__DEQ_ALUT22(LN_CTRL_CDBREG)  (0x0000423CU+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT25__DEQ_ALUT24(LN_CTRL_CDBREG)  (0x00004240U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT27__DEQ_ALUT26(LN_CTRL_CDBREG)  (0x00004244U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT29__DEQ_ALUT28(LN_CTRL_CDBREG)  (0x00004248U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT31__DEQ_ALUT30(LN_CTRL_CDBREG)  (0x0000424CU+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP0__DEQ_DFETAP_CTRL_PREG(LN_CTRL_CDBREG) (0x00004250U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP1__DEQ_DFETAP0_OVR(LN_CTRL_CDBREG) (0x00004254U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP2__DEQ_DFETAP1_OVR(LN_CTRL_CDBREG) (0x00004258U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP3__DEQ_DFETAP2_OVR(LN_CTRL_CDBREG) (0x0000425CU+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP4_PREG__DEQ_DFETAP3_OVR(LN_CTRL_CDBREG) (0x00004260U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DATDFE_TAPCAP_THRESH_PREG__DEQ_DFETAP4_OVR(LN_CTRL_CDBREG) (0x00004264U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG(LN_CTRL_CDBREG) (0x00004268U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_EN_1010_IGNORE_DIAG_PREG(LN_CTRL_CDBREG) (0x0000426CU+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_PRECUR_PREG(LN_CTRL_CDBREG)         (0x00004270U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_INCR_PREG__DEQ_POSTCUR_PREG(LN_CTRL_CDBREG) (0x00004280U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_DECR_PREG(LN_CTRL_CDBREG)   (0x00004284U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FALSEEYE_CTRL_PREG(LN_CTRL_CDBREG)  (0x00004290U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_CTRL1_FAST_MAINT_PREG(LN_CTRL_CDBREG) (0x0000429CU+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_CTRL2_PREG__DEQ_TAU_CTRL1_SLOW_MAINT_PREG(LN_CTRL_CDBREG) (0x000042A0U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_DELTA_PREG__DEQ_TAU_CTRL3_PREG(LN_CTRL_CDBREG) (0x000042A4U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OPENEYE_CTRL_PREG(LN_CTRL_CDBREG)   (0x000042B0U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_PICTRL_PREG__DEQ_PI_OVR_CTRL_PREG(LN_CTRL_CDBREG) (0x000042C0U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_STARTCODE_MODE23_PREG__CPICAL_CTRL_PREG(LN_CTRL_CDBREG) (0x000042D0U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_OVR_PREG__CPICAL_CAP_STARTCODE_MODE01_PREG(LN_CTRL_CDBREG) (0x000042D4U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_ITERTMR_PREG__CPICAL_CAP_INITTMR_PREG(LN_CTRL_CDBREG) (0x000042D8U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_TMRVAL_MODE2_PREG__CPICAL_TMRVAL_MODE3_PREG(LN_CTRL_CDBREG) (0x000042DCU+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_TMRVAL_MODE0_PREG__CPICAL_TMRVAL_MODE1_PREG(LN_CTRL_CDBREG) (0x000042E0U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_PICNT_MODE2_PREG__CPICAL_PICNT_MODE3_PREG(LN_CTRL_CDBREG) (0x000042E4U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_PICNT_MODE0_PREG__CPICAL_PICNT_MODE1_PREG(LN_CTRL_CDBREG) (0x000042E8U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_STATUS_PREG(LN_CTRL_CDBREG)      (0x000042ECU+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_OFFSET_PREG(LN_CTRL_CDBREG)      (0x000042F0U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_OUTBUF_RATESEL_PREG(LN_CTRL_CDBREG) (0x000042F8U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_TRIM_PREG__CPI_RESBIAS_BIN_PREG(LN_CTRL_CDBREG) (0x000042FCU+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_R2DEC_OVR_PREG__CPI_R1DEC_OVR_PREG(LN_CTRL_CDBREG) (0x00004300U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_RES_STARTCODE_MODE23_PREG__CPICAL_INCR_DECR_PREG(LN_CTRL_CDBREG) (0x00004304U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_RES_INITTMR_PREG__CPICAL_RES_STARTCODE_MODE01_PREG(LN_CTRL_CDBREG) (0x00004308U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_EPI_CTRL_PREG__CPICAL_RES_ITERTMR_PREG(LN_CTRL_CDBREG) (0x0000430CU+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LFPSFILT_MD_PREG__LFPSDET_SUPPORT_PREG(LN_CTRL_CDBREG) (0x00004310U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LFPSFILT_RD_PREG__LFPSFILT_NS_PREG(LN_CTRL_CDBREG) (0x00004314U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LFPSFILT_MP_PREG(LN_CTRL_CDBREG)        (0x00004318U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_H2L_A_PREG__SIGDET_SUPPORT_PREG(LN_CTRL_CDBREG) (0x00004320U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_L2H_PREG__SDFILT_H2L_B_PREG(LN_CTRL_CDBREG) (0x00004324U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_OVR_PREG__SDCAL_CTRL_PREG(LN_CTRL_CDBREG) (0x00004328U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_TUNE_PREG__SDCAL_START_PREG(LN_CTRL_CDBREG) (0x0000432CU+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_ITER_PREG__SDCAL_INIT_PREG(LN_CTRL_CDBREG) (0x00004330U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXTERM_ENABLE_PREG__RXTERM_BSCAN_PREG(LN_CTRL_CDBREG) (0x00004338U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_RCDFECTRL_PREG__RXBUFFER_CTLECTRL_PREG(LN_CTRL_CDBREG) (0x0000433CU+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_DFECTRL_PREG(LN_CTRL_CDBREG)   (0x00004340U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EYESURF_VTH_PREG__DEQ_EYESURF_CTRL_PREG(LN_CTRL_CDBREG) (0x00004348U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EYESURF_ACCUMB__DEQ_EYESURF_ACCUMA(LN_CTRL_CDBREG) (0x0000434CU+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_BIST_SYNCCNT_PREG__RX_BIST_CONTROLS_PREG(LN_CTRL_CDBREG) (0x00004350U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_BIST_ERRCNT_PREG__RX_BIST_UDD_PREG(LN_CTRL_CDBREG) (0x00004354U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_SPARE_REG_PREG(LN_CTRL_CDBREG)       (0x00004360U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PREADAPT_CTRL_PREG(LN_CTRL_CDBREG)      (0x00004370U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CTRL_DIAG_RESET_PREG__LN_FPWRISO_DIAG_RESET_PREG(LN_CTRL_CDBREG) (0x00004380U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_TXDSYNC_DIAG_RESET_PREG__LN_TXCTRL_DIAG_RESET_PREG(LN_CTRL_CDBREG) (0x00004384U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG(LN_CTRL_CDBREG) (0x00004388U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CMSMT_REF_CLK_TMR_VALUE_PREG__LN_CLK_FREQ_MSMT_CTRL_PREG(LN_CTRL_CDBREG) (0x00004390U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CLK_FREQ_MSMT_OBS_PREG__LN_CMSMT_TEST_CLK_CNT_VALUE_PREG(LN_CTRL_CDBREG) (0x00004394U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXMRGN_CTRL_PREG(LN_CTRL_CDBREG)        (0x000043A0U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_INIT_PREG__SMPCAL_CTRL_PREG(LN_CTRL_CDBREG) (0x000043B0U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_NUM_WORDS_PREG__SMPCAL_ITER_PREG(LN_CTRL_CDBREG) (0x000043B4U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_TUNE_PREG__SMPCAL_START_PREG(LN_CTRL_CDBREG) (0x000043B8U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_CALODDCODE_OVR_PREG__SMPCAL_CALEVNCODE_OVR_PREG(LN_CTRL_CDBREG) (0x000043BCU+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_CALODDCODE_PREG__SMPCAL_CALEVNCODE_PREG(LN_CTRL_CDBREG) (0x000043C0U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_STATE_PREG(LN_CTRL_CDBREG)       (0x000043C4U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BMPR_TAU_CTRL2_PREG__DEQ_BMPR_TAU_CTRL1_PREG(LN_CTRL_CDBREG) (0x000043D0U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_MAINT_VTH_PREG__DEQ_TAU_ACQ_VTH_PREG(LN_CTRL_CDBREG) (0x000043D4U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL2_PREG__DEQ_BLK_TAU_CTRL1_PREG(LN_CTRL_CDBREG) (0x000043D8U+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL4_PREG__DEQ_BLK_TAU_CTRL3_PREG(LN_CTRL_CDBREG) (0x000043DCU+((LN_CTRL_CDBREG)*0x400U))
#define CSL_WIZ16B4M4CS_RESERVEDBIT13ADDRESSB_RESERVEDBIT13ADDRESSB(RESERVEDBIT13ADDRESSB) (0x00006000U+((RESERVEDBIT13ADDRESSB)*0x4U))
#define CSL_WIZ16B4M4CS_RESERVEDSIERRAREP8000_RESERVEDSIERRAREP8000(RESERVEDSIERRAREP8000) (0x00008000U+((RESERVEDSIERRAREP8000)*0x4U))
#define CSL_WIZ16B4M4CS_RESERVEDBIT13ADDRESSC_RESERVEDBIT13ADDRESSC(RESERVEDBIT13ADDRESSC) (0x0000A000U+((RESERVEDBIT13ADDRESSC)*0x4U))
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1 (0x0000C000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1 (0x0000C004U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG (0x0000C008U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_RX_ELEC_IDLE_DLY__PHY_PIPE_RCV_DET_INH (0x0000C00CU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL                 (0x0000C010U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_STATE_CHG_TIMEOUT            (0x0000C014U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG   (0x0000C01CU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_THRES_LOW__PHY_REFCLK_DET_THRES_LOW (0x0000C020U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_THRES_HIGH__PHY_REFCLK_DET_THRES_HIGH (0x0000C024U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_INTERVAL__PHY_REFCLK_DET_INTERVAL (0x0000C028U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_OP_DELAY__PHY_REFCLK_DET_OP_DELAY (0x0000C02CU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL          (0x0000C030U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG0                 (0x0000C034U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG2__PHY_PIPE_LM_CFG1 (0x0000C038U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG4__PHY_PIPE_LM_CFG3 (0x0000C03CU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0 (0x0000C040U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0 (0x0000C044U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL(PHY_PCS_LANE_REGISTERS) (0x0000D000U+((PHY_PCS_LANE_REGISTERS)*0x200U))
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI(PHY_PCS_LANE_REGISTERS) (0x0000D004U+((PHY_PCS_LANE_REGISTERS)*0x200U))
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI(PHY_PCS_LANE_REGISTERS) (0x0000D008U+((PHY_PCS_LANE_REGISTERS)*0x200U))
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DATA_HI__PHY_PIPE_ISO_TX_DATA_LO(PHY_PCS_LANE_REGISTERS) (0x0000D00CU+((PHY_PCS_LANE_REGISTERS)*0x200U))
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL(PHY_PCS_LANE_REGISTERS) (0x0000D010U+((PHY_PCS_LANE_REGISTERS)*0x200U))
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG(PHY_PCS_LANE_REGISTERS) (0x0000D014U+((PHY_PCS_LANE_REGISTERS)*0x200U))
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_USB_BER_CNT(PHY_PCS_LANE_REGISTERS) (0x0000D018U+((PHY_PCS_LANE_REGISTERS)*0x200U))
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_DATA_HI__PHY_PIPE_ISO_RX_DATA_LO(PHY_PCS_LANE_REGISTERS) (0x0000D01CU+((PHY_PCS_LANE_REGISTERS)*0x200U))
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG(PHY_PCS_LANE_REGISTERS) (0x0000D020U+((PHY_PCS_LANE_REGISTERS)*0x200U))
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS(PHY_PCS_LANE_REGISTERS) (0x0000D024U+((PHY_PCS_LANE_REGISTERS)*0x200U))
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS(PHY_PCS_LANE_REGISTERS) (0x0000D030U+((PHY_PCS_LANE_REGISTERS)*0x200U))
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC0__PHY_PIPE_ISO_LM_MAC2PHY1(PHY_PCS_LANE_REGISTERS) (0x0000D034U+((PHY_PCS_LANE_REGISTERS)*0x200U))
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC1(PHY_PCS_LANE_REGISTERS) (0x0000D038U+((PHY_PCS_LANE_REGISTERS)*0x200U))
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS(PHY_PCS_LANE_REGISTERS) (0x0000D03CU+((PHY_PCS_LANE_REGISTERS)*0x200U))
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL                 (0x0000E000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL (0x0000E008U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_RESCAL               (0x0000E00CU)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL__PHY_PMA_LN_ISOLATION_CTRL (0x0000E01CU)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL(PHY_PMA_LANE_REGISTERS) (0x0000F000U+((PHY_PMA_LANE_REGISTERS)*0x200U))
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL(PHY_PMA_LANE_REGISTERS) (0x0000F004U+((PHY_PMA_LANE_REGISTERS)*0x200U))
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO(PHY_PMA_LANE_REGISTERS) (0x0000F008U+((PHY_PMA_LANE_REGISTERS)*0x200U))
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO(PHY_PMA_LANE_REGISTERS) (0x0000F00CU+((PHY_PMA_LANE_REGISTERS)*0x200U))
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF(PHY_PMA_LANE_REGISTERS) (0x0000F010U+((PHY_PMA_LANE_REGISTERS)*0x200U))
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE(PHY_PMA_LANE_REGISTERS) (0x0000F014U+((PHY_PMA_LANE_REGISTERS)*0x200U))
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL(PHY_PMA_LANE_REGISTERS) (0x0000F018U+((PHY_PMA_LANE_REGISTERS)*0x200U))
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_DATA_HI__PHY_PMA_ISO_DATA_LO(PHY_PMA_LANE_REGISTERS) (0x0000F01CU+((PHY_PMA_LANE_REGISTERS)*0x200U))
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_LN_MRGN_RESULT__PHY_PMA_ISO_LN_MRGN_CTRL(PHY_PMA_LANE_REGISTERS) (0x0000F020U+((PHY_PMA_LANE_REGISTERS)*0x200U))

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* MACRO_ID_REG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_REG_MACRO_ID_TYPE_MASK        (0x0000FFFFU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_REG_MACRO_ID_TYPE_SHIFT       (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_REG_MACRO_ID_TYPE_RESETVAL    (0x00007364U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_REG_MACRO_ID_TYPE_MAX         (0x0000FFFFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_REG_RESETVAL                  (0x00007364U)

/* MACRO_ID_NUMBER_REG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_NUMBER_REG_MACRO_ID_NUMBER_MASK (0xFFFF0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_NUMBER_REG_MACRO_ID_NUMBER_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_NUMBER_REG_MACRO_ID_NUMBER_RESETVAL (0x00000301U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_NUMBER_REG_MACRO_ID_NUMBER_MAX (0x0000FFFFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_NUMBER_REG_RESETVAL           (0x03010000U)

/* MACRO_ID_REV_REG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_REV_REG_MACRO_ID_REV_MASK     (0x0000FFFFU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_REV_REG_MACRO_ID_REV_SHIFT    (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_REV_REG_MACRO_ID_REV_RESETVAL (0x00000600U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_REV_REG_MACRO_ID_REV_MAX      (0x0000FFFFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_REV_REG_RESETVAL              (0x00000600U)

/* MACRO_ID_NODE_REG__MACRO_ID_MFG_REG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_NODE_REG__MACRO_ID_MFG_REG_MACRO_ID_NODE_MASK (0xFFFF0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_NODE_REG__MACRO_ID_MFG_REG_MACRO_ID_NODE_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_NODE_REG__MACRO_ID_MFG_REG_MACRO_ID_NODE_RESETVAL (0x00000016U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_NODE_REG__MACRO_ID_MFG_REG_MACRO_ID_NODE_MAX (0x0000FFFFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_NODE_REG__MACRO_ID_MFG_REG_MACRO_ID_MFG_MASK (0x0000FFFFU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_NODE_REG__MACRO_ID_MFG_REG_MACRO_ID_MFG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_NODE_REG__MACRO_ID_MFG_REG_MACRO_ID_MFG_RESETVAL (0x00000074U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_NODE_REG__MACRO_ID_MFG_REG_MACRO_ID_MFG_MAX (0x0000FFFFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_NODE_REG__MACRO_ID_MFG_REG_RESETVAL (0x00160074U)

/* MACRO_ID_FLAVOR_REG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_FLAVOR_REG_MACRO_ID_FLAVOR_MASK (0x0000FFFFU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_FLAVOR_REG_MACRO_ID_FLAVOR_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_FLAVOR_REG_MACRO_ID_FLAVOR_RESETVAL (0x00006663U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_FLAVOR_REG_MACRO_ID_FLAVOR_MAX (0x0000FFFFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_FLAVOR_REG_RESETVAL           (0x00006663U)

/* MACRO_ID_NUM_LANES_REG__MACRO_ID_IO_VOLTAGE_REG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_NUM_LANES_REG__MACRO_ID_IO_VOLTAGE_REG_MACRO_ID_NUM_LANES_LEFT_MASK (0xFF000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_NUM_LANES_REG__MACRO_ID_IO_VOLTAGE_REG_MACRO_ID_NUM_LANES_LEFT_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_NUM_LANES_REG__MACRO_ID_IO_VOLTAGE_REG_MACRO_ID_NUM_LANES_LEFT_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_NUM_LANES_REG__MACRO_ID_IO_VOLTAGE_REG_MACRO_ID_NUM_LANES_LEFT_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_NUM_LANES_REG__MACRO_ID_IO_VOLTAGE_REG_MACRO_ID_NUM_LANES_RIGHT_MASK (0x00FF0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_NUM_LANES_REG__MACRO_ID_IO_VOLTAGE_REG_MACRO_ID_NUM_LANES_RIGHT_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_NUM_LANES_REG__MACRO_ID_IO_VOLTAGE_REG_MACRO_ID_NUM_LANES_RIGHT_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_NUM_LANES_REG__MACRO_ID_IO_VOLTAGE_REG_MACRO_ID_NUM_LANES_RIGHT_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_NUM_LANES_REG__MACRO_ID_IO_VOLTAGE_REG_MACRO_ID_IO_VOLTAGE_MASK (0x000003FFU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_NUM_LANES_REG__MACRO_ID_IO_VOLTAGE_REG_MACRO_ID_IO_VOLTAGE_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_NUM_LANES_REG__MACRO_ID_IO_VOLTAGE_REG_MACRO_ID_IO_VOLTAGE_RESETVAL (0x00000180U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_NUM_LANES_REG__MACRO_ID_IO_VOLTAGE_REG_MACRO_ID_IO_VOLTAGE_MAX (0x000003FFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_NUM_LANES_REG__MACRO_ID_IO_VOLTAGE_REG_RESETVAL (0x01010180U)

/* MACRO_ID_METAL_LAYERS_1_REG__MACRO_ID_METAL_LAYERS_0_REG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_1_REG__MACRO_ID_METAL_LAYERS_0_REG_MACRO_ID_XC_MASK (0xF0000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_1_REG__MACRO_ID_METAL_LAYERS_0_REG_MACRO_ID_XC_SHIFT (0x0000001CU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_1_REG__MACRO_ID_METAL_LAYERS_0_REG_MACRO_ID_XC_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_1_REG__MACRO_ID_METAL_LAYERS_0_REG_MACRO_ID_XC_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_1_REG__MACRO_ID_METAL_LAYERS_0_REG_MACRO_ID_XY_MASK (0x0F000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_1_REG__MACRO_ID_METAL_LAYERS_0_REG_MACRO_ID_XY_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_1_REG__MACRO_ID_METAL_LAYERS_0_REG_MACRO_ID_XY_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_1_REG__MACRO_ID_METAL_LAYERS_0_REG_MACRO_ID_XY_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_1_REG__MACRO_ID_METAL_LAYERS_0_REG_MACRO_ID_Y_MASK (0x00F00000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_1_REG__MACRO_ID_METAL_LAYERS_0_REG_MACRO_ID_Y_SHIFT (0x00000014U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_1_REG__MACRO_ID_METAL_LAYERS_0_REG_MACRO_ID_Y_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_1_REG__MACRO_ID_METAL_LAYERS_0_REG_MACRO_ID_Y_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_1_REG__MACRO_ID_METAL_LAYERS_0_REG_MACRO_ID_YY_MASK (0x000F0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_1_REG__MACRO_ID_METAL_LAYERS_0_REG_MACRO_ID_YY_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_1_REG__MACRO_ID_METAL_LAYERS_0_REG_MACRO_ID_YY_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_1_REG__MACRO_ID_METAL_LAYERS_0_REG_MACRO_ID_YY_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_1_REG__MACRO_ID_METAL_LAYERS_0_REG_MACRO_ID_X_MASK (0x0000F000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_1_REG__MACRO_ID_METAL_LAYERS_0_REG_MACRO_ID_X_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_1_REG__MACRO_ID_METAL_LAYERS_0_REG_MACRO_ID_X_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_1_REG__MACRO_ID_METAL_LAYERS_0_REG_MACRO_ID_X_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_1_REG__MACRO_ID_METAL_LAYERS_0_REG_MACRO_ID_XA_MASK (0x00000F00U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_1_REG__MACRO_ID_METAL_LAYERS_0_REG_MACRO_ID_XA_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_1_REG__MACRO_ID_METAL_LAYERS_0_REG_MACRO_ID_XA_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_1_REG__MACRO_ID_METAL_LAYERS_0_REG_MACRO_ID_XA_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_1_REG__MACRO_ID_METAL_LAYERS_0_REG_MACRO_ID_XD_MASK (0x000000F0U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_1_REG__MACRO_ID_METAL_LAYERS_0_REG_MACRO_ID_XD_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_1_REG__MACRO_ID_METAL_LAYERS_0_REG_MACRO_ID_XD_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_1_REG__MACRO_ID_METAL_LAYERS_0_REG_MACRO_ID_XD_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_1_REG__MACRO_ID_METAL_LAYERS_0_REG_MACRO_ID_XE_MASK (0x0000000FU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_1_REG__MACRO_ID_METAL_LAYERS_0_REG_MACRO_ID_XE_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_1_REG__MACRO_ID_METAL_LAYERS_0_REG_MACRO_ID_XE_RESETVAL (0x00000004U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_1_REG__MACRO_ID_METAL_LAYERS_0_REG_MACRO_ID_XE_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_1_REG__MACRO_ID_METAL_LAYERS_0_REG_RESETVAL (0x00000214U)

/* MACRO_ID_METAL_LAYERS_3_REG__MACRO_ID_METAL_LAYERS_2_REG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_3_REG__MACRO_ID_METAL_LAYERS_2_REG_MACRO_ID_XD_DIR_MASK (0x00FF0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_3_REG__MACRO_ID_METAL_LAYERS_2_REG_MACRO_ID_XD_DIR_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_3_REG__MACRO_ID_METAL_LAYERS_2_REG_MACRO_ID_XD_DIR_RESETVAL (0x00000068U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_3_REG__MACRO_ID_METAL_LAYERS_2_REG_MACRO_ID_XD_DIR_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_3_REG__MACRO_ID_METAL_LAYERS_2_REG_MACRO_ID_YZ_MASK (0x0000F000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_3_REG__MACRO_ID_METAL_LAYERS_2_REG_MACRO_ID_YZ_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_3_REG__MACRO_ID_METAL_LAYERS_2_REG_MACRO_ID_YZ_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_3_REG__MACRO_ID_METAL_LAYERS_2_REG_MACRO_ID_YZ_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_3_REG__MACRO_ID_METAL_LAYERS_2_REG_MACRO_ID_Z_MASK (0x00000F00U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_3_REG__MACRO_ID_METAL_LAYERS_2_REG_MACRO_ID_Z_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_3_REG__MACRO_ID_METAL_LAYERS_2_REG_MACRO_ID_Z_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_3_REG__MACRO_ID_METAL_LAYERS_2_REG_MACRO_ID_Z_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_3_REG__MACRO_ID_METAL_LAYERS_2_REG_MACRO_ID_R_MASK (0x000000F0U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_3_REG__MACRO_ID_METAL_LAYERS_2_REG_MACRO_ID_R_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_3_REG__MACRO_ID_METAL_LAYERS_2_REG_MACRO_ID_R_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_3_REG__MACRO_ID_METAL_LAYERS_2_REG_MACRO_ID_R_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_3_REG__MACRO_ID_METAL_LAYERS_2_REG_MACRO_ID_U_MASK (0x0000000FU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_3_REG__MACRO_ID_METAL_LAYERS_2_REG_MACRO_ID_U_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_3_REG__MACRO_ID_METAL_LAYERS_2_REG_MACRO_ID_U_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_3_REG__MACRO_ID_METAL_LAYERS_2_REG_MACRO_ID_U_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_3_REG__MACRO_ID_METAL_LAYERS_2_REG_RESETVAL (0x00680020U)

/* MACRO_ID_METAL_LAYERS_5_REG__MACRO_ID_METAL_LAYERS_4_REG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_5_REG__MACRO_ID_METAL_LAYERS_4_REG_MACRO_ID_XE3_DIR_MASK (0xFF000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_5_REG__MACRO_ID_METAL_LAYERS_4_REG_MACRO_ID_XE3_DIR_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_5_REG__MACRO_ID_METAL_LAYERS_4_REG_MACRO_ID_XE3_DIR_RESETVAL (0x00000076U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_5_REG__MACRO_ID_METAL_LAYERS_4_REG_MACRO_ID_XE3_DIR_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_5_REG__MACRO_ID_METAL_LAYERS_4_REG_MACRO_ID_XE4_DIR_MASK (0x00FF0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_5_REG__MACRO_ID_METAL_LAYERS_4_REG_MACRO_ID_XE4_DIR_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_5_REG__MACRO_ID_METAL_LAYERS_4_REG_MACRO_ID_XE4_DIR_RESETVAL (0x00000068U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_5_REG__MACRO_ID_METAL_LAYERS_4_REG_MACRO_ID_XE4_DIR_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_5_REG__MACRO_ID_METAL_LAYERS_4_REG_MACRO_ID_XE1_DIR_MASK (0x0000FF00U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_5_REG__MACRO_ID_METAL_LAYERS_4_REG_MACRO_ID_XE1_DIR_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_5_REG__MACRO_ID_METAL_LAYERS_4_REG_MACRO_ID_XE1_DIR_RESETVAL (0x00000076U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_5_REG__MACRO_ID_METAL_LAYERS_4_REG_MACRO_ID_XE1_DIR_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_5_REG__MACRO_ID_METAL_LAYERS_4_REG_MACRO_ID_XE2_DIR_MASK (0x000000FFU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_5_REG__MACRO_ID_METAL_LAYERS_4_REG_MACRO_ID_XE2_DIR_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_5_REG__MACRO_ID_METAL_LAYERS_4_REG_MACRO_ID_XE2_DIR_RESETVAL (0x00000068U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_5_REG__MACRO_ID_METAL_LAYERS_4_REG_MACRO_ID_XE2_DIR_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_MACRO_ID_METAL_LAYERS_5_REG__MACRO_ID_METAL_LAYERS_4_REG_RESETVAL (0x76687668U)

/* CMN_PWRISO_OVRD_PREG__CMN_PWRISO_CTRL_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PWRISO_OVRD_PREG__CMN_PWRISO_CTRL_PREG_CMN_PWRISO_OVRD_EN_PREG_MASK (0x10000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PWRISO_OVRD_PREG__CMN_PWRISO_CTRL_PREG_CMN_PWRISO_OVRD_EN_PREG_SHIFT (0x0000001CU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PWRISO_OVRD_PREG__CMN_PWRISO_CTRL_PREG_CMN_PWRISO_OVRD_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PWRISO_OVRD_PREG__CMN_PWRISO_CTRL_PREG_CMN_PWRISO_OVRD_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PWRISO_OVRD_PREG__CMN_PWRISO_CTRL_PREG_CMN_PWRISO_ISOLATION_EN_OVRD_PREG_MASK (0x01000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PWRISO_OVRD_PREG__CMN_PWRISO_CTRL_PREG_CMN_PWRISO_ISOLATION_EN_OVRD_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PWRISO_OVRD_PREG__CMN_PWRISO_CTRL_PREG_CMN_PWRISO_ISOLATION_EN_OVRD_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PWRISO_OVRD_PREG__CMN_PWRISO_CTRL_PREG_CMN_PWRISO_ISOLATION_EN_OVRD_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PWRISO_OVRD_PREG__CMN_PWRISO_CTRL_PREG_CMN_PWRISO_PHASE2EN_OVRD_PREG_MASK (0x00100000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PWRISO_OVRD_PREG__CMN_PWRISO_CTRL_PREG_CMN_PWRISO_PHASE2EN_OVRD_PREG_SHIFT (0x00000014U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PWRISO_OVRD_PREG__CMN_PWRISO_CTRL_PREG_CMN_PWRISO_PHASE2EN_OVRD_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PWRISO_OVRD_PREG__CMN_PWRISO_CTRL_PREG_CMN_PWRISO_PHASE2EN_OVRD_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PWRISO_OVRD_PREG__CMN_PWRISO_CTRL_PREG_CMN_PWRISO_PHASE1EN_OVRD_PREG_MASK (0x00010000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PWRISO_OVRD_PREG__CMN_PWRISO_CTRL_PREG_CMN_PWRISO_PHASE1EN_OVRD_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PWRISO_OVRD_PREG__CMN_PWRISO_CTRL_PREG_CMN_PWRISO_PHASE1EN_OVRD_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PWRISO_OVRD_PREG__CMN_PWRISO_CTRL_PREG_CMN_PWRISO_PHASE1EN_OVRD_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PWRISO_OVRD_PREG__CMN_PWRISO_CTRL_PREG_CMN_PWRISO_PWRDN_DISABLE_PREG_MASK (0x00004000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PWRISO_OVRD_PREG__CMN_PWRISO_CTRL_PREG_CMN_PWRISO_PWRDN_DISABLE_PREG_SHIFT (0x0000000EU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PWRISO_OVRD_PREG__CMN_PWRISO_CTRL_PREG_CMN_PWRISO_PWRDN_DISABLE_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PWRISO_OVRD_PREG__CMN_PWRISO_CTRL_PREG_CMN_PWRISO_PWRDN_DISABLE_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PWRISO_OVRD_PREG__CMN_PWRISO_CTRL_PREG_CMN_PWRISO_EN_PH2DLY_PREG_MASK (0x000000F0U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PWRISO_OVRD_PREG__CMN_PWRISO_CTRL_PREG_CMN_PWRISO_EN_PH2DLY_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PWRISO_OVRD_PREG__CMN_PWRISO_CTRL_PREG_CMN_PWRISO_EN_PH2DLY_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PWRISO_OVRD_PREG__CMN_PWRISO_CTRL_PREG_CMN_PWRISO_EN_PH2DLY_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PWRISO_OVRD_PREG__CMN_PWRISO_CTRL_PREG_CMN_PWRISO_EN_PH1DLY_PREG_MASK (0x0000000FU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PWRISO_OVRD_PREG__CMN_PWRISO_CTRL_PREG_CMN_PWRISO_EN_PH1DLY_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PWRISO_OVRD_PREG__CMN_PWRISO_CTRL_PREG_CMN_PWRISO_EN_PH1DLY_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PWRISO_OVRD_PREG__CMN_PWRISO_CTRL_PREG_CMN_PWRISO_EN_PH1DLY_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PWRISO_OVRD_PREG__CMN_PWRISO_CTRL_PREG_RESETVAL (0x00000013U)

/* CMN_SSM_BIAS_TMR_PREG__CMN_SSM_BANDGAP_TMR_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_SSM_BIAS_TMR_PREG__CMN_SSM_BANDGAP_TMR_PREG_CMN_SSM_BIAS_TMR_VAL_PREG_MASK (0x0FFF0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_SSM_BIAS_TMR_PREG__CMN_SSM_BANDGAP_TMR_PREG_CMN_SSM_BIAS_TMR_VAL_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_SSM_BIAS_TMR_PREG__CMN_SSM_BANDGAP_TMR_PREG_CMN_SSM_BIAS_TMR_VAL_PREG_RESETVAL (0x0000005EU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_SSM_BIAS_TMR_PREG__CMN_SSM_BANDGAP_TMR_PREG_CMN_SSM_BIAS_TMR_VAL_PREG_MAX (0x00000FFFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_SSM_BIAS_TMR_PREG__CMN_SSM_BANDGAP_TMR_PREG_CMN_SSM_BANDGAP_TMR_VAL_PREG_MASK (0x00000FFFU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_SSM_BIAS_TMR_PREG__CMN_SSM_BANDGAP_TMR_PREG_CMN_SSM_BANDGAP_TMR_VAL_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_SSM_BIAS_TMR_PREG__CMN_SSM_BANDGAP_TMR_PREG_CMN_SSM_BANDGAP_TMR_VAL_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_SSM_BIAS_TMR_PREG__CMN_SSM_BANDGAP_TMR_PREG_CMN_SSM_BANDGAP_TMR_VAL_PREG_MAX (0x00000FFFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_SSM_BIAS_TMR_PREG__CMN_SSM_BANDGAP_TMR_PREG_RESETVAL (0x005E0001U)

/* CMN_SSM_STATE_PREG__CMN_SSM_DIAG_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_SSM_STATE_PREG__CMN_SSM_DIAG_PREG_CMN_SSM_STATE_MASK (0x01FF0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_SSM_STATE_PREG__CMN_SSM_DIAG_PREG_CMN_SSM_STATE_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_SSM_STATE_PREG__CMN_SSM_DIAG_PREG_CMN_SSM_STATE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_SSM_STATE_PREG__CMN_SSM_DIAG_PREG_CMN_SSM_STATE_MAX (0x000001FFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_SSM_STATE_PREG__CMN_SSM_DIAG_PREG_CMN_SSM_DIAG_SKIP_AUTO_RECAL_PREG_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_SSM_STATE_PREG__CMN_SSM_DIAG_PREG_CMN_SSM_DIAG_SKIP_AUTO_RECAL_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_SSM_STATE_PREG__CMN_SSM_DIAG_PREG_CMN_SSM_DIAG_SKIP_AUTO_RECAL_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_SSM_STATE_PREG__CMN_SSM_DIAG_PREG_CMN_SSM_DIAG_SKIP_AUTO_RECAL_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_SSM_STATE_PREG__CMN_SSM_DIAG_PREG_CMN_SSM_DIAG_SKIP_POST_BGEN_RECAL_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_SSM_STATE_PREG__CMN_SSM_DIAG_PREG_CMN_SSM_DIAG_SKIP_POST_BGEN_RECAL_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_SSM_STATE_PREG__CMN_SSM_DIAG_PREG_CMN_SSM_DIAG_SKIP_POST_BGEN_RECAL_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_SSM_STATE_PREG__CMN_SSM_DIAG_PREG_CMN_SSM_DIAG_SKIP_POST_BGEN_RECAL_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_SSM_STATE_PREG__CMN_SSM_DIAG_PREG_RESETVAL (0x00000101U)

/* CMN_SMCSM_STATE_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_SMCSM_STATE_PREG_CMN_SMCSM_STATE_MASK (0x00000003U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_SMCSM_STATE_PREG_CMN_SMCSM_STATE_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_SMCSM_STATE_PREG_CMN_SMCSM_STATE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_SMCSM_STATE_PREG_CMN_SMCSM_STATE_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_SMCSM_STATE_PREG_RESETVAL          (0x00000000U)

/* CMN_PLLLC_STATUS_B_PREG__CMN_PLLLC_STATUS_A_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_STATUS_B_PREG__CMN_PLLLC_STATUS_A_PREG_CMN_PLLLC_STATUS_B_SSTWOPT_CODE_MASK (0x03FF0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_STATUS_B_PREG__CMN_PLLLC_STATUS_A_PREG_CMN_PLLLC_STATUS_B_SSTWOPT_CODE_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_STATUS_B_PREG__CMN_PLLLC_STATUS_A_PREG_CMN_PLLLC_STATUS_B_SSTWOPT_CODE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_STATUS_B_PREG__CMN_PLLLC_STATUS_A_PREG_CMN_PLLLC_STATUS_B_SSTWOPT_CODE_MAX (0x000003FFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_STATUS_B_PREG__CMN_PLLLC_STATUS_A_PREG_CMN_PLLLC_STATUS_A_DSMCORR_CODE_MASK (0x00007F00U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_STATUS_B_PREG__CMN_PLLLC_STATUS_A_PREG_CMN_PLLLC_STATUS_A_DSMCORR_CODE_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_STATUS_B_PREG__CMN_PLLLC_STATUS_A_PREG_CMN_PLLLC_STATUS_A_DSMCORR_CODE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_STATUS_B_PREG__CMN_PLLLC_STATUS_A_PREG_CMN_PLLLC_STATUS_A_DSMCORR_CODE_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_STATUS_B_PREG__CMN_PLLLC_STATUS_A_PREG_CMN_PLLLC_STATUS_A_LOCKED_MASK (0x00000080U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_STATUS_B_PREG__CMN_PLLLC_STATUS_A_PREG_CMN_PLLLC_STATUS_A_LOCKED_SHIFT (0x00000007U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_STATUS_B_PREG__CMN_PLLLC_STATUS_A_PREG_CMN_PLLLC_STATUS_A_LOCKED_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_STATUS_B_PREG__CMN_PLLLC_STATUS_A_PREG_CMN_PLLLC_STATUS_A_LOCKED_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_STATUS_B_PREG__CMN_PLLLC_STATUS_A_PREG_CMN_PLLLC_STATUS_A_DCOCAL_DONE_MASK (0x00000040U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_STATUS_B_PREG__CMN_PLLLC_STATUS_A_PREG_CMN_PLLLC_STATUS_A_DCOCAL_DONE_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_STATUS_B_PREG__CMN_PLLLC_STATUS_A_PREG_CMN_PLLLC_STATUS_A_DCOCAL_DONE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_STATUS_B_PREG__CMN_PLLLC_STATUS_A_PREG_CMN_PLLLC_STATUS_A_DCOCAL_DONE_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_STATUS_B_PREG__CMN_PLLLC_STATUS_A_PREG_CMN_PLLLC_STATUS_A_DCOCAL_CODE_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_STATUS_B_PREG__CMN_PLLLC_STATUS_A_PREG_CMN_PLLLC_STATUS_A_DCOCAL_CODE_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_STATUS_B_PREG__CMN_PLLLC_STATUS_A_PREG_CMN_PLLLC_STATUS_A_DCOCAL_CODE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_STATUS_B_PREG__CMN_PLLLC_STATUS_A_PREG_CMN_PLLLC_STATUS_A_DCOCAL_CODE_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_STATUS_B_PREG__CMN_PLLLC_STATUS_A_PREG_RESETVAL (0x00000000U)

/* CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_FBDIVINT_PREG_MASK (0x03FF0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_FBDIVINT_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_FBDIVINT_PREG_RESETVAL (0x00000032U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_FBDIVINT_PREG_MAX (0x000003FFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_LOCKED_OVRD_EN_PREG_MASK (0x00002000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_LOCKED_OVRD_EN_PREG_SHIFT (0x0000000DU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_LOCKED_OVRD_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_LOCKED_OVRD_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_LOCKED_OVRD_PREG_MASK (0x00001000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_LOCKED_OVRD_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_LOCKED_OVRD_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_LOCKED_OVRD_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_PLL_REG_ISO_OVRD_EN_PREG_MASK (0x00000200U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_PLL_REG_ISO_OVRD_EN_PREG_SHIFT (0x00000009U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_PLL_REG_ISO_OVRD_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_PLL_REG_ISO_OVRD_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_PLL_REG_ISO_OVRD_PREG_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_PLL_REG_ISO_OVRD_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_PLL_REG_ISO_OVRD_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_PLL_REG_ISO_OVRD_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_LOCK_HOLD_OVRD_EN_PREG_MASK (0x00000080U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_LOCK_HOLD_OVRD_EN_PREG_SHIFT (0x00000007U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_LOCK_HOLD_OVRD_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_LOCK_HOLD_OVRD_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_LOCK_HOLD_OVRD_PREG_MASK (0x00000040U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_LOCK_HOLD_OVRD_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_LOCK_HOLD_OVRD_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_LOCK_HOLD_OVRD_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_PLL_EN_OVRD_EN_PREG_MASK (0x00000020U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_PLL_EN_OVRD_EN_PREG_SHIFT (0x00000005U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_PLL_EN_OVRD_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_PLL_EN_OVRD_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_PLL_EN_OVRD_PREG_MASK (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_PLL_EN_OVRD_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_PLL_EN_OVRD_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_PLL_EN_OVRD_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_PLL_RESET_N_OVRD_EN_PREG_MASK (0x00000008U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_PLL_RESET_N_OVRD_EN_PREG_SHIFT (0x00000003U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_PLL_RESET_N_OVRD_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_PLL_RESET_N_OVRD_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_PLL_RESET_N_OVRD_PREG_MASK (0x00000004U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_PLL_RESET_N_OVRD_PREG_SHIFT (0x00000002U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_PLL_RESET_N_OVRD_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_PLL_RESET_N_OVRD_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_PFDCLK1_SEL_PREG_MASK (0x00000002U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_PFDCLK1_SEL_PREG_SHIFT (0x00000001U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_PFDCLK1_SEL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_CMN_PLLLC_PFDCLK1_SEL_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_FBDIV_INT_PREG__CMN_PLLLC_GEN_PREG_RESETVAL (0x00320000U)

/* CMN_PLLLC_DCOCAL_CTRL_PREG__CMN_PLLLC_FBDIV_FRAC_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCOCAL_CTRL_PREG__CMN_PLLLC_FBDIV_FRAC_PREG_CMN_PLLLC_DCOCAL_START_OVRD_EN_PREG_MASK (0x02000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCOCAL_CTRL_PREG__CMN_PLLLC_FBDIV_FRAC_PREG_CMN_PLLLC_DCOCAL_START_OVRD_EN_PREG_SHIFT (0x00000019U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCOCAL_CTRL_PREG__CMN_PLLLC_FBDIV_FRAC_PREG_CMN_PLLLC_DCOCAL_START_OVRD_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCOCAL_CTRL_PREG__CMN_PLLLC_FBDIV_FRAC_PREG_CMN_PLLLC_DCOCAL_START_OVRD_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCOCAL_CTRL_PREG__CMN_PLLLC_FBDIV_FRAC_PREG_CMN_PLLLC_DCOCAL_START_OVRD_PREG_MASK (0x01000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCOCAL_CTRL_PREG__CMN_PLLLC_FBDIV_FRAC_PREG_CMN_PLLLC_DCOCAL_START_OVRD_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCOCAL_CTRL_PREG__CMN_PLLLC_FBDIV_FRAC_PREG_CMN_PLLLC_DCOCAL_START_OVRD_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCOCAL_CTRL_PREG__CMN_PLLLC_FBDIV_FRAC_PREG_CMN_PLLLC_DCOCAL_START_OVRD_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCOCAL_CTRL_PREG__CMN_PLLLC_FBDIV_FRAC_PREG_CMN_PLLLC_DCOCAL_STARTVAL_PREG_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCOCAL_CTRL_PREG__CMN_PLLLC_FBDIV_FRAC_PREG_CMN_PLLLC_DCOCAL_STARTVAL_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCOCAL_CTRL_PREG__CMN_PLLLC_FBDIV_FRAC_PREG_CMN_PLLLC_DCOCAL_STARTVAL_PREG_RESETVAL (0x00000012U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCOCAL_CTRL_PREG__CMN_PLLLC_FBDIV_FRAC_PREG_CMN_PLLLC_DCOCAL_STARTVAL_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCOCAL_CTRL_PREG__CMN_PLLLC_FBDIV_FRAC_PREG_CMN_PLLLC_FBDIVFRAC_PREG_MASK (0x0000FFFFU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCOCAL_CTRL_PREG__CMN_PLLLC_FBDIV_FRAC_PREG_CMN_PLLLC_FBDIVFRAC_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCOCAL_CTRL_PREG__CMN_PLLLC_FBDIV_FRAC_PREG_CMN_PLLLC_FBDIVFRAC_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCOCAL_CTRL_PREG__CMN_PLLLC_FBDIV_FRAC_PREG_CMN_PLLLC_FBDIVFRAC_PREG_MAX (0x0000FFFFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCOCAL_CTRL_PREG__CMN_PLLLC_FBDIV_FRAC_PREG_RESETVAL (0x00120000U)

/* CMN_PLLLC_ITERTMR_PREG__CMN_PLLLC_INIT_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_ITERTMR_PREG__CMN_PLLLC_INIT_PREG_CMN_PLLLC_DCOCAL_ITERTMR_PREG_MASK (0x0FFF0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_ITERTMR_PREG__CMN_PLLLC_INIT_PREG_CMN_PLLLC_DCOCAL_ITERTMR_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_ITERTMR_PREG__CMN_PLLLC_INIT_PREG_CMN_PLLLC_DCOCAL_ITERTMR_PREG_RESETVAL (0x0000006EU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_ITERTMR_PREG__CMN_PLLLC_INIT_PREG_CMN_PLLLC_DCOCAL_ITERTMR_PREG_MAX (0x00000FFFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_ITERTMR_PREG__CMN_PLLLC_INIT_PREG_CMN_PLLLC_DCOCAL_INITSTEP_PREG_MASK (0x00007000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_ITERTMR_PREG__CMN_PLLLC_INIT_PREG_CMN_PLLLC_DCOCAL_INITSTEP_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_ITERTMR_PREG__CMN_PLLLC_INIT_PREG_CMN_PLLLC_DCOCAL_INITSTEP_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_ITERTMR_PREG__CMN_PLLLC_INIT_PREG_CMN_PLLLC_DCOCAL_INITSTEP_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_ITERTMR_PREG__CMN_PLLLC_INIT_PREG_CMN_PLLLC_DCOCAL_INITTMR_PREG_MASK (0x00000FFFU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_ITERTMR_PREG__CMN_PLLLC_INIT_PREG_CMN_PLLLC_DCOCAL_INITTMR_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_ITERTMR_PREG__CMN_PLLLC_INIT_PREG_CMN_PLLLC_DCOCAL_INITTMR_PREG_RESETVAL (0x0000005AU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_ITERTMR_PREG__CMN_PLLLC_INIT_PREG_CMN_PLLLC_DCOCAL_INITTMR_PREG_MAX (0x00000FFFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_ITERTMR_PREG__CMN_PLLLC_INIT_PREG_RESETVAL (0x006E305AU)

/* CMN_PLLLC_LF_COEFF_MODE1_PREG__CMN_PLLLC_MODE_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LF_COEFF_MODE1_PREG__CMN_PLLLC_MODE_PREG_CMN_PLLLC_LF_PROPCOEFF_MODE1_PREG_MASK (0x70000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LF_COEFF_MODE1_PREG__CMN_PLLLC_MODE_PREG_CMN_PLLLC_LF_PROPCOEFF_MODE1_PREG_SHIFT (0x0000001CU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LF_COEFF_MODE1_PREG__CMN_PLLLC_MODE_PREG_CMN_PLLLC_LF_PROPCOEFF_MODE1_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LF_COEFF_MODE1_PREG__CMN_PLLLC_MODE_PREG_CMN_PLLLC_LF_PROPCOEFF_MODE1_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LF_COEFF_MODE1_PREG__CMN_PLLLC_MODE_PREG_CMN_PLLLC_LF_PROPFRAC_MODE1_PREG_MASK (0x01F00000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LF_COEFF_MODE1_PREG__CMN_PLLLC_MODE_PREG_CMN_PLLLC_LF_PROPFRAC_MODE1_PREG_SHIFT (0x00000014U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LF_COEFF_MODE1_PREG__CMN_PLLLC_MODE_PREG_CMN_PLLLC_LF_PROPFRAC_MODE1_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LF_COEFF_MODE1_PREG__CMN_PLLLC_MODE_PREG_CMN_PLLLC_LF_PROPFRAC_MODE1_PREG_MAX (0x0000001FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LF_COEFF_MODE1_PREG__CMN_PLLLC_MODE_PREG_CMN_PLLLC_LF_INTCOEFF_MODE1_PREG_MASK (0x000F0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LF_COEFF_MODE1_PREG__CMN_PLLLC_MODE_PREG_CMN_PLLLC_LF_INTCOEFF_MODE1_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LF_COEFF_MODE1_PREG__CMN_PLLLC_MODE_PREG_CMN_PLLLC_LF_INTCOEFF_MODE1_PREG_RESETVAL (0x00000005U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LF_COEFF_MODE1_PREG__CMN_PLLLC_MODE_PREG_CMN_PLLLC_LF_INTCOEFF_MODE1_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LF_COEFF_MODE1_PREG__CMN_PLLLC_MODE_PREG_CMN_PLLLC_INTMODE_PREG_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LF_COEFF_MODE1_PREG__CMN_PLLLC_MODE_PREG_CMN_PLLLC_INTMODE_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LF_COEFF_MODE1_PREG__CMN_PLLLC_MODE_PREG_CMN_PLLLC_INTMODE_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LF_COEFF_MODE1_PREG__CMN_PLLLC_MODE_PREG_CMN_PLLLC_INTMODE_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LF_COEFF_MODE1_PREG__CMN_PLLLC_MODE_PREG_CMN_PLLLC_TDCMODE_PREG_MASK (0x0000000FU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LF_COEFF_MODE1_PREG__CMN_PLLLC_MODE_PREG_CMN_PLLLC_TDCMODE_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LF_COEFF_MODE1_PREG__CMN_PLLLC_MODE_PREG_CMN_PLLLC_TDCMODE_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LF_COEFF_MODE1_PREG__CMN_PLLLC_MODE_PREG_CMN_PLLLC_TDCMODE_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LF_COEFF_MODE1_PREG__CMN_PLLLC_MODE_PREG_RESETVAL (0x20050100U)

/* CMN_PLLLC_LOCK_CNTSTART_PREG__CMN_PLLLC_LF_COEFF_MODE0_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LOCK_CNTSTART_PREG__CMN_PLLLC_LF_COEFF_MODE0_PREG_CMN_PLLLC_LOCK_CNTSTART_PREG_MASK (0x0FFF0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LOCK_CNTSTART_PREG__CMN_PLLLC_LF_COEFF_MODE0_PREG_CMN_PLLLC_LOCK_CNTSTART_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LOCK_CNTSTART_PREG__CMN_PLLLC_LF_COEFF_MODE0_PREG_CMN_PLLLC_LOCK_CNTSTART_PREG_RESETVAL (0x000003E8U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LOCK_CNTSTART_PREG__CMN_PLLLC_LF_COEFF_MODE0_PREG_CMN_PLLLC_LOCK_CNTSTART_PREG_MAX (0x00000FFFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LOCK_CNTSTART_PREG__CMN_PLLLC_LF_COEFF_MODE0_PREG_CMN_PLLLC_LF_PROPCOEFF_MODE0_PREG_MASK (0x00007000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LOCK_CNTSTART_PREG__CMN_PLLLC_LF_COEFF_MODE0_PREG_CMN_PLLLC_LF_PROPCOEFF_MODE0_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LOCK_CNTSTART_PREG__CMN_PLLLC_LF_COEFF_MODE0_PREG_CMN_PLLLC_LF_PROPCOEFF_MODE0_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LOCK_CNTSTART_PREG__CMN_PLLLC_LF_COEFF_MODE0_PREG_CMN_PLLLC_LF_PROPCOEFF_MODE0_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LOCK_CNTSTART_PREG__CMN_PLLLC_LF_COEFF_MODE0_PREG_CMN_PLLLC_LF_PROPFRAC_MODE0_PREG_MASK (0x000001F0U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LOCK_CNTSTART_PREG__CMN_PLLLC_LF_COEFF_MODE0_PREG_CMN_PLLLC_LF_PROPFRAC_MODE0_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LOCK_CNTSTART_PREG__CMN_PLLLC_LF_COEFF_MODE0_PREG_CMN_PLLLC_LF_PROPFRAC_MODE0_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LOCK_CNTSTART_PREG__CMN_PLLLC_LF_COEFF_MODE0_PREG_CMN_PLLLC_LF_PROPFRAC_MODE0_PREG_MAX (0x0000001FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LOCK_CNTSTART_PREG__CMN_PLLLC_LF_COEFF_MODE0_PREG_CMN_PLLLC_LF_INTCOEFF_MODE0_PREG_MASK (0x0000000FU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LOCK_CNTSTART_PREG__CMN_PLLLC_LF_COEFF_MODE0_PREG_CMN_PLLLC_LF_INTCOEFF_MODE0_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LOCK_CNTSTART_PREG__CMN_PLLLC_LF_COEFF_MODE0_PREG_CMN_PLLLC_LF_INTCOEFF_MODE0_PREG_RESETVAL (0x00000006U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LOCK_CNTSTART_PREG__CMN_PLLLC_LF_COEFF_MODE0_PREG_CMN_PLLLC_LF_INTCOEFF_MODE0_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LOCK_CNTSTART_PREG__CMN_PLLLC_LF_COEFF_MODE0_PREG_RESETVAL (0x03E83006U)

/* CMN_PLLLC_CLK1_PREG__CMN_PLLLC_LOCK_CNTTHRESH_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_CLK1_PREG__CMN_PLLLC_LOCK_CNTTHRESH_PREG_CMN_PLLLC_CLK1_EN_PREG_MASK (0x10000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_CLK1_PREG__CMN_PLLLC_LOCK_CNTTHRESH_PREG_CMN_PLLLC_CLK1_EN_PREG_SHIFT (0x0000001CU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_CLK1_PREG__CMN_PLLLC_LOCK_CNTTHRESH_PREG_CMN_PLLLC_CLK1_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_CLK1_PREG__CMN_PLLLC_LOCK_CNTTHRESH_PREG_CMN_PLLLC_CLK1_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_CLK1_PREG__CMN_PLLLC_LOCK_CNTTHRESH_PREG_CMN_PLLLC_CLK1OUTDIV_PREG_MASK (0x007F0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_CLK1_PREG__CMN_PLLLC_LOCK_CNTTHRESH_PREG_CMN_PLLLC_CLK1OUTDIV_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_CLK1_PREG__CMN_PLLLC_LOCK_CNTTHRESH_PREG_CMN_PLLLC_CLK1OUTDIV_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_CLK1_PREG__CMN_PLLLC_LOCK_CNTTHRESH_PREG_CMN_PLLLC_CLK1OUTDIV_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_CLK1_PREG__CMN_PLLLC_LOCK_CNTTHRESH_PREG_CMN_PLLLC_LOCK_CNTTHRESH_PREG_MASK (0x00000FFFU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_CLK1_PREG__CMN_PLLLC_LOCK_CNTTHRESH_PREG_CMN_PLLLC_LOCK_CNTTHRESH_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_CLK1_PREG__CMN_PLLLC_LOCK_CNTTHRESH_PREG_CMN_PLLLC_LOCK_CNTTHRESH_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_CLK1_PREG__CMN_PLLLC_LOCK_CNTTHRESH_PREG_CMN_PLLLC_LOCK_CNTTHRESH_PREG_MAX (0x00000FFFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_CLK1_PREG__CMN_PLLLC_LOCK_CNTTHRESH_PREG_RESETVAL (0x00000001U)

/* CMN_PLLLC_BWCAL_MODE1_PREG__CMN_PLLLC_CLK0_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_BWCAL_MODE1_PREG__CMN_PLLLC_CLK0_PREG_CMN_PLLLC_BWCAL_EN_MODE1_PREG_MASK (0x80000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_BWCAL_MODE1_PREG__CMN_PLLLC_CLK0_PREG_CMN_PLLLC_BWCAL_EN_MODE1_PREG_SHIFT (0x0000001FU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_BWCAL_MODE1_PREG__CMN_PLLLC_CLK0_PREG_CMN_PLLLC_BWCAL_EN_MODE1_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_BWCAL_MODE1_PREG__CMN_PLLLC_CLK0_PREG_CMN_PLLLC_BWCAL_EN_MODE1_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_BWCAL_MODE1_PREG__CMN_PLLLC_CLK0_PREG_CMN_PLLLC_BWCAL_THRESH_MODE1_PREG_MASK (0x0F000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_BWCAL_MODE1_PREG__CMN_PLLLC_CLK0_PREG_CMN_PLLLC_BWCAL_THRESH_MODE1_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_BWCAL_MODE1_PREG__CMN_PLLLC_CLK0_PREG_CMN_PLLLC_BWCAL_THRESH_MODE1_PREG_RESETVAL (0x00000007U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_BWCAL_MODE1_PREG__CMN_PLLLC_CLK0_PREG_CMN_PLLLC_BWCAL_THRESH_MODE1_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_BWCAL_MODE1_PREG__CMN_PLLLC_CLK0_PREG_CMN_PLLLC_BWCAL_TMR_MODE1_PREG_MASK (0x001F0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_BWCAL_MODE1_PREG__CMN_PLLLC_CLK0_PREG_CMN_PLLLC_BWCAL_TMR_MODE1_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_BWCAL_MODE1_PREG__CMN_PLLLC_CLK0_PREG_CMN_PLLLC_BWCAL_TMR_MODE1_PREG_RESETVAL (0x00000006U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_BWCAL_MODE1_PREG__CMN_PLLLC_CLK0_PREG_CMN_PLLLC_BWCAL_TMR_MODE1_PREG_MAX (0x0000001FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_BWCAL_MODE1_PREG__CMN_PLLLC_CLK0_PREG_CMN_PLLLC_CLK0_EN_PREG_MASK (0x00001000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_BWCAL_MODE1_PREG__CMN_PLLLC_CLK0_PREG_CMN_PLLLC_CLK0_EN_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_BWCAL_MODE1_PREG__CMN_PLLLC_CLK0_PREG_CMN_PLLLC_CLK0_EN_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_BWCAL_MODE1_PREG__CMN_PLLLC_CLK0_PREG_CMN_PLLLC_CLK0_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_BWCAL_MODE1_PREG__CMN_PLLLC_CLK0_PREG_CMN_PLLLC_CLK0OUTDIV_PREG_MASK (0x0000007FU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_BWCAL_MODE1_PREG__CMN_PLLLC_CLK0_PREG_CMN_PLLLC_CLK0OUTDIV_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_BWCAL_MODE1_PREG__CMN_PLLLC_CLK0_PREG_CMN_PLLLC_CLK0OUTDIV_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_BWCAL_MODE1_PREG__CMN_PLLLC_CLK0_PREG_CMN_PLLLC_CLK0OUTDIV_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_BWCAL_MODE1_PREG__CMN_PLLLC_CLK0_PREG_RESETVAL (0x87061001U)

/* CMN_PLLLC_DSMCORR_PREG__CMN_PLLLC_BWCAL_MODE0_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_PREG__CMN_PLLLC_BWCAL_MODE0_PREG_CMN_PLLLC_DSMCORR_EN_PREG_MASK (0x04000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_PREG__CMN_PLLLC_BWCAL_MODE0_PREG_CMN_PLLLC_DSMCORR_EN_PREG_SHIFT (0x0000001AU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_PREG__CMN_PLLLC_BWCAL_MODE0_PREG_CMN_PLLLC_DSMCORR_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_PREG__CMN_PLLLC_BWCAL_MODE0_PREG_CMN_PLLLC_DSMCORR_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_PREG__CMN_PLLLC_BWCAL_MODE0_PREG_CMN_PLLLC_DSMCORR_STARTVAL_PREG_MASK (0x03F80000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_PREG__CMN_PLLLC_BWCAL_MODE0_PREG_CMN_PLLLC_DSMCORR_STARTVAL_PREG_SHIFT (0x00000013U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_PREG__CMN_PLLLC_BWCAL_MODE0_PREG_CMN_PLLLC_DSMCORR_STARTVAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_PREG__CMN_PLLLC_BWCAL_MODE0_PREG_CMN_PLLLC_DSMCORR_STARTVAL_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_PREG__CMN_PLLLC_BWCAL_MODE0_PREG_CMN_PLLLC_DSMCORR_GAIN_PREG_MASK (0x00070000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_PREG__CMN_PLLLC_BWCAL_MODE0_PREG_CMN_PLLLC_DSMCORR_GAIN_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_PREG__CMN_PLLLC_BWCAL_MODE0_PREG_CMN_PLLLC_DSMCORR_GAIN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_PREG__CMN_PLLLC_BWCAL_MODE0_PREG_CMN_PLLLC_DSMCORR_GAIN_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_PREG__CMN_PLLLC_BWCAL_MODE0_PREG_CMN_PLLLC_BWCAL_EN_MODE0_PREG_MASK (0x00008000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_PREG__CMN_PLLLC_BWCAL_MODE0_PREG_CMN_PLLLC_BWCAL_EN_MODE0_PREG_SHIFT (0x0000000FU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_PREG__CMN_PLLLC_BWCAL_MODE0_PREG_CMN_PLLLC_BWCAL_EN_MODE0_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_PREG__CMN_PLLLC_BWCAL_MODE0_PREG_CMN_PLLLC_BWCAL_EN_MODE0_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_PREG__CMN_PLLLC_BWCAL_MODE0_PREG_CMN_PLLLC_BWCAL_THRESH_MODE0_PREG_MASK (0x00000F00U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_PREG__CMN_PLLLC_BWCAL_MODE0_PREG_CMN_PLLLC_BWCAL_THRESH_MODE0_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_PREG__CMN_PLLLC_BWCAL_MODE0_PREG_CMN_PLLLC_BWCAL_THRESH_MODE0_PREG_RESETVAL (0x0000000AU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_PREG__CMN_PLLLC_BWCAL_MODE0_PREG_CMN_PLLLC_BWCAL_THRESH_MODE0_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_PREG__CMN_PLLLC_BWCAL_MODE0_PREG_CMN_PLLLC_BWCAL_TMR_MODE0_PREG_MASK (0x0000001FU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_PREG__CMN_PLLLC_BWCAL_MODE0_PREG_CMN_PLLLC_BWCAL_TMR_MODE0_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_PREG__CMN_PLLLC_BWCAL_MODE0_PREG_CMN_PLLLC_BWCAL_TMR_MODE0_PREG_RESETVAL (0x00000004U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_PREG__CMN_PLLLC_BWCAL_MODE0_PREG_CMN_PLLLC_BWCAL_TMR_MODE0_PREG_MAX (0x0000001FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_PREG__CMN_PLLLC_BWCAL_MODE0_PREG_RESETVAL (0x00008A04U)

/* CMN_PLLLC_SS_AMP_STEP_SIZE_PREG__CMN_PLLLC_SS_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_SS_AMP_STEP_SIZE_PREG__CMN_PLLLC_SS_PREG_CMN_PLLLC_SS_AMP_STEP_SIZE_PREG_MASK (0x0FFF0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_SS_AMP_STEP_SIZE_PREG__CMN_PLLLC_SS_PREG_CMN_PLLLC_SS_AMP_STEP_SIZE_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_SS_AMP_STEP_SIZE_PREG__CMN_PLLLC_SS_PREG_CMN_PLLLC_SS_AMP_STEP_SIZE_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_SS_AMP_STEP_SIZE_PREG__CMN_PLLLC_SS_PREG_CMN_PLLLC_SS_AMP_STEP_SIZE_PREG_MAX (0x00000FFFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_SS_AMP_STEP_SIZE_PREG__CMN_PLLLC_SS_PREG_CMN_PLLLC_SS_NUM_STEPS_PREG_MASK (0x00007F00U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_SS_AMP_STEP_SIZE_PREG__CMN_PLLLC_SS_PREG_CMN_PLLLC_SS_NUM_STEPS_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_SS_AMP_STEP_SIZE_PREG__CMN_PLLLC_SS_PREG_CMN_PLLLC_SS_NUM_STEPS_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_SS_AMP_STEP_SIZE_PREG__CMN_PLLLC_SS_PREG_CMN_PLLLC_SS_NUM_STEPS_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_SS_AMP_STEP_SIZE_PREG__CMN_PLLLC_SS_PREG_CMN_PLLLC_SS_ENABLE_PREG_MASK (0x00000080U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_SS_AMP_STEP_SIZE_PREG__CMN_PLLLC_SS_PREG_CMN_PLLLC_SS_ENABLE_PREG_SHIFT (0x00000007U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_SS_AMP_STEP_SIZE_PREG__CMN_PLLLC_SS_PREG_CMN_PLLLC_SS_ENABLE_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_SS_AMP_STEP_SIZE_PREG__CMN_PLLLC_SS_PREG_CMN_PLLLC_SS_ENABLE_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_SS_AMP_STEP_SIZE_PREG__CMN_PLLLC_SS_PREG_RESETVAL (0x00000000U)

/* CMN_PLLLC_LF_PROP_OVR_PREG__CMN_PLLLC_SSTWOPT_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LF_PROP_OVR_PREG__CMN_PLLLC_SSTWOPT_PREG_CMN_PLLLC_LF_PROP_OVREN_PREG_MASK (0x02000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LF_PROP_OVR_PREG__CMN_PLLLC_SSTWOPT_PREG_CMN_PLLLC_LF_PROP_OVREN_PREG_SHIFT (0x00000019U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LF_PROP_OVR_PREG__CMN_PLLLC_SSTWOPT_PREG_CMN_PLLLC_LF_PROP_OVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LF_PROP_OVR_PREG__CMN_PLLLC_SSTWOPT_PREG_CMN_PLLLC_LF_PROP_OVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LF_PROP_OVR_PREG__CMN_PLLLC_SSTWOPT_PREG_CMN_PLLLC_LF_PROP_OVRVAL_PREG_MASK (0x01FF0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LF_PROP_OVR_PREG__CMN_PLLLC_SSTWOPT_PREG_CMN_PLLLC_LF_PROP_OVRVAL_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LF_PROP_OVR_PREG__CMN_PLLLC_SSTWOPT_PREG_CMN_PLLLC_LF_PROP_OVRVAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LF_PROP_OVR_PREG__CMN_PLLLC_SSTWOPT_PREG_CMN_PLLLC_LF_PROP_OVRVAL_PREG_MAX (0x000001FFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LF_PROP_OVR_PREG__CMN_PLLLC_SSTWOPT_PREG_CMN_PLLLC_SSTWOPT_EN_PREG_MASK (0x00000400U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LF_PROP_OVR_PREG__CMN_PLLLC_SSTWOPT_PREG_CMN_PLLLC_SSTWOPT_EN_PREG_SHIFT (0x0000000AU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LF_PROP_OVR_PREG__CMN_PLLLC_SSTWOPT_PREG_CMN_PLLLC_SSTWOPT_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LF_PROP_OVR_PREG__CMN_PLLLC_SSTWOPT_PREG_CMN_PLLLC_SSTWOPT_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LF_PROP_OVR_PREG__CMN_PLLLC_SSTWOPT_PREG_CMN_PLLLC_SSTWOPT_STARTVAL_PREG_MASK (0x000003FFU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LF_PROP_OVR_PREG__CMN_PLLLC_SSTWOPT_PREG_CMN_PLLLC_SSTWOPT_STARTVAL_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LF_PROP_OVR_PREG__CMN_PLLLC_SSTWOPT_PREG_CMN_PLLLC_SSTWOPT_STARTVAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LF_PROP_OVR_PREG__CMN_PLLLC_SSTWOPT_PREG_CMN_PLLLC_SSTWOPT_STARTVAL_PREG_MAX (0x000003FFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LF_PROP_OVR_PREG__CMN_PLLLC_SSTWOPT_PREG_RESETVAL (0x00000000U)

/* CMN_PLLLC_DSMCORR_OVR_PREG__CMN_PLLLC_LF_INT_OVR_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_OVR_PREG__CMN_PLLLC_LF_INT_OVR_PREG_CMN_PLLLC_DSMCORR_OVREN_PREG_MASK (0x00800000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_OVR_PREG__CMN_PLLLC_LF_INT_OVR_PREG_CMN_PLLLC_DSMCORR_OVREN_PREG_SHIFT (0x00000017U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_OVR_PREG__CMN_PLLLC_LF_INT_OVR_PREG_CMN_PLLLC_DSMCORR_OVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_OVR_PREG__CMN_PLLLC_LF_INT_OVR_PREG_CMN_PLLLC_DSMCORR_OVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_OVR_PREG__CMN_PLLLC_LF_INT_OVR_PREG_CMN_PLLLC_DSMCORR_OVRVAL_PREG_MASK (0x007F0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_OVR_PREG__CMN_PLLLC_LF_INT_OVR_PREG_CMN_PLLLC_DSMCORR_OVRVAL_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_OVR_PREG__CMN_PLLLC_LF_INT_OVR_PREG_CMN_PLLLC_DSMCORR_OVRVAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_OVR_PREG__CMN_PLLLC_LF_INT_OVR_PREG_CMN_PLLLC_DSMCORR_OVRVAL_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_OVR_PREG__CMN_PLLLC_LF_INT_OVR_PREG_CMN_PLLLC_LF_INT_OVREN_PREG_MASK (0x00002000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_OVR_PREG__CMN_PLLLC_LF_INT_OVR_PREG_CMN_PLLLC_LF_INT_OVREN_PREG_SHIFT (0x0000000DU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_OVR_PREG__CMN_PLLLC_LF_INT_OVR_PREG_CMN_PLLLC_LF_INT_OVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_OVR_PREG__CMN_PLLLC_LF_INT_OVR_PREG_CMN_PLLLC_LF_INT_OVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_OVR_PREG__CMN_PLLLC_LF_INT_OVR_PREG_CMN_PLLLC_LF_INT_OVRVAL_PREG_MASK (0x00001FFFU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_OVR_PREG__CMN_PLLLC_LF_INT_OVR_PREG_CMN_PLLLC_LF_INT_OVRVAL_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_OVR_PREG__CMN_PLLLC_LF_INT_OVR_PREG_CMN_PLLLC_LF_INT_OVRVAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_OVR_PREG__CMN_PLLLC_LF_INT_OVR_PREG_CMN_PLLLC_LF_INT_OVRVAL_PREG_MAX (0x00001FFFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DSMCORR_OVR_PREG__CMN_PLLLC_LF_INT_OVR_PREG_RESETVAL (0x00000000U)

/* CMN_PLLLC_DCO_PREG__CMN_PLLLC_SSTWOPT_OVR_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCO_PREG__CMN_PLLLC_SSTWOPT_OVR_PREG_CMN_PLLLC_DCOCAL_OVREN_PREG_MASK (0x40000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCO_PREG__CMN_PLLLC_SSTWOPT_OVR_PREG_CMN_PLLLC_DCOCAL_OVREN_PREG_SHIFT (0x0000001EU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCO_PREG__CMN_PLLLC_SSTWOPT_OVR_PREG_CMN_PLLLC_DCOCAL_OVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCO_PREG__CMN_PLLLC_SSTWOPT_OVR_PREG_CMN_PLLLC_DCOCAL_OVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCO_PREG__CMN_PLLLC_SSTWOPT_OVR_PREG_CMN_PLLLC_DCOCAL_OVRVAL_PREG_MASK (0x3F000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCO_PREG__CMN_PLLLC_SSTWOPT_OVR_PREG_CMN_PLLLC_DCOCAL_OVRVAL_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCO_PREG__CMN_PLLLC_SSTWOPT_OVR_PREG_CMN_PLLLC_DCOCAL_OVRVAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCO_PREG__CMN_PLLLC_SSTWOPT_OVR_PREG_CMN_PLLLC_DCOCAL_OVRVAL_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCO_PREG__CMN_PLLLC_SSTWOPT_OVR_PREG_CMN_PLLLC_DCO_ITRIM_PREG_MASK (0x00380000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCO_PREG__CMN_PLLLC_SSTWOPT_OVR_PREG_CMN_PLLLC_DCO_ITRIM_PREG_SHIFT (0x00000013U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCO_PREG__CMN_PLLLC_SSTWOPT_OVR_PREG_CMN_PLLLC_DCO_ITRIM_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCO_PREG__CMN_PLLLC_SSTWOPT_OVR_PREG_CMN_PLLLC_DCO_ITRIM_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCO_PREG__CMN_PLLLC_SSTWOPT_OVR_PREG_CMN_PLLLC_ROFFSET_PREG_MASK (0x00070000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCO_PREG__CMN_PLLLC_SSTWOPT_OVR_PREG_CMN_PLLLC_ROFFSET_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCO_PREG__CMN_PLLLC_SSTWOPT_OVR_PREG_CMN_PLLLC_ROFFSET_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCO_PREG__CMN_PLLLC_SSTWOPT_OVR_PREG_CMN_PLLLC_ROFFSET_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCO_PREG__CMN_PLLLC_SSTWOPT_OVR_PREG_CMN_PLLLC_SSTWOPT_OVREN_PREG_MASK (0x00000400U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCO_PREG__CMN_PLLLC_SSTWOPT_OVR_PREG_CMN_PLLLC_SSTWOPT_OVREN_PREG_SHIFT (0x0000000AU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCO_PREG__CMN_PLLLC_SSTWOPT_OVR_PREG_CMN_PLLLC_SSTWOPT_OVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCO_PREG__CMN_PLLLC_SSTWOPT_OVR_PREG_CMN_PLLLC_SSTWOPT_OVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCO_PREG__CMN_PLLLC_SSTWOPT_OVR_PREG_CMN_PLLLC_SSTWOPT_OVRVAL_PREG_MASK (0x000003FFU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCO_PREG__CMN_PLLLC_SSTWOPT_OVR_PREG_CMN_PLLLC_SSTWOPT_OVRVAL_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCO_PREG__CMN_PLLLC_SSTWOPT_OVR_PREG_CMN_PLLLC_SSTWOPT_OVRVAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCO_PREG__CMN_PLLLC_SSTWOPT_OVR_PREG_CMN_PLLLC_SSTWOPT_OVRVAL_PREG_MAX (0x000003FFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_DCO_PREG__CMN_PLLLC_SSTWOPT_OVR_PREG_RESETVAL (0x001B0000U)

/* CMN_PLLLCSM_STATUS_PREG__CMN_PLLLC_AVDD_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_STATUS_PREG__CMN_PLLLC_AVDD_PREG_CMN_PLLLCSM_STATE_MASK (0x3FFF0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_STATUS_PREG__CMN_PLLLC_AVDD_PREG_CMN_PLLLCSM_STATE_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_STATUS_PREG__CMN_PLLLC_AVDD_PREG_CMN_PLLLCSM_STATE_RESETVAL (0x00000B00U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_STATUS_PREG__CMN_PLLLC_AVDD_PREG_CMN_PLLLCSM_STATE_MAX (0x00003FFFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_STATUS_PREG__CMN_PLLLC_AVDD_PREG_CMN_PLLLC_LFAVDDREG_VTRIM_PREG_MASK (0x00000E00U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_STATUS_PREG__CMN_PLLLC_AVDD_PREG_CMN_PLLLC_LFAVDDREG_VTRIM_PREG_SHIFT (0x00000009U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_STATUS_PREG__CMN_PLLLC_AVDD_PREG_CMN_PLLLC_LFAVDDREG_VTRIM_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_STATUS_PREG__CMN_PLLLC_AVDD_PREG_CMN_PLLLC_LFAVDDREG_VTRIM_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_STATUS_PREG__CMN_PLLLC_AVDD_PREG_CMN_PLLLC_HFAVDDREG_VTRIM_PREG_MASK (0x000001C0U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_STATUS_PREG__CMN_PLLLC_AVDD_PREG_CMN_PLLLC_HFAVDDREG_VTRIM_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_STATUS_PREG__CMN_PLLLC_AVDD_PREG_CMN_PLLLC_HFAVDDREG_VTRIM_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_STATUS_PREG__CMN_PLLLC_AVDD_PREG_CMN_PLLLC_HFAVDDREG_VTRIM_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_STATUS_PREG__CMN_PLLLC_AVDD_PREG_CMN_PLLLC_CLK1AVDDREG_VTRIM_PREG_MASK (0x00000038U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_STATUS_PREG__CMN_PLLLC_AVDD_PREG_CMN_PLLLC_CLK1AVDDREG_VTRIM_PREG_SHIFT (0x00000003U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_STATUS_PREG__CMN_PLLLC_AVDD_PREG_CMN_PLLLC_CLK1AVDDREG_VTRIM_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_STATUS_PREG__CMN_PLLLC_AVDD_PREG_CMN_PLLLC_CLK1AVDDREG_VTRIM_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_STATUS_PREG__CMN_PLLLC_AVDD_PREG_CMN_PLLLC_CLK0AVDDREG_VTRIM_PREG_MASK (0x00000007U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_STATUS_PREG__CMN_PLLLC_AVDD_PREG_CMN_PLLLC_CLK0AVDDREG_VTRIM_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_STATUS_PREG__CMN_PLLLC_AVDD_PREG_CMN_PLLLC_CLK0AVDDREG_VTRIM_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_STATUS_PREG__CMN_PLLLC_AVDD_PREG_CMN_PLLLC_CLK0AVDDREG_VTRIM_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_STATUS_PREG__CMN_PLLLC_AVDD_PREG_RESETVAL (0x0B0006DBU)

/* CMN_PLLLCSM_PLLEN_TMR_PREG__CMN_PLLLCSM_CTRL_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_PLLEN_TMR_PREG__CMN_PLLLCSM_CTRL_PREG_CMN_PLLLCSM_PLLEN_TMR_VAL_PREG_MASK (0x0FFF0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_PLLEN_TMR_PREG__CMN_PLLLCSM_CTRL_PREG_CMN_PLLLCSM_PLLEN_TMR_VAL_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_PLLEN_TMR_PREG__CMN_PLLLCSM_CTRL_PREG_CMN_PLLLCSM_PLLEN_TMR_VAL_PREG_RESETVAL (0x00000032U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_PLLEN_TMR_PREG__CMN_PLLLCSM_CTRL_PREG_CMN_PLLLCSM_PLLEN_TMR_VAL_PREG_MAX (0x00000FFFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_PLLEN_TMR_PREG__CMN_PLLLCSM_CTRL_PREG_CMN_PLLLCSM_FORCE_CAL_DONE_PREG_MASK (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_PLLEN_TMR_PREG__CMN_PLLLCSM_CTRL_PREG_CMN_PLLLCSM_FORCE_CAL_DONE_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_PLLEN_TMR_PREG__CMN_PLLLCSM_CTRL_PREG_CMN_PLLLCSM_FORCE_CAL_DONE_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_PLLEN_TMR_PREG__CMN_PLLLCSM_CTRL_PREG_CMN_PLLLCSM_FORCE_CAL_DONE_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_PLLEN_TMR_PREG__CMN_PLLLCSM_CTRL_PREG_CMN_PLLLCSM_SKIP_PLL_CAL_RECAL_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_PLLEN_TMR_PREG__CMN_PLLLCSM_CTRL_PREG_CMN_PLLLCSM_SKIP_PLL_CAL_RECAL_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_PLLEN_TMR_PREG__CMN_PLLLCSM_CTRL_PREG_CMN_PLLLCSM_SKIP_PLL_CAL_RECAL_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_PLLEN_TMR_PREG__CMN_PLLLCSM_CTRL_PREG_CMN_PLLLCSM_SKIP_PLL_CAL_RECAL_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_PLLEN_TMR_PREG__CMN_PLLLCSM_CTRL_PREG_RESETVAL (0x00320001U)

/* CMN_PLLLCSM_PLLVREF_TMR_PREG__CMN_PLLLCSM_PLLPRE_TMR_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_PLLVREF_TMR_PREG__CMN_PLLLCSM_PLLPRE_TMR_PREG_CMN_PLLLCSM_PLLVREF_TMR_VAL_PREG_MASK (0x0FFF0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_PLLVREF_TMR_PREG__CMN_PLLLCSM_PLLPRE_TMR_PREG_CMN_PLLLCSM_PLLVREF_TMR_VAL_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_PLLVREF_TMR_PREG__CMN_PLLLCSM_PLLPRE_TMR_PREG_CMN_PLLLCSM_PLLVREF_TMR_VAL_PREG_RESETVAL (0x00000005U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_PLLVREF_TMR_PREG__CMN_PLLLCSM_PLLPRE_TMR_PREG_CMN_PLLLCSM_PLLVREF_TMR_VAL_PREG_MAX (0x00000FFFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_PLLVREF_TMR_PREG__CMN_PLLLCSM_PLLPRE_TMR_PREG_CMN_PLLLCSM_PLLPRE_TMR_VAL_PREG_MASK (0x00000FFFU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_PLLVREF_TMR_PREG__CMN_PLLLCSM_PLLPRE_TMR_PREG_CMN_PLLLCSM_PLLPRE_TMR_VAL_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_PLLVREF_TMR_PREG__CMN_PLLLCSM_PLLPRE_TMR_PREG_CMN_PLLLCSM_PLLPRE_TMR_VAL_PREG_RESETVAL (0x0000007DU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_PLLVREF_TMR_PREG__CMN_PLLLCSM_PLLPRE_TMR_PREG_CMN_PLLLCSM_PLLPRE_TMR_VAL_PREG_MAX (0x00000FFFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM_PLLVREF_TMR_PREG__CMN_PLLLCSM_PLLPRE_TMR_PREG_RESETVAL (0x0005007DU)

/* CMN_PLLLC_STATUS_C_PREG__CMN_PLLLC_CLK2_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_STATUS_C_PREG__CMN_PLLLC_CLK2_PREG_CMN_PLLLC_STATUS_C_BWCAL_CODE_MASK (0x00FF0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_STATUS_C_PREG__CMN_PLLLC_CLK2_PREG_CMN_PLLLC_STATUS_C_BWCAL_CODE_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_STATUS_C_PREG__CMN_PLLLC_CLK2_PREG_CMN_PLLLC_STATUS_C_BWCAL_CODE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_STATUS_C_PREG__CMN_PLLLC_CLK2_PREG_CMN_PLLLC_STATUS_C_BWCAL_CODE_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_STATUS_C_PREG__CMN_PLLLC_CLK2_PREG_CMN_PLLLC_CLK2_EN_PREG_MASK (0x00001000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_STATUS_C_PREG__CMN_PLLLC_CLK2_PREG_CMN_PLLLC_CLK2_EN_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_STATUS_C_PREG__CMN_PLLLC_CLK2_PREG_CMN_PLLLC_CLK2_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_STATUS_C_PREG__CMN_PLLLC_CLK2_PREG_CMN_PLLLC_CLK2_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_STATUS_C_PREG__CMN_PLLLC_CLK2_PREG_CMN_PLLLC_CLK2OUTDIVFRAC_PREG_MASK (0x00000F00U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_STATUS_C_PREG__CMN_PLLLC_CLK2_PREG_CMN_PLLLC_CLK2OUTDIVFRAC_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_STATUS_C_PREG__CMN_PLLLC_CLK2_PREG_CMN_PLLLC_CLK2OUTDIVFRAC_PREG_RESETVAL (0x00000004U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_STATUS_C_PREG__CMN_PLLLC_CLK2_PREG_CMN_PLLLC_CLK2OUTDIVFRAC_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_STATUS_C_PREG__CMN_PLLLC_CLK2_PREG_CMN_PLLLC_CLK2OUTDIVINT_PREG_MASK (0x0000007FU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_STATUS_C_PREG__CMN_PLLLC_CLK2_PREG_CMN_PLLLC_CLK2OUTDIVINT_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_STATUS_C_PREG__CMN_PLLLC_CLK2_PREG_CMN_PLLLC_CLK2OUTDIVINT_PREG_RESETVAL (0x00000004U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_STATUS_C_PREG__CMN_PLLLC_CLK2_PREG_CMN_PLLLC_CLK2OUTDIVINT_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_STATUS_C_PREG__CMN_PLLLC_CLK2_PREG_RESETVAL (0x00000404U)

/* CMN_PLLLC_LOCK_DELAY_CTRL_PREG__CMN_PLLLC_SS_TIME_STEPSIZE_MODE_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LOCK_DELAY_CTRL_PREG__CMN_PLLLC_SS_TIME_STEPSIZE_MODE_PREG_CMN_PLLLC_LOCK_DELAY_PREG_MASK (0x01FF0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LOCK_DELAY_CTRL_PREG__CMN_PLLLC_SS_TIME_STEPSIZE_MODE_PREG_CMN_PLLLC_LOCK_DELAY_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LOCK_DELAY_CTRL_PREG__CMN_PLLLC_SS_TIME_STEPSIZE_MODE_PREG_CMN_PLLLC_LOCK_DELAY_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LOCK_DELAY_CTRL_PREG__CMN_PLLLC_SS_TIME_STEPSIZE_MODE_PREG_CMN_PLLLC_LOCK_DELAY_PREG_MAX (0x000001FFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LOCK_DELAY_CTRL_PREG__CMN_PLLLC_SS_TIME_STEPSIZE_MODE_PREG_CMN_PLLLC_SS_TIME_STEP_SIZE_MODE1_PREG_MASK (0x00007F00U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LOCK_DELAY_CTRL_PREG__CMN_PLLLC_SS_TIME_STEPSIZE_MODE_PREG_CMN_PLLLC_SS_TIME_STEP_SIZE_MODE1_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LOCK_DELAY_CTRL_PREG__CMN_PLLLC_SS_TIME_STEPSIZE_MODE_PREG_CMN_PLLLC_SS_TIME_STEP_SIZE_MODE1_PREG_RESETVAL (0x00000008U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LOCK_DELAY_CTRL_PREG__CMN_PLLLC_SS_TIME_STEPSIZE_MODE_PREG_CMN_PLLLC_SS_TIME_STEP_SIZE_MODE1_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LOCK_DELAY_CTRL_PREG__CMN_PLLLC_SS_TIME_STEPSIZE_MODE_PREG_CMN_PLLLC_SS_TIME_STEP_SIZE_MODE0_PREG_MASK (0x0000007FU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LOCK_DELAY_CTRL_PREG__CMN_PLLLC_SS_TIME_STEPSIZE_MODE_PREG_CMN_PLLLC_SS_TIME_STEP_SIZE_MODE0_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LOCK_DELAY_CTRL_PREG__CMN_PLLLC_SS_TIME_STEPSIZE_MODE_PREG_CMN_PLLLC_SS_TIME_STEP_SIZE_MODE0_PREG_RESETVAL (0x00000008U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LOCK_DELAY_CTRL_PREG__CMN_PLLLC_SS_TIME_STEPSIZE_MODE_PREG_CMN_PLLLC_SS_TIME_STEP_SIZE_MODE0_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC_LOCK_DELAY_CTRL_PREG__CMN_PLLLC_SS_TIME_STEPSIZE_MODE_PREG_RESETVAL (0x00000808U)

/* SDOSCCAL_CTRL_PREG__CMN_SDOSC_OVRD_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_CTRL_PREG__CMN_SDOSC_OVRD_PREG_SDOSCCAL_RUN_PREG_MASK (0x80000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_CTRL_PREG__CMN_SDOSC_OVRD_PREG_SDOSCCAL_RUN_PREG_SHIFT (0x0000001FU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_CTRL_PREG__CMN_SDOSC_OVRD_PREG_SDOSCCAL_RUN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_CTRL_PREG__CMN_SDOSC_OVRD_PREG_SDOSCCAL_RUN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_CTRL_PREG__CMN_SDOSC_OVRD_PREG_SDOSCCAL_INITSTEP_PREG_MASK (0x70000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_CTRL_PREG__CMN_SDOSC_OVRD_PREG_SDOSCCAL_INITSTEP_PREG_SHIFT (0x0000001CU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_CTRL_PREG__CMN_SDOSC_OVRD_PREG_SDOSCCAL_INITSTEP_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_CTRL_PREG__CMN_SDOSC_OVRD_PREG_SDOSCCAL_INITSTEP_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_CTRL_PREG__CMN_SDOSC_OVRD_PREG_SDOSCCAL_DONE_MASK (0x00400000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_CTRL_PREG__CMN_SDOSC_OVRD_PREG_SDOSCCAL_DONE_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_CTRL_PREG__CMN_SDOSC_OVRD_PREG_SDOSCCAL_DONE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_CTRL_PREG__CMN_SDOSC_OVRD_PREG_SDOSCCAL_DONE_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_CTRL_PREG__CMN_SDOSC_OVRD_PREG_SDOSCCAL_CODE_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_CTRL_PREG__CMN_SDOSC_OVRD_PREG_SDOSCCAL_CODE_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_CTRL_PREG__CMN_SDOSC_OVRD_PREG_SDOSCCAL_CODE_RESETVAL (0x0000002CU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_CTRL_PREG__CMN_SDOSC_OVRD_PREG_SDOSCCAL_CODE_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_CTRL_PREG__CMN_SDOSC_OVRD_PREG_CMN_SDOSC_EN_OVRD_EN_PREG_MASK (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_CTRL_PREG__CMN_SDOSC_OVRD_PREG_CMN_SDOSC_EN_OVRD_EN_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_CTRL_PREG__CMN_SDOSC_OVRD_PREG_CMN_SDOSC_EN_OVRD_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_CTRL_PREG__CMN_SDOSC_OVRD_PREG_CMN_SDOSC_EN_OVRD_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_CTRL_PREG__CMN_SDOSC_OVRD_PREG_CMN_SDOSC_EN_OVRD_VAL_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_CTRL_PREG__CMN_SDOSC_OVRD_PREG_CMN_SDOSC_EN_OVRD_VAL_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_CTRL_PREG__CMN_SDOSC_OVRD_PREG_CMN_SDOSC_EN_OVRD_VAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_CTRL_PREG__CMN_SDOSC_OVRD_PREG_CMN_SDOSC_EN_OVRD_VAL_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_CTRL_PREG__CMN_SDOSC_OVRD_PREG_RESETVAL (0x002C0000U)

/* SDOSCCAL_INIT_TMR_PREG__SDOSCCAL_OVR_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_INIT_TMR_PREG__SDOSCCAL_OVR_PREG_SDOSCCAL_INITTMR_PREG_MASK (0x00FF0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_INIT_TMR_PREG__SDOSCCAL_OVR_PREG_SDOSCCAL_INITTMR_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_INIT_TMR_PREG__SDOSCCAL_OVR_PREG_SDOSCCAL_INITTMR_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_INIT_TMR_PREG__SDOSCCAL_OVR_PREG_SDOSCCAL_INITTMR_PREG_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_INIT_TMR_PREG__SDOSCCAL_OVR_PREG_SDOSCCAL_OVREN_PREG_MASK (0x00008000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_INIT_TMR_PREG__SDOSCCAL_OVR_PREG_SDOSCCAL_OVREN_PREG_SHIFT (0x0000000FU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_INIT_TMR_PREG__SDOSCCAL_OVR_PREG_SDOSCCAL_OVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_INIT_TMR_PREG__SDOSCCAL_OVR_PREG_SDOSCCAL_OVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_INIT_TMR_PREG__SDOSCCAL_OVR_PREG_SDOSCCAL_OVRVAL_PREG_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_INIT_TMR_PREG__SDOSCCAL_OVR_PREG_SDOSCCAL_OVRVAL_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_INIT_TMR_PREG__SDOSCCAL_OVR_PREG_SDOSCCAL_OVRVAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_INIT_TMR_PREG__SDOSCCAL_OVR_PREG_SDOSCCAL_OVRVAL_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_INIT_TMR_PREG__SDOSCCAL_OVR_PREG_RESETVAL (0x00020000U)

/* SDOSCCAL_TMR_PREG__SDOSCCAL_ITER_TMR_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_TMR_PREG__SDOSCCAL_ITER_TMR_PREG_SDOSCCAL_TMRVAL_PREG_MASK (0x03FF0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_TMR_PREG__SDOSCCAL_ITER_TMR_PREG_SDOSCCAL_TMRVAL_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_TMR_PREG__SDOSCCAL_ITER_TMR_PREG_SDOSCCAL_TMRVAL_PREG_RESETVAL (0x0000000EU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_TMR_PREG__SDOSCCAL_ITER_TMR_PREG_SDOSCCAL_TMRVAL_PREG_MAX (0x000003FFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_TMR_PREG__SDOSCCAL_ITER_TMR_PREG_SDOSCCAL_ITERTMR_PREG_MASK (0x000000FFU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_TMR_PREG__SDOSCCAL_ITER_TMR_PREG_SDOSCCAL_ITERTMR_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_TMR_PREG__SDOSCCAL_ITER_TMR_PREG_SDOSCCAL_ITERTMR_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_TMR_PREG__SDOSCCAL_ITER_TMR_PREG_SDOSCCAL_ITERTMR_PREG_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_TMR_PREG__SDOSCCAL_ITER_TMR_PREG_RESETVAL (0x000E0002U)

/* SDOSCCAL_START_PREG__SDOSCCAL_CLK_CNT_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_START_PREG__SDOSCCAL_CLK_CNT_PREG_SDOSCCAL_STARTVAL_PREG_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_START_PREG__SDOSCCAL_CLK_CNT_PREG_SDOSCCAL_STARTVAL_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_START_PREG__SDOSCCAL_CLK_CNT_PREG_SDOSCCAL_STARTVAL_PREG_RESETVAL (0x0000002CU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_START_PREG__SDOSCCAL_CLK_CNT_PREG_SDOSCCAL_STARTVAL_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_START_PREG__SDOSCCAL_CLK_CNT_PREG_SDOSCCAL_CLKCNT_PREG_MASK (0x000003FFU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_START_PREG__SDOSCCAL_CLK_CNT_PREG_SDOSCCAL_CLKCNT_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_START_PREG__SDOSCCAL_CLK_CNT_PREG_SDOSCCAL_CLKCNT_PREG_RESETVAL (0x0000012CU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_START_PREG__SDOSCCAL_CLK_CNT_PREG_SDOSCCAL_CLKCNT_PREG_MAX (0x000003FFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_SDOSCCAL_START_PREG__SDOSCCAL_CLK_CNT_PREG_RESETVAL (0x002C012CU)

/* PROCMON_STATUS_PREG__PROCMON_CTRL_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_STATUS_PREG__PROCMON_CTRL_PREG_PROCMON_DONE_MASK (0x80000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_STATUS_PREG__PROCMON_CTRL_PREG_PROCMON_DONE_SHIFT (0x0000001FU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_STATUS_PREG__PROCMON_CTRL_PREG_PROCMON_DONE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_STATUS_PREG__PROCMON_CTRL_PREG_PROCMON_DONE_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_STATUS_PREG__PROCMON_CTRL_PREG_PROCMON_CNT_OVERNOM_MASK (0x20000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_STATUS_PREG__PROCMON_CTRL_PREG_PROCMON_CNT_OVERNOM_SHIFT (0x0000001DU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_STATUS_PREG__PROCMON_CTRL_PREG_PROCMON_CNT_OVERNOM_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_STATUS_PREG__PROCMON_CTRL_PREG_PROCMON_CNT_OVERNOM_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_STATUS_PREG__PROCMON_CTRL_PREG_PROCMON_CNT_VAL_MASK (0x1FFF0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_STATUS_PREG__PROCMON_CTRL_PREG_PROCMON_CNT_VAL_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_STATUS_PREG__PROCMON_CTRL_PREG_PROCMON_CNT_VAL_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_STATUS_PREG__PROCMON_CTRL_PREG_PROCMON_CNT_VAL_MAX (0x00001FFFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_STATUS_PREG__PROCMON_CTRL_PREG_PROCMON_RUN_PREG_MASK (0x00008000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_STATUS_PREG__PROCMON_CTRL_PREG_PROCMON_RUN_PREG_SHIFT (0x0000000FU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_STATUS_PREG__PROCMON_CTRL_PREG_PROCMON_RUN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_STATUS_PREG__PROCMON_CTRL_PREG_PROCMON_RUN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_STATUS_PREG__PROCMON_CTRL_PREG_PROCMON_ROSEL_PREG_MASK (0x00006000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_STATUS_PREG__PROCMON_CTRL_PREG_PROCMON_ROSEL_PREG_SHIFT (0x0000000DU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_STATUS_PREG__PROCMON_CTRL_PREG_PROCMON_ROSEL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_STATUS_PREG__PROCMON_CTRL_PREG_PROCMON_ROSEL_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_STATUS_PREG__PROCMON_CTRL_PREG_PROCMON_ROCNT_PREG_MASK (0x00001FFFU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_STATUS_PREG__PROCMON_CTRL_PREG_PROCMON_ROCNT_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_STATUS_PREG__PROCMON_CTRL_PREG_PROCMON_ROCNT_PREG_RESETVAL (0x00000BB8U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_STATUS_PREG__PROCMON_CTRL_PREG_PROCMON_ROCNT_PREG_MAX (0x00001FFFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_STATUS_PREG__PROCMON_CTRL_PREG_RESETVAL (0x00000BB8U)

/* PROCMON_CNTWAIT_PREG__PROCMON_INITWAIT_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_CNTWAIT_PREG__PROCMON_INITWAIT_PREG_PROCMON_CNTWAIT_TMRVAL_PREG_MASK (0x1FFF0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_CNTWAIT_PREG__PROCMON_INITWAIT_PREG_PROCMON_CNTWAIT_TMRVAL_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_CNTWAIT_PREG__PROCMON_INITWAIT_PREG_PROCMON_CNTWAIT_TMRVAL_PREG_RESETVAL (0x000000F9U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_CNTWAIT_PREG__PROCMON_INITWAIT_PREG_PROCMON_CNTWAIT_TMRVAL_PREG_MAX (0x00001FFFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_CNTWAIT_PREG__PROCMON_INITWAIT_PREG_PROCMON_INITWAIT_TMRVAL_PREG_MASK (0x00000007U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_CNTWAIT_PREG__PROCMON_INITWAIT_PREG_PROCMON_INITWAIT_TMRVAL_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_CNTWAIT_PREG__PROCMON_INITWAIT_PREG_PROCMON_INITWAIT_TMRVAL_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_CNTWAIT_PREG__PROCMON_INITWAIT_PREG_PROCMON_INITWAIT_TMRVAL_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_CNTWAIT_PREG__PROCMON_INITWAIT_PREG_RESETVAL (0x00F90003U)

/* PROCMON_DIAGNOSTIC_PREG__PROCMON_OVRD_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_DIAGNOSTIC_PREG__PROCMON_OVRD_PREG_PROCMON_FSM_STATE_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_DIAGNOSTIC_PREG__PROCMON_OVRD_PREG_PROCMON_FSM_STATE_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_DIAGNOSTIC_PREG__PROCMON_OVRD_PREG_PROCMON_FSM_STATE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_DIAGNOSTIC_PREG__PROCMON_OVRD_PREG_PROCMON_FSM_STATE_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_DIAGNOSTIC_PREG__PROCMON_OVRD_PREG_PROCMON_OVRD_EN_PREG_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_DIAGNOSTIC_PREG__PROCMON_OVRD_PREG_PROCMON_OVRD_EN_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_DIAGNOSTIC_PREG__PROCMON_OVRD_PREG_PROCMON_OVRD_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_DIAGNOSTIC_PREG__PROCMON_OVRD_PREG_PROCMON_OVRD_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_DIAGNOSTIC_PREG__PROCMON_OVRD_PREG_PROCMON_OVRD_ISOAVDD_EN_PREG_MASK (0x00000020U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_DIAGNOSTIC_PREG__PROCMON_OVRD_PREG_PROCMON_OVRD_ISOAVDD_EN_PREG_SHIFT (0x00000005U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_DIAGNOSTIC_PREG__PROCMON_OVRD_PREG_PROCMON_OVRD_ISOAVDD_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_DIAGNOSTIC_PREG__PROCMON_OVRD_PREG_PROCMON_OVRD_ISOAVDD_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_DIAGNOSTIC_PREG__PROCMON_OVRD_PREG_PROCMON_OVRD_ISOAVDD_FWEN_N_PREG_MASK (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_DIAGNOSTIC_PREG__PROCMON_OVRD_PREG_PROCMON_OVRD_ISOAVDD_FWEN_N_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_DIAGNOSTIC_PREG__PROCMON_OVRD_PREG_PROCMON_OVRD_ISOAVDD_FWEN_N_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_DIAGNOSTIC_PREG__PROCMON_OVRD_PREG_PROCMON_OVRD_ISOAVDD_FWEN_N_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_DIAGNOSTIC_PREG__PROCMON_OVRD_PREG_PROCMON_OVRD_LVT_EN_PREG_MASK (0x00000008U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_DIAGNOSTIC_PREG__PROCMON_OVRD_PREG_PROCMON_OVRD_LVT_EN_PREG_SHIFT (0x00000003U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_DIAGNOSTIC_PREG__PROCMON_OVRD_PREG_PROCMON_OVRD_LVT_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_DIAGNOSTIC_PREG__PROCMON_OVRD_PREG_PROCMON_OVRD_LVT_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_DIAGNOSTIC_PREG__PROCMON_OVRD_PREG_PROCMON_OVRD_SVT_EN_PREG_MASK (0x00000004U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_DIAGNOSTIC_PREG__PROCMON_OVRD_PREG_PROCMON_OVRD_SVT_EN_PREG_SHIFT (0x00000002U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_DIAGNOSTIC_PREG__PROCMON_OVRD_PREG_PROCMON_OVRD_SVT_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_DIAGNOSTIC_PREG__PROCMON_OVRD_PREG_PROCMON_OVRD_SVT_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_DIAGNOSTIC_PREG__PROCMON_OVRD_PREG_PROCMON_OVRD_THICKOX_EN_PREG_MASK (0x00000002U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_DIAGNOSTIC_PREG__PROCMON_OVRD_PREG_PROCMON_OVRD_THICKOX_EN_PREG_SHIFT (0x00000001U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_DIAGNOSTIC_PREG__PROCMON_OVRD_PREG_PROCMON_OVRD_THICKOX_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_DIAGNOSTIC_PREG__PROCMON_OVRD_PREG_PROCMON_OVRD_THICKOX_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_DIAGNOSTIC_PREG__PROCMON_OVRD_PREG_PROCMON_OVRD_ULVT_EN_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_DIAGNOSTIC_PREG__PROCMON_OVRD_PREG_PROCMON_OVRD_ULVT_EN_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_DIAGNOSTIC_PREG__PROCMON_OVRD_PREG_PROCMON_OVRD_ULVT_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_DIAGNOSTIC_PREG__PROCMON_OVRD_PREG_PROCMON_OVRD_ULVT_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_PROCMON_DIAGNOSTIC_PREG__PROCMON_OVRD_PREG_RESETVAL (0x00000000U)

/* CMN_CTRL_DIAG_RESET_PREG__CDB_DIAG_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CTRL_DIAG_RESET_PREG__CDB_DIAG_PREG_CMN_RESET_SYNC_N_MASK (0x00080000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CTRL_DIAG_RESET_PREG__CDB_DIAG_PREG_CMN_RESET_SYNC_N_SHIFT (0x00000013U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CTRL_DIAG_RESET_PREG__CDB_DIAG_PREG_CMN_RESET_SYNC_N_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CTRL_DIAG_RESET_PREG__CDB_DIAG_PREG_CMN_RESET_SYNC_N_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CTRL_DIAG_RESET_PREG__CDB_DIAG_PREG_CMNDA_RSTREL_RST_N_MASK (0x00040000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CTRL_DIAG_RESET_PREG__CDB_DIAG_PREG_CMNDA_RSTREL_RST_N_SHIFT (0x00000012U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CTRL_DIAG_RESET_PREG__CDB_DIAG_PREG_CMNDA_RSTREL_RST_N_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CTRL_DIAG_RESET_PREG__CDB_DIAG_PREG_CMNDA_RSTREL_RST_N_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CTRL_DIAG_RESET_PREG__CDB_DIAG_PREG_CMNDA_PLLLC1_RST_N_MASK (0x00020000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CTRL_DIAG_RESET_PREG__CDB_DIAG_PREG_CMNDA_PLLLC1_RST_N_SHIFT (0x00000011U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CTRL_DIAG_RESET_PREG__CDB_DIAG_PREG_CMNDA_PLLLC1_RST_N_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CTRL_DIAG_RESET_PREG__CDB_DIAG_PREG_CMNDA_PLLLC1_RST_N_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CTRL_DIAG_RESET_PREG__CDB_DIAG_PREG_CMNDA_PLLLC_RST_N_MASK (0x00010000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CTRL_DIAG_RESET_PREG__CDB_DIAG_PREG_CMNDA_PLLLC_RST_N_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CTRL_DIAG_RESET_PREG__CDB_DIAG_PREG_CMNDA_PLLLC_RST_N_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CTRL_DIAG_RESET_PREG__CDB_DIAG_PREG_CMNDA_PLLLC_RST_N_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CTRL_DIAG_RESET_PREG__CDB_DIAG_PREG_CDB_PSLVERR_REG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CTRL_DIAG_RESET_PREG__CDB_DIAG_PREG_CDB_PSLVERR_REG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CTRL_DIAG_RESET_PREG__CDB_DIAG_PREG_CDB_PSLVERR_REG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CTRL_DIAG_RESET_PREG__CDB_DIAG_PREG_CDB_PSLVERR_REG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CTRL_DIAG_RESET_PREG__CDB_DIAG_PREG_RESETVAL (0x00000000U)

/* CMN_FUNC_DIAG_RESET_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_FUNC_DIAG_RESET_PREG_CMN_ATBDIG_RST_N_MASK (0x00000080U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_FUNC_DIAG_RESET_PREG_CMN_ATBDIG_RST_N_SHIFT (0x00000007U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_FUNC_DIAG_RESET_PREG_CMN_ATBDIG_RST_N_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_FUNC_DIAG_RESET_PREG_CMN_ATBDIG_RST_N_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_FUNC_DIAG_RESET_PREG_CMN_RESCAL_RST_N_MASK (0x00000040U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_FUNC_DIAG_RESET_PREG_CMN_RESCAL_RST_N_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_FUNC_DIAG_RESET_PREG_CMN_RESCAL_RST_N_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_FUNC_DIAG_RESET_PREG_CMN_RESCAL_RST_N_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_FUNC_DIAG_RESET_PREG_PROCMON_RST_N_MASK (0x00000020U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_FUNC_DIAG_RESET_PREG_PROCMON_RST_N_SHIFT (0x00000005U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_FUNC_DIAG_RESET_PREG_PROCMON_RST_N_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_FUNC_DIAG_RESET_PREG_PROCMON_RST_N_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_FUNC_DIAG_RESET_PREG_SDOSCCAL_RST_N_MASK (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_FUNC_DIAG_RESET_PREG_SDOSCCAL_RST_N_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_FUNC_DIAG_RESET_PREG_SDOSCCAL_RST_N_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_FUNC_DIAG_RESET_PREG_SDOSCCAL_RST_N_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_FUNC_DIAG_RESET_PREG_SDOSCCAL_CNTRST_N_MASK (0x00000008U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_FUNC_DIAG_RESET_PREG_SDOSCCAL_CNTRST_N_SHIFT (0x00000003U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_FUNC_DIAG_RESET_PREG_SDOSCCAL_CNTRST_N_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_FUNC_DIAG_RESET_PREG_SDOSCCAL_CNTRST_N_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_FUNC_DIAG_RESET_PREG_CMN_HSRRSM_RST_N_MASK (0x00000004U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_FUNC_DIAG_RESET_PREG_CMN_HSRRSM_RST_N_SHIFT (0x00000002U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_FUNC_DIAG_RESET_PREG_CMN_HSRRSM_RST_N_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_FUNC_DIAG_RESET_PREG_CMN_HSRRSM_RST_N_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_FUNC_DIAG_RESET_PREG_PROCMON_PMCRST_N_MASK (0x00000002U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_FUNC_DIAG_RESET_PREG_PROCMON_PMCRST_N_SHIFT (0x00000001U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_FUNC_DIAG_RESET_PREG_PROCMON_PMCRST_N_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_FUNC_DIAG_RESET_PREG_PROCMON_PMCRST_N_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_FUNC_DIAG_RESET_PREG_SCANOVRD_ATBADC_RST_N_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_FUNC_DIAG_RESET_PREG_SCANOVRD_ATBADC_RST_N_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_FUNC_DIAG_RESET_PREG_SCANOVRD_ATBADC_RST_N_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_FUNC_DIAG_RESET_PREG_SCANOVRD_ATBADC_RST_N_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_FUNC_DIAG_RESET_PREG_RESETVAL      (0x00000000U)

/* CMN_CMSMT_REF_CLK_TMR_VALUE_PREG__CMN_CLK_FREQ_MSMT_CTRL_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CMSMT_REF_CLK_TMR_VALUE_PREG__CMN_CLK_FREQ_MSMT_CTRL_PREG_CMN_CMSMT_REF_CLK_TMR_VALUE_PREG_MASK (0x0FFF0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CMSMT_REF_CLK_TMR_VALUE_PREG__CMN_CLK_FREQ_MSMT_CTRL_PREG_CMN_CMSMT_REF_CLK_TMR_VALUE_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CMSMT_REF_CLK_TMR_VALUE_PREG__CMN_CLK_FREQ_MSMT_CTRL_PREG_CMN_CMSMT_REF_CLK_TMR_VALUE_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CMSMT_REF_CLK_TMR_VALUE_PREG__CMN_CLK_FREQ_MSMT_CTRL_PREG_CMN_CMSMT_REF_CLK_TMR_VALUE_PREG_MAX (0x00000FFFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CMSMT_REF_CLK_TMR_VALUE_PREG__CMN_CLK_FREQ_MSMT_CTRL_PREG_CMN_TEST_CLK_SEL_PREG_MASK (0x0000000EU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CMSMT_REF_CLK_TMR_VALUE_PREG__CMN_CLK_FREQ_MSMT_CTRL_PREG_CMN_TEST_CLK_SEL_PREG_SHIFT (0x00000001U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CMSMT_REF_CLK_TMR_VALUE_PREG__CMN_CLK_FREQ_MSMT_CTRL_PREG_CMN_TEST_CLK_SEL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CMSMT_REF_CLK_TMR_VALUE_PREG__CMN_CLK_FREQ_MSMT_CTRL_PREG_CMN_TEST_CLK_SEL_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CMSMT_REF_CLK_TMR_VALUE_PREG__CMN_CLK_FREQ_MSMT_CTRL_PREG_CMN_CMSMT_MEASUREMENT_RUN_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CMSMT_REF_CLK_TMR_VALUE_PREG__CMN_CLK_FREQ_MSMT_CTRL_PREG_CMN_CMSMT_MEASUREMENT_RUN_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CMSMT_REF_CLK_TMR_VALUE_PREG__CMN_CLK_FREQ_MSMT_CTRL_PREG_CMN_CMSMT_MEASUREMENT_RUN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CMSMT_REF_CLK_TMR_VALUE_PREG__CMN_CLK_FREQ_MSMT_CTRL_PREG_CMN_CMSMT_MEASUREMENT_RUN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CMSMT_REF_CLK_TMR_VALUE_PREG__CMN_CLK_FREQ_MSMT_CTRL_PREG_RESETVAL (0x00000000U)

/* CMN_CLK_FREQ_MSMT_OBS_PREG__CMN_CMSMT_TEST_CLK_CNT_VALUE_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CLK_FREQ_MSMT_OBS_PREG__CMN_CMSMT_TEST_CLK_CNT_VALUE_PREG_CMN_CMSMT_MEASUREMENT_DONE_MASK (0x00010000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CLK_FREQ_MSMT_OBS_PREG__CMN_CMSMT_TEST_CLK_CNT_VALUE_PREG_CMN_CMSMT_MEASUREMENT_DONE_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CLK_FREQ_MSMT_OBS_PREG__CMN_CMSMT_TEST_CLK_CNT_VALUE_PREG_CMN_CMSMT_MEASUREMENT_DONE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CLK_FREQ_MSMT_OBS_PREG__CMN_CMSMT_TEST_CLK_CNT_VALUE_PREG_CMN_CMSMT_MEASUREMENT_DONE_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CLK_FREQ_MSMT_OBS_PREG__CMN_CMSMT_TEST_CLK_CNT_VALUE_PREG_CMN_CMSMT_TEST_CLK_CNT_VALUE_MASK (0x00000FFFU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CLK_FREQ_MSMT_OBS_PREG__CMN_CMSMT_TEST_CLK_CNT_VALUE_PREG_CMN_CMSMT_TEST_CLK_CNT_VALUE_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CLK_FREQ_MSMT_OBS_PREG__CMN_CMSMT_TEST_CLK_CNT_VALUE_PREG_CMN_CMSMT_TEST_CLK_CNT_VALUE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CLK_FREQ_MSMT_OBS_PREG__CMN_CMSMT_TEST_CLK_CNT_VALUE_PREG_CMN_CMSMT_TEST_CLK_CNT_VALUE_MAX (0x00000FFFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CLK_FREQ_MSMT_OBS_PREG__CMN_CMSMT_TEST_CLK_CNT_VALUE_PREG_RESETVAL (0x00000000U)

/* CMN_SPARE_REG_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_SPARE_REG_PREG_SPARE_PREG_MASK     (0x0000FFFFU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_SPARE_REG_PREG_SPARE_PREG_SHIFT    (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_SPARE_REG_PREG_SPARE_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_SPARE_REG_PREG_SPARE_PREG_MAX      (0x0000FFFFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_SPARE_REG_PREG_RESETVAL            (0x00000000U)

/* CMN_BIAS_TRIM_PREG__CMN_BIAS_EN_OVRD_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_BIAS_TRIM_PREG__CMN_BIAS_EN_OVRD_PREG_CMN_BIAS_TRIM_PREG_MASK (0x7FFF0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_BIAS_TRIM_PREG__CMN_BIAS_EN_OVRD_PREG_CMN_BIAS_TRIM_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_BIAS_TRIM_PREG__CMN_BIAS_EN_OVRD_PREG_CMN_BIAS_TRIM_PREG_RESETVAL (0x0000007FU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_BIAS_TRIM_PREG__CMN_BIAS_EN_OVRD_PREG_CMN_BIAS_TRIM_PREG_MAX (0x00007FFFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_BIAS_TRIM_PREG__CMN_BIAS_EN_OVRD_PREG_CMN_BIAS_EN_OVRD_EN_PREG_MASK (0x00000002U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_BIAS_TRIM_PREG__CMN_BIAS_EN_OVRD_PREG_CMN_BIAS_EN_OVRD_EN_PREG_SHIFT (0x00000001U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_BIAS_TRIM_PREG__CMN_BIAS_EN_OVRD_PREG_CMN_BIAS_EN_OVRD_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_BIAS_TRIM_PREG__CMN_BIAS_EN_OVRD_PREG_CMN_BIAS_EN_OVRD_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_BIAS_TRIM_PREG__CMN_BIAS_EN_OVRD_PREG_CMN_BIAS_EN_OVRD_VAL_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_BIAS_TRIM_PREG__CMN_BIAS_EN_OVRD_PREG_CMN_BIAS_EN_OVRD_VAL_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_BIAS_TRIM_PREG__CMN_BIAS_EN_OVRD_PREG_CMN_BIAS_EN_OVRD_VAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_BIAS_TRIM_PREG__CMN_BIAS_EN_OVRD_PREG_CMN_BIAS_EN_OVRD_VAL_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_BIAS_TRIM_PREG__CMN_BIAS_EN_OVRD_PREG_RESETVAL (0x007F0000U)

/* CMN_BIAS_VREF_TRIM_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_BIAS_VREF_TRIM_PREG_CMN_BIAS_VREFSEL_PREG_MASK (0x00001000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_BIAS_VREF_TRIM_PREG_CMN_BIAS_VREFSEL_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_BIAS_VREF_TRIM_PREG_CMN_BIAS_VREFSEL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_BIAS_VREF_TRIM_PREG_CMN_BIAS_VREFSEL_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_BIAS_VREF_TRIM_PREG_CMN_BIAS_VREFTRIM_PREG_MASK (0x00000FFFU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_BIAS_VREF_TRIM_PREG_CMN_BIAS_VREFTRIM_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_BIAS_VREF_TRIM_PREG_CMN_BIAS_VREFTRIM_PREG_RESETVAL (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_BIAS_VREF_TRIM_PREG_CMN_BIAS_VREFTRIM_PREG_MAX (0x00000FFFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_BIAS_VREF_TRIM_PREG_RESETVAL       (0x00000010U)

/* CMN_PSMCLK_SDOSCSEL_CTRL_PREG__CMN_REFRCV_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PSMCLK_SDOSCSEL_CTRL_PREG__CMN_REFRCV_PREG_CMN_PSMCLK_SDOSCSEL_PREG_MASK (0x00010000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PSMCLK_SDOSCSEL_CTRL_PREG__CMN_REFRCV_PREG_CMN_PSMCLK_SDOSCSEL_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PSMCLK_SDOSCSEL_CTRL_PREG__CMN_REFRCV_PREG_CMN_PSMCLK_SDOSCSEL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PSMCLK_SDOSCSEL_CTRL_PREG__CMN_REFRCV_PREG_CMN_PSMCLK_SDOSCSEL_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PSMCLK_SDOSCSEL_CTRL_PREG__CMN_REFRCV_PREG_CMN_REFRCV_BWVAL_PREG_MASK (0x00006000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PSMCLK_SDOSCSEL_CTRL_PREG__CMN_REFRCV_PREG_CMN_REFRCV_BWVAL_PREG_SHIFT (0x0000000DU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PSMCLK_SDOSCSEL_CTRL_PREG__CMN_REFRCV_PREG_CMN_REFRCV_BWVAL_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PSMCLK_SDOSCSEL_CTRL_PREG__CMN_REFRCV_PREG_CMN_REFRCV_BWVAL_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PSMCLK_SDOSCSEL_CTRL_PREG__CMN_REFRCV_PREG_CMN_REFRCV_REFCLK_TESTCLKEN_PREG_MASK (0x00001000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PSMCLK_SDOSCSEL_CTRL_PREG__CMN_REFRCV_PREG_CMN_REFRCV_REFCLK_TESTCLKEN_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PSMCLK_SDOSCSEL_CTRL_PREG__CMN_REFRCV_PREG_CMN_REFRCV_REFCLK_TESTCLKEN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PSMCLK_SDOSCSEL_CTRL_PREG__CMN_REFRCV_PREG_CMN_REFRCV_REFCLK_TESTCLKEN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PSMCLK_SDOSCSEL_CTRL_PREG__CMN_REFRCV_PREG_CMN_REFRCV_REFCLK_PLLLC1EN_PREG_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PSMCLK_SDOSCSEL_CTRL_PREG__CMN_REFRCV_PREG_CMN_REFRCV_REFCLK_PLLLC1EN_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PSMCLK_SDOSCSEL_CTRL_PREG__CMN_REFRCV_PREG_CMN_REFRCV_REFCLK_PLLLC1EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PSMCLK_SDOSCSEL_CTRL_PREG__CMN_REFRCV_PREG_CMN_REFRCV_REFCLK_PLLLC1EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PSMCLK_SDOSCSEL_CTRL_PREG__CMN_REFRCV_PREG_CMN_REFRCV_REFCLK_TERMEN_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PSMCLK_SDOSCSEL_CTRL_PREG__CMN_REFRCV_PREG_CMN_REFRCV_REFCLK_TERMEN_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PSMCLK_SDOSCSEL_CTRL_PREG__CMN_REFRCV_PREG_CMN_REFRCV_REFCLK_TERMEN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PSMCLK_SDOSCSEL_CTRL_PREG__CMN_REFRCV_PREG_CMN_REFRCV_REFCLK_TERMEN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PSMCLK_SDOSCSEL_CTRL_PREG__CMN_REFRCV_PREG_RESETVAL (0x00002000U)

/* CMN_RESCAL_CTRLB_PREG__CMN_RESCAL_CTRLA_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_CTRLB_PREG__CMN_RESCAL_CTRLA_PREG_CMN_RESCAL_RXOVREN_PREG_MASK (0x02000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_CTRLB_PREG__CMN_RESCAL_CTRLA_PREG_CMN_RESCAL_RXOVREN_PREG_SHIFT (0x00000019U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_CTRLB_PREG__CMN_RESCAL_CTRLA_PREG_CMN_RESCAL_RXOVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_CTRLB_PREG__CMN_RESCAL_CTRLA_PREG_CMN_RESCAL_RXOVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_CTRLB_PREG__CMN_RESCAL_CTRLA_PREG_CMN_RESCAL_RXOVRVAL_PREG_MASK (0x01E00000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_CTRLB_PREG__CMN_RESCAL_CTRLA_PREG_CMN_RESCAL_RXOVRVAL_PREG_SHIFT (0x00000015U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_CTRLB_PREG__CMN_RESCAL_CTRLA_PREG_CMN_RESCAL_RXOVRVAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_CTRLB_PREG__CMN_RESCAL_CTRLA_PREG_CMN_RESCAL_RXOVRVAL_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_CTRLB_PREG__CMN_RESCAL_CTRLA_PREG_CMN_RESCAL_TXOVREN_PREG_MASK (0x00100000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_CTRLB_PREG__CMN_RESCAL_CTRLA_PREG_CMN_RESCAL_TXOVREN_PREG_SHIFT (0x00000014U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_CTRLB_PREG__CMN_RESCAL_CTRLA_PREG_CMN_RESCAL_TXOVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_CTRLB_PREG__CMN_RESCAL_CTRLA_PREG_CMN_RESCAL_TXOVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_CTRLB_PREG__CMN_RESCAL_CTRLA_PREG_CMN_RESCAL_TXOVRVAL_PREG_MASK (0x000F0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_CTRLB_PREG__CMN_RESCAL_CTRLA_PREG_CMN_RESCAL_TXOVRVAL_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_CTRLB_PREG__CMN_RESCAL_CTRLA_PREG_CMN_RESCAL_TXOVRVAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_CTRLB_PREG__CMN_RESCAL_CTRLA_PREG_CMN_RESCAL_TXOVRVAL_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_CTRLB_PREG__CMN_RESCAL_CTRLA_PREG_CMN_RESCAL_DONE_MASK (0x00008000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_CTRLB_PREG__CMN_RESCAL_CTRLA_PREG_CMN_RESCAL_DONE_SHIFT (0x0000000FU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_CTRLB_PREG__CMN_RESCAL_CTRLA_PREG_CMN_RESCAL_DONE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_CTRLB_PREG__CMN_RESCAL_CTRLA_PREG_CMN_RESCAL_DONE_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_CTRLB_PREG__CMN_RESCAL_CTRLA_PREG_CMN_RESCAL_INITTMR_PREG_MASK (0x00007000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_CTRLB_PREG__CMN_RESCAL_CTRLA_PREG_CMN_RESCAL_INITTMR_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_CTRLB_PREG__CMN_RESCAL_CTRLA_PREG_CMN_RESCAL_INITTMR_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_CTRLB_PREG__CMN_RESCAL_CTRLA_PREG_CMN_RESCAL_INITTMR_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_CTRLB_PREG__CMN_RESCAL_CTRLA_PREG_CMN_RESCAL_RXOFFSET_PREG_MASK (0x00000FC0U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_CTRLB_PREG__CMN_RESCAL_CTRLA_PREG_CMN_RESCAL_RXOFFSET_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_CTRLB_PREG__CMN_RESCAL_CTRLA_PREG_CMN_RESCAL_RXOFFSET_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_CTRLB_PREG__CMN_RESCAL_CTRLA_PREG_CMN_RESCAL_RXOFFSET_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_CTRLB_PREG__CMN_RESCAL_CTRLA_PREG_CMN_RESCAL_TXOFFSET_PREG_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_CTRLB_PREG__CMN_RESCAL_CTRLA_PREG_CMN_RESCAL_TXOFFSET_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_CTRLB_PREG__CMN_RESCAL_CTRLA_PREG_CMN_RESCAL_TXOFFSET_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_CTRLB_PREG__CMN_RESCAL_CTRLA_PREG_CMN_RESCAL_TXOFFSET_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_CTRLB_PREG__CMN_RESCAL_CTRLA_PREG_RESETVAL (0x00000000U)

/* CMN_RESCAL_STATUS_PREG__CMN_RESCAL_OVRD_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_STATUS_PREG__CMN_RESCAL_OVRD_PREG_CMN_RESCAL_STATE_MASK (0x007F0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_STATUS_PREG__CMN_RESCAL_OVRD_PREG_CMN_RESCAL_STATE_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_STATUS_PREG__CMN_RESCAL_OVRD_PREG_CMN_RESCAL_STATE_RESETVAL (0x00000004U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_STATUS_PREG__CMN_RESCAL_OVRD_PREG_CMN_RESCAL_STATE_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_STATUS_PREG__CMN_RESCAL_OVRD_PREG_CMN_RESCAL_EN_FORCE_PREG_MASK (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_STATUS_PREG__CMN_RESCAL_OVRD_PREG_CMN_RESCAL_EN_FORCE_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_STATUS_PREG__CMN_RESCAL_OVRD_PREG_CMN_RESCAL_EN_FORCE_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_STATUS_PREG__CMN_RESCAL_OVRD_PREG_CMN_RESCAL_EN_FORCE_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_STATUS_PREG__CMN_RESCAL_OVRD_PREG_CMN_RESCAL_RUN_OVRD_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_STATUS_PREG__CMN_RESCAL_OVRD_PREG_CMN_RESCAL_RUN_OVRD_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_STATUS_PREG__CMN_RESCAL_OVRD_PREG_CMN_RESCAL_RUN_OVRD_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_STATUS_PREG__CMN_RESCAL_OVRD_PREG_CMN_RESCAL_RUN_OVRD_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_RESCAL_STATUS_PREG__CMN_RESCAL_OVRD_PREG_RESETVAL (0x00040000U)

/* CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG_CMN_ATB_ADC_START_PREG_MASK (0x80000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG_CMN_ATB_ADC_START_PREG_SHIFT (0x0000001FU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG_CMN_ATB_ADC_START_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG_CMN_ATB_ADC_START_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG_CMN_ATB_ADC_DONE_MASK (0x40000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG_CMN_ATB_ADC_DONE_SHIFT (0x0000001EU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG_CMN_ATB_ADC_DONE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG_CMN_ATB_ADC_DONE_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG_CMN_ATB_ADC_MODE_PREG_MASK (0x38000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG_CMN_ATB_ADC_MODE_PREG_SHIFT (0x0000001BU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG_CMN_ATB_ADC_MODE_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG_CMN_ATB_ADC_MODE_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG_CMN_ATB_ADC_CODE_MASK (0x00FF0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG_CMN_ATB_ADC_CODE_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG_CMN_ATB_ADC_CODE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG_CMN_ATB_ADC_CODE_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG_CMN_ATB_CTRL_ATBEN_PREG_MASK (0x00008000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG_CMN_ATB_CTRL_ATBEN_PREG_SHIFT (0x0000000FU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG_CMN_ATB_CTRL_ATBEN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG_CMN_ATB_CTRL_ATBEN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG_CMN_ATB_CTRL_BUMP_CON_EN_PREG_MASK (0x00004000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG_CMN_ATB_CTRL_BUMP_CON_EN_PREG_SHIFT (0x0000000EU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG_CMN_ATB_CTRL_BUMP_CON_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG_CMN_ATB_CTRL_BUMP_CON_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG_CMN_ATB_CTRL_REGION_SEL_PREG_MASK (0x00002000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG_CMN_ATB_CTRL_REGION_SEL_PREG_SHIFT (0x0000000DU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG_CMN_ATB_CTRL_REGION_SEL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG_CMN_ATB_CTRL_REGION_SEL_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG_CMN_ATB_CTRL_LANE_SEL_PREG_MASK (0x00001E00U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG_CMN_ATB_CTRL_LANE_SEL_PREG_SHIFT (0x00000009U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG_CMN_ATB_CTRL_LANE_SEL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG_CMN_ATB_CTRL_LANE_SEL_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG_CMN_ATB_CTRL_COMPONENT_SEL_PREG_MASK (0x000001F0U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG_CMN_ATB_CTRL_COMPONENT_SEL_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG_CMN_ATB_CTRL_COMPONENT_SEL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG_CMN_ATB_CTRL_COMPONENT_SEL_PREG_MAX (0x0000001FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG_CMN_ATB_CTRL_ATBSEL_PREG_MASK (0x0000000FU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG_CMN_ATB_CTRL_ATBSEL_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG_CMN_ATB_CTRL_ATBSEL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG_CMN_ATB_CTRL_ATBSEL_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_ATB_ADC_PREG__CMN_ATB_CTRL_PREG_RESETVAL (0x00000000U)

/* CMN_CORE_ATB_EN_PREG__CMN_ATB_ADC_EN_TMR_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CORE_ATB_EN_PREG__CMN_ATB_ADC_EN_TMR_PREG_CMN_CORE_ATBESD_EN_PREG_MASK (0x00010000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CORE_ATB_EN_PREG__CMN_ATB_ADC_EN_TMR_PREG_CMN_CORE_ATBESD_EN_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CORE_ATB_EN_PREG__CMN_ATB_ADC_EN_TMR_PREG_CMN_CORE_ATBESD_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CORE_ATB_EN_PREG__CMN_ATB_ADC_EN_TMR_PREG_CMN_CORE_ATBESD_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CORE_ATB_EN_PREG__CMN_ATB_ADC_EN_TMR_PREG_CMN_ATB_ADC_EN_PREG_MASK (0x00000400U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CORE_ATB_EN_PREG__CMN_ATB_ADC_EN_TMR_PREG_CMN_ATB_ADC_EN_PREG_SHIFT (0x0000000AU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CORE_ATB_EN_PREG__CMN_ATB_ADC_EN_TMR_PREG_CMN_ATB_ADC_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CORE_ATB_EN_PREG__CMN_ATB_ADC_EN_TMR_PREG_CMN_ATB_ADC_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CORE_ATB_EN_PREG__CMN_ATB_ADC_EN_TMR_PREG_CMN_ATB_ADC_EN_TMR_PREG_MASK (0x000003FFU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CORE_ATB_EN_PREG__CMN_ATB_ADC_EN_TMR_PREG_CMN_ATB_ADC_EN_TMR_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CORE_ATB_EN_PREG__CMN_ATB_ADC_EN_TMR_PREG_CMN_ATB_ADC_EN_TMR_PREG_RESETVAL (0x0000003FU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CORE_ATB_EN_PREG__CMN_ATB_ADC_EN_TMR_PREG_CMN_ATB_ADC_EN_TMR_PREG_MAX (0x000003FFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_CORE_ATB_EN_PREG__CMN_ATB_ADC_EN_TMR_PREG_RESETVAL (0x0000003FU)

/* HSRRSM_STATUS_PREG__HSRRSM_CTRL_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_HSRRSM_STATUS_PREG__HSRRSM_CTRL_PREG_HSRRSM_STATE_MASK (0x00070000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_HSRRSM_STATUS_PREG__HSRRSM_CTRL_PREG_HSRRSM_STATE_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_HSRRSM_STATUS_PREG__HSRRSM_CTRL_PREG_HSRRSM_STATE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_HSRRSM_STATUS_PREG__HSRRSM_CTRL_PREG_HSRRSM_STATE_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_HSRRSM_STATUS_PREG__HSRRSM_CTRL_PREG_HSRRSM_DELAY_PREG_MASK (0x00000007U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_HSRRSM_STATUS_PREG__HSRRSM_CTRL_PREG_HSRRSM_DELAY_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_HSRRSM_STATUS_PREG__HSRRSM_CTRL_PREG_HSRRSM_DELAY_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_HSRRSM_STATUS_PREG__HSRRSM_CTRL_PREG_HSRRSM_DELAY_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_HSRRSM_STATUS_PREG__HSRRSM_CTRL_PREG_RESETVAL (0x00000001U)

/* CMN_REFRCV1_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_REFRCV1_PREG_CMN_REFRCV1_BWVAL_PREG_MASK (0x00006000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_REFRCV1_PREG_CMN_REFRCV1_BWVAL_PREG_SHIFT (0x0000000DU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_REFRCV1_PREG_CMN_REFRCV1_BWVAL_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_REFRCV1_PREG_CMN_REFRCV1_BWVAL_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_REFRCV1_PREG_CMN_REFRCV1_REFCLK_TESTCLKEN_PREG_MASK (0x00001000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_REFRCV1_PREG_CMN_REFRCV1_REFCLK_TESTCLKEN_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_REFRCV1_PREG_CMN_REFRCV1_REFCLK_TESTCLKEN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_REFRCV1_PREG_CMN_REFRCV1_REFCLK_TESTCLKEN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_REFRCV1_PREG_CMN_REFRCV1_REFCLK_PLLLC1EN_PREG_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_REFRCV1_PREG_CMN_REFRCV1_REFCLK_PLLLC1EN_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_REFRCV1_PREG_CMN_REFRCV1_REFCLK_PLLLC1EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_REFRCV1_PREG_CMN_REFRCV1_REFCLK_PLLLC1EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_REFRCV1_PREG_CMN_REFRCV1_REFCLK_TERMEN_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_REFRCV1_PREG_CMN_REFRCV1_REFCLK_TERMEN_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_REFRCV1_PREG_CMN_REFRCV1_REFCLK_TERMEN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_REFRCV1_PREG_CMN_REFRCV1_REFCLK_TERMEN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_REFRCV1_PREG_RESETVAL              (0x00002000U)

/* CMN_PLLLC1_STATUS_B_PREG__CMN_PLLLC1_STATUS_A_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_STATUS_B_PREG__CMN_PLLLC1_STATUS_A_PREG_CMN_PLLLC1_STATUS_B_SSTWOPT_CODE_MASK (0x03FF0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_STATUS_B_PREG__CMN_PLLLC1_STATUS_A_PREG_CMN_PLLLC1_STATUS_B_SSTWOPT_CODE_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_STATUS_B_PREG__CMN_PLLLC1_STATUS_A_PREG_CMN_PLLLC1_STATUS_B_SSTWOPT_CODE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_STATUS_B_PREG__CMN_PLLLC1_STATUS_A_PREG_CMN_PLLLC1_STATUS_B_SSTWOPT_CODE_MAX (0x000003FFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_STATUS_B_PREG__CMN_PLLLC1_STATUS_A_PREG_CMN_PLLLC1_STATUS_A_DSMCORR_CODE_MASK (0x00007F00U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_STATUS_B_PREG__CMN_PLLLC1_STATUS_A_PREG_CMN_PLLLC1_STATUS_A_DSMCORR_CODE_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_STATUS_B_PREG__CMN_PLLLC1_STATUS_A_PREG_CMN_PLLLC1_STATUS_A_DSMCORR_CODE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_STATUS_B_PREG__CMN_PLLLC1_STATUS_A_PREG_CMN_PLLLC1_STATUS_A_DSMCORR_CODE_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_STATUS_B_PREG__CMN_PLLLC1_STATUS_A_PREG_CMN_PLLLC1_STATUS_A_LOCKED_MASK (0x00000080U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_STATUS_B_PREG__CMN_PLLLC1_STATUS_A_PREG_CMN_PLLLC1_STATUS_A_LOCKED_SHIFT (0x00000007U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_STATUS_B_PREG__CMN_PLLLC1_STATUS_A_PREG_CMN_PLLLC1_STATUS_A_LOCKED_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_STATUS_B_PREG__CMN_PLLLC1_STATUS_A_PREG_CMN_PLLLC1_STATUS_A_LOCKED_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_STATUS_B_PREG__CMN_PLLLC1_STATUS_A_PREG_CMN_PLLLC1_STATUS_A_DCOCAL_DONE_MASK (0x00000040U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_STATUS_B_PREG__CMN_PLLLC1_STATUS_A_PREG_CMN_PLLLC1_STATUS_A_DCOCAL_DONE_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_STATUS_B_PREG__CMN_PLLLC1_STATUS_A_PREG_CMN_PLLLC1_STATUS_A_DCOCAL_DONE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_STATUS_B_PREG__CMN_PLLLC1_STATUS_A_PREG_CMN_PLLLC1_STATUS_A_DCOCAL_DONE_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_STATUS_B_PREG__CMN_PLLLC1_STATUS_A_PREG_CMN_PLLLC1_STATUS_A_DCOCAL_CODE_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_STATUS_B_PREG__CMN_PLLLC1_STATUS_A_PREG_CMN_PLLLC1_STATUS_A_DCOCAL_CODE_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_STATUS_B_PREG__CMN_PLLLC1_STATUS_A_PREG_CMN_PLLLC1_STATUS_A_DCOCAL_CODE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_STATUS_B_PREG__CMN_PLLLC1_STATUS_A_PREG_CMN_PLLLC1_STATUS_A_DCOCAL_CODE_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_STATUS_B_PREG__CMN_PLLLC1_STATUS_A_PREG_RESETVAL (0x00000000U)

/* CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_FBDIVINT_PREG_MASK (0x03FF0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_FBDIVINT_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_FBDIVINT_PREG_RESETVAL (0x00000032U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_FBDIVINT_PREG_MAX (0x000003FFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_LOCKED_OVRD_EN_PREG_MASK (0x00002000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_LOCKED_OVRD_EN_PREG_SHIFT (0x0000000DU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_LOCKED_OVRD_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_LOCKED_OVRD_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_LOCKED_OVRD_PREG_MASK (0x00001000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_LOCKED_OVRD_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_LOCKED_OVRD_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_LOCKED_OVRD_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_PLL_REG_ISO_OVRD_EN_PREG_MASK (0x00000200U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_PLL_REG_ISO_OVRD_EN_PREG_SHIFT (0x00000009U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_PLL_REG_ISO_OVRD_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_PLL_REG_ISO_OVRD_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_PLL_REG_ISO_OVRD_PREG_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_PLL_REG_ISO_OVRD_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_PLL_REG_ISO_OVRD_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_PLL_REG_ISO_OVRD_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_LOCK_HOLD_OVRD_EN_PREG_MASK (0x00000080U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_LOCK_HOLD_OVRD_EN_PREG_SHIFT (0x00000007U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_LOCK_HOLD_OVRD_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_LOCK_HOLD_OVRD_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_LOCK_HOLD_OVRD_PREG_MASK (0x00000040U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_LOCK_HOLD_OVRD_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_LOCK_HOLD_OVRD_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_LOCK_HOLD_OVRD_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_PLL_EN_OVRD_EN_PREG_MASK (0x00000020U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_PLL_EN_OVRD_EN_PREG_SHIFT (0x00000005U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_PLL_EN_OVRD_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_PLL_EN_OVRD_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_PLL_EN_OVRD_PREG_MASK (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_PLL_EN_OVRD_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_PLL_EN_OVRD_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_PLL_EN_OVRD_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_PLL_RESET_N_OVRD_EN_PREG_MASK (0x00000008U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_PLL_RESET_N_OVRD_EN_PREG_SHIFT (0x00000003U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_PLL_RESET_N_OVRD_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_PLL_RESET_N_OVRD_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_PLL_RESET_N_OVRD_PREG_MASK (0x00000004U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_PLL_RESET_N_OVRD_PREG_SHIFT (0x00000002U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_PLL_RESET_N_OVRD_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_PLL_RESET_N_OVRD_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_PFDCLK1_SEL_PREG_MASK (0x00000002U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_PFDCLK1_SEL_PREG_SHIFT (0x00000001U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_PFDCLK1_SEL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_CMN_PLLLC1_PFDCLK1_SEL_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_FBDIV_INT_PREG__CMN_PLLLC1_GEN_PREG_RESETVAL (0x00320000U)

/* CMN_PLLLC1_DCOCAL_CTRL_PREG__CMN_PLLLC1_FBDIV_FRAC_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCOCAL_CTRL_PREG__CMN_PLLLC1_FBDIV_FRAC_PREG_CMN_PLLLC1_DCOCAL_START_OVRD_EN_PREG_MASK (0x02000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCOCAL_CTRL_PREG__CMN_PLLLC1_FBDIV_FRAC_PREG_CMN_PLLLC1_DCOCAL_START_OVRD_EN_PREG_SHIFT (0x00000019U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCOCAL_CTRL_PREG__CMN_PLLLC1_FBDIV_FRAC_PREG_CMN_PLLLC1_DCOCAL_START_OVRD_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCOCAL_CTRL_PREG__CMN_PLLLC1_FBDIV_FRAC_PREG_CMN_PLLLC1_DCOCAL_START_OVRD_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCOCAL_CTRL_PREG__CMN_PLLLC1_FBDIV_FRAC_PREG_CMN_PLLLC1_DCOCAL_START_OVRD_PREG_MASK (0x01000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCOCAL_CTRL_PREG__CMN_PLLLC1_FBDIV_FRAC_PREG_CMN_PLLLC1_DCOCAL_START_OVRD_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCOCAL_CTRL_PREG__CMN_PLLLC1_FBDIV_FRAC_PREG_CMN_PLLLC1_DCOCAL_START_OVRD_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCOCAL_CTRL_PREG__CMN_PLLLC1_FBDIV_FRAC_PREG_CMN_PLLLC1_DCOCAL_START_OVRD_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCOCAL_CTRL_PREG__CMN_PLLLC1_FBDIV_FRAC_PREG_CMN_PLLLC1_DCOCAL_STARTVAL_PREG_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCOCAL_CTRL_PREG__CMN_PLLLC1_FBDIV_FRAC_PREG_CMN_PLLLC1_DCOCAL_STARTVAL_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCOCAL_CTRL_PREG__CMN_PLLLC1_FBDIV_FRAC_PREG_CMN_PLLLC1_DCOCAL_STARTVAL_PREG_RESETVAL (0x00000012U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCOCAL_CTRL_PREG__CMN_PLLLC1_FBDIV_FRAC_PREG_CMN_PLLLC1_DCOCAL_STARTVAL_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCOCAL_CTRL_PREG__CMN_PLLLC1_FBDIV_FRAC_PREG_CMN_PLLLC1_FBDIVFRAC_PREG_MASK (0x0000FFFFU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCOCAL_CTRL_PREG__CMN_PLLLC1_FBDIV_FRAC_PREG_CMN_PLLLC1_FBDIVFRAC_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCOCAL_CTRL_PREG__CMN_PLLLC1_FBDIV_FRAC_PREG_CMN_PLLLC1_FBDIVFRAC_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCOCAL_CTRL_PREG__CMN_PLLLC1_FBDIV_FRAC_PREG_CMN_PLLLC1_FBDIVFRAC_PREG_MAX (0x0000FFFFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCOCAL_CTRL_PREG__CMN_PLLLC1_FBDIV_FRAC_PREG_RESETVAL (0x00120000U)

/* CMN_PLLLC1_ITERTMR_PREG__CMN_PLLLC1_INIT_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_ITERTMR_PREG__CMN_PLLLC1_INIT_PREG_CMN_PLLLC1_DCOCAL_ITERTMR_PREG_MASK (0x0FFF0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_ITERTMR_PREG__CMN_PLLLC1_INIT_PREG_CMN_PLLLC1_DCOCAL_ITERTMR_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_ITERTMR_PREG__CMN_PLLLC1_INIT_PREG_CMN_PLLLC1_DCOCAL_ITERTMR_PREG_RESETVAL (0x0000006EU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_ITERTMR_PREG__CMN_PLLLC1_INIT_PREG_CMN_PLLLC1_DCOCAL_ITERTMR_PREG_MAX (0x00000FFFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_ITERTMR_PREG__CMN_PLLLC1_INIT_PREG_CMN_PLLLC1_DCOCAL_INITSTEP_PREG_MASK (0x00007000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_ITERTMR_PREG__CMN_PLLLC1_INIT_PREG_CMN_PLLLC1_DCOCAL_INITSTEP_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_ITERTMR_PREG__CMN_PLLLC1_INIT_PREG_CMN_PLLLC1_DCOCAL_INITSTEP_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_ITERTMR_PREG__CMN_PLLLC1_INIT_PREG_CMN_PLLLC1_DCOCAL_INITSTEP_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_ITERTMR_PREG__CMN_PLLLC1_INIT_PREG_CMN_PLLLC1_DCOCAL_INITTMR_PREG_MASK (0x00000FFFU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_ITERTMR_PREG__CMN_PLLLC1_INIT_PREG_CMN_PLLLC1_DCOCAL_INITTMR_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_ITERTMR_PREG__CMN_PLLLC1_INIT_PREG_CMN_PLLLC1_DCOCAL_INITTMR_PREG_RESETVAL (0x0000005AU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_ITERTMR_PREG__CMN_PLLLC1_INIT_PREG_CMN_PLLLC1_DCOCAL_INITTMR_PREG_MAX (0x00000FFFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_ITERTMR_PREG__CMN_PLLLC1_INIT_PREG_RESETVAL (0x006E305AU)

/* CMN_PLLLC1_LF_COEFF_MODE1_PREG__CMN_PLLLC1_MODE_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LF_COEFF_MODE1_PREG__CMN_PLLLC1_MODE_PREG_CMN_PLLLC1_LF_PROPCOEFF_MODE1_PREG_MASK (0x70000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LF_COEFF_MODE1_PREG__CMN_PLLLC1_MODE_PREG_CMN_PLLLC1_LF_PROPCOEFF_MODE1_PREG_SHIFT (0x0000001CU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LF_COEFF_MODE1_PREG__CMN_PLLLC1_MODE_PREG_CMN_PLLLC1_LF_PROPCOEFF_MODE1_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LF_COEFF_MODE1_PREG__CMN_PLLLC1_MODE_PREG_CMN_PLLLC1_LF_PROPCOEFF_MODE1_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LF_COEFF_MODE1_PREG__CMN_PLLLC1_MODE_PREG_CMN_PLLLC1_LF_PROPFRAC_MODE1_PREG_MASK (0x01F00000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LF_COEFF_MODE1_PREG__CMN_PLLLC1_MODE_PREG_CMN_PLLLC1_LF_PROPFRAC_MODE1_PREG_SHIFT (0x00000014U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LF_COEFF_MODE1_PREG__CMN_PLLLC1_MODE_PREG_CMN_PLLLC1_LF_PROPFRAC_MODE1_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LF_COEFF_MODE1_PREG__CMN_PLLLC1_MODE_PREG_CMN_PLLLC1_LF_PROPFRAC_MODE1_PREG_MAX (0x0000001FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LF_COEFF_MODE1_PREG__CMN_PLLLC1_MODE_PREG_CMN_PLLLC1_LF_INTCOEFF_MODE1_PREG_MASK (0x000F0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LF_COEFF_MODE1_PREG__CMN_PLLLC1_MODE_PREG_CMN_PLLLC1_LF_INTCOEFF_MODE1_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LF_COEFF_MODE1_PREG__CMN_PLLLC1_MODE_PREG_CMN_PLLLC1_LF_INTCOEFF_MODE1_PREG_RESETVAL (0x00000006U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LF_COEFF_MODE1_PREG__CMN_PLLLC1_MODE_PREG_CMN_PLLLC1_LF_INTCOEFF_MODE1_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LF_COEFF_MODE1_PREG__CMN_PLLLC1_MODE_PREG_CMN_PLLLC1_INTMODE_PREG_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LF_COEFF_MODE1_PREG__CMN_PLLLC1_MODE_PREG_CMN_PLLLC1_INTMODE_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LF_COEFF_MODE1_PREG__CMN_PLLLC1_MODE_PREG_CMN_PLLLC1_INTMODE_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LF_COEFF_MODE1_PREG__CMN_PLLLC1_MODE_PREG_CMN_PLLLC1_INTMODE_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LF_COEFF_MODE1_PREG__CMN_PLLLC1_MODE_PREG_CMN_PLLLC1_TDCMODE_PREG_MASK (0x0000000FU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LF_COEFF_MODE1_PREG__CMN_PLLLC1_MODE_PREG_CMN_PLLLC1_TDCMODE_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LF_COEFF_MODE1_PREG__CMN_PLLLC1_MODE_PREG_CMN_PLLLC1_TDCMODE_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LF_COEFF_MODE1_PREG__CMN_PLLLC1_MODE_PREG_CMN_PLLLC1_TDCMODE_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LF_COEFF_MODE1_PREG__CMN_PLLLC1_MODE_PREG_RESETVAL (0x30060100U)

/* CMN_PLLLC1_LOCK_CNTSTART_PREG__CMN_PLLLC1_LF_COEFF_MODE0_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LOCK_CNTSTART_PREG__CMN_PLLLC1_LF_COEFF_MODE0_PREG_CMN_PLLLC1_LOCK_CNTSTART_PREG_MASK (0x0FFF0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LOCK_CNTSTART_PREG__CMN_PLLLC1_LF_COEFF_MODE0_PREG_CMN_PLLLC1_LOCK_CNTSTART_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LOCK_CNTSTART_PREG__CMN_PLLLC1_LF_COEFF_MODE0_PREG_CMN_PLLLC1_LOCK_CNTSTART_PREG_RESETVAL (0x000003E8U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LOCK_CNTSTART_PREG__CMN_PLLLC1_LF_COEFF_MODE0_PREG_CMN_PLLLC1_LOCK_CNTSTART_PREG_MAX (0x00000FFFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LOCK_CNTSTART_PREG__CMN_PLLLC1_LF_COEFF_MODE0_PREG_CMN_PLLLC1_LF_PROPCOEFF_MODE0_PREG_MASK (0x00007000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LOCK_CNTSTART_PREG__CMN_PLLLC1_LF_COEFF_MODE0_PREG_CMN_PLLLC1_LF_PROPCOEFF_MODE0_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LOCK_CNTSTART_PREG__CMN_PLLLC1_LF_COEFF_MODE0_PREG_CMN_PLLLC1_LF_PROPCOEFF_MODE0_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LOCK_CNTSTART_PREG__CMN_PLLLC1_LF_COEFF_MODE0_PREG_CMN_PLLLC1_LF_PROPCOEFF_MODE0_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LOCK_CNTSTART_PREG__CMN_PLLLC1_LF_COEFF_MODE0_PREG_CMN_PLLLC1_LF_PROPFRAC_MODE0_PREG_MASK (0x000001F0U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LOCK_CNTSTART_PREG__CMN_PLLLC1_LF_COEFF_MODE0_PREG_CMN_PLLLC1_LF_PROPFRAC_MODE0_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LOCK_CNTSTART_PREG__CMN_PLLLC1_LF_COEFF_MODE0_PREG_CMN_PLLLC1_LF_PROPFRAC_MODE0_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LOCK_CNTSTART_PREG__CMN_PLLLC1_LF_COEFF_MODE0_PREG_CMN_PLLLC1_LF_PROPFRAC_MODE0_PREG_MAX (0x0000001FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LOCK_CNTSTART_PREG__CMN_PLLLC1_LF_COEFF_MODE0_PREG_CMN_PLLLC1_LF_INTCOEFF_MODE0_PREG_MASK (0x0000000FU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LOCK_CNTSTART_PREG__CMN_PLLLC1_LF_COEFF_MODE0_PREG_CMN_PLLLC1_LF_INTCOEFF_MODE0_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LOCK_CNTSTART_PREG__CMN_PLLLC1_LF_COEFF_MODE0_PREG_CMN_PLLLC1_LF_INTCOEFF_MODE0_PREG_RESETVAL (0x00000005U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LOCK_CNTSTART_PREG__CMN_PLLLC1_LF_COEFF_MODE0_PREG_CMN_PLLLC1_LF_INTCOEFF_MODE0_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LOCK_CNTSTART_PREG__CMN_PLLLC1_LF_COEFF_MODE0_PREG_RESETVAL (0x03E82005U)

/* CMN_PLLLC1_CLK1_PREG__CMN_PLLLC1_LOCK_CNTTHRESH_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_CLK1_PREG__CMN_PLLLC1_LOCK_CNTTHRESH_PREG_CMN_PLLLC1_CLK1_EN_PREG_MASK (0x10000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_CLK1_PREG__CMN_PLLLC1_LOCK_CNTTHRESH_PREG_CMN_PLLLC1_CLK1_EN_PREG_SHIFT (0x0000001CU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_CLK1_PREG__CMN_PLLLC1_LOCK_CNTTHRESH_PREG_CMN_PLLLC1_CLK1_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_CLK1_PREG__CMN_PLLLC1_LOCK_CNTTHRESH_PREG_CMN_PLLLC1_CLK1_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_CLK1_PREG__CMN_PLLLC1_LOCK_CNTTHRESH_PREG_CMN_PLLLC1_CLK1OUTDIV_PREG_MASK (0x007F0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_CLK1_PREG__CMN_PLLLC1_LOCK_CNTTHRESH_PREG_CMN_PLLLC1_CLK1OUTDIV_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_CLK1_PREG__CMN_PLLLC1_LOCK_CNTTHRESH_PREG_CMN_PLLLC1_CLK1OUTDIV_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_CLK1_PREG__CMN_PLLLC1_LOCK_CNTTHRESH_PREG_CMN_PLLLC1_CLK1OUTDIV_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_CLK1_PREG__CMN_PLLLC1_LOCK_CNTTHRESH_PREG_CMN_PLLLC1_LOCK_CNTTHRESH_PREG_MASK (0x00000FFFU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_CLK1_PREG__CMN_PLLLC1_LOCK_CNTTHRESH_PREG_CMN_PLLLC1_LOCK_CNTTHRESH_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_CLK1_PREG__CMN_PLLLC1_LOCK_CNTTHRESH_PREG_CMN_PLLLC1_LOCK_CNTTHRESH_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_CLK1_PREG__CMN_PLLLC1_LOCK_CNTTHRESH_PREG_CMN_PLLLC1_LOCK_CNTTHRESH_PREG_MAX (0x00000FFFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_CLK1_PREG__CMN_PLLLC1_LOCK_CNTTHRESH_PREG_RESETVAL (0x00000001U)

/* CMN_PLLLC1_BWCAL_MODE1_PREG__CMN_PLLLC1_CLK0_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_BWCAL_MODE1_PREG__CMN_PLLLC1_CLK0_PREG_CMN_PLLLC1_BWCAL_EN_MODE1_PREG_MASK (0x80000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_BWCAL_MODE1_PREG__CMN_PLLLC1_CLK0_PREG_CMN_PLLLC1_BWCAL_EN_MODE1_PREG_SHIFT (0x0000001FU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_BWCAL_MODE1_PREG__CMN_PLLLC1_CLK0_PREG_CMN_PLLLC1_BWCAL_EN_MODE1_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_BWCAL_MODE1_PREG__CMN_PLLLC1_CLK0_PREG_CMN_PLLLC1_BWCAL_EN_MODE1_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_BWCAL_MODE1_PREG__CMN_PLLLC1_CLK0_PREG_CMN_PLLLC1_BWCAL_THRESH_MODE1_PREG_MASK (0x0F000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_BWCAL_MODE1_PREG__CMN_PLLLC1_CLK0_PREG_CMN_PLLLC1_BWCAL_THRESH_MODE1_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_BWCAL_MODE1_PREG__CMN_PLLLC1_CLK0_PREG_CMN_PLLLC1_BWCAL_THRESH_MODE1_PREG_RESETVAL (0x0000000AU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_BWCAL_MODE1_PREG__CMN_PLLLC1_CLK0_PREG_CMN_PLLLC1_BWCAL_THRESH_MODE1_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_BWCAL_MODE1_PREG__CMN_PLLLC1_CLK0_PREG_CMN_PLLLC1_BWCAL_TMR_MODE1_PREG_MASK (0x001F0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_BWCAL_MODE1_PREG__CMN_PLLLC1_CLK0_PREG_CMN_PLLLC1_BWCAL_TMR_MODE1_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_BWCAL_MODE1_PREG__CMN_PLLLC1_CLK0_PREG_CMN_PLLLC1_BWCAL_TMR_MODE1_PREG_RESETVAL (0x00000004U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_BWCAL_MODE1_PREG__CMN_PLLLC1_CLK0_PREG_CMN_PLLLC1_BWCAL_TMR_MODE1_PREG_MAX (0x0000001FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_BWCAL_MODE1_PREG__CMN_PLLLC1_CLK0_PREG_CMN_PLLLC1_CLK0_EN_PREG_MASK (0x00001000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_BWCAL_MODE1_PREG__CMN_PLLLC1_CLK0_PREG_CMN_PLLLC1_CLK0_EN_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_BWCAL_MODE1_PREG__CMN_PLLLC1_CLK0_PREG_CMN_PLLLC1_CLK0_EN_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_BWCAL_MODE1_PREG__CMN_PLLLC1_CLK0_PREG_CMN_PLLLC1_CLK0_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_BWCAL_MODE1_PREG__CMN_PLLLC1_CLK0_PREG_CMN_PLLLC1_CLK0OUTDIV_PREG_MASK (0x0000007FU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_BWCAL_MODE1_PREG__CMN_PLLLC1_CLK0_PREG_CMN_PLLLC1_CLK0OUTDIV_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_BWCAL_MODE1_PREG__CMN_PLLLC1_CLK0_PREG_CMN_PLLLC1_CLK0OUTDIV_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_BWCAL_MODE1_PREG__CMN_PLLLC1_CLK0_PREG_CMN_PLLLC1_CLK0OUTDIV_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_BWCAL_MODE1_PREG__CMN_PLLLC1_CLK0_PREG_RESETVAL (0x8A041001U)

/* CMN_PLLLC1_DSMCORR_PREG__CMN_PLLLC1_BWCAL_MODE0_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_PREG__CMN_PLLLC1_BWCAL_MODE0_PREG_CMN_PLLLC1_DSMCORR_EN_PREG_MASK (0x04000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_PREG__CMN_PLLLC1_BWCAL_MODE0_PREG_CMN_PLLLC1_DSMCORR_EN_PREG_SHIFT (0x0000001AU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_PREG__CMN_PLLLC1_BWCAL_MODE0_PREG_CMN_PLLLC1_DSMCORR_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_PREG__CMN_PLLLC1_BWCAL_MODE0_PREG_CMN_PLLLC1_DSMCORR_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_PREG__CMN_PLLLC1_BWCAL_MODE0_PREG_CMN_PLLLC1_DSMCORR_STARTVAL_PREG_MASK (0x03F80000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_PREG__CMN_PLLLC1_BWCAL_MODE0_PREG_CMN_PLLLC1_DSMCORR_STARTVAL_PREG_SHIFT (0x00000013U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_PREG__CMN_PLLLC1_BWCAL_MODE0_PREG_CMN_PLLLC1_DSMCORR_STARTVAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_PREG__CMN_PLLLC1_BWCAL_MODE0_PREG_CMN_PLLLC1_DSMCORR_STARTVAL_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_PREG__CMN_PLLLC1_BWCAL_MODE0_PREG_CMN_PLLLC1_DSMCORR_GAIN_PREG_MASK (0x00070000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_PREG__CMN_PLLLC1_BWCAL_MODE0_PREG_CMN_PLLLC1_DSMCORR_GAIN_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_PREG__CMN_PLLLC1_BWCAL_MODE0_PREG_CMN_PLLLC1_DSMCORR_GAIN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_PREG__CMN_PLLLC1_BWCAL_MODE0_PREG_CMN_PLLLC1_DSMCORR_GAIN_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_PREG__CMN_PLLLC1_BWCAL_MODE0_PREG_CMN_PLLLC1_BWCAL_EN_MODE0_PREG_MASK (0x00008000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_PREG__CMN_PLLLC1_BWCAL_MODE0_PREG_CMN_PLLLC1_BWCAL_EN_MODE0_PREG_SHIFT (0x0000000FU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_PREG__CMN_PLLLC1_BWCAL_MODE0_PREG_CMN_PLLLC1_BWCAL_EN_MODE0_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_PREG__CMN_PLLLC1_BWCAL_MODE0_PREG_CMN_PLLLC1_BWCAL_EN_MODE0_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_PREG__CMN_PLLLC1_BWCAL_MODE0_PREG_CMN_PLLLC1_BWCAL_THRESH_MODE0_PREG_MASK (0x00000F00U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_PREG__CMN_PLLLC1_BWCAL_MODE0_PREG_CMN_PLLLC1_BWCAL_THRESH_MODE0_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_PREG__CMN_PLLLC1_BWCAL_MODE0_PREG_CMN_PLLLC1_BWCAL_THRESH_MODE0_PREG_RESETVAL (0x00000007U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_PREG__CMN_PLLLC1_BWCAL_MODE0_PREG_CMN_PLLLC1_BWCAL_THRESH_MODE0_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_PREG__CMN_PLLLC1_BWCAL_MODE0_PREG_CMN_PLLLC1_BWCAL_TMR_MODE0_PREG_MASK (0x0000001FU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_PREG__CMN_PLLLC1_BWCAL_MODE0_PREG_CMN_PLLLC1_BWCAL_TMR_MODE0_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_PREG__CMN_PLLLC1_BWCAL_MODE0_PREG_CMN_PLLLC1_BWCAL_TMR_MODE0_PREG_RESETVAL (0x00000006U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_PREG__CMN_PLLLC1_BWCAL_MODE0_PREG_CMN_PLLLC1_BWCAL_TMR_MODE0_PREG_MAX (0x0000001FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_PREG__CMN_PLLLC1_BWCAL_MODE0_PREG_RESETVAL (0x00008706U)

/* CMN_PLLLC1_SS_AMP_STEP_SIZE_PREG__CMN_PLLLC1_SS_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_SS_AMP_STEP_SIZE_PREG__CMN_PLLLC1_SS_PREG_CMN_PLLLC1_SS_AMP_STEP_SIZE_PREG_MASK (0x0FFF0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_SS_AMP_STEP_SIZE_PREG__CMN_PLLLC1_SS_PREG_CMN_PLLLC1_SS_AMP_STEP_SIZE_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_SS_AMP_STEP_SIZE_PREG__CMN_PLLLC1_SS_PREG_CMN_PLLLC1_SS_AMP_STEP_SIZE_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_SS_AMP_STEP_SIZE_PREG__CMN_PLLLC1_SS_PREG_CMN_PLLLC1_SS_AMP_STEP_SIZE_PREG_MAX (0x00000FFFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_SS_AMP_STEP_SIZE_PREG__CMN_PLLLC1_SS_PREG_CMN_PLLLC1_SS_NUM_STEPS_PREG_MASK (0x00007F00U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_SS_AMP_STEP_SIZE_PREG__CMN_PLLLC1_SS_PREG_CMN_PLLLC1_SS_NUM_STEPS_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_SS_AMP_STEP_SIZE_PREG__CMN_PLLLC1_SS_PREG_CMN_PLLLC1_SS_NUM_STEPS_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_SS_AMP_STEP_SIZE_PREG__CMN_PLLLC1_SS_PREG_CMN_PLLLC1_SS_NUM_STEPS_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_SS_AMP_STEP_SIZE_PREG__CMN_PLLLC1_SS_PREG_CMN_PLLLC1_SS_ENABLE_PREG_MASK (0x00000080U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_SS_AMP_STEP_SIZE_PREG__CMN_PLLLC1_SS_PREG_CMN_PLLLC1_SS_ENABLE_PREG_SHIFT (0x00000007U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_SS_AMP_STEP_SIZE_PREG__CMN_PLLLC1_SS_PREG_CMN_PLLLC1_SS_ENABLE_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_SS_AMP_STEP_SIZE_PREG__CMN_PLLLC1_SS_PREG_CMN_PLLLC1_SS_ENABLE_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_SS_AMP_STEP_SIZE_PREG__CMN_PLLLC1_SS_PREG_RESETVAL (0x00000000U)

/* CMN_PLLLC1_LF_PROP_OVR_PREG__CMN_PLLLC1_SSTWOPT_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LF_PROP_OVR_PREG__CMN_PLLLC1_SSTWOPT_PREG_CMN_PLLLC1_LF_PROP_OVREN_PREG_MASK (0x02000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LF_PROP_OVR_PREG__CMN_PLLLC1_SSTWOPT_PREG_CMN_PLLLC1_LF_PROP_OVREN_PREG_SHIFT (0x00000019U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LF_PROP_OVR_PREG__CMN_PLLLC1_SSTWOPT_PREG_CMN_PLLLC1_LF_PROP_OVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LF_PROP_OVR_PREG__CMN_PLLLC1_SSTWOPT_PREG_CMN_PLLLC1_LF_PROP_OVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LF_PROP_OVR_PREG__CMN_PLLLC1_SSTWOPT_PREG_CMN_PLLLC1_LF_PROP_OVRVAL_PREG_MASK (0x01FF0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LF_PROP_OVR_PREG__CMN_PLLLC1_SSTWOPT_PREG_CMN_PLLLC1_LF_PROP_OVRVAL_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LF_PROP_OVR_PREG__CMN_PLLLC1_SSTWOPT_PREG_CMN_PLLLC1_LF_PROP_OVRVAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LF_PROP_OVR_PREG__CMN_PLLLC1_SSTWOPT_PREG_CMN_PLLLC1_LF_PROP_OVRVAL_PREG_MAX (0x000001FFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LF_PROP_OVR_PREG__CMN_PLLLC1_SSTWOPT_PREG_CMN_PLLLC1_SSTWOPT_EN_PREG_MASK (0x00000400U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LF_PROP_OVR_PREG__CMN_PLLLC1_SSTWOPT_PREG_CMN_PLLLC1_SSTWOPT_EN_PREG_SHIFT (0x0000000AU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LF_PROP_OVR_PREG__CMN_PLLLC1_SSTWOPT_PREG_CMN_PLLLC1_SSTWOPT_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LF_PROP_OVR_PREG__CMN_PLLLC1_SSTWOPT_PREG_CMN_PLLLC1_SSTWOPT_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LF_PROP_OVR_PREG__CMN_PLLLC1_SSTWOPT_PREG_CMN_PLLLC1_SSTWOPT_STARTVAL_PREG_MASK (0x000003FFU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LF_PROP_OVR_PREG__CMN_PLLLC1_SSTWOPT_PREG_CMN_PLLLC1_SSTWOPT_STARTVAL_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LF_PROP_OVR_PREG__CMN_PLLLC1_SSTWOPT_PREG_CMN_PLLLC1_SSTWOPT_STARTVAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LF_PROP_OVR_PREG__CMN_PLLLC1_SSTWOPT_PREG_CMN_PLLLC1_SSTWOPT_STARTVAL_PREG_MAX (0x000003FFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LF_PROP_OVR_PREG__CMN_PLLLC1_SSTWOPT_PREG_RESETVAL (0x00000000U)

/* CMN_PLLLC1_DSMCORR_OVR_PREG__CMN_PLLLC1_LF_INT_OVR_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_OVR_PREG__CMN_PLLLC1_LF_INT_OVR_PREG_CMN_PLLLC1_DSMCORR_OVREN_PREG_MASK (0x00800000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_OVR_PREG__CMN_PLLLC1_LF_INT_OVR_PREG_CMN_PLLLC1_DSMCORR_OVREN_PREG_SHIFT (0x00000017U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_OVR_PREG__CMN_PLLLC1_LF_INT_OVR_PREG_CMN_PLLLC1_DSMCORR_OVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_OVR_PREG__CMN_PLLLC1_LF_INT_OVR_PREG_CMN_PLLLC1_DSMCORR_OVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_OVR_PREG__CMN_PLLLC1_LF_INT_OVR_PREG_CMN_PLLLC1_DSMCORR_OVRVAL_PREG_MASK (0x007F0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_OVR_PREG__CMN_PLLLC1_LF_INT_OVR_PREG_CMN_PLLLC1_DSMCORR_OVRVAL_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_OVR_PREG__CMN_PLLLC1_LF_INT_OVR_PREG_CMN_PLLLC1_DSMCORR_OVRVAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_OVR_PREG__CMN_PLLLC1_LF_INT_OVR_PREG_CMN_PLLLC1_DSMCORR_OVRVAL_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_OVR_PREG__CMN_PLLLC1_LF_INT_OVR_PREG_CMN_PLLLC1_LF_INT_OVREN_PREG_MASK (0x00002000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_OVR_PREG__CMN_PLLLC1_LF_INT_OVR_PREG_CMN_PLLLC1_LF_INT_OVREN_PREG_SHIFT (0x0000000DU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_OVR_PREG__CMN_PLLLC1_LF_INT_OVR_PREG_CMN_PLLLC1_LF_INT_OVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_OVR_PREG__CMN_PLLLC1_LF_INT_OVR_PREG_CMN_PLLLC1_LF_INT_OVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_OVR_PREG__CMN_PLLLC1_LF_INT_OVR_PREG_CMN_PLLLC1_LF_INT_OVRVAL_PREG_MASK (0x00001FFFU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_OVR_PREG__CMN_PLLLC1_LF_INT_OVR_PREG_CMN_PLLLC1_LF_INT_OVRVAL_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_OVR_PREG__CMN_PLLLC1_LF_INT_OVR_PREG_CMN_PLLLC1_LF_INT_OVRVAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_OVR_PREG__CMN_PLLLC1_LF_INT_OVR_PREG_CMN_PLLLC1_LF_INT_OVRVAL_PREG_MAX (0x00001FFFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DSMCORR_OVR_PREG__CMN_PLLLC1_LF_INT_OVR_PREG_RESETVAL (0x00000000U)

/* CMN_PLLLC1_DCO_PREG__CMN_PLLLC1_SSTWOPT_OVR_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCO_PREG__CMN_PLLLC1_SSTWOPT_OVR_PREG_CMN_PLLLC1_DCOCAL_OVREN_PREG_MASK (0x40000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCO_PREG__CMN_PLLLC1_SSTWOPT_OVR_PREG_CMN_PLLLC1_DCOCAL_OVREN_PREG_SHIFT (0x0000001EU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCO_PREG__CMN_PLLLC1_SSTWOPT_OVR_PREG_CMN_PLLLC1_DCOCAL_OVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCO_PREG__CMN_PLLLC1_SSTWOPT_OVR_PREG_CMN_PLLLC1_DCOCAL_OVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCO_PREG__CMN_PLLLC1_SSTWOPT_OVR_PREG_CMN_PLLLC1_DCOCAL_OVRVAL_PREG_MASK (0x3F000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCO_PREG__CMN_PLLLC1_SSTWOPT_OVR_PREG_CMN_PLLLC1_DCOCAL_OVRVAL_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCO_PREG__CMN_PLLLC1_SSTWOPT_OVR_PREG_CMN_PLLLC1_DCOCAL_OVRVAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCO_PREG__CMN_PLLLC1_SSTWOPT_OVR_PREG_CMN_PLLLC1_DCOCAL_OVRVAL_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCO_PREG__CMN_PLLLC1_SSTWOPT_OVR_PREG_CMN_PLLLC1_DCO_ITRIM_PREG_MASK (0x00380000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCO_PREG__CMN_PLLLC1_SSTWOPT_OVR_PREG_CMN_PLLLC1_DCO_ITRIM_PREG_SHIFT (0x00000013U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCO_PREG__CMN_PLLLC1_SSTWOPT_OVR_PREG_CMN_PLLLC1_DCO_ITRIM_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCO_PREG__CMN_PLLLC1_SSTWOPT_OVR_PREG_CMN_PLLLC1_DCO_ITRIM_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCO_PREG__CMN_PLLLC1_SSTWOPT_OVR_PREG_CMN_PLLLC1_ROFFSET_PREG_MASK (0x00070000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCO_PREG__CMN_PLLLC1_SSTWOPT_OVR_PREG_CMN_PLLLC1_ROFFSET_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCO_PREG__CMN_PLLLC1_SSTWOPT_OVR_PREG_CMN_PLLLC1_ROFFSET_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCO_PREG__CMN_PLLLC1_SSTWOPT_OVR_PREG_CMN_PLLLC1_ROFFSET_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCO_PREG__CMN_PLLLC1_SSTWOPT_OVR_PREG_CMN_PLLLC1_SSTWOPT_OVREN_PREG_MASK (0x00000400U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCO_PREG__CMN_PLLLC1_SSTWOPT_OVR_PREG_CMN_PLLLC1_SSTWOPT_OVREN_PREG_SHIFT (0x0000000AU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCO_PREG__CMN_PLLLC1_SSTWOPT_OVR_PREG_CMN_PLLLC1_SSTWOPT_OVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCO_PREG__CMN_PLLLC1_SSTWOPT_OVR_PREG_CMN_PLLLC1_SSTWOPT_OVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCO_PREG__CMN_PLLLC1_SSTWOPT_OVR_PREG_CMN_PLLLC1_SSTWOPT_OVRVAL_PREG_MASK (0x000003FFU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCO_PREG__CMN_PLLLC1_SSTWOPT_OVR_PREG_CMN_PLLLC1_SSTWOPT_OVRVAL_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCO_PREG__CMN_PLLLC1_SSTWOPT_OVR_PREG_CMN_PLLLC1_SSTWOPT_OVRVAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCO_PREG__CMN_PLLLC1_SSTWOPT_OVR_PREG_CMN_PLLLC1_SSTWOPT_OVRVAL_PREG_MAX (0x000003FFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_DCO_PREG__CMN_PLLLC1_SSTWOPT_OVR_PREG_RESETVAL (0x001B0000U)

/* CMN_PLLLCSM1_STATUS_PREG__CMN_PLLLC1_AVDD_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_STATUS_PREG__CMN_PLLLC1_AVDD_PREG_CMN_PLLLCSM1_STATE_MASK (0x3FFF0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_STATUS_PREG__CMN_PLLLC1_AVDD_PREG_CMN_PLLLCSM1_STATE_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_STATUS_PREG__CMN_PLLLC1_AVDD_PREG_CMN_PLLLCSM1_STATE_RESETVAL (0x00000B00U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_STATUS_PREG__CMN_PLLLC1_AVDD_PREG_CMN_PLLLCSM1_STATE_MAX (0x00003FFFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_STATUS_PREG__CMN_PLLLC1_AVDD_PREG_CMN_PLLLC1_LFAVDDREG_VTRIM_PREG_MASK (0x00000E00U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_STATUS_PREG__CMN_PLLLC1_AVDD_PREG_CMN_PLLLC1_LFAVDDREG_VTRIM_PREG_SHIFT (0x00000009U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_STATUS_PREG__CMN_PLLLC1_AVDD_PREG_CMN_PLLLC1_LFAVDDREG_VTRIM_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_STATUS_PREG__CMN_PLLLC1_AVDD_PREG_CMN_PLLLC1_LFAVDDREG_VTRIM_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_STATUS_PREG__CMN_PLLLC1_AVDD_PREG_CMN_PLLLC1_HFAVDDREG_VTRIM_PREG_MASK (0x000001C0U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_STATUS_PREG__CMN_PLLLC1_AVDD_PREG_CMN_PLLLC1_HFAVDDREG_VTRIM_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_STATUS_PREG__CMN_PLLLC1_AVDD_PREG_CMN_PLLLC1_HFAVDDREG_VTRIM_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_STATUS_PREG__CMN_PLLLC1_AVDD_PREG_CMN_PLLLC1_HFAVDDREG_VTRIM_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_STATUS_PREG__CMN_PLLLC1_AVDD_PREG_CMN_PLLLC1_CLK1AVDDREG_VTRIM_PREG_MASK (0x00000038U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_STATUS_PREG__CMN_PLLLC1_AVDD_PREG_CMN_PLLLC1_CLK1AVDDREG_VTRIM_PREG_SHIFT (0x00000003U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_STATUS_PREG__CMN_PLLLC1_AVDD_PREG_CMN_PLLLC1_CLK1AVDDREG_VTRIM_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_STATUS_PREG__CMN_PLLLC1_AVDD_PREG_CMN_PLLLC1_CLK1AVDDREG_VTRIM_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_STATUS_PREG__CMN_PLLLC1_AVDD_PREG_CMN_PLLLC1_CLK0AVDDREG_VTRIM_PREG_MASK (0x00000007U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_STATUS_PREG__CMN_PLLLC1_AVDD_PREG_CMN_PLLLC1_CLK0AVDDREG_VTRIM_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_STATUS_PREG__CMN_PLLLC1_AVDD_PREG_CMN_PLLLC1_CLK0AVDDREG_VTRIM_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_STATUS_PREG__CMN_PLLLC1_AVDD_PREG_CMN_PLLLC1_CLK0AVDDREG_VTRIM_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_STATUS_PREG__CMN_PLLLC1_AVDD_PREG_RESETVAL (0x0B0006DBU)

/* CMN_PLLLCSM1_PLLEN_TMR_PREG__CMN_PLLLCSM1_CTRL_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_PLLEN_TMR_PREG__CMN_PLLLCSM1_CTRL_PREG_CMN_PLLLCSM1_PLLEN_TMR_VAL_PREG_MASK (0x0FFF0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_PLLEN_TMR_PREG__CMN_PLLLCSM1_CTRL_PREG_CMN_PLLLCSM1_PLLEN_TMR_VAL_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_PLLEN_TMR_PREG__CMN_PLLLCSM1_CTRL_PREG_CMN_PLLLCSM1_PLLEN_TMR_VAL_PREG_RESETVAL (0x00000032U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_PLLEN_TMR_PREG__CMN_PLLLCSM1_CTRL_PREG_CMN_PLLLCSM1_PLLEN_TMR_VAL_PREG_MAX (0x00000FFFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_PLLEN_TMR_PREG__CMN_PLLLCSM1_CTRL_PREG_CMN_PLLLCSM1_FORCE_CAL_DONE_PREG_MASK (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_PLLEN_TMR_PREG__CMN_PLLLCSM1_CTRL_PREG_CMN_PLLLCSM1_FORCE_CAL_DONE_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_PLLEN_TMR_PREG__CMN_PLLLCSM1_CTRL_PREG_CMN_PLLLCSM1_FORCE_CAL_DONE_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_PLLEN_TMR_PREG__CMN_PLLLCSM1_CTRL_PREG_CMN_PLLLCSM1_FORCE_CAL_DONE_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_PLLEN_TMR_PREG__CMN_PLLLCSM1_CTRL_PREG_CMN_PLLLCSM1_SKIP_PLL_CAL_RECAL_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_PLLEN_TMR_PREG__CMN_PLLLCSM1_CTRL_PREG_CMN_PLLLCSM1_SKIP_PLL_CAL_RECAL_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_PLLEN_TMR_PREG__CMN_PLLLCSM1_CTRL_PREG_CMN_PLLLCSM1_SKIP_PLL_CAL_RECAL_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_PLLEN_TMR_PREG__CMN_PLLLCSM1_CTRL_PREG_CMN_PLLLCSM1_SKIP_PLL_CAL_RECAL_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_PLLEN_TMR_PREG__CMN_PLLLCSM1_CTRL_PREG_RESETVAL (0x00320001U)

/* CMN_PLLLCSM1_PLLVREF_TMR_PREG__CMN_PLLLCSM1_PLLPRE_TMR_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_PLLVREF_TMR_PREG__CMN_PLLLCSM1_PLLPRE_TMR_PREG_CMN_PLLLCSM1_PLLVREF_TMR_VAL_PREG_MASK (0x0FFF0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_PLLVREF_TMR_PREG__CMN_PLLLCSM1_PLLPRE_TMR_PREG_CMN_PLLLCSM1_PLLVREF_TMR_VAL_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_PLLVREF_TMR_PREG__CMN_PLLLCSM1_PLLPRE_TMR_PREG_CMN_PLLLCSM1_PLLVREF_TMR_VAL_PREG_RESETVAL (0x00000005U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_PLLVREF_TMR_PREG__CMN_PLLLCSM1_PLLPRE_TMR_PREG_CMN_PLLLCSM1_PLLVREF_TMR_VAL_PREG_MAX (0x00000FFFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_PLLVREF_TMR_PREG__CMN_PLLLCSM1_PLLPRE_TMR_PREG_CMN_PLLLCSM1_PLLPRE_TMR_VAL_PREG_MASK (0x00000FFFU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_PLLVREF_TMR_PREG__CMN_PLLLCSM1_PLLPRE_TMR_PREG_CMN_PLLLCSM1_PLLPRE_TMR_VAL_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_PLLVREF_TMR_PREG__CMN_PLLLCSM1_PLLPRE_TMR_PREG_CMN_PLLLCSM1_PLLPRE_TMR_VAL_PREG_RESETVAL (0x0000007DU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_PLLVREF_TMR_PREG__CMN_PLLLCSM1_PLLPRE_TMR_PREG_CMN_PLLLCSM1_PLLPRE_TMR_VAL_PREG_MAX (0x00000FFFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLCSM1_PLLVREF_TMR_PREG__CMN_PLLLCSM1_PLLPRE_TMR_PREG_RESETVAL (0x0005007DU)

/* CMN_PLLLC1_STATUS_C_PREG__CMN_PLLLC1_CLK2_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_STATUS_C_PREG__CMN_PLLLC1_CLK2_PREG_CMN_PLLLC1_STATUS_C_BWCAL_CODE_MASK (0x00FF0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_STATUS_C_PREG__CMN_PLLLC1_CLK2_PREG_CMN_PLLLC1_STATUS_C_BWCAL_CODE_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_STATUS_C_PREG__CMN_PLLLC1_CLK2_PREG_CMN_PLLLC1_STATUS_C_BWCAL_CODE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_STATUS_C_PREG__CMN_PLLLC1_CLK2_PREG_CMN_PLLLC1_STATUS_C_BWCAL_CODE_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_STATUS_C_PREG__CMN_PLLLC1_CLK2_PREG_CMN_PLLLC1_CLK2_EN_PREG_MASK (0x00001000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_STATUS_C_PREG__CMN_PLLLC1_CLK2_PREG_CMN_PLLLC1_CLK2_EN_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_STATUS_C_PREG__CMN_PLLLC1_CLK2_PREG_CMN_PLLLC1_CLK2_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_STATUS_C_PREG__CMN_PLLLC1_CLK2_PREG_CMN_PLLLC1_CLK2_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_STATUS_C_PREG__CMN_PLLLC1_CLK2_PREG_CMN_PLLLC1_CLK2OUTDIVFRAC_PREG_MASK (0x00000F00U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_STATUS_C_PREG__CMN_PLLLC1_CLK2_PREG_CMN_PLLLC1_CLK2OUTDIVFRAC_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_STATUS_C_PREG__CMN_PLLLC1_CLK2_PREG_CMN_PLLLC1_CLK2OUTDIVFRAC_PREG_RESETVAL (0x00000004U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_STATUS_C_PREG__CMN_PLLLC1_CLK2_PREG_CMN_PLLLC1_CLK2OUTDIVFRAC_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_STATUS_C_PREG__CMN_PLLLC1_CLK2_PREG_CMN_PLLLC1_CLK2OUTDIVINT_PREG_MASK (0x0000007FU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_STATUS_C_PREG__CMN_PLLLC1_CLK2_PREG_CMN_PLLLC1_CLK2OUTDIVINT_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_STATUS_C_PREG__CMN_PLLLC1_CLK2_PREG_CMN_PLLLC1_CLK2OUTDIVINT_PREG_RESETVAL (0x00000004U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_STATUS_C_PREG__CMN_PLLLC1_CLK2_PREG_CMN_PLLLC1_CLK2OUTDIVINT_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_STATUS_C_PREG__CMN_PLLLC1_CLK2_PREG_RESETVAL (0x00000404U)

/* CMN_PLLLC1_LOCK_DELAY_CTRL_PREG__CMN_PLLLC1_SS_TIME_STEPSIZE_MODE_PREG */

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LOCK_DELAY_CTRL_PREG__CMN_PLLLC1_SS_TIME_STEPSIZE_MODE_PREG_CMN_PLLLC1_LOCK_DELAY_CTRL_PREG_15_9_MASK (0xFE000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LOCK_DELAY_CTRL_PREG__CMN_PLLLC1_SS_TIME_STEPSIZE_MODE_PREG_CMN_PLLLC1_LOCK_DELAY_CTRL_PREG_15_9_SHIFT (0x00000019U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LOCK_DELAY_CTRL_PREG__CMN_PLLLC1_SS_TIME_STEPSIZE_MODE_PREG_CMN_PLLLC1_LOCK_DELAY_CTRL_PREG_15_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LOCK_DELAY_CTRL_PREG__CMN_PLLLC1_SS_TIME_STEPSIZE_MODE_PREG_CMN_PLLLC1_LOCK_DELAY_CTRL_PREG_15_9_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LOCK_DELAY_CTRL_PREG__CMN_PLLLC1_SS_TIME_STEPSIZE_MODE_PREG_CMN_PLLLC1_LOCK_DELAY_PREG_MASK (0x01FF0000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LOCK_DELAY_CTRL_PREG__CMN_PLLLC1_SS_TIME_STEPSIZE_MODE_PREG_CMN_PLLLC1_LOCK_DELAY_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LOCK_DELAY_CTRL_PREG__CMN_PLLLC1_SS_TIME_STEPSIZE_MODE_PREG_CMN_PLLLC1_LOCK_DELAY_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LOCK_DELAY_CTRL_PREG__CMN_PLLLC1_SS_TIME_STEPSIZE_MODE_PREG_CMN_PLLLC1_LOCK_DELAY_PREG_MAX (0x000001FFU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LOCK_DELAY_CTRL_PREG__CMN_PLLLC1_SS_TIME_STEPSIZE_MODE_PREG_CMN_PLLLC1_SS_TIME_STEP_SIZE_MODE1_PREG_MASK (0x00007F00U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LOCK_DELAY_CTRL_PREG__CMN_PLLLC1_SS_TIME_STEPSIZE_MODE_PREG_CMN_PLLLC1_SS_TIME_STEP_SIZE_MODE1_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LOCK_DELAY_CTRL_PREG__CMN_PLLLC1_SS_TIME_STEPSIZE_MODE_PREG_CMN_PLLLC1_SS_TIME_STEP_SIZE_MODE1_PREG_RESETVAL (0x00000008U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LOCK_DELAY_CTRL_PREG__CMN_PLLLC1_SS_TIME_STEPSIZE_MODE_PREG_CMN_PLLLC1_SS_TIME_STEP_SIZE_MODE1_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LOCK_DELAY_CTRL_PREG__CMN_PLLLC1_SS_TIME_STEPSIZE_MODE_PREG_CMN_PLLLC1_SS_TIME_STEP_SIZE_MODE0_PREG_MASK (0x0000007FU)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LOCK_DELAY_CTRL_PREG__CMN_PLLLC1_SS_TIME_STEPSIZE_MODE_PREG_CMN_PLLLC1_SS_TIME_STEP_SIZE_MODE0_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LOCK_DELAY_CTRL_PREG__CMN_PLLLC1_SS_TIME_STEPSIZE_MODE_PREG_CMN_PLLLC1_SS_TIME_STEP_SIZE_MODE0_PREG_RESETVAL (0x00000008U)
#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LOCK_DELAY_CTRL_PREG__CMN_PLLLC1_SS_TIME_STEPSIZE_MODE_PREG_CMN_PLLLC1_SS_TIME_STEP_SIZE_MODE0_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_CMN_CTRL_CDBREG_CMN_PLLLC1_LOCK_DELAY_CTRL_PREG__CMN_PLLLC1_SS_TIME_STEPSIZE_MODE_PREG_RESETVAL (0x00000808U)

/* MOD_VER */

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_MOD_VER_SCHEME_MASK                         (0xC0000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_MOD_VER_SCHEME_SHIFT                        (0x0000001EU)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_MOD_VER_SCHEME_RESETVAL                     (0x00000001U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_MOD_VER_SCHEME_MAX                          (0x00000003U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_MOD_VER_BU_MASK                             (0x30000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_MOD_VER_BU_SHIFT                            (0x0000001CU)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_MOD_VER_BU_RESETVAL                         (0x00000002U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_MOD_VER_BU_MAX                              (0x00000003U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_MOD_VER_MODULE_ID_MASK                      (0x0FFF0000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_MOD_VER_MODULE_ID_SHIFT                     (0x00000010U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_MOD_VER_MODULE_ID_RESETVAL                  (0x00000985U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_MOD_VER_MODULE_ID_MAX                       (0x00000FFFU)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_MOD_VER_RTL_VERSION_MASK                    (0x0000F800U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_MOD_VER_RTL_VERSION_SHIFT                   (0x0000000BU)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_MOD_VER_RTL_VERSION_RESETVAL                (0x0000000BU)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_MOD_VER_RTL_VERSION_MAX                     (0x0000001FU)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_MOD_VER_MAJOR_REVISION_MASK                 (0x00000700U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_MOD_VER_MAJOR_REVISION_SHIFT                (0x00000008U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_MOD_VER_MAJOR_REVISION_RESETVAL             (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_MOD_VER_MAJOR_REVISION_MAX                  (0x00000007U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_MOD_VER_CUSTOM_REVISION_MASK                (0x000000C0U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_MOD_VER_CUSTOM_REVISION_SHIFT               (0x00000006U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_MOD_VER_CUSTOM_REVISION_RESETVAL            (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_MOD_VER_CUSTOM_REVISION_MAX                 (0x00000003U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_MOD_VER_MINOR_REVISION_MASK                 (0x0000003FU)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_MOD_VER_MINOR_REVISION_SHIFT                (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_MOD_VER_MINOR_REVISION_RESETVAL             (0x00000002U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_MOD_VER_MINOR_REVISION_MAX                  (0x0000003FU)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_MOD_VER_RESETVAL                            (0x69855802U)

/* SERDES_CTRL */

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_CTRL_POR_EN_MASK                     (0x80000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_CTRL_POR_EN_SHIFT                    (0x0000001FU)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_CTRL_POR_EN_RESETVAL                 (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_CTRL_POR_EN_MAX                      (0x00000001U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_CTRL_RESETVAL                        (0x00000000U)

/* SERDES_TOP_CTRL */

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_TOP_CTRL_PMA_CMN_REFCLK_MODE_MASK    (0xC0000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_TOP_CTRL_PMA_CMN_REFCLK_MODE_SHIFT   (0x0000001EU)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_TOP_CTRL_PMA_CMN_REFCLK_MODE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_TOP_CTRL_PMA_CMN_REFCLK_MODE_MAX     (0x00000003U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_TOP_CTRL_PMA_CMN_REFCLK_INT_MODE_MASK (0x30000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_TOP_CTRL_PMA_CMN_REFCLK_INT_MODE_SHIFT (0x0000001CU)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_TOP_CTRL_PMA_CMN_REFCLK_INT_MODE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_TOP_CTRL_PMA_CMN_REFCLK_INT_MODE_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_TOP_CTRL_PMA_CMN_REFCLK_DIG_DIV_MASK (0x0C000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_TOP_CTRL_PMA_CMN_REFCLK_DIG_DIV_SHIFT (0x0000001AU)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_TOP_CTRL_PMA_CMN_REFCLK_DIG_DIV_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_TOP_CTRL_PMA_CMN_REFCLK_DIG_DIV_MAX  (0x00000003U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_TOP_CTRL_PMA_CMN_REFCLK1_DIG_DIV_MASK (0x03000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_TOP_CTRL_PMA_CMN_REFCLK1_DIG_DIV_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_TOP_CTRL_PMA_CMN_REFCLK1_DIG_DIV_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_TOP_CTRL_PMA_CMN_REFCLK1_DIG_DIV_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_TOP_CTRL_PHY_PMA_SUSPEND_OVERRIDE_MASK (0x00800000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_TOP_CTRL_PHY_PMA_SUSPEND_OVERRIDE_SHIFT (0x00000017U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_TOP_CTRL_PHY_PMA_SUSPEND_OVERRIDE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_TOP_CTRL_PHY_PMA_SUSPEND_OVERRIDE_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_TOP_CTRL_RESETVAL                    (0x0A000000U)

/* SERDES_RST */

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_RST_PHY_RESET_N_MASK                 (0x80000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_RST_PHY_RESET_N_SHIFT                (0x0000001FU)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_RST_PHY_RESET_N_RESETVAL             (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_RST_PHY_RESET_N_MAX                  (0x00000001U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_RST_PHY_EN_REFCLK_MASK               (0x40000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_RST_PHY_EN_REFCLK_SHIFT              (0x0000001EU)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_RST_PHY_EN_REFCLK_RESETVAL           (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_RST_PHY_EN_REFCLK_MAX                (0x00000001U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_RST_PLL1_REFCLK_SEL_MASK             (0x20000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_RST_PLL1_REFCLK_SEL_SHIFT            (0x0000001DU)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_RST_PLL1_REFCLK_SEL_RESETVAL         (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_RST_PLL1_REFCLK_SEL_MAX              (0x00000001U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_RST_PLL0_REFCLK_SEL_MASK             (0x10000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_RST_PLL0_REFCLK_SEL_SHIFT            (0x0000001CU)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_RST_PLL0_REFCLK_SEL_RESETVAL         (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_RST_PLL0_REFCLK_SEL_MAX              (0x00000001U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_RST_REFCLK_TERM_DIS_MASK             (0x08000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_RST_REFCLK_TERM_DIS_SHIFT            (0x0000001BU)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_RST_REFCLK_TERM_DIS_RESETVAL         (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_RST_REFCLK_TERM_DIS_MAX              (0x00000001U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_RST_REFCLK_DIG_SEL_MASK              (0x03000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_RST_REFCLK_DIG_SEL_SHIFT             (0x00000018U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_RST_REFCLK_DIG_SEL_RESETVAL          (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_RST_REFCLK_DIG_SEL_MAX               (0x00000003U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_RST_RESETVAL                         (0x00000000U)

/* SERDES_TYPEC */

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_TYPEC_LN10_SWAP_MASK                 (0x40000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_TYPEC_LN10_SWAP_SHIFT                (0x0000001EU)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_TYPEC_LN10_SWAP_RESETVAL             (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_TYPEC_LN10_SWAP_MAX                  (0x00000001U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_TYPEC_RESETVAL                       (0x00000000U)

/* SERDES_CORE_STATUS */

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_CORE_STATUS_MACRO_PWR_EN_ACK_MASK    (0x80000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_CORE_STATUS_MACRO_PWR_EN_ACK_SHIFT   (0x0000001FU)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_CORE_STATUS_MACRO_PWR_EN_ACK_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_CORE_STATUS_MACRO_PWR_EN_ACK_MAX     (0x00000001U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_SERDES_CORE_STATUS_RESETVAL                 (0x00000000U)

/* LANECTL0 */

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_ENABLE_MASK                     (0x80000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_ENABLE_SHIFT                    (0x0000001FU)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_ENABLE_RESETVAL                 (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_ENABLE_MAX                      (0x00000001U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_FORCE_ENABLE_MASK               (0x40000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_FORCE_ENABLE_SHIFT              (0x0000001EU)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_FORCE_ENABLE_RESETVAL           (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_FORCE_ENABLE_MAX                (0x00000001U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_ALIGN_MASK                      (0x20000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_ALIGN_SHIFT                     (0x0000001DU)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_ALIGN_RESETVAL                  (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_ALIGN_MAX                       (0x00000001U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_RAW_AUTO_START_MASK             (0x10000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_RAW_AUTO_START_SHIFT            (0x0000001CU)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_RAW_AUTO_START_RESETVAL         (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_RAW_AUTO_START_MAX              (0x00000001U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_STANDARD_MODE_MASK              (0x03000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_STANDARD_MODE_SHIFT             (0x00000018U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_STANDARD_MODE_RESETVAL          (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_STANDARD_MODE_MAX               (0x00000003U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_FULLRT_DIV_MASK                 (0x00C00000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_FULLRT_DIV_SHIFT                (0x00000016U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_FULLRT_DIV_RESETVAL             (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_FULLRT_DIV_MAX                  (0x00000003U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_MAC_SRC_SEL_MASK                (0x00300000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_MAC_SRC_SEL_SHIFT               (0x00000014U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_MAC_SRC_SEL_RESETVAL            (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_MAC_SRC_SEL_MAX                 (0x00000003U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_REFCLK_SEL_MASK                 (0x000C0000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_REFCLK_SEL_SHIFT                (0x00000012U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_REFCLK_SEL_RESETVAL             (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_REFCLK_SEL_MAX                  (0x00000003U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_OVR_SRC_SEL_MASK                (0x00030000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_OVR_SRC_SEL_SHIFT               (0x00000010U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_OVR_SRC_SEL_RESETVAL            (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_OVR_SRC_SEL_MAX                 (0x00000003U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_OVR_DIV_SEL_MASK                (0x00007000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_OVR_DIV_SEL_SHIFT               (0x0000000CU)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_OVR_DIV_SEL_RESETVAL            (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_OVR_DIV_SEL_MAX                 (0x00000007U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_SUBCLK_SEL_MASK                 (0x00000C00U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_SUBCLK_SEL_SHIFT                (0x0000000AU)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_SUBCLK_SEL_RESETVAL             (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_SUBCLK_SEL_MAX                  (0x00000003U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_TXFCLK_SEL_MASK                 (0x00000300U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_TXFCLK_SEL_SHIFT                (0x00000008U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_TXFCLK_SEL_RESETVAL             (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_TXFCLK_SEL_MAX                  (0x00000003U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_RXFCLK_SEL_MASK                 (0x000000C0U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_RXFCLK_SEL_SHIFT                (0x00000006U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_RXFCLK_SEL_RESETVAL             (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_P0_RXFCLK_SEL_MAX                  (0x00000003U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL0_RESETVAL                           (0x00000000U)

/* LANEDIV0 */

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANEDIV0_P0_MAC_DIV_SEL0_MASK               (0x007F0000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANEDIV0_P0_MAC_DIV_SEL0_SHIFT              (0x00000010U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANEDIV0_P0_MAC_DIV_SEL0_RESETVAL           (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANEDIV0_P0_MAC_DIV_SEL0_MAX                (0x0000007FU)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANEDIV0_P0_MAC_DIV_SEL1_MASK               (0x000001FFU)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANEDIV0_P0_MAC_DIV_SEL1_SHIFT              (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANEDIV0_P0_MAC_DIV_SEL1_RESETVAL           (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANEDIV0_P0_MAC_DIV_SEL1_MAX                (0x000001FFU)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANEDIV0_RESETVAL                           (0x00000000U)

/* LANALIGN0 */

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANALIGN0_P0_ALIGN_RX_DELAY_MASK            (0x0000003FU)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANALIGN0_P0_ALIGN_RX_DELAY_SHIFT           (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANALIGN0_P0_ALIGN_RX_DELAY_RESETVAL        (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANALIGN0_P0_ALIGN_RX_DELAY_MAX             (0x0000003FU)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANALIGN0_RESETVAL                          (0x00000000U)

/* LANESTS0 */

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANESTS0_P0_MASTER_MASK                     (0x00000002U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANESTS0_P0_MASTER_SHIFT                    (0x00000001U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANESTS0_P0_MASTER_RESETVAL                 (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANESTS0_P0_MASTER_MAX                      (0x00000001U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANESTS0_P0_PWR_EN_ACK_MASK                 (0x00000001U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANESTS0_P0_PWR_EN_ACK_SHIFT                (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANESTS0_P0_PWR_EN_ACK_RESETVAL             (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANESTS0_P0_PWR_EN_ACK_MAX                  (0x00000001U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANESTS0_RESETVAL                           (0x00000000U)

/* LANECTL1 */

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_ENABLE_MASK                     (0x80000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_ENABLE_SHIFT                    (0x0000001FU)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_ENABLE_RESETVAL                 (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_ENABLE_MAX                      (0x00000001U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_FORCE_ENABLE_MASK               (0x40000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_FORCE_ENABLE_SHIFT              (0x0000001EU)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_FORCE_ENABLE_RESETVAL           (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_FORCE_ENABLE_MAX                (0x00000001U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_ALIGN_MASK                      (0x20000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_ALIGN_SHIFT                     (0x0000001DU)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_ALIGN_RESETVAL                  (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_ALIGN_MAX                       (0x00000001U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_RAW_AUTO_START_MASK             (0x10000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_RAW_AUTO_START_SHIFT            (0x0000001CU)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_RAW_AUTO_START_RESETVAL         (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_RAW_AUTO_START_MAX              (0x00000001U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_STANDARD_MODE_MASK              (0x03000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_STANDARD_MODE_SHIFT             (0x00000018U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_STANDARD_MODE_RESETVAL          (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_STANDARD_MODE_MAX               (0x00000003U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_FULLRT_DIV_MASK                 (0x00C00000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_FULLRT_DIV_SHIFT                (0x00000016U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_FULLRT_DIV_RESETVAL             (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_FULLRT_DIV_MAX                  (0x00000003U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_MAC_SRC_SEL_MASK                (0x00300000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_MAC_SRC_SEL_SHIFT               (0x00000014U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_MAC_SRC_SEL_RESETVAL            (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_MAC_SRC_SEL_MAX                 (0x00000003U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_REFCLK_SEL_MASK                 (0x000C0000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_REFCLK_SEL_SHIFT                (0x00000012U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_REFCLK_SEL_RESETVAL             (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_REFCLK_SEL_MAX                  (0x00000003U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_OVR_SRC_SEL_MASK                (0x00030000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_OVR_SRC_SEL_SHIFT               (0x00000010U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_OVR_SRC_SEL_RESETVAL            (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_OVR_SRC_SEL_MAX                 (0x00000003U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_OVR_DIV_SEL_MASK                (0x00007000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_OVR_DIV_SEL_SHIFT               (0x0000000CU)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_OVR_DIV_SEL_RESETVAL            (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_OVR_DIV_SEL_MAX                 (0x00000007U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_SUBCLK_SEL_MASK                 (0x00000C00U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_SUBCLK_SEL_SHIFT                (0x0000000AU)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_SUBCLK_SEL_RESETVAL             (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_SUBCLK_SEL_MAX                  (0x00000003U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_TXFCLK_SEL_MASK                 (0x00000300U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_TXFCLK_SEL_SHIFT                (0x00000008U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_TXFCLK_SEL_RESETVAL             (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_TXFCLK_SEL_MAX                  (0x00000003U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_RXFCLK_SEL_MASK                 (0x000000C0U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_RXFCLK_SEL_SHIFT                (0x00000006U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_RXFCLK_SEL_RESETVAL             (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_P1_RXFCLK_SEL_MAX                  (0x00000003U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANECTL1_RESETVAL                           (0x00000000U)

/* LANEDIV1 */

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANEDIV1_P1_MAC_DIV_SEL0_MASK               (0x007F0000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANEDIV1_P1_MAC_DIV_SEL0_SHIFT              (0x00000010U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANEDIV1_P1_MAC_DIV_SEL0_RESETVAL           (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANEDIV1_P1_MAC_DIV_SEL0_MAX                (0x0000007FU)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANEDIV1_P1_MAC_DIV_SEL1_MASK               (0x000001FFU)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANEDIV1_P1_MAC_DIV_SEL1_SHIFT              (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANEDIV1_P1_MAC_DIV_SEL1_RESETVAL           (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANEDIV1_P1_MAC_DIV_SEL1_MAX                (0x000001FFU)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANEDIV1_RESETVAL                           (0x00000000U)

/* LANALIGN1 */

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANALIGN1_P1_ALIGN_RX_DELAY_MASK            (0x0000003FU)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANALIGN1_P1_ALIGN_RX_DELAY_SHIFT           (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANALIGN1_P1_ALIGN_RX_DELAY_RESETVAL        (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANALIGN1_P1_ALIGN_RX_DELAY_MAX             (0x0000003FU)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANALIGN1_RESETVAL                          (0x00000000U)

/* LANESTS1 */

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANESTS1_P1_MASTER_MASK                     (0x00000002U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANESTS1_P1_MASTER_SHIFT                    (0x00000001U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANESTS1_P1_MASTER_RESETVAL                 (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANESTS1_P1_MASTER_MAX                      (0x00000001U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANESTS1_P1_PWR_EN_ACK_MASK                 (0x00000001U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANESTS1_P1_PWR_EN_ACK_SHIFT                (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANESTS1_P1_PWR_EN_ACK_RESETVAL             (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANESTS1_P1_PWR_EN_ACK_MAX                  (0x00000001U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_LANESTS1_RESETVAL                           (0x00000000U)

/* RES_CAL */

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_RES_CAL_PMA_CMN_RESCAL_CODE_OUT_MASK        (0x003F0000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_RES_CAL_PMA_CMN_RESCAL_CODE_OUT_SHIFT       (0x00000010U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_RES_CAL_PMA_CMN_RESCAL_CODE_OUT_RESETVAL    (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_RES_CAL_PMA_CMN_RESCAL_CODE_OUT_MAX         (0x0000003FU)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_RES_CAL_PMA_CMN_RESCAL_INSEL_MASK           (0x00000100U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_RES_CAL_PMA_CMN_RESCAL_INSEL_SHIFT          (0x00000008U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_RES_CAL_PMA_CMN_RESCAL_INSEL_RESETVAL       (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_RES_CAL_PMA_CMN_RESCAL_INSEL_MAX            (0x00000001U)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_RES_CAL_PMA_CMN_RESCAL_CODE_IN_MASK         (0x0000003FU)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_RES_CAL_PMA_CMN_RESCAL_CODE_IN_SHIFT        (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_RES_CAL_PMA_CMN_RESCAL_CODE_IN_RESETVAL     (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_RES_CAL_PMA_CMN_RESCAL_CODE_IN_MAX          (0x0000003FU)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_RES_CAL_RESETVAL                            (0x00000000U)

/* DIAG_TEST */

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_DIAG_TEST_DIAG_REG_MASK                     (0xFFFFFFFFU)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_DIAG_TEST_DIAG_REG_SHIFT                    (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_DIAG_TEST_DIAG_REG_RESETVAL                 (0x00000000U)
#define CSL_WIZ16B4M4CS_WIZ_CONFIG_DIAG_TEST_DIAG_REG_MAX                      (0xFFFFFFFFU)

#define CSL_WIZ16B4M4CS_WIZ_CONFIG_DIAG_TEST_RESETVAL                          (0x00000000U)

/* RESERVEDBIT13ADDRESSA */

#define CSL_WIZ16B4M4CS_RESERVEDBIT13ADDRESSA_RESERVEDBIT13ADDRESSA_RES_BIT13_ADR_A_MASK (0xFFFFFFFFU)
#define CSL_WIZ16B4M4CS_RESERVEDBIT13ADDRESSA_RESERVEDBIT13ADDRESSA_RES_BIT13_ADR_A_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_RESERVEDBIT13ADDRESSA_RESERVEDBIT13ADDRESSA_RES_BIT13_ADR_A_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_RESERVEDBIT13ADDRESSA_RESERVEDBIT13ADDRESSA_RES_BIT13_ADR_A_MAX (0xFFFFFFFFU)

#define CSL_WIZ16B4M4CS_RESERVEDBIT13ADDRESSA_RESERVEDBIT13ADDRESSA_RESETVAL   (0x00000000U)

/* DET_STANDEC_B_PREG__DET_STANDEC_A_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_TXPOSTTRAINEN_MODE3_PREG_MASK (0x08000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_TXPOSTTRAINEN_MODE3_PREG_SHIFT (0x0000001BU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_TXPOSTTRAINEN_MODE3_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_TXPOSTTRAINEN_MODE3_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_TXPOSTTRAINEN_MODE2_PREG_MASK (0x04000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_TXPOSTTRAINEN_MODE2_PREG_SHIFT (0x0000001AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_TXPOSTTRAINEN_MODE2_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_TXPOSTTRAINEN_MODE2_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_TXPOSTTRAINEN_MODE1_PREG_MASK (0x02000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_TXPOSTTRAINEN_MODE1_PREG_SHIFT (0x00000019U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_TXPOSTTRAINEN_MODE1_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_TXPOSTTRAINEN_MODE1_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_TXPOSTTRAINEN_MODE0_PREG_MASK (0x01000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_TXPOSTTRAINEN_MODE0_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_TXPOSTTRAINEN_MODE0_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_TXPOSTTRAINEN_MODE0_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_TXPRETRAINEN_MODE3_PREG_MASK (0x00800000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_TXPRETRAINEN_MODE3_PREG_SHIFT (0x00000017U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_TXPRETRAINEN_MODE3_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_TXPRETRAINEN_MODE3_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_TXPRETRAINEN_MODE2_PREG_MASK (0x00400000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_TXPRETRAINEN_MODE2_PREG_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_TXPRETRAINEN_MODE2_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_TXPRETRAINEN_MODE2_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_TXPRETRAINEN_MODE1_PREG_MASK (0x00200000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_TXPRETRAINEN_MODE1_PREG_SHIFT (0x00000015U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_TXPRETRAINEN_MODE1_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_TXPRETRAINEN_MODE1_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_TXPRETRAINEN_MODE0_PREG_MASK (0x00100000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_TXPRETRAINEN_MODE0_PREG_SHIFT (0x00000014U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_TXPRETRAINEN_MODE0_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_TXPRETRAINEN_MODE0_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_CLOSEDEYE_SEL_MODE3_PREG_MASK (0x00080000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_CLOSEDEYE_SEL_MODE3_PREG_SHIFT (0x00000013U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_CLOSEDEYE_SEL_MODE3_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_CLOSEDEYE_SEL_MODE3_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_CLOSEDEYE_SEL_MODE2_PREG_MASK (0x00040000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_CLOSEDEYE_SEL_MODE2_PREG_SHIFT (0x00000012U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_CLOSEDEYE_SEL_MODE2_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_CLOSEDEYE_SEL_MODE2_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_CLOSEDEYE_SEL_MODE1_PREG_MASK (0x00020000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_CLOSEDEYE_SEL_MODE1_PREG_SHIFT (0x00000011U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_CLOSEDEYE_SEL_MODE1_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_CLOSEDEYE_SEL_MODE1_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_CLOSEDEYE_SEL_MODE0_PREG_MASK (0x00010000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_CLOSEDEYE_SEL_MODE0_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_CLOSEDEYE_SEL_MODE0_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DEQ_CLOSEDEYE_SEL_MODE0_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DRVCTRL_EDGEBOOST_EN_MODE3_PREG_MASK (0x00008000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DRVCTRL_EDGEBOOST_EN_MODE3_PREG_SHIFT (0x0000000FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DRVCTRL_EDGEBOOST_EN_MODE3_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DRVCTRL_EDGEBOOST_EN_MODE3_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DRVCTRL_EDGEBOOST_EN_MODE2_PREG_MASK (0x00004000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DRVCTRL_EDGEBOOST_EN_MODE2_PREG_SHIFT (0x0000000EU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DRVCTRL_EDGEBOOST_EN_MODE2_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DRVCTRL_EDGEBOOST_EN_MODE2_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DRVCTRL_EDGEBOOST_EN_MODE1_PREG_MASK (0x00002000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DRVCTRL_EDGEBOOST_EN_MODE1_PREG_SHIFT (0x0000000DU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DRVCTRL_EDGEBOOST_EN_MODE1_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DRVCTRL_EDGEBOOST_EN_MODE1_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DRVCTRL_EDGEBOOST_EN_MODE0_PREG_MASK (0x00001000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DRVCTRL_EDGEBOOST_EN_MODE0_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DRVCTRL_EDGEBOOST_EN_MODE0_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DRVCTRL_EDGEBOOST_EN_MODE0_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_TX_DEEMPHASIS_CTRL_SEL_MODE3_PREG_MASK (0x00000800U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_TX_DEEMPHASIS_CTRL_SEL_MODE3_PREG_SHIFT (0x0000000BU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_TX_DEEMPHASIS_CTRL_SEL_MODE3_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_TX_DEEMPHASIS_CTRL_SEL_MODE3_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_TX_DEEMPHASIS_CTRL_SEL_MODE2_PREG_MASK (0x00000400U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_TX_DEEMPHASIS_CTRL_SEL_MODE2_PREG_SHIFT (0x0000000AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_TX_DEEMPHASIS_CTRL_SEL_MODE2_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_TX_DEEMPHASIS_CTRL_SEL_MODE2_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_TX_DEEMPHASIS_CTRL_SEL_MODE1_PREG_MASK (0x00000200U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_TX_DEEMPHASIS_CTRL_SEL_MODE1_PREG_SHIFT (0x00000009U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_TX_DEEMPHASIS_CTRL_SEL_MODE1_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_TX_DEEMPHASIS_CTRL_SEL_MODE1_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_TX_DEEMPHASIS_CTRL_SEL_MODE0_PREG_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_TX_DEEMPHASIS_CTRL_SEL_MODE0_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_TX_DEEMPHASIS_CTRL_SEL_MODE0_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_TX_DEEMPHASIS_CTRL_SEL_MODE0_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DRV_IDLE_LOWZ_MODE3_PREG_MASK (0x00000080U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DRV_IDLE_LOWZ_MODE3_PREG_SHIFT (0x00000007U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DRV_IDLE_LOWZ_MODE3_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DRV_IDLE_LOWZ_MODE3_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DRV_IDLE_LOWZ_MODE2_PREG_MASK (0x00000040U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DRV_IDLE_LOWZ_MODE2_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DRV_IDLE_LOWZ_MODE2_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DRV_IDLE_LOWZ_MODE2_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DRV_IDLE_LOWZ_MODE1_PREG_MASK (0x00000020U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DRV_IDLE_LOWZ_MODE1_PREG_SHIFT (0x00000005U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DRV_IDLE_LOWZ_MODE1_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DRV_IDLE_LOWZ_MODE1_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DRV_IDLE_LOWZ_MODE0_PREG_MASK (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DRV_IDLE_LOWZ_MODE0_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DRV_IDLE_LOWZ_MODE0_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_DRV_IDLE_LOWZ_MODE0_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_SER_GT8G_MODE3_PREG_MASK (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_SER_GT8G_MODE3_PREG_SHIFT (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_SER_GT8G_MODE3_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_SER_GT8G_MODE3_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_SER_GT8G_MODE2_PREG_MASK (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_SER_GT8G_MODE2_PREG_SHIFT (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_SER_GT8G_MODE2_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_SER_GT8G_MODE2_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_SER_GT8G_MODE1_PREG_MASK (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_SER_GT8G_MODE1_PREG_SHIFT (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_SER_GT8G_MODE1_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_SER_GT8G_MODE1_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_SER_GT8G_MODE0_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_SER_GT8G_MODE0_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_SER_GT8G_MODE0_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_SER_GT8G_MODE0_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_B_PREG__DET_STANDEC_A_PREG_RESETVAL (0x0CCCEC08U)

/* DET_STANDEC_D_PREG__DET_STANDEC_C_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_CLKPATHCTRL_SSCLOCKADJ_MODE3_PREG_MASK (0xE0000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_CLKPATHCTRL_SSCLOCKADJ_MODE3_PREG_SHIFT (0x0000001DU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_CLKPATHCTRL_SSCLOCKADJ_MODE3_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_CLKPATHCTRL_SSCLOCKADJ_MODE3_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_CLKPATHCTRL_SSCLOCKADJ_MODE2_PREG_MASK (0x1C000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_CLKPATHCTRL_SSCLOCKADJ_MODE2_PREG_SHIFT (0x0000001AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_CLKPATHCTRL_SSCLOCKADJ_MODE2_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_CLKPATHCTRL_SSCLOCKADJ_MODE2_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_CLKPATHCTRL_SSCLOCKADJ_MODE1_PREG_MASK (0x03800000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_CLKPATHCTRL_SSCLOCKADJ_MODE1_PREG_SHIFT (0x00000017U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_CLKPATHCTRL_SSCLOCKADJ_MODE1_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_CLKPATHCTRL_SSCLOCKADJ_MODE1_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_CLKPATHCTRL_SSCLOCKADJ_MODE0_PREG_MASK (0x00700000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_CLKPATHCTRL_SSCLOCKADJ_MODE0_PREG_SHIFT (0x00000014U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_CLKPATHCTRL_SSCLOCKADJ_MODE0_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_CLKPATHCTRL_SSCLOCKADJ_MODE0_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_CLKRST_FULLRT_DIVSEL_MODE3_PREG_MASK (0x00080000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_CLKRST_FULLRT_DIVSEL_MODE3_PREG_SHIFT (0x00000013U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_CLKRST_FULLRT_DIVSEL_MODE3_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_CLKRST_FULLRT_DIVSEL_MODE3_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_CLKRST_FULLRT_DIVSEL_MODE2_PREG_MASK (0x00040000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_CLKRST_FULLRT_DIVSEL_MODE2_PREG_SHIFT (0x00000012U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_CLKRST_FULLRT_DIVSEL_MODE2_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_CLKRST_FULLRT_DIVSEL_MODE2_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_CLKRST_FULLRT_DIVSEL_MODE1_PREG_MASK (0x00020000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_CLKRST_FULLRT_DIVSEL_MODE1_PREG_SHIFT (0x00000011U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_CLKRST_FULLRT_DIVSEL_MODE1_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_CLKRST_FULLRT_DIVSEL_MODE1_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_CLKRST_FULLRT_DIVSEL_MODE0_PREG_MASK (0x00010000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_CLKRST_FULLRT_DIVSEL_MODE0_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_CLKRST_FULLRT_DIVSEL_MODE0_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_CLKRST_FULLRT_DIVSEL_MODE0_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_VGA_TAPSTEPSIZE_MODE3_PREG_MASK (0x0000C000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_VGA_TAPSTEPSIZE_MODE3_PREG_SHIFT (0x0000000EU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_VGA_TAPSTEPSIZE_MODE3_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_VGA_TAPSTEPSIZE_MODE3_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_VGA_TAPSTEPSIZE_MODE2_PREG_MASK (0x00003000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_VGA_TAPSTEPSIZE_MODE2_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_VGA_TAPSTEPSIZE_MODE2_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_VGA_TAPSTEPSIZE_MODE2_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_VGA_TAPSTEPSIZE_MODE1_PREG_MASK (0x00000C00U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_VGA_TAPSTEPSIZE_MODE1_PREG_SHIFT (0x0000000AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_VGA_TAPSTEPSIZE_MODE1_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_VGA_TAPSTEPSIZE_MODE1_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_VGA_TAPSTEPSIZE_MODE0_PREG_MASK (0x00000300U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_VGA_TAPSTEPSIZE_MODE0_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_VGA_TAPSTEPSIZE_MODE0_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_VGA_TAPSTEPSIZE_MODE0_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_DEQ_CLOSEDEYE_MODE_MODE3_PREG_MASK (0x000000C0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_DEQ_CLOSEDEYE_MODE_MODE3_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_DEQ_CLOSEDEYE_MODE_MODE3_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_DEQ_CLOSEDEYE_MODE_MODE3_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_DEQ_CLOSEDEYE_MODE_MODE2_PREG_MASK (0x00000030U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_DEQ_CLOSEDEYE_MODE_MODE2_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_DEQ_CLOSEDEYE_MODE_MODE2_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_DEQ_CLOSEDEYE_MODE_MODE2_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_DEQ_CLOSEDEYE_MODE_MODE1_PREG_MASK (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_DEQ_CLOSEDEYE_MODE_MODE1_PREG_SHIFT (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_DEQ_CLOSEDEYE_MODE_MODE1_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_DEQ_CLOSEDEYE_MODE_MODE1_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_DEQ_CLOSEDEYE_MODE_MODE0_PREG_MASK (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_DEQ_CLOSEDEYE_MODE_MODE0_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_DEQ_CLOSEDEYE_MODE_MODE0_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_DEQ_CLOSEDEYE_MODE_MODE0_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DET_STANDEC_D_PREG__DET_STANDEC_C_PREG_RESETVAL (0x691F00A0U)

/* FPWRISO_OVRD_PREG__DET_STANDEC_E_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_OVRD_PREG__DET_STANDEC_E_PREG_FPWRISO_OVRD_EN_PREG_MASK (0x10000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_OVRD_PREG__DET_STANDEC_E_PREG_FPWRISO_OVRD_EN_PREG_SHIFT (0x0000001CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_OVRD_PREG__DET_STANDEC_E_PREG_FPWRISO_OVRD_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_OVRD_PREG__DET_STANDEC_E_PREG_FPWRISO_OVRD_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_OVRD_PREG__DET_STANDEC_E_PREG_FPWRISO_ISOLATION_EN_OVRD_PREG_MASK (0x01000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_OVRD_PREG__DET_STANDEC_E_PREG_FPWRISO_ISOLATION_EN_OVRD_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_OVRD_PREG__DET_STANDEC_E_PREG_FPWRISO_ISOLATION_EN_OVRD_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_OVRD_PREG__DET_STANDEC_E_PREG_FPWRISO_ISOLATION_EN_OVRD_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_OVRD_PREG__DET_STANDEC_E_PREG_FPWRISO_PHASE2EN_OVRD_PREG_MASK (0x00100000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_OVRD_PREG__DET_STANDEC_E_PREG_FPWRISO_PHASE2EN_OVRD_PREG_SHIFT (0x00000014U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_OVRD_PREG__DET_STANDEC_E_PREG_FPWRISO_PHASE2EN_OVRD_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_OVRD_PREG__DET_STANDEC_E_PREG_FPWRISO_PHASE2EN_OVRD_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_OVRD_PREG__DET_STANDEC_E_PREG_FPWRISO_PHASE1EN_OVRD_PREG_MASK (0x00010000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_OVRD_PREG__DET_STANDEC_E_PREG_FPWRISO_PHASE1EN_OVRD_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_OVRD_PREG__DET_STANDEC_E_PREG_FPWRISO_PHASE1EN_OVRD_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_OVRD_PREG__DET_STANDEC_E_PREG_FPWRISO_PHASE1EN_OVRD_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_OVRD_PREG__DET_STANDEC_E_PREG_CLKRST_DATART_DIV_MODE3_PREG_MASK (0x00000E00U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_OVRD_PREG__DET_STANDEC_E_PREG_CLKRST_DATART_DIV_MODE3_PREG_SHIFT (0x00000009U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_OVRD_PREG__DET_STANDEC_E_PREG_CLKRST_DATART_DIV_MODE3_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_OVRD_PREG__DET_STANDEC_E_PREG_CLKRST_DATART_DIV_MODE3_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_OVRD_PREG__DET_STANDEC_E_PREG_CLKRST_DATART_DIV_MODE2_PREG_MASK (0x000001C0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_OVRD_PREG__DET_STANDEC_E_PREG_CLKRST_DATART_DIV_MODE2_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_OVRD_PREG__DET_STANDEC_E_PREG_CLKRST_DATART_DIV_MODE2_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_OVRD_PREG__DET_STANDEC_E_PREG_CLKRST_DATART_DIV_MODE2_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_OVRD_PREG__DET_STANDEC_E_PREG_CLKRST_DATART_DIV_MODE1_PREG_MASK (0x00000038U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_OVRD_PREG__DET_STANDEC_E_PREG_CLKRST_DATART_DIV_MODE1_PREG_SHIFT (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_OVRD_PREG__DET_STANDEC_E_PREG_CLKRST_DATART_DIV_MODE1_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_OVRD_PREG__DET_STANDEC_E_PREG_CLKRST_DATART_DIV_MODE1_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_OVRD_PREG__DET_STANDEC_E_PREG_CLKRST_DATART_DIV_MODE0_PREG_MASK (0x00000007U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_OVRD_PREG__DET_STANDEC_E_PREG_CLKRST_DATART_DIV_MODE0_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_OVRD_PREG__DET_STANDEC_E_PREG_CLKRST_DATART_DIV_MODE0_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_OVRD_PREG__DET_STANDEC_E_PREG_CLKRST_DATART_DIV_MODE0_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_OVRD_PREG__DET_STANDEC_E_PREG_RESETVAL (0x00000253U)

/* FPWRISO_CTRL_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_CTRL_PREG_FPWRISO_PWRDN_DISABLE_PREG_MASK (0x40000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_CTRL_PREG_FPWRISO_PWRDN_DISABLE_PREG_SHIFT (0x0000001EU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_CTRL_PREG_FPWRISO_PWRDN_DISABLE_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_CTRL_PREG_FPWRISO_PWRDN_DISABLE_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_CTRL_PREG_FPWRISO_STAGGER_DLY_PREG_MASK (0x1F000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_CTRL_PREG_FPWRISO_STAGGER_DLY_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_CTRL_PREG_FPWRISO_STAGGER_DLY_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_CTRL_PREG_FPWRISO_STAGGER_DLY_PREG_MAX (0x0000001FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_CTRL_PREG_FPWRISO_EN_PH2DLY_PREG_MASK (0x00F00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_CTRL_PREG_FPWRISO_EN_PH2DLY_PREG_SHIFT (0x00000014U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_CTRL_PREG_FPWRISO_EN_PH2DLY_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_CTRL_PREG_FPWRISO_EN_PH2DLY_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_CTRL_PREG_FPWRISO_EN_PH1DLY_PREG_MASK (0x000F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_CTRL_PREG_FPWRISO_EN_PH1DLY_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_CTRL_PREG_FPWRISO_EN_PH1DLY_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_CTRL_PREG_FPWRISO_EN_PH1DLY_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_FPWRISO_CTRL_PREG_RESETVAL              (0x00030000U)

/* PSM_A0IN_TMR_PREG__PSM_LANECAL_DLY_A1_RESETS_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A0IN_TMR_PREG__PSM_LANECAL_DLY_A1_RESETS_PREG_PSM_A0IN_TMR_VAL_PREG_MASK (0x00FF0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A0IN_TMR_PREG__PSM_LANECAL_DLY_A1_RESETS_PREG_PSM_A0IN_TMR_VAL_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A0IN_TMR_PREG__PSM_LANECAL_DLY_A1_RESETS_PREG_PSM_A0IN_TMR_VAL_PREG_RESETVAL (0x00000035U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A0IN_TMR_PREG__PSM_LANECAL_DLY_A1_RESETS_PREG_PSM_A0IN_TMR_VAL_PREG_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A0IN_TMR_PREG__PSM_LANECAL_DLY_A1_RESETS_PREG_PSM_TX_RESET_ACTIVE_A1_PREG_MASK (0x00001000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A0IN_TMR_PREG__PSM_LANECAL_DLY_A1_RESETS_PREG_PSM_TX_RESET_ACTIVE_A1_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A0IN_TMR_PREG__PSM_LANECAL_DLY_A1_RESETS_PREG_PSM_TX_RESET_ACTIVE_A1_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A0IN_TMR_PREG__PSM_LANECAL_DLY_A1_RESETS_PREG_PSM_TX_RESET_ACTIVE_A1_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A0IN_TMR_PREG__PSM_LANECAL_DLY_A1_RESETS_PREG_PSM_RX_RESET_ACTIVE_A1_PREG_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A0IN_TMR_PREG__PSM_LANECAL_DLY_A1_RESETS_PREG_PSM_RX_RESET_ACTIVE_A1_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A0IN_TMR_PREG__PSM_LANECAL_DLY_A1_RESETS_PREG_PSM_RX_RESET_ACTIVE_A1_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A0IN_TMR_PREG__PSM_LANECAL_DLY_A1_RESETS_PREG_PSM_RX_RESET_ACTIVE_A1_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A0IN_TMR_PREG__PSM_LANECAL_DLY_A1_RESETS_PREG_PSM_LANECAL_DLY_TMR_VAL_PREG_MASK (0x000000FFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A0IN_TMR_PREG__PSM_LANECAL_DLY_A1_RESETS_PREG_PSM_LANECAL_DLY_TMR_VAL_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A0IN_TMR_PREG__PSM_LANECAL_DLY_A1_RESETS_PREG_PSM_LANECAL_DLY_TMR_VAL_PREG_RESETVAL (0x00000011U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A0IN_TMR_PREG__PSM_LANECAL_DLY_A1_RESETS_PREG_PSM_LANECAL_DLY_TMR_VAL_PREG_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A0IN_TMR_PREG__PSM_LANECAL_DLY_A1_RESETS_PREG_RESETVAL (0x00350011U)

/* PSM_A2IN_TMR_PREG__PSM_A1IN_TMR_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A2IN_TMR_PREG__PSM_A1IN_TMR_PREG_PSM_A2IN_TMR_VAL_PREG_MASK (0x00FF0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A2IN_TMR_PREG__PSM_A1IN_TMR_PREG_PSM_A2IN_TMR_VAL_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A2IN_TMR_PREG__PSM_A1IN_TMR_PREG_PSM_A2IN_TMR_VAL_PREG_RESETVAL (0x00000085U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A2IN_TMR_PREG__PSM_A1IN_TMR_PREG_PSM_A2IN_TMR_VAL_PREG_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A2IN_TMR_PREG__PSM_A1IN_TMR_PREG_PSM_A1IN_TMR_VAL_PREG_MASK (0x000000FFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A2IN_TMR_PREG__PSM_A1IN_TMR_PREG_PSM_A1IN_TMR_VAL_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A2IN_TMR_PREG__PSM_A1IN_TMR_PREG_PSM_A1IN_TMR_VAL_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A2IN_TMR_PREG__PSM_A1IN_TMR_PREG_PSM_A1IN_TMR_VAL_PREG_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A2IN_TMR_PREG__PSM_A1IN_TMR_PREG_RESETVAL (0x00850001U)

/* PSM_A4IN_TMR_PREG__PSM_A3IN_TMR_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A4IN_TMR_PREG__PSM_A3IN_TMR_PREG_PSM_A4IN_TMR_VAL_PREG_MASK (0x00FF0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A4IN_TMR_PREG__PSM_A3IN_TMR_PREG_PSM_A4IN_TMR_VAL_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A4IN_TMR_PREG__PSM_A3IN_TMR_PREG_PSM_A4IN_TMR_VAL_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A4IN_TMR_PREG__PSM_A3IN_TMR_PREG_PSM_A4IN_TMR_VAL_PREG_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A4IN_TMR_PREG__PSM_A3IN_TMR_PREG_PSM_A3IN_TMR_VAL_PREG_MASK (0x000000FFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A4IN_TMR_PREG__PSM_A3IN_TMR_PREG_PSM_A3IN_TMR_VAL_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A4IN_TMR_PREG__PSM_A3IN_TMR_PREG_PSM_A3IN_TMR_VAL_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A4IN_TMR_PREG__PSM_A3IN_TMR_PREG_PSM_A3IN_TMR_VAL_PREG_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A4IN_TMR_PREG__PSM_A3IN_TMR_PREG_RESETVAL (0x00010001U)

/* PSM_A0OUT_TMR_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A0OUT_TMR_PREG_PSM_A0OUT_TMR_VAL_PREG_MASK (0x000F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A0OUT_TMR_PREG_PSM_A0OUT_TMR_VAL_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A0OUT_TMR_PREG_PSM_A0OUT_TMR_VAL_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A0OUT_TMR_PREG_PSM_A0OUT_TMR_VAL_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A0OUT_TMR_PREG_RESETVAL             (0x00010000U)

/* PSM_A2OUT_TMR_PREG__PSM_A1OUT_TMR_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A2OUT_TMR_PREG__PSM_A1OUT_TMR_PREG_PSM_A2OUT_TMR_VAL_PREG_MASK (0x000F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A2OUT_TMR_PREG__PSM_A1OUT_TMR_PREG_PSM_A2OUT_TMR_VAL_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A2OUT_TMR_PREG__PSM_A1OUT_TMR_PREG_PSM_A2OUT_TMR_VAL_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A2OUT_TMR_PREG__PSM_A1OUT_TMR_PREG_PSM_A2OUT_TMR_VAL_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A2OUT_TMR_PREG__PSM_A1OUT_TMR_PREG_PSM_A1OUT_TMR_VAL_PREG_MASK (0x0000000FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A2OUT_TMR_PREG__PSM_A1OUT_TMR_PREG_PSM_A1OUT_TMR_VAL_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A2OUT_TMR_PREG__PSM_A1OUT_TMR_PREG_PSM_A1OUT_TMR_VAL_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A2OUT_TMR_PREG__PSM_A1OUT_TMR_PREG_PSM_A1OUT_TMR_VAL_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A2OUT_TMR_PREG__PSM_A1OUT_TMR_PREG_RESETVAL (0x00010001U)

/* PSM_A4OUT_TMR_PREG__PSM_A3OUT_TMR_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A4OUT_TMR_PREG__PSM_A3OUT_TMR_PREG_PSM_A4OUT_TMR_VAL_PREG_MASK (0x000F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A4OUT_TMR_PREG__PSM_A3OUT_TMR_PREG_PSM_A4OUT_TMR_VAL_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A4OUT_TMR_PREG__PSM_A3OUT_TMR_PREG_PSM_A4OUT_TMR_VAL_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A4OUT_TMR_PREG__PSM_A3OUT_TMR_PREG_PSM_A4OUT_TMR_VAL_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A4OUT_TMR_PREG__PSM_A3OUT_TMR_PREG_PSM_A3OUT_TMR_VAL_PREG_MASK (0x0000000FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A4OUT_TMR_PREG__PSM_A3OUT_TMR_PREG_PSM_A3OUT_TMR_VAL_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A4OUT_TMR_PREG__PSM_A3OUT_TMR_PREG_PSM_A3OUT_TMR_VAL_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A4OUT_TMR_PREG__PSM_A3OUT_TMR_PREG_PSM_A3OUT_TMR_VAL_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_A4OUT_TMR_PREG__PSM_A3OUT_TMR_PREG_RESETVAL (0x00010001U)

/* PSM_DIAG_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_SKIP_LANE_RECAL_PREG_MASK (0x80000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_SKIP_LANE_RECAL_PREG_SHIFT (0x0000001FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_SKIP_LANE_RECAL_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_SKIP_LANE_RECAL_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_SKIP_RXMEM_RERESET_PREG_MASK (0x40000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_SKIP_RXMEM_RERESET_PREG_SHIFT (0x0000001EU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_SKIP_RXMEM_RERESET_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_SKIP_RXMEM_RERESET_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A4_EXIT_ACK_PREG_MASK (0x10000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A4_EXIT_ACK_PREG_SHIFT (0x0000001CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A4_EXIT_ACK_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A4_EXIT_ACK_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A3_EXIT_ACK_PREG_MASK (0x08000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A3_EXIT_ACK_PREG_SHIFT (0x0000001BU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A3_EXIT_ACK_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A3_EXIT_ACK_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A2_EXIT_ACK_PREG_MASK (0x04000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A2_EXIT_ACK_PREG_SHIFT (0x0000001AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A2_EXIT_ACK_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A2_EXIT_ACK_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A1_EXIT_ACK_PREG_MASK (0x02000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A1_EXIT_ACK_PREG_SHIFT (0x00000019U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A1_EXIT_ACK_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A1_EXIT_ACK_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A0_EXIT_ACK_PREG_MASK (0x01000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A0_EXIT_ACK_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A0_EXIT_ACK_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A0_EXIT_ACK_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_LANE_CAL_CLKEN_ACK_PREG_MASK (0x00800000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_LANE_CAL_CLKEN_ACK_PREG_SHIFT (0x00000017U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_LANE_CAL_CLKEN_ACK_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_LANE_CAL_CLKEN_ACK_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_LANE_CAL_ENTRY_ACK_PREG_MASK (0x00400000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_LANE_CAL_ENTRY_ACK_PREG_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_LANE_CAL_ENTRY_ACK_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_LANE_CAL_ENTRY_ACK_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A4_ENTRY_ACK_PREG_MASK (0x00200000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A4_ENTRY_ACK_PREG_SHIFT (0x00000015U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A4_ENTRY_ACK_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A4_ENTRY_ACK_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A3_ENTRY_ACK_PREG_MASK (0x00100000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A3_ENTRY_ACK_PREG_SHIFT (0x00000014U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A3_ENTRY_ACK_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A3_ENTRY_ACK_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A2_CLKEN_ACK_PREG_MASK (0x00080000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A2_CLKEN_ACK_PREG_SHIFT (0x00000013U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A2_CLKEN_ACK_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A2_CLKEN_ACK_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A2_ENTRY_ACK_PREG_MASK (0x00040000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A2_ENTRY_ACK_PREG_SHIFT (0x00000012U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A2_ENTRY_ACK_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A2_ENTRY_ACK_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A1_ENTRY_ACK_PREG_MASK (0x00020000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A1_ENTRY_ACK_PREG_SHIFT (0x00000011U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A1_ENTRY_ACK_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A1_ENTRY_ACK_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A0_ENTRY_ACK_PREG_MASK (0x00010000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A0_ENTRY_ACK_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A0_ENTRY_ACK_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_PSM_FORCE_A0_ENTRY_ACK_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_DIAG_PREG_RESETVAL                  (0xCF000000U)

/* PSM_STATE_L_PREG__PSM_STATE_H_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_STATE_L_PREG__PSM_STATE_H_PREG_PSM_STATE_L_MASK (0xFFFF0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_STATE_L_PREG__PSM_STATE_H_PREG_PSM_STATE_L_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_STATE_L_PREG__PSM_STATE_H_PREG_PSM_STATE_L_RESETVAL (0x00000007U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_STATE_L_PREG__PSM_STATE_H_PREG_PSM_STATE_L_MAX (0x0000FFFFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_STATE_L_PREG__PSM_STATE_H_PREG_PSM_STATE_H_MASK (0x0000000FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_STATE_L_PREG__PSM_STATE_H_PREG_PSM_STATE_H_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_STATE_L_PREG__PSM_STATE_H_PREG_PSM_STATE_H_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_STATE_L_PREG__PSM_STATE_H_PREG_PSM_STATE_H_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSM_STATE_L_PREG__PSM_STATE_H_PREG_RESETVAL (0x00070000U)

/* PSTG_STATUS_PREG__PSTG_CTRL_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSTG_STATUS_PREG__PSTG_CTRL_PREG_PSTG_STATE_MASK (0x00030000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSTG_STATUS_PREG__PSTG_CTRL_PREG_PSTG_STATE_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSTG_STATUS_PREG__PSTG_CTRL_PREG_PSTG_STATE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSTG_STATUS_PREG__PSTG_CTRL_PREG_PSTG_STATE_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSTG_STATUS_PREG__PSTG_CTRL_PREG_PSTG_STAGGER_DLY_PREG_MASK (0x0000000FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSTG_STATUS_PREG__PSTG_CTRL_PREG_PSTG_STAGGER_DLY_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSTG_STATUS_PREG__PSTG_CTRL_PREG_PSTG_STAGGER_DLY_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSTG_STATUS_PREG__PSTG_CTRL_PREG_PSTG_STAGGER_DLY_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSTG_STATUS_PREG__PSTG_CTRL_PREG_RESETVAL (0x00000000U)

/* PCSM_STATUS_PREG__PCSM_CTRL_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PCSM_STATUS_PREG__PCSM_CTRL_PREG_PCSM_STATE_MASK (0x001F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PCSM_STATUS_PREG__PCSM_CTRL_PREG_PCSM_STATE_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PCSM_STATUS_PREG__PCSM_CTRL_PREG_PCSM_STATE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PCSM_STATUS_PREG__PCSM_CTRL_PREG_PCSM_STATE_MAX (0x0000001FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PCSM_STATUS_PREG__PCSM_CTRL_PREG_PCSM_PLLLNEN_OVREN_PREG_MASK (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PCSM_STATUS_PREG__PCSM_CTRL_PREG_PCSM_PLLLNEN_OVREN_PREG_SHIFT (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PCSM_STATUS_PREG__PCSM_CTRL_PREG_PCSM_PLLLNEN_OVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PCSM_STATUS_PREG__PCSM_CTRL_PREG_PCSM_PLLLNEN_OVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PCSM_STATUS_PREG__PCSM_CTRL_PREG_PCSM_PLLLNEN_OVR_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PCSM_STATUS_PREG__PCSM_CTRL_PREG_PCSM_PLLLNEN_OVR_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PCSM_STATUS_PREG__PCSM_CTRL_PREG_PCSM_PLLLNEN_OVR_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PCSM_STATUS_PREG__PCSM_CTRL_PREG_PCSM_PLLLNEN_OVR_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PCSM_STATUS_PREG__PCSM_CTRL_PREG_RESETVAL (0x00000000U)

/* PSC_LN_A1_PREG__PSC_LN_A0_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_LN_A1_PREG__PSC_LN_A0_PREG_PSC_LN_A1_PREG_MASK (0x00070000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_LN_A1_PREG__PSC_LN_A0_PREG_PSC_LN_A1_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_LN_A1_PREG__PSC_LN_A0_PREG_PSC_LN_A1_PREG_RESETVAL (0x00000007U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_LN_A1_PREG__PSC_LN_A0_PREG_PSC_LN_A1_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_LN_A1_PREG__PSC_LN_A0_PREG_PSC_LN_A0_PREG_MASK (0x00000007U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_LN_A1_PREG__PSC_LN_A0_PREG_PSC_LN_A0_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_LN_A1_PREG__PSC_LN_A0_PREG_PSC_LN_A0_PREG_RESETVAL (0x00000007U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_LN_A1_PREG__PSC_LN_A0_PREG_PSC_LN_A0_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_LN_A1_PREG__PSC_LN_A0_PREG_RESETVAL (0x00070007U)

/* PSC_LN_A3_PREG__PSC_LN_A2_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_LN_A3_PREG__PSC_LN_A2_PREG_PSC_LN_A3_PREG_MASK (0x00070000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_LN_A3_PREG__PSC_LN_A2_PREG_PSC_LN_A3_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_LN_A3_PREG__PSC_LN_A2_PREG_PSC_LN_A3_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_LN_A3_PREG__PSC_LN_A2_PREG_PSC_LN_A3_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_LN_A3_PREG__PSC_LN_A2_PREG_PSC_LN_A2_PREG_MASK (0x00000007U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_LN_A3_PREG__PSC_LN_A2_PREG_PSC_LN_A2_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_LN_A3_PREG__PSC_LN_A2_PREG_PSC_LN_A2_PREG_RESETVAL (0x00000005U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_LN_A3_PREG__PSC_LN_A2_PREG_PSC_LN_A2_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_LN_A3_PREG__PSC_LN_A2_PREG_RESETVAL (0x00000005U)

/* PSC_LN_A5_PREG__PSC_LN_A4_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_LN_A5_PREG__PSC_LN_A4_PREG_PSC_LN_A5_PREG_MASK (0x00070000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_LN_A5_PREG__PSC_LN_A4_PREG_PSC_LN_A5_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_LN_A5_PREG__PSC_LN_A4_PREG_PSC_LN_A5_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_LN_A5_PREG__PSC_LN_A4_PREG_PSC_LN_A5_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_LN_A5_PREG__PSC_LN_A4_PREG_PSC_LN_A4_PREG_MASK (0x00000007U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_LN_A5_PREG__PSC_LN_A4_PREG_PSC_LN_A4_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_LN_A5_PREG__PSC_LN_A4_PREG_PSC_LN_A4_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_LN_A5_PREG__PSC_LN_A4_PREG_PSC_LN_A4_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_LN_A5_PREG__PSC_LN_A4_PREG_RESETVAL (0x00000000U)

/* PSC_LN_IDLE_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_LN_IDLE_PREG_PSC_LN_IDLE_PREG_MASK  (0x00000007U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_LN_IDLE_PREG_PSC_LN_IDLE_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_LN_IDLE_PREG_PSC_LN_IDLE_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_LN_IDLE_PREG_PSC_LN_IDLE_PREG_MAX   (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_LN_IDLE_PREG_RESETVAL               (0x00000000U)

/* PSC_TX_A1_PREG__PSC_TX_A0_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_TX_A1_PREG__PSC_TX_A0_PREG_PSC_TX_A1_PREG_MASK (0x001F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_TX_A1_PREG__PSC_TX_A0_PREG_PSC_TX_A1_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_TX_A1_PREG__PSC_TX_A0_PREG_PSC_TX_A1_PREG_RESETVAL (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_TX_A1_PREG__PSC_TX_A0_PREG_PSC_TX_A1_PREG_MAX (0x0000001FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_TX_A1_PREG__PSC_TX_A0_PREG_PSC_TX_A0_PREG_MASK (0x0000001FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_TX_A1_PREG__PSC_TX_A0_PREG_PSC_TX_A0_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_TX_A1_PREG__PSC_TX_A0_PREG_PSC_TX_A0_PREG_RESETVAL (0x0000001EU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_TX_A1_PREG__PSC_TX_A0_PREG_PSC_TX_A0_PREG_MAX (0x0000001FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_TX_A1_PREG__PSC_TX_A0_PREG_RESETVAL (0x0006001EU)

/* PSC_TX_A3_PREG__PSC_TX_A2_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_TX_A3_PREG__PSC_TX_A2_PREG_PSC_TX_A3_PREG_MASK (0x001F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_TX_A3_PREG__PSC_TX_A2_PREG_PSC_TX_A3_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_TX_A3_PREG__PSC_TX_A2_PREG_PSC_TX_A3_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_TX_A3_PREG__PSC_TX_A2_PREG_PSC_TX_A3_PREG_MAX (0x0000001FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_TX_A3_PREG__PSC_TX_A2_PREG_PSC_TX_A2_PREG_MASK (0x0000001FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_TX_A3_PREG__PSC_TX_A2_PREG_PSC_TX_A2_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_TX_A3_PREG__PSC_TX_A2_PREG_PSC_TX_A2_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_TX_A3_PREG__PSC_TX_A2_PREG_PSC_TX_A2_PREG_MAX (0x0000001FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_TX_A3_PREG__PSC_TX_A2_PREG_RESETVAL (0x00020002U)

/* PSC_TX_A5_PREG__PSC_TX_A4_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_TX_A5_PREG__PSC_TX_A4_PREG_PSC_TX_A5_PREG_MASK (0x001F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_TX_A5_PREG__PSC_TX_A4_PREG_PSC_TX_A5_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_TX_A5_PREG__PSC_TX_A4_PREG_PSC_TX_A5_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_TX_A5_PREG__PSC_TX_A4_PREG_PSC_TX_A5_PREG_MAX (0x0000001FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_TX_A5_PREG__PSC_TX_A4_PREG_PSC_TX_A4_PREG_MASK (0x0000001FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_TX_A5_PREG__PSC_TX_A4_PREG_PSC_TX_A4_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_TX_A5_PREG__PSC_TX_A4_PREG_PSC_TX_A4_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_TX_A5_PREG__PSC_TX_A4_PREG_PSC_TX_A4_PREG_MAX (0x0000001FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_TX_A5_PREG__PSC_TX_A4_PREG_RESETVAL (0x00000000U)

/* PSC_TX_IDLE_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_TX_IDLE_PREG_PSC_TX_IDLE_PREG_MASK  (0x0000001FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_TX_IDLE_PREG_PSC_TX_IDLE_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_TX_IDLE_PREG_PSC_TX_IDLE_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_TX_IDLE_PREG_PSC_TX_IDLE_PREG_MAX   (0x0000001FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_TX_IDLE_PREG_RESETVAL               (0x00000000U)

/* PSC_RX_A1_PREG__PSC_RX_A0_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_RX_A1_PREG__PSC_RX_A0_PREG_PSC_RX_A1_PREG_MASK (0x3FFF0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_RX_A1_PREG__PSC_RX_A0_PREG_PSC_RX_A1_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_RX_A1_PREG__PSC_RX_A0_PREG_PSC_RX_A1_PREG_RESETVAL (0x00000FFEU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_RX_A1_PREG__PSC_RX_A0_PREG_PSC_RX_A1_PREG_MAX (0x00003FFFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_RX_A1_PREG__PSC_RX_A0_PREG_PSC_RX_A0_PREG_MASK (0x00003FFFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_RX_A1_PREG__PSC_RX_A0_PREG_PSC_RX_A0_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_RX_A1_PREG__PSC_RX_A0_PREG_PSC_RX_A0_PREG_RESETVAL (0x00001FFEU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_RX_A1_PREG__PSC_RX_A0_PREG_PSC_RX_A0_PREG_MAX (0x00003FFFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_RX_A1_PREG__PSC_RX_A0_PREG_RESETVAL (0x0FFE1FFEU)

/* PSC_RX_A3_PREG__PSC_RX_A2_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_RX_A3_PREG__PSC_RX_A2_PREG_PSC_RX_A3_PREG_MASK (0x3FFF0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_RX_A3_PREG__PSC_RX_A2_PREG_PSC_RX_A3_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_RX_A3_PREG__PSC_RX_A2_PREG_PSC_RX_A3_PREG_RESETVAL (0x00002000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_RX_A3_PREG__PSC_RX_A2_PREG_PSC_RX_A3_PREG_MAX (0x00003FFFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_RX_A3_PREG__PSC_RX_A2_PREG_PSC_RX_A2_PREG_MASK (0x00003FFFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_RX_A3_PREG__PSC_RX_A2_PREG_PSC_RX_A2_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_RX_A3_PREG__PSC_RX_A2_PREG_PSC_RX_A2_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_RX_A3_PREG__PSC_RX_A2_PREG_PSC_RX_A2_PREG_MAX (0x00003FFFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_RX_A3_PREG__PSC_RX_A2_PREG_RESETVAL (0x20000002U)

/* PSC_RX_A5_PREG__PSC_RX_A4_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_RX_A5_PREG__PSC_RX_A4_PREG_PSC_RX_A5_PREG_MASK (0x3FFF0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_RX_A5_PREG__PSC_RX_A4_PREG_PSC_RX_A5_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_RX_A5_PREG__PSC_RX_A4_PREG_PSC_RX_A5_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_RX_A5_PREG__PSC_RX_A4_PREG_PSC_RX_A5_PREG_MAX (0x00003FFFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_RX_A5_PREG__PSC_RX_A4_PREG_PSC_RX_A4_PREG_MASK (0x00003FFFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_RX_A5_PREG__PSC_RX_A4_PREG_PSC_RX_A4_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_RX_A5_PREG__PSC_RX_A4_PREG_PSC_RX_A4_PREG_RESETVAL (0x00002000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_RX_A5_PREG__PSC_RX_A4_PREG_PSC_RX_A4_PREG_MAX (0x00003FFFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_RX_A5_PREG__PSC_RX_A4_PREG_RESETVAL (0x00002000U)

/* PSC_RX_IDLE_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_RX_IDLE_PREG_PSC_RX_IDLE_PREG_MASK  (0x00003FFFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_RX_IDLE_PREG_PSC_RX_IDLE_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_RX_IDLE_PREG_PSC_RX_IDLE_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_RX_IDLE_PREG_PSC_RX_IDLE_PREG_MAX   (0x00003FFFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PSC_RX_IDLE_PREG_RESETVAL               (0x00000000U)

/* PLLCTRL_FBDIV_MODE01_PREG__PLLCTRL_FBDIV_MODE23_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_FBDIV_MODE01_PREG__PLLCTRL_FBDIV_MODE23_PREG_PLLCTRL_FBDIV_MODE1_PREG_MASK (0x7F000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_FBDIV_MODE01_PREG__PLLCTRL_FBDIV_MODE23_PREG_PLLCTRL_FBDIV_MODE1_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_FBDIV_MODE01_PREG__PLLCTRL_FBDIV_MODE23_PREG_PLLCTRL_FBDIV_MODE1_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_FBDIV_MODE01_PREG__PLLCTRL_FBDIV_MODE23_PREG_PLLCTRL_FBDIV_MODE1_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_FBDIV_MODE01_PREG__PLLCTRL_FBDIV_MODE23_PREG_PLLCTRL_FBDIV_MODE0_PREG_MASK (0x007F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_FBDIV_MODE01_PREG__PLLCTRL_FBDIV_MODE23_PREG_PLLCTRL_FBDIV_MODE0_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_FBDIV_MODE01_PREG__PLLCTRL_FBDIV_MODE23_PREG_PLLCTRL_FBDIV_MODE0_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_FBDIV_MODE01_PREG__PLLCTRL_FBDIV_MODE23_PREG_PLLCTRL_FBDIV_MODE0_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_FBDIV_MODE01_PREG__PLLCTRL_FBDIV_MODE23_PREG_PLLCTRL_FBDIV_MODE3_PREG_MASK (0x00007F00U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_FBDIV_MODE01_PREG__PLLCTRL_FBDIV_MODE23_PREG_PLLCTRL_FBDIV_MODE3_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_FBDIV_MODE01_PREG__PLLCTRL_FBDIV_MODE23_PREG_PLLCTRL_FBDIV_MODE3_PREG_RESETVAL (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_FBDIV_MODE01_PREG__PLLCTRL_FBDIV_MODE23_PREG_PLLCTRL_FBDIV_MODE3_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_FBDIV_MODE01_PREG__PLLCTRL_FBDIV_MODE23_PREG_PLLCTRL_FBDIV_MODE2_PREG_MASK (0x0000007FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_FBDIV_MODE01_PREG__PLLCTRL_FBDIV_MODE23_PREG_PLLCTRL_FBDIV_MODE2_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_FBDIV_MODE01_PREG__PLLCTRL_FBDIV_MODE23_PREG_PLLCTRL_FBDIV_MODE2_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_FBDIV_MODE01_PREG__PLLCTRL_FBDIV_MODE23_PREG_PLLCTRL_FBDIV_MODE2_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_FBDIV_MODE01_PREG__PLLCTRL_FBDIV_MODE23_PREG_RESETVAL (0x01010400U)

/* PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_RSTOVREN_PREG_MASK (0x20000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_RSTOVREN_PREG_SHIFT (0x0000001DU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_RSTOVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_RSTOVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_RSTOVR_PREG_MASK (0x10000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_RSTOVR_PREG_SHIFT (0x0000001CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_RSTOVR_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_RSTOVR_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_LOCKOVR_PREG_MASK (0x01000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_LOCKOVR_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_LOCKOVR_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_LOCKOVR_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_PLLLC1_ANACLK0_SEL_MODE3_PREG_MASK (0x00080000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_PLLLC1_ANACLK0_SEL_MODE3_PREG_SHIFT (0x00000013U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_PLLLC1_ANACLK0_SEL_MODE3_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_PLLLC1_ANACLK0_SEL_MODE3_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_PLLLC1_ANACLK0_SEL_MODE2_PREG_MASK (0x00040000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_PLLLC1_ANACLK0_SEL_MODE2_PREG_SHIFT (0x00000012U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_PLLLC1_ANACLK0_SEL_MODE2_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_PLLLC1_ANACLK0_SEL_MODE2_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_PLLLC1_ANACLK0_SEL_MODE1_PREG_MASK (0x00020000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_PLLLC1_ANACLK0_SEL_MODE1_PREG_SHIFT (0x00000011U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_PLLLC1_ANACLK0_SEL_MODE1_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_PLLLC1_ANACLK0_SEL_MODE1_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_PLLLC1_ANACLK0_SEL_MODE0_PREG_MASK (0x00010000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_PLLLC1_ANACLK0_SEL_MODE0_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_PLLLC1_ANACLK0_SEL_MODE0_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_PLLLC1_ANACLK0_SEL_MODE0_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_SUBRATE_MODE3_PREG_MASK (0x00003000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_SUBRATE_MODE3_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_SUBRATE_MODE3_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_SUBRATE_MODE3_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_SUBRATE_MODE2_PREG_MASK (0x00000300U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_SUBRATE_MODE2_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_SUBRATE_MODE2_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_SUBRATE_MODE2_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_SUBRATE_MODE1_PREG_MASK (0x00000030U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_SUBRATE_MODE1_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_SUBRATE_MODE1_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_SUBRATE_MODE1_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_SUBRATE_MODE0_PREG_MASK (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_SUBRATE_MODE0_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_SUBRATE_MODE0_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_PLLCTRL_SUBRATE_MODE0_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_A_PREG__PLLCTRL_SUBRATE_PREG_RESETVAL (0x00000012U)

/* PLLCTRL_GEN_C_PREG__PLLCTRL_GEN_B_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_C_PREG__PLLCTRL_GEN_B_PREG_PLLCTRL_DIGDIV_MODE3_PREG_MASK (0x7F000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_C_PREG__PLLCTRL_GEN_B_PREG_PLLCTRL_DIGDIV_MODE3_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_C_PREG__PLLCTRL_GEN_B_PREG_PLLCTRL_DIGDIV_MODE3_PREG_RESETVAL (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_C_PREG__PLLCTRL_GEN_B_PREG_PLLCTRL_DIGDIV_MODE3_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_C_PREG__PLLCTRL_GEN_B_PREG_PLLCTRL_DIGDIV_MODE2_PREG_MASK (0x007F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_C_PREG__PLLCTRL_GEN_B_PREG_PLLCTRL_DIGDIV_MODE2_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_C_PREG__PLLCTRL_GEN_B_PREG_PLLCTRL_DIGDIV_MODE2_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_C_PREG__PLLCTRL_GEN_B_PREG_PLLCTRL_DIGDIV_MODE2_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_C_PREG__PLLCTRL_GEN_B_PREG_MSTR_PLLLN_AUTORST_ERROR_FLAG_MASK (0x00008000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_C_PREG__PLLCTRL_GEN_B_PREG_MSTR_PLLLN_AUTORST_ERROR_FLAG_SHIFT (0x0000000FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_C_PREG__PLLCTRL_GEN_B_PREG_MSTR_PLLLN_AUTORST_ERROR_FLAG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_C_PREG__PLLCTRL_GEN_B_PREG_MSTR_PLLLN_AUTORST_ERROR_FLAG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_C_PREG__PLLCTRL_GEN_B_PREG_SLV_PLLLN_AUTORST_ERROR_FLAG_MASK (0x00004000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_C_PREG__PLLCTRL_GEN_B_PREG_SLV_PLLLN_AUTORST_ERROR_FLAG_SHIFT (0x0000000EU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_C_PREG__PLLCTRL_GEN_B_PREG_SLV_PLLLN_AUTORST_ERROR_FLAG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_C_PREG__PLLCTRL_GEN_B_PREG_SLV_PLLLN_AUTORST_ERROR_FLAG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_C_PREG__PLLCTRL_GEN_B_PREG_PLLCTRL_AUTORST_DISABLE_PREG_MASK (0x00001000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_C_PREG__PLLCTRL_GEN_B_PREG_PLLCTRL_AUTORST_DISABLE_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_C_PREG__PLLCTRL_GEN_B_PREG_PLLCTRL_AUTORST_DISABLE_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_C_PREG__PLLCTRL_GEN_B_PREG_PLLCTRL_AUTORST_DISABLE_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_C_PREG__PLLCTRL_GEN_B_PREG_PLLCTRL_AUTORST_DLY_PREG_MASK (0x00000300U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_C_PREG__PLLCTRL_GEN_B_PREG_PLLCTRL_AUTORST_DLY_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_C_PREG__PLLCTRL_GEN_B_PREG_PLLCTRL_AUTORST_DLY_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_C_PREG__PLLCTRL_GEN_B_PREG_PLLCTRL_AUTORST_DLY_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_C_PREG__PLLCTRL_GEN_B_PREG_PLLCTRL_AUTORST_REPEAT_PREG_MASK (0x00000070U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_C_PREG__PLLCTRL_GEN_B_PREG_PLLCTRL_AUTORST_REPEAT_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_C_PREG__PLLCTRL_GEN_B_PREG_PLLCTRL_AUTORST_REPEAT_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_C_PREG__PLLCTRL_GEN_B_PREG_PLLCTRL_AUTORST_REPEAT_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_C_PREG__PLLCTRL_GEN_B_PREG_PLLCTRL_MODE_PREG_MASK (0x00000007U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_C_PREG__PLLCTRL_GEN_B_PREG_PLLCTRL_MODE_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_C_PREG__PLLCTRL_GEN_B_PREG_PLLCTRL_MODE_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_C_PREG__PLLCTRL_GEN_B_PREG_PLLCTRL_MODE_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_GEN_C_PREG__PLLCTRL_GEN_B_PREG_RESETVAL (0x04000320U)

/* PLLCTRL_CPGAIN_MODE_PREG__PLLCTRL_GEN_D_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_CPGAIN_MODE_PREG__PLLCTRL_GEN_D_PREG_PLLCTRL_CPGAIN_MODE3_PREG_MASK (0x70000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_CPGAIN_MODE_PREG__PLLCTRL_GEN_D_PREG_PLLCTRL_CPGAIN_MODE3_PREG_SHIFT (0x0000001CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_CPGAIN_MODE_PREG__PLLCTRL_GEN_D_PREG_PLLCTRL_CPGAIN_MODE3_PREG_RESETVAL (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_CPGAIN_MODE_PREG__PLLCTRL_GEN_D_PREG_PLLCTRL_CPGAIN_MODE3_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_CPGAIN_MODE_PREG__PLLCTRL_GEN_D_PREG_PLLCTRL_CPGAIN_MODE2_PREG_MASK (0x07000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_CPGAIN_MODE_PREG__PLLCTRL_GEN_D_PREG_PLLCTRL_CPGAIN_MODE2_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_CPGAIN_MODE_PREG__PLLCTRL_GEN_D_PREG_PLLCTRL_CPGAIN_MODE2_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_CPGAIN_MODE_PREG__PLLCTRL_GEN_D_PREG_PLLCTRL_CPGAIN_MODE2_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_CPGAIN_MODE_PREG__PLLCTRL_GEN_D_PREG_PLLCTRL_CPGAIN_MODE1_PREG_MASK (0x00700000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_CPGAIN_MODE_PREG__PLLCTRL_GEN_D_PREG_PLLCTRL_CPGAIN_MODE1_PREG_SHIFT (0x00000014U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_CPGAIN_MODE_PREG__PLLCTRL_GEN_D_PREG_PLLCTRL_CPGAIN_MODE1_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_CPGAIN_MODE_PREG__PLLCTRL_GEN_D_PREG_PLLCTRL_CPGAIN_MODE1_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_CPGAIN_MODE_PREG__PLLCTRL_GEN_D_PREG_PLLCTRL_CPGAIN_MODE0_PREG_MASK (0x00070000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_CPGAIN_MODE_PREG__PLLCTRL_GEN_D_PREG_PLLCTRL_CPGAIN_MODE0_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_CPGAIN_MODE_PREG__PLLCTRL_GEN_D_PREG_PLLCTRL_CPGAIN_MODE0_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_CPGAIN_MODE_PREG__PLLCTRL_GEN_D_PREG_PLLCTRL_CPGAIN_MODE0_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_CPGAIN_MODE_PREG__PLLCTRL_GEN_D_PREG_PLLCTRL_DIGDIV_MODE1_PREG_MASK (0x00007F00U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_CPGAIN_MODE_PREG__PLLCTRL_GEN_D_PREG_PLLCTRL_DIGDIV_MODE1_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_CPGAIN_MODE_PREG__PLLCTRL_GEN_D_PREG_PLLCTRL_DIGDIV_MODE1_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_CPGAIN_MODE_PREG__PLLCTRL_GEN_D_PREG_PLLCTRL_DIGDIV_MODE1_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_CPGAIN_MODE_PREG__PLLCTRL_GEN_D_PREG_PLLCTRL_DIGDIV_MODE0_PREG_MASK (0x0000007FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_CPGAIN_MODE_PREG__PLLCTRL_GEN_D_PREG_PLLCTRL_DIGDIV_MODE0_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_CPGAIN_MODE_PREG__PLLCTRL_GEN_D_PREG_PLLCTRL_DIGDIV_MODE0_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_CPGAIN_MODE_PREG__PLLCTRL_GEN_D_PREG_PLLCTRL_DIGDIV_MODE0_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_CPGAIN_MODE_PREG__PLLCTRL_GEN_D_PREG_RESETVAL (0x42330101U)

/* PLLCTRL_PHASE1EN_PREG__LNCTRL_CLKRST_LN_PLLCLK_OVR_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_PHASE1EN_PREG__LNCTRL_CLKRST_LN_PLLCLK_OVR_PREG_PLLCTRL_PHASE1EN_DLY_PREG_MASK (0x0FFF0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_PHASE1EN_PREG__LNCTRL_CLKRST_LN_PLLCLK_OVR_PREG_PLLCTRL_PHASE1EN_DLY_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_PHASE1EN_PREG__LNCTRL_CLKRST_LN_PLLCLK_OVR_PREG_PLLCTRL_PHASE1EN_DLY_PREG_RESETVAL (0x000000D4U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_PHASE1EN_PREG__LNCTRL_CLKRST_LN_PLLCLK_OVR_PREG_PLLCTRL_PHASE1EN_DLY_PREG_MAX (0x00000FFFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_PHASE1EN_PREG__LNCTRL_CLKRST_LN_PLLCLK_OVR_PREG_LNCTRL_CLKRST_LN_PLLCLK_OVR_EN_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_PHASE1EN_PREG__LNCTRL_CLKRST_LN_PLLCLK_OVR_PREG_LNCTRL_CLKRST_LN_PLLCLK_OVR_EN_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_PHASE1EN_PREG__LNCTRL_CLKRST_LN_PLLCLK_OVR_PREG_LNCTRL_CLKRST_LN_PLLCLK_OVR_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_PHASE1EN_PREG__LNCTRL_CLKRST_LN_PLLCLK_OVR_PREG_LNCTRL_CLKRST_LN_PLLCLK_OVR_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_PHASE1EN_PREG__LNCTRL_CLKRST_LN_PLLCLK_OVR_PREG_RESETVAL (0x00D40000U)

/* PLLCTRL_AVDDREG_PREG__PLLCTRL_PHASE2EN_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_AVDDREG_PREG__PLLCTRL_PHASE2EN_PREG_PLLCTRL_LFAVDDREG_VTRIM_PREG_MASK (0xE0000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_AVDDREG_PREG__PLLCTRL_PHASE2EN_PREG_PLLCTRL_LFAVDDREG_VTRIM_PREG_SHIFT (0x0000001DU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_AVDDREG_PREG__PLLCTRL_PHASE2EN_PREG_PLLCTRL_LFAVDDREG_VTRIM_PREG_RESETVAL (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_AVDDREG_PREG__PLLCTRL_PHASE2EN_PREG_PLLCTRL_LFAVDDREG_VTRIM_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_AVDDREG_PREG__PLLCTRL_PHASE2EN_PREG_PLLCTRL_LFAVDDREG_FWEN_N_PREG_MASK (0x10000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_AVDDREG_PREG__PLLCTRL_PHASE2EN_PREG_PLLCTRL_LFAVDDREG_FWEN_N_PREG_SHIFT (0x0000001CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_AVDDREG_PREG__PLLCTRL_PHASE2EN_PREG_PLLCTRL_LFAVDDREG_FWEN_N_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_AVDDREG_PREG__PLLCTRL_PHASE2EN_PREG_PLLCTRL_LFAVDDREG_FWEN_N_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_AVDDREG_PREG__PLLCTRL_PHASE2EN_PREG_PLLCTRL_FRAVDDREG_VTRIM_PREG_MASK (0x000E0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_AVDDREG_PREG__PLLCTRL_PHASE2EN_PREG_PLLCTRL_FRAVDDREG_VTRIM_PREG_SHIFT (0x00000011U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_AVDDREG_PREG__PLLCTRL_PHASE2EN_PREG_PLLCTRL_FRAVDDREG_VTRIM_PREG_RESETVAL (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_AVDDREG_PREG__PLLCTRL_PHASE2EN_PREG_PLLCTRL_FRAVDDREG_VTRIM_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_AVDDREG_PREG__PLLCTRL_PHASE2EN_PREG_PLLCTRL_FRAVDDREG_FWEN_N_PREG_MASK (0x00010000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_AVDDREG_PREG__PLLCTRL_PHASE2EN_PREG_PLLCTRL_FRAVDDREG_FWEN_N_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_AVDDREG_PREG__PLLCTRL_PHASE2EN_PREG_PLLCTRL_FRAVDDREG_FWEN_N_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_AVDDREG_PREG__PLLCTRL_PHASE2EN_PREG_PLLCTRL_FRAVDDREG_FWEN_N_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_AVDDREG_PREG__PLLCTRL_PHASE2EN_PREG_PLLCTRL_PHASE2EN_DLY_PREG_MASK (0x00000FFFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_AVDDREG_PREG__PLLCTRL_PHASE2EN_PREG_PLLCTRL_PHASE2EN_DLY_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_AVDDREG_PREG__PLLCTRL_PHASE2EN_PREG_PLLCTRL_PHASE2EN_DLY_PREG_RESETVAL (0x0000006AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_AVDDREG_PREG__PLLCTRL_PHASE2EN_PREG_PLLCTRL_PHASE2EN_DLY_PREG_MAX (0x00000FFFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLCTRL_AVDDREG_PREG__PLLCTRL_PHASE2EN_PREG_RESETVAL (0x9009006AU)

/* PLLLNC_STATUS_PREG__PLLCTRL_STATUS_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLLNC_STATUS_PREG__PLLCTRL_STATUS_PREG_SLV_PLLLNC_STATE_MASK (0x0F000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLLNC_STATUS_PREG__PLLCTRL_STATUS_PREG_SLV_PLLLNC_STATE_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLLNC_STATUS_PREG__PLLCTRL_STATUS_PREG_SLV_PLLLNC_STATE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLLNC_STATUS_PREG__PLLCTRL_STATUS_PREG_SLV_PLLLNC_STATE_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLLNC_STATUS_PREG__PLLCTRL_STATUS_PREG_MSTR_PLLLNC_STATE_MASK (0x000F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLLNC_STATUS_PREG__PLLCTRL_STATUS_PREG_MSTR_PLLLNC_STATE_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLLNC_STATUS_PREG__PLLCTRL_STATUS_PREG_MSTR_PLLLNC_STATE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLLNC_STATUS_PREG__PLLCTRL_STATUS_PREG_MSTR_PLLLNC_STATE_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLLNC_STATUS_PREG__PLLCTRL_STATUS_PREG_PLLCTRL_TESTOUT_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLLNC_STATUS_PREG__PLLCTRL_STATUS_PREG_PLLCTRL_TESTOUT_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLLNC_STATUS_PREG__PLLCTRL_STATUS_PREG_PLLCTRL_TESTOUT_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLLNC_STATUS_PREG__PLLCTRL_STATUS_PREG_PLLCTRL_TESTOUT_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLLNC_STATUS_PREG__PLLCTRL_STATUS_PREG_PLLCTRL_LOCK_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLLNC_STATUS_PREG__PLLCTRL_STATUS_PREG_PLLCTRL_LOCK_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLLNC_STATUS_PREG__PLLCTRL_STATUS_PREG_PLLCTRL_LOCK_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLLNC_STATUS_PREG__PLLCTRL_STATUS_PREG_PLLCTRL_LOCK_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PLLLNC_STATUS_PREG__PLLCTRL_STATUS_PREG_RESETVAL (0x00000000U)

/* LOOPBACK_BIASTRIM_PREG__TX_BIASTRIM_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LOOPBACK_BIASTRIM_PREG__TX_BIASTRIM_PREG_LPBKLINEMUX_BIASTRIM_PREG_MASK (0x70000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LOOPBACK_BIASTRIM_PREG__TX_BIASTRIM_PREG_LPBKLINEMUX_BIASTRIM_PREG_SHIFT (0x0000001CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LOOPBACK_BIASTRIM_PREG__TX_BIASTRIM_PREG_LPBKLINEMUX_BIASTRIM_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LOOPBACK_BIASTRIM_PREG__TX_BIASTRIM_PREG_LPBKLINEMUX_BIASTRIM_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LOOPBACK_BIASTRIM_PREG__TX_BIASTRIM_PREG_LPBKRCLKCMUX1_BIASTRIM_PREG_MASK (0x07000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LOOPBACK_BIASTRIM_PREG__TX_BIASTRIM_PREG_LPBKRCLKCMUX1_BIASTRIM_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LOOPBACK_BIASTRIM_PREG__TX_BIASTRIM_PREG_LPBKRCLKCMUX1_BIASTRIM_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LOOPBACK_BIASTRIM_PREG__TX_BIASTRIM_PREG_LPBKRCLKCMUX1_BIASTRIM_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LOOPBACK_BIASTRIM_PREG__TX_BIASTRIM_PREG_LPBKRCLKDMUX1_BIASTRIM_PREG_MASK (0x00700000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LOOPBACK_BIASTRIM_PREG__TX_BIASTRIM_PREG_LPBKRCLKDMUX1_BIASTRIM_PREG_SHIFT (0x00000014U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LOOPBACK_BIASTRIM_PREG__TX_BIASTRIM_PREG_LPBKRCLKDMUX1_BIASTRIM_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LOOPBACK_BIASTRIM_PREG__TX_BIASTRIM_PREG_LPBKRCLKDMUX1_BIASTRIM_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LOOPBACK_BIASTRIM_PREG__TX_BIASTRIM_PREG_LPBKRCLKMUX2_BIASTRIM_PREG_MASK (0x00070000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LOOPBACK_BIASTRIM_PREG__TX_BIASTRIM_PREG_LPBKRCLKMUX2_BIASTRIM_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LOOPBACK_BIASTRIM_PREG__TX_BIASTRIM_PREG_LPBKRCLKMUX2_BIASTRIM_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LOOPBACK_BIASTRIM_PREG__TX_BIASTRIM_PREG_LPBKRCLKMUX2_BIASTRIM_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LOOPBACK_BIASTRIM_PREG__TX_BIASTRIM_PREG_DRV_LPBK_BIASTRIM_PREG_MASK (0x00000007U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LOOPBACK_BIASTRIM_PREG__TX_BIASTRIM_PREG_DRV_LPBK_BIASTRIM_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LOOPBACK_BIASTRIM_PREG__TX_BIASTRIM_PREG_DRV_LPBK_BIASTRIM_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LOOPBACK_BIASTRIM_PREG__TX_BIASTRIM_PREG_DRV_LPBK_BIASTRIM_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LOOPBACK_BIASTRIM_PREG__TX_BIASTRIM_PREG_RESETVAL (0x33330003U)

/* CLKPATH_BIASTRIM_PREG__RXFE_BIASTRIM_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CLKPATH_BIASTRIM_PREG__RXFE_BIASTRIM_PREG_CTLECLK_MAINBIASTRIM_PREG_MASK (0x01C00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CLKPATH_BIASTRIM_PREG__RXFE_BIASTRIM_PREG_CTLECLK_MAINBIASTRIM_PREG_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CLKPATH_BIASTRIM_PREG__RXFE_BIASTRIM_PREG_CTLECLK_MAINBIASTRIM_PREG_RESETVAL (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CLKPATH_BIASTRIM_PREG__RXFE_BIASTRIM_PREG_CTLECLK_MAINBIASTRIM_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CLKPATH_BIASTRIM_PREG__RXFE_BIASTRIM_PREG_CTLECLK_INDBIASTRIM_PREG_MASK (0x00380000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CLKPATH_BIASTRIM_PREG__RXFE_BIASTRIM_PREG_CTLECLK_INDBIASTRIM_PREG_SHIFT (0x00000013U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CLKPATH_BIASTRIM_PREG__RXFE_BIASTRIM_PREG_CTLECLK_INDBIASTRIM_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CLKPATH_BIASTRIM_PREG__RXFE_BIASTRIM_PREG_CTLECLK_INDBIASTRIM_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CLKPATH_BIASTRIM_PREG__RXFE_BIASTRIM_PREG_CKSMP_BIASTRIM_PREG_MASK (0x00070000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CLKPATH_BIASTRIM_PREG__RXFE_BIASTRIM_PREG_CKSMP_BIASTRIM_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CLKPATH_BIASTRIM_PREG__RXFE_BIASTRIM_PREG_CKSMP_BIASTRIM_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CLKPATH_BIASTRIM_PREG__RXFE_BIASTRIM_PREG_CKSMP_BIASTRIM_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CLKPATH_BIASTRIM_PREG__RXFE_BIASTRIM_PREG_RXBUFFER_BIASTRIM_PREG_MASK (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CLKPATH_BIASTRIM_PREG__RXFE_BIASTRIM_PREG_RXBUFFER_BIASTRIM_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CLKPATH_BIASTRIM_PREG__RXFE_BIASTRIM_PREG_RXBUFFER_BIASTRIM_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CLKPATH_BIASTRIM_PREG__RXFE_BIASTRIM_PREG_RXBUFFER_BIASTRIM_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CLKPATH_BIASTRIM_PREG__RXFE_BIASTRIM_PREG_RESETVAL (0x011A0000U)

/* DFE_BIASTRIM_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_BIASTRIM_PREG_SMP_BIASTRIM_PREG_MASK (0x0000F000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_BIASTRIM_PREG_SMP_BIASTRIM_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_BIASTRIM_PREG_SMP_BIASTRIM_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_BIASTRIM_PREG_SMP_BIASTRIM_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_BIASTRIM_PREG_IDAC_BIASTRIM_PREG_MASK (0x00000F00U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_BIASTRIM_PREG_IDAC_BIASTRIM_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_BIASTRIM_PREG_IDAC_BIASTRIM_PREG_RESETVAL (0x00000005U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_BIASTRIM_PREG_IDAC_BIASTRIM_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_BIASTRIM_PREG_SUM_BIASTRIM_PREG_MASK (0x000000F0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_BIASTRIM_PREG_SUM_BIASTRIM_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_BIASTRIM_PREG_SUM_BIASTRIM_PREG_RESETVAL (0x00000005U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_BIASTRIM_PREG_SUM_BIASTRIM_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_BIASTRIM_PREG_AMP_BIASTRIM_PREG_MASK (0x0000000FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_BIASTRIM_PREG_AMP_BIASTRIM_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_BIASTRIM_PREG_AMP_BIASTRIM_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_BIASTRIM_PREG_AMP_BIASTRIM_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_BIASTRIM_PREG_RESETVAL              (0x00001551U)

/* BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_BSCAN_LPBKLINE_ZTPSEL_PREG_MASK (0x00020000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_BSCAN_LPBKLINE_ZTPSEL_PREG_SHIFT (0x00000011U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_BSCAN_LPBKLINE_ZTPSEL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_BSCAN_LPBKLINE_ZTPSEL_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_BSCAN_LPBKLINE_EN_PREG_MASK (0x00010000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_BSCAN_LPBKLINE_EN_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_BSCAN_LPBKLINE_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_BSCAN_LPBKLINE_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKNEPAR_DIGONLY_PREG_MASK (0x00008000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKNEPAR_DIGONLY_PREG_SHIFT (0x0000000FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKNEPAR_DIGONLY_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKNEPAR_DIGONLY_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKSER_DRVTRIM_PREG_MASK (0x00007000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKSER_DRVTRIM_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKSER_DRVTRIM_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKSER_DRVTRIM_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKSERRCV_BIASTRIM_PREG_MASK (0x00000E00U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKSERRCV_BIASTRIM_PREG_SHIFT (0x00000009U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKSERRCV_BIASTRIM_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKSERRCV_BIASTRIM_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKLINEMUX_CLKSEL_PREG_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKLINEMUX_CLKSEL_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKLINEMUX_CLKSEL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKLINEMUX_CLKSEL_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKRCLKCMUX1_QCLKSEL_PREG_MASK (0x00000080U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKRCLKCMUX1_QCLKSEL_PREG_SHIFT (0x00000007U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKRCLKCMUX1_QCLKSEL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKRCLKCMUX1_QCLKSEL_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKRCLKDMUX1_EPISEL_PREG_MASK (0x00000040U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKRCLKDMUX1_EPISEL_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKRCLKDMUX1_EPISEL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKRCLKDMUX1_EPISEL_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKRCLKDMUX2_DCLKSEL_PREG_MASK (0x00000020U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKRCLKDMUX2_DCLKSEL_PREG_SHIFT (0x00000005U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKRCLKDMUX2_DCLKSEL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKRCLKDMUX2_DCLKSEL_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKRCLKEN_PREG_MASK (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKRCLKEN_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKRCLKEN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKRCLKEN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKLINEEN_PREG_MASK (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKLINEEN_PREG_SHIFT (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKLINEEN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKLINEEN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKSEREN_PREG_MASK (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKSEREN_PREG_SHIFT (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKSEREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKSEREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKNEPAREN_PREG_MASK (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKNEPAREN_PREG_SHIFT (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKNEPAREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKNEPAREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKFEPAREN_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKFEPAREN_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKFEPAREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_LPBKFEPAREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_BSCAN_LPBKLINE_PREG__LANE_LOOPBACK_CTRL_PREG_RESETVAL (0x00000600U)

/* TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_SFIFO_ALIGN_SETTLE_DEL_PREG_MASK (0x3F000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_SFIFO_ALIGN_SETTLE_DEL_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_SFIFO_ALIGN_SETTLE_DEL_PREG_RESETVAL (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_SFIFO_ALIGN_SETTLE_DEL_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_SFIFO_ALIGN_DETECT_DEL_PREG_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_SFIFO_ALIGN_DETECT_DEL_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_SFIFO_ALIGN_DETECT_DEL_PREG_RESETVAL (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_SFIFO_ALIGN_DETECT_DEL_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_SFIFO_SYNC_REG_MODE_EN_PREG_MASK (0x00000080U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_SFIFO_SYNC_REG_MODE_EN_PREG_SHIFT (0x00000007U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_SFIFO_SYNC_REG_MODE_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_SFIFO_SYNC_REG_MODE_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_SFIFO_ERROR_STICKY_BIT_MASK (0x00000040U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_SFIFO_ERROR_STICKY_BIT_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_SFIFO_ERROR_STICKY_BIT_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_SFIFO_ERROR_STICKY_BIT_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_SFIFO_ERROR_STICKY_BIT_CLR_PREG_MASK (0x00000020U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_SFIFO_ERROR_STICKY_BIT_CLR_PREG_SHIFT (0x00000005U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_SFIFO_ERROR_STICKY_BIT_CLR_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_SFIFO_ERROR_STICKY_BIT_CLR_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_SFIFO_ENQ_PTR_BUMP_PREG_MASK (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_SFIFO_ENQ_PTR_BUMP_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_SFIFO_ENQ_PTR_BUMP_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_SFIFO_ENQ_PTR_BUMP_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_SFIFO_ERROR_MASK (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_SFIFO_ERROR_SHIFT (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_SFIFO_ERROR_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_SFIFO_ERROR_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_SFIFO_ALIGN_ACK_MASK (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_SFIFO_ALIGN_ACK_SHIFT (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_SFIFO_ALIGN_ACK_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_SFIFO_ALIGN_ACK_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_SFIFO_ALIGN_EN_OVRD_EN_PREG_MASK (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_SFIFO_ALIGN_EN_OVRD_EN_PREG_SHIFT (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_SFIFO_ALIGN_EN_OVRD_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_SFIFO_ALIGN_EN_OVRD_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_SFIFO_ALIGN_EN_OVRD_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_SFIFO_ALIGN_EN_OVRD_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_SFIFO_ALIGN_EN_OVRD_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_TX_SFIFO_ALIGN_EN_OVRD_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_DIAG_SFIFO_TMR__TX_DIAG_SFIFO_CTRL_RESETVAL (0x060C0008U)

/* TX_LOWLAT_CTRL_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_LOWLAT_CTRL_PREG_TX_SER_SLIP4_PREG_MASK (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_LOWLAT_CTRL_PREG_TX_SER_SLIP4_PREG_SHIFT (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_LOWLAT_CTRL_PREG_TX_SER_SLIP4_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_LOWLAT_CTRL_PREG_TX_SER_SLIP4_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_LOWLAT_CTRL_PREG_RX_LOW_LATENCY_PREG_MASK (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_LOWLAT_CTRL_PREG_RX_LOW_LATENCY_PREG_SHIFT (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_LOWLAT_CTRL_PREG_RX_LOW_LATENCY_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_LOWLAT_CTRL_PREG_RX_LOW_LATENCY_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_LOWLAT_CTRL_PREG_TX_LOW_LATENCY_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_LOWLAT_CTRL_PREG_TX_LOW_LATENCY_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_LOWLAT_CTRL_PREG_TX_LOW_LATENCY_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_LOWLAT_CTRL_PREG_TX_LOW_LATENCY_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_LOWLAT_CTRL_PREG_RESETVAL            (0x00000000U)

/* TX_ELEC_IDLE_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_ELEC_IDLE_PREG_TX_ELEC_IDLE_ENTRY_DLY_PREG_MASK (0x00000700U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_ELEC_IDLE_PREG_TX_ELEC_IDLE_ENTRY_DLY_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_ELEC_IDLE_PREG_TX_ELEC_IDLE_ENTRY_DLY_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_ELEC_IDLE_PREG_TX_ELEC_IDLE_ENTRY_DLY_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_ELEC_IDLE_PREG_TX_ELEC_IDLE_EXIT_DLY_PREG_MASK (0x000000E0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_ELEC_IDLE_PREG_TX_ELEC_IDLE_EXIT_DLY_PREG_SHIFT (0x00000005U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_ELEC_IDLE_PREG_TX_ELEC_IDLE_EXIT_DLY_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_ELEC_IDLE_PREG_TX_ELEC_IDLE_EXIT_DLY_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_ELEC_IDLE_PREG_RESETVAL              (0x00000360U)

/* TX_SER_LOADDELAY_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_SER_LOADDELAY_PREG_TX_SER_LOADDELAY_MODE3_PREG_MASK (0x00001000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_SER_LOADDELAY_PREG_TX_SER_LOADDELAY_MODE3_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_SER_LOADDELAY_PREG_TX_SER_LOADDELAY_MODE3_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_SER_LOADDELAY_PREG_TX_SER_LOADDELAY_MODE3_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_SER_LOADDELAY_PREG_TX_SER_LOADDELAY_MODE2_PREG_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_SER_LOADDELAY_PREG_TX_SER_LOADDELAY_MODE2_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_SER_LOADDELAY_PREG_TX_SER_LOADDELAY_MODE2_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_SER_LOADDELAY_PREG_TX_SER_LOADDELAY_MODE2_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_SER_LOADDELAY_PREG_TX_SER_LOADDELAY_MODE1_PREG_MASK (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_SER_LOADDELAY_PREG_TX_SER_LOADDELAY_MODE1_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_SER_LOADDELAY_PREG_TX_SER_LOADDELAY_MODE1_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_SER_LOADDELAY_PREG_TX_SER_LOADDELAY_MODE1_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_SER_LOADDELAY_PREG_TX_SER_LOADDELAY_MODE0_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_SER_LOADDELAY_PREG_TX_SER_LOADDELAY_MODE0_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_SER_LOADDELAY_PREG_TX_SER_LOADDELAY_MODE0_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_SER_LOADDELAY_PREG_TX_SER_LOADDELAY_MODE0_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_SER_LOADDELAY_PREG_RESETVAL          (0x00000000U)

/* TX_HSRRSM_STATUS_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_HSRRSM_STATUS_PREG_TX_HSRRSM_STATE_MASK (0x0000001FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_HSRRSM_STATUS_PREG_TX_HSRRSM_STATE_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_HSRRSM_STATUS_PREG_TX_HSRRSM_STATE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_HSRRSM_STATUS_PREG_TX_HSRRSM_STATE_MAX (0x0000001FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_HSRRSM_STATUS_PREG_RESETVAL          (0x00000000U)

/* DRVCTRL_PRESET_C0_OVRD_PREG__DRVCTRL_PRESET_CM1_OVRD_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_PRESET_C0_OVRD_PREG__DRVCTRL_PRESET_CM1_OVRD_PREG_DRVCTRL_PRESET_C0_OVRD_EN_PREG_MASK (0x01000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_PRESET_C0_OVRD_PREG__DRVCTRL_PRESET_CM1_OVRD_PREG_DRVCTRL_PRESET_C0_OVRD_EN_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_PRESET_C0_OVRD_PREG__DRVCTRL_PRESET_CM1_OVRD_PREG_DRVCTRL_PRESET_C0_OVRD_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_PRESET_C0_OVRD_PREG__DRVCTRL_PRESET_CM1_OVRD_PREG_DRVCTRL_PRESET_C0_OVRD_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_PRESET_C0_OVRD_PREG__DRVCTRL_PRESET_CM1_OVRD_PREG_DRVCTRL_PRESET_C0_OVRD_VAL_PREG_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_PRESET_C0_OVRD_PREG__DRVCTRL_PRESET_CM1_OVRD_PREG_DRVCTRL_PRESET_C0_OVRD_VAL_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_PRESET_C0_OVRD_PREG__DRVCTRL_PRESET_CM1_OVRD_PREG_DRVCTRL_PRESET_C0_OVRD_VAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_PRESET_C0_OVRD_PREG__DRVCTRL_PRESET_CM1_OVRD_PREG_DRVCTRL_PRESET_C0_OVRD_VAL_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_PRESET_C0_OVRD_PREG__DRVCTRL_PRESET_CM1_OVRD_PREG_DRVCTRL_PRESET_CM1_OVRD_EN_PREG_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_PRESET_C0_OVRD_PREG__DRVCTRL_PRESET_CM1_OVRD_PREG_DRVCTRL_PRESET_CM1_OVRD_EN_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_PRESET_C0_OVRD_PREG__DRVCTRL_PRESET_CM1_OVRD_PREG_DRVCTRL_PRESET_CM1_OVRD_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_PRESET_C0_OVRD_PREG__DRVCTRL_PRESET_CM1_OVRD_PREG_DRVCTRL_PRESET_CM1_OVRD_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_PRESET_C0_OVRD_PREG__DRVCTRL_PRESET_CM1_OVRD_PREG_DRVCTRL_PRESET_CM1_OVRD_VAL_PREG_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_PRESET_C0_OVRD_PREG__DRVCTRL_PRESET_CM1_OVRD_PREG_DRVCTRL_PRESET_CM1_OVRD_VAL_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_PRESET_C0_OVRD_PREG__DRVCTRL_PRESET_CM1_OVRD_PREG_DRVCTRL_PRESET_CM1_OVRD_VAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_PRESET_C0_OVRD_PREG__DRVCTRL_PRESET_CM1_OVRD_PREG_DRVCTRL_PRESET_CM1_OVRD_VAL_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_PRESET_C0_OVRD_PREG__DRVCTRL_PRESET_CM1_OVRD_PREG_RESETVAL (0x00000000U)

/* DRVCTRL_INIT_CM1_OVRD_PREG__DRVCTRL_PRESET_CP1_OVRD_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_INIT_CM1_OVRD_PREG__DRVCTRL_PRESET_CP1_OVRD_PREG_DRVCTRL_INIT_CM1_OVRD_EN_PREG_MASK (0x01000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_INIT_CM1_OVRD_PREG__DRVCTRL_PRESET_CP1_OVRD_PREG_DRVCTRL_INIT_CM1_OVRD_EN_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_INIT_CM1_OVRD_PREG__DRVCTRL_PRESET_CP1_OVRD_PREG_DRVCTRL_INIT_CM1_OVRD_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_INIT_CM1_OVRD_PREG__DRVCTRL_PRESET_CP1_OVRD_PREG_DRVCTRL_INIT_CM1_OVRD_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_INIT_CM1_OVRD_PREG__DRVCTRL_PRESET_CP1_OVRD_PREG_DRVCTRL_INIT_CM1_OVRD_VAL_PREG_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_INIT_CM1_OVRD_PREG__DRVCTRL_PRESET_CP1_OVRD_PREG_DRVCTRL_INIT_CM1_OVRD_VAL_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_INIT_CM1_OVRD_PREG__DRVCTRL_PRESET_CP1_OVRD_PREG_DRVCTRL_INIT_CM1_OVRD_VAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_INIT_CM1_OVRD_PREG__DRVCTRL_PRESET_CP1_OVRD_PREG_DRVCTRL_INIT_CM1_OVRD_VAL_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_INIT_CM1_OVRD_PREG__DRVCTRL_PRESET_CP1_OVRD_PREG_DRVCTRL_PRESET_CP1_OVRD_EN_PREG_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_INIT_CM1_OVRD_PREG__DRVCTRL_PRESET_CP1_OVRD_PREG_DRVCTRL_PRESET_CP1_OVRD_EN_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_INIT_CM1_OVRD_PREG__DRVCTRL_PRESET_CP1_OVRD_PREG_DRVCTRL_PRESET_CP1_OVRD_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_INIT_CM1_OVRD_PREG__DRVCTRL_PRESET_CP1_OVRD_PREG_DRVCTRL_PRESET_CP1_OVRD_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_INIT_CM1_OVRD_PREG__DRVCTRL_PRESET_CP1_OVRD_PREG_DRVCTRL_PRESET_CP1_OVRD_VAL_PREG_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_INIT_CM1_OVRD_PREG__DRVCTRL_PRESET_CP1_OVRD_PREG_DRVCTRL_PRESET_CP1_OVRD_VAL_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_INIT_CM1_OVRD_PREG__DRVCTRL_PRESET_CP1_OVRD_PREG_DRVCTRL_PRESET_CP1_OVRD_VAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_INIT_CM1_OVRD_PREG__DRVCTRL_PRESET_CP1_OVRD_PREG_DRVCTRL_PRESET_CP1_OVRD_VAL_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_INIT_CM1_OVRD_PREG__DRVCTRL_PRESET_CP1_OVRD_PREG_RESETVAL (0x00000000U)

/* DRVCTRL_INIT_CP1_OVRD_PREG__DRVCTRL_INIT_C0_OVRD_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_INIT_CP1_OVRD_PREG__DRVCTRL_INIT_C0_OVRD_PREG_DRVCTRL_INIT_CP1_OVRD_EN_PREG_MASK (0x01000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_INIT_CP1_OVRD_PREG__DRVCTRL_INIT_C0_OVRD_PREG_DRVCTRL_INIT_CP1_OVRD_EN_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_INIT_CP1_OVRD_PREG__DRVCTRL_INIT_C0_OVRD_PREG_DRVCTRL_INIT_CP1_OVRD_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_INIT_CP1_OVRD_PREG__DRVCTRL_INIT_C0_OVRD_PREG_DRVCTRL_INIT_CP1_OVRD_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_INIT_CP1_OVRD_PREG__DRVCTRL_INIT_C0_OVRD_PREG_DRVCTRL_INIT_CP1_OVRD_VAL_PREG_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_INIT_CP1_OVRD_PREG__DRVCTRL_INIT_C0_OVRD_PREG_DRVCTRL_INIT_CP1_OVRD_VAL_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_INIT_CP1_OVRD_PREG__DRVCTRL_INIT_C0_OVRD_PREG_DRVCTRL_INIT_CP1_OVRD_VAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_INIT_CP1_OVRD_PREG__DRVCTRL_INIT_C0_OVRD_PREG_DRVCTRL_INIT_CP1_OVRD_VAL_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_INIT_CP1_OVRD_PREG__DRVCTRL_INIT_C0_OVRD_PREG_DRVCTRL_INIT_C0_OVRD_EN_PREG_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_INIT_CP1_OVRD_PREG__DRVCTRL_INIT_C0_OVRD_PREG_DRVCTRL_INIT_C0_OVRD_EN_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_INIT_CP1_OVRD_PREG__DRVCTRL_INIT_C0_OVRD_PREG_DRVCTRL_INIT_C0_OVRD_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_INIT_CP1_OVRD_PREG__DRVCTRL_INIT_C0_OVRD_PREG_DRVCTRL_INIT_C0_OVRD_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_INIT_CP1_OVRD_PREG__DRVCTRL_INIT_C0_OVRD_PREG_DRVCTRL_INIT_C0_OVRD_VAL_PREG_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_INIT_CP1_OVRD_PREG__DRVCTRL_INIT_C0_OVRD_PREG_DRVCTRL_INIT_C0_OVRD_VAL_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_INIT_CP1_OVRD_PREG__DRVCTRL_INIT_C0_OVRD_PREG_DRVCTRL_INIT_C0_OVRD_VAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_INIT_CP1_OVRD_PREG__DRVCTRL_INIT_C0_OVRD_PREG_DRVCTRL_INIT_C0_OVRD_VAL_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_INIT_CP1_OVRD_PREG__DRVCTRL_INIT_C0_OVRD_PREG_RESETVAL (0x00000000U)

/* DRVCTRL_C0_OVRD_PREG__DRVCTRL_CM1_OVRD_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_C0_OVRD_PREG__DRVCTRL_CM1_OVRD_PREG_DRVCTRL_C0_OVRD_EN_PREG_MASK (0x01000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_C0_OVRD_PREG__DRVCTRL_CM1_OVRD_PREG_DRVCTRL_C0_OVRD_EN_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_C0_OVRD_PREG__DRVCTRL_CM1_OVRD_PREG_DRVCTRL_C0_OVRD_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_C0_OVRD_PREG__DRVCTRL_CM1_OVRD_PREG_DRVCTRL_C0_OVRD_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_C0_OVRD_PREG__DRVCTRL_CM1_OVRD_PREG_DRVCTRL_C0_OVRD_VAL_PREG_MASK (0x007F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_C0_OVRD_PREG__DRVCTRL_CM1_OVRD_PREG_DRVCTRL_C0_OVRD_VAL_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_C0_OVRD_PREG__DRVCTRL_CM1_OVRD_PREG_DRVCTRL_C0_OVRD_VAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_C0_OVRD_PREG__DRVCTRL_CM1_OVRD_PREG_DRVCTRL_C0_OVRD_VAL_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_C0_OVRD_PREG__DRVCTRL_CM1_OVRD_PREG_DRVCTRL_CM1_OVRD_EN_PREG_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_C0_OVRD_PREG__DRVCTRL_CM1_OVRD_PREG_DRVCTRL_CM1_OVRD_EN_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_C0_OVRD_PREG__DRVCTRL_CM1_OVRD_PREG_DRVCTRL_CM1_OVRD_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_C0_OVRD_PREG__DRVCTRL_CM1_OVRD_PREG_DRVCTRL_CM1_OVRD_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_C0_OVRD_PREG__DRVCTRL_CM1_OVRD_PREG_DRVCTRL_CM1_OVRD_VAL_PREG_MASK (0x0000007FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_C0_OVRD_PREG__DRVCTRL_CM1_OVRD_PREG_DRVCTRL_CM1_OVRD_VAL_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_C0_OVRD_PREG__DRVCTRL_CM1_OVRD_PREG_DRVCTRL_CM1_OVRD_VAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_C0_OVRD_PREG__DRVCTRL_CM1_OVRD_PREG_DRVCTRL_CM1_OVRD_VAL_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_C0_OVRD_PREG__DRVCTRL_CM1_OVRD_PREG_RESETVAL (0x00000000U)

/* DRVCTRL_C0M_OVRD_PREG__DRVCTRL_CP1_OVRD_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_C0M_OVRD_PREG__DRVCTRL_CP1_OVRD_PREG_DRVCTRL_C0M_OVRD_EN_PREG_MASK (0x01000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_C0M_OVRD_PREG__DRVCTRL_CP1_OVRD_PREG_DRVCTRL_C0M_OVRD_EN_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_C0M_OVRD_PREG__DRVCTRL_CP1_OVRD_PREG_DRVCTRL_C0M_OVRD_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_C0M_OVRD_PREG__DRVCTRL_CP1_OVRD_PREG_DRVCTRL_C0M_OVRD_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_C0M_OVRD_PREG__DRVCTRL_CP1_OVRD_PREG_DRVCTRL_C0M_OVRD_VAL_PREG_MASK (0x007F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_C0M_OVRD_PREG__DRVCTRL_CP1_OVRD_PREG_DRVCTRL_C0M_OVRD_VAL_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_C0M_OVRD_PREG__DRVCTRL_CP1_OVRD_PREG_DRVCTRL_C0M_OVRD_VAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_C0M_OVRD_PREG__DRVCTRL_CP1_OVRD_PREG_DRVCTRL_C0M_OVRD_VAL_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_C0M_OVRD_PREG__DRVCTRL_CP1_OVRD_PREG_DRVCTRL_CP1_OVRD_EN_PREG_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_C0M_OVRD_PREG__DRVCTRL_CP1_OVRD_PREG_DRVCTRL_CP1_OVRD_EN_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_C0M_OVRD_PREG__DRVCTRL_CP1_OVRD_PREG_DRVCTRL_CP1_OVRD_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_C0M_OVRD_PREG__DRVCTRL_CP1_OVRD_PREG_DRVCTRL_CP1_OVRD_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_C0M_OVRD_PREG__DRVCTRL_CP1_OVRD_PREG_DRVCTRL_CP1_OVRD_VAL_PREG_MASK (0x0000007FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_C0M_OVRD_PREG__DRVCTRL_CP1_OVRD_PREG_DRVCTRL_CP1_OVRD_VAL_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_C0M_OVRD_PREG__DRVCTRL_CP1_OVRD_PREG_DRVCTRL_CP1_OVRD_VAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_C0M_OVRD_PREG__DRVCTRL_CP1_OVRD_PREG_DRVCTRL_CP1_OVRD_VAL_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_C0M_OVRD_PREG__DRVCTRL_CP1_OVRD_PREG_RESETVAL (0x00000000U)

/* DRVCTRL_CM1_CV_PREG__DRVCTRL_ATTEN_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_CM1_CV_PREG__DRVCTRL_ATTEN_PREG_CM1VAL_MASK (0x007F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_CM1_CV_PREG__DRVCTRL_ATTEN_PREG_CM1VAL_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_CM1_CV_PREG__DRVCTRL_ATTEN_PREG_CM1VAL_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_CM1_CV_PREG__DRVCTRL_ATTEN_PREG_CM1VAL_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_CM1_CV_PREG__DRVCTRL_ATTEN_PREG_DRVCTRL_ATTEN_VMARGIN_SEL_PREG_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_CM1_CV_PREG__DRVCTRL_ATTEN_PREG_DRVCTRL_ATTEN_VMARGIN_SEL_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_CM1_CV_PREG__DRVCTRL_ATTEN_PREG_DRVCTRL_ATTEN_VMARGIN_SEL_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_CM1_CV_PREG__DRVCTRL_ATTEN_PREG_DRVCTRL_ATTEN_VMARGIN_SEL_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_CM1_CV_PREG__DRVCTRL_ATTEN_PREG_DRVCTRL_ATTEN_OVRD_EN_PREG_MASK (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_CM1_CV_PREG__DRVCTRL_ATTEN_PREG_DRVCTRL_ATTEN_OVRD_EN_PREG_SHIFT (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_CM1_CV_PREG__DRVCTRL_ATTEN_PREG_DRVCTRL_ATTEN_OVRD_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_CM1_CV_PREG__DRVCTRL_ATTEN_PREG_DRVCTRL_ATTEN_OVRD_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_CM1_CV_PREG__DRVCTRL_ATTEN_PREG_DRVCTRL_ATTEN_OVRD_VAL_PREG_MASK (0x00000007U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_CM1_CV_PREG__DRVCTRL_ATTEN_PREG_DRVCTRL_ATTEN_OVRD_VAL_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_CM1_CV_PREG__DRVCTRL_ATTEN_PREG_DRVCTRL_ATTEN_OVRD_VAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_CM1_CV_PREG__DRVCTRL_ATTEN_PREG_DRVCTRL_ATTEN_OVRD_VAL_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_CM1_CV_PREG__DRVCTRL_ATTEN_PREG_RESETVAL (0x00000100U)

/* DRVCTRL_CP1_CV_PREG__DRVCTRL_C0_CV_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_CP1_CV_PREG__DRVCTRL_C0_CV_PREG_CP1VAL_MASK (0x007F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_CP1_CV_PREG__DRVCTRL_C0_CV_PREG_CP1VAL_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_CP1_CV_PREG__DRVCTRL_C0_CV_PREG_CP1VAL_RESETVAL (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_CP1_CV_PREG__DRVCTRL_C0_CV_PREG_CP1VAL_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_CP1_CV_PREG__DRVCTRL_C0_CV_PREG_C0VAL_MASK (0x0000007FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_CP1_CV_PREG__DRVCTRL_C0_CV_PREG_C0VAL_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_CP1_CV_PREG__DRVCTRL_C0_CV_PREG_C0VAL_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_CP1_CV_PREG__DRVCTRL_C0_CV_PREG_C0VAL_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_CP1_CV_PREG__DRVCTRL_C0_CV_PREG_RESETVAL (0x00160000U)

/* DRVCTRL_BOOST_PREG__DRVCTRL_C0M_CV_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_BOOST_PREG__DRVCTRL_C0M_CV_PREG_DRVCTRL_AMPBOOST_EN_PREG_MASK (0x80000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_BOOST_PREG__DRVCTRL_C0M_CV_PREG_DRVCTRL_AMPBOOST_EN_PREG_SHIFT (0x0000001FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_BOOST_PREG__DRVCTRL_C0M_CV_PREG_DRVCTRL_AMPBOOST_EN_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_BOOST_PREG__DRVCTRL_C0M_CV_PREG_DRVCTRL_AMPBOOST_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_BOOST_PREG__DRVCTRL_C0M_CV_PREG_DRVCTRL_AMPBOOST_OFFADJUST_PREG_MASK (0x18000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_BOOST_PREG__DRVCTRL_C0M_CV_PREG_DRVCTRL_AMPBOOST_OFFADJUST_PREG_SHIFT (0x0000001BU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_BOOST_PREG__DRVCTRL_C0M_CV_PREG_DRVCTRL_AMPBOOST_OFFADJUST_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_BOOST_PREG__DRVCTRL_C0M_CV_PREG_DRVCTRL_AMPBOOST_OFFADJUST_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_BOOST_PREG__DRVCTRL_C0M_CV_PREG_DRVCTRL_AMPBOOST_TUNE_PREG_MASK (0x07000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_BOOST_PREG__DRVCTRL_C0M_CV_PREG_DRVCTRL_AMPBOOST_TUNE_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_BOOST_PREG__DRVCTRL_C0M_CV_PREG_DRVCTRL_AMPBOOST_TUNE_PREG_RESETVAL (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_BOOST_PREG__DRVCTRL_C0M_CV_PREG_DRVCTRL_AMPBOOST_TUNE_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_BOOST_PREG__DRVCTRL_C0M_CV_PREG_DRVCTRL_EDGEBOOST_TUNE_PREG_MASK (0x00030000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_BOOST_PREG__DRVCTRL_C0M_CV_PREG_DRVCTRL_EDGEBOOST_TUNE_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_BOOST_PREG__DRVCTRL_C0M_CV_PREG_DRVCTRL_EDGEBOOST_TUNE_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_BOOST_PREG__DRVCTRL_C0M_CV_PREG_DRVCTRL_EDGEBOOST_TUNE_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_BOOST_PREG__DRVCTRL_C0M_CV_PREG_C0MVAL_MASK (0x0000007FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_BOOST_PREG__DRVCTRL_C0M_CV_PREG_C0MVAL_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_BOOST_PREG__DRVCTRL_C0M_CV_PREG_C0MVAL_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_BOOST_PREG__DRVCTRL_C0M_CV_PREG_C0MVAL_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DRVCTRL_BOOST_PREG__DRVCTRL_C0M_CV_PREG_RESETVAL (0x94020000U)

/* LANE_TX_RECEIVER_DETECT_PREG__DRVCTRL_BSCAN_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LANE_TX_RECEIVER_DETECT_PREG__DRVCTRL_BSCAN_PREG_TX_RCVDET_WAIT_TIME_PREG_MASK (0xFFFF0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LANE_TX_RECEIVER_DETECT_PREG__DRVCTRL_BSCAN_PREG_TX_RCVDET_WAIT_TIME_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LANE_TX_RECEIVER_DETECT_PREG__DRVCTRL_BSCAN_PREG_TX_RCVDET_WAIT_TIME_PREG_RESETVAL (0x000009C4U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LANE_TX_RECEIVER_DETECT_PREG__DRVCTRL_BSCAN_PREG_TX_RCVDET_WAIT_TIME_PREG_MAX (0x0000FFFFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LANE_TX_RECEIVER_DETECT_PREG__DRVCTRL_BSCAN_PREG_DRVCTRL_BSCAN_RESCAL_PREG_MASK (0x0000000FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LANE_TX_RECEIVER_DETECT_PREG__DRVCTRL_BSCAN_PREG_DRVCTRL_BSCAN_RESCAL_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LANE_TX_RECEIVER_DETECT_PREG__DRVCTRL_BSCAN_PREG_DRVCTRL_BSCAN_RESCAL_PREG_RESETVAL (0x0000000EU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LANE_TX_RECEIVER_DETECT_PREG__DRVCTRL_BSCAN_PREG_DRVCTRL_BSCAN_RESCAL_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LANE_TX_RECEIVER_DETECT_PREG__DRVCTRL_BSCAN_PREG_RESETVAL (0x09C4000EU)

/* TX_RCVDET_OVRD_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_RCVDET_OVRD_PREG_TX_RCVDET_OVRD_EN_PREG_MASK (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_RCVDET_OVRD_PREG_TX_RCVDET_OVRD_EN_PREG_SHIFT (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_RCVDET_OVRD_PREG_TX_RCVDET_OVRD_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_RCVDET_OVRD_PREG_TX_RCVDET_OVRD_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_RCVDET_OVRD_PREG_TX_RCVDET_OVRD_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_RCVDET_OVRD_PREG_TX_RCVDET_OVRD_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_RCVDET_OVRD_PREG_TX_RCVDET_OVRD_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_RCVDET_OVRD_PREG_TX_RCVDET_OVRD_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_RCVDET_OVRD_PREG_RESETVAL            (0x00000000U)

/* TXCOEF_STATUS_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TXCOEF_STATUS_PREG_TXCOEF_STATE_MASK    (0x00000007U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TXCOEF_STATUS_PREG_TXCOEF_STATE_SHIFT   (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TXCOEF_STATUS_PREG_TXCOEF_STATE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TXCOEF_STATUS_PREG_TXCOEF_STATE_MAX     (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TXCOEF_STATUS_PREG_RESETVAL             (0x00000000U)

/* LANE_TX_BIST_UDD_PREG__TX_BIST_CONTROLS_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LANE_TX_BIST_UDD_PREG__TX_BIST_CONTROLS_PREG_TX_UDD_FIFO_WR_DATA_MASK (0x03FF0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LANE_TX_BIST_UDD_PREG__TX_BIST_CONTROLS_PREG_TX_UDD_FIFO_WR_DATA_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LANE_TX_BIST_UDD_PREG__TX_BIST_CONTROLS_PREG_TX_UDD_FIFO_WR_DATA_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LANE_TX_BIST_UDD_PREG__TX_BIST_CONTROLS_PREG_TX_UDD_FIFO_WR_DATA_MAX (0x000003FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LANE_TX_BIST_UDD_PREG__TX_BIST_CONTROLS_PREG_TX_BIST_UDD_WR_CLEAR_PREG_MASK (0x00000200U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LANE_TX_BIST_UDD_PREG__TX_BIST_CONTROLS_PREG_TX_BIST_UDD_WR_CLEAR_PREG_SHIFT (0x00000009U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LANE_TX_BIST_UDD_PREG__TX_BIST_CONTROLS_PREG_TX_BIST_UDD_WR_CLEAR_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LANE_TX_BIST_UDD_PREG__TX_BIST_CONTROLS_PREG_TX_BIST_UDD_WR_CLEAR_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LANE_TX_BIST_UDD_PREG__TX_BIST_CONTROLS_PREG_TX_BIST_FORCE_ERROR_PREG_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LANE_TX_BIST_UDD_PREG__TX_BIST_CONTROLS_PREG_TX_BIST_FORCE_ERROR_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LANE_TX_BIST_UDD_PREG__TX_BIST_CONTROLS_PREG_TX_BIST_FORCE_ERROR_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LANE_TX_BIST_UDD_PREG__TX_BIST_CONTROLS_PREG_TX_BIST_FORCE_ERROR_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LANE_TX_BIST_UDD_PREG__TX_BIST_CONTROLS_PREG_TX_BIST_PRBS_SEED_PREG_MASK (0x000000E0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LANE_TX_BIST_UDD_PREG__TX_BIST_CONTROLS_PREG_TX_BIST_PRBS_SEED_PREG_SHIFT (0x00000005U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LANE_TX_BIST_UDD_PREG__TX_BIST_CONTROLS_PREG_TX_BIST_PRBS_SEED_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LANE_TX_BIST_UDD_PREG__TX_BIST_CONTROLS_PREG_TX_BIST_PRBS_SEED_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LANE_TX_BIST_UDD_PREG__TX_BIST_CONTROLS_PREG_TX_BIST_MODE_PREG_MASK (0x0000001EU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LANE_TX_BIST_UDD_PREG__TX_BIST_CONTROLS_PREG_TX_BIST_MODE_PREG_SHIFT (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LANE_TX_BIST_UDD_PREG__TX_BIST_CONTROLS_PREG_TX_BIST_MODE_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LANE_TX_BIST_UDD_PREG__TX_BIST_CONTROLS_PREG_TX_BIST_MODE_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LANE_TX_BIST_UDD_PREG__TX_BIST_CONTROLS_PREG_TX_BIST_EN_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LANE_TX_BIST_UDD_PREG__TX_BIST_CONTROLS_PREG_TX_BIST_EN_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LANE_TX_BIST_UDD_PREG__TX_BIST_CONTROLS_PREG_TX_BIST_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LANE_TX_BIST_UDD_PREG__TX_BIST_CONTROLS_PREG_TX_BIST_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LANE_TX_BIST_UDD_PREG__TX_BIST_CONTROLS_PREG_RESETVAL (0x00000000U)

/* TX_LFPSGEN_STATUS_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_LFPSGEN_STATUS_PREG_TX_LFPSGEN_STATE_MASK (0x0000000FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_LFPSGEN_STATUS_PREG_TX_LFPSGEN_STATE_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_LFPSGEN_STATUS_PREG_TX_LFPSGEN_STATE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_LFPSGEN_STATUS_PREG_TX_LFPSGEN_STATE_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_TX_LFPSGEN_STATUS_PREG_RESETVAL         (0x00000000U)

/* CLKPATHCTRL_TMR_PREG__CLKPATHCTRL_OVR_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CLKPATHCTRL_TMR_PREG__CLKPATHCTRL_OVR_PREG_CLKPATHCTRL_SSCEN_PREG_MASK (0x80000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CLKPATHCTRL_TMR_PREG__CLKPATHCTRL_OVR_PREG_CLKPATHCTRL_SSCEN_PREG_SHIFT (0x0000001FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CLKPATHCTRL_TMR_PREG__CLKPATHCTRL_OVR_PREG_CLKPATHCTRL_SSCEN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CLKPATHCTRL_TMR_PREG__CLKPATHCTRL_OVR_PREG_CLKPATHCTRL_SSCEN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CLKPATHCTRL_TMR_PREG__CLKPATHCTRL_OVR_PREG_CLKPATHCTRL_SSCTMRVAL_PREG_MASK (0x07000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CLKPATHCTRL_TMR_PREG__CLKPATHCTRL_OVR_PREG_CLKPATHCTRL_SSCTMRVAL_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CLKPATHCTRL_TMR_PREG__CLKPATHCTRL_OVR_PREG_CLKPATHCTRL_SSCTMRVAL_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CLKPATHCTRL_TMR_PREG__CLKPATHCTRL_OVR_PREG_CLKPATHCTRL_SSCTMRVAL_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CLKPATHCTRL_TMR_PREG__CLKPATHCTRL_OVR_PREG_CLKPATHCTRL_NOSSCTMRVAL_PREG_MASK (0x00FF0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CLKPATHCTRL_TMR_PREG__CLKPATHCTRL_OVR_PREG_CLKPATHCTRL_NOSSCTMRVAL_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CLKPATHCTRL_TMR_PREG__CLKPATHCTRL_OVR_PREG_CLKPATHCTRL_NOSSCTMRVAL_PREG_RESETVAL (0x0000003EU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CLKPATHCTRL_TMR_PREG__CLKPATHCTRL_OVR_PREG_CLKPATHCTRL_NOSSCTMRVAL_PREG_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CLKPATHCTRL_TMR_PREG__CLKPATHCTRL_OVR_PREG_CLKPATHCTRL_RDYOVREN_PREG_MASK (0x00000200U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CLKPATHCTRL_TMR_PREG__CLKPATHCTRL_OVR_PREG_CLKPATHCTRL_RDYOVREN_PREG_SHIFT (0x00000009U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CLKPATHCTRL_TMR_PREG__CLKPATHCTRL_OVR_PREG_CLKPATHCTRL_RDYOVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CLKPATHCTRL_TMR_PREG__CLKPATHCTRL_OVR_PREG_CLKPATHCTRL_RDYOVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CLKPATHCTRL_TMR_PREG__CLKPATHCTRL_OVR_PREG_CLKPATHCTRL_RDYOVRVAL_PREG_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CLKPATHCTRL_TMR_PREG__CLKPATHCTRL_OVR_PREG_CLKPATHCTRL_RDYOVRVAL_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CLKPATHCTRL_TMR_PREG__CLKPATHCTRL_OVR_PREG_CLKPATHCTRL_RDYOVRVAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CLKPATHCTRL_TMR_PREG__CLKPATHCTRL_OVR_PREG_CLKPATHCTRL_RDYOVRVAL_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CLKPATHCTRL_TMR_PREG__CLKPATHCTRL_OVR_PREG_RESETVAL (0x013E0000U)

/* RX_CREQ_FLTR_A_MODE3_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE3_PREG_CREQ_CRFLTR_RSTACCUM2ONSAT_MODE3_PREG_MASK (0x80000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE3_PREG_CREQ_CRFLTR_RSTACCUM2ONSAT_MODE3_PREG_SHIFT (0x0000001FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE3_PREG_CREQ_CRFLTR_RSTACCUM2ONSAT_MODE3_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE3_PREG_CREQ_CRFLTR_RSTACCUM2ONSAT_MODE3_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE3_PREG_CREQ_CRFLTR_CRHOLD_MODE3_PREG_MASK (0x40000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE3_PREG_CREQ_CRFLTR_CRHOLD_MODE3_PREG_SHIFT (0x0000001EU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE3_PREG_CREQ_CRFLTR_CRHOLD_MODE3_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE3_PREG_CREQ_CRFLTR_CRHOLD_MODE3_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE3_PREG_CREQ_CRFLTR_SUBSUMINV_MODE3_PREG_MASK (0x08000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE3_PREG_CREQ_CRFLTR_SUBSUMINV_MODE3_PREG_SHIFT (0x0000001BU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE3_PREG_CREQ_CRFLTR_SUBSUMINV_MODE3_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE3_PREG_CREQ_CRFLTR_SUBSUMINV_MODE3_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE3_PREG_CREQ_CRFLTR_LEAKFREQ_MODE3_PREG_MASK (0x07000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE3_PREG_CREQ_CRFLTR_LEAKFREQ_MODE3_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE3_PREG_CREQ_CRFLTR_LEAKFREQ_MODE3_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE3_PREG_CREQ_CRFLTR_LEAKFREQ_MODE3_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE3_PREG_CREQ_CRFLTR_GAIN1_MODE3_PREG_MASK (0x00C00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE3_PREG_CREQ_CRFLTR_GAIN1_MODE3_PREG_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE3_PREG_CREQ_CRFLTR_GAIN1_MODE3_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE3_PREG_CREQ_CRFLTR_GAIN1_MODE3_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE3_PREG_CREQ_CRFLTR_GAIN2_MODE3_PREG_MASK (0x00380000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE3_PREG_CREQ_CRFLTR_GAIN2_MODE3_PREG_SHIFT (0x00000013U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE3_PREG_CREQ_CRFLTR_GAIN2_MODE3_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE3_PREG_CREQ_CRFLTR_GAIN2_MODE3_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE3_PREG_CREQ_CRFLTR_ACCUMSAT2_MODE3_PREG_MASK (0x00060000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE3_PREG_CREQ_CRFLTR_ACCUMSAT2_MODE3_PREG_SHIFT (0x00000011U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE3_PREG_CREQ_CRFLTR_ACCUMSAT2_MODE3_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE3_PREG_CREQ_CRFLTR_ACCUMSAT2_MODE3_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE3_PREG_CREQ_CRFLTR_HIRES_MODE3_PREG_MASK (0x00010000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE3_PREG_CREQ_CRFLTR_HIRES_MODE3_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE3_PREG_CREQ_CRFLTR_HIRES_MODE3_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE3_PREG_CREQ_CRFLTR_HIRES_MODE3_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE3_PREG_RESETVAL      (0x809B0000U)

/* RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_RSTACCUM2ONSAT_MODE1_PREG_MASK (0x80000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_RSTACCUM2ONSAT_MODE1_PREG_SHIFT (0x0000001FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_RSTACCUM2ONSAT_MODE1_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_RSTACCUM2ONSAT_MODE1_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_CRHOLD_MODE1_PREG_MASK (0x40000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_CRHOLD_MODE1_PREG_SHIFT (0x0000001EU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_CRHOLD_MODE1_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_CRHOLD_MODE1_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_SUBSUMINV_MODE1_PREG_MASK (0x08000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_SUBSUMINV_MODE1_PREG_SHIFT (0x0000001BU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_SUBSUMINV_MODE1_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_SUBSUMINV_MODE1_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_LEAKFREQ_MODE1_PREG_MASK (0x07000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_LEAKFREQ_MODE1_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_LEAKFREQ_MODE1_PREG_RESETVAL (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_LEAKFREQ_MODE1_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_GAIN1_MODE1_PREG_MASK (0x00C00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_GAIN1_MODE1_PREG_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_GAIN1_MODE1_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_GAIN1_MODE1_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_GAIN2_MODE1_PREG_MASK (0x00380000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_GAIN2_MODE1_PREG_SHIFT (0x00000013U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_GAIN2_MODE1_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_GAIN2_MODE1_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_ACCUMSAT2_MODE1_PREG_MASK (0x00060000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_ACCUMSAT2_MODE1_PREG_SHIFT (0x00000011U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_ACCUMSAT2_MODE1_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_ACCUMSAT2_MODE1_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_HIRES_MODE1_PREG_MASK (0x00010000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_HIRES_MODE1_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_HIRES_MODE1_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_HIRES_MODE1_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_RSTACCUM2ONSAT_MODE2_PREG_MASK (0x00008000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_RSTACCUM2ONSAT_MODE2_PREG_SHIFT (0x0000000FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_RSTACCUM2ONSAT_MODE2_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_RSTACCUM2ONSAT_MODE2_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_CRHOLD_MODE2_PREG_MASK (0x00004000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_CRHOLD_MODE2_PREG_SHIFT (0x0000000EU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_CRHOLD_MODE2_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_CRHOLD_MODE2_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_SUBSUMINV_MODE2_PREG_MASK (0x00000800U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_SUBSUMINV_MODE2_PREG_SHIFT (0x0000000BU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_SUBSUMINV_MODE2_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_SUBSUMINV_MODE2_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_LEAKFREQ_MODE2_PREG_MASK (0x00000700U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_LEAKFREQ_MODE2_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_LEAKFREQ_MODE2_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_LEAKFREQ_MODE2_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_GAIN1_MODE2_PREG_MASK (0x000000C0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_GAIN1_MODE2_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_GAIN1_MODE2_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_GAIN1_MODE2_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_GAIN2_MODE2_PREG_MASK (0x00000038U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_GAIN2_MODE2_PREG_SHIFT (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_GAIN2_MODE2_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_GAIN2_MODE2_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_ACCUMSAT2_MODE2_PREG_MASK (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_ACCUMSAT2_MODE2_PREG_SHIFT (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_ACCUMSAT2_MODE2_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_ACCUMSAT2_MODE2_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_HIRES_MODE2_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_HIRES_MODE2_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_HIRES_MODE2_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_CREQ_CRFLTR_HIRES_MODE2_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_A_MODE1_PREG__RX_CREQ_FLTR_A_MODE2_PREG_RESETVAL (0x8489809BU)

/* RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_LOWLATENCYEN_MODE3_PREG_MASK (0x10000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_LOWLATENCYEN_MODE3_PREG_SHIFT (0x0000001CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_LOWLATENCYEN_MODE3_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_LOWLATENCYEN_MODE3_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_LOWLATENCYEN_MODE2_PREG_MASK (0x01000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_LOWLATENCYEN_MODE2_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_LOWLATENCYEN_MODE2_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_LOWLATENCYEN_MODE2_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_LOWLATENCYEN_MODE1_PREG_MASK (0x00100000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_LOWLATENCYEN_MODE1_PREG_SHIFT (0x00000014U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_LOWLATENCYEN_MODE1_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_LOWLATENCYEN_MODE1_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_LOWLATENCYEN_MODE0_PREG_MASK (0x00010000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_LOWLATENCYEN_MODE0_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_LOWLATENCYEN_MODE0_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_LOWLATENCYEN_MODE0_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_RSTACCUM2ONSAT_MODE0_PREG_MASK (0x00008000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_RSTACCUM2ONSAT_MODE0_PREG_SHIFT (0x0000000FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_RSTACCUM2ONSAT_MODE0_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_RSTACCUM2ONSAT_MODE0_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_CRHOLD_MODE0_PREG_MASK (0x00004000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_CRHOLD_MODE0_PREG_SHIFT (0x0000000EU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_CRHOLD_MODE0_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_CRHOLD_MODE0_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_SUBSUMINV_MODE0_PREG_MASK (0x00000800U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_SUBSUMINV_MODE0_PREG_SHIFT (0x0000000BU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_SUBSUMINV_MODE0_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_SUBSUMINV_MODE0_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_LEAKFREQ_MODE0_PREG_MASK (0x00000700U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_LEAKFREQ_MODE0_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_LEAKFREQ_MODE0_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_LEAKFREQ_MODE0_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_GAIN1_MODE0_PREG_MASK (0x000000C0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_GAIN1_MODE0_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_GAIN1_MODE0_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_GAIN1_MODE0_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_GAIN2_MODE0_PREG_MASK (0x00000038U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_GAIN2_MODE0_PREG_SHIFT (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_GAIN2_MODE0_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_GAIN2_MODE0_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_ACCUMSAT2_MODE0_PREG_MASK (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_ACCUMSAT2_MODE0_PREG_SHIFT (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_ACCUMSAT2_MODE0_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_ACCUMSAT2_MODE0_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_HIRES_MODE0_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_HIRES_MODE0_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_HIRES_MODE0_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_CREQ_CRFLTR_HIRES_MODE0_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_FLTR_B_PREG__RX_CREQ_FLTR_A_MODE0_PREG_RESETVAL (0x011180C9U)

/* RX_CPI_OVERRIDE_PREG__RX_CREQ_CR_BUMP_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CPI_OVERRIDE_PREG__RX_CREQ_CR_BUMP_PREG_CREQ_CPI_OVREN_PREG_MASK (0x00800000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CPI_OVERRIDE_PREG__RX_CREQ_CR_BUMP_PREG_CREQ_CPI_OVREN_PREG_SHIFT (0x00000017U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CPI_OVERRIDE_PREG__RX_CREQ_CR_BUMP_PREG_CREQ_CPI_OVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CPI_OVERRIDE_PREG__RX_CREQ_CR_BUMP_PREG_CREQ_CPI_OVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CPI_OVERRIDE_PREG__RX_CREQ_CR_BUMP_PREG_CREQ_CPI_OVR_PREG_MASK (0x007F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CPI_OVERRIDE_PREG__RX_CREQ_CR_BUMP_PREG_CREQ_CPI_OVR_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CPI_OVERRIDE_PREG__RX_CREQ_CR_BUMP_PREG_CREQ_CPI_OVR_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CPI_OVERRIDE_PREG__RX_CREQ_CR_BUMP_PREG_CREQ_CPI_OVR_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CPI_OVERRIDE_PREG__RX_CREQ_CR_BUMP_PREG_RXDA_CREQ_CRFLTR_BUMPEN_PREG_MASK (0x00004000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CPI_OVERRIDE_PREG__RX_CREQ_CR_BUMP_PREG_RXDA_CREQ_CRFLTR_BUMPEN_PREG_SHIFT (0x0000000EU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CPI_OVERRIDE_PREG__RX_CREQ_CR_BUMP_PREG_RXDA_CREQ_CRFLTR_BUMPEN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CPI_OVERRIDE_PREG__RX_CREQ_CR_BUMP_PREG_RXDA_CREQ_CRFLTR_BUMPEN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CPI_OVERRIDE_PREG__RX_CREQ_CR_BUMP_PREG_RXDA_CREQ_CRFLTR_INACTIVTHRESHOLD_PREG_MASK (0x00003F80U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CPI_OVERRIDE_PREG__RX_CREQ_CR_BUMP_PREG_RXDA_CREQ_CRFLTR_INACTIVTHRESHOLD_PREG_SHIFT (0x00000007U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CPI_OVERRIDE_PREG__RX_CREQ_CR_BUMP_PREG_RXDA_CREQ_CRFLTR_INACTIVTHRESHOLD_PREG_RESETVAL (0x0000000AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CPI_OVERRIDE_PREG__RX_CREQ_CR_BUMP_PREG_RXDA_CREQ_CRFLTR_INACTIVTHRESHOLD_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CPI_OVERRIDE_PREG__RX_CREQ_CR_BUMP_PREG_RXDA_CREQ_CRFLTR_BUMPTHRESHOLD_PREG_MASK (0x0000007FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CPI_OVERRIDE_PREG__RX_CREQ_CR_BUMP_PREG_RXDA_CREQ_CRFLTR_BUMPTHRESHOLD_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CPI_OVERRIDE_PREG__RX_CREQ_CR_BUMP_PREG_RXDA_CREQ_CRFLTR_BUMPTHRESHOLD_PREG_RESETVAL (0x0000007FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CPI_OVERRIDE_PREG__RX_CREQ_CR_BUMP_PREG_RXDA_CREQ_CRFLTR_BUMPTHRESHOLD_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CPI_OVERRIDE_PREG__RX_CREQ_CR_BUMP_PREG_RESETVAL (0x0000057FU)

/* CREQ_CCLKDET_MODE23_PREG__CREQ_DCBIASATTEN_OVR_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_CCLKDET_MODE23_PREG__CREQ_DCBIASATTEN_OVR_PREG_CREQ_CLKDET_TIMERVAL_MODE3_PREG_MASK (0xFF000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_CCLKDET_MODE23_PREG__CREQ_DCBIASATTEN_OVR_PREG_CREQ_CLKDET_TIMERVAL_MODE3_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_CCLKDET_MODE23_PREG__CREQ_DCBIASATTEN_OVR_PREG_CREQ_CLKDET_TIMERVAL_MODE3_PREG_RESETVAL (0x000000C6U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_CCLKDET_MODE23_PREG__CREQ_DCBIASATTEN_OVR_PREG_CREQ_CLKDET_TIMERVAL_MODE3_PREG_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_CCLKDET_MODE23_PREG__CREQ_DCBIASATTEN_OVR_PREG_CREQ_CLKDET_TIMERVAL_MODE2_PREG_MASK (0x00FF0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_CCLKDET_MODE23_PREG__CREQ_DCBIASATTEN_OVR_PREG_CREQ_CLKDET_TIMERVAL_MODE2_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_CCLKDET_MODE23_PREG__CREQ_DCBIASATTEN_OVR_PREG_CREQ_CLKDET_TIMERVAL_MODE2_PREG_RESETVAL (0x00000062U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_CCLKDET_MODE23_PREG__CREQ_DCBIASATTEN_OVR_PREG_CREQ_CLKDET_TIMERVAL_MODE2_PREG_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_CCLKDET_MODE23_PREG__CREQ_DCBIASATTEN_OVR_PREG_CREQ_CLKDETEN_FORCE_PREG_MASK (0x00001000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_CCLKDET_MODE23_PREG__CREQ_DCBIASATTEN_OVR_PREG_CREQ_CLKDETEN_FORCE_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_CCLKDET_MODE23_PREG__CREQ_DCBIASATTEN_OVR_PREG_CREQ_CLKDETEN_FORCE_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_CCLKDET_MODE23_PREG__CREQ_DCBIASATTEN_OVR_PREG_CREQ_CLKDETEN_FORCE_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_CCLKDET_MODE23_PREG__CREQ_DCBIASATTEN_OVR_PREG_CREQ_DCBIASATTEN_OVREN_PREG_MASK (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_CCLKDET_MODE23_PREG__CREQ_DCBIASATTEN_OVR_PREG_CREQ_DCBIASATTEN_OVREN_PREG_SHIFT (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_CCLKDET_MODE23_PREG__CREQ_DCBIASATTEN_OVR_PREG_CREQ_DCBIASATTEN_OVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_CCLKDET_MODE23_PREG__CREQ_DCBIASATTEN_OVR_PREG_CREQ_DCBIASATTEN_OVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_CCLKDET_MODE23_PREG__CREQ_DCBIASATTEN_OVR_PREG_CREQ_DCBIASATTEN_OVRVAL_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_CCLKDET_MODE23_PREG__CREQ_DCBIASATTEN_OVR_PREG_CREQ_DCBIASATTEN_OVRVAL_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_CCLKDET_MODE23_PREG__CREQ_DCBIASATTEN_OVR_PREG_CREQ_DCBIASATTEN_OVRVAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_CCLKDET_MODE23_PREG__CREQ_DCBIASATTEN_OVR_PREG_CREQ_DCBIASATTEN_OVRVAL_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_CCLKDET_MODE23_PREG__CREQ_DCBIASATTEN_OVR_PREG_RESETVAL (0xC6620000U)

/* RX_CTLE_CAL_PREG__CREQ_CCLKDET_MODE01_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_CAL_PREG__CREQ_CCLKDET_MODE01_PREG_CREQ_CTRL_EQOVREN_PREG_MASK (0x80000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_CAL_PREG__CREQ_CCLKDET_MODE01_PREG_CREQ_CTRL_EQOVREN_PREG_SHIFT (0x0000001FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_CAL_PREG__CREQ_CCLKDET_MODE01_PREG_CREQ_CTRL_EQOVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_CAL_PREG__CREQ_CCLKDET_MODE01_PREG_CREQ_CTRL_EQOVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_CAL_PREG__CREQ_CCLKDET_MODE01_PREG_CREQ_CTLE_EQOVR_PREG_MASK (0x78000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_CAL_PREG__CREQ_CCLKDET_MODE01_PREG_CREQ_CTLE_EQOVR_PREG_SHIFT (0x0000001BU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_CAL_PREG__CREQ_CCLKDET_MODE01_PREG_CREQ_CTLE_EQOVR_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_CAL_PREG__CREQ_CCLKDET_MODE01_PREG_CREQ_CTLE_EQOVR_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_CAL_PREG__CREQ_CCLKDET_MODE01_PREG_CREQ_CTLE_OSENB_PREG_MASK (0x02000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_CAL_PREG__CREQ_CCLKDET_MODE01_PREG_CREQ_CTLE_OSENB_PREG_SHIFT (0x00000019U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_CAL_PREG__CREQ_CCLKDET_MODE01_PREG_CREQ_CTLE_OSENB_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_CAL_PREG__CREQ_CCLKDET_MODE01_PREG_CREQ_CTLE_OSENB_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_CAL_PREG__CREQ_CCLKDET_MODE01_PREG_CREQ_CTLE_OFFSETOVREN_PREG_MASK (0x00800000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_CAL_PREG__CREQ_CCLKDET_MODE01_PREG_CREQ_CTLE_OFFSETOVREN_PREG_SHIFT (0x00000017U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_CAL_PREG__CREQ_CCLKDET_MODE01_PREG_CREQ_CTLE_OFFSETOVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_CAL_PREG__CREQ_CCLKDET_MODE01_PREG_CREQ_CTLE_OFFSETOVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_CAL_PREG__CREQ_CCLKDET_MODE01_PREG_CREQ_CTLE_OFFSETOVR_PREG_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_CAL_PREG__CREQ_CCLKDET_MODE01_PREG_CREQ_CTLE_OFFSETOVR_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_CAL_PREG__CREQ_CCLKDET_MODE01_PREG_CREQ_CTLE_OFFSETOVR_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_CAL_PREG__CREQ_CCLKDET_MODE01_PREG_CREQ_CTLE_OFFSETOVR_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_CAL_PREG__CREQ_CCLKDET_MODE01_PREG_CREQ_CLKDET_TIMERVAL_MODE1_PREG_MASK (0x0000FF00U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_CAL_PREG__CREQ_CCLKDET_MODE01_PREG_CREQ_CLKDET_TIMERVAL_MODE1_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_CAL_PREG__CREQ_CCLKDET_MODE01_PREG_CREQ_CLKDET_TIMERVAL_MODE1_PREG_RESETVAL (0x0000003CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_CAL_PREG__CREQ_CCLKDET_MODE01_PREG_CREQ_CLKDET_TIMERVAL_MODE1_PREG_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_CAL_PREG__CREQ_CCLKDET_MODE01_PREG_CREQ_CLKDET_TIMERVAL_MODE0_PREG_MASK (0x000000FFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_CAL_PREG__CREQ_CCLKDET_MODE01_PREG_CREQ_CLKDET_TIMERVAL_MODE0_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_CAL_PREG__CREQ_CCLKDET_MODE01_PREG_CREQ_CLKDET_TIMERVAL_MODE0_PREG_RESETVAL (0x0000001DU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_CAL_PREG__CREQ_CCLKDET_MODE01_PREG_CREQ_CLKDET_TIMERVAL_MODE0_PREG_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_CAL_PREG__CREQ_CCLKDET_MODE01_PREG_RESETVAL (0x00003C1DU)

/* RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_FSM_EQMAINTAVEDLY_PREG_MASK (0x03000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_FSM_EQMAINTAVEDLY_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_FSM_EQMAINTAVEDLY_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_FSM_EQMAINTAVEDLY_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_FSM_OSMAINTWAIT_PREG_MASK (0x00300000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_FSM_OSMAINTWAIT_PREG_SHIFT (0x00000014U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_FSM_OSMAINTWAIT_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_FSM_OSMAINTWAIT_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_FSM_FULL_SCALE_SEL_PREG_MASK (0x000C0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_FSM_FULL_SCALE_SEL_PREG_SHIFT (0x00000012U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_FSM_FULL_SCALE_SEL_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_FSM_FULL_SCALE_SEL_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_FSM_OSMAINTAVEDLY_PREG_MASK (0x00030000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_FSM_OSMAINTAVEDLY_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_FSM_OSMAINTAVEDLY_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_FSM_OSMAINTAVEDLY_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_CTLESTART_OVRVAL_PREG_MASK (0x00002000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_CTLESTART_OVRVAL_PREG_SHIFT (0x0000000DU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_CTLESTART_OVRVAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_CTLESTART_OVRVAL_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_CTLESTART_OVREN_PREG_MASK (0x00001000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_CTLESTART_OVREN_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_CTLESTART_OVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_CTLESTART_OVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_CTLESTART_ACK_OVRVAL_PREG_MASK (0x00000200U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_CTLESTART_ACK_OVRVAL_PREG_SHIFT (0x00000009U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_CTLESTART_ACK_OVRVAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_CTLESTART_ACK_OVRVAL_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_CTLESTART_ACK_OVREN_PREG_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_CTLESTART_ACK_OVREN_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_CTLESTART_ACK_OVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_CTLESTART_ACK_OVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_CTLEHOLD_FORCE_PREG_MASK (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_CTLEHOLD_FORCE_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_CTLEHOLD_FORCE_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_CTLEHOLD_FORCE_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_CTLEHOLD_ACK_OVRVAL_PREG_MASK (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_CTLEHOLD_ACK_OVRVAL_PREG_SHIFT (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_CTLEHOLD_ACK_OVRVAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_CTLEHOLD_ACK_OVRVAL_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_CTLEHOLD_ACK_OVREN_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_CTLEHOLD_ACK_OVREN_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_CTLEHOLD_ACK_OVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_CREQ_CTLEHOLD_ACK_OVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CTLE_MAINTENANCE_PREG__RX_CTLE_CTRL_PREG_RESETVAL (0x003C0000U)

/* CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_CREQ_HS_IQ_HISTORY_PREG_MASK (0x30000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_CREQ_HS_IQ_HISTORY_PREG_SHIFT (0x0000001CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_CREQ_HS_IQ_HISTORY_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_CREQ_HS_IQ_HISTORY_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_CREQ_HS_EQ_BIAS_PREG_MASK (0x03000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_CREQ_HS_EQ_BIAS_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_CREQ_HS_EQ_BIAS_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_CREQ_HS_EQ_BIAS_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_CREQ_FSM_OPEN_EYE_STANDARD_MODE3_PREG_MASK (0x00080000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_CREQ_FSM_OPEN_EYE_STANDARD_MODE3_PREG_SHIFT (0x00000013U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_CREQ_FSM_OPEN_EYE_STANDARD_MODE3_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_CREQ_FSM_OPEN_EYE_STANDARD_MODE3_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_CREQ_FSM_OPEN_EYE_STANDARD_MODE2_PREG_MASK (0x00040000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_CREQ_FSM_OPEN_EYE_STANDARD_MODE2_PREG_SHIFT (0x00000012U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_CREQ_FSM_OPEN_EYE_STANDARD_MODE2_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_CREQ_FSM_OPEN_EYE_STANDARD_MODE2_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_CREQ_FSM_OPEN_EYE_STANDARD_MODE1_PREG_MASK (0x00020000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_CREQ_FSM_OPEN_EYE_STANDARD_MODE1_PREG_SHIFT (0x00000011U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_CREQ_FSM_OPEN_EYE_STANDARD_MODE1_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_CREQ_FSM_OPEN_EYE_STANDARD_MODE1_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_CREQ_FSM_OPEN_EYE_STANDARD_MODE0_PREG_MASK (0x00010000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_CREQ_FSM_OPEN_EYE_STANDARD_MODE0_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_CREQ_FSM_OPEN_EYE_STANDARD_MODE0_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_CREQ_FSM_OPEN_EYE_STANDARD_MODE0_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_CREQ_FSMCLK_SEL_MODE3_PREG_MASK (0x00003000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_CREQ_FSMCLK_SEL_MODE3_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_CREQ_FSMCLK_SEL_MODE3_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_CREQ_FSMCLK_SEL_MODE3_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_CREQ_FSMCLK_SEL_MODE2_PREG_MASK (0x00000300U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_CREQ_FSMCLK_SEL_MODE2_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_CREQ_FSMCLK_SEL_MODE2_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_CREQ_FSMCLK_SEL_MODE2_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_CREQ_FSMCLK_SEL_MODE1_PREG_MASK (0x00000030U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_CREQ_FSMCLK_SEL_MODE1_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_CREQ_FSMCLK_SEL_MODE1_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_CREQ_FSMCLK_SEL_MODE1_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_CREQ_FSMCLK_SEL_MODE0_PREG_MASK (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_CREQ_FSMCLK_SEL_MODE0_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_CREQ_FSMCLK_SEL_MODE0_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_CREQ_FSMCLK_SEL_MODE0_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_CTRL_PREG__CREQ_FSMCLK_SEL_PREG_RESETVAL (0x01003221U)

/* RX_CREQ_DIAG_READ__RX_CREQ_DIAG_SEL_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_DIAG_READ__RX_CREQ_DIAG_SEL_PREG_CREQ_DIAG_DATA_MASK (0xFFFF0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_DIAG_READ__RX_CREQ_DIAG_SEL_PREG_CREQ_DIAG_DATA_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_DIAG_READ__RX_CREQ_DIAG_SEL_PREG_CREQ_DIAG_DATA_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_DIAG_READ__RX_CREQ_DIAG_SEL_PREG_CREQ_DIAG_DATA_MAX (0x0000FFFFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_DIAG_READ__RX_CREQ_DIAG_SEL_PREG_RXDA_CREQ_DIAGCAPT_PREG_MASK (0x00000400U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_DIAG_READ__RX_CREQ_DIAG_SEL_PREG_RXDA_CREQ_DIAGCAPT_PREG_SHIFT (0x0000000AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_DIAG_READ__RX_CREQ_DIAG_SEL_PREG_RXDA_CREQ_DIAGCAPT_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_DIAG_READ__RX_CREQ_DIAG_SEL_PREG_RXDA_CREQ_DIAGCAPT_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_DIAG_READ__RX_CREQ_DIAG_SEL_PREG_CREQ_CR_ACCUM2_STICKY_CLR_PREG_MASK (0x00000200U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_DIAG_READ__RX_CREQ_DIAG_SEL_PREG_CREQ_CR_ACCUM2_STICKY_CLR_PREG_SHIFT (0x00000009U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_DIAG_READ__RX_CREQ_DIAG_SEL_PREG_CREQ_CR_ACCUM2_STICKY_CLR_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_DIAG_READ__RX_CREQ_DIAG_SEL_PREG_CREQ_CR_ACCUM2_STICKY_CLR_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_DIAG_READ__RX_CREQ_DIAG_SEL_PREG_CREQ_HS_RESULT_STICKY_CLR_PREG_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_DIAG_READ__RX_CREQ_DIAG_SEL_PREG_CREQ_HS_RESULT_STICKY_CLR_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_DIAG_READ__RX_CREQ_DIAG_SEL_PREG_CREQ_HS_RESULT_STICKY_CLR_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_DIAG_READ__RX_CREQ_DIAG_SEL_PREG_CREQ_HS_RESULT_STICKY_CLR_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_DIAG_READ__RX_CREQ_DIAG_SEL_PREG_CREQ_DIAGSEL_PREG_MASK (0x000000FFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_DIAG_READ__RX_CREQ_DIAG_SEL_PREG_CREQ_DIAGSEL_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_DIAG_READ__RX_CREQ_DIAG_SEL_PREG_CREQ_DIAGSEL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_DIAG_READ__RX_CREQ_DIAG_SEL_PREG_CREQ_DIAGSEL_PREG_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_CREQ_DIAG_READ__RX_CREQ_DIAG_SEL_PREG_RESETVAL (0x00000000U)

/* CREQ_EQ_OPEN_EYE_THRESH_PREG__CREQ_SPARE_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_OPEN_EYE_THRESH_PREG__CREQ_SPARE_PREG_CREQ_EQ_OPEN_EYE_THRESH_SEL_MODE3_PREG_MASK (0xF0000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_OPEN_EYE_THRESH_PREG__CREQ_SPARE_PREG_CREQ_EQ_OPEN_EYE_THRESH_SEL_MODE3_PREG_SHIFT (0x0000001CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_OPEN_EYE_THRESH_PREG__CREQ_SPARE_PREG_CREQ_EQ_OPEN_EYE_THRESH_SEL_MODE3_PREG_RESETVAL (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_OPEN_EYE_THRESH_PREG__CREQ_SPARE_PREG_CREQ_EQ_OPEN_EYE_THRESH_SEL_MODE3_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_OPEN_EYE_THRESH_PREG__CREQ_SPARE_PREG_CREQ_EQ_OPEN_EYE_THRESH_SEL_MODE2_PREG_MASK (0x0F000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_OPEN_EYE_THRESH_PREG__CREQ_SPARE_PREG_CREQ_EQ_OPEN_EYE_THRESH_SEL_MODE2_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_OPEN_EYE_THRESH_PREG__CREQ_SPARE_PREG_CREQ_EQ_OPEN_EYE_THRESH_SEL_MODE2_PREG_RESETVAL (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_OPEN_EYE_THRESH_PREG__CREQ_SPARE_PREG_CREQ_EQ_OPEN_EYE_THRESH_SEL_MODE2_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_OPEN_EYE_THRESH_PREG__CREQ_SPARE_PREG_CREQ_EQ_OPEN_EYE_THRESH_SEL_MODE1_PREG_MASK (0x00F00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_OPEN_EYE_THRESH_PREG__CREQ_SPARE_PREG_CREQ_EQ_OPEN_EYE_THRESH_SEL_MODE1_PREG_SHIFT (0x00000014U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_OPEN_EYE_THRESH_PREG__CREQ_SPARE_PREG_CREQ_EQ_OPEN_EYE_THRESH_SEL_MODE1_PREG_RESETVAL (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_OPEN_EYE_THRESH_PREG__CREQ_SPARE_PREG_CREQ_EQ_OPEN_EYE_THRESH_SEL_MODE1_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_OPEN_EYE_THRESH_PREG__CREQ_SPARE_PREG_CREQ_EQ_OPEN_EYE_THRESH_SEL_MODE0_PREG_MASK (0x000F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_OPEN_EYE_THRESH_PREG__CREQ_SPARE_PREG_CREQ_EQ_OPEN_EYE_THRESH_SEL_MODE0_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_OPEN_EYE_THRESH_PREG__CREQ_SPARE_PREG_CREQ_EQ_OPEN_EYE_THRESH_SEL_MODE0_PREG_RESETVAL (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_OPEN_EYE_THRESH_PREG__CREQ_SPARE_PREG_CREQ_EQ_OPEN_EYE_THRESH_SEL_MODE0_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_OPEN_EYE_THRESH_PREG__CREQ_SPARE_PREG_CREQ_SPEEDUP_PREG_MASK (0x00008000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_OPEN_EYE_THRESH_PREG__CREQ_SPARE_PREG_CREQ_SPEEDUP_PREG_SHIFT (0x0000000FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_OPEN_EYE_THRESH_PREG__CREQ_SPARE_PREG_CREQ_SPEEDUP_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_OPEN_EYE_THRESH_PREG__CREQ_SPARE_PREG_CREQ_SPEEDUP_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_OPEN_EYE_THRESH_PREG__CREQ_SPARE_PREG_CREQ_SPARE_PREG_MASK (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_OPEN_EYE_THRESH_PREG__CREQ_SPARE_PREG_CREQ_SPARE_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_OPEN_EYE_THRESH_PREG__CREQ_SPARE_PREG_CREQ_SPARE_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_OPEN_EYE_THRESH_PREG__CREQ_SPARE_PREG_CREQ_SPARE_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CREQ_EQ_OPEN_EYE_THRESH_PREG__CREQ_SPARE_PREG_RESETVAL (0xCCCC0000U)

/* CTLELUT_OVRDCTRL_PREG__CTLELUT_CTRL_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVRDCTRL_PREG__CTLELUT_CTRL_PREG_CTLELUT_OVREN_PREG_MASK (0x80000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVRDCTRL_PREG__CTLELUT_CTRL_PREG_CTLELUT_OVREN_PREG_SHIFT (0x0000001FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVRDCTRL_PREG__CTLELUT_CTRL_PREG_CTLELUT_OVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVRDCTRL_PREG__CTLELUT_CTRL_PREG_CTLELUT_OVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVRDCTRL_PREG__CTLELUT_CTRL_PREG_CTLELUT_SEL_MODE3_PREG_MASK (0x0000F000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVRDCTRL_PREG__CTLELUT_CTRL_PREG_CTLELUT_SEL_MODE3_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVRDCTRL_PREG__CTLELUT_CTRL_PREG_CTLELUT_SEL_MODE3_PREG_RESETVAL (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVRDCTRL_PREG__CTLELUT_CTRL_PREG_CTLELUT_SEL_MODE3_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVRDCTRL_PREG__CTLELUT_CTRL_PREG_CTLELUT_SEL_MODE2_PREG_MASK (0x00000F00U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVRDCTRL_PREG__CTLELUT_CTRL_PREG_CTLELUT_SEL_MODE2_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVRDCTRL_PREG__CTLELUT_CTRL_PREG_CTLELUT_SEL_MODE2_PREG_RESETVAL (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVRDCTRL_PREG__CTLELUT_CTRL_PREG_CTLELUT_SEL_MODE2_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVRDCTRL_PREG__CTLELUT_CTRL_PREG_CTLELUT_SEL_MODE1_PREG_MASK (0x000000F0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVRDCTRL_PREG__CTLELUT_CTRL_PREG_CTLELUT_SEL_MODE1_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVRDCTRL_PREG__CTLELUT_CTRL_PREG_CTLELUT_SEL_MODE1_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVRDCTRL_PREG__CTLELUT_CTRL_PREG_CTLELUT_SEL_MODE1_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVRDCTRL_PREG__CTLELUT_CTRL_PREG_CTLELUT_SEL_MODE0_PREG_MASK (0x0000000FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVRDCTRL_PREG__CTLELUT_CTRL_PREG_CTLELUT_SEL_MODE0_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVRDCTRL_PREG__CTLELUT_CTRL_PREG_CTLELUT_SEL_MODE0_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVRDCTRL_PREG__CTLELUT_CTRL_PREG_CTLELUT_SEL_MODE0_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVRDCTRL_PREG__CTLELUT_CTRL_PREG_RESETVAL (0x00008420U)

/* CTLELUT_OVR_0B_PREG__CTLELUT_OVR_0A_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_0B_PREG__CTLELUT_OVR_0A_PREG_CTLELUT_INDEN1OVR_0_PREG_MASK (0x04000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_0B_PREG__CTLELUT_OVR_0A_PREG_CTLELUT_INDEN1OVR_0_PREG_SHIFT (0x0000001AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_0B_PREG__CTLELUT_OVR_0A_PREG_CTLELUT_INDEN1OVR_0_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_0B_PREG__CTLELUT_OVR_0A_PREG_CTLELUT_INDEN1OVR_0_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_0B_PREG__CTLELUT_OVR_0A_PREG_CTLELUT_INDEN2OVR_0_PREG_MASK (0x02000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_0B_PREG__CTLELUT_OVR_0A_PREG_CTLELUT_INDEN2OVR_0_PREG_SHIFT (0x00000019U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_0B_PREG__CTLELUT_OVR_0A_PREG_CTLELUT_INDEN2OVR_0_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_0B_PREG__CTLELUT_OVR_0A_PREG_CTLELUT_INDEN2OVR_0_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_0B_PREG__CTLELUT_OVR_0A_PREG_CTLELUT_INDEN3OVR_0_PREG_MASK (0x01000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_0B_PREG__CTLELUT_OVR_0A_PREG_CTLELUT_INDEN3OVR_0_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_0B_PREG__CTLELUT_OVR_0A_PREG_CTLELUT_INDEN3OVR_0_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_0B_PREG__CTLELUT_OVR_0A_PREG_CTLELUT_INDEN3OVR_0_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_0B_PREG__CTLELUT_OVR_0A_PREG_CTLELUT_CSELOVR_0_PREG_MASK (0x000F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_0B_PREG__CTLELUT_OVR_0A_PREG_CTLELUT_CSELOVR_0_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_0B_PREG__CTLELUT_OVR_0A_PREG_CTLELUT_CSELOVR_0_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_0B_PREG__CTLELUT_OVR_0A_PREG_CTLELUT_CSELOVR_0_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_0B_PREG__CTLELUT_OVR_0A_PREG_CTLELUT_RATESEL1OVR_0_PREG_MASK (0x00007000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_0B_PREG__CTLELUT_OVR_0A_PREG_CTLELUT_RATESEL1OVR_0_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_0B_PREG__CTLELUT_OVR_0A_PREG_CTLELUT_RATESEL1OVR_0_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_0B_PREG__CTLELUT_OVR_0A_PREG_CTLELUT_RATESEL1OVR_0_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_0B_PREG__CTLELUT_OVR_0A_PREG_CTLELUT_RATESEL2OVR_0_PREG_MASK (0x00000700U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_0B_PREG__CTLELUT_OVR_0A_PREG_CTLELUT_RATESEL2OVR_0_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_0B_PREG__CTLELUT_OVR_0A_PREG_CTLELUT_RATESEL2OVR_0_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_0B_PREG__CTLELUT_OVR_0A_PREG_CTLELUT_RATESEL2OVR_0_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_0B_PREG__CTLELUT_OVR_0A_PREG_CTLELUT_RATESEL3OVR_0_PREG_MASK (0x00000070U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_0B_PREG__CTLELUT_OVR_0A_PREG_CTLELUT_RATESEL3OVR_0_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_0B_PREG__CTLELUT_OVR_0A_PREG_CTLELUT_RATESEL3OVR_0_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_0B_PREG__CTLELUT_OVR_0A_PREG_CTLELUT_RATESEL3OVR_0_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_0B_PREG__CTLELUT_OVR_0A_PREG_CTLELUT_RATESEL4OVR_0_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_0B_PREG__CTLELUT_OVR_0A_PREG_CTLELUT_RATESEL4OVR_0_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_0B_PREG__CTLELUT_OVR_0A_PREG_CTLELUT_RATESEL4OVR_0_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_0B_PREG__CTLELUT_OVR_0A_PREG_CTLELUT_RATESEL4OVR_0_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_0B_PREG__CTLELUT_OVR_0A_PREG_RESETVAL (0x00000000U)

/* CTLELUT_OVR_1B_PREG__CTLELUT_OVR_1A_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_1B_PREG__CTLELUT_OVR_1A_PREG_CTLELUT_INDEN1OVR_1_PREG_MASK (0x04000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_1B_PREG__CTLELUT_OVR_1A_PREG_CTLELUT_INDEN1OVR_1_PREG_SHIFT (0x0000001AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_1B_PREG__CTLELUT_OVR_1A_PREG_CTLELUT_INDEN1OVR_1_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_1B_PREG__CTLELUT_OVR_1A_PREG_CTLELUT_INDEN1OVR_1_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_1B_PREG__CTLELUT_OVR_1A_PREG_CTLELUT_INDEN2OVR_1_PREG_MASK (0x02000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_1B_PREG__CTLELUT_OVR_1A_PREG_CTLELUT_INDEN2OVR_1_PREG_SHIFT (0x00000019U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_1B_PREG__CTLELUT_OVR_1A_PREG_CTLELUT_INDEN2OVR_1_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_1B_PREG__CTLELUT_OVR_1A_PREG_CTLELUT_INDEN2OVR_1_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_1B_PREG__CTLELUT_OVR_1A_PREG_CTLELUT_INDEN3OVR_1_PREG_MASK (0x01000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_1B_PREG__CTLELUT_OVR_1A_PREG_CTLELUT_INDEN3OVR_1_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_1B_PREG__CTLELUT_OVR_1A_PREG_CTLELUT_INDEN3OVR_1_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_1B_PREG__CTLELUT_OVR_1A_PREG_CTLELUT_INDEN3OVR_1_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_1B_PREG__CTLELUT_OVR_1A_PREG_CTLELUT_CSELOVR_1_PREG_MASK (0x000F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_1B_PREG__CTLELUT_OVR_1A_PREG_CTLELUT_CSELOVR_1_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_1B_PREG__CTLELUT_OVR_1A_PREG_CTLELUT_CSELOVR_1_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_1B_PREG__CTLELUT_OVR_1A_PREG_CTLELUT_CSELOVR_1_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_1B_PREG__CTLELUT_OVR_1A_PREG_CTLELUT_RATESEL1OVR_1_PREG_MASK (0x00007000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_1B_PREG__CTLELUT_OVR_1A_PREG_CTLELUT_RATESEL1OVR_1_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_1B_PREG__CTLELUT_OVR_1A_PREG_CTLELUT_RATESEL1OVR_1_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_1B_PREG__CTLELUT_OVR_1A_PREG_CTLELUT_RATESEL1OVR_1_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_1B_PREG__CTLELUT_OVR_1A_PREG_CTLELUT_RATESEL2OVR_1_PREG_MASK (0x00000700U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_1B_PREG__CTLELUT_OVR_1A_PREG_CTLELUT_RATESEL2OVR_1_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_1B_PREG__CTLELUT_OVR_1A_PREG_CTLELUT_RATESEL2OVR_1_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_1B_PREG__CTLELUT_OVR_1A_PREG_CTLELUT_RATESEL2OVR_1_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_1B_PREG__CTLELUT_OVR_1A_PREG_CTLELUT_RATESEL3OVR_1_PREG_MASK (0x00000070U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_1B_PREG__CTLELUT_OVR_1A_PREG_CTLELUT_RATESEL3OVR_1_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_1B_PREG__CTLELUT_OVR_1A_PREG_CTLELUT_RATESEL3OVR_1_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_1B_PREG__CTLELUT_OVR_1A_PREG_CTLELUT_RATESEL3OVR_1_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_1B_PREG__CTLELUT_OVR_1A_PREG_CTLELUT_RATESEL4OVR_1_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_1B_PREG__CTLELUT_OVR_1A_PREG_CTLELUT_RATESEL4OVR_1_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_1B_PREG__CTLELUT_OVR_1A_PREG_CTLELUT_RATESEL4OVR_1_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_1B_PREG__CTLELUT_OVR_1A_PREG_CTLELUT_RATESEL4OVR_1_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_1B_PREG__CTLELUT_OVR_1A_PREG_RESETVAL (0x00000000U)

/* CTLELUT_OVR_2B_PREG__CTLELUT_OVR_2A_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_2B_PREG__CTLELUT_OVR_2A_PREG_CTLELUT_INDEN1OVR_2_PREG_MASK (0x04000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_2B_PREG__CTLELUT_OVR_2A_PREG_CTLELUT_INDEN1OVR_2_PREG_SHIFT (0x0000001AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_2B_PREG__CTLELUT_OVR_2A_PREG_CTLELUT_INDEN1OVR_2_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_2B_PREG__CTLELUT_OVR_2A_PREG_CTLELUT_INDEN1OVR_2_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_2B_PREG__CTLELUT_OVR_2A_PREG_CTLELUT_INDEN2OVR_2_PREG_MASK (0x02000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_2B_PREG__CTLELUT_OVR_2A_PREG_CTLELUT_INDEN2OVR_2_PREG_SHIFT (0x00000019U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_2B_PREG__CTLELUT_OVR_2A_PREG_CTLELUT_INDEN2OVR_2_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_2B_PREG__CTLELUT_OVR_2A_PREG_CTLELUT_INDEN2OVR_2_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_2B_PREG__CTLELUT_OVR_2A_PREG_CTLELUT_INDEN3OVR_2_PREG_MASK (0x01000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_2B_PREG__CTLELUT_OVR_2A_PREG_CTLELUT_INDEN3OVR_2_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_2B_PREG__CTLELUT_OVR_2A_PREG_CTLELUT_INDEN3OVR_2_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_2B_PREG__CTLELUT_OVR_2A_PREG_CTLELUT_INDEN3OVR_2_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_2B_PREG__CTLELUT_OVR_2A_PREG_CTLELUT_CSELOVR_2_PREG_MASK (0x000F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_2B_PREG__CTLELUT_OVR_2A_PREG_CTLELUT_CSELOVR_2_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_2B_PREG__CTLELUT_OVR_2A_PREG_CTLELUT_CSELOVR_2_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_2B_PREG__CTLELUT_OVR_2A_PREG_CTLELUT_CSELOVR_2_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_2B_PREG__CTLELUT_OVR_2A_PREG_CTLELUT_RATESEL1OVR_2_PREG_MASK (0x00007000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_2B_PREG__CTLELUT_OVR_2A_PREG_CTLELUT_RATESEL1OVR_2_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_2B_PREG__CTLELUT_OVR_2A_PREG_CTLELUT_RATESEL1OVR_2_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_2B_PREG__CTLELUT_OVR_2A_PREG_CTLELUT_RATESEL1OVR_2_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_2B_PREG__CTLELUT_OVR_2A_PREG_CTLELUT_RATESEL2OVR_2_PREG_MASK (0x00000700U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_2B_PREG__CTLELUT_OVR_2A_PREG_CTLELUT_RATESEL2OVR_2_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_2B_PREG__CTLELUT_OVR_2A_PREG_CTLELUT_RATESEL2OVR_2_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_2B_PREG__CTLELUT_OVR_2A_PREG_CTLELUT_RATESEL2OVR_2_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_2B_PREG__CTLELUT_OVR_2A_PREG_CTLELUT_RATESEL3OVR_2_PREG_MASK (0x00000070U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_2B_PREG__CTLELUT_OVR_2A_PREG_CTLELUT_RATESEL3OVR_2_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_2B_PREG__CTLELUT_OVR_2A_PREG_CTLELUT_RATESEL3OVR_2_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_2B_PREG__CTLELUT_OVR_2A_PREG_CTLELUT_RATESEL3OVR_2_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_2B_PREG__CTLELUT_OVR_2A_PREG_CTLELUT_RATESEL4OVR_2_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_2B_PREG__CTLELUT_OVR_2A_PREG_CTLELUT_RATESEL4OVR_2_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_2B_PREG__CTLELUT_OVR_2A_PREG_CTLELUT_RATESEL4OVR_2_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_2B_PREG__CTLELUT_OVR_2A_PREG_CTLELUT_RATESEL4OVR_2_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_2B_PREG__CTLELUT_OVR_2A_PREG_RESETVAL (0x00000000U)

/* CTLELUT_OVR_3B_PREG__CTLELUT_OVR_3A_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_3B_PREG__CTLELUT_OVR_3A_PREG_CTLELUT_INDEN1OVR_3_PREG_MASK (0x04000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_3B_PREG__CTLELUT_OVR_3A_PREG_CTLELUT_INDEN1OVR_3_PREG_SHIFT (0x0000001AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_3B_PREG__CTLELUT_OVR_3A_PREG_CTLELUT_INDEN1OVR_3_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_3B_PREG__CTLELUT_OVR_3A_PREG_CTLELUT_INDEN1OVR_3_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_3B_PREG__CTLELUT_OVR_3A_PREG_CTLELUT_INDEN2OVR_3_PREG_MASK (0x02000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_3B_PREG__CTLELUT_OVR_3A_PREG_CTLELUT_INDEN2OVR_3_PREG_SHIFT (0x00000019U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_3B_PREG__CTLELUT_OVR_3A_PREG_CTLELUT_INDEN2OVR_3_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_3B_PREG__CTLELUT_OVR_3A_PREG_CTLELUT_INDEN2OVR_3_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_3B_PREG__CTLELUT_OVR_3A_PREG_CTLELUT_INDEN3OVR_3_PREG_MASK (0x01000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_3B_PREG__CTLELUT_OVR_3A_PREG_CTLELUT_INDEN3OVR_3_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_3B_PREG__CTLELUT_OVR_3A_PREG_CTLELUT_INDEN3OVR_3_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_3B_PREG__CTLELUT_OVR_3A_PREG_CTLELUT_INDEN3OVR_3_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_3B_PREG__CTLELUT_OVR_3A_PREG_CTLELUT_CSELOVR_3_PREG_MASK (0x000F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_3B_PREG__CTLELUT_OVR_3A_PREG_CTLELUT_CSELOVR_3_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_3B_PREG__CTLELUT_OVR_3A_PREG_CTLELUT_CSELOVR_3_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_3B_PREG__CTLELUT_OVR_3A_PREG_CTLELUT_CSELOVR_3_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_3B_PREG__CTLELUT_OVR_3A_PREG_CTLELUT_RATESEL1OVR_3_PREG_MASK (0x00007000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_3B_PREG__CTLELUT_OVR_3A_PREG_CTLELUT_RATESEL1OVR_3_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_3B_PREG__CTLELUT_OVR_3A_PREG_CTLELUT_RATESEL1OVR_3_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_3B_PREG__CTLELUT_OVR_3A_PREG_CTLELUT_RATESEL1OVR_3_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_3B_PREG__CTLELUT_OVR_3A_PREG_CTLELUT_RATESEL2OVR_3_PREG_MASK (0x00000700U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_3B_PREG__CTLELUT_OVR_3A_PREG_CTLELUT_RATESEL2OVR_3_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_3B_PREG__CTLELUT_OVR_3A_PREG_CTLELUT_RATESEL2OVR_3_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_3B_PREG__CTLELUT_OVR_3A_PREG_CTLELUT_RATESEL2OVR_3_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_3B_PREG__CTLELUT_OVR_3A_PREG_CTLELUT_RATESEL3OVR_3_PREG_MASK (0x00000070U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_3B_PREG__CTLELUT_OVR_3A_PREG_CTLELUT_RATESEL3OVR_3_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_3B_PREG__CTLELUT_OVR_3A_PREG_CTLELUT_RATESEL3OVR_3_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_3B_PREG__CTLELUT_OVR_3A_PREG_CTLELUT_RATESEL3OVR_3_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_3B_PREG__CTLELUT_OVR_3A_PREG_CTLELUT_RATESEL4OVR_3_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_3B_PREG__CTLELUT_OVR_3A_PREG_CTLELUT_RATESEL4OVR_3_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_3B_PREG__CTLELUT_OVR_3A_PREG_CTLELUT_RATESEL4OVR_3_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_3B_PREG__CTLELUT_OVR_3A_PREG_CTLELUT_RATESEL4OVR_3_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_3B_PREG__CTLELUT_OVR_3A_PREG_RESETVAL (0x00000000U)

/* CTLELUT_OVR_4B_PREG__CTLELUT_OVR_4A_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_4B_PREG__CTLELUT_OVR_4A_PREG_CTLELUT_INDEN1OVR_4_PREG_MASK (0x04000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_4B_PREG__CTLELUT_OVR_4A_PREG_CTLELUT_INDEN1OVR_4_PREG_SHIFT (0x0000001AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_4B_PREG__CTLELUT_OVR_4A_PREG_CTLELUT_INDEN1OVR_4_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_4B_PREG__CTLELUT_OVR_4A_PREG_CTLELUT_INDEN1OVR_4_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_4B_PREG__CTLELUT_OVR_4A_PREG_CTLELUT_INDEN2OVR_4_PREG_MASK (0x02000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_4B_PREG__CTLELUT_OVR_4A_PREG_CTLELUT_INDEN2OVR_4_PREG_SHIFT (0x00000019U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_4B_PREG__CTLELUT_OVR_4A_PREG_CTLELUT_INDEN2OVR_4_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_4B_PREG__CTLELUT_OVR_4A_PREG_CTLELUT_INDEN2OVR_4_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_4B_PREG__CTLELUT_OVR_4A_PREG_CTLELUT_INDEN3OVR_4_PREG_MASK (0x01000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_4B_PREG__CTLELUT_OVR_4A_PREG_CTLELUT_INDEN3OVR_4_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_4B_PREG__CTLELUT_OVR_4A_PREG_CTLELUT_INDEN3OVR_4_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_4B_PREG__CTLELUT_OVR_4A_PREG_CTLELUT_INDEN3OVR_4_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_4B_PREG__CTLELUT_OVR_4A_PREG_CTLELUT_CSELOVR_4_PREG_MASK (0x000F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_4B_PREG__CTLELUT_OVR_4A_PREG_CTLELUT_CSELOVR_4_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_4B_PREG__CTLELUT_OVR_4A_PREG_CTLELUT_CSELOVR_4_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_4B_PREG__CTLELUT_OVR_4A_PREG_CTLELUT_CSELOVR_4_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_4B_PREG__CTLELUT_OVR_4A_PREG_CTLELUT_RATESEL1OVR_4_PREG_MASK (0x00007000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_4B_PREG__CTLELUT_OVR_4A_PREG_CTLELUT_RATESEL1OVR_4_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_4B_PREG__CTLELUT_OVR_4A_PREG_CTLELUT_RATESEL1OVR_4_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_4B_PREG__CTLELUT_OVR_4A_PREG_CTLELUT_RATESEL1OVR_4_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_4B_PREG__CTLELUT_OVR_4A_PREG_CTLELUT_RATESEL2OVR_4_PREG_MASK (0x00000700U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_4B_PREG__CTLELUT_OVR_4A_PREG_CTLELUT_RATESEL2OVR_4_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_4B_PREG__CTLELUT_OVR_4A_PREG_CTLELUT_RATESEL2OVR_4_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_4B_PREG__CTLELUT_OVR_4A_PREG_CTLELUT_RATESEL2OVR_4_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_4B_PREG__CTLELUT_OVR_4A_PREG_CTLELUT_RATESEL3OVR_4_PREG_MASK (0x00000070U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_4B_PREG__CTLELUT_OVR_4A_PREG_CTLELUT_RATESEL3OVR_4_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_4B_PREG__CTLELUT_OVR_4A_PREG_CTLELUT_RATESEL3OVR_4_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_4B_PREG__CTLELUT_OVR_4A_PREG_CTLELUT_RATESEL3OVR_4_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_4B_PREG__CTLELUT_OVR_4A_PREG_CTLELUT_RATESEL4OVR_4_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_4B_PREG__CTLELUT_OVR_4A_PREG_CTLELUT_RATESEL4OVR_4_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_4B_PREG__CTLELUT_OVR_4A_PREG_CTLELUT_RATESEL4OVR_4_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_4B_PREG__CTLELUT_OVR_4A_PREG_CTLELUT_RATESEL4OVR_4_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_4B_PREG__CTLELUT_OVR_4A_PREG_RESETVAL (0x00000000U)

/* CTLELUT_OVR_5B_PREG__CTLELUT_OVR_5A_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_5B_PREG__CTLELUT_OVR_5A_PREG_CTLELUT_INDEN1OVR_5_PREG_MASK (0x04000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_5B_PREG__CTLELUT_OVR_5A_PREG_CTLELUT_INDEN1OVR_5_PREG_SHIFT (0x0000001AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_5B_PREG__CTLELUT_OVR_5A_PREG_CTLELUT_INDEN1OVR_5_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_5B_PREG__CTLELUT_OVR_5A_PREG_CTLELUT_INDEN1OVR_5_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_5B_PREG__CTLELUT_OVR_5A_PREG_CTLELUT_INDEN2OVR_5_PREG_MASK (0x02000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_5B_PREG__CTLELUT_OVR_5A_PREG_CTLELUT_INDEN2OVR_5_PREG_SHIFT (0x00000019U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_5B_PREG__CTLELUT_OVR_5A_PREG_CTLELUT_INDEN2OVR_5_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_5B_PREG__CTLELUT_OVR_5A_PREG_CTLELUT_INDEN2OVR_5_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_5B_PREG__CTLELUT_OVR_5A_PREG_CTLELUT_INDEN3OVR_5_PREG_MASK (0x01000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_5B_PREG__CTLELUT_OVR_5A_PREG_CTLELUT_INDEN3OVR_5_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_5B_PREG__CTLELUT_OVR_5A_PREG_CTLELUT_INDEN3OVR_5_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_5B_PREG__CTLELUT_OVR_5A_PREG_CTLELUT_INDEN3OVR_5_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_5B_PREG__CTLELUT_OVR_5A_PREG_CTLELUT_CSELOVR_5_PREG_MASK (0x000F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_5B_PREG__CTLELUT_OVR_5A_PREG_CTLELUT_CSELOVR_5_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_5B_PREG__CTLELUT_OVR_5A_PREG_CTLELUT_CSELOVR_5_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_5B_PREG__CTLELUT_OVR_5A_PREG_CTLELUT_CSELOVR_5_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_5B_PREG__CTLELUT_OVR_5A_PREG_CTLELUT_RATESEL1OVR_5_PREG_MASK (0x00007000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_5B_PREG__CTLELUT_OVR_5A_PREG_CTLELUT_RATESEL1OVR_5_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_5B_PREG__CTLELUT_OVR_5A_PREG_CTLELUT_RATESEL1OVR_5_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_5B_PREG__CTLELUT_OVR_5A_PREG_CTLELUT_RATESEL1OVR_5_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_5B_PREG__CTLELUT_OVR_5A_PREG_CTLELUT_RATESEL2OVR_5_PREG_MASK (0x00000700U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_5B_PREG__CTLELUT_OVR_5A_PREG_CTLELUT_RATESEL2OVR_5_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_5B_PREG__CTLELUT_OVR_5A_PREG_CTLELUT_RATESEL2OVR_5_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_5B_PREG__CTLELUT_OVR_5A_PREG_CTLELUT_RATESEL2OVR_5_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_5B_PREG__CTLELUT_OVR_5A_PREG_CTLELUT_RATESEL3OVR_5_PREG_MASK (0x00000070U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_5B_PREG__CTLELUT_OVR_5A_PREG_CTLELUT_RATESEL3OVR_5_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_5B_PREG__CTLELUT_OVR_5A_PREG_CTLELUT_RATESEL3OVR_5_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_5B_PREG__CTLELUT_OVR_5A_PREG_CTLELUT_RATESEL3OVR_5_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_5B_PREG__CTLELUT_OVR_5A_PREG_CTLELUT_RATESEL4OVR_5_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_5B_PREG__CTLELUT_OVR_5A_PREG_CTLELUT_RATESEL4OVR_5_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_5B_PREG__CTLELUT_OVR_5A_PREG_CTLELUT_RATESEL4OVR_5_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_5B_PREG__CTLELUT_OVR_5A_PREG_CTLELUT_RATESEL4OVR_5_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_5B_PREG__CTLELUT_OVR_5A_PREG_RESETVAL (0x00000000U)

/* CTLELUT_OVR_6B_PREG__CTLELUT_OVR_6A_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_6B_PREG__CTLELUT_OVR_6A_PREG_CTLELUT_INDEN1OVR_6_PREG_MASK (0x04000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_6B_PREG__CTLELUT_OVR_6A_PREG_CTLELUT_INDEN1OVR_6_PREG_SHIFT (0x0000001AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_6B_PREG__CTLELUT_OVR_6A_PREG_CTLELUT_INDEN1OVR_6_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_6B_PREG__CTLELUT_OVR_6A_PREG_CTLELUT_INDEN1OVR_6_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_6B_PREG__CTLELUT_OVR_6A_PREG_CTLELUT_INDEN2OVR_6_PREG_MASK (0x02000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_6B_PREG__CTLELUT_OVR_6A_PREG_CTLELUT_INDEN2OVR_6_PREG_SHIFT (0x00000019U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_6B_PREG__CTLELUT_OVR_6A_PREG_CTLELUT_INDEN2OVR_6_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_6B_PREG__CTLELUT_OVR_6A_PREG_CTLELUT_INDEN2OVR_6_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_6B_PREG__CTLELUT_OVR_6A_PREG_CTLELUT_INDEN3OVR_6_PREG_MASK (0x01000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_6B_PREG__CTLELUT_OVR_6A_PREG_CTLELUT_INDEN3OVR_6_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_6B_PREG__CTLELUT_OVR_6A_PREG_CTLELUT_INDEN3OVR_6_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_6B_PREG__CTLELUT_OVR_6A_PREG_CTLELUT_INDEN3OVR_6_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_6B_PREG__CTLELUT_OVR_6A_PREG_CTLELUT_CSELOVR_6_PREG_MASK (0x000F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_6B_PREG__CTLELUT_OVR_6A_PREG_CTLELUT_CSELOVR_6_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_6B_PREG__CTLELUT_OVR_6A_PREG_CTLELUT_CSELOVR_6_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_6B_PREG__CTLELUT_OVR_6A_PREG_CTLELUT_CSELOVR_6_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_6B_PREG__CTLELUT_OVR_6A_PREG_CTLELUT_RATESEL1OVR_6_PREG_MASK (0x00007000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_6B_PREG__CTLELUT_OVR_6A_PREG_CTLELUT_RATESEL1OVR_6_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_6B_PREG__CTLELUT_OVR_6A_PREG_CTLELUT_RATESEL1OVR_6_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_6B_PREG__CTLELUT_OVR_6A_PREG_CTLELUT_RATESEL1OVR_6_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_6B_PREG__CTLELUT_OVR_6A_PREG_CTLELUT_RATESEL2OVR_6_PREG_MASK (0x00000700U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_6B_PREG__CTLELUT_OVR_6A_PREG_CTLELUT_RATESEL2OVR_6_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_6B_PREG__CTLELUT_OVR_6A_PREG_CTLELUT_RATESEL2OVR_6_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_6B_PREG__CTLELUT_OVR_6A_PREG_CTLELUT_RATESEL2OVR_6_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_6B_PREG__CTLELUT_OVR_6A_PREG_CTLELUT_RATESEL3OVR_6_PREG_MASK (0x00000070U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_6B_PREG__CTLELUT_OVR_6A_PREG_CTLELUT_RATESEL3OVR_6_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_6B_PREG__CTLELUT_OVR_6A_PREG_CTLELUT_RATESEL3OVR_6_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_6B_PREG__CTLELUT_OVR_6A_PREG_CTLELUT_RATESEL3OVR_6_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_6B_PREG__CTLELUT_OVR_6A_PREG_CTLELUT_RATESEL4OVR_6_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_6B_PREG__CTLELUT_OVR_6A_PREG_CTLELUT_RATESEL4OVR_6_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_6B_PREG__CTLELUT_OVR_6A_PREG_CTLELUT_RATESEL4OVR_6_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_6B_PREG__CTLELUT_OVR_6A_PREG_CTLELUT_RATESEL4OVR_6_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_6B_PREG__CTLELUT_OVR_6A_PREG_RESETVAL (0x00000000U)

/* CTLELUT_OVR_7B_PREG__CTLELUT_OVR_7A_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_7B_PREG__CTLELUT_OVR_7A_PREG_CTLELUT_INDEN1OVR_7_PREG_MASK (0x04000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_7B_PREG__CTLELUT_OVR_7A_PREG_CTLELUT_INDEN1OVR_7_PREG_SHIFT (0x0000001AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_7B_PREG__CTLELUT_OVR_7A_PREG_CTLELUT_INDEN1OVR_7_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_7B_PREG__CTLELUT_OVR_7A_PREG_CTLELUT_INDEN1OVR_7_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_7B_PREG__CTLELUT_OVR_7A_PREG_CTLELUT_INDEN2OVR_7_PREG_MASK (0x02000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_7B_PREG__CTLELUT_OVR_7A_PREG_CTLELUT_INDEN2OVR_7_PREG_SHIFT (0x00000019U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_7B_PREG__CTLELUT_OVR_7A_PREG_CTLELUT_INDEN2OVR_7_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_7B_PREG__CTLELUT_OVR_7A_PREG_CTLELUT_INDEN2OVR_7_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_7B_PREG__CTLELUT_OVR_7A_PREG_CTLELUT_INDEN3OVR_7_PREG_MASK (0x01000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_7B_PREG__CTLELUT_OVR_7A_PREG_CTLELUT_INDEN3OVR_7_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_7B_PREG__CTLELUT_OVR_7A_PREG_CTLELUT_INDEN3OVR_7_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_7B_PREG__CTLELUT_OVR_7A_PREG_CTLELUT_INDEN3OVR_7_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_7B_PREG__CTLELUT_OVR_7A_PREG_CTLELUT_CSELOVR_7_PREG_MASK (0x000F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_7B_PREG__CTLELUT_OVR_7A_PREG_CTLELUT_CSELOVR_7_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_7B_PREG__CTLELUT_OVR_7A_PREG_CTLELUT_CSELOVR_7_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_7B_PREG__CTLELUT_OVR_7A_PREG_CTLELUT_CSELOVR_7_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_7B_PREG__CTLELUT_OVR_7A_PREG_CTLELUT_RATESEL1OVR_7_PREG_MASK (0x00007000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_7B_PREG__CTLELUT_OVR_7A_PREG_CTLELUT_RATESEL1OVR_7_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_7B_PREG__CTLELUT_OVR_7A_PREG_CTLELUT_RATESEL1OVR_7_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_7B_PREG__CTLELUT_OVR_7A_PREG_CTLELUT_RATESEL1OVR_7_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_7B_PREG__CTLELUT_OVR_7A_PREG_CTLELUT_RATESEL2OVR_7_PREG_MASK (0x00000700U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_7B_PREG__CTLELUT_OVR_7A_PREG_CTLELUT_RATESEL2OVR_7_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_7B_PREG__CTLELUT_OVR_7A_PREG_CTLELUT_RATESEL2OVR_7_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_7B_PREG__CTLELUT_OVR_7A_PREG_CTLELUT_RATESEL2OVR_7_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_7B_PREG__CTLELUT_OVR_7A_PREG_CTLELUT_RATESEL3OVR_7_PREG_MASK (0x00000070U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_7B_PREG__CTLELUT_OVR_7A_PREG_CTLELUT_RATESEL3OVR_7_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_7B_PREG__CTLELUT_OVR_7A_PREG_CTLELUT_RATESEL3OVR_7_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_7B_PREG__CTLELUT_OVR_7A_PREG_CTLELUT_RATESEL3OVR_7_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_7B_PREG__CTLELUT_OVR_7A_PREG_CTLELUT_RATESEL4OVR_7_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_7B_PREG__CTLELUT_OVR_7A_PREG_CTLELUT_RATESEL4OVR_7_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_7B_PREG__CTLELUT_OVR_7A_PREG_CTLELUT_RATESEL4OVR_7_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_7B_PREG__CTLELUT_OVR_7A_PREG_CTLELUT_RATESEL4OVR_7_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_7B_PREG__CTLELUT_OVR_7A_PREG_RESETVAL (0x00000000U)

/* CTLELUT_OVR_8B_PREG__CTLELUT_OVR_8A_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_8B_PREG__CTLELUT_OVR_8A_PREG_CTLELUT_INDEN1OVR_8_PREG_MASK (0x04000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_8B_PREG__CTLELUT_OVR_8A_PREG_CTLELUT_INDEN1OVR_8_PREG_SHIFT (0x0000001AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_8B_PREG__CTLELUT_OVR_8A_PREG_CTLELUT_INDEN1OVR_8_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_8B_PREG__CTLELUT_OVR_8A_PREG_CTLELUT_INDEN1OVR_8_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_8B_PREG__CTLELUT_OVR_8A_PREG_CTLELUT_INDEN2OVR_8_PREG_MASK (0x02000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_8B_PREG__CTLELUT_OVR_8A_PREG_CTLELUT_INDEN2OVR_8_PREG_SHIFT (0x00000019U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_8B_PREG__CTLELUT_OVR_8A_PREG_CTLELUT_INDEN2OVR_8_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_8B_PREG__CTLELUT_OVR_8A_PREG_CTLELUT_INDEN2OVR_8_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_8B_PREG__CTLELUT_OVR_8A_PREG_CTLELUT_INDEN3OVR_8_PREG_MASK (0x01000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_8B_PREG__CTLELUT_OVR_8A_PREG_CTLELUT_INDEN3OVR_8_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_8B_PREG__CTLELUT_OVR_8A_PREG_CTLELUT_INDEN3OVR_8_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_8B_PREG__CTLELUT_OVR_8A_PREG_CTLELUT_INDEN3OVR_8_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_8B_PREG__CTLELUT_OVR_8A_PREG_CTLELUT_CSELOVR_8_PREG_MASK (0x000F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_8B_PREG__CTLELUT_OVR_8A_PREG_CTLELUT_CSELOVR_8_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_8B_PREG__CTLELUT_OVR_8A_PREG_CTLELUT_CSELOVR_8_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_8B_PREG__CTLELUT_OVR_8A_PREG_CTLELUT_CSELOVR_8_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_8B_PREG__CTLELUT_OVR_8A_PREG_CTLELUT_RATESEL1OVR_8_PREG_MASK (0x00007000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_8B_PREG__CTLELUT_OVR_8A_PREG_CTLELUT_RATESEL1OVR_8_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_8B_PREG__CTLELUT_OVR_8A_PREG_CTLELUT_RATESEL1OVR_8_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_8B_PREG__CTLELUT_OVR_8A_PREG_CTLELUT_RATESEL1OVR_8_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_8B_PREG__CTLELUT_OVR_8A_PREG_CTLELUT_RATESEL2OVR_8_PREG_MASK (0x00000700U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_8B_PREG__CTLELUT_OVR_8A_PREG_CTLELUT_RATESEL2OVR_8_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_8B_PREG__CTLELUT_OVR_8A_PREG_CTLELUT_RATESEL2OVR_8_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_8B_PREG__CTLELUT_OVR_8A_PREG_CTLELUT_RATESEL2OVR_8_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_8B_PREG__CTLELUT_OVR_8A_PREG_CTLELUT_RATESEL3OVR_8_PREG_MASK (0x00000070U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_8B_PREG__CTLELUT_OVR_8A_PREG_CTLELUT_RATESEL3OVR_8_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_8B_PREG__CTLELUT_OVR_8A_PREG_CTLELUT_RATESEL3OVR_8_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_8B_PREG__CTLELUT_OVR_8A_PREG_CTLELUT_RATESEL3OVR_8_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_8B_PREG__CTLELUT_OVR_8A_PREG_CTLELUT_RATESEL4OVR_8_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_8B_PREG__CTLELUT_OVR_8A_PREG_CTLELUT_RATESEL4OVR_8_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_8B_PREG__CTLELUT_OVR_8A_PREG_CTLELUT_RATESEL4OVR_8_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_8B_PREG__CTLELUT_OVR_8A_PREG_CTLELUT_RATESEL4OVR_8_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_8B_PREG__CTLELUT_OVR_8A_PREG_RESETVAL (0x00000000U)

/* CTLELUT_OVR_9B_PREG__CTLELUT_OVR_9A_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_9B_PREG__CTLELUT_OVR_9A_PREG_CTLELUT_INDEN1OVR_9_PREG_MASK (0x04000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_9B_PREG__CTLELUT_OVR_9A_PREG_CTLELUT_INDEN1OVR_9_PREG_SHIFT (0x0000001AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_9B_PREG__CTLELUT_OVR_9A_PREG_CTLELUT_INDEN1OVR_9_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_9B_PREG__CTLELUT_OVR_9A_PREG_CTLELUT_INDEN1OVR_9_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_9B_PREG__CTLELUT_OVR_9A_PREG_CTLELUT_INDEN2OVR_9_PREG_MASK (0x02000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_9B_PREG__CTLELUT_OVR_9A_PREG_CTLELUT_INDEN2OVR_9_PREG_SHIFT (0x00000019U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_9B_PREG__CTLELUT_OVR_9A_PREG_CTLELUT_INDEN2OVR_9_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_9B_PREG__CTLELUT_OVR_9A_PREG_CTLELUT_INDEN2OVR_9_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_9B_PREG__CTLELUT_OVR_9A_PREG_CTLELUT_INDEN3OVR_9_PREG_MASK (0x01000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_9B_PREG__CTLELUT_OVR_9A_PREG_CTLELUT_INDEN3OVR_9_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_9B_PREG__CTLELUT_OVR_9A_PREG_CTLELUT_INDEN3OVR_9_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_9B_PREG__CTLELUT_OVR_9A_PREG_CTLELUT_INDEN3OVR_9_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_9B_PREG__CTLELUT_OVR_9A_PREG_CTLELUT_CSELOVR_9_PREG_MASK (0x000F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_9B_PREG__CTLELUT_OVR_9A_PREG_CTLELUT_CSELOVR_9_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_9B_PREG__CTLELUT_OVR_9A_PREG_CTLELUT_CSELOVR_9_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_9B_PREG__CTLELUT_OVR_9A_PREG_CTLELUT_CSELOVR_9_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_9B_PREG__CTLELUT_OVR_9A_PREG_CTLELUT_RATESEL1OVR_9_PREG_MASK (0x00007000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_9B_PREG__CTLELUT_OVR_9A_PREG_CTLELUT_RATESEL1OVR_9_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_9B_PREG__CTLELUT_OVR_9A_PREG_CTLELUT_RATESEL1OVR_9_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_9B_PREG__CTLELUT_OVR_9A_PREG_CTLELUT_RATESEL1OVR_9_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_9B_PREG__CTLELUT_OVR_9A_PREG_CTLELUT_RATESEL2OVR_9_PREG_MASK (0x00000700U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_9B_PREG__CTLELUT_OVR_9A_PREG_CTLELUT_RATESEL2OVR_9_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_9B_PREG__CTLELUT_OVR_9A_PREG_CTLELUT_RATESEL2OVR_9_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_9B_PREG__CTLELUT_OVR_9A_PREG_CTLELUT_RATESEL2OVR_9_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_9B_PREG__CTLELUT_OVR_9A_PREG_CTLELUT_RATESEL3OVR_9_PREG_MASK (0x00000070U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_9B_PREG__CTLELUT_OVR_9A_PREG_CTLELUT_RATESEL3OVR_9_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_9B_PREG__CTLELUT_OVR_9A_PREG_CTLELUT_RATESEL3OVR_9_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_9B_PREG__CTLELUT_OVR_9A_PREG_CTLELUT_RATESEL3OVR_9_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_9B_PREG__CTLELUT_OVR_9A_PREG_CTLELUT_RATESEL4OVR_9_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_9B_PREG__CTLELUT_OVR_9A_PREG_CTLELUT_RATESEL4OVR_9_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_9B_PREG__CTLELUT_OVR_9A_PREG_CTLELUT_RATESEL4OVR_9_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_9B_PREG__CTLELUT_OVR_9A_PREG_CTLELUT_RATESEL4OVR_9_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_9B_PREG__CTLELUT_OVR_9A_PREG_RESETVAL (0x00000000U)

/* CTLELUT_OVR_10B_PREG__CTLELUT_OVR_10A_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_10B_PREG__CTLELUT_OVR_10A_PREG_CTLELUT_INDEN1OVR_10_PREG_MASK (0x04000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_10B_PREG__CTLELUT_OVR_10A_PREG_CTLELUT_INDEN1OVR_10_PREG_SHIFT (0x0000001AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_10B_PREG__CTLELUT_OVR_10A_PREG_CTLELUT_INDEN1OVR_10_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_10B_PREG__CTLELUT_OVR_10A_PREG_CTLELUT_INDEN1OVR_10_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_10B_PREG__CTLELUT_OVR_10A_PREG_CTLELUT_INDEN2OVR_10_PREG_MASK (0x02000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_10B_PREG__CTLELUT_OVR_10A_PREG_CTLELUT_INDEN2OVR_10_PREG_SHIFT (0x00000019U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_10B_PREG__CTLELUT_OVR_10A_PREG_CTLELUT_INDEN2OVR_10_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_10B_PREG__CTLELUT_OVR_10A_PREG_CTLELUT_INDEN2OVR_10_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_10B_PREG__CTLELUT_OVR_10A_PREG_CTLELUT_INDEN3OVR_10_PREG_MASK (0x01000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_10B_PREG__CTLELUT_OVR_10A_PREG_CTLELUT_INDEN3OVR_10_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_10B_PREG__CTLELUT_OVR_10A_PREG_CTLELUT_INDEN3OVR_10_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_10B_PREG__CTLELUT_OVR_10A_PREG_CTLELUT_INDEN3OVR_10_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_10B_PREG__CTLELUT_OVR_10A_PREG_CTLELUT_CSELOVR_10_PREG_MASK (0x000F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_10B_PREG__CTLELUT_OVR_10A_PREG_CTLELUT_CSELOVR_10_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_10B_PREG__CTLELUT_OVR_10A_PREG_CTLELUT_CSELOVR_10_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_10B_PREG__CTLELUT_OVR_10A_PREG_CTLELUT_CSELOVR_10_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_10B_PREG__CTLELUT_OVR_10A_PREG_CTLELUT_RATESEL1OVR_10_PREG_MASK (0x00007000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_10B_PREG__CTLELUT_OVR_10A_PREG_CTLELUT_RATESEL1OVR_10_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_10B_PREG__CTLELUT_OVR_10A_PREG_CTLELUT_RATESEL1OVR_10_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_10B_PREG__CTLELUT_OVR_10A_PREG_CTLELUT_RATESEL1OVR_10_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_10B_PREG__CTLELUT_OVR_10A_PREG_CTLELUT_RATESEL2OVR_10_PREG_MASK (0x00000700U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_10B_PREG__CTLELUT_OVR_10A_PREG_CTLELUT_RATESEL2OVR_10_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_10B_PREG__CTLELUT_OVR_10A_PREG_CTLELUT_RATESEL2OVR_10_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_10B_PREG__CTLELUT_OVR_10A_PREG_CTLELUT_RATESEL2OVR_10_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_10B_PREG__CTLELUT_OVR_10A_PREG_CTLELUT_RATESEL3OVR_10_PREG_MASK (0x00000070U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_10B_PREG__CTLELUT_OVR_10A_PREG_CTLELUT_RATESEL3OVR_10_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_10B_PREG__CTLELUT_OVR_10A_PREG_CTLELUT_RATESEL3OVR_10_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_10B_PREG__CTLELUT_OVR_10A_PREG_CTLELUT_RATESEL3OVR_10_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_10B_PREG__CTLELUT_OVR_10A_PREG_CTLELUT_RATESEL4OVR_10_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_10B_PREG__CTLELUT_OVR_10A_PREG_CTLELUT_RATESEL4OVR_10_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_10B_PREG__CTLELUT_OVR_10A_PREG_CTLELUT_RATESEL4OVR_10_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_10B_PREG__CTLELUT_OVR_10A_PREG_CTLELUT_RATESEL4OVR_10_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_10B_PREG__CTLELUT_OVR_10A_PREG_RESETVAL (0x00000000U)

/* CTLELUT_OVR_11B_PREG__CTLELUT_OVR_11A_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_11B_PREG__CTLELUT_OVR_11A_PREG_CTLELUT_INDEN1OVR_11_PREG_MASK (0x04000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_11B_PREG__CTLELUT_OVR_11A_PREG_CTLELUT_INDEN1OVR_11_PREG_SHIFT (0x0000001AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_11B_PREG__CTLELUT_OVR_11A_PREG_CTLELUT_INDEN1OVR_11_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_11B_PREG__CTLELUT_OVR_11A_PREG_CTLELUT_INDEN1OVR_11_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_11B_PREG__CTLELUT_OVR_11A_PREG_CTLELUT_INDEN2OVR_11_PREG_MASK (0x02000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_11B_PREG__CTLELUT_OVR_11A_PREG_CTLELUT_INDEN2OVR_11_PREG_SHIFT (0x00000019U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_11B_PREG__CTLELUT_OVR_11A_PREG_CTLELUT_INDEN2OVR_11_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_11B_PREG__CTLELUT_OVR_11A_PREG_CTLELUT_INDEN2OVR_11_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_11B_PREG__CTLELUT_OVR_11A_PREG_CTLELUT_INDEN3OVR_11_PREG_MASK (0x01000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_11B_PREG__CTLELUT_OVR_11A_PREG_CTLELUT_INDEN3OVR_11_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_11B_PREG__CTLELUT_OVR_11A_PREG_CTLELUT_INDEN3OVR_11_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_11B_PREG__CTLELUT_OVR_11A_PREG_CTLELUT_INDEN3OVR_11_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_11B_PREG__CTLELUT_OVR_11A_PREG_CTLELUT_CSELOVR_11_PREG_MASK (0x000F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_11B_PREG__CTLELUT_OVR_11A_PREG_CTLELUT_CSELOVR_11_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_11B_PREG__CTLELUT_OVR_11A_PREG_CTLELUT_CSELOVR_11_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_11B_PREG__CTLELUT_OVR_11A_PREG_CTLELUT_CSELOVR_11_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_11B_PREG__CTLELUT_OVR_11A_PREG_CTLELUT_RATESEL1OVR_11_PREG_MASK (0x00007000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_11B_PREG__CTLELUT_OVR_11A_PREG_CTLELUT_RATESEL1OVR_11_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_11B_PREG__CTLELUT_OVR_11A_PREG_CTLELUT_RATESEL1OVR_11_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_11B_PREG__CTLELUT_OVR_11A_PREG_CTLELUT_RATESEL1OVR_11_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_11B_PREG__CTLELUT_OVR_11A_PREG_CTLELUT_RATESEL2OVR_11_PREG_MASK (0x00000700U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_11B_PREG__CTLELUT_OVR_11A_PREG_CTLELUT_RATESEL2OVR_11_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_11B_PREG__CTLELUT_OVR_11A_PREG_CTLELUT_RATESEL2OVR_11_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_11B_PREG__CTLELUT_OVR_11A_PREG_CTLELUT_RATESEL2OVR_11_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_11B_PREG__CTLELUT_OVR_11A_PREG_CTLELUT_RATESEL3OVR_11_PREG_MASK (0x00000070U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_11B_PREG__CTLELUT_OVR_11A_PREG_CTLELUT_RATESEL3OVR_11_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_11B_PREG__CTLELUT_OVR_11A_PREG_CTLELUT_RATESEL3OVR_11_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_11B_PREG__CTLELUT_OVR_11A_PREG_CTLELUT_RATESEL3OVR_11_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_11B_PREG__CTLELUT_OVR_11A_PREG_CTLELUT_RATESEL4OVR_11_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_11B_PREG__CTLELUT_OVR_11A_PREG_CTLELUT_RATESEL4OVR_11_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_11B_PREG__CTLELUT_OVR_11A_PREG_CTLELUT_RATESEL4OVR_11_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_11B_PREG__CTLELUT_OVR_11A_PREG_CTLELUT_RATESEL4OVR_11_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_11B_PREG__CTLELUT_OVR_11A_PREG_RESETVAL (0x00000000U)

/* CTLELUT_OVR_12B_PREG__CTLELUT_OVR_12A_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_12B_PREG__CTLELUT_OVR_12A_PREG_CTLELUT_INDEN1OVR_12_PREG_MASK (0x04000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_12B_PREG__CTLELUT_OVR_12A_PREG_CTLELUT_INDEN1OVR_12_PREG_SHIFT (0x0000001AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_12B_PREG__CTLELUT_OVR_12A_PREG_CTLELUT_INDEN1OVR_12_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_12B_PREG__CTLELUT_OVR_12A_PREG_CTLELUT_INDEN1OVR_12_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_12B_PREG__CTLELUT_OVR_12A_PREG_CTLELUT_INDEN2OVR_12_PREG_MASK (0x02000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_12B_PREG__CTLELUT_OVR_12A_PREG_CTLELUT_INDEN2OVR_12_PREG_SHIFT (0x00000019U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_12B_PREG__CTLELUT_OVR_12A_PREG_CTLELUT_INDEN2OVR_12_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_12B_PREG__CTLELUT_OVR_12A_PREG_CTLELUT_INDEN2OVR_12_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_12B_PREG__CTLELUT_OVR_12A_PREG_CTLELUT_INDEN3OVR_12_PREG_MASK (0x01000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_12B_PREG__CTLELUT_OVR_12A_PREG_CTLELUT_INDEN3OVR_12_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_12B_PREG__CTLELUT_OVR_12A_PREG_CTLELUT_INDEN3OVR_12_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_12B_PREG__CTLELUT_OVR_12A_PREG_CTLELUT_INDEN3OVR_12_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_12B_PREG__CTLELUT_OVR_12A_PREG_CTLELUT_CSELOVR_12_PREG_MASK (0x000F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_12B_PREG__CTLELUT_OVR_12A_PREG_CTLELUT_CSELOVR_12_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_12B_PREG__CTLELUT_OVR_12A_PREG_CTLELUT_CSELOVR_12_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_12B_PREG__CTLELUT_OVR_12A_PREG_CTLELUT_CSELOVR_12_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_12B_PREG__CTLELUT_OVR_12A_PREG_CTLELUT_RATESEL1OVR_12_PREG_MASK (0x00007000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_12B_PREG__CTLELUT_OVR_12A_PREG_CTLELUT_RATESEL1OVR_12_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_12B_PREG__CTLELUT_OVR_12A_PREG_CTLELUT_RATESEL1OVR_12_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_12B_PREG__CTLELUT_OVR_12A_PREG_CTLELUT_RATESEL1OVR_12_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_12B_PREG__CTLELUT_OVR_12A_PREG_CTLELUT_RATESEL2OVR_12_PREG_MASK (0x00000700U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_12B_PREG__CTLELUT_OVR_12A_PREG_CTLELUT_RATESEL2OVR_12_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_12B_PREG__CTLELUT_OVR_12A_PREG_CTLELUT_RATESEL2OVR_12_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_12B_PREG__CTLELUT_OVR_12A_PREG_CTLELUT_RATESEL2OVR_12_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_12B_PREG__CTLELUT_OVR_12A_PREG_CTLELUT_RATESEL3OVR_12_PREG_MASK (0x00000070U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_12B_PREG__CTLELUT_OVR_12A_PREG_CTLELUT_RATESEL3OVR_12_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_12B_PREG__CTLELUT_OVR_12A_PREG_CTLELUT_RATESEL3OVR_12_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_12B_PREG__CTLELUT_OVR_12A_PREG_CTLELUT_RATESEL3OVR_12_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_12B_PREG__CTLELUT_OVR_12A_PREG_CTLELUT_RATESEL4OVR_12_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_12B_PREG__CTLELUT_OVR_12A_PREG_CTLELUT_RATESEL4OVR_12_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_12B_PREG__CTLELUT_OVR_12A_PREG_CTLELUT_RATESEL4OVR_12_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_12B_PREG__CTLELUT_OVR_12A_PREG_CTLELUT_RATESEL4OVR_12_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_12B_PREG__CTLELUT_OVR_12A_PREG_RESETVAL (0x00000000U)

/* CTLELUT_OVR_13B_PREG__CTLELUT_OVR_13A_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_13B_PREG__CTLELUT_OVR_13A_PREG_CTLELUT_INDEN1OVR_13_PREG_MASK (0x04000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_13B_PREG__CTLELUT_OVR_13A_PREG_CTLELUT_INDEN1OVR_13_PREG_SHIFT (0x0000001AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_13B_PREG__CTLELUT_OVR_13A_PREG_CTLELUT_INDEN1OVR_13_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_13B_PREG__CTLELUT_OVR_13A_PREG_CTLELUT_INDEN1OVR_13_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_13B_PREG__CTLELUT_OVR_13A_PREG_CTLELUT_INDEN2OVR_13_PREG_MASK (0x02000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_13B_PREG__CTLELUT_OVR_13A_PREG_CTLELUT_INDEN2OVR_13_PREG_SHIFT (0x00000019U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_13B_PREG__CTLELUT_OVR_13A_PREG_CTLELUT_INDEN2OVR_13_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_13B_PREG__CTLELUT_OVR_13A_PREG_CTLELUT_INDEN2OVR_13_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_13B_PREG__CTLELUT_OVR_13A_PREG_CTLELUT_INDEN3OVR_13_PREG_MASK (0x01000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_13B_PREG__CTLELUT_OVR_13A_PREG_CTLELUT_INDEN3OVR_13_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_13B_PREG__CTLELUT_OVR_13A_PREG_CTLELUT_INDEN3OVR_13_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_13B_PREG__CTLELUT_OVR_13A_PREG_CTLELUT_INDEN3OVR_13_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_13B_PREG__CTLELUT_OVR_13A_PREG_CTLELUT_CSELOVR_13_PREG_MASK (0x000F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_13B_PREG__CTLELUT_OVR_13A_PREG_CTLELUT_CSELOVR_13_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_13B_PREG__CTLELUT_OVR_13A_PREG_CTLELUT_CSELOVR_13_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_13B_PREG__CTLELUT_OVR_13A_PREG_CTLELUT_CSELOVR_13_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_13B_PREG__CTLELUT_OVR_13A_PREG_CTLELUT_RATESEL1OVR_13_PREG_MASK (0x00007000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_13B_PREG__CTLELUT_OVR_13A_PREG_CTLELUT_RATESEL1OVR_13_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_13B_PREG__CTLELUT_OVR_13A_PREG_CTLELUT_RATESEL1OVR_13_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_13B_PREG__CTLELUT_OVR_13A_PREG_CTLELUT_RATESEL1OVR_13_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_13B_PREG__CTLELUT_OVR_13A_PREG_CTLELUT_RATESEL2OVR_13_PREG_MASK (0x00000700U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_13B_PREG__CTLELUT_OVR_13A_PREG_CTLELUT_RATESEL2OVR_13_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_13B_PREG__CTLELUT_OVR_13A_PREG_CTLELUT_RATESEL2OVR_13_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_13B_PREG__CTLELUT_OVR_13A_PREG_CTLELUT_RATESEL2OVR_13_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_13B_PREG__CTLELUT_OVR_13A_PREG_CTLELUT_RATESEL3OVR_13_PREG_MASK (0x00000070U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_13B_PREG__CTLELUT_OVR_13A_PREG_CTLELUT_RATESEL3OVR_13_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_13B_PREG__CTLELUT_OVR_13A_PREG_CTLELUT_RATESEL3OVR_13_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_13B_PREG__CTLELUT_OVR_13A_PREG_CTLELUT_RATESEL3OVR_13_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_13B_PREG__CTLELUT_OVR_13A_PREG_CTLELUT_RATESEL4OVR_13_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_13B_PREG__CTLELUT_OVR_13A_PREG_CTLELUT_RATESEL4OVR_13_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_13B_PREG__CTLELUT_OVR_13A_PREG_CTLELUT_RATESEL4OVR_13_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_13B_PREG__CTLELUT_OVR_13A_PREG_CTLELUT_RATESEL4OVR_13_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_13B_PREG__CTLELUT_OVR_13A_PREG_RESETVAL (0x00000000U)

/* CTLELUT_OVR_14B_PREG__CTLELUT_OVR_14A_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_14B_PREG__CTLELUT_OVR_14A_PREG_CTLELUT_INDEN1OVR_14_PREG_MASK (0x04000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_14B_PREG__CTLELUT_OVR_14A_PREG_CTLELUT_INDEN1OVR_14_PREG_SHIFT (0x0000001AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_14B_PREG__CTLELUT_OVR_14A_PREG_CTLELUT_INDEN1OVR_14_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_14B_PREG__CTLELUT_OVR_14A_PREG_CTLELUT_INDEN1OVR_14_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_14B_PREG__CTLELUT_OVR_14A_PREG_CTLELUT_INDEN2OVR_14_PREG_MASK (0x02000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_14B_PREG__CTLELUT_OVR_14A_PREG_CTLELUT_INDEN2OVR_14_PREG_SHIFT (0x00000019U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_14B_PREG__CTLELUT_OVR_14A_PREG_CTLELUT_INDEN2OVR_14_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_14B_PREG__CTLELUT_OVR_14A_PREG_CTLELUT_INDEN2OVR_14_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_14B_PREG__CTLELUT_OVR_14A_PREG_CTLELUT_INDEN3OVR_14_PREG_MASK (0x01000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_14B_PREG__CTLELUT_OVR_14A_PREG_CTLELUT_INDEN3OVR_14_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_14B_PREG__CTLELUT_OVR_14A_PREG_CTLELUT_INDEN3OVR_14_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_14B_PREG__CTLELUT_OVR_14A_PREG_CTLELUT_INDEN3OVR_14_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_14B_PREG__CTLELUT_OVR_14A_PREG_CTLELUT_CSELOVR_14_PREG_MASK (0x000F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_14B_PREG__CTLELUT_OVR_14A_PREG_CTLELUT_CSELOVR_14_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_14B_PREG__CTLELUT_OVR_14A_PREG_CTLELUT_CSELOVR_14_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_14B_PREG__CTLELUT_OVR_14A_PREG_CTLELUT_CSELOVR_14_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_14B_PREG__CTLELUT_OVR_14A_PREG_CTLELUT_RATESEL1OVR_14_PREG_MASK (0x00007000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_14B_PREG__CTLELUT_OVR_14A_PREG_CTLELUT_RATESEL1OVR_14_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_14B_PREG__CTLELUT_OVR_14A_PREG_CTLELUT_RATESEL1OVR_14_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_14B_PREG__CTLELUT_OVR_14A_PREG_CTLELUT_RATESEL1OVR_14_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_14B_PREG__CTLELUT_OVR_14A_PREG_CTLELUT_RATESEL2OVR_14_PREG_MASK (0x00000700U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_14B_PREG__CTLELUT_OVR_14A_PREG_CTLELUT_RATESEL2OVR_14_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_14B_PREG__CTLELUT_OVR_14A_PREG_CTLELUT_RATESEL2OVR_14_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_14B_PREG__CTLELUT_OVR_14A_PREG_CTLELUT_RATESEL2OVR_14_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_14B_PREG__CTLELUT_OVR_14A_PREG_CTLELUT_RATESEL3OVR_14_PREG_MASK (0x00000070U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_14B_PREG__CTLELUT_OVR_14A_PREG_CTLELUT_RATESEL3OVR_14_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_14B_PREG__CTLELUT_OVR_14A_PREG_CTLELUT_RATESEL3OVR_14_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_14B_PREG__CTLELUT_OVR_14A_PREG_CTLELUT_RATESEL3OVR_14_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_14B_PREG__CTLELUT_OVR_14A_PREG_CTLELUT_RATESEL4OVR_14_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_14B_PREG__CTLELUT_OVR_14A_PREG_CTLELUT_RATESEL4OVR_14_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_14B_PREG__CTLELUT_OVR_14A_PREG_CTLELUT_RATESEL4OVR_14_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_14B_PREG__CTLELUT_OVR_14A_PREG_CTLELUT_RATESEL4OVR_14_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_14B_PREG__CTLELUT_OVR_14A_PREG_RESETVAL (0x00000000U)

/* CTLELUT_OVR_15B_PREG__CTLELUT_OVR_15A_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_15B_PREG__CTLELUT_OVR_15A_PREG_CTLELUT_INDEN1OVR_15_PREG_MASK (0x04000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_15B_PREG__CTLELUT_OVR_15A_PREG_CTLELUT_INDEN1OVR_15_PREG_SHIFT (0x0000001AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_15B_PREG__CTLELUT_OVR_15A_PREG_CTLELUT_INDEN1OVR_15_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_15B_PREG__CTLELUT_OVR_15A_PREG_CTLELUT_INDEN1OVR_15_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_15B_PREG__CTLELUT_OVR_15A_PREG_CTLELUT_INDEN2OVR_15_PREG_MASK (0x02000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_15B_PREG__CTLELUT_OVR_15A_PREG_CTLELUT_INDEN2OVR_15_PREG_SHIFT (0x00000019U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_15B_PREG__CTLELUT_OVR_15A_PREG_CTLELUT_INDEN2OVR_15_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_15B_PREG__CTLELUT_OVR_15A_PREG_CTLELUT_INDEN2OVR_15_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_15B_PREG__CTLELUT_OVR_15A_PREG_CTLELUT_INDEN3OVR_15_PREG_MASK (0x01000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_15B_PREG__CTLELUT_OVR_15A_PREG_CTLELUT_INDEN3OVR_15_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_15B_PREG__CTLELUT_OVR_15A_PREG_CTLELUT_INDEN3OVR_15_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_15B_PREG__CTLELUT_OVR_15A_PREG_CTLELUT_INDEN3OVR_15_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_15B_PREG__CTLELUT_OVR_15A_PREG_CTLELUT_CSELOVR_15_PREG_MASK (0x000F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_15B_PREG__CTLELUT_OVR_15A_PREG_CTLELUT_CSELOVR_15_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_15B_PREG__CTLELUT_OVR_15A_PREG_CTLELUT_CSELOVR_15_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_15B_PREG__CTLELUT_OVR_15A_PREG_CTLELUT_CSELOVR_15_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_15B_PREG__CTLELUT_OVR_15A_PREG_CTLELUT_RATESEL1OVR_15_PREG_MASK (0x00007000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_15B_PREG__CTLELUT_OVR_15A_PREG_CTLELUT_RATESEL1OVR_15_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_15B_PREG__CTLELUT_OVR_15A_PREG_CTLELUT_RATESEL1OVR_15_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_15B_PREG__CTLELUT_OVR_15A_PREG_CTLELUT_RATESEL1OVR_15_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_15B_PREG__CTLELUT_OVR_15A_PREG_CTLELUT_RATESEL2OVR_15_PREG_MASK (0x00000700U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_15B_PREG__CTLELUT_OVR_15A_PREG_CTLELUT_RATESEL2OVR_15_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_15B_PREG__CTLELUT_OVR_15A_PREG_CTLELUT_RATESEL2OVR_15_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_15B_PREG__CTLELUT_OVR_15A_PREG_CTLELUT_RATESEL2OVR_15_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_15B_PREG__CTLELUT_OVR_15A_PREG_CTLELUT_RATESEL3OVR_15_PREG_MASK (0x00000070U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_15B_PREG__CTLELUT_OVR_15A_PREG_CTLELUT_RATESEL3OVR_15_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_15B_PREG__CTLELUT_OVR_15A_PREG_CTLELUT_RATESEL3OVR_15_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_15B_PREG__CTLELUT_OVR_15A_PREG_CTLELUT_RATESEL3OVR_15_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_15B_PREG__CTLELUT_OVR_15A_PREG_CTLELUT_RATESEL4OVR_15_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_15B_PREG__CTLELUT_OVR_15A_PREG_CTLELUT_RATESEL4OVR_15_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_15B_PREG__CTLELUT_OVR_15A_PREG_CTLELUT_RATESEL4OVR_15_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_15B_PREG__CTLELUT_OVR_15A_PREG_CTLELUT_RATESEL4OVR_15_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CTLELUT_OVR_15B_PREG__CTLELUT_OVR_15A_PREG_RESETVAL (0x00000000U)

/* DFE_SMP_RATESEL_PREG__DFE_ECMP_RATESEL_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_SMP_RATESEL_PREG__DFE_ECMP_RATESEL_PREG_SMP_RATESEL_MODE3_PREG_MASK (0x70000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_SMP_RATESEL_PREG__DFE_ECMP_RATESEL_PREG_SMP_RATESEL_MODE3_PREG_SHIFT (0x0000001CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_SMP_RATESEL_PREG__DFE_ECMP_RATESEL_PREG_SMP_RATESEL_MODE3_PREG_RESETVAL (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_SMP_RATESEL_PREG__DFE_ECMP_RATESEL_PREG_SMP_RATESEL_MODE3_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_SMP_RATESEL_PREG__DFE_ECMP_RATESEL_PREG_SMP_RATESEL_MODE2_PREG_MASK (0x07000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_SMP_RATESEL_PREG__DFE_ECMP_RATESEL_PREG_SMP_RATESEL_MODE2_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_SMP_RATESEL_PREG__DFE_ECMP_RATESEL_PREG_SMP_RATESEL_MODE2_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_SMP_RATESEL_PREG__DFE_ECMP_RATESEL_PREG_SMP_RATESEL_MODE2_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_SMP_RATESEL_PREG__DFE_ECMP_RATESEL_PREG_SMP_RATESEL_MODE1_PREG_MASK (0x00700000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_SMP_RATESEL_PREG__DFE_ECMP_RATESEL_PREG_SMP_RATESEL_MODE1_PREG_SHIFT (0x00000014U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_SMP_RATESEL_PREG__DFE_ECMP_RATESEL_PREG_SMP_RATESEL_MODE1_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_SMP_RATESEL_PREG__DFE_ECMP_RATESEL_PREG_SMP_RATESEL_MODE1_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_SMP_RATESEL_PREG__DFE_ECMP_RATESEL_PREG_SMP_RATESEL_MODE0_PREG_MASK (0x00070000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_SMP_RATESEL_PREG__DFE_ECMP_RATESEL_PREG_SMP_RATESEL_MODE0_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_SMP_RATESEL_PREG__DFE_ECMP_RATESEL_PREG_SMP_RATESEL_MODE0_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_SMP_RATESEL_PREG__DFE_ECMP_RATESEL_PREG_SMP_RATESEL_MODE0_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_SMP_RATESEL_PREG__DFE_ECMP_RATESEL_PREG_ECMP_RATESEL_MODE3_PREG_MASK (0x00007000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_SMP_RATESEL_PREG__DFE_ECMP_RATESEL_PREG_ECMP_RATESEL_MODE3_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_SMP_RATESEL_PREG__DFE_ECMP_RATESEL_PREG_ECMP_RATESEL_MODE3_PREG_RESETVAL (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_SMP_RATESEL_PREG__DFE_ECMP_RATESEL_PREG_ECMP_RATESEL_MODE3_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_SMP_RATESEL_PREG__DFE_ECMP_RATESEL_PREG_ECMP_RATESEL_MODE2_PREG_MASK (0x00000700U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_SMP_RATESEL_PREG__DFE_ECMP_RATESEL_PREG_ECMP_RATESEL_MODE2_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_SMP_RATESEL_PREG__DFE_ECMP_RATESEL_PREG_ECMP_RATESEL_MODE2_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_SMP_RATESEL_PREG__DFE_ECMP_RATESEL_PREG_ECMP_RATESEL_MODE2_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_SMP_RATESEL_PREG__DFE_ECMP_RATESEL_PREG_ECMP_RATESEL_MODE1_PREG_MASK (0x00000070U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_SMP_RATESEL_PREG__DFE_ECMP_RATESEL_PREG_ECMP_RATESEL_MODE1_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_SMP_RATESEL_PREG__DFE_ECMP_RATESEL_PREG_ECMP_RATESEL_MODE1_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_SMP_RATESEL_PREG__DFE_ECMP_RATESEL_PREG_ECMP_RATESEL_MODE1_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_SMP_RATESEL_PREG__DFE_ECMP_RATESEL_PREG_ECMP_RATESEL_MODE0_PREG_MASK (0x00000007U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_SMP_RATESEL_PREG__DFE_ECMP_RATESEL_PREG_ECMP_RATESEL_MODE0_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_SMP_RATESEL_PREG__DFE_ECMP_RATESEL_PREG_ECMP_RATESEL_MODE0_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_SMP_RATESEL_PREG__DFE_ECMP_RATESEL_PREG_ECMP_RATESEL_MODE0_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_SMP_RATESEL_PREG__DFE_ECMP_RATESEL_PREG_RESETVAL (0x41104110U)

/* DEQ_DIAG_READ__DEQ_DIAG_SEL_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DIAG_READ__DEQ_DIAG_SEL_PREG_DEQ_DIAG_DATA_MASK (0xFFFF0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DIAG_READ__DEQ_DIAG_SEL_PREG_DEQ_DIAG_DATA_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DIAG_READ__DEQ_DIAG_SEL_PREG_DEQ_DIAG_DATA_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DIAG_READ__DEQ_DIAG_SEL_PREG_DEQ_DIAG_DATA_MAX (0x0000FFFFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DIAG_READ__DEQ_DIAG_SEL_PREG_DEQ_DIAG_SEL_PREG_MASK (0x000000FFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DIAG_READ__DEQ_DIAG_SEL_PREG_DEQ_DIAG_SEL_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DIAG_READ__DEQ_DIAG_SEL_PREG_DEQ_DIAG_SEL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DIAG_READ__DEQ_DIAG_SEL_PREG_DEQ_DIAG_SEL_PREG_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DIAG_READ__DEQ_DIAG_SEL_PREG_RESETVAL (0x00000000U)

/* DEQ_PHALIGN_CTRL */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_PHALIGN_CTRL_DEQ_PHALIGN_SAMPSIZE_PREG_MASK (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_PHALIGN_CTRL_DEQ_PHALIGN_SAMPSIZE_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_PHALIGN_CTRL_DEQ_PHALIGN_SAMPSIZE_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_PHALIGN_CTRL_DEQ_PHALIGN_SAMPSIZE_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_PHALIGN_CTRL_RESETVAL               (0x00000003U)

/* DEQ_CONCUR_CTRL2_PREG__DEQ_CONCUR_CTRL1_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_CONCUR_CTRL2_PREG__DEQ_CONCUR_CTRL1_PREG_CONCUR_TIME_SPEEDUP_PREG_MASK (0x80000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_CONCUR_CTRL2_PREG__DEQ_CONCUR_CTRL1_PREG_CONCUR_TIME_SPEEDUP_PREG_SHIFT (0x0000001FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_CONCUR_CTRL2_PREG__DEQ_CONCUR_CTRL1_PREG_CONCUR_TIME_SPEEDUP_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_CONCUR_CTRL2_PREG__DEQ_CONCUR_CTRL1_PREG_CONCUR_TIME_SPEEDUP_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_CONCUR_CTRL2_PREG__DEQ_CONCUR_CTRL1_PREG_CONCUR_TXACK_TIMEOUT_PREG_MASK (0x70000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_CONCUR_CTRL2_PREG__DEQ_CONCUR_CTRL1_PREG_CONCUR_TXACK_TIMEOUT_PREG_SHIFT (0x0000001CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_CONCUR_CTRL2_PREG__DEQ_CONCUR_CTRL1_PREG_CONCUR_TXACK_TIMEOUT_PREG_RESETVAL (0x00000005U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_CONCUR_CTRL2_PREG__DEQ_CONCUR_CTRL1_PREG_CONCUR_TXACK_TIMEOUT_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_CONCUR_CTRL2_PREG__DEQ_CONCUR_CTRL1_PREG_CONCUR_TIME_MNT_PREG_MASK (0x0F000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_CONCUR_CTRL2_PREG__DEQ_CONCUR_CTRL1_PREG_CONCUR_TIME_MNT_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_CONCUR_CTRL2_PREG__DEQ_CONCUR_CTRL1_PREG_CONCUR_TIME_MNT_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_CONCUR_CTRL2_PREG__DEQ_CONCUR_CTRL1_PREG_CONCUR_TIME_MNT_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_CONCUR_CTRL2_PREG__DEQ_CONCUR_CTRL1_PREG_CONCUR_TIME_ACQ_PREG_MASK (0x00F00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_CONCUR_CTRL2_PREG__DEQ_CONCUR_CTRL1_PREG_CONCUR_TIME_ACQ_PREG_SHIFT (0x00000014U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_CONCUR_CTRL2_PREG__DEQ_CONCUR_CTRL1_PREG_CONCUR_TIME_ACQ_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_CONCUR_CTRL2_PREG__DEQ_CONCUR_CTRL1_PREG_CONCUR_TIME_ACQ_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_CONCUR_CTRL2_PREG__DEQ_CONCUR_CTRL1_PREG_CONCUR_TXACKITER_PREG_MASK (0x000F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_CONCUR_CTRL2_PREG__DEQ_CONCUR_CTRL1_PREG_CONCUR_TXACKITER_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_CONCUR_CTRL2_PREG__DEQ_CONCUR_CTRL1_PREG_CONCUR_TXACKITER_PREG_RESETVAL (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_CONCUR_CTRL2_PREG__DEQ_CONCUR_CTRL1_PREG_CONCUR_TXACKITER_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_CONCUR_CTRL2_PREG__DEQ_CONCUR_CTRL1_PREG_DEQ_CLEARSATFLAGS_PREG_MASK (0x00008000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_CONCUR_CTRL2_PREG__DEQ_CONCUR_CTRL1_PREG_DEQ_CLEARSATFLAGS_PREG_SHIFT (0x0000000FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_CONCUR_CTRL2_PREG__DEQ_CONCUR_CTRL1_PREG_DEQ_CLEARSATFLAGS_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_CONCUR_CTRL2_PREG__DEQ_CONCUR_CTRL1_PREG_DEQ_CLEARSATFLAGS_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_CONCUR_CTRL2_PREG__DEQ_CONCUR_CTRL1_PREG_CONCUR_MINITER_PREG_MASK (0x00007FC0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_CONCUR_CTRL2_PREG__DEQ_CONCUR_CTRL1_PREG_CONCUR_MINITER_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_CONCUR_CTRL2_PREG__DEQ_CONCUR_CTRL1_PREG_CONCUR_MINITER_PREG_RESETVAL (0x000000A8U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_CONCUR_CTRL2_PREG__DEQ_CONCUR_CTRL1_PREG_CONCUR_MINITER_PREG_MAX (0x000001FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_CONCUR_CTRL2_PREG__DEQ_CONCUR_CTRL1_PREG_CONCUR_MAXTXREQ_PREG_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_CONCUR_CTRL2_PREG__DEQ_CONCUR_CTRL1_PREG_CONCUR_MAXTXREQ_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_CONCUR_CTRL2_PREG__DEQ_CONCUR_CTRL1_PREG_CONCUR_MAXTXREQ_PREG_RESETVAL (0x00000020U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_CONCUR_CTRL2_PREG__DEQ_CONCUR_CTRL1_PREG_CONCUR_MAXTXREQ_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_CONCUR_CTRL2_PREG__DEQ_CONCUR_CTRL1_PREG_RESETVAL (0x52242A20U)

/* DEQ_FSM_OVR_PREG__DEQ_EPIPWR_CTRL_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FSM_OVR_PREG__DEQ_EPIPWR_CTRL_PREG_RX_DEQ_CLK_FORCE_PREG_MASK (0x01000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FSM_OVR_PREG__DEQ_EPIPWR_CTRL_PREG_RX_DEQ_CLK_FORCE_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FSM_OVR_PREG__DEQ_EPIPWR_CTRL_PREG_RX_DEQ_CLK_FORCE_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FSM_OVR_PREG__DEQ_EPIPWR_CTRL_PREG_RX_DEQ_CLK_FORCE_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FSM_OVR_PREG__DEQ_EPIPWR_CTRL_PREG_DEQ_PHALIGN_DONE_FORCE_PREG_MASK (0x00040000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FSM_OVR_PREG__DEQ_EPIPWR_CTRL_PREG_DEQ_PHALIGN_DONE_FORCE_PREG_SHIFT (0x00000012U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FSM_OVR_PREG__DEQ_EPIPWR_CTRL_PREG_DEQ_PHALIGN_DONE_FORCE_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FSM_OVR_PREG__DEQ_EPIPWR_CTRL_PREG_DEQ_PHALIGN_DONE_FORCE_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FSM_OVR_PREG__DEQ_EPIPWR_CTRL_PREG_CREQ_EQ_ACK_OVREN_PREG_MASK (0x00020000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FSM_OVR_PREG__DEQ_EPIPWR_CTRL_PREG_CREQ_EQ_ACK_OVREN_PREG_SHIFT (0x00000011U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FSM_OVR_PREG__DEQ_EPIPWR_CTRL_PREG_CREQ_EQ_ACK_OVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FSM_OVR_PREG__DEQ_EPIPWR_CTRL_PREG_CREQ_EQ_ACK_OVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FSM_OVR_PREG__DEQ_EPIPWR_CTRL_PREG_CREQ_EQ_ACK_OVRVAL_PREG_MASK (0x00010000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FSM_OVR_PREG__DEQ_EPIPWR_CTRL_PREG_CREQ_EQ_ACK_OVRVAL_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FSM_OVR_PREG__DEQ_EPIPWR_CTRL_PREG_CREQ_EQ_ACK_OVRVAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FSM_OVR_PREG__DEQ_EPIPWR_CTRL_PREG_CREQ_EQ_ACK_OVRVAL_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FSM_OVR_PREG__DEQ_EPIPWR_CTRL_PREG_DEQ_CLOSEDEYE_MAINT_DISABLE_PREG_MASK (0x00008000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FSM_OVR_PREG__DEQ_EPIPWR_CTRL_PREG_DEQ_CLOSEDEYE_MAINT_DISABLE_PREG_SHIFT (0x0000000FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FSM_OVR_PREG__DEQ_EPIPWR_CTRL_PREG_DEQ_CLOSEDEYE_MAINT_DISABLE_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FSM_OVR_PREG__DEQ_EPIPWR_CTRL_PREG_DEQ_CLOSEDEYE_MAINT_DISABLE_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FSM_OVR_PREG__DEQ_EPIPWR_CTRL_PREG_EPION_TIME_PREG_MASK (0x000003FFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FSM_OVR_PREG__DEQ_EPIPWR_CTRL_PREG_EPION_TIME_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FSM_OVR_PREG__DEQ_EPIPWR_CTRL_PREG_EPION_TIME_PREG_RESETVAL (0x00000190U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FSM_OVR_PREG__DEQ_EPIPWR_CTRL_PREG_EPION_TIME_PREG_MAX (0x000003FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FSM_OVR_PREG__DEQ_EPIPWR_CTRL_PREG_RESETVAL (0x00000190U)

/* DEQ_EPIPWR_CTRL2_PREG__CONCUR_PREEVAL_MINITER_CTRL_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EPIPWR_CTRL2_PREG__CONCUR_PREEVAL_MINITER_CTRL_PREG_FAST_MAINT_TIME_PREG_MASK (0x03E00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EPIPWR_CTRL2_PREG__CONCUR_PREEVAL_MINITER_CTRL_PREG_FAST_MAINT_TIME_PREG_SHIFT (0x00000015U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EPIPWR_CTRL2_PREG__CONCUR_PREEVAL_MINITER_CTRL_PREG_FAST_MAINT_TIME_PREG_RESETVAL (0x0000000AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EPIPWR_CTRL2_PREG__CONCUR_PREEVAL_MINITER_CTRL_PREG_FAST_MAINT_TIME_PREG_MAX (0x0000001FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EPIPWR_CTRL2_PREG__CONCUR_PREEVAL_MINITER_CTRL_PREG_SLOW_MAINT_TIME_PREG_MASK (0x001F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EPIPWR_CTRL2_PREG__CONCUR_PREEVAL_MINITER_CTRL_PREG_SLOW_MAINT_TIME_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EPIPWR_CTRL2_PREG__CONCUR_PREEVAL_MINITER_CTRL_PREG_SLOW_MAINT_TIME_PREG_RESETVAL (0x0000000EU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EPIPWR_CTRL2_PREG__CONCUR_PREEVAL_MINITER_CTRL_PREG_SLOW_MAINT_TIME_PREG_MAX (0x0000001FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EPIPWR_CTRL2_PREG__CONCUR_PREEVAL_MINITER_CTRL_PREG_CONCUR_PREEVAL_MINITER_PREG_MASK (0x000001FFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EPIPWR_CTRL2_PREG__CONCUR_PREEVAL_MINITER_CTRL_PREG_CONCUR_PREEVAL_MINITER_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EPIPWR_CTRL2_PREG__CONCUR_PREEVAL_MINITER_CTRL_PREG_CONCUR_PREEVAL_MINITER_PREG_RESETVAL (0x000000A8U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EPIPWR_CTRL2_PREG__CONCUR_PREEVAL_MINITER_CTRL_PREG_CONCUR_PREEVAL_MINITER_PREG_MAX (0x000001FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EPIPWR_CTRL2_PREG__CONCUR_PREEVAL_MINITER_CTRL_PREG_RESETVAL (0x014E00A8U)

/* RX_DEQ_COEF_FIFO_PREG__DEQ_FAST_MAINT_CYCLES_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_DEQ_COEF_FIFO_PREG__DEQ_FAST_MAINT_CYCLES_PREG_RX_DEQ_COEF_FIFO_OUTDAT_MASK (0x0F000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_DEQ_COEF_FIFO_PREG__DEQ_FAST_MAINT_CYCLES_PREG_RX_DEQ_COEF_FIFO_OUTDAT_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_DEQ_COEF_FIFO_PREG__DEQ_FAST_MAINT_CYCLES_PREG_RX_DEQ_COEF_FIFO_OUTDAT_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_DEQ_COEF_FIFO_PREG__DEQ_FAST_MAINT_CYCLES_PREG_RX_DEQ_COEF_FIFO_OUTDAT_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_DEQ_COEF_FIFO_PREG__DEQ_FAST_MAINT_CYCLES_PREG_RX_DEQ_COEF_FIFO_EMPTY_MASK (0x00800000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_DEQ_COEF_FIFO_PREG__DEQ_FAST_MAINT_CYCLES_PREG_RX_DEQ_COEF_FIFO_EMPTY_SHIFT (0x00000017U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_DEQ_COEF_FIFO_PREG__DEQ_FAST_MAINT_CYCLES_PREG_RX_DEQ_COEF_FIFO_EMPTY_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_DEQ_COEF_FIFO_PREG__DEQ_FAST_MAINT_CYCLES_PREG_RX_DEQ_COEF_FIFO_EMPTY_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_DEQ_COEF_FIFO_PREG__DEQ_FAST_MAINT_CYCLES_PREG_RX_DEQ_COEF_FIFO_OVRD_EN_PREG_MASK (0x00400000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_DEQ_COEF_FIFO_PREG__DEQ_FAST_MAINT_CYCLES_PREG_RX_DEQ_COEF_FIFO_OVRD_EN_PREG_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_DEQ_COEF_FIFO_PREG__DEQ_FAST_MAINT_CYCLES_PREG_RX_DEQ_COEF_FIFO_OVRD_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_DEQ_COEF_FIFO_PREG__DEQ_FAST_MAINT_CYCLES_PREG_RX_DEQ_COEF_FIFO_OVRD_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_DEQ_COEF_FIFO_PREG__DEQ_FAST_MAINT_CYCLES_PREG_RX_DEQ_COEF_FIFO_ENQ_CLR_MASK (0x00200000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_DEQ_COEF_FIFO_PREG__DEQ_FAST_MAINT_CYCLES_PREG_RX_DEQ_COEF_FIFO_ENQ_CLR_SHIFT (0x00000015U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_DEQ_COEF_FIFO_PREG__DEQ_FAST_MAINT_CYCLES_PREG_RX_DEQ_COEF_FIFO_ENQ_CLR_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_DEQ_COEF_FIFO_PREG__DEQ_FAST_MAINT_CYCLES_PREG_RX_DEQ_COEF_FIFO_ENQ_CLR_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_DEQ_COEF_FIFO_PREG__DEQ_FAST_MAINT_CYCLES_PREG_RX_DEQ_COEF_FIFO_ENQ_EN_MASK (0x00100000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_DEQ_COEF_FIFO_PREG__DEQ_FAST_MAINT_CYCLES_PREG_RX_DEQ_COEF_FIFO_ENQ_EN_SHIFT (0x00000014U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_DEQ_COEF_FIFO_PREG__DEQ_FAST_MAINT_CYCLES_PREG_RX_DEQ_COEF_FIFO_ENQ_EN_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_DEQ_COEF_FIFO_PREG__DEQ_FAST_MAINT_CYCLES_PREG_RX_DEQ_COEF_FIFO_ENQ_EN_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_DEQ_COEF_FIFO_PREG__DEQ_FAST_MAINT_CYCLES_PREG_RX_DEQ_COEF_FIFO_ENQ_DATA_MASK (0x000F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_DEQ_COEF_FIFO_PREG__DEQ_FAST_MAINT_CYCLES_PREG_RX_DEQ_COEF_FIFO_ENQ_DATA_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_DEQ_COEF_FIFO_PREG__DEQ_FAST_MAINT_CYCLES_PREG_RX_DEQ_COEF_FIFO_ENQ_DATA_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_DEQ_COEF_FIFO_PREG__DEQ_FAST_MAINT_CYCLES_PREG_RX_DEQ_COEF_FIFO_ENQ_DATA_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_DEQ_COEF_FIFO_PREG__DEQ_FAST_MAINT_CYCLES_PREG_DEQ_FAST_MAINT_CYCLES_PREG_MASK (0x000000FFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_DEQ_COEF_FIFO_PREG__DEQ_FAST_MAINT_CYCLES_PREG_DEQ_FAST_MAINT_CYCLES_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_DEQ_COEF_FIFO_PREG__DEQ_FAST_MAINT_CYCLES_PREG_DEQ_FAST_MAINT_CYCLES_PREG_RESETVAL (0x00000048U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_DEQ_COEF_FIFO_PREG__DEQ_FAST_MAINT_CYCLES_PREG_DEQ_FAST_MAINT_CYCLES_PREG_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_DEQ_COEF_FIFO_PREG__DEQ_FAST_MAINT_CYCLES_PREG_RESETVAL (0x00800048U)

/* DEQ_ERRCMPA_OVR_PREG__DEQ_ERRCMP_CTRL_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ERRCMPA_OVR_PREG__DEQ_ERRCMP_CTRL_PREG_CMPA_OFF_OVREN_PREG_MASK (0x80000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ERRCMPA_OVR_PREG__DEQ_ERRCMP_CTRL_PREG_CMPA_OFF_OVREN_PREG_SHIFT (0x0000001FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ERRCMPA_OVR_PREG__DEQ_ERRCMP_CTRL_PREG_CMPA_OFF_OVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ERRCMPA_OVR_PREG__DEQ_ERRCMP_CTRL_PREG_CMPA_OFF_OVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ERRCMPA_OVR_PREG__DEQ_ERRCMP_CTRL_PREG_CMPA_OFFM_OVR_PREG_MASK (0x7F000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ERRCMPA_OVR_PREG__DEQ_ERRCMP_CTRL_PREG_CMPA_OFFM_OVR_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ERRCMPA_OVR_PREG__DEQ_ERRCMP_CTRL_PREG_CMPA_OFFM_OVR_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ERRCMPA_OVR_PREG__DEQ_ERRCMP_CTRL_PREG_CMPA_OFFM_OVR_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ERRCMPA_OVR_PREG__DEQ_ERRCMP_CTRL_PREG_CMPA_OFFP_OVR_PREG_MASK (0x007F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ERRCMPA_OVR_PREG__DEQ_ERRCMP_CTRL_PREG_CMPA_OFFP_OVR_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ERRCMPA_OVR_PREG__DEQ_ERRCMP_CTRL_PREG_CMPA_OFFP_OVR_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ERRCMPA_OVR_PREG__DEQ_ERRCMP_CTRL_PREG_CMPA_OFFP_OVR_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ERRCMPA_OVR_PREG__DEQ_ERRCMP_CTRL_PREG_CMPB_VTH_PREG_MASK (0x00007F00U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ERRCMPA_OVR_PREG__DEQ_ERRCMP_CTRL_PREG_CMPB_VTH_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ERRCMPA_OVR_PREG__DEQ_ERRCMP_CTRL_PREG_CMPB_VTH_PREG_RESETVAL (0x00000050U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ERRCMPA_OVR_PREG__DEQ_ERRCMP_CTRL_PREG_CMPB_VTH_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ERRCMPA_OVR_PREG__DEQ_ERRCMP_CTRL_PREG_CMPA_VTH_PREG_MASK (0x0000007FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ERRCMPA_OVR_PREG__DEQ_ERRCMP_CTRL_PREG_CMPA_VTH_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ERRCMPA_OVR_PREG__DEQ_ERRCMP_CTRL_PREG_CMPA_VTH_PREG_RESETVAL (0x00000050U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ERRCMPA_OVR_PREG__DEQ_ERRCMP_CTRL_PREG_CMPA_VTH_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ERRCMPA_OVR_PREG__DEQ_ERRCMP_CTRL_PREG_RESETVAL (0x00005050U)

/* CMP_AVR_TIMER_PREG__DEQ_ERRCMPB_OVR_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CMP_AVR_TIMER_PREG__DEQ_ERRCMPB_OVR_PREG_CMP_AVR_TIMER_PREG_MASK (0x00FF0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CMP_AVR_TIMER_PREG__DEQ_ERRCMPB_OVR_PREG_CMP_AVR_TIMER_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CMP_AVR_TIMER_PREG__DEQ_ERRCMPB_OVR_PREG_CMP_AVR_TIMER_PREG_RESETVAL (0x000000F9U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CMP_AVR_TIMER_PREG__DEQ_ERRCMPB_OVR_PREG_CMP_AVR_TIMER_PREG_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CMP_AVR_TIMER_PREG__DEQ_ERRCMPB_OVR_PREG_CMPB_OFF_OVREN_PREG_MASK (0x00008000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CMP_AVR_TIMER_PREG__DEQ_ERRCMPB_OVR_PREG_CMPB_OFF_OVREN_PREG_SHIFT (0x0000000FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CMP_AVR_TIMER_PREG__DEQ_ERRCMPB_OVR_PREG_CMPB_OFF_OVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CMP_AVR_TIMER_PREG__DEQ_ERRCMPB_OVR_PREG_CMPB_OFF_OVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CMP_AVR_TIMER_PREG__DEQ_ERRCMPB_OVR_PREG_CMPB_OFFM_OVR_PREG_MASK (0x00007F00U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CMP_AVR_TIMER_PREG__DEQ_ERRCMPB_OVR_PREG_CMPB_OFFM_OVR_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CMP_AVR_TIMER_PREG__DEQ_ERRCMPB_OVR_PREG_CMPB_OFFM_OVR_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CMP_AVR_TIMER_PREG__DEQ_ERRCMPB_OVR_PREG_CMPB_OFFM_OVR_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CMP_AVR_TIMER_PREG__DEQ_ERRCMPB_OVR_PREG_CMPB_OFFP_OVR_PREG_MASK (0x0000007FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CMP_AVR_TIMER_PREG__DEQ_ERRCMPB_OVR_PREG_CMPB_OFFP_OVR_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CMP_AVR_TIMER_PREG__DEQ_ERRCMPB_OVR_PREG_CMPB_OFFP_OVR_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CMP_AVR_TIMER_PREG__DEQ_ERRCMPB_OVR_PREG_CMPB_OFFP_OVR_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CMP_AVR_TIMER_PREG__DEQ_ERRCMPB_OVR_PREG_RESETVAL (0x00F90000U)

/* DEQ_OFFSET_OVR_CTRL_PREG__DEQ_OFFSET_CTRL_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OFFSET_OVR_CTRL_PREG__DEQ_OFFSET_CTRL_PREG_DATOFF_OVREN_PREG_MASK (0x01000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OFFSET_OVR_CTRL_PREG__DEQ_OFFSET_CTRL_PREG_DATOFF_OVREN_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OFFSET_OVR_CTRL_PREG__DEQ_OFFSET_CTRL_PREG_DATOFF_OVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OFFSET_OVR_CTRL_PREG__DEQ_OFFSET_CTRL_PREG_DATOFF_OVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OFFSET_OVR_CTRL_PREG__DEQ_OFFSET_CTRL_PREG_DATOFF_OVR_PREG_MASK (0x00FF0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OFFSET_OVR_CTRL_PREG__DEQ_OFFSET_CTRL_PREG_DATOFF_OVR_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OFFSET_OVR_CTRL_PREG__DEQ_OFFSET_CTRL_PREG_DATOFF_OVR_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OFFSET_OVR_CTRL_PREG__DEQ_OFFSET_CTRL_PREG_DATOFF_OVR_PREG_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OFFSET_OVR_CTRL_PREG__DEQ_OFFSET_CTRL_PREG_DATOFF_THRESH_OE_PREG_MASK (0x00000F00U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OFFSET_OVR_CTRL_PREG__DEQ_OFFSET_CTRL_PREG_DATOFF_THRESH_OE_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OFFSET_OVR_CTRL_PREG__DEQ_OFFSET_CTRL_PREG_DATOFF_THRESH_OE_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OFFSET_OVR_CTRL_PREG__DEQ_OFFSET_CTRL_PREG_DATOFF_THRESH_OE_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OFFSET_OVR_CTRL_PREG__DEQ_OFFSET_CTRL_PREG_DATOFF_THRESH_MNT_PREG_MASK (0x000000F0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OFFSET_OVR_CTRL_PREG__DEQ_OFFSET_CTRL_PREG_DATOFF_THRESH_MNT_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OFFSET_OVR_CTRL_PREG__DEQ_OFFSET_CTRL_PREG_DATOFF_THRESH_MNT_PREG_RESETVAL (0x0000000AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OFFSET_OVR_CTRL_PREG__DEQ_OFFSET_CTRL_PREG_DATOFF_THRESH_MNT_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OFFSET_OVR_CTRL_PREG__DEQ_OFFSET_CTRL_PREG_DATOFF_THRESH_ACQ_PREG_MASK (0x0000000FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OFFSET_OVR_CTRL_PREG__DEQ_OFFSET_CTRL_PREG_DATOFF_THRESH_ACQ_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OFFSET_OVR_CTRL_PREG__DEQ_OFFSET_CTRL_PREG_DATOFF_THRESH_ACQ_PREG_RESETVAL (0x00000007U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OFFSET_OVR_CTRL_PREG__DEQ_OFFSET_CTRL_PREG_DATOFF_THRESH_ACQ_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OFFSET_OVR_CTRL_PREG__DEQ_OFFSET_CTRL_PREG_RESETVAL (0x000002A7U)

/* DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_VGA_VGA2TUNE_N_MODE3_PREG_MASK (0xC0000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_VGA_VGA2TUNE_N_MODE3_PREG_SHIFT (0x0000001EU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_VGA_VGA2TUNE_N_MODE3_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_VGA_VGA2TUNE_N_MODE3_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_VGA_VGA2TUNE_N_MODE2_PREG_MASK (0x30000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_VGA_VGA2TUNE_N_MODE2_PREG_SHIFT (0x0000001CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_VGA_VGA2TUNE_N_MODE2_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_VGA_VGA2TUNE_N_MODE2_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_VGA_VGA2TUNE_N_MODE1_PREG_MASK (0x0C000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_VGA_VGA2TUNE_N_MODE1_PREG_SHIFT (0x0000001AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_VGA_VGA2TUNE_N_MODE1_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_VGA_VGA2TUNE_N_MODE1_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_VGA_VGA2TUNE_N_MODE0_PREG_MASK (0x03000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_VGA_VGA2TUNE_N_MODE0_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_VGA_VGA2TUNE_N_MODE0_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_VGA_VGA2TUNE_N_MODE0_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_VGA_VGA1TUNE_N_MODE3_PREG_MASK (0x00C00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_VGA_VGA1TUNE_N_MODE3_PREG_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_VGA_VGA1TUNE_N_MODE3_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_VGA_VGA1TUNE_N_MODE3_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_VGA_VGA1TUNE_N_MODE2_PREG_MASK (0x00300000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_VGA_VGA1TUNE_N_MODE2_PREG_SHIFT (0x00000014U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_VGA_VGA1TUNE_N_MODE2_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_VGA_VGA1TUNE_N_MODE2_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_VGA_VGA1TUNE_N_MODE1_PREG_MASK (0x000C0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_VGA_VGA1TUNE_N_MODE1_PREG_SHIFT (0x00000012U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_VGA_VGA1TUNE_N_MODE1_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_VGA_VGA1TUNE_N_MODE1_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_VGA_VGA1TUNE_N_MODE0_PREG_MASK (0x00030000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_VGA_VGA1TUNE_N_MODE0_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_VGA_VGA1TUNE_N_MODE0_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_VGA_VGA1TUNE_N_MODE0_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_DATGAIN_OVREN_PREG_MASK (0x00001000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_DATGAIN_OVREN_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_DATGAIN_OVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_DATGAIN_OVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_DATGAIN_THRESH_OE_PREG_MASK (0x00000F00U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_DATGAIN_THRESH_OE_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_DATGAIN_THRESH_OE_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_DATGAIN_THRESH_OE_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_DATGAIN_THRESH_MNT_PREG_MASK (0x000000F0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_DATGAIN_THRESH_MNT_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_DATGAIN_THRESH_MNT_PREG_RESETVAL (0x0000000AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_DATGAIN_THRESH_MNT_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_DATGAIN_THRESH_ACQ_PREG_MASK (0x0000000FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_DATGAIN_THRESH_ACQ_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_DATGAIN_THRESH_ACQ_PREG_RESETVAL (0x00000007U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_DATGAIN_THRESH_ACQ_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_VGATUNE_CTRL_PREG__DEQ_GAIN_CTRL_PREG_RESETVAL (0xA4A402A7U)

/* DEQ_GLUT1__DEQ_GLUT0 */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT1__DEQ_GLUT0_DATGAIN_VGA2GAIN_1_PREG_MASK (0x0FC00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT1__DEQ_GLUT0_DATGAIN_VGA2GAIN_1_PREG_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT1__DEQ_GLUT0_DATGAIN_VGA2GAIN_1_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT1__DEQ_GLUT0_DATGAIN_VGA2GAIN_1_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT1__DEQ_GLUT0_DATGAIN_VGA1GAIN_1_PREG_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT1__DEQ_GLUT0_DATGAIN_VGA1GAIN_1_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT1__DEQ_GLUT0_DATGAIN_VGA1GAIN_1_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT1__DEQ_GLUT0_DATGAIN_VGA1GAIN_1_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT1__DEQ_GLUT0_DATGAIN_VGA2GAIN_0_PREG_MASK (0x00000FC0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT1__DEQ_GLUT0_DATGAIN_VGA2GAIN_0_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT1__DEQ_GLUT0_DATGAIN_VGA2GAIN_0_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT1__DEQ_GLUT0_DATGAIN_VGA2GAIN_0_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT1__DEQ_GLUT0_DATGAIN_VGA1GAIN_0_PREG_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT1__DEQ_GLUT0_DATGAIN_VGA1GAIN_0_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT1__DEQ_GLUT0_DATGAIN_VGA1GAIN_0_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT1__DEQ_GLUT0_DATGAIN_VGA1GAIN_0_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT1__DEQ_GLUT0_RESETVAL           (0x00000000U)

/* DEQ_GLUT3__DEQ_GLUT2 */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT3__DEQ_GLUT2_DATGAIN_VGA2GAIN_3_PREG_MASK (0x0FC00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT3__DEQ_GLUT2_DATGAIN_VGA2GAIN_3_PREG_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT3__DEQ_GLUT2_DATGAIN_VGA2GAIN_3_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT3__DEQ_GLUT2_DATGAIN_VGA2GAIN_3_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT3__DEQ_GLUT2_DATGAIN_VGA1GAIN_3_PREG_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT3__DEQ_GLUT2_DATGAIN_VGA1GAIN_3_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT3__DEQ_GLUT2_DATGAIN_VGA1GAIN_3_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT3__DEQ_GLUT2_DATGAIN_VGA1GAIN_3_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT3__DEQ_GLUT2_DATGAIN_VGA2GAIN_2_PREG_MASK (0x00000FC0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT3__DEQ_GLUT2_DATGAIN_VGA2GAIN_2_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT3__DEQ_GLUT2_DATGAIN_VGA2GAIN_2_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT3__DEQ_GLUT2_DATGAIN_VGA2GAIN_2_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT3__DEQ_GLUT2_DATGAIN_VGA1GAIN_2_PREG_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT3__DEQ_GLUT2_DATGAIN_VGA1GAIN_2_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT3__DEQ_GLUT2_DATGAIN_VGA1GAIN_2_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT3__DEQ_GLUT2_DATGAIN_VGA1GAIN_2_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT3__DEQ_GLUT2_RESETVAL           (0x00820000U)

/* DEQ_GLUT5__DEQ_GLUT4 */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT5__DEQ_GLUT4_DATGAIN_VGA2GAIN_5_PREG_MASK (0x0FC00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT5__DEQ_GLUT4_DATGAIN_VGA2GAIN_5_PREG_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT5__DEQ_GLUT4_DATGAIN_VGA2GAIN_5_PREG_RESETVAL (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT5__DEQ_GLUT4_DATGAIN_VGA2GAIN_5_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT5__DEQ_GLUT4_DATGAIN_VGA1GAIN_5_PREG_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT5__DEQ_GLUT4_DATGAIN_VGA1GAIN_5_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT5__DEQ_GLUT4_DATGAIN_VGA1GAIN_5_PREG_RESETVAL (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT5__DEQ_GLUT4_DATGAIN_VGA1GAIN_5_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT5__DEQ_GLUT4_DATGAIN_VGA2GAIN_4_PREG_MASK (0x00000FC0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT5__DEQ_GLUT4_DATGAIN_VGA2GAIN_4_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT5__DEQ_GLUT4_DATGAIN_VGA2GAIN_4_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT5__DEQ_GLUT4_DATGAIN_VGA2GAIN_4_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT5__DEQ_GLUT4_DATGAIN_VGA1GAIN_4_PREG_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT5__DEQ_GLUT4_DATGAIN_VGA1GAIN_4_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT5__DEQ_GLUT4_DATGAIN_VGA1GAIN_4_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT5__DEQ_GLUT4_DATGAIN_VGA1GAIN_4_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT5__DEQ_GLUT4_RESETVAL           (0x01860082U)

/* DEQ_GLUT7__DEQ_GLUT6 */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT7__DEQ_GLUT6_DATGAIN_VGA2GAIN_7_PREG_MASK (0x0FC00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT7__DEQ_GLUT6_DATGAIN_VGA2GAIN_7_PREG_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT7__DEQ_GLUT6_DATGAIN_VGA2GAIN_7_PREG_RESETVAL (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT7__DEQ_GLUT6_DATGAIN_VGA2GAIN_7_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT7__DEQ_GLUT6_DATGAIN_VGA1GAIN_7_PREG_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT7__DEQ_GLUT6_DATGAIN_VGA1GAIN_7_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT7__DEQ_GLUT6_DATGAIN_VGA1GAIN_7_PREG_RESETVAL (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT7__DEQ_GLUT6_DATGAIN_VGA1GAIN_7_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT7__DEQ_GLUT6_DATGAIN_VGA2GAIN_6_PREG_MASK (0x00000FC0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT7__DEQ_GLUT6_DATGAIN_VGA2GAIN_6_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT7__DEQ_GLUT6_DATGAIN_VGA2GAIN_6_PREG_RESETVAL (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT7__DEQ_GLUT6_DATGAIN_VGA2GAIN_6_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT7__DEQ_GLUT6_DATGAIN_VGA1GAIN_6_PREG_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT7__DEQ_GLUT6_DATGAIN_VGA1GAIN_6_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT7__DEQ_GLUT6_DATGAIN_VGA1GAIN_6_PREG_RESETVAL (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT7__DEQ_GLUT6_DATGAIN_VGA1GAIN_6_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT7__DEQ_GLUT6_RESETVAL           (0x01860186U)

/* DEQ_GLUT9__DEQ_GLUT8 */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT9__DEQ_GLUT8_DATGAIN_VGA2GAIN_9_PREG_MASK (0x0FC00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT9__DEQ_GLUT8_DATGAIN_VGA2GAIN_9_PREG_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT9__DEQ_GLUT8_DATGAIN_VGA2GAIN_9_PREG_RESETVAL (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT9__DEQ_GLUT8_DATGAIN_VGA2GAIN_9_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT9__DEQ_GLUT8_DATGAIN_VGA1GAIN_9_PREG_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT9__DEQ_GLUT8_DATGAIN_VGA1GAIN_9_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT9__DEQ_GLUT8_DATGAIN_VGA1GAIN_9_PREG_RESETVAL (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT9__DEQ_GLUT8_DATGAIN_VGA1GAIN_9_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT9__DEQ_GLUT8_DATGAIN_VGA2GAIN_8_PREG_MASK (0x00000FC0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT9__DEQ_GLUT8_DATGAIN_VGA2GAIN_8_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT9__DEQ_GLUT8_DATGAIN_VGA2GAIN_8_PREG_RESETVAL (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT9__DEQ_GLUT8_DATGAIN_VGA2GAIN_8_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT9__DEQ_GLUT8_DATGAIN_VGA1GAIN_8_PREG_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT9__DEQ_GLUT8_DATGAIN_VGA1GAIN_8_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT9__DEQ_GLUT8_DATGAIN_VGA1GAIN_8_PREG_RESETVAL (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT9__DEQ_GLUT8_DATGAIN_VGA1GAIN_8_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT9__DEQ_GLUT8_RESETVAL           (0x01860186U)

/* DEQ_GLUT11__DEQ_GLUT10 */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT11__DEQ_GLUT10_DATGAIN_VGA2GAIN_11_PREG_MASK (0x0FC00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT11__DEQ_GLUT10_DATGAIN_VGA2GAIN_11_PREG_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT11__DEQ_GLUT10_DATGAIN_VGA2GAIN_11_PREG_RESETVAL (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT11__DEQ_GLUT10_DATGAIN_VGA2GAIN_11_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT11__DEQ_GLUT10_DATGAIN_VGA1GAIN_11_PREG_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT11__DEQ_GLUT10_DATGAIN_VGA1GAIN_11_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT11__DEQ_GLUT10_DATGAIN_VGA1GAIN_11_PREG_RESETVAL (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT11__DEQ_GLUT10_DATGAIN_VGA1GAIN_11_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT11__DEQ_GLUT10_DATGAIN_VGA2GAIN_10_PREG_MASK (0x00000FC0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT11__DEQ_GLUT10_DATGAIN_VGA2GAIN_10_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT11__DEQ_GLUT10_DATGAIN_VGA2GAIN_10_PREG_RESETVAL (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT11__DEQ_GLUT10_DATGAIN_VGA2GAIN_10_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT11__DEQ_GLUT10_DATGAIN_VGA1GAIN_10_PREG_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT11__DEQ_GLUT10_DATGAIN_VGA1GAIN_10_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT11__DEQ_GLUT10_DATGAIN_VGA1GAIN_10_PREG_RESETVAL (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT11__DEQ_GLUT10_DATGAIN_VGA1GAIN_10_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT11__DEQ_GLUT10_RESETVAL         (0x01860186U)

/* DEQ_GLUT13__DEQ_GLUT12 */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT13__DEQ_GLUT12_DATGAIN_VGA2GAIN_13_PREG_MASK (0x0FC00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT13__DEQ_GLUT12_DATGAIN_VGA2GAIN_13_PREG_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT13__DEQ_GLUT12_DATGAIN_VGA2GAIN_13_PREG_RESETVAL (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT13__DEQ_GLUT12_DATGAIN_VGA2GAIN_13_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT13__DEQ_GLUT12_DATGAIN_VGA1GAIN_13_PREG_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT13__DEQ_GLUT12_DATGAIN_VGA1GAIN_13_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT13__DEQ_GLUT12_DATGAIN_VGA1GAIN_13_PREG_RESETVAL (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT13__DEQ_GLUT12_DATGAIN_VGA1GAIN_13_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT13__DEQ_GLUT12_DATGAIN_VGA2GAIN_12_PREG_MASK (0x00000FC0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT13__DEQ_GLUT12_DATGAIN_VGA2GAIN_12_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT13__DEQ_GLUT12_DATGAIN_VGA2GAIN_12_PREG_RESETVAL (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT13__DEQ_GLUT12_DATGAIN_VGA2GAIN_12_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT13__DEQ_GLUT12_DATGAIN_VGA1GAIN_12_PREG_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT13__DEQ_GLUT12_DATGAIN_VGA1GAIN_12_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT13__DEQ_GLUT12_DATGAIN_VGA1GAIN_12_PREG_RESETVAL (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT13__DEQ_GLUT12_DATGAIN_VGA1GAIN_12_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT13__DEQ_GLUT12_RESETVAL         (0x01860186U)

/* DEQ_GLUT15__DEQ_GLUT14 */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT15__DEQ_GLUT14_DATGAIN_VGA2GAIN_15_PREG_MASK (0x0FC00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT15__DEQ_GLUT14_DATGAIN_VGA2GAIN_15_PREG_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT15__DEQ_GLUT14_DATGAIN_VGA2GAIN_15_PREG_RESETVAL (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT15__DEQ_GLUT14_DATGAIN_VGA2GAIN_15_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT15__DEQ_GLUT14_DATGAIN_VGA1GAIN_15_PREG_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT15__DEQ_GLUT14_DATGAIN_VGA1GAIN_15_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT15__DEQ_GLUT14_DATGAIN_VGA1GAIN_15_PREG_RESETVAL (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT15__DEQ_GLUT14_DATGAIN_VGA1GAIN_15_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT15__DEQ_GLUT14_DATGAIN_VGA2GAIN_14_PREG_MASK (0x00000FC0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT15__DEQ_GLUT14_DATGAIN_VGA2GAIN_14_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT15__DEQ_GLUT14_DATGAIN_VGA2GAIN_14_PREG_RESETVAL (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT15__DEQ_GLUT14_DATGAIN_VGA2GAIN_14_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT15__DEQ_GLUT14_DATGAIN_VGA1GAIN_14_PREG_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT15__DEQ_GLUT14_DATGAIN_VGA1GAIN_14_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT15__DEQ_GLUT14_DATGAIN_VGA1GAIN_14_PREG_RESETVAL (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT15__DEQ_GLUT14_DATGAIN_VGA1GAIN_14_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT15__DEQ_GLUT14_RESETVAL         (0x01860186U)

/* DEQ_GLUT17__DEQ_GLUT16 */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT17__DEQ_GLUT16_DATGAIN_VGA2GAIN_17_PREG_MASK (0x0FC00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT17__DEQ_GLUT16_DATGAIN_VGA2GAIN_17_PREG_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT17__DEQ_GLUT16_DATGAIN_VGA2GAIN_17_PREG_RESETVAL (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT17__DEQ_GLUT16_DATGAIN_VGA2GAIN_17_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT17__DEQ_GLUT16_DATGAIN_VGA1GAIN_17_PREG_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT17__DEQ_GLUT16_DATGAIN_VGA1GAIN_17_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT17__DEQ_GLUT16_DATGAIN_VGA1GAIN_17_PREG_RESETVAL (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT17__DEQ_GLUT16_DATGAIN_VGA1GAIN_17_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT17__DEQ_GLUT16_DATGAIN_VGA2GAIN_16_PREG_MASK (0x00000FC0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT17__DEQ_GLUT16_DATGAIN_VGA2GAIN_16_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT17__DEQ_GLUT16_DATGAIN_VGA2GAIN_16_PREG_RESETVAL (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT17__DEQ_GLUT16_DATGAIN_VGA2GAIN_16_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT17__DEQ_GLUT16_DATGAIN_VGA1GAIN_16_PREG_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT17__DEQ_GLUT16_DATGAIN_VGA1GAIN_16_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT17__DEQ_GLUT16_DATGAIN_VGA1GAIN_16_PREG_RESETVAL (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT17__DEQ_GLUT16_DATGAIN_VGA1GAIN_16_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT17__DEQ_GLUT16_RESETVAL         (0x02080188U)

/* DEQ_GLUT19__DEQ_GLUT18 */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT19__DEQ_GLUT18_DATGAIN_VGA2GAIN_19_PREG_MASK (0x0FC00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT19__DEQ_GLUT18_DATGAIN_VGA2GAIN_19_PREG_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT19__DEQ_GLUT18_DATGAIN_VGA2GAIN_19_PREG_RESETVAL (0x0000000AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT19__DEQ_GLUT18_DATGAIN_VGA2GAIN_19_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT19__DEQ_GLUT18_DATGAIN_VGA1GAIN_19_PREG_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT19__DEQ_GLUT18_DATGAIN_VGA1GAIN_19_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT19__DEQ_GLUT18_DATGAIN_VGA1GAIN_19_PREG_RESETVAL (0x0000000AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT19__DEQ_GLUT18_DATGAIN_VGA1GAIN_19_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT19__DEQ_GLUT18_DATGAIN_VGA2GAIN_18_PREG_MASK (0x00000FC0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT19__DEQ_GLUT18_DATGAIN_VGA2GAIN_18_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT19__DEQ_GLUT18_DATGAIN_VGA2GAIN_18_PREG_RESETVAL (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT19__DEQ_GLUT18_DATGAIN_VGA2GAIN_18_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT19__DEQ_GLUT18_DATGAIN_VGA1GAIN_18_PREG_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT19__DEQ_GLUT18_DATGAIN_VGA1GAIN_18_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT19__DEQ_GLUT18_DATGAIN_VGA1GAIN_18_PREG_RESETVAL (0x0000000AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT19__DEQ_GLUT18_DATGAIN_VGA1GAIN_18_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT19__DEQ_GLUT18_RESETVAL         (0x028A020AU)

/* DEQ_GLUT21__DEQ_GLUT20 */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT21__DEQ_GLUT20_DATGAIN_VGA2GAIN_21_PREG_MASK (0x0FC00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT21__DEQ_GLUT20_DATGAIN_VGA2GAIN_21_PREG_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT21__DEQ_GLUT20_DATGAIN_VGA2GAIN_21_PREG_RESETVAL (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT21__DEQ_GLUT20_DATGAIN_VGA2GAIN_21_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT21__DEQ_GLUT20_DATGAIN_VGA1GAIN_21_PREG_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT21__DEQ_GLUT20_DATGAIN_VGA1GAIN_21_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT21__DEQ_GLUT20_DATGAIN_VGA1GAIN_21_PREG_RESETVAL (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT21__DEQ_GLUT20_DATGAIN_VGA1GAIN_21_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT21__DEQ_GLUT20_DATGAIN_VGA2GAIN_20_PREG_MASK (0x00000FC0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT21__DEQ_GLUT20_DATGAIN_VGA2GAIN_20_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT21__DEQ_GLUT20_DATGAIN_VGA2GAIN_20_PREG_RESETVAL (0x0000000AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT21__DEQ_GLUT20_DATGAIN_VGA2GAIN_20_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT21__DEQ_GLUT20_DATGAIN_VGA1GAIN_20_PREG_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT21__DEQ_GLUT20_DATGAIN_VGA1GAIN_20_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT21__DEQ_GLUT20_DATGAIN_VGA1GAIN_20_PREG_RESETVAL (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT21__DEQ_GLUT20_DATGAIN_VGA1GAIN_20_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT21__DEQ_GLUT20_RESETVAL         (0x030C028CU)

/* DEQ_GLUT23__DEQ_GLUT22 */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT23__DEQ_GLUT22_DATGAIN_VGA2GAIN_23_PREG_MASK (0x0FC00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT23__DEQ_GLUT22_DATGAIN_VGA2GAIN_23_PREG_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT23__DEQ_GLUT22_DATGAIN_VGA2GAIN_23_PREG_RESETVAL (0x0000000EU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT23__DEQ_GLUT22_DATGAIN_VGA2GAIN_23_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT23__DEQ_GLUT22_DATGAIN_VGA1GAIN_23_PREG_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT23__DEQ_GLUT22_DATGAIN_VGA1GAIN_23_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT23__DEQ_GLUT22_DATGAIN_VGA1GAIN_23_PREG_RESETVAL (0x0000000EU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT23__DEQ_GLUT22_DATGAIN_VGA1GAIN_23_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT23__DEQ_GLUT22_DATGAIN_VGA2GAIN_22_PREG_MASK (0x00000FC0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT23__DEQ_GLUT22_DATGAIN_VGA2GAIN_22_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT23__DEQ_GLUT22_DATGAIN_VGA2GAIN_22_PREG_RESETVAL (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT23__DEQ_GLUT22_DATGAIN_VGA2GAIN_22_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT23__DEQ_GLUT22_DATGAIN_VGA1GAIN_22_PREG_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT23__DEQ_GLUT22_DATGAIN_VGA1GAIN_22_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT23__DEQ_GLUT22_DATGAIN_VGA1GAIN_22_PREG_RESETVAL (0x0000000EU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT23__DEQ_GLUT22_DATGAIN_VGA1GAIN_22_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT23__DEQ_GLUT22_RESETVAL         (0x038E030EU)

/* DEQ_GLUT25__DEQ_GLUT24 */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT25__DEQ_GLUT24_DATGAIN_VGA2GAIN_25_PREG_MASK (0x0FC00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT25__DEQ_GLUT24_DATGAIN_VGA2GAIN_25_PREG_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT25__DEQ_GLUT24_DATGAIN_VGA2GAIN_25_PREG_RESETVAL (0x00000011U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT25__DEQ_GLUT24_DATGAIN_VGA2GAIN_25_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT25__DEQ_GLUT24_DATGAIN_VGA1GAIN_25_PREG_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT25__DEQ_GLUT24_DATGAIN_VGA1GAIN_25_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT25__DEQ_GLUT24_DATGAIN_VGA1GAIN_25_PREG_RESETVAL (0x00000011U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT25__DEQ_GLUT24_DATGAIN_VGA1GAIN_25_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT25__DEQ_GLUT24_DATGAIN_VGA2GAIN_24_PREG_MASK (0x00000FC0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT25__DEQ_GLUT24_DATGAIN_VGA2GAIN_24_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT25__DEQ_GLUT24_DATGAIN_VGA2GAIN_24_PREG_RESETVAL (0x0000000EU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT25__DEQ_GLUT24_DATGAIN_VGA2GAIN_24_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT25__DEQ_GLUT24_DATGAIN_VGA1GAIN_24_PREG_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT25__DEQ_GLUT24_DATGAIN_VGA1GAIN_24_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT25__DEQ_GLUT24_DATGAIN_VGA1GAIN_24_PREG_RESETVAL (0x00000011U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT25__DEQ_GLUT24_DATGAIN_VGA1GAIN_24_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT25__DEQ_GLUT24_RESETVAL         (0x04510391U)

/* DEQ_GLUT27__DEQ_GLUT26 */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT27__DEQ_GLUT26_DATGAIN_VGA2GAIN_27_PREG_MASK (0x0FC00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT27__DEQ_GLUT26_DATGAIN_VGA2GAIN_27_PREG_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT27__DEQ_GLUT26_DATGAIN_VGA2GAIN_27_PREG_RESETVAL (0x00000014U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT27__DEQ_GLUT26_DATGAIN_VGA2GAIN_27_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT27__DEQ_GLUT26_DATGAIN_VGA1GAIN_27_PREG_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT27__DEQ_GLUT26_DATGAIN_VGA1GAIN_27_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT27__DEQ_GLUT26_DATGAIN_VGA1GAIN_27_PREG_RESETVAL (0x00000014U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT27__DEQ_GLUT26_DATGAIN_VGA1GAIN_27_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT27__DEQ_GLUT26_DATGAIN_VGA2GAIN_26_PREG_MASK (0x00000FC0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT27__DEQ_GLUT26_DATGAIN_VGA2GAIN_26_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT27__DEQ_GLUT26_DATGAIN_VGA2GAIN_26_PREG_RESETVAL (0x00000011U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT27__DEQ_GLUT26_DATGAIN_VGA2GAIN_26_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT27__DEQ_GLUT26_DATGAIN_VGA1GAIN_26_PREG_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT27__DEQ_GLUT26_DATGAIN_VGA1GAIN_26_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT27__DEQ_GLUT26_DATGAIN_VGA1GAIN_26_PREG_RESETVAL (0x00000014U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT27__DEQ_GLUT26_DATGAIN_VGA1GAIN_26_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT27__DEQ_GLUT26_RESETVAL         (0x05140454U)

/* DEQ_GLUT29__DEQ_GLUT28 */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT29__DEQ_GLUT28_DATGAIN_VGA2GAIN_29_PREG_MASK (0x0FC00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT29__DEQ_GLUT28_DATGAIN_VGA2GAIN_29_PREG_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT29__DEQ_GLUT28_DATGAIN_VGA2GAIN_29_PREG_RESETVAL (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT29__DEQ_GLUT28_DATGAIN_VGA2GAIN_29_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT29__DEQ_GLUT28_DATGAIN_VGA1GAIN_29_PREG_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT29__DEQ_GLUT28_DATGAIN_VGA1GAIN_29_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT29__DEQ_GLUT28_DATGAIN_VGA1GAIN_29_PREG_RESETVAL (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT29__DEQ_GLUT28_DATGAIN_VGA1GAIN_29_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT29__DEQ_GLUT28_DATGAIN_VGA2GAIN_28_PREG_MASK (0x00000FC0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT29__DEQ_GLUT28_DATGAIN_VGA2GAIN_28_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT29__DEQ_GLUT28_DATGAIN_VGA2GAIN_28_PREG_RESETVAL (0x00000014U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT29__DEQ_GLUT28_DATGAIN_VGA2GAIN_28_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT29__DEQ_GLUT28_DATGAIN_VGA1GAIN_28_PREG_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT29__DEQ_GLUT28_DATGAIN_VGA1GAIN_28_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT29__DEQ_GLUT28_DATGAIN_VGA1GAIN_28_PREG_RESETVAL (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT29__DEQ_GLUT28_DATGAIN_VGA1GAIN_28_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT29__DEQ_GLUT28_RESETVAL         (0x06180518U)

/* DEQ_GLUT31__DEQ_GLUT30 */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT31__DEQ_GLUT30_DATGAIN_VGA2GAIN_31_PREG_MASK (0x0FC00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT31__DEQ_GLUT30_DATGAIN_VGA2GAIN_31_PREG_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT31__DEQ_GLUT30_DATGAIN_VGA2GAIN_31_PREG_RESETVAL (0x0000001DU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT31__DEQ_GLUT30_DATGAIN_VGA2GAIN_31_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT31__DEQ_GLUT30_DATGAIN_VGA1GAIN_31_PREG_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT31__DEQ_GLUT30_DATGAIN_VGA1GAIN_31_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT31__DEQ_GLUT30_DATGAIN_VGA1GAIN_31_PREG_RESETVAL (0x0000001DU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT31__DEQ_GLUT30_DATGAIN_VGA1GAIN_31_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT31__DEQ_GLUT30_DATGAIN_VGA2GAIN_30_PREG_MASK (0x00000FC0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT31__DEQ_GLUT30_DATGAIN_VGA2GAIN_30_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT31__DEQ_GLUT30_DATGAIN_VGA2GAIN_30_PREG_RESETVAL (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT31__DEQ_GLUT30_DATGAIN_VGA2GAIN_30_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT31__DEQ_GLUT30_DATGAIN_VGA1GAIN_30_PREG_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT31__DEQ_GLUT30_DATGAIN_VGA1GAIN_30_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT31__DEQ_GLUT30_DATGAIN_VGA1GAIN_30_PREG_RESETVAL (0x0000001DU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT31__DEQ_GLUT30_DATGAIN_VGA1GAIN_30_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_GLUT31__DEQ_GLUT30_RESETVAL         (0x075D061DU)

/* DEQ_ALUT1__DEQ_ALUT0 */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT1__DEQ_ALUT0_DATGAIN_VGA2ATTEN_1_PREG_MASK (0x0FC00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT1__DEQ_ALUT0_DATGAIN_VGA2ATTEN_1_PREG_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT1__DEQ_ALUT0_DATGAIN_VGA2ATTEN_1_PREG_RESETVAL (0x00000024U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT1__DEQ_ALUT0_DATGAIN_VGA2ATTEN_1_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT1__DEQ_ALUT0_DATGAIN_VGA1ATTEN_1_PREG_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT1__DEQ_ALUT0_DATGAIN_VGA1ATTEN_1_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT1__DEQ_ALUT0_DATGAIN_VGA1ATTEN_1_PREG_RESETVAL (0x00000024U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT1__DEQ_ALUT0_DATGAIN_VGA1ATTEN_1_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT1__DEQ_ALUT0_DATGAIN_VGA2ATTEN_0_PREG_MASK (0x00000FC0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT1__DEQ_ALUT0_DATGAIN_VGA2ATTEN_0_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT1__DEQ_ALUT0_DATGAIN_VGA2ATTEN_0_PREG_RESETVAL (0x00000026U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT1__DEQ_ALUT0_DATGAIN_VGA2ATTEN_0_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT1__DEQ_ALUT0_DATGAIN_VGA1ATTEN_0_PREG_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT1__DEQ_ALUT0_DATGAIN_VGA1ATTEN_0_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT1__DEQ_ALUT0_DATGAIN_VGA1ATTEN_0_PREG_RESETVAL (0x00000026U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT1__DEQ_ALUT0_DATGAIN_VGA1ATTEN_0_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT1__DEQ_ALUT0_RESETVAL           (0x092409A6U)

/* DEQ_ALUT3__DEQ_ALUT2 */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT3__DEQ_ALUT2_DATGAIN_VGA2ATTEN_3_PREG_MASK (0x0FC00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT3__DEQ_ALUT2_DATGAIN_VGA2ATTEN_3_PREG_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT3__DEQ_ALUT2_DATGAIN_VGA2ATTEN_3_PREG_RESETVAL (0x00000022U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT3__DEQ_ALUT2_DATGAIN_VGA2ATTEN_3_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT3__DEQ_ALUT2_DATGAIN_VGA1ATTEN_3_PREG_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT3__DEQ_ALUT2_DATGAIN_VGA1ATTEN_3_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT3__DEQ_ALUT2_DATGAIN_VGA1ATTEN_3_PREG_RESETVAL (0x00000022U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT3__DEQ_ALUT2_DATGAIN_VGA1ATTEN_3_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT3__DEQ_ALUT2_DATGAIN_VGA2ATTEN_2_PREG_MASK (0x00000FC0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT3__DEQ_ALUT2_DATGAIN_VGA2ATTEN_2_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT3__DEQ_ALUT2_DATGAIN_VGA2ATTEN_2_PREG_RESETVAL (0x00000023U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT3__DEQ_ALUT2_DATGAIN_VGA2ATTEN_2_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT3__DEQ_ALUT2_DATGAIN_VGA1ATTEN_2_PREG_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT3__DEQ_ALUT2_DATGAIN_VGA1ATTEN_2_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT3__DEQ_ALUT2_DATGAIN_VGA1ATTEN_2_PREG_RESETVAL (0x00000023U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT3__DEQ_ALUT2_DATGAIN_VGA1ATTEN_2_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT3__DEQ_ALUT2_RESETVAL           (0x08A208E3U)

/* DEQ_ALUT5__DEQ_ALUT4 */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT5__DEQ_ALUT4_DATGAIN_VGA2ATTEN_5_PREG_MASK (0x0FC00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT5__DEQ_ALUT4_DATGAIN_VGA2ATTEN_5_PREG_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT5__DEQ_ALUT4_DATGAIN_VGA2ATTEN_5_PREG_RESETVAL (0x0000001FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT5__DEQ_ALUT4_DATGAIN_VGA2ATTEN_5_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT5__DEQ_ALUT4_DATGAIN_VGA1ATTEN_5_PREG_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT5__DEQ_ALUT4_DATGAIN_VGA1ATTEN_5_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT5__DEQ_ALUT4_DATGAIN_VGA1ATTEN_5_PREG_RESETVAL (0x0000001FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT5__DEQ_ALUT4_DATGAIN_VGA1ATTEN_5_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT5__DEQ_ALUT4_DATGAIN_VGA2ATTEN_4_PREG_MASK (0x00000FC0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT5__DEQ_ALUT4_DATGAIN_VGA2ATTEN_4_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT5__DEQ_ALUT4_DATGAIN_VGA2ATTEN_4_PREG_RESETVAL (0x00000021U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT5__DEQ_ALUT4_DATGAIN_VGA2ATTEN_4_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT5__DEQ_ALUT4_DATGAIN_VGA1ATTEN_4_PREG_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT5__DEQ_ALUT4_DATGAIN_VGA1ATTEN_4_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT5__DEQ_ALUT4_DATGAIN_VGA1ATTEN_4_PREG_RESETVAL (0x00000021U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT5__DEQ_ALUT4_DATGAIN_VGA1ATTEN_4_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT5__DEQ_ALUT4_RESETVAL           (0x07DF0861U)

/* DEQ_ALUT7__DEQ_ALUT6 */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT7__DEQ_ALUT6_DATGAIN_VGA2ATTEN_7_PREG_MASK (0x0FC00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT7__DEQ_ALUT6_DATGAIN_VGA2ATTEN_7_PREG_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT7__DEQ_ALUT6_DATGAIN_VGA2ATTEN_7_PREG_RESETVAL (0x00000019U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT7__DEQ_ALUT6_DATGAIN_VGA2ATTEN_7_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT7__DEQ_ALUT6_DATGAIN_VGA1ATTEN_7_PREG_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT7__DEQ_ALUT6_DATGAIN_VGA1ATTEN_7_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT7__DEQ_ALUT6_DATGAIN_VGA1ATTEN_7_PREG_RESETVAL (0x00000019U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT7__DEQ_ALUT6_DATGAIN_VGA1ATTEN_7_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT7__DEQ_ALUT6_DATGAIN_VGA2ATTEN_6_PREG_MASK (0x00000FC0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT7__DEQ_ALUT6_DATGAIN_VGA2ATTEN_6_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT7__DEQ_ALUT6_DATGAIN_VGA2ATTEN_6_PREG_RESETVAL (0x0000001CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT7__DEQ_ALUT6_DATGAIN_VGA2ATTEN_6_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT7__DEQ_ALUT6_DATGAIN_VGA1ATTEN_6_PREG_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT7__DEQ_ALUT6_DATGAIN_VGA1ATTEN_6_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT7__DEQ_ALUT6_DATGAIN_VGA1ATTEN_6_PREG_RESETVAL (0x0000001CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT7__DEQ_ALUT6_DATGAIN_VGA1ATTEN_6_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT7__DEQ_ALUT6_RESETVAL           (0x0659071CU)

/* DEQ_ALUT9__DEQ_ALUT8 */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT9__DEQ_ALUT8_DATGAIN_VGA2ATTEN_9_PREG_MASK (0x0FC00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT9__DEQ_ALUT8_DATGAIN_VGA2ATTEN_9_PREG_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT9__DEQ_ALUT8_DATGAIN_VGA2ATTEN_9_PREG_RESETVAL (0x00000014U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT9__DEQ_ALUT8_DATGAIN_VGA2ATTEN_9_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT9__DEQ_ALUT8_DATGAIN_VGA1ATTEN_9_PREG_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT9__DEQ_ALUT8_DATGAIN_VGA1ATTEN_9_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT9__DEQ_ALUT8_DATGAIN_VGA1ATTEN_9_PREG_RESETVAL (0x00000014U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT9__DEQ_ALUT8_DATGAIN_VGA1ATTEN_9_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT9__DEQ_ALUT8_DATGAIN_VGA2ATTEN_8_PREG_MASK (0x00000FC0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT9__DEQ_ALUT8_DATGAIN_VGA2ATTEN_8_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT9__DEQ_ALUT8_DATGAIN_VGA2ATTEN_8_PREG_RESETVAL (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT9__DEQ_ALUT8_DATGAIN_VGA2ATTEN_8_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT9__DEQ_ALUT8_DATGAIN_VGA1ATTEN_8_PREG_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT9__DEQ_ALUT8_DATGAIN_VGA1ATTEN_8_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT9__DEQ_ALUT8_DATGAIN_VGA1ATTEN_8_PREG_RESETVAL (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT9__DEQ_ALUT8_DATGAIN_VGA1ATTEN_8_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT9__DEQ_ALUT8_RESETVAL           (0x05140596U)

/* DEQ_ALUT11__DEQ_ALUT10 */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT11__DEQ_ALUT10_DATGAIN_VGA2ATTEN_11_PREG_MASK (0x0FC00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT11__DEQ_ALUT10_DATGAIN_VGA2ATTEN_11_PREG_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT11__DEQ_ALUT10_DATGAIN_VGA2ATTEN_11_PREG_RESETVAL (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT11__DEQ_ALUT10_DATGAIN_VGA2ATTEN_11_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT11__DEQ_ALUT10_DATGAIN_VGA1ATTEN_11_PREG_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT11__DEQ_ALUT10_DATGAIN_VGA1ATTEN_11_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT11__DEQ_ALUT10_DATGAIN_VGA1ATTEN_11_PREG_RESETVAL (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT11__DEQ_ALUT10_DATGAIN_VGA1ATTEN_11_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT11__DEQ_ALUT10_DATGAIN_VGA2ATTEN_10_PREG_MASK (0x00000FC0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT11__DEQ_ALUT10_DATGAIN_VGA2ATTEN_10_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT11__DEQ_ALUT10_DATGAIN_VGA2ATTEN_10_PREG_RESETVAL (0x00000012U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT11__DEQ_ALUT10_DATGAIN_VGA2ATTEN_10_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT11__DEQ_ALUT10_DATGAIN_VGA1ATTEN_10_PREG_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT11__DEQ_ALUT10_DATGAIN_VGA1ATTEN_10_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT11__DEQ_ALUT10_DATGAIN_VGA1ATTEN_10_PREG_RESETVAL (0x00000012U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT11__DEQ_ALUT10_DATGAIN_VGA1ATTEN_10_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT11__DEQ_ALUT10_RESETVAL         (0x04100492U)

/* DEQ_ALUT13__DEQ_ALUT12 */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT13__DEQ_ALUT12_DATGAIN_VGA2ATTEN_13_PREG_MASK (0x0FC00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT13__DEQ_ALUT12_DATGAIN_VGA2ATTEN_13_PREG_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT13__DEQ_ALUT12_DATGAIN_VGA2ATTEN_13_PREG_RESETVAL (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT13__DEQ_ALUT12_DATGAIN_VGA2ATTEN_13_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT13__DEQ_ALUT12_DATGAIN_VGA1ATTEN_13_PREG_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT13__DEQ_ALUT12_DATGAIN_VGA1ATTEN_13_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT13__DEQ_ALUT12_DATGAIN_VGA1ATTEN_13_PREG_RESETVAL (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT13__DEQ_ALUT12_DATGAIN_VGA1ATTEN_13_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT13__DEQ_ALUT12_DATGAIN_VGA2ATTEN_12_PREG_MASK (0x00000FC0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT13__DEQ_ALUT12_DATGAIN_VGA2ATTEN_12_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT13__DEQ_ALUT12_DATGAIN_VGA2ATTEN_12_PREG_RESETVAL (0x0000000EU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT13__DEQ_ALUT12_DATGAIN_VGA2ATTEN_12_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT13__DEQ_ALUT12_DATGAIN_VGA1ATTEN_12_PREG_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT13__DEQ_ALUT12_DATGAIN_VGA1ATTEN_12_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT13__DEQ_ALUT12_DATGAIN_VGA1ATTEN_12_PREG_RESETVAL (0x0000000EU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT13__DEQ_ALUT12_DATGAIN_VGA1ATTEN_12_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT13__DEQ_ALUT12_RESETVAL         (0x030C038EU)

/* DEQ_ALUT15__DEQ_ALUT14 */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT15__DEQ_ALUT14_DATGAIN_VGA2ATTEN_15_PREG_MASK (0x0FC00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT15__DEQ_ALUT14_DATGAIN_VGA2ATTEN_15_PREG_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT15__DEQ_ALUT14_DATGAIN_VGA2ATTEN_15_PREG_RESETVAL (0x00000009U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT15__DEQ_ALUT14_DATGAIN_VGA2ATTEN_15_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT15__DEQ_ALUT14_DATGAIN_VGA1ATTEN_15_PREG_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT15__DEQ_ALUT14_DATGAIN_VGA1ATTEN_15_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT15__DEQ_ALUT14_DATGAIN_VGA1ATTEN_15_PREG_RESETVAL (0x00000009U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT15__DEQ_ALUT14_DATGAIN_VGA1ATTEN_15_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT15__DEQ_ALUT14_DATGAIN_VGA2ATTEN_14_PREG_MASK (0x00000FC0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT15__DEQ_ALUT14_DATGAIN_VGA2ATTEN_14_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT15__DEQ_ALUT14_DATGAIN_VGA2ATTEN_14_PREG_RESETVAL (0x0000000AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT15__DEQ_ALUT14_DATGAIN_VGA2ATTEN_14_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT15__DEQ_ALUT14_DATGAIN_VGA1ATTEN_14_PREG_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT15__DEQ_ALUT14_DATGAIN_VGA1ATTEN_14_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT15__DEQ_ALUT14_DATGAIN_VGA1ATTEN_14_PREG_RESETVAL (0x0000000AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT15__DEQ_ALUT14_DATGAIN_VGA1ATTEN_14_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT15__DEQ_ALUT14_RESETVAL         (0x0249028AU)

/* DEQ_ALUT17__DEQ_ALUT16 */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT17__DEQ_ALUT16_DATGAIN_VGA2ATTEN_17_PREG_MASK (0x0FC00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT17__DEQ_ALUT16_DATGAIN_VGA2ATTEN_17_PREG_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT17__DEQ_ALUT16_DATGAIN_VGA2ATTEN_17_PREG_RESETVAL (0x00000007U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT17__DEQ_ALUT16_DATGAIN_VGA2ATTEN_17_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT17__DEQ_ALUT16_DATGAIN_VGA1ATTEN_17_PREG_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT17__DEQ_ALUT16_DATGAIN_VGA1ATTEN_17_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT17__DEQ_ALUT16_DATGAIN_VGA1ATTEN_17_PREG_RESETVAL (0x00000007U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT17__DEQ_ALUT16_DATGAIN_VGA1ATTEN_17_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT17__DEQ_ALUT16_DATGAIN_VGA2ATTEN_16_PREG_MASK (0x00000FC0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT17__DEQ_ALUT16_DATGAIN_VGA2ATTEN_16_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT17__DEQ_ALUT16_DATGAIN_VGA2ATTEN_16_PREG_RESETVAL (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT17__DEQ_ALUT16_DATGAIN_VGA2ATTEN_16_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT17__DEQ_ALUT16_DATGAIN_VGA1ATTEN_16_PREG_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT17__DEQ_ALUT16_DATGAIN_VGA1ATTEN_16_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT17__DEQ_ALUT16_DATGAIN_VGA1ATTEN_16_PREG_RESETVAL (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT17__DEQ_ALUT16_DATGAIN_VGA1ATTEN_16_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT17__DEQ_ALUT16_RESETVAL         (0x01C70208U)

/* DEQ_ALUT19__DEQ_ALUT18 */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT19__DEQ_ALUT18_DATGAIN_VGA2ATTEN_19_PREG_MASK (0x0FC00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT19__DEQ_ALUT18_DATGAIN_VGA2ATTEN_19_PREG_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT19__DEQ_ALUT18_DATGAIN_VGA2ATTEN_19_PREG_RESETVAL (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT19__DEQ_ALUT18_DATGAIN_VGA2ATTEN_19_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT19__DEQ_ALUT18_DATGAIN_VGA1ATTEN_19_PREG_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT19__DEQ_ALUT18_DATGAIN_VGA1ATTEN_19_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT19__DEQ_ALUT18_DATGAIN_VGA1ATTEN_19_PREG_RESETVAL (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT19__DEQ_ALUT18_DATGAIN_VGA1ATTEN_19_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT19__DEQ_ALUT18_DATGAIN_VGA2ATTEN_18_PREG_MASK (0x00000FC0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT19__DEQ_ALUT18_DATGAIN_VGA2ATTEN_18_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT19__DEQ_ALUT18_DATGAIN_VGA2ATTEN_18_PREG_RESETVAL (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT19__DEQ_ALUT18_DATGAIN_VGA2ATTEN_18_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT19__DEQ_ALUT18_DATGAIN_VGA1ATTEN_18_PREG_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT19__DEQ_ALUT18_DATGAIN_VGA1ATTEN_18_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT19__DEQ_ALUT18_DATGAIN_VGA1ATTEN_18_PREG_RESETVAL (0x00000007U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT19__DEQ_ALUT18_DATGAIN_VGA1ATTEN_18_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT19__DEQ_ALUT18_RESETVAL         (0x01860187U)

/* DEQ_ALUT21__DEQ_ALUT20 */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT21__DEQ_ALUT20_DATGAIN_VGA2ATTEN_21_PREG_MASK (0x0FC00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT21__DEQ_ALUT20_DATGAIN_VGA2ATTEN_21_PREG_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT21__DEQ_ALUT20_DATGAIN_VGA2ATTEN_21_PREG_RESETVAL (0x00000005U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT21__DEQ_ALUT20_DATGAIN_VGA2ATTEN_21_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT21__DEQ_ALUT20_DATGAIN_VGA1ATTEN_21_PREG_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT21__DEQ_ALUT20_DATGAIN_VGA1ATTEN_21_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT21__DEQ_ALUT20_DATGAIN_VGA1ATTEN_21_PREG_RESETVAL (0x00000005U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT21__DEQ_ALUT20_DATGAIN_VGA1ATTEN_21_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT21__DEQ_ALUT20_DATGAIN_VGA2ATTEN_20_PREG_MASK (0x00000FC0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT21__DEQ_ALUT20_DATGAIN_VGA2ATTEN_20_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT21__DEQ_ALUT20_DATGAIN_VGA2ATTEN_20_PREG_RESETVAL (0x00000005U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT21__DEQ_ALUT20_DATGAIN_VGA2ATTEN_20_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT21__DEQ_ALUT20_DATGAIN_VGA1ATTEN_20_PREG_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT21__DEQ_ALUT20_DATGAIN_VGA1ATTEN_20_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT21__DEQ_ALUT20_DATGAIN_VGA1ATTEN_20_PREG_RESETVAL (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT21__DEQ_ALUT20_DATGAIN_VGA1ATTEN_20_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT21__DEQ_ALUT20_RESETVAL         (0x01450146U)

/* DEQ_ALUT23__DEQ_ALUT22 */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT23__DEQ_ALUT22_DATGAIN_VGA2ATTEN_23_PREG_MASK (0x0FC00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT23__DEQ_ALUT22_DATGAIN_VGA2ATTEN_23_PREG_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT23__DEQ_ALUT22_DATGAIN_VGA2ATTEN_23_PREG_RESETVAL (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT23__DEQ_ALUT22_DATGAIN_VGA2ATTEN_23_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT23__DEQ_ALUT22_DATGAIN_VGA1ATTEN_23_PREG_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT23__DEQ_ALUT22_DATGAIN_VGA1ATTEN_23_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT23__DEQ_ALUT22_DATGAIN_VGA1ATTEN_23_PREG_RESETVAL (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT23__DEQ_ALUT22_DATGAIN_VGA1ATTEN_23_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT23__DEQ_ALUT22_DATGAIN_VGA2ATTEN_22_PREG_MASK (0x00000FC0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT23__DEQ_ALUT22_DATGAIN_VGA2ATTEN_22_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT23__DEQ_ALUT22_DATGAIN_VGA2ATTEN_22_PREG_RESETVAL (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT23__DEQ_ALUT22_DATGAIN_VGA2ATTEN_22_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT23__DEQ_ALUT22_DATGAIN_VGA1ATTEN_22_PREG_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT23__DEQ_ALUT22_DATGAIN_VGA1ATTEN_22_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT23__DEQ_ALUT22_DATGAIN_VGA1ATTEN_22_PREG_RESETVAL (0x00000005U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT23__DEQ_ALUT22_DATGAIN_VGA1ATTEN_22_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT23__DEQ_ALUT22_RESETVAL         (0x01040105U)

/* DEQ_ALUT25__DEQ_ALUT24 */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT25__DEQ_ALUT24_DATGAIN_VGA2ATTEN_25_PREG_MASK (0x0FC00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT25__DEQ_ALUT24_DATGAIN_VGA2ATTEN_25_PREG_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT25__DEQ_ALUT24_DATGAIN_VGA2ATTEN_25_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT25__DEQ_ALUT24_DATGAIN_VGA2ATTEN_25_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT25__DEQ_ALUT24_DATGAIN_VGA1ATTEN_25_PREG_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT25__DEQ_ALUT24_DATGAIN_VGA1ATTEN_25_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT25__DEQ_ALUT24_DATGAIN_VGA1ATTEN_25_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT25__DEQ_ALUT24_DATGAIN_VGA1ATTEN_25_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT25__DEQ_ALUT24_DATGAIN_VGA2ATTEN_24_PREG_MASK (0x00000FC0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT25__DEQ_ALUT24_DATGAIN_VGA2ATTEN_24_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT25__DEQ_ALUT24_DATGAIN_VGA2ATTEN_24_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT25__DEQ_ALUT24_DATGAIN_VGA2ATTEN_24_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT25__DEQ_ALUT24_DATGAIN_VGA1ATTEN_24_PREG_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT25__DEQ_ALUT24_DATGAIN_VGA1ATTEN_24_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT25__DEQ_ALUT24_DATGAIN_VGA1ATTEN_24_PREG_RESETVAL (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT25__DEQ_ALUT24_DATGAIN_VGA1ATTEN_24_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT25__DEQ_ALUT24_RESETVAL         (0x00C300C4U)

/* DEQ_ALUT27__DEQ_ALUT26 */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT27__DEQ_ALUT26_DATGAIN_VGA2ATTEN_27_PREG_MASK (0x0FC00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT27__DEQ_ALUT26_DATGAIN_VGA2ATTEN_27_PREG_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT27__DEQ_ALUT26_DATGAIN_VGA2ATTEN_27_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT27__DEQ_ALUT26_DATGAIN_VGA2ATTEN_27_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT27__DEQ_ALUT26_DATGAIN_VGA1ATTEN_27_PREG_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT27__DEQ_ALUT26_DATGAIN_VGA1ATTEN_27_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT27__DEQ_ALUT26_DATGAIN_VGA1ATTEN_27_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT27__DEQ_ALUT26_DATGAIN_VGA1ATTEN_27_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT27__DEQ_ALUT26_DATGAIN_VGA2ATTEN_26_PREG_MASK (0x00000FC0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT27__DEQ_ALUT26_DATGAIN_VGA2ATTEN_26_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT27__DEQ_ALUT26_DATGAIN_VGA2ATTEN_26_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT27__DEQ_ALUT26_DATGAIN_VGA2ATTEN_26_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT27__DEQ_ALUT26_DATGAIN_VGA1ATTEN_26_PREG_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT27__DEQ_ALUT26_DATGAIN_VGA1ATTEN_26_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT27__DEQ_ALUT26_DATGAIN_VGA1ATTEN_26_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT27__DEQ_ALUT26_DATGAIN_VGA1ATTEN_26_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT27__DEQ_ALUT26_RESETVAL         (0x00820083U)

/* DEQ_ALUT29__DEQ_ALUT28 */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT29__DEQ_ALUT28_DATGAIN_VGA2ATTEN_29_PREG_MASK (0x0FC00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT29__DEQ_ALUT28_DATGAIN_VGA2ATTEN_29_PREG_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT29__DEQ_ALUT28_DATGAIN_VGA2ATTEN_29_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT29__DEQ_ALUT28_DATGAIN_VGA2ATTEN_29_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT29__DEQ_ALUT28_DATGAIN_VGA1ATTEN_29_PREG_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT29__DEQ_ALUT28_DATGAIN_VGA1ATTEN_29_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT29__DEQ_ALUT28_DATGAIN_VGA1ATTEN_29_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT29__DEQ_ALUT28_DATGAIN_VGA1ATTEN_29_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT29__DEQ_ALUT28_DATGAIN_VGA2ATTEN_28_PREG_MASK (0x00000FC0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT29__DEQ_ALUT28_DATGAIN_VGA2ATTEN_28_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT29__DEQ_ALUT28_DATGAIN_VGA2ATTEN_28_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT29__DEQ_ALUT28_DATGAIN_VGA2ATTEN_28_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT29__DEQ_ALUT28_DATGAIN_VGA1ATTEN_28_PREG_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT29__DEQ_ALUT28_DATGAIN_VGA1ATTEN_28_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT29__DEQ_ALUT28_DATGAIN_VGA1ATTEN_28_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT29__DEQ_ALUT28_DATGAIN_VGA1ATTEN_28_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT29__DEQ_ALUT28_RESETVAL         (0x00410042U)

/* DEQ_ALUT31__DEQ_ALUT30 */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT31__DEQ_ALUT30_DATGAIN_VGA2ATTEN_31_PREG_MASK (0x0FC00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT31__DEQ_ALUT30_DATGAIN_VGA2ATTEN_31_PREG_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT31__DEQ_ALUT30_DATGAIN_VGA2ATTEN_31_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT31__DEQ_ALUT30_DATGAIN_VGA2ATTEN_31_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT31__DEQ_ALUT30_DATGAIN_VGA1ATTEN_31_PREG_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT31__DEQ_ALUT30_DATGAIN_VGA1ATTEN_31_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT31__DEQ_ALUT30_DATGAIN_VGA1ATTEN_31_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT31__DEQ_ALUT30_DATGAIN_VGA1ATTEN_31_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT31__DEQ_ALUT30_DATGAIN_VGA2ATTEN_30_PREG_MASK (0x00000FC0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT31__DEQ_ALUT30_DATGAIN_VGA2ATTEN_30_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT31__DEQ_ALUT30_DATGAIN_VGA2ATTEN_30_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT31__DEQ_ALUT30_DATGAIN_VGA2ATTEN_30_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT31__DEQ_ALUT30_DATGAIN_VGA1ATTEN_30_PREG_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT31__DEQ_ALUT30_DATGAIN_VGA1ATTEN_30_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT31__DEQ_ALUT30_DATGAIN_VGA1ATTEN_30_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT31__DEQ_ALUT30_DATGAIN_VGA1ATTEN_30_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_ALUT31__DEQ_ALUT30_RESETVAL         (0x00000001U)

/* DEQ_DFETAP0__DEQ_DFETAP_CTRL_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP0__DEQ_DFETAP_CTRL_PREG_DATDFE_TAP0_THRESH_MNT_PREG_MASK (0x00F00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP0__DEQ_DFETAP_CTRL_PREG_DATDFE_TAP0_THRESH_MNT_PREG_SHIFT (0x00000014U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP0__DEQ_DFETAP_CTRL_PREG_DATDFE_TAP0_THRESH_MNT_PREG_RESETVAL (0x0000000AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP0__DEQ_DFETAP_CTRL_PREG_DATDFE_TAP0_THRESH_MNT_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP0__DEQ_DFETAP_CTRL_PREG_DATDFE_TAP0_THRESH_ACQ_PREG_MASK (0x000F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP0__DEQ_DFETAP_CTRL_PREG_DATDFE_TAP0_THRESH_ACQ_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP0__DEQ_DFETAP_CTRL_PREG_DATDFE_TAP0_THRESH_ACQ_PREG_RESETVAL (0x0000000BU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP0__DEQ_DFETAP_CTRL_PREG_DATDFE_TAP0_THRESH_ACQ_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP0__DEQ_DFETAP_CTRL_PREG_SUM_TAP4STEPSIZE_PREG_MASK (0x00000300U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP0__DEQ_DFETAP_CTRL_PREG_SUM_TAP4STEPSIZE_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP0__DEQ_DFETAP_CTRL_PREG_SUM_TAP4STEPSIZE_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP0__DEQ_DFETAP_CTRL_PREG_SUM_TAP4STEPSIZE_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP0__DEQ_DFETAP_CTRL_PREG_SUM_TAP3STEPSIZE_PREG_MASK (0x000000C0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP0__DEQ_DFETAP_CTRL_PREG_SUM_TAP3STEPSIZE_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP0__DEQ_DFETAP_CTRL_PREG_SUM_TAP3STEPSIZE_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP0__DEQ_DFETAP_CTRL_PREG_SUM_TAP3STEPSIZE_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP0__DEQ_DFETAP_CTRL_PREG_SUM_TAP2STEPSIZE_PREG_MASK (0x00000030U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP0__DEQ_DFETAP_CTRL_PREG_SUM_TAP2STEPSIZE_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP0__DEQ_DFETAP_CTRL_PREG_SUM_TAP2STEPSIZE_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP0__DEQ_DFETAP_CTRL_PREG_SUM_TAP2STEPSIZE_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP0__DEQ_DFETAP_CTRL_PREG_SUM_TAP1STEPSIZE_PREG_MASK (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP0__DEQ_DFETAP_CTRL_PREG_SUM_TAP1STEPSIZE_PREG_SHIFT (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP0__DEQ_DFETAP_CTRL_PREG_SUM_TAP1STEPSIZE_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP0__DEQ_DFETAP_CTRL_PREG_SUM_TAP1STEPSIZE_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP0__DEQ_DFETAP_CTRL_PREG_SUM_TAP0STEPSIZE_PREG_MASK (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP0__DEQ_DFETAP_CTRL_PREG_SUM_TAP0STEPSIZE_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP0__DEQ_DFETAP_CTRL_PREG_SUM_TAP0STEPSIZE_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP0__DEQ_DFETAP_CTRL_PREG_SUM_TAP0STEPSIZE_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP0__DEQ_DFETAP_CTRL_PREG_RESETVAL (0x00AB03F4U)

/* DEQ_DFETAP1__DEQ_DFETAP0_OVR */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP1__DEQ_DFETAP0_OVR_DATDFE_TAP1_THRESH_MNT_PREG_MASK (0x00F00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP1__DEQ_DFETAP0_OVR_DATDFE_TAP1_THRESH_MNT_PREG_SHIFT (0x00000014U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP1__DEQ_DFETAP0_OVR_DATDFE_TAP1_THRESH_MNT_PREG_RESETVAL (0x0000000AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP1__DEQ_DFETAP0_OVR_DATDFE_TAP1_THRESH_MNT_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP1__DEQ_DFETAP0_OVR_DATDFE_TAP1_THRESH_ACQ_PREG_MASK (0x000F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP1__DEQ_DFETAP0_OVR_DATDFE_TAP1_THRESH_ACQ_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP1__DEQ_DFETAP0_OVR_DATDFE_TAP1_THRESH_ACQ_PREG_RESETVAL (0x0000000BU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP1__DEQ_DFETAP0_OVR_DATDFE_TAP1_THRESH_ACQ_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP1__DEQ_DFETAP0_OVR_DATDFE_TAP0_OVREN_PREG_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP1__DEQ_DFETAP0_OVR_DATDFE_TAP0_OVREN_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP1__DEQ_DFETAP0_OVR_DATDFE_TAP0_OVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP1__DEQ_DFETAP0_OVR_DATDFE_TAP0_OVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP1__DEQ_DFETAP0_OVR_DATDFE_TAP0_OVR_PREG_MASK (0x000000FFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP1__DEQ_DFETAP0_OVR_DATDFE_TAP0_OVR_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP1__DEQ_DFETAP0_OVR_DATDFE_TAP0_OVR_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP1__DEQ_DFETAP0_OVR_DATDFE_TAP0_OVR_PREG_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP1__DEQ_DFETAP0_OVR_RESETVAL   (0x00AB0000U)

/* DEQ_DFETAP2__DEQ_DFETAP1_OVR */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP2__DEQ_DFETAP1_OVR_DATDFE_TAP2_THRESH_MNT_PREG_MASK (0x00F00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP2__DEQ_DFETAP1_OVR_DATDFE_TAP2_THRESH_MNT_PREG_SHIFT (0x00000014U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP2__DEQ_DFETAP1_OVR_DATDFE_TAP2_THRESH_MNT_PREG_RESETVAL (0x0000000AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP2__DEQ_DFETAP1_OVR_DATDFE_TAP2_THRESH_MNT_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP2__DEQ_DFETAP1_OVR_DATDFE_TAP2_THRESH_ACQ_PREG_MASK (0x000F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP2__DEQ_DFETAP1_OVR_DATDFE_TAP2_THRESH_ACQ_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP2__DEQ_DFETAP1_OVR_DATDFE_TAP2_THRESH_ACQ_PREG_RESETVAL (0x0000000BU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP2__DEQ_DFETAP1_OVR_DATDFE_TAP2_THRESH_ACQ_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP2__DEQ_DFETAP1_OVR_DATDFE_TAP1_OVREN_PREG_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP2__DEQ_DFETAP1_OVR_DATDFE_TAP1_OVREN_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP2__DEQ_DFETAP1_OVR_DATDFE_TAP1_OVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP2__DEQ_DFETAP1_OVR_DATDFE_TAP1_OVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP2__DEQ_DFETAP1_OVR_DATDFE_TAP1_OVR_PREG_MASK (0x000000FFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP2__DEQ_DFETAP1_OVR_DATDFE_TAP1_OVR_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP2__DEQ_DFETAP1_OVR_DATDFE_TAP1_OVR_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP2__DEQ_DFETAP1_OVR_DATDFE_TAP1_OVR_PREG_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP2__DEQ_DFETAP1_OVR_RESETVAL   (0x00AB0000U)

/* DEQ_DFETAP3__DEQ_DFETAP2_OVR */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP3__DEQ_DFETAP2_OVR_DATDFE_TAP3_THRESH_MNT_PREG_MASK (0x00F00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP3__DEQ_DFETAP2_OVR_DATDFE_TAP3_THRESH_MNT_PREG_SHIFT (0x00000014U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP3__DEQ_DFETAP2_OVR_DATDFE_TAP3_THRESH_MNT_PREG_RESETVAL (0x0000000AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP3__DEQ_DFETAP2_OVR_DATDFE_TAP3_THRESH_MNT_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP3__DEQ_DFETAP2_OVR_DATDFE_TAP3_THRESH_ACQ_PREG_MASK (0x000F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP3__DEQ_DFETAP2_OVR_DATDFE_TAP3_THRESH_ACQ_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP3__DEQ_DFETAP2_OVR_DATDFE_TAP3_THRESH_ACQ_PREG_RESETVAL (0x0000000BU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP3__DEQ_DFETAP2_OVR_DATDFE_TAP3_THRESH_ACQ_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP3__DEQ_DFETAP2_OVR_DATDFE_TAP2_OVREN_PREG_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP3__DEQ_DFETAP2_OVR_DATDFE_TAP2_OVREN_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP3__DEQ_DFETAP2_OVR_DATDFE_TAP2_OVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP3__DEQ_DFETAP2_OVR_DATDFE_TAP2_OVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP3__DEQ_DFETAP2_OVR_DATDFE_TAP2_OVR_PREG_MASK (0x000000FFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP3__DEQ_DFETAP2_OVR_DATDFE_TAP2_OVR_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP3__DEQ_DFETAP2_OVR_DATDFE_TAP2_OVR_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP3__DEQ_DFETAP2_OVR_DATDFE_TAP2_OVR_PREG_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP3__DEQ_DFETAP2_OVR_RESETVAL   (0x00AB0000U)

/* DEQ_DFETAP4_PREG__DEQ_DFETAP3_OVR */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP4_PREG__DEQ_DFETAP3_OVR_DATDFE_TAP4_THRESH_MNT_PREG_MASK (0x00F00000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP4_PREG__DEQ_DFETAP3_OVR_DATDFE_TAP4_THRESH_MNT_PREG_SHIFT (0x00000014U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP4_PREG__DEQ_DFETAP3_OVR_DATDFE_TAP4_THRESH_MNT_PREG_RESETVAL (0x0000000AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP4_PREG__DEQ_DFETAP3_OVR_DATDFE_TAP4_THRESH_MNT_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP4_PREG__DEQ_DFETAP3_OVR_DATDFE_TAP4_THRESH_ACQ_PREG_MASK (0x000F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP4_PREG__DEQ_DFETAP3_OVR_DATDFE_TAP4_THRESH_ACQ_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP4_PREG__DEQ_DFETAP3_OVR_DATDFE_TAP4_THRESH_ACQ_PREG_RESETVAL (0x0000000BU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP4_PREG__DEQ_DFETAP3_OVR_DATDFE_TAP4_THRESH_ACQ_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP4_PREG__DEQ_DFETAP3_OVR_DATDFE_TAP3_OVREN_PREG_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP4_PREG__DEQ_DFETAP3_OVR_DATDFE_TAP3_OVREN_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP4_PREG__DEQ_DFETAP3_OVR_DATDFE_TAP3_OVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP4_PREG__DEQ_DFETAP3_OVR_DATDFE_TAP3_OVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP4_PREG__DEQ_DFETAP3_OVR_DATDFE_TAP3_OVR_PREG_MASK (0x000000FFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP4_PREG__DEQ_DFETAP3_OVR_DATDFE_TAP3_OVR_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP4_PREG__DEQ_DFETAP3_OVR_DATDFE_TAP3_OVR_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP4_PREG__DEQ_DFETAP3_OVR_DATDFE_TAP3_OVR_PREG_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_DFETAP4_PREG__DEQ_DFETAP3_OVR_RESETVAL (0x00AB0000U)

/* DATDFE_TAPCAP_THRESH_PREG__DEQ_DFETAP4_OVR */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DATDFE_TAPCAP_THRESH_PREG__DEQ_DFETAP4_OVR_DATDFE_TAPCAP_THRESH_PREG_MASK (0x0FFF0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DATDFE_TAPCAP_THRESH_PREG__DEQ_DFETAP4_OVR_DATDFE_TAPCAP_THRESH_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DATDFE_TAPCAP_THRESH_PREG__DEQ_DFETAP4_OVR_DATDFE_TAPCAP_THRESH_PREG_RESETVAL (0x00000FFFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DATDFE_TAPCAP_THRESH_PREG__DEQ_DFETAP4_OVR_DATDFE_TAPCAP_THRESH_PREG_MAX (0x00000FFFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DATDFE_TAPCAP_THRESH_PREG__DEQ_DFETAP4_OVR_DATDFE_TAP4_OVREN_PREG_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DATDFE_TAPCAP_THRESH_PREG__DEQ_DFETAP4_OVR_DATDFE_TAP4_OVREN_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DATDFE_TAPCAP_THRESH_PREG__DEQ_DFETAP4_OVR_DATDFE_TAP4_OVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DATDFE_TAPCAP_THRESH_PREG__DEQ_DFETAP4_OVR_DATDFE_TAP4_OVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DATDFE_TAPCAP_THRESH_PREG__DEQ_DFETAP4_OVR_DATDFE_TAP4_OVR_PREG_MASK (0x000000FFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DATDFE_TAPCAP_THRESH_PREG__DEQ_DFETAP4_OVR_DATDFE_TAP4_OVR_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DATDFE_TAPCAP_THRESH_PREG__DEQ_DFETAP4_OVR_DATDFE_TAP4_OVR_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DATDFE_TAPCAP_THRESH_PREG__DEQ_DFETAP4_OVR_DATDFE_TAP4_OVR_PREG_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DATDFE_TAPCAP_THRESH_PREG__DEQ_DFETAP4_OVR_RESETVAL (0x0FFF0000U)

/* DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_TAU_TRAINING_MASK_PREG_MASK (0x02000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_TAU_TRAINING_MASK_PREG_SHIFT (0x00000019U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_TAU_TRAINING_MASK_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_TAU_TRAINING_MASK_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_DATGAIN_TRAINING_MASK_PREG_MASK (0x01000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_DATGAIN_TRAINING_MASK_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_DATGAIN_TRAINING_MASK_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_DATGAIN_TRAINING_MASK_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_DATOFF_TRAINING_MASK_PREG_MASK (0x00800000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_DATOFF_TRAINING_MASK_PREG_SHIFT (0x00000017U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_DATOFF_TRAINING_MASK_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_DATOFF_TRAINING_MASK_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_DATDFE4_TRAINING_MASK_PREG_MASK (0x00400000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_DATDFE4_TRAINING_MASK_PREG_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_DATDFE4_TRAINING_MASK_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_DATDFE4_TRAINING_MASK_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_DATDFE3_TRAINING_MASK_PREG_MASK (0x00200000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_DATDFE3_TRAINING_MASK_PREG_SHIFT (0x00000015U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_DATDFE3_TRAINING_MASK_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_DATDFE3_TRAINING_MASK_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_DATDFE2_TRAINING_MASK_PREG_MASK (0x00100000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_DATDFE2_TRAINING_MASK_PREG_SHIFT (0x00000014U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_DATDFE2_TRAINING_MASK_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_DATDFE2_TRAINING_MASK_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_DATDFE1_TRAINING_MASK_PREG_MASK (0x00080000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_DATDFE1_TRAINING_MASK_PREG_SHIFT (0x00000013U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_DATDFE1_TRAINING_MASK_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_DATDFE1_TRAINING_MASK_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_DATDFE0_TRAINING_MASK_PREG_MASK (0x00040000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_DATDFE0_TRAINING_MASK_PREG_SHIFT (0x00000012U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_DATDFE0_TRAINING_MASK_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_DATDFE0_TRAINING_MASK_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_PRECUR_TRAINING_MASK_PREG_MASK (0x00020000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_PRECUR_TRAINING_MASK_PREG_SHIFT (0x00000011U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_PRECUR_TRAINING_MASK_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_PRECUR_TRAINING_MASK_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_FALSEEYE_TRAINING_MASK_PREG_MASK (0x00010000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_FALSEEYE_TRAINING_MASK_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_FALSEEYE_TRAINING_MASK_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_FALSEEYE_TRAINING_MASK_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_EN_1010_IGNORE_MODE3_PREG_MASK (0x00001000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_EN_1010_IGNORE_MODE3_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_EN_1010_IGNORE_MODE3_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_EN_1010_IGNORE_MODE3_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_EN_1010_IGNORE_MODE2_PREG_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_EN_1010_IGNORE_MODE2_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_EN_1010_IGNORE_MODE2_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_EN_1010_IGNORE_MODE2_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_EN_1010_IGNORE_MODE1_PREG_MASK (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_EN_1010_IGNORE_MODE1_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_EN_1010_IGNORE_MODE1_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_EN_1010_IGNORE_MODE1_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_EN_1010_IGNORE_MODE0_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_EN_1010_IGNORE_MODE0_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_EN_1010_IGNORE_MODE0_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_DFE_EN_1010_IGNORE_MODE0_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_TRAINING_MASK_PREG__DFE_EN_1010_IGNORE_PREG_RESETVAL (0x00000000U)

/* DFE_EN_1010_IGNORE_DIAG_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_EN_1010_IGNORE_DIAG_PREG_DFE_1010_DIAGCNTR_VAL_MASK (0x000000FEU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_EN_1010_IGNORE_DIAG_PREG_DFE_1010_DIAGCNTR_VAL_SHIFT (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_EN_1010_IGNORE_DIAG_PREG_DFE_1010_DIAGCNTR_VAL_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_EN_1010_IGNORE_DIAG_PREG_DFE_1010_DIAGCNTR_VAL_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_EN_1010_IGNORE_DIAG_PREG_DFE_1010_DIAGCNTR_EN_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_EN_1010_IGNORE_DIAG_PREG_DFE_1010_DIAGCNTR_EN_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_EN_1010_IGNORE_DIAG_PREG_DFE_1010_DIAGCNTR_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_EN_1010_IGNORE_DIAG_PREG_DFE_1010_DIAGCNTR_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DFE_EN_1010_IGNORE_DIAG_PREG_RESETVAL   (0x00000000U)

/* DEQ_PRECUR_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_PRECUR_PREG_PRECUR_THRESH_PREG_MASK (0x0000000FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_PRECUR_PREG_PRECUR_THRESH_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_PRECUR_PREG_PRECUR_THRESH_PREG_RESETVAL (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_PRECUR_PREG_PRECUR_THRESH_PREG_MAX  (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_PRECUR_PREG_RESETVAL                (0x00000008U)

/* DEQ_POSTCUR_INCR_PREG__DEQ_POSTCUR_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_INCR_PREG__DEQ_POSTCUR_PREG_POSTCUR_INCR_TAP0SGN_PREG_MASK (0x80000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_INCR_PREG__DEQ_POSTCUR_PREG_POSTCUR_INCR_TAP0SGN_PREG_SHIFT (0x0000001FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_INCR_PREG__DEQ_POSTCUR_PREG_POSTCUR_INCR_TAP0SGN_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_INCR_PREG__DEQ_POSTCUR_PREG_POSTCUR_INCR_TAP0SGN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_INCR_PREG__DEQ_POSTCUR_PREG_POSTCUR_INCR_TAP0MAG_PREG_MASK (0x7F000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_INCR_PREG__DEQ_POSTCUR_PREG_POSTCUR_INCR_TAP0MAG_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_INCR_PREG__DEQ_POSTCUR_PREG_POSTCUR_INCR_TAP0MAG_PREG_RESETVAL (0x00000040U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_INCR_PREG__DEQ_POSTCUR_PREG_POSTCUR_INCR_TAP0MAG_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_INCR_PREG__DEQ_POSTCUR_PREG_POSTCUR_INCR_TAP1SGN_PREG_MASK (0x00800000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_INCR_PREG__DEQ_POSTCUR_PREG_POSTCUR_INCR_TAP1SGN_PREG_SHIFT (0x00000017U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_INCR_PREG__DEQ_POSTCUR_PREG_POSTCUR_INCR_TAP1SGN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_INCR_PREG__DEQ_POSTCUR_PREG_POSTCUR_INCR_TAP1SGN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_INCR_PREG__DEQ_POSTCUR_PREG_POSTCUR_INCR_TAP1MAG_PREG_MASK (0x007F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_INCR_PREG__DEQ_POSTCUR_PREG_POSTCUR_INCR_TAP1MAG_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_INCR_PREG__DEQ_POSTCUR_PREG_POSTCUR_INCR_TAP1MAG_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_INCR_PREG__DEQ_POSTCUR_PREG_POSTCUR_INCR_TAP1MAG_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_INCR_PREG__DEQ_POSTCUR_PREG_POSTCUR_INCR_GAIN_PREG_MASK (0x000003E0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_INCR_PREG__DEQ_POSTCUR_PREG_POSTCUR_INCR_GAIN_PREG_SHIFT (0x00000005U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_INCR_PREG__DEQ_POSTCUR_PREG_POSTCUR_INCR_GAIN_PREG_RESETVAL (0x00000014U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_INCR_PREG__DEQ_POSTCUR_PREG_POSTCUR_INCR_GAIN_PREG_MAX (0x0000001FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_INCR_PREG__DEQ_POSTCUR_PREG_POSTCUR_DECR_GAIN_PREG_MASK (0x0000001FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_INCR_PREG__DEQ_POSTCUR_PREG_POSTCUR_DECR_GAIN_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_INCR_PREG__DEQ_POSTCUR_PREG_POSTCUR_DECR_GAIN_PREG_RESETVAL (0x0000001BU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_INCR_PREG__DEQ_POSTCUR_PREG_POSTCUR_DECR_GAIN_PREG_MAX (0x0000001FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_INCR_PREG__DEQ_POSTCUR_PREG_RESETVAL (0xC003029BU)

/* DEQ_POSTCUR_DECR_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_DECR_PREG_POSTCUR_DECR_TAP0SGN_PREG_MASK (0x00008000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_DECR_PREG_POSTCUR_DECR_TAP0SGN_PREG_SHIFT (0x0000000FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_DECR_PREG_POSTCUR_DECR_TAP0SGN_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_DECR_PREG_POSTCUR_DECR_TAP0SGN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_DECR_PREG_POSTCUR_DECR_TAP0MAG_PREG_MASK (0x00007F00U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_DECR_PREG_POSTCUR_DECR_TAP0MAG_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_DECR_PREG_POSTCUR_DECR_TAP0MAG_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_DECR_PREG_POSTCUR_DECR_TAP0MAG_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_DECR_PREG_POSTCUR_DECR_TAP1SGN_PREG_MASK (0x00000080U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_DECR_PREG_POSTCUR_DECR_TAP1SGN_PREG_SHIFT (0x00000007U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_DECR_PREG_POSTCUR_DECR_TAP1SGN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_DECR_PREG_POSTCUR_DECR_TAP1SGN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_DECR_PREG_POSTCUR_DECR_TAP1MAG_PREG_MASK (0x0000007FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_DECR_PREG_POSTCUR_DECR_TAP1MAG_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_DECR_PREG_POSTCUR_DECR_TAP1MAG_PREG_RESETVAL (0x00000005U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_DECR_PREG_POSTCUR_DECR_TAP1MAG_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_POSTCUR_DECR_PREG_RESETVAL          (0x00008105U)

/* DEQ_FALSEEYE_CTRL_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FALSEEYE_CTRL_PREG_FALSEEYE_KICKVAL_PREG_MASK (0x00003F00U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FALSEEYE_CTRL_PREG_FALSEEYE_KICKVAL_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FALSEEYE_CTRL_PREG_FALSEEYE_KICKVAL_PREG_RESETVAL (0x00000020U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FALSEEYE_CTRL_PREG_FALSEEYE_KICKVAL_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FALSEEYE_CTRL_PREG_FALSEEYE_DISABLE_PREG_MASK (0x00000080U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FALSEEYE_CTRL_PREG_FALSEEYE_DISABLE_PREG_SHIFT (0x00000007U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FALSEEYE_CTRL_PREG_FALSEEYE_DISABLE_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FALSEEYE_CTRL_PREG_FALSEEYE_DISABLE_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FALSEEYE_CTRL_PREG_FALSEEYE_BW_PREG_MASK (0x00000060U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FALSEEYE_CTRL_PREG_FALSEEYE_BW_PREG_SHIFT (0x00000005U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FALSEEYE_CTRL_PREG_FALSEEYE_BW_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FALSEEYE_CTRL_PREG_FALSEEYE_BW_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FALSEEYE_CTRL_PREG_FALSEEYE_THRESH_PREG_MASK (0x0000001FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FALSEEYE_CTRL_PREG_FALSEEYE_THRESH_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FALSEEYE_CTRL_PREG_FALSEEYE_THRESH_PREG_RESETVAL (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FALSEEYE_CTRL_PREG_FALSEEYE_THRESH_PREG_MAX (0x0000001FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_FALSEEYE_CTRL_PREG_RESETVAL         (0x0000204CU)

/* DEQ_TAU_CTRL1_FAST_MAINT_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_CTRL1_FAST_MAINT_PREG_TAU_DISABLE_FAST_MAINT_PREG_MASK (0x40000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_CTRL1_FAST_MAINT_PREG_TAU_DISABLE_FAST_MAINT_PREG_SHIFT (0x0000001EU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_CTRL1_FAST_MAINT_PREG_TAU_DISABLE_FAST_MAINT_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_CTRL1_FAST_MAINT_PREG_TAU_DISABLE_FAST_MAINT_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_CTRL1_FAST_MAINT_PREG_TAU_FAST_MAINT_TIME_PREG_MASK (0x3C000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_CTRL1_FAST_MAINT_PREG_TAU_FAST_MAINT_TIME_PREG_SHIFT (0x0000001AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_CTRL1_FAST_MAINT_PREG_TAU_FAST_MAINT_TIME_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_CTRL1_FAST_MAINT_PREG_TAU_FAST_MAINT_TIME_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_CTRL1_FAST_MAINT_PREG_TAU_FAST_MAINT_THRESH_PREG_MASK (0x03FF0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_CTRL1_FAST_MAINT_PREG_TAU_FAST_MAINT_THRESH_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_CTRL1_FAST_MAINT_PREG_TAU_FAST_MAINT_THRESH_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_CTRL1_FAST_MAINT_PREG_TAU_FAST_MAINT_THRESH_PREG_MAX (0x000003FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_CTRL1_FAST_MAINT_PREG_RESETVAL  (0x0C010000U)

/* DEQ_TAU_CTRL2_PREG__DEQ_TAU_CTRL1_SLOW_MAINT_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_CTRL2_PREG__DEQ_TAU_CTRL1_SLOW_MAINT_PREG_TAU_DELTAMAX_PREG_MASK (0x3F000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_CTRL2_PREG__DEQ_TAU_CTRL1_SLOW_MAINT_PREG_TAU_DELTAMAX_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_CTRL2_PREG__DEQ_TAU_CTRL1_SLOW_MAINT_PREG_TAU_DELTAMAX_PREG_RESETVAL (0x0000001CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_CTRL2_PREG__DEQ_TAU_CTRL1_SLOW_MAINT_PREG_TAU_DELTAMAX_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_CTRL2_PREG__DEQ_TAU_CTRL1_SLOW_MAINT_PREG_TAU_DELTAMIN_PREG_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_CTRL2_PREG__DEQ_TAU_CTRL1_SLOW_MAINT_PREG_TAU_DELTAMIN_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_CTRL2_PREG__DEQ_TAU_CTRL1_SLOW_MAINT_PREG_TAU_DELTAMIN_PREG_RESETVAL (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_CTRL2_PREG__DEQ_TAU_CTRL1_SLOW_MAINT_PREG_TAU_DELTAMIN_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_CTRL2_PREG__DEQ_TAU_CTRL1_SLOW_MAINT_PREG_TAU_DISABLE_SLOW_MAINT_PREG_MASK (0x00004000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_CTRL2_PREG__DEQ_TAU_CTRL1_SLOW_MAINT_PREG_TAU_DISABLE_SLOW_MAINT_PREG_SHIFT (0x0000000EU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_CTRL2_PREG__DEQ_TAU_CTRL1_SLOW_MAINT_PREG_TAU_DISABLE_SLOW_MAINT_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_CTRL2_PREG__DEQ_TAU_CTRL1_SLOW_MAINT_PREG_TAU_DISABLE_SLOW_MAINT_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_CTRL2_PREG__DEQ_TAU_CTRL1_SLOW_MAINT_PREG_TAU_SLOW_MAINT_TIME_PREG_MASK (0x00003C00U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_CTRL2_PREG__DEQ_TAU_CTRL1_SLOW_MAINT_PREG_TAU_SLOW_MAINT_TIME_PREG_SHIFT (0x0000000AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_CTRL2_PREG__DEQ_TAU_CTRL1_SLOW_MAINT_PREG_TAU_SLOW_MAINT_TIME_PREG_RESETVAL (0x0000000FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_CTRL2_PREG__DEQ_TAU_CTRL1_SLOW_MAINT_PREG_TAU_SLOW_MAINT_TIME_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_CTRL2_PREG__DEQ_TAU_CTRL1_SLOW_MAINT_PREG_TAU_SLOW_MAINT_THRESH_PREG_MASK (0x000003FFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_CTRL2_PREG__DEQ_TAU_CTRL1_SLOW_MAINT_PREG_TAU_SLOW_MAINT_THRESH_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_CTRL2_PREG__DEQ_TAU_CTRL1_SLOW_MAINT_PREG_TAU_SLOW_MAINT_THRESH_PREG_RESETVAL (0x00000040U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_CTRL2_PREG__DEQ_TAU_CTRL1_SLOW_MAINT_PREG_TAU_SLOW_MAINT_THRESH_PREG_MAX (0x000003FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_CTRL2_PREG__DEQ_TAU_CTRL1_SLOW_MAINT_PREG_RESETVAL (0x1C043C40U)

/* DEQ_BLK_TAU_DELTA_PREG__DEQ_TAU_CTRL3_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_DELTA_PREG__DEQ_TAU_CTRL3_PREG_BLK_TAU_DELTAMAX_PREG_MASK (0x3F000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_DELTA_PREG__DEQ_TAU_CTRL3_PREG_BLK_TAU_DELTAMAX_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_DELTA_PREG__DEQ_TAU_CTRL3_PREG_BLK_TAU_DELTAMAX_PREG_RESETVAL (0x0000000EU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_DELTA_PREG__DEQ_TAU_CTRL3_PREG_BLK_TAU_DELTAMAX_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_DELTA_PREG__DEQ_TAU_CTRL3_PREG_BLK_TAU_DELTAMIN_PREG_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_DELTA_PREG__DEQ_TAU_CTRL3_PREG_BLK_TAU_DELTAMIN_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_DELTA_PREG__DEQ_TAU_CTRL3_PREG_BLK_TAU_DELTAMIN_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_DELTA_PREG__DEQ_TAU_CTRL3_PREG_BLK_TAU_DELTAMIN_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_DELTA_PREG__DEQ_TAU_CTRL3_PREG_TAU_MODE_PREG_MASK (0x0000C000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_DELTA_PREG__DEQ_TAU_CTRL3_PREG_TAU_MODE_PREG_SHIFT (0x0000000EU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_DELTA_PREG__DEQ_TAU_CTRL3_PREG_TAU_MODE_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_DELTA_PREG__DEQ_TAU_CTRL3_PREG_TAU_MODE_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_DELTA_PREG__DEQ_TAU_CTRL3_PREG_MV_DPI_ACCUM_EQ_PREG_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_DELTA_PREG__DEQ_TAU_CTRL3_PREG_MV_DPI_ACCUM_EQ_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_DELTA_PREG__DEQ_TAU_CTRL3_PREG_MV_DPI_ACCUM_EQ_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_DELTA_PREG__DEQ_TAU_CTRL3_PREG_MV_DPI_ACCUM_EQ_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_DELTA_PREG__DEQ_TAU_CTRL3_PREG_CONCURRENT_EPIOFFSET_PREG_MASK (0x000000F0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_DELTA_PREG__DEQ_TAU_CTRL3_PREG_CONCURRENT_EPIOFFSET_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_DELTA_PREG__DEQ_TAU_CTRL3_PREG_CONCURRENT_EPIOFFSET_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_DELTA_PREG__DEQ_TAU_CTRL3_PREG_CONCURRENT_EPIOFFSET_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_DELTA_PREG__DEQ_TAU_CTRL3_PREG_TAU_EPIOFFSET_PREG_MASK (0x0000000FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_DELTA_PREG__DEQ_TAU_CTRL3_PREG_TAU_EPIOFFSET_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_DELTA_PREG__DEQ_TAU_CTRL3_PREG_TAU_EPIOFFSET_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_DELTA_PREG__DEQ_TAU_CTRL3_PREG_TAU_EPIOFFSET_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_DELTA_PREG__DEQ_TAU_CTRL3_PREG_RESETVAL (0x0E020000U)

/* DEQ_OPENEYE_CTRL_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OPENEYE_CTRL_PREG_OPENEYE_DATABLANKEN_PREG_MASK (0x00004000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OPENEYE_CTRL_PREG_OPENEYE_DATABLANKEN_PREG_SHIFT (0x0000000EU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OPENEYE_CTRL_PREG_OPENEYE_DATABLANKEN_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OPENEYE_CTRL_PREG_OPENEYE_DATABLANKEN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OPENEYE_CTRL_PREG_OPENEYE_DISABLE_PREG_MASK (0x00002000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OPENEYE_CTRL_PREG_OPENEYE_DISABLE_PREG_SHIFT (0x0000000DU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OPENEYE_CTRL_PREG_OPENEYE_DISABLE_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OPENEYE_CTRL_PREG_OPENEYE_DISABLE_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OPENEYE_CTRL_PREG_OPENEYE_TAU_SARCNTSEL_PREG_MASK (0x00001800U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OPENEYE_CTRL_PREG_OPENEYE_TAU_SARCNTSEL_PREG_SHIFT (0x0000000BU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OPENEYE_CTRL_PREG_OPENEYE_TAU_SARCNTSEL_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OPENEYE_CTRL_PREG_OPENEYE_TAU_SARCNTSEL_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OPENEYE_CTRL_PREG_OPENEYE_TAU_PICNTSEL_PREG_MASK (0x00000600U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OPENEYE_CTRL_PREG_OPENEYE_TAU_PICNTSEL_PREG_SHIFT (0x00000009U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OPENEYE_CTRL_PREG_OPENEYE_TAU_PICNTSEL_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OPENEYE_CTRL_PREG_OPENEYE_TAU_PICNTSEL_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OPENEYE_CTRL_PREG_OPENEYE_GAIN_ITERCNT_PREG_MASK (0x000001F8U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OPENEYE_CTRL_PREG_OPENEYE_GAIN_ITERCNT_PREG_SHIFT (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OPENEYE_CTRL_PREG_OPENEYE_GAIN_ITERCNT_PREG_RESETVAL (0x0000003FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OPENEYE_CTRL_PREG_OPENEYE_GAIN_ITERCNT_PREG_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OPENEYE_CTRL_PREG_OPENEYE_GAIN_TIME_PREG_MASK (0x00000007U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OPENEYE_CTRL_PREG_OPENEYE_GAIN_TIME_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OPENEYE_CTRL_PREG_OPENEYE_GAIN_TIME_PREG_RESETVAL (0x00000005U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OPENEYE_CTRL_PREG_OPENEYE_GAIN_TIME_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_OPENEYE_CTRL_PREG_RESETVAL          (0x000055FDU)

/* DEQ_PICTRL_PREG__DEQ_PI_OVR_CTRL_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_PICTRL_PREG__DEQ_PI_OVR_CTRL_PREG_PICTRL_HIRES_PREG_MASK (0x00200000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_PICTRL_PREG__DEQ_PI_OVR_CTRL_PREG_PICTRL_HIRES_PREG_SHIFT (0x00000015U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_PICTRL_PREG__DEQ_PI_OVR_CTRL_PREG_PICTRL_HIRES_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_PICTRL_PREG__DEQ_PI_OVR_CTRL_PREG_PICTRL_HIRES_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_PICTRL_PREG__DEQ_PI_OVR_CTRL_PREG_PICTRL_STEPSIZE_PREG_MASK (0x00180000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_PICTRL_PREG__DEQ_PI_OVR_CTRL_PREG_PICTRL_STEPSIZE_PREG_SHIFT (0x00000013U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_PICTRL_PREG__DEQ_PI_OVR_CTRL_PREG_PICTRL_STEPSIZE_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_PICTRL_PREG__DEQ_PI_OVR_CTRL_PREG_PICTRL_STEPSIZE_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_PICTRL_PREG__DEQ_PI_OVR_CTRL_PREG_PICTRL_SETTLE_PREG_MASK (0x00070000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_PICTRL_PREG__DEQ_PI_OVR_CTRL_PREG_PICTRL_SETTLE_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_PICTRL_PREG__DEQ_PI_OVR_CTRL_PREG_PICTRL_SETTLE_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_PICTRL_PREG__DEQ_PI_OVR_CTRL_PREG_PICTRL_SETTLE_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_PICTRL_PREG__DEQ_PI_OVR_CTRL_PREG_EPI_OVREN_PREG_MASK (0x00008000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_PICTRL_PREG__DEQ_PI_OVR_CTRL_PREG_EPI_OVREN_PREG_SHIFT (0x0000000FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_PICTRL_PREG__DEQ_PI_OVR_CTRL_PREG_EPI_OVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_PICTRL_PREG__DEQ_PI_OVR_CTRL_PREG_EPI_OVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_PICTRL_PREG__DEQ_PI_OVR_CTRL_PREG_EPI_OVR_PREG_MASK (0x00007F00U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_PICTRL_PREG__DEQ_PI_OVR_CTRL_PREG_EPI_OVR_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_PICTRL_PREG__DEQ_PI_OVR_CTRL_PREG_EPI_OVR_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_PICTRL_PREG__DEQ_PI_OVR_CTRL_PREG_EPI_OVR_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_PICTRL_PREG__DEQ_PI_OVR_CTRL_PREG_DPI_OVREN_PREG_MASK (0x00000080U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_PICTRL_PREG__DEQ_PI_OVR_CTRL_PREG_DPI_OVREN_PREG_SHIFT (0x00000007U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_PICTRL_PREG__DEQ_PI_OVR_CTRL_PREG_DPI_OVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_PICTRL_PREG__DEQ_PI_OVR_CTRL_PREG_DPI_OVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_PICTRL_PREG__DEQ_PI_OVR_CTRL_PREG_DPI_OVR_PREG_MASK (0x0000007FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_PICTRL_PREG__DEQ_PI_OVR_CTRL_PREG_DPI_OVR_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_PICTRL_PREG__DEQ_PI_OVR_CTRL_PREG_DPI_OVR_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_PICTRL_PREG__DEQ_PI_OVR_CTRL_PREG_DPI_OVR_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_PICTRL_PREG__DEQ_PI_OVR_CTRL_PREG_RESETVAL (0x00230000U)

/* CPICAL_CAP_STARTCODE_MODE23_PREG__CPICAL_CTRL_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_STARTCODE_MODE23_PREG__CPICAL_CTRL_PREG_CPICAL_CAP_STARTCODE_MODE3_PREG_MASK (0x7F000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_STARTCODE_MODE23_PREG__CPICAL_CTRL_PREG_CPICAL_CAP_STARTCODE_MODE3_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_STARTCODE_MODE23_PREG__CPICAL_CTRL_PREG_CPICAL_CAP_STARTCODE_MODE3_PREG_RESETVAL (0x00000027U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_STARTCODE_MODE23_PREG__CPICAL_CTRL_PREG_CPICAL_CAP_STARTCODE_MODE3_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_STARTCODE_MODE23_PREG__CPICAL_CTRL_PREG_CPICAL_CAP_STARTCODE_MODE2_PREG_MASK (0x007F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_STARTCODE_MODE23_PREG__CPICAL_CTRL_PREG_CPICAL_CAP_STARTCODE_MODE2_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_STARTCODE_MODE23_PREG__CPICAL_CTRL_PREG_CPICAL_CAP_STARTCODE_MODE2_PREG_RESETVAL (0x00000027U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_STARTCODE_MODE23_PREG__CPICAL_CTRL_PREG_CPICAL_CAP_STARTCODE_MODE2_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_STARTCODE_MODE23_PREG__CPICAL_CTRL_PREG_CPICAL_RUN_PREG_MASK (0x00008000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_STARTCODE_MODE23_PREG__CPICAL_CTRL_PREG_CPICAL_RUN_PREG_SHIFT (0x0000000FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_STARTCODE_MODE23_PREG__CPICAL_CTRL_PREG_CPICAL_RUN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_STARTCODE_MODE23_PREG__CPICAL_CTRL_PREG_CPICAL_RUN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_STARTCODE_MODE23_PREG__CPICAL_CTRL_PREG_CPICAL_CLKBUFEN_OVREN_PREG_MASK (0x00000800U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_STARTCODE_MODE23_PREG__CPICAL_CTRL_PREG_CPICAL_CLKBUFEN_OVREN_PREG_SHIFT (0x0000000BU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_STARTCODE_MODE23_PREG__CPICAL_CTRL_PREG_CPICAL_CLKBUFEN_OVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_STARTCODE_MODE23_PREG__CPICAL_CTRL_PREG_CPICAL_CLKBUFEN_OVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_STARTCODE_MODE23_PREG__CPICAL_CTRL_PREG_CPICAL_CLKBUFEN_OVRVAL_PREG_MASK (0x00000400U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_STARTCODE_MODE23_PREG__CPICAL_CTRL_PREG_CPICAL_CLKBUFEN_OVRVAL_PREG_SHIFT (0x0000000AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_STARTCODE_MODE23_PREG__CPICAL_CTRL_PREG_CPICAL_CLKBUFEN_OVRVAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_STARTCODE_MODE23_PREG__CPICAL_CTRL_PREG_CPICAL_CLKBUFEN_OVRVAL_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_STARTCODE_MODE23_PREG__CPICAL_CTRL_PREG_CPICAL_CALEN_FORCE_PREG_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_STARTCODE_MODE23_PREG__CPICAL_CTRL_PREG_CPICAL_CALEN_FORCE_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_STARTCODE_MODE23_PREG__CPICAL_CTRL_PREG_CPICAL_CALEN_FORCE_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_STARTCODE_MODE23_PREG__CPICAL_CTRL_PREG_CPICAL_CALEN_FORCE_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_STARTCODE_MODE23_PREG__CPICAL_CTRL_PREG_RESETVAL (0x27270000U)

/* CPICAL_CAP_OVR_PREG__CPICAL_CAP_STARTCODE_MODE01_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_OVR_PREG__CPICAL_CAP_STARTCODE_MODE01_PREG_CPICAL_CAP_OVREN_PREG_MASK (0x80000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_OVR_PREG__CPICAL_CAP_STARTCODE_MODE01_PREG_CPICAL_CAP_OVREN_PREG_SHIFT (0x0000001FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_OVR_PREG__CPICAL_CAP_STARTCODE_MODE01_PREG_CPICAL_CAP_OVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_OVR_PREG__CPICAL_CAP_STARTCODE_MODE01_PREG_CPICAL_CAP_OVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_OVR_PREG__CPICAL_CAP_STARTCODE_MODE01_PREG_CPICAL_CAP_OVRVAL_PREG_MASK (0x007F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_OVR_PREG__CPICAL_CAP_STARTCODE_MODE01_PREG_CPICAL_CAP_OVRVAL_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_OVR_PREG__CPICAL_CAP_STARTCODE_MODE01_PREG_CPICAL_CAP_OVRVAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_OVR_PREG__CPICAL_CAP_STARTCODE_MODE01_PREG_CPICAL_CAP_OVRVAL_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_OVR_PREG__CPICAL_CAP_STARTCODE_MODE01_PREG_CPICAL_CAP_STARTCODE_MODE1_PREG_MASK (0x00007F00U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_OVR_PREG__CPICAL_CAP_STARTCODE_MODE01_PREG_CPICAL_CAP_STARTCODE_MODE1_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_OVR_PREG__CPICAL_CAP_STARTCODE_MODE01_PREG_CPICAL_CAP_STARTCODE_MODE1_PREG_RESETVAL (0x00000027U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_OVR_PREG__CPICAL_CAP_STARTCODE_MODE01_PREG_CPICAL_CAP_STARTCODE_MODE1_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_OVR_PREG__CPICAL_CAP_STARTCODE_MODE01_PREG_CPICAL_CAP_STARTCODE_MODE0_PREG_MASK (0x0000007FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_OVR_PREG__CPICAL_CAP_STARTCODE_MODE01_PREG_CPICAL_CAP_STARTCODE_MODE0_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_OVR_PREG__CPICAL_CAP_STARTCODE_MODE01_PREG_CPICAL_CAP_STARTCODE_MODE0_PREG_RESETVAL (0x00000027U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_OVR_PREG__CPICAL_CAP_STARTCODE_MODE01_PREG_CPICAL_CAP_STARTCODE_MODE0_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_OVR_PREG__CPICAL_CAP_STARTCODE_MODE01_PREG_RESETVAL (0x00002727U)

/* CPICAL_CAP_ITERTMR_PREG__CPICAL_CAP_INITTMR_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_ITERTMR_PREG__CPICAL_CAP_INITTMR_PREG_CPICAL_CAP_ITERTMR_PREG_MASK (0x0FFF0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_ITERTMR_PREG__CPICAL_CAP_INITTMR_PREG_CPICAL_CAP_ITERTMR_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_ITERTMR_PREG__CPICAL_CAP_INITTMR_PREG_CPICAL_CAP_ITERTMR_PREG_RESETVAL (0x00000080U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_ITERTMR_PREG__CPICAL_CAP_INITTMR_PREG_CPICAL_CAP_ITERTMR_PREG_MAX (0x00000FFFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_ITERTMR_PREG__CPICAL_CAP_INITTMR_PREG_CPICAL_CAP_INITTMR_PREG_MASK (0x00000FFFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_ITERTMR_PREG__CPICAL_CAP_INITTMR_PREG_CPICAL_CAP_INITTMR_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_ITERTMR_PREG__CPICAL_CAP_INITTMR_PREG_CPICAL_CAP_INITTMR_PREG_RESETVAL (0x000002EEU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_ITERTMR_PREG__CPICAL_CAP_INITTMR_PREG_CPICAL_CAP_INITTMR_PREG_MAX (0x00000FFFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_CAP_ITERTMR_PREG__CPICAL_CAP_INITTMR_PREG_RESETVAL (0x008002EEU)

/* CPICAL_TMRVAL_MODE2_PREG__CPICAL_TMRVAL_MODE3_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_TMRVAL_MODE2_PREG__CPICAL_TMRVAL_MODE3_PREG_CPICAL_TMRVAL_MODE2_PREG_MASK (0x1FFF0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_TMRVAL_MODE2_PREG__CPICAL_TMRVAL_MODE3_PREG_CPICAL_TMRVAL_MODE2_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_TMRVAL_MODE2_PREG__CPICAL_TMRVAL_MODE3_PREG_CPICAL_TMRVAL_MODE2_PREG_RESETVAL (0x00000800U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_TMRVAL_MODE2_PREG__CPICAL_TMRVAL_MODE3_PREG_CPICAL_TMRVAL_MODE2_PREG_MAX (0x00001FFFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_TMRVAL_MODE2_PREG__CPICAL_TMRVAL_MODE3_PREG_CPICAL_TMRVAL_MODE3_PREG_MASK (0x00001FFFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_TMRVAL_MODE2_PREG__CPICAL_TMRVAL_MODE3_PREG_CPICAL_TMRVAL_MODE3_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_TMRVAL_MODE2_PREG__CPICAL_TMRVAL_MODE3_PREG_CPICAL_TMRVAL_MODE3_PREG_RESETVAL (0x00000400U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_TMRVAL_MODE2_PREG__CPICAL_TMRVAL_MODE3_PREG_CPICAL_TMRVAL_MODE3_PREG_MAX (0x00001FFFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_TMRVAL_MODE2_PREG__CPICAL_TMRVAL_MODE3_PREG_RESETVAL (0x08000400U)

/* CPICAL_TMRVAL_MODE0_PREG__CPICAL_TMRVAL_MODE1_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_TMRVAL_MODE0_PREG__CPICAL_TMRVAL_MODE1_PREG_CPICAL_TMRVAL_MODE0_PREG_MASK (0x1FFF0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_TMRVAL_MODE0_PREG__CPICAL_TMRVAL_MODE1_PREG_CPICAL_TMRVAL_MODE0_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_TMRVAL_MODE0_PREG__CPICAL_TMRVAL_MODE1_PREG_CPICAL_TMRVAL_MODE0_PREG_RESETVAL (0x00000CC0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_TMRVAL_MODE0_PREG__CPICAL_TMRVAL_MODE1_PREG_CPICAL_TMRVAL_MODE0_PREG_MAX (0x00001FFFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_TMRVAL_MODE0_PREG__CPICAL_TMRVAL_MODE1_PREG_CPICAL_TMRVAL_MODE1_PREG_MASK (0x00001FFFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_TMRVAL_MODE0_PREG__CPICAL_TMRVAL_MODE1_PREG_CPICAL_TMRVAL_MODE1_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_TMRVAL_MODE0_PREG__CPICAL_TMRVAL_MODE1_PREG_CPICAL_TMRVAL_MODE1_PREG_RESETVAL (0x00000660U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_TMRVAL_MODE0_PREG__CPICAL_TMRVAL_MODE1_PREG_CPICAL_TMRVAL_MODE1_PREG_MAX (0x00001FFFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_TMRVAL_MODE0_PREG__CPICAL_TMRVAL_MODE1_PREG_RESETVAL (0x0CC00660U)

/* CPICAL_PICNT_MODE2_PREG__CPICAL_PICNT_MODE3_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_PICNT_MODE2_PREG__CPICAL_PICNT_MODE3_PREG_CPICAL_PICNT_MODE2_PREG_MASK (0x0FFF0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_PICNT_MODE2_PREG__CPICAL_PICNT_MODE3_PREG_CPICAL_PICNT_MODE2_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_PICNT_MODE2_PREG__CPICAL_PICNT_MODE3_PREG_CPICAL_PICNT_MODE2_PREG_RESETVAL (0x000001FFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_PICNT_MODE2_PREG__CPICAL_PICNT_MODE3_PREG_CPICAL_PICNT_MODE2_PREG_MAX (0x00000FFFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_PICNT_MODE2_PREG__CPICAL_PICNT_MODE3_PREG_CPICAL_PICNT_MODE3_PREG_MASK (0x00000FFFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_PICNT_MODE2_PREG__CPICAL_PICNT_MODE3_PREG_CPICAL_PICNT_MODE3_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_PICNT_MODE2_PREG__CPICAL_PICNT_MODE3_PREG_CPICAL_PICNT_MODE3_PREG_RESETVAL (0x000001FFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_PICNT_MODE2_PREG__CPICAL_PICNT_MODE3_PREG_CPICAL_PICNT_MODE3_PREG_MAX (0x00000FFFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_PICNT_MODE2_PREG__CPICAL_PICNT_MODE3_PREG_RESETVAL (0x01FF01FFU)

/* CPICAL_PICNT_MODE0_PREG__CPICAL_PICNT_MODE1_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_PICNT_MODE0_PREG__CPICAL_PICNT_MODE1_PREG_CPICAL_PICNT_MODE0_PREG_MASK (0x0FFF0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_PICNT_MODE0_PREG__CPICAL_PICNT_MODE1_PREG_CPICAL_PICNT_MODE0_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_PICNT_MODE0_PREG__CPICAL_PICNT_MODE1_PREG_CPICAL_PICNT_MODE0_PREG_RESETVAL (0x000001FDU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_PICNT_MODE0_PREG__CPICAL_PICNT_MODE1_PREG_CPICAL_PICNT_MODE0_PREG_MAX (0x00000FFFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_PICNT_MODE0_PREG__CPICAL_PICNT_MODE1_PREG_CPICAL_PICNT_MODE1_PREG_MASK (0x00000FFFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_PICNT_MODE0_PREG__CPICAL_PICNT_MODE1_PREG_CPICAL_PICNT_MODE1_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_PICNT_MODE0_PREG__CPICAL_PICNT_MODE1_PREG_CPICAL_PICNT_MODE1_PREG_RESETVAL (0x000001FDU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_PICNT_MODE0_PREG__CPICAL_PICNT_MODE1_PREG_CPICAL_PICNT_MODE1_PREG_MAX (0x00000FFFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_PICNT_MODE0_PREG__CPICAL_PICNT_MODE1_PREG_RESETVAL (0x01FD01FDU)

/* CPICAL_STATUS_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_STATUS_PREG_CPICAL_RES_CODE_MASK (0xFF000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_STATUS_PREG_CPICAL_RES_CODE_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_STATUS_PREG_CPICAL_RES_CODE_RESETVAL (0x00000019U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_STATUS_PREG_CPICAL_RES_CODE_MAX  (0x000000FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_STATUS_PREG_CPICAL_CAP_CODE_MASK (0x00FE0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_STATUS_PREG_CPICAL_CAP_CODE_SHIFT (0x00000011U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_STATUS_PREG_CPICAL_CAP_CODE_RESETVAL (0x00000027U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_STATUS_PREG_CPICAL_CAP_CODE_MAX  (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_STATUS_PREG_CPICAL_DONE_MASK     (0x00010000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_STATUS_PREG_CPICAL_DONE_SHIFT    (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_STATUS_PREG_CPICAL_DONE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_STATUS_PREG_CPICAL_DONE_MAX      (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_STATUS_PREG_RESETVAL             (0x194E0000U)

/* CPICAL_OFFSET_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_OFFSET_PREG_CPICAL_RES_OFFSET_PREG_MASK (0x0000F800U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_OFFSET_PREG_CPICAL_RES_OFFSET_PREG_SHIFT (0x0000000BU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_OFFSET_PREG_CPICAL_RES_OFFSET_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_OFFSET_PREG_CPICAL_RES_OFFSET_PREG_MAX (0x0000001FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_OFFSET_PREG_CPICAL_CAP_OFFSET_WR_TOGGLE_PREG_MASK (0x00000020U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_OFFSET_PREG_CPICAL_CAP_OFFSET_WR_TOGGLE_PREG_SHIFT (0x00000005U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_OFFSET_PREG_CPICAL_CAP_OFFSET_WR_TOGGLE_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_OFFSET_PREG_CPICAL_CAP_OFFSET_WR_TOGGLE_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_OFFSET_PREG_CPICAL_CAP_OFFSET_PREG_MASK (0x0000001FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_OFFSET_PREG_CPICAL_CAP_OFFSET_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_OFFSET_PREG_CPICAL_CAP_OFFSET_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_OFFSET_PREG_CPICAL_CAP_OFFSET_PREG_MAX (0x0000001FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_OFFSET_PREG_RESETVAL             (0x00000000U)

/* CPI_OUTBUF_RATESEL_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_OUTBUF_RATESEL_PREG_CPI_OUTBUF_RATESEL_MODE3_PREG_MASK (0x000000C0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_OUTBUF_RATESEL_PREG_CPI_OUTBUF_RATESEL_MODE3_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_OUTBUF_RATESEL_PREG_CPI_OUTBUF_RATESEL_MODE3_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_OUTBUF_RATESEL_PREG_CPI_OUTBUF_RATESEL_MODE3_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_OUTBUF_RATESEL_PREG_CPI_OUTBUF_RATESEL_MODE2_PREG_MASK (0x00000030U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_OUTBUF_RATESEL_PREG_CPI_OUTBUF_RATESEL_MODE2_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_OUTBUF_RATESEL_PREG_CPI_OUTBUF_RATESEL_MODE2_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_OUTBUF_RATESEL_PREG_CPI_OUTBUF_RATESEL_MODE2_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_OUTBUF_RATESEL_PREG_CPI_OUTBUF_RATESEL_MODE1_PREG_MASK (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_OUTBUF_RATESEL_PREG_CPI_OUTBUF_RATESEL_MODE1_PREG_SHIFT (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_OUTBUF_RATESEL_PREG_CPI_OUTBUF_RATESEL_MODE1_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_OUTBUF_RATESEL_PREG_CPI_OUTBUF_RATESEL_MODE1_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_OUTBUF_RATESEL_PREG_CPI_OUTBUF_RATESEL_MODE0_PREG_MASK (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_OUTBUF_RATESEL_PREG_CPI_OUTBUF_RATESEL_MODE0_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_OUTBUF_RATESEL_PREG_CPI_OUTBUF_RATESEL_MODE0_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_OUTBUF_RATESEL_PREG_CPI_OUTBUF_RATESEL_MODE0_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_OUTBUF_RATESEL_PREG_RESETVAL        (0x000000D4U)

/* CPI_TRIM_PREG__CPI_RESBIAS_BIN_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_TRIM_PREG__CPI_RESBIAS_BIN_PREG_CPI_IDIVTRIM_PREG_MASK (0x00380000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_TRIM_PREG__CPI_RESBIAS_BIN_PREG_CPI_IDIVTRIM_PREG_SHIFT (0x00000013U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_TRIM_PREG__CPI_RESBIAS_BIN_PREG_CPI_IDIVTRIM_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_TRIM_PREG__CPI_RESBIAS_BIN_PREG_CPI_IDIVTRIM_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_TRIM_PREG__CPI_RESBIAS_BIN_PREG_CPI_IPTATTRIM_PREG_MASK (0x00070000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_TRIM_PREG__CPI_RESBIAS_BIN_PREG_CPI_IPTATTRIM_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_TRIM_PREG__CPI_RESBIAS_BIN_PREG_CPI_IPTATTRIM_PREG_RESETVAL (0x00000005U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_TRIM_PREG__CPI_RESBIAS_BIN_PREG_CPI_IPTATTRIM_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_TRIM_PREG__CPI_RESBIAS_BIN_PREG_CPI_RESBIAS_BIN_MODE3_PREG_MASK (0x00000E00U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_TRIM_PREG__CPI_RESBIAS_BIN_PREG_CPI_RESBIAS_BIN_MODE3_PREG_SHIFT (0x00000009U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_TRIM_PREG__CPI_RESBIAS_BIN_PREG_CPI_RESBIAS_BIN_MODE3_PREG_RESETVAL (0x00000005U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_TRIM_PREG__CPI_RESBIAS_BIN_PREG_CPI_RESBIAS_BIN_MODE3_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_TRIM_PREG__CPI_RESBIAS_BIN_PREG_CPI_RESBIAS_BIN_MODE2_PREG_MASK (0x000001C0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_TRIM_PREG__CPI_RESBIAS_BIN_PREG_CPI_RESBIAS_BIN_MODE2_PREG_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_TRIM_PREG__CPI_RESBIAS_BIN_PREG_CPI_RESBIAS_BIN_MODE2_PREG_RESETVAL (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_TRIM_PREG__CPI_RESBIAS_BIN_PREG_CPI_RESBIAS_BIN_MODE2_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_TRIM_PREG__CPI_RESBIAS_BIN_PREG_CPI_RESBIAS_BIN_MODE1_PREG_MASK (0x00000038U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_TRIM_PREG__CPI_RESBIAS_BIN_PREG_CPI_RESBIAS_BIN_MODE1_PREG_SHIFT (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_TRIM_PREG__CPI_RESBIAS_BIN_PREG_CPI_RESBIAS_BIN_MODE1_PREG_RESETVAL (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_TRIM_PREG__CPI_RESBIAS_BIN_PREG_CPI_RESBIAS_BIN_MODE1_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_TRIM_PREG__CPI_RESBIAS_BIN_PREG_CPI_RESBIAS_BIN_MODE0_PREG_MASK (0x00000007U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_TRIM_PREG__CPI_RESBIAS_BIN_PREG_CPI_RESBIAS_BIN_MODE0_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_TRIM_PREG__CPI_RESBIAS_BIN_PREG_CPI_RESBIAS_BIN_MODE0_PREG_RESETVAL (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_TRIM_PREG__CPI_RESBIAS_BIN_PREG_CPI_RESBIAS_BIN_MODE0_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_TRIM_PREG__CPI_RESBIAS_BIN_PREG_RESETVAL (0x001D0B24U)

/* CPI_R2DEC_OVR_PREG__CPI_R1DEC_OVR_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_R2DEC_OVR_PREG__CPI_R1DEC_OVR_PREG_CPICAL_R2DEC_OVR_VAL_PREG_MASK (0x0FFF0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_R2DEC_OVR_PREG__CPI_R1DEC_OVR_PREG_CPICAL_R2DEC_OVR_VAL_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_R2DEC_OVR_PREG__CPI_R1DEC_OVR_PREG_CPICAL_R2DEC_OVR_VAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_R2DEC_OVR_PREG__CPI_R1DEC_OVR_PREG_CPICAL_R2DEC_OVR_VAL_PREG_MAX (0x00000FFFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_R2DEC_OVR_PREG__CPI_R1DEC_OVR_PREG_CPICAL_RDEC_OVR_EN_PREG_MASK (0x00008000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_R2DEC_OVR_PREG__CPI_R1DEC_OVR_PREG_CPICAL_RDEC_OVR_EN_PREG_SHIFT (0x0000000FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_R2DEC_OVR_PREG__CPI_R1DEC_OVR_PREG_CPICAL_RDEC_OVR_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_R2DEC_OVR_PREG__CPI_R1DEC_OVR_PREG_CPICAL_RDEC_OVR_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_R2DEC_OVR_PREG__CPI_R1DEC_OVR_PREG_CPICAL_R1DEC_OVR_VAL_PREG_MASK (0x00000FFFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_R2DEC_OVR_PREG__CPI_R1DEC_OVR_PREG_CPICAL_R1DEC_OVR_VAL_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_R2DEC_OVR_PREG__CPI_R1DEC_OVR_PREG_CPICAL_R1DEC_OVR_VAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_R2DEC_OVR_PREG__CPI_R1DEC_OVR_PREG_CPICAL_R1DEC_OVR_VAL_PREG_MAX (0x00000FFFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPI_R2DEC_OVR_PREG__CPI_R1DEC_OVR_PREG_RESETVAL (0x00000000U)

/* CPICAL_RES_STARTCODE_MODE23_PREG__CPICAL_INCR_DECR_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_RES_STARTCODE_MODE23_PREG__CPICAL_INCR_DECR_PREG_CPICAL_RES_STARTCODE_MODE3_PREG_MASK (0xFF000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_RES_STARTCODE_MODE23_PREG__CPICAL_INCR_DECR_PREG_CPICAL_RES_STARTCODE_MODE3_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_RES_STARTCODE_MODE23_PREG__CPICAL_INCR_DECR_PREG_CPICAL_RES_STARTCODE_MODE3_PREG_RESETVAL (0x00000032U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_RES_STARTCODE_MODE23_PREG__CPICAL_INCR_DECR_PREG_CPICAL_RES_STARTCODE_MODE3_PREG_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_RES_STARTCODE_MODE23_PREG__CPICAL_INCR_DECR_PREG_CPICAL_RES_STARTCODE_MODE2_PREG_MASK (0x00FF0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_RES_STARTCODE_MODE23_PREG__CPICAL_INCR_DECR_PREG_CPICAL_RES_STARTCODE_MODE2_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_RES_STARTCODE_MODE23_PREG__CPICAL_INCR_DECR_PREG_CPICAL_RES_STARTCODE_MODE2_PREG_RESETVAL (0x00000032U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_RES_STARTCODE_MODE23_PREG__CPICAL_INCR_DECR_PREG_CPICAL_RES_STARTCODE_MODE2_PREG_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_RES_STARTCODE_MODE23_PREG__CPICAL_INCR_DECR_PREG_CPICAL_RES_INCR_PREG_MASK (0x0000F000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_RES_STARTCODE_MODE23_PREG__CPICAL_INCR_DECR_PREG_CPICAL_RES_INCR_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_RES_STARTCODE_MODE23_PREG__CPICAL_INCR_DECR_PREG_CPICAL_RES_INCR_PREG_RESETVAL (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_RES_STARTCODE_MODE23_PREG__CPICAL_INCR_DECR_PREG_CPICAL_RES_INCR_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_RES_STARTCODE_MODE23_PREG__CPICAL_INCR_DECR_PREG_CPICAL_RES_DECR_PREG_MASK (0x00000F00U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_RES_STARTCODE_MODE23_PREG__CPICAL_INCR_DECR_PREG_CPICAL_RES_DECR_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_RES_STARTCODE_MODE23_PREG__CPICAL_INCR_DECR_PREG_CPICAL_RES_DECR_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_RES_STARTCODE_MODE23_PREG__CPICAL_INCR_DECR_PREG_CPICAL_RES_DECR_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_RES_STARTCODE_MODE23_PREG__CPICAL_INCR_DECR_PREG_CPICAL_CAP_DECR_PREG_MASK (0x0000000FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_RES_STARTCODE_MODE23_PREG__CPICAL_INCR_DECR_PREG_CPICAL_CAP_DECR_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_RES_STARTCODE_MODE23_PREG__CPICAL_INCR_DECR_PREG_CPICAL_CAP_DECR_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_RES_STARTCODE_MODE23_PREG__CPICAL_INCR_DECR_PREG_CPICAL_CAP_DECR_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_RES_STARTCODE_MODE23_PREG__CPICAL_INCR_DECR_PREG_RESETVAL (0x32324101U)

/* CPICAL_RES_INITTMR_PREG__CPICAL_RES_STARTCODE_MODE01_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_RES_INITTMR_PREG__CPICAL_RES_STARTCODE_MODE01_PREG_CPICAL_RES_INITTMR_PREG_MASK (0x0FFF0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_RES_INITTMR_PREG__CPICAL_RES_STARTCODE_MODE01_PREG_CPICAL_RES_INITTMR_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_RES_INITTMR_PREG__CPICAL_RES_STARTCODE_MODE01_PREG_CPICAL_RES_INITTMR_PREG_RESETVAL (0x000002EEU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_RES_INITTMR_PREG__CPICAL_RES_STARTCODE_MODE01_PREG_CPICAL_RES_INITTMR_PREG_MAX (0x00000FFFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_RES_INITTMR_PREG__CPICAL_RES_STARTCODE_MODE01_PREG_CPICAL_RES_STARTCODE_MODE1_PREG_MASK (0x0000FF00U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_RES_INITTMR_PREG__CPICAL_RES_STARTCODE_MODE01_PREG_CPICAL_RES_STARTCODE_MODE1_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_RES_INITTMR_PREG__CPICAL_RES_STARTCODE_MODE01_PREG_CPICAL_RES_STARTCODE_MODE1_PREG_RESETVAL (0x00000032U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_RES_INITTMR_PREG__CPICAL_RES_STARTCODE_MODE01_PREG_CPICAL_RES_STARTCODE_MODE1_PREG_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_RES_INITTMR_PREG__CPICAL_RES_STARTCODE_MODE01_PREG_CPICAL_RES_STARTCODE_MODE0_PREG_MASK (0x000000FFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_RES_INITTMR_PREG__CPICAL_RES_STARTCODE_MODE01_PREG_CPICAL_RES_STARTCODE_MODE0_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_RES_INITTMR_PREG__CPICAL_RES_STARTCODE_MODE01_PREG_CPICAL_RES_STARTCODE_MODE0_PREG_RESETVAL (0x00000032U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_RES_INITTMR_PREG__CPICAL_RES_STARTCODE_MODE01_PREG_CPICAL_RES_STARTCODE_MODE0_PREG_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_CPICAL_RES_INITTMR_PREG__CPICAL_RES_STARTCODE_MODE01_PREG_RESETVAL (0x02EE3232U)

/* EPI_CTRL_PREG__CPICAL_RES_ITERTMR_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_EPI_CTRL_PREG__CPICAL_RES_ITERTMR_PREG_EPIDEC_EN_OVR_PREG_MASK (0x00020000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_EPI_CTRL_PREG__CPICAL_RES_ITERTMR_PREG_EPIDEC_EN_OVR_PREG_SHIFT (0x00000011U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_EPI_CTRL_PREG__CPICAL_RES_ITERTMR_PREG_EPIDEC_EN_OVR_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_EPI_CTRL_PREG__CPICAL_RES_ITERTMR_PREG_EPIDEC_EN_OVR_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_EPI_CTRL_PREG__CPICAL_RES_ITERTMR_PREG_EPATHPWRISO_EN_PREG_MASK (0x00010000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_EPI_CTRL_PREG__CPICAL_RES_ITERTMR_PREG_EPATHPWRISO_EN_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_EPI_CTRL_PREG__CPICAL_RES_ITERTMR_PREG_EPATHPWRISO_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_EPI_CTRL_PREG__CPICAL_RES_ITERTMR_PREG_EPATHPWRISO_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_EPI_CTRL_PREG__CPICAL_RES_ITERTMR_PREG_CPICAL_RES_ITERTMR_PREG_MASK (0x00000FFFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_EPI_CTRL_PREG__CPICAL_RES_ITERTMR_PREG_CPICAL_RES_ITERTMR_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_EPI_CTRL_PREG__CPICAL_RES_ITERTMR_PREG_CPICAL_RES_ITERTMR_PREG_RESETVAL (0x00000080U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_EPI_CTRL_PREG__CPICAL_RES_ITERTMR_PREG_CPICAL_RES_ITERTMR_PREG_MAX (0x00000FFFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_EPI_CTRL_PREG__CPICAL_RES_ITERTMR_PREG_RESETVAL (0x00020080U)

/* LFPSFILT_MD_PREG__LFPSDET_SUPPORT_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LFPSFILT_MD_PREG__LFPSDET_SUPPORT_PREG_LFPSFILT_MD_COUNT_PREG_MASK (0x001F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LFPSFILT_MD_PREG__LFPSDET_SUPPORT_PREG_LFPSFILT_MD_COUNT_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LFPSFILT_MD_PREG__LFPSDET_SUPPORT_PREG_LFPSFILT_MD_COUNT_PREG_RESETVAL (0x00000005U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LFPSFILT_MD_PREG__LFPSDET_SUPPORT_PREG_LFPSFILT_MD_COUNT_PREG_MAX (0x0000001FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LFPSFILT_MD_PREG__LFPSDET_SUPPORT_PREG_LFPSFILT_DISABLE_PULSE_NONE_MD_CHK_PREG_MASK (0x00001000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LFPSFILT_MD_PREG__LFPSDET_SUPPORT_PREG_LFPSFILT_DISABLE_PULSE_NONE_MD_CHK_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LFPSFILT_MD_PREG__LFPSDET_SUPPORT_PREG_LFPSFILT_DISABLE_PULSE_NONE_MD_CHK_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LFPSFILT_MD_PREG__LFPSDET_SUPPORT_PREG_LFPSFILT_DISABLE_PULSE_NONE_MD_CHK_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LFPSFILT_MD_PREG__LFPSDET_SUPPORT_PREG_LFPSDET_OVREN_PREG_MASK (0x00000200U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LFPSFILT_MD_PREG__LFPSDET_SUPPORT_PREG_LFPSDET_OVREN_PREG_SHIFT (0x00000009U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LFPSFILT_MD_PREG__LFPSDET_SUPPORT_PREG_LFPSDET_OVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LFPSFILT_MD_PREG__LFPSDET_SUPPORT_PREG_LFPSDET_OVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LFPSFILT_MD_PREG__LFPSDET_SUPPORT_PREG_LFPSDET_OVRVAL_PREG_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LFPSFILT_MD_PREG__LFPSDET_SUPPORT_PREG_LFPSDET_OVRVAL_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LFPSFILT_MD_PREG__LFPSDET_SUPPORT_PREG_LFPSDET_OVRVAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LFPSFILT_MD_PREG__LFPSDET_SUPPORT_PREG_LFPSDET_OVRVAL_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LFPSFILT_MD_PREG__LFPSDET_SUPPORT_PREG_LFPSDET_VTHRESH_PREG_MASK (0x00000007U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LFPSFILT_MD_PREG__LFPSDET_SUPPORT_PREG_LFPSDET_VTHRESH_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LFPSFILT_MD_PREG__LFPSDET_SUPPORT_PREG_LFPSDET_VTHRESH_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LFPSFILT_MD_PREG__LFPSDET_SUPPORT_PREG_LFPSDET_VTHRESH_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LFPSFILT_MD_PREG__LFPSDET_SUPPORT_PREG_RESETVAL (0x00050003U)

/* LFPSFILT_RD_PREG__LFPSFILT_NS_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LFPSFILT_RD_PREG__LFPSFILT_NS_PREG_LFPSFILT_RD_COUNT_PREG_MASK (0x001F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LFPSFILT_RD_PREG__LFPSFILT_NS_PREG_LFPSFILT_RD_COUNT_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LFPSFILT_RD_PREG__LFPSFILT_NS_PREG_LFPSFILT_RD_COUNT_PREG_RESETVAL (0x00000007U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LFPSFILT_RD_PREG__LFPSFILT_NS_PREG_LFPSFILT_RD_COUNT_PREG_MAX (0x0000001FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LFPSFILT_RD_PREG__LFPSFILT_NS_PREG_LFPSFILT_NS_COUNT_PREG_MASK (0x0000000FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LFPSFILT_RD_PREG__LFPSFILT_NS_PREG_LFPSFILT_NS_COUNT_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LFPSFILT_RD_PREG__LFPSFILT_NS_PREG_LFPSFILT_NS_COUNT_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LFPSFILT_RD_PREG__LFPSFILT_NS_PREG_LFPSFILT_NS_COUNT_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LFPSFILT_RD_PREG__LFPSFILT_NS_PREG_RESETVAL (0x00070000U)

/* LFPSFILT_MP_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LFPSFILT_MP_PREG_LFPSFILT_MP_COUNT_PREG_MASK (0x00000007U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LFPSFILT_MP_PREG_LFPSFILT_MP_COUNT_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LFPSFILT_MP_PREG_LFPSFILT_MP_COUNT_PREG_RESETVAL (0x00000007U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LFPSFILT_MP_PREG_LFPSFILT_MP_COUNT_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LFPSFILT_MP_PREG_RESETVAL               (0x00000007U)

/* SDFILT_H2L_A_PREG__SIGDET_SUPPORT_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_H2L_A_PREG__SIGDET_SUPPORT_PREG_SDFILT_H2LSEL_PREG_MASK (0x80000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_H2L_A_PREG__SIGDET_SUPPORT_PREG_SDFILT_H2LSEL_PREG_SHIFT (0x0000001FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_H2L_A_PREG__SIGDET_SUPPORT_PREG_SDFILT_H2LSEL_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_H2L_A_PREG__SIGDET_SUPPORT_PREG_SDFILT_H2LSEL_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_H2L_A_PREG__SIGDET_SUPPORT_PREG_SDFILT_H2L_DLY_TMR_PREG_MASK (0x7F000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_H2L_A_PREG__SIGDET_SUPPORT_PREG_SDFILT_H2L_DLY_TMR_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_H2L_A_PREG__SIGDET_SUPPORT_PREG_SDFILT_H2L_DLY_TMR_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_H2L_A_PREG__SIGDET_SUPPORT_PREG_SDFILT_H2L_DLY_TMR_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_H2L_A_PREG__SIGDET_SUPPORT_PREG_SDFILT_H2L_FILTER_TMR_PREG_MASK (0x007F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_H2L_A_PREG__SIGDET_SUPPORT_PREG_SDFILT_H2L_FILTER_TMR_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_H2L_A_PREG__SIGDET_SUPPORT_PREG_SDFILT_H2L_FILTER_TMR_PREG_RESETVAL (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_H2L_A_PREG__SIGDET_SUPPORT_PREG_SDFILT_H2L_FILTER_TMR_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_H2L_A_PREG__SIGDET_SUPPORT_PREG_SIGDET_VTHRESH_PREG_MASK (0x00007000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_H2L_A_PREG__SIGDET_SUPPORT_PREG_SIGDET_VTHRESH_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_H2L_A_PREG__SIGDET_SUPPORT_PREG_SIGDET_VTHRESH_PREG_RESETVAL (0x00000006U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_H2L_A_PREG__SIGDET_SUPPORT_PREG_SIGDET_VTHRESH_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_H2L_A_PREG__SIGDET_SUPPORT_PREG_SIGDET_OVREN_PREG_MASK (0x00000200U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_H2L_A_PREG__SIGDET_SUPPORT_PREG_SIGDET_OVREN_PREG_SHIFT (0x00000009U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_H2L_A_PREG__SIGDET_SUPPORT_PREG_SIGDET_OVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_H2L_A_PREG__SIGDET_SUPPORT_PREG_SIGDET_OVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_H2L_A_PREG__SIGDET_SUPPORT_PREG_SIGDET_OVRVAL_PREG_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_H2L_A_PREG__SIGDET_SUPPORT_PREG_SIGDET_OVRVAL_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_H2L_A_PREG__SIGDET_SUPPORT_PREG_SIGDET_OVRVAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_H2L_A_PREG__SIGDET_SUPPORT_PREG_SIGDET_OVRVAL_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_H2L_A_PREG__SIGDET_SUPPORT_PREG_SIGDET_STRESSPROT_PREG_MASK (0x00000030U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_H2L_A_PREG__SIGDET_SUPPORT_PREG_SIGDET_STRESSPROT_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_H2L_A_PREG__SIGDET_SUPPORT_PREG_SIGDET_STRESSPROT_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_H2L_A_PREG__SIGDET_SUPPORT_PREG_SIGDET_STRESSPROT_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_H2L_A_PREG__SIGDET_SUPPORT_PREG_SIGDET_BIASTRIM_PREG_MASK (0x00000007U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_H2L_A_PREG__SIGDET_SUPPORT_PREG_SIGDET_BIASTRIM_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_H2L_A_PREG__SIGDET_SUPPORT_PREG_SIGDET_BIASTRIM_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_H2L_A_PREG__SIGDET_SUPPORT_PREG_SIGDET_BIASTRIM_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_H2L_A_PREG__SIGDET_SUPPORT_PREG_RESETVAL (0x800C6013U)

/* SDFILT_L2H_PREG__SDFILT_H2L_B_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_L2H_PREG__SDFILT_H2L_B_PREG_SDFILT_L2HSEL_PREG_MASK (0x80000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_L2H_PREG__SDFILT_H2L_B_PREG_SDFILT_L2HSEL_PREG_SHIFT (0x0000001FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_L2H_PREG__SDFILT_H2L_B_PREG_SDFILT_L2HSEL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_L2H_PREG__SDFILT_H2L_B_PREG_SDFILT_L2HSEL_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_L2H_PREG__SDFILT_H2L_B_PREG_SDFILT_L2H_MIN_TMR_PREG_MASK (0x7F000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_L2H_PREG__SDFILT_H2L_B_PREG_SDFILT_L2H_MIN_TMR_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_L2H_PREG__SDFILT_H2L_B_PREG_SDFILT_L2H_MIN_TMR_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_L2H_PREG__SDFILT_H2L_B_PREG_SDFILT_L2H_MIN_TMR_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_L2H_PREG__SDFILT_H2L_B_PREG_SDFILT_L2H_FILTER_TMR_PREG_MASK (0x007F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_L2H_PREG__SDFILT_H2L_B_PREG_SDFILT_L2H_FILTER_TMR_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_L2H_PREG__SDFILT_H2L_B_PREG_SDFILT_L2H_FILTER_TMR_PREG_RESETVAL (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_L2H_PREG__SDFILT_H2L_B_PREG_SDFILT_L2H_FILTER_TMR_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_L2H_PREG__SDFILT_H2L_B_PREG_SDFILT_H2L_MIN_TMR_PREG_MASK (0x0000007FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_L2H_PREG__SDFILT_H2L_B_PREG_SDFILT_H2L_MIN_TMR_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_L2H_PREG__SDFILT_H2L_B_PREG_SDFILT_H2L_MIN_TMR_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_L2H_PREG__SDFILT_H2L_B_PREG_SDFILT_H2L_MIN_TMR_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDFILT_L2H_PREG__SDFILT_H2L_B_PREG_RESETVAL (0x00040000U)

/* SDCAL_OVR_PREG__SDCAL_CTRL_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_OVR_PREG__SDCAL_CTRL_PREG_SDCAL_OVREN_PREG_MASK (0x80000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_OVR_PREG__SDCAL_CTRL_PREG_SDCAL_OVREN_PREG_SHIFT (0x0000001FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_OVR_PREG__SDCAL_CTRL_PREG_SDCAL_OVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_OVR_PREG__SDCAL_CTRL_PREG_SDCAL_OVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_OVR_PREG__SDCAL_CTRL_PREG_SDCAL_OVRVAL_PREG_MASK (0x001F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_OVR_PREG__SDCAL_CTRL_PREG_SDCAL_OVRVAL_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_OVR_PREG__SDCAL_CTRL_PREG_SDCAL_OVRVAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_OVR_PREG__SDCAL_CTRL_PREG_SDCAL_OVRVAL_PREG_MAX (0x0000001FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_OVR_PREG__SDCAL_CTRL_PREG_SDCAL_RUN_PREG_MASK (0x00008000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_OVR_PREG__SDCAL_CTRL_PREG_SDCAL_RUN_PREG_SHIFT (0x0000000FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_OVR_PREG__SDCAL_CTRL_PREG_SDCAL_RUN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_OVR_PREG__SDCAL_CTRL_PREG_SDCAL_RUN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_OVR_PREG__SDCAL_CTRL_PREG_SDCAL_DONE_MASK (0x00004000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_OVR_PREG__SDCAL_CTRL_PREG_SDCAL_DONE_SHIFT (0x0000000EU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_OVR_PREG__SDCAL_CTRL_PREG_SDCAL_DONE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_OVR_PREG__SDCAL_CTRL_PREG_SDCAL_DONE_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_OVR_PREG__SDCAL_CTRL_PREG_SDCAL_NO_ANA_RESP_MASK (0x00002000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_OVR_PREG__SDCAL_CTRL_PREG_SDCAL_NO_ANA_RESP_SHIFT (0x0000000DU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_OVR_PREG__SDCAL_CTRL_PREG_SDCAL_NO_ANA_RESP_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_OVR_PREG__SDCAL_CTRL_PREG_SDCAL_NO_ANA_RESP_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_OVR_PREG__SDCAL_CTRL_PREG_SDCAL_VALID_MASK (0x00001000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_OVR_PREG__SDCAL_CTRL_PREG_SDCAL_VALID_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_OVR_PREG__SDCAL_CTRL_PREG_SDCAL_VALID_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_OVR_PREG__SDCAL_CTRL_PREG_SDCAL_VALID_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_OVR_PREG__SDCAL_CTRL_PREG_SDCAL_VALID_OVR_PREG_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_OVR_PREG__SDCAL_CTRL_PREG_SDCAL_VALID_OVR_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_OVR_PREG__SDCAL_CTRL_PREG_SDCAL_VALID_OVR_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_OVR_PREG__SDCAL_CTRL_PREG_SDCAL_VALID_OVR_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_OVR_PREG__SDCAL_CTRL_PREG_SDCAL_CODE_MASK (0x0000001FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_OVR_PREG__SDCAL_CTRL_PREG_SDCAL_CODE_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_OVR_PREG__SDCAL_CTRL_PREG_SDCAL_CODE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_OVR_PREG__SDCAL_CTRL_PREG_SDCAL_CODE_MAX (0x0000001FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_OVR_PREG__SDCAL_CTRL_PREG_RESETVAL (0x00000000U)

/* SDCAL_TUNE_PREG__SDCAL_START_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_TUNE_PREG__SDCAL_START_PREG_SDCAL_TUNE_PREG_MASK (0x001F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_TUNE_PREG__SDCAL_START_PREG_SDCAL_TUNE_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_TUNE_PREG__SDCAL_START_PREG_SDCAL_TUNE_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_TUNE_PREG__SDCAL_START_PREG_SDCAL_TUNE_PREG_MAX (0x0000001FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_TUNE_PREG__SDCAL_START_PREG_SDCAL_START_PREG_MASK (0x0000001FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_TUNE_PREG__SDCAL_START_PREG_SDCAL_START_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_TUNE_PREG__SDCAL_START_PREG_SDCAL_START_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_TUNE_PREG__SDCAL_START_PREG_SDCAL_START_PREG_MAX (0x0000001FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_TUNE_PREG__SDCAL_START_PREG_RESETVAL (0x00000000U)

/* SDCAL_ITER_PREG__SDCAL_INIT_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_ITER_PREG__SDCAL_INIT_PREG_SDCAL_ITER_WAIT_PREG_MASK (0x01FF0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_ITER_PREG__SDCAL_INIT_PREG_SDCAL_ITER_WAIT_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_ITER_PREG__SDCAL_INIT_PREG_SDCAL_ITER_WAIT_PREG_RESETVAL (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_ITER_PREG__SDCAL_INIT_PREG_SDCAL_ITER_WAIT_PREG_MAX (0x000001FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_ITER_PREG__SDCAL_INIT_PREG_SDCAL_INIT_WAIT_PREG_MASK (0x000001FFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_ITER_PREG__SDCAL_INIT_PREG_SDCAL_INIT_WAIT_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_ITER_PREG__SDCAL_INIT_PREG_SDCAL_INIT_WAIT_PREG_RESETVAL (0x00000012U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_ITER_PREG__SDCAL_INIT_PREG_SDCAL_INIT_WAIT_PREG_MAX (0x000001FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SDCAL_ITER_PREG__SDCAL_INIT_PREG_RESETVAL (0x00040012U)

/* RXTERM_ENABLE_PREG__RXTERM_BSCAN_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXTERM_ENABLE_PREG__RXTERM_BSCAN_PREG_RX_TERM_GNDRESSEL_PREG_MASK (0x00100000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXTERM_ENABLE_PREG__RXTERM_BSCAN_PREG_RX_TERM_GNDRESSEL_PREG_SHIFT (0x00000014U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXTERM_ENABLE_PREG__RXTERM_BSCAN_PREG_RX_TERM_GNDRESSEL_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXTERM_ENABLE_PREG__RXTERM_BSCAN_PREG_RX_TERM_GNDRESSEL_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXTERM_ENABLE_PREG__RXTERM_BSCAN_PREG_RXTERM_EN_OVRVAL_PREG_MASK (0x00020000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXTERM_ENABLE_PREG__RXTERM_BSCAN_PREG_RXTERM_EN_OVRVAL_PREG_SHIFT (0x00000011U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXTERM_ENABLE_PREG__RXTERM_BSCAN_PREG_RXTERM_EN_OVRVAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXTERM_ENABLE_PREG__RXTERM_BSCAN_PREG_RXTERM_EN_OVRVAL_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXTERM_ENABLE_PREG__RXTERM_BSCAN_PREG_RXTERM_EN_OVREN_PREG_MASK (0x00010000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXTERM_ENABLE_PREG__RXTERM_BSCAN_PREG_RXTERM_EN_OVREN_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXTERM_ENABLE_PREG__RXTERM_BSCAN_PREG_RXTERM_EN_OVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXTERM_ENABLE_PREG__RXTERM_BSCAN_PREG_RXTERM_EN_OVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXTERM_ENABLE_PREG__RXTERM_BSCAN_PREG_RXTERM_BSCAN_RESCAL_PREG_MASK (0x0000000FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXTERM_ENABLE_PREG__RXTERM_BSCAN_PREG_RXTERM_BSCAN_RESCAL_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXTERM_ENABLE_PREG__RXTERM_BSCAN_PREG_RXTERM_BSCAN_RESCAL_PREG_RESETVAL (0x00000009U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXTERM_ENABLE_PREG__RXTERM_BSCAN_PREG_RXTERM_BSCAN_RESCAL_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXTERM_ENABLE_PREG__RXTERM_BSCAN_PREG_RESETVAL (0x00100009U)

/* RXBUFFER_RCDFECTRL_PREG__RXBUFFER_CTLECTRL_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_RCDFECTRL_PREG__RXBUFFER_CTLECTRL_PREG_RXBUFFER_RCTRIMDFE_MODE3_PREG_MASK (0x70000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_RCDFECTRL_PREG__RXBUFFER_CTLECTRL_PREG_RXBUFFER_RCTRIMDFE_MODE3_PREG_SHIFT (0x0000001CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_RCDFECTRL_PREG__RXBUFFER_CTLECTRL_PREG_RXBUFFER_RCTRIMDFE_MODE3_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_RCDFECTRL_PREG__RXBUFFER_CTLECTRL_PREG_RXBUFFER_RCTRIMDFE_MODE3_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_RCDFECTRL_PREG__RXBUFFER_CTLECTRL_PREG_RXBUFFER_RCTRIMDFE_MODE2_PREG_MASK (0x07000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_RCDFECTRL_PREG__RXBUFFER_CTLECTRL_PREG_RXBUFFER_RCTRIMDFE_MODE2_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_RCDFECTRL_PREG__RXBUFFER_CTLECTRL_PREG_RXBUFFER_RCTRIMDFE_MODE2_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_RCDFECTRL_PREG__RXBUFFER_CTLECTRL_PREG_RXBUFFER_RCTRIMDFE_MODE2_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_RCDFECTRL_PREG__RXBUFFER_CTLECTRL_PREG_RXBUFFER_RCTRIMDFE_MODE1_PREG_MASK (0x00700000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_RCDFECTRL_PREG__RXBUFFER_CTLECTRL_PREG_RXBUFFER_RCTRIMDFE_MODE1_PREG_SHIFT (0x00000014U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_RCDFECTRL_PREG__RXBUFFER_CTLECTRL_PREG_RXBUFFER_RCTRIMDFE_MODE1_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_RCDFECTRL_PREG__RXBUFFER_CTLECTRL_PREG_RXBUFFER_RCTRIMDFE_MODE1_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_RCDFECTRL_PREG__RXBUFFER_CTLECTRL_PREG_RXBUFFER_RCTRIMDFE_MODE0_PREG_MASK (0x00070000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_RCDFECTRL_PREG__RXBUFFER_CTLECTRL_PREG_RXBUFFER_RCTRIMDFE_MODE0_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_RCDFECTRL_PREG__RXBUFFER_CTLECTRL_PREG_RXBUFFER_RCTRIMDFE_MODE0_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_RCDFECTRL_PREG__RXBUFFER_CTLECTRL_PREG_RXBUFFER_RCTRIMDFE_MODE0_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_RCDFECTRL_PREG__RXBUFFER_CTLECTRL_PREG_RXBUFFER_RCTRIMCTLE_DCBIASATTEN1_PREG_MASK (0x00007000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_RCDFECTRL_PREG__RXBUFFER_CTLECTRL_PREG_RXBUFFER_RCTRIMCTLE_DCBIASATTEN1_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_RCDFECTRL_PREG__RXBUFFER_CTLECTRL_PREG_RXBUFFER_RCTRIMCTLE_DCBIASATTEN1_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_RCDFECTRL_PREG__RXBUFFER_CTLECTRL_PREG_RXBUFFER_RCTRIMCTLE_DCBIASATTEN1_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_RCDFECTRL_PREG__RXBUFFER_CTLECTRL_PREG_RXBUFFER_RCTRIMCTLE_DCBIASATTEN0_PREG_MASK (0x00000700U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_RCDFECTRL_PREG__RXBUFFER_CTLECTRL_PREG_RXBUFFER_RCTRIMCTLE_DCBIASATTEN0_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_RCDFECTRL_PREG__RXBUFFER_CTLECTRL_PREG_RXBUFFER_RCTRIMCTLE_DCBIASATTEN0_PREG_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_RCDFECTRL_PREG__RXBUFFER_CTLECTRL_PREG_RXBUFFER_RCTRIMCTLE_DCBIASATTEN0_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_RCDFECTRL_PREG__RXBUFFER_CTLECTRL_PREG_RXBUFFER_TRIMCTLE_DCBIASATTEN1_PREG_MASK (0x00000070U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_RCDFECTRL_PREG__RXBUFFER_CTLECTRL_PREG_RXBUFFER_TRIMCTLE_DCBIASATTEN1_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_RCDFECTRL_PREG__RXBUFFER_CTLECTRL_PREG_RXBUFFER_TRIMCTLE_DCBIASATTEN1_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_RCDFECTRL_PREG__RXBUFFER_CTLECTRL_PREG_RXBUFFER_TRIMCTLE_DCBIASATTEN1_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_RCDFECTRL_PREG__RXBUFFER_CTLECTRL_PREG_RXBUFFER_TRIMCTLE_DCBIASATTEN0_PREG_MASK (0x00000007U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_RCDFECTRL_PREG__RXBUFFER_CTLECTRL_PREG_RXBUFFER_TRIMCTLE_DCBIASATTEN0_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_RCDFECTRL_PREG__RXBUFFER_CTLECTRL_PREG_RXBUFFER_TRIMCTLE_DCBIASATTEN0_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_RCDFECTRL_PREG__RXBUFFER_CTLECTRL_PREG_RXBUFFER_TRIMCTLE_DCBIASATTEN0_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_RCDFECTRL_PREG__RXBUFFER_CTLECTRL_PREG_RESETVAL (0x00020102U)

/* RXBUFFER_DFECTRL_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_DFECTRL_PREG_RXBUFFER_TRIMDFE_MODE3_PREG_MASK (0x00007000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_DFECTRL_PREG_RXBUFFER_TRIMDFE_MODE3_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_DFECTRL_PREG_RXBUFFER_TRIMDFE_MODE3_PREG_RESETVAL (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_DFECTRL_PREG_RXBUFFER_TRIMDFE_MODE3_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_DFECTRL_PREG_RXBUFFER_TRIMDFE_MODE2_PREG_MASK (0x00000700U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_DFECTRL_PREG_RXBUFFER_TRIMDFE_MODE2_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_DFECTRL_PREG_RXBUFFER_TRIMDFE_MODE2_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_DFECTRL_PREG_RXBUFFER_TRIMDFE_MODE2_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_DFECTRL_PREG_RXBUFFER_TRIMDFE_MODE1_PREG_MASK (0x00000070U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_DFECTRL_PREG_RXBUFFER_TRIMDFE_MODE1_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_DFECTRL_PREG_RXBUFFER_TRIMDFE_MODE1_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_DFECTRL_PREG_RXBUFFER_TRIMDFE_MODE1_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_DFECTRL_PREG_RXBUFFER_TRIMDFE_MODE0_PREG_MASK (0x00000007U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_DFECTRL_PREG_RXBUFFER_TRIMDFE_MODE0_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_DFECTRL_PREG_RXBUFFER_TRIMDFE_MODE0_PREG_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_DFECTRL_PREG_RXBUFFER_TRIMDFE_MODE0_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXBUFFER_DFECTRL_PREG_RESETVAL          (0x00004233U)

/* DEQ_EYESURF_VTH_PREG__DEQ_EYESURF_CTRL_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EYESURF_VTH_PREG__DEQ_EYESURF_CTRL_PREG_EYESURF_ECMPVTH_PREG_MASK (0x007F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EYESURF_VTH_PREG__DEQ_EYESURF_CTRL_PREG_EYESURF_ECMPVTH_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EYESURF_VTH_PREG__DEQ_EYESURF_CTRL_PREG_EYESURF_ECMPVTH_PREG_RESETVAL (0x00000064U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EYESURF_VTH_PREG__DEQ_EYESURF_CTRL_PREG_EYESURF_ECMPVTH_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EYESURF_VTH_PREG__DEQ_EYESURF_CTRL_PREG_EYESURF_TIME_PREG_MASK (0x0000F000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EYESURF_VTH_PREG__DEQ_EYESURF_CTRL_PREG_EYESURF_TIME_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EYESURF_VTH_PREG__DEQ_EYESURF_CTRL_PREG_EYESURF_TIME_PREG_RESETVAL (0x0000000FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EYESURF_VTH_PREG__DEQ_EYESURF_CTRL_PREG_EYESURF_TIME_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EYESURF_VTH_PREG__DEQ_EYESURF_CTRL_PREG_EYESURF_VALID_MASK (0x00000800U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EYESURF_VTH_PREG__DEQ_EYESURF_CTRL_PREG_EYESURF_VALID_SHIFT (0x0000000BU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EYESURF_VTH_PREG__DEQ_EYESURF_CTRL_PREG_EYESURF_VALID_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EYESURF_VTH_PREG__DEQ_EYESURF_CTRL_PREG_EYESURF_VALID_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EYESURF_VTH_PREG__DEQ_EYESURF_CTRL_PREG_EYESURF_START_PREG_MASK (0x00000400U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EYESURF_VTH_PREG__DEQ_EYESURF_CTRL_PREG_EYESURF_START_PREG_SHIFT (0x0000000AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EYESURF_VTH_PREG__DEQ_EYESURF_CTRL_PREG_EYESURF_START_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EYESURF_VTH_PREG__DEQ_EYESURF_CTRL_PREG_EYESURF_START_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EYESURF_VTH_PREG__DEQ_EYESURF_CTRL_PREG_EYESURF_MODE_PREG_MASK (0x00000200U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EYESURF_VTH_PREG__DEQ_EYESURF_CTRL_PREG_EYESURF_MODE_PREG_SHIFT (0x00000009U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EYESURF_VTH_PREG__DEQ_EYESURF_CTRL_PREG_EYESURF_MODE_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EYESURF_VTH_PREG__DEQ_EYESURF_CTRL_PREG_EYESURF_MODE_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EYESURF_VTH_PREG__DEQ_EYESURF_CTRL_PREG_EYESURF_EPIADJ_PREG_MASK (0x0000007FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EYESURF_VTH_PREG__DEQ_EYESURF_CTRL_PREG_EYESURF_EPIADJ_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EYESURF_VTH_PREG__DEQ_EYESURF_CTRL_PREG_EYESURF_EPIADJ_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EYESURF_VTH_PREG__DEQ_EYESURF_CTRL_PREG_EYESURF_EPIADJ_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EYESURF_VTH_PREG__DEQ_EYESURF_CTRL_PREG_RESETVAL (0x0064F000U)

/* DEQ_EYESURF_ACCUMB__DEQ_EYESURF_ACCUMA */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EYESURF_ACCUMB__DEQ_EYESURF_ACCUMA_EYESURF_ACCUMB_MASK (0x03FF0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EYESURF_ACCUMB__DEQ_EYESURF_ACCUMA_EYESURF_ACCUMB_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EYESURF_ACCUMB__DEQ_EYESURF_ACCUMA_EYESURF_ACCUMB_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EYESURF_ACCUMB__DEQ_EYESURF_ACCUMA_EYESURF_ACCUMB_MAX (0x000003FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EYESURF_ACCUMB__DEQ_EYESURF_ACCUMA_EYESURF_ACCUMA_MASK (0x000003FFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EYESURF_ACCUMB__DEQ_EYESURF_ACCUMA_EYESURF_ACCUMA_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EYESURF_ACCUMB__DEQ_EYESURF_ACCUMA_EYESURF_ACCUMA_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EYESURF_ACCUMB__DEQ_EYESURF_ACCUMA_EYESURF_ACCUMA_MAX (0x000003FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_EYESURF_ACCUMB__DEQ_EYESURF_ACCUMA_RESETVAL (0x00000000U)

/* RX_BIST_SYNCCNT_PREG__RX_BIST_CONTROLS_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_BIST_SYNCCNT_PREG__RX_BIST_CONTROLS_PREG_RX_BIST_SYNC_COUNT_PREG_MASK (0xFFFF0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_BIST_SYNCCNT_PREG__RX_BIST_CONTROLS_PREG_RX_BIST_SYNC_COUNT_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_BIST_SYNCCNT_PREG__RX_BIST_CONTROLS_PREG_RX_BIST_SYNC_COUNT_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_BIST_SYNCCNT_PREG__RX_BIST_CONTROLS_PREG_RX_BIST_SYNC_COUNT_PREG_MAX (0x0000FFFFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_BIST_SYNCCNT_PREG__RX_BIST_CONTROLS_PREG_RX_BIST_MODE_PREG_MASK (0x00000F00U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_BIST_SYNCCNT_PREG__RX_BIST_CONTROLS_PREG_RX_BIST_MODE_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_BIST_SYNCCNT_PREG__RX_BIST_CONTROLS_PREG_RX_BIST_MODE_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_BIST_SYNCCNT_PREG__RX_BIST_CONTROLS_PREG_RX_BIST_MODE_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_BIST_SYNCCNT_PREG__RX_BIST_CONTROLS_PREG_RX_BIST_ERR_RESET_PREG_MASK (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_BIST_SYNCCNT_PREG__RX_BIST_CONTROLS_PREG_RX_BIST_ERR_RESET_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_BIST_SYNCCNT_PREG__RX_BIST_CONTROLS_PREG_RX_BIST_ERR_RESET_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_BIST_SYNCCNT_PREG__RX_BIST_CONTROLS_PREG_RX_BIST_ERR_RESET_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_BIST_SYNCCNT_PREG__RX_BIST_CONTROLS_PREG_RX_BIST_UDD_WR_CLEAR_PREG_MASK (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_BIST_SYNCCNT_PREG__RX_BIST_CONTROLS_PREG_RX_BIST_UDD_WR_CLEAR_PREG_SHIFT (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_BIST_SYNCCNT_PREG__RX_BIST_CONTROLS_PREG_RX_BIST_UDD_WR_CLEAR_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_BIST_SYNCCNT_PREG__RX_BIST_CONTROLS_PREG_RX_BIST_UDD_WR_CLEAR_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_BIST_SYNCCNT_PREG__RX_BIST_CONTROLS_PREG_RX_BIST_EN_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_BIST_SYNCCNT_PREG__RX_BIST_CONTROLS_PREG_RX_BIST_EN_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_BIST_SYNCCNT_PREG__RX_BIST_CONTROLS_PREG_RX_BIST_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_BIST_SYNCCNT_PREG__RX_BIST_CONTROLS_PREG_RX_BIST_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_BIST_SYNCCNT_PREG__RX_BIST_CONTROLS_PREG_RESETVAL (0x00000000U)

/* RX_BIST_ERRCNT_PREG__RX_BIST_UDD_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_BIST_ERRCNT_PREG__RX_BIST_UDD_PREG_RX_BIST_ERR_COUNT_MASK (0xFFFF0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_BIST_ERRCNT_PREG__RX_BIST_UDD_PREG_RX_BIST_ERR_COUNT_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_BIST_ERRCNT_PREG__RX_BIST_UDD_PREG_RX_BIST_ERR_COUNT_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_BIST_ERRCNT_PREG__RX_BIST_UDD_PREG_RX_BIST_ERR_COUNT_MAX (0x0000FFFFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_BIST_ERRCNT_PREG__RX_BIST_UDD_PREG_RX_UDD_FIFO_WR_DATA_MASK (0x000003FFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_BIST_ERRCNT_PREG__RX_BIST_UDD_PREG_RX_UDD_FIFO_WR_DATA_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_BIST_ERRCNT_PREG__RX_BIST_UDD_PREG_RX_UDD_FIFO_WR_DATA_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_BIST_ERRCNT_PREG__RX_BIST_UDD_PREG_RX_UDD_FIFO_WR_DATA_MAX (0x000003FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RX_BIST_ERRCNT_PREG__RX_BIST_UDD_PREG_RESETVAL (0x00000000U)

/* LN_SPARE_REG_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_SPARE_REG_PREG_SPARE_PREG_MASK       (0x0000FFFFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_SPARE_REG_PREG_SPARE_PREG_SHIFT      (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_SPARE_REG_PREG_SPARE_PREG_RESETVAL   (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_SPARE_REG_PREG_SPARE_PREG_MAX        (0x0000FFFFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_SPARE_REG_PREG_RESETVAL              (0x00000000U)

/* PREADAPT_CTRL_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PREADAPT_CTRL_PREG_PREADAPT_EN_PREG_MASK (0x00001000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PREADAPT_CTRL_PREG_PREADAPT_EN_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PREADAPT_CTRL_PREG_PREADAPT_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PREADAPT_CTRL_PREG_PREADAPT_EN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PREADAPT_CTRL_PREG_PREADAPT_STANDARD_MODE_SEL_PREG_MASK (0x00000300U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PREADAPT_CTRL_PREG_PREADAPT_STANDARD_MODE_SEL_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PREADAPT_CTRL_PREG_PREADAPT_STANDARD_MODE_SEL_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PREADAPT_CTRL_PREG_PREADAPT_STANDARD_MODE_SEL_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PREADAPT_CTRL_PREG_PREADAPT_STATE_MASK  (0x000000FFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PREADAPT_CTRL_PREG_PREADAPT_STATE_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PREADAPT_CTRL_PREG_PREADAPT_STATE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PREADAPT_CTRL_PREG_PREADAPT_STATE_MAX   (0x000000FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_PREADAPT_CTRL_PREG_RESETVAL             (0x00000200U)

/* LN_CTRL_DIAG_RESET_PREG__LN_FPWRISO_DIAG_RESET_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CTRL_DIAG_RESET_PREG__LN_FPWRISO_DIAG_RESET_PREG_LN_PSMRST_N_MASK (0x00080000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CTRL_DIAG_RESET_PREG__LN_FPWRISO_DIAG_RESET_PREG_LN_PSMRST_N_SHIFT (0x00000013U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CTRL_DIAG_RESET_PREG__LN_FPWRISO_DIAG_RESET_PREG_LN_PSMRST_N_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CTRL_DIAG_RESET_PREG__LN_FPWRISO_DIAG_RESET_PREG_LN_PSMRST_N_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CTRL_DIAG_RESET_PREG__LN_FPWRISO_DIAG_RESET_PREG_PSTG_RST_N_MASK (0x00040000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CTRL_DIAG_RESET_PREG__LN_FPWRISO_DIAG_RESET_PREG_PSTG_RST_N_SHIFT (0x00000012U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CTRL_DIAG_RESET_PREG__LN_FPWRISO_DIAG_RESET_PREG_PSTG_RST_N_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CTRL_DIAG_RESET_PREG__LN_FPWRISO_DIAG_RESET_PREG_PSTG_RST_N_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CTRL_DIAG_RESET_PREG__LN_FPWRISO_DIAG_RESET_PREG_CMN_RESET_SYNCED_LN_PLLCLK_N_MASK (0x00020000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CTRL_DIAG_RESET_PREG__LN_FPWRISO_DIAG_RESET_PREG_CMN_RESET_SYNCED_LN_PLLCLK_N_SHIFT (0x00000011U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CTRL_DIAG_RESET_PREG__LN_FPWRISO_DIAG_RESET_PREG_CMN_RESET_SYNCED_LN_PLLCLK_N_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CTRL_DIAG_RESET_PREG__LN_FPWRISO_DIAG_RESET_PREG_CMN_RESET_SYNCED_LN_PLLCLK_N_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CTRL_DIAG_RESET_PREG__LN_FPWRISO_DIAG_RESET_PREG_SCANOVRD_PLLLN_RST_N_MASK (0x00010000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CTRL_DIAG_RESET_PREG__LN_FPWRISO_DIAG_RESET_PREG_SCANOVRD_PLLLN_RST_N_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CTRL_DIAG_RESET_PREG__LN_FPWRISO_DIAG_RESET_PREG_SCANOVRD_PLLLN_RST_N_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CTRL_DIAG_RESET_PREG__LN_FPWRISO_DIAG_RESET_PREG_SCANOVRD_PLLLN_RST_N_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CTRL_DIAG_RESET_PREG__LN_FPWRISO_DIAG_RESET_PREG_LNDA_RSTGEN_RST_N_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CTRL_DIAG_RESET_PREG__LN_FPWRISO_DIAG_RESET_PREG_LNDA_RSTGEN_RST_N_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CTRL_DIAG_RESET_PREG__LN_FPWRISO_DIAG_RESET_PREG_LNDA_RSTGEN_RST_N_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CTRL_DIAG_RESET_PREG__LN_FPWRISO_DIAG_RESET_PREG_LNDA_RSTGEN_RST_N_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CTRL_DIAG_RESET_PREG__LN_FPWRISO_DIAG_RESET_PREG_RESETVAL (0x00000000U)

/* LN_TXDSYNC_DIAG_RESET_PREG__LN_TXCTRL_DIAG_RESET_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_TXDSYNC_DIAG_RESET_PREG__LN_TXCTRL_DIAG_RESET_PREG_TX_SYNC_FIFO_RD_RESET_N_MASK (0x00020000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_TXDSYNC_DIAG_RESET_PREG__LN_TXCTRL_DIAG_RESET_PREG_TX_SYNC_FIFO_RD_RESET_N_SHIFT (0x00000011U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_TXDSYNC_DIAG_RESET_PREG__LN_TXCTRL_DIAG_RESET_PREG_TX_SYNC_FIFO_RD_RESET_N_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_TXDSYNC_DIAG_RESET_PREG__LN_TXCTRL_DIAG_RESET_PREG_TX_SYNC_FIFO_RD_RESET_N_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_TXDSYNC_DIAG_RESET_PREG__LN_TXCTRL_DIAG_RESET_PREG_TX_SYNC_FIFO_WR_RESET_N_MASK (0x00010000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_TXDSYNC_DIAG_RESET_PREG__LN_TXCTRL_DIAG_RESET_PREG_TX_SYNC_FIFO_WR_RESET_N_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_TXDSYNC_DIAG_RESET_PREG__LN_TXCTRL_DIAG_RESET_PREG_TX_SYNC_FIFO_WR_RESET_N_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_TXDSYNC_DIAG_RESET_PREG__LN_TXCTRL_DIAG_RESET_PREG_TX_SYNC_FIFO_WR_RESET_N_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_TXDSYNC_DIAG_RESET_PREG__LN_TXCTRL_DIAG_RESET_PREG_CMN_RESET_SYNCED_TX_REFCLK_GATED_N_MASK (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_TXDSYNC_DIAG_RESET_PREG__LN_TXCTRL_DIAG_RESET_PREG_CMN_RESET_SYNCED_TX_REFCLK_GATED_N_SHIFT (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_TXDSYNC_DIAG_RESET_PREG__LN_TXCTRL_DIAG_RESET_PREG_CMN_RESET_SYNCED_TX_REFCLK_GATED_N_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_TXDSYNC_DIAG_RESET_PREG__LN_TXCTRL_DIAG_RESET_PREG_CMN_RESET_SYNCED_TX_REFCLK_GATED_N_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_TXDSYNC_DIAG_RESET_PREG__LN_TXCTRL_DIAG_RESET_PREG_TX_LFPSGEN_RST_N_MASK (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_TXDSYNC_DIAG_RESET_PREG__LN_TXCTRL_DIAG_RESET_PREG_TX_LFPSGEN_RST_N_SHIFT (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_TXDSYNC_DIAG_RESET_PREG__LN_TXCTRL_DIAG_RESET_PREG_TX_LFPSGEN_RST_N_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_TXDSYNC_DIAG_RESET_PREG__LN_TXCTRL_DIAG_RESET_PREG_TX_LFPSGEN_RST_N_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_TXDSYNC_DIAG_RESET_PREG__LN_TXCTRL_DIAG_RESET_PREG_TX_BIST_RST_N_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_TXDSYNC_DIAG_RESET_PREG__LN_TXCTRL_DIAG_RESET_PREG_TX_BIST_RST_N_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_TXDSYNC_DIAG_RESET_PREG__LN_TXCTRL_DIAG_RESET_PREG_TX_BIST_RST_N_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_TXDSYNC_DIAG_RESET_PREG__LN_TXCTRL_DIAG_RESET_PREG_TX_BIST_RST_N_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_TXDSYNC_DIAG_RESET_PREG__LN_TXCTRL_DIAG_RESET_PREG_RESETVAL (0x00000000U)

/* LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_TX_TD_FE_LPBK_RST_N_MASK (0x00080000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_TX_TD_FE_LPBK_RST_N_SHIFT (0x00000013U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_TX_TD_FE_LPBK_RST_N_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_TX_TD_FE_LPBK_RST_N_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_RXDA_DEQ_RST_N_MASK (0x00040000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_RXDA_DEQ_RST_N_SHIFT (0x00000012U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_RXDA_DEQ_RST_N_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_RXDA_DEQ_RST_N_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_RXDATRST_N_MASK (0x00020000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_RXDATRST_N_SHIFT (0x00000011U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_RXDATRST_N_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_RXDATRST_N_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_RXMEMRST_N_MASK (0x00010000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_RXMEMRST_N_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_RXMEMRST_N_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_RXMEMRST_N_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_CMN_RESET_SYNCED_RX_REFCLK_GATED_N_MASK (0x00000020U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_CMN_RESET_SYNCED_RX_REFCLK_GATED_N_SHIFT (0x00000005U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_CMN_RESET_SYNCED_RX_REFCLK_GATED_N_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_CMN_RESET_SYNCED_RX_REFCLK_GATED_N_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_CMN_RESET_SYNCED_LN_PLLCLK_FULLRT_N_MASK (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_CMN_RESET_SYNCED_LN_PLLCLK_FULLRT_N_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_CMN_RESET_SYNCED_LN_PLLCLK_FULLRT_N_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_CMN_RESET_SYNCED_LN_PLLCLK_FULLRT_N_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_CMN_RESET_SYNCED_CMN_SDOSC_CLK_N_MASK (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_CMN_RESET_SYNCED_CMN_SDOSC_CLK_N_SHIFT (0x00000003U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_CMN_RESET_SYNCED_CMN_SDOSC_CLK_N_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_CMN_RESET_SYNCED_CMN_SDOSC_CLK_N_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_CPICAL_CNTRST_N_MASK (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_CPICAL_CNTRST_N_SHIFT (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_CPICAL_CNTRST_N_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_CPICAL_CNTRST_N_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_RXDA_ECMP_RST_N_MASK (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_RXDA_ECMP_RST_N_SHIFT (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_RXDA_ECMP_RST_N_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_RXDA_ECMP_RST_N_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_RXDA_SMP_RST_N_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_RXDA_SMP_RST_N_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_RXDA_SMP_RST_N_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_RXDA_SMP_RST_N_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_RXDSYNC_DIAG_RESET_PREG__LN_RXCTRL_DIAG_RESET_PREG_RESETVAL (0x00000000U)

/* LN_CMSMT_REF_CLK_TMR_VALUE_PREG__LN_CLK_FREQ_MSMT_CTRL_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CMSMT_REF_CLK_TMR_VALUE_PREG__LN_CLK_FREQ_MSMT_CTRL_PREG_LN_CMSMT_REF_CLK_TMR_VALUE_PREG_MASK (0x0FFF0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CMSMT_REF_CLK_TMR_VALUE_PREG__LN_CLK_FREQ_MSMT_CTRL_PREG_LN_CMSMT_REF_CLK_TMR_VALUE_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CMSMT_REF_CLK_TMR_VALUE_PREG__LN_CLK_FREQ_MSMT_CTRL_PREG_LN_CMSMT_REF_CLK_TMR_VALUE_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CMSMT_REF_CLK_TMR_VALUE_PREG__LN_CLK_FREQ_MSMT_CTRL_PREG_LN_CMSMT_REF_CLK_TMR_VALUE_PREG_MAX (0x00000FFFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CMSMT_REF_CLK_TMR_VALUE_PREG__LN_CLK_FREQ_MSMT_CTRL_PREG_LN_TEST_CLK_SEL_PREG_MASK (0x0000000EU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CMSMT_REF_CLK_TMR_VALUE_PREG__LN_CLK_FREQ_MSMT_CTRL_PREG_LN_TEST_CLK_SEL_PREG_SHIFT (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CMSMT_REF_CLK_TMR_VALUE_PREG__LN_CLK_FREQ_MSMT_CTRL_PREG_LN_TEST_CLK_SEL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CMSMT_REF_CLK_TMR_VALUE_PREG__LN_CLK_FREQ_MSMT_CTRL_PREG_LN_TEST_CLK_SEL_PREG_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CMSMT_REF_CLK_TMR_VALUE_PREG__LN_CLK_FREQ_MSMT_CTRL_PREG_LN_CMSMT_MEASUREMENT_RUN_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CMSMT_REF_CLK_TMR_VALUE_PREG__LN_CLK_FREQ_MSMT_CTRL_PREG_LN_CMSMT_MEASUREMENT_RUN_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CMSMT_REF_CLK_TMR_VALUE_PREG__LN_CLK_FREQ_MSMT_CTRL_PREG_LN_CMSMT_MEASUREMENT_RUN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CMSMT_REF_CLK_TMR_VALUE_PREG__LN_CLK_FREQ_MSMT_CTRL_PREG_LN_CMSMT_MEASUREMENT_RUN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CMSMT_REF_CLK_TMR_VALUE_PREG__LN_CLK_FREQ_MSMT_CTRL_PREG_RESETVAL (0x00000000U)

/* LN_CLK_FREQ_MSMT_OBS_PREG__LN_CMSMT_TEST_CLK_CNT_VALUE_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CLK_FREQ_MSMT_OBS_PREG__LN_CMSMT_TEST_CLK_CNT_VALUE_PREG_LN_CMSMT_MEASUREMENT_DONE_MASK (0x00010000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CLK_FREQ_MSMT_OBS_PREG__LN_CMSMT_TEST_CLK_CNT_VALUE_PREG_LN_CMSMT_MEASUREMENT_DONE_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CLK_FREQ_MSMT_OBS_PREG__LN_CMSMT_TEST_CLK_CNT_VALUE_PREG_LN_CMSMT_MEASUREMENT_DONE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CLK_FREQ_MSMT_OBS_PREG__LN_CMSMT_TEST_CLK_CNT_VALUE_PREG_LN_CMSMT_MEASUREMENT_DONE_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CLK_FREQ_MSMT_OBS_PREG__LN_CMSMT_TEST_CLK_CNT_VALUE_PREG_LN_CMSMT_TEST_CLK_CNT_VALUE_MASK (0x00000FFFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CLK_FREQ_MSMT_OBS_PREG__LN_CMSMT_TEST_CLK_CNT_VALUE_PREG_LN_CMSMT_TEST_CLK_CNT_VALUE_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CLK_FREQ_MSMT_OBS_PREG__LN_CMSMT_TEST_CLK_CNT_VALUE_PREG_LN_CMSMT_TEST_CLK_CNT_VALUE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CLK_FREQ_MSMT_OBS_PREG__LN_CMSMT_TEST_CLK_CNT_VALUE_PREG_LN_CMSMT_TEST_CLK_CNT_VALUE_MAX (0x00000FFFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_LN_CLK_FREQ_MSMT_OBS_PREG__LN_CMSMT_TEST_CLK_CNT_VALUE_PREG_RESETVAL (0x00000000U)

/* RXMRGN_CTRL_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXMRGN_CTRL_PREG_RXMRGN_FSM_STATE_MASK  (0x0000F000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXMRGN_CTRL_PREG_RXMRGN_FSM_STATE_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXMRGN_CTRL_PREG_RXMRGN_FSM_STATE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXMRGN_CTRL_PREG_RXMRGN_FSM_STATE_MAX   (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXMRGN_CTRL_PREG_RXMRGN_CLK_FORCE_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXMRGN_CTRL_PREG_RXMRGN_CLK_FORCE_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXMRGN_CTRL_PREG_RXMRGN_CLK_FORCE_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXMRGN_CTRL_PREG_RXMRGN_CLK_FORCE_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_RXMRGN_CTRL_PREG_RESETVAL               (0x00000000U)

/* SMPCAL_INIT_PREG__SMPCAL_CTRL_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_INIT_PREG__SMPCAL_CTRL_PREG_SMPCAL_INIT_WAIT_PREG_MASK (0x03FF0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_INIT_PREG__SMPCAL_CTRL_PREG_SMPCAL_INIT_WAIT_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_INIT_PREG__SMPCAL_CTRL_PREG_SMPCAL_INIT_WAIT_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_INIT_PREG__SMPCAL_CTRL_PREG_SMPCAL_INIT_WAIT_PREG_MAX (0x000003FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_INIT_PREG__SMPCAL_CTRL_PREG_SMPCAL_RUN_PREG_MASK (0x00008000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_INIT_PREG__SMPCAL_CTRL_PREG_SMPCAL_RUN_PREG_SHIFT (0x0000000FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_INIT_PREG__SMPCAL_CTRL_PREG_SMPCAL_RUN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_INIT_PREG__SMPCAL_CTRL_PREG_SMPCAL_RUN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_INIT_PREG__SMPCAL_CTRL_PREG_SMPCALMEM_POSOFF_INVERT_MASK (0x00004000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_INIT_PREG__SMPCAL_CTRL_PREG_SMPCALMEM_POSOFF_INVERT_SHIFT (0x0000000EU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_INIT_PREG__SMPCAL_CTRL_PREG_SMPCALMEM_POSOFF_INVERT_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_INIT_PREG__SMPCAL_CTRL_PREG_SMPCALMEM_POSOFF_INVERT_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_INIT_PREG__SMPCAL_CTRL_PREG_SMPCAL_NO_ANA_RESP_MASK (0x00002000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_INIT_PREG__SMPCAL_CTRL_PREG_SMPCAL_NO_ANA_RESP_SHIFT (0x0000000DU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_INIT_PREG__SMPCAL_CTRL_PREG_SMPCAL_NO_ANA_RESP_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_INIT_PREG__SMPCAL_CTRL_PREG_SMPCAL_NO_ANA_RESP_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_INIT_PREG__SMPCAL_CTRL_PREG_SMPCAL_ERROR_MASK (0x00001000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_INIT_PREG__SMPCAL_CTRL_PREG_SMPCAL_ERROR_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_INIT_PREG__SMPCAL_CTRL_PREG_SMPCAL_ERROR_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_INIT_PREG__SMPCAL_CTRL_PREG_SMPCAL_ERROR_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_INIT_PREG__SMPCAL_CTRL_PREG_SMPCAL_SCALE_PREG_MASK (0x00000030U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_INIT_PREG__SMPCAL_CTRL_PREG_SMPCAL_SCALE_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_INIT_PREG__SMPCAL_CTRL_PREG_SMPCAL_SCALE_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_INIT_PREG__SMPCAL_CTRL_PREG_SMPCAL_SCALE_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_INIT_PREG__SMPCAL_CTRL_PREG_SMPCAL_DONE_OVR_PREG_MASK (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_INIT_PREG__SMPCAL_CTRL_PREG_SMPCAL_DONE_OVR_PREG_SHIFT (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_INIT_PREG__SMPCAL_CTRL_PREG_SMPCAL_DONE_OVR_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_INIT_PREG__SMPCAL_CTRL_PREG_SMPCAL_DONE_OVR_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_INIT_PREG__SMPCAL_CTRL_PREG_SMPCAL_EN_OVR_PREG_MASK (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_INIT_PREG__SMPCAL_CTRL_PREG_SMPCAL_EN_OVR_PREG_SHIFT (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_INIT_PREG__SMPCAL_CTRL_PREG_SMPCAL_EN_OVR_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_INIT_PREG__SMPCAL_CTRL_PREG_SMPCAL_EN_OVR_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_INIT_PREG__SMPCAL_CTRL_PREG_SMPCAL_EN_OVRVAL_PREG_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_INIT_PREG__SMPCAL_CTRL_PREG_SMPCAL_EN_OVRVAL_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_INIT_PREG__SMPCAL_CTRL_PREG_SMPCAL_EN_OVRVAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_INIT_PREG__SMPCAL_CTRL_PREG_SMPCAL_EN_OVRVAL_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_INIT_PREG__SMPCAL_CTRL_PREG_RESETVAL (0x00000000U)

/* SMPCAL_NUM_WORDS_PREG__SMPCAL_ITER_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_NUM_WORDS_PREG__SMPCAL_ITER_PREG_SMPCAL_NUM_WORDS_PREG_MASK (0x03FF0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_NUM_WORDS_PREG__SMPCAL_ITER_PREG_SMPCAL_NUM_WORDS_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_NUM_WORDS_PREG__SMPCAL_ITER_PREG_SMPCAL_NUM_WORDS_PREG_RESETVAL (0x00000100U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_NUM_WORDS_PREG__SMPCAL_ITER_PREG_SMPCAL_NUM_WORDS_PREG_MAX (0x000003FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_NUM_WORDS_PREG__SMPCAL_ITER_PREG_SMPCAL_ITER_WAIT_PREG_MASK (0x000003FFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_NUM_WORDS_PREG__SMPCAL_ITER_PREG_SMPCAL_ITER_WAIT_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_NUM_WORDS_PREG__SMPCAL_ITER_PREG_SMPCAL_ITER_WAIT_PREG_RESETVAL (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_NUM_WORDS_PREG__SMPCAL_ITER_PREG_SMPCAL_ITER_WAIT_PREG_MAX (0x000003FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_NUM_WORDS_PREG__SMPCAL_ITER_PREG_RESETVAL (0x01000004U)

/* SMPCAL_TUNE_PREG__SMPCAL_START_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_TUNE_PREG__SMPCAL_START_PREG_SMPCAL_TUNE_PREG_MASK (0x00FF0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_TUNE_PREG__SMPCAL_START_PREG_SMPCAL_TUNE_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_TUNE_PREG__SMPCAL_START_PREG_SMPCAL_TUNE_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_TUNE_PREG__SMPCAL_START_PREG_SMPCAL_TUNE_PREG_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_TUNE_PREG__SMPCAL_START_PREG_SMPCAL_START_PREG_MASK (0x000000FFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_TUNE_PREG__SMPCAL_START_PREG_SMPCAL_START_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_TUNE_PREG__SMPCAL_START_PREG_SMPCAL_START_PREG_RESETVAL (0x0000007FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_TUNE_PREG__SMPCAL_START_PREG_SMPCAL_START_PREG_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_TUNE_PREG__SMPCAL_START_PREG_RESETVAL (0x0000007FU)

/* SMPCAL_CALODDCODE_OVR_PREG__SMPCAL_CALEVNCODE_OVR_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_CALODDCODE_OVR_PREG__SMPCAL_CALEVNCODE_OVR_PREG_SMPCALMEM_CALODDCODE_OVREN_PREG_MASK (0x80000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_CALODDCODE_OVR_PREG__SMPCAL_CALEVNCODE_OVR_PREG_SMPCALMEM_CALODDCODE_OVREN_PREG_SHIFT (0x0000001FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_CALODDCODE_OVR_PREG__SMPCAL_CALEVNCODE_OVR_PREG_SMPCALMEM_CALODDCODE_OVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_CALODDCODE_OVR_PREG__SMPCAL_CALEVNCODE_OVR_PREG_SMPCALMEM_CALODDCODE_OVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_CALODDCODE_OVR_PREG__SMPCAL_CALEVNCODE_OVR_PREG_SMPCALMEM_CALODDCODE_OVRVAL_PREG_MASK (0x00FF0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_CALODDCODE_OVR_PREG__SMPCAL_CALEVNCODE_OVR_PREG_SMPCALMEM_CALODDCODE_OVRVAL_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_CALODDCODE_OVR_PREG__SMPCAL_CALEVNCODE_OVR_PREG_SMPCALMEM_CALODDCODE_OVRVAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_CALODDCODE_OVR_PREG__SMPCAL_CALEVNCODE_OVR_PREG_SMPCALMEM_CALODDCODE_OVRVAL_PREG_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_CALODDCODE_OVR_PREG__SMPCAL_CALEVNCODE_OVR_PREG_SMPCALMEM_CALEVNCODE_OVREN_PREG_MASK (0x00008000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_CALODDCODE_OVR_PREG__SMPCAL_CALEVNCODE_OVR_PREG_SMPCALMEM_CALEVNCODE_OVREN_PREG_SHIFT (0x0000000FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_CALODDCODE_OVR_PREG__SMPCAL_CALEVNCODE_OVR_PREG_SMPCALMEM_CALEVNCODE_OVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_CALODDCODE_OVR_PREG__SMPCAL_CALEVNCODE_OVR_PREG_SMPCALMEM_CALEVNCODE_OVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_CALODDCODE_OVR_PREG__SMPCAL_CALEVNCODE_OVR_PREG_SMPCALMEM_CALEVNCODE_OVRVAL_PREG_MASK (0x000000FFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_CALODDCODE_OVR_PREG__SMPCAL_CALEVNCODE_OVR_PREG_SMPCALMEM_CALEVNCODE_OVRVAL_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_CALODDCODE_OVR_PREG__SMPCAL_CALEVNCODE_OVR_PREG_SMPCALMEM_CALEVNCODE_OVRVAL_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_CALODDCODE_OVR_PREG__SMPCAL_CALEVNCODE_OVR_PREG_SMPCALMEM_CALEVNCODE_OVRVAL_PREG_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_CALODDCODE_OVR_PREG__SMPCAL_CALEVNCODE_OVR_PREG_RESETVAL (0x00000000U)

/* SMPCAL_CALODDCODE_PREG__SMPCAL_CALEVNCODE_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_CALODDCODE_PREG__SMPCAL_CALEVNCODE_PREG_SMPCAL_ODDDONE_MASK (0x80000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_CALODDCODE_PREG__SMPCAL_CALEVNCODE_PREG_SMPCAL_ODDDONE_SHIFT (0x0000001FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_CALODDCODE_PREG__SMPCAL_CALEVNCODE_PREG_SMPCAL_ODDDONE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_CALODDCODE_PREG__SMPCAL_CALEVNCODE_PREG_SMPCAL_ODDDONE_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_CALODDCODE_PREG__SMPCAL_CALEVNCODE_PREG_SMPCAL_CALODDCODE_MASK (0x00FF0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_CALODDCODE_PREG__SMPCAL_CALEVNCODE_PREG_SMPCAL_CALODDCODE_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_CALODDCODE_PREG__SMPCAL_CALEVNCODE_PREG_SMPCAL_CALODDCODE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_CALODDCODE_PREG__SMPCAL_CALEVNCODE_PREG_SMPCAL_CALODDCODE_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_CALODDCODE_PREG__SMPCAL_CALEVNCODE_PREG_SMPCAL_EVNDONE_MASK (0x00008000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_CALODDCODE_PREG__SMPCAL_CALEVNCODE_PREG_SMPCAL_EVNDONE_SHIFT (0x0000000FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_CALODDCODE_PREG__SMPCAL_CALEVNCODE_PREG_SMPCAL_EVNDONE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_CALODDCODE_PREG__SMPCAL_CALEVNCODE_PREG_SMPCAL_EVNDONE_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_CALODDCODE_PREG__SMPCAL_CALEVNCODE_PREG_SMPCAL_CALEVNCODE_MASK (0x000000FFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_CALODDCODE_PREG__SMPCAL_CALEVNCODE_PREG_SMPCAL_CALEVNCODE_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_CALODDCODE_PREG__SMPCAL_CALEVNCODE_PREG_SMPCAL_CALEVNCODE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_CALODDCODE_PREG__SMPCAL_CALEVNCODE_PREG_SMPCAL_CALEVNCODE_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_CALODDCODE_PREG__SMPCAL_CALEVNCODE_PREG_RESETVAL (0x00000000U)

/* SMPCAL_STATE_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_STATE_PREG_SMPCAL_STATE_MASK     (0x000003FFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_STATE_PREG_SMPCAL_STATE_SHIFT    (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_STATE_PREG_SMPCAL_STATE_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_STATE_PREG_SMPCAL_STATE_MAX      (0x000003FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_SMPCAL_STATE_PREG_RESETVAL              (0x00000000U)

/* DEQ_BMPR_TAU_CTRL2_PREG__DEQ_BMPR_TAU_CTRL1_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BMPR_TAU_CTRL2_PREG__DEQ_BMPR_TAU_CTRL1_PREG_BMPR_TAU_ERROR_THRESH_PREG_MASK (0x03FF0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BMPR_TAU_CTRL2_PREG__DEQ_BMPR_TAU_CTRL1_PREG_BMPR_TAU_ERROR_THRESH_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BMPR_TAU_CTRL2_PREG__DEQ_BMPR_TAU_CTRL1_PREG_BMPR_TAU_ERROR_THRESH_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BMPR_TAU_CTRL2_PREG__DEQ_BMPR_TAU_CTRL1_PREG_BMPR_TAU_ERROR_THRESH_PREG_MAX (0x000003FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BMPR_TAU_CTRL2_PREG__DEQ_BMPR_TAU_CTRL1_PREG_BMPR_TAU_DIR_PREG_MASK (0x00008000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BMPR_TAU_CTRL2_PREG__DEQ_BMPR_TAU_CTRL1_PREG_BMPR_TAU_DIR_PREG_SHIFT (0x0000000FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BMPR_TAU_CTRL2_PREG__DEQ_BMPR_TAU_CTRL1_PREG_BMPR_TAU_DIR_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BMPR_TAU_CTRL2_PREG__DEQ_BMPR_TAU_CTRL1_PREG_BMPR_TAU_DIR_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BMPR_TAU_CTRL2_PREG__DEQ_BMPR_TAU_CTRL1_PREG_BMPR_TAU_PING_PONG_EN_PREG_MASK (0x00003000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BMPR_TAU_CTRL2_PREG__DEQ_BMPR_TAU_CTRL1_PREG_BMPR_TAU_PING_PONG_EN_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BMPR_TAU_CTRL2_PREG__DEQ_BMPR_TAU_CTRL1_PREG_BMPR_TAU_PING_PONG_EN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BMPR_TAU_CTRL2_PREG__DEQ_BMPR_TAU_CTRL1_PREG_BMPR_TAU_PING_PONG_EN_PREG_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BMPR_TAU_CTRL2_PREG__DEQ_BMPR_TAU_CTRL1_PREG_BMPR_TAU_EPIOFFSET_PREG_MASK (0x0000000FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BMPR_TAU_CTRL2_PREG__DEQ_BMPR_TAU_CTRL1_PREG_BMPR_TAU_EPIOFFSET_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BMPR_TAU_CTRL2_PREG__DEQ_BMPR_TAU_CTRL1_PREG_BMPR_TAU_EPIOFFSET_PREG_RESETVAL (0x00000005U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BMPR_TAU_CTRL2_PREG__DEQ_BMPR_TAU_CTRL1_PREG_BMPR_TAU_EPIOFFSET_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BMPR_TAU_CTRL2_PREG__DEQ_BMPR_TAU_CTRL1_PREG_RESETVAL (0x00000005U)

/* DEQ_TAU_MAINT_VTH_PREG__DEQ_TAU_ACQ_VTH_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_MAINT_VTH_PREG__DEQ_TAU_ACQ_VTH_PREG_TAU_MAINTECMPA_VTH_PREG_MASK (0x7F000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_MAINT_VTH_PREG__DEQ_TAU_ACQ_VTH_PREG_TAU_MAINTECMPA_VTH_PREG_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_MAINT_VTH_PREG__DEQ_TAU_ACQ_VTH_PREG_TAU_MAINTECMPA_VTH_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_MAINT_VTH_PREG__DEQ_TAU_ACQ_VTH_PREG_TAU_MAINTECMPA_VTH_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_MAINT_VTH_PREG__DEQ_TAU_ACQ_VTH_PREG_TAU_MAINTECMPB_VTH_PREG_MASK (0x007F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_MAINT_VTH_PREG__DEQ_TAU_ACQ_VTH_PREG_TAU_MAINTECMPB_VTH_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_MAINT_VTH_PREG__DEQ_TAU_ACQ_VTH_PREG_TAU_MAINTECMPB_VTH_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_MAINT_VTH_PREG__DEQ_TAU_ACQ_VTH_PREG_TAU_MAINTECMPB_VTH_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_MAINT_VTH_PREG__DEQ_TAU_ACQ_VTH_PREG_TAU_ECMPA_VTH_PREG_MASK (0x00007F00U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_MAINT_VTH_PREG__DEQ_TAU_ACQ_VTH_PREG_TAU_ECMPA_VTH_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_MAINT_VTH_PREG__DEQ_TAU_ACQ_VTH_PREG_TAU_ECMPA_VTH_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_MAINT_VTH_PREG__DEQ_TAU_ACQ_VTH_PREG_TAU_ECMPA_VTH_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_MAINT_VTH_PREG__DEQ_TAU_ACQ_VTH_PREG_TAU_ECMPB_VTH_PREG_MASK (0x0000007FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_MAINT_VTH_PREG__DEQ_TAU_ACQ_VTH_PREG_TAU_ECMPB_VTH_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_MAINT_VTH_PREG__DEQ_TAU_ACQ_VTH_PREG_TAU_ECMPB_VTH_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_MAINT_VTH_PREG__DEQ_TAU_ACQ_VTH_PREG_TAU_ECMPB_VTH_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_TAU_MAINT_VTH_PREG__DEQ_TAU_ACQ_VTH_PREG_RESETVAL (0x00000000U)

/* DEQ_BLK_TAU_CTRL2_PREG__DEQ_BLK_TAU_CTRL1_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL2_PREG__DEQ_BLK_TAU_CTRL1_PREG_BLK_TAU_EPISHIFT_OPTCENT_MASK (0x7F000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL2_PREG__DEQ_BLK_TAU_CTRL1_PREG_BLK_TAU_EPISHIFT_OPTCENT_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL2_PREG__DEQ_BLK_TAU_CTRL1_PREG_BLK_TAU_EPISHIFT_OPTCENT_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL2_PREG__DEQ_BLK_TAU_CTRL1_PREG_BLK_TAU_EPISHIFT_OPTCENT_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL2_PREG__DEQ_BLK_TAU_CTRL1_PREG_BLK_TAU_EPISHIFT_OPTCENT_OVREN_PREG_MASK (0x00800000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL2_PREG__DEQ_BLK_TAU_CTRL1_PREG_BLK_TAU_EPISHIFT_OPTCENT_OVREN_PREG_SHIFT (0x00000017U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL2_PREG__DEQ_BLK_TAU_CTRL1_PREG_BLK_TAU_EPISHIFT_OPTCENT_OVREN_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL2_PREG__DEQ_BLK_TAU_CTRL1_PREG_BLK_TAU_EPISHIFT_OPTCENT_OVREN_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL2_PREG__DEQ_BLK_TAU_CTRL1_PREG_BLK_TAU_EPISHIFT_OPTCENT_OVRD_PREG_MASK (0x007F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL2_PREG__DEQ_BLK_TAU_CTRL1_PREG_BLK_TAU_EPISHIFT_OPTCENT_OVRD_PREG_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL2_PREG__DEQ_BLK_TAU_CTRL1_PREG_BLK_TAU_EPISHIFT_OPTCENT_OVRD_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL2_PREG__DEQ_BLK_TAU_CTRL1_PREG_BLK_TAU_EPISHIFT_OPTCENT_OVRD_PREG_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL2_PREG__DEQ_BLK_TAU_CTRL1_PREG_BLK_TAU_EPIOFFSETA_PREG_MASK (0x0000F000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL2_PREG__DEQ_BLK_TAU_CTRL1_PREG_BLK_TAU_EPIOFFSETA_PREG_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL2_PREG__DEQ_BLK_TAU_CTRL1_PREG_BLK_TAU_EPIOFFSETA_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL2_PREG__DEQ_BLK_TAU_CTRL1_PREG_BLK_TAU_EPIOFFSETA_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL2_PREG__DEQ_BLK_TAU_CTRL1_PREG_BLK_TAU_EPIOFFSETB_PREG_MASK (0x00000F00U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL2_PREG__DEQ_BLK_TAU_CTRL1_PREG_BLK_TAU_EPIOFFSETB_PREG_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL2_PREG__DEQ_BLK_TAU_CTRL1_PREG_BLK_TAU_EPIOFFSETB_PREG_RESETVAL (0x0000000EU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL2_PREG__DEQ_BLK_TAU_CTRL1_PREG_BLK_TAU_EPIOFFSETB_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL2_PREG__DEQ_BLK_TAU_CTRL1_PREG_BLK_TAU_MAINT_EPIOFFSETA_PREG_MASK (0x000000F0U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL2_PREG__DEQ_BLK_TAU_CTRL1_PREG_BLK_TAU_MAINT_EPIOFFSETA_PREG_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL2_PREG__DEQ_BLK_TAU_CTRL1_PREG_BLK_TAU_MAINT_EPIOFFSETA_PREG_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL2_PREG__DEQ_BLK_TAU_CTRL1_PREG_BLK_TAU_MAINT_EPIOFFSETA_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL2_PREG__DEQ_BLK_TAU_CTRL1_PREG_BLK_TAU_MAINT_EPIOFFSETB_PREG_MASK (0x0000000FU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL2_PREG__DEQ_BLK_TAU_CTRL1_PREG_BLK_TAU_MAINT_EPIOFFSETB_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL2_PREG__DEQ_BLK_TAU_CTRL1_PREG_BLK_TAU_MAINT_EPIOFFSETB_PREG_RESETVAL (0x0000000EU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL2_PREG__DEQ_BLK_TAU_CTRL1_PREG_BLK_TAU_MAINT_EPIOFFSETB_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL2_PREG__DEQ_BLK_TAU_CTRL1_PREG_RESETVAL (0x00002E2EU)

/* DEQ_BLK_TAU_CTRL4_PREG__DEQ_BLK_TAU_CTRL3_PREG */

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL4_PREG__DEQ_BLK_TAU_CTRL3_PREG_BLK_TAU_DPI_OPTCENT_MASK (0x007F0000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL4_PREG__DEQ_BLK_TAU_CTRL3_PREG_BLK_TAU_DPI_OPTCENT_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL4_PREG__DEQ_BLK_TAU_CTRL3_PREG_BLK_TAU_DPI_OPTCENT_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL4_PREG__DEQ_BLK_TAU_CTRL3_PREG_BLK_TAU_DPI_OPTCENT_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL4_PREG__DEQ_BLK_TAU_CTRL3_PREG_BLK_TAU_PATTERN_MASK_PREG_MASK (0x00003C00U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL4_PREG__DEQ_BLK_TAU_CTRL3_PREG_BLK_TAU_PATTERN_MASK_PREG_SHIFT (0x0000000AU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL4_PREG__DEQ_BLK_TAU_CTRL3_PREG_BLK_TAU_PATTERN_MASK_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL4_PREG__DEQ_BLK_TAU_CTRL3_PREG_BLK_TAU_PATTERN_MASK_PREG_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL4_PREG__DEQ_BLK_TAU_CTRL3_PREG_BLK_TAU_AC_BYPASS_CONCUR_PREG_MASK (0x00000200U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL4_PREG__DEQ_BLK_TAU_CTRL3_PREG_BLK_TAU_AC_BYPASS_CONCUR_PREG_SHIFT (0x00000009U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL4_PREG__DEQ_BLK_TAU_CTRL3_PREG_BLK_TAU_AC_BYPASS_CONCUR_PREG_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL4_PREG__DEQ_BLK_TAU_CTRL3_PREG_BLK_TAU_AC_BYPASS_CONCUR_PREG_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL4_PREG__DEQ_BLK_TAU_CTRL3_PREG_BLK_TAU_AC_MINITER_PREG_MASK (0x000001FFU)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL4_PREG__DEQ_BLK_TAU_CTRL3_PREG_BLK_TAU_AC_MINITER_PREG_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL4_PREG__DEQ_BLK_TAU_CTRL3_PREG_BLK_TAU_AC_MINITER_PREG_RESETVAL (0x000000A8U)
#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL4_PREG__DEQ_BLK_TAU_CTRL3_PREG_BLK_TAU_AC_MINITER_PREG_MAX (0x000001FFU)

#define CSL_WIZ16B4M4CS_LN_CTRL_CDBREG_DEQ_BLK_TAU_CTRL4_PREG__DEQ_BLK_TAU_CTRL3_PREG_RESETVAL (0x000000A8U)

/* RESERVEDBIT13ADDRESSB */

#define CSL_WIZ16B4M4CS_RESERVEDBIT13ADDRESSB_RESERVEDBIT13ADDRESSB_RES_BIT13_ADR_B_MASK (0xFFFFFFFFU)
#define CSL_WIZ16B4M4CS_RESERVEDBIT13ADDRESSB_RESERVEDBIT13ADDRESSB_RES_BIT13_ADR_B_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_RESERVEDBIT13ADDRESSB_RESERVEDBIT13ADDRESSB_RES_BIT13_ADR_B_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_RESERVEDBIT13ADDRESSB_RESERVEDBIT13ADDRESSB_RES_BIT13_ADR_B_MAX (0xFFFFFFFFU)

#define CSL_WIZ16B4M4CS_RESERVEDBIT13ADDRESSB_RESERVEDBIT13ADDRESSB_RESETVAL   (0x00000000U)

/* RESERVEDSIERRAREP8000 */

#define CSL_WIZ16B4M4CS_RESERVEDSIERRAREP8000_RESERVEDSIERRAREP8000_RES_DUP_REGION_A_MASK (0xFFFFFFFFU)
#define CSL_WIZ16B4M4CS_RESERVEDSIERRAREP8000_RESERVEDSIERRAREP8000_RES_DUP_REGION_A_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_RESERVEDSIERRAREP8000_RESERVEDSIERRAREP8000_RES_DUP_REGION_A_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_RESERVEDSIERRAREP8000_RESERVEDSIERRAREP8000_RES_DUP_REGION_A_MAX (0xFFFFFFFFU)

#define CSL_WIZ16B4M4CS_RESERVEDSIERRAREP8000_RESERVEDSIERRAREP8000_RESETVAL   (0x00000000U)

/* RESERVEDBIT13ADDRESSC */

#define CSL_WIZ16B4M4CS_RESERVEDBIT13ADDRESSC_RESERVEDBIT13ADDRESSC_RES_BIT13_ADR_C_MASK (0xFFFFFFFFU)
#define CSL_WIZ16B4M4CS_RESERVEDBIT13ADDRESSC_RESERVEDBIT13ADDRESSC_RES_BIT13_ADR_C_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_RESERVEDBIT13ADDRESSC_RESERVEDBIT13ADDRESSC_RES_BIT13_ADR_C_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_RESERVEDBIT13ADDRESSC_RESERVEDBIT13ADDRESSC_RES_BIT13_ADR_C_MAX (0xFFFFFFFFU)

#define CSL_WIZ16B4M4CS_RESERVEDBIT13ADDRESSC_RESERVEDBIT13ADDRESSC_RESETVAL   (0x00000000U)

/* PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1 */

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_15_12_MASK (0xF0000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_15_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_15_12_RESETVAL (0x0000000BU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_11_8_MASK (0x0F000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_11_8_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_11_8_RESETVAL (0x0000000DU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_11_8_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_7_MASK (0x00800000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_7_SHIFT (0x00000017U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_7_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_6_MASK (0x00400000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_6_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_6_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_6_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_5_MASK (0x00200000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_5_SHIFT (0x00000015U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_5_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_4_MASK (0x00100000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_4_SHIFT (0x00000014U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_4_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_4_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_3_MASK (0x00080000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_3_SHIFT (0x00000013U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_3_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_2_MASK (0x00040000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_2_SHIFT (0x00000012U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_2_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_1_MASK (0x00020000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_1_SHIFT (0x00000011U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_1_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_0_MASK (0x00010000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_0_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL2_0_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_15_13_MASK (0x0000E000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_15_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_15_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_15_13_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_12_MASK (0x00001000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_12_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_11_MASK (0x00000800U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_11_SHIFT (0x0000000BU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_11_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_10_MASK (0x00000400U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_10_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_10_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_9_MASK (0x00000200U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_9_SHIFT (0x00000009U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_9_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_8_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_8_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_8_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_7_MASK (0x00000080U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_7_SHIFT (0x00000007U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_7_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_6_MASK (0x00000040U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_6_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_6_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_5_4_MASK (0x00000030U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_5_4_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_5_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_5_4_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_3_0_MASK (0x0000000FU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_3_0_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_3_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_PHY_PIPE_CMN_CTRL1_3_0_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_CMN_CTRL2__PHY_PIPE_CMN_CTRL1_RESETVAL (0xBD510400U)

/* PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1 */

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1_PHY_PIPE_COM_LOCK_CFG2_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1_PHY_PIPE_COM_LOCK_CFG2_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1_PHY_PIPE_COM_LOCK_CFG2_15_8_RESETVAL (0x00000044U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1_PHY_PIPE_COM_LOCK_CFG2_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1_PHY_PIPE_COM_LOCK_CFG2_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1_PHY_PIPE_COM_LOCK_CFG2_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1_PHY_PIPE_COM_LOCK_CFG2_7_0_RESETVAL (0x00000044U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1_PHY_PIPE_COM_LOCK_CFG2_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1_PHY_PIPE_COM_LOCK_CFG1_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1_PHY_PIPE_COM_LOCK_CFG1_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1_PHY_PIPE_COM_LOCK_CFG1_15_12_RESETVAL (0x00000004U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1_PHY_PIPE_COM_LOCK_CFG1_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1_PHY_PIPE_COM_LOCK_CFG1_11_0_MASK (0x00000FFFU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1_PHY_PIPE_COM_LOCK_CFG1_11_0_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1_PHY_PIPE_COM_LOCK_CFG1_11_0_RESETVAL (0x00000400U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1_PHY_PIPE_COM_LOCK_CFG1_11_0_MAX (0x00000FFFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_COM_LOCK_CFG2__PHY_PIPE_COM_LOCK_CFG1_RESETVAL (0x44444400U)

/* PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG */

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG_PHY_PIPE_LANE_DSBL_15_0_MASK (0xFFFF0000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG_PHY_PIPE_LANE_DSBL_15_0_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG_PHY_PIPE_LANE_DSBL_15_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG_PHY_PIPE_LANE_DSBL_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG_PHY_PIPE_EIE_LOCK_CFG_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG_PHY_PIPE_EIE_LOCK_CFG_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG_PHY_PIPE_EIE_LOCK_CFG_15_12_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG_PHY_PIPE_EIE_LOCK_CFG_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG_PHY_PIPE_EIE_LOCK_CFG_11_8_MASK (0x00000F00U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG_PHY_PIPE_EIE_LOCK_CFG_11_8_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG_PHY_PIPE_EIE_LOCK_CFG_11_8_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG_PHY_PIPE_EIE_LOCK_CFG_11_8_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG_PHY_PIPE_EIE_LOCK_CFG_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG_PHY_PIPE_EIE_LOCK_CFG_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG_PHY_PIPE_EIE_LOCK_CFG_7_0_RESETVAL (0x0000007FU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG_PHY_PIPE_EIE_LOCK_CFG_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LANE_DSBL__PHY_PIPE_EIE_LOCK_CFG_RESETVAL (0x0000137FU)

/* PHY_PIPE_RX_ELEC_IDLE_DLY__PHY_PIPE_RCV_DET_INH */

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_RX_ELEC_IDLE_DLY__PHY_PIPE_RCV_DET_INH_PHY_PIPE_RX_ELEC_IDLE_DLY_15_10_MASK (0xFC000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_RX_ELEC_IDLE_DLY__PHY_PIPE_RCV_DET_INH_PHY_PIPE_RX_ELEC_IDLE_DLY_15_10_SHIFT (0x0000001AU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_RX_ELEC_IDLE_DLY__PHY_PIPE_RCV_DET_INH_PHY_PIPE_RX_ELEC_IDLE_DLY_15_10_RESETVAL (0x0000000FU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_RX_ELEC_IDLE_DLY__PHY_PIPE_RCV_DET_INH_PHY_PIPE_RX_ELEC_IDLE_DLY_15_10_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_RX_ELEC_IDLE_DLY__PHY_PIPE_RCV_DET_INH_PHY_PIPE_RX_ELEC_IDLE_DLY_9_0_MASK (0x03FF0000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_RX_ELEC_IDLE_DLY__PHY_PIPE_RCV_DET_INH_PHY_PIPE_RX_ELEC_IDLE_DLY_9_0_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_RX_ELEC_IDLE_DLY__PHY_PIPE_RCV_DET_INH_PHY_PIPE_RX_ELEC_IDLE_DLY_9_0_RESETVAL (0x00000096U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_RX_ELEC_IDLE_DLY__PHY_PIPE_RCV_DET_INH_PHY_PIPE_RX_ELEC_IDLE_DLY_9_0_MAX (0x000003FFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_RX_ELEC_IDLE_DLY__PHY_PIPE_RCV_DET_INH_PHY_PIPE_RCV_DET_INH_15_0_MASK (0x0000FFFFU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_RX_ELEC_IDLE_DLY__PHY_PIPE_RCV_DET_INH_PHY_PIPE_RCV_DET_INH_15_0_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_RX_ELEC_IDLE_DLY__PHY_PIPE_RCV_DET_INH_PHY_PIPE_RCV_DET_INH_15_0_RESETVAL (0x00003D09U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_RX_ELEC_IDLE_DLY__PHY_PIPE_RCV_DET_INH_PHY_PIPE_RCV_DET_INH_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_RX_ELEC_IDLE_DLY__PHY_PIPE_RCV_DET_INH_RESETVAL (0x3C963D09U)

/* PHY_ISO_CMN_CTRL */

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_15_1_MASK (0x0000FFFEU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_15_1_SHIFT (0x00000001U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_15_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_15_1_MAX (0x00007FFFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_0_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_0_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_PHY_ISO_CMN_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_ISO_CMN_CTRL_RESETVAL        (0x00000001U)

/* PHY_STATE_CHG_TIMEOUT */

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_STATE_CHG_TIMEOUT_PHY_STATE_CHG_TIMEOUT_15_0_MASK (0x0000FFFFU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_STATE_CHG_TIMEOUT_PHY_STATE_CHG_TIMEOUT_15_0_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_STATE_CHG_TIMEOUT_PHY_STATE_CHG_TIMEOUT_15_0_RESETVAL (0x000030D4U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_STATE_CHG_TIMEOUT_PHY_STATE_CHG_TIMEOUT_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_STATE_CHG_TIMEOUT_RESETVAL   (0x000030D4U)

/* PHY_AUTO_CFG_CTRL__PHY_PLL_CFG */

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_AUTO_CFG_CTRL_15_4_MASK (0xFFF00000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_AUTO_CFG_CTRL_15_4_SHIFT (0x00000014U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_AUTO_CFG_CTRL_15_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_AUTO_CFG_CTRL_15_4_MAX (0x00000FFFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_AUTO_CFG_CTRL_3_MASK (0x00080000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_AUTO_CFG_CTRL_3_SHIFT (0x00000013U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_AUTO_CFG_CTRL_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_AUTO_CFG_CTRL_3_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_AUTO_CFG_CTRL_2_MASK (0x00040000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_AUTO_CFG_CTRL_2_SHIFT (0x00000012U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_AUTO_CFG_CTRL_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_AUTO_CFG_CTRL_2_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_AUTO_CFG_CTRL_1_MASK (0x00020000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_AUTO_CFG_CTRL_1_SHIFT (0x00000011U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_AUTO_CFG_CTRL_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_AUTO_CFG_CTRL_1_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_AUTO_CFG_CTRL_0_MASK (0x00010000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_AUTO_CFG_CTRL_0_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_AUTO_CFG_CTRL_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_AUTO_CFG_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_PLL_CFG_15_10_MASK (0x0000FC00U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_PLL_CFG_15_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_PLL_CFG_15_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_PLL_CFG_15_10_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_PLL_CFG_9_MASK (0x00000200U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_PLL_CFG_9_SHIFT (0x00000009U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_PLL_CFG_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_PLL_CFG_9_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_PLL_CFG_8_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_PLL_CFG_8_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_PLL_CFG_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_PLL_CFG_8_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_PLL_CFG_7_4_MASK (0x000000F0U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_PLL_CFG_7_4_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_PLL_CFG_7_4_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_PLL_CFG_7_4_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_PLL_CFG_3_MASK (0x00000008U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_PLL_CFG_3_SHIFT (0x00000003U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_PLL_CFG_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_PLL_CFG_3_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_PLL_CFG_2_MASK (0x00000004U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_PLL_CFG_2_SHIFT (0x00000002U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_PLL_CFG_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_PLL_CFG_2_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_PLL_CFG_1_MASK (0x00000002U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_PLL_CFG_1_SHIFT (0x00000001U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_PLL_CFG_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_PLL_CFG_1_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_PLL_CFG_0_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_PLL_CFG_0_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_PLL_CFG_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_PHY_PLL_CFG_0_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_AUTO_CFG_CTRL__PHY_PLL_CFG_RESETVAL (0x00000011U)

/* PHY_REFCLK1_DET_THRES_LOW__PHY_REFCLK_DET_THRES_LOW */

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_THRES_LOW__PHY_REFCLK_DET_THRES_LOW_PHY_REFCLK1_DET_THRES_LOW_15_0_MASK (0xFFFF0000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_THRES_LOW__PHY_REFCLK_DET_THRES_LOW_PHY_REFCLK1_DET_THRES_LOW_15_0_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_THRES_LOW__PHY_REFCLK_DET_THRES_LOW_PHY_REFCLK1_DET_THRES_LOW_15_0_RESETVAL (0x000001C2U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_THRES_LOW__PHY_REFCLK_DET_THRES_LOW_PHY_REFCLK1_DET_THRES_LOW_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_THRES_LOW__PHY_REFCLK_DET_THRES_LOW_PHY_REFCLK_DET_THRES_LOW_15_0_MASK (0x0000FFFFU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_THRES_LOW__PHY_REFCLK_DET_THRES_LOW_PHY_REFCLK_DET_THRES_LOW_15_0_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_THRES_LOW__PHY_REFCLK_DET_THRES_LOW_PHY_REFCLK_DET_THRES_LOW_15_0_RESETVAL (0x000001C2U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_THRES_LOW__PHY_REFCLK_DET_THRES_LOW_PHY_REFCLK_DET_THRES_LOW_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_THRES_LOW__PHY_REFCLK_DET_THRES_LOW_RESETVAL (0x01C201C2U)

/* PHY_REFCLK1_DET_THRES_HIGH__PHY_REFCLK_DET_THRES_HIGH */

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_THRES_HIGH__PHY_REFCLK_DET_THRES_HIGH_PHY_REFCLK1_DET_THRES_HIGH_15_0_MASK (0xFFFF0000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_THRES_HIGH__PHY_REFCLK_DET_THRES_HIGH_PHY_REFCLK1_DET_THRES_HIGH_15_0_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_THRES_HIGH__PHY_REFCLK_DET_THRES_HIGH_PHY_REFCLK1_DET_THRES_HIGH_15_0_RESETVAL (0x00002742U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_THRES_HIGH__PHY_REFCLK_DET_THRES_HIGH_PHY_REFCLK1_DET_THRES_HIGH_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_THRES_HIGH__PHY_REFCLK_DET_THRES_HIGH_PHY_REFCLK_DET_THRES_HIGH_15_0_MASK (0x0000FFFFU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_THRES_HIGH__PHY_REFCLK_DET_THRES_HIGH_PHY_REFCLK_DET_THRES_HIGH_15_0_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_THRES_HIGH__PHY_REFCLK_DET_THRES_HIGH_PHY_REFCLK_DET_THRES_HIGH_15_0_RESETVAL (0x00002742U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_THRES_HIGH__PHY_REFCLK_DET_THRES_HIGH_PHY_REFCLK_DET_THRES_HIGH_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_THRES_HIGH__PHY_REFCLK_DET_THRES_HIGH_RESETVAL (0x27422742U)

/* PHY_REFCLK1_DET_INTERVAL__PHY_REFCLK_DET_INTERVAL */

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_INTERVAL__PHY_REFCLK_DET_INTERVAL_PHY_REFCLK1_DET_INTERVAL_15_0_MASK (0xFFFF0000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_INTERVAL__PHY_REFCLK_DET_INTERVAL_PHY_REFCLK1_DET_INTERVAL_15_0_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_INTERVAL__PHY_REFCLK_DET_INTERVAL_PHY_REFCLK1_DET_INTERVAL_15_0_RESETVAL (0x000003E8U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_INTERVAL__PHY_REFCLK_DET_INTERVAL_PHY_REFCLK1_DET_INTERVAL_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_INTERVAL__PHY_REFCLK_DET_INTERVAL_PHY_REFCLK_DET_INTERVAL_15_0_MASK (0x0000FFFFU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_INTERVAL__PHY_REFCLK_DET_INTERVAL_PHY_REFCLK_DET_INTERVAL_15_0_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_INTERVAL__PHY_REFCLK_DET_INTERVAL_PHY_REFCLK_DET_INTERVAL_15_0_RESETVAL (0x000003E8U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_INTERVAL__PHY_REFCLK_DET_INTERVAL_PHY_REFCLK_DET_INTERVAL_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_INTERVAL__PHY_REFCLK_DET_INTERVAL_RESETVAL (0x03E803E8U)

/* PHY_REFCLK1_DET_OP_DELAY__PHY_REFCLK_DET_OP_DELAY */

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_OP_DELAY__PHY_REFCLK_DET_OP_DELAY_PHY_REFCLK1_DET_OP_DELAY_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_OP_DELAY__PHY_REFCLK_DET_OP_DELAY_PHY_REFCLK1_DET_OP_DELAY_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_OP_DELAY__PHY_REFCLK_DET_OP_DELAY_PHY_REFCLK1_DET_OP_DELAY_15_8_RESETVAL (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_OP_DELAY__PHY_REFCLK_DET_OP_DELAY_PHY_REFCLK1_DET_OP_DELAY_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_OP_DELAY__PHY_REFCLK_DET_OP_DELAY_PHY_REFCLK1_DET_OP_DELAY_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_OP_DELAY__PHY_REFCLK_DET_OP_DELAY_PHY_REFCLK1_DET_OP_DELAY_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_OP_DELAY__PHY_REFCLK_DET_OP_DELAY_PHY_REFCLK1_DET_OP_DELAY_7_0_RESETVAL (0x00000064U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_OP_DELAY__PHY_REFCLK_DET_OP_DELAY_PHY_REFCLK1_DET_OP_DELAY_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_OP_DELAY__PHY_REFCLK_DET_OP_DELAY_PHY_REFCLK_DET_OP_DELAY_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_OP_DELAY__PHY_REFCLK_DET_OP_DELAY_PHY_REFCLK_DET_OP_DELAY_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_OP_DELAY__PHY_REFCLK_DET_OP_DELAY_PHY_REFCLK_DET_OP_DELAY_15_8_RESETVAL (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_OP_DELAY__PHY_REFCLK_DET_OP_DELAY_PHY_REFCLK_DET_OP_DELAY_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_OP_DELAY__PHY_REFCLK_DET_OP_DELAY_PHY_REFCLK_DET_OP_DELAY_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_OP_DELAY__PHY_REFCLK_DET_OP_DELAY_PHY_REFCLK_DET_OP_DELAY_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_OP_DELAY__PHY_REFCLK_DET_OP_DELAY_PHY_REFCLK_DET_OP_DELAY_7_0_RESETVAL (0x00000064U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_OP_DELAY__PHY_REFCLK_DET_OP_DELAY_PHY_REFCLK_DET_OP_DELAY_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK1_DET_OP_DELAY__PHY_REFCLK_DET_OP_DELAY_RESETVAL (0x10641064U)

/* PHY_REFCLK_DET_ISO_CTRL */

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_15_14_MASK (0x0000C000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_15_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_15_14_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_13_MASK (0x00002000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_13_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_12_MASK (0x00001000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_12_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_11_MASK (0x00000800U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_11_SHIFT (0x0000000BU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_11_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_10_MASK (0x00000400U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_10_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_9_MASK (0x00000200U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_9_SHIFT (0x00000009U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_9_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_8_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_8_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_8_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_7_2_MASK (0x000000FCU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_7_2_SHIFT (0x00000002U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_7_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_7_2_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_1_MASK (0x00000002U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_1_SHIFT (0x00000001U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_1_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_0_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_0_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_PHY_REFCLK_DET_ISO_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_REFCLK_DET_ISO_CTRL_RESETVAL (0x00000000U)

/* PHY_PIPE_LM_CFG0 */

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG0_PHY_PIPE_LM_CFG0_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG0_PHY_PIPE_LM_CFG0_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG0_PHY_PIPE_LM_CFG0_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG0_PHY_PIPE_LM_CFG0_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG0_PHY_PIPE_LM_CFG0_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG0_PHY_PIPE_LM_CFG0_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG0_PHY_PIPE_LM_CFG0_7_0_RESETVAL (0x0000004BU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG0_PHY_PIPE_LM_CFG0_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG0_RESETVAL        (0x004B0000U)

/* PHY_PIPE_LM_CFG2__PHY_PIPE_LM_CFG1 */

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG2__PHY_PIPE_LM_CFG1_PHY_PIPE_LM_CFG2_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG2__PHY_PIPE_LM_CFG1_PHY_PIPE_LM_CFG2_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG2__PHY_PIPE_LM_CFG1_PHY_PIPE_LM_CFG2_15_8_RESETVAL (0x00000081U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG2__PHY_PIPE_LM_CFG1_PHY_PIPE_LM_CFG2_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG2__PHY_PIPE_LM_CFG1_PHY_PIPE_LM_CFG2_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG2__PHY_PIPE_LM_CFG1_PHY_PIPE_LM_CFG2_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG2__PHY_PIPE_LM_CFG1_PHY_PIPE_LM_CFG2_7_0_RESETVAL (0x0000007FU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG2__PHY_PIPE_LM_CFG1_PHY_PIPE_LM_CFG2_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG2__PHY_PIPE_LM_CFG1_PHY_PIPE_LM_CFG1_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG2__PHY_PIPE_LM_CFG1_PHY_PIPE_LM_CFG1_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG2__PHY_PIPE_LM_CFG1_PHY_PIPE_LM_CFG1_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG2__PHY_PIPE_LM_CFG1_PHY_PIPE_LM_CFG1_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG2__PHY_PIPE_LM_CFG1_PHY_PIPE_LM_CFG1_11_8_MASK (0x00000F00U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG2__PHY_PIPE_LM_CFG1_PHY_PIPE_LM_CFG1_11_8_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG2__PHY_PIPE_LM_CFG1_PHY_PIPE_LM_CFG1_11_8_RESETVAL (0x00000003U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG2__PHY_PIPE_LM_CFG1_PHY_PIPE_LM_CFG1_11_8_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG2__PHY_PIPE_LM_CFG1_PHY_PIPE_LM_CFG1_7_6_MASK (0x000000C0U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG2__PHY_PIPE_LM_CFG1_PHY_PIPE_LM_CFG1_7_6_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG2__PHY_PIPE_LM_CFG1_PHY_PIPE_LM_CFG1_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG2__PHY_PIPE_LM_CFG1_PHY_PIPE_LM_CFG1_7_6_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG2__PHY_PIPE_LM_CFG1_PHY_PIPE_LM_CFG1_5_0_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG2__PHY_PIPE_LM_CFG1_PHY_PIPE_LM_CFG1_5_0_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG2__PHY_PIPE_LM_CFG1_PHY_PIPE_LM_CFG1_5_0_RESETVAL (0x00000036U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG2__PHY_PIPE_LM_CFG1_PHY_PIPE_LM_CFG1_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG2__PHY_PIPE_LM_CFG1_RESETVAL (0x817F0336U)

/* PHY_PIPE_LM_CFG4__PHY_PIPE_LM_CFG3 */

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG4__PHY_PIPE_LM_CFG3_PHY_PIPE_LM_CFG4_15_MASK (0x80000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG4__PHY_PIPE_LM_CFG3_PHY_PIPE_LM_CFG4_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG4__PHY_PIPE_LM_CFG3_PHY_PIPE_LM_CFG4_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG4__PHY_PIPE_LM_CFG3_PHY_PIPE_LM_CFG4_15_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG4__PHY_PIPE_LM_CFG3_PHY_PIPE_LM_CFG4_14_8_MASK (0x7F000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG4__PHY_PIPE_LM_CFG3_PHY_PIPE_LM_CFG4_14_8_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG4__PHY_PIPE_LM_CFG3_PHY_PIPE_LM_CFG4_14_8_RESETVAL (0x0000007FU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG4__PHY_PIPE_LM_CFG3_PHY_PIPE_LM_CFG4_14_8_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG4__PHY_PIPE_LM_CFG3_PHY_PIPE_LM_CFG4_7_6_MASK (0x00C00000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG4__PHY_PIPE_LM_CFG3_PHY_PIPE_LM_CFG4_7_6_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG4__PHY_PIPE_LM_CFG3_PHY_PIPE_LM_CFG4_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG4__PHY_PIPE_LM_CFG3_PHY_PIPE_LM_CFG4_7_6_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG4__PHY_PIPE_LM_CFG3_PHY_PIPE_LM_CFG4_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG4__PHY_PIPE_LM_CFG3_PHY_PIPE_LM_CFG4_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG4__PHY_PIPE_LM_CFG3_PHY_PIPE_LM_CFG4_5_0_RESETVAL (0x00000020U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG4__PHY_PIPE_LM_CFG3_PHY_PIPE_LM_CFG4_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG4__PHY_PIPE_LM_CFG3_PHY_PIPE_LM_CFG3_15_14_MASK (0x0000C000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG4__PHY_PIPE_LM_CFG3_PHY_PIPE_LM_CFG3_15_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG4__PHY_PIPE_LM_CFG3_PHY_PIPE_LM_CFG3_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG4__PHY_PIPE_LM_CFG3_PHY_PIPE_LM_CFG3_15_14_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG4__PHY_PIPE_LM_CFG3_PHY_PIPE_LM_CFG3_13_8_MASK (0x00003F00U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG4__PHY_PIPE_LM_CFG3_PHY_PIPE_LM_CFG3_13_8_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG4__PHY_PIPE_LM_CFG3_PHY_PIPE_LM_CFG3_13_8_RESETVAL (0x0000003FU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG4__PHY_PIPE_LM_CFG3_PHY_PIPE_LM_CFG3_13_8_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG4__PHY_PIPE_LM_CFG3_PHY_PIPE_LM_CFG3_7_6_MASK (0x000000C0U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG4__PHY_PIPE_LM_CFG3_PHY_PIPE_LM_CFG3_7_6_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG4__PHY_PIPE_LM_CFG3_PHY_PIPE_LM_CFG3_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG4__PHY_PIPE_LM_CFG3_PHY_PIPE_LM_CFG3_7_6_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG4__PHY_PIPE_LM_CFG3_PHY_PIPE_LM_CFG3_5_0_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG4__PHY_PIPE_LM_CFG3_PHY_PIPE_LM_CFG3_5_0_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG4__PHY_PIPE_LM_CFG3_PHY_PIPE_LM_CFG3_5_0_RESETVAL (0x0000003FU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG4__PHY_PIPE_LM_CFG3_PHY_PIPE_LM_CFG3_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_LM_CFG4__PHY_PIPE_LM_CFG3_RESETVAL (0x7F203F3FU)

/* PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0 */

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0_PHY_PIPE_USB3_GEN2_PRE_CFG1_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0_PHY_PIPE_USB3_GEN2_PRE_CFG1_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0_PHY_PIPE_USB3_GEN2_PRE_CFG1_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0_PHY_PIPE_USB3_GEN2_PRE_CFG1_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0_PHY_PIPE_USB3_GEN2_PRE_CFG1_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0_PHY_PIPE_USB3_GEN2_PRE_CFG1_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0_PHY_PIPE_USB3_GEN2_PRE_CFG1_7_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0_PHY_PIPE_USB3_GEN2_PRE_CFG1_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0_PHY_PIPE_USB3_GEN2_PRE_CFG0_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0_PHY_PIPE_USB3_GEN2_PRE_CFG0_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0_PHY_PIPE_USB3_GEN2_PRE_CFG0_15_8_RESETVAL (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0_PHY_PIPE_USB3_GEN2_PRE_CFG0_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0_PHY_PIPE_USB3_GEN2_PRE_CFG0_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0_PHY_PIPE_USB3_GEN2_PRE_CFG0_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0_PHY_PIPE_USB3_GEN2_PRE_CFG0_7_0_RESETVAL (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0_PHY_PIPE_USB3_GEN2_PRE_CFG0_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_PRE_CFG1__PHY_PIPE_USB3_GEN2_PRE_CFG0_RESETVAL (0x00001010U)

/* PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0 */

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0_PHY_PIPE_USB3_GEN2_POST_CFG1_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0_PHY_PIPE_USB3_GEN2_POST_CFG1_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0_PHY_PIPE_USB3_GEN2_POST_CFG1_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0_PHY_PIPE_USB3_GEN2_POST_CFG1_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0_PHY_PIPE_USB3_GEN2_POST_CFG1_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0_PHY_PIPE_USB3_GEN2_POST_CFG1_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0_PHY_PIPE_USB3_GEN2_POST_CFG1_7_0_RESETVAL (0x0000000AU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0_PHY_PIPE_USB3_GEN2_POST_CFG1_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0_PHY_PIPE_USB3_GEN2_POST_CFG0_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0_PHY_PIPE_USB3_GEN2_POST_CFG0_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0_PHY_PIPE_USB3_GEN2_POST_CFG0_15_8_RESETVAL (0x0000000AU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0_PHY_PIPE_USB3_GEN2_POST_CFG0_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0_PHY_PIPE_USB3_GEN2_POST_CFG0_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0_PHY_PIPE_USB3_GEN2_POST_CFG0_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0_PHY_PIPE_USB3_GEN2_POST_CFG0_7_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0_PHY_PIPE_USB3_GEN2_POST_CFG0_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_CMN_REGISTERS_PHY_PIPE_USB3_GEN2_POST_CFG1__PHY_PIPE_USB3_GEN2_POST_CFG0_RESETVAL (0x000A0A00U)

/* PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL */

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_LPC_LO_15_14_MASK (0xC0000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_LPC_LO_15_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_LPC_LO_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_LPC_LO_15_14_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_LPC_LO_13_8_MASK (0x3F000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_LPC_LO_13_8_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_LPC_LO_13_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_LPC_LO_13_8_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_LPC_LO_7_6_MASK (0x00C00000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_LPC_LO_7_6_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_LPC_LO_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_LPC_LO_7_6_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_LPC_LO_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_LPC_LO_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_LPC_LO_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_LPC_LO_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_11_9_MASK (0x00000E00U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_11_9_SHIFT (0x00000009U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_11_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_11_9_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_8_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_8_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_8_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_7_5_MASK (0x000000E0U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_7_5_SHIFT (0x00000005U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_7_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_7_5_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_4_MASK (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_4_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_4_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_3_MASK (0x00000008U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_3_SHIFT (0x00000003U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_3_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_2_MASK (0x00000004U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_2_SHIFT (0x00000002U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_2_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_1_0_MASK (0x00000003U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_1_0_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_1_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_PHY_PIPE_ISO_TX_CTRL_1_0_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_LPC_LO__PHY_PIPE_ISO_TX_CTRL_RESETVAL (0x00000000U)

/* PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI */

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_DMPH_LO_15_14_MASK (0xC0000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_DMPH_LO_15_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_DMPH_LO_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_DMPH_LO_15_14_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_DMPH_LO_13_8_MASK (0x3F000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_DMPH_LO_13_8_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_DMPH_LO_13_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_DMPH_LO_13_8_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_DMPH_LO_7_6_MASK (0x00C00000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_DMPH_LO_7_6_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_DMPH_LO_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_DMPH_LO_7_6_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_DMPH_LO_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_DMPH_LO_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_DMPH_LO_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_DMPH_LO_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_15_MASK (0x00008000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_15_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_14_MASK (0x00004000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_14_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_13_MASK (0x00002000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_13_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_12_8_MASK (0x00001F00U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_12_8_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_12_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_12_8_MAX (0x0000001FU)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_7_6_MASK (0x000000C0U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_7_6_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_7_6_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_5_0_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_5_0_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_PHY_PIPE_ISO_TX_LPC_HI_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DMPH_LO__PHY_PIPE_ISO_TX_LPC_HI_RESETVAL (0x00000000U)

/* PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI */

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_FSLF_15_14_MASK (0xC0000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_FSLF_15_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_FSLF_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_FSLF_15_14_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_FSLF_13_8_MASK (0x3F000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_FSLF_13_8_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_FSLF_13_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_FSLF_13_8_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_FSLF_7_6_MASK (0x00C00000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_FSLF_7_6_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_FSLF_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_FSLF_7_6_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_FSLF_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_FSLF_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_FSLF_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_FSLF_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_DMPH_HI_15_6_MASK (0x0000FFC0U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_DMPH_HI_15_6_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_DMPH_HI_15_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_DMPH_HI_15_6_MAX (0x000003FFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_DMPH_HI_5_0_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_DMPH_HI_5_0_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_DMPH_HI_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_PHY_PIPE_ISO_TX_DMPH_HI_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_FSLF__PHY_PIPE_ISO_TX_DMPH_HI_RESETVAL (0x00000000U)

/* PHY_PIPE_ISO_TX_DATA_HI__PHY_PIPE_ISO_TX_DATA_LO */

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DATA_HI__PHY_PIPE_ISO_TX_DATA_LO_PHY_PIPE_ISO_TX_DATA_HI_15_0_MASK (0xFFFF0000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DATA_HI__PHY_PIPE_ISO_TX_DATA_LO_PHY_PIPE_ISO_TX_DATA_HI_15_0_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DATA_HI__PHY_PIPE_ISO_TX_DATA_LO_PHY_PIPE_ISO_TX_DATA_HI_15_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DATA_HI__PHY_PIPE_ISO_TX_DATA_LO_PHY_PIPE_ISO_TX_DATA_HI_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DATA_HI__PHY_PIPE_ISO_TX_DATA_LO_PHY_PIPE_ISO_TX_DATA_LO_15_0_MASK (0x0000FFFFU)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DATA_HI__PHY_PIPE_ISO_TX_DATA_LO_PHY_PIPE_ISO_TX_DATA_LO_15_0_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DATA_HI__PHY_PIPE_ISO_TX_DATA_LO_PHY_PIPE_ISO_TX_DATA_LO_15_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DATA_HI__PHY_PIPE_ISO_TX_DATA_LO_PHY_PIPE_ISO_TX_DATA_LO_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_TX_DATA_HI__PHY_PIPE_ISO_TX_DATA_LO_RESETVAL (0x00000000U)

/* PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL */

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_15_13_MASK (0xE0000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_15_13_SHIFT (0x0000001DU)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_15_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_15_13_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_12_MASK (0x10000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_12_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_11_MASK (0x08000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_11_SHIFT (0x0000001BU)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_11_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_10_MASK (0x04000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_10_SHIFT (0x0000001AU)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_10_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_9_MASK (0x02000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_9_SHIFT (0x00000019U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_9_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_8_MASK (0x01000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_8_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_8_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_7_MASK (0x00800000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_7_SHIFT (0x00000017U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_7_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_6_MASK (0x00400000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_6_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_6_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_6_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_EQ_EVAL_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_CTRL_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_CTRL_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_CTRL_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_CTRL_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_CTRL_11_10_MASK (0x00000C00U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_CTRL_11_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_CTRL_11_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_CTRL_11_10_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_CTRL_9_MASK (0x00000200U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_CTRL_9_SHIFT (0x00000009U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_CTRL_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_CTRL_9_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_CTRL_8_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_CTRL_8_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_CTRL_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_CTRL_8_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_CTRL_7_MASK (0x00000080U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_CTRL_7_SHIFT (0x00000007U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_CTRL_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_CTRL_7_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_CTRL_6_MASK (0x00000040U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_CTRL_6_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_CTRL_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_CTRL_6_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_CTRL_5_MASK (0x00000020U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_CTRL_5_SHIFT (0x00000005U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_CTRL_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_CTRL_5_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_CTRL_4_MASK (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_CTRL_4_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_CTRL_4_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_CTRL_4_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_CTRL_3_MASK (0x00000008U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_CTRL_3_SHIFT (0x00000003U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_CTRL_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_CTRL_3_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_CTRL_2_0_MASK (0x00000007U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_CTRL_2_0_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_CTRL_2_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_PHY_PIPE_ISO_RX_CTRL_2_0_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_EQ_EVAL__PHY_PIPE_ISO_RX_CTRL_RESETVAL (0x00400010U)

/* PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG */

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_15_MASK (0x80000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_15_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_14_MASK (0x40000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_14_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_13_MASK (0x20000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_13_SHIFT (0x0000001DU)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_13_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_12_MASK (0x10000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_12_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_11_MASK (0x08000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_11_SHIFT (0x0000001BU)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_11_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_10_MASK (0x04000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_10_SHIFT (0x0000001AU)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_10_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_9_8_MASK (0x03000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_9_8_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_9_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_9_8_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_7_MASK (0x00800000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_7_SHIFT (0x00000017U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_7_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_6_4_MASK (0x00700000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_6_4_SHIFT (0x00000014U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_6_4_RESETVAL (0x00000002U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_6_4_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_3_MASK (0x00080000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_3_SHIFT (0x00000013U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_3_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_2_MASK (0x00040000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_2_SHIFT (0x00000012U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_2_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_1_MASK (0x00020000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_1_SHIFT (0x00000011U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_1_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_1_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_0_MASK (0x00010000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_0_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_15_MASK (0x00008000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_15_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_14_13_MASK (0x00006000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_14_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_14_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_14_13_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_12_MASK (0x00001000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_12_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_11_6_MASK (0x00000FC0U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_11_6_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_11_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_11_6_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_5_MASK (0x00000020U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_5_SHIFT (0x00000005U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_5_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_4_MASK (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_4_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_4_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_3_MASK (0x00000008U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_3_SHIFT (0x00000003U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_3_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_2_MASK (0x00000004U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_2_SHIFT (0x00000002U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_2_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_1_0_MASK (0x00000003U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_1_0_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_1_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_PHY_ISO_LINK_CFG_1_0_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ISO_LINK_CTRL__PHY_ISO_LINK_CFG_RESETVAL (0x00230000U)

/* PHY_PIPE_ISO_USB_BER_CNT */

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_USB_BER_CNT_PHY_PIPE_ISO_USB_BER_CNT_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_USB_BER_CNT_PHY_PIPE_ISO_USB_BER_CNT_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_USB_BER_CNT_PHY_PIPE_ISO_USB_BER_CNT_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_USB_BER_CNT_PHY_PIPE_ISO_USB_BER_CNT_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_USB_BER_CNT_PHY_PIPE_ISO_USB_BER_CNT_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_USB_BER_CNT_PHY_PIPE_ISO_USB_BER_CNT_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_USB_BER_CNT_PHY_PIPE_ISO_USB_BER_CNT_7_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_USB_BER_CNT_PHY_PIPE_ISO_USB_BER_CNT_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_USB_BER_CNT_RESETVAL (0x00000000U)

/* PHY_PIPE_ISO_RX_DATA_HI__PHY_PIPE_ISO_RX_DATA_LO */

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_DATA_HI__PHY_PIPE_ISO_RX_DATA_LO_PHY_PIPE_ISO_RX_DATA_HI_15_0_MASK (0xFFFF0000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_DATA_HI__PHY_PIPE_ISO_RX_DATA_LO_PHY_PIPE_ISO_RX_DATA_HI_15_0_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_DATA_HI__PHY_PIPE_ISO_RX_DATA_LO_PHY_PIPE_ISO_RX_DATA_HI_15_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_DATA_HI__PHY_PIPE_ISO_RX_DATA_LO_PHY_PIPE_ISO_RX_DATA_HI_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_DATA_HI__PHY_PIPE_ISO_RX_DATA_LO_PHY_PIPE_ISO_RX_DATA_LO_15_0_MASK (0x0000FFFFU)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_DATA_HI__PHY_PIPE_ISO_RX_DATA_LO_PHY_PIPE_ISO_RX_DATA_LO_15_0_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_DATA_HI__PHY_PIPE_ISO_RX_DATA_LO_PHY_PIPE_ISO_RX_DATA_LO_15_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_DATA_HI__PHY_PIPE_ISO_RX_DATA_LO_PHY_PIPE_ISO_RX_DATA_LO_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_RX_DATA_HI__PHY_PIPE_ISO_RX_DATA_LO_RESETVAL (0x00000000U)

/* PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG */

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_DIV_15_7_MASK (0xFF800000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_DIV_15_7_SHIFT (0x00000017U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_DIV_15_7_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_DIV_15_7_MAX (0x000001FFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_DIV_6_0_MASK (0x007F0000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_DIV_6_0_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_DIV_6_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_DIV_6_0_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_CFG_15_10_MASK (0x0000FC00U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_CFG_15_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_CFG_15_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_CFG_15_10_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_CFG_9_8_MASK (0x00000300U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_CFG_9_8_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_CFG_9_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_CFG_9_8_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_CFG_7_6_MASK (0x000000C0U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_CFG_7_6_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_CFG_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_CFG_7_6_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_CFG_5_4_MASK (0x00000030U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_CFG_5_4_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_CFG_5_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_CFG_5_4_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_CFG_3_MASK (0x00000008U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_CFG_3_SHIFT (0x00000003U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_CFG_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_CFG_3_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_CFG_2_0_MASK (0x00000007U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_CFG_2_0_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_CFG_2_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_PHY_ETH_ISO_MAC_CLK_CFG_2_0_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_ETH_ISO_MAC_CLK_DIV__PHY_ETH_ISO_MAC_CLK_CFG_RESETVAL (0x00810000U)

/* PHY_INTERRUPT_STS */

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_15_MASK (0x00008000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_15_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_14_11_MASK (0x00007800U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_14_11_SHIFT (0x0000000BU)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_14_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_14_11_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_10_8_MASK (0x00000700U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_10_8_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_10_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_10_8_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_7_MASK (0x00000080U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_7_SHIFT (0x00000007U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_7_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_6_4_MASK (0x00000070U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_6_4_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_6_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_6_4_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_3_2_MASK (0x0000000CU)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_3_2_SHIFT (0x00000002U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_3_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_3_2_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_1_MASK (0x00000002U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_1_SHIFT (0x00000001U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_1_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_0_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_0_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_PHY_INTERRUPT_STS_0_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_INTERRUPT_STS_RESETVAL      (0x00000000U)

/* PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS */

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_ISO_LM_MAC2PHY0_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_ISO_LM_MAC2PHY0_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_ISO_LM_MAC2PHY0_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_ISO_LM_MAC2PHY0_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_ISO_LM_MAC2PHY0_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_ISO_LM_MAC2PHY0_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_ISO_LM_MAC2PHY0_7_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_ISO_LM_MAC2PHY0_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_11_MASK (0x00000800U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_11_SHIFT (0x0000000BU)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_11_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_10_MASK (0x00000400U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_10_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_9_MASK (0x00000200U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_9_SHIFT (0x00000009U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_9_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_8_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_8_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_8_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_7_6_MASK (0x000000C0U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_7_6_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_7_6_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_5_MASK (0x00000020U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_5_SHIFT (0x00000005U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_5_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_4_MASK (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_4_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_4_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_3_MASK (0x00000008U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_3_SHIFT (0x00000003U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_3_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_2_MASK (0x00000004U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_2_SHIFT (0x00000002U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_2_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_1_MASK (0x00000002U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_1_SHIFT (0x00000001U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_1_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_0_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_0_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_PHY_PIPE_LM_CTRL_STS_0_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_MAC2PHY0__PHY_PIPE_LM_CTRL_STS_RESETVAL (0x00000000U)

/* PHY_PIPE_ISO_LM_PHY2MAC0__PHY_PIPE_ISO_LM_MAC2PHY1 */

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC0__PHY_PIPE_ISO_LM_MAC2PHY1_PHY_PIPE_ISO_LM_PHY2MAC0_15_8_MASK (0xFF000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC0__PHY_PIPE_ISO_LM_MAC2PHY1_PHY_PIPE_ISO_LM_PHY2MAC0_15_8_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC0__PHY_PIPE_ISO_LM_MAC2PHY1_PHY_PIPE_ISO_LM_PHY2MAC0_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC0__PHY_PIPE_ISO_LM_MAC2PHY1_PHY_PIPE_ISO_LM_PHY2MAC0_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC0__PHY_PIPE_ISO_LM_MAC2PHY1_PHY_PIPE_ISO_LM_PHY2MAC0_7_0_MASK (0x00FF0000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC0__PHY_PIPE_ISO_LM_MAC2PHY1_PHY_PIPE_ISO_LM_PHY2MAC0_7_0_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC0__PHY_PIPE_ISO_LM_MAC2PHY1_PHY_PIPE_ISO_LM_PHY2MAC0_7_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC0__PHY_PIPE_ISO_LM_MAC2PHY1_PHY_PIPE_ISO_LM_PHY2MAC0_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC0__PHY_PIPE_ISO_LM_MAC2PHY1_PHY_PIPE_ISO_LM_MAC2PHY1_15_9_MASK (0x0000FE00U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC0__PHY_PIPE_ISO_LM_MAC2PHY1_PHY_PIPE_ISO_LM_MAC2PHY1_15_9_SHIFT (0x00000009U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC0__PHY_PIPE_ISO_LM_MAC2PHY1_PHY_PIPE_ISO_LM_MAC2PHY1_15_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC0__PHY_PIPE_ISO_LM_MAC2PHY1_PHY_PIPE_ISO_LM_MAC2PHY1_15_9_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC0__PHY_PIPE_ISO_LM_MAC2PHY1_PHY_PIPE_ISO_LM_MAC2PHY1_8_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC0__PHY_PIPE_ISO_LM_MAC2PHY1_PHY_PIPE_ISO_LM_MAC2PHY1_8_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC0__PHY_PIPE_ISO_LM_MAC2PHY1_PHY_PIPE_ISO_LM_MAC2PHY1_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC0__PHY_PIPE_ISO_LM_MAC2PHY1_PHY_PIPE_ISO_LM_MAC2PHY1_8_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC0__PHY_PIPE_ISO_LM_MAC2PHY1_PHY_PIPE_ISO_LM_MAC2PHY1_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC0__PHY_PIPE_ISO_LM_MAC2PHY1_PHY_PIPE_ISO_LM_MAC2PHY1_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC0__PHY_PIPE_ISO_LM_MAC2PHY1_PHY_PIPE_ISO_LM_MAC2PHY1_7_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC0__PHY_PIPE_ISO_LM_MAC2PHY1_PHY_PIPE_ISO_LM_MAC2PHY1_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC0__PHY_PIPE_ISO_LM_MAC2PHY1_RESETVAL (0x00000000U)

/* PHY_PIPE_ISO_LM_PHY2MAC1 */

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC1_PHY_PIPE_ISO_LM_PHY2MAC1_15_8_MASK (0x0000FF00U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC1_PHY_PIPE_ISO_LM_PHY2MAC1_15_8_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC1_PHY_PIPE_ISO_LM_PHY2MAC1_15_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC1_PHY_PIPE_ISO_LM_PHY2MAC1_15_8_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC1_PHY_PIPE_ISO_LM_PHY2MAC1_7_0_MASK (0x000000FFU)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC1_PHY_PIPE_ISO_LM_PHY2MAC1_7_0_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC1_PHY_PIPE_ISO_LM_PHY2MAC1_7_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC1_PHY_PIPE_ISO_LM_PHY2MAC1_7_0_MAX (0x000000FFU)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC1_RESETVAL (0x00000000U)

/* PHY_PIPE_ISO_LM_PHY2MAC_STS */

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_15_12_MASK (0x0000F000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_15_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_15_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_15_12_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_11_MASK (0x00000800U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_11_SHIFT (0x0000000BU)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_11_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_10_MASK (0x00000400U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_10_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_9_MASK (0x00000200U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_9_SHIFT (0x00000009U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_9_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_8_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_8_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_8_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_7_MASK (0x00000080U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_7_SHIFT (0x00000007U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_7_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_6_MASK (0x00000040U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_6_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_6_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_5_MASK (0x00000020U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_5_SHIFT (0x00000005U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_5_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_4_MASK (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_4_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_4_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_3_MASK (0x00000008U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_3_SHIFT (0x00000003U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_3_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_2_MASK (0x00000004U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_2_SHIFT (0x00000002U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_2_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_1_MASK (0x00000002U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_1_SHIFT (0x00000001U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_1_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_0_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_0_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_PHY_PIPE_ISO_LM_PHY2MAC_STS_0_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PCS_LANE_REGISTERS_PHY_PIPE_ISO_LM_PHY2MAC_STS_RESETVAL (0x00000000U)

/* PHY_PMA_CMN_CTRL */

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_15_14_MASK (0x0000C000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_15_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_15_14_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_13_MASK (0x00002000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_13_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_13_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_12_MASK (0x00001000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_12_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_12_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_11_MASK (0x00000800U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_11_SHIFT (0x0000000BU)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_11_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_10_MASK (0x00000400U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_10_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_9_8_MASK (0x00000300U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_9_8_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_9_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_9_8_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_7_MASK (0x00000080U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_7_SHIFT (0x00000007U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_7_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_6_MASK (0x00000040U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_6_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_6_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_5_MASK (0x00000020U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_5_SHIFT (0x00000005U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_5_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_4_MASK (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_4_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_4_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_3_MASK (0x00000008U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_3_SHIFT (0x00000003U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_3_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_2_MASK (0x00000004U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_2_SHIFT (0x00000002U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_2_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_1_MASK (0x00000002U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_1_SHIFT (0x00000001U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_1_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_0_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_0_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_PHY_PMA_CMN_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_CMN_CTRL_RESETVAL        (0x00003000U)

/* PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL */

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_PLLLC_CTRL_15_6_MASK (0xFFC00000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_PLLLC_CTRL_15_6_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_PLLLC_CTRL_15_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_PLLLC_CTRL_15_6_MAX (0x000003FFU)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_PLLLC_CTRL_5_MASK (0x00200000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_PLLLC_CTRL_5_SHIFT (0x00000015U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_PLLLC_CTRL_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_PLLLC_CTRL_5_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_PLLLC_CTRL_4_MASK (0x00100000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_PLLLC_CTRL_4_SHIFT (0x00000014U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_PLLLC_CTRL_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_PLLLC_CTRL_4_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_PLLLC_CTRL_3_MASK (0x00080000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_PLLLC_CTRL_3_SHIFT (0x00000013U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_PLLLC_CTRL_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_PLLLC_CTRL_3_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_PLLLC_CTRL_2_MASK (0x00040000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_PLLLC_CTRL_2_SHIFT (0x00000012U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_PLLLC_CTRL_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_PLLLC_CTRL_2_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_PLLLC_CTRL_1_MASK (0x00020000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_PLLLC_CTRL_1_SHIFT (0x00000011U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_PLLLC_CTRL_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_PLLLC_CTRL_1_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_PLLLC_CTRL_0_MASK (0x00010000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_PLLLC_CTRL_0_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_PLLLC_CTRL_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_PLLLC_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_15_14_MASK (0x0000C000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_15_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_15_14_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_13_12_MASK (0x00003000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_13_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_13_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_13_12_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_11_10_MASK (0x00000C00U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_11_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_11_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_11_10_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_9_MASK (0x00000200U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_9_SHIFT (0x00000009U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_9_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_9_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_8_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_8_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_8_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_7_MASK (0x00000080U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_7_SHIFT (0x00000007U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_7_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_6_MASK (0x00000040U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_6_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_6_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_5_MASK (0x00000020U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_5_SHIFT (0x00000005U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_5_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_4_MASK (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_4_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_4_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_3_MASK (0x00000008U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_3_SHIFT (0x00000003U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_3_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_2_MASK (0x00000004U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_2_SHIFT (0x00000002U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_2_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_1_MASK (0x00000002U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_1_SHIFT (0x00000001U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_1_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_0_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_0_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_0_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_PHY_PMA_ISO_CMN_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_CMN_PLLLC_CTRL__PHY_PMA_ISO_CMN_CTRL_RESETVAL (0x00000201U)

/* PHY_PMA_ISO_RESCAL */

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_RESCAL_PHY_PMA_ISO_RESCAL_15_14_MASK (0x0000C000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_RESCAL_PHY_PMA_ISO_RESCAL_15_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_RESCAL_PHY_PMA_ISO_RESCAL_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_RESCAL_PHY_PMA_ISO_RESCAL_15_14_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_RESCAL_PHY_PMA_ISO_RESCAL_13_8_MASK (0x00003F00U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_RESCAL_PHY_PMA_ISO_RESCAL_13_8_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_RESCAL_PHY_PMA_ISO_RESCAL_13_8_RESETVAL (0x0000001DU)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_RESCAL_PHY_PMA_ISO_RESCAL_13_8_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_RESCAL_PHY_PMA_ISO_RESCAL_7_MASK (0x00000080U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_RESCAL_PHY_PMA_ISO_RESCAL_7_SHIFT (0x00000007U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_RESCAL_PHY_PMA_ISO_RESCAL_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_RESCAL_PHY_PMA_ISO_RESCAL_7_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_RESCAL_PHY_PMA_ISO_RESCAL_6_MASK (0x00000040U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_RESCAL_PHY_PMA_ISO_RESCAL_6_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_RESCAL_PHY_PMA_ISO_RESCAL_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_RESCAL_PHY_PMA_ISO_RESCAL_6_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_RESCAL_PHY_PMA_ISO_RESCAL_5_0_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_RESCAL_PHY_PMA_ISO_RESCAL_5_0_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_RESCAL_PHY_PMA_ISO_RESCAL_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_RESCAL_PHY_PMA_ISO_RESCAL_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISO_RESCAL_RESETVAL      (0x00001D00U)

/* PHY_PMA_ISOLATION_CTRL__PHY_PMA_LN_ISOLATION_CTRL */

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL__PHY_PMA_LN_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_15_MASK (0x80000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL__PHY_PMA_LN_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL__PHY_PMA_LN_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL__PHY_PMA_LN_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_15_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL__PHY_PMA_LN_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_14_MASK (0x40000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL__PHY_PMA_LN_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL__PHY_PMA_LN_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL__PHY_PMA_LN_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_14_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL__PHY_PMA_LN_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_13_MASK (0x20000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL__PHY_PMA_LN_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_13_SHIFT (0x0000001DU)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL__PHY_PMA_LN_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL__PHY_PMA_LN_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_13_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL__PHY_PMA_LN_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_12_MASK (0x10000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL__PHY_PMA_LN_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL__PHY_PMA_LN_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL__PHY_PMA_LN_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_12_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL__PHY_PMA_LN_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_11_0_MASK (0x0FFF0000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL__PHY_PMA_LN_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_11_0_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL__PHY_PMA_LN_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_11_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL__PHY_PMA_LN_ISOLATION_CTRL_PHY_PMA_ISOLATION_CTRL_11_0_MAX (0x00000FFFU)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL__PHY_PMA_LN_ISOLATION_CTRL_PHY_PMA_LN_ISOLATION_CTRL_15_0_MASK (0x0000FFFFU)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL__PHY_PMA_LN_ISOLATION_CTRL_PHY_PMA_LN_ISOLATION_CTRL_15_0_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL__PHY_PMA_LN_ISOLATION_CTRL_PHY_PMA_LN_ISOLATION_CTRL_15_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL__PHY_PMA_LN_ISOLATION_CTRL_PHY_PMA_LN_ISOLATION_CTRL_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B4M4CS_PHY_PMA_CMN_REGISTERS_PHY_PMA_ISOLATION_CTRL__PHY_PMA_LN_ISOLATION_CTRL_RESETVAL (0x00000000U)

/* PHY_PMA_XCVR_CTRL */

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_15_MASK (0x00008000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_15_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_15_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_14_MASK (0x00004000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_14_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_13_MASK (0x00002000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_13_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_12_MASK (0x00001000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_12_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_12_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_11_10_MASK (0x00000C00U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_11_10_SHIFT (0x0000000AU)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_11_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_11_10_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_9_MASK (0x00000200U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_9_SHIFT (0x00000009U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_9_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_8_MASK (0x00000100U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_8_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_8_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_7_6_MASK (0x000000C0U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_7_6_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_7_6_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_5_MASK (0x00000020U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_5_SHIFT (0x00000005U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_5_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_4_MASK (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_4_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_4_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_3_MASK (0x00000008U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_3_SHIFT (0x00000003U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_3_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_2_MASK (0x00000004U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_2_SHIFT (0x00000002U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_2_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_1_MASK (0x00000002U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_1_SHIFT (0x00000001U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_1_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_0_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_0_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_PHY_PMA_XCVR_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_XCVR_CTRL_RESETVAL      (0x00009000U)

/* PHY_PMA_ISO_XCVR_CTRL */

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_15_MASK (0x80000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_15_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_14_MASK (0x40000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_14_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_13_MASK (0x20000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_13_SHIFT (0x0000001DU)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_13_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_12_MASK (0x10000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_12_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_11_MASK (0x08000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_11_SHIFT (0x0000001BU)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_11_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_10_MASK (0x04000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_10_SHIFT (0x0000001AU)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_10_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_9_MASK (0x02000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_9_SHIFT (0x00000019U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_9_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_8_MASK (0x01000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_8_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_8_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_7_MASK (0x00800000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_7_SHIFT (0x00000017U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_7_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_6_MASK (0x00400000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_6_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_6_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_5_MASK (0x00200000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_5_SHIFT (0x00000015U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_5_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_5_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_4_MASK (0x00100000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_4_SHIFT (0x00000014U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_4_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_3_MASK (0x00080000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_3_SHIFT (0x00000013U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_3_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_2_MASK (0x00040000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_2_SHIFT (0x00000012U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_2_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_1_MASK (0x00020000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_1_SHIFT (0x00000011U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_1_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_0_MASK (0x00010000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_0_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_PHY_PMA_ISO_XCVR_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_XCVR_CTRL_RESETVAL  (0x00000000U)

/* PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO */

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_15_MASK (0x80000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_15_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_14_MASK (0x40000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_14_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_13_MASK (0x20000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_13_SHIFT (0x0000001DU)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_13_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_12_MASK (0x10000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_12_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_11_8_MASK (0x0F000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_11_8_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_11_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_11_8_MAX (0x0000000FU)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_7_6_MASK (0x00C00000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_7_6_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_7_6_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_HI_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_LO_15_14_MASK (0x0000C000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_LO_15_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_LO_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_LO_15_14_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_LO_13_8_MASK (0x00003F00U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_LO_13_8_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_LO_13_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_LO_13_8_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_LO_7_6_MASK (0x000000C0U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_LO_7_6_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_LO_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_LO_7_6_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_LO_5_0_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_LO_5_0_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_LO_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_PHY_PMA_ISO_TX_LPC_LO_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_LPC_HI__PHY_PMA_ISO_TX_LPC_LO_RESETVAL (0x00000000U)

/* PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO */

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_HI_15_6_MASK (0xFFC00000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_HI_15_6_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_HI_15_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_HI_15_6_MAX (0x000003FFU)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_HI_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_HI_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_HI_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_HI_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_LO_15_14_MASK (0x0000C000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_LO_15_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_LO_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_LO_15_14_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_LO_13_8_MASK (0x00003F00U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_LO_13_8_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_LO_13_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_LO_13_8_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_LO_7_6_MASK (0x000000C0U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_LO_7_6_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_LO_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_LO_7_6_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_LO_5_0_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_LO_5_0_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_LO_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_PHY_PMA_ISO_TX_DMPH_LO_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_DMPH_HI__PHY_PMA_ISO_TX_DMPH_LO_RESETVAL (0x00000000U)

/* PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF */

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_MGN_15_9_MASK (0xFE000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_MGN_15_9_SHIFT (0x00000019U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_MGN_15_9_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_MGN_15_9_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_MGN_8_MASK (0x01000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_MGN_8_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_MGN_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_MGN_8_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_MGN_7_3_MASK (0x00F80000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_MGN_7_3_SHIFT (0x00000013U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_MGN_7_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_MGN_7_3_MAX (0x0000001FU)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_MGN_2_0_MASK (0x00070000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_MGN_2_0_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_MGN_2_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_MGN_2_0_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_FSLF_15_14_MASK (0x0000C000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_FSLF_15_14_SHIFT (0x0000000EU)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_FSLF_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_FSLF_15_14_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_FSLF_13_8_MASK (0x00003F00U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_FSLF_13_8_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_FSLF_13_8_RESETVAL (0x0000002DU)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_FSLF_13_8_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_FSLF_7_6_MASK (0x000000C0U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_FSLF_7_6_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_FSLF_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_FSLF_7_6_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_FSLF_5_0_MASK (0x0000003FU)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_FSLF_5_0_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_FSLF_5_0_RESETVAL (0x0000000FU)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_PHY_PMA_ISO_TX_FSLF_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_TX_MGN__PHY_PMA_ISO_TX_FSLF_RESETVAL (0x00002D0FU)

/* PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE */

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_PWRST_CTRL_15_MASK (0x80000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_PWRST_CTRL_15_SHIFT (0x0000001FU)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_PWRST_CTRL_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_PWRST_CTRL_15_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_PWRST_CTRL_14_MASK (0x40000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_PWRST_CTRL_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_PWRST_CTRL_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_PWRST_CTRL_14_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_PWRST_CTRL_13_8_MASK (0x3F000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_PWRST_CTRL_13_8_SHIFT (0x00000018U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_PWRST_CTRL_13_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_PWRST_CTRL_13_8_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_PWRST_CTRL_7_6_MASK (0x00C00000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_PWRST_CTRL_7_6_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_PWRST_CTRL_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_PWRST_CTRL_7_6_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_PWRST_CTRL_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_PWRST_CTRL_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_PWRST_CTRL_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_PWRST_CTRL_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_15_13_MASK (0x0000E000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_15_13_SHIFT (0x0000000DU)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_15_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_15_13_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_12_MASK (0x00001000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_12_SHIFT (0x0000000CU)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_12_RESETVAL (0x00000001U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_12_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_11_7_MASK (0x00000F80U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_11_7_SHIFT (0x00000007U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_11_7_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_11_7_MAX (0x0000001FU)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_6_4_MASK (0x00000070U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_6_4_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_6_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_6_4_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_3_MASK (0x00000008U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_3_SHIFT (0x00000003U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_3_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_2_0_MASK (0x00000007U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_2_0_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_2_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_PHY_PMA_ISO_LINK_MODE_2_0_MAX (0x00000007U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_PWRST_CTRL__PHY_PMA_ISO_LINK_MODE_RESETVAL (0x00001000U)

/* PHY_PMA_ISO_RX_EQ_CTRL */

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_15_14_MASK (0xC0000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_15_14_SHIFT (0x0000001EU)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_15_14_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_15_14_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_13_MASK (0x20000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_13_SHIFT (0x0000001DU)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_13_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_13_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_12_MASK (0x10000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_12_SHIFT (0x0000001CU)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_12_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_12_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_11_MASK (0x08000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_11_SHIFT (0x0000001BU)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_11_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_11_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_10_MASK (0x04000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_10_SHIFT (0x0000001AU)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_10_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_10_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_9_4_MASK (0x03F00000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_9_4_SHIFT (0x00000014U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_9_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_9_4_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_3_MASK (0x00080000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_3_SHIFT (0x00000013U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_3_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_3_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_2_MASK (0x00040000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_2_SHIFT (0x00000012U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_2_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_1_MASK (0x00020000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_1_SHIFT (0x00000011U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_1_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_0_MASK (0x00010000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_0_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_PHY_PMA_ISO_RX_EQ_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_RX_EQ_CTRL_RESETVAL (0x00000000U)

/* PHY_PMA_ISO_DATA_HI__PHY_PMA_ISO_DATA_LO */

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_DATA_HI__PHY_PMA_ISO_DATA_LO_PHY_PMA_ISO_DATA_HI_15_0_MASK (0xFFFF0000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_DATA_HI__PHY_PMA_ISO_DATA_LO_PHY_PMA_ISO_DATA_HI_15_0_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_DATA_HI__PHY_PMA_ISO_DATA_LO_PHY_PMA_ISO_DATA_HI_15_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_DATA_HI__PHY_PMA_ISO_DATA_LO_PHY_PMA_ISO_DATA_HI_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_DATA_HI__PHY_PMA_ISO_DATA_LO_PHY_PMA_ISO_DATA_LO_15_0_MASK (0x0000FFFFU)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_DATA_HI__PHY_PMA_ISO_DATA_LO_PHY_PMA_ISO_DATA_LO_15_0_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_DATA_HI__PHY_PMA_ISO_DATA_LO_PHY_PMA_ISO_DATA_LO_15_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_DATA_HI__PHY_PMA_ISO_DATA_LO_PHY_PMA_ISO_DATA_LO_15_0_MAX (0x0000FFFFU)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_DATA_HI__PHY_PMA_ISO_DATA_LO_RESETVAL (0x00000000U)

/* PHY_PMA_ISO_LN_MRGN_RESULT__PHY_PMA_ISO_LN_MRGN_CTRL */

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_LN_MRGN_RESULT__PHY_PMA_ISO_LN_MRGN_CTRL_PHY_PMA_ISO_LN_MRGN_RESULT_15_6_MASK (0xFFC00000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_LN_MRGN_RESULT__PHY_PMA_ISO_LN_MRGN_CTRL_PHY_PMA_ISO_LN_MRGN_RESULT_15_6_SHIFT (0x00000016U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_LN_MRGN_RESULT__PHY_PMA_ISO_LN_MRGN_CTRL_PHY_PMA_ISO_LN_MRGN_RESULT_15_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_LN_MRGN_RESULT__PHY_PMA_ISO_LN_MRGN_CTRL_PHY_PMA_ISO_LN_MRGN_RESULT_15_6_MAX (0x000003FFU)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_LN_MRGN_RESULT__PHY_PMA_ISO_LN_MRGN_CTRL_PHY_PMA_ISO_LN_MRGN_RESULT_5_0_MASK (0x003F0000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_LN_MRGN_RESULT__PHY_PMA_ISO_LN_MRGN_CTRL_PHY_PMA_ISO_LN_MRGN_RESULT_5_0_SHIFT (0x00000010U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_LN_MRGN_RESULT__PHY_PMA_ISO_LN_MRGN_CTRL_PHY_PMA_ISO_LN_MRGN_RESULT_5_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_LN_MRGN_RESULT__PHY_PMA_ISO_LN_MRGN_CTRL_PHY_PMA_ISO_LN_MRGN_RESULT_5_0_MAX (0x0000003FU)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_LN_MRGN_RESULT__PHY_PMA_ISO_LN_MRGN_CTRL_PHY_PMA_ISO_LN_MRGN_CTRL_15_MASK (0x00008000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_LN_MRGN_RESULT__PHY_PMA_ISO_LN_MRGN_CTRL_PHY_PMA_ISO_LN_MRGN_CTRL_15_SHIFT (0x0000000FU)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_LN_MRGN_RESULT__PHY_PMA_ISO_LN_MRGN_CTRL_PHY_PMA_ISO_LN_MRGN_CTRL_15_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_LN_MRGN_RESULT__PHY_PMA_ISO_LN_MRGN_CTRL_PHY_PMA_ISO_LN_MRGN_CTRL_15_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_LN_MRGN_RESULT__PHY_PMA_ISO_LN_MRGN_CTRL_PHY_PMA_ISO_LN_MRGN_CTRL_14_8_MASK (0x00007F00U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_LN_MRGN_RESULT__PHY_PMA_ISO_LN_MRGN_CTRL_PHY_PMA_ISO_LN_MRGN_CTRL_14_8_SHIFT (0x00000008U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_LN_MRGN_RESULT__PHY_PMA_ISO_LN_MRGN_CTRL_PHY_PMA_ISO_LN_MRGN_CTRL_14_8_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_LN_MRGN_RESULT__PHY_PMA_ISO_LN_MRGN_CTRL_PHY_PMA_ISO_LN_MRGN_CTRL_14_8_MAX (0x0000007FU)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_LN_MRGN_RESULT__PHY_PMA_ISO_LN_MRGN_CTRL_PHY_PMA_ISO_LN_MRGN_CTRL_7_6_MASK (0x000000C0U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_LN_MRGN_RESULT__PHY_PMA_ISO_LN_MRGN_CTRL_PHY_PMA_ISO_LN_MRGN_CTRL_7_6_SHIFT (0x00000006U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_LN_MRGN_RESULT__PHY_PMA_ISO_LN_MRGN_CTRL_PHY_PMA_ISO_LN_MRGN_CTRL_7_6_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_LN_MRGN_RESULT__PHY_PMA_ISO_LN_MRGN_CTRL_PHY_PMA_ISO_LN_MRGN_CTRL_7_6_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_LN_MRGN_RESULT__PHY_PMA_ISO_LN_MRGN_CTRL_PHY_PMA_ISO_LN_MRGN_CTRL_5_4_MASK (0x00000030U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_LN_MRGN_RESULT__PHY_PMA_ISO_LN_MRGN_CTRL_PHY_PMA_ISO_LN_MRGN_CTRL_5_4_SHIFT (0x00000004U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_LN_MRGN_RESULT__PHY_PMA_ISO_LN_MRGN_CTRL_PHY_PMA_ISO_LN_MRGN_CTRL_5_4_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_LN_MRGN_RESULT__PHY_PMA_ISO_LN_MRGN_CTRL_PHY_PMA_ISO_LN_MRGN_CTRL_5_4_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_LN_MRGN_RESULT__PHY_PMA_ISO_LN_MRGN_CTRL_PHY_PMA_ISO_LN_MRGN_CTRL_3_2_MASK (0x0000000CU)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_LN_MRGN_RESULT__PHY_PMA_ISO_LN_MRGN_CTRL_PHY_PMA_ISO_LN_MRGN_CTRL_3_2_SHIFT (0x00000002U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_LN_MRGN_RESULT__PHY_PMA_ISO_LN_MRGN_CTRL_PHY_PMA_ISO_LN_MRGN_CTRL_3_2_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_LN_MRGN_RESULT__PHY_PMA_ISO_LN_MRGN_CTRL_PHY_PMA_ISO_LN_MRGN_CTRL_3_2_MAX (0x00000003U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_LN_MRGN_RESULT__PHY_PMA_ISO_LN_MRGN_CTRL_PHY_PMA_ISO_LN_MRGN_CTRL_1_MASK (0x00000002U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_LN_MRGN_RESULT__PHY_PMA_ISO_LN_MRGN_CTRL_PHY_PMA_ISO_LN_MRGN_CTRL_1_SHIFT (0x00000001U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_LN_MRGN_RESULT__PHY_PMA_ISO_LN_MRGN_CTRL_PHY_PMA_ISO_LN_MRGN_CTRL_1_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_LN_MRGN_RESULT__PHY_PMA_ISO_LN_MRGN_CTRL_PHY_PMA_ISO_LN_MRGN_CTRL_1_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_LN_MRGN_RESULT__PHY_PMA_ISO_LN_MRGN_CTRL_PHY_PMA_ISO_LN_MRGN_CTRL_0_MASK (0x00000001U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_LN_MRGN_RESULT__PHY_PMA_ISO_LN_MRGN_CTRL_PHY_PMA_ISO_LN_MRGN_CTRL_0_SHIFT (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_LN_MRGN_RESULT__PHY_PMA_ISO_LN_MRGN_CTRL_PHY_PMA_ISO_LN_MRGN_CTRL_0_RESETVAL (0x00000000U)
#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_LN_MRGN_RESULT__PHY_PMA_ISO_LN_MRGN_CTRL_PHY_PMA_ISO_LN_MRGN_CTRL_0_MAX (0x00000001U)

#define CSL_WIZ16B4M4CS_PHY_PMA_LANE_REGISTERS_PHY_PMA_ISO_LN_MRGN_RESULT__PHY_PMA_ISO_LN_MRGN_CTRL_RESETVAL (0x00000000U)

#ifdef __cplusplus
}
#endif
#endif
