// AND Gate - Question 6 - HDLBits
// Solution by: Joelle D'Amico

module top_module( 
    input a, 
    input b, 
    output out );
    assign out = a & b;
endmodule
