C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Absolute_Value_Complex\synthesis   -part M2S010  -package TQ144  -grade STD    -continue_on_error -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -microsemi_enhanced_flow 1 -RWCheckOnRam 0 -summaryfile C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Absolute_Value_Complex\synthesis\synlog\report\Alpha_Max_plus_Beta_Min_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  work.Alpha_Max_plus_Beta_Min  -licensetype  synplifypro_actel  -flow mapping  -mp  1  -prjfile  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Absolute_Value_Complex\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -ovm  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Absolute_Value_Complex\synthesis\Alpha_Max_plus_Beta_Min.vm   -autoconstraint  -freq 1.000   -tcl  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Absolute_Value_Complex\designer\Alpha_Max_plus_Beta_Min\synthesis.fdc  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Absolute_Value_Complex\synthesis\synwork\Alpha_Max_plus_Beta_Min_prem.srd  -sap  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Absolute_Value_Complex\synthesis\Alpha_Max_plus_Beta_Min.sap  -otap  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Absolute_Value_Complex\synthesis\Alpha_Max_plus_Beta_Min.tap  -omap  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Absolute_Value_Complex\synthesis\Alpha_Max_plus_Beta_Min.map  -devicelib  C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v  -sap  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Absolute_Value_Complex\synthesis\Alpha_Max_plus_Beta_Min.sap  -ologparam  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Absolute_Value_Complex\synthesis\syntmp\Alpha_Max_plus_Beta_Min.plg  -osyn  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Absolute_Value_Complex\synthesis\Alpha_Max_plus_Beta_Min.srm  -prjdir  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Absolute_Value_Complex\synthesis\  -prjname  Alpha_Max_plus_Beta_Min_syn  -log  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\Absolute_Value_Complex\synthesis\synlog\Alpha_Max_plus_Beta_Min_fpga_mapper.srr  -sn  2018.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part M2S010 -package TQ144 -grade STD -continue_on_error -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -microsemi_enhanced_flow 1 -RWCheckOnRam 0 -summaryfile ..\synlog\report\Alpha_Max_plus_Beta_Min_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module work.Alpha_Max_plus_Beta_Min -licensetype synplifypro_actel -flow mapping -mp 1 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -ovm ..\Alpha_Max_plus_Beta_Min.vm -autoconstraint -freq 1.000 -tcl ..\..\designer\Alpha_Max_plus_Beta_Min\synthesis.fdc ..\synwork\Alpha_Max_plus_Beta_Min_prem.srd -sap ..\Alpha_Max_plus_Beta_Min.sap -otap ..\Alpha_Max_plus_Beta_Min.tap -omap ..\Alpha_Max_plus_Beta_Min.map -devicelib ..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v -sap ..\Alpha_Max_plus_Beta_Min.sap -ologparam Alpha_Max_plus_Beta_Min.plg -osyn ..\Alpha_Max_plus_Beta_Min.srm -prjdir ..\ -prjname Alpha_Max_plus_Beta_Min_syn -log ..\synlog\Alpha_Max_plus_Beta_Min_fpga_mapper.srr -sn 2018.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:2
file:..\scratchproject.prs|io:o|time:1583618235|size:2709|exec:0|csum:
file:..\Alpha_Max_plus_Beta_Min.vm|io:o|time:1583618238|size:50186|exec:0|csum:
file:..\..\designer\Alpha_Max_plus_Beta_Min\synthesis.fdc|io:i|time:1583618230|size:54|exec:0|csum:7121DDA2BF55F0F6D3B1A97F8BA0D1DC
file:..\synwork\Alpha_Max_plus_Beta_Min_prem.srd|io:i|time:1583618236|size:11519|exec:0|csum:D2DB903072027DDE2E8AE4EDEB35170C
file:..\Alpha_Max_plus_Beta_Min.sap|io:o|time:1583618237|size:698|exec:0|csum:
file:..\Alpha_Max_plus_Beta_Min.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\Alpha_Max_plus_Beta_Min.map|io:o|time:1583618239|size:28|exec:0|csum:
file:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1545375133|size:16417|exec:0|csum:6A584D9435DB98E6C5383F587B4BA27F
file:..\Alpha_Max_plus_Beta_Min.sap|io:o|time:1583618237|size:698|exec:0|csum:
file:Alpha_Max_plus_Beta_Min.plg|io:o|time:1583618239|size:564|exec:0|csum:
file:..\Alpha_Max_plus_Beta_Min.srm|io:o|time:1583618238|size:18782|exec:0|csum:
file:..\synlog\Alpha_Max_plus_Beta_Min_fpga_mapper.srr|io:o|time:1583618239|size:29761|exec:0|csum:
file:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe|io:i|time:1545375129|size:35620864|exec:1|csum:AFC1D03A121E8E2C0389EDEDDE1E630A
