# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do GaimBoi_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:01:12 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 04:01:12 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:01:12 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 04:01:13 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:01:13 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 04:01:13 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:01:13 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 04:01:13 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vcom -93 -work work {C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:01:13 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 04:01:14 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:01:14 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 04:01:14 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:01:17 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 04:01:17 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_top
# vsim work.tb_top 
# Start time: 04:01:24 on Mar 06,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading altera_mf.altera_mf_components
# Loading work.ram(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:01:35 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 04:01:35 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:01:35 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 04:01:36 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:01:36 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 04:01:36 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:01:36 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 04:01:36 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:01:36 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 04:01:36 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:01:36 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 04:01:36 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:01:36 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 04:01:36 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Horten  Hostname: OWNER-PC  ProcessID: 11100
#           Attempting to use alternate WLF file "./wlft385a69".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft385a69
run
restart
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:07:25 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 04:07:25 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:07:25 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 04:07:25 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:07:25 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 04:07:25 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:07:25 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 04:07:25 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:07:26 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 04:07:26 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:07:26 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 04:07:26 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:07:26 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 04:07:26 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:10:05 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 04:10:05 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:10:05 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 04:10:05 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:10:05 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 04:10:05 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:10:05 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 04:10:05 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:10:05 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 04:10:05 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:10:06 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 04:10:06 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:10:06 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 04:10:06 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:13:11 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 04:13:11 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:13:11 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 04:13:11 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:13:11 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 04:13:11 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:13:11 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 04:13:12 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:13:12 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 04:13:12 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:13:12 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 04:13:12 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:13:12 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 04:13:12 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:16:46 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 04:16:46 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:16:46 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 04:16:46 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:16:46 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 04:16:46 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:16:46 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 04:16:46 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:16:46 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 04:16:47 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:16:47 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 04:16:47 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:16:47 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 04:16:47 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:28 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 04:20:28 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:28 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 04:20:28 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:28 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 04:20:29 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:29 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 04:20:29 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:29 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 04:20:29 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:29 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 04:20:29 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:20:29 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 04:20:29 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:27:51 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 04:27:51 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:27:51 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 04:27:51 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:27:51 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 04:27:51 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:27:51 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 04:27:51 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:27:51 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 04:27:51 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:27:51 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 04:27:52 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:27:52 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 04:27:52 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:31:33 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 04:31:33 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:31:33 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 04:31:33 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:31:33 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 04:31:33 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:31:33 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 04:31:33 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:31:33 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 04:31:33 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:31:34 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 04:31:34 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:31:34 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 04:31:34 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:49 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 04:33:49 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:49 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 04:33:49 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:49 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 04:33:49 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:49 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 04:33:49 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:49 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 04:33:50 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:50 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 04:33:50 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:33:50 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 04:33:50 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:38:29 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 04:38:29 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:38:29 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 04:38:29 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:38:29 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 04:38:29 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:38:29 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 04:38:29 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:38:29 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 04:38:30 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:38:30 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 04:38:30 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:38:30 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 04:38:30 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:41:08 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 04:41:08 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:41:08 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 04:41:08 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:41:08 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 04:41:09 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:41:09 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 04:41:09 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:41:09 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 04:41:09 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:41:09 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 04:41:09 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 04:41:09 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 04:41:09 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:59:37 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 05:59:37 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:59:37 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 05:59:38 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:59:38 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 05:59:38 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:59:38 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 05:59:38 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:59:38 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 05:59:38 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:59:38 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 05:59:38 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 05:59:38 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 05:59:38 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:12:50 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 06:12:50 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:12:50 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 06:12:50 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:12:50 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 06:12:51 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:12:51 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 06:12:51 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:12:51 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 06:12:51 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:12:51 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 06:12:51 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:12:51 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 06:12:51 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:17:48 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 06:17:48 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:17:48 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 06:17:49 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:17:49 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 06:17:49 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:17:49 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 06:17:49 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:17:49 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 06:17:49 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:17:49 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 06:17:49 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:17:49 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 06:17:49 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:20:54 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 06:20:55 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:20:55 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 06:20:55 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:20:55 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 06:20:55 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:20:55 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 06:20:55 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:20:55 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 06:20:55 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:20:55 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 06:20:55 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:20:56 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 06:20:56 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
run
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/simulation/modelsim/ijustwannadie.do
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:33:11 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 06:33:12 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:33:12 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 06:33:12 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:33:12 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 06:33:12 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:33:12 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 06:33:12 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:33:12 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 06:33:12 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:33:12 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 06:33:12 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:33:12 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 06:33:13 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:37:54 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 06:37:55 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:37:55 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 06:37:55 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:37:55 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 06:37:55 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:37:55 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 06:37:55 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:37:55 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 06:37:55 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:37:55 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 06:37:55 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:37:55 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 06:37:56 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 61 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 61 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 61 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 61 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 61 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 61 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 65 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 65 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 65 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 65 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 65 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 65 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 68 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 68 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 68 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 68 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 68 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 68 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 71 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 71 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 71 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 71 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 71 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 71 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 74 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 74 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 74 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 74 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 74 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 74 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 77 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 77 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 77 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 77 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 77 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 77 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 80 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 80 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 80 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 80 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 80 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 80 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 83 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 83 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 83 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 83 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 83 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 83 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 86 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 86 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 86 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 86 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 86 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 86 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 89 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 89 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 89 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 89 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 89 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 89 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 92 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 92 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 92 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 92 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 92 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 92 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 95 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 95 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 95 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 95 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 95 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 95 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 98 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 98 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 98 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 98 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 98 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 98 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 101 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 101 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 101 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 101 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 101 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 101 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 104 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 104 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 104 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 104 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 104 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 104 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 107 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 107 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 107 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 107 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 107 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 107 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 110 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 110 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 110 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 110 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 110 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 110 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 113 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 113 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 113 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 113 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 113 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 113 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 116 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 116 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 116 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 116 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 116 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 116 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 119 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 119 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 119 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 119 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 119 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 119 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 122 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 122 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 122 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 122 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 122 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 122 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 125 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 125 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 125 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 125 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 125 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 125 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 128 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 128 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 128 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 128 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 128 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 128 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 131 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 131 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 131 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 131 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 131 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 131 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 134 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 134 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 134 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 134 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 134 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 134 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 137 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 137 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 137 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 137 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 137 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 137 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 140 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 140 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 140 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 140 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 140 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 140 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 143 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 143 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 143 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 143 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 143 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 143 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 146 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 146 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 146 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 146 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 146 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 146 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 149 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 149 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 149 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 149 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 149 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 149 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 152 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 152 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 152 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 152 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 152 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 152 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 155 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 155 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 155 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 155 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 155 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 155 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 158 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 158 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 158 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 158 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 158 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 158 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 161 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 161 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 161 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 161 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 161 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 161 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 164 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 164 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 164 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 164 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 164 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 164 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 167 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 167 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 167 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 167 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 167 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 167 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 170 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 170 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 170 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 170 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 170 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 170 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 173 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 173 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 173 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 173 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 173 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 173 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 176 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 176 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 176 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 176 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 176 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 176 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 179 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 179 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 179 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 179 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 179 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 179 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 182 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 182 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 182 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 182 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 182 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 182 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 185 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 185 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 185 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 185 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 185 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 185 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 188 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 188 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 188 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 188 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 188 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 188 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 191 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 191 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 191 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 191 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 191 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 191 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 194 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 194 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 194 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 194 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 194 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 194 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 197 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 197 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 197 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 197 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 197 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 197 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 200 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 200 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 200 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 200 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 203 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 203 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 203 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 203 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 203 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 203 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 206 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 206 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 206 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 206 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 206 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 206 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 209 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 209 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 209 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 209 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 209 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 209 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 212 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 212 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 212 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 212 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 212 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 212 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 215 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 215 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 215 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 215 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 215 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 215 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 218 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 218 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 218 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 218 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 218 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 218 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 221 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 221 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 221 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 221 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 221 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 221 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 224 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 224 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 224 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 224 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 224 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 224 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 227 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 227 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 227 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 227 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 227 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 227 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 230 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 230 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 230 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 230 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 230 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 230 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 233 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 233 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 233 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 233 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 233 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 233 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 236 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 236 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 236 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 236 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 236 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 236 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 239 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 239 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 239 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 239 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 239 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 239 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 242 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 242 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 242 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 242 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 242 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 242 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 245 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 245 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 245 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 245 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 245 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 245 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 248 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 248 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 248 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 248 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 248 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 248 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 251 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 251 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 251 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 251 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 251 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 251 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 254 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 254 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 254 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 254 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 254 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 254 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 257 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 257 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 257 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 257 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 257 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 257 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 260 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 260 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 260 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 260 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 260 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 260 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 263 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 263 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 263 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 263 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 263 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 263 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 266 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 266 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 266 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 266 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 266 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 266 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 269 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 269 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 269 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 269 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 269 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 269 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 272 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 272 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 272 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 272 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 272 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 272 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 275 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 275 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 275 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 275 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 275 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 275 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 278 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 278 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 278 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 278 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 278 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 278 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 281 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 281 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 281 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 281 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 281 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 281 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 284 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 284 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 284 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 284 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 284 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 284 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 287 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 287 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 287 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 287 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 287 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 287 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 290 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 290 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 290 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 290 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 290 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 290 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 293 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 293 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 293 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 293 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 293 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 293 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 296 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 296 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 296 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 296 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 296 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 296 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 299 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 299 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 299 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 299 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 299 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 299 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 302 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 302 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 302 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 302 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 302 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 302 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 305 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 305 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 305 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 305 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 305 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 305 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 308 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 308 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 308 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 308 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 308 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 308 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 311 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 311 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 311 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 311 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 311 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 311 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 314 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 314 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 314 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 314 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 314 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 314 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 317 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 317 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 317 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 317 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 317 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 317 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 320 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 320 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 320 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 320 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 320 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 320 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 323 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 323 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 323 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 323 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 323 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 323 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 326 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 326 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 326 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 326 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 326 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 326 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 329 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 329 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 329 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 329 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 329 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 329 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 332 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 332 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 332 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 332 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 332 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 332 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 335 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 335 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 335 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 335 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 335 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 335 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 338 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 338 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 338 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 338 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 338 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 338 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 341 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 341 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 341 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 341 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 341 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 341 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 344 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 344 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 344 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 344 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 344 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 344 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 347 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 347 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 347 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 347 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 347 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 347 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 350 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 350 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 350 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 350 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 350 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 350 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 353 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 353 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 353 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 353 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 353 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 353 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 356 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 356 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 356 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 356 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 356 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 356 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 359 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 359 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 359 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 359 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 359 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 359 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 362 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 362 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 362 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 362 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 362 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 362 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 365 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 365 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 365 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 365 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 365 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 365 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 368 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 368 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 368 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 368 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 368 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 368 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 371 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 371 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 371 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 371 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 371 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 371 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 374 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 374 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 374 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 374 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 374 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 374 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 377 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 377 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 377 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 377 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 377 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 377 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 380 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 380 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 380 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 380 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 380 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 380 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 383 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 383 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 383 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 383 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 383 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 383 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 386 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 386 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 386 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 386 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 386 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 386 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 389 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 389 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 389 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 389 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 389 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 389 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 392 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 392 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 392 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 392 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 392 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 392 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 395 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 395 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 395 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 395 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 395 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 395 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 398 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 398 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 398 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 398 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 398 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 398 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 401 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 401 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 401 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 401 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 401 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 401 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 404 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 404 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 404 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 404 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 404 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 404 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 407 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 407 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 407 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 407 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 407 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 407 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 410 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 410 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 410 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 410 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 410 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 410 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 413 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 413 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 413 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 413 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 413 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 413 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 416 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 416 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 416 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 416 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 416 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 416 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 419 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 419 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 419 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 419 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 419 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 419 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 422 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 422 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 422 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 422 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 422 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 422 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 425 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 425 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 425 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 425 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 425 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 425 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 428 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 428 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 428 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 428 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 428 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 428 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 431 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 431 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 431 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 431 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 431 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 431 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 434 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 434 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 434 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 434 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 434 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 434 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 437 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 437 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 437 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 437 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 437 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 437 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 440 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 440 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 440 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 440 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 440 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 440 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 443 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 443 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 443 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 443 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 443 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 443 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 446 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 446 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 446 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 446 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 446 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 446 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 449 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 449 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 449 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 449 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 449 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 449 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 452 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 452 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 452 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 452 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 452 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 452 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 455 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 455 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 455 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 455 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 455 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 455 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 458 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 458 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 458 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 458 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 458 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 458 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 461 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 461 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 461 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 461 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 461 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 461 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 464 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 464 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 464 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 464 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 464 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 464 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 467 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 467 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 467 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 467 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 467 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 467 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 470 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 470 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 470 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 470 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 470 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 470 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 473 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 473 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 473 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 473 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 473 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 473 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 476 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 476 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 476 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 476 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 476 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 476 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 479 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 479 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 479 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 479 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 479 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 479 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 482 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 482 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 482 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 482 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 482 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 482 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 485 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 485 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 485 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 485 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 485 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 485 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 488 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 488 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 488 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 488 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 488 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 488 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 491 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 491 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 491 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 491 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 491 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 491 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 494 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 494 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 494 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 494 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 494 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 494 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 497 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 497 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 497 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 497 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 497 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 497 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 500 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 500 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 500 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 500 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 500 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
# ** Warning: CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0.
#    Time: 500 us  Iteration: 4  Instance: /tb_top/uut/IC_1/altsyncram_component
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:40:04 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 06:40:04 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:40:04 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 06:40:04 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:40:04 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 06:40:04 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:40:04 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 06:40:04 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:40:04 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 06:40:05 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:40:05 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 06:40:05 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:40:05 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 06:40:05 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:47:08 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 06:47:08 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:47:08 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 06:47:08 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:47:08 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 06:47:08 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:47:08 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 06:47:09 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:47:09 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 06:47:09 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:47:09 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 06:47:09 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:47:09 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 06:47:09 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:50:42 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 06:50:42 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:50:42 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 06:50:42 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:50:43 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 06:50:43 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:50:43 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 06:50:43 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:50:43 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 06:50:43 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:50:43 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 06:50:43 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:50:43 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 06:50:43 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:53:05 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 06:53:05 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:53:05 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 06:53:05 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:53:05 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 06:53:06 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:53:06 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 06:53:06 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:53:06 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 06:53:06 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:53:06 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 06:53:06 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:53:06 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 06:53:06 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:58:30 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 06:58:30 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:58:31 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 06:58:31 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:58:31 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 06:58:31 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:58:31 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 06:58:31 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:58:31 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 06:58:31 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:58:31 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 06:58:31 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 06:58:31 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 06:58:32 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:07:49 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 07:07:49 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:07:49 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 07:07:49 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:07:49 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 07:07:50 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:07:50 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 07:07:50 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:07:50 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 07:07:50 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:07:50 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 07:07:50 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:07:50 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 07:07:50 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:22:39 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 07:22:39 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:22:39 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 07:22:39 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:22:39 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 07:22:39 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:22:39 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 07:22:40 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:22:40 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 07:22:40 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:22:40 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 07:22:40 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:22:40 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 07:22:40 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:32:45 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 07:32:45 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:32:45 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 07:32:45 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:32:46 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 07:32:46 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:32:46 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 07:32:46 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:32:46 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 07:32:46 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:32:46 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 07:32:46 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:32:46 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 07:32:46 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:17 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 07:48:17 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:17 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 07:48:17 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:17 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 07:48:17 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:18 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 07:48:18 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:18 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 07:48:18 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:18 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 07:48:18 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:48:18 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 07:48:18 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:55:05 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 07:55:05 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:55:05 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 07:55:05 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:55:05 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 07:55:05 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:55:05 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 07:55:06 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:55:06 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 07:55:06 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:55:06 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 07:55:06 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:55:06 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 07:55:06 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:57:41 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 07:57:41 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:57:41 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 07:57:41 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:57:42 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 07:57:42 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:57:42 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 07:57:42 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:57:42 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 07:57:42 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:57:42 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 07:57:42 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:57:42 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 07:57:42 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:03:22 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 08:03:22 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:03:22 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 08:03:22 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:03:23 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 08:03:23 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:03:23 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 08:03:23 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:03:23 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 08:03:23 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:03:23 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 08:03:23 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:03:23 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 08:03:23 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:06:36 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 08:06:36 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:06:36 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 08:06:36 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:06:36 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 08:06:37 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:06:37 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 08:06:37 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:06:37 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 08:06:37 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:06:37 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 08:06:37 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:06:37 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 08:06:37 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:10:14 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 08:10:14 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:10:14 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 08:10:14 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:10:14 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 08:10:15 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:10:15 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 08:10:15 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:10:15 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 08:10:15 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:10:15 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 08:10:15 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:10:15 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 08:10:15 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:12:16 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 08:12:16 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:12:16 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 08:12:17 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:12:17 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 08:12:17 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:12:17 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 08:12:17 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:12:17 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 08:12:17 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:12:17 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 08:12:17 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:12:17 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 08:12:17 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# WARNING: No extended dataflow license exists
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:04 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 10:32:04 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:04 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 10:32:05 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:05 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 10:32:05 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:05 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 10:32:05 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:05 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 10:32:05 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:05 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 10:32:05 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:32:05 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 10:32:06 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:44 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 10:36:44 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:44 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 10:36:44 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:44 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 10:36:45 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:45 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 10:36:45 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:45 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 10:36:45 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:45 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 10:36:45 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:36:45 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 10:36:45 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:14 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 10:39:14 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:14 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 10:39:14 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:14 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 10:39:15 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:15 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 10:39:15 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:15 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 10:39:15 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:15 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 10:39:15 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:39:15 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 10:39:15 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:04 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 10:43:04 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:04 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 10:43:04 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:05 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 10:43:05 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:05 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 10:43:05 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:05 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 10:43:05 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:05 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 10:43:05 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:43:05 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 10:43:05 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:25 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 10:46:25 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:25 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 10:46:25 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:25 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 10:46:25 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:25 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 10:46:25 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:25 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 10:46:26 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:26 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 10:46:26 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:46:26 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 10:46:26 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:51:43 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 10:51:44 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:51:44 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 10:51:44 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:51:44 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 10:51:44 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:51:44 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 10:51:44 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:51:44 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 10:51:44 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:51:44 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 10:51:44 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:51:44 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 10:51:45 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:24 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 10:54:24 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:24 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 10:54:24 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:24 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 10:54:24 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:24 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 10:54:24 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:24 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 10:54:24 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:24 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 10:54:25 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:54:25 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 10:54:25 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:23 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 10:57:24 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:24 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 10:57:24 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:24 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 10:57:24 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:24 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 10:57:24 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:24 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 10:57:24 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:24 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 10:57:24 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:57:25 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 10:57:25 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:18 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 11:08:18 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:18 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 11:08:18 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:18 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 11:08:18 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:18 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 11:08:18 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:18 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 11:08:19 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:19 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 11:08:19 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:08:19 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 11:08:19 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:47 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 11:17:47 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:47 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 11:17:48 on Mar 06,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:48 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 11:17:48 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:48 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 11:17:48 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:48 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 11:17:48 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:48 on Mar 06,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 11:17:48 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:17:48 on Mar 06,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 11:17:48 on Mar 06,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:13:19 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 07:13:19 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:13:19 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 07:13:19 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:13:19 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 07:13:19 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:13:19 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# ** Error: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd(75): (vcom-1136) Unknown identifier "gic_vector".
# ** Error: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd(75): (vcom-1136) Unknown identifier "std_lo".
# ** Error: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd(1869): Target type (error) in variable assignment is different from expression type ieee.std_logic_1164.STD_LOGIC_VECTOR.
# ** Error: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd(1921): VHDL Compiler exiting
# End time: 07:13:20 on Mar 10,2019, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
# C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/vcom failed.
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:13:20 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 07:13:20 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:13:20 on Mar 10,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 07:13:20 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 07:13:20 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 07:13:20 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:03:52 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 08:03:52 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:03:52 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 08:03:52 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:03:52 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 08:03:52 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:03:52 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 08:03:52 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:03:52 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 08:03:53 on Mar 10,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:03:53 on Mar 10,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 08:03:53 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:03:53 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 08:03:53 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:26:49 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 08:26:49 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:26:49 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 08:26:49 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:26:49 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 08:26:49 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:26:49 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 08:26:49 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:26:49 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 08:26:50 on Mar 10,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:26:50 on Mar 10,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 08:26:50 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:26:50 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 08:26:50 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:30:11 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 08:30:11 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:30:11 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 08:30:11 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:30:11 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 08:30:12 on Mar 10,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:30:12 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 08:30:12 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:30:12 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 08:30:12 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:30:12 on Mar 10,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 08:30:12 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:30:12 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 08:30:12 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
restart
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:33:53 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 08:33:53 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:33:53 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 08:33:53 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:33:53 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 08:33:53 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:33:53 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 08:33:53 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:33:53 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 08:33:54 on Mar 10,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:33:54 on Mar 10,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 08:33:54 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:33:54 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 08:33:54 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:36:14 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 08:36:14 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:36:14 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 08:36:14 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:36:14 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 08:36:14 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:36:14 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 08:36:14 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:36:14 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 08:36:15 on Mar 10,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:36:15 on Mar 10,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 08:36:15 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:36:15 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 08:36:15 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:40:59 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 08:40:59 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:41:00 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 08:41:00 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:41:00 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 08:41:00 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:41:00 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 08:41:00 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:41:00 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 08:41:00 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:41:00 on Mar 10,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 08:41:00 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:41:01 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 08:41:01 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:43:29 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/GaimBoiLibrary.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package GaimBoiLibrary
# -- Compiling package body GaimBoiLibrary
# -- Loading package GaimBoiLibrary
# End time: 08:43:29 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:43:29 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/HX8357_Controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity HX8357_Controller
# -- Compiling architecture Structural of HX8357_Controller
# End time: 08:43:29 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:43:29 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/IMC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity IMC
# -- Compiling architecture Behavioral of IMC
# End time: 08:43:30 on Mar 10,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:43:30 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/Processor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package GaimBoiLibrary
# -- Compiling entity Processor
# -- Compiling architecture Structural of Processor
# End time: 08:43:30 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:43:30 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/RAM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity RAM
# -- Compiling architecture SYN of ram
# End time: 08:43:30 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:43:30 on Mar 10,2019
# vcom -reportprogress 300 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TB_TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TB_TOP
# -- Compiling architecture simulate of TB_TOP
# End time: 08:43:30 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 08:43:30 on Mar 10,2019
# vcom -reportprogress 300 -93 -work work C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TOP
# -- Compiling architecture Structural of TOP
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_WR" of mode BUFFER with port "GPIO_0" of mode INOUT.
# ** Warning: C:/Users/Horten/Documents/FPGA/DE1SOC/Projects/GaimBoi/TOP.vhd(186): Cannot associate port "LCD_RD" of mode BUFFER with port "GPIO_0" of mode INOUT.
# End time: 08:43:30 on Mar 10,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
restart
# Loading work.tb_top(simulate)
# Loading work.top(structural)
# Loading work.gaimboilibrary(body)
# Loading work.processor(structural)
# Loading work.ram(syn)
# Loading work.imc(behavioral)
# Loading work.hx8357_controller(structural)
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
restart
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/HALT has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_0/RFSH has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/IC_3/MCU_BUSRQ has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX0(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX1(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX2(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX3(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX4(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tb_top/uut/HEX5(6 downto 0) has no driver.
# This port will contribute value (UUUUUUU) to the signal network.
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(35 downto 16), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(35 downto 16).
# ** Warning: (vsim-8684) No drivers exist on inout port /tb_top/uut/GPIO_0(14), and its initial value is not used.
# Therefore, simulation behavior may occur that is not in compliance with
# the VHDL standard as the initial values come from the base signal /tb_top/WIRE_GPIO_0(14).
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# End time: 12:22:27 on Mar 12,2019, Elapsed time: 151:21:03
# Errors: 7, Warnings: 1917
