<h2><u>Welcome to UART Transceiver Personal Project using VHDL</u></h2>
<p>
 This project creates a UART Transceiver that shares data with the laptop and displays it on the 7 segment display and the serial communication terminal on the laptop.<br><br>
Link for the project video: <a href="https://youtu.be/m0N00ROwzSU" target="_blank">UART Transceiver Project Video</a>
</p>
<h4><u>Files included:</u></h4>
<u></u>
<p>
- uartTransceiver.vhd    =>  Entity RTL Code<br>
- uartTransmitter.vhd    =>  Entity RTL Code<br>
- uartTransmitterTB.vhd  =>  Testbench RTL Code<br>
- uartReceiver.vhd   =>  Entity RTL Code<br>
- uartReceiverTB.vhd  =>  Testbench RTL Code<br>
- uartTransceiverBlock.JPG  =>  Entity block<br> 
  

- sequenceDetector.JPG  =>  The design shell<br>
- sequenceDetectorTB - FSM.JPG  =>  Testing the Sequence detector<br>
- sequenceDetectorTB.JPG  =>  Testing the Sequence detector<br>
- sequenceDetectorTB2.JPG  =>  Testing the Sequence detector<br>
- sequenceDetectorTB3.JPG  =>  Testing the Sequence detector<br>
</p>
<table>
    <tr>
            <td><img src="https://github.com/Matanlaza89/Sequence-Detector/blob/main/Images/sequenceDetector.JPG" alt=""></td>
            <td><img src="https://github.com/Matanlaza89/Sequence-Detector/blob/main/Images/sequenceDetectorBlock.JPG" alt=""></td>
            <td><img src="https://github.com/Matanlaza89/Sequence-Detector/blob/main/Images/sequenceDetectorTB%20-%20FSM.JPG" alt=""></td>
     </tr>
     <tr>
            <td><img src="https://github.com/Matanlaza89/Sequence-Detector/blob/main/Images/sequenceDetectorTB.JPG" alt=""></td>
            <td><img src="https://github.com/Matanlaza89/Sequence-Detector/blob/main/Images/sequenceDetectorTB2.JPG" alt=""></td>
            <td><img src="https://github.com/Matanlaza89/Sequence-Detector/blob/main/Images/sequenceDetectorTB3.JPG" alt=""></td>
   	 </tr>
</table>

<h1><u>Testbench Tasks</u></h1>
<p>
- Testing the sequence detector of all possible variations.<br>
- 2 ^ 4 = 16 possibilities.<br><br>
</p>
