$date
	Sun Aug 18 20:29:13 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_dmux4way $end
$var wire 1 ! out_o3 $end
$var wire 1 " out_o2 $end
$var wire 1 # out_o1 $end
$var wire 1 $ out_o0 $end
$var reg 4 % in_entrada [3:0] $end
$var reg 2 & in_sel [1:0] $end
$scope module uut $end
$var wire 4 ' entrada [3:0] $end
$var wire 2 ( sel [1:0] $end
$var reg 1 $ o0 $end
$var reg 1 # o1 $end
$var reg 1 " o2 $end
$var reg 1 ! o3 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b1 '
b0 &
b1 %
1$
0#
0"
0!
$end
#10
1#
0$
b1 &
b1 (
#20
1"
0#
b10 &
b10 (
#30
1!
0"
b11 &
b11 (
#40
