|NES_TOP
clock_50_i => clock_50_i.IN1
btn_n_i[1] => ~NO_FANOUT~
btn_n_i[2] => ~NO_FANOUT~
btn_n_i[3] => comb.IN0
btn_n_i[3] => joypad_bits2.DATAB
btn_n_i[4] => comb.IN1
btn_n_i[4] => joypad_bits2.DATAB
sram_addr_o[0] << MemoryController:memory.port10
sram_addr_o[1] << MemoryController:memory.port10
sram_addr_o[2] << MemoryController:memory.port10
sram_addr_o[3] << MemoryController:memory.port10
sram_addr_o[4] << MemoryController:memory.port10
sram_addr_o[5] << MemoryController:memory.port10
sram_addr_o[6] << MemoryController:memory.port10
sram_addr_o[7] << MemoryController:memory.port10
sram_addr_o[8] << MemoryController:memory.port10
sram_addr_o[9] << MemoryController:memory.port10
sram_addr_o[10] << MemoryController:memory.port10
sram_addr_o[11] << MemoryController:memory.port10
sram_addr_o[12] << MemoryController:memory.port10
sram_addr_o[13] << MemoryController:memory.port10
sram_addr_o[14] << MemoryController:memory.port10
sram_addr_o[15] << MemoryController:memory.port10
sram_addr_o[16] << MemoryController:memory.port10
sram_addr_o[17] << MemoryController:memory.port10
sram_addr_o[18] << MemoryController:memory.port10
sram_data_io[0] <> sram_data_io[0]
sram_data_io[1] <> sram_data_io[1]
sram_data_io[2] <> sram_data_io[2]
sram_data_io[3] <> sram_data_io[3]
sram_data_io[4] <> sram_data_io[4]
sram_data_io[5] <> sram_data_io[5]
sram_data_io[6] <> sram_data_io[6]
sram_data_io[7] <> sram_data_io[7]
sram_we_n_o << MemoryController:memory.port9
sram_oe_n_o << <GND>
sdram_ad_o[0] << <GND>
sdram_ad_o[1] << <GND>
sdram_ad_o[2] << <GND>
sdram_ad_o[3] << <GND>
sdram_ad_o[4] << <GND>
sdram_ad_o[5] << <GND>
sdram_ad_o[6] << <GND>
sdram_ad_o[7] << <GND>
sdram_ad_o[8] << <GND>
sdram_ad_o[9] << <GND>
sdram_ad_o[10] << <GND>
sdram_ad_o[11] << <GND>
sdram_ad_o[12] << <GND>
sdram_da_io[0] <> <UNC>
sdram_da_io[1] <> <UNC>
sdram_da_io[2] <> <UNC>
sdram_da_io[3] <> <UNC>
sdram_da_io[4] <> <UNC>
sdram_da_io[5] <> <UNC>
sdram_da_io[6] <> <UNC>
sdram_da_io[7] <> <UNC>
sdram_da_io[8] <> <UNC>
sdram_da_io[9] <> <UNC>
sdram_da_io[10] <> <UNC>
sdram_da_io[11] <> <UNC>
sdram_da_io[12] <> <UNC>
sdram_da_io[13] <> <UNC>
sdram_da_io[14] <> <UNC>
sdram_da_io[15] <> <UNC>
sdram_ba_o[0] << <GND>
sdram_ba_o[1] << <GND>
sdram_dqm_o[0] << <GND>
sdram_dqm_o[1] << <GND>
sdram_ras_o << <GND>
sdram_cas_o << <GND>
sdram_cke_o << <GND>
sdram_clk_o << <GND>
sdram_cs_o << <GND>
sdram_we_o << <GND>
ps2_clk_io <> CtrlModule:control.ps2k_clk_in
ps2_data_io <> CtrlModule:control.ps2k_dat_in
ps2_mouse_clk_io <> <UNC>
ps2_mouse_data_io <> <UNC>
sd_cs_n_o << CtrlModule:control.spi_cs
sd_sclk_o << CtrlModule:control.spi_clk
sd_mosi_o << CtrlModule:control.spi_mosi
sd_miso_i => sd_miso_i.IN1
joy1_up_i => joypad_bits.DATAB
joy1_up_i => _.IN1
joy1_down_i => joypad_bits.DATAB
joy1_down_i => _.IN1
joy1_left_i => joypad_bits.DATAB
joy1_left_i => _.IN1
joy1_right_i => joypad_bits.DATAB
joy1_right_i => _.IN1
joy1_p6_i => joypad_bits.DATAB
joy1_p6_i => _.IN1
joy1_p9_i => joypad_bits.DATAB
joy2_up_i => joypad_bits2.DATAB
joy2_down_i => joypad_bits2.DATAB
joy2_left_i => joypad_bits2.DATAB
joy2_right_i => joypad_bits2.DATAB
joy2_p6_i => joypad_bits2.DATAB
joy2_p9_i => joypad_bits2.DATAB
joyX_p7_o << <GND>
dac_l_o << sigma_delta_dac:sigma_delta_dac.DACout
dac_r_o << sigma_delta_dac:sigma_delta_dac.DACout
vga_r_o[0] << OSD_Overlay:osd.red_out
vga_r_o[1] << OSD_Overlay:osd.red_out
vga_r_o[2] << OSD_Overlay:osd.red_out
vga_r_o[3] << OSD_Overlay:osd.red_out
vga_r_o[4] << <GND>
vga_g_o[0] << OSD_Overlay:osd.green_out
vga_g_o[1] << OSD_Overlay:osd.green_out
vga_g_o[2] << OSD_Overlay:osd.green_out
vga_g_o[3] << OSD_Overlay:osd.green_out
vga_g_o[4] << <GND>
vga_b_o[0] << OSD_Overlay:osd.blue_out
vga_b_o[1] << OSD_Overlay:osd.blue_out
vga_b_o[2] << OSD_Overlay:osd.blue_out
vga_b_o[3] << OSD_Overlay:osd.blue_out
vga_b_o[4] << <GND>
vga_hsync_n_o << vga_hsync.DB_MAX_OUTPUT_PORT_TYPE
vga_vsync_n_o << vga_vsync.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|nes_clk:clock_21mhz
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
c2 <= altpll:altpll_component.clk[2]
c3 <= altpll:altpll_component.clk[3]
locked <= altpll:altpll_component.locked


|NES_TOP|nes_clk:clock_21mhz|altpll:altpll_component
inclk[0] => nes_clk_altpll:auto_generated.inclk[0]
inclk[1] => nes_clk_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= nes_clk_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|NES_TOP|nes_clk:clock_21mhz|altpll:altpll_component|nes_clk_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|NES_TOP|GameLoader:loader
clk => bytes_left[0].CLK
clk => bytes_left[1].CLK
clk => bytes_left[2].CLK
clk => bytes_left[3].CLK
clk => bytes_left[4].CLK
clk => bytes_left[5].CLK
clk => bytes_left[6].CLK
clk => bytes_left[7].CLK
clk => bytes_left[8].CLK
clk => bytes_left[9].CLK
clk => bytes_left[10].CLK
clk => bytes_left[11].CLK
clk => bytes_left[12].CLK
clk => bytes_left[13].CLK
clk => bytes_left[14].CLK
clk => bytes_left[15].CLK
clk => bytes_left[16].CLK
clk => bytes_left[17].CLK
clk => bytes_left[18].CLK
clk => bytes_left[19].CLK
clk => bytes_left[20].CLK
clk => bytes_left[21].CLK
clk => ines[7][4].CLK
clk => ines[7][5].CLK
clk => ines[7][6].CLK
clk => ines[7][7].CLK
clk => ines[6][0].CLK
clk => ines[6][2].CLK
clk => ines[6][3].CLK
clk => ines[6][4].CLK
clk => ines[6][5].CLK
clk => ines[6][6].CLK
clk => ines[6][7].CLK
clk => ines[5][0].CLK
clk => ines[5][1].CLK
clk => ines[5][2].CLK
clk => ines[5][3].CLK
clk => ines[5][4].CLK
clk => ines[5][5].CLK
clk => ines[5][6].CLK
clk => ines[5][7].CLK
clk => ines[4][0].CLK
clk => ines[4][1].CLK
clk => ines[4][2].CLK
clk => ines[4][3].CLK
clk => ines[4][4].CLK
clk => ines[4][5].CLK
clk => ines[4][6].CLK
clk => ines[4][7].CLK
clk => ines[3][0].CLK
clk => ines[3][1].CLK
clk => ines[3][2].CLK
clk => ines[3][3].CLK
clk => ines[3][4].CLK
clk => ines[3][5].CLK
clk => ines[3][6].CLK
clk => ines[3][7].CLK
clk => ines[2][0].CLK
clk => ines[2][1].CLK
clk => ines[2][2].CLK
clk => ines[2][3].CLK
clk => ines[2][4].CLK
clk => ines[2][5].CLK
clk => ines[2][6].CLK
clk => ines[2][7].CLK
clk => ines[1][0].CLK
clk => ines[1][1].CLK
clk => ines[1][2].CLK
clk => ines[1][3].CLK
clk => ines[1][4].CLK
clk => ines[1][5].CLK
clk => ines[1][6].CLK
clk => ines[1][7].CLK
clk => ines[0][0].CLK
clk => ines[0][1].CLK
clk => ines[0][2].CLK
clk => ines[0][3].CLK
clk => ines[0][4].CLK
clk => ines[0][5].CLK
clk => ines[0][6].CLK
clk => ines[0][7].CLK
clk => mem_addr[0]~reg0.CLK
clk => mem_addr[1]~reg0.CLK
clk => mem_addr[2]~reg0.CLK
clk => mem_addr[3]~reg0.CLK
clk => mem_addr[4]~reg0.CLK
clk => mem_addr[5]~reg0.CLK
clk => mem_addr[6]~reg0.CLK
clk => mem_addr[7]~reg0.CLK
clk => mem_addr[8]~reg0.CLK
clk => mem_addr[9]~reg0.CLK
clk => mem_addr[10]~reg0.CLK
clk => mem_addr[11]~reg0.CLK
clk => mem_addr[12]~reg0.CLK
clk => mem_addr[13]~reg0.CLK
clk => mem_addr[14]~reg0.CLK
clk => mem_addr[15]~reg0.CLK
clk => mem_addr[16]~reg0.CLK
clk => mem_addr[17]~reg0.CLK
clk => mem_addr[18]~reg0.CLK
clk => mem_addr[19]~reg0.CLK
clk => mem_addr[20]~reg0.CLK
clk => mem_addr[21]~reg0.CLK
clk => ctr[0].CLK
clk => ctr[1].CLK
clk => ctr[2].CLK
clk => ctr[3].CLK
clk => done~reg0.CLK
clk => state~2.DATAIN
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => done.OUTPUTSELECT
reset => ctr.OUTPUTSELECT
reset => ctr.OUTPUTSELECT
reset => ctr.OUTPUTSELECT
reset => ctr.OUTPUTSELECT
reset => mem_addr.OUTPUTSELECT
reset => mem_addr.OUTPUTSELECT
reset => mem_addr.OUTPUTSELECT
reset => mem_addr.OUTPUTSELECT
reset => mem_addr.OUTPUTSELECT
reset => mem_addr.OUTPUTSELECT
reset => mem_addr.OUTPUTSELECT
reset => mem_addr.OUTPUTSELECT
reset => mem_addr.OUTPUTSELECT
reset => mem_addr.OUTPUTSELECT
reset => mem_addr.OUTPUTSELECT
reset => mem_addr.OUTPUTSELECT
reset => mem_addr.OUTPUTSELECT
reset => mem_addr.OUTPUTSELECT
reset => mem_addr.OUTPUTSELECT
reset => mem_addr.OUTPUTSELECT
reset => mem_addr.OUTPUTSELECT
reset => mem_addr.OUTPUTSELECT
reset => mem_addr.OUTPUTSELECT
reset => mem_addr.OUTPUTSELECT
reset => mem_addr.OUTPUTSELECT
reset => mem_addr.OUTPUTSELECT
reset => ines[4][7].ENA
reset => ines[4][6].ENA
reset => ines[4][5].ENA
reset => ines[4][4].ENA
reset => ines[4][3].ENA
reset => ines[4][2].ENA
reset => ines[4][1].ENA
reset => ines[4][0].ENA
reset => ines[5][7].ENA
reset => ines[5][6].ENA
reset => ines[5][5].ENA
reset => ines[5][4].ENA
reset => ines[5][3].ENA
reset => ines[5][2].ENA
reset => ines[5][1].ENA
reset => ines[5][0].ENA
reset => ines[6][7].ENA
reset => ines[6][6].ENA
reset => ines[6][5].ENA
reset => ines[6][4].ENA
reset => ines[6][3].ENA
reset => ines[6][2].ENA
reset => ines[6][0].ENA
reset => ines[7][7].ENA
reset => ines[7][6].ENA
reset => ines[7][5].ENA
reset => ines[7][4].ENA
reset => bytes_left[21].ENA
reset => bytes_left[20].ENA
reset => bytes_left[19].ENA
reset => bytes_left[18].ENA
reset => bytes_left[17].ENA
reset => bytes_left[16].ENA
reset => bytes_left[15].ENA
reset => bytes_left[14].ENA
reset => bytes_left[13].ENA
reset => bytes_left[12].ENA
reset => bytes_left[11].ENA
reset => bytes_left[10].ENA
reset => bytes_left[9].ENA
reset => bytes_left[8].ENA
reset => bytes_left[7].ENA
reset => bytes_left[6].ENA
reset => bytes_left[5].ENA
reset => bytes_left[4].ENA
reset => bytes_left[3].ENA
reset => bytes_left[2].ENA
reset => bytes_left[1].ENA
reset => bytes_left[0].ENA
reset => ines[3][0].ENA
reset => ines[3][1].ENA
reset => ines[3][2].ENA
reset => ines[3][3].ENA
reset => ines[3][4].ENA
reset => ines[3][5].ENA
reset => ines[3][6].ENA
reset => ines[3][7].ENA
reset => ines[2][0].ENA
reset => ines[2][1].ENA
reset => ines[2][2].ENA
reset => ines[2][3].ENA
reset => ines[2][4].ENA
reset => ines[2][5].ENA
reset => ines[2][6].ENA
reset => ines[2][7].ENA
reset => ines[1][0].ENA
reset => ines[1][1].ENA
reset => ines[1][2].ENA
reset => ines[1][3].ENA
reset => ines[1][4].ENA
reset => ines[1][5].ENA
reset => ines[1][6].ENA
reset => ines[1][7].ENA
reset => ines[0][0].ENA
reset => ines[0][1].ENA
reset => ines[0][2].ENA
reset => ines[0][3].ENA
reset => ines[0][4].ENA
reset => ines[0][5].ENA
reset => ines[0][6].ENA
reset => ines[0][7].ENA
indata[0] => ines.DATAB
indata[0] => ines.DATAB
indata[0] => ines.DATAB
indata[0] => ines.DATAB
indata[0] => ines.DATAB
indata[0] => ines.DATAB
indata[0] => ines.DATAB
indata[0] => mem_data[0].DATAIN
indata[1] => ines.DATAB
indata[1] => ines.DATAB
indata[1] => ines.DATAB
indata[1] => ines.DATAB
indata[1] => ines.DATAB
indata[1] => ines.DATAB
indata[1] => mem_data[1].DATAIN
indata[2] => ines.DATAB
indata[2] => ines.DATAB
indata[2] => ines.DATAB
indata[2] => ines.DATAB
indata[2] => ines.DATAB
indata[2] => ines.DATAB
indata[2] => ines.DATAB
indata[2] => mem_data[2].DATAIN
indata[3] => ines.DATAB
indata[3] => ines.DATAB
indata[3] => ines.DATAB
indata[3] => ines.DATAB
indata[3] => ines.DATAB
indata[3] => ines.DATAB
indata[3] => ines.DATAB
indata[3] => mem_data[3].DATAIN
indata[4] => ines.DATAB
indata[4] => ines.DATAB
indata[4] => ines.DATAB
indata[4] => ines.DATAB
indata[4] => ines.DATAB
indata[4] => ines.DATAB
indata[4] => ines.DATAB
indata[4] => ines.DATAB
indata[4] => mem_data[4].DATAIN
indata[5] => ines.DATAB
indata[5] => ines.DATAB
indata[5] => ines.DATAB
indata[5] => ines.DATAB
indata[5] => ines.DATAB
indata[5] => ines.DATAB
indata[5] => ines.DATAB
indata[5] => ines.DATAB
indata[5] => mem_data[5].DATAIN
indata[6] => ines.DATAB
indata[6] => ines.DATAB
indata[6] => ines.DATAB
indata[6] => ines.DATAB
indata[6] => ines.DATAB
indata[6] => ines.DATAB
indata[6] => ines.DATAB
indata[6] => ines.DATAB
indata[6] => mem_data[6].DATAIN
indata[7] => ines.DATAB
indata[7] => ines.DATAB
indata[7] => ines.DATAB
indata[7] => ines.DATAB
indata[7] => ines.DATAB
indata[7] => ines.DATAB
indata[7] => ines.DATAB
indata[7] => ines.DATAB
indata[7] => mem_data[7].DATAIN
indata_clk => mem_write.IN1
indata_clk => ctr.OUTPUTSELECT
indata_clk => ctr.OUTPUTSELECT
indata_clk => ctr.OUTPUTSELECT
indata_clk => ctr.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => ines.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => state.OUTPUTSELECT
indata_clk => state.OUTPUTSELECT
indata_clk => state.OUTPUTSELECT
indata_clk => state.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => bytes_left.OUTPUTSELECT
indata_clk => mem_addr.OUTPUTSELECT
indata_clk => mem_addr.OUTPUTSELECT
indata_clk => mem_addr.OUTPUTSELECT
indata_clk => mem_addr.OUTPUTSELECT
indata_clk => mem_addr.OUTPUTSELECT
indata_clk => mem_addr.OUTPUTSELECT
indata_clk => mem_addr.OUTPUTSELECT
indata_clk => mem_addr.OUTPUTSELECT
indata_clk => mem_addr.OUTPUTSELECT
indata_clk => mem_addr.OUTPUTSELECT
indata_clk => mem_addr.OUTPUTSELECT
indata_clk => mem_addr.OUTPUTSELECT
indata_clk => mem_addr.OUTPUTSELECT
indata_clk => mem_addr.OUTPUTSELECT
indata_clk => mem_addr.OUTPUTSELECT
indata_clk => mem_addr.OUTPUTSELECT
indata_clk => mem_addr.OUTPUTSELECT
indata_clk => mem_addr.OUTPUTSELECT
indata_clk => mem_addr.OUTPUTSELECT
indata_clk => mem_addr.OUTPUTSELECT
indata_clk => mem_addr.OUTPUTSELECT
indata_clk => mem_addr.OUTPUTSELECT
mem_addr[0] <= mem_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[1] <= mem_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[2] <= mem_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[3] <= mem_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[4] <= mem_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[5] <= mem_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[6] <= mem_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[7] <= mem_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[8] <= mem_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[9] <= mem_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[10] <= mem_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[11] <= mem_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[12] <= mem_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[13] <= mem_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[14] <= mem_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[15] <= mem_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[16] <= mem_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[17] <= mem_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[18] <= mem_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[19] <= mem_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[20] <= mem_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_addr[21] <= mem_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_data[0] <= indata[0].DB_MAX_OUTPUT_PORT_TYPE
mem_data[1] <= indata[1].DB_MAX_OUTPUT_PORT_TYPE
mem_data[2] <= indata[2].DB_MAX_OUTPUT_PORT_TYPE
mem_data[3] <= indata[3].DB_MAX_OUTPUT_PORT_TYPE
mem_data[4] <= indata[4].DB_MAX_OUTPUT_PORT_TYPE
mem_data[5] <= indata[5].DB_MAX_OUTPUT_PORT_TYPE
mem_data[6] <= indata[6].DB_MAX_OUTPUT_PORT_TYPE
mem_data[7] <= indata[7].DB_MAX_OUTPUT_PORT_TYPE
mem_write <= mem_write.DB_MAX_OUTPUT_PORT_TYPE
mapper_flags[0] <= ines[6][4].DB_MAX_OUTPUT_PORT_TYPE
mapper_flags[1] <= ines[6][5].DB_MAX_OUTPUT_PORT_TYPE
mapper_flags[2] <= ines[6][6].DB_MAX_OUTPUT_PORT_TYPE
mapper_flags[3] <= ines[6][7].DB_MAX_OUTPUT_PORT_TYPE
mapper_flags[4] <= ines[7][4].DB_MAX_OUTPUT_PORT_TYPE
mapper_flags[5] <= ines[7][5].DB_MAX_OUTPUT_PORT_TYPE
mapper_flags[6] <= ines[7][6].DB_MAX_OUTPUT_PORT_TYPE
mapper_flags[7] <= ines[7][7].DB_MAX_OUTPUT_PORT_TYPE
mapper_flags[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
mapper_flags[9] <= comb.DB_MAX_OUTPUT_PORT_TYPE
mapper_flags[10] <= comb.DB_MAX_OUTPUT_PORT_TYPE
mapper_flags[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
mapper_flags[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
mapper_flags[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
mapper_flags[14] <= ines[6][0].DB_MAX_OUTPUT_PORT_TYPE
mapper_flags[15] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
mapper_flags[16] <= <GND>
mapper_flags[17] <= <GND>
mapper_flags[18] <= <GND>
mapper_flags[19] <= <GND>
mapper_flags[20] <= <GND>
mapper_flags[21] <= <GND>
mapper_flags[22] <= <GND>
mapper_flags[23] <= <GND>
mapper_flags[24] <= <GND>
mapper_flags[25] <= <GND>
mapper_flags[26] <= <GND>
mapper_flags[27] <= <GND>
mapper_flags[28] <= <GND>
mapper_flags[29] <= <GND>
mapper_flags[30] <= <GND>
mapper_flags[31] <= <GND>
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE
error <= error.DB_MAX_OUTPUT_PORT_TYPE
dbg1[0] <= ines[0][0].DB_MAX_OUTPUT_PORT_TYPE
dbg1[1] <= ines[0][1].DB_MAX_OUTPUT_PORT_TYPE
dbg1[2] <= ines[0][2].DB_MAX_OUTPUT_PORT_TYPE
dbg1[3] <= ines[0][3].DB_MAX_OUTPUT_PORT_TYPE
dbg1[4] <= ines[0][4].DB_MAX_OUTPUT_PORT_TYPE
dbg1[5] <= ines[0][5].DB_MAX_OUTPUT_PORT_TYPE
dbg1[6] <= ines[0][6].DB_MAX_OUTPUT_PORT_TYPE
dbg1[7] <= ines[0][7].DB_MAX_OUTPUT_PORT_TYPE
dbg2[0] <= ines[1][0].DB_MAX_OUTPUT_PORT_TYPE
dbg2[1] <= ines[1][1].DB_MAX_OUTPUT_PORT_TYPE
dbg2[2] <= ines[1][2].DB_MAX_OUTPUT_PORT_TYPE
dbg2[3] <= ines[1][3].DB_MAX_OUTPUT_PORT_TYPE
dbg2[4] <= ines[1][4].DB_MAX_OUTPUT_PORT_TYPE
dbg2[5] <= ines[1][5].DB_MAX_OUTPUT_PORT_TYPE
dbg2[6] <= ines[1][6].DB_MAX_OUTPUT_PORT_TYPE
dbg2[7] <= ines[1][7].DB_MAX_OUTPUT_PORT_TYPE
dbg3[0] <= ines[2][0].DB_MAX_OUTPUT_PORT_TYPE
dbg3[1] <= ines[2][1].DB_MAX_OUTPUT_PORT_TYPE
dbg3[2] <= ines[2][2].DB_MAX_OUTPUT_PORT_TYPE
dbg3[3] <= ines[2][3].DB_MAX_OUTPUT_PORT_TYPE
dbg3[4] <= ines[2][4].DB_MAX_OUTPUT_PORT_TYPE
dbg3[5] <= ines[2][5].DB_MAX_OUTPUT_PORT_TYPE
dbg3[6] <= ines[2][6].DB_MAX_OUTPUT_PORT_TYPE
dbg3[7] <= ines[2][7].DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes
clk => clk.IN6
reset => reset.IN5
ce => ce.IN3
mapper_flags[0] => mapper_flags[0].IN1
mapper_flags[1] => mapper_flags[1].IN1
mapper_flags[2] => mapper_flags[2].IN1
mapper_flags[3] => mapper_flags[3].IN1
mapper_flags[4] => mapper_flags[4].IN1
mapper_flags[5] => mapper_flags[5].IN1
mapper_flags[6] => mapper_flags[6].IN1
mapper_flags[7] => mapper_flags[7].IN1
mapper_flags[8] => mapper_flags[8].IN1
mapper_flags[9] => mapper_flags[9].IN1
mapper_flags[10] => mapper_flags[10].IN1
mapper_flags[11] => mapper_flags[11].IN1
mapper_flags[12] => mapper_flags[12].IN1
mapper_flags[13] => mapper_flags[13].IN1
mapper_flags[14] => mapper_flags[14].IN1
mapper_flags[15] => mapper_flags[15].IN1
mapper_flags[16] => mapper_flags[16].IN1
mapper_flags[17] => mapper_flags[17].IN1
mapper_flags[18] => mapper_flags[18].IN1
mapper_flags[19] => mapper_flags[19].IN1
mapper_flags[20] => mapper_flags[20].IN1
mapper_flags[21] => mapper_flags[21].IN1
mapper_flags[22] => mapper_flags[22].IN1
mapper_flags[23] => mapper_flags[23].IN1
mapper_flags[24] => mapper_flags[24].IN1
mapper_flags[25] => mapper_flags[25].IN1
mapper_flags[26] => mapper_flags[26].IN1
mapper_flags[27] => mapper_flags[27].IN1
mapper_flags[28] => mapper_flags[28].IN1
mapper_flags[29] => mapper_flags[29].IN1
mapper_flags[30] => mapper_flags[30].IN1
mapper_flags[31] => mapper_flags[31].IN1
sample[0] <= APU:apu.port9
sample[1] <= APU:apu.port9
sample[2] <= APU:apu.port9
sample[3] <= APU:apu.port9
sample[4] <= APU:apu.port9
sample[5] <= APU:apu.port9
sample[6] <= APU:apu.port9
sample[7] <= APU:apu.port9
sample[8] <= APU:apu.port9
sample[9] <= APU:apu.port9
sample[10] <= APU:apu.port9
sample[11] <= APU:apu.port9
sample[12] <= APU:apu.port9
sample[13] <= APU:apu.port9
sample[14] <= APU:apu.port9
sample[15] <= APU:apu.port9
color[0] <= PPU:ppu.port3
color[1] <= PPU:ppu.port3
color[2] <= PPU:ppu.port3
color[3] <= PPU:ppu.port3
color[4] <= PPU:ppu.port3
color[5] <= PPU:ppu.port3
joypad_strobe <= joypad_strobe.DB_MAX_OUTPUT_PORT_TYPE
joypad_clock[0] <= joypad_clock.DB_MAX_OUTPUT_PORT_TYPE
joypad_clock[1] <= joypad_clock.DB_MAX_OUTPUT_PORT_TYPE
joypad_data[0] => from_data_bus.DATAB
joypad_data[1] => from_data_bus.DATAB
audio_channels[0] => audio_channels[0].IN1
audio_channels[1] => audio_channels[1].IN1
audio_channels[2] => audio_channels[2].IN1
audio_channels[3] => audio_channels[3].IN1
audio_channels[4] => audio_channels[4].IN1
memory_addr[0] <= MemoryMultiplex:mem.port10
memory_addr[1] <= MemoryMultiplex:mem.port10
memory_addr[2] <= MemoryMultiplex:mem.port10
memory_addr[3] <= MemoryMultiplex:mem.port10
memory_addr[4] <= MemoryMultiplex:mem.port10
memory_addr[5] <= MemoryMultiplex:mem.port10
memory_addr[6] <= MemoryMultiplex:mem.port10
memory_addr[7] <= MemoryMultiplex:mem.port10
memory_addr[8] <= MemoryMultiplex:mem.port10
memory_addr[9] <= MemoryMultiplex:mem.port10
memory_addr[10] <= MemoryMultiplex:mem.port10
memory_addr[11] <= MemoryMultiplex:mem.port10
memory_addr[12] <= MemoryMultiplex:mem.port10
memory_addr[13] <= MemoryMultiplex:mem.port10
memory_addr[14] <= MemoryMultiplex:mem.port10
memory_addr[15] <= MemoryMultiplex:mem.port10
memory_addr[16] <= MemoryMultiplex:mem.port10
memory_addr[17] <= MemoryMultiplex:mem.port10
memory_addr[18] <= MemoryMultiplex:mem.port10
memory_addr[19] <= MemoryMultiplex:mem.port10
memory_addr[20] <= MemoryMultiplex:mem.port10
memory_addr[21] <= MemoryMultiplex:mem.port10
memory_read_cpu <= MemoryMultiplex:mem.port11
memory_din_cpu[0] => from_data_bus.DATAB
memory_din_cpu[1] => from_data_bus.DATAB
memory_din_cpu[2] => from_data_bus.DATAB
memory_din_cpu[3] => from_data_bus.DATAB
memory_din_cpu[4] => from_data_bus.DATAB
memory_din_cpu[5] => from_data_bus.DATAB
memory_din_cpu[6] => from_data_bus.DATAB
memory_din_cpu[7] => from_data_bus.DATAB
memory_read_ppu <= MemoryMultiplex:mem.port12
memory_din_ppu[0] => chr_to_ppu.DATAA
memory_din_ppu[1] => chr_to_ppu.DATAA
memory_din_ppu[2] => chr_to_ppu.DATAA
memory_din_ppu[3] => chr_to_ppu.DATAA
memory_din_ppu[4] => chr_to_ppu.DATAA
memory_din_ppu[5] => chr_to_ppu.DATAA
memory_din_ppu[6] => chr_to_ppu.DATAA
memory_din_ppu[7] => chr_to_ppu.DATAA
memory_write <= MemoryMultiplex:mem.port13
memory_dout[0] <= MemoryMultiplex:mem.port14
memory_dout[1] <= MemoryMultiplex:mem.port14
memory_dout[2] <= MemoryMultiplex:mem.port14
memory_dout[3] <= MemoryMultiplex:mem.port14
memory_dout[4] <= MemoryMultiplex:mem.port14
memory_dout[5] <= MemoryMultiplex:mem.port14
memory_dout[6] <= MemoryMultiplex:mem.port14
memory_dout[7] <= MemoryMultiplex:mem.port14
cycle[0] <= PPU:ppu.port16
cycle[1] <= PPU:ppu.port16
cycle[2] <= PPU:ppu.port16
cycle[3] <= PPU:ppu.port16
cycle[4] <= PPU:ppu.port16
cycle[5] <= PPU:ppu.port16
cycle[6] <= PPU:ppu.port16
cycle[7] <= PPU:ppu.port16
cycle[8] <= PPU:ppu.port16
scanline[0] <= PPU:ppu.port15
scanline[1] <= PPU:ppu.port15
scanline[2] <= PPU:ppu.port15
scanline[3] <= PPU:ppu.port15
scanline[4] <= PPU:ppu.port15
scanline[5] <= PPU:ppu.port15
scanline[6] <= PPU:ppu.port15
scanline[7] <= PPU:ppu.port15
scanline[8] <= PPU:ppu.port15
dbgadr[0] <= <GND>
dbgadr[1] <= <GND>
dbgadr[2] <= <GND>
dbgadr[3] <= <GND>
dbgadr[4] <= <GND>
dbgadr[5] <= <GND>
dbgadr[6] <= <GND>
dbgadr[7] <= <GND>
dbgadr[8] <= <GND>
dbgadr[9] <= <GND>
dbgadr[10] <= <GND>
dbgadr[11] <= <GND>
dbgadr[12] <= <GND>
dbgadr[13] <= <GND>
dbgadr[14] <= <GND>
dbgadr[15] <= <GND>
dbgadr[16] <= <GND>
dbgadr[17] <= <GND>
dbgadr[18] <= <GND>
dbgadr[19] <= <GND>
dbgadr[20] <= <GND>
dbgadr[21] <= <GND>
dbgadr[22] <= <GND>
dbgadr[23] <= <GND>
dbgadr[24] <= <GND>
dbgadr[25] <= <GND>
dbgadr[26] <= <GND>
dbgadr[27] <= <GND>
dbgadr[28] <= <GND>
dbgadr[29] <= <GND>
dbgadr[30] <= <GND>
dbgadr[31] <= <GND>
dbgctr[0] <= <GND>
dbgctr[1] <= <GND>


|NES_TOP|NES:nes|CPU:cpu
clk => clk.IN3
ce => ce.IN3
reset => reset.IN1
DIN[0] => DIN[0].IN3
DIN[1] => DIN[1].IN3
DIN[2] => DIN[2].IN3
DIN[3] => DIN[3].IN3
DIN[4] => DIN[4].IN3
DIN[5] => DIN[5].IN3
DIN[6] => DIN[6].IN3
DIN[7] => DIN[7].IN3
irq => GotInterrupt.IN1
nmi => comb.IN1
nmi => nmi_remembered.DATAB
dout[0] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
aout[0] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
aout[1] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
aout[2] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
aout[3] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
aout[4] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
aout[5] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
aout[6] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
aout[7] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
aout[8] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
aout[9] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
aout[10] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
aout[11] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
aout[12] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
aout[13] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
aout[14] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
aout[15] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
mr <= mw.DB_MAX_OUTPUT_PORT_TYPE
mw <= mw.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|CPU:cpu|AddressGenerator:addgen
clk => AH[0].CLK
clk => AH[1].CLK
clk => AH[2].CLK
clk => AH[3].CLK
clk => AH[4].CLK
clk => AH[5].CLK
clk => AH[6].CLK
clk => AH[7].CLK
clk => AL[0].CLK
clk => AL[1].CLK
clk => AL[2].CLK
clk => AL[3].CLK
clk => AL[4].CLK
clk => AL[5].CLK
clk => AL[6].CLK
clk => AL[7].CLK
clk => SavedCarry.CLK
ce => AH[0].ENA
ce => AH[1].ENA
ce => AH[2].ENA
ce => AH[3].ENA
ce => AH[4].ENA
ce => AH[5].ENA
ce => AH[6].ENA
ce => AH[7].ENA
ce => AL[0].ENA
ce => AL[1].ENA
ce => AL[2].ENA
ce => AL[3].ENA
ce => AL[4].ENA
ce => AL[5].ENA
ce => AL[6].ENA
ce => AL[7].ENA
ce => SavedCarry.ENA
Operation[0] => Mux8.IN4
Operation[0] => Mux9.IN4
Operation[0] => Mux10.IN4
Operation[0] => Mux11.IN4
Operation[0] => Mux12.IN4
Operation[0] => Mux13.IN4
Operation[0] => Mux14.IN4
Operation[0] => Mux15.IN4
Operation[1] => comb.OUTPUTSELECT
Operation[1] => comb.OUTPUTSELECT
Operation[1] => comb.OUTPUTSELECT
Operation[1] => comb.OUTPUTSELECT
Operation[1] => comb.OUTPUTSELECT
Operation[1] => comb.OUTPUTSELECT
Operation[1] => comb.OUTPUTSELECT
Operation[1] => comb.OUTPUTSELECT
Operation[1] => Mux8.IN3
Operation[1] => Mux9.IN3
Operation[1] => Mux10.IN3
Operation[1] => Mux11.IN3
Operation[1] => Mux12.IN3
Operation[1] => Mux13.IN3
Operation[1] => Mux14.IN3
Operation[1] => Mux15.IN3
Operation[1] => TmpVal.IN1
Operation[2] => Mux0.IN3
Operation[2] => Mux1.IN3
Operation[2] => Mux2.IN3
Operation[2] => Mux3.IN3
Operation[2] => Mux4.IN3
Operation[2] => Mux5.IN3
Operation[2] => Mux6.IN3
Operation[2] => Mux7.IN3
Operation[3] => Mux0.IN2
Operation[3] => Mux1.IN2
Operation[3] => Mux2.IN2
Operation[3] => Mux3.IN2
Operation[3] => Mux4.IN2
Operation[3] => Mux5.IN2
Operation[3] => Mux6.IN2
Operation[3] => Mux7.IN2
Operation[4] => AL.OUTPUTSELECT
Operation[4] => AL.OUTPUTSELECT
Operation[4] => AL.OUTPUTSELECT
Operation[4] => AL.OUTPUTSELECT
Operation[4] => AL.OUTPUTSELECT
Operation[4] => AL.OUTPUTSELECT
Operation[4] => AL.OUTPUTSELECT
Operation[4] => AL.OUTPUTSELECT
MuxCtrl[0] => concat.OUTPUTSELECT
MuxCtrl[0] => concat.OUTPUTSELECT
MuxCtrl[0] => concat.OUTPUTSELECT
MuxCtrl[0] => concat.OUTPUTSELECT
MuxCtrl[0] => concat.OUTPUTSELECT
MuxCtrl[0] => concat.OUTPUTSELECT
MuxCtrl[0] => concat.OUTPUTSELECT
MuxCtrl[0] => concat.OUTPUTSELECT
MuxCtrl[1] => concat.OUTPUTSELECT
MuxCtrl[1] => concat.OUTPUTSELECT
MuxCtrl[1] => concat.OUTPUTSELECT
MuxCtrl[1] => concat.OUTPUTSELECT
MuxCtrl[1] => concat.OUTPUTSELECT
MuxCtrl[1] => concat.OUTPUTSELECT
MuxCtrl[1] => concat.OUTPUTSELECT
MuxCtrl[1] => concat.OUTPUTSELECT
DataBus[0] => Mux7.IN0
DataBus[0] => Mux15.IN1
DataBus[1] => Mux6.IN0
DataBus[1] => Mux14.IN1
DataBus[2] => Mux5.IN0
DataBus[2] => Mux13.IN1
DataBus[3] => Mux4.IN0
DataBus[3] => Mux12.IN1
DataBus[4] => Mux3.IN0
DataBus[4] => Mux11.IN1
DataBus[5] => Mux2.IN0
DataBus[5] => Mux10.IN1
DataBus[6] => Mux1.IN0
DataBus[6] => Mux9.IN1
DataBus[7] => Mux0.IN0
DataBus[7] => Mux8.IN1
T[0] => concat.DATAB
T[0] => Mux7.IN1
T[1] => concat.DATAB
T[1] => Mux6.IN1
T[2] => concat.DATAB
T[2] => Mux5.IN1
T[3] => concat.DATAB
T[3] => Mux4.IN1
T[4] => concat.DATAB
T[4] => Mux3.IN1
T[5] => concat.DATAB
T[5] => Mux2.IN1
T[6] => concat.DATAB
T[6] => Mux1.IN1
T[7] => concat.DATAB
T[7] => Mux0.IN1
X[0] => concat.DATAA
X[1] => concat.DATAA
X[2] => concat.DATAA
X[3] => concat.DATAA
X[4] => concat.DATAA
X[5] => concat.DATAA
X[6] => concat.DATAA
X[7] => concat.DATAA
Y[0] => concat.DATAB
Y[1] => concat.DATAB
Y[2] => concat.DATAB
Y[3] => concat.DATAB
Y[4] => concat.DATAB
Y[5] => concat.DATAB
Y[6] => concat.DATAB
Y[7] => concat.DATAB
AX[0] <= AL[0].DB_MAX_OUTPUT_PORT_TYPE
AX[1] <= AL[1].DB_MAX_OUTPUT_PORT_TYPE
AX[2] <= AL[2].DB_MAX_OUTPUT_PORT_TYPE
AX[3] <= AL[3].DB_MAX_OUTPUT_PORT_TYPE
AX[4] <= AL[4].DB_MAX_OUTPUT_PORT_TYPE
AX[5] <= AL[5].DB_MAX_OUTPUT_PORT_TYPE
AX[6] <= AL[6].DB_MAX_OUTPUT_PORT_TYPE
AX[7] <= AL[7].DB_MAX_OUTPUT_PORT_TYPE
AX[8] <= AH[0].DB_MAX_OUTPUT_PORT_TYPE
AX[9] <= AH[1].DB_MAX_OUTPUT_PORT_TYPE
AX[10] <= AH[2].DB_MAX_OUTPUT_PORT_TYPE
AX[11] <= AH[3].DB_MAX_OUTPUT_PORT_TYPE
AX[12] <= AH[4].DB_MAX_OUTPUT_PORT_TYPE
AX[13] <= AH[5].DB_MAX_OUTPUT_PORT_TYPE
AX[14] <= AH[6].DB_MAX_OUTPUT_PORT_TYPE
AX[15] <= AH[7].DB_MAX_OUTPUT_PORT_TYPE
Carry <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|CPU:cpu|MicroCodeTable:micro2
clk => clk.IN1
ce => ce.IN1
reset => reset.IN1
IR[0] => IR[0].IN1
IR[1] => IR[1].IN1
IR[2] => IR[2].IN1
IR[3] => IR[3].IN1
IR[4] => IR[4].IN1
IR[5] => IR[5].IN1
IR[6] => IR[6].IN1
IR[7] => IR[7].IN1
State[0] => State[0].IN1
State[1] => State[1].IN1
State[2] => State[2].IN1
Mout[0] <= A.DATAOUT
Mout[1] <= A.DATAOUT1
Mout[2] <= A.DATAOUT2
Mout[3] <= A.DATAOUT3
Mout[4] <= MicroCodeTableInner:inner.port5
Mout[5] <= MicroCodeTableInner:inner.port5
Mout[6] <= A.DATAOUT4
Mout[7] <= A.DATAOUT5
Mout[8] <= A.DATAOUT6
Mout[9] <= A.DATAOUT7
Mout[10] <= A.DATAOUT8
Mout[11] <= A.DATAOUT9
Mout[12] <= A.DATAOUT10
Mout[13] <= A.DATAOUT11
Mout[14] <= A.DATAOUT12
Mout[15] <= A.DATAOUT13
Mout[16] <= A.DATAOUT14
Mout[17] <= MicroCodeTableInner:inner.port5
Mout[18] <= MicroCodeTableInner:inner.port5
Mout[19] <= AluFlags[0].DB_MAX_OUTPUT_PORT_TYPE
Mout[20] <= AluFlags[1].DB_MAX_OUTPUT_PORT_TYPE
Mout[21] <= AluFlags[2].DB_MAX_OUTPUT_PORT_TYPE
Mout[22] <= AluFlags[3].DB_MAX_OUTPUT_PORT_TYPE
Mout[23] <= AluFlags[4].DB_MAX_OUTPUT_PORT_TYPE
Mout[24] <= AluFlags[5].DB_MAX_OUTPUT_PORT_TYPE
Mout[25] <= AluFlags[6].DB_MAX_OUTPUT_PORT_TYPE
Mout[26] <= AluFlags[7].DB_MAX_OUTPUT_PORT_TYPE
Mout[27] <= AluFlags[8].DB_MAX_OUTPUT_PORT_TYPE
Mout[28] <= AluFlags[9].DB_MAX_OUTPUT_PORT_TYPE
Mout[29] <= AluFlags[10].DB_MAX_OUTPUT_PORT_TYPE
Mout[30] <= AluFlags[11].DB_MAX_OUTPUT_PORT_TYPE
Mout[31] <= AluFlags[12].DB_MAX_OUTPUT_PORT_TYPE
Mout[32] <= AluFlags[13].DB_MAX_OUTPUT_PORT_TYPE
Mout[33] <= AluFlags[14].DB_MAX_OUTPUT_PORT_TYPE
Mout[34] <= AluFlags[15].DB_MAX_OUTPUT_PORT_TYPE
Mout[35] <= AluFlags[16].DB_MAX_OUTPUT_PORT_TYPE
Mout[36] <= AluFlags[17].DB_MAX_OUTPUT_PORT_TYPE
Mout[37] <= AluFlags[18].DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|CPU:cpu|MicroCodeTable:micro2|MicroCodeTableInner:inner
clk => M[0]~reg0.CLK
clk => M[1]~reg0.CLK
clk => M[2]~reg0.CLK
clk => M[3]~reg0.CLK
clk => M[4]~reg0.CLK
clk => M[5]~reg0.CLK
clk => M[6]~reg0.CLK
clk => M[7]~reg0.CLK
clk => M[8]~reg0.CLK
ce => M.OUTPUTSELECT
ce => M.OUTPUTSELECT
ce => M.OUTPUTSELECT
ce => M.OUTPUTSELECT
ce => M.OUTPUTSELECT
ce => M.OUTPUTSELECT
ce => M.OUTPUTSELECT
ce => M.OUTPUTSELECT
ce => M.OUTPUTSELECT
reset => M.OUTPUTSELECT
reset => M.OUTPUTSELECT
reset => M.OUTPUTSELECT
reset => M.OUTPUTSELECT
reset => M.OUTPUTSELECT
reset => M.OUTPUTSELECT
reset => M.OUTPUTSELECT
reset => M.OUTPUTSELECT
reset => M.OUTPUTSELECT
IR[0] => L.RADDR3
IR[1] => L.RADDR4
IR[2] => L.RADDR5
IR[3] => L.RADDR6
IR[4] => L.RADDR7
IR[5] => L.RADDR8
IR[6] => L.RADDR9
IR[7] => L.RADDR10
State[0] => L.RADDR
State[1] => L.RADDR1
State[2] => L.RADDR2
M[0] <= M[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M[1] <= M[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M[2] <= M[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M[3] <= M[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M[4] <= M[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M[5] <= M[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M[6] <= M[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M[7] <= M[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
M[8] <= M[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|CPU:cpu|NewAlu:new_alu
OP[0] => VO.OUTPUTSELECT
OP[0] => VO.OUTPUTSELECT
OP[0] => SO.IN1
OP[1] => comb.OUTPUTSELECT
OP[1] => Decoder0.IN2
OP[1] => Mux25.IN7
OP[1] => Mux26.IN7
OP[1] => Mux27.IN7
OP[1] => Mux28.IN7
OP[1] => Mux29.IN7
OP[1] => Mux30.IN7
OP[1] => Mux31.IN7
OP[1] => Mux32.IN7
OP[1] => Mux33.IN9
OP[1] => Equal1.IN0
OP[2] => Decoder0.IN1
OP[2] => Mux25.IN6
OP[2] => Mux26.IN6
OP[2] => Mux27.IN6
OP[2] => Mux28.IN6
OP[2] => Mux29.IN6
OP[2] => Mux30.IN6
OP[2] => Mux31.IN6
OP[2] => Mux32.IN6
OP[2] => Mux33.IN8
OP[2] => Equal1.IN31
OP[3] => Decoder0.IN0
OP[3] => Mux25.IN5
OP[3] => Mux26.IN5
OP[3] => Mux27.IN5
OP[3] => Mux28.IN5
OP[3] => Mux29.IN5
OP[3] => Mux30.IN5
OP[3] => Mux31.IN5
OP[3] => Mux32.IN5
OP[3] => Mux33.IN7
OP[3] => _.IN1
OP[3] => Equal1.IN30
OP[4] => concat.IN0
OP[4] => Add0.IN2
OP[4] => Add0.IN3
OP[4] => Add0.IN4
OP[4] => Add0.IN5
OP[4] => Add0.IN6
OP[4] => Add0.IN7
OP[4] => Add0.IN8
OP[5] => Mux16.IN3
OP[5] => Mux17.IN2
OP[5] => Mux18.IN2
OP[5] => Mux19.IN2
OP[5] => Mux20.IN2
OP[5] => Mux21.IN2
OP[5] => Mux22.IN2
OP[5] => Mux23.IN3
OP[5] => Mux24.IN3
OP[6] => Mux16.IN2
OP[6] => Mux17.IN1
OP[6] => Mux18.IN1
OP[6] => Mux19.IN1
OP[6] => Mux20.IN1
OP[6] => Mux21.IN1
OP[6] => Mux22.IN1
OP[6] => Mux23.IN2
OP[6] => Mux24.IN2
OP[7] => Mux8.IN4
OP[7] => Mux9.IN4
OP[7] => Mux10.IN4
OP[7] => Mux11.IN4
OP[7] => Mux12.IN4
OP[7] => Mux13.IN4
OP[7] => Mux14.IN4
OP[7] => Mux15.IN4
OP[8] => Mux8.IN3
OP[8] => Mux9.IN3
OP[8] => Mux10.IN3
OP[8] => Mux11.IN3
OP[8] => Mux12.IN3
OP[8] => Mux13.IN3
OP[8] => Mux14.IN3
OP[8] => Mux15.IN3
OP[9] => Mux0.IN5
OP[9] => Mux1.IN5
OP[9] => Mux2.IN5
OP[9] => Mux3.IN5
OP[9] => Mux4.IN5
OP[9] => Mux5.IN5
OP[9] => Mux6.IN5
OP[9] => Mux7.IN5
OP[10] => Mux0.IN4
OP[10] => Mux1.IN4
OP[10] => Mux2.IN4
OP[10] => Mux3.IN4
OP[10] => Mux4.IN4
OP[10] => Mux5.IN4
OP[10] => Mux6.IN4
OP[10] => Mux7.IN4
A[0] => L.IN0
A[0] => Mux7.IN1
A[1] => L.IN0
A[1] => Mux6.IN1
A[2] => L.IN0
A[2] => Mux5.IN1
A[3] => L.IN0
A[3] => Mux4.IN1
A[4] => L.IN0
A[4] => Mux3.IN1
A[5] => L.IN0
A[5] => Mux2.IN1
A[6] => L.IN0
A[6] => Mux1.IN1
A[7] => L.IN0
A[7] => Mux0.IN1
X[0] => L.IN1
X[0] => Mux7.IN2
X[1] => L.IN1
X[1] => Mux6.IN2
X[2] => L.IN1
X[2] => Mux5.IN2
X[3] => L.IN1
X[3] => Mux4.IN2
X[4] => L.IN1
X[4] => Mux3.IN2
X[5] => L.IN1
X[5] => Mux2.IN2
X[6] => L.IN1
X[6] => Mux1.IN2
X[7] => L.IN1
X[7] => Mux0.IN2
Y[0] => Mux7.IN3
Y[1] => Mux6.IN3
Y[2] => Mux5.IN3
Y[3] => Mux4.IN3
Y[4] => Mux3.IN3
Y[5] => Mux2.IN3
Y[6] => Mux1.IN3
Y[7] => Mux0.IN3
S[0] => Mux15.IN0
S[1] => Mux14.IN0
S[2] => Mux13.IN0
S[3] => Mux12.IN0
S[4] => Mux11.IN0
S[5] => Mux10.IN0
S[6] => Mux9.IN0
S[7] => Mux8.IN0
M[0] => Mux15.IN1
M[1] => Mux14.IN1
M[2] => Mux13.IN1
M[3] => Mux12.IN1
M[4] => Mux11.IN1
M[5] => Mux10.IN1
M[6] => Mux9.IN1
M[7] => Mux8.IN1
T[0] => Mux15.IN2
T[1] => Mux14.IN2
T[2] => Mux13.IN2
T[3] => Mux12.IN2
T[4] => Mux11.IN2
T[5] => Mux10.IN2
T[6] => Mux9.IN2
T[7] => Mux8.IN2
CI => concat.IN1
CI => Mux24.IN0
CI => Mux24.IN1
VI => VO.DATAA
VI => Mux33.IN2
VI => Mux33.IN3
VI => Mux33.IN4
VI => Mux33.IN5
VI => Mux33.IN6
VI => VO.DATAB
CO <= CO.DB_MAX_OUTPUT_PORT_TYPE
VO <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
SO <= SO.DB_MAX_OUTPUT_PORT_TYPE
ZO <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
Result[0] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
Result[1] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
Result[2] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
Result[3] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
Result[4] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
Result[5] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
Result[6] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
Result[7] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
IntR[0] <= IntR[0].DB_MAX_OUTPUT_PORT_TYPE
IntR[1] <= IntR[1].DB_MAX_OUTPUT_PORT_TYPE
IntR[2] <= IntR[2].DB_MAX_OUTPUT_PORT_TYPE
IntR[3] <= IntR[3].DB_MAX_OUTPUT_PORT_TYPE
IntR[4] <= IntR[4].DB_MAX_OUTPUT_PORT_TYPE
IntR[5] <= IntR[5].DB_MAX_OUTPUT_PORT_TYPE
IntR[6] <= IntR[6].DB_MAX_OUTPUT_PORT_TYPE
IntR[7] <= IntR[7].DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|CPU:cpu|NewAlu:new_alu|MyAddSub:addsub
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
B[0] => comb.IN0
B[1] => comb.IN0
B[2] => comb.IN0
B[3] => comb.IN0
B[4] => comb.IN0
B[5] => comb.IN0
B[6] => comb.IN0
B[7] => comb.IN0
CI => CI.IN2
ADD => comb.IN1
ADD => comb.IN1
ADD => comb.IN1
ADD => comb.IN1
ADD => comb.IN1
ADD => comb.IN1
ADD => comb.IN1
ADD => comb.IN1
S[0] <= XORCY:XORCY0.O
S[1] <= XORCY:XORCY1.O
S[2] <= XORCY:XORCY2.O
S[3] <= XORCY:XORCY3.O
S[4] <= XORCY:XORCY4.O
S[5] <= XORCY:XORCY5.O
S[6] <= XORCY:XORCY6.O
S[7] <= XORCY:XORCY7.O
CO <= CO.DB_MAX_OUTPUT_PORT_TYPE
OFL <= XOR2:X1.O


|NES_TOP|NES:nes|CPU:cpu|NewAlu:new_alu|MyAddSub:addsub|MUXCY_L:MUXCY_L0
LO <= LO.DB_MAX_OUTPUT_PORT_TYPE
CI => LO.DATAB
DI => LO.DATAA
S => LO.OUTPUTSELECT


|NES_TOP|NES:nes|CPU:cpu|NewAlu:new_alu|MyAddSub:addsub|MUXCY_L:MUXCY_L1
LO <= LO.DB_MAX_OUTPUT_PORT_TYPE
CI => LO.DATAB
DI => LO.DATAA
S => LO.OUTPUTSELECT


|NES_TOP|NES:nes|CPU:cpu|NewAlu:new_alu|MyAddSub:addsub|MUXCY_L:MUXCY_L2
LO <= LO.DB_MAX_OUTPUT_PORT_TYPE
CI => LO.DATAB
DI => LO.DATAA
S => LO.OUTPUTSELECT


|NES_TOP|NES:nes|CPU:cpu|NewAlu:new_alu|MyAddSub:addsub|MUXCY_L:MUXCY_L3
LO <= LO.DB_MAX_OUTPUT_PORT_TYPE
CI => LO.DATAB
DI => LO.DATAA
S => LO.OUTPUTSELECT


|NES_TOP|NES:nes|CPU:cpu|NewAlu:new_alu|MyAddSub:addsub|MUXCY_L:MUXCY_L4
LO <= LO.DB_MAX_OUTPUT_PORT_TYPE
CI => LO.DATAB
DI => LO.DATAA
S => LO.OUTPUTSELECT


|NES_TOP|NES:nes|CPU:cpu|NewAlu:new_alu|MyAddSub:addsub|MUXCY_L:MUXCY_L5
LO <= LO.DB_MAX_OUTPUT_PORT_TYPE
CI => LO.DATAB
DI => LO.DATAA
S => LO.OUTPUTSELECT


|NES_TOP|NES:nes|CPU:cpu|NewAlu:new_alu|MyAddSub:addsub|MUXCY_D:MUXCY_D6
LO <= LO.DB_MAX_OUTPUT_PORT_TYPE
O <= LO.DB_MAX_OUTPUT_PORT_TYPE
CI => LO.DATAB
DI => LO.DATAA
S => LO.OUTPUTSELECT


|NES_TOP|NES:nes|CPU:cpu|NewAlu:new_alu|MyAddSub:addsub|MUXCY:MUXCY_7
O <= O.DB_MAX_OUTPUT_PORT_TYPE
CI => O.DATAB
DI => O.DATAA
S => O.OUTPUTSELECT


|NES_TOP|NES:nes|CPU:cpu|NewAlu:new_alu|MyAddSub:addsub|XORCY:XORCY0
O <= O.DB_MAX_OUTPUT_PORT_TYPE
CI => O.IN0
LI => O.IN1


|NES_TOP|NES:nes|CPU:cpu|NewAlu:new_alu|MyAddSub:addsub|XORCY:XORCY1
O <= O.DB_MAX_OUTPUT_PORT_TYPE
CI => O.IN0
LI => O.IN1


|NES_TOP|NES:nes|CPU:cpu|NewAlu:new_alu|MyAddSub:addsub|XORCY:XORCY2
O <= O.DB_MAX_OUTPUT_PORT_TYPE
CI => O.IN0
LI => O.IN1


|NES_TOP|NES:nes|CPU:cpu|NewAlu:new_alu|MyAddSub:addsub|XORCY:XORCY3
O <= O.DB_MAX_OUTPUT_PORT_TYPE
CI => O.IN0
LI => O.IN1


|NES_TOP|NES:nes|CPU:cpu|NewAlu:new_alu|MyAddSub:addsub|XORCY:XORCY4
O <= O.DB_MAX_OUTPUT_PORT_TYPE
CI => O.IN0
LI => O.IN1


|NES_TOP|NES:nes|CPU:cpu|NewAlu:new_alu|MyAddSub:addsub|XORCY:XORCY5
O <= O.DB_MAX_OUTPUT_PORT_TYPE
CI => O.IN0
LI => O.IN1


|NES_TOP|NES:nes|CPU:cpu|NewAlu:new_alu|MyAddSub:addsub|XORCY:XORCY6
O <= O.DB_MAX_OUTPUT_PORT_TYPE
CI => O.IN0
LI => O.IN1


|NES_TOP|NES:nes|CPU:cpu|NewAlu:new_alu|MyAddSub:addsub|XORCY:XORCY7
O <= O.DB_MAX_OUTPUT_PORT_TYPE
CI => O.IN0
LI => O.IN1


|NES_TOP|NES:nes|CPU:cpu|NewAlu:new_alu|MyAddSub:addsub|XOR2:X1
O <= O.DB_MAX_OUTPUT_PORT_TYPE
I0 => O.IN0
I1 => O.IN1


|NES_TOP|NES:nes|CPU:cpu|ProgramCounter:pc
clk => PC[0]~reg0.CLK
clk => PC[1]~reg0.CLK
clk => PC[2]~reg0.CLK
clk => PC[3]~reg0.CLK
clk => PC[4]~reg0.CLK
clk => PC[5]~reg0.CLK
clk => PC[6]~reg0.CLK
clk => PC[7]~reg0.CLK
clk => PC[8]~reg0.CLK
clk => PC[9]~reg0.CLK
clk => PC[10]~reg0.CLK
clk => PC[11]~reg0.CLK
clk => PC[12]~reg0.CLK
clk => PC[13]~reg0.CLK
clk => PC[14]~reg0.CLK
clk => PC[15]~reg0.CLK
ce => PC[0]~reg0.ENA
ce => PC[1]~reg0.ENA
ce => PC[2]~reg0.ENA
ce => PC[3]~reg0.ENA
ce => PC[4]~reg0.ENA
ce => PC[5]~reg0.ENA
ce => PC[6]~reg0.ENA
ce => PC[7]~reg0.ENA
ce => PC[8]~reg0.ENA
ce => PC[9]~reg0.ENA
ce => PC[10]~reg0.ENA
ce => PC[11]~reg0.ENA
ce => PC[12]~reg0.ENA
ce => PC[13]~reg0.ENA
ce => PC[14]~reg0.ENA
ce => PC[15]~reg0.ENA
LoadPC[0] => JumpNoOverflow.IN1
LoadPC[0] => NewPC.IN0
LoadPC[0] => Mux0.IN4
LoadPC[0] => Mux1.IN4
LoadPC[0] => Mux2.IN4
LoadPC[0] => Mux3.IN4
LoadPC[0] => Mux4.IN4
LoadPC[0] => Mux5.IN4
LoadPC[0] => Mux6.IN4
LoadPC[0] => Mux7.IN4
LoadPC[0] => Mux8.IN4
LoadPC[0] => Mux9.IN4
LoadPC[0] => Mux10.IN4
LoadPC[0] => Mux11.IN4
LoadPC[0] => Mux12.IN4
LoadPC[0] => Mux13.IN4
LoadPC[0] => Mux14.IN4
LoadPC[0] => Mux15.IN4
LoadPC[1] => JumpNoOverflow.IN1
LoadPC[1] => Mux0.IN3
LoadPC[1] => Mux1.IN3
LoadPC[1] => Mux2.IN3
LoadPC[1] => Mux3.IN3
LoadPC[1] => Mux4.IN3
LoadPC[1] => Mux5.IN3
LoadPC[1] => Mux6.IN3
LoadPC[1] => Mux7.IN3
LoadPC[1] => Mux8.IN3
LoadPC[1] => Mux9.IN3
LoadPC[1] => Mux10.IN3
LoadPC[1] => Mux11.IN3
LoadPC[1] => Mux12.IN3
LoadPC[1] => Mux13.IN3
LoadPC[1] => Mux14.IN3
LoadPC[1] => Mux15.IN3
GotInterrupt => NewPC.IN1
DIN[0] => Mux7.IN5
DIN[1] => Mux6.IN5
DIN[2] => Mux5.IN5
DIN[3] => Mux4.IN5
DIN[4] => Mux3.IN5
DIN[5] => Mux2.IN5
DIN[6] => Mux1.IN5
DIN[7] => Mux0.IN5
T[0] => Add1.IN16
T[0] => Mux15.IN5
T[1] => Add1.IN15
T[1] => Mux14.IN5
T[2] => Add1.IN14
T[2] => Mux13.IN5
T[3] => Add1.IN13
T[3] => Mux12.IN5
T[4] => Add1.IN12
T[4] => Mux11.IN5
T[5] => Add1.IN11
T[5] => Mux10.IN5
T[6] => Add1.IN10
T[6] => Mux9.IN5
T[7] => Add1.IN1
T[7] => Add1.IN2
T[7] => Add1.IN3
T[7] => Add1.IN4
T[7] => Add1.IN5
T[7] => Add1.IN6
T[7] => Add1.IN7
T[7] => Add1.IN8
T[7] => Add1.IN9
T[7] => Mux8.IN5
PC[0] <= PC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[1] <= PC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[2] <= PC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[3] <= PC[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[4] <= PC[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[5] <= PC[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[6] <= PC[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[7] <= PC[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[8] <= PC[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[9] <= PC[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[10] <= PC[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[11] <= PC[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[12] <= PC[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[13] <= PC[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[14] <= PC[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
PC[15] <= PC[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JumpNoOverflow <= JumpNoOverflow.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|DmaController:dma
clk => sprite_dma_addr[0].CLK
clk => sprite_dma_addr[1].CLK
clk => sprite_dma_addr[2].CLK
clk => sprite_dma_addr[3].CLK
clk => sprite_dma_addr[4].CLK
clk => sprite_dma_addr[5].CLK
clk => sprite_dma_addr[6].CLK
clk => sprite_dma_addr[7].CLK
clk => sprite_dma_addr[8].CLK
clk => sprite_dma_addr[9].CLK
clk => sprite_dma_addr[10].CLK
clk => sprite_dma_addr[11].CLK
clk => sprite_dma_addr[12].CLK
clk => sprite_dma_addr[13].CLK
clk => sprite_dma_addr[14].CLK
clk => sprite_dma_addr[15].CLK
clk => sprite_dma_lastval[0].CLK
clk => sprite_dma_lastval[1].CLK
clk => sprite_dma_lastval[2].CLK
clk => sprite_dma_lastval[3].CLK
clk => sprite_dma_lastval[4].CLK
clk => sprite_dma_lastval[5].CLK
clk => sprite_dma_lastval[6].CLK
clk => sprite_dma_lastval[7].CLK
clk => spr_state[0].CLK
clk => spr_state[1].CLK
clk => dmc_state.CLK
ce => dmc_state.OUTPUTSELECT
ce => sprite_dma_addr.OUTPUTSELECT
ce => sprite_dma_addr.OUTPUTSELECT
ce => sprite_dma_addr.OUTPUTSELECT
ce => sprite_dma_addr.OUTPUTSELECT
ce => sprite_dma_addr.OUTPUTSELECT
ce => sprite_dma_addr.OUTPUTSELECT
ce => sprite_dma_addr.OUTPUTSELECT
ce => sprite_dma_addr.OUTPUTSELECT
ce => sprite_dma_addr.OUTPUTSELECT
ce => sprite_dma_addr.OUTPUTSELECT
ce => sprite_dma_addr.OUTPUTSELECT
ce => sprite_dma_addr.OUTPUTSELECT
ce => sprite_dma_addr.OUTPUTSELECT
ce => sprite_dma_addr.OUTPUTSELECT
ce => sprite_dma_addr.OUTPUTSELECT
ce => sprite_dma_addr.OUTPUTSELECT
ce => spr_state.OUTPUTSELECT
ce => spr_state.OUTPUTSELECT
ce => sprite_dma_lastval.OUTPUTSELECT
ce => sprite_dma_lastval.OUTPUTSELECT
ce => sprite_dma_lastval.OUTPUTSELECT
ce => sprite_dma_lastval.OUTPUTSELECT
ce => sprite_dma_lastval.OUTPUTSELECT
ce => sprite_dma_lastval.OUTPUTSELECT
ce => sprite_dma_lastval.OUTPUTSELECT
ce => sprite_dma_lastval.OUTPUTSELECT
reset => dmc_state.OUTPUTSELECT
reset => spr_state.OUTPUTSELECT
reset => spr_state.OUTPUTSELECT
reset => sprite_dma_lastval.OUTPUTSELECT
reset => sprite_dma_lastval.OUTPUTSELECT
reset => sprite_dma_lastval.OUTPUTSELECT
reset => sprite_dma_lastval.OUTPUTSELECT
reset => sprite_dma_lastval.OUTPUTSELECT
reset => sprite_dma_lastval.OUTPUTSELECT
reset => sprite_dma_lastval.OUTPUTSELECT
reset => sprite_dma_lastval.OUTPUTSELECT
reset => sprite_dma_addr.OUTPUTSELECT
reset => sprite_dma_addr.OUTPUTSELECT
reset => sprite_dma_addr.OUTPUTSELECT
reset => sprite_dma_addr.OUTPUTSELECT
reset => sprite_dma_addr.OUTPUTSELECT
reset => sprite_dma_addr.OUTPUTSELECT
reset => sprite_dma_addr.OUTPUTSELECT
reset => sprite_dma_addr.OUTPUTSELECT
reset => sprite_dma_addr.OUTPUTSELECT
reset => sprite_dma_addr.OUTPUTSELECT
reset => sprite_dma_addr.OUTPUTSELECT
reset => sprite_dma_addr.OUTPUTSELECT
reset => sprite_dma_addr.OUTPUTSELECT
reset => sprite_dma_addr.OUTPUTSELECT
reset => sprite_dma_addr.OUTPUTSELECT
reset => sprite_dma_addr.OUTPUTSELECT
odd_cycle => always0.IN1
odd_cycle => always0.IN1
odd_cycle => aout.OUTPUTSELECT
odd_cycle => aout.OUTPUTSELECT
odd_cycle => aout.OUTPUTSELECT
odd_cycle => aout.OUTPUTSELECT
odd_cycle => aout.OUTPUTSELECT
odd_cycle => aout.OUTPUTSELECT
odd_cycle => aout.OUTPUTSELECT
odd_cycle => aout.OUTPUTSELECT
odd_cycle => aout.OUTPUTSELECT
odd_cycle => aout.OUTPUTSELECT
odd_cycle => aout.OUTPUTSELECT
odd_cycle => aout.OUTPUTSELECT
odd_cycle => aout.OUTPUTSELECT
odd_cycle => aout.OUTPUTSELECT
odd_cycle => aout.OUTPUTSELECT
odd_cycle => aout.OUTPUTSELECT
odd_cycle => dmc_ack.IN1
odd_cycle => always0.IN1
odd_cycle => always0.IN1
odd_cycle => always0.IN1
odd_cycle => read.DATAIN
sprite_trigger => sprite_dma_addr.OUTPUTSELECT
sprite_trigger => sprite_dma_addr.OUTPUTSELECT
sprite_trigger => sprite_dma_addr.OUTPUTSELECT
sprite_trigger => sprite_dma_addr.OUTPUTSELECT
sprite_trigger => sprite_dma_addr.OUTPUTSELECT
sprite_trigger => sprite_dma_addr.OUTPUTSELECT
sprite_trigger => sprite_dma_addr.OUTPUTSELECT
sprite_trigger => sprite_dma_addr.OUTPUTSELECT
sprite_trigger => sprite_dma_addr.OUTPUTSELECT
sprite_trigger => sprite_dma_addr.OUTPUTSELECT
sprite_trigger => sprite_dma_addr.OUTPUTSELECT
sprite_trigger => sprite_dma_addr.OUTPUTSELECT
sprite_trigger => sprite_dma_addr.OUTPUTSELECT
sprite_trigger => sprite_dma_addr.OUTPUTSELECT
sprite_trigger => sprite_dma_addr.OUTPUTSELECT
sprite_trigger => sprite_dma_addr.OUTPUTSELECT
sprite_trigger => spr_state.OUTPUTSELECT
sprite_trigger => spr_state.OUTPUTSELECT
dmc_trigger => always0.IN1
dmc_trigger => pause_cpu.IN1
cpu_read => always0.IN1
cpu_read => always0.IN1
cpu_read => pause_cpu.IN1
data_from_cpu[0] => sprite_dma_addr.DATAB
data_from_cpu[1] => sprite_dma_addr.DATAB
data_from_cpu[2] => sprite_dma_addr.DATAB
data_from_cpu[3] => sprite_dma_addr.DATAB
data_from_cpu[4] => sprite_dma_addr.DATAB
data_from_cpu[5] => sprite_dma_addr.DATAB
data_from_cpu[6] => sprite_dma_addr.DATAB
data_from_cpu[7] => sprite_dma_addr.DATAB
data_from_ram[0] => sprite_dma_lastval.DATAB
data_from_ram[1] => sprite_dma_lastval.DATAB
data_from_ram[2] => sprite_dma_lastval.DATAB
data_from_ram[3] => sprite_dma_lastval.DATAB
data_from_ram[4] => sprite_dma_lastval.DATAB
data_from_ram[5] => sprite_dma_lastval.DATAB
data_from_ram[6] => sprite_dma_lastval.DATAB
data_from_ram[7] => sprite_dma_lastval.DATAB
dmc_dma_addr[0] => aout.DATAB
dmc_dma_addr[1] => aout.DATAB
dmc_dma_addr[2] => aout.DATAB
dmc_dma_addr[3] => aout.DATAB
dmc_dma_addr[4] => aout.DATAB
dmc_dma_addr[5] => aout.DATAB
dmc_dma_addr[6] => aout.DATAB
dmc_dma_addr[7] => aout.DATAB
dmc_dma_addr[8] => aout.DATAB
dmc_dma_addr[9] => aout.DATAB
dmc_dma_addr[10] => aout.DATAB
dmc_dma_addr[11] => aout.DATAB
dmc_dma_addr[12] => aout.DATAB
dmc_dma_addr[13] => aout.DATAB
dmc_dma_addr[14] => aout.DATAB
dmc_dma_addr[15] => aout.DATAB
aout[0] <= aout.DB_MAX_OUTPUT_PORT_TYPE
aout[1] <= aout.DB_MAX_OUTPUT_PORT_TYPE
aout[2] <= aout.DB_MAX_OUTPUT_PORT_TYPE
aout[3] <= aout.DB_MAX_OUTPUT_PORT_TYPE
aout[4] <= aout.DB_MAX_OUTPUT_PORT_TYPE
aout[5] <= aout.DB_MAX_OUTPUT_PORT_TYPE
aout[6] <= aout.DB_MAX_OUTPUT_PORT_TYPE
aout[7] <= aout.DB_MAX_OUTPUT_PORT_TYPE
aout[8] <= aout.DB_MAX_OUTPUT_PORT_TYPE
aout[9] <= aout.DB_MAX_OUTPUT_PORT_TYPE
aout[10] <= aout.DB_MAX_OUTPUT_PORT_TYPE
aout[11] <= aout.DB_MAX_OUTPUT_PORT_TYPE
aout[12] <= aout.DB_MAX_OUTPUT_PORT_TYPE
aout[13] <= aout.DB_MAX_OUTPUT_PORT_TYPE
aout[14] <= aout.DB_MAX_OUTPUT_PORT_TYPE
aout[15] <= aout.DB_MAX_OUTPUT_PORT_TYPE
aout_enable <= aout_enable.DB_MAX_OUTPUT_PORT_TYPE
read <= odd_cycle.DB_MAX_OUTPUT_PORT_TYPE
data_to_ram[0] <= sprite_dma_lastval[0].DB_MAX_OUTPUT_PORT_TYPE
data_to_ram[1] <= sprite_dma_lastval[1].DB_MAX_OUTPUT_PORT_TYPE
data_to_ram[2] <= sprite_dma_lastval[2].DB_MAX_OUTPUT_PORT_TYPE
data_to_ram[3] <= sprite_dma_lastval[3].DB_MAX_OUTPUT_PORT_TYPE
data_to_ram[4] <= sprite_dma_lastval[4].DB_MAX_OUTPUT_PORT_TYPE
data_to_ram[5] <= sprite_dma_lastval[5].DB_MAX_OUTPUT_PORT_TYPE
data_to_ram[6] <= sprite_dma_lastval[6].DB_MAX_OUTPUT_PORT_TYPE
data_to_ram[7] <= sprite_dma_lastval[7].DB_MAX_OUTPUT_PORT_TYPE
dmc_ack <= dmc_ack.DB_MAX_OUTPUT_PORT_TYPE
pause_cpu <= pause_cpu.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|APU:apu
clk => clk.IN6
ce => ce.IN5
reset => reset.IN5
ADDR[0] => ADDR[0].IN5
ADDR[1] => ADDR[1].IN5
ADDR[2] => ADDR[2].IN1
ADDR[3] => LessThan0.IN5
ADDR[3] => Equal0.IN30
ADDR[3] => Equal1.IN31
ADDR[3] => Equal2.IN0
ADDR[3] => Equal3.IN0
ADDR[3] => Equal4.IN31
ADDR[3] => Equal5.IN3
ADDR[4] => LessThan0.IN4
ADDR[4] => Equal0.IN29
ADDR[4] => Equal1.IN30
ADDR[4] => Equal2.IN30
ADDR[4] => Equal3.IN31
ADDR[4] => Equal4.IN0
ADDR[4] => Equal5.IN0
DIN[0] => DIN[0].IN5
DIN[1] => DIN[1].IN5
DIN[2] => DIN[2].IN5
DIN[3] => DIN[3].IN6
DIN[4] => DIN[4].IN6
DIN[5] => DIN[5].IN6
DIN[6] => DIN[6].IN6
DIN[7] => DIN[7].IN6
DOUT[0] <= SquareChan:Sq1.port12
DOUT[1] <= SquareChan:Sq2.port12
DOUT[2] <= TriangleChan:Tri.port11
DOUT[3] <= NoiseChan:Noi.port11
DOUT[4] <= DmcChan:Dmc.port13
DOUT[5] <= <GND>
DOUT[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= DmcChan:Dmc.port12
MW => comb.IN1
MW => comb.IN1
MW => comb.IN1
MW => comb.IN1
MW => comb.IN1
MW => ApuMW5.IN1
MR => FrameInterrupt.IN1
audio_channels[0] => comb.OUTPUTSELECT
audio_channels[0] => comb.OUTPUTSELECT
audio_channels[0] => comb.OUTPUTSELECT
audio_channels[0] => comb.OUTPUTSELECT
audio_channels[1] => comb.OUTPUTSELECT
audio_channels[1] => comb.OUTPUTSELECT
audio_channels[1] => comb.OUTPUTSELECT
audio_channels[1] => comb.OUTPUTSELECT
audio_channels[2] => comb.OUTPUTSELECT
audio_channels[2] => comb.OUTPUTSELECT
audio_channels[2] => comb.OUTPUTSELECT
audio_channels[2] => comb.OUTPUTSELECT
audio_channels[2] => comb.OUTPUTSELECT
audio_channels[2] => comb.OUTPUTSELECT
audio_channels[3] => comb.OUTPUTSELECT
audio_channels[3] => comb.OUTPUTSELECT
audio_channels[3] => comb.OUTPUTSELECT
audio_channels[3] => comb.OUTPUTSELECT
audio_channels[4] => comb.OUTPUTSELECT
audio_channels[4] => comb.OUTPUTSELECT
audio_channels[4] => comb.OUTPUTSELECT
audio_channels[4] => comb.OUTPUTSELECT
audio_channels[4] => comb.OUTPUTSELECT
audio_channels[4] => comb.OUTPUTSELECT
audio_channels[4] => comb.OUTPUTSELECT
Sample[0] <= ApuLookupTable:lookup.port3
Sample[1] <= ApuLookupTable:lookup.port3
Sample[2] <= ApuLookupTable:lookup.port3
Sample[3] <= ApuLookupTable:lookup.port3
Sample[4] <= ApuLookupTable:lookup.port3
Sample[5] <= ApuLookupTable:lookup.port3
Sample[6] <= ApuLookupTable:lookup.port3
Sample[7] <= ApuLookupTable:lookup.port3
Sample[8] <= ApuLookupTable:lookup.port3
Sample[9] <= ApuLookupTable:lookup.port3
Sample[10] <= ApuLookupTable:lookup.port3
Sample[11] <= ApuLookupTable:lookup.port3
Sample[12] <= ApuLookupTable:lookup.port3
Sample[13] <= ApuLookupTable:lookup.port3
Sample[14] <= ApuLookupTable:lookup.port3
Sample[15] <= ApuLookupTable:lookup.port3
DmaReq <= DmcChan:Dmc.port8
DmaAck => DmaAck.IN1
DmaAddr[0] <= DmcChan:Dmc.port10
DmaAddr[1] <= DmcChan:Dmc.port10
DmaAddr[2] <= DmcChan:Dmc.port10
DmaAddr[3] <= DmcChan:Dmc.port10
DmaAddr[4] <= DmcChan:Dmc.port10
DmaAddr[5] <= DmcChan:Dmc.port10
DmaAddr[6] <= DmcChan:Dmc.port10
DmaAddr[7] <= DmcChan:Dmc.port10
DmaAddr[8] <= DmcChan:Dmc.port10
DmaAddr[9] <= DmcChan:Dmc.port10
DmaAddr[10] <= DmcChan:Dmc.port10
DmaAddr[11] <= DmcChan:Dmc.port10
DmaAddr[12] <= DmcChan:Dmc.port10
DmaAddr[13] <= DmcChan:Dmc.port10
DmaAddr[14] <= DmcChan:Dmc.port10
DmaAddr[15] <= DmcChan:Dmc.port10
DmaData[0] => DmaData[0].IN1
DmaData[1] => DmaData[1].IN1
DmaData[2] => DmaData[2].IN1
DmaData[3] => DmaData[3].IN1
DmaData[4] => DmaData[4].IN1
DmaData[5] => DmaData[5].IN1
DmaData[6] => DmaData[6].IN1
DmaData[7] => DmaData[7].IN1
odd_or_even <= odd_or_even.DB_MAX_OUTPUT_PORT_TYPE
IRQ <= IRQ.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|APU:apu|LenCtr_Lookup:len
X[0] => Decoder0.IN4
X[1] => Decoder0.IN3
X[2] => Decoder0.IN2
X[3] => Decoder0.IN1
X[4] => Decoder0.IN0
Yout[0] <= <GND>
Yout[1] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
Yout[2] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
Yout[3] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
Yout[4] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
Yout[5] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
Yout[6] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
Yout[7] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|APU:apu|SquareChan:Sq1
clk => SeqPos[0].CLK
clk => SeqPos[1].CLK
clk => SeqPos[2].CLK
clk => TimerCtr[0].CLK
clk => TimerCtr[1].CLK
clk => TimerCtr[2].CLK
clk => TimerCtr[3].CLK
clk => TimerCtr[4].CLK
clk => TimerCtr[5].CLK
clk => TimerCtr[6].CLK
clk => TimerCtr[7].CLK
clk => TimerCtr[8].CLK
clk => TimerCtr[9].CLK
clk => TimerCtr[10].CLK
clk => TimerCtr[11].CLK
clk => Period[0].CLK
clk => Period[1].CLK
clk => Period[2].CLK
clk => Period[3].CLK
clk => Period[4].CLK
clk => Period[5].CLK
clk => Period[6].CLK
clk => Period[7].CLK
clk => Period[8].CLK
clk => Period[9].CLK
clk => Period[10].CLK
clk => SweepShift[0].CLK
clk => SweepShift[1].CLK
clk => SweepShift[2].CLK
clk => SweepDivider[0].CLK
clk => SweepDivider[1].CLK
clk => SweepDivider[2].CLK
clk => SweepPeriod[0].CLK
clk => SweepPeriod[1].CLK
clk => SweepPeriod[2].CLK
clk => SweepReset.CLK
clk => SweepNegate.CLK
clk => SweepEnable.CLK
clk => EnvDivider[0].CLK
clk => EnvDivider[1].CLK
clk => EnvDivider[2].CLK
clk => EnvDivider[3].CLK
clk => Envelope[0].CLK
clk => Envelope[1].CLK
clk => Envelope[2].CLK
clk => Envelope[3].CLK
clk => Volume[0].CLK
clk => Volume[1].CLK
clk => Volume[2].CLK
clk => Volume[3].CLK
clk => EnvDisable.CLK
clk => EnvLoop.CLK
clk => EnvDoReset.CLK
clk => Duty[0].CLK
clk => Duty[1].CLK
clk => LenCtr[0].CLK
clk => LenCtr[1].CLK
clk => LenCtr[2].CLK
clk => LenCtr[3].CLK
clk => LenCtr[4].CLK
clk => LenCtr[5].CLK
clk => LenCtr[6].CLK
clk => LenCtr[7].CLK
ce => Period.OUTPUTSELECT
ce => Period.OUTPUTSELECT
ce => Period.OUTPUTSELECT
ce => Period.OUTPUTSELECT
ce => Period.OUTPUTSELECT
ce => Period.OUTPUTSELECT
ce => Period.OUTPUTSELECT
ce => Period.OUTPUTSELECT
ce => Period.OUTPUTSELECT
ce => Period.OUTPUTSELECT
ce => Period.OUTPUTSELECT
ce => LenCtr.OUTPUTSELECT
ce => LenCtr.OUTPUTSELECT
ce => LenCtr.OUTPUTSELECT
ce => LenCtr.OUTPUTSELECT
ce => LenCtr.OUTPUTSELECT
ce => LenCtr.OUTPUTSELECT
ce => LenCtr.OUTPUTSELECT
ce => LenCtr.OUTPUTSELECT
ce => EnvDoReset.OUTPUTSELECT
ce => SeqPos.OUTPUTSELECT
ce => SeqPos.OUTPUTSELECT
ce => SeqPos.OUTPUTSELECT
ce => SweepEnable.OUTPUTSELECT
ce => SweepPeriod.OUTPUTSELECT
ce => SweepPeriod.OUTPUTSELECT
ce => SweepPeriod.OUTPUTSELECT
ce => SweepNegate.OUTPUTSELECT
ce => SweepShift.OUTPUTSELECT
ce => SweepShift.OUTPUTSELECT
ce => SweepShift.OUTPUTSELECT
ce => SweepReset.OUTPUTSELECT
ce => Duty.OUTPUTSELECT
ce => Duty.OUTPUTSELECT
ce => EnvLoop.OUTPUTSELECT
ce => EnvDisable.OUTPUTSELECT
ce => Volume.OUTPUTSELECT
ce => Volume.OUTPUTSELECT
ce => Volume.OUTPUTSELECT
ce => Volume.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => SweepDivider.OUTPUTSELECT
ce => SweepDivider.OUTPUTSELECT
ce => SweepDivider.OUTPUTSELECT
ce => EnvDivider.OUTPUTSELECT
ce => EnvDivider.OUTPUTSELECT
ce => EnvDivider.OUTPUTSELECT
ce => EnvDivider.OUTPUTSELECT
ce => Envelope.OUTPUTSELECT
ce => Envelope.OUTPUTSELECT
ce => Envelope.OUTPUTSELECT
ce => Envelope.OUTPUTSELECT
reset => LenCtr.OUTPUTSELECT
reset => LenCtr.OUTPUTSELECT
reset => LenCtr.OUTPUTSELECT
reset => LenCtr.OUTPUTSELECT
reset => LenCtr.OUTPUTSELECT
reset => LenCtr.OUTPUTSELECT
reset => LenCtr.OUTPUTSELECT
reset => LenCtr.OUTPUTSELECT
reset => Duty.OUTPUTSELECT
reset => Duty.OUTPUTSELECT
reset => EnvDoReset.OUTPUTSELECT
reset => EnvLoop.OUTPUTSELECT
reset => EnvDisable.OUTPUTSELECT
reset => Volume.OUTPUTSELECT
reset => Volume.OUTPUTSELECT
reset => Volume.OUTPUTSELECT
reset => Volume.OUTPUTSELECT
reset => Envelope.OUTPUTSELECT
reset => Envelope.OUTPUTSELECT
reset => Envelope.OUTPUTSELECT
reset => Envelope.OUTPUTSELECT
reset => EnvDivider.OUTPUTSELECT
reset => EnvDivider.OUTPUTSELECT
reset => EnvDivider.OUTPUTSELECT
reset => EnvDivider.OUTPUTSELECT
reset => SweepEnable.OUTPUTSELECT
reset => SweepNegate.OUTPUTSELECT
reset => SweepReset.OUTPUTSELECT
reset => SweepPeriod.OUTPUTSELECT
reset => SweepPeriod.OUTPUTSELECT
reset => SweepPeriod.OUTPUTSELECT
reset => SweepDivider.OUTPUTSELECT
reset => SweepDivider.OUTPUTSELECT
reset => SweepDivider.OUTPUTSELECT
reset => SweepShift.OUTPUTSELECT
reset => SweepShift.OUTPUTSELECT
reset => SweepShift.OUTPUTSELECT
reset => Period.OUTPUTSELECT
reset => Period.OUTPUTSELECT
reset => Period.OUTPUTSELECT
reset => Period.OUTPUTSELECT
reset => Period.OUTPUTSELECT
reset => Period.OUTPUTSELECT
reset => Period.OUTPUTSELECT
reset => Period.OUTPUTSELECT
reset => Period.OUTPUTSELECT
reset => Period.OUTPUTSELECT
reset => Period.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => SeqPos.OUTPUTSELECT
reset => SeqPos.OUTPUTSELECT
reset => SeqPos.OUTPUTSELECT
sq2 => Add0.IN22
Addr[0] => Decoder0.IN1
Addr[1] => Decoder0.IN0
DIN[0] => Period.DATAB
DIN[0] => Period.DATAB
DIN[0] => SweepShift.DATAB
DIN[0] => Volume.DATAB
DIN[1] => Period.DATAB
DIN[1] => Period.DATAB
DIN[1] => SweepShift.DATAB
DIN[1] => Volume.DATAB
DIN[2] => Period.DATAB
DIN[2] => Period.DATAB
DIN[2] => SweepShift.DATAB
DIN[2] => Volume.DATAB
DIN[3] => Period.DATAB
DIN[3] => SweepNegate.DATAB
DIN[3] => Volume.DATAB
DIN[4] => Period.DATAB
DIN[4] => SweepPeriod.DATAB
DIN[4] => EnvDisable.DATAB
DIN[5] => Period.DATAB
DIN[5] => SweepPeriod.DATAB
DIN[5] => EnvLoop.DATAB
DIN[6] => Period.DATAB
DIN[6] => SweepPeriod.DATAB
DIN[6] => Duty.DATAB
DIN[7] => Period.DATAB
DIN[7] => SweepEnable.DATAB
DIN[7] => Duty.DATAB
MW => Period.OUTPUTSELECT
MW => Period.OUTPUTSELECT
MW => Period.OUTPUTSELECT
MW => Period.OUTPUTSELECT
MW => Period.OUTPUTSELECT
MW => Period.OUTPUTSELECT
MW => Period.OUTPUTSELECT
MW => Period.OUTPUTSELECT
MW => Period.OUTPUTSELECT
MW => Period.OUTPUTSELECT
MW => Period.OUTPUTSELECT
MW => LenCtr.OUTPUTSELECT
MW => LenCtr.OUTPUTSELECT
MW => LenCtr.OUTPUTSELECT
MW => LenCtr.OUTPUTSELECT
MW => LenCtr.OUTPUTSELECT
MW => LenCtr.OUTPUTSELECT
MW => LenCtr.OUTPUTSELECT
MW => LenCtr.OUTPUTSELECT
MW => EnvDoReset.OUTPUTSELECT
MW => SeqPos.OUTPUTSELECT
MW => SeqPos.OUTPUTSELECT
MW => SeqPos.OUTPUTSELECT
MW => SweepEnable.OUTPUTSELECT
MW => SweepPeriod.OUTPUTSELECT
MW => SweepPeriod.OUTPUTSELECT
MW => SweepPeriod.OUTPUTSELECT
MW => SweepNegate.OUTPUTSELECT
MW => SweepShift.OUTPUTSELECT
MW => SweepShift.OUTPUTSELECT
MW => SweepShift.OUTPUTSELECT
MW => SweepReset.OUTPUTSELECT
MW => Duty.OUTPUTSELECT
MW => Duty.OUTPUTSELECT
MW => EnvLoop.OUTPUTSELECT
MW => EnvDisable.OUTPUTSELECT
MW => Volume.OUTPUTSELECT
MW => Volume.OUTPUTSELECT
MW => Volume.OUTPUTSELECT
MW => Volume.OUTPUTSELECT
LenCtr_Clock => always0.IN1
LenCtr_Clock => SweepDivider.OUTPUTSELECT
LenCtr_Clock => SweepDivider.OUTPUTSELECT
LenCtr_Clock => SweepDivider.OUTPUTSELECT
LenCtr_Clock => Period.OUTPUTSELECT
LenCtr_Clock => Period.OUTPUTSELECT
LenCtr_Clock => Period.OUTPUTSELECT
LenCtr_Clock => Period.OUTPUTSELECT
LenCtr_Clock => Period.OUTPUTSELECT
LenCtr_Clock => Period.OUTPUTSELECT
LenCtr_Clock => Period.OUTPUTSELECT
LenCtr_Clock => Period.OUTPUTSELECT
LenCtr_Clock => Period.OUTPUTSELECT
LenCtr_Clock => Period.OUTPUTSELECT
LenCtr_Clock => Period.OUTPUTSELECT
LenCtr_Clock => SweepReset.OUTPUTSELECT
Env_Clock => EnvDivider.OUTPUTSELECT
Env_Clock => EnvDivider.OUTPUTSELECT
Env_Clock => EnvDivider.OUTPUTSELECT
Env_Clock => EnvDivider.OUTPUTSELECT
Env_Clock => Envelope.OUTPUTSELECT
Env_Clock => Envelope.OUTPUTSELECT
Env_Clock => Envelope.OUTPUTSELECT
Env_Clock => Envelope.OUTPUTSELECT
Env_Clock => EnvDoReset.OUTPUTSELECT
Enabled => LenCtr.OUTPUTSELECT
Enabled => LenCtr.OUTPUTSELECT
Enabled => LenCtr.OUTPUTSELECT
Enabled => LenCtr.OUTPUTSELECT
Enabled => LenCtr.OUTPUTSELECT
Enabled => LenCtr.OUTPUTSELECT
Enabled => LenCtr.OUTPUTSELECT
Enabled => LenCtr.OUTPUTSELECT
LenCtr_In[0] => LenCtr.DATAB
LenCtr_In[1] => LenCtr.DATAB
LenCtr_In[2] => LenCtr.DATAB
LenCtr_In[3] => LenCtr.DATAB
LenCtr_In[4] => LenCtr.DATAB
LenCtr_In[5] => LenCtr.DATAB
LenCtr_In[6] => LenCtr.DATAB
LenCtr_In[7] => LenCtr.DATAB
Sample[0] <= Sample.DB_MAX_OUTPUT_PORT_TYPE
Sample[1] <= Sample.DB_MAX_OUTPUT_PORT_TYPE
Sample[2] <= Sample.DB_MAX_OUTPUT_PORT_TYPE
Sample[3] <= Sample.DB_MAX_OUTPUT_PORT_TYPE
IsNonZero <= Equal6.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|APU:apu|SquareChan:Sq2
clk => SeqPos[0].CLK
clk => SeqPos[1].CLK
clk => SeqPos[2].CLK
clk => TimerCtr[0].CLK
clk => TimerCtr[1].CLK
clk => TimerCtr[2].CLK
clk => TimerCtr[3].CLK
clk => TimerCtr[4].CLK
clk => TimerCtr[5].CLK
clk => TimerCtr[6].CLK
clk => TimerCtr[7].CLK
clk => TimerCtr[8].CLK
clk => TimerCtr[9].CLK
clk => TimerCtr[10].CLK
clk => TimerCtr[11].CLK
clk => Period[0].CLK
clk => Period[1].CLK
clk => Period[2].CLK
clk => Period[3].CLK
clk => Period[4].CLK
clk => Period[5].CLK
clk => Period[6].CLK
clk => Period[7].CLK
clk => Period[8].CLK
clk => Period[9].CLK
clk => Period[10].CLK
clk => SweepShift[0].CLK
clk => SweepShift[1].CLK
clk => SweepShift[2].CLK
clk => SweepDivider[0].CLK
clk => SweepDivider[1].CLK
clk => SweepDivider[2].CLK
clk => SweepPeriod[0].CLK
clk => SweepPeriod[1].CLK
clk => SweepPeriod[2].CLK
clk => SweepReset.CLK
clk => SweepNegate.CLK
clk => SweepEnable.CLK
clk => EnvDivider[0].CLK
clk => EnvDivider[1].CLK
clk => EnvDivider[2].CLK
clk => EnvDivider[3].CLK
clk => Envelope[0].CLK
clk => Envelope[1].CLK
clk => Envelope[2].CLK
clk => Envelope[3].CLK
clk => Volume[0].CLK
clk => Volume[1].CLK
clk => Volume[2].CLK
clk => Volume[3].CLK
clk => EnvDisable.CLK
clk => EnvLoop.CLK
clk => EnvDoReset.CLK
clk => Duty[0].CLK
clk => Duty[1].CLK
clk => LenCtr[0].CLK
clk => LenCtr[1].CLK
clk => LenCtr[2].CLK
clk => LenCtr[3].CLK
clk => LenCtr[4].CLK
clk => LenCtr[5].CLK
clk => LenCtr[6].CLK
clk => LenCtr[7].CLK
ce => Period.OUTPUTSELECT
ce => Period.OUTPUTSELECT
ce => Period.OUTPUTSELECT
ce => Period.OUTPUTSELECT
ce => Period.OUTPUTSELECT
ce => Period.OUTPUTSELECT
ce => Period.OUTPUTSELECT
ce => Period.OUTPUTSELECT
ce => Period.OUTPUTSELECT
ce => Period.OUTPUTSELECT
ce => Period.OUTPUTSELECT
ce => LenCtr.OUTPUTSELECT
ce => LenCtr.OUTPUTSELECT
ce => LenCtr.OUTPUTSELECT
ce => LenCtr.OUTPUTSELECT
ce => LenCtr.OUTPUTSELECT
ce => LenCtr.OUTPUTSELECT
ce => LenCtr.OUTPUTSELECT
ce => LenCtr.OUTPUTSELECT
ce => EnvDoReset.OUTPUTSELECT
ce => SeqPos.OUTPUTSELECT
ce => SeqPos.OUTPUTSELECT
ce => SeqPos.OUTPUTSELECT
ce => SweepEnable.OUTPUTSELECT
ce => SweepPeriod.OUTPUTSELECT
ce => SweepPeriod.OUTPUTSELECT
ce => SweepPeriod.OUTPUTSELECT
ce => SweepNegate.OUTPUTSELECT
ce => SweepShift.OUTPUTSELECT
ce => SweepShift.OUTPUTSELECT
ce => SweepShift.OUTPUTSELECT
ce => SweepReset.OUTPUTSELECT
ce => Duty.OUTPUTSELECT
ce => Duty.OUTPUTSELECT
ce => EnvLoop.OUTPUTSELECT
ce => EnvDisable.OUTPUTSELECT
ce => Volume.OUTPUTSELECT
ce => Volume.OUTPUTSELECT
ce => Volume.OUTPUTSELECT
ce => Volume.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => SweepDivider.OUTPUTSELECT
ce => SweepDivider.OUTPUTSELECT
ce => SweepDivider.OUTPUTSELECT
ce => EnvDivider.OUTPUTSELECT
ce => EnvDivider.OUTPUTSELECT
ce => EnvDivider.OUTPUTSELECT
ce => EnvDivider.OUTPUTSELECT
ce => Envelope.OUTPUTSELECT
ce => Envelope.OUTPUTSELECT
ce => Envelope.OUTPUTSELECT
ce => Envelope.OUTPUTSELECT
reset => LenCtr.OUTPUTSELECT
reset => LenCtr.OUTPUTSELECT
reset => LenCtr.OUTPUTSELECT
reset => LenCtr.OUTPUTSELECT
reset => LenCtr.OUTPUTSELECT
reset => LenCtr.OUTPUTSELECT
reset => LenCtr.OUTPUTSELECT
reset => LenCtr.OUTPUTSELECT
reset => Duty.OUTPUTSELECT
reset => Duty.OUTPUTSELECT
reset => EnvDoReset.OUTPUTSELECT
reset => EnvLoop.OUTPUTSELECT
reset => EnvDisable.OUTPUTSELECT
reset => Volume.OUTPUTSELECT
reset => Volume.OUTPUTSELECT
reset => Volume.OUTPUTSELECT
reset => Volume.OUTPUTSELECT
reset => Envelope.OUTPUTSELECT
reset => Envelope.OUTPUTSELECT
reset => Envelope.OUTPUTSELECT
reset => Envelope.OUTPUTSELECT
reset => EnvDivider.OUTPUTSELECT
reset => EnvDivider.OUTPUTSELECT
reset => EnvDivider.OUTPUTSELECT
reset => EnvDivider.OUTPUTSELECT
reset => SweepEnable.OUTPUTSELECT
reset => SweepNegate.OUTPUTSELECT
reset => SweepReset.OUTPUTSELECT
reset => SweepPeriod.OUTPUTSELECT
reset => SweepPeriod.OUTPUTSELECT
reset => SweepPeriod.OUTPUTSELECT
reset => SweepDivider.OUTPUTSELECT
reset => SweepDivider.OUTPUTSELECT
reset => SweepDivider.OUTPUTSELECT
reset => SweepShift.OUTPUTSELECT
reset => SweepShift.OUTPUTSELECT
reset => SweepShift.OUTPUTSELECT
reset => Period.OUTPUTSELECT
reset => Period.OUTPUTSELECT
reset => Period.OUTPUTSELECT
reset => Period.OUTPUTSELECT
reset => Period.OUTPUTSELECT
reset => Period.OUTPUTSELECT
reset => Period.OUTPUTSELECT
reset => Period.OUTPUTSELECT
reset => Period.OUTPUTSELECT
reset => Period.OUTPUTSELECT
reset => Period.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => SeqPos.OUTPUTSELECT
reset => SeqPos.OUTPUTSELECT
reset => SeqPos.OUTPUTSELECT
sq2 => Add0.IN22
Addr[0] => Decoder0.IN1
Addr[1] => Decoder0.IN0
DIN[0] => Period.DATAB
DIN[0] => Period.DATAB
DIN[0] => SweepShift.DATAB
DIN[0] => Volume.DATAB
DIN[1] => Period.DATAB
DIN[1] => Period.DATAB
DIN[1] => SweepShift.DATAB
DIN[1] => Volume.DATAB
DIN[2] => Period.DATAB
DIN[2] => Period.DATAB
DIN[2] => SweepShift.DATAB
DIN[2] => Volume.DATAB
DIN[3] => Period.DATAB
DIN[3] => SweepNegate.DATAB
DIN[3] => Volume.DATAB
DIN[4] => Period.DATAB
DIN[4] => SweepPeriod.DATAB
DIN[4] => EnvDisable.DATAB
DIN[5] => Period.DATAB
DIN[5] => SweepPeriod.DATAB
DIN[5] => EnvLoop.DATAB
DIN[6] => Period.DATAB
DIN[6] => SweepPeriod.DATAB
DIN[6] => Duty.DATAB
DIN[7] => Period.DATAB
DIN[7] => SweepEnable.DATAB
DIN[7] => Duty.DATAB
MW => Period.OUTPUTSELECT
MW => Period.OUTPUTSELECT
MW => Period.OUTPUTSELECT
MW => Period.OUTPUTSELECT
MW => Period.OUTPUTSELECT
MW => Period.OUTPUTSELECT
MW => Period.OUTPUTSELECT
MW => Period.OUTPUTSELECT
MW => Period.OUTPUTSELECT
MW => Period.OUTPUTSELECT
MW => Period.OUTPUTSELECT
MW => LenCtr.OUTPUTSELECT
MW => LenCtr.OUTPUTSELECT
MW => LenCtr.OUTPUTSELECT
MW => LenCtr.OUTPUTSELECT
MW => LenCtr.OUTPUTSELECT
MW => LenCtr.OUTPUTSELECT
MW => LenCtr.OUTPUTSELECT
MW => LenCtr.OUTPUTSELECT
MW => EnvDoReset.OUTPUTSELECT
MW => SeqPos.OUTPUTSELECT
MW => SeqPos.OUTPUTSELECT
MW => SeqPos.OUTPUTSELECT
MW => SweepEnable.OUTPUTSELECT
MW => SweepPeriod.OUTPUTSELECT
MW => SweepPeriod.OUTPUTSELECT
MW => SweepPeriod.OUTPUTSELECT
MW => SweepNegate.OUTPUTSELECT
MW => SweepShift.OUTPUTSELECT
MW => SweepShift.OUTPUTSELECT
MW => SweepShift.OUTPUTSELECT
MW => SweepReset.OUTPUTSELECT
MW => Duty.OUTPUTSELECT
MW => Duty.OUTPUTSELECT
MW => EnvLoop.OUTPUTSELECT
MW => EnvDisable.OUTPUTSELECT
MW => Volume.OUTPUTSELECT
MW => Volume.OUTPUTSELECT
MW => Volume.OUTPUTSELECT
MW => Volume.OUTPUTSELECT
LenCtr_Clock => always0.IN1
LenCtr_Clock => SweepDivider.OUTPUTSELECT
LenCtr_Clock => SweepDivider.OUTPUTSELECT
LenCtr_Clock => SweepDivider.OUTPUTSELECT
LenCtr_Clock => Period.OUTPUTSELECT
LenCtr_Clock => Period.OUTPUTSELECT
LenCtr_Clock => Period.OUTPUTSELECT
LenCtr_Clock => Period.OUTPUTSELECT
LenCtr_Clock => Period.OUTPUTSELECT
LenCtr_Clock => Period.OUTPUTSELECT
LenCtr_Clock => Period.OUTPUTSELECT
LenCtr_Clock => Period.OUTPUTSELECT
LenCtr_Clock => Period.OUTPUTSELECT
LenCtr_Clock => Period.OUTPUTSELECT
LenCtr_Clock => Period.OUTPUTSELECT
LenCtr_Clock => SweepReset.OUTPUTSELECT
Env_Clock => EnvDivider.OUTPUTSELECT
Env_Clock => EnvDivider.OUTPUTSELECT
Env_Clock => EnvDivider.OUTPUTSELECT
Env_Clock => EnvDivider.OUTPUTSELECT
Env_Clock => Envelope.OUTPUTSELECT
Env_Clock => Envelope.OUTPUTSELECT
Env_Clock => Envelope.OUTPUTSELECT
Env_Clock => Envelope.OUTPUTSELECT
Env_Clock => EnvDoReset.OUTPUTSELECT
Enabled => LenCtr.OUTPUTSELECT
Enabled => LenCtr.OUTPUTSELECT
Enabled => LenCtr.OUTPUTSELECT
Enabled => LenCtr.OUTPUTSELECT
Enabled => LenCtr.OUTPUTSELECT
Enabled => LenCtr.OUTPUTSELECT
Enabled => LenCtr.OUTPUTSELECT
Enabled => LenCtr.OUTPUTSELECT
LenCtr_In[0] => LenCtr.DATAB
LenCtr_In[1] => LenCtr.DATAB
LenCtr_In[2] => LenCtr.DATAB
LenCtr_In[3] => LenCtr.DATAB
LenCtr_In[4] => LenCtr.DATAB
LenCtr_In[5] => LenCtr.DATAB
LenCtr_In[6] => LenCtr.DATAB
LenCtr_In[7] => LenCtr.DATAB
Sample[0] <= Sample.DB_MAX_OUTPUT_PORT_TYPE
Sample[1] <= Sample.DB_MAX_OUTPUT_PORT_TYPE
Sample[2] <= Sample.DB_MAX_OUTPUT_PORT_TYPE
Sample[3] <= Sample.DB_MAX_OUTPUT_PORT_TYPE
IsNonZero <= Equal6.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|APU:apu|TriangleChan:Tri
clk => LenCtr[0].CLK
clk => LenCtr[1].CLK
clk => LenCtr[2].CLK
clk => LenCtr[3].CLK
clk => LenCtr[4].CLK
clk => LenCtr[5].CLK
clk => LenCtr[6].CLK
clk => LenCtr[7].CLK
clk => LinHalt.CLK
clk => LinCtrl.CLK
clk => LinCtr[0].CLK
clk => LinCtr[1].CLK
clk => LinCtr[2].CLK
clk => LinCtr[3].CLK
clk => LinCtr[4].CLK
clk => LinCtr[5].CLK
clk => LinCtr[6].CLK
clk => LinCtrPeriod[0].CLK
clk => LinCtrPeriod[1].CLK
clk => LinCtrPeriod[2].CLK
clk => LinCtrPeriod[3].CLK
clk => LinCtrPeriod[4].CLK
clk => LinCtrPeriod[5].CLK
clk => LinCtrPeriod[6].CLK
clk => SeqPos[0].CLK
clk => SeqPos[1].CLK
clk => SeqPos[2].CLK
clk => SeqPos[3].CLK
clk => SeqPos[4].CLK
clk => TimerCtr[0].CLK
clk => TimerCtr[1].CLK
clk => TimerCtr[2].CLK
clk => TimerCtr[3].CLK
clk => TimerCtr[4].CLK
clk => TimerCtr[5].CLK
clk => TimerCtr[6].CLK
clk => TimerCtr[7].CLK
clk => TimerCtr[8].CLK
clk => TimerCtr[9].CLK
clk => TimerCtr[10].CLK
clk => Period[0].CLK
clk => Period[1].CLK
clk => Period[2].CLK
clk => Period[3].CLK
clk => Period[4].CLK
clk => Period[5].CLK
clk => Period[6].CLK
clk => Period[7].CLK
clk => Period[8].CLK
clk => Period[9].CLK
clk => Period[10].CLK
ce => Period.OUTPUTSELECT
ce => Period.OUTPUTSELECT
ce => Period.OUTPUTSELECT
ce => Period.OUTPUTSELECT
ce => Period.OUTPUTSELECT
ce => Period.OUTPUTSELECT
ce => Period.OUTPUTSELECT
ce => Period.OUTPUTSELECT
ce => Period.OUTPUTSELECT
ce => Period.OUTPUTSELECT
ce => Period.OUTPUTSELECT
ce => LenCtr.OUTPUTSELECT
ce => LenCtr.OUTPUTSELECT
ce => LenCtr.OUTPUTSELECT
ce => LenCtr.OUTPUTSELECT
ce => LenCtr.OUTPUTSELECT
ce => LenCtr.OUTPUTSELECT
ce => LenCtr.OUTPUTSELECT
ce => LenCtr.OUTPUTSELECT
ce => LinHalt.OUTPUTSELECT
ce => LinCtrl.OUTPUTSELECT
ce => LinCtrPeriod.OUTPUTSELECT
ce => LinCtrPeriod.OUTPUTSELECT
ce => LinCtrPeriod.OUTPUTSELECT
ce => LinCtrPeriod.OUTPUTSELECT
ce => LinCtrPeriod.OUTPUTSELECT
ce => LinCtrPeriod.OUTPUTSELECT
ce => LinCtrPeriod.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => LinCtr.OUTPUTSELECT
ce => LinCtr.OUTPUTSELECT
ce => LinCtr.OUTPUTSELECT
ce => LinCtr.OUTPUTSELECT
ce => LinCtr.OUTPUTSELECT
ce => LinCtr.OUTPUTSELECT
ce => LinCtr.OUTPUTSELECT
ce => SeqPos.OUTPUTSELECT
ce => SeqPos.OUTPUTSELECT
ce => SeqPos.OUTPUTSELECT
ce => SeqPos.OUTPUTSELECT
ce => SeqPos.OUTPUTSELECT
reset => Period.OUTPUTSELECT
reset => Period.OUTPUTSELECT
reset => Period.OUTPUTSELECT
reset => Period.OUTPUTSELECT
reset => Period.OUTPUTSELECT
reset => Period.OUTPUTSELECT
reset => Period.OUTPUTSELECT
reset => Period.OUTPUTSELECT
reset => Period.OUTPUTSELECT
reset => Period.OUTPUTSELECT
reset => Period.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => SeqPos.OUTPUTSELECT
reset => SeqPos.OUTPUTSELECT
reset => SeqPos.OUTPUTSELECT
reset => SeqPos.OUTPUTSELECT
reset => SeqPos.OUTPUTSELECT
reset => LinCtrPeriod.OUTPUTSELECT
reset => LinCtrPeriod.OUTPUTSELECT
reset => LinCtrPeriod.OUTPUTSELECT
reset => LinCtrPeriod.OUTPUTSELECT
reset => LinCtrPeriod.OUTPUTSELECT
reset => LinCtrPeriod.OUTPUTSELECT
reset => LinCtrPeriod.OUTPUTSELECT
reset => LinCtr.OUTPUTSELECT
reset => LinCtr.OUTPUTSELECT
reset => LinCtr.OUTPUTSELECT
reset => LinCtr.OUTPUTSELECT
reset => LinCtr.OUTPUTSELECT
reset => LinCtr.OUTPUTSELECT
reset => LinCtr.OUTPUTSELECT
reset => LinCtrl.OUTPUTSELECT
reset => LinHalt.OUTPUTSELECT
reset => LenCtr.OUTPUTSELECT
reset => LenCtr.OUTPUTSELECT
reset => LenCtr.OUTPUTSELECT
reset => LenCtr.OUTPUTSELECT
reset => LenCtr.OUTPUTSELECT
reset => LenCtr.OUTPUTSELECT
reset => LenCtr.OUTPUTSELECT
reset => LenCtr.OUTPUTSELECT
Addr[0] => Decoder0.IN1
Addr[1] => Decoder0.IN0
DIN[0] => Period.DATAB
DIN[0] => Period.DATAB
DIN[0] => LinCtrPeriod.DATAB
DIN[1] => Period.DATAB
DIN[1] => Period.DATAB
DIN[1] => LinCtrPeriod.DATAB
DIN[2] => Period.DATAB
DIN[2] => Period.DATAB
DIN[2] => LinCtrPeriod.DATAB
DIN[3] => Period.DATAB
DIN[3] => LinCtrPeriod.DATAB
DIN[4] => Period.DATAB
DIN[4] => LinCtrPeriod.DATAB
DIN[5] => Period.DATAB
DIN[5] => LinCtrPeriod.DATAB
DIN[6] => Period.DATAB
DIN[6] => LinCtrPeriod.DATAB
DIN[7] => Period.DATAB
DIN[7] => LinCtrl.DATAB
MW => Period.OUTPUTSELECT
MW => Period.OUTPUTSELECT
MW => Period.OUTPUTSELECT
MW => Period.OUTPUTSELECT
MW => Period.OUTPUTSELECT
MW => Period.OUTPUTSELECT
MW => Period.OUTPUTSELECT
MW => Period.OUTPUTSELECT
MW => Period.OUTPUTSELECT
MW => Period.OUTPUTSELECT
MW => Period.OUTPUTSELECT
MW => LenCtr.OUTPUTSELECT
MW => LenCtr.OUTPUTSELECT
MW => LenCtr.OUTPUTSELECT
MW => LenCtr.OUTPUTSELECT
MW => LenCtr.OUTPUTSELECT
MW => LenCtr.OUTPUTSELECT
MW => LenCtr.OUTPUTSELECT
MW => LenCtr.OUTPUTSELECT
MW => LinHalt.OUTPUTSELECT
MW => LinCtrl.OUTPUTSELECT
MW => LinCtrPeriod.OUTPUTSELECT
MW => LinCtrPeriod.OUTPUTSELECT
MW => LinCtrPeriod.OUTPUTSELECT
MW => LinCtrPeriod.OUTPUTSELECT
MW => LinCtrPeriod.OUTPUTSELECT
MW => LinCtrPeriod.OUTPUTSELECT
MW => LinCtrPeriod.OUTPUTSELECT
LenCtr_Clock => always0.IN1
LinCtr_Clock => LinCtr.OUTPUTSELECT
LinCtr_Clock => LinCtr.OUTPUTSELECT
LinCtr_Clock => LinCtr.OUTPUTSELECT
LinCtr_Clock => LinCtr.OUTPUTSELECT
LinCtr_Clock => LinCtr.OUTPUTSELECT
LinCtr_Clock => LinCtr.OUTPUTSELECT
LinCtr_Clock => LinCtr.OUTPUTSELECT
LinCtr_Clock => LinHalt.OUTPUTSELECT
Enabled => LenCtr.OUTPUTSELECT
Enabled => LenCtr.OUTPUTSELECT
Enabled => LenCtr.OUTPUTSELECT
Enabled => LenCtr.OUTPUTSELECT
Enabled => LenCtr.OUTPUTSELECT
Enabled => LenCtr.OUTPUTSELECT
Enabled => LenCtr.OUTPUTSELECT
Enabled => LenCtr.OUTPUTSELECT
LenCtr_In[0] => LenCtr.DATAB
LenCtr_In[1] => LenCtr.DATAB
LenCtr_In[2] => LenCtr.DATAB
LenCtr_In[3] => LenCtr.DATAB
LenCtr_In[4] => LenCtr.DATAB
LenCtr_In[5] => LenCtr.DATAB
LenCtr_In[6] => LenCtr.DATAB
LenCtr_In[7] => LenCtr.DATAB
Sample[0] <= Sample.DB_MAX_OUTPUT_PORT_TYPE
Sample[1] <= Sample.DB_MAX_OUTPUT_PORT_TYPE
Sample[2] <= Sample.DB_MAX_OUTPUT_PORT_TYPE
Sample[3] <= Sample.DB_MAX_OUTPUT_PORT_TYPE
IsNonZero <= Equal1.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|APU:apu|NoiseChan:Noi
clk => TimerCtr[0].CLK
clk => TimerCtr[1].CLK
clk => TimerCtr[2].CLK
clk => TimerCtr[3].CLK
clk => TimerCtr[4].CLK
clk => TimerCtr[5].CLK
clk => TimerCtr[6].CLK
clk => TimerCtr[7].CLK
clk => TimerCtr[8].CLK
clk => TimerCtr[9].CLK
clk => TimerCtr[10].CLK
clk => TimerCtr[11].CLK
clk => Period[0].CLK
clk => Period[1].CLK
clk => Period[2].CLK
clk => Period[3].CLK
clk => Shift[0].CLK
clk => Shift[1].CLK
clk => Shift[2].CLK
clk => Shift[3].CLK
clk => Shift[4].CLK
clk => Shift[5].CLK
clk => Shift[6].CLK
clk => Shift[7].CLK
clk => Shift[8].CLK
clk => Shift[9].CLK
clk => Shift[10].CLK
clk => Shift[11].CLK
clk => Shift[12].CLK
clk => Shift[13].CLK
clk => Shift[14].CLK
clk => ShortMode.CLK
clk => LenCtr[0].CLK
clk => LenCtr[1].CLK
clk => LenCtr[2].CLK
clk => LenCtr[3].CLK
clk => LenCtr[4].CLK
clk => LenCtr[5].CLK
clk => LenCtr[6].CLK
clk => LenCtr[7].CLK
clk => EnvDivider[0].CLK
clk => EnvDivider[1].CLK
clk => EnvDivider[2].CLK
clk => EnvDivider[3].CLK
clk => Envelope[0].CLK
clk => Envelope[1].CLK
clk => Envelope[2].CLK
clk => Envelope[3].CLK
clk => Volume[0].CLK
clk => Volume[1].CLK
clk => Volume[2].CLK
clk => Volume[3].CLK
clk => EnvDoReset.CLK
clk => EnvDisable.CLK
clk => EnvLoop.CLK
ce => LenCtr.OUTPUTSELECT
ce => LenCtr.OUTPUTSELECT
ce => LenCtr.OUTPUTSELECT
ce => LenCtr.OUTPUTSELECT
ce => LenCtr.OUTPUTSELECT
ce => LenCtr.OUTPUTSELECT
ce => LenCtr.OUTPUTSELECT
ce => LenCtr.OUTPUTSELECT
ce => EnvDoReset.OUTPUTSELECT
ce => ShortMode.OUTPUTSELECT
ce => Period.OUTPUTSELECT
ce => Period.OUTPUTSELECT
ce => Period.OUTPUTSELECT
ce => Period.OUTPUTSELECT
ce => EnvLoop.OUTPUTSELECT
ce => EnvDisable.OUTPUTSELECT
ce => Volume.OUTPUTSELECT
ce => Volume.OUTPUTSELECT
ce => Volume.OUTPUTSELECT
ce => Volume.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => TimerCtr.OUTPUTSELECT
ce => Shift.OUTPUTSELECT
ce => Shift.OUTPUTSELECT
ce => Shift.OUTPUTSELECT
ce => Shift.OUTPUTSELECT
ce => Shift.OUTPUTSELECT
ce => Shift.OUTPUTSELECT
ce => Shift.OUTPUTSELECT
ce => Shift.OUTPUTSELECT
ce => Shift.OUTPUTSELECT
ce => Shift.OUTPUTSELECT
ce => Shift.OUTPUTSELECT
ce => Shift.OUTPUTSELECT
ce => Shift.OUTPUTSELECT
ce => Shift.OUTPUTSELECT
ce => Shift.OUTPUTSELECT
ce => EnvDivider.OUTPUTSELECT
ce => EnvDivider.OUTPUTSELECT
ce => EnvDivider.OUTPUTSELECT
ce => EnvDivider.OUTPUTSELECT
ce => Envelope.OUTPUTSELECT
ce => Envelope.OUTPUTSELECT
ce => Envelope.OUTPUTSELECT
ce => Envelope.OUTPUTSELECT
reset => EnvLoop.OUTPUTSELECT
reset => EnvDisable.OUTPUTSELECT
reset => EnvDoReset.OUTPUTSELECT
reset => Volume.OUTPUTSELECT
reset => Volume.OUTPUTSELECT
reset => Volume.OUTPUTSELECT
reset => Volume.OUTPUTSELECT
reset => Envelope.OUTPUTSELECT
reset => Envelope.OUTPUTSELECT
reset => Envelope.OUTPUTSELECT
reset => Envelope.OUTPUTSELECT
reset => EnvDivider.OUTPUTSELECT
reset => EnvDivider.OUTPUTSELECT
reset => EnvDivider.OUTPUTSELECT
reset => EnvDivider.OUTPUTSELECT
reset => LenCtr.OUTPUTSELECT
reset => LenCtr.OUTPUTSELECT
reset => LenCtr.OUTPUTSELECT
reset => LenCtr.OUTPUTSELECT
reset => LenCtr.OUTPUTSELECT
reset => LenCtr.OUTPUTSELECT
reset => LenCtr.OUTPUTSELECT
reset => LenCtr.OUTPUTSELECT
reset => ShortMode.OUTPUTSELECT
reset => Shift.OUTPUTSELECT
reset => Shift.OUTPUTSELECT
reset => Shift.OUTPUTSELECT
reset => Shift.OUTPUTSELECT
reset => Shift.OUTPUTSELECT
reset => Shift.OUTPUTSELECT
reset => Shift.OUTPUTSELECT
reset => Shift.OUTPUTSELECT
reset => Shift.OUTPUTSELECT
reset => Shift.OUTPUTSELECT
reset => Shift.OUTPUTSELECT
reset => Shift.OUTPUTSELECT
reset => Shift.OUTPUTSELECT
reset => Shift.OUTPUTSELECT
reset => Shift.OUTPUTSELECT
reset => Period.OUTPUTSELECT
reset => Period.OUTPUTSELECT
reset => Period.OUTPUTSELECT
reset => Period.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
reset => TimerCtr.OUTPUTSELECT
Addr[0] => Decoder3.IN1
Addr[1] => Decoder3.IN0
DIN[0] => Period.DATAB
DIN[0] => Volume.DATAB
DIN[1] => Period.DATAB
DIN[1] => Volume.DATAB
DIN[2] => Period.DATAB
DIN[2] => Volume.DATAB
DIN[3] => Period.DATAB
DIN[3] => Volume.DATAB
DIN[4] => EnvDisable.DATAB
DIN[5] => EnvLoop.DATAB
DIN[6] => ~NO_FANOUT~
DIN[7] => ShortMode.DATAB
MW => LenCtr.OUTPUTSELECT
MW => LenCtr.OUTPUTSELECT
MW => LenCtr.OUTPUTSELECT
MW => LenCtr.OUTPUTSELECT
MW => LenCtr.OUTPUTSELECT
MW => LenCtr.OUTPUTSELECT
MW => LenCtr.OUTPUTSELECT
MW => LenCtr.OUTPUTSELECT
MW => EnvDoReset.OUTPUTSELECT
MW => ShortMode.OUTPUTSELECT
MW => Period.OUTPUTSELECT
MW => Period.OUTPUTSELECT
MW => Period.OUTPUTSELECT
MW => Period.OUTPUTSELECT
MW => EnvLoop.OUTPUTSELECT
MW => EnvDisable.OUTPUTSELECT
MW => Volume.OUTPUTSELECT
MW => Volume.OUTPUTSELECT
MW => Volume.OUTPUTSELECT
MW => Volume.OUTPUTSELECT
LenCtr_Clock => always1.IN1
Env_Clock => EnvDivider.OUTPUTSELECT
Env_Clock => EnvDivider.OUTPUTSELECT
Env_Clock => EnvDivider.OUTPUTSELECT
Env_Clock => EnvDivider.OUTPUTSELECT
Env_Clock => Envelope.OUTPUTSELECT
Env_Clock => Envelope.OUTPUTSELECT
Env_Clock => Envelope.OUTPUTSELECT
Env_Clock => Envelope.OUTPUTSELECT
Env_Clock => EnvDoReset.OUTPUTSELECT
Enabled => LenCtr.OUTPUTSELECT
Enabled => LenCtr.OUTPUTSELECT
Enabled => LenCtr.OUTPUTSELECT
Enabled => LenCtr.OUTPUTSELECT
Enabled => LenCtr.OUTPUTSELECT
Enabled => LenCtr.OUTPUTSELECT
Enabled => LenCtr.OUTPUTSELECT
Enabled => LenCtr.OUTPUTSELECT
LenCtr_In[0] => LenCtr.DATAB
LenCtr_In[1] => LenCtr.DATAB
LenCtr_In[2] => LenCtr.DATAB
LenCtr_In[3] => LenCtr.DATAB
LenCtr_In[4] => LenCtr.DATAB
LenCtr_In[5] => LenCtr.DATAB
LenCtr_In[6] => LenCtr.DATAB
LenCtr_In[7] => LenCtr.DATAB
Sample[0] <= Sample.DB_MAX_OUTPUT_PORT_TYPE
Sample[1] <= Sample.DB_MAX_OUTPUT_PORT_TYPE
Sample[2] <= Sample.DB_MAX_OUTPUT_PORT_TYPE
Sample[3] <= Sample.DB_MAX_OUTPUT_PORT_TYPE
IsNonZero <= Equal3.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|APU:apu|DmcChan:Dmc
clk => ActivationDelay[0].CLK
clk => ActivationDelay[1].CLK
clk => DmcEnabled.CLK
clk => HasShiftReg.CLK
clk => HasSampleBuffer.CLK
clk => SampleBuffer[0].CLK
clk => SampleBuffer[1].CLK
clk => SampleBuffer[2].CLK
clk => SampleBuffer[3].CLK
clk => SampleBuffer[4].CLK
clk => SampleBuffer[5].CLK
clk => SampleBuffer[6].CLK
clk => SampleBuffer[7].CLK
clk => BitsUsed[0].CLK
clk => BitsUsed[1].CLK
clk => BitsUsed[2].CLK
clk => BytesLeft[0].CLK
clk => BytesLeft[1].CLK
clk => BytesLeft[2].CLK
clk => BytesLeft[3].CLK
clk => BytesLeft[4].CLK
clk => BytesLeft[5].CLK
clk => BytesLeft[6].CLK
clk => BytesLeft[7].CLK
clk => BytesLeft[8].CLK
clk => BytesLeft[9].CLK
clk => BytesLeft[10].CLK
clk => BytesLeft[11].CLK
clk => Address[0].CLK
clk => Address[1].CLK
clk => Address[2].CLK
clk => Address[3].CLK
clk => Address[4].CLK
clk => Address[5].CLK
clk => Address[6].CLK
clk => Address[7].CLK
clk => Address[8].CLK
clk => Address[9].CLK
clk => Address[10].CLK
clk => Address[11].CLK
clk => Address[12].CLK
clk => Address[13].CLK
clk => Address[14].CLK
clk => Cycles[0].CLK
clk => Cycles[1].CLK
clk => Cycles[2].CLK
clk => Cycles[3].CLK
clk => Cycles[4].CLK
clk => Cycles[5].CLK
clk => Cycles[6].CLK
clk => Cycles[7].CLK
clk => Cycles[8].CLK
clk => ShiftReg[0].CLK
clk => ShiftReg[1].CLK
clk => ShiftReg[2].CLK
clk => ShiftReg[3].CLK
clk => ShiftReg[4].CLK
clk => ShiftReg[5].CLK
clk => ShiftReg[6].CLK
clk => ShiftReg[7].CLK
clk => SampleLen[0].CLK
clk => SampleLen[1].CLK
clk => SampleLen[2].CLK
clk => SampleLen[3].CLK
clk => SampleLen[4].CLK
clk => SampleLen[5].CLK
clk => SampleLen[6].CLK
clk => SampleLen[7].CLK
clk => SampleAddress[0].CLK
clk => SampleAddress[1].CLK
clk => SampleAddress[2].CLK
clk => SampleAddress[3].CLK
clk => SampleAddress[4].CLK
clk => SampleAddress[5].CLK
clk => SampleAddress[6].CLK
clk => SampleAddress[7].CLK
clk => Dac[0].CLK
clk => Dac[1].CLK
clk => Dac[2].CLK
clk => Dac[3].CLK
clk => Dac[4].CLK
clk => Dac[5].CLK
clk => Dac[6].CLK
clk => Freq[0].CLK
clk => Freq[1].CLK
clk => Freq[2].CLK
clk => Freq[3].CLK
clk => Loop.CLK
clk => IrqActive.CLK
clk => IrqEnable.CLK
ce => ActivationDelay.OUTPUTSELECT
ce => ActivationDelay.OUTPUTSELECT
ce => IrqActive.OUTPUTSELECT
ce => DmcEnabled.OUTPUTSELECT
ce => Address.OUTPUTSELECT
ce => Address.OUTPUTSELECT
ce => Address.OUTPUTSELECT
ce => Address.OUTPUTSELECT
ce => Address.OUTPUTSELECT
ce => Address.OUTPUTSELECT
ce => Address.OUTPUTSELECT
ce => Address.OUTPUTSELECT
ce => Address.OUTPUTSELECT
ce => Address.OUTPUTSELECT
ce => Address.OUTPUTSELECT
ce => Address.OUTPUTSELECT
ce => Address.OUTPUTSELECT
ce => Address.OUTPUTSELECT
ce => Address.OUTPUTSELECT
ce => BytesLeft.OUTPUTSELECT
ce => BytesLeft.OUTPUTSELECT
ce => BytesLeft.OUTPUTSELECT
ce => BytesLeft.OUTPUTSELECT
ce => BytesLeft.OUTPUTSELECT
ce => BytesLeft.OUTPUTSELECT
ce => BytesLeft.OUTPUTSELECT
ce => BytesLeft.OUTPUTSELECT
ce => BytesLeft.OUTPUTSELECT
ce => BytesLeft.OUTPUTSELECT
ce => BytesLeft.OUTPUTSELECT
ce => BytesLeft.OUTPUTSELECT
ce => SampleLen.OUTPUTSELECT
ce => SampleLen.OUTPUTSELECT
ce => SampleLen.OUTPUTSELECT
ce => SampleLen.OUTPUTSELECT
ce => SampleLen.OUTPUTSELECT
ce => SampleLen.OUTPUTSELECT
ce => SampleLen.OUTPUTSELECT
ce => SampleLen.OUTPUTSELECT
ce => SampleAddress.OUTPUTSELECT
ce => SampleAddress.OUTPUTSELECT
ce => SampleAddress.OUTPUTSELECT
ce => SampleAddress.OUTPUTSELECT
ce => SampleAddress.OUTPUTSELECT
ce => SampleAddress.OUTPUTSELECT
ce => SampleAddress.OUTPUTSELECT
ce => SampleAddress.OUTPUTSELECT
ce => Dac.OUTPUTSELECT
ce => Dac.OUTPUTSELECT
ce => Dac.OUTPUTSELECT
ce => Dac.OUTPUTSELECT
ce => Dac.OUTPUTSELECT
ce => Dac.OUTPUTSELECT
ce => Dac.OUTPUTSELECT
ce => IrqEnable.OUTPUTSELECT
ce => Loop.OUTPUTSELECT
ce => Freq.OUTPUTSELECT
ce => Freq.OUTPUTSELECT
ce => Freq.OUTPUTSELECT
ce => Freq.OUTPUTSELECT
ce => Cycles.OUTPUTSELECT
ce => Cycles.OUTPUTSELECT
ce => Cycles.OUTPUTSELECT
ce => Cycles.OUTPUTSELECT
ce => Cycles.OUTPUTSELECT
ce => Cycles.OUTPUTSELECT
ce => Cycles.OUTPUTSELECT
ce => Cycles.OUTPUTSELECT
ce => Cycles.OUTPUTSELECT
ce => ShiftReg.OUTPUTSELECT
ce => ShiftReg.OUTPUTSELECT
ce => ShiftReg.OUTPUTSELECT
ce => ShiftReg.OUTPUTSELECT
ce => ShiftReg.OUTPUTSELECT
ce => ShiftReg.OUTPUTSELECT
ce => ShiftReg.OUTPUTSELECT
ce => ShiftReg.OUTPUTSELECT
ce => BitsUsed.OUTPUTSELECT
ce => BitsUsed.OUTPUTSELECT
ce => BitsUsed.OUTPUTSELECT
ce => HasShiftReg.OUTPUTSELECT
ce => HasSampleBuffer.OUTPUTSELECT
ce => SampleBuffer.OUTPUTSELECT
ce => SampleBuffer.OUTPUTSELECT
ce => SampleBuffer.OUTPUTSELECT
ce => SampleBuffer.OUTPUTSELECT
ce => SampleBuffer.OUTPUTSELECT
ce => SampleBuffer.OUTPUTSELECT
ce => SampleBuffer.OUTPUTSELECT
ce => SampleBuffer.OUTPUTSELECT
reset => IrqEnable.OUTPUTSELECT
reset => IrqActive.OUTPUTSELECT
reset => Loop.OUTPUTSELECT
reset => Freq.OUTPUTSELECT
reset => Freq.OUTPUTSELECT
reset => Freq.OUTPUTSELECT
reset => Freq.OUTPUTSELECT
reset => Dac.OUTPUTSELECT
reset => Dac.OUTPUTSELECT
reset => Dac.OUTPUTSELECT
reset => Dac.OUTPUTSELECT
reset => Dac.OUTPUTSELECT
reset => Dac.OUTPUTSELECT
reset => Dac.OUTPUTSELECT
reset => SampleAddress.OUTPUTSELECT
reset => SampleAddress.OUTPUTSELECT
reset => SampleAddress.OUTPUTSELECT
reset => SampleAddress.OUTPUTSELECT
reset => SampleAddress.OUTPUTSELECT
reset => SampleAddress.OUTPUTSELECT
reset => SampleAddress.OUTPUTSELECT
reset => SampleAddress.OUTPUTSELECT
reset => SampleLen.OUTPUTSELECT
reset => SampleLen.OUTPUTSELECT
reset => SampleLen.OUTPUTSELECT
reset => SampleLen.OUTPUTSELECT
reset => SampleLen.OUTPUTSELECT
reset => SampleLen.OUTPUTSELECT
reset => SampleLen.OUTPUTSELECT
reset => SampleLen.OUTPUTSELECT
reset => ShiftReg.OUTPUTSELECT
reset => ShiftReg.OUTPUTSELECT
reset => ShiftReg.OUTPUTSELECT
reset => ShiftReg.OUTPUTSELECT
reset => ShiftReg.OUTPUTSELECT
reset => ShiftReg.OUTPUTSELECT
reset => ShiftReg.OUTPUTSELECT
reset => ShiftReg.OUTPUTSELECT
reset => Cycles.OUTPUTSELECT
reset => Cycles.OUTPUTSELECT
reset => Cycles.OUTPUTSELECT
reset => Cycles.OUTPUTSELECT
reset => Cycles.OUTPUTSELECT
reset => Cycles.OUTPUTSELECT
reset => Cycles.OUTPUTSELECT
reset => Cycles.OUTPUTSELECT
reset => Cycles.OUTPUTSELECT
reset => Address.OUTPUTSELECT
reset => Address.OUTPUTSELECT
reset => Address.OUTPUTSELECT
reset => Address.OUTPUTSELECT
reset => Address.OUTPUTSELECT
reset => Address.OUTPUTSELECT
reset => Address.OUTPUTSELECT
reset => Address.OUTPUTSELECT
reset => Address.OUTPUTSELECT
reset => Address.OUTPUTSELECT
reset => Address.OUTPUTSELECT
reset => Address.OUTPUTSELECT
reset => Address.OUTPUTSELECT
reset => Address.OUTPUTSELECT
reset => Address.OUTPUTSELECT
reset => BytesLeft.OUTPUTSELECT
reset => BytesLeft.OUTPUTSELECT
reset => BytesLeft.OUTPUTSELECT
reset => BytesLeft.OUTPUTSELECT
reset => BytesLeft.OUTPUTSELECT
reset => BytesLeft.OUTPUTSELECT
reset => BytesLeft.OUTPUTSELECT
reset => BytesLeft.OUTPUTSELECT
reset => BytesLeft.OUTPUTSELECT
reset => BytesLeft.OUTPUTSELECT
reset => BytesLeft.OUTPUTSELECT
reset => BytesLeft.OUTPUTSELECT
reset => BitsUsed.OUTPUTSELECT
reset => BitsUsed.OUTPUTSELECT
reset => BitsUsed.OUTPUTSELECT
reset => SampleBuffer.OUTPUTSELECT
reset => SampleBuffer.OUTPUTSELECT
reset => SampleBuffer.OUTPUTSELECT
reset => SampleBuffer.OUTPUTSELECT
reset => SampleBuffer.OUTPUTSELECT
reset => SampleBuffer.OUTPUTSELECT
reset => SampleBuffer.OUTPUTSELECT
reset => SampleBuffer.OUTPUTSELECT
reset => HasSampleBuffer.OUTPUTSELECT
reset => HasShiftReg.OUTPUTSELECT
reset => DmcEnabled.OUTPUTSELECT
reset => ActivationDelay.OUTPUTSELECT
reset => ActivationDelay.OUTPUTSELECT
odd_or_even => always0.IN1
Addr[0] => Mux0.IN4
Addr[0] => Decoder0.IN2
Addr[1] => Mux0.IN3
Addr[1] => Decoder0.IN1
Addr[2] => Mux0.IN2
Addr[2] => Decoder0.IN0
DIN[0] => SampleLen.DATAB
DIN[0] => SampleAddress.DATAB
DIN[0] => Dac.DATAB
DIN[0] => Freq.DATAB
DIN[1] => SampleLen.DATAB
DIN[1] => SampleAddress.DATAB
DIN[1] => Dac.DATAB
DIN[1] => Freq.DATAB
DIN[2] => SampleLen.DATAB
DIN[2] => SampleAddress.DATAB
DIN[2] => Dac.DATAB
DIN[2] => Freq.DATAB
DIN[3] => SampleLen.DATAB
DIN[3] => SampleAddress.DATAB
DIN[3] => Dac.DATAB
DIN[3] => Freq.DATAB
DIN[4] => always0.IN1
DIN[4] => DmcEnabled.DATAB
DIN[4] => SampleLen.DATAB
DIN[4] => SampleAddress.DATAB
DIN[4] => Dac.DATAB
DIN[5] => SampleLen.DATAB
DIN[5] => SampleAddress.DATAB
DIN[5] => Dac.DATAB
DIN[6] => SampleLen.DATAB
DIN[6] => SampleAddress.DATAB
DIN[6] => Dac.DATAB
DIN[6] => Loop.DATAB
DIN[7] => SampleLen.DATAB
DIN[7] => SampleAddress.DATAB
DIN[7] => IrqEnable.DATAB
DIN[7] => IrqActive.OUTPUTSELECT
MW => IrqActive.OUTPUTSELECT
MW => DmcEnabled.OUTPUTSELECT
MW => Address.OUTPUTSELECT
MW => Address.OUTPUTSELECT
MW => Address.OUTPUTSELECT
MW => Address.OUTPUTSELECT
MW => Address.OUTPUTSELECT
MW => Address.OUTPUTSELECT
MW => Address.OUTPUTSELECT
MW => Address.OUTPUTSELECT
MW => Address.OUTPUTSELECT
MW => Address.OUTPUTSELECT
MW => Address.OUTPUTSELECT
MW => Address.OUTPUTSELECT
MW => Address.OUTPUTSELECT
MW => Address.OUTPUTSELECT
MW => Address.OUTPUTSELECT
MW => BytesLeft.OUTPUTSELECT
MW => BytesLeft.OUTPUTSELECT
MW => BytesLeft.OUTPUTSELECT
MW => BytesLeft.OUTPUTSELECT
MW => BytesLeft.OUTPUTSELECT
MW => BytesLeft.OUTPUTSELECT
MW => BytesLeft.OUTPUTSELECT
MW => BytesLeft.OUTPUTSELECT
MW => BytesLeft.OUTPUTSELECT
MW => BytesLeft.OUTPUTSELECT
MW => BytesLeft.OUTPUTSELECT
MW => BytesLeft.OUTPUTSELECT
MW => ActivationDelay.OUTPUTSELECT
MW => ActivationDelay.OUTPUTSELECT
MW => SampleLen.OUTPUTSELECT
MW => SampleLen.OUTPUTSELECT
MW => SampleLen.OUTPUTSELECT
MW => SampleLen.OUTPUTSELECT
MW => SampleLen.OUTPUTSELECT
MW => SampleLen.OUTPUTSELECT
MW => SampleLen.OUTPUTSELECT
MW => SampleLen.OUTPUTSELECT
MW => SampleAddress.OUTPUTSELECT
MW => SampleAddress.OUTPUTSELECT
MW => SampleAddress.OUTPUTSELECT
MW => SampleAddress.OUTPUTSELECT
MW => SampleAddress.OUTPUTSELECT
MW => SampleAddress.OUTPUTSELECT
MW => SampleAddress.OUTPUTSELECT
MW => SampleAddress.OUTPUTSELECT
MW => Dac.OUTPUTSELECT
MW => Dac.OUTPUTSELECT
MW => Dac.OUTPUTSELECT
MW => Dac.OUTPUTSELECT
MW => Dac.OUTPUTSELECT
MW => Dac.OUTPUTSELECT
MW => Dac.OUTPUTSELECT
MW => IrqEnable.OUTPUTSELECT
MW => Loop.OUTPUTSELECT
MW => Freq.OUTPUTSELECT
MW => Freq.OUTPUTSELECT
MW => Freq.OUTPUTSELECT
MW => Freq.OUTPUTSELECT
Sample[0] <= Dac[0].DB_MAX_OUTPUT_PORT_TYPE
Sample[1] <= Dac[1].DB_MAX_OUTPUT_PORT_TYPE
Sample[2] <= Dac[2].DB_MAX_OUTPUT_PORT_TYPE
Sample[3] <= Dac[3].DB_MAX_OUTPUT_PORT_TYPE
Sample[4] <= Dac[4].DB_MAX_OUTPUT_PORT_TYPE
Sample[5] <= Dac[5].DB_MAX_OUTPUT_PORT_TYPE
Sample[6] <= Dac[6].DB_MAX_OUTPUT_PORT_TYPE
DmaReq <= DmaReq.DB_MAX_OUTPUT_PORT_TYPE
DmaAck => Address.OUTPUTSELECT
DmaAck => Address.OUTPUTSELECT
DmaAck => Address.OUTPUTSELECT
DmaAck => Address.OUTPUTSELECT
DmaAck => Address.OUTPUTSELECT
DmaAck => Address.OUTPUTSELECT
DmaAck => Address.OUTPUTSELECT
DmaAck => Address.OUTPUTSELECT
DmaAck => Address.OUTPUTSELECT
DmaAck => Address.OUTPUTSELECT
DmaAck => Address.OUTPUTSELECT
DmaAck => Address.OUTPUTSELECT
DmaAck => Address.OUTPUTSELECT
DmaAck => Address.OUTPUTSELECT
DmaAck => Address.OUTPUTSELECT
DmaAck => BytesLeft.OUTPUTSELECT
DmaAck => BytesLeft.OUTPUTSELECT
DmaAck => BytesLeft.OUTPUTSELECT
DmaAck => BytesLeft.OUTPUTSELECT
DmaAck => BytesLeft.OUTPUTSELECT
DmaAck => BytesLeft.OUTPUTSELECT
DmaAck => BytesLeft.OUTPUTSELECT
DmaAck => BytesLeft.OUTPUTSELECT
DmaAck => BytesLeft.OUTPUTSELECT
DmaAck => BytesLeft.OUTPUTSELECT
DmaAck => BytesLeft.OUTPUTSELECT
DmaAck => BytesLeft.OUTPUTSELECT
DmaAck => HasSampleBuffer.OUTPUTSELECT
DmaAck => SampleBuffer.OUTPUTSELECT
DmaAck => SampleBuffer.OUTPUTSELECT
DmaAck => SampleBuffer.OUTPUTSELECT
DmaAck => SampleBuffer.OUTPUTSELECT
DmaAck => SampleBuffer.OUTPUTSELECT
DmaAck => SampleBuffer.OUTPUTSELECT
DmaAck => SampleBuffer.OUTPUTSELECT
DmaAck => SampleBuffer.OUTPUTSELECT
DmaAck => DmcEnabled.OUTPUTSELECT
DmaAck => IrqActive.OUTPUTSELECT
DmaAddr[0] <= Address[0].DB_MAX_OUTPUT_PORT_TYPE
DmaAddr[1] <= Address[1].DB_MAX_OUTPUT_PORT_TYPE
DmaAddr[2] <= Address[2].DB_MAX_OUTPUT_PORT_TYPE
DmaAddr[3] <= Address[3].DB_MAX_OUTPUT_PORT_TYPE
DmaAddr[4] <= Address[4].DB_MAX_OUTPUT_PORT_TYPE
DmaAddr[5] <= Address[5].DB_MAX_OUTPUT_PORT_TYPE
DmaAddr[6] <= Address[6].DB_MAX_OUTPUT_PORT_TYPE
DmaAddr[7] <= Address[7].DB_MAX_OUTPUT_PORT_TYPE
DmaAddr[8] <= Address[8].DB_MAX_OUTPUT_PORT_TYPE
DmaAddr[9] <= Address[9].DB_MAX_OUTPUT_PORT_TYPE
DmaAddr[10] <= Address[10].DB_MAX_OUTPUT_PORT_TYPE
DmaAddr[11] <= Address[11].DB_MAX_OUTPUT_PORT_TYPE
DmaAddr[12] <= Address[12].DB_MAX_OUTPUT_PORT_TYPE
DmaAddr[13] <= Address[13].DB_MAX_OUTPUT_PORT_TYPE
DmaAddr[14] <= Address[14].DB_MAX_OUTPUT_PORT_TYPE
DmaAddr[15] <= <VCC>
DmaData[0] => SampleBuffer.DATAB
DmaData[1] => SampleBuffer.DATAB
DmaData[2] => SampleBuffer.DATAB
DmaData[3] => SampleBuffer.DATAB
DmaData[4] => SampleBuffer.DATAB
DmaData[5] => SampleBuffer.DATAB
DmaData[6] => SampleBuffer.DATAB
DmaData[7] => SampleBuffer.DATAB
Irq <= IrqActive.DB_MAX_OUTPUT_PORT_TYPE
IsDmcActive <= DmcEnabled.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|APU:apu|ApuLookupTable:lookup
clk => tmp_b[0].CLK
clk => tmp_b[1].CLK
clk => tmp_b[2].CLK
clk => tmp_b[3].CLK
clk => tmp_b[4].CLK
clk => tmp_b[5].CLK
clk => tmp_b[6].CLK
clk => tmp_b[7].CLK
clk => tmp_b[8].CLK
clk => tmp_b[9].CLK
clk => tmp_b[10].CLK
clk => tmp_b[11].CLK
clk => tmp_b[12].CLK
clk => tmp_b[13].CLK
clk => tmp_b[14].CLK
clk => tmp_b[15].CLK
clk => tmp_a[0].CLK
clk => tmp_a[1].CLK
clk => tmp_a[2].CLK
clk => tmp_a[3].CLK
clk => tmp_a[4].CLK
clk => tmp_a[5].CLK
clk => tmp_a[6].CLK
clk => tmp_a[7].CLK
clk => tmp_a[8].CLK
clk => tmp_a[9].CLK
clk => tmp_a[10].CLK
clk => tmp_a[11].CLK
clk => tmp_a[12].CLK
clk => tmp_a[13].CLK
clk => tmp_a[14].CLK
clk => tmp_a[15].CLK
in_a[0] => lookup.RADDR
in_a[1] => lookup.RADDR1
in_a[2] => lookup.RADDR2
in_a[3] => lookup.RADDR3
in_a[4] => lookup.RADDR4
in_a[5] => lookup.RADDR5
in_a[6] => lookup.RADDR6
in_a[7] => lookup.RADDR7
in_b[0] => lookup.PORTBRADDR
in_b[1] => lookup.PORTBRADDR1
in_b[2] => lookup.PORTBRADDR2
in_b[3] => lookup.PORTBRADDR3
in_b[4] => lookup.PORTBRADDR4
in_b[5] => lookup.PORTBRADDR5
in_b[6] => lookup.PORTBRADDR6
in_b[7] => lookup.PORTBRADDR7
out[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|PPU:ppu
clk => clk.IN7
ce => ce.IN7
reset => reset.IN1
color[0] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[1] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[2] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[3] <= color.DB_MAX_OUTPUT_PORT_TYPE
color[4] <= PaletteRam:palette_ram.port4
color[5] <= PaletteRam:palette_ram.port4
din[0] => din[0].IN3
din[1] => din[1].IN3
din[2] => din[2].IN3
din[3] => din[3].IN3
din[4] => din[4].IN3
din[5] => din[5].IN3
din[6] => din[6].IN2
din[7] => din[7].IN2
dout[0] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
ain[0] => ain[0].IN1
ain[1] => ain[1].IN1
ain[2] => ain[2].IN1
read => read.IN1
write => write.IN1
nmi <= nmi.DB_MAX_OUTPUT_PORT_TYPE
vram_r <= vram_r.DB_MAX_OUTPUT_PORT_TYPE
vram_w <= vram_w.DB_MAX_OUTPUT_PORT_TYPE
vram_a[0] <= vram_a.DB_MAX_OUTPUT_PORT_TYPE
vram_a[1] <= vram_a.DB_MAX_OUTPUT_PORT_TYPE
vram_a[2] <= vram_a.DB_MAX_OUTPUT_PORT_TYPE
vram_a[3] <= vram_a.DB_MAX_OUTPUT_PORT_TYPE
vram_a[4] <= vram_a.DB_MAX_OUTPUT_PORT_TYPE
vram_a[5] <= vram_a.DB_MAX_OUTPUT_PORT_TYPE
vram_a[6] <= vram_a.DB_MAX_OUTPUT_PORT_TYPE
vram_a[7] <= vram_a.DB_MAX_OUTPUT_PORT_TYPE
vram_a[8] <= vram_a.DB_MAX_OUTPUT_PORT_TYPE
vram_a[9] <= vram_a.DB_MAX_OUTPUT_PORT_TYPE
vram_a[10] <= vram_a.DB_MAX_OUTPUT_PORT_TYPE
vram_a[11] <= vram_a.DB_MAX_OUTPUT_PORT_TYPE
vram_a[12] <= vram_a.DB_MAX_OUTPUT_PORT_TYPE
vram_a[13] <= vram_a.DB_MAX_OUTPUT_PORT_TYPE
vram_din[0] => vram_din[0].IN2
vram_din[1] => vram_din[1].IN2
vram_din[2] => vram_din[2].IN2
vram_din[3] => vram_din[3].IN2
vram_din[4] => vram_din[4].IN2
vram_din[5] => vram_din[5].IN2
vram_din[6] => vram_din[6].IN2
vram_din[7] => vram_din[7].IN2
vram_dout[0] <= din[0].DB_MAX_OUTPUT_PORT_TYPE
vram_dout[1] <= din[1].DB_MAX_OUTPUT_PORT_TYPE
vram_dout[2] <= din[2].DB_MAX_OUTPUT_PORT_TYPE
vram_dout[3] <= din[3].DB_MAX_OUTPUT_PORT_TYPE
vram_dout[4] <= din[4].DB_MAX_OUTPUT_PORT_TYPE
vram_dout[5] <= din[5].DB_MAX_OUTPUT_PORT_TYPE
vram_dout[6] <= din[6].DB_MAX_OUTPUT_PORT_TYPE
vram_dout[7] <= din[7].DB_MAX_OUTPUT_PORT_TYPE
scanline[0] <= scanline[0].DB_MAX_OUTPUT_PORT_TYPE
scanline[1] <= scanline[1].DB_MAX_OUTPUT_PORT_TYPE
scanline[2] <= scanline[2].DB_MAX_OUTPUT_PORT_TYPE
scanline[3] <= scanline[3].DB_MAX_OUTPUT_PORT_TYPE
scanline[4] <= scanline[4].DB_MAX_OUTPUT_PORT_TYPE
scanline[5] <= scanline[5].DB_MAX_OUTPUT_PORT_TYPE
scanline[6] <= scanline[6].DB_MAX_OUTPUT_PORT_TYPE
scanline[7] <= scanline[7].DB_MAX_OUTPUT_PORT_TYPE
scanline[8] <= scanline[8].DB_MAX_OUTPUT_PORT_TYPE
cycle[0] <= cycle[0].DB_MAX_OUTPUT_PORT_TYPE
cycle[1] <= cycle[1].DB_MAX_OUTPUT_PORT_TYPE
cycle[2] <= cycle[2].DB_MAX_OUTPUT_PORT_TYPE
cycle[3] <= cycle[3].DB_MAX_OUTPUT_PORT_TYPE
cycle[4] <= cycle[4].DB_MAX_OUTPUT_PORT_TYPE
cycle[5] <= cycle[5].DB_MAX_OUTPUT_PORT_TYPE
cycle[6] <= cycle[6].DB_MAX_OUTPUT_PORT_TYPE
cycle[7] <= cycle[7].DB_MAX_OUTPUT_PORT_TYPE
cycle[8] <= cycle[8].DB_MAX_OUTPUT_PORT_TYPE
mapper_ppu_flags[0] <= is_rendering.DB_MAX_OUTPUT_PORT_TYPE
mapper_ppu_flags[1] <= obj_size.DB_MAX_OUTPUT_PORT_TYPE
mapper_ppu_flags[2] <= cycle[0].DB_MAX_OUTPUT_PORT_TYPE
mapper_ppu_flags[3] <= cycle[1].DB_MAX_OUTPUT_PORT_TYPE
mapper_ppu_flags[4] <= cycle[2].DB_MAX_OUTPUT_PORT_TYPE
mapper_ppu_flags[5] <= cycle[3].DB_MAX_OUTPUT_PORT_TYPE
mapper_ppu_flags[6] <= cycle[4].DB_MAX_OUTPUT_PORT_TYPE
mapper_ppu_flags[7] <= cycle[5].DB_MAX_OUTPUT_PORT_TYPE
mapper_ppu_flags[8] <= cycle[6].DB_MAX_OUTPUT_PORT_TYPE
mapper_ppu_flags[9] <= cycle[7].DB_MAX_OUTPUT_PORT_TYPE
mapper_ppu_flags[10] <= cycle[8].DB_MAX_OUTPUT_PORT_TYPE
mapper_ppu_flags[11] <= scanline[0].DB_MAX_OUTPUT_PORT_TYPE
mapper_ppu_flags[12] <= scanline[1].DB_MAX_OUTPUT_PORT_TYPE
mapper_ppu_flags[13] <= scanline[2].DB_MAX_OUTPUT_PORT_TYPE
mapper_ppu_flags[14] <= scanline[3].DB_MAX_OUTPUT_PORT_TYPE
mapper_ppu_flags[15] <= scanline[4].DB_MAX_OUTPUT_PORT_TYPE
mapper_ppu_flags[16] <= scanline[5].DB_MAX_OUTPUT_PORT_TYPE
mapper_ppu_flags[17] <= scanline[6].DB_MAX_OUTPUT_PORT_TYPE
mapper_ppu_flags[18] <= scanline[7].DB_MAX_OUTPUT_PORT_TYPE
mapper_ppu_flags[19] <= scanline[8].DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|PPU:ppu|ClockGen:clock
clk => second_frame.CLK
clk => is_pre_render~reg0.CLK
clk => scanline[0]~reg0.CLK
clk => scanline[1]~reg0.CLK
clk => scanline[2]~reg0.CLK
clk => scanline[3]~reg0.CLK
clk => scanline[4]~reg0.CLK
clk => scanline[5]~reg0.CLK
clk => scanline[6]~reg0.CLK
clk => scanline[7]~reg0.CLK
clk => scanline[8]~reg0.CLK
clk => is_in_vblank~reg0.CLK
clk => cycle[0]~reg0.CLK
clk => cycle[1]~reg0.CLK
clk => cycle[2]~reg0.CLK
clk => cycle[3]~reg0.CLK
clk => cycle[4]~reg0.CLK
clk => cycle[5]~reg0.CLK
clk => cycle[6]~reg0.CLK
clk => cycle[7]~reg0.CLK
clk => cycle[8]~reg0.CLK
ce => cycle.OUTPUTSELECT
ce => cycle.OUTPUTSELECT
ce => cycle.OUTPUTSELECT
ce => cycle.OUTPUTSELECT
ce => cycle.OUTPUTSELECT
ce => cycle.OUTPUTSELECT
ce => cycle.OUTPUTSELECT
ce => cycle.OUTPUTSELECT
ce => cycle.OUTPUTSELECT
ce => is_in_vblank.OUTPUTSELECT
ce => always1.IN1
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => cycle.OUTPUTSELECT
reset => is_in_vblank.OUTPUTSELECT
reset => scanline.OUTPUTSELECT
reset => scanline.OUTPUTSELECT
reset => scanline.OUTPUTSELECT
reset => scanline.OUTPUTSELECT
reset => scanline.OUTPUTSELECT
reset => scanline.OUTPUTSELECT
reset => scanline.OUTPUTSELECT
reset => scanline.OUTPUTSELECT
reset => scanline.OUTPUTSELECT
reset => is_pre_render.OUTPUTSELECT
reset => second_frame.OUTPUTSELECT
is_rendering => end_of_line.IN1
scanline[0] <= scanline[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scanline[1] <= scanline[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scanline[2] <= scanline[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scanline[3] <= scanline[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scanline[4] <= scanline[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scanline[5] <= scanline[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scanline[6] <= scanline[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scanline[7] <= scanline[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
scanline[8] <= scanline[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle[0] <= cycle[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle[1] <= cycle[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle[2] <= cycle[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle[3] <= cycle[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle[4] <= cycle[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle[5] <= cycle[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle[6] <= cycle[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle[7] <= cycle[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cycle[8] <= cycle[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
is_in_vblank <= is_in_vblank~reg0.DB_MAX_OUTPUT_PORT_TYPE
end_of_line <= end_of_line.DB_MAX_OUTPUT_PORT_TYPE
at_last_cycle_group <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
exiting_vblank <= exiting_vblank.DB_MAX_OUTPUT_PORT_TYPE
entering_vblank <= entering_vblank.DB_MAX_OUTPUT_PORT_TYPE
is_pre_render <= is_pre_render~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|PPU:ppu|LoopyGen:loopy0
clk => ppu_address_latch.CLK
clk => loopy_x[0].CLK
clk => loopy_x[1].CLK
clk => loopy_x[2].CLK
clk => ppu_incr.CLK
clk => loopy_t[0].CLK
clk => loopy_t[1].CLK
clk => loopy_t[2].CLK
clk => loopy_t[3].CLK
clk => loopy_t[4].CLK
clk => loopy_t[5].CLK
clk => loopy_t[6].CLK
clk => loopy_t[7].CLK
clk => loopy_t[8].CLK
clk => loopy_t[9].CLK
clk => loopy_t[10].CLK
clk => loopy_t[11].CLK
clk => loopy_t[12].CLK
clk => loopy_t[13].CLK
clk => loopy_t[14].CLK
clk => loopy_v[0].CLK
clk => loopy_v[1].CLK
clk => loopy_v[2].CLK
clk => loopy_v[3].CLK
clk => loopy_v[4].CLK
clk => loopy_v[5].CLK
clk => loopy_v[6].CLK
clk => loopy_v[7].CLK
clk => loopy_v[8].CLK
clk => loopy_v[9].CLK
clk => loopy_v[10].CLK
clk => loopy_v[11].CLK
clk => loopy_v[12].CLK
clk => loopy_v[13].CLK
clk => loopy_v[14].CLK
ce => loopy_x[1].ENA
ce => loopy_x[0].ENA
ce => ppu_address_latch.ENA
ce => loopy_x[2].ENA
ce => ppu_incr.ENA
ce => loopy_t[0].ENA
ce => loopy_t[1].ENA
ce => loopy_t[2].ENA
ce => loopy_t[3].ENA
ce => loopy_t[4].ENA
ce => loopy_t[5].ENA
ce => loopy_t[6].ENA
ce => loopy_t[7].ENA
ce => loopy_t[8].ENA
ce => loopy_t[9].ENA
ce => loopy_t[10].ENA
ce => loopy_t[11].ENA
ce => loopy_t[12].ENA
ce => loopy_t[13].ENA
ce => loopy_t[14].ENA
ce => loopy_v[0].ENA
ce => loopy_v[1].ENA
ce => loopy_v[2].ENA
ce => loopy_v[3].ENA
ce => loopy_v[4].ENA
ce => loopy_v[5].ENA
ce => loopy_v[6].ENA
ce => loopy_v[7].ENA
ce => loopy_v[8].ENA
ce => loopy_v[9].ENA
ce => loopy_v[10].ENA
ce => loopy_v[11].ENA
ce => loopy_v[12].ENA
ce => loopy_v[13].ENA
ce => loopy_v[14].ENA
is_rendering => loopy_v.OUTPUTSELECT
is_rendering => loopy_v.OUTPUTSELECT
is_rendering => loopy_v.OUTPUTSELECT
is_rendering => loopy_v.OUTPUTSELECT
is_rendering => loopy_v.OUTPUTSELECT
is_rendering => loopy_v.OUTPUTSELECT
is_rendering => loopy_v.OUTPUTSELECT
is_rendering => loopy_v.OUTPUTSELECT
is_rendering => loopy_v.OUTPUTSELECT
is_rendering => loopy_v.OUTPUTSELECT
is_rendering => loopy_v.OUTPUTSELECT
is_rendering => loopy_v.OUTPUTSELECT
is_rendering => loopy_v.OUTPUTSELECT
is_rendering => loopy_v.OUTPUTSELECT
is_rendering => loopy_v.OUTPUTSELECT
is_rendering => always0.IN1
ain[0] => Equal7.IN31
ain[0] => Equal8.IN1
ain[0] => Equal9.IN31
ain[0] => Equal10.IN31
ain[0] => Equal11.IN2
ain[1] => Equal7.IN30
ain[1] => Equal8.IN31
ain[1] => Equal9.IN1
ain[1] => Equal10.IN0
ain[1] => Equal11.IN1
ain[2] => Equal7.IN29
ain[2] => Equal8.IN0
ain[2] => Equal9.IN0
ain[2] => Equal10.IN30
ain[2] => Equal11.IN0
din[0] => loopy_t.DATAA
din[0] => loopy_x.DATAB
din[0] => loopy_t.DATAB
din[0] => loopy_t.DATAA
din[0] => loopy_v.DATAA
din[0] => loopy_t.DATAB
din[1] => loopy_t.DATAA
din[1] => loopy_x.DATAB
din[1] => loopy_t.DATAB
din[1] => loopy_t.DATAA
din[1] => loopy_v.DATAA
din[1] => loopy_t.DATAB
din[2] => loopy_t.DATAA
din[2] => loopy_x.DATAB
din[2] => loopy_t.DATAB
din[2] => loopy_t.DATAA
din[2] => loopy_v.DATAA
din[2] => ppu_incr.DATAB
din[3] => loopy_t.DATAA
din[3] => loopy_t.DATAB
din[3] => loopy_t.DATAB
din[3] => loopy_t.DATAA
din[3] => loopy_v.DATAA
din[4] => loopy_t.DATAA
din[4] => loopy_t.DATAB
din[4] => loopy_t.DATAB
din[4] => loopy_t.DATAA
din[4] => loopy_v.DATAA
din[5] => loopy_t.DATAA
din[5] => loopy_t.DATAB
din[5] => loopy_t.DATAB
din[5] => loopy_t.DATAA
din[5] => loopy_v.DATAA
din[6] => loopy_t.DATAA
din[6] => loopy_t.DATAB
din[6] => loopy_t.DATAA
din[6] => loopy_v.DATAA
din[7] => loopy_t.DATAA
din[7] => loopy_t.DATAB
din[7] => loopy_t.DATAA
din[7] => loopy_v.DATAA
read => always0.IN1
read => always0.IN0
write => always0.IN1
write => always0.IN1
write => always0.IN1
write => always0.IN1
is_pre_render => always0.IN1
cycle[0] => LessThan0.IN18
cycle[0] => LessThan1.IN18
cycle[0] => LessThan2.IN18
cycle[0] => Equal0.IN1
cycle[0] => Equal2.IN6
cycle[0] => Equal5.IN31
cycle[0] => Equal6.IN31
cycle[1] => LessThan0.IN17
cycle[1] => LessThan1.IN17
cycle[1] => LessThan2.IN17
cycle[1] => Equal0.IN0
cycle[1] => Equal2.IN5
cycle[1] => Equal5.IN30
cycle[1] => Equal6.IN30
cycle[2] => LessThan0.IN16
cycle[2] => LessThan1.IN16
cycle[2] => LessThan2.IN16
cycle[2] => Equal0.IN31
cycle[2] => Equal2.IN31
cycle[2] => Equal5.IN29
cycle[2] => Equal6.IN29
cycle[3] => LessThan0.IN15
cycle[3] => LessThan1.IN15
cycle[3] => LessThan2.IN15
cycle[3] => Equal2.IN4
cycle[3] => Equal5.IN28
cycle[3] => Equal6.IN28
cycle[4] => LessThan0.IN14
cycle[4] => LessThan1.IN14
cycle[4] => LessThan2.IN14
cycle[4] => Equal2.IN3
cycle[4] => Equal5.IN27
cycle[4] => Equal6.IN2
cycle[5] => LessThan0.IN13
cycle[5] => LessThan1.IN13
cycle[5] => LessThan2.IN13
cycle[5] => Equal2.IN2
cycle[5] => Equal5.IN26
cycle[5] => Equal6.IN1
cycle[6] => LessThan0.IN12
cycle[6] => LessThan1.IN12
cycle[6] => LessThan2.IN12
cycle[6] => Equal2.IN1
cycle[6] => Equal5.IN25
cycle[6] => Equal6.IN27
cycle[7] => LessThan0.IN11
cycle[7] => LessThan1.IN11
cycle[7] => LessThan2.IN11
cycle[7] => Equal2.IN0
cycle[7] => Equal5.IN24
cycle[7] => Equal6.IN26
cycle[8] => LessThan0.IN10
cycle[8] => LessThan1.IN10
cycle[8] => LessThan2.IN10
cycle[8] => Equal2.IN30
cycle[8] => Equal5.IN0
cycle[8] => Equal6.IN0
loopy[0] <= loopy_v[0].DB_MAX_OUTPUT_PORT_TYPE
loopy[1] <= loopy_v[1].DB_MAX_OUTPUT_PORT_TYPE
loopy[2] <= loopy_v[2].DB_MAX_OUTPUT_PORT_TYPE
loopy[3] <= loopy_v[3].DB_MAX_OUTPUT_PORT_TYPE
loopy[4] <= loopy_v[4].DB_MAX_OUTPUT_PORT_TYPE
loopy[5] <= loopy_v[5].DB_MAX_OUTPUT_PORT_TYPE
loopy[6] <= loopy_v[6].DB_MAX_OUTPUT_PORT_TYPE
loopy[7] <= loopy_v[7].DB_MAX_OUTPUT_PORT_TYPE
loopy[8] <= loopy_v[8].DB_MAX_OUTPUT_PORT_TYPE
loopy[9] <= loopy_v[9].DB_MAX_OUTPUT_PORT_TYPE
loopy[10] <= loopy_v[10].DB_MAX_OUTPUT_PORT_TYPE
loopy[11] <= loopy_v[11].DB_MAX_OUTPUT_PORT_TYPE
loopy[12] <= loopy_v[12].DB_MAX_OUTPUT_PORT_TYPE
loopy[13] <= loopy_v[13].DB_MAX_OUTPUT_PORT_TYPE
loopy[14] <= loopy_v[14].DB_MAX_OUTPUT_PORT_TYPE
fine_x_scroll[0] <= loopy_x[0].DB_MAX_OUTPUT_PORT_TYPE
fine_x_scroll[1] <= loopy_x[1].DB_MAX_OUTPUT_PORT_TYPE
fine_x_scroll[2] <= loopy_x[2].DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|PPU:ppu|BgPainter:bg_painter
clk => playfield_pipe_4[0].CLK
clk => playfield_pipe_4[1].CLK
clk => playfield_pipe_4[2].CLK
clk => playfield_pipe_4[3].CLK
clk => playfield_pipe_4[4].CLK
clk => playfield_pipe_4[5].CLK
clk => playfield_pipe_4[6].CLK
clk => playfield_pipe_4[7].CLK
clk => playfield_pipe_4[8].CLK
clk => playfield_pipe_3[0].CLK
clk => playfield_pipe_3[1].CLK
clk => playfield_pipe_3[2].CLK
clk => playfield_pipe_3[3].CLK
clk => playfield_pipe_3[4].CLK
clk => playfield_pipe_3[5].CLK
clk => playfield_pipe_3[6].CLK
clk => playfield_pipe_3[7].CLK
clk => playfield_pipe_3[8].CLK
clk => playfield_pipe_2[0].CLK
clk => playfield_pipe_2[1].CLK
clk => playfield_pipe_2[2].CLK
clk => playfield_pipe_2[3].CLK
clk => playfield_pipe_2[4].CLK
clk => playfield_pipe_2[5].CLK
clk => playfield_pipe_2[6].CLK
clk => playfield_pipe_2[7].CLK
clk => playfield_pipe_2[8].CLK
clk => playfield_pipe_2[9].CLK
clk => playfield_pipe_2[10].CLK
clk => playfield_pipe_2[11].CLK
clk => playfield_pipe_2[12].CLK
clk => playfield_pipe_2[13].CLK
clk => playfield_pipe_2[14].CLK
clk => playfield_pipe_2[15].CLK
clk => playfield_pipe_1[0].CLK
clk => playfield_pipe_1[1].CLK
clk => playfield_pipe_1[2].CLK
clk => playfield_pipe_1[3].CLK
clk => playfield_pipe_1[4].CLK
clk => playfield_pipe_1[5].CLK
clk => playfield_pipe_1[6].CLK
clk => playfield_pipe_1[7].CLK
clk => playfield_pipe_1[8].CLK
clk => playfield_pipe_1[9].CLK
clk => playfield_pipe_1[10].CLK
clk => playfield_pipe_1[11].CLK
clk => playfield_pipe_1[12].CLK
clk => playfield_pipe_1[13].CLK
clk => playfield_pipe_1[14].CLK
clk => playfield_pipe_1[15].CLK
clk => current_name_table[0].CLK
clk => current_name_table[1].CLK
clk => current_name_table[2].CLK
clk => current_name_table[3].CLK
clk => current_name_table[4].CLK
clk => current_name_table[5].CLK
clk => current_name_table[6].CLK
clk => current_name_table[7].CLK
clk => current_attribute_table[0].CLK
clk => current_attribute_table[1].CLK
clk => bg0[0].CLK
clk => bg0[1].CLK
clk => bg0[2].CLK
clk => bg0[3].CLK
clk => bg0[4].CLK
clk => bg0[5].CLK
clk => bg0[6].CLK
clk => bg0[7].CLK
ce => playfield_pipe_4[3].ENA
ce => playfield_pipe_4[2].ENA
ce => playfield_pipe_4[1].ENA
ce => playfield_pipe_4[0].ENA
ce => playfield_pipe_4[4].ENA
ce => playfield_pipe_4[5].ENA
ce => playfield_pipe_4[6].ENA
ce => playfield_pipe_4[7].ENA
ce => playfield_pipe_4[8].ENA
ce => playfield_pipe_3[0].ENA
ce => playfield_pipe_3[1].ENA
ce => playfield_pipe_3[2].ENA
ce => playfield_pipe_3[3].ENA
ce => playfield_pipe_3[4].ENA
ce => playfield_pipe_3[5].ENA
ce => playfield_pipe_3[6].ENA
ce => playfield_pipe_3[7].ENA
ce => playfield_pipe_3[8].ENA
ce => playfield_pipe_2[0].ENA
ce => playfield_pipe_2[1].ENA
ce => playfield_pipe_2[2].ENA
ce => playfield_pipe_2[3].ENA
ce => playfield_pipe_2[4].ENA
ce => playfield_pipe_2[5].ENA
ce => playfield_pipe_2[6].ENA
ce => playfield_pipe_2[7].ENA
ce => playfield_pipe_2[8].ENA
ce => playfield_pipe_2[9].ENA
ce => playfield_pipe_2[10].ENA
ce => playfield_pipe_2[11].ENA
ce => playfield_pipe_2[12].ENA
ce => playfield_pipe_2[13].ENA
ce => playfield_pipe_2[14].ENA
ce => playfield_pipe_2[15].ENA
ce => playfield_pipe_1[0].ENA
ce => playfield_pipe_1[1].ENA
ce => playfield_pipe_1[2].ENA
ce => playfield_pipe_1[3].ENA
ce => playfield_pipe_1[4].ENA
ce => playfield_pipe_1[5].ENA
ce => playfield_pipe_1[6].ENA
ce => playfield_pipe_1[7].ENA
ce => playfield_pipe_1[8].ENA
ce => playfield_pipe_1[9].ENA
ce => playfield_pipe_1[10].ENA
ce => playfield_pipe_1[11].ENA
ce => playfield_pipe_1[12].ENA
ce => playfield_pipe_1[13].ENA
ce => playfield_pipe_1[14].ENA
ce => playfield_pipe_1[15].ENA
ce => current_name_table[0].ENA
ce => current_name_table[1].ENA
ce => current_name_table[2].ENA
ce => current_name_table[3].ENA
ce => current_name_table[4].ENA
ce => current_name_table[5].ENA
ce => current_name_table[6].ENA
ce => current_name_table[7].ENA
ce => current_attribute_table[0].ENA
ce => current_attribute_table[1].ENA
ce => bg0[0].ENA
ce => bg0[1].ENA
ce => bg0[2].ENA
ce => bg0[3].ENA
ce => bg0[4].ENA
ce => bg0[5].ENA
ce => bg0[6].ENA
ce => bg0[7].ENA
enable => playfield_pipe_1.OUTPUTSELECT
enable => playfield_pipe_1.OUTPUTSELECT
enable => playfield_pipe_1.OUTPUTSELECT
enable => playfield_pipe_1.OUTPUTSELECT
enable => playfield_pipe_1.OUTPUTSELECT
enable => playfield_pipe_1.OUTPUTSELECT
enable => playfield_pipe_1.OUTPUTSELECT
enable => playfield_pipe_1.OUTPUTSELECT
enable => playfield_pipe_1.OUTPUTSELECT
enable => playfield_pipe_1.OUTPUTSELECT
enable => playfield_pipe_1.OUTPUTSELECT
enable => playfield_pipe_1.OUTPUTSELECT
enable => playfield_pipe_1.OUTPUTSELECT
enable => playfield_pipe_1.OUTPUTSELECT
enable => playfield_pipe_1.OUTPUTSELECT
enable => playfield_pipe_1.OUTPUTSELECT
enable => playfield_pipe_2.OUTPUTSELECT
enable => playfield_pipe_2.OUTPUTSELECT
enable => playfield_pipe_2.OUTPUTSELECT
enable => playfield_pipe_2.OUTPUTSELECT
enable => playfield_pipe_2.OUTPUTSELECT
enable => playfield_pipe_2.OUTPUTSELECT
enable => playfield_pipe_2.OUTPUTSELECT
enable => playfield_pipe_2.OUTPUTSELECT
enable => playfield_pipe_2.OUTPUTSELECT
enable => playfield_pipe_2.OUTPUTSELECT
enable => playfield_pipe_2.OUTPUTSELECT
enable => playfield_pipe_2.OUTPUTSELECT
enable => playfield_pipe_2.OUTPUTSELECT
enable => playfield_pipe_2.OUTPUTSELECT
enable => playfield_pipe_2.OUTPUTSELECT
enable => playfield_pipe_2.OUTPUTSELECT
enable => playfield_pipe_3.OUTPUTSELECT
enable => playfield_pipe_3.OUTPUTSELECT
enable => playfield_pipe_3.OUTPUTSELECT
enable => playfield_pipe_3.OUTPUTSELECT
enable => playfield_pipe_3.OUTPUTSELECT
enable => playfield_pipe_3.OUTPUTSELECT
enable => playfield_pipe_3.OUTPUTSELECT
enable => playfield_pipe_3.OUTPUTSELECT
enable => playfield_pipe_3.OUTPUTSELECT
enable => playfield_pipe_4.OUTPUTSELECT
enable => playfield_pipe_4.OUTPUTSELECT
enable => playfield_pipe_4.OUTPUTSELECT
enable => playfield_pipe_4.OUTPUTSELECT
enable => playfield_pipe_4.OUTPUTSELECT
enable => playfield_pipe_4.OUTPUTSELECT
enable => playfield_pipe_4.OUTPUTSELECT
enable => playfield_pipe_4.OUTPUTSELECT
enable => playfield_pipe_4.OUTPUTSELECT
cycle[0] => Decoder0.IN2
cycle[0] => Equal0.IN2
cycle[1] => Decoder0.IN1
cycle[1] => Equal0.IN1
cycle[2] => Decoder0.IN0
cycle[2] => Equal0.IN0
fine_x_scroll[0] => Mux0.IN19
fine_x_scroll[0] => Mux1.IN19
fine_x_scroll[0] => Mux2.IN19
fine_x_scroll[0] => Mux3.IN19
fine_x_scroll[1] => Mux0.IN18
fine_x_scroll[1] => Mux1.IN18
fine_x_scroll[1] => Mux2.IN18
fine_x_scroll[1] => Mux3.IN18
fine_x_scroll[2] => Mux0.IN17
fine_x_scroll[2] => Mux1.IN17
fine_x_scroll[2] => Mux2.IN17
fine_x_scroll[2] => Mux3.IN17
loopy[0] => ~NO_FANOUT~
loopy[1] => current_attribute_table.IN0
loopy[1] => current_attribute_table.IN0
loopy[1] => current_attribute_table.IN0
loopy[2] => ~NO_FANOUT~
loopy[3] => ~NO_FANOUT~
loopy[4] => ~NO_FANOUT~
loopy[5] => ~NO_FANOUT~
loopy[6] => current_attribute_table.IN1
loopy[6] => current_attribute_table.IN1
loopy[6] => current_attribute_table.IN1
loopy[7] => ~NO_FANOUT~
loopy[8] => ~NO_FANOUT~
loopy[9] => ~NO_FANOUT~
loopy[10] => ~NO_FANOUT~
loopy[11] => ~NO_FANOUT~
loopy[12] => ~NO_FANOUT~
loopy[13] => ~NO_FANOUT~
loopy[14] => ~NO_FANOUT~
name_table[0] <= current_name_table[0].DB_MAX_OUTPUT_PORT_TYPE
name_table[1] <= current_name_table[1].DB_MAX_OUTPUT_PORT_TYPE
name_table[2] <= current_name_table[2].DB_MAX_OUTPUT_PORT_TYPE
name_table[3] <= current_name_table[3].DB_MAX_OUTPUT_PORT_TYPE
name_table[4] <= current_name_table[4].DB_MAX_OUTPUT_PORT_TYPE
name_table[5] <= current_name_table[5].DB_MAX_OUTPUT_PORT_TYPE
name_table[6] <= current_name_table[6].DB_MAX_OUTPUT_PORT_TYPE
name_table[7] <= current_name_table[7].DB_MAX_OUTPUT_PORT_TYPE
vram_data[0] => current_attribute_table.DATAB
vram_data[0] => bg0.DATAB
vram_data[0] => current_name_table.DATAB
vram_data[0] => playfield_pipe_2.DATAB
vram_data[1] => current_attribute_table.DATAB
vram_data[1] => bg0.DATAB
vram_data[1] => current_name_table.DATAB
vram_data[1] => playfield_pipe_2.DATAB
vram_data[2] => current_attribute_table.DATAB
vram_data[2] => bg0.DATAB
vram_data[2] => current_name_table.DATAB
vram_data[2] => playfield_pipe_2.DATAB
vram_data[3] => current_attribute_table.DATAB
vram_data[3] => bg0.DATAB
vram_data[3] => current_name_table.DATAB
vram_data[3] => playfield_pipe_2.DATAB
vram_data[4] => current_attribute_table.DATAB
vram_data[4] => bg0.DATAB
vram_data[4] => current_name_table.DATAB
vram_data[4] => playfield_pipe_2.DATAB
vram_data[5] => current_attribute_table.DATAB
vram_data[5] => bg0.DATAB
vram_data[5] => current_name_table.DATAB
vram_data[5] => playfield_pipe_2.DATAB
vram_data[6] => current_attribute_table.DATAA
vram_data[6] => bg0.DATAB
vram_data[6] => current_name_table.DATAB
vram_data[6] => playfield_pipe_2.DATAB
vram_data[7] => current_attribute_table.DATAA
vram_data[7] => bg0.DATAB
vram_data[7] => current_name_table.DATAB
vram_data[7] => playfield_pipe_2.DATAB
pixel[0] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
pixel[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
pixel[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
pixel[3] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|PPU:ppu|SpriteRAM:sprite_ram
clk => oam.we_a.CLK
clk => oam.waddr_a[7].CLK
clk => oam.waddr_a[6].CLK
clk => oam.waddr_a[5].CLK
clk => oam.waddr_a[4].CLK
clk => oam.waddr_a[3].CLK
clk => oam.waddr_a[2].CLK
clk => oam.waddr_a[1].CLK
clk => oam.waddr_a[0].CLK
clk => oam.data_a[7].CLK
clk => oam.data_a[6].CLK
clk => oam.data_a[5].CLK
clk => oam.data_a[4].CLK
clk => oam.data_a[3].CLK
clk => oam.data_a[2].CLK
clk => oam.data_a[1].CLK
clk => oam.data_a[0].CLK
clk => sprtemp.we_a.CLK
clk => sprtemp.waddr_a[4].CLK
clk => sprtemp.waddr_a[3].CLK
clk => sprtemp.waddr_a[2].CLK
clk => sprtemp.waddr_a[1].CLK
clk => sprtemp.waddr_a[0].CLK
clk => sprtemp.data_a[7].CLK
clk => sprtemp.data_a[6].CLK
clk => sprtemp.data_a[5].CLK
clk => sprtemp.data_a[4].CLK
clk => sprtemp.data_a[3].CLK
clk => sprtemp.data_a[2].CLK
clk => sprtemp.data_a[1].CLK
clk => sprtemp.data_a[0].CLK
clk => sprite0~reg0.CLK
clk => state[0].CLK
clk => state[1].CLK
clk => p[0].CLK
clk => p[1].CLK
clk => p[2].CLK
clk => sprite0_curr.CLK
clk => spr_overflow~reg0.CLK
clk => oam_ptr[0].CLK
clk => oam_ptr[1].CLK
clk => oam_ptr[2].CLK
clk => oam_ptr[3].CLK
clk => oam_ptr[4].CLK
clk => oam_ptr[5].CLK
clk => oam_ptr[6].CLK
clk => oam_ptr[7].CLK
clk => sprtemp.CLK0
clk => oam.CLK0
ce => oam.OUTPUTSELECT
ce => sprtemp.OUTPUTSELECT
ce => state[1].ENA
ce => state[0].ENA
ce => sprite0~reg0.ENA
ce => p[0].ENA
ce => p[1].ENA
ce => p[2].ENA
ce => sprite0_curr.ENA
ce => spr_overflow~reg0.ENA
ce => oam_ptr[0].ENA
ce => oam_ptr[1].ENA
ce => oam_ptr[2].ENA
ce => oam_ptr[3].ENA
ce => oam_ptr[4].ENA
ce => oam_ptr[5].ENA
ce => oam_ptr[6].ENA
ce => oam_ptr[7].ENA
reset_line => state.OUTPUTSELECT
reset_line => state.OUTPUTSELECT
reset_line => p.OUTPUTSELECT
reset_line => p.OUTPUTSELECT
reset_line => p.OUTPUTSELECT
reset_line => oam_ptr.OUTPUTSELECT
reset_line => oam_ptr.OUTPUTSELECT
reset_line => oam_ptr.OUTPUTSELECT
reset_line => oam_ptr.OUTPUTSELECT
reset_line => oam_ptr.OUTPUTSELECT
reset_line => oam_ptr.OUTPUTSELECT
reset_line => oam_ptr.OUTPUTSELECT
reset_line => oam_ptr.OUTPUTSELECT
reset_line => sprite0_curr.OUTPUTSELECT
reset_line => sprite0.OUTPUTSELECT
sprites_enabled => Decoder0.IN0
sprites_enabled => always3.IN0
sprites_enabled => always3.IN1
exiting_vblank => spr_overflow.OUTPUTSELECT
obj_size => comb.IN1
scanline[0] => Add0.IN18
scanline[1] => Add0.IN17
scanline[2] => Add0.IN16
scanline[3] => Add0.IN15
scanline[4] => Add0.IN14
scanline[5] => Add0.IN13
scanline[6] => Add0.IN12
scanline[7] => Add0.IN11
scanline[8] => Add0.IN10
cycle[0] => Mux1.IN3
cycle[0] => always3.IN1
cycle[0] => p.OUTPUTSELECT
cycle[0] => p.OUTPUTSELECT
cycle[0] => p.OUTPUTSELECT
cycle[0] => state.OUTPUTSELECT
cycle[0] => state.OUTPUTSELECT
cycle[1] => Mux0.IN3
cycle[2] => Mux0.IN2
cycle[2] => Mux1.IN2
cycle[3] => sprtemp.raddr_a[2].DATAB
cycle[4] => sprtemp.raddr_a[3].DATAB
cycle[5] => sprtemp.raddr_a[4].DATAB
cycle[6] => Decoder0.IN2
cycle[7] => ~NO_FANOUT~
cycle[8] => sprtemp.raddr_a[4].OUTPUTSELECT
cycle[8] => sprtemp.raddr_a[3].OUTPUTSELECT
cycle[8] => sprtemp.raddr_a[2].OUTPUTSELECT
cycle[8] => Mux0.IN1
cycle[8] => Mux1.IN1
cycle[8] => Decoder0.IN1
oam_bus[0] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
oam_bus[1] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
oam_bus[2] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
oam_bus[3] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
oam_bus[4] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
oam_bus[5] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
oam_bus[6] <= Selector1.DB_MAX_OUTPUT_PORT_TYPE
oam_bus[7] <= Selector0.DB_MAX_OUTPUT_PORT_TYPE
oam_ptr_load => always3.IN1
oam_ptr_load => oam_ptr.OUTPUTSELECT
oam_ptr_load => oam_ptr.OUTPUTSELECT
oam_ptr_load => oam_ptr.OUTPUTSELECT
oam_ptr_load => oam_ptr.OUTPUTSELECT
oam_ptr_load => oam_ptr.OUTPUTSELECT
oam_ptr_load => oam_ptr.OUTPUTSELECT
oam_ptr_load => oam_ptr.OUTPUTSELECT
oam_ptr_load => oam_ptr.OUTPUTSELECT
oam_load => Decoder1.IN0
oam_load => always3.IN1
oam_load => oam.DATAB
data_in[0] => oam_ptr.DATAB
data_in[0] => oam.data_a[0].DATAIN
data_in[0] => oam.DATAIN
data_in[1] => oam_ptr.DATAB
data_in[1] => oam.data_a[1].DATAIN
data_in[1] => oam.DATAIN1
data_in[2] => oam.DATAA
data_in[2] => oam_ptr.DATAB
data_in[3] => oam.DATAA
data_in[3] => oam_ptr.DATAB
data_in[4] => oam.DATAA
data_in[4] => oam_ptr.DATAB
data_in[5] => oam_ptr.DATAB
data_in[5] => oam.data_a[5].DATAIN
data_in[5] => oam.DATAIN5
data_in[6] => oam_ptr.DATAB
data_in[6] => oam.data_a[6].DATAIN
data_in[6] => oam.DATAIN6
data_in[7] => oam_ptr.DATAB
data_in[7] => oam.data_a[7].DATAIN
data_in[7] => oam.DATAIN7
spr_overflow <= spr_overflow~reg0.DB_MAX_OUTPUT_PORT_TYPE
sprite0 <= sprite0~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|PPU:ppu|SpriteAddressGen:address_gen
clk => dummy_sprite.CLK
clk => flip_x.CLK
clk => flip_y.CLK
clk => temp_tile[0].CLK
clk => temp_tile[1].CLK
clk => temp_tile[2].CLK
clk => temp_tile[3].CLK
clk => temp_tile[4].CLK
clk => temp_tile[5].CLK
clk => temp_tile[6].CLK
clk => temp_tile[7].CLK
clk => temp_y[0].CLK
clk => temp_y[1].CLK
clk => temp_y[2].CLK
clk => temp_y[3].CLK
ce => flip_x.ENA
ce => dummy_sprite.ENA
ce => flip_y.ENA
ce => temp_tile[0].ENA
ce => temp_tile[1].ENA
ce => temp_tile[2].ENA
ce => temp_tile[3].ENA
ce => temp_tile[4].ENA
ce => temp_tile[5].ENA
ce => temp_tile[6].ENA
ce => temp_tile[7].ENA
ce => temp_y[0].ENA
ce => temp_y[1].ENA
ce => temp_y[2].ENA
ce => temp_y[3].ENA
enabled => comb.IN1
enabled => comb.IN1
enabled => comb.IN1
enabled => comb.IN1
obj_size => vram_addr.OUTPUTSELECT
obj_size => vram_addr.OUTPUTSELECT
obj_patt => vram_addr.DATAA
cycle[0] => Equal0.IN31
cycle[0] => Equal1.IN0
cycle[0] => Equal2.IN31
cycle[0] => Equal3.IN1
cycle[0] => Equal4.IN1
cycle[0] => Equal5.IN2
cycle[1] => vram_addr[3].DATAIN
cycle[1] => Equal0.IN30
cycle[1] => Equal1.IN31
cycle[1] => Equal2.IN0
cycle[1] => Equal3.IN0
cycle[1] => Equal4.IN31
cycle[1] => Equal5.IN1
cycle[2] => Equal0.IN29
cycle[2] => Equal1.IN30
cycle[2] => Equal2.IN30
cycle[2] => Equal3.IN31
cycle[2] => Equal4.IN0
cycle[2] => Equal5.IN0
temp[0] => temp_y.DATAB
temp[0] => temp_tile.DATAB
temp[0] => load_in[3].DATAIN
temp[0] => load_in[1].DATAIN
temp[1] => temp_y.DATAB
temp[1] => temp_tile.DATAB
temp[1] => load_in[4].DATAIN
temp[1] => load_in[2].DATAIN
temp[2] => temp_y.DATAB
temp[2] => temp_tile.DATAB
temp[2] => load_in[5].DATAIN
temp[3] => temp_y.DATAB
temp[3] => temp_tile.DATAB
temp[3] => load_in[6].DATAIN
temp[4] => temp_tile.DATAB
temp[4] => dummy_sprite.DATAB
temp[4] => load_in[7].DATAIN
temp[5] => temp_tile.DATAB
temp[5] => load_in[8].DATAIN
temp[5] => load_in[0].DATAIN
temp[6] => temp_tile.DATAB
temp[6] => flip_x.DATAB
temp[6] => load_in[9].DATAIN
temp[7] => temp_tile.DATAB
temp[7] => flip_y.DATAB
temp[7] => load_in[10].DATAIN
vram_addr[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
vram_addr[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
vram_addr[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
vram_addr[3] <= cycle[1].DB_MAX_OUTPUT_PORT_TYPE
vram_addr[4] <= vram_addr.DB_MAX_OUTPUT_PORT_TYPE
vram_addr[5] <= temp_tile[1].DB_MAX_OUTPUT_PORT_TYPE
vram_addr[6] <= temp_tile[2].DB_MAX_OUTPUT_PORT_TYPE
vram_addr[7] <= temp_tile[3].DB_MAX_OUTPUT_PORT_TYPE
vram_addr[8] <= temp_tile[4].DB_MAX_OUTPUT_PORT_TYPE
vram_addr[9] <= temp_tile[5].DB_MAX_OUTPUT_PORT_TYPE
vram_addr[10] <= temp_tile[6].DB_MAX_OUTPUT_PORT_TYPE
vram_addr[11] <= temp_tile[7].DB_MAX_OUTPUT_PORT_TYPE
vram_addr[12] <= vram_addr.DB_MAX_OUTPUT_PORT_TYPE
vram_data[0] => comb.DATAB
vram_data[0] => comb.DATAA
vram_data[1] => comb.DATAB
vram_data[1] => comb.DATAA
vram_data[2] => comb.DATAB
vram_data[2] => comb.DATAA
vram_data[3] => comb.DATAB
vram_data[3] => comb.DATAA
vram_data[4] => comb.DATAA
vram_data[4] => comb.DATAB
vram_data[5] => comb.DATAA
vram_data[5] => comb.DATAB
vram_data[6] => comb.DATAA
vram_data[6] => comb.DATAB
vram_data[7] => comb.DATAA
vram_data[7] => comb.DATAB
load[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
load[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
load[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
load[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
load_in[0] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
load_in[1] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
load_in[2] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
load_in[3] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
load_in[4] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
load_in[5] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
load_in[6] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
load_in[7] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
load_in[8] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
load_in[9] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
load_in[10] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE
load_in[11] <= comb.DB_MAX_OUTPUT_PORT_TYPE
load_in[12] <= comb.DB_MAX_OUTPUT_PORT_TYPE
load_in[13] <= comb.DB_MAX_OUTPUT_PORT_TYPE
load_in[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
load_in[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
load_in[16] <= comb.DB_MAX_OUTPUT_PORT_TYPE
load_in[17] <= comb.DB_MAX_OUTPUT_PORT_TYPE
load_in[18] <= comb.DB_MAX_OUTPUT_PORT_TYPE
load_in[19] <= comb.DB_MAX_OUTPUT_PORT_TYPE
load_in[20] <= comb.DB_MAX_OUTPUT_PORT_TYPE
load_in[21] <= comb.DB_MAX_OUTPUT_PORT_TYPE
load_in[22] <= comb.DB_MAX_OUTPUT_PORT_TYPE
load_in[23] <= comb.DB_MAX_OUTPUT_PORT_TYPE
load_in[24] <= comb.DB_MAX_OUTPUT_PORT_TYPE
load_in[25] <= comb.DB_MAX_OUTPUT_PORT_TYPE
load_in[26] <= comb.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|PPU:ppu|SpriteSet:sprite_gen
clk => clk.IN8
ce => ce.IN8
enable => enable.IN8
load[0] => load[0].IN8
load[1] => load[1].IN8
load[2] => load[2].IN8
load[3] => load[3].IN8
load_in[0] => load_in[0].IN1
load_in[1] => load_in[1].IN1
load_in[2] => load_in[2].IN1
load_in[3] => load_in[3].IN1
load_in[4] => load_in[4].IN1
load_in[5] => load_in[5].IN1
load_in[6] => load_in[6].IN1
load_in[7] => load_in[7].IN1
load_in[8] => load_in[8].IN1
load_in[9] => load_in[9].IN1
load_in[10] => load_in[10].IN1
load_in[11] => load_in[11].IN1
load_in[12] => load_in[12].IN1
load_in[13] => load_in[13].IN1
load_in[14] => load_in[14].IN1
load_in[15] => load_in[15].IN1
load_in[16] => load_in[16].IN1
load_in[17] => load_in[17].IN1
load_in[18] => load_in[18].IN1
load_in[19] => load_in[19].IN1
load_in[20] => load_in[20].IN1
load_in[21] => load_in[21].IN1
load_in[22] => load_in[22].IN1
load_in[23] => load_in[23].IN1
load_in[24] => load_in[24].IN1
load_in[25] => load_in[25].IN1
load_in[26] => load_in[26].IN1
bits[0] <= bits.DB_MAX_OUTPUT_PORT_TYPE
bits[1] <= bits.DB_MAX_OUTPUT_PORT_TYPE
bits[2] <= bits.DB_MAX_OUTPUT_PORT_TYPE
bits[3] <= bits.DB_MAX_OUTPUT_PORT_TYPE
bits[4] <= bits.DB_MAX_OUTPUT_PORT_TYPE
is_sprite0 <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite7
clk => aprio.CLK
clk => upper_color[0].CLK
clk => upper_color[1].CLK
clk => pix2[0].CLK
clk => pix2[1].CLK
clk => pix2[2].CLK
clk => pix2[3].CLK
clk => pix2[4].CLK
clk => pix2[5].CLK
clk => pix2[6].CLK
clk => pix2[7].CLK
clk => pix1[0].CLK
clk => pix1[1].CLK
clk => pix1[2].CLK
clk => pix1[3].CLK
clk => pix1[4].CLK
clk => pix1[5].CLK
clk => pix1[6].CLK
clk => pix1[7].CLK
clk => x_coord[0].CLK
clk => x_coord[1].CLK
clk => x_coord[2].CLK
clk => x_coord[3].CLK
clk => x_coord[4].CLK
clk => x_coord[5].CLK
clk => x_coord[6].CLK
clk => x_coord[7].CLK
ce => aprio.ENA
ce => upper_color[0].ENA
ce => upper_color[1].ENA
ce => pix2[0].ENA
ce => pix2[1].ENA
ce => pix2[2].ENA
ce => pix2[3].ENA
ce => pix2[4].ENA
ce => pix2[5].ENA
ce => pix2[6].ENA
ce => pix2[7].ENA
ce => pix1[0].ENA
ce => pix1[1].ENA
ce => pix1[2].ENA
ce => pix1[3].ENA
ce => pix1[4].ENA
ce => pix1[5].ENA
ce => pix1[6].ENA
ce => pix1[7].ENA
ce => x_coord[0].ENA
ce => x_coord[1].ENA
ce => x_coord[2].ENA
ce => x_coord[3].ENA
ce => x_coord[4].ENA
ce => x_coord[5].ENA
ce => x_coord[6].ENA
ce => x_coord[7].ENA
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
load[0] => upper_color.OUTPUTSELECT
load[0] => upper_color.OUTPUTSELECT
load[0] => aprio.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load_in[0] => aprio.DATAB
load_in[1] => upper_color.DATAB
load_in[2] => upper_color.DATAB
load_in[3] => x_coord.DATAB
load_in[4] => x_coord.DATAB
load_in[5] => x_coord.DATAB
load_in[6] => x_coord.DATAB
load_in[7] => x_coord.DATAB
load_in[8] => x_coord.DATAB
load_in[9] => x_coord.DATAB
load_in[10] => x_coord.DATAB
load_in[11] => pix2.DATAB
load_in[12] => pix2.DATAB
load_in[13] => pix2.DATAB
load_in[14] => pix2.DATAB
load_in[15] => pix2.DATAB
load_in[16] => pix2.DATAB
load_in[17] => pix2.DATAB
load_in[18] => pix2.DATAB
load_in[19] => pix1.DATAB
load_in[20] => pix1.DATAB
load_in[21] => pix1.DATAB
load_in[22] => pix1.DATAB
load_in[23] => pix1.DATAB
load_in[24] => pix1.DATAB
load_in[25] => pix1.DATAB
load_in[26] => pix1.DATAB
load_out[0] <= aprio.DB_MAX_OUTPUT_PORT_TYPE
load_out[1] <= upper_color[0].DB_MAX_OUTPUT_PORT_TYPE
load_out[2] <= upper_color[1].DB_MAX_OUTPUT_PORT_TYPE
load_out[3] <= x_coord[0].DB_MAX_OUTPUT_PORT_TYPE
load_out[4] <= x_coord[1].DB_MAX_OUTPUT_PORT_TYPE
load_out[5] <= x_coord[2].DB_MAX_OUTPUT_PORT_TYPE
load_out[6] <= x_coord[3].DB_MAX_OUTPUT_PORT_TYPE
load_out[7] <= x_coord[4].DB_MAX_OUTPUT_PORT_TYPE
load_out[8] <= x_coord[5].DB_MAX_OUTPUT_PORT_TYPE
load_out[9] <= x_coord[6].DB_MAX_OUTPUT_PORT_TYPE
load_out[10] <= x_coord[7].DB_MAX_OUTPUT_PORT_TYPE
load_out[11] <= pix2[0].DB_MAX_OUTPUT_PORT_TYPE
load_out[12] <= pix2[1].DB_MAX_OUTPUT_PORT_TYPE
load_out[13] <= pix2[2].DB_MAX_OUTPUT_PORT_TYPE
load_out[14] <= pix2[3].DB_MAX_OUTPUT_PORT_TYPE
load_out[15] <= pix2[4].DB_MAX_OUTPUT_PORT_TYPE
load_out[16] <= pix2[5].DB_MAX_OUTPUT_PORT_TYPE
load_out[17] <= pix2[6].DB_MAX_OUTPUT_PORT_TYPE
load_out[18] <= pix2[7].DB_MAX_OUTPUT_PORT_TYPE
load_out[19] <= pix1[0].DB_MAX_OUTPUT_PORT_TYPE
load_out[20] <= pix1[1].DB_MAX_OUTPUT_PORT_TYPE
load_out[21] <= pix1[2].DB_MAX_OUTPUT_PORT_TYPE
load_out[22] <= pix1[3].DB_MAX_OUTPUT_PORT_TYPE
load_out[23] <= pix1[4].DB_MAX_OUTPUT_PORT_TYPE
load_out[24] <= pix1[5].DB_MAX_OUTPUT_PORT_TYPE
load_out[25] <= pix1[6].DB_MAX_OUTPUT_PORT_TYPE
load_out[26] <= pix1[7].DB_MAX_OUTPUT_PORT_TYPE
bits[0] <= bits.DB_MAX_OUTPUT_PORT_TYPE
bits[1] <= bits.DB_MAX_OUTPUT_PORT_TYPE
bits[2] <= upper_color[0].DB_MAX_OUTPUT_PORT_TYPE
bits[3] <= upper_color[1].DB_MAX_OUTPUT_PORT_TYPE
bits[4] <= aprio.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite6
clk => aprio.CLK
clk => upper_color[0].CLK
clk => upper_color[1].CLK
clk => pix2[0].CLK
clk => pix2[1].CLK
clk => pix2[2].CLK
clk => pix2[3].CLK
clk => pix2[4].CLK
clk => pix2[5].CLK
clk => pix2[6].CLK
clk => pix2[7].CLK
clk => pix1[0].CLK
clk => pix1[1].CLK
clk => pix1[2].CLK
clk => pix1[3].CLK
clk => pix1[4].CLK
clk => pix1[5].CLK
clk => pix1[6].CLK
clk => pix1[7].CLK
clk => x_coord[0].CLK
clk => x_coord[1].CLK
clk => x_coord[2].CLK
clk => x_coord[3].CLK
clk => x_coord[4].CLK
clk => x_coord[5].CLK
clk => x_coord[6].CLK
clk => x_coord[7].CLK
ce => aprio.ENA
ce => upper_color[0].ENA
ce => upper_color[1].ENA
ce => pix2[0].ENA
ce => pix2[1].ENA
ce => pix2[2].ENA
ce => pix2[3].ENA
ce => pix2[4].ENA
ce => pix2[5].ENA
ce => pix2[6].ENA
ce => pix2[7].ENA
ce => pix1[0].ENA
ce => pix1[1].ENA
ce => pix1[2].ENA
ce => pix1[3].ENA
ce => pix1[4].ENA
ce => pix1[5].ENA
ce => pix1[6].ENA
ce => pix1[7].ENA
ce => x_coord[0].ENA
ce => x_coord[1].ENA
ce => x_coord[2].ENA
ce => x_coord[3].ENA
ce => x_coord[4].ENA
ce => x_coord[5].ENA
ce => x_coord[6].ENA
ce => x_coord[7].ENA
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
load[0] => upper_color.OUTPUTSELECT
load[0] => upper_color.OUTPUTSELECT
load[0] => aprio.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load_in[0] => aprio.DATAB
load_in[1] => upper_color.DATAB
load_in[2] => upper_color.DATAB
load_in[3] => x_coord.DATAB
load_in[4] => x_coord.DATAB
load_in[5] => x_coord.DATAB
load_in[6] => x_coord.DATAB
load_in[7] => x_coord.DATAB
load_in[8] => x_coord.DATAB
load_in[9] => x_coord.DATAB
load_in[10] => x_coord.DATAB
load_in[11] => pix2.DATAB
load_in[12] => pix2.DATAB
load_in[13] => pix2.DATAB
load_in[14] => pix2.DATAB
load_in[15] => pix2.DATAB
load_in[16] => pix2.DATAB
load_in[17] => pix2.DATAB
load_in[18] => pix2.DATAB
load_in[19] => pix1.DATAB
load_in[20] => pix1.DATAB
load_in[21] => pix1.DATAB
load_in[22] => pix1.DATAB
load_in[23] => pix1.DATAB
load_in[24] => pix1.DATAB
load_in[25] => pix1.DATAB
load_in[26] => pix1.DATAB
load_out[0] <= aprio.DB_MAX_OUTPUT_PORT_TYPE
load_out[1] <= upper_color[0].DB_MAX_OUTPUT_PORT_TYPE
load_out[2] <= upper_color[1].DB_MAX_OUTPUT_PORT_TYPE
load_out[3] <= x_coord[0].DB_MAX_OUTPUT_PORT_TYPE
load_out[4] <= x_coord[1].DB_MAX_OUTPUT_PORT_TYPE
load_out[5] <= x_coord[2].DB_MAX_OUTPUT_PORT_TYPE
load_out[6] <= x_coord[3].DB_MAX_OUTPUT_PORT_TYPE
load_out[7] <= x_coord[4].DB_MAX_OUTPUT_PORT_TYPE
load_out[8] <= x_coord[5].DB_MAX_OUTPUT_PORT_TYPE
load_out[9] <= x_coord[6].DB_MAX_OUTPUT_PORT_TYPE
load_out[10] <= x_coord[7].DB_MAX_OUTPUT_PORT_TYPE
load_out[11] <= pix2[0].DB_MAX_OUTPUT_PORT_TYPE
load_out[12] <= pix2[1].DB_MAX_OUTPUT_PORT_TYPE
load_out[13] <= pix2[2].DB_MAX_OUTPUT_PORT_TYPE
load_out[14] <= pix2[3].DB_MAX_OUTPUT_PORT_TYPE
load_out[15] <= pix2[4].DB_MAX_OUTPUT_PORT_TYPE
load_out[16] <= pix2[5].DB_MAX_OUTPUT_PORT_TYPE
load_out[17] <= pix2[6].DB_MAX_OUTPUT_PORT_TYPE
load_out[18] <= pix2[7].DB_MAX_OUTPUT_PORT_TYPE
load_out[19] <= pix1[0].DB_MAX_OUTPUT_PORT_TYPE
load_out[20] <= pix1[1].DB_MAX_OUTPUT_PORT_TYPE
load_out[21] <= pix1[2].DB_MAX_OUTPUT_PORT_TYPE
load_out[22] <= pix1[3].DB_MAX_OUTPUT_PORT_TYPE
load_out[23] <= pix1[4].DB_MAX_OUTPUT_PORT_TYPE
load_out[24] <= pix1[5].DB_MAX_OUTPUT_PORT_TYPE
load_out[25] <= pix1[6].DB_MAX_OUTPUT_PORT_TYPE
load_out[26] <= pix1[7].DB_MAX_OUTPUT_PORT_TYPE
bits[0] <= bits.DB_MAX_OUTPUT_PORT_TYPE
bits[1] <= bits.DB_MAX_OUTPUT_PORT_TYPE
bits[2] <= upper_color[0].DB_MAX_OUTPUT_PORT_TYPE
bits[3] <= upper_color[1].DB_MAX_OUTPUT_PORT_TYPE
bits[4] <= aprio.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite5
clk => aprio.CLK
clk => upper_color[0].CLK
clk => upper_color[1].CLK
clk => pix2[0].CLK
clk => pix2[1].CLK
clk => pix2[2].CLK
clk => pix2[3].CLK
clk => pix2[4].CLK
clk => pix2[5].CLK
clk => pix2[6].CLK
clk => pix2[7].CLK
clk => pix1[0].CLK
clk => pix1[1].CLK
clk => pix1[2].CLK
clk => pix1[3].CLK
clk => pix1[4].CLK
clk => pix1[5].CLK
clk => pix1[6].CLK
clk => pix1[7].CLK
clk => x_coord[0].CLK
clk => x_coord[1].CLK
clk => x_coord[2].CLK
clk => x_coord[3].CLK
clk => x_coord[4].CLK
clk => x_coord[5].CLK
clk => x_coord[6].CLK
clk => x_coord[7].CLK
ce => aprio.ENA
ce => upper_color[0].ENA
ce => upper_color[1].ENA
ce => pix2[0].ENA
ce => pix2[1].ENA
ce => pix2[2].ENA
ce => pix2[3].ENA
ce => pix2[4].ENA
ce => pix2[5].ENA
ce => pix2[6].ENA
ce => pix2[7].ENA
ce => pix1[0].ENA
ce => pix1[1].ENA
ce => pix1[2].ENA
ce => pix1[3].ENA
ce => pix1[4].ENA
ce => pix1[5].ENA
ce => pix1[6].ENA
ce => pix1[7].ENA
ce => x_coord[0].ENA
ce => x_coord[1].ENA
ce => x_coord[2].ENA
ce => x_coord[3].ENA
ce => x_coord[4].ENA
ce => x_coord[5].ENA
ce => x_coord[6].ENA
ce => x_coord[7].ENA
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
load[0] => upper_color.OUTPUTSELECT
load[0] => upper_color.OUTPUTSELECT
load[0] => aprio.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load_in[0] => aprio.DATAB
load_in[1] => upper_color.DATAB
load_in[2] => upper_color.DATAB
load_in[3] => x_coord.DATAB
load_in[4] => x_coord.DATAB
load_in[5] => x_coord.DATAB
load_in[6] => x_coord.DATAB
load_in[7] => x_coord.DATAB
load_in[8] => x_coord.DATAB
load_in[9] => x_coord.DATAB
load_in[10] => x_coord.DATAB
load_in[11] => pix2.DATAB
load_in[12] => pix2.DATAB
load_in[13] => pix2.DATAB
load_in[14] => pix2.DATAB
load_in[15] => pix2.DATAB
load_in[16] => pix2.DATAB
load_in[17] => pix2.DATAB
load_in[18] => pix2.DATAB
load_in[19] => pix1.DATAB
load_in[20] => pix1.DATAB
load_in[21] => pix1.DATAB
load_in[22] => pix1.DATAB
load_in[23] => pix1.DATAB
load_in[24] => pix1.DATAB
load_in[25] => pix1.DATAB
load_in[26] => pix1.DATAB
load_out[0] <= aprio.DB_MAX_OUTPUT_PORT_TYPE
load_out[1] <= upper_color[0].DB_MAX_OUTPUT_PORT_TYPE
load_out[2] <= upper_color[1].DB_MAX_OUTPUT_PORT_TYPE
load_out[3] <= x_coord[0].DB_MAX_OUTPUT_PORT_TYPE
load_out[4] <= x_coord[1].DB_MAX_OUTPUT_PORT_TYPE
load_out[5] <= x_coord[2].DB_MAX_OUTPUT_PORT_TYPE
load_out[6] <= x_coord[3].DB_MAX_OUTPUT_PORT_TYPE
load_out[7] <= x_coord[4].DB_MAX_OUTPUT_PORT_TYPE
load_out[8] <= x_coord[5].DB_MAX_OUTPUT_PORT_TYPE
load_out[9] <= x_coord[6].DB_MAX_OUTPUT_PORT_TYPE
load_out[10] <= x_coord[7].DB_MAX_OUTPUT_PORT_TYPE
load_out[11] <= pix2[0].DB_MAX_OUTPUT_PORT_TYPE
load_out[12] <= pix2[1].DB_MAX_OUTPUT_PORT_TYPE
load_out[13] <= pix2[2].DB_MAX_OUTPUT_PORT_TYPE
load_out[14] <= pix2[3].DB_MAX_OUTPUT_PORT_TYPE
load_out[15] <= pix2[4].DB_MAX_OUTPUT_PORT_TYPE
load_out[16] <= pix2[5].DB_MAX_OUTPUT_PORT_TYPE
load_out[17] <= pix2[6].DB_MAX_OUTPUT_PORT_TYPE
load_out[18] <= pix2[7].DB_MAX_OUTPUT_PORT_TYPE
load_out[19] <= pix1[0].DB_MAX_OUTPUT_PORT_TYPE
load_out[20] <= pix1[1].DB_MAX_OUTPUT_PORT_TYPE
load_out[21] <= pix1[2].DB_MAX_OUTPUT_PORT_TYPE
load_out[22] <= pix1[3].DB_MAX_OUTPUT_PORT_TYPE
load_out[23] <= pix1[4].DB_MAX_OUTPUT_PORT_TYPE
load_out[24] <= pix1[5].DB_MAX_OUTPUT_PORT_TYPE
load_out[25] <= pix1[6].DB_MAX_OUTPUT_PORT_TYPE
load_out[26] <= pix1[7].DB_MAX_OUTPUT_PORT_TYPE
bits[0] <= bits.DB_MAX_OUTPUT_PORT_TYPE
bits[1] <= bits.DB_MAX_OUTPUT_PORT_TYPE
bits[2] <= upper_color[0].DB_MAX_OUTPUT_PORT_TYPE
bits[3] <= upper_color[1].DB_MAX_OUTPUT_PORT_TYPE
bits[4] <= aprio.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite4
clk => aprio.CLK
clk => upper_color[0].CLK
clk => upper_color[1].CLK
clk => pix2[0].CLK
clk => pix2[1].CLK
clk => pix2[2].CLK
clk => pix2[3].CLK
clk => pix2[4].CLK
clk => pix2[5].CLK
clk => pix2[6].CLK
clk => pix2[7].CLK
clk => pix1[0].CLK
clk => pix1[1].CLK
clk => pix1[2].CLK
clk => pix1[3].CLK
clk => pix1[4].CLK
clk => pix1[5].CLK
clk => pix1[6].CLK
clk => pix1[7].CLK
clk => x_coord[0].CLK
clk => x_coord[1].CLK
clk => x_coord[2].CLK
clk => x_coord[3].CLK
clk => x_coord[4].CLK
clk => x_coord[5].CLK
clk => x_coord[6].CLK
clk => x_coord[7].CLK
ce => aprio.ENA
ce => upper_color[0].ENA
ce => upper_color[1].ENA
ce => pix2[0].ENA
ce => pix2[1].ENA
ce => pix2[2].ENA
ce => pix2[3].ENA
ce => pix2[4].ENA
ce => pix2[5].ENA
ce => pix2[6].ENA
ce => pix2[7].ENA
ce => pix1[0].ENA
ce => pix1[1].ENA
ce => pix1[2].ENA
ce => pix1[3].ENA
ce => pix1[4].ENA
ce => pix1[5].ENA
ce => pix1[6].ENA
ce => pix1[7].ENA
ce => x_coord[0].ENA
ce => x_coord[1].ENA
ce => x_coord[2].ENA
ce => x_coord[3].ENA
ce => x_coord[4].ENA
ce => x_coord[5].ENA
ce => x_coord[6].ENA
ce => x_coord[7].ENA
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
load[0] => upper_color.OUTPUTSELECT
load[0] => upper_color.OUTPUTSELECT
load[0] => aprio.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load_in[0] => aprio.DATAB
load_in[1] => upper_color.DATAB
load_in[2] => upper_color.DATAB
load_in[3] => x_coord.DATAB
load_in[4] => x_coord.DATAB
load_in[5] => x_coord.DATAB
load_in[6] => x_coord.DATAB
load_in[7] => x_coord.DATAB
load_in[8] => x_coord.DATAB
load_in[9] => x_coord.DATAB
load_in[10] => x_coord.DATAB
load_in[11] => pix2.DATAB
load_in[12] => pix2.DATAB
load_in[13] => pix2.DATAB
load_in[14] => pix2.DATAB
load_in[15] => pix2.DATAB
load_in[16] => pix2.DATAB
load_in[17] => pix2.DATAB
load_in[18] => pix2.DATAB
load_in[19] => pix1.DATAB
load_in[20] => pix1.DATAB
load_in[21] => pix1.DATAB
load_in[22] => pix1.DATAB
load_in[23] => pix1.DATAB
load_in[24] => pix1.DATAB
load_in[25] => pix1.DATAB
load_in[26] => pix1.DATAB
load_out[0] <= aprio.DB_MAX_OUTPUT_PORT_TYPE
load_out[1] <= upper_color[0].DB_MAX_OUTPUT_PORT_TYPE
load_out[2] <= upper_color[1].DB_MAX_OUTPUT_PORT_TYPE
load_out[3] <= x_coord[0].DB_MAX_OUTPUT_PORT_TYPE
load_out[4] <= x_coord[1].DB_MAX_OUTPUT_PORT_TYPE
load_out[5] <= x_coord[2].DB_MAX_OUTPUT_PORT_TYPE
load_out[6] <= x_coord[3].DB_MAX_OUTPUT_PORT_TYPE
load_out[7] <= x_coord[4].DB_MAX_OUTPUT_PORT_TYPE
load_out[8] <= x_coord[5].DB_MAX_OUTPUT_PORT_TYPE
load_out[9] <= x_coord[6].DB_MAX_OUTPUT_PORT_TYPE
load_out[10] <= x_coord[7].DB_MAX_OUTPUT_PORT_TYPE
load_out[11] <= pix2[0].DB_MAX_OUTPUT_PORT_TYPE
load_out[12] <= pix2[1].DB_MAX_OUTPUT_PORT_TYPE
load_out[13] <= pix2[2].DB_MAX_OUTPUT_PORT_TYPE
load_out[14] <= pix2[3].DB_MAX_OUTPUT_PORT_TYPE
load_out[15] <= pix2[4].DB_MAX_OUTPUT_PORT_TYPE
load_out[16] <= pix2[5].DB_MAX_OUTPUT_PORT_TYPE
load_out[17] <= pix2[6].DB_MAX_OUTPUT_PORT_TYPE
load_out[18] <= pix2[7].DB_MAX_OUTPUT_PORT_TYPE
load_out[19] <= pix1[0].DB_MAX_OUTPUT_PORT_TYPE
load_out[20] <= pix1[1].DB_MAX_OUTPUT_PORT_TYPE
load_out[21] <= pix1[2].DB_MAX_OUTPUT_PORT_TYPE
load_out[22] <= pix1[3].DB_MAX_OUTPUT_PORT_TYPE
load_out[23] <= pix1[4].DB_MAX_OUTPUT_PORT_TYPE
load_out[24] <= pix1[5].DB_MAX_OUTPUT_PORT_TYPE
load_out[25] <= pix1[6].DB_MAX_OUTPUT_PORT_TYPE
load_out[26] <= pix1[7].DB_MAX_OUTPUT_PORT_TYPE
bits[0] <= bits.DB_MAX_OUTPUT_PORT_TYPE
bits[1] <= bits.DB_MAX_OUTPUT_PORT_TYPE
bits[2] <= upper_color[0].DB_MAX_OUTPUT_PORT_TYPE
bits[3] <= upper_color[1].DB_MAX_OUTPUT_PORT_TYPE
bits[4] <= aprio.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite3
clk => aprio.CLK
clk => upper_color[0].CLK
clk => upper_color[1].CLK
clk => pix2[0].CLK
clk => pix2[1].CLK
clk => pix2[2].CLK
clk => pix2[3].CLK
clk => pix2[4].CLK
clk => pix2[5].CLK
clk => pix2[6].CLK
clk => pix2[7].CLK
clk => pix1[0].CLK
clk => pix1[1].CLK
clk => pix1[2].CLK
clk => pix1[3].CLK
clk => pix1[4].CLK
clk => pix1[5].CLK
clk => pix1[6].CLK
clk => pix1[7].CLK
clk => x_coord[0].CLK
clk => x_coord[1].CLK
clk => x_coord[2].CLK
clk => x_coord[3].CLK
clk => x_coord[4].CLK
clk => x_coord[5].CLK
clk => x_coord[6].CLK
clk => x_coord[7].CLK
ce => aprio.ENA
ce => upper_color[0].ENA
ce => upper_color[1].ENA
ce => pix2[0].ENA
ce => pix2[1].ENA
ce => pix2[2].ENA
ce => pix2[3].ENA
ce => pix2[4].ENA
ce => pix2[5].ENA
ce => pix2[6].ENA
ce => pix2[7].ENA
ce => pix1[0].ENA
ce => pix1[1].ENA
ce => pix1[2].ENA
ce => pix1[3].ENA
ce => pix1[4].ENA
ce => pix1[5].ENA
ce => pix1[6].ENA
ce => pix1[7].ENA
ce => x_coord[0].ENA
ce => x_coord[1].ENA
ce => x_coord[2].ENA
ce => x_coord[3].ENA
ce => x_coord[4].ENA
ce => x_coord[5].ENA
ce => x_coord[6].ENA
ce => x_coord[7].ENA
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
load[0] => upper_color.OUTPUTSELECT
load[0] => upper_color.OUTPUTSELECT
load[0] => aprio.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load_in[0] => aprio.DATAB
load_in[1] => upper_color.DATAB
load_in[2] => upper_color.DATAB
load_in[3] => x_coord.DATAB
load_in[4] => x_coord.DATAB
load_in[5] => x_coord.DATAB
load_in[6] => x_coord.DATAB
load_in[7] => x_coord.DATAB
load_in[8] => x_coord.DATAB
load_in[9] => x_coord.DATAB
load_in[10] => x_coord.DATAB
load_in[11] => pix2.DATAB
load_in[12] => pix2.DATAB
load_in[13] => pix2.DATAB
load_in[14] => pix2.DATAB
load_in[15] => pix2.DATAB
load_in[16] => pix2.DATAB
load_in[17] => pix2.DATAB
load_in[18] => pix2.DATAB
load_in[19] => pix1.DATAB
load_in[20] => pix1.DATAB
load_in[21] => pix1.DATAB
load_in[22] => pix1.DATAB
load_in[23] => pix1.DATAB
load_in[24] => pix1.DATAB
load_in[25] => pix1.DATAB
load_in[26] => pix1.DATAB
load_out[0] <= aprio.DB_MAX_OUTPUT_PORT_TYPE
load_out[1] <= upper_color[0].DB_MAX_OUTPUT_PORT_TYPE
load_out[2] <= upper_color[1].DB_MAX_OUTPUT_PORT_TYPE
load_out[3] <= x_coord[0].DB_MAX_OUTPUT_PORT_TYPE
load_out[4] <= x_coord[1].DB_MAX_OUTPUT_PORT_TYPE
load_out[5] <= x_coord[2].DB_MAX_OUTPUT_PORT_TYPE
load_out[6] <= x_coord[3].DB_MAX_OUTPUT_PORT_TYPE
load_out[7] <= x_coord[4].DB_MAX_OUTPUT_PORT_TYPE
load_out[8] <= x_coord[5].DB_MAX_OUTPUT_PORT_TYPE
load_out[9] <= x_coord[6].DB_MAX_OUTPUT_PORT_TYPE
load_out[10] <= x_coord[7].DB_MAX_OUTPUT_PORT_TYPE
load_out[11] <= pix2[0].DB_MAX_OUTPUT_PORT_TYPE
load_out[12] <= pix2[1].DB_MAX_OUTPUT_PORT_TYPE
load_out[13] <= pix2[2].DB_MAX_OUTPUT_PORT_TYPE
load_out[14] <= pix2[3].DB_MAX_OUTPUT_PORT_TYPE
load_out[15] <= pix2[4].DB_MAX_OUTPUT_PORT_TYPE
load_out[16] <= pix2[5].DB_MAX_OUTPUT_PORT_TYPE
load_out[17] <= pix2[6].DB_MAX_OUTPUT_PORT_TYPE
load_out[18] <= pix2[7].DB_MAX_OUTPUT_PORT_TYPE
load_out[19] <= pix1[0].DB_MAX_OUTPUT_PORT_TYPE
load_out[20] <= pix1[1].DB_MAX_OUTPUT_PORT_TYPE
load_out[21] <= pix1[2].DB_MAX_OUTPUT_PORT_TYPE
load_out[22] <= pix1[3].DB_MAX_OUTPUT_PORT_TYPE
load_out[23] <= pix1[4].DB_MAX_OUTPUT_PORT_TYPE
load_out[24] <= pix1[5].DB_MAX_OUTPUT_PORT_TYPE
load_out[25] <= pix1[6].DB_MAX_OUTPUT_PORT_TYPE
load_out[26] <= pix1[7].DB_MAX_OUTPUT_PORT_TYPE
bits[0] <= bits.DB_MAX_OUTPUT_PORT_TYPE
bits[1] <= bits.DB_MAX_OUTPUT_PORT_TYPE
bits[2] <= upper_color[0].DB_MAX_OUTPUT_PORT_TYPE
bits[3] <= upper_color[1].DB_MAX_OUTPUT_PORT_TYPE
bits[4] <= aprio.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite2
clk => aprio.CLK
clk => upper_color[0].CLK
clk => upper_color[1].CLK
clk => pix2[0].CLK
clk => pix2[1].CLK
clk => pix2[2].CLK
clk => pix2[3].CLK
clk => pix2[4].CLK
clk => pix2[5].CLK
clk => pix2[6].CLK
clk => pix2[7].CLK
clk => pix1[0].CLK
clk => pix1[1].CLK
clk => pix1[2].CLK
clk => pix1[3].CLK
clk => pix1[4].CLK
clk => pix1[5].CLK
clk => pix1[6].CLK
clk => pix1[7].CLK
clk => x_coord[0].CLK
clk => x_coord[1].CLK
clk => x_coord[2].CLK
clk => x_coord[3].CLK
clk => x_coord[4].CLK
clk => x_coord[5].CLK
clk => x_coord[6].CLK
clk => x_coord[7].CLK
ce => aprio.ENA
ce => upper_color[0].ENA
ce => upper_color[1].ENA
ce => pix2[0].ENA
ce => pix2[1].ENA
ce => pix2[2].ENA
ce => pix2[3].ENA
ce => pix2[4].ENA
ce => pix2[5].ENA
ce => pix2[6].ENA
ce => pix2[7].ENA
ce => pix1[0].ENA
ce => pix1[1].ENA
ce => pix1[2].ENA
ce => pix1[3].ENA
ce => pix1[4].ENA
ce => pix1[5].ENA
ce => pix1[6].ENA
ce => pix1[7].ENA
ce => x_coord[0].ENA
ce => x_coord[1].ENA
ce => x_coord[2].ENA
ce => x_coord[3].ENA
ce => x_coord[4].ENA
ce => x_coord[5].ENA
ce => x_coord[6].ENA
ce => x_coord[7].ENA
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
load[0] => upper_color.OUTPUTSELECT
load[0] => upper_color.OUTPUTSELECT
load[0] => aprio.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load_in[0] => aprio.DATAB
load_in[1] => upper_color.DATAB
load_in[2] => upper_color.DATAB
load_in[3] => x_coord.DATAB
load_in[4] => x_coord.DATAB
load_in[5] => x_coord.DATAB
load_in[6] => x_coord.DATAB
load_in[7] => x_coord.DATAB
load_in[8] => x_coord.DATAB
load_in[9] => x_coord.DATAB
load_in[10] => x_coord.DATAB
load_in[11] => pix2.DATAB
load_in[12] => pix2.DATAB
load_in[13] => pix2.DATAB
load_in[14] => pix2.DATAB
load_in[15] => pix2.DATAB
load_in[16] => pix2.DATAB
load_in[17] => pix2.DATAB
load_in[18] => pix2.DATAB
load_in[19] => pix1.DATAB
load_in[20] => pix1.DATAB
load_in[21] => pix1.DATAB
load_in[22] => pix1.DATAB
load_in[23] => pix1.DATAB
load_in[24] => pix1.DATAB
load_in[25] => pix1.DATAB
load_in[26] => pix1.DATAB
load_out[0] <= aprio.DB_MAX_OUTPUT_PORT_TYPE
load_out[1] <= upper_color[0].DB_MAX_OUTPUT_PORT_TYPE
load_out[2] <= upper_color[1].DB_MAX_OUTPUT_PORT_TYPE
load_out[3] <= x_coord[0].DB_MAX_OUTPUT_PORT_TYPE
load_out[4] <= x_coord[1].DB_MAX_OUTPUT_PORT_TYPE
load_out[5] <= x_coord[2].DB_MAX_OUTPUT_PORT_TYPE
load_out[6] <= x_coord[3].DB_MAX_OUTPUT_PORT_TYPE
load_out[7] <= x_coord[4].DB_MAX_OUTPUT_PORT_TYPE
load_out[8] <= x_coord[5].DB_MAX_OUTPUT_PORT_TYPE
load_out[9] <= x_coord[6].DB_MAX_OUTPUT_PORT_TYPE
load_out[10] <= x_coord[7].DB_MAX_OUTPUT_PORT_TYPE
load_out[11] <= pix2[0].DB_MAX_OUTPUT_PORT_TYPE
load_out[12] <= pix2[1].DB_MAX_OUTPUT_PORT_TYPE
load_out[13] <= pix2[2].DB_MAX_OUTPUT_PORT_TYPE
load_out[14] <= pix2[3].DB_MAX_OUTPUT_PORT_TYPE
load_out[15] <= pix2[4].DB_MAX_OUTPUT_PORT_TYPE
load_out[16] <= pix2[5].DB_MAX_OUTPUT_PORT_TYPE
load_out[17] <= pix2[6].DB_MAX_OUTPUT_PORT_TYPE
load_out[18] <= pix2[7].DB_MAX_OUTPUT_PORT_TYPE
load_out[19] <= pix1[0].DB_MAX_OUTPUT_PORT_TYPE
load_out[20] <= pix1[1].DB_MAX_OUTPUT_PORT_TYPE
load_out[21] <= pix1[2].DB_MAX_OUTPUT_PORT_TYPE
load_out[22] <= pix1[3].DB_MAX_OUTPUT_PORT_TYPE
load_out[23] <= pix1[4].DB_MAX_OUTPUT_PORT_TYPE
load_out[24] <= pix1[5].DB_MAX_OUTPUT_PORT_TYPE
load_out[25] <= pix1[6].DB_MAX_OUTPUT_PORT_TYPE
load_out[26] <= pix1[7].DB_MAX_OUTPUT_PORT_TYPE
bits[0] <= bits.DB_MAX_OUTPUT_PORT_TYPE
bits[1] <= bits.DB_MAX_OUTPUT_PORT_TYPE
bits[2] <= upper_color[0].DB_MAX_OUTPUT_PORT_TYPE
bits[3] <= upper_color[1].DB_MAX_OUTPUT_PORT_TYPE
bits[4] <= aprio.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite1
clk => aprio.CLK
clk => upper_color[0].CLK
clk => upper_color[1].CLK
clk => pix2[0].CLK
clk => pix2[1].CLK
clk => pix2[2].CLK
clk => pix2[3].CLK
clk => pix2[4].CLK
clk => pix2[5].CLK
clk => pix2[6].CLK
clk => pix2[7].CLK
clk => pix1[0].CLK
clk => pix1[1].CLK
clk => pix1[2].CLK
clk => pix1[3].CLK
clk => pix1[4].CLK
clk => pix1[5].CLK
clk => pix1[6].CLK
clk => pix1[7].CLK
clk => x_coord[0].CLK
clk => x_coord[1].CLK
clk => x_coord[2].CLK
clk => x_coord[3].CLK
clk => x_coord[4].CLK
clk => x_coord[5].CLK
clk => x_coord[6].CLK
clk => x_coord[7].CLK
ce => aprio.ENA
ce => upper_color[0].ENA
ce => upper_color[1].ENA
ce => pix2[0].ENA
ce => pix2[1].ENA
ce => pix2[2].ENA
ce => pix2[3].ENA
ce => pix2[4].ENA
ce => pix2[5].ENA
ce => pix2[6].ENA
ce => pix2[7].ENA
ce => pix1[0].ENA
ce => pix1[1].ENA
ce => pix1[2].ENA
ce => pix1[3].ENA
ce => pix1[4].ENA
ce => pix1[5].ENA
ce => pix1[6].ENA
ce => pix1[7].ENA
ce => x_coord[0].ENA
ce => x_coord[1].ENA
ce => x_coord[2].ENA
ce => x_coord[3].ENA
ce => x_coord[4].ENA
ce => x_coord[5].ENA
ce => x_coord[6].ENA
ce => x_coord[7].ENA
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
load[0] => upper_color.OUTPUTSELECT
load[0] => upper_color.OUTPUTSELECT
load[0] => aprio.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load_in[0] => aprio.DATAB
load_in[1] => upper_color.DATAB
load_in[2] => upper_color.DATAB
load_in[3] => x_coord.DATAB
load_in[4] => x_coord.DATAB
load_in[5] => x_coord.DATAB
load_in[6] => x_coord.DATAB
load_in[7] => x_coord.DATAB
load_in[8] => x_coord.DATAB
load_in[9] => x_coord.DATAB
load_in[10] => x_coord.DATAB
load_in[11] => pix2.DATAB
load_in[12] => pix2.DATAB
load_in[13] => pix2.DATAB
load_in[14] => pix2.DATAB
load_in[15] => pix2.DATAB
load_in[16] => pix2.DATAB
load_in[17] => pix2.DATAB
load_in[18] => pix2.DATAB
load_in[19] => pix1.DATAB
load_in[20] => pix1.DATAB
load_in[21] => pix1.DATAB
load_in[22] => pix1.DATAB
load_in[23] => pix1.DATAB
load_in[24] => pix1.DATAB
load_in[25] => pix1.DATAB
load_in[26] => pix1.DATAB
load_out[0] <= aprio.DB_MAX_OUTPUT_PORT_TYPE
load_out[1] <= upper_color[0].DB_MAX_OUTPUT_PORT_TYPE
load_out[2] <= upper_color[1].DB_MAX_OUTPUT_PORT_TYPE
load_out[3] <= x_coord[0].DB_MAX_OUTPUT_PORT_TYPE
load_out[4] <= x_coord[1].DB_MAX_OUTPUT_PORT_TYPE
load_out[5] <= x_coord[2].DB_MAX_OUTPUT_PORT_TYPE
load_out[6] <= x_coord[3].DB_MAX_OUTPUT_PORT_TYPE
load_out[7] <= x_coord[4].DB_MAX_OUTPUT_PORT_TYPE
load_out[8] <= x_coord[5].DB_MAX_OUTPUT_PORT_TYPE
load_out[9] <= x_coord[6].DB_MAX_OUTPUT_PORT_TYPE
load_out[10] <= x_coord[7].DB_MAX_OUTPUT_PORT_TYPE
load_out[11] <= pix2[0].DB_MAX_OUTPUT_PORT_TYPE
load_out[12] <= pix2[1].DB_MAX_OUTPUT_PORT_TYPE
load_out[13] <= pix2[2].DB_MAX_OUTPUT_PORT_TYPE
load_out[14] <= pix2[3].DB_MAX_OUTPUT_PORT_TYPE
load_out[15] <= pix2[4].DB_MAX_OUTPUT_PORT_TYPE
load_out[16] <= pix2[5].DB_MAX_OUTPUT_PORT_TYPE
load_out[17] <= pix2[6].DB_MAX_OUTPUT_PORT_TYPE
load_out[18] <= pix2[7].DB_MAX_OUTPUT_PORT_TYPE
load_out[19] <= pix1[0].DB_MAX_OUTPUT_PORT_TYPE
load_out[20] <= pix1[1].DB_MAX_OUTPUT_PORT_TYPE
load_out[21] <= pix1[2].DB_MAX_OUTPUT_PORT_TYPE
load_out[22] <= pix1[3].DB_MAX_OUTPUT_PORT_TYPE
load_out[23] <= pix1[4].DB_MAX_OUTPUT_PORT_TYPE
load_out[24] <= pix1[5].DB_MAX_OUTPUT_PORT_TYPE
load_out[25] <= pix1[6].DB_MAX_OUTPUT_PORT_TYPE
load_out[26] <= pix1[7].DB_MAX_OUTPUT_PORT_TYPE
bits[0] <= bits.DB_MAX_OUTPUT_PORT_TYPE
bits[1] <= bits.DB_MAX_OUTPUT_PORT_TYPE
bits[2] <= upper_color[0].DB_MAX_OUTPUT_PORT_TYPE
bits[3] <= upper_color[1].DB_MAX_OUTPUT_PORT_TYPE
bits[4] <= aprio.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|PPU:ppu|SpriteSet:sprite_gen|Sprite:sprite0
clk => aprio.CLK
clk => upper_color[0].CLK
clk => upper_color[1].CLK
clk => pix2[0].CLK
clk => pix2[1].CLK
clk => pix2[2].CLK
clk => pix2[3].CLK
clk => pix2[4].CLK
clk => pix2[5].CLK
clk => pix2[6].CLK
clk => pix2[7].CLK
clk => pix1[0].CLK
clk => pix1[1].CLK
clk => pix1[2].CLK
clk => pix1[3].CLK
clk => pix1[4].CLK
clk => pix1[5].CLK
clk => pix1[6].CLK
clk => pix1[7].CLK
clk => x_coord[0].CLK
clk => x_coord[1].CLK
clk => x_coord[2].CLK
clk => x_coord[3].CLK
clk => x_coord[4].CLK
clk => x_coord[5].CLK
clk => x_coord[6].CLK
clk => x_coord[7].CLK
ce => aprio.ENA
ce => upper_color[0].ENA
ce => upper_color[1].ENA
ce => pix2[0].ENA
ce => pix2[1].ENA
ce => pix2[2].ENA
ce => pix2[3].ENA
ce => pix2[4].ENA
ce => pix2[5].ENA
ce => pix2[6].ENA
ce => pix2[7].ENA
ce => pix1[0].ENA
ce => pix1[1].ENA
ce => pix1[2].ENA
ce => pix1[3].ENA
ce => pix1[4].ENA
ce => pix1[5].ENA
ce => pix1[6].ENA
ce => pix1[7].ENA
ce => x_coord[0].ENA
ce => x_coord[1].ENA
ce => x_coord[2].ENA
ce => x_coord[3].ENA
ce => x_coord[4].ENA
ce => x_coord[5].ENA
ce => x_coord[6].ENA
ce => x_coord[7].ENA
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => x_coord.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix1.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
enable => pix2.OUTPUTSELECT
load[0] => upper_color.OUTPUTSELECT
load[0] => upper_color.OUTPUTSELECT
load[0] => aprio.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[1] => x_coord.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[2] => pix2.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load[3] => pix1.OUTPUTSELECT
load_in[0] => aprio.DATAB
load_in[1] => upper_color.DATAB
load_in[2] => upper_color.DATAB
load_in[3] => x_coord.DATAB
load_in[4] => x_coord.DATAB
load_in[5] => x_coord.DATAB
load_in[6] => x_coord.DATAB
load_in[7] => x_coord.DATAB
load_in[8] => x_coord.DATAB
load_in[9] => x_coord.DATAB
load_in[10] => x_coord.DATAB
load_in[11] => pix2.DATAB
load_in[12] => pix2.DATAB
load_in[13] => pix2.DATAB
load_in[14] => pix2.DATAB
load_in[15] => pix2.DATAB
load_in[16] => pix2.DATAB
load_in[17] => pix2.DATAB
load_in[18] => pix2.DATAB
load_in[19] => pix1.DATAB
load_in[20] => pix1.DATAB
load_in[21] => pix1.DATAB
load_in[22] => pix1.DATAB
load_in[23] => pix1.DATAB
load_in[24] => pix1.DATAB
load_in[25] => pix1.DATAB
load_in[26] => pix1.DATAB
load_out[0] <= aprio.DB_MAX_OUTPUT_PORT_TYPE
load_out[1] <= upper_color[0].DB_MAX_OUTPUT_PORT_TYPE
load_out[2] <= upper_color[1].DB_MAX_OUTPUT_PORT_TYPE
load_out[3] <= x_coord[0].DB_MAX_OUTPUT_PORT_TYPE
load_out[4] <= x_coord[1].DB_MAX_OUTPUT_PORT_TYPE
load_out[5] <= x_coord[2].DB_MAX_OUTPUT_PORT_TYPE
load_out[6] <= x_coord[3].DB_MAX_OUTPUT_PORT_TYPE
load_out[7] <= x_coord[4].DB_MAX_OUTPUT_PORT_TYPE
load_out[8] <= x_coord[5].DB_MAX_OUTPUT_PORT_TYPE
load_out[9] <= x_coord[6].DB_MAX_OUTPUT_PORT_TYPE
load_out[10] <= x_coord[7].DB_MAX_OUTPUT_PORT_TYPE
load_out[11] <= pix2[0].DB_MAX_OUTPUT_PORT_TYPE
load_out[12] <= pix2[1].DB_MAX_OUTPUT_PORT_TYPE
load_out[13] <= pix2[2].DB_MAX_OUTPUT_PORT_TYPE
load_out[14] <= pix2[3].DB_MAX_OUTPUT_PORT_TYPE
load_out[15] <= pix2[4].DB_MAX_OUTPUT_PORT_TYPE
load_out[16] <= pix2[5].DB_MAX_OUTPUT_PORT_TYPE
load_out[17] <= pix2[6].DB_MAX_OUTPUT_PORT_TYPE
load_out[18] <= pix2[7].DB_MAX_OUTPUT_PORT_TYPE
load_out[19] <= pix1[0].DB_MAX_OUTPUT_PORT_TYPE
load_out[20] <= pix1[1].DB_MAX_OUTPUT_PORT_TYPE
load_out[21] <= pix1[2].DB_MAX_OUTPUT_PORT_TYPE
load_out[22] <= pix1[3].DB_MAX_OUTPUT_PORT_TYPE
load_out[23] <= pix1[4].DB_MAX_OUTPUT_PORT_TYPE
load_out[24] <= pix1[5].DB_MAX_OUTPUT_PORT_TYPE
load_out[25] <= pix1[6].DB_MAX_OUTPUT_PORT_TYPE
load_out[26] <= pix1[7].DB_MAX_OUTPUT_PORT_TYPE
bits[0] <= bits.DB_MAX_OUTPUT_PORT_TYPE
bits[1] <= bits.DB_MAX_OUTPUT_PORT_TYPE
bits[2] <= upper_color[0].DB_MAX_OUTPUT_PORT_TYPE
bits[3] <= upper_color[1].DB_MAX_OUTPUT_PORT_TYPE
bits[4] <= aprio.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|PPU:ppu|PixelMuxer:pixel_muxer
bg[0] => bg_flag.IN0
bg[0] => out.DATAA
bg[1] => bg_flag.IN1
bg[1] => out.DATAA
bg[2] => out.DATAA
bg[3] => out.DATAA
obj[0] => obj_flag.IN0
obj[0] => out.DATAB
obj[1] => obj_flag.IN1
obj[1] => out.DATAB
obj[2] => out.DATAB
obj[3] => out.DATAB
obj_prio => is_obj.IN1
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
is_obj <= is_obj.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|PPU:ppu|PaletteRam:palette_ram
clk => palette.we_a.CLK
clk => palette.waddr_a[4].CLK
clk => palette.waddr_a[3].CLK
clk => palette.waddr_a[2].CLK
clk => palette.waddr_a[1].CLK
clk => palette.waddr_a[0].CLK
clk => palette.data_a[5].CLK
clk => palette.data_a[4].CLK
clk => palette.data_a[3].CLK
clk => palette.data_a[2].CLK
clk => palette.data_a[1].CLK
clk => palette.data_a[0].CLK
clk => palette.CLK0
ce => always0.IN0
addr[0] => palette.raddr_a[0].DATAA
addr[0] => Equal0.IN31
addr[1] => palette.raddr_a[1].DATAA
addr[1] => Equal0.IN30
addr[2] => palette.raddr_a[2].DATAA
addr[2] => Equal1.IN31
addr[3] => palette.raddr_a[3].DATAA
addr[3] => Equal1.IN30
addr[4] => palette.raddr_a[4].DATAA
din[0] => palette.data_a[0].DATAIN
din[0] => palette.DATAIN
din[1] => palette.data_a[1].DATAIN
din[1] => palette.DATAIN1
din[2] => palette.data_a[2].DATAIN
din[2] => palette.DATAIN2
din[3] => palette.data_a[3].DATAIN
din[3] => palette.DATAIN3
din[4] => palette.data_a[4].DATAIN
din[4] => palette.DATAIN4
din[5] => palette.data_a[5].DATAIN
din[5] => palette.DATAIN5
dout[0] <= palette.DATAOUT
dout[1] <= palette.DATAOUT1
dout[2] <= palette.DATAOUT2
dout[3] <= palette.DATAOUT3
dout[4] <= palette.DATAOUT4
dout[5] <= palette.DATAOUT5
write => always0.IN1


|NES_TOP|NES:nes|MultiMapper:multi_mapper
clk => clk.IN19
ce => ce.IN16
ppu_ce => ppu_ce.IN3
reset => reset.IN18
ppuflags[0] => ppuflags[0].IN1
ppuflags[1] => ppuflags[1].IN1
ppuflags[2] => ppuflags[2].IN1
ppuflags[3] => ppuflags[3].IN1
ppuflags[4] => ppuflags[4].IN1
ppuflags[5] => ppuflags[5].IN1
ppuflags[6] => ppuflags[6].IN1
ppuflags[7] => ppuflags[7].IN1
ppuflags[8] => ppuflags[8].IN1
ppuflags[9] => ppuflags[9].IN1
ppuflags[10] => ppuflags[10].IN1
ppuflags[11] => ppuflags[11].IN1
ppuflags[12] => ppuflags[12].IN1
ppuflags[13] => ppuflags[13].IN1
ppuflags[14] => ppuflags[14].IN1
ppuflags[15] => ppuflags[15].IN1
ppuflags[16] => ppuflags[16].IN1
ppuflags[17] => ppuflags[17].IN1
ppuflags[18] => ppuflags[18].IN1
ppuflags[19] => ppuflags[19].IN1
flags[0] => flags[0].IN18
flags[1] => flags[1].IN18
flags[2] => flags[2].IN18
flags[3] => flags[3].IN18
flags[4] => flags[4].IN18
flags[5] => flags[5].IN18
flags[6] => flags[6].IN18
flags[7] => flags[7].IN18
flags[8] => flags[8].IN18
flags[9] => flags[9].IN18
flags[10] => flags[10].IN18
flags[11] => flags[11].IN18
flags[12] => flags[12].IN18
flags[13] => flags[13].IN18
flags[14] => flags[14].IN18
flags[15] => flags[15].IN18
flags[16] => flags[16].IN18
flags[17] => flags[17].IN18
flags[18] => flags[18].IN18
flags[19] => flags[19].IN18
flags[20] => flags[20].IN18
flags[21] => flags[21].IN18
flags[22] => flags[22].IN18
flags[23] => flags[23].IN18
flags[24] => flags[24].IN18
flags[25] => flags[25].IN18
flags[26] => flags[26].IN18
flags[27] => flags[27].IN18
flags[28] => flags[28].IN18
flags[29] => flags[29].IN18
flags[30] => flags[30].IN18
flags[31] => flags[31].IN18
prg_ain[0] => prg_ain[0].IN19
prg_ain[1] => prg_ain[1].IN19
prg_ain[2] => prg_ain[2].IN19
prg_ain[3] => prg_ain[3].IN19
prg_ain[4] => prg_ain[4].IN19
prg_ain[5] => prg_ain[5].IN19
prg_ain[6] => prg_ain[6].IN19
prg_ain[7] => prg_ain[7].IN19
prg_ain[8] => prg_ain[8].IN19
prg_ain[9] => prg_ain[9].IN19
prg_ain[10] => prg_ain[10].IN19
prg_ain[11] => prg_ain[11].IN19
prg_ain[12] => prg_ain[12].IN19
prg_ain[13] => prg_ain[13].IN19
prg_ain[14] => prg_ain[14].IN19
prg_ain[15] => prg_ain[15].IN19
prg_aout[0] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[1] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[2] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[3] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[4] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[5] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[6] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[7] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[8] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[9] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[10] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[11] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[12] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[13] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[14] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[15] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[16] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[17] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[18] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[19] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[20] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[21] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_read => prg_read.IN18
prg_write => prg_write.IN18
prg_din[0] => prg_din[0].IN17
prg_din[1] => prg_din[1].IN17
prg_din[2] => prg_din[2].IN17
prg_din[3] => prg_din[3].IN17
prg_din[4] => prg_din[4].IN17
prg_din[5] => prg_din[5].IN17
prg_din[6] => prg_din[6].IN17
prg_din[7] => prg_din[7].IN17
prg_dout[0] <= prg_dout.DB_MAX_OUTPUT_PORT_TYPE
prg_dout[1] <= prg_dout.DB_MAX_OUTPUT_PORT_TYPE
prg_dout[2] <= prg_dout.DB_MAX_OUTPUT_PORT_TYPE
prg_dout[3] <= prg_dout.DB_MAX_OUTPUT_PORT_TYPE
prg_dout[4] <= prg_dout.DB_MAX_OUTPUT_PORT_TYPE
prg_dout[5] <= prg_dout.DB_MAX_OUTPUT_PORT_TYPE
prg_dout[6] <= prg_dout.DB_MAX_OUTPUT_PORT_TYPE
prg_dout[7] <= prg_dout.DB_MAX_OUTPUT_PORT_TYPE
prg_from_ram[0] => prg_from_ram[0].IN1
prg_from_ram[1] => prg_from_ram[1].IN1
prg_from_ram[2] => prg_from_ram[2].IN1
prg_from_ram[3] => prg_from_ram[3].IN1
prg_from_ram[4] => prg_from_ram[4].IN1
prg_from_ram[5] => prg_from_ram[5].IN1
prg_from_ram[6] => prg_from_ram[6].IN1
prg_from_ram[7] => prg_from_ram[7].IN1
prg_allow <= prg_allow.DB_MAX_OUTPUT_PORT_TYPE
chr_read => chr_read.IN1
chr_ain[0] => chr_ain[0].IN19
chr_ain[1] => chr_ain[1].IN19
chr_ain[2] => chr_ain[2].IN19
chr_ain[3] => chr_ain[3].IN19
chr_ain[4] => chr_ain[4].IN19
chr_ain[5] => chr_ain[5].IN19
chr_ain[6] => chr_ain[6].IN19
chr_ain[7] => chr_ain[7].IN19
chr_ain[8] => chr_ain[8].IN19
chr_ain[9] => chr_ain[9].IN19
chr_ain[10] => chr_ain[10].IN19
chr_ain[11] => chr_ain[11].IN19
chr_ain[12] => chr_ain[12].IN19
chr_ain[13] => chr_ain[13].IN19
chr_aout[0] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[1] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[2] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[3] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[4] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[5] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[6] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[7] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[8] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[9] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[10] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[11] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[12] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[13] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[14] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[15] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[16] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[17] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[18] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[19] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[20] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[21] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_dout[0] <= MMC5:mmc5.port14
chr_dout[1] <= MMC5:mmc5.port14
chr_dout[2] <= MMC5:mmc5.port14
chr_dout[3] <= MMC5:mmc5.port14
chr_dout[4] <= MMC5:mmc5.port14
chr_dout[5] <= MMC5:mmc5.port14
chr_dout[6] <= MMC5:mmc5.port14
chr_dout[7] <= MMC5:mmc5.port14
has_chr_dout <= has_chr_dout.DB_MAX_OUTPUT_PORT_TYPE
chr_allow <= Selector47.DB_MAX_OUTPUT_PORT_TYPE
vram_a10 <= Selector45.DB_MAX_OUTPUT_PORT_TYPE
vram_ce <= Selector46.DB_MAX_OUTPUT_PORT_TYPE
irq <= Selector48.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|MultiMapper:multi_mapper|MMC0:mmc0
clk => ~NO_FANOUT~
ce => ~NO_FANOUT~
flags[0] => ~NO_FANOUT~
flags[1] => ~NO_FANOUT~
flags[2] => ~NO_FANOUT~
flags[3] => ~NO_FANOUT~
flags[4] => ~NO_FANOUT~
flags[5] => ~NO_FANOUT~
flags[6] => ~NO_FANOUT~
flags[7] => ~NO_FANOUT~
flags[8] => ~NO_FANOUT~
flags[9] => ~NO_FANOUT~
flags[10] => ~NO_FANOUT~
flags[11] => ~NO_FANOUT~
flags[12] => ~NO_FANOUT~
flags[13] => ~NO_FANOUT~
flags[14] => vram_a10.OUTPUTSELECT
flags[15] => chr_allow.DATAIN
flags[16] => ~NO_FANOUT~
flags[17] => ~NO_FANOUT~
flags[18] => ~NO_FANOUT~
flags[19] => ~NO_FANOUT~
flags[20] => ~NO_FANOUT~
flags[21] => ~NO_FANOUT~
flags[22] => ~NO_FANOUT~
flags[23] => ~NO_FANOUT~
flags[24] => ~NO_FANOUT~
flags[25] => ~NO_FANOUT~
flags[26] => ~NO_FANOUT~
flags[27] => ~NO_FANOUT~
flags[28] => ~NO_FANOUT~
flags[29] => ~NO_FANOUT~
flags[30] => ~NO_FANOUT~
flags[31] => ~NO_FANOUT~
prg_ain[0] => prg_aout[0].DATAIN
prg_ain[1] => prg_aout[1].DATAIN
prg_ain[2] => prg_aout[2].DATAIN
prg_ain[3] => prg_aout[3].DATAIN
prg_ain[4] => prg_aout[4].DATAIN
prg_ain[5] => prg_aout[5].DATAIN
prg_ain[6] => prg_aout[6].DATAIN
prg_ain[7] => prg_aout[7].DATAIN
prg_ain[8] => prg_aout[8].DATAIN
prg_ain[9] => prg_aout[9].DATAIN
prg_ain[10] => prg_aout[10].DATAIN
prg_ain[11] => prg_aout[11].DATAIN
prg_ain[12] => prg_aout[12].DATAIN
prg_ain[13] => prg_aout[13].DATAIN
prg_ain[14] => prg_aout[14].DATAIN
prg_ain[15] => prg_allow.IN0
prg_aout[0] <= prg_ain[0].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[1] <= prg_ain[1].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[2] <= prg_ain[2].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[3] <= prg_ain[3].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[4] <= prg_ain[4].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[5] <= prg_ain[5].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[6] <= prg_ain[6].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[7] <= prg_ain[7].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[8] <= prg_ain[8].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[9] <= prg_ain[9].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[10] <= prg_ain[10].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[11] <= prg_ain[11].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[12] <= prg_ain[12].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[13] <= prg_ain[13].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[14] <= prg_ain[14].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[15] <= <GND>
prg_aout[16] <= <GND>
prg_aout[17] <= <GND>
prg_aout[18] <= <GND>
prg_aout[19] <= <GND>
prg_aout[20] <= <GND>
prg_aout[21] <= <GND>
prg_read => ~NO_FANOUT~
prg_write => prg_allow.IN1
prg_din[0] => ~NO_FANOUT~
prg_din[1] => ~NO_FANOUT~
prg_din[2] => ~NO_FANOUT~
prg_din[3] => ~NO_FANOUT~
prg_din[4] => ~NO_FANOUT~
prg_din[5] => ~NO_FANOUT~
prg_din[6] => ~NO_FANOUT~
prg_din[7] => ~NO_FANOUT~
prg_allow <= prg_allow.DB_MAX_OUTPUT_PORT_TYPE
chr_ain[0] => chr_aout[0].DATAIN
chr_ain[1] => chr_aout[1].DATAIN
chr_ain[2] => chr_aout[2].DATAIN
chr_ain[3] => chr_aout[3].DATAIN
chr_ain[4] => chr_aout[4].DATAIN
chr_ain[5] => chr_aout[5].DATAIN
chr_ain[6] => chr_aout[6].DATAIN
chr_ain[7] => chr_aout[7].DATAIN
chr_ain[8] => chr_aout[8].DATAIN
chr_ain[9] => chr_aout[9].DATAIN
chr_ain[10] => vram_a10.DATAB
chr_ain[10] => chr_aout[10].DATAIN
chr_ain[11] => vram_a10.DATAA
chr_ain[11] => chr_aout[11].DATAIN
chr_ain[12] => chr_aout[12].DATAIN
chr_ain[13] => vram_ce.DATAIN
chr_aout[0] <= chr_ain[0].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[1] <= chr_ain[1].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[2] <= chr_ain[2].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[3] <= chr_ain[3].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[4] <= chr_ain[4].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[5] <= chr_ain[5].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[6] <= chr_ain[6].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[7] <= chr_ain[7].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[8] <= chr_ain[8].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[9] <= chr_ain[9].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[10] <= chr_ain[10].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[11] <= chr_ain[11].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[12] <= chr_ain[12].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[13] <= <GND>
chr_aout[14] <= <GND>
chr_aout[15] <= <GND>
chr_aout[16] <= <GND>
chr_aout[17] <= <GND>
chr_aout[18] <= <GND>
chr_aout[19] <= <GND>
chr_aout[20] <= <GND>
chr_aout[21] <= <VCC>
chr_allow <= flags[15].DB_MAX_OUTPUT_PORT_TYPE
vram_a10 <= vram_a10.DB_MAX_OUTPUT_PORT_TYPE
vram_ce <= chr_ain[13].DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|MultiMapper:multi_mapper|MMC1:mmc1
clk => chr_bank_0[0].CLK
clk => chr_bank_0[1].CLK
clk => chr_bank_0[2].CLK
clk => chr_bank_0[3].CLK
clk => chr_bank_0[4].CLK
clk => chr_bank_1[0].CLK
clk => chr_bank_1[1].CLK
clk => chr_bank_1[2].CLK
clk => chr_bank_1[3].CLK
clk => chr_bank_1[4].CLK
clk => prg_bank[0].CLK
clk => prg_bank[1].CLK
clk => prg_bank[2].CLK
clk => prg_bank[3].CLK
clk => control[0].CLK
clk => control[1].CLK
clk => control[2].CLK
clk => control[3].CLK
clk => control[4].CLK
clk => shift[0].CLK
clk => shift[1].CLK
clk => shift[2].CLK
clk => shift[3].CLK
clk => shift[4].CLK
ce => shift.OUTPUTSELECT
ce => shift.OUTPUTSELECT
ce => shift.OUTPUTSELECT
ce => shift.OUTPUTSELECT
ce => shift.OUTPUTSELECT
ce => control.OUTPUTSELECT
ce => control.OUTPUTSELECT
ce => control.OUTPUTSELECT
ce => control.OUTPUTSELECT
ce => control.OUTPUTSELECT
ce => prg_bank.OUTPUTSELECT
ce => prg_bank.OUTPUTSELECT
ce => prg_bank.OUTPUTSELECT
ce => prg_bank.OUTPUTSELECT
ce => chr_bank_1.OUTPUTSELECT
ce => chr_bank_1.OUTPUTSELECT
ce => chr_bank_1.OUTPUTSELECT
ce => chr_bank_1.OUTPUTSELECT
ce => chr_bank_1.OUTPUTSELECT
ce => chr_bank_0.OUTPUTSELECT
ce => chr_bank_0.OUTPUTSELECT
ce => chr_bank_0.OUTPUTSELECT
ce => chr_bank_0.OUTPUTSELECT
ce => chr_bank_0.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => shift.OUTPUTSELECT
reset => control.OUTPUTSELECT
reset => control.OUTPUTSELECT
reset => control.OUTPUTSELECT
reset => control.OUTPUTSELECT
reset => control.OUTPUTSELECT
reset => chr_bank_0[2].ENA
reset => chr_bank_0[1].ENA
reset => chr_bank_0[0].ENA
reset => chr_bank_0[3].ENA
reset => chr_bank_0[4].ENA
reset => chr_bank_1[0].ENA
reset => chr_bank_1[1].ENA
reset => chr_bank_1[2].ENA
reset => chr_bank_1[3].ENA
reset => chr_bank_1[4].ENA
reset => prg_bank[0].ENA
reset => prg_bank[1].ENA
reset => prg_bank[2].ENA
reset => prg_bank[3].ENA
flags[0] => ~NO_FANOUT~
flags[1] => ~NO_FANOUT~
flags[2] => ~NO_FANOUT~
flags[3] => ~NO_FANOUT~
flags[4] => ~NO_FANOUT~
flags[5] => ~NO_FANOUT~
flags[6] => ~NO_FANOUT~
flags[7] => ~NO_FANOUT~
flags[8] => ~NO_FANOUT~
flags[9] => ~NO_FANOUT~
flags[10] => ~NO_FANOUT~
flags[11] => ~NO_FANOUT~
flags[12] => ~NO_FANOUT~
flags[13] => ~NO_FANOUT~
flags[14] => ~NO_FANOUT~
flags[15] => chr_allow.DATAIN
flags[16] => ~NO_FANOUT~
flags[17] => ~NO_FANOUT~
flags[18] => ~NO_FANOUT~
flags[19] => ~NO_FANOUT~
flags[20] => ~NO_FANOUT~
flags[21] => ~NO_FANOUT~
flags[22] => ~NO_FANOUT~
flags[23] => ~NO_FANOUT~
flags[24] => ~NO_FANOUT~
flags[25] => ~NO_FANOUT~
flags[26] => ~NO_FANOUT~
flags[27] => ~NO_FANOUT~
flags[28] => ~NO_FANOUT~
flags[29] => ~NO_FANOUT~
flags[30] => ~NO_FANOUT~
flags[31] => ~NO_FANOUT~
prg_ain[0] => LessThan0.IN32
prg_ain[0] => LessThan1.IN32
prg_ain[0] => prg_aout[0].DATAIN
prg_ain[1] => LessThan0.IN31
prg_ain[1] => LessThan1.IN31
prg_ain[1] => prg_aout[1].DATAIN
prg_ain[2] => LessThan0.IN30
prg_ain[2] => LessThan1.IN30
prg_ain[2] => prg_aout[2].DATAIN
prg_ain[3] => LessThan0.IN29
prg_ain[3] => LessThan1.IN29
prg_ain[3] => prg_aout[3].DATAIN
prg_ain[4] => LessThan0.IN28
prg_ain[4] => LessThan1.IN28
prg_ain[4] => prg_aout[4].DATAIN
prg_ain[5] => LessThan0.IN27
prg_ain[5] => LessThan1.IN27
prg_ain[5] => prg_aout[5].DATAIN
prg_ain[6] => LessThan0.IN26
prg_ain[6] => LessThan1.IN26
prg_ain[6] => prg_aout[6].DATAIN
prg_ain[7] => LessThan0.IN25
prg_ain[7] => LessThan1.IN25
prg_ain[7] => prg_aout[7].DATAIN
prg_ain[8] => LessThan0.IN24
prg_ain[8] => LessThan1.IN24
prg_ain[8] => prg_aout[8].DATAIN
prg_ain[9] => LessThan0.IN23
prg_ain[9] => LessThan1.IN23
prg_ain[9] => prg_aout[9].DATAIN
prg_ain[10] => LessThan0.IN22
prg_ain[10] => LessThan1.IN22
prg_ain[10] => prg_aout[10].DATAIN
prg_ain[11] => LessThan0.IN21
prg_ain[11] => LessThan1.IN21
prg_ain[11] => prg_aout[11].DATAIN
prg_ain[12] => LessThan0.IN20
prg_ain[12] => LessThan1.IN20
prg_ain[12] => prg_aout[12].DATAIN
prg_ain[13] => Decoder0.IN1
prg_ain[13] => LessThan0.IN19
prg_ain[13] => LessThan1.IN19
prg_ain[13] => prg_aout.DATAA
prg_ain[14] => Decoder0.IN0
prg_ain[14] => Mux0.IN2
prg_ain[14] => Mux1.IN2
prg_ain[14] => Mux2.IN2
prg_ain[14] => Mux3.IN2
prg_ain[14] => Mux3.IN3
prg_ain[14] => Mux3.IN4
prg_ain[14] => Mux3.IN5
prg_ain[14] => Mux3.IN6
prg_ain[14] => LessThan0.IN18
prg_ain[14] => LessThan1.IN18
prg_ain[15] => always0.IN0
prg_ain[15] => LessThan0.IN17
prg_ain[15] => LessThan1.IN17
prg_ain[15] => prg_allow.IN0
prg_aout[0] <= prg_ain[0].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[1] <= prg_ain[1].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[2] <= prg_ain[2].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[3] <= prg_ain[3].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[4] <= prg_ain[4].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[5] <= prg_ain[5].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[6] <= prg_ain[6].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[7] <= prg_ain[7].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[8] <= prg_ain[8].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[9] <= prg_ain[9].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[10] <= prg_ain[10].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[11] <= prg_ain[11].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[12] <= prg_ain[12].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[13] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[14] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[15] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[16] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[17] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[18] <= prg_is_ram.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[19] <= prg_is_ram.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[20] <= prg_is_ram.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[21] <= prg_is_ram.DB_MAX_OUTPUT_PORT_TYPE
prg_read => ~NO_FANOUT~
prg_write => always0.IN1
prg_write => prg_allow.IN1
prg_din[0] => chr_bank_1.DATAB
prg_din[0] => chr_bank_0.DATAB
prg_din[0] => control.DATAB
prg_din[0] => shift.DATAA
prg_din[1] => ~NO_FANOUT~
prg_din[2] => ~NO_FANOUT~
prg_din[3] => ~NO_FANOUT~
prg_din[4] => ~NO_FANOUT~
prg_din[5] => ~NO_FANOUT~
prg_din[6] => ~NO_FANOUT~
prg_din[7] => shift.OUTPUTSELECT
prg_din[7] => shift.OUTPUTSELECT
prg_din[7] => shift.OUTPUTSELECT
prg_din[7] => shift.OUTPUTSELECT
prg_din[7] => shift.OUTPUTSELECT
prg_din[7] => control.OUTPUTSELECT
prg_din[7] => control.OUTPUTSELECT
prg_din[7] => control.OUTPUTSELECT
prg_din[7] => control.OUTPUTSELECT
prg_din[7] => control.OUTPUTSELECT
prg_din[7] => prg_bank.OUTPUTSELECT
prg_din[7] => prg_bank.OUTPUTSELECT
prg_din[7] => prg_bank.OUTPUTSELECT
prg_din[7] => prg_bank.OUTPUTSELECT
prg_din[7] => chr_bank_1.OUTPUTSELECT
prg_din[7] => chr_bank_1.OUTPUTSELECT
prg_din[7] => chr_bank_1.OUTPUTSELECT
prg_din[7] => chr_bank_1.OUTPUTSELECT
prg_din[7] => chr_bank_1.OUTPUTSELECT
prg_din[7] => chr_bank_0.OUTPUTSELECT
prg_din[7] => chr_bank_0.OUTPUTSELECT
prg_din[7] => chr_bank_0.OUTPUTSELECT
prg_din[7] => chr_bank_0.OUTPUTSELECT
prg_din[7] => chr_bank_0.OUTPUTSELECT
prg_allow <= prg_allow.DB_MAX_OUTPUT_PORT_TYPE
chr_ain[0] => chr_aout[0].DATAIN
chr_ain[1] => chr_aout[1].DATAIN
chr_ain[2] => chr_aout[2].DATAIN
chr_ain[3] => chr_aout[3].DATAIN
chr_ain[4] => chr_aout[4].DATAIN
chr_ain[5] => chr_aout[5].DATAIN
chr_ain[6] => chr_aout[6].DATAIN
chr_ain[7] => chr_aout[7].DATAIN
chr_ain[8] => chr_aout[8].DATAIN
chr_ain[9] => chr_aout[9].DATAIN
chr_ain[10] => Mux5.IN3
chr_ain[10] => chr_aout[10].DATAIN
chr_ain[11] => Mux5.IN2
chr_ain[11] => chr_aout[11].DATAIN
chr_ain[12] => Decoder1.IN0
chr_ain[12] => Mux4.IN0
chr_ain[12] => Mux4.IN1
chr_ain[12] => Mux4.IN2
chr_ain[13] => vram_ce.DATAIN
chr_aout[0] <= chr_ain[0].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[1] <= chr_ain[1].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[2] <= chr_ain[2].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[3] <= chr_ain[3].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[4] <= chr_ain[4].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[5] <= chr_ain[5].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[6] <= chr_ain[6].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[7] <= chr_ain[7].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[8] <= chr_ain[8].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[9] <= chr_ain[9].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[10] <= chr_ain[10].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[11] <= chr_ain[11].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[12] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[13] <= chrsel.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[14] <= chrsel.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[15] <= chrsel.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[16] <= chrsel.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[17] <= <GND>
chr_aout[18] <= <GND>
chr_aout[19] <= <GND>
chr_aout[20] <= <GND>
chr_aout[21] <= <VCC>
chr_allow <= flags[15].DB_MAX_OUTPUT_PORT_TYPE
vram_a10 <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
vram_ce <= chr_ain[13].DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper28:map28
clk => a53chr[0].CLK
clk => a53chr[1].CLK
clk => selreg[0].CLK
clk => selreg[1].CLK
clk => inner[0].CLK
clk => inner[1].CLK
clk => inner[2].CLK
clk => inner[3].CLK
clk => outer[0].CLK
clk => outer[1].CLK
clk => outer[2].CLK
clk => outer[3].CLK
clk => mode[0].CLK
clk => mode[1].CLK
clk => mode[2].CLK
clk => mode[3].CLK
clk => mode[4].CLK
clk => mode[5].CLK
ce => selreg.OUTPUTSELECT
ce => selreg.OUTPUTSELECT
ce => outer.OUTPUTSELECT
ce => outer.OUTPUTSELECT
ce => outer.OUTPUTSELECT
ce => outer.OUTPUTSELECT
ce => mode.OUTPUTSELECT
ce => mode.OUTPUTSELECT
ce => mode.OUTPUTSELECT
ce => mode.OUTPUTSELECT
ce => mode.OUTPUTSELECT
ce => mode.OUTPUTSELECT
ce => inner.OUTPUTSELECT
ce => inner.OUTPUTSELECT
ce => inner.OUTPUTSELECT
ce => inner.OUTPUTSELECT
ce => a53chr.OUTPUTSELECT
ce => a53chr.OUTPUTSELECT
reset => mode.OUTPUTSELECT
reset => mode.OUTPUTSELECT
reset => mode.OUTPUTSELECT
reset => mode.OUTPUTSELECT
reset => mode.OUTPUTSELECT
reset => mode.OUTPUTSELECT
reset => outer.OUTPUTSELECT
reset => outer.OUTPUTSELECT
reset => outer.OUTPUTSELECT
reset => outer.OUTPUTSELECT
reset => inner.OUTPUTSELECT
reset => inner.OUTPUTSELECT
reset => inner.OUTPUTSELECT
reset => inner.OUTPUTSELECT
reset => selreg.OUTPUTSELECT
reset => selreg.OUTPUTSELECT
reset => a53chr[1].ENA
reset => a53chr[0].ENA
flags[0] => Equal0.IN4
flags[0] => Equal1.IN30
flags[0] => Equal2.IN31
flags[0] => Equal3.IN55
flags[0] => Equal4.IN55
flags[1] => Equal0.IN3
flags[1] => Equal1.IN55
flags[1] => Equal2.IN30
flags[1] => Equal3.IN54
flags[1] => Equal4.IN54
flags[2] => Equal0.IN7
flags[2] => Equal1.IN29
flags[2] => Equal2.IN29
flags[2] => Equal3.IN29
flags[2] => Equal4.IN53
flags[3] => Equal0.IN6
flags[3] => Equal1.IN28
flags[3] => Equal2.IN28
flags[3] => Equal3.IN28
flags[3] => Equal4.IN28
flags[4] => Equal0.IN5
flags[4] => Equal1.IN27
flags[4] => Equal2.IN27
flags[4] => Equal3.IN27
flags[4] => Equal4.IN27
flags[5] => Equal0.IN2
flags[5] => Equal1.IN26
flags[5] => Equal2.IN26
flags[5] => Equal3.IN26
flags[5] => Equal4.IN26
flags[6] => Equal0.IN1
flags[6] => Equal1.IN25
flags[6] => Equal2.IN25
flags[6] => Equal3.IN25
flags[6] => Equal4.IN25
flags[7] => Equal0.IN0
flags[7] => Equal1.IN24
flags[7] => Equal2.IN24
flags[7] => Equal3.IN24
flags[7] => Equal4.IN24
flags[8] => ~NO_FANOUT~
flags[9] => ~NO_FANOUT~
flags[10] => ~NO_FANOUT~
flags[11] => ~NO_FANOUT~
flags[12] => ~NO_FANOUT~
flags[13] => ~NO_FANOUT~
flags[14] => mode.DATAB
flags[15] => chr_allow.DATAIN
flags[16] => ~NO_FANOUT~
flags[17] => ~NO_FANOUT~
flags[18] => ~NO_FANOUT~
flags[19] => ~NO_FANOUT~
flags[20] => ~NO_FANOUT~
flags[21] => ~NO_FANOUT~
flags[22] => ~NO_FANOUT~
flags[23] => ~NO_FANOUT~
flags[24] => ~NO_FANOUT~
flags[25] => ~NO_FANOUT~
flags[26] => ~NO_FANOUT~
flags[27] => ~NO_FANOUT~
flags[28] => ~NO_FANOUT~
flags[29] => ~NO_FANOUT~
flags[30] => ~NO_FANOUT~
flags[31] => ~NO_FANOUT~
prg_ain[0] => prg_aout[0].DATAIN
prg_ain[1] => prg_aout[1].DATAIN
prg_ain[2] => prg_aout[2].DATAIN
prg_ain[3] => prg_aout[3].DATAIN
prg_ain[4] => prg_aout[4].DATAIN
prg_ain[5] => prg_aout[5].DATAIN
prg_ain[6] => prg_aout[6].DATAIN
prg_ain[7] => prg_aout[7].DATAIN
prg_ain[8] => prg_aout[8].DATAIN
prg_ain[9] => prg_aout[9].DATAIN
prg_ain[10] => prg_aout[10].DATAIN
prg_ain[11] => prg_aout[11].DATAIN
prg_ain[12] => prg_aout[12].DATAIN
prg_ain[12] => Equal5.IN3
prg_ain[13] => prg_aout[13].DATAIN
prg_ain[13] => Equal5.IN1
prg_ain[14] => Mux2.IN0
prg_ain[14] => Mux3.IN0
prg_ain[14] => Mux4.IN0
prg_ain[14] => Decoder1.IN0
prg_ain[14] => a53prg.DATAA
prg_ain[14] => Equal5.IN2
prg_ain[15] => always0.IN0
prg_ain[15] => prg_allow.IN0
prg_ain[15] => Equal5.IN0
prg_aout[0] <= prg_ain[0].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[1] <= prg_ain[1].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[2] <= prg_ain[2].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[3] <= prg_ain[3].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[4] <= prg_ain[4].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[5] <= prg_ain[5].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[6] <= prg_ain[6].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[7] <= prg_ain[7].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[8] <= prg_ain[8].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[9] <= prg_ain[9].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[10] <= prg_ain[10].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[11] <= prg_ain[11].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[12] <= prg_ain[12].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[13] <= prg_ain[13].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[14] <= a53prg.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[15] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[16] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[17] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[18] <= outer[3].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[19] <= <GND>
prg_aout[20] <= <GND>
prg_aout[21] <= <GND>
prg_read => ~NO_FANOUT~
prg_write => always0.IN1
prg_write => always0.IN1
prg_write => prg_allow.IN1
prg_din[0] => selreg.DATAB
prg_din[0] => outer.DATAB
prg_din[0] => Mux0.IN2
prg_din[0] => inner.DATAB
prg_din[0] => a53chr.DATAB
prg_din[1] => outer.DATAB
prg_din[1] => mode.DATAB
prg_din[1] => inner.DATAB
prg_din[1] => a53chr.DATAB
prg_din[2] => outer.DATAB
prg_din[2] => mode.DATAB
prg_din[2] => inner.DATAB
prg_din[3] => outer.DATAB
prg_din[3] => mode.DATAB
prg_din[3] => inner.DATAB
prg_din[4] => concat.DATAA
prg_din[4] => mode.DATAB
prg_din[5] => mode.DATAB
prg_din[6] => ~NO_FANOUT~
prg_din[7] => selreg.DATAB
prg_allow <= prg_allow.DB_MAX_OUTPUT_PORT_TYPE
chr_ain[0] => chr_aout[0].DATAIN
chr_ain[1] => chr_aout[1].DATAIN
chr_ain[2] => chr_aout[2].DATAIN
chr_ain[3] => chr_aout[3].DATAIN
chr_ain[4] => chr_aout[4].DATAIN
chr_ain[5] => chr_aout[5].DATAIN
chr_ain[6] => chr_aout[6].DATAIN
chr_ain[7] => chr_aout[7].DATAIN
chr_ain[8] => chr_aout[8].DATAIN
chr_ain[9] => chr_aout[9].DATAIN
chr_ain[10] => Mux1.IN1
chr_ain[10] => chr_aout[10].DATAIN
chr_ain[11] => Mux1.IN0
chr_ain[11] => chr_aout[11].DATAIN
chr_ain[12] => chr_aout[12].DATAIN
chr_ain[13] => vram_ce.DATAIN
chr_aout[0] <= chr_ain[0].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[1] <= chr_ain[1].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[2] <= chr_ain[2].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[3] <= chr_ain[3].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[4] <= chr_ain[4].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[5] <= chr_ain[5].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[6] <= chr_ain[6].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[7] <= chr_ain[7].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[8] <= chr_ain[8].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[9] <= chr_ain[9].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[10] <= chr_ain[10].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[11] <= chr_ain[11].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[12] <= chr_ain[12].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[13] <= a53chr[0].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[14] <= a53chr[1].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[15] <= <GND>
chr_aout[16] <= <GND>
chr_aout[17] <= <GND>
chr_aout[18] <= <GND>
chr_aout[19] <= <GND>
chr_aout[20] <= <GND>
chr_aout[21] <= <VCC>
chr_allow <= flags[15].DB_MAX_OUTPUT_PORT_TYPE
vram_a10 <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
vram_ce <= chr_ain[13].DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|MultiMapper:multi_mapper|MMC2:mmc2
clk => latch_1.CLK
clk => latch_0.CLK
clk => prg_bank[0].CLK
clk => prg_bank[1].CLK
clk => prg_bank[2].CLK
clk => prg_bank[3].CLK
clk => chr_bank_0a[0].CLK
clk => chr_bank_0a[1].CLK
clk => chr_bank_0a[2].CLK
clk => chr_bank_0a[3].CLK
clk => chr_bank_0a[4].CLK
clk => chr_bank_0b[0].CLK
clk => chr_bank_0b[1].CLK
clk => chr_bank_0b[2].CLK
clk => chr_bank_0b[3].CLK
clk => chr_bank_0b[4].CLK
clk => chr_bank_1a[0].CLK
clk => chr_bank_1a[1].CLK
clk => chr_bank_1a[2].CLK
clk => chr_bank_1a[3].CLK
clk => chr_bank_1a[4].CLK
clk => chr_bank_1b[0].CLK
clk => chr_bank_1b[1].CLK
clk => chr_bank_1b[2].CLK
clk => chr_bank_1b[3].CLK
clk => chr_bank_1b[4].CLK
clk => mirroring.CLK
ce => always1.IN0
ce => chr_bank_0a[1].ENA
ce => chr_bank_0a[0].ENA
ce => prg_bank[3].ENA
ce => prg_bank[2].ENA
ce => prg_bank[1].ENA
ce => prg_bank[0].ENA
ce => chr_bank_0a[2].ENA
ce => chr_bank_0a[3].ENA
ce => chr_bank_0a[4].ENA
ce => chr_bank_0b[0].ENA
ce => chr_bank_0b[1].ENA
ce => chr_bank_0b[2].ENA
ce => chr_bank_0b[3].ENA
ce => chr_bank_0b[4].ENA
ce => chr_bank_1a[0].ENA
ce => chr_bank_1a[1].ENA
ce => chr_bank_1a[2].ENA
ce => chr_bank_1a[3].ENA
ce => chr_bank_1a[4].ENA
ce => chr_bank_1b[0].ENA
ce => chr_bank_1b[1].ENA
ce => chr_bank_1b[2].ENA
ce => chr_bank_1b[3].ENA
ce => chr_bank_1b[4].ENA
ce => mirroring.ENA
reset => ~NO_FANOUT~
flags[0] => ~NO_FANOUT~
flags[1] => ~NO_FANOUT~
flags[2] => ~NO_FANOUT~
flags[3] => ~NO_FANOUT~
flags[4] => ~NO_FANOUT~
flags[5] => ~NO_FANOUT~
flags[6] => ~NO_FANOUT~
flags[7] => ~NO_FANOUT~
flags[8] => ~NO_FANOUT~
flags[9] => ~NO_FANOUT~
flags[10] => ~NO_FANOUT~
flags[11] => ~NO_FANOUT~
flags[12] => ~NO_FANOUT~
flags[13] => ~NO_FANOUT~
flags[14] => ~NO_FANOUT~
flags[15] => chr_allow.DATAIN
flags[16] => ~NO_FANOUT~
flags[17] => ~NO_FANOUT~
flags[18] => ~NO_FANOUT~
flags[19] => ~NO_FANOUT~
flags[20] => ~NO_FANOUT~
flags[21] => ~NO_FANOUT~
flags[22] => ~NO_FANOUT~
flags[23] => ~NO_FANOUT~
flags[24] => ~NO_FANOUT~
flags[25] => ~NO_FANOUT~
flags[26] => ~NO_FANOUT~
flags[27] => ~NO_FANOUT~
flags[28] => ~NO_FANOUT~
flags[29] => ~NO_FANOUT~
flags[30] => ~NO_FANOUT~
flags[31] => ~NO_FANOUT~
prg_ain[0] => prg_aout[0].DATAIN
prg_ain[1] => prg_aout[1].DATAIN
prg_ain[2] => prg_aout[2].DATAIN
prg_ain[3] => prg_aout[3].DATAIN
prg_ain[4] => prg_aout[4].DATAIN
prg_ain[5] => prg_aout[5].DATAIN
prg_ain[6] => prg_aout[6].DATAIN
prg_ain[7] => prg_aout[7].DATAIN
prg_ain[8] => prg_aout[8].DATAIN
prg_ain[9] => prg_aout[9].DATAIN
prg_ain[10] => prg_aout[10].DATAIN
prg_ain[11] => prg_aout[11].DATAIN
prg_ain[12] => Decoder0.IN2
prg_ain[12] => prg_aout[12].DATAIN
prg_ain[13] => Decoder0.IN1
prg_ain[13] => Equal4.IN3
prg_ain[13] => prgsel.DATAA
prg_ain[14] => Decoder0.IN0
prg_ain[14] => Equal4.IN2
prg_ain[14] => prgsel.DATAA
prg_ain[15] => always0.IN0
prg_ain[15] => prg_allow.IN0
prg_aout[0] <= prg_ain[0].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[1] <= prg_ain[1].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[2] <= prg_ain[2].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[3] <= prg_ain[3].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[4] <= prg_ain[4].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[5] <= prg_ain[5].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[6] <= prg_ain[6].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[7] <= prg_ain[7].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[8] <= prg_ain[8].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[9] <= prg_ain[9].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[10] <= prg_ain[10].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[11] <= prg_ain[11].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[12] <= prg_ain[12].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[13] <= prgsel.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[14] <= prgsel.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[15] <= prgsel.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[16] <= prgsel.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[17] <= <GND>
prg_aout[18] <= <GND>
prg_aout[19] <= <GND>
prg_aout[20] <= <GND>
prg_aout[21] <= <GND>
prg_read => ~NO_FANOUT~
prg_write => always0.IN1
prg_write => prg_allow.IN1
prg_din[0] => mirroring.DATAB
prg_din[0] => chr_bank_1b.DATAB
prg_din[0] => chr_bank_1a.DATAB
prg_din[0] => chr_bank_0b.DATAB
prg_din[0] => chr_bank_0a.DATAB
prg_din[0] => prg_bank.DATAB
prg_din[1] => chr_bank_1b.DATAB
prg_din[1] => chr_bank_1a.DATAB
prg_din[1] => chr_bank_0b.DATAB
prg_din[1] => chr_bank_0a.DATAB
prg_din[1] => prg_bank.DATAB
prg_din[2] => chr_bank_1b.DATAB
prg_din[2] => chr_bank_1a.DATAB
prg_din[2] => chr_bank_0b.DATAB
prg_din[2] => chr_bank_0a.DATAB
prg_din[2] => prg_bank.DATAB
prg_din[3] => chr_bank_1b.DATAB
prg_din[3] => chr_bank_1a.DATAB
prg_din[3] => chr_bank_0b.DATAB
prg_din[3] => chr_bank_0a.DATAB
prg_din[3] => prg_bank.DATAB
prg_din[4] => chr_bank_1b.DATAB
prg_din[4] => chr_bank_1a.DATAB
prg_din[4] => chr_bank_0b.DATAB
prg_din[4] => chr_bank_0a.DATAB
prg_din[5] => ~NO_FANOUT~
prg_din[6] => ~NO_FANOUT~
prg_din[7] => ~NO_FANOUT~
prg_allow <= prg_allow.DB_MAX_OUTPUT_PORT_TYPE
chr_read => always1.IN1
chr_ain[0] => chr_aout[0].DATAIN
chr_ain[1] => chr_aout[1].DATAIN
chr_ain[2] => chr_aout[2].DATAIN
chr_ain[3] => chr_aout[3].DATAIN
chr_ain[3] => Equal0.IN16
chr_ain[3] => Equal1.IN16
chr_ain[3] => Equal2.IN16
chr_ain[3] => Equal3.IN16
chr_ain[4] => chr_aout[4].DATAIN
chr_ain[4] => Equal0.IN15
chr_ain[4] => Equal1.IN2
chr_ain[4] => Equal2.IN15
chr_ain[4] => Equal3.IN1
chr_ain[5] => chr_aout[5].DATAIN
chr_ain[5] => Equal0.IN2
chr_ain[5] => Equal1.IN15
chr_ain[5] => Equal2.IN1
chr_ain[5] => Equal3.IN15
chr_ain[6] => chr_aout[6].DATAIN
chr_ain[6] => Equal0.IN14
chr_ain[6] => Equal1.IN14
chr_ain[6] => Equal2.IN14
chr_ain[6] => Equal3.IN14
chr_ain[7] => chr_aout[7].DATAIN
chr_ain[7] => Equal0.IN13
chr_ain[7] => Equal1.IN13
chr_ain[7] => Equal2.IN13
chr_ain[7] => Equal3.IN13
chr_ain[8] => chr_aout[8].DATAIN
chr_ain[8] => Equal0.IN12
chr_ain[8] => Equal1.IN12
chr_ain[8] => Equal2.IN12
chr_ain[8] => Equal3.IN12
chr_ain[9] => chr_aout[9].DATAIN
chr_ain[9] => Equal0.IN11
chr_ain[9] => Equal1.IN11
chr_ain[9] => Equal2.IN11
chr_ain[9] => Equal3.IN11
chr_ain[10] => vram_a10.DATAA
chr_ain[10] => chr_aout[10].DATAIN
chr_ain[10] => Equal0.IN10
chr_ain[10] => Equal1.IN10
chr_ain[10] => Equal2.IN10
chr_ain[10] => Equal3.IN10
chr_ain[11] => vram_a10.DATAB
chr_ain[11] => chr_aout[11].DATAIN
chr_ain[11] => Equal0.IN9
chr_ain[11] => Equal1.IN9
chr_ain[11] => Equal2.IN9
chr_ain[11] => Equal3.IN9
chr_ain[12] => Mux0.IN0
chr_ain[12] => Mux1.IN0
chr_ain[12] => Mux2.IN0
chr_ain[12] => Mux3.IN0
chr_ain[12] => Mux4.IN0
chr_ain[12] => Equal0.IN1
chr_ain[12] => Equal1.IN1
chr_ain[12] => Equal2.IN8
chr_ain[12] => Equal3.IN8
chr_ain[13] => vram_ce.DATAIN
chr_ain[13] => Equal0.IN0
chr_ain[13] => Equal1.IN0
chr_ain[13] => Equal2.IN0
chr_ain[13] => Equal3.IN0
chr_aout[0] <= chr_ain[0].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[1] <= chr_ain[1].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[2] <= chr_ain[2].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[3] <= chr_ain[3].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[4] <= chr_ain[4].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[5] <= chr_ain[5].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[6] <= chr_ain[6].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[7] <= chr_ain[7].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[8] <= chr_ain[8].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[9] <= chr_ain[9].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[10] <= chr_ain[10].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[11] <= chr_ain[11].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[12] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[13] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[14] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[15] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[16] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[17] <= <GND>
chr_aout[18] <= <GND>
chr_aout[19] <= <GND>
chr_aout[20] <= <GND>
chr_aout[21] <= <VCC>
chr_allow <= flags[15].DB_MAX_OUTPUT_PORT_TYPE
vram_a10 <= vram_a10.DB_MAX_OUTPUT_PORT_TYPE
vram_ce <= chr_ain[13].DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|MultiMapper:multi_mapper|MMC3:mmc3
clk => mapper47_multicart.CLK
clk => a12_ctr[0].CLK
clk => a12_ctr[1].CLK
clk => a12_ctr[2].CLK
clk => a12_ctr[3].CLK
clk => prg_bank_1[0].CLK
clk => prg_bank_1[1].CLK
clk => prg_bank_1[2].CLK
clk => prg_bank_1[3].CLK
clk => prg_bank_1[4].CLK
clk => prg_bank_1[5].CLK
clk => prg_bank_0[0].CLK
clk => prg_bank_0[1].CLK
clk => prg_bank_0[2].CLK
clk => prg_bank_0[3].CLK
clk => prg_bank_0[4].CLK
clk => prg_bank_0[5].CLK
clk => chr_bank_5[0].CLK
clk => chr_bank_5[1].CLK
clk => chr_bank_5[2].CLK
clk => chr_bank_5[3].CLK
clk => chr_bank_5[4].CLK
clk => chr_bank_5[5].CLK
clk => chr_bank_5[6].CLK
clk => chr_bank_5[7].CLK
clk => chr_bank_4[0].CLK
clk => chr_bank_4[1].CLK
clk => chr_bank_4[2].CLK
clk => chr_bank_4[3].CLK
clk => chr_bank_4[4].CLK
clk => chr_bank_4[5].CLK
clk => chr_bank_4[6].CLK
clk => chr_bank_4[7].CLK
clk => chr_bank_3[0].CLK
clk => chr_bank_3[1].CLK
clk => chr_bank_3[2].CLK
clk => chr_bank_3[3].CLK
clk => chr_bank_3[4].CLK
clk => chr_bank_3[5].CLK
clk => chr_bank_3[6].CLK
clk => chr_bank_3[7].CLK
clk => chr_bank_2[0].CLK
clk => chr_bank_2[1].CLK
clk => chr_bank_2[2].CLK
clk => chr_bank_2[3].CLK
clk => chr_bank_2[4].CLK
clk => chr_bank_2[5].CLK
clk => chr_bank_2[6].CLK
clk => chr_bank_2[7].CLK
clk => chr_bank_1[0].CLK
clk => chr_bank_1[1].CLK
clk => chr_bank_1[2].CLK
clk => chr_bank_1[3].CLK
clk => chr_bank_1[4].CLK
clk => chr_bank_1[5].CLK
clk => chr_bank_1[6].CLK
clk => chr_bank_0[0].CLK
clk => chr_bank_0[1].CLK
clk => chr_bank_0[2].CLK
clk => chr_bank_0[3].CLK
clk => chr_bank_0[4].CLK
clk => chr_bank_0[5].CLK
clk => chr_bank_0[6].CLK
clk => ram_protect.CLK
clk => ram_enable.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => irq_latch[0].CLK
clk => irq_latch[1].CLK
clk => irq_latch[2].CLK
clk => irq_latch[3].CLK
clk => irq_latch[4].CLK
clk => irq_latch[5].CLK
clk => irq_latch[6].CLK
clk => irq_latch[7].CLK
clk => irq_reload.CLK
clk => irq_enable.CLK
clk => mirroring.CLK
clk => chr_a12_invert.CLK
clk => prg_rom_bank_mode.CLK
clk => bank_select[0].CLK
clk => bank_select[1].CLK
clk => bank_select[2].CLK
clk => irq~reg0.CLK
ce => irq_enable.OUTPUTSELECT
ce => irq.OUTPUTSELECT
ce => irq_reload.OUTPUTSELECT
ce => irq_latch.OUTPUTSELECT
ce => irq_latch.OUTPUTSELECT
ce => irq_latch.OUTPUTSELECT
ce => irq_latch.OUTPUTSELECT
ce => irq_latch.OUTPUTSELECT
ce => irq_latch.OUTPUTSELECT
ce => irq_latch.OUTPUTSELECT
ce => irq_latch.OUTPUTSELECT
ce => ram_enable.OUTPUTSELECT
ce => ram_protect.OUTPUTSELECT
ce => mirroring.OUTPUTSELECT
ce => prg_bank_1.OUTPUTSELECT
ce => prg_bank_1.OUTPUTSELECT
ce => prg_bank_1.OUTPUTSELECT
ce => prg_bank_1.OUTPUTSELECT
ce => prg_bank_1.OUTPUTSELECT
ce => prg_bank_1.OUTPUTSELECT
ce => prg_bank_0.OUTPUTSELECT
ce => prg_bank_0.OUTPUTSELECT
ce => prg_bank_0.OUTPUTSELECT
ce => prg_bank_0.OUTPUTSELECT
ce => prg_bank_0.OUTPUTSELECT
ce => prg_bank_0.OUTPUTSELECT
ce => chr_bank_5.OUTPUTSELECT
ce => chr_bank_5.OUTPUTSELECT
ce => chr_bank_5.OUTPUTSELECT
ce => chr_bank_5.OUTPUTSELECT
ce => chr_bank_5.OUTPUTSELECT
ce => chr_bank_5.OUTPUTSELECT
ce => chr_bank_5.OUTPUTSELECT
ce => chr_bank_5.OUTPUTSELECT
ce => chr_bank_4.OUTPUTSELECT
ce => chr_bank_4.OUTPUTSELECT
ce => chr_bank_4.OUTPUTSELECT
ce => chr_bank_4.OUTPUTSELECT
ce => chr_bank_4.OUTPUTSELECT
ce => chr_bank_4.OUTPUTSELECT
ce => chr_bank_4.OUTPUTSELECT
ce => chr_bank_4.OUTPUTSELECT
ce => chr_bank_3.OUTPUTSELECT
ce => chr_bank_3.OUTPUTSELECT
ce => chr_bank_3.OUTPUTSELECT
ce => chr_bank_3.OUTPUTSELECT
ce => chr_bank_3.OUTPUTSELECT
ce => chr_bank_3.OUTPUTSELECT
ce => chr_bank_3.OUTPUTSELECT
ce => chr_bank_3.OUTPUTSELECT
ce => chr_bank_2.OUTPUTSELECT
ce => chr_bank_2.OUTPUTSELECT
ce => chr_bank_2.OUTPUTSELECT
ce => chr_bank_2.OUTPUTSELECT
ce => chr_bank_2.OUTPUTSELECT
ce => chr_bank_2.OUTPUTSELECT
ce => chr_bank_2.OUTPUTSELECT
ce => chr_bank_2.OUTPUTSELECT
ce => chr_bank_1.OUTPUTSELECT
ce => chr_bank_1.OUTPUTSELECT
ce => chr_bank_1.OUTPUTSELECT
ce => chr_bank_1.OUTPUTSELECT
ce => chr_bank_1.OUTPUTSELECT
ce => chr_bank_1.OUTPUTSELECT
ce => chr_bank_1.OUTPUTSELECT
ce => chr_bank_0.OUTPUTSELECT
ce => chr_bank_0.OUTPUTSELECT
ce => chr_bank_0.OUTPUTSELECT
ce => chr_bank_0.OUTPUTSELECT
ce => chr_bank_0.OUTPUTSELECT
ce => chr_bank_0.OUTPUTSELECT
ce => chr_bank_0.OUTPUTSELECT
ce => chr_a12_invert.OUTPUTSELECT
ce => prg_rom_bank_mode.OUTPUTSELECT
ce => bank_select.OUTPUTSELECT
ce => bank_select.OUTPUTSELECT
ce => bank_select.OUTPUTSELECT
ce => mapper47_multicart.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => a12_ctr.OUTPUTSELECT
ce => a12_ctr.OUTPUTSELECT
ce => a12_ctr.OUTPUTSELECT
ce => a12_ctr.OUTPUTSELECT
reset => irq.OUTPUTSELECT
reset => bank_select.OUTPUTSELECT
reset => bank_select.OUTPUTSELECT
reset => bank_select.OUTPUTSELECT
reset => prg_rom_bank_mode.OUTPUTSELECT
reset => chr_a12_invert.OUTPUTSELECT
reset => mirroring.OUTPUTSELECT
reset => irq_enable.OUTPUTSELECT
reset => irq_reload.OUTPUTSELECT
reset => irq_latch.OUTPUTSELECT
reset => irq_latch.OUTPUTSELECT
reset => irq_latch.OUTPUTSELECT
reset => irq_latch.OUTPUTSELECT
reset => irq_latch.OUTPUTSELECT
reset => irq_latch.OUTPUTSELECT
reset => irq_latch.OUTPUTSELECT
reset => irq_latch.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => ram_enable.OUTPUTSELECT
reset => ram_protect.OUTPUTSELECT
reset => chr_bank_0.OUTPUTSELECT
reset => chr_bank_0.OUTPUTSELECT
reset => chr_bank_0.OUTPUTSELECT
reset => chr_bank_0.OUTPUTSELECT
reset => chr_bank_0.OUTPUTSELECT
reset => chr_bank_0.OUTPUTSELECT
reset => chr_bank_0.OUTPUTSELECT
reset => chr_bank_1.OUTPUTSELECT
reset => chr_bank_1.OUTPUTSELECT
reset => chr_bank_1.OUTPUTSELECT
reset => chr_bank_1.OUTPUTSELECT
reset => chr_bank_1.OUTPUTSELECT
reset => chr_bank_1.OUTPUTSELECT
reset => chr_bank_1.OUTPUTSELECT
reset => chr_bank_2.OUTPUTSELECT
reset => chr_bank_2.OUTPUTSELECT
reset => chr_bank_2.OUTPUTSELECT
reset => chr_bank_2.OUTPUTSELECT
reset => chr_bank_2.OUTPUTSELECT
reset => chr_bank_2.OUTPUTSELECT
reset => chr_bank_2.OUTPUTSELECT
reset => chr_bank_2.OUTPUTSELECT
reset => chr_bank_3.OUTPUTSELECT
reset => chr_bank_3.OUTPUTSELECT
reset => chr_bank_3.OUTPUTSELECT
reset => chr_bank_3.OUTPUTSELECT
reset => chr_bank_3.OUTPUTSELECT
reset => chr_bank_3.OUTPUTSELECT
reset => chr_bank_3.OUTPUTSELECT
reset => chr_bank_3.OUTPUTSELECT
reset => chr_bank_4.OUTPUTSELECT
reset => chr_bank_4.OUTPUTSELECT
reset => chr_bank_4.OUTPUTSELECT
reset => chr_bank_4.OUTPUTSELECT
reset => chr_bank_4.OUTPUTSELECT
reset => chr_bank_4.OUTPUTSELECT
reset => chr_bank_4.OUTPUTSELECT
reset => chr_bank_4.OUTPUTSELECT
reset => chr_bank_5.OUTPUTSELECT
reset => chr_bank_5.OUTPUTSELECT
reset => chr_bank_5.OUTPUTSELECT
reset => chr_bank_5.OUTPUTSELECT
reset => chr_bank_5.OUTPUTSELECT
reset => chr_bank_5.OUTPUTSELECT
reset => chr_bank_5.OUTPUTSELECT
reset => chr_bank_5.OUTPUTSELECT
reset => prg_bank_0.OUTPUTSELECT
reset => prg_bank_0.OUTPUTSELECT
reset => prg_bank_0.OUTPUTSELECT
reset => prg_bank_0.OUTPUTSELECT
reset => prg_bank_0.OUTPUTSELECT
reset => prg_bank_0.OUTPUTSELECT
reset => prg_bank_1.OUTPUTSELECT
reset => prg_bank_1.OUTPUTSELECT
reset => prg_bank_1.OUTPUTSELECT
reset => prg_bank_1.OUTPUTSELECT
reset => prg_bank_1.OUTPUTSELECT
reset => prg_bank_1.OUTPUTSELECT
reset => a12_ctr.OUTPUTSELECT
reset => a12_ctr.OUTPUTSELECT
reset => a12_ctr.OUTPUTSELECT
reset => a12_ctr.OUTPUTSELECT
reset => mapper47_multicart.ENA
flags[0] => Equal0.IN5
flags[0] => Equal1.IN31
flags[0] => Equal2.IN4
flags[1] => Equal0.IN4
flags[1] => Equal1.IN4
flags[1] => Equal2.IN3
flags[2] => Equal0.IN3
flags[2] => Equal1.IN3
flags[2] => Equal2.IN2
flags[3] => Equal0.IN31
flags[3] => Equal1.IN30
flags[3] => Equal2.IN1
flags[4] => Equal0.IN2
flags[4] => Equal1.IN2
flags[4] => Equal2.IN31
flags[5] => Equal0.IN1
flags[5] => Equal1.IN1
flags[5] => Equal2.IN0
flags[6] => Equal0.IN0
flags[6] => Equal1.IN0
flags[6] => Equal2.IN30
flags[7] => Equal0.IN30
flags[7] => Equal1.IN29
flags[7] => Equal2.IN29
flags[8] => ~NO_FANOUT~
flags[9] => ~NO_FANOUT~
flags[10] => ~NO_FANOUT~
flags[11] => ~NO_FANOUT~
flags[12] => ~NO_FANOUT~
flags[13] => ~NO_FANOUT~
flags[14] => ~NO_FANOUT~
flags[15] => concat.DATAA
flags[16] => ~NO_FANOUT~
flags[17] => ~NO_FANOUT~
flags[18] => ~NO_FANOUT~
flags[19] => ~NO_FANOUT~
flags[20] => ~NO_FANOUT~
flags[21] => ~NO_FANOUT~
flags[22] => ~NO_FANOUT~
flags[23] => ~NO_FANOUT~
flags[24] => ~NO_FANOUT~
flags[25] => ~NO_FANOUT~
flags[26] => ~NO_FANOUT~
flags[27] => ~NO_FANOUT~
flags[28] => ~NO_FANOUT~
flags[29] => ~NO_FANOUT~
flags[30] => ~NO_FANOUT~
flags[31] => ~NO_FANOUT~
prg_ain[0] => Mux0.IN4
prg_ain[0] => Decoder1.IN2
prg_ain[0] => LessThan0.IN32
prg_ain[0] => LessThan1.IN32
prg_ain[0] => prg_aout[0].DATAIN
prg_ain[1] => LessThan0.IN31
prg_ain[1] => LessThan1.IN31
prg_ain[1] => prg_aout[1].DATAIN
prg_ain[2] => LessThan0.IN30
prg_ain[2] => LessThan1.IN30
prg_ain[2] => prg_aout[2].DATAIN
prg_ain[3] => LessThan0.IN29
prg_ain[3] => LessThan1.IN29
prg_ain[3] => prg_aout[3].DATAIN
prg_ain[4] => LessThan0.IN28
prg_ain[4] => LessThan1.IN28
prg_ain[4] => prg_aout[4].DATAIN
prg_ain[5] => LessThan0.IN27
prg_ain[5] => LessThan1.IN27
prg_ain[5] => prg_aout[5].DATAIN
prg_ain[6] => LessThan0.IN26
prg_ain[6] => LessThan1.IN26
prg_ain[6] => prg_aout[6].DATAIN
prg_ain[7] => LessThan0.IN25
prg_ain[7] => LessThan1.IN25
prg_ain[7] => prg_aout[7].DATAIN
prg_ain[8] => LessThan0.IN24
prg_ain[8] => LessThan1.IN24
prg_ain[8] => prg_aout[8].DATAIN
prg_ain[9] => LessThan0.IN23
prg_ain[9] => LessThan1.IN23
prg_ain[9] => prg_aout[9].DATAIN
prg_ain[10] => LessThan0.IN22
prg_ain[10] => LessThan1.IN22
prg_ain[10] => prg_aout[10].DATAIN
prg_ain[11] => LessThan0.IN21
prg_ain[11] => LessThan1.IN21
prg_ain[11] => prg_aout[11].DATAIN
prg_ain[12] => LessThan0.IN20
prg_ain[12] => LessThan1.IN20
prg_ain[12] => prg_aout[12].DATAIN
prg_ain[13] => Mux0.IN3
prg_ain[13] => Decoder1.IN1
prg_ain[13] => Mux1.IN5
prg_ain[13] => Mux2.IN5
prg_ain[13] => Mux3.IN5
prg_ain[13] => Mux4.IN5
prg_ain[13] => Mux5.IN5
prg_ain[13] => Mux6.IN5
prg_ain[13] => LessThan0.IN19
prg_ain[13] => LessThan1.IN19
prg_ain[14] => Mux0.IN2
prg_ain[14] => Decoder1.IN0
prg_ain[14] => Mux1.IN4
prg_ain[14] => Mux2.IN4
prg_ain[14] => Mux3.IN4
prg_ain[14] => Mux4.IN4
prg_ain[14] => Mux5.IN4
prg_ain[14] => Mux6.IN4
prg_ain[14] => LessThan0.IN18
prg_ain[14] => LessThan1.IN18
prg_ain[15] => always0.IN0
prg_ain[15] => LessThan0.IN17
prg_ain[15] => LessThan1.IN17
prg_ain[15] => prg_allow.IN0
prg_aout[0] <= prg_ain[0].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[1] <= prg_ain[1].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[2] <= prg_ain[2].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[3] <= prg_ain[3].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[4] <= prg_ain[4].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[5] <= prg_ain[5].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[6] <= prg_ain[6].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[7] <= prg_ain[7].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[8] <= prg_ain[8].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[9] <= prg_ain[9].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[10] <= prg_ain[10].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[11] <= prg_ain[11].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[12] <= prg_ain[12].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[13] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[14] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[15] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[16] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[17] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[18] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[19] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[20] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[21] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_read => ~NO_FANOUT~
prg_write => always0.IN1
prg_write => always0.IN1
prg_write => prg_is_ram.IN1
prg_write => prg_allow.IN1
prg_din[0] => prg_bank_1.DATAB
prg_din[0] => prg_bank_0.DATAB
prg_din[0] => chr_bank_5.DATAB
prg_din[0] => chr_bank_4.DATAB
prg_din[0] => chr_bank_3.DATAB
prg_din[0] => chr_bank_2.DATAB
prg_din[0] => irq_latch.DATAB
prg_din[0] => mirroring.DATAB
prg_din[0] => bank_select.DATAB
prg_din[0] => mapper47_multicart.DATAB
prg_din[1] => prg_bank_1.DATAB
prg_din[1] => prg_bank_0.DATAB
prg_din[1] => chr_bank_5.DATAB
prg_din[1] => chr_bank_4.DATAB
prg_din[1] => chr_bank_3.DATAB
prg_din[1] => chr_bank_2.DATAB
prg_din[1] => chr_bank_1.DATAB
prg_din[1] => chr_bank_0.DATAB
prg_din[1] => irq_latch.DATAB
prg_din[1] => bank_select.DATAB
prg_din[2] => prg_bank_1.DATAB
prg_din[2] => prg_bank_0.DATAB
prg_din[2] => chr_bank_5.DATAB
prg_din[2] => chr_bank_4.DATAB
prg_din[2] => chr_bank_3.DATAB
prg_din[2] => chr_bank_2.DATAB
prg_din[2] => chr_bank_1.DATAB
prg_din[2] => chr_bank_0.DATAB
prg_din[2] => irq_latch.DATAB
prg_din[2] => bank_select.DATAB
prg_din[3] => prg_bank_1.DATAB
prg_din[3] => prg_bank_0.DATAB
prg_din[3] => chr_bank_5.DATAB
prg_din[3] => chr_bank_4.DATAB
prg_din[3] => chr_bank_3.DATAB
prg_din[3] => chr_bank_2.DATAB
prg_din[3] => chr_bank_1.DATAB
prg_din[3] => chr_bank_0.DATAB
prg_din[3] => irq_latch.DATAB
prg_din[4] => prg_bank_1.DATAB
prg_din[4] => prg_bank_0.DATAB
prg_din[4] => chr_bank_5.DATAB
prg_din[4] => chr_bank_4.DATAB
prg_din[4] => chr_bank_3.DATAB
prg_din[4] => chr_bank_2.DATAB
prg_din[4] => chr_bank_1.DATAB
prg_din[4] => chr_bank_0.DATAB
prg_din[4] => irq_latch.DATAB
prg_din[5] => prg_bank_1.DATAB
prg_din[5] => prg_bank_0.DATAB
prg_din[5] => chr_bank_5.DATAB
prg_din[5] => chr_bank_4.DATAB
prg_din[5] => chr_bank_3.DATAB
prg_din[5] => chr_bank_2.DATAB
prg_din[5] => chr_bank_1.DATAB
prg_din[5] => chr_bank_0.DATAB
prg_din[5] => irq_latch.DATAB
prg_din[6] => chr_bank_5.DATAB
prg_din[6] => chr_bank_4.DATAB
prg_din[6] => chr_bank_3.DATAB
prg_din[6] => chr_bank_2.DATAB
prg_din[6] => chr_bank_1.DATAB
prg_din[6] => chr_bank_0.DATAB
prg_din[6] => irq_latch.DATAB
prg_din[6] => ram_protect.DATAB
prg_din[6] => prg_rom_bank_mode.DATAB
prg_din[7] => chr_bank_5.DATAB
prg_din[7] => chr_bank_4.DATAB
prg_din[7] => chr_bank_3.DATAB
prg_din[7] => chr_bank_2.DATAB
prg_din[7] => chr_bank_1.DATAB
prg_din[7] => chr_bank_0.DATAB
prg_din[7] => irq_latch.DATAB
prg_din[7] => ram_enable.DATAB
prg_din[7] => chr_a12_invert.DATAB
prg_allow <= prg_allow.DB_MAX_OUTPUT_PORT_TYPE
chr_ain[0] => chr_aout[0].DATAIN
chr_ain[1] => chr_aout[1].DATAIN
chr_ain[2] => chr_aout[2].DATAIN
chr_ain[3] => chr_aout[3].DATAIN
chr_ain[4] => chr_aout[4].DATAIN
chr_ain[5] => chr_aout[5].DATAIN
chr_ain[6] => chr_aout[6].DATAIN
chr_ain[7] => chr_aout[7].DATAIN
chr_ain[8] => chr_aout[8].DATAIN
chr_ain[9] => chr_aout[9].DATAIN
chr_ain[10] => Mux7.IN2
chr_ain[10] => Mux8.IN2
chr_ain[10] => Mux9.IN2
chr_ain[10] => Mux10.IN2
chr_ain[10] => Mux11.IN2
chr_ain[10] => Mux12.IN2
chr_ain[10] => Mux13.IN2
chr_ain[10] => Mux14.IN2
chr_ain[10] => Mux14.IN3
chr_ain[10] => Mux14.IN4
chr_ain[10] => Mux14.IN5
chr_ain[10] => Mux14.IN6
chr_ain[10] => vram_a10.DATAA
chr_ain[11] => Mux7.IN1
chr_ain[11] => Mux8.IN1
chr_ain[11] => Mux9.IN1
chr_ain[11] => Mux10.IN1
chr_ain[11] => Mux11.IN1
chr_ain[11] => Mux12.IN1
chr_ain[11] => Mux13.IN1
chr_ain[11] => Mux14.IN1
chr_ain[11] => vram_a10.DATAB
chr_ain[12] => always0.IN1
chr_ain[12] => a12_ctr.OUTPUTSELECT
chr_ain[12] => a12_ctr.OUTPUTSELECT
chr_ain[12] => a12_ctr.OUTPUTSELECT
chr_ain[12] => a12_ctr.OUTPUTSELECT
chr_ain[12] => always2.IN1
chr_ain[13] => vram_ce.DATAIN
chr_aout[0] <= chr_ain[0].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[1] <= chr_ain[1].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[2] <= chr_ain[2].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[3] <= chr_ain[3].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[4] <= chr_ain[4].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[5] <= chr_ain[5].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[6] <= chr_ain[6].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[7] <= chr_ain[7].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[8] <= chr_ain[8].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[9] <= chr_ain[9].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[10] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[11] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[12] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[13] <= concat.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[14] <= concat.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[15] <= concat.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[16] <= concat.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[17] <= concat.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[18] <= concat.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[19] <= concat.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[20] <= concat.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[21] <= <VCC>
chr_allow <= concat.DB_MAX_OUTPUT_PORT_TYPE
vram_a10 <= vram_a10.DB_MAX_OUTPUT_PORT_TYPE
vram_ce <= chr_ain[13].DB_MAX_OUTPUT_PORT_TYPE
irq <= irq~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|MultiMapper:multi_mapper|MMC5:mmc5
clk => expansion_ram.we_a.CLK
clk => expansion_ram.waddr_a[9].CLK
clk => expansion_ram.waddr_a[8].CLK
clk => expansion_ram.waddr_a[7].CLK
clk => expansion_ram.waddr_a[6].CLK
clk => expansion_ram.waddr_a[5].CLK
clk => expansion_ram.waddr_a[4].CLK
clk => expansion_ram.waddr_a[3].CLK
clk => expansion_ram.waddr_a[2].CLK
clk => expansion_ram.waddr_a[1].CLK
clk => expansion_ram.waddr_a[0].CLK
clk => expansion_ram.data_a[7].CLK
clk => expansion_ram.data_a[6].CLK
clk => expansion_ram.data_a[5].CLK
clk => expansion_ram.data_a[4].CLK
clk => expansion_ram.data_a[3].CLK
clk => expansion_ram.data_a[2].CLK
clk => expansion_ram.data_a[1].CLK
clk => expansion_ram.data_a[0].CLK
clk => last_read_ram[0].CLK
clk => last_read_ram[1].CLK
clk => last_read_ram[2].CLK
clk => last_read_ram[3].CLK
clk => last_read_ram[4].CLK
clk => last_read_ram[5].CLK
clk => last_read_ram[6].CLK
clk => last_read_ram[7].CLK
clk => vscroll[0].CLK
clk => vscroll[1].CLK
clk => vscroll[2].CLK
clk => vscroll[3].CLK
clk => vscroll[4].CLK
clk => vscroll[5].CLK
clk => vscroll[6].CLK
clk => vscroll[7].CLK
clk => cur_tile[0].CLK
clk => cur_tile[1].CLK
clk => cur_tile[2].CLK
clk => cur_tile[3].CLK
clk => cur_tile[4].CLK
clk => cur_tile[5].CLK
clk => last_in_split_area.CLK
clk => last_scanline.CLK
clk => irq_trig.CLK
clk => irq_pending.CLK
clk => chr_last.CLK
clk => multiplier_2[0].CLK
clk => multiplier_2[1].CLK
clk => multiplier_2[2].CLK
clk => multiplier_2[3].CLK
clk => multiplier_2[4].CLK
clk => multiplier_2[5].CLK
clk => multiplier_2[6].CLK
clk => multiplier_2[7].CLK
clk => multiplier_1[0].CLK
clk => multiplier_1[1].CLK
clk => multiplier_1[2].CLK
clk => multiplier_1[3].CLK
clk => multiplier_1[4].CLK
clk => multiplier_1[5].CLK
clk => multiplier_1[6].CLK
clk => multiplier_1[7].CLK
clk => irq_enable.CLK
clk => irq_scanline[0].CLK
clk => irq_scanline[1].CLK
clk => irq_scanline[2].CLK
clk => irq_scanline[3].CLK
clk => irq_scanline[4].CLK
clk => irq_scanline[5].CLK
clk => irq_scanline[6].CLK
clk => irq_scanline[7].CLK
clk => vsplit_bank[0].CLK
clk => vsplit_bank[1].CLK
clk => vsplit_bank[2].CLK
clk => vsplit_bank[3].CLK
clk => vsplit_bank[4].CLK
clk => vsplit_bank[5].CLK
clk => vsplit_bank[6].CLK
clk => vsplit_bank[7].CLK
clk => vsplit_scroll[0].CLK
clk => vsplit_scroll[1].CLK
clk => vsplit_scroll[2].CLK
clk => vsplit_scroll[3].CLK
clk => vsplit_scroll[4].CLK
clk => vsplit_scroll[5].CLK
clk => vsplit_scroll[6].CLK
clk => vsplit_scroll[7].CLK
clk => vsplit_startstop[0].CLK
clk => vsplit_startstop[1].CLK
clk => vsplit_startstop[2].CLK
clk => vsplit_startstop[3].CLK
clk => vsplit_startstop[4].CLK
clk => vsplit_side.CLK
clk => vsplit_enable.CLK
clk => upper_chr_bank_bits[0].CLK
clk => upper_chr_bank_bits[1].CLK
clk => chr_bank_b[0].CLK
clk => chr_bank_b[1].CLK
clk => chr_bank_b[2].CLK
clk => chr_bank_b[3].CLK
clk => chr_bank_b[4].CLK
clk => chr_bank_b[5].CLK
clk => chr_bank_b[6].CLK
clk => chr_bank_b[7].CLK
clk => chr_bank_b[8].CLK
clk => chr_bank_b[9].CLK
clk => chr_bank_a[0].CLK
clk => chr_bank_a[1].CLK
clk => chr_bank_a[2].CLK
clk => chr_bank_a[3].CLK
clk => chr_bank_a[4].CLK
clk => chr_bank_a[5].CLK
clk => chr_bank_a[6].CLK
clk => chr_bank_a[7].CLK
clk => chr_bank_a[8].CLK
clk => chr_bank_a[9].CLK
clk => chr_bank_9[0].CLK
clk => chr_bank_9[1].CLK
clk => chr_bank_9[2].CLK
clk => chr_bank_9[3].CLK
clk => chr_bank_9[4].CLK
clk => chr_bank_9[5].CLK
clk => chr_bank_9[6].CLK
clk => chr_bank_9[7].CLK
clk => chr_bank_9[8].CLK
clk => chr_bank_9[9].CLK
clk => chr_bank_8[0].CLK
clk => chr_bank_8[1].CLK
clk => chr_bank_8[2].CLK
clk => chr_bank_8[3].CLK
clk => chr_bank_8[4].CLK
clk => chr_bank_8[5].CLK
clk => chr_bank_8[6].CLK
clk => chr_bank_8[7].CLK
clk => chr_bank_8[8].CLK
clk => chr_bank_8[9].CLK
clk => chr_bank_7[0].CLK
clk => chr_bank_7[1].CLK
clk => chr_bank_7[2].CLK
clk => chr_bank_7[3].CLK
clk => chr_bank_7[4].CLK
clk => chr_bank_7[5].CLK
clk => chr_bank_7[6].CLK
clk => chr_bank_7[7].CLK
clk => chr_bank_7[8].CLK
clk => chr_bank_7[9].CLK
clk => chr_bank_6[0].CLK
clk => chr_bank_6[1].CLK
clk => chr_bank_6[2].CLK
clk => chr_bank_6[3].CLK
clk => chr_bank_6[4].CLK
clk => chr_bank_6[5].CLK
clk => chr_bank_6[6].CLK
clk => chr_bank_6[7].CLK
clk => chr_bank_6[8].CLK
clk => chr_bank_6[9].CLK
clk => chr_bank_5[0].CLK
clk => chr_bank_5[1].CLK
clk => chr_bank_5[2].CLK
clk => chr_bank_5[3].CLK
clk => chr_bank_5[4].CLK
clk => chr_bank_5[5].CLK
clk => chr_bank_5[6].CLK
clk => chr_bank_5[7].CLK
clk => chr_bank_5[8].CLK
clk => chr_bank_5[9].CLK
clk => chr_bank_4[0].CLK
clk => chr_bank_4[1].CLK
clk => chr_bank_4[2].CLK
clk => chr_bank_4[3].CLK
clk => chr_bank_4[4].CLK
clk => chr_bank_4[5].CLK
clk => chr_bank_4[6].CLK
clk => chr_bank_4[7].CLK
clk => chr_bank_4[8].CLK
clk => chr_bank_4[9].CLK
clk => chr_bank_3[0].CLK
clk => chr_bank_3[1].CLK
clk => chr_bank_3[2].CLK
clk => chr_bank_3[3].CLK
clk => chr_bank_3[4].CLK
clk => chr_bank_3[5].CLK
clk => chr_bank_3[6].CLK
clk => chr_bank_3[7].CLK
clk => chr_bank_3[8].CLK
clk => chr_bank_3[9].CLK
clk => chr_bank_2[0].CLK
clk => chr_bank_2[1].CLK
clk => chr_bank_2[2].CLK
clk => chr_bank_2[3].CLK
clk => chr_bank_2[4].CLK
clk => chr_bank_2[5].CLK
clk => chr_bank_2[6].CLK
clk => chr_bank_2[7].CLK
clk => chr_bank_2[8].CLK
clk => chr_bank_2[9].CLK
clk => chr_bank_1[0].CLK
clk => chr_bank_1[1].CLK
clk => chr_bank_1[2].CLK
clk => chr_bank_1[3].CLK
clk => chr_bank_1[4].CLK
clk => chr_bank_1[5].CLK
clk => chr_bank_1[6].CLK
clk => chr_bank_1[7].CLK
clk => chr_bank_1[8].CLK
clk => chr_bank_1[9].CLK
clk => chr_bank_0[0].CLK
clk => chr_bank_0[1].CLK
clk => chr_bank_0[2].CLK
clk => chr_bank_0[3].CLK
clk => chr_bank_0[4].CLK
clk => chr_bank_0[5].CLK
clk => chr_bank_0[6].CLK
clk => chr_bank_0[7].CLK
clk => chr_bank_0[8].CLK
clk => chr_bank_0[9].CLK
clk => prg_bank_3[0].CLK
clk => prg_bank_3[1].CLK
clk => prg_bank_3[2].CLK
clk => prg_bank_3[3].CLK
clk => prg_bank_3[4].CLK
clk => prg_bank_3[5].CLK
clk => prg_bank_3[6].CLK
clk => prg_bank_2[0].CLK
clk => prg_bank_2[1].CLK
clk => prg_bank_2[2].CLK
clk => prg_bank_2[3].CLK
clk => prg_bank_2[4].CLK
clk => prg_bank_2[5].CLK
clk => prg_bank_2[6].CLK
clk => prg_bank_2[7].CLK
clk => prg_bank_1[0].CLK
clk => prg_bank_1[1].CLK
clk => prg_bank_1[2].CLK
clk => prg_bank_1[3].CLK
clk => prg_bank_1[4].CLK
clk => prg_bank_1[5].CLK
clk => prg_bank_1[6].CLK
clk => prg_bank_1[7].CLK
clk => prg_bank_0[0].CLK
clk => prg_bank_0[1].CLK
clk => prg_bank_0[2].CLK
clk => prg_bank_0[3].CLK
clk => prg_bank_0[4].CLK
clk => prg_bank_0[5].CLK
clk => prg_bank_0[6].CLK
clk => prg_bank_0[7].CLK
clk => prg_ram_bank[0].CLK
clk => prg_ram_bank[1].CLK
clk => prg_ram_bank[2].CLK
clk => fill_attr[0].CLK
clk => fill_attr[1].CLK
clk => fill_tile[0].CLK
clk => fill_tile[1].CLK
clk => fill_tile[2].CLK
clk => fill_tile[3].CLK
clk => fill_tile[4].CLK
clk => fill_tile[5].CLK
clk => fill_tile[6].CLK
clk => fill_tile[7].CLK
clk => mirroring[0].CLK
clk => mirroring[1].CLK
clk => mirroring[2].CLK
clk => mirroring[3].CLK
clk => mirroring[4].CLK
clk => mirroring[5].CLK
clk => mirroring[6].CLK
clk => mirroring[7].CLK
clk => extended_ram_mode[0].CLK
clk => extended_ram_mode[1].CLK
clk => prg_protect_2.CLK
clk => prg_protect_1.CLK
clk => chr_mode[0].CLK
clk => chr_mode[1].CLK
clk => prg_mode[0].CLK
clk => prg_mode[1].CLK
clk => expansion_ram.CLK0
ce => prg_mode.OUTPUTSELECT
ce => prg_mode.OUTPUTSELECT
ce => prg_bank_3.OUTPUTSELECT
ce => prg_bank_3.OUTPUTSELECT
ce => prg_bank_3.OUTPUTSELECT
ce => prg_bank_3.OUTPUTSELECT
ce => prg_bank_3.OUTPUTSELECT
ce => prg_bank_3.OUTPUTSELECT
ce => prg_bank_3.OUTPUTSELECT
ce => expansion_ram.OUTPUTSELECT
ce => vsplit_scroll[4].ENA
ce => vsplit_scroll[3].ENA
ce => vsplit_scroll[2].ENA
ce => vsplit_scroll[1].ENA
ce => vsplit_scroll[0].ENA
ce => vsplit_bank[7].ENA
ce => vsplit_bank[6].ENA
ce => vsplit_bank[5].ENA
ce => vsplit_bank[4].ENA
ce => vsplit_bank[3].ENA
ce => vsplit_bank[2].ENA
ce => vsplit_bank[1].ENA
ce => vsplit_bank[0].ENA
ce => irq_scanline[7].ENA
ce => irq_scanline[6].ENA
ce => irq_scanline[5].ENA
ce => irq_scanline[4].ENA
ce => irq_scanline[3].ENA
ce => irq_scanline[2].ENA
ce => irq_scanline[1].ENA
ce => irq_scanline[0].ENA
ce => irq_enable.ENA
ce => multiplier_1[7].ENA
ce => multiplier_1[6].ENA
ce => multiplier_1[5].ENA
ce => multiplier_1[4].ENA
ce => multiplier_1[3].ENA
ce => multiplier_1[2].ENA
ce => multiplier_1[1].ENA
ce => multiplier_1[0].ENA
ce => multiplier_2[7].ENA
ce => multiplier_2[6].ENA
ce => multiplier_2[5].ENA
ce => multiplier_2[4].ENA
ce => multiplier_2[3].ENA
ce => multiplier_2[2].ENA
ce => multiplier_2[1].ENA
ce => multiplier_2[0].ENA
ce => irq_pending.ENA
ce => irq_trig.ENA
ce => last_in_split_area.ENA
ce => cur_tile[5].ENA
ce => cur_tile[4].ENA
ce => cur_tile[3].ENA
ce => cur_tile[2].ENA
ce => cur_tile[1].ENA
ce => vscroll[7].ENA
ce => vscroll[6].ENA
ce => vscroll[5].ENA
ce => chr_last.ENA
ce => vscroll[4].ENA
ce => last_scanline.ENA
ce => vscroll[3].ENA
ce => vscroll[2].ENA
ce => vscroll[1].ENA
ce => cur_tile[0].ENA
ce => vscroll[0].ENA
ce => vsplit_scroll[5].ENA
ce => vsplit_scroll[6].ENA
ce => vsplit_scroll[7].ENA
ce => vsplit_startstop[0].ENA
ce => vsplit_startstop[1].ENA
ce => vsplit_startstop[2].ENA
ce => vsplit_startstop[3].ENA
ce => vsplit_startstop[4].ENA
ce => vsplit_side.ENA
ce => vsplit_enable.ENA
ce => upper_chr_bank_bits[0].ENA
ce => upper_chr_bank_bits[1].ENA
ce => chr_bank_b[0].ENA
ce => chr_bank_b[1].ENA
ce => chr_bank_b[2].ENA
ce => chr_bank_b[3].ENA
ce => chr_bank_b[4].ENA
ce => chr_bank_b[5].ENA
ce => chr_bank_b[6].ENA
ce => chr_bank_b[7].ENA
ce => chr_bank_b[8].ENA
ce => chr_bank_b[9].ENA
ce => chr_bank_a[0].ENA
ce => chr_bank_a[1].ENA
ce => chr_bank_a[2].ENA
ce => chr_bank_a[3].ENA
ce => chr_bank_a[4].ENA
ce => chr_bank_a[5].ENA
ce => chr_bank_a[6].ENA
ce => chr_bank_a[7].ENA
ce => chr_bank_a[8].ENA
ce => chr_bank_a[9].ENA
ce => chr_bank_9[0].ENA
ce => chr_bank_9[1].ENA
ce => chr_bank_9[2].ENA
ce => chr_bank_9[3].ENA
ce => chr_bank_9[4].ENA
ce => chr_bank_9[5].ENA
ce => chr_bank_9[6].ENA
ce => chr_bank_9[7].ENA
ce => chr_bank_9[8].ENA
ce => chr_bank_9[9].ENA
ce => chr_bank_8[0].ENA
ce => chr_bank_8[1].ENA
ce => chr_bank_8[2].ENA
ce => chr_bank_8[3].ENA
ce => chr_bank_8[4].ENA
ce => chr_bank_8[5].ENA
ce => chr_bank_8[6].ENA
ce => chr_bank_8[7].ENA
ce => chr_bank_8[8].ENA
ce => chr_bank_8[9].ENA
ce => chr_bank_7[0].ENA
ce => chr_bank_7[1].ENA
ce => chr_bank_7[2].ENA
ce => chr_bank_7[3].ENA
ce => chr_bank_7[4].ENA
ce => chr_bank_7[5].ENA
ce => chr_bank_7[6].ENA
ce => chr_bank_7[7].ENA
ce => chr_bank_7[8].ENA
ce => chr_bank_7[9].ENA
ce => chr_bank_6[0].ENA
ce => chr_bank_6[1].ENA
ce => chr_bank_6[2].ENA
ce => chr_bank_6[3].ENA
ce => chr_bank_6[4].ENA
ce => chr_bank_6[5].ENA
ce => chr_bank_6[6].ENA
ce => chr_bank_6[7].ENA
ce => chr_bank_6[8].ENA
ce => chr_bank_6[9].ENA
ce => chr_bank_5[0].ENA
ce => chr_bank_5[1].ENA
ce => chr_bank_5[2].ENA
ce => chr_bank_5[3].ENA
ce => chr_bank_5[4].ENA
ce => chr_bank_5[5].ENA
ce => chr_bank_5[6].ENA
ce => chr_bank_5[7].ENA
ce => chr_bank_5[8].ENA
ce => chr_bank_5[9].ENA
ce => chr_bank_4[0].ENA
ce => chr_bank_4[1].ENA
ce => chr_bank_4[2].ENA
ce => chr_bank_4[3].ENA
ce => chr_bank_4[4].ENA
ce => chr_bank_4[5].ENA
ce => chr_bank_4[6].ENA
ce => chr_bank_4[7].ENA
ce => chr_bank_4[8].ENA
ce => chr_bank_4[9].ENA
ce => chr_bank_3[0].ENA
ce => chr_bank_3[1].ENA
ce => chr_bank_3[2].ENA
ce => chr_bank_3[3].ENA
ce => chr_bank_3[4].ENA
ce => chr_bank_3[5].ENA
ce => chr_bank_3[6].ENA
ce => chr_bank_3[7].ENA
ce => chr_bank_3[8].ENA
ce => chr_bank_3[9].ENA
ce => chr_bank_2[0].ENA
ce => chr_bank_2[1].ENA
ce => chr_bank_2[2].ENA
ce => chr_bank_2[3].ENA
ce => chr_bank_2[4].ENA
ce => chr_bank_2[5].ENA
ce => chr_bank_2[6].ENA
ce => chr_bank_2[7].ENA
ce => chr_bank_2[8].ENA
ce => chr_bank_2[9].ENA
ce => chr_bank_1[0].ENA
ce => chr_bank_1[1].ENA
ce => chr_bank_1[2].ENA
ce => chr_bank_1[3].ENA
ce => chr_bank_1[4].ENA
ce => chr_bank_1[5].ENA
ce => chr_bank_1[6].ENA
ce => chr_bank_1[7].ENA
ce => chr_bank_1[8].ENA
ce => chr_bank_1[9].ENA
ce => chr_bank_0[0].ENA
ce => chr_bank_0[1].ENA
ce => chr_bank_0[2].ENA
ce => chr_bank_0[3].ENA
ce => chr_bank_0[4].ENA
ce => chr_bank_0[5].ENA
ce => chr_bank_0[6].ENA
ce => chr_bank_0[7].ENA
ce => chr_bank_0[8].ENA
ce => chr_bank_0[9].ENA
ce => prg_bank_2[0].ENA
ce => prg_bank_2[1].ENA
ce => prg_bank_2[2].ENA
ce => prg_bank_2[3].ENA
ce => prg_bank_2[4].ENA
ce => prg_bank_2[5].ENA
ce => prg_bank_2[6].ENA
ce => prg_bank_2[7].ENA
ce => prg_bank_1[0].ENA
ce => prg_bank_1[1].ENA
ce => prg_bank_1[2].ENA
ce => prg_bank_1[3].ENA
ce => prg_bank_1[4].ENA
ce => prg_bank_1[5].ENA
ce => prg_bank_1[6].ENA
ce => prg_bank_1[7].ENA
ce => prg_bank_0[0].ENA
ce => prg_bank_0[1].ENA
ce => prg_bank_0[2].ENA
ce => prg_bank_0[3].ENA
ce => prg_bank_0[4].ENA
ce => prg_bank_0[5].ENA
ce => prg_bank_0[6].ENA
ce => prg_bank_0[7].ENA
ce => prg_ram_bank[0].ENA
ce => prg_ram_bank[1].ENA
ce => prg_ram_bank[2].ENA
ce => fill_attr[0].ENA
ce => fill_attr[1].ENA
ce => fill_tile[0].ENA
ce => fill_tile[1].ENA
ce => fill_tile[2].ENA
ce => fill_tile[3].ENA
ce => fill_tile[4].ENA
ce => fill_tile[5].ENA
ce => fill_tile[6].ENA
ce => fill_tile[7].ENA
ce => mirroring[0].ENA
ce => mirroring[1].ENA
ce => mirroring[2].ENA
ce => mirroring[3].ENA
ce => mirroring[4].ENA
ce => mirroring[5].ENA
ce => mirroring[6].ENA
ce => mirroring[7].ENA
ce => extended_ram_mode[0].ENA
ce => extended_ram_mode[1].ENA
ce => prg_protect_2.ENA
ce => prg_protect_1.ENA
ce => chr_mode[0].ENA
ce => chr_mode[1].ENA
reset => prg_bank_3.OUTPUTSELECT
reset => prg_bank_3.OUTPUTSELECT
reset => prg_bank_3.OUTPUTSELECT
reset => prg_bank_3.OUTPUTSELECT
reset => prg_bank_3.OUTPUTSELECT
reset => prg_bank_3.OUTPUTSELECT
reset => prg_bank_3.OUTPUTSELECT
reset => prg_mode.OUTPUTSELECT
reset => prg_mode.OUTPUTSELECT
flags[0] => ~NO_FANOUT~
flags[1] => ~NO_FANOUT~
flags[2] => ~NO_FANOUT~
flags[3] => ~NO_FANOUT~
flags[4] => ~NO_FANOUT~
flags[5] => ~NO_FANOUT~
flags[6] => ~NO_FANOUT~
flags[7] => ~NO_FANOUT~
flags[8] => ~NO_FANOUT~
flags[9] => ~NO_FANOUT~
flags[10] => ~NO_FANOUT~
flags[11] => ~NO_FANOUT~
flags[12] => ~NO_FANOUT~
flags[13] => ~NO_FANOUT~
flags[14] => ~NO_FANOUT~
flags[15] => chr_allow.DATAIN
flags[16] => ~NO_FANOUT~
flags[17] => ~NO_FANOUT~
flags[18] => ~NO_FANOUT~
flags[19] => ~NO_FANOUT~
flags[20] => ~NO_FANOUT~
flags[21] => ~NO_FANOUT~
flags[22] => ~NO_FANOUT~
flags[23] => ~NO_FANOUT~
flags[24] => ~NO_FANOUT~
flags[25] => ~NO_FANOUT~
flags[26] => ~NO_FANOUT~
flags[27] => ~NO_FANOUT~
flags[28] => ~NO_FANOUT~
flags[29] => ~NO_FANOUT~
flags[30] => ~NO_FANOUT~
flags[31] => ~NO_FANOUT~
ppuflags[0] => expansion_ram.IN1
ppuflags[0] => prg_dout.DATAB
ppuflags[1] => chrset.OUTPUTSELECT
ppuflags[2] => LessThan3.IN18
ppuflags[2] => Equal44.IN31
ppuflags[2] => Equal48.IN54
ppuflags[3] => LessThan3.IN17
ppuflags[3] => exattr_read.IN1
ppuflags[3] => Equal44.IN30
ppuflags[3] => Equal48.IN53
ppuflags[3] => split_addr[9].OUTPUTSELECT
ppuflags[3] => split_addr[8].OUTPUTSELECT
ppuflags[3] => split_addr[7].OUTPUTSELECT
ppuflags[3] => split_addr[6].OUTPUTSELECT
ppuflags[3] => split_addr[5].OUTPUTSELECT
ppuflags[3] => split_addr[4].OUTPUTSELECT
ppuflags[3] => split_addr[3].OUTPUTSELECT
ppuflags[3] => split_addr[2].OUTPUTSELECT
ppuflags[3] => split_addr[1].OUTPUTSELECT
ppuflags[3] => split_addr[0].OUTPUTSELECT
ppuflags[3] => chr_dout.OUTPUTSELECT
ppuflags[3] => chr_dout.OUTPUTSELECT
ppuflags[3] => chr_dout.OUTPUTSELECT
ppuflags[3] => chr_dout.OUTPUTSELECT
ppuflags[3] => chr_dout.OUTPUTSELECT
ppuflags[3] => chr_dout.OUTPUTSELECT
ppuflags[3] => chr_dout.OUTPUTSELECT
ppuflags[3] => chr_dout.OUTPUTSELECT
ppuflags[4] => LessThan3.IN16
ppuflags[4] => Equal44.IN29
ppuflags[4] => Equal48.IN52
ppuflags[5] => LessThan3.IN15
ppuflags[5] => Equal43.IN29
ppuflags[5] => Equal48.IN51
ppuflags[6] => LessThan3.IN14
ppuflags[6] => Equal43.IN28
ppuflags[6] => Equal48.IN50
ppuflags[7] => LessThan3.IN13
ppuflags[7] => Equal43.IN27
ppuflags[7] => Equal48.IN49
ppuflags[8] => LessThan3.IN12
ppuflags[8] => Equal43.IN57
ppuflags[8] => Equal48.IN24
ppuflags[8] => comb.IN0
ppuflags[9] => LessThan3.IN11
ppuflags[9] => Equal43.IN26
ppuflags[9] => Equal48.IN23
ppuflags[10] => LessThan3.IN10
ppuflags[10] => comb.IN1
ppuflags[10] => Equal43.IN56
ppuflags[10] => Equal48.IN48
ppuflags[11] => Equal42.IN17
ppuflags[11] => always2.IN1
ppuflags[11] => last_scanline.DATAIN
ppuflags[12] => Equal42.IN16
ppuflags[13] => Equal42.IN15
ppuflags[14] => Equal42.IN14
ppuflags[15] => Equal42.IN13
ppuflags[16] => Equal42.IN12
ppuflags[17] => Equal42.IN11
ppuflags[18] => Equal42.IN10
ppuflags[19] => vscroll.OUTPUTSELECT
ppuflags[19] => vscroll.OUTPUTSELECT
ppuflags[19] => vscroll.OUTPUTSELECT
ppuflags[19] => vscroll.OUTPUTSELECT
ppuflags[19] => vscroll.OUTPUTSELECT
ppuflags[19] => vscroll.OUTPUTSELECT
ppuflags[19] => vscroll.OUTPUTSELECT
ppuflags[19] => vscroll.OUTPUTSELECT
ppuflags[19] => Equal42.IN0
prg_ain[0] => Equal3.IN19
prg_ain[0] => Equal4.IN19
prg_ain[0] => Equal5.IN19
prg_ain[0] => Equal6.IN19
prg_ain[0] => Equal7.IN19
prg_ain[0] => Equal8.IN19
prg_ain[0] => Equal9.IN19
prg_ain[0] => Equal10.IN19
prg_ain[0] => Equal11.IN19
prg_ain[0] => Equal12.IN19
prg_ain[0] => Equal13.IN19
prg_ain[0] => Equal14.IN19
prg_ain[0] => Equal15.IN19
prg_ain[0] => Equal16.IN19
prg_ain[0] => Equal17.IN19
prg_ain[0] => Equal18.IN19
prg_ain[0] => Equal19.IN19
prg_ain[0] => Equal20.IN19
prg_ain[0] => Equal21.IN19
prg_ain[0] => Equal22.IN19
prg_ain[0] => Equal23.IN19
prg_ain[0] => Equal24.IN19
prg_ain[0] => Equal25.IN19
prg_ain[0] => Equal26.IN19
prg_ain[0] => Equal27.IN19
prg_ain[0] => Equal28.IN19
prg_ain[0] => Equal29.IN19
prg_ain[0] => Equal30.IN19
prg_ain[0] => Equal31.IN19
prg_ain[0] => Equal32.IN19
prg_ain[0] => Equal33.IN19
prg_ain[0] => Equal34.IN19
prg_ain[0] => Equal35.IN19
prg_ain[0] => LessThan0.IN20
prg_ain[0] => LessThan1.IN20
prg_ain[0] => exram_read_addr[0].DATAB
prg_ain[0] => LessThan4.IN32
prg_ain[0] => expansion_ram.waddr_a[0].DATAIN
prg_ain[0] => prg_aout[0].DATAIN
prg_ain[0] => Equal38.IN11
prg_ain[0] => Equal39.IN15
prg_ain[0] => Equal40.IN10
prg_ain[0] => expansion_ram.WADDR
prg_ain[1] => Equal3.IN18
prg_ain[1] => Equal4.IN18
prg_ain[1] => Equal5.IN18
prg_ain[1] => Equal6.IN18
prg_ain[1] => Equal7.IN18
prg_ain[1] => Equal8.IN18
prg_ain[1] => Equal9.IN18
prg_ain[1] => Equal10.IN18
prg_ain[1] => Equal11.IN18
prg_ain[1] => Equal12.IN18
prg_ain[1] => Equal13.IN18
prg_ain[1] => Equal14.IN18
prg_ain[1] => Equal15.IN18
prg_ain[1] => Equal16.IN18
prg_ain[1] => Equal17.IN18
prg_ain[1] => Equal18.IN18
prg_ain[1] => Equal19.IN18
prg_ain[1] => Equal20.IN18
prg_ain[1] => Equal21.IN18
prg_ain[1] => Equal22.IN18
prg_ain[1] => Equal23.IN18
prg_ain[1] => Equal24.IN18
prg_ain[1] => Equal25.IN18
prg_ain[1] => Equal26.IN18
prg_ain[1] => Equal27.IN18
prg_ain[1] => Equal28.IN18
prg_ain[1] => Equal29.IN18
prg_ain[1] => Equal30.IN18
prg_ain[1] => Equal31.IN18
prg_ain[1] => Equal32.IN18
prg_ain[1] => Equal33.IN18
prg_ain[1] => Equal34.IN18
prg_ain[1] => Equal35.IN18
prg_ain[1] => LessThan0.IN19
prg_ain[1] => LessThan1.IN19
prg_ain[1] => exram_read_addr[1].DATAB
prg_ain[1] => LessThan4.IN31
prg_ain[1] => expansion_ram.waddr_a[1].DATAIN
prg_ain[1] => prg_aout[1].DATAIN
prg_ain[1] => Equal38.IN10
prg_ain[1] => Equal39.IN10
prg_ain[1] => Equal40.IN15
prg_ain[1] => expansion_ram.WADDR1
prg_ain[2] => Equal3.IN17
prg_ain[2] => Equal4.IN17
prg_ain[2] => Equal5.IN17
prg_ain[2] => Equal6.IN17
prg_ain[2] => Equal7.IN17
prg_ain[2] => Equal8.IN17
prg_ain[2] => Equal9.IN17
prg_ain[2] => Equal10.IN17
prg_ain[2] => Equal11.IN17
prg_ain[2] => Equal12.IN17
prg_ain[2] => Equal13.IN17
prg_ain[2] => Equal14.IN17
prg_ain[2] => Equal15.IN17
prg_ain[2] => Equal16.IN17
prg_ain[2] => Equal17.IN17
prg_ain[2] => Equal18.IN17
prg_ain[2] => Equal19.IN17
prg_ain[2] => Equal20.IN17
prg_ain[2] => Equal21.IN17
prg_ain[2] => Equal22.IN17
prg_ain[2] => Equal23.IN17
prg_ain[2] => Equal24.IN17
prg_ain[2] => Equal25.IN17
prg_ain[2] => Equal26.IN17
prg_ain[2] => Equal27.IN17
prg_ain[2] => Equal28.IN17
prg_ain[2] => Equal29.IN17
prg_ain[2] => Equal30.IN17
prg_ain[2] => Equal31.IN17
prg_ain[2] => Equal32.IN17
prg_ain[2] => Equal33.IN17
prg_ain[2] => Equal34.IN17
prg_ain[2] => Equal35.IN17
prg_ain[2] => LessThan0.IN18
prg_ain[2] => LessThan1.IN18
prg_ain[2] => exram_read_addr[2].DATAB
prg_ain[2] => LessThan4.IN30
prg_ain[2] => expansion_ram.waddr_a[2].DATAIN
prg_ain[2] => prg_aout[2].DATAIN
prg_ain[2] => Equal38.IN15
prg_ain[2] => Equal39.IN14
prg_ain[2] => Equal40.IN14
prg_ain[2] => expansion_ram.WADDR2
prg_ain[3] => Equal3.IN16
prg_ain[3] => Equal4.IN16
prg_ain[3] => Equal5.IN16
prg_ain[3] => Equal6.IN16
prg_ain[3] => Equal7.IN16
prg_ain[3] => Equal8.IN16
prg_ain[3] => Equal9.IN16
prg_ain[3] => Equal10.IN16
prg_ain[3] => Equal11.IN16
prg_ain[3] => Equal12.IN16
prg_ain[3] => Equal13.IN16
prg_ain[3] => Equal14.IN16
prg_ain[3] => Equal15.IN16
prg_ain[3] => Equal16.IN16
prg_ain[3] => Equal17.IN16
prg_ain[3] => Equal18.IN16
prg_ain[3] => Equal19.IN16
prg_ain[3] => Equal20.IN16
prg_ain[3] => Equal21.IN16
prg_ain[3] => Equal22.IN16
prg_ain[3] => Equal23.IN16
prg_ain[3] => Equal24.IN16
prg_ain[3] => Equal25.IN16
prg_ain[3] => Equal26.IN16
prg_ain[3] => Equal27.IN16
prg_ain[3] => Equal28.IN16
prg_ain[3] => Equal29.IN16
prg_ain[3] => Equal30.IN16
prg_ain[3] => Equal31.IN16
prg_ain[3] => Equal32.IN16
prg_ain[3] => Equal33.IN16
prg_ain[3] => Equal34.IN16
prg_ain[3] => Equal35.IN16
prg_ain[3] => LessThan0.IN17
prg_ain[3] => LessThan1.IN17
prg_ain[3] => chr_last.DATAB
prg_ain[3] => exram_read_addr[3].DATAB
prg_ain[3] => LessThan4.IN29
prg_ain[3] => expansion_ram.waddr_a[3].DATAIN
prg_ain[3] => prg_aout[3].DATAIN
prg_ain[3] => Equal38.IN9
prg_ain[3] => Equal39.IN9
prg_ain[3] => Equal40.IN9
prg_ain[3] => expansion_ram.WADDR3
prg_ain[4] => Equal3.IN15
prg_ain[4] => Equal4.IN15
prg_ain[4] => Equal5.IN15
prg_ain[4] => Equal6.IN15
prg_ain[4] => Equal7.IN15
prg_ain[4] => Equal8.IN15
prg_ain[4] => Equal9.IN15
prg_ain[4] => Equal10.IN15
prg_ain[4] => Equal11.IN15
prg_ain[4] => Equal12.IN15
prg_ain[4] => Equal13.IN15
prg_ain[4] => Equal14.IN15
prg_ain[4] => Equal15.IN15
prg_ain[4] => Equal16.IN15
prg_ain[4] => Equal17.IN15
prg_ain[4] => Equal18.IN15
prg_ain[4] => Equal19.IN15
prg_ain[4] => Equal20.IN15
prg_ain[4] => Equal21.IN15
prg_ain[4] => Equal22.IN15
prg_ain[4] => Equal23.IN15
prg_ain[4] => Equal24.IN15
prg_ain[4] => Equal25.IN15
prg_ain[4] => Equal26.IN15
prg_ain[4] => Equal27.IN15
prg_ain[4] => Equal28.IN15
prg_ain[4] => Equal29.IN15
prg_ain[4] => Equal30.IN15
prg_ain[4] => Equal31.IN15
prg_ain[4] => Equal32.IN15
prg_ain[4] => Equal33.IN15
prg_ain[4] => Equal34.IN15
prg_ain[4] => Equal35.IN15
prg_ain[4] => LessThan0.IN16
prg_ain[4] => LessThan1.IN16
prg_ain[4] => exram_read_addr[4].DATAB
prg_ain[4] => LessThan4.IN28
prg_ain[4] => expansion_ram.waddr_a[4].DATAIN
prg_ain[4] => prg_aout[4].DATAIN
prg_ain[4] => Equal38.IN8
prg_ain[4] => Equal39.IN8
prg_ain[4] => Equal40.IN8
prg_ain[4] => expansion_ram.WADDR4
prg_ain[5] => Equal3.IN14
prg_ain[5] => Equal4.IN14
prg_ain[5] => Equal5.IN14
prg_ain[5] => Equal6.IN14
prg_ain[5] => Equal7.IN14
prg_ain[5] => Equal8.IN14
prg_ain[5] => Equal9.IN14
prg_ain[5] => Equal10.IN14
prg_ain[5] => Equal11.IN14
prg_ain[5] => Equal12.IN14
prg_ain[5] => Equal13.IN14
prg_ain[5] => Equal14.IN14
prg_ain[5] => Equal15.IN14
prg_ain[5] => Equal16.IN14
prg_ain[5] => Equal17.IN14
prg_ain[5] => Equal18.IN14
prg_ain[5] => Equal19.IN14
prg_ain[5] => Equal20.IN14
prg_ain[5] => Equal21.IN14
prg_ain[5] => Equal22.IN14
prg_ain[5] => Equal23.IN14
prg_ain[5] => Equal24.IN14
prg_ain[5] => Equal25.IN14
prg_ain[5] => Equal26.IN14
prg_ain[5] => Equal27.IN14
prg_ain[5] => Equal28.IN14
prg_ain[5] => Equal29.IN14
prg_ain[5] => Equal30.IN14
prg_ain[5] => Equal31.IN14
prg_ain[5] => Equal32.IN14
prg_ain[5] => Equal33.IN14
prg_ain[5] => Equal34.IN14
prg_ain[5] => Equal35.IN14
prg_ain[5] => LessThan0.IN15
prg_ain[5] => LessThan1.IN15
prg_ain[5] => exram_read_addr[5].DATAB
prg_ain[5] => LessThan4.IN27
prg_ain[5] => expansion_ram.waddr_a[5].DATAIN
prg_ain[5] => prg_aout[5].DATAIN
prg_ain[5] => Equal38.IN7
prg_ain[5] => Equal39.IN7
prg_ain[5] => Equal40.IN7
prg_ain[5] => expansion_ram.WADDR5
prg_ain[6] => Equal3.IN13
prg_ain[6] => Equal4.IN13
prg_ain[6] => Equal5.IN13
prg_ain[6] => Equal6.IN13
prg_ain[6] => Equal7.IN13
prg_ain[6] => Equal8.IN13
prg_ain[6] => Equal9.IN13
prg_ain[6] => Equal10.IN13
prg_ain[6] => Equal11.IN13
prg_ain[6] => Equal12.IN13
prg_ain[6] => Equal13.IN13
prg_ain[6] => Equal14.IN13
prg_ain[6] => Equal15.IN13
prg_ain[6] => Equal16.IN13
prg_ain[6] => Equal17.IN13
prg_ain[6] => Equal18.IN13
prg_ain[6] => Equal19.IN13
prg_ain[6] => Equal20.IN13
prg_ain[6] => Equal21.IN13
prg_ain[6] => Equal22.IN13
prg_ain[6] => Equal23.IN13
prg_ain[6] => Equal24.IN13
prg_ain[6] => Equal25.IN13
prg_ain[6] => Equal26.IN13
prg_ain[6] => Equal27.IN13
prg_ain[6] => Equal28.IN13
prg_ain[6] => Equal29.IN13
prg_ain[6] => Equal30.IN13
prg_ain[6] => Equal31.IN13
prg_ain[6] => Equal32.IN13
prg_ain[6] => Equal33.IN13
prg_ain[6] => Equal34.IN13
prg_ain[6] => Equal35.IN13
prg_ain[6] => LessThan0.IN14
prg_ain[6] => LessThan1.IN14
prg_ain[6] => exram_read_addr[6].DATAB
prg_ain[6] => LessThan4.IN26
prg_ain[6] => expansion_ram.waddr_a[6].DATAIN
prg_ain[6] => prg_aout[6].DATAIN
prg_ain[6] => Equal38.IN6
prg_ain[6] => Equal39.IN6
prg_ain[6] => Equal40.IN6
prg_ain[6] => expansion_ram.WADDR6
prg_ain[7] => Equal3.IN12
prg_ain[7] => Equal4.IN12
prg_ain[7] => Equal5.IN12
prg_ain[7] => Equal6.IN12
prg_ain[7] => Equal7.IN12
prg_ain[7] => Equal8.IN12
prg_ain[7] => Equal9.IN12
prg_ain[7] => Equal10.IN12
prg_ain[7] => Equal11.IN12
prg_ain[7] => Equal12.IN12
prg_ain[7] => Equal13.IN12
prg_ain[7] => Equal14.IN12
prg_ain[7] => Equal15.IN12
prg_ain[7] => Equal16.IN12
prg_ain[7] => Equal17.IN12
prg_ain[7] => Equal18.IN12
prg_ain[7] => Equal19.IN12
prg_ain[7] => Equal20.IN12
prg_ain[7] => Equal21.IN12
prg_ain[7] => Equal22.IN12
prg_ain[7] => Equal23.IN12
prg_ain[7] => Equal24.IN12
prg_ain[7] => Equal25.IN12
prg_ain[7] => Equal26.IN12
prg_ain[7] => Equal27.IN12
prg_ain[7] => Equal28.IN12
prg_ain[7] => Equal29.IN12
prg_ain[7] => Equal30.IN12
prg_ain[7] => Equal31.IN12
prg_ain[7] => Equal32.IN12
prg_ain[7] => Equal33.IN12
prg_ain[7] => Equal34.IN12
prg_ain[7] => Equal35.IN12
prg_ain[7] => LessThan0.IN13
prg_ain[7] => LessThan1.IN13
prg_ain[7] => exram_read_addr[7].DATAB
prg_ain[7] => LessThan4.IN25
prg_ain[7] => expansion_ram.waddr_a[7].DATAIN
prg_ain[7] => prg_aout[7].DATAIN
prg_ain[7] => Equal38.IN5
prg_ain[7] => Equal39.IN5
prg_ain[7] => Equal40.IN5
prg_ain[7] => expansion_ram.WADDR7
prg_ain[8] => Equal3.IN11
prg_ain[8] => Equal4.IN11
prg_ain[8] => Equal5.IN11
prg_ain[8] => Equal6.IN11
prg_ain[8] => Equal7.IN11
prg_ain[8] => Equal8.IN11
prg_ain[8] => Equal9.IN11
prg_ain[8] => Equal10.IN11
prg_ain[8] => Equal11.IN11
prg_ain[8] => Equal12.IN11
prg_ain[8] => Equal13.IN11
prg_ain[8] => Equal14.IN11
prg_ain[8] => Equal15.IN11
prg_ain[8] => Equal16.IN11
prg_ain[8] => Equal17.IN11
prg_ain[8] => Equal18.IN11
prg_ain[8] => Equal19.IN11
prg_ain[8] => Equal20.IN11
prg_ain[8] => Equal21.IN11
prg_ain[8] => Equal22.IN11
prg_ain[8] => Equal23.IN11
prg_ain[8] => Equal24.IN11
prg_ain[8] => Equal25.IN11
prg_ain[8] => Equal26.IN11
prg_ain[8] => Equal27.IN11
prg_ain[8] => Equal28.IN11
prg_ain[8] => Equal29.IN11
prg_ain[8] => Equal30.IN11
prg_ain[8] => Equal31.IN11
prg_ain[8] => Equal32.IN11
prg_ain[8] => Equal33.IN11
prg_ain[8] => Equal34.IN11
prg_ain[8] => Equal35.IN11
prg_ain[8] => LessThan0.IN12
prg_ain[8] => LessThan1.IN12
prg_ain[8] => exram_read_addr[8].DATAB
prg_ain[8] => LessThan4.IN24
prg_ain[8] => expansion_ram.waddr_a[8].DATAIN
prg_ain[8] => prg_aout[8].DATAIN
prg_ain[8] => Equal38.IN4
prg_ain[8] => Equal39.IN4
prg_ain[8] => Equal40.IN4
prg_ain[8] => expansion_ram.WADDR8
prg_ain[9] => Equal3.IN10
prg_ain[9] => Equal4.IN10
prg_ain[9] => Equal5.IN10
prg_ain[9] => Equal6.IN10
prg_ain[9] => Equal7.IN10
prg_ain[9] => Equal8.IN10
prg_ain[9] => Equal9.IN10
prg_ain[9] => Equal10.IN10
prg_ain[9] => Equal11.IN10
prg_ain[9] => Equal12.IN10
prg_ain[9] => Equal13.IN10
prg_ain[9] => Equal14.IN10
prg_ain[9] => Equal15.IN10
prg_ain[9] => Equal16.IN10
prg_ain[9] => Equal17.IN10
prg_ain[9] => Equal18.IN10
prg_ain[9] => Equal19.IN10
prg_ain[9] => Equal20.IN10
prg_ain[9] => Equal21.IN10
prg_ain[9] => Equal22.IN10
prg_ain[9] => Equal23.IN10
prg_ain[9] => Equal24.IN10
prg_ain[9] => Equal25.IN10
prg_ain[9] => Equal26.IN10
prg_ain[9] => Equal27.IN10
prg_ain[9] => Equal28.IN10
prg_ain[9] => Equal29.IN10
prg_ain[9] => Equal30.IN10
prg_ain[9] => Equal31.IN10
prg_ain[9] => Equal32.IN10
prg_ain[9] => Equal33.IN10
prg_ain[9] => Equal34.IN10
prg_ain[9] => Equal35.IN10
prg_ain[9] => LessThan0.IN11
prg_ain[9] => LessThan1.IN11
prg_ain[9] => exram_read_addr[9].DATAB
prg_ain[9] => LessThan4.IN23
prg_ain[9] => expansion_ram.waddr_a[9].DATAIN
prg_ain[9] => prg_aout[9].DATAIN
prg_ain[9] => Equal38.IN14
prg_ain[9] => Equal39.IN13
prg_ain[9] => Equal40.IN13
prg_ain[9] => expansion_ram.WADDR9
prg_ain[10] => LessThan4.IN22
prg_ain[10] => prg_aout[10].DATAIN
prg_ain[10] => Equal0.IN3
prg_ain[10] => Equal37.IN5
prg_ain[10] => Equal38.IN3
prg_ain[10] => Equal39.IN3
prg_ain[10] => Equal40.IN3
prg_ain[11] => LessThan4.IN21
prg_ain[11] => prg_aout[11].DATAIN
prg_ain[11] => Equal0.IN2
prg_ain[11] => Equal37.IN4
prg_ain[11] => Equal38.IN2
prg_ain[11] => Equal39.IN2
prg_ain[11] => Equal40.IN2
prg_ain[12] => LessThan4.IN20
prg_ain[12] => prg_aout[12].DATAIN
prg_ain[12] => Equal0.IN5
prg_ain[12] => Equal37.IN3
prg_ain[12] => Equal38.IN13
prg_ain[12] => Equal39.IN12
prg_ain[12] => Equal40.IN12
prg_ain[13] => Mux0.IN26
prg_ain[13] => Mux1.IN1
prg_ain[13] => Mux2.IN1
prg_ain[13] => Mux3.IN1
prg_ain[13] => Mux4.IN1
prg_ain[13] => Mux5.IN2
prg_ain[13] => Mux6.IN6
prg_ain[13] => Mux7.IN2
prg_ain[13] => Mux7.IN3
prg_ain[13] => Mux7.IN4
prg_ain[13] => Mux7.IN5
prg_ain[13] => Mux7.IN6
prg_ain[13] => Mux7.IN7
prg_ain[13] => Mux7.IN8
prg_ain[13] => Mux7.IN9
prg_ain[13] => Mux7.IN10
prg_ain[13] => Mux7.IN11
prg_ain[13] => Mux7.IN12
prg_ain[13] => LessThan4.IN19
prg_ain[13] => Equal0.IN1
prg_ain[13] => Equal37.IN1
prg_ain[13] => Equal38.IN1
prg_ain[13] => Equal39.IN1
prg_ain[13] => Equal40.IN1
prg_ain[14] => Mux0.IN25
prg_ain[14] => Mux1.IN0
prg_ain[14] => Mux2.IN0
prg_ain[14] => Mux3.IN0
prg_ain[14] => Mux4.IN0
prg_ain[14] => Mux5.IN1
prg_ain[14] => Mux6.IN1
prg_ain[14] => Mux6.IN2
prg_ain[14] => Mux6.IN3
prg_ain[14] => Mux6.IN4
prg_ain[14] => Mux6.IN5
prg_ain[14] => Mux7.IN1
prg_ain[14] => LessThan4.IN18
prg_ain[14] => Equal0.IN4
prg_ain[14] => Equal37.IN2
prg_ain[14] => Equal38.IN12
prg_ain[14] => Equal39.IN11
prg_ain[14] => Equal40.IN11
prg_ain[15] => Mux0.IN24
prg_ain[15] => Mux5.IN0
prg_ain[15] => Mux6.IN0
prg_ain[15] => Mux7.IN0
prg_ain[15] => LessThan4.IN17
prg_ain[15] => Equal0.IN0
prg_ain[15] => Equal37.IN0
prg_ain[15] => Equal38.IN0
prg_ain[15] => Equal39.IN0
prg_ain[15] => Equal40.IN0
prg_aout[0] <= prg_ain[0].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[1] <= prg_ain[1].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[2] <= prg_ain[2].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[3] <= prg_ain[3].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[4] <= prg_ain[4].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[5] <= prg_ain[5].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[6] <= prg_ain[6].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[7] <= prg_ain[7].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[8] <= prg_ain[8].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[9] <= prg_ain[9].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[10] <= prg_ain[10].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[11] <= prg_ain[11].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[12] <= prg_ain[12].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[13] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[14] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[15] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[16] <= prgsel.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[17] <= prgsel.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[18] <= prgsel.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[19] <= prgsel.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[20] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[21] <= <GND>
prg_read => always2.IN1
prg_write => always0.IN1
prg_write => always0.IN1
prg_write => prg_allow.IN1
prg_din[0] => prg_mode.DATAB
prg_din[0] => chr_mode.DATAB
prg_din[0] => extended_ram_mode.DATAB
prg_din[0] => mirroring.DATAB
prg_din[0] => fill_tile.DATAB
prg_din[0] => fill_attr.DATAB
prg_din[0] => prg_ram_bank.DATAB
prg_din[0] => prg_bank_0.DATAB
prg_din[0] => prg_bank_1.DATAB
prg_din[0] => prg_bank_2.DATAB
prg_din[0] => prg_bank_3.DATAB
prg_din[0] => chr_bank_0.DATAB
prg_din[0] => chr_bank_1.DATAB
prg_din[0] => chr_bank_2.DATAB
prg_din[0] => chr_bank_3.DATAB
prg_din[0] => chr_bank_4.DATAB
prg_din[0] => chr_bank_5.DATAB
prg_din[0] => chr_bank_6.DATAB
prg_din[0] => chr_bank_7.DATAB
prg_din[0] => chr_bank_8.DATAB
prg_din[0] => chr_bank_9.DATAB
prg_din[0] => chr_bank_a.DATAB
prg_din[0] => chr_bank_b.DATAB
prg_din[0] => upper_chr_bank_bits.DATAB
prg_din[0] => vsplit_startstop.DATAB
prg_din[0] => vsplit_scroll.DATAB
prg_din[0] => vsplit_bank.DATAB
prg_din[0] => irq_scanline.DATAB
prg_din[0] => multiplier_1.DATAB
prg_din[0] => multiplier_2.DATAB
prg_din[0] => expansion_ram.DATAB
prg_din[0] => Equal1.IN0
prg_din[0] => Equal2.IN1
prg_din[1] => prg_mode.DATAB
prg_din[1] => chr_mode.DATAB
prg_din[1] => extended_ram_mode.DATAB
prg_din[1] => mirroring.DATAB
prg_din[1] => fill_tile.DATAB
prg_din[1] => fill_attr.DATAB
prg_din[1] => prg_ram_bank.DATAB
prg_din[1] => prg_bank_0.DATAB
prg_din[1] => prg_bank_1.DATAB
prg_din[1] => prg_bank_2.DATAB
prg_din[1] => prg_bank_3.DATAB
prg_din[1] => chr_bank_0.DATAB
prg_din[1] => chr_bank_1.DATAB
prg_din[1] => chr_bank_2.DATAB
prg_din[1] => chr_bank_3.DATAB
prg_din[1] => chr_bank_4.DATAB
prg_din[1] => chr_bank_5.DATAB
prg_din[1] => chr_bank_6.DATAB
prg_din[1] => chr_bank_7.DATAB
prg_din[1] => chr_bank_8.DATAB
prg_din[1] => chr_bank_9.DATAB
prg_din[1] => chr_bank_a.DATAB
prg_din[1] => chr_bank_b.DATAB
prg_din[1] => upper_chr_bank_bits.DATAB
prg_din[1] => vsplit_startstop.DATAB
prg_din[1] => vsplit_scroll.DATAB
prg_din[1] => vsplit_bank.DATAB
prg_din[1] => irq_scanline.DATAB
prg_din[1] => multiplier_1.DATAB
prg_din[1] => multiplier_2.DATAB
prg_din[1] => expansion_ram.DATAB
prg_din[1] => Equal1.IN1
prg_din[1] => Equal2.IN0
prg_din[2] => mirroring.DATAB
prg_din[2] => fill_tile.DATAB
prg_din[2] => prg_ram_bank.DATAB
prg_din[2] => prg_bank_0.DATAB
prg_din[2] => prg_bank_1.DATAB
prg_din[2] => prg_bank_2.DATAB
prg_din[2] => prg_bank_3.DATAB
prg_din[2] => chr_bank_0.DATAB
prg_din[2] => chr_bank_1.DATAB
prg_din[2] => chr_bank_2.DATAB
prg_din[2] => chr_bank_3.DATAB
prg_din[2] => chr_bank_4.DATAB
prg_din[2] => chr_bank_5.DATAB
prg_din[2] => chr_bank_6.DATAB
prg_din[2] => chr_bank_7.DATAB
prg_din[2] => chr_bank_8.DATAB
prg_din[2] => chr_bank_9.DATAB
prg_din[2] => chr_bank_a.DATAB
prg_din[2] => chr_bank_b.DATAB
prg_din[2] => vsplit_startstop.DATAB
prg_din[2] => vsplit_scroll.DATAB
prg_din[2] => vsplit_bank.DATAB
prg_din[2] => irq_scanline.DATAB
prg_din[2] => multiplier_1.DATAB
prg_din[2] => multiplier_2.DATAB
prg_din[2] => expansion_ram.DATAB
prg_din[3] => mirroring.DATAB
prg_din[3] => fill_tile.DATAB
prg_din[3] => prg_bank_0.DATAB
prg_din[3] => prg_bank_1.DATAB
prg_din[3] => prg_bank_2.DATAB
prg_din[3] => prg_bank_3.DATAB
prg_din[3] => chr_bank_0.DATAB
prg_din[3] => chr_bank_1.DATAB
prg_din[3] => chr_bank_2.DATAB
prg_din[3] => chr_bank_3.DATAB
prg_din[3] => chr_bank_4.DATAB
prg_din[3] => chr_bank_5.DATAB
prg_din[3] => chr_bank_6.DATAB
prg_din[3] => chr_bank_7.DATAB
prg_din[3] => chr_bank_8.DATAB
prg_din[3] => chr_bank_9.DATAB
prg_din[3] => chr_bank_a.DATAB
prg_din[3] => chr_bank_b.DATAB
prg_din[3] => vsplit_startstop.DATAB
prg_din[3] => vsplit_scroll.DATAB
prg_din[3] => vsplit_bank.DATAB
prg_din[3] => irq_scanline.DATAB
prg_din[3] => multiplier_1.DATAB
prg_din[3] => multiplier_2.DATAB
prg_din[3] => expansion_ram.DATAB
prg_din[4] => mirroring.DATAB
prg_din[4] => fill_tile.DATAB
prg_din[4] => prg_bank_0.DATAB
prg_din[4] => prg_bank_1.DATAB
prg_din[4] => prg_bank_2.DATAB
prg_din[4] => prg_bank_3.DATAB
prg_din[4] => chr_bank_0.DATAB
prg_din[4] => chr_bank_1.DATAB
prg_din[4] => chr_bank_2.DATAB
prg_din[4] => chr_bank_3.DATAB
prg_din[4] => chr_bank_4.DATAB
prg_din[4] => chr_bank_5.DATAB
prg_din[4] => chr_bank_6.DATAB
prg_din[4] => chr_bank_7.DATAB
prg_din[4] => chr_bank_8.DATAB
prg_din[4] => chr_bank_9.DATAB
prg_din[4] => chr_bank_a.DATAB
prg_din[4] => chr_bank_b.DATAB
prg_din[4] => vsplit_startstop.DATAB
prg_din[4] => vsplit_scroll.DATAB
prg_din[4] => vsplit_bank.DATAB
prg_din[4] => irq_scanline.DATAB
prg_din[4] => multiplier_1.DATAB
prg_din[4] => multiplier_2.DATAB
prg_din[4] => expansion_ram.DATAB
prg_din[5] => mirroring.DATAB
prg_din[5] => fill_tile.DATAB
prg_din[5] => prg_bank_0.DATAB
prg_din[5] => prg_bank_1.DATAB
prg_din[5] => prg_bank_2.DATAB
prg_din[5] => prg_bank_3.DATAB
prg_din[5] => chr_bank_0.DATAB
prg_din[5] => chr_bank_1.DATAB
prg_din[5] => chr_bank_2.DATAB
prg_din[5] => chr_bank_3.DATAB
prg_din[5] => chr_bank_4.DATAB
prg_din[5] => chr_bank_5.DATAB
prg_din[5] => chr_bank_6.DATAB
prg_din[5] => chr_bank_7.DATAB
prg_din[5] => chr_bank_8.DATAB
prg_din[5] => chr_bank_9.DATAB
prg_din[5] => chr_bank_a.DATAB
prg_din[5] => chr_bank_b.DATAB
prg_din[5] => vsplit_scroll.DATAB
prg_din[5] => vsplit_bank.DATAB
prg_din[5] => irq_scanline.DATAB
prg_din[5] => multiplier_1.DATAB
prg_din[5] => multiplier_2.DATAB
prg_din[5] => expansion_ram.DATAB
prg_din[6] => mirroring.DATAB
prg_din[6] => fill_tile.DATAB
prg_din[6] => prg_bank_0.DATAB
prg_din[6] => prg_bank_1.DATAB
prg_din[6] => prg_bank_2.DATAB
prg_din[6] => prg_bank_3.DATAB
prg_din[6] => chr_bank_0.DATAB
prg_din[6] => chr_bank_1.DATAB
prg_din[6] => chr_bank_2.DATAB
prg_din[6] => chr_bank_3.DATAB
prg_din[6] => chr_bank_4.DATAB
prg_din[6] => chr_bank_5.DATAB
prg_din[6] => chr_bank_6.DATAB
prg_din[6] => chr_bank_7.DATAB
prg_din[6] => chr_bank_8.DATAB
prg_din[6] => chr_bank_9.DATAB
prg_din[6] => chr_bank_a.DATAB
prg_din[6] => chr_bank_b.DATAB
prg_din[6] => vsplit_side.DATAB
prg_din[6] => vsplit_scroll.DATAB
prg_din[6] => vsplit_bank.DATAB
prg_din[6] => irq_scanline.DATAB
prg_din[6] => multiplier_1.DATAB
prg_din[6] => multiplier_2.DATAB
prg_din[6] => expansion_ram.DATAB
prg_din[7] => mirroring.DATAB
prg_din[7] => fill_tile.DATAB
prg_din[7] => prg_bank_0.DATAB
prg_din[7] => prg_bank_1.DATAB
prg_din[7] => prg_bank_2.DATAB
prg_din[7] => chr_bank_0.DATAB
prg_din[7] => chr_bank_1.DATAB
prg_din[7] => chr_bank_2.DATAB
prg_din[7] => chr_bank_3.DATAB
prg_din[7] => chr_bank_4.DATAB
prg_din[7] => chr_bank_5.DATAB
prg_din[7] => chr_bank_6.DATAB
prg_din[7] => chr_bank_7.DATAB
prg_din[7] => chr_bank_8.DATAB
prg_din[7] => chr_bank_9.DATAB
prg_din[7] => chr_bank_a.DATAB
prg_din[7] => chr_bank_b.DATAB
prg_din[7] => vsplit_enable.DATAB
prg_din[7] => vsplit_scroll.DATAB
prg_din[7] => vsplit_bank.DATAB
prg_din[7] => irq_scanline.DATAB
prg_din[7] => irq_enable.DATAB
prg_din[7] => multiplier_1.DATAB
prg_din[7] => multiplier_2.DATAB
prg_din[7] => expansion_ram.DATAB
prg_dout[0] <= prg_dout.DB_MAX_OUTPUT_PORT_TYPE
prg_dout[1] <= prg_dout.DB_MAX_OUTPUT_PORT_TYPE
prg_dout[2] <= prg_dout.DB_MAX_OUTPUT_PORT_TYPE
prg_dout[3] <= prg_dout.DB_MAX_OUTPUT_PORT_TYPE
prg_dout[4] <= prg_dout.DB_MAX_OUTPUT_PORT_TYPE
prg_dout[5] <= prg_dout.DB_MAX_OUTPUT_PORT_TYPE
prg_dout[6] <= prg_dout.DB_MAX_OUTPUT_PORT_TYPE
prg_dout[7] <= prg_dout.DB_MAX_OUTPUT_PORT_TYPE
prg_allow <= prg_allow.DB_MAX_OUTPUT_PORT_TYPE
chr_ain[0] => comb.DATAA
chr_ain[0] => chr_aout.DATAA
chr_ain[1] => comb.DATAA
chr_ain[1] => chr_aout.DATAA
chr_ain[2] => comb.DATAA
chr_ain[2] => chr_aout.DATAA
chr_ain[3] => comb.DATAA
chr_ain[3] => chr_aout[3].DATAIN
chr_ain[4] => comb.DATAA
chr_ain[4] => chr_aout[4].DATAIN
chr_ain[5] => comb.DATAA
chr_ain[5] => chr_aout[5].DATAIN
chr_ain[6] => comb.DATAA
chr_ain[6] => chr_aout[6].DATAIN
chr_ain[7] => comb.DATAA
chr_ain[7] => chr_aout[7].DATAIN
chr_ain[8] => comb.DATAA
chr_ain[8] => chr_aout[8].DATAIN
chr_ain[9] => comb.DATAA
chr_ain[9] => chr_aout[9].DATAIN
chr_ain[10] => Mux8.IN2
chr_ain[10] => Mux9.IN2
chr_ain[10] => Mux10.IN2
chr_ain[10] => Mux11.IN2
chr_ain[10] => Mux12.IN2
chr_ain[10] => Mux13.IN2
chr_ain[10] => Mux14.IN2
chr_ain[10] => Mux15.IN18
chr_ain[10] => Mux16.IN34
chr_ain[10] => Mux17.IN2
chr_ain[10] => Mux17.IN3
chr_ain[10] => Mux17.IN4
chr_ain[10] => Mux17.IN5
chr_ain[10] => Mux17.IN6
chr_ain[10] => Mux17.IN7
chr_ain[10] => Mux17.IN8
chr_ain[10] => Mux17.IN9
chr_ain[10] => Mux17.IN10
chr_ain[10] => Mux17.IN11
chr_ain[10] => Mux17.IN12
chr_ain[10] => Mux17.IN13
chr_ain[10] => Mux17.IN14
chr_ain[10] => Mux17.IN15
chr_ain[10] => Mux17.IN16
chr_ain[10] => Mux17.IN17
chr_ain[10] => Mux17.IN18
chr_ain[10] => Mux17.IN19
chr_ain[10] => Mux17.IN20
chr_ain[10] => Mux17.IN21
chr_ain[10] => Mux17.IN22
chr_ain[10] => Mux17.IN23
chr_ain[10] => Mux17.IN24
chr_ain[10] => Mux17.IN25
chr_ain[10] => Mux17.IN26
chr_ain[10] => Mux17.IN27
chr_ain[10] => Mux17.IN28
chr_ain[10] => Mux17.IN29
chr_ain[10] => Mux17.IN30
chr_ain[10] => Mux17.IN31
chr_ain[10] => Mux17.IN32
chr_ain[10] => Mux17.IN33
chr_ain[10] => Mux17.IN34
chr_ain[10] => Mux17.IN35
chr_ain[10] => Mux17.IN36
chr_ain[10] => Mux17.IN37
chr_ain[10] => Mux17.IN38
chr_ain[10] => Mux17.IN39
chr_ain[10] => Mux17.IN40
chr_ain[10] => Mux17.IN41
chr_ain[10] => Mux17.IN42
chr_ain[10] => Mux17.IN43
chr_ain[10] => Mux17.IN44
chr_ain[10] => Mux17.IN45
chr_ain[10] => Mux17.IN46
chr_ain[10] => Mux17.IN47
chr_ain[10] => Mux17.IN48
chr_ain[10] => Mux17.IN49
chr_ain[10] => Mux17.IN50
chr_ain[10] => chr_aout.DATAB
chr_ain[10] => chr_aout.DATAB
chr_ain[10] => Equal50.IN31
chr_ain[10] => Equal51.IN61
chr_ain[10] => Equal52.IN30
chr_ain[11] => Mux8.IN1
chr_ain[11] => Mux9.IN1
chr_ain[11] => Mux10.IN1
chr_ain[11] => Mux11.IN1
chr_ain[11] => Mux12.IN1
chr_ain[11] => Mux13.IN1
chr_ain[11] => Mux14.IN1
chr_ain[11] => Mux15.IN17
chr_ain[11] => Mux16.IN1
chr_ain[11] => Mux16.IN2
chr_ain[11] => Mux16.IN3
chr_ain[11] => Mux16.IN4
chr_ain[11] => Mux16.IN5
chr_ain[11] => Mux16.IN6
chr_ain[11] => Mux16.IN7
chr_ain[11] => Mux16.IN8
chr_ain[11] => Mux16.IN9
chr_ain[11] => Mux16.IN10
chr_ain[11] => Mux16.IN11
chr_ain[11] => Mux16.IN12
chr_ain[11] => Mux16.IN13
chr_ain[11] => Mux16.IN14
chr_ain[11] => Mux16.IN15
chr_ain[11] => Mux16.IN16
chr_ain[11] => Mux16.IN17
chr_ain[11] => Mux16.IN18
chr_ain[11] => Mux16.IN19
chr_ain[11] => Mux16.IN20
chr_ain[11] => Mux16.IN21
chr_ain[11] => Mux16.IN22
chr_ain[11] => Mux16.IN23
chr_ain[11] => Mux16.IN24
chr_ain[11] => Mux16.IN25
chr_ain[11] => Mux16.IN26
chr_ain[11] => Mux16.IN27
chr_ain[11] => Mux16.IN28
chr_ain[11] => Mux16.IN29
chr_ain[11] => Mux16.IN30
chr_ain[11] => Mux16.IN31
chr_ain[11] => Mux16.IN32
chr_ain[11] => Mux16.IN33
chr_ain[11] => Mux17.IN1
chr_ain[11] => chr_aout.DATAB
chr_ain[11] => chr_aout.DATAB
chr_ain[11] => Equal50.IN30
chr_ain[11] => Equal51.IN30
chr_ain[11] => Equal52.IN61
chr_ain[12] => Mux8.IN0
chr_ain[12] => Mux9.IN0
chr_ain[12] => Mux10.IN0
chr_ain[12] => Mux11.IN0
chr_ain[12] => Mux12.IN0
chr_ain[12] => Mux13.IN0
chr_ain[12] => Mux14.IN0
chr_ain[12] => Mux15.IN0
chr_ain[12] => Mux15.IN1
chr_ain[12] => Mux15.IN2
chr_ain[12] => Mux15.IN3
chr_ain[12] => Mux15.IN4
chr_ain[12] => Mux15.IN5
chr_ain[12] => Mux15.IN6
chr_ain[12] => Mux15.IN7
chr_ain[12] => Mux15.IN8
chr_ain[12] => Mux15.IN9
chr_ain[12] => Mux15.IN10
chr_ain[12] => Mux15.IN11
chr_ain[12] => Mux15.IN12
chr_ain[12] => Mux15.IN13
chr_ain[12] => Mux15.IN14
chr_ain[12] => Mux15.IN15
chr_ain[12] => Mux15.IN16
chr_ain[12] => Mux16.IN0
chr_ain[12] => Mux17.IN0
chr_ain[13] => has_chr_dout.IN1
chr_ain[13] => vram_ce.IN1
chr_aout[0] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[1] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[2] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[3] <= chr_ain[3].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[4] <= chr_ain[4].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[5] <= chr_ain[5].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[6] <= chr_ain[6].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[7] <= chr_ain[7].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[8] <= chr_ain[8].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[9] <= chr_ain[9].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[10] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[11] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[12] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[13] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[14] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[15] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[16] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[17] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[18] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[19] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[20] <= <GND>
chr_aout[21] <= <VCC>
chr_dout[0] <= chr_dout.DB_MAX_OUTPUT_PORT_TYPE
chr_dout[1] <= chr_dout.DB_MAX_OUTPUT_PORT_TYPE
chr_dout[2] <= chr_dout.DB_MAX_OUTPUT_PORT_TYPE
chr_dout[3] <= chr_dout.DB_MAX_OUTPUT_PORT_TYPE
chr_dout[4] <= chr_dout.DB_MAX_OUTPUT_PORT_TYPE
chr_dout[5] <= chr_dout.DB_MAX_OUTPUT_PORT_TYPE
chr_dout[6] <= chr_dout.DB_MAX_OUTPUT_PORT_TYPE
chr_dout[7] <= chr_dout.DB_MAX_OUTPUT_PORT_TYPE
has_chr_dout <= has_chr_dout.DB_MAX_OUTPUT_PORT_TYPE
chr_allow <= flags[15].DB_MAX_OUTPUT_PORT_TYPE
vram_a10 <= comb.DB_MAX_OUTPUT_PORT_TYPE
vram_ce <= vram_ce.DB_MAX_OUTPUT_PORT_TYPE
irq <= irq.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper13:map13
clk => chr_bank[0].CLK
clk => chr_bank[1].CLK
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
flags[0] => ~NO_FANOUT~
flags[1] => ~NO_FANOUT~
flags[2] => ~NO_FANOUT~
flags[3] => ~NO_FANOUT~
flags[4] => ~NO_FANOUT~
flags[5] => ~NO_FANOUT~
flags[6] => ~NO_FANOUT~
flags[7] => ~NO_FANOUT~
flags[8] => ~NO_FANOUT~
flags[9] => ~NO_FANOUT~
flags[10] => ~NO_FANOUT~
flags[11] => ~NO_FANOUT~
flags[12] => ~NO_FANOUT~
flags[13] => ~NO_FANOUT~
flags[14] => vram_a10.OUTPUTSELECT
flags[15] => chr_allow.DATAIN
flags[16] => ~NO_FANOUT~
flags[17] => ~NO_FANOUT~
flags[18] => ~NO_FANOUT~
flags[19] => ~NO_FANOUT~
flags[20] => ~NO_FANOUT~
flags[21] => ~NO_FANOUT~
flags[22] => ~NO_FANOUT~
flags[23] => ~NO_FANOUT~
flags[24] => ~NO_FANOUT~
flags[25] => ~NO_FANOUT~
flags[26] => ~NO_FANOUT~
flags[27] => ~NO_FANOUT~
flags[28] => ~NO_FANOUT~
flags[29] => ~NO_FANOUT~
flags[30] => ~NO_FANOUT~
flags[31] => ~NO_FANOUT~
prg_ain[0] => prg_aout[0].DATAIN
prg_ain[1] => prg_aout[1].DATAIN
prg_ain[2] => prg_aout[2].DATAIN
prg_ain[3] => prg_aout[3].DATAIN
prg_ain[4] => prg_aout[4].DATAIN
prg_ain[5] => prg_aout[5].DATAIN
prg_ain[6] => prg_aout[6].DATAIN
prg_ain[7] => prg_aout[7].DATAIN
prg_ain[8] => prg_aout[8].DATAIN
prg_ain[9] => prg_aout[9].DATAIN
prg_ain[10] => prg_aout[10].DATAIN
prg_ain[11] => prg_aout[11].DATAIN
prg_ain[12] => prg_aout[12].DATAIN
prg_ain[13] => prg_aout[13].DATAIN
prg_ain[14] => prg_aout[14].DATAIN
prg_ain[15] => always0.IN0
prg_ain[15] => prg_allow.IN0
prg_aout[0] <= prg_ain[0].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[1] <= prg_ain[1].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[2] <= prg_ain[2].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[3] <= prg_ain[3].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[4] <= prg_ain[4].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[5] <= prg_ain[5].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[6] <= prg_ain[6].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[7] <= prg_ain[7].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[8] <= prg_ain[8].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[9] <= prg_ain[9].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[10] <= prg_ain[10].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[11] <= prg_ain[11].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[12] <= prg_ain[12].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[13] <= prg_ain[13].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[14] <= prg_ain[14].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[15] <= <GND>
prg_aout[16] <= <GND>
prg_aout[17] <= <GND>
prg_aout[18] <= <GND>
prg_aout[19] <= <GND>
prg_aout[20] <= <GND>
prg_aout[21] <= <GND>
prg_read => ~NO_FANOUT~
prg_write => always0.IN1
prg_write => prg_allow.IN1
prg_din[0] => chr_bank.DATAB
prg_din[1] => chr_bank.DATAB
prg_din[2] => ~NO_FANOUT~
prg_din[3] => ~NO_FANOUT~
prg_din[4] => ~NO_FANOUT~
prg_din[5] => ~NO_FANOUT~
prg_din[6] => ~NO_FANOUT~
prg_din[7] => ~NO_FANOUT~
prg_allow <= prg_allow.DB_MAX_OUTPUT_PORT_TYPE
chr_ain[0] => chr_aout[0].DATAIN
chr_ain[1] => chr_aout[1].DATAIN
chr_ain[2] => chr_aout[2].DATAIN
chr_ain[3] => chr_aout[3].DATAIN
chr_ain[4] => chr_aout[4].DATAIN
chr_ain[5] => chr_aout[5].DATAIN
chr_ain[6] => chr_aout[6].DATAIN
chr_ain[7] => chr_aout[7].DATAIN
chr_ain[8] => chr_aout[8].DATAIN
chr_ain[9] => chr_aout[9].DATAIN
chr_ain[10] => vram_a10.DATAB
chr_ain[10] => chr_aout[10].DATAIN
chr_ain[11] => vram_a10.DATAA
chr_ain[11] => chr_aout[11].DATAIN
chr_ain[12] => chr_aout.OUTPUTSELECT
chr_ain[12] => chr_aout.OUTPUTSELECT
chr_ain[13] => vram_ce.DATAIN
chr_aout[0] <= chr_ain[0].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[1] <= chr_ain[1].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[2] <= chr_ain[2].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[3] <= chr_ain[3].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[4] <= chr_ain[4].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[5] <= chr_ain[5].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[6] <= chr_ain[6].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[7] <= chr_ain[7].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[8] <= chr_ain[8].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[9] <= chr_ain[9].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[10] <= chr_ain[10].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[11] <= chr_ain[11].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[12] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[13] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[14] <= <GND>
chr_aout[15] <= <GND>
chr_aout[16] <= <GND>
chr_aout[17] <= <GND>
chr_aout[18] <= <GND>
chr_aout[19] <= <GND>
chr_aout[20] <= <VCC>
chr_aout[21] <= <GND>
chr_allow <= flags[15].DB_MAX_OUTPUT_PORT_TYPE
vram_a10 <= vram_a10.DB_MAX_OUTPUT_PORT_TYPE
vram_ce <= chr_ain[13].DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper15:map15
clk => prg_rom_bank[0].CLK
clk => prg_rom_bank[1].CLK
clk => prg_rom_bank[2].CLK
clk => prg_rom_bank[3].CLK
clk => prg_rom_bank[4].CLK
clk => prg_rom_bank[5].CLK
clk => mirroring.CLK
clk => prg_rom_bank_lowbit.CLK
clk => prg_rom_bank_mode[0].CLK
clk => prg_rom_bank_mode[1].CLK
ce => prg_rom_bank_mode.OUTPUTSELECT
ce => prg_rom_bank_mode.OUTPUTSELECT
ce => prg_rom_bank_lowbit.OUTPUTSELECT
ce => mirroring.OUTPUTSELECT
ce => prg_rom_bank.OUTPUTSELECT
ce => prg_rom_bank.OUTPUTSELECT
ce => prg_rom_bank.OUTPUTSELECT
ce => prg_rom_bank.OUTPUTSELECT
ce => prg_rom_bank.OUTPUTSELECT
ce => prg_rom_bank.OUTPUTSELECT
reset => prg_rom_bank_mode.OUTPUTSELECT
reset => prg_rom_bank_mode.OUTPUTSELECT
reset => prg_rom_bank_lowbit.OUTPUTSELECT
reset => mirroring.OUTPUTSELECT
reset => prg_rom_bank.OUTPUTSELECT
reset => prg_rom_bank.OUTPUTSELECT
reset => prg_rom_bank.OUTPUTSELECT
reset => prg_rom_bank.OUTPUTSELECT
reset => prg_rom_bank.OUTPUTSELECT
reset => prg_rom_bank.OUTPUTSELECT
flags[0] => ~NO_FANOUT~
flags[1] => ~NO_FANOUT~
flags[2] => ~NO_FANOUT~
flags[3] => ~NO_FANOUT~
flags[4] => ~NO_FANOUT~
flags[5] => ~NO_FANOUT~
flags[6] => ~NO_FANOUT~
flags[7] => ~NO_FANOUT~
flags[8] => ~NO_FANOUT~
flags[9] => ~NO_FANOUT~
flags[10] => ~NO_FANOUT~
flags[11] => ~NO_FANOUT~
flags[12] => ~NO_FANOUT~
flags[13] => ~NO_FANOUT~
flags[14] => ~NO_FANOUT~
flags[15] => chr_allow.DATAIN
flags[16] => ~NO_FANOUT~
flags[17] => ~NO_FANOUT~
flags[18] => ~NO_FANOUT~
flags[19] => ~NO_FANOUT~
flags[20] => ~NO_FANOUT~
flags[21] => ~NO_FANOUT~
flags[22] => ~NO_FANOUT~
flags[23] => ~NO_FANOUT~
flags[24] => ~NO_FANOUT~
flags[25] => ~NO_FANOUT~
flags[26] => ~NO_FANOUT~
flags[27] => ~NO_FANOUT~
flags[28] => ~NO_FANOUT~
flags[29] => ~NO_FANOUT~
flags[30] => ~NO_FANOUT~
flags[31] => ~NO_FANOUT~
prg_ain[0] => prg_rom_bank_mode.DATAB
prg_ain[0] => prg_aout[0].DATAIN
prg_ain[1] => prg_rom_bank_mode.DATAB
prg_ain[1] => prg_aout[1].DATAIN
prg_ain[2] => prg_aout[2].DATAIN
prg_ain[3] => prg_aout[3].DATAIN
prg_ain[4] => prg_aout[4].DATAIN
prg_ain[5] => prg_aout[5].DATAIN
prg_ain[6] => prg_aout[6].DATAIN
prg_ain[7] => prg_aout[7].DATAIN
prg_ain[8] => prg_aout[8].DATAIN
prg_ain[9] => prg_aout[9].DATAIN
prg_ain[10] => prg_aout[10].DATAIN
prg_ain[11] => prg_aout[11].DATAIN
prg_ain[12] => prg_aout[12].DATAIN
prg_ain[13] => prg_bank.DATAA
prg_ain[14] => Decoder0.IN0
prg_ain[14] => Decoder1.IN0
prg_ain[15] => always0.IN0
prg_ain[15] => prg_allow.IN0
prg_aout[0] <= prg_ain[0].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[1] <= prg_ain[1].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[2] <= prg_ain[2].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[3] <= prg_ain[3].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[4] <= prg_ain[4].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[5] <= prg_ain[5].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[6] <= prg_ain[6].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[7] <= prg_ain[7].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[8] <= prg_ain[8].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[9] <= prg_ain[9].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[10] <= prg_ain[10].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[11] <= prg_ain[11].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[12] <= prg_ain[12].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[13] <= prg_bank.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[14] <= prg_bank.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[15] <= prg_bank.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[16] <= prg_bank.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[17] <= prg_bank.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[18] <= prg_bank.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[19] <= prg_bank.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[20] <= <GND>
prg_aout[21] <= <GND>
prg_read => ~NO_FANOUT~
prg_write => always0.IN1
prg_write => prg_allow.IN1
prg_din[0] => prg_rom_bank.DATAB
prg_din[1] => prg_rom_bank.DATAB
prg_din[2] => prg_rom_bank.DATAB
prg_din[3] => prg_rom_bank.DATAB
prg_din[4] => prg_rom_bank.DATAB
prg_din[5] => prg_rom_bank.DATAB
prg_din[6] => mirroring.DATAB
prg_din[7] => prg_rom_bank_lowbit.DATAB
prg_allow <= prg_allow.DB_MAX_OUTPUT_PORT_TYPE
chr_ain[0] => chr_aout[0].DATAIN
chr_ain[1] => chr_aout[1].DATAIN
chr_ain[2] => chr_aout[2].DATAIN
chr_ain[3] => chr_aout[3].DATAIN
chr_ain[4] => chr_aout[4].DATAIN
chr_ain[5] => chr_aout[5].DATAIN
chr_ain[6] => chr_aout[6].DATAIN
chr_ain[7] => chr_aout[7].DATAIN
chr_ain[8] => chr_aout[8].DATAIN
chr_ain[9] => chr_aout[9].DATAIN
chr_ain[10] => vram_a10.DATAA
chr_ain[10] => chr_aout[10].DATAIN
chr_ain[11] => vram_a10.DATAB
chr_ain[11] => chr_aout[11].DATAIN
chr_ain[12] => chr_aout[12].DATAIN
chr_ain[13] => vram_ce.DATAIN
chr_aout[0] <= chr_ain[0].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[1] <= chr_ain[1].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[2] <= chr_ain[2].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[3] <= chr_ain[3].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[4] <= chr_ain[4].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[5] <= chr_ain[5].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[6] <= chr_ain[6].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[7] <= chr_ain[7].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[8] <= chr_ain[8].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[9] <= chr_ain[9].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[10] <= chr_ain[10].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[11] <= chr_ain[11].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[12] <= chr_ain[12].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[13] <= <GND>
chr_aout[14] <= <GND>
chr_aout[15] <= <GND>
chr_aout[16] <= <GND>
chr_aout[17] <= <GND>
chr_aout[18] <= <GND>
chr_aout[19] <= <GND>
chr_aout[20] <= <GND>
chr_aout[21] <= <VCC>
chr_allow <= flags[15].DB_MAX_OUTPUT_PORT_TYPE
vram_a10 <= vram_a10.DB_MAX_OUTPUT_PORT_TYPE
vram_ce <= chr_ain[13].DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper34:map34
clk => chr_bank_1[0].CLK
clk => chr_bank_1[1].CLK
clk => chr_bank_1[2].CLK
clk => chr_bank_1[3].CLK
clk => chr_bank_0[0].CLK
clk => chr_bank_0[1].CLK
clk => chr_bank_0[2].CLK
clk => chr_bank_0[3].CLK
clk => prg_bank[0].CLK
clk => prg_bank[1].CLK
ce => always0.IN0
reset => prg_bank.OUTPUTSELECT
reset => prg_bank.OUTPUTSELECT
reset => chr_bank_0.OUTPUTSELECT
reset => chr_bank_0.OUTPUTSELECT
reset => chr_bank_0.OUTPUTSELECT
reset => chr_bank_0.OUTPUTSELECT
reset => chr_bank_1.OUTPUTSELECT
reset => chr_bank_1.OUTPUTSELECT
reset => chr_bank_1.OUTPUTSELECT
reset => chr_bank_1.OUTPUTSELECT
flags[0] => ~NO_FANOUT~
flags[1] => ~NO_FANOUT~
flags[2] => ~NO_FANOUT~
flags[3] => ~NO_FANOUT~
flags[4] => ~NO_FANOUT~
flags[5] => ~NO_FANOUT~
flags[6] => ~NO_FANOUT~
flags[7] => ~NO_FANOUT~
flags[8] => ~NO_FANOUT~
flags[9] => ~NO_FANOUT~
flags[10] => ~NO_FANOUT~
flags[11] => Equal0.IN31
flags[12] => Equal0.IN30
flags[13] => Equal0.IN29
flags[14] => vram_a10.OUTPUTSELECT
flags[15] => chr_allow.DATAIN
flags[16] => ~NO_FANOUT~
flags[17] => ~NO_FANOUT~
flags[18] => ~NO_FANOUT~
flags[19] => ~NO_FANOUT~
flags[20] => ~NO_FANOUT~
flags[21] => ~NO_FANOUT~
flags[22] => ~NO_FANOUT~
flags[23] => ~NO_FANOUT~
flags[24] => ~NO_FANOUT~
flags[25] => ~NO_FANOUT~
flags[26] => ~NO_FANOUT~
flags[27] => ~NO_FANOUT~
flags[28] => ~NO_FANOUT~
flags[29] => ~NO_FANOUT~
flags[30] => ~NO_FANOUT~
flags[31] => ~NO_FANOUT~
prg_ain[0] => LessThan0.IN32
prg_ain[0] => LessThan1.IN32
prg_ain[0] => Equal1.IN13
prg_ain[0] => Equal2.IN15
prg_ain[0] => Equal3.IN14
prg_ain[0] => prg_aout[0].DATAIN
prg_ain[1] => LessThan0.IN31
prg_ain[1] => LessThan1.IN31
prg_ain[1] => Equal1.IN15
prg_ain[1] => Equal2.IN13
prg_ain[1] => Equal3.IN13
prg_ain[1] => prg_aout[1].DATAIN
prg_ain[2] => LessThan0.IN30
prg_ain[2] => LessThan1.IN30
prg_ain[2] => Equal1.IN12
prg_ain[2] => Equal2.IN12
prg_ain[2] => Equal3.IN12
prg_ain[2] => prg_aout[2].DATAIN
prg_ain[3] => LessThan0.IN29
prg_ain[3] => LessThan1.IN29
prg_ain[3] => Equal1.IN11
prg_ain[3] => Equal2.IN11
prg_ain[3] => Equal3.IN11
prg_ain[3] => prg_aout[3].DATAIN
prg_ain[4] => LessThan0.IN28
prg_ain[4] => LessThan1.IN28
prg_ain[4] => Equal1.IN10
prg_ain[4] => Equal2.IN10
prg_ain[4] => Equal3.IN10
prg_ain[4] => prg_aout[4].DATAIN
prg_ain[5] => LessThan0.IN27
prg_ain[5] => LessThan1.IN27
prg_ain[5] => Equal1.IN9
prg_ain[5] => Equal2.IN9
prg_ain[5] => Equal3.IN9
prg_ain[5] => prg_aout[5].DATAIN
prg_ain[6] => LessThan0.IN26
prg_ain[6] => LessThan1.IN26
prg_ain[6] => Equal1.IN8
prg_ain[6] => Equal2.IN8
prg_ain[6] => Equal3.IN8
prg_ain[6] => prg_aout[6].DATAIN
prg_ain[7] => LessThan0.IN25
prg_ain[7] => LessThan1.IN25
prg_ain[7] => Equal1.IN7
prg_ain[7] => Equal2.IN7
prg_ain[7] => Equal3.IN7
prg_ain[7] => prg_aout[7].DATAIN
prg_ain[8] => LessThan0.IN24
prg_ain[8] => LessThan1.IN24
prg_ain[8] => Equal1.IN6
prg_ain[8] => Equal2.IN6
prg_ain[8] => Equal3.IN6
prg_ain[8] => prg_aout[8].DATAIN
prg_ain[9] => LessThan0.IN23
prg_ain[9] => LessThan1.IN23
prg_ain[9] => Equal1.IN5
prg_ain[9] => Equal2.IN5
prg_ain[9] => Equal3.IN5
prg_ain[9] => prg_aout[9].DATAIN
prg_ain[10] => LessThan0.IN22
prg_ain[10] => LessThan1.IN22
prg_ain[10] => Equal1.IN4
prg_ain[10] => Equal2.IN4
prg_ain[10] => Equal3.IN4
prg_ain[10] => prg_aout[10].DATAIN
prg_ain[11] => LessThan0.IN21
prg_ain[11] => LessThan1.IN21
prg_ain[11] => Equal1.IN3
prg_ain[11] => Equal2.IN3
prg_ain[11] => Equal3.IN3
prg_ain[11] => prg_aout[11].DATAIN
prg_ain[12] => LessThan0.IN20
prg_ain[12] => LessThan1.IN20
prg_ain[12] => Equal1.IN2
prg_ain[12] => Equal2.IN2
prg_ain[12] => Equal3.IN2
prg_ain[12] => prg_aout[12].DATAIN
prg_ain[13] => LessThan0.IN19
prg_ain[13] => LessThan1.IN19
prg_ain[13] => prg_aout.DATAA
prg_ain[13] => Equal1.IN1
prg_ain[13] => Equal2.IN1
prg_ain[13] => Equal3.IN1
prg_ain[14] => LessThan0.IN18
prg_ain[14] => LessThan1.IN18
prg_ain[14] => prg_aout.DATAA
prg_ain[14] => Equal1.IN0
prg_ain[14] => Equal2.IN0
prg_ain[14] => Equal3.IN0
prg_ain[15] => prg_bank.OUTPUTSELECT
prg_ain[15] => prg_bank.OUTPUTSELECT
prg_ain[15] => LessThan0.IN17
prg_ain[15] => LessThan1.IN17
prg_ain[15] => prg_allow.IN0
prg_ain[15] => Equal1.IN14
prg_ain[15] => Equal2.IN14
prg_ain[15] => Equal3.IN15
prg_aout[0] <= prg_ain[0].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[1] <= prg_ain[1].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[2] <= prg_ain[2].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[3] <= prg_ain[3].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[4] <= prg_ain[4].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[5] <= prg_ain[5].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[6] <= prg_ain[6].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[7] <= prg_ain[7].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[8] <= prg_ain[8].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[9] <= prg_ain[9].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[10] <= prg_ain[10].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[11] <= prg_ain[11].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[12] <= prg_ain[12].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[13] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[14] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[15] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[16] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[17] <= <GND>
prg_aout[18] <= prg_is_ram.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[19] <= prg_is_ram.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[20] <= prg_is_ram.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[21] <= prg_is_ram.DB_MAX_OUTPUT_PORT_TYPE
prg_read => ~NO_FANOUT~
prg_write => always0.IN1
prg_write => prg_allow.IN1
prg_din[0] => prg_bank.DATAB
prg_din[0] => chr_bank_1.DATAB
prg_din[0] => chr_bank_0.DATAB
prg_din[0] => prg_bank.DATAB
prg_din[1] => prg_bank.DATAB
prg_din[1] => chr_bank_1.DATAB
prg_din[1] => chr_bank_0.DATAB
prg_din[1] => prg_bank.DATAB
prg_din[2] => chr_bank_1.DATAB
prg_din[2] => chr_bank_0.DATAB
prg_din[3] => chr_bank_1.DATAB
prg_din[3] => chr_bank_0.DATAB
prg_din[4] => ~NO_FANOUT~
prg_din[5] => ~NO_FANOUT~
prg_din[6] => ~NO_FANOUT~
prg_din[7] => ~NO_FANOUT~
prg_allow <= prg_allow.DB_MAX_OUTPUT_PORT_TYPE
chr_ain[0] => chr_aout[0].DATAIN
chr_ain[1] => chr_aout[1].DATAIN
chr_ain[2] => chr_aout[2].DATAIN
chr_ain[3] => chr_aout[3].DATAIN
chr_ain[4] => chr_aout[4].DATAIN
chr_ain[5] => chr_aout[5].DATAIN
chr_ain[6] => chr_aout[6].DATAIN
chr_ain[7] => chr_aout[7].DATAIN
chr_ain[8] => chr_aout[8].DATAIN
chr_ain[9] => chr_aout[9].DATAIN
chr_ain[10] => vram_a10.DATAB
chr_ain[10] => chr_aout[10].DATAIN
chr_ain[11] => vram_a10.DATAA
chr_ain[11] => chr_aout[11].DATAIN
chr_ain[12] => chr_aout.OUTPUTSELECT
chr_ain[12] => chr_aout.OUTPUTSELECT
chr_ain[12] => chr_aout.OUTPUTSELECT
chr_ain[12] => chr_aout.OUTPUTSELECT
chr_ain[13] => vram_ce.DATAIN
chr_aout[0] <= chr_ain[0].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[1] <= chr_ain[1].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[2] <= chr_ain[2].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[3] <= chr_ain[3].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[4] <= chr_ain[4].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[5] <= chr_ain[5].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[6] <= chr_ain[6].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[7] <= chr_ain[7].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[8] <= chr_ain[8].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[9] <= chr_ain[9].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[10] <= chr_ain[10].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[11] <= chr_ain[11].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[12] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[13] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[14] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[15] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[16] <= <GND>
chr_aout[17] <= <GND>
chr_aout[18] <= <GND>
chr_aout[19] <= <GND>
chr_aout[20] <= <GND>
chr_aout[21] <= <VCC>
chr_allow <= flags[15].DB_MAX_OUTPUT_PORT_TYPE
vram_a10 <= vram_a10.DB_MAX_OUTPUT_PORT_TYPE
vram_ce <= chr_ain[13].DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper41:map41
clk => mirroring.CLK
clk => chr_inner_bank[0].CLK
clk => chr_inner_bank[1].CLK
clk => chr_outer_bank[0].CLK
clk => chr_outer_bank[1].CLK
clk => prg_bank[0].CLK
clk => prg_bank[1].CLK
clk => prg_bank[2].CLK
ce => always0.IN0
reset => prg_bank.OUTPUTSELECT
reset => prg_bank.OUTPUTSELECT
reset => prg_bank.OUTPUTSELECT
reset => chr_outer_bank.OUTPUTSELECT
reset => chr_outer_bank.OUTPUTSELECT
reset => chr_inner_bank.OUTPUTSELECT
reset => chr_inner_bank.OUTPUTSELECT
reset => mirroring.OUTPUTSELECT
flags[0] => ~NO_FANOUT~
flags[1] => ~NO_FANOUT~
flags[2] => ~NO_FANOUT~
flags[3] => ~NO_FANOUT~
flags[4] => ~NO_FANOUT~
flags[5] => ~NO_FANOUT~
flags[6] => ~NO_FANOUT~
flags[7] => ~NO_FANOUT~
flags[8] => ~NO_FANOUT~
flags[9] => ~NO_FANOUT~
flags[10] => ~NO_FANOUT~
flags[11] => ~NO_FANOUT~
flags[12] => ~NO_FANOUT~
flags[13] => ~NO_FANOUT~
flags[14] => ~NO_FANOUT~
flags[15] => chr_allow.DATAIN
flags[16] => ~NO_FANOUT~
flags[17] => ~NO_FANOUT~
flags[18] => ~NO_FANOUT~
flags[19] => ~NO_FANOUT~
flags[20] => ~NO_FANOUT~
flags[21] => ~NO_FANOUT~
flags[22] => ~NO_FANOUT~
flags[23] => ~NO_FANOUT~
flags[24] => ~NO_FANOUT~
flags[25] => ~NO_FANOUT~
flags[26] => ~NO_FANOUT~
flags[27] => ~NO_FANOUT~
flags[28] => ~NO_FANOUT~
flags[29] => ~NO_FANOUT~
flags[30] => ~NO_FANOUT~
flags[31] => ~NO_FANOUT~
prg_ain[0] => prg_bank.DATAB
prg_ain[0] => prg_aout[0].DATAIN
prg_ain[1] => prg_bank.DATAB
prg_ain[1] => prg_aout[1].DATAIN
prg_ain[2] => prg_bank.DATAB
prg_ain[2] => prg_aout[2].DATAIN
prg_ain[3] => chr_outer_bank.DATAB
prg_ain[3] => prg_aout[3].DATAIN
prg_ain[4] => chr_outer_bank.DATAB
prg_ain[4] => prg_aout[4].DATAIN
prg_ain[5] => mirroring.DATAB
prg_ain[5] => prg_aout[5].DATAIN
prg_ain[6] => prg_aout[6].DATAIN
prg_ain[7] => prg_aout[7].DATAIN
prg_ain[8] => prg_aout[8].DATAIN
prg_ain[9] => prg_aout[9].DATAIN
prg_ain[10] => prg_aout[10].DATAIN
prg_ain[11] => prg_aout[11].DATAIN
prg_ain[11] => Equal0.IN2
prg_ain[12] => prg_aout[12].DATAIN
prg_ain[12] => Equal0.IN1
prg_ain[13] => prg_aout[13].DATAIN
prg_ain[13] => Equal0.IN4
prg_ain[14] => prg_aout[14].DATAIN
prg_ain[14] => Equal0.IN3
prg_ain[15] => always0.IN1
prg_ain[15] => prg_allow.IN0
prg_ain[15] => Equal0.IN0
prg_aout[0] <= prg_ain[0].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[1] <= prg_ain[1].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[2] <= prg_ain[2].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[3] <= prg_ain[3].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[4] <= prg_ain[4].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[5] <= prg_ain[5].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[6] <= prg_ain[6].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[7] <= prg_ain[7].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[8] <= prg_ain[8].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[9] <= prg_ain[9].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[10] <= prg_ain[10].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[11] <= prg_ain[11].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[12] <= prg_ain[12].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[13] <= prg_ain[13].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[14] <= prg_ain[14].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[15] <= prg_bank[0].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[16] <= prg_bank[1].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[17] <= prg_bank[2].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[18] <= <GND>
prg_aout[19] <= <GND>
prg_aout[20] <= <GND>
prg_aout[21] <= <GND>
prg_read => ~NO_FANOUT~
prg_write => always0.IN1
prg_write => prg_allow.IN1
prg_din[0] => chr_inner_bank.DATAB
prg_din[1] => chr_inner_bank.DATAB
prg_din[2] => ~NO_FANOUT~
prg_din[3] => ~NO_FANOUT~
prg_din[4] => ~NO_FANOUT~
prg_din[5] => ~NO_FANOUT~
prg_din[6] => ~NO_FANOUT~
prg_din[7] => ~NO_FANOUT~
prg_allow <= prg_allow.DB_MAX_OUTPUT_PORT_TYPE
chr_ain[0] => chr_aout[0].DATAIN
chr_ain[1] => chr_aout[1].DATAIN
chr_ain[2] => chr_aout[2].DATAIN
chr_ain[3] => chr_aout[3].DATAIN
chr_ain[4] => chr_aout[4].DATAIN
chr_ain[5] => chr_aout[5].DATAIN
chr_ain[6] => chr_aout[6].DATAIN
chr_ain[7] => chr_aout[7].DATAIN
chr_ain[8] => chr_aout[8].DATAIN
chr_ain[9] => chr_aout[9].DATAIN
chr_ain[10] => vram_a10.DATAA
chr_ain[10] => chr_aout[10].DATAIN
chr_ain[11] => vram_a10.DATAB
chr_ain[11] => chr_aout[11].DATAIN
chr_ain[12] => chr_aout[12].DATAIN
chr_ain[13] => vram_ce.DATAIN
chr_aout[0] <= chr_ain[0].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[1] <= chr_ain[1].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[2] <= chr_ain[2].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[3] <= chr_ain[3].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[4] <= chr_ain[4].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[5] <= chr_ain[5].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[6] <= chr_ain[6].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[7] <= chr_ain[7].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[8] <= chr_ain[8].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[9] <= chr_ain[9].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[10] <= chr_ain[10].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[11] <= chr_ain[11].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[12] <= chr_ain[12].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[13] <= chr_inner_bank[0].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[14] <= chr_inner_bank[1].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[15] <= chr_outer_bank[0].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[16] <= chr_outer_bank[1].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[17] <= <GND>
chr_aout[18] <= <GND>
chr_aout[19] <= <GND>
chr_aout[20] <= <GND>
chr_aout[21] <= <VCC>
chr_allow <= flags[15].DB_MAX_OUTPUT_PORT_TYPE
vram_a10 <= vram_a10.DB_MAX_OUTPUT_PORT_TYPE
vram_ce <= chr_ain[13].DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper66:map66
clk => chr_bank[0].CLK
clk => chr_bank[1].CLK
clk => chr_bank[2].CLK
clk => chr_bank[3].CLK
clk => prg_bank[0].CLK
clk => prg_bank[1].CLK
ce => prg_bank.OUTPUTSELECT
ce => prg_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
reset => prg_bank.OUTPUTSELECT
reset => prg_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
flags[0] => Equal0.IN29
flags[1] => Equal0.IN55
flags[2] => Equal0.IN28
flags[3] => Equal0.IN27
flags[4] => Equal0.IN26
flags[5] => Equal0.IN25
flags[6] => Equal0.IN54
flags[7] => Equal0.IN24
flags[8] => ~NO_FANOUT~
flags[9] => ~NO_FANOUT~
flags[10] => ~NO_FANOUT~
flags[11] => ~NO_FANOUT~
flags[12] => ~NO_FANOUT~
flags[13] => ~NO_FANOUT~
flags[14] => vram_a10.OUTPUTSELECT
flags[15] => chr_allow.DATAIN
flags[16] => ~NO_FANOUT~
flags[17] => ~NO_FANOUT~
flags[18] => ~NO_FANOUT~
flags[19] => ~NO_FANOUT~
flags[20] => ~NO_FANOUT~
flags[21] => ~NO_FANOUT~
flags[22] => ~NO_FANOUT~
flags[23] => ~NO_FANOUT~
flags[24] => ~NO_FANOUT~
flags[25] => ~NO_FANOUT~
flags[26] => ~NO_FANOUT~
flags[27] => ~NO_FANOUT~
flags[28] => ~NO_FANOUT~
flags[29] => ~NO_FANOUT~
flags[30] => ~NO_FANOUT~
flags[31] => ~NO_FANOUT~
prg_ain[0] => prg_aout[0].DATAIN
prg_ain[1] => prg_aout[1].DATAIN
prg_ain[2] => prg_aout[2].DATAIN
prg_ain[3] => prg_aout[3].DATAIN
prg_ain[4] => prg_aout[4].DATAIN
prg_ain[5] => prg_aout[5].DATAIN
prg_ain[6] => prg_aout[6].DATAIN
prg_ain[7] => prg_aout[7].DATAIN
prg_ain[8] => prg_aout[8].DATAIN
prg_ain[9] => prg_aout[9].DATAIN
prg_ain[10] => prg_aout[10].DATAIN
prg_ain[11] => prg_aout[11].DATAIN
prg_ain[12] => prg_aout[12].DATAIN
prg_ain[13] => prg_aout[13].DATAIN
prg_ain[14] => prg_aout[14].DATAIN
prg_ain[15] => always0.IN0
prg_ain[15] => prg_allow.IN0
prg_aout[0] <= prg_ain[0].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[1] <= prg_ain[1].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[2] <= prg_ain[2].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[3] <= prg_ain[3].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[4] <= prg_ain[4].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[5] <= prg_ain[5].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[6] <= prg_ain[6].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[7] <= prg_ain[7].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[8] <= prg_ain[8].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[9] <= prg_ain[9].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[10] <= prg_ain[10].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[11] <= prg_ain[11].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[12] <= prg_ain[12].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[13] <= prg_ain[13].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[14] <= prg_ain[14].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[15] <= prg_bank[0].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[16] <= prg_bank[1].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[17] <= <GND>
prg_aout[18] <= <GND>
prg_aout[19] <= <GND>
prg_aout[20] <= <GND>
prg_aout[21] <= <GND>
prg_read => ~NO_FANOUT~
prg_write => always0.IN1
prg_write => prg_allow.IN1
prg_din[0] => prg_bank.DATAA
prg_din[0] => chr_bank.DATAB
prg_din[1] => prg_bank.DATAA
prg_din[1] => chr_bank.DATAB
prg_din[2] => ~NO_FANOUT~
prg_din[3] => ~NO_FANOUT~
prg_din[4] => prg_bank.DATAB
prg_din[4] => chr_bank.DATAA
prg_din[5] => prg_bank.DATAB
prg_din[5] => chr_bank.DATAA
prg_din[6] => chr_bank.DATAA
prg_din[7] => chr_bank.DATAA
prg_allow <= prg_allow.DB_MAX_OUTPUT_PORT_TYPE
chr_ain[0] => chr_aout[0].DATAIN
chr_ain[1] => chr_aout[1].DATAIN
chr_ain[2] => chr_aout[2].DATAIN
chr_ain[3] => chr_aout[3].DATAIN
chr_ain[4] => chr_aout[4].DATAIN
chr_ain[5] => chr_aout[5].DATAIN
chr_ain[6] => chr_aout[6].DATAIN
chr_ain[7] => chr_aout[7].DATAIN
chr_ain[8] => chr_aout[8].DATAIN
chr_ain[9] => chr_aout[9].DATAIN
chr_ain[10] => vram_a10.DATAB
chr_ain[10] => chr_aout[10].DATAIN
chr_ain[11] => vram_a10.DATAA
chr_ain[11] => chr_aout[11].DATAIN
chr_ain[12] => chr_aout[12].DATAIN
chr_ain[13] => vram_ce.DATAIN
chr_aout[0] <= chr_ain[0].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[1] <= chr_ain[1].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[2] <= chr_ain[2].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[3] <= chr_ain[3].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[4] <= chr_ain[4].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[5] <= chr_ain[5].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[6] <= chr_ain[6].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[7] <= chr_ain[7].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[8] <= chr_ain[8].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[9] <= chr_ain[9].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[10] <= chr_ain[10].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[11] <= chr_ain[11].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[12] <= chr_ain[12].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[13] <= chr_bank[0].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[14] <= chr_bank[1].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[15] <= chr_bank[2].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[16] <= chr_bank[3].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[17] <= <GND>
chr_aout[18] <= <GND>
chr_aout[19] <= <GND>
chr_aout[20] <= <GND>
chr_aout[21] <= <VCC>
chr_allow <= flags[15].DB_MAX_OUTPUT_PORT_TYPE
vram_a10 <= vram_a10.DB_MAX_OUTPUT_PORT_TYPE
vram_ce <= chr_ain[13].DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper68:map68
clk => mirroring.CLK
clk => use_chr_rom.CLK
clk => prg_bank[0].CLK
clk => prg_bank[1].CLK
clk => prg_bank[2].CLK
clk => nametable_1[0].CLK
clk => nametable_1[1].CLK
clk => nametable_1[2].CLK
clk => nametable_1[3].CLK
clk => nametable_1[4].CLK
clk => nametable_1[5].CLK
clk => nametable_1[6].CLK
clk => nametable_0[0].CLK
clk => nametable_0[1].CLK
clk => nametable_0[2].CLK
clk => nametable_0[3].CLK
clk => nametable_0[4].CLK
clk => nametable_0[5].CLK
clk => nametable_0[6].CLK
clk => chr_bank_3[0].CLK
clk => chr_bank_3[1].CLK
clk => chr_bank_3[2].CLK
clk => chr_bank_3[3].CLK
clk => chr_bank_3[4].CLK
clk => chr_bank_3[5].CLK
clk => chr_bank_3[6].CLK
clk => chr_bank_2[0].CLK
clk => chr_bank_2[1].CLK
clk => chr_bank_2[2].CLK
clk => chr_bank_2[3].CLK
clk => chr_bank_2[4].CLK
clk => chr_bank_2[5].CLK
clk => chr_bank_2[6].CLK
clk => chr_bank_1[0].CLK
clk => chr_bank_1[1].CLK
clk => chr_bank_1[2].CLK
clk => chr_bank_1[3].CLK
clk => chr_bank_1[4].CLK
clk => chr_bank_1[5].CLK
clk => chr_bank_1[6].CLK
clk => chr_bank_0[0].CLK
clk => chr_bank_0[1].CLK
clk => chr_bank_0[2].CLK
clk => chr_bank_0[3].CLK
clk => chr_bank_0[4].CLK
clk => chr_bank_0[5].CLK
clk => chr_bank_0[6].CLK
ce => prg_bank.OUTPUTSELECT
ce => prg_bank.OUTPUTSELECT
ce => prg_bank.OUTPUTSELECT
ce => use_chr_rom.OUTPUTSELECT
ce => mirroring.OUTPUTSELECT
ce => nametable_1.OUTPUTSELECT
ce => nametable_1.OUTPUTSELECT
ce => nametable_1.OUTPUTSELECT
ce => nametable_1.OUTPUTSELECT
ce => nametable_1.OUTPUTSELECT
ce => nametable_1.OUTPUTSELECT
ce => nametable_1.OUTPUTSELECT
ce => nametable_0.OUTPUTSELECT
ce => nametable_0.OUTPUTSELECT
ce => nametable_0.OUTPUTSELECT
ce => nametable_0.OUTPUTSELECT
ce => nametable_0.OUTPUTSELECT
ce => nametable_0.OUTPUTSELECT
ce => nametable_0.OUTPUTSELECT
ce => chr_bank_3.OUTPUTSELECT
ce => chr_bank_3.OUTPUTSELECT
ce => chr_bank_3.OUTPUTSELECT
ce => chr_bank_3.OUTPUTSELECT
ce => chr_bank_3.OUTPUTSELECT
ce => chr_bank_3.OUTPUTSELECT
ce => chr_bank_3.OUTPUTSELECT
ce => chr_bank_2.OUTPUTSELECT
ce => chr_bank_2.OUTPUTSELECT
ce => chr_bank_2.OUTPUTSELECT
ce => chr_bank_2.OUTPUTSELECT
ce => chr_bank_2.OUTPUTSELECT
ce => chr_bank_2.OUTPUTSELECT
ce => chr_bank_2.OUTPUTSELECT
ce => chr_bank_1.OUTPUTSELECT
ce => chr_bank_1.OUTPUTSELECT
ce => chr_bank_1.OUTPUTSELECT
ce => chr_bank_1.OUTPUTSELECT
ce => chr_bank_1.OUTPUTSELECT
ce => chr_bank_1.OUTPUTSELECT
ce => chr_bank_1.OUTPUTSELECT
ce => chr_bank_0.OUTPUTSELECT
ce => chr_bank_0.OUTPUTSELECT
ce => chr_bank_0.OUTPUTSELECT
ce => chr_bank_0.OUTPUTSELECT
ce => chr_bank_0.OUTPUTSELECT
ce => chr_bank_0.OUTPUTSELECT
ce => chr_bank_0.OUTPUTSELECT
reset => chr_bank_0.OUTPUTSELECT
reset => chr_bank_0.OUTPUTSELECT
reset => chr_bank_0.OUTPUTSELECT
reset => chr_bank_0.OUTPUTSELECT
reset => chr_bank_0.OUTPUTSELECT
reset => chr_bank_0.OUTPUTSELECT
reset => chr_bank_0.OUTPUTSELECT
reset => chr_bank_1.OUTPUTSELECT
reset => chr_bank_1.OUTPUTSELECT
reset => chr_bank_1.OUTPUTSELECT
reset => chr_bank_1.OUTPUTSELECT
reset => chr_bank_1.OUTPUTSELECT
reset => chr_bank_1.OUTPUTSELECT
reset => chr_bank_1.OUTPUTSELECT
reset => chr_bank_2.OUTPUTSELECT
reset => chr_bank_2.OUTPUTSELECT
reset => chr_bank_2.OUTPUTSELECT
reset => chr_bank_2.OUTPUTSELECT
reset => chr_bank_2.OUTPUTSELECT
reset => chr_bank_2.OUTPUTSELECT
reset => chr_bank_2.OUTPUTSELECT
reset => chr_bank_3.OUTPUTSELECT
reset => chr_bank_3.OUTPUTSELECT
reset => chr_bank_3.OUTPUTSELECT
reset => chr_bank_3.OUTPUTSELECT
reset => chr_bank_3.OUTPUTSELECT
reset => chr_bank_3.OUTPUTSELECT
reset => chr_bank_3.OUTPUTSELECT
reset => nametable_0.OUTPUTSELECT
reset => nametable_0.OUTPUTSELECT
reset => nametable_0.OUTPUTSELECT
reset => nametable_0.OUTPUTSELECT
reset => nametable_0.OUTPUTSELECT
reset => nametable_0.OUTPUTSELECT
reset => nametable_0.OUTPUTSELECT
reset => nametable_1.OUTPUTSELECT
reset => nametable_1.OUTPUTSELECT
reset => nametable_1.OUTPUTSELECT
reset => nametable_1.OUTPUTSELECT
reset => nametable_1.OUTPUTSELECT
reset => nametable_1.OUTPUTSELECT
reset => nametable_1.OUTPUTSELECT
reset => prg_bank.OUTPUTSELECT
reset => prg_bank.OUTPUTSELECT
reset => prg_bank.OUTPUTSELECT
reset => use_chr_rom.OUTPUTSELECT
reset => mirroring.OUTPUTSELECT
flags[0] => ~NO_FANOUT~
flags[1] => ~NO_FANOUT~
flags[2] => ~NO_FANOUT~
flags[3] => ~NO_FANOUT~
flags[4] => ~NO_FANOUT~
flags[5] => ~NO_FANOUT~
flags[6] => ~NO_FANOUT~
flags[7] => ~NO_FANOUT~
flags[8] => ~NO_FANOUT~
flags[9] => ~NO_FANOUT~
flags[10] => ~NO_FANOUT~
flags[11] => ~NO_FANOUT~
flags[12] => ~NO_FANOUT~
flags[13] => ~NO_FANOUT~
flags[14] => ~NO_FANOUT~
flags[15] => chr_allow.DATAIN
flags[16] => ~NO_FANOUT~
flags[17] => ~NO_FANOUT~
flags[18] => ~NO_FANOUT~
flags[19] => ~NO_FANOUT~
flags[20] => ~NO_FANOUT~
flags[21] => ~NO_FANOUT~
flags[22] => ~NO_FANOUT~
flags[23] => ~NO_FANOUT~
flags[24] => ~NO_FANOUT~
flags[25] => ~NO_FANOUT~
flags[26] => ~NO_FANOUT~
flags[27] => ~NO_FANOUT~
flags[28] => ~NO_FANOUT~
flags[29] => ~NO_FANOUT~
flags[30] => ~NO_FANOUT~
flags[31] => ~NO_FANOUT~
prg_ain[0] => prg_aout[0].DATAIN
prg_ain[1] => prg_aout[1].DATAIN
prg_ain[2] => prg_aout[2].DATAIN
prg_ain[3] => prg_aout[3].DATAIN
prg_ain[4] => prg_aout[4].DATAIN
prg_ain[5] => prg_aout[5].DATAIN
prg_ain[6] => prg_aout[6].DATAIN
prg_ain[7] => prg_aout[7].DATAIN
prg_ain[8] => prg_aout[8].DATAIN
prg_ain[9] => prg_aout[9].DATAIN
prg_ain[10] => prg_aout[10].DATAIN
prg_ain[11] => prg_aout[11].DATAIN
prg_ain[12] => Decoder0.IN2
prg_ain[12] => prg_aout[12].DATAIN
prg_ain[13] => Decoder0.IN1
prg_ain[13] => prg_aout[13].DATAIN
prg_ain[14] => Decoder0.IN0
prg_ain[14] => comb.OUTPUTSELECT
prg_ain[14] => comb.OUTPUTSELECT
prg_ain[14] => comb.OUTPUTSELECT
prg_ain[15] => always0.IN0
prg_ain[15] => prg_allow.IN0
prg_aout[0] <= prg_ain[0].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[1] <= prg_ain[1].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[2] <= prg_ain[2].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[3] <= prg_ain[3].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[4] <= prg_ain[4].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[5] <= prg_ain[5].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[6] <= prg_ain[6].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[7] <= prg_ain[7].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[8] <= prg_ain[8].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[9] <= prg_ain[9].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[10] <= prg_ain[10].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[11] <= prg_ain[11].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[12] <= prg_ain[12].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[13] <= prg_ain[13].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[15] <= comb.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[16] <= comb.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[17] <= <GND>
prg_aout[18] <= <GND>
prg_aout[19] <= <GND>
prg_aout[20] <= <GND>
prg_aout[21] <= <GND>
prg_read => ~NO_FANOUT~
prg_write => always0.IN1
prg_write => prg_allow.IN1
prg_din[0] => prg_bank.DATAB
prg_din[0] => mirroring.DATAB
prg_din[0] => nametable_1.DATAB
prg_din[0] => nametable_0.DATAB
prg_din[0] => chr_bank_3.DATAB
prg_din[0] => chr_bank_2.DATAB
prg_din[0] => chr_bank_1.DATAB
prg_din[0] => chr_bank_0.DATAB
prg_din[1] => prg_bank.DATAB
prg_din[1] => nametable_1.DATAB
prg_din[1] => nametable_0.DATAB
prg_din[1] => chr_bank_3.DATAB
prg_din[1] => chr_bank_2.DATAB
prg_din[1] => chr_bank_1.DATAB
prg_din[1] => chr_bank_0.DATAB
prg_din[2] => prg_bank.DATAB
prg_din[2] => nametable_1.DATAB
prg_din[2] => nametable_0.DATAB
prg_din[2] => chr_bank_3.DATAB
prg_din[2] => chr_bank_2.DATAB
prg_din[2] => chr_bank_1.DATAB
prg_din[2] => chr_bank_0.DATAB
prg_din[3] => nametable_1.DATAB
prg_din[3] => nametable_0.DATAB
prg_din[3] => chr_bank_3.DATAB
prg_din[3] => chr_bank_2.DATAB
prg_din[3] => chr_bank_1.DATAB
prg_din[3] => chr_bank_0.DATAB
prg_din[4] => use_chr_rom.DATAB
prg_din[4] => nametable_1.DATAB
prg_din[4] => nametable_0.DATAB
prg_din[4] => chr_bank_3.DATAB
prg_din[4] => chr_bank_2.DATAB
prg_din[4] => chr_bank_1.DATAB
prg_din[4] => chr_bank_0.DATAB
prg_din[5] => nametable_1.DATAB
prg_din[5] => nametable_0.DATAB
prg_din[5] => chr_bank_3.DATAB
prg_din[5] => chr_bank_2.DATAB
prg_din[5] => chr_bank_1.DATAB
prg_din[5] => chr_bank_0.DATAB
prg_din[6] => nametable_1.DATAB
prg_din[6] => nametable_0.DATAB
prg_din[6] => chr_bank_3.DATAB
prg_din[6] => chr_bank_2.DATAB
prg_din[6] => chr_bank_1.DATAB
prg_din[6] => chr_bank_0.DATAB
prg_din[7] => ~NO_FANOUT~
prg_allow <= prg_allow.DB_MAX_OUTPUT_PORT_TYPE
chr_ain[0] => chr_aout[0].DATAIN
chr_ain[1] => chr_aout[1].DATAIN
chr_ain[2] => chr_aout[2].DATAIN
chr_ain[3] => chr_aout[3].DATAIN
chr_ain[4] => chr_aout[4].DATAIN
chr_ain[5] => chr_aout[5].DATAIN
chr_ain[6] => chr_aout[6].DATAIN
chr_ain[7] => chr_aout[7].DATAIN
chr_ain[8] => chr_aout[8].DATAIN
chr_ain[9] => chr_aout[9].DATAIN
chr_ain[10] => vram_a10.DATAA
chr_ain[10] => chr_aout.DATAB
chr_ain[11] => Mux0.IN1
chr_ain[11] => Mux1.IN1
chr_ain[11] => Mux2.IN1
chr_ain[11] => Mux3.IN1
chr_ain[11] => Mux4.IN1
chr_ain[11] => Mux5.IN1
chr_ain[11] => Mux6.IN1
chr_ain[11] => vram_a10.DATAB
chr_ain[12] => Mux0.IN0
chr_ain[12] => Mux1.IN0
chr_ain[12] => Mux2.IN0
chr_ain[12] => Mux3.IN0
chr_ain[12] => Mux4.IN0
chr_ain[12] => Mux5.IN0
chr_ain[12] => Mux6.IN0
chr_ain[13] => vram_ce.IN1
chr_ain[13] => chr_aout.OUTPUTSELECT
chr_ain[13] => chr_aout.OUTPUTSELECT
chr_ain[13] => chr_aout.OUTPUTSELECT
chr_ain[13] => chr_aout.OUTPUTSELECT
chr_ain[13] => chr_aout.OUTPUTSELECT
chr_ain[13] => chr_aout.OUTPUTSELECT
chr_ain[13] => chr_aout.OUTPUTSELECT
chr_ain[13] => chr_aout.OUTPUTSELECT
chr_aout[0] <= chr_ain[0].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[1] <= chr_ain[1].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[2] <= chr_ain[2].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[3] <= chr_ain[3].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[4] <= chr_ain[4].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[5] <= chr_ain[5].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[6] <= chr_ain[6].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[7] <= chr_ain[7].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[8] <= chr_ain[8].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[9] <= chr_ain[9].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[10] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[11] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[12] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[13] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[14] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[15] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[16] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[17] <= chr_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[18] <= <GND>
chr_aout[19] <= <GND>
chr_aout[20] <= <GND>
chr_aout[21] <= <VCC>
chr_allow <= flags[15].DB_MAX_OUTPUT_PORT_TYPE
vram_a10 <= vram_a10.DB_MAX_OUTPUT_PORT_TYPE
vram_ce <= vram_ce.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper69:map69
clk => irq~reg0.CLK
clk => ram_select.CLK
clk => ram_enable.CLK
clk => addr[0].CLK
clk => addr[1].CLK
clk => addr[2].CLK
clk => addr[3].CLK
clk => irq_counter[0].CLK
clk => irq_counter[1].CLK
clk => irq_counter[2].CLK
clk => irq_counter[3].CLK
clk => irq_counter[4].CLK
clk => irq_counter[5].CLK
clk => irq_counter[6].CLK
clk => irq_counter[7].CLK
clk => irq_counter[8].CLK
clk => irq_counter[9].CLK
clk => irq_counter[10].CLK
clk => irq_counter[11].CLK
clk => irq_counter[12].CLK
clk => irq_counter[13].CLK
clk => irq_counter[14].CLK
clk => irq_counter[15].CLK
clk => irq_trigger.CLK
clk => irq_countdown.CLK
clk => mirroring[0].CLK
clk => mirroring[1].CLK
clk => prg_bank[3][0].CLK
clk => prg_bank[3][1].CLK
clk => prg_bank[3][2].CLK
clk => prg_bank[3][3].CLK
clk => prg_bank[3][4].CLK
clk => prg_bank[2][0].CLK
clk => prg_bank[2][1].CLK
clk => prg_bank[2][2].CLK
clk => prg_bank[2][3].CLK
clk => prg_bank[2][4].CLK
clk => prg_bank[1][0].CLK
clk => prg_bank[1][1].CLK
clk => prg_bank[1][2].CLK
clk => prg_bank[1][3].CLK
clk => prg_bank[1][4].CLK
clk => prg_bank[0][0].CLK
clk => prg_bank[0][1].CLK
clk => prg_bank[0][2].CLK
clk => prg_bank[0][3].CLK
clk => prg_bank[0][4].CLK
clk => chr_bank[7][0].CLK
clk => chr_bank[7][1].CLK
clk => chr_bank[7][2].CLK
clk => chr_bank[7][3].CLK
clk => chr_bank[7][4].CLK
clk => chr_bank[7][5].CLK
clk => chr_bank[7][6].CLK
clk => chr_bank[7][7].CLK
clk => chr_bank[6][0].CLK
clk => chr_bank[6][1].CLK
clk => chr_bank[6][2].CLK
clk => chr_bank[6][3].CLK
clk => chr_bank[6][4].CLK
clk => chr_bank[6][5].CLK
clk => chr_bank[6][6].CLK
clk => chr_bank[6][7].CLK
clk => chr_bank[5][0].CLK
clk => chr_bank[5][1].CLK
clk => chr_bank[5][2].CLK
clk => chr_bank[5][3].CLK
clk => chr_bank[5][4].CLK
clk => chr_bank[5][5].CLK
clk => chr_bank[5][6].CLK
clk => chr_bank[5][7].CLK
clk => chr_bank[4][0].CLK
clk => chr_bank[4][1].CLK
clk => chr_bank[4][2].CLK
clk => chr_bank[4][3].CLK
clk => chr_bank[4][4].CLK
clk => chr_bank[4][5].CLK
clk => chr_bank[4][6].CLK
clk => chr_bank[4][7].CLK
clk => chr_bank[3][0].CLK
clk => chr_bank[3][1].CLK
clk => chr_bank[3][2].CLK
clk => chr_bank[3][3].CLK
clk => chr_bank[3][4].CLK
clk => chr_bank[3][5].CLK
clk => chr_bank[3][6].CLK
clk => chr_bank[3][7].CLK
clk => chr_bank[2][0].CLK
clk => chr_bank[2][1].CLK
clk => chr_bank[2][2].CLK
clk => chr_bank[2][3].CLK
clk => chr_bank[2][4].CLK
clk => chr_bank[2][5].CLK
clk => chr_bank[2][6].CLK
clk => chr_bank[2][7].CLK
clk => chr_bank[1][0].CLK
clk => chr_bank[1][1].CLK
clk => chr_bank[1][2].CLK
clk => chr_bank[1][3].CLK
clk => chr_bank[1][4].CLK
clk => chr_bank[1][5].CLK
clk => chr_bank[1][6].CLK
clk => chr_bank[1][7].CLK
clk => chr_bank[0][0].CLK
clk => chr_bank[0][1].CLK
clk => chr_bank[0][2].CLK
clk => chr_bank[0][3].CLK
clk => chr_bank[0][4].CLK
clk => chr_bank[0][5].CLK
clk => chr_bank[0][6].CLK
clk => chr_bank[0][7].CLK
ce => irq_counter.OUTPUTSELECT
ce => irq_counter.OUTPUTSELECT
ce => irq_counter.OUTPUTSELECT
ce => irq_counter.OUTPUTSELECT
ce => irq_counter.OUTPUTSELECT
ce => irq_counter.OUTPUTSELECT
ce => irq_counter.OUTPUTSELECT
ce => irq_counter.OUTPUTSELECT
ce => irq_counter.OUTPUTSELECT
ce => irq_counter.OUTPUTSELECT
ce => irq_counter.OUTPUTSELECT
ce => irq_counter.OUTPUTSELECT
ce => irq_counter.OUTPUTSELECT
ce => irq_counter.OUTPUTSELECT
ce => irq_counter.OUTPUTSELECT
ce => irq_counter.OUTPUTSELECT
ce => irq.OUTPUTSELECT
ce => addr.OUTPUTSELECT
ce => addr.OUTPUTSELECT
ce => addr.OUTPUTSELECT
ce => addr.OUTPUTSELECT
ce => irq_countdown.OUTPUTSELECT
ce => irq_trigger.OUTPUTSELECT
ce => mirroring.OUTPUTSELECT
ce => mirroring.OUTPUTSELECT
ce => prg_bank.OUTPUTSELECT
ce => prg_bank.OUTPUTSELECT
ce => prg_bank.OUTPUTSELECT
ce => prg_bank.OUTPUTSELECT
ce => prg_bank.OUTPUTSELECT
ce => prg_bank.OUTPUTSELECT
ce => prg_bank.OUTPUTSELECT
ce => prg_bank.OUTPUTSELECT
ce => prg_bank.OUTPUTSELECT
ce => prg_bank.OUTPUTSELECT
ce => prg_bank.OUTPUTSELECT
ce => prg_bank.OUTPUTSELECT
ce => prg_bank.OUTPUTSELECT
ce => prg_bank.OUTPUTSELECT
ce => prg_bank.OUTPUTSELECT
ce => prg_bank.OUTPUTSELECT
ce => prg_bank.OUTPUTSELECT
ce => prg_bank.OUTPUTSELECT
ce => prg_bank.OUTPUTSELECT
ce => prg_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => ram_enable.OUTPUTSELECT
ce => ram_select.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => prg_bank.OUTPUTSELECT
reset => prg_bank.OUTPUTSELECT
reset => prg_bank.OUTPUTSELECT
reset => prg_bank.OUTPUTSELECT
reset => prg_bank.OUTPUTSELECT
reset => prg_bank.OUTPUTSELECT
reset => prg_bank.OUTPUTSELECT
reset => prg_bank.OUTPUTSELECT
reset => prg_bank.OUTPUTSELECT
reset => prg_bank.OUTPUTSELECT
reset => prg_bank.OUTPUTSELECT
reset => prg_bank.OUTPUTSELECT
reset => prg_bank.OUTPUTSELECT
reset => prg_bank.OUTPUTSELECT
reset => prg_bank.OUTPUTSELECT
reset => prg_bank.OUTPUTSELECT
reset => prg_bank.OUTPUTSELECT
reset => prg_bank.OUTPUTSELECT
reset => prg_bank.OUTPUTSELECT
reset => prg_bank.OUTPUTSELECT
reset => mirroring.OUTPUTSELECT
reset => mirroring.OUTPUTSELECT
reset => irq_countdown.OUTPUTSELECT
reset => irq_trigger.OUTPUTSELECT
reset => irq_counter.OUTPUTSELECT
reset => irq_counter.OUTPUTSELECT
reset => irq_counter.OUTPUTSELECT
reset => irq_counter.OUTPUTSELECT
reset => irq_counter.OUTPUTSELECT
reset => irq_counter.OUTPUTSELECT
reset => irq_counter.OUTPUTSELECT
reset => irq_counter.OUTPUTSELECT
reset => irq_counter.OUTPUTSELECT
reset => irq_counter.OUTPUTSELECT
reset => irq_counter.OUTPUTSELECT
reset => irq_counter.OUTPUTSELECT
reset => irq_counter.OUTPUTSELECT
reset => irq_counter.OUTPUTSELECT
reset => irq_counter.OUTPUTSELECT
reset => irq_counter.OUTPUTSELECT
reset => addr.OUTPUTSELECT
reset => addr.OUTPUTSELECT
reset => addr.OUTPUTSELECT
reset => addr.OUTPUTSELECT
reset => ram_enable.OUTPUTSELECT
reset => ram_select.OUTPUTSELECT
reset => irq.OUTPUTSELECT
flags[0] => ~NO_FANOUT~
flags[1] => ~NO_FANOUT~
flags[2] => ~NO_FANOUT~
flags[3] => ~NO_FANOUT~
flags[4] => ~NO_FANOUT~
flags[5] => ~NO_FANOUT~
flags[6] => ~NO_FANOUT~
flags[7] => ~NO_FANOUT~
flags[8] => ~NO_FANOUT~
flags[9] => ~NO_FANOUT~
flags[10] => ~NO_FANOUT~
flags[11] => ~NO_FANOUT~
flags[12] => ~NO_FANOUT~
flags[13] => ~NO_FANOUT~
flags[14] => ~NO_FANOUT~
flags[15] => chr_allow.DATAIN
flags[16] => ~NO_FANOUT~
flags[17] => ~NO_FANOUT~
flags[18] => ~NO_FANOUT~
flags[19] => ~NO_FANOUT~
flags[20] => ~NO_FANOUT~
flags[21] => ~NO_FANOUT~
flags[22] => ~NO_FANOUT~
flags[23] => ~NO_FANOUT~
flags[24] => ~NO_FANOUT~
flags[25] => ~NO_FANOUT~
flags[26] => ~NO_FANOUT~
flags[27] => ~NO_FANOUT~
flags[28] => ~NO_FANOUT~
flags[29] => ~NO_FANOUT~
flags[30] => ~NO_FANOUT~
flags[31] => ~NO_FANOUT~
prg_ain[0] => prg_aout[0].DATAIN
prg_ain[1] => prg_aout[1].DATAIN
prg_ain[2] => prg_aout[2].DATAIN
prg_ain[3] => prg_aout[3].DATAIN
prg_ain[4] => prg_aout[4].DATAIN
prg_ain[5] => prg_aout[5].DATAIN
prg_ain[6] => prg_aout[6].DATAIN
prg_ain[7] => prg_aout[7].DATAIN
prg_ain[8] => prg_aout[8].DATAIN
prg_ain[9] => prg_aout[9].DATAIN
prg_ain[10] => prg_aout[10].DATAIN
prg_ain[11] => prg_aout[11].DATAIN
prg_ain[12] => prg_aout[12].DATAIN
prg_ain[13] => Equal1.IN63
prg_ain[13] => Equal2.IN63
prg_ain[13] => Mux1.IN6
prg_ain[13] => Mux2.IN6
prg_ain[13] => Mux3.IN6
prg_ain[13] => Mux4.IN6
prg_ain[13] => Mux5.IN6
prg_ain[14] => Equal1.IN62
prg_ain[14] => Equal2.IN62
prg_ain[14] => Mux1.IN5
prg_ain[14] => Mux2.IN5
prg_ain[14] => Mux3.IN5
prg_ain[14] => Mux4.IN5
prg_ain[14] => Mux5.IN5
prg_ain[15] => always0.IN0
prg_ain[15] => Mux1.IN4
prg_ain[15] => Mux2.IN4
prg_ain[15] => Mux3.IN4
prg_ain[15] => Mux4.IN4
prg_ain[15] => Mux5.IN4
prg_ain[15] => comb.IN1
prg_aout[0] <= prg_ain[0].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[1] <= prg_ain[1].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[2] <= prg_ain[2].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[3] <= prg_ain[3].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[4] <= prg_ain[4].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[5] <= prg_ain[5].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[6] <= prg_ain[6].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[7] <= prg_ain[7].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[8] <= prg_ain[8].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[9] <= prg_ain[9].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[10] <= prg_ain[10].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[11] <= prg_ain[11].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[12] <= prg_ain[12].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[13] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[14] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[15] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[16] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[17] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[18] <= <GND>
prg_aout[19] <= <GND>
prg_aout[20] <= comb.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[21] <= <GND>
prg_read => ~NO_FANOUT~
prg_write => always0.IN1
prg_write => prg_allow.DATAA
prg_din[0] => chr_bank.DATAB
prg_din[0] => chr_bank.DATAB
prg_din[0] => chr_bank.DATAB
prg_din[0] => chr_bank.DATAB
prg_din[0] => chr_bank.DATAB
prg_din[0] => chr_bank.DATAB
prg_din[0] => chr_bank.DATAB
prg_din[0] => chr_bank.DATAB
prg_din[0] => prg_bank.DATAB
prg_din[0] => prg_bank.DATAB
prg_din[0] => prg_bank.DATAB
prg_din[0] => prg_bank.DATAB
prg_din[0] => irq_counter.DATAB
prg_din[0] => irq_counter.DATAB
prg_din[0] => irq_trigger.DATAB
prg_din[0] => mirroring.DATAB
prg_din[0] => addr.DATAB
prg_din[1] => chr_bank.DATAB
prg_din[1] => chr_bank.DATAB
prg_din[1] => chr_bank.DATAB
prg_din[1] => chr_bank.DATAB
prg_din[1] => chr_bank.DATAB
prg_din[1] => chr_bank.DATAB
prg_din[1] => chr_bank.DATAB
prg_din[1] => chr_bank.DATAB
prg_din[1] => prg_bank.DATAB
prg_din[1] => prg_bank.DATAB
prg_din[1] => prg_bank.DATAB
prg_din[1] => prg_bank.DATAB
prg_din[1] => irq_counter.DATAB
prg_din[1] => irq_counter.DATAB
prg_din[1] => mirroring.DATAB
prg_din[1] => addr.DATAB
prg_din[2] => chr_bank.DATAB
prg_din[2] => chr_bank.DATAB
prg_din[2] => chr_bank.DATAB
prg_din[2] => chr_bank.DATAB
prg_din[2] => chr_bank.DATAB
prg_din[2] => chr_bank.DATAB
prg_din[2] => chr_bank.DATAB
prg_din[2] => chr_bank.DATAB
prg_din[2] => prg_bank.DATAB
prg_din[2] => prg_bank.DATAB
prg_din[2] => prg_bank.DATAB
prg_din[2] => prg_bank.DATAB
prg_din[2] => irq_counter.DATAB
prg_din[2] => irq_counter.DATAB
prg_din[2] => addr.DATAB
prg_din[3] => chr_bank.DATAB
prg_din[3] => chr_bank.DATAB
prg_din[3] => chr_bank.DATAB
prg_din[3] => chr_bank.DATAB
prg_din[3] => chr_bank.DATAB
prg_din[3] => chr_bank.DATAB
prg_din[3] => chr_bank.DATAB
prg_din[3] => chr_bank.DATAB
prg_din[3] => prg_bank.DATAB
prg_din[3] => prg_bank.DATAB
prg_din[3] => prg_bank.DATAB
prg_din[3] => prg_bank.DATAB
prg_din[3] => irq_counter.DATAB
prg_din[3] => irq_counter.DATAB
prg_din[3] => addr.DATAB
prg_din[4] => chr_bank.DATAB
prg_din[4] => chr_bank.DATAB
prg_din[4] => chr_bank.DATAB
prg_din[4] => chr_bank.DATAB
prg_din[4] => chr_bank.DATAB
prg_din[4] => chr_bank.DATAB
prg_din[4] => chr_bank.DATAB
prg_din[4] => chr_bank.DATAB
prg_din[4] => prg_bank.DATAB
prg_din[4] => prg_bank.DATAB
prg_din[4] => prg_bank.DATAB
prg_din[4] => prg_bank.DATAB
prg_din[4] => irq_counter.DATAB
prg_din[4] => irq_counter.DATAB
prg_din[5] => chr_bank.DATAB
prg_din[5] => chr_bank.DATAB
prg_din[5] => chr_bank.DATAB
prg_din[5] => chr_bank.DATAB
prg_din[5] => chr_bank.DATAB
prg_din[5] => chr_bank.DATAB
prg_din[5] => chr_bank.DATAB
prg_din[5] => chr_bank.DATAB
prg_din[5] => irq_counter.DATAB
prg_din[5] => irq_counter.DATAB
prg_din[6] => chr_bank.DATAB
prg_din[6] => chr_bank.DATAB
prg_din[6] => chr_bank.DATAB
prg_din[6] => chr_bank.DATAB
prg_din[6] => chr_bank.DATAB
prg_din[6] => chr_bank.DATAB
prg_din[6] => chr_bank.DATAB
prg_din[6] => chr_bank.DATAB
prg_din[6] => irq_counter.DATAB
prg_din[6] => irq_counter.DATAB
prg_din[6] => ram_select.DATAB
prg_din[7] => chr_bank.DATAB
prg_din[7] => chr_bank.DATAB
prg_din[7] => chr_bank.DATAB
prg_din[7] => chr_bank.DATAB
prg_din[7] => chr_bank.DATAB
prg_din[7] => chr_bank.DATAB
prg_din[7] => chr_bank.DATAB
prg_din[7] => chr_bank.DATAB
prg_din[7] => irq_counter.DATAB
prg_din[7] => irq_counter.DATAB
prg_din[7] => irq_countdown.DATAB
prg_din[7] => ram_enable.DATAB
prg_allow <= prg_allow.DB_MAX_OUTPUT_PORT_TYPE
chr_ain[0] => chr_aout[0].DATAIN
chr_ain[1] => chr_aout[1].DATAIN
chr_ain[2] => chr_aout[2].DATAIN
chr_ain[3] => chr_aout[3].DATAIN
chr_ain[4] => chr_aout[4].DATAIN
chr_ain[5] => chr_aout[5].DATAIN
chr_ain[6] => chr_aout[6].DATAIN
chr_ain[7] => chr_aout[7].DATAIN
chr_ain[8] => chr_aout[8].DATAIN
chr_ain[9] => chr_aout[9].DATAIN
chr_ain[10] => Mux0.IN1
chr_ain[10] => Mux6.IN2
chr_ain[10] => Mux7.IN2
chr_ain[10] => Mux8.IN2
chr_ain[10] => Mux9.IN2
chr_ain[10] => Mux10.IN2
chr_ain[10] => Mux11.IN2
chr_ain[10] => Mux12.IN2
chr_ain[10] => Mux13.IN2
chr_ain[11] => Mux0.IN0
chr_ain[11] => Mux6.IN1
chr_ain[11] => Mux7.IN1
chr_ain[11] => Mux8.IN1
chr_ain[11] => Mux9.IN1
chr_ain[11] => Mux10.IN1
chr_ain[11] => Mux11.IN1
chr_ain[11] => Mux12.IN1
chr_ain[11] => Mux13.IN1
chr_ain[12] => Mux6.IN0
chr_ain[12] => Mux7.IN0
chr_ain[12] => Mux8.IN0
chr_ain[12] => Mux9.IN0
chr_ain[12] => Mux10.IN0
chr_ain[12] => Mux11.IN0
chr_ain[12] => Mux12.IN0
chr_ain[12] => Mux13.IN0
chr_ain[13] => vram_ce.DATAIN
chr_aout[0] <= chr_ain[0].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[1] <= chr_ain[1].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[2] <= chr_ain[2].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[3] <= chr_ain[3].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[4] <= chr_ain[4].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[5] <= chr_ain[5].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[6] <= chr_ain[6].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[7] <= chr_ain[7].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[8] <= chr_ain[8].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[9] <= chr_ain[9].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[10] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[11] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[12] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[13] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[14] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[15] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[16] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[17] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[18] <= <GND>
chr_aout[19] <= <GND>
chr_aout[20] <= <GND>
chr_aout[21] <= <VCC>
chr_allow <= flags[15].DB_MAX_OUTPUT_PORT_TYPE
vram_a10 <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
vram_ce <= chr_ain[13].DB_MAX_OUTPUT_PORT_TYPE
irq <= irq~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper71:map71
clk => ciram_select.CLK
clk => prg_bank[0].CLK
clk => prg_bank[1].CLK
clk => prg_bank[2].CLK
clk => prg_bank[3].CLK
ce => prg_bank.OUTPUTSELECT
ce => prg_bank.OUTPUTSELECT
ce => prg_bank.OUTPUTSELECT
ce => prg_bank.OUTPUTSELECT
ce => ciram_select.OUTPUTSELECT
reset => prg_bank.OUTPUTSELECT
reset => prg_bank.OUTPUTSELECT
reset => prg_bank.OUTPUTSELECT
reset => prg_bank.OUTPUTSELECT
reset => ciram_select.OUTPUTSELECT
flags[0] => Equal0.IN27
flags[1] => Equal0.IN26
flags[2] => Equal0.IN25
flags[3] => Equal0.IN55
flags[4] => Equal0.IN24
flags[5] => Equal0.IN54
flags[6] => Equal0.IN53
flags[7] => Equal0.IN52
flags[8] => ~NO_FANOUT~
flags[9] => ~NO_FANOUT~
flags[10] => ~NO_FANOUT~
flags[11] => ~NO_FANOUT~
flags[12] => ~NO_FANOUT~
flags[13] => ~NO_FANOUT~
flags[14] => vram_a10.OUTPUTSELECT
flags[15] => chr_allow.DATAIN
flags[16] => ~NO_FANOUT~
flags[17] => ~NO_FANOUT~
flags[18] => ~NO_FANOUT~
flags[19] => ~NO_FANOUT~
flags[20] => ~NO_FANOUT~
flags[21] => ~NO_FANOUT~
flags[22] => ~NO_FANOUT~
flags[23] => ~NO_FANOUT~
flags[24] => ~NO_FANOUT~
flags[25] => ~NO_FANOUT~
flags[26] => ~NO_FANOUT~
flags[27] => ~NO_FANOUT~
flags[28] => ~NO_FANOUT~
flags[29] => ~NO_FANOUT~
flags[30] => ~NO_FANOUT~
flags[31] => ~NO_FANOUT~
prg_ain[0] => prg_aout[0].DATAIN
prg_ain[1] => prg_aout[1].DATAIN
prg_ain[2] => prg_aout[2].DATAIN
prg_ain[3] => prg_aout[3].DATAIN
prg_ain[4] => prg_aout[4].DATAIN
prg_ain[5] => prg_aout[5].DATAIN
prg_ain[6] => prg_aout[6].DATAIN
prg_ain[7] => prg_aout[7].DATAIN
prg_ain[8] => prg_aout[8].DATAIN
prg_ain[9] => prg_aout[9].DATAIN
prg_ain[10] => prg_aout[10].DATAIN
prg_ain[11] => prg_aout[11].DATAIN
prg_ain[12] => prg_aout[12].DATAIN
prg_ain[13] => prg_aout[13].DATAIN
prg_ain[13] => Equal1.IN31
prg_ain[14] => prg_bank.OUTPUTSELECT
prg_ain[14] => prg_bank.OUTPUTSELECT
prg_ain[14] => prg_bank.OUTPUTSELECT
prg_ain[14] => prg_bank.OUTPUTSELECT
prg_ain[14] => Decoder0.IN0
prg_ain[14] => prgout.OUTPUTSELECT
prg_ain[14] => prgout.OUTPUTSELECT
prg_ain[14] => always0.IN1
prg_ain[14] => Equal1.IN30
prg_ain[15] => always0.IN0
prg_ain[15] => prg_allow.IN0
prg_aout[0] <= prg_ain[0].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[1] <= prg_ain[1].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[2] <= prg_ain[2].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[3] <= prg_ain[3].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[4] <= prg_ain[4].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[5] <= prg_ain[5].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[6] <= prg_ain[6].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[7] <= prg_ain[7].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[8] <= prg_ain[8].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[9] <= prg_ain[9].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[10] <= prg_ain[10].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[11] <= prg_ain[11].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[12] <= prg_ain[12].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[13] <= prg_ain[13].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[14] <= prgout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[15] <= prgout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[16] <= prgout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[17] <= prgout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[18] <= <GND>
prg_aout[19] <= <GND>
prg_aout[20] <= <GND>
prg_aout[21] <= <GND>
prg_read => ~NO_FANOUT~
prg_write => always0.IN1
prg_write => prg_allow.IN1
prg_din[0] => prg_bank.DATAB
prg_din[1] => prg_bank.DATAB
prg_din[2] => prg_bank.DATAA
prg_din[3] => prg_bank.DATAB
prg_din[3] => prg_bank.DATAA
prg_din[4] => prg_bank.DATAB
prg_din[4] => ciram_select.DATAB
prg_din[5] => ~NO_FANOUT~
prg_din[6] => ~NO_FANOUT~
prg_din[7] => ~NO_FANOUT~
prg_allow <= prg_allow.DB_MAX_OUTPUT_PORT_TYPE
chr_ain[0] => chr_aout[0].DATAIN
chr_ain[1] => chr_aout[1].DATAIN
chr_ain[2] => chr_aout[2].DATAIN
chr_ain[3] => chr_aout[3].DATAIN
chr_ain[4] => chr_aout[4].DATAIN
chr_ain[5] => chr_aout[5].DATAIN
chr_ain[6] => chr_aout[6].DATAIN
chr_ain[7] => chr_aout[7].DATAIN
chr_ain[8] => chr_aout[8].DATAIN
chr_ain[9] => chr_aout[9].DATAIN
chr_ain[10] => vram_a10.DATAB
chr_ain[10] => chr_aout[10].DATAIN
chr_ain[11] => chr_aout[11].DATAIN
chr_ain[12] => chr_aout[12].DATAIN
chr_ain[13] => vram_ce.DATAIN
chr_aout[0] <= chr_ain[0].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[1] <= chr_ain[1].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[2] <= chr_ain[2].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[3] <= chr_ain[3].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[4] <= chr_ain[4].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[5] <= chr_ain[5].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[6] <= chr_ain[6].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[7] <= chr_ain[7].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[8] <= chr_ain[8].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[9] <= chr_ain[9].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[10] <= chr_ain[10].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[11] <= chr_ain[11].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[12] <= chr_ain[12].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[13] <= <GND>
chr_aout[14] <= <GND>
chr_aout[15] <= <GND>
chr_aout[16] <= <GND>
chr_aout[17] <= <GND>
chr_aout[18] <= <GND>
chr_aout[19] <= <GND>
chr_aout[20] <= <GND>
chr_aout[21] <= <VCC>
chr_allow <= flags[15].DB_MAX_OUTPUT_PORT_TYPE
vram_a10 <= vram_a10.DB_MAX_OUTPUT_PORT_TYPE
vram_ce <= chr_ain[13].DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper79:map79
clk => mirroring.CLK
clk => chr_bank[0].CLK
clk => chr_bank[1].CLK
clk => chr_bank[2].CLK
clk => chr_bank[3].CLK
clk => prg_bank[0].CLK
clk => prg_bank[1].CLK
clk => prg_bank[2].CLK
ce => mirroring.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => prg_bank.OUTPUTSELECT
ce => prg_bank.OUTPUTSELECT
ce => prg_bank.OUTPUTSELECT
reset => prg_bank.OUTPUTSELECT
reset => prg_bank.OUTPUTSELECT
reset => prg_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => mirroring.OUTPUTSELECT
flags[0] => Equal0.IN55
flags[1] => Equal0.IN27
flags[2] => Equal0.IN26
flags[3] => Equal0.IN25
flags[4] => Equal0.IN54
flags[5] => Equal0.IN53
flags[6] => Equal0.IN52
flags[7] => Equal0.IN24
flags[8] => ~NO_FANOUT~
flags[9] => ~NO_FANOUT~
flags[10] => ~NO_FANOUT~
flags[11] => ~NO_FANOUT~
flags[12] => ~NO_FANOUT~
flags[13] => ~NO_FANOUT~
flags[14] => mirrconfig.DATAA
flags[15] => chr_allow.DATAIN
flags[16] => ~NO_FANOUT~
flags[17] => ~NO_FANOUT~
flags[18] => ~NO_FANOUT~
flags[19] => ~NO_FANOUT~
flags[20] => ~NO_FANOUT~
flags[21] => ~NO_FANOUT~
flags[22] => ~NO_FANOUT~
flags[23] => ~NO_FANOUT~
flags[24] => ~NO_FANOUT~
flags[25] => ~NO_FANOUT~
flags[26] => ~NO_FANOUT~
flags[27] => ~NO_FANOUT~
flags[28] => ~NO_FANOUT~
flags[29] => ~NO_FANOUT~
flags[30] => ~NO_FANOUT~
flags[31] => ~NO_FANOUT~
prg_ain[0] => prg_aout[0].DATAIN
prg_ain[1] => prg_aout[1].DATAIN
prg_ain[2] => prg_aout[2].DATAIN
prg_ain[3] => prg_aout[3].DATAIN
prg_ain[4] => prg_aout[4].DATAIN
prg_ain[5] => prg_aout[5].DATAIN
prg_ain[6] => prg_aout[6].DATAIN
prg_ain[7] => prg_aout[7].DATAIN
prg_ain[8] => always0.IN1
prg_ain[8] => prg_aout[8].DATAIN
prg_ain[9] => prg_aout[9].DATAIN
prg_ain[10] => prg_aout[10].DATAIN
prg_ain[11] => prg_aout[11].DATAIN
prg_ain[12] => prg_aout[12].DATAIN
prg_ain[13] => prg_aout[13].DATAIN
prg_ain[13] => Equal1.IN1
prg_ain[14] => prg_aout[14].DATAIN
prg_ain[14] => Equal1.IN2
prg_ain[15] => prg_allow.IN0
prg_ain[15] => Equal1.IN0
prg_aout[0] <= prg_ain[0].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[1] <= prg_ain[1].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[2] <= prg_ain[2].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[3] <= prg_ain[3].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[4] <= prg_ain[4].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[5] <= prg_ain[5].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[6] <= prg_ain[6].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[7] <= prg_ain[7].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[8] <= prg_ain[8].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[9] <= prg_ain[9].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[10] <= prg_ain[10].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[11] <= prg_ain[11].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[12] <= prg_ain[12].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[13] <= prg_ain[13].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[14] <= prg_ain[14].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[15] <= prg_bank[0].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[16] <= prg_bank[1].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[17] <= prg_bank[2].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[18] <= <GND>
prg_aout[19] <= <GND>
prg_aout[20] <= <GND>
prg_aout[21] <= <GND>
prg_read => ~NO_FANOUT~
prg_write => always0.IN1
prg_write => prg_allow.IN1
prg_din[0] => chr_bank.DATAB
prg_din[1] => chr_bank.DATAB
prg_din[2] => chr_bank.DATAB
prg_din[3] => prg_bank.DATAB
prg_din[4] => prg_bank.DATAB
prg_din[5] => prg_bank.DATAB
prg_din[6] => chr_bank.DATAB
prg_din[7] => mirroring.DATAB
prg_allow <= prg_allow.DB_MAX_OUTPUT_PORT_TYPE
chr_ain[0] => chr_aout[0].DATAIN
chr_ain[1] => chr_aout[1].DATAIN
chr_ain[2] => chr_aout[2].DATAIN
chr_ain[3] => chr_aout[3].DATAIN
chr_ain[4] => chr_aout[4].DATAIN
chr_ain[5] => chr_aout[5].DATAIN
chr_ain[6] => chr_aout[6].DATAIN
chr_ain[7] => chr_aout[7].DATAIN
chr_ain[8] => chr_aout[8].DATAIN
chr_ain[9] => chr_aout[9].DATAIN
chr_ain[10] => vram_a10.DATAB
chr_ain[10] => chr_aout[10].DATAIN
chr_ain[11] => vram_a10.DATAA
chr_ain[11] => chr_aout[11].DATAIN
chr_ain[12] => chr_aout[12].DATAIN
chr_ain[13] => vram_ce.DATAIN
chr_aout[0] <= chr_ain[0].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[1] <= chr_ain[1].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[2] <= chr_ain[2].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[3] <= chr_ain[3].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[4] <= chr_ain[4].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[5] <= chr_ain[5].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[6] <= chr_ain[6].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[7] <= chr_ain[7].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[8] <= chr_ain[8].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[9] <= chr_ain[9].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[10] <= chr_ain[10].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[11] <= chr_ain[11].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[12] <= chr_ain[12].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[13] <= chr_bank[0].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[14] <= chr_bank[1].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[15] <= chr_bank[2].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[16] <= chr_bank[3].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[17] <= <GND>
chr_aout[18] <= <GND>
chr_aout[19] <= <GND>
chr_aout[20] <= <GND>
chr_aout[21] <= <VCC>
chr_allow <= flags[15].DB_MAX_OUTPUT_PORT_TYPE
vram_a10 <= vram_a10.DB_MAX_OUTPUT_PORT_TYPE
vram_ce <= chr_ain[13].DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper228:map228
clk => chr_bank[0].CLK
clk => chr_bank[1].CLK
clk => chr_bank[2].CLK
clk => chr_bank[3].CLK
clk => chr_bank[4].CLK
clk => chr_bank[5].CLK
clk => prg_bank_mode.CLK
clk => prg_bank[0].CLK
clk => prg_bank[1].CLK
clk => prg_bank[2].CLK
clk => prg_bank[3].CLK
clk => prg_bank[4].CLK
clk => prg_chip[0].CLK
clk => prg_chip[1].CLK
clk => mirroring.CLK
ce => mirroring.OUTPUTSELECT
ce => prg_chip.OUTPUTSELECT
ce => prg_chip.OUTPUTSELECT
ce => prg_bank.OUTPUTSELECT
ce => prg_bank.OUTPUTSELECT
ce => prg_bank.OUTPUTSELECT
ce => prg_bank.OUTPUTSELECT
ce => prg_bank.OUTPUTSELECT
ce => prg_bank_mode.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
ce => chr_bank.OUTPUTSELECT
reset => mirroring.OUTPUTSELECT
reset => prg_chip.OUTPUTSELECT
reset => prg_chip.OUTPUTSELECT
reset => prg_bank.OUTPUTSELECT
reset => prg_bank.OUTPUTSELECT
reset => prg_bank.OUTPUTSELECT
reset => prg_bank.OUTPUTSELECT
reset => prg_bank.OUTPUTSELECT
reset => prg_bank_mode.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
reset => chr_bank.OUTPUTSELECT
flags[0] => ~NO_FANOUT~
flags[1] => ~NO_FANOUT~
flags[2] => ~NO_FANOUT~
flags[3] => ~NO_FANOUT~
flags[4] => ~NO_FANOUT~
flags[5] => ~NO_FANOUT~
flags[6] => ~NO_FANOUT~
flags[7] => ~NO_FANOUT~
flags[8] => ~NO_FANOUT~
flags[9] => ~NO_FANOUT~
flags[10] => ~NO_FANOUT~
flags[11] => ~NO_FANOUT~
flags[12] => ~NO_FANOUT~
flags[13] => ~NO_FANOUT~
flags[14] => ~NO_FANOUT~
flags[15] => chr_allow.DATAIN
flags[16] => ~NO_FANOUT~
flags[17] => ~NO_FANOUT~
flags[18] => ~NO_FANOUT~
flags[19] => ~NO_FANOUT~
flags[20] => ~NO_FANOUT~
flags[21] => ~NO_FANOUT~
flags[22] => ~NO_FANOUT~
flags[23] => ~NO_FANOUT~
flags[24] => ~NO_FANOUT~
flags[25] => ~NO_FANOUT~
flags[26] => ~NO_FANOUT~
flags[27] => ~NO_FANOUT~
flags[28] => ~NO_FANOUT~
flags[29] => ~NO_FANOUT~
flags[30] => ~NO_FANOUT~
flags[31] => ~NO_FANOUT~
prg_ain[0] => chr_bank.DATAB
prg_ain[0] => prg_aout[0].DATAIN
prg_ain[1] => chr_bank.DATAB
prg_ain[1] => prg_aout[1].DATAIN
prg_ain[2] => chr_bank.DATAB
prg_ain[2] => prg_aout[2].DATAIN
prg_ain[3] => chr_bank.DATAB
prg_ain[3] => prg_aout[3].DATAIN
prg_ain[4] => prg_aout[4].DATAIN
prg_ain[5] => prg_bank_mode.DATAB
prg_ain[5] => prg_aout[5].DATAIN
prg_ain[6] => prg_bank.DATAB
prg_ain[6] => prg_aout[6].DATAIN
prg_ain[7] => prg_bank.DATAB
prg_ain[7] => prg_aout[7].DATAIN
prg_ain[8] => prg_bank.DATAB
prg_ain[8] => prg_aout[8].DATAIN
prg_ain[9] => prg_bank.DATAB
prg_ain[9] => prg_aout[9].DATAIN
prg_ain[10] => prg_bank.DATAB
prg_ain[10] => prg_aout[10].DATAIN
prg_ain[11] => prg_chip.DATAB
prg_ain[11] => prg_aout[11].DATAIN
prg_ain[12] => prg_chip.DATAB
prg_ain[12] => prg_aout[12].DATAIN
prg_ain[13] => mirroring.DATAB
prg_ain[13] => prg_aout[13].DATAIN
prg_ain[14] => comb.DATAA
prg_ain[15] => always0.IN0
prg_ain[15] => prg_allow.IN0
prg_aout[0] <= prg_ain[0].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[1] <= prg_ain[1].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[2] <= prg_ain[2].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[3] <= prg_ain[3].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[4] <= prg_ain[4].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[5] <= prg_ain[5].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[6] <= prg_ain[6].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[7] <= prg_ain[7].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[8] <= prg_ain[8].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[9] <= prg_ain[9].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[10] <= prg_ain[10].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[11] <= prg_ain[11].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[12] <= prg_ain[12].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[13] <= prg_ain[13].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[14] <= comb.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[15] <= prg_bank[1].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[16] <= prg_bank[2].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[17] <= prg_bank[3].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[18] <= prg_bank[4].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[19] <= comb.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[20] <= prg_chip[1].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[21] <= <GND>
prg_read => ~NO_FANOUT~
prg_write => always0.IN1
prg_write => prg_allow.IN1
prg_din[0] => chr_bank.DATAB
prg_din[1] => chr_bank.DATAB
prg_din[2] => ~NO_FANOUT~
prg_din[3] => ~NO_FANOUT~
prg_din[4] => ~NO_FANOUT~
prg_din[5] => ~NO_FANOUT~
prg_din[6] => ~NO_FANOUT~
prg_din[7] => ~NO_FANOUT~
prg_allow <= prg_allow.DB_MAX_OUTPUT_PORT_TYPE
chr_ain[0] => chr_aout[0].DATAIN
chr_ain[1] => chr_aout[1].DATAIN
chr_ain[2] => chr_aout[2].DATAIN
chr_ain[3] => chr_aout[3].DATAIN
chr_ain[4] => chr_aout[4].DATAIN
chr_ain[5] => chr_aout[5].DATAIN
chr_ain[6] => chr_aout[6].DATAIN
chr_ain[7] => chr_aout[7].DATAIN
chr_ain[8] => chr_aout[8].DATAIN
chr_ain[9] => chr_aout[9].DATAIN
chr_ain[10] => vram_a10.DATAA
chr_ain[10] => chr_aout[10].DATAIN
chr_ain[11] => vram_a10.DATAB
chr_ain[11] => chr_aout[11].DATAIN
chr_ain[12] => chr_aout[12].DATAIN
chr_ain[13] => vram_ce.DATAIN
chr_aout[0] <= chr_ain[0].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[1] <= chr_ain[1].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[2] <= chr_ain[2].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[3] <= chr_ain[3].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[4] <= chr_ain[4].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[5] <= chr_ain[5].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[6] <= chr_ain[6].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[7] <= chr_ain[7].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[8] <= chr_ain[8].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[9] <= chr_ain[9].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[10] <= chr_ain[10].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[11] <= chr_ain[11].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[12] <= chr_ain[12].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[13] <= chr_bank[0].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[14] <= chr_bank[1].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[15] <= chr_bank[2].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[16] <= chr_bank[3].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[17] <= chr_bank[4].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[18] <= chr_bank[5].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[19] <= <GND>
chr_aout[20] <= <GND>
chr_aout[21] <= <VCC>
chr_allow <= flags[15].DB_MAX_OUTPUT_PORT_TYPE
vram_a10 <= vram_a10.DB_MAX_OUTPUT_PORT_TYPE
vram_ce <= chr_ain[13].DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|MultiMapper:multi_mapper|Mapper234:map234
clk => inner_prg.CLK
clk => inner_chr[0].CLK
clk => inner_chr[1].CLK
clk => inner_chr[2].CLK
clk => mirroring.CLK
clk => mode.CLK
clk => block[0].CLK
clk => block[1].CLK
clk => block[2].CLK
ce => mirroring.OUTPUTSELECT
ce => mode.OUTPUTSELECT
ce => block.OUTPUTSELECT
ce => block.OUTPUTSELECT
ce => block.OUTPUTSELECT
ce => inner_chr.OUTPUTSELECT
ce => inner_chr.OUTPUTSELECT
ce => inner_chr.OUTPUTSELECT
ce => inner_prg.OUTPUTSELECT
reset => block.OUTPUTSELECT
reset => block.OUTPUTSELECT
reset => block.OUTPUTSELECT
reset => mode.OUTPUTSELECT
reset => mirroring.OUTPUTSELECT
reset => inner_chr.OUTPUTSELECT
reset => inner_chr.OUTPUTSELECT
reset => inner_chr.OUTPUTSELECT
reset => inner_prg.OUTPUTSELECT
flags[0] => ~NO_FANOUT~
flags[1] => ~NO_FANOUT~
flags[2] => ~NO_FANOUT~
flags[3] => ~NO_FANOUT~
flags[4] => ~NO_FANOUT~
flags[5] => ~NO_FANOUT~
flags[6] => ~NO_FANOUT~
flags[7] => ~NO_FANOUT~
flags[8] => ~NO_FANOUT~
flags[9] => ~NO_FANOUT~
flags[10] => ~NO_FANOUT~
flags[11] => ~NO_FANOUT~
flags[12] => ~NO_FANOUT~
flags[13] => ~NO_FANOUT~
flags[14] => ~NO_FANOUT~
flags[15] => chr_allow.DATAIN
flags[16] => ~NO_FANOUT~
flags[17] => ~NO_FANOUT~
flags[18] => ~NO_FANOUT~
flags[19] => ~NO_FANOUT~
flags[20] => ~NO_FANOUT~
flags[21] => ~NO_FANOUT~
flags[22] => ~NO_FANOUT~
flags[23] => ~NO_FANOUT~
flags[24] => ~NO_FANOUT~
flags[25] => ~NO_FANOUT~
flags[26] => ~NO_FANOUT~
flags[27] => ~NO_FANOUT~
flags[28] => ~NO_FANOUT~
flags[29] => ~NO_FANOUT~
flags[30] => ~NO_FANOUT~
flags[31] => ~NO_FANOUT~
prg_ain[0] => LessThan0.IN14
prg_ain[0] => LessThan1.IN14
prg_ain[0] => LessThan2.IN14
prg_ain[0] => prg_aout[0].DATAIN
prg_ain[1] => LessThan0.IN13
prg_ain[1] => LessThan1.IN13
prg_ain[1] => LessThan2.IN13
prg_ain[1] => prg_aout[1].DATAIN
prg_ain[2] => LessThan0.IN12
prg_ain[2] => LessThan1.IN12
prg_ain[2] => LessThan2.IN12
prg_ain[2] => prg_aout[2].DATAIN
prg_ain[3] => LessThan0.IN11
prg_ain[3] => LessThan1.IN11
prg_ain[3] => LessThan2.IN11
prg_ain[3] => prg_aout[3].DATAIN
prg_ain[4] => LessThan0.IN10
prg_ain[4] => LessThan1.IN10
prg_ain[4] => LessThan2.IN10
prg_ain[4] => prg_aout[4].DATAIN
prg_ain[5] => LessThan0.IN9
prg_ain[5] => LessThan1.IN9
prg_ain[5] => LessThan2.IN9
prg_ain[5] => prg_aout[5].DATAIN
prg_ain[6] => LessThan0.IN8
prg_ain[6] => LessThan1.IN8
prg_ain[6] => LessThan2.IN8
prg_ain[6] => prg_aout[6].DATAIN
prg_ain[7] => prg_aout[7].DATAIN
prg_ain[7] => Equal0.IN8
prg_ain[8] => prg_aout[8].DATAIN
prg_ain[8] => Equal0.IN7
prg_ain[9] => prg_aout[9].DATAIN
prg_ain[9] => Equal0.IN6
prg_ain[10] => prg_aout[10].DATAIN
prg_ain[10] => Equal0.IN5
prg_ain[11] => prg_aout[11].DATAIN
prg_ain[11] => Equal0.IN4
prg_ain[12] => prg_aout[12].DATAIN
prg_ain[12] => Equal0.IN3
prg_ain[13] => prg_aout[13].DATAIN
prg_ain[13] => Equal0.IN2
prg_ain[14] => prg_aout[14].DATAIN
prg_ain[14] => Equal0.IN1
prg_ain[15] => prg_allow.IN0
prg_ain[15] => Equal0.IN0
prg_aout[0] <= prg_ain[0].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[1] <= prg_ain[1].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[2] <= prg_ain[2].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[3] <= prg_ain[3].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[4] <= prg_ain[4].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[5] <= prg_ain[5].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[6] <= prg_ain[6].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[7] <= prg_ain[7].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[8] <= prg_ain[8].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[9] <= prg_ain[9].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[10] <= prg_ain[10].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[11] <= prg_ain[11].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[12] <= prg_ain[12].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[13] <= prg_ain[13].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[14] <= prg_ain[14].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[15] <= inner_prg.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[16] <= block[0].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[17] <= block[1].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[18] <= block[2].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[19] <= <GND>
prg_aout[20] <= <GND>
prg_aout[21] <= <GND>
prg_read => always0.IN1
prg_write => prg_allow.IN1
prg_din[0] => inner_chr.DATAB
prg_din[0] => inner_prg.DATAB
prg_din[0] => concat.DATAB
prg_din[1] => block.DATAB
prg_din[2] => block.DATAB
prg_din[3] => block.DATAB
prg_din[4] => inner_chr.DATAB
prg_din[5] => inner_chr.DATAB
prg_din[6] => mode.DATAB
prg_din[6] => concat.DATAB
prg_din[7] => mirroring.DATAB
prg_allow <= prg_allow.DB_MAX_OUTPUT_PORT_TYPE
chr_ain[0] => chr_aout[0].DATAIN
chr_ain[1] => chr_aout[1].DATAIN
chr_ain[2] => chr_aout[2].DATAIN
chr_ain[3] => chr_aout[3].DATAIN
chr_ain[4] => chr_aout[4].DATAIN
chr_ain[5] => chr_aout[5].DATAIN
chr_ain[6] => chr_aout[6].DATAIN
chr_ain[7] => chr_aout[7].DATAIN
chr_ain[8] => chr_aout[8].DATAIN
chr_ain[9] => chr_aout[9].DATAIN
chr_ain[10] => vram_a10.DATAA
chr_ain[10] => chr_aout[10].DATAIN
chr_ain[11] => vram_a10.DATAB
chr_ain[11] => chr_aout[11].DATAIN
chr_ain[12] => chr_aout[12].DATAIN
chr_ain[13] => vram_ce.DATAIN
chr_aout[0] <= chr_ain[0].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[1] <= chr_ain[1].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[2] <= chr_ain[2].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[3] <= chr_ain[3].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[4] <= chr_ain[4].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[5] <= chr_ain[5].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[6] <= chr_ain[6].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[7] <= chr_ain[7].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[8] <= chr_ain[8].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[9] <= chr_ain[9].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[10] <= chr_ain[10].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[11] <= chr_ain[11].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[12] <= chr_ain[12].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[13] <= inner_chr[0].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[14] <= inner_chr[1].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[15] <= inner_chr[2].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[16] <= block[0].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[17] <= block[1].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[18] <= block[2].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[19] <= <GND>
chr_aout[20] <= <GND>
chr_aout[21] <= <VCC>
chr_allow <= flags[15].DB_MAX_OUTPUT_PORT_TYPE
vram_a10 <= vram_a10.DB_MAX_OUTPUT_PORT_TYPE
vram_ce <= chr_ain[13].DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|MultiMapper:multi_mapper|Rambo1:rambo1
clk => irq~reg0.CLK
clk => cycle_counter[0].CLK
clk => cycle_counter[1].CLK
clk => irq_cycle_mode.CLK
clk => prg_bank_2[0].CLK
clk => prg_bank_2[1].CLK
clk => prg_bank_2[2].CLK
clk => prg_bank_2[3].CLK
clk => prg_bank_2[4].CLK
clk => prg_bank_2[5].CLK
clk => prg_bank_1[0].CLK
clk => prg_bank_1[1].CLK
clk => prg_bank_1[2].CLK
clk => prg_bank_1[3].CLK
clk => prg_bank_1[4].CLK
clk => prg_bank_1[5].CLK
clk => prg_bank_0[0].CLK
clk => prg_bank_0[1].CLK
clk => prg_bank_0[2].CLK
clk => prg_bank_0[3].CLK
clk => prg_bank_0[4].CLK
clk => prg_bank_0[5].CLK
clk => chr_bank_9[0].CLK
clk => chr_bank_9[1].CLK
clk => chr_bank_9[2].CLK
clk => chr_bank_9[3].CLK
clk => chr_bank_9[4].CLK
clk => chr_bank_9[5].CLK
clk => chr_bank_9[6].CLK
clk => chr_bank_9[7].CLK
clk => chr_bank_8[0].CLK
clk => chr_bank_8[1].CLK
clk => chr_bank_8[2].CLK
clk => chr_bank_8[3].CLK
clk => chr_bank_8[4].CLK
clk => chr_bank_8[5].CLK
clk => chr_bank_8[6].CLK
clk => chr_bank_8[7].CLK
clk => chr_bank_5[0].CLK
clk => chr_bank_5[1].CLK
clk => chr_bank_5[2].CLK
clk => chr_bank_5[3].CLK
clk => chr_bank_5[4].CLK
clk => chr_bank_5[5].CLK
clk => chr_bank_5[6].CLK
clk => chr_bank_5[7].CLK
clk => chr_bank_4[0].CLK
clk => chr_bank_4[1].CLK
clk => chr_bank_4[2].CLK
clk => chr_bank_4[3].CLK
clk => chr_bank_4[4].CLK
clk => chr_bank_4[5].CLK
clk => chr_bank_4[6].CLK
clk => chr_bank_4[7].CLK
clk => chr_bank_3[0].CLK
clk => chr_bank_3[1].CLK
clk => chr_bank_3[2].CLK
clk => chr_bank_3[3].CLK
clk => chr_bank_3[4].CLK
clk => chr_bank_3[5].CLK
clk => chr_bank_3[6].CLK
clk => chr_bank_3[7].CLK
clk => chr_bank_2[0].CLK
clk => chr_bank_2[1].CLK
clk => chr_bank_2[2].CLK
clk => chr_bank_2[3].CLK
clk => chr_bank_2[4].CLK
clk => chr_bank_2[5].CLK
clk => chr_bank_2[6].CLK
clk => chr_bank_2[7].CLK
clk => chr_bank_1[0].CLK
clk => chr_bank_1[1].CLK
clk => chr_bank_1[2].CLK
clk => chr_bank_1[3].CLK
clk => chr_bank_1[4].CLK
clk => chr_bank_1[5].CLK
clk => chr_bank_1[6].CLK
clk => chr_bank_1[7].CLK
clk => chr_bank_0[0].CLK
clk => chr_bank_0[1].CLK
clk => chr_bank_0[2].CLK
clk => chr_bank_0[3].CLK
clk => chr_bank_0[4].CLK
clk => chr_bank_0[5].CLK
clk => chr_bank_0[6].CLK
clk => chr_bank_0[7].CLK
clk => want_irq.CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => irq_latch[0].CLK
clk => irq_latch[1].CLK
clk => irq_latch[2].CLK
clk => irq_latch[3].CLK
clk => irq_latch[4].CLK
clk => irq_latch[5].CLK
clk => irq_latch[6].CLK
clk => irq_latch[7].CLK
clk => irq_reload.CLK
clk => irq_enable.CLK
clk => mirroring.CLK
clk => chr_a12_invert.CLK
clk => chr_K.CLK
clk => prg_rom_bank_mode.CLK
clk => bank_select[0].CLK
clk => bank_select[1].CLK
clk => bank_select[2].CLK
clk => bank_select[3].CLK
clk => a12_ctr[0].CLK
clk => a12_ctr[1].CLK
clk => old_a12_edge.CLK
ce => a12_ctr.IN1
ce => cycle_counter.OUTPUTSELECT
ce => cycle_counter.OUTPUTSELECT
ce => irq_enable.OUTPUTSELECT
ce => irq.OUTPUTSELECT
ce => irq_reload.OUTPUTSELECT
ce => irq_cycle_mode.OUTPUTSELECT
ce => irq_latch.OUTPUTSELECT
ce => irq_latch.OUTPUTSELECT
ce => irq_latch.OUTPUTSELECT
ce => irq_latch.OUTPUTSELECT
ce => irq_latch.OUTPUTSELECT
ce => irq_latch.OUTPUTSELECT
ce => irq_latch.OUTPUTSELECT
ce => irq_latch.OUTPUTSELECT
ce => mirroring.OUTPUTSELECT
ce => prg_bank_2.OUTPUTSELECT
ce => prg_bank_2.OUTPUTSELECT
ce => prg_bank_2.OUTPUTSELECT
ce => prg_bank_2.OUTPUTSELECT
ce => prg_bank_2.OUTPUTSELECT
ce => prg_bank_2.OUTPUTSELECT
ce => chr_bank_9.OUTPUTSELECT
ce => chr_bank_9.OUTPUTSELECT
ce => chr_bank_9.OUTPUTSELECT
ce => chr_bank_9.OUTPUTSELECT
ce => chr_bank_9.OUTPUTSELECT
ce => chr_bank_9.OUTPUTSELECT
ce => chr_bank_9.OUTPUTSELECT
ce => chr_bank_9.OUTPUTSELECT
ce => chr_bank_8.OUTPUTSELECT
ce => chr_bank_8.OUTPUTSELECT
ce => chr_bank_8.OUTPUTSELECT
ce => chr_bank_8.OUTPUTSELECT
ce => chr_bank_8.OUTPUTSELECT
ce => chr_bank_8.OUTPUTSELECT
ce => chr_bank_8.OUTPUTSELECT
ce => chr_bank_8.OUTPUTSELECT
ce => prg_bank_1.OUTPUTSELECT
ce => prg_bank_1.OUTPUTSELECT
ce => prg_bank_1.OUTPUTSELECT
ce => prg_bank_1.OUTPUTSELECT
ce => prg_bank_1.OUTPUTSELECT
ce => prg_bank_1.OUTPUTSELECT
ce => prg_bank_0.OUTPUTSELECT
ce => prg_bank_0.OUTPUTSELECT
ce => prg_bank_0.OUTPUTSELECT
ce => prg_bank_0.OUTPUTSELECT
ce => prg_bank_0.OUTPUTSELECT
ce => prg_bank_0.OUTPUTSELECT
ce => chr_bank_5.OUTPUTSELECT
ce => chr_bank_5.OUTPUTSELECT
ce => chr_bank_5.OUTPUTSELECT
ce => chr_bank_5.OUTPUTSELECT
ce => chr_bank_5.OUTPUTSELECT
ce => chr_bank_5.OUTPUTSELECT
ce => chr_bank_5.OUTPUTSELECT
ce => chr_bank_5.OUTPUTSELECT
ce => chr_bank_4.OUTPUTSELECT
ce => chr_bank_4.OUTPUTSELECT
ce => chr_bank_4.OUTPUTSELECT
ce => chr_bank_4.OUTPUTSELECT
ce => chr_bank_4.OUTPUTSELECT
ce => chr_bank_4.OUTPUTSELECT
ce => chr_bank_4.OUTPUTSELECT
ce => chr_bank_4.OUTPUTSELECT
ce => chr_bank_3.OUTPUTSELECT
ce => chr_bank_3.OUTPUTSELECT
ce => chr_bank_3.OUTPUTSELECT
ce => chr_bank_3.OUTPUTSELECT
ce => chr_bank_3.OUTPUTSELECT
ce => chr_bank_3.OUTPUTSELECT
ce => chr_bank_3.OUTPUTSELECT
ce => chr_bank_3.OUTPUTSELECT
ce => chr_bank_2.OUTPUTSELECT
ce => chr_bank_2.OUTPUTSELECT
ce => chr_bank_2.OUTPUTSELECT
ce => chr_bank_2.OUTPUTSELECT
ce => chr_bank_2.OUTPUTSELECT
ce => chr_bank_2.OUTPUTSELECT
ce => chr_bank_2.OUTPUTSELECT
ce => chr_bank_2.OUTPUTSELECT
ce => chr_bank_1.OUTPUTSELECT
ce => chr_bank_1.OUTPUTSELECT
ce => chr_bank_1.OUTPUTSELECT
ce => chr_bank_1.OUTPUTSELECT
ce => chr_bank_1.OUTPUTSELECT
ce => chr_bank_1.OUTPUTSELECT
ce => chr_bank_1.OUTPUTSELECT
ce => chr_bank_1.OUTPUTSELECT
ce => chr_bank_0.OUTPUTSELECT
ce => chr_bank_0.OUTPUTSELECT
ce => chr_bank_0.OUTPUTSELECT
ce => chr_bank_0.OUTPUTSELECT
ce => chr_bank_0.OUTPUTSELECT
ce => chr_bank_0.OUTPUTSELECT
ce => chr_bank_0.OUTPUTSELECT
ce => chr_bank_0.OUTPUTSELECT
ce => chr_a12_invert.OUTPUTSELECT
ce => prg_rom_bank_mode.OUTPUTSELECT
ce => chr_K.OUTPUTSELECT
ce => bank_select.OUTPUTSELECT
ce => bank_select.OUTPUTSELECT
ce => bank_select.OUTPUTSELECT
ce => bank_select.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => want_irq.OUTPUTSELECT
ce => old_a12_edge.IN1
reset => bank_select.OUTPUTSELECT
reset => bank_select.OUTPUTSELECT
reset => bank_select.OUTPUTSELECT
reset => bank_select.OUTPUTSELECT
reset => prg_rom_bank_mode.OUTPUTSELECT
reset => chr_K.OUTPUTSELECT
reset => chr_a12_invert.OUTPUTSELECT
reset => mirroring.OUTPUTSELECT
reset => irq_enable.OUTPUTSELECT
reset => irq_reload.OUTPUTSELECT
reset => irq_latch.OUTPUTSELECT
reset => irq_latch.OUTPUTSELECT
reset => irq_latch.OUTPUTSELECT
reset => irq_latch.OUTPUTSELECT
reset => irq_latch.OUTPUTSELECT
reset => irq_latch.OUTPUTSELECT
reset => irq_latch.OUTPUTSELECT
reset => irq_latch.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => want_irq.OUTPUTSELECT
reset => chr_bank_0.OUTPUTSELECT
reset => chr_bank_0.OUTPUTSELECT
reset => chr_bank_0.OUTPUTSELECT
reset => chr_bank_0.OUTPUTSELECT
reset => chr_bank_0.OUTPUTSELECT
reset => chr_bank_0.OUTPUTSELECT
reset => chr_bank_0.OUTPUTSELECT
reset => chr_bank_0.OUTPUTSELECT
reset => chr_bank_1.OUTPUTSELECT
reset => chr_bank_1.OUTPUTSELECT
reset => chr_bank_1.OUTPUTSELECT
reset => chr_bank_1.OUTPUTSELECT
reset => chr_bank_1.OUTPUTSELECT
reset => chr_bank_1.OUTPUTSELECT
reset => chr_bank_1.OUTPUTSELECT
reset => chr_bank_1.OUTPUTSELECT
reset => chr_bank_2.OUTPUTSELECT
reset => chr_bank_2.OUTPUTSELECT
reset => chr_bank_2.OUTPUTSELECT
reset => chr_bank_2.OUTPUTSELECT
reset => chr_bank_2.OUTPUTSELECT
reset => chr_bank_2.OUTPUTSELECT
reset => chr_bank_2.OUTPUTSELECT
reset => chr_bank_2.OUTPUTSELECT
reset => chr_bank_3.OUTPUTSELECT
reset => chr_bank_3.OUTPUTSELECT
reset => chr_bank_3.OUTPUTSELECT
reset => chr_bank_3.OUTPUTSELECT
reset => chr_bank_3.OUTPUTSELECT
reset => chr_bank_3.OUTPUTSELECT
reset => chr_bank_3.OUTPUTSELECT
reset => chr_bank_3.OUTPUTSELECT
reset => chr_bank_4.OUTPUTSELECT
reset => chr_bank_4.OUTPUTSELECT
reset => chr_bank_4.OUTPUTSELECT
reset => chr_bank_4.OUTPUTSELECT
reset => chr_bank_4.OUTPUTSELECT
reset => chr_bank_4.OUTPUTSELECT
reset => chr_bank_4.OUTPUTSELECT
reset => chr_bank_4.OUTPUTSELECT
reset => chr_bank_5.OUTPUTSELECT
reset => chr_bank_5.OUTPUTSELECT
reset => chr_bank_5.OUTPUTSELECT
reset => chr_bank_5.OUTPUTSELECT
reset => chr_bank_5.OUTPUTSELECT
reset => chr_bank_5.OUTPUTSELECT
reset => chr_bank_5.OUTPUTSELECT
reset => chr_bank_5.OUTPUTSELECT
reset => chr_bank_8.OUTPUTSELECT
reset => chr_bank_8.OUTPUTSELECT
reset => chr_bank_8.OUTPUTSELECT
reset => chr_bank_8.OUTPUTSELECT
reset => chr_bank_8.OUTPUTSELECT
reset => chr_bank_8.OUTPUTSELECT
reset => chr_bank_8.OUTPUTSELECT
reset => chr_bank_8.OUTPUTSELECT
reset => chr_bank_9.OUTPUTSELECT
reset => chr_bank_9.OUTPUTSELECT
reset => chr_bank_9.OUTPUTSELECT
reset => chr_bank_9.OUTPUTSELECT
reset => chr_bank_9.OUTPUTSELECT
reset => chr_bank_9.OUTPUTSELECT
reset => chr_bank_9.OUTPUTSELECT
reset => chr_bank_9.OUTPUTSELECT
reset => prg_bank_0.OUTPUTSELECT
reset => prg_bank_0.OUTPUTSELECT
reset => prg_bank_0.OUTPUTSELECT
reset => prg_bank_0.OUTPUTSELECT
reset => prg_bank_0.OUTPUTSELECT
reset => prg_bank_0.OUTPUTSELECT
reset => prg_bank_1.OUTPUTSELECT
reset => prg_bank_1.OUTPUTSELECT
reset => prg_bank_1.OUTPUTSELECT
reset => prg_bank_1.OUTPUTSELECT
reset => prg_bank_1.OUTPUTSELECT
reset => prg_bank_1.OUTPUTSELECT
reset => prg_bank_2.OUTPUTSELECT
reset => prg_bank_2.OUTPUTSELECT
reset => prg_bank_2.OUTPUTSELECT
reset => prg_bank_2.OUTPUTSELECT
reset => prg_bank_2.OUTPUTSELECT
reset => prg_bank_2.OUTPUTSELECT
reset => irq_cycle_mode.OUTPUTSELECT
reset => cycle_counter.OUTPUTSELECT
reset => cycle_counter.OUTPUTSELECT
reset => irq.OUTPUTSELECT
flags[0] => Equal0.IN30
flags[1] => Equal0.IN29
flags[2] => Equal0.IN28
flags[3] => Equal0.IN27
flags[4] => Equal0.IN26
flags[5] => Equal0.IN25
flags[6] => Equal0.IN55
flags[7] => Equal0.IN24
flags[8] => ~NO_FANOUT~
flags[9] => ~NO_FANOUT~
flags[10] => ~NO_FANOUT~
flags[11] => ~NO_FANOUT~
flags[12] => ~NO_FANOUT~
flags[13] => ~NO_FANOUT~
flags[14] => ~NO_FANOUT~
flags[15] => chr_allow.DATAIN
flags[16] => ~NO_FANOUT~
flags[17] => ~NO_FANOUT~
flags[18] => ~NO_FANOUT~
flags[19] => ~NO_FANOUT~
flags[20] => ~NO_FANOUT~
flags[21] => ~NO_FANOUT~
flags[22] => ~NO_FANOUT~
flags[23] => ~NO_FANOUT~
flags[24] => ~NO_FANOUT~
flags[25] => ~NO_FANOUT~
flags[26] => ~NO_FANOUT~
flags[27] => ~NO_FANOUT~
flags[28] => ~NO_FANOUT~
flags[29] => ~NO_FANOUT~
flags[30] => ~NO_FANOUT~
flags[31] => ~NO_FANOUT~
prg_ain[0] => Mux0.IN4
prg_ain[0] => Decoder1.IN2
prg_ain[0] => prg_aout[0].DATAIN
prg_ain[1] => prg_aout[1].DATAIN
prg_ain[2] => prg_aout[2].DATAIN
prg_ain[3] => prg_aout[3].DATAIN
prg_ain[4] => prg_aout[4].DATAIN
prg_ain[5] => prg_aout[5].DATAIN
prg_ain[6] => prg_aout[6].DATAIN
prg_ain[7] => prg_aout[7].DATAIN
prg_ain[8] => prg_aout[8].DATAIN
prg_ain[9] => prg_aout[9].DATAIN
prg_ain[10] => prg_aout[10].DATAIN
prg_ain[11] => prg_aout[11].DATAIN
prg_ain[12] => prg_aout[12].DATAIN
prg_ain[13] => Mux0.IN3
prg_ain[13] => Decoder1.IN1
prg_ain[13] => Mux1.IN3
prg_ain[13] => Mux2.IN3
prg_ain[13] => Mux3.IN3
prg_ain[13] => Mux4.IN3
prg_ain[13] => Mux5.IN3
prg_ain[13] => Mux6.IN3
prg_ain[14] => Mux0.IN2
prg_ain[14] => Decoder1.IN0
prg_ain[14] => Mux1.IN2
prg_ain[14] => Mux2.IN2
prg_ain[14] => Mux3.IN2
prg_ain[14] => Mux4.IN2
prg_ain[14] => Mux5.IN2
prg_ain[14] => Mux6.IN2
prg_ain[15] => always1.IN0
prg_ain[15] => prg_allow.IN0
prg_aout[0] <= prg_ain[0].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[1] <= prg_ain[1].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[2] <= prg_ain[2].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[3] <= prg_ain[3].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[4] <= prg_ain[4].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[5] <= prg_ain[5].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[6] <= prg_ain[6].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[7] <= prg_ain[7].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[8] <= prg_ain[8].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[9] <= prg_ain[9].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[10] <= prg_ain[10].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[11] <= prg_ain[11].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[12] <= prg_ain[12].DB_MAX_OUTPUT_PORT_TYPE
prg_aout[13] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[14] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[15] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[16] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[17] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[18] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[19] <= <GND>
prg_aout[20] <= <GND>
prg_aout[21] <= <GND>
prg_read => ~NO_FANOUT~
prg_write => always1.IN1
prg_write => prg_allow.IN1
prg_din[0] => prg_bank_2.DATAB
prg_din[0] => chr_bank_9.DATAB
prg_din[0] => chr_bank_8.DATAB
prg_din[0] => prg_bank_1.DATAB
prg_din[0] => prg_bank_0.DATAB
prg_din[0] => chr_bank_5.DATAB
prg_din[0] => chr_bank_4.DATAB
prg_din[0] => chr_bank_3.DATAB
prg_din[0] => chr_bank_2.DATAB
prg_din[0] => chr_bank_1.DATAB
prg_din[0] => chr_bank_0.DATAB
prg_din[0] => irq_cycle_mode.DATAB
prg_din[0] => irq_latch.DATAB
prg_din[0] => mirroring.DATAB
prg_din[0] => bank_select.DATAB
prg_din[1] => prg_bank_2.DATAB
prg_din[1] => chr_bank_9.DATAB
prg_din[1] => chr_bank_8.DATAB
prg_din[1] => prg_bank_1.DATAB
prg_din[1] => prg_bank_0.DATAB
prg_din[1] => chr_bank_5.DATAB
prg_din[1] => chr_bank_4.DATAB
prg_din[1] => chr_bank_3.DATAB
prg_din[1] => chr_bank_2.DATAB
prg_din[1] => chr_bank_1.DATAB
prg_din[1] => chr_bank_0.DATAB
prg_din[1] => irq_latch.DATAB
prg_din[1] => bank_select.DATAB
prg_din[2] => prg_bank_2.DATAB
prg_din[2] => chr_bank_9.DATAB
prg_din[2] => chr_bank_8.DATAB
prg_din[2] => prg_bank_1.DATAB
prg_din[2] => prg_bank_0.DATAB
prg_din[2] => chr_bank_5.DATAB
prg_din[2] => chr_bank_4.DATAB
prg_din[2] => chr_bank_3.DATAB
prg_din[2] => chr_bank_2.DATAB
prg_din[2] => chr_bank_1.DATAB
prg_din[2] => chr_bank_0.DATAB
prg_din[2] => irq_latch.DATAB
prg_din[2] => bank_select.DATAB
prg_din[3] => prg_bank_2.DATAB
prg_din[3] => chr_bank_9.DATAB
prg_din[3] => chr_bank_8.DATAB
prg_din[3] => prg_bank_1.DATAB
prg_din[3] => prg_bank_0.DATAB
prg_din[3] => chr_bank_5.DATAB
prg_din[3] => chr_bank_4.DATAB
prg_din[3] => chr_bank_3.DATAB
prg_din[3] => chr_bank_2.DATAB
prg_din[3] => chr_bank_1.DATAB
prg_din[3] => chr_bank_0.DATAB
prg_din[3] => irq_latch.DATAB
prg_din[3] => bank_select.DATAB
prg_din[4] => prg_bank_2.DATAB
prg_din[4] => chr_bank_9.DATAB
prg_din[4] => chr_bank_8.DATAB
prg_din[4] => prg_bank_1.DATAB
prg_din[4] => prg_bank_0.DATAB
prg_din[4] => chr_bank_5.DATAB
prg_din[4] => chr_bank_4.DATAB
prg_din[4] => chr_bank_3.DATAB
prg_din[4] => chr_bank_2.DATAB
prg_din[4] => chr_bank_1.DATAB
prg_din[4] => chr_bank_0.DATAB
prg_din[4] => irq_latch.DATAB
prg_din[5] => prg_bank_2.DATAB
prg_din[5] => chr_bank_9.DATAB
prg_din[5] => chr_bank_8.DATAB
prg_din[5] => prg_bank_1.DATAB
prg_din[5] => prg_bank_0.DATAB
prg_din[5] => chr_bank_5.DATAB
prg_din[5] => chr_bank_4.DATAB
prg_din[5] => chr_bank_3.DATAB
prg_din[5] => chr_bank_2.DATAB
prg_din[5] => chr_bank_1.DATAB
prg_din[5] => chr_bank_0.DATAB
prg_din[5] => irq_latch.DATAB
prg_din[5] => chr_K.DATAB
prg_din[6] => chr_bank_9.DATAB
prg_din[6] => chr_bank_8.DATAB
prg_din[6] => chr_bank_5.DATAB
prg_din[6] => chr_bank_4.DATAB
prg_din[6] => chr_bank_3.DATAB
prg_din[6] => chr_bank_2.DATAB
prg_din[6] => chr_bank_1.DATAB
prg_din[6] => chr_bank_0.DATAB
prg_din[6] => irq_latch.DATAB
prg_din[6] => prg_rom_bank_mode.DATAB
prg_din[7] => chr_bank_9.DATAB
prg_din[7] => chr_bank_8.DATAB
prg_din[7] => chr_bank_5.DATAB
prg_din[7] => chr_bank_4.DATAB
prg_din[7] => chr_bank_3.DATAB
prg_din[7] => chr_bank_2.DATAB
prg_din[7] => chr_bank_1.DATAB
prg_din[7] => chr_bank_0.DATAB
prg_din[7] => irq_latch.DATAB
prg_din[7] => chr_a12_invert.DATAB
prg_allow <= prg_allow.DB_MAX_OUTPUT_PORT_TYPE
chr_ain[0] => chr_aout[0].DATAIN
chr_ain[1] => chr_aout[1].DATAIN
chr_ain[2] => chr_aout[2].DATAIN
chr_ain[3] => chr_aout[3].DATAIN
chr_ain[4] => chr_aout[4].DATAIN
chr_ain[5] => chr_aout[5].DATAIN
chr_ain[6] => chr_aout[6].DATAIN
chr_ain[7] => chr_aout[7].DATAIN
chr_ain[8] => chr_aout[8].DATAIN
chr_ain[9] => chr_aout[9].DATAIN
chr_ain[10] => Mux7.IN2
chr_ain[10] => Mux8.IN2
chr_ain[10] => Mux9.IN2
chr_ain[10] => Mux10.IN2
chr_ain[10] => Mux11.IN2
chr_ain[10] => Mux12.IN2
chr_ain[10] => Mux13.IN2
chr_ain[10] => Mux14.IN2
chr_ain[10] => Mux14.IN3
chr_ain[10] => Mux14.IN4
chr_ain[10] => Mux14.IN5
chr_ain[10] => Mux14.IN6
chr_ain[10] => vram_a10.DATAA
chr_ain[11] => Mux7.IN1
chr_ain[11] => Mux8.IN1
chr_ain[11] => Mux9.IN1
chr_ain[11] => Mux10.IN1
chr_ain[11] => Mux11.IN1
chr_ain[11] => Mux12.IN1
chr_ain[11] => Mux13.IN1
chr_ain[11] => Mux14.IN1
chr_ain[11] => vram_a10.DATAB
chr_ain[12] => comb.IN1
chr_ain[12] => a12_ctr.OUTPUTSELECT
chr_ain[12] => a12_ctr.OUTPUTSELECT
chr_ain[12] => always3.IN1
chr_ain[13] => vram_ce.DATAIN
chr_aout[0] <= chr_ain[0].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[1] <= chr_ain[1].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[2] <= chr_ain[2].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[3] <= chr_ain[3].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[4] <= chr_ain[4].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[5] <= chr_ain[5].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[6] <= chr_ain[6].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[7] <= chr_ain[7].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[8] <= chr_ain[8].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[9] <= chr_ain[9].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[10] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[11] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[12] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[13] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[14] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[15] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[16] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[17] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
chr_aout[18] <= <GND>
chr_aout[19] <= <GND>
chr_aout[20] <= <GND>
chr_aout[21] <= <VCC>
chr_allow <= flags[15].DB_MAX_OUTPUT_PORT_TYPE
vram_a10 <= vram_a10.DB_MAX_OUTPUT_PORT_TYPE
vram_ce <= chr_ain[13].DB_MAX_OUTPUT_PORT_TYPE
irq <= irq~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|MultiMapper:multi_mapper|NesEvent:nesev
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => counter[3].CLK
clk => counter[4].CLK
clk => counter[5].CLK
clk => counter[6].CLK
clk => counter[7].CLK
clk => counter[8].CLK
clk => counter[9].CLK
clk => counter[10].CLK
clk => counter[11].CLK
clk => counter[12].CLK
clk => counter[13].CLK
clk => counter[14].CLK
clk => counter[15].CLK
clk => counter[16].CLK
clk => counter[17].CLK
clk => counter[18].CLK
clk => counter[19].CLK
clk => counter[20].CLK
clk => counter[21].CLK
clk => counter[22].CLK
clk => counter[23].CLK
clk => counter[24].CLK
clk => counter[25].CLK
clk => counter[26].CLK
clk => counter[27].CLK
clk => counter[28].CLK
clk => counter[29].CLK
clk => unlocked.CLK
clk => old_val.CLK
ce => unlocked.OUTPUTSELECT
ce => old_val.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
ce => counter.OUTPUTSELECT
reset => old_val.OUTPUTSELECT
reset => unlocked.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
prg_ain[0] => prg_aout.DATAB
prg_ain[0] => prg_aout.DATAB
prg_ain[1] => prg_aout.DATAB
prg_ain[1] => prg_aout.DATAB
prg_ain[2] => prg_aout.DATAB
prg_ain[2] => prg_aout.DATAB
prg_ain[3] => prg_aout.DATAB
prg_ain[3] => prg_aout.DATAB
prg_ain[4] => prg_aout.DATAB
prg_ain[4] => prg_aout.DATAB
prg_ain[5] => prg_aout.DATAB
prg_ain[5] => prg_aout.DATAB
prg_ain[6] => prg_aout.DATAB
prg_ain[6] => prg_aout.DATAB
prg_ain[7] => prg_aout.DATAB
prg_ain[7] => prg_aout.DATAB
prg_ain[8] => prg_aout.DATAB
prg_ain[8] => prg_aout.DATAB
prg_ain[9] => prg_aout.DATAB
prg_ain[9] => prg_aout.DATAB
prg_ain[10] => prg_aout.DATAB
prg_ain[10] => prg_aout.DATAB
prg_ain[11] => prg_aout.DATAB
prg_ain[11] => prg_aout.DATAB
prg_ain[12] => prg_aout.DATAB
prg_ain[12] => prg_aout.DATAB
prg_ain[13] => prg_aout.DATAB
prg_ain[13] => prg_aout.DATAB
prg_ain[14] => prg_aout.DATAB
prg_ain[14] => prg_aout.DATAB
prg_ain[15] => prg_aout.OUTPUTSELECT
prg_ain[15] => prg_aout.OUTPUTSELECT
prg_ain[15] => prg_aout.OUTPUTSELECT
prg_ain[15] => prg_aout.OUTPUTSELECT
prg_ain[15] => prg_aout.OUTPUTSELECT
prg_ain[15] => prg_aout.OUTPUTSELECT
prg_ain[15] => prg_aout.OUTPUTSELECT
prg_ain[15] => prg_aout.OUTPUTSELECT
prg_ain[15] => prg_aout.OUTPUTSELECT
prg_ain[15] => prg_aout.OUTPUTSELECT
prg_ain[15] => prg_aout.OUTPUTSELECT
prg_ain[15] => prg_aout.OUTPUTSELECT
prg_ain[15] => prg_aout.OUTPUTSELECT
prg_ain[15] => prg_aout.OUTPUTSELECT
prg_ain[15] => prg_aout.OUTPUTSELECT
prg_ain[15] => prg_aout.OUTPUTSELECT
prg_ain[15] => prg_aout.OUTPUTSELECT
prg_ain[15] => prg_aout.OUTPUTSELECT
prg_ain[15] => prg_aout.OUTPUTSELECT
prg_ain[15] => prg_aout.OUTPUTSELECT
prg_ain[15] => prg_aout.OUTPUTSELECT
prg_ain[15] => prg_aout.OUTPUTSELECT
prg_aout[0] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[1] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[2] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[3] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[4] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[5] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[6] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[7] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[8] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[9] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[10] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[11] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[12] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[13] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[14] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[15] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[16] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[17] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[18] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[19] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[20] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
prg_aout[21] <= prg_aout.DB_MAX_OUTPUT_PORT_TYPE
chr_ain[0] => chr_aout[0].DATAIN
chr_ain[1] => chr_aout[1].DATAIN
chr_ain[2] => chr_aout[2].DATAIN
chr_ain[3] => chr_aout[3].DATAIN
chr_ain[4] => chr_aout[4].DATAIN
chr_ain[5] => chr_aout[5].DATAIN
chr_ain[6] => chr_aout[6].DATAIN
chr_ain[7] => chr_aout[7].DATAIN
chr_ain[8] => chr_aout[8].DATAIN
chr_ain[9] => chr_aout[9].DATAIN
chr_ain[10] => chr_aout[10].DATAIN
chr_ain[11] => chr_aout[11].DATAIN
chr_ain[12] => chr_aout[12].DATAIN
chr_ain[13] => ~NO_FANOUT~
chr_aout[0] <= chr_ain[0].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[1] <= chr_ain[1].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[2] <= chr_ain[2].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[3] <= chr_ain[3].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[4] <= chr_ain[4].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[5] <= chr_ain[5].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[6] <= chr_ain[6].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[7] <= chr_ain[7].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[8] <= chr_ain[8].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[9] <= chr_ain[9].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[10] <= chr_ain[10].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[11] <= chr_ain[11].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[12] <= chr_ain[12].DB_MAX_OUTPUT_PORT_TYPE
chr_aout[13] <= <GND>
chr_aout[14] <= <GND>
chr_aout[15] <= <GND>
chr_aout[16] <= <GND>
chr_aout[17] <= <GND>
chr_aout[18] <= <GND>
chr_aout[19] <= <GND>
chr_aout[20] <= <GND>
chr_aout[21] <= <VCC>
mmc1_chr[0] => prg_aout.DATAB
mmc1_chr[1] => prg_aout.DATAB
mmc1_chr[2] => prg_aout.OUTPUTSELECT
mmc1_chr[2] => prg_aout.OUTPUTSELECT
mmc1_chr[2] => prg_aout.OUTPUTSELECT
mmc1_chr[2] => prg_aout.OUTPUTSELECT
mmc1_chr[2] => prg_aout.OUTPUTSELECT
mmc1_chr[2] => prg_aout.OUTPUTSELECT
mmc1_chr[2] => prg_aout.OUTPUTSELECT
mmc1_chr[2] => prg_aout.OUTPUTSELECT
mmc1_chr[2] => prg_aout.OUTPUTSELECT
mmc1_chr[2] => prg_aout.OUTPUTSELECT
mmc1_chr[2] => prg_aout.OUTPUTSELECT
mmc1_chr[2] => prg_aout.OUTPUTSELECT
mmc1_chr[2] => prg_aout.OUTPUTSELECT
mmc1_chr[2] => prg_aout.OUTPUTSELECT
mmc1_chr[2] => prg_aout.OUTPUTSELECT
mmc1_chr[2] => prg_aout.OUTPUTSELECT
mmc1_chr[2] => prg_aout.OUTPUTSELECT
mmc1_chr[2] => prg_aout.OUTPUTSELECT
mmc1_chr[2] => prg_aout.OUTPUTSELECT
mmc1_chr[2] => prg_aout.OUTPUTSELECT
mmc1_chr[2] => prg_aout.OUTPUTSELECT
mmc1_chr[2] => prg_aout.OUTPUTSELECT
mmc1_chr[3] => always0.IN1
mmc1_chr[3] => counter.OUTPUTSELECT
mmc1_chr[3] => counter.OUTPUTSELECT
mmc1_chr[3] => counter.OUTPUTSELECT
mmc1_chr[3] => counter.OUTPUTSELECT
mmc1_chr[3] => counter.OUTPUTSELECT
mmc1_chr[3] => counter.OUTPUTSELECT
mmc1_chr[3] => counter.OUTPUTSELECT
mmc1_chr[3] => counter.OUTPUTSELECT
mmc1_chr[3] => counter.OUTPUTSELECT
mmc1_chr[3] => counter.OUTPUTSELECT
mmc1_chr[3] => counter.OUTPUTSELECT
mmc1_chr[3] => counter.OUTPUTSELECT
mmc1_chr[3] => counter.OUTPUTSELECT
mmc1_chr[3] => counter.OUTPUTSELECT
mmc1_chr[3] => counter.OUTPUTSELECT
mmc1_chr[3] => counter.OUTPUTSELECT
mmc1_chr[3] => counter.OUTPUTSELECT
mmc1_chr[3] => counter.OUTPUTSELECT
mmc1_chr[3] => counter.OUTPUTSELECT
mmc1_chr[3] => counter.OUTPUTSELECT
mmc1_chr[3] => counter.OUTPUTSELECT
mmc1_chr[3] => counter.OUTPUTSELECT
mmc1_chr[3] => counter.OUTPUTSELECT
mmc1_chr[3] => counter.OUTPUTSELECT
mmc1_chr[3] => counter.OUTPUTSELECT
mmc1_chr[3] => counter.OUTPUTSELECT
mmc1_chr[3] => counter.OUTPUTSELECT
mmc1_chr[3] => counter.OUTPUTSELECT
mmc1_chr[3] => counter.OUTPUTSELECT
mmc1_chr[3] => counter.OUTPUTSELECT
mmc1_chr[3] => old_val.DATAB
mmc1_aout[0] => prg_aout.DATAA
mmc1_aout[0] => prg_aout.DATAB
mmc1_aout[1] => prg_aout.DATAA
mmc1_aout[1] => prg_aout.DATAB
mmc1_aout[2] => prg_aout.DATAA
mmc1_aout[2] => prg_aout.DATAB
mmc1_aout[3] => prg_aout.DATAA
mmc1_aout[3] => prg_aout.DATAB
mmc1_aout[4] => prg_aout.DATAA
mmc1_aout[4] => prg_aout.DATAB
mmc1_aout[5] => prg_aout.DATAA
mmc1_aout[5] => prg_aout.DATAB
mmc1_aout[6] => prg_aout.DATAA
mmc1_aout[6] => prg_aout.DATAB
mmc1_aout[7] => prg_aout.DATAA
mmc1_aout[7] => prg_aout.DATAB
mmc1_aout[8] => prg_aout.DATAA
mmc1_aout[8] => prg_aout.DATAB
mmc1_aout[9] => prg_aout.DATAA
mmc1_aout[9] => prg_aout.DATAB
mmc1_aout[10] => prg_aout.DATAA
mmc1_aout[10] => prg_aout.DATAB
mmc1_aout[11] => prg_aout.DATAA
mmc1_aout[11] => prg_aout.DATAB
mmc1_aout[12] => prg_aout.DATAA
mmc1_aout[12] => prg_aout.DATAB
mmc1_aout[13] => prg_aout.DATAA
mmc1_aout[13] => prg_aout.DATAB
mmc1_aout[14] => prg_aout.DATAA
mmc1_aout[14] => prg_aout.DATAB
mmc1_aout[15] => prg_aout.DATAA
mmc1_aout[15] => prg_aout.DATAB
mmc1_aout[16] => prg_aout.DATAA
mmc1_aout[16] => prg_aout.DATAB
mmc1_aout[17] => prg_aout.DATAA
mmc1_aout[17] => prg_aout.DATAB
mmc1_aout[18] => prg_aout.DATAA
mmc1_aout[18] => prg_aout.DATAB
mmc1_aout[19] => prg_aout.DATAA
mmc1_aout[19] => prg_aout.DATAB
mmc1_aout[20] => prg_aout.DATAA
mmc1_aout[20] => prg_aout.DATAB
mmc1_aout[21] => prg_aout.DATAA
mmc1_aout[21] => prg_aout.DATAB
irq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|NES:nes|MemoryMultiplex:mem
clk => saved_prg_write.CLK
clk => saved_prg_read.CLK
ce => saved_prg_write.ENA
ce => saved_prg_read.ENA
prg_addr[0] => memory_addr.DATAA
prg_addr[1] => memory_addr.DATAA
prg_addr[2] => memory_addr.DATAA
prg_addr[3] => memory_addr.DATAA
prg_addr[4] => memory_addr.DATAA
prg_addr[5] => memory_addr.DATAA
prg_addr[6] => memory_addr.DATAA
prg_addr[7] => memory_addr.DATAA
prg_addr[8] => memory_addr.DATAA
prg_addr[9] => memory_addr.DATAA
prg_addr[10] => memory_addr.DATAA
prg_addr[11] => memory_addr.DATAA
prg_addr[12] => memory_addr.DATAA
prg_addr[13] => memory_addr.DATAA
prg_addr[14] => memory_addr.DATAA
prg_addr[15] => memory_addr.DATAA
prg_addr[16] => memory_addr.DATAA
prg_addr[17] => memory_addr.DATAA
prg_addr[18] => memory_addr.DATAA
prg_addr[19] => memory_addr.DATAA
prg_addr[20] => memory_addr.DATAA
prg_addr[21] => memory_addr.DATAA
prg_read => memory_read_cpu.IN1
prg_write => saved_prg_write.IN1
prg_write => saved_prg_write.DATAA
prg_din[0] => memory_dout.DATAA
prg_din[1] => memory_dout.DATAA
prg_din[2] => memory_dout.DATAA
prg_din[3] => memory_dout.DATAA
prg_din[4] => memory_dout.DATAA
prg_din[5] => memory_dout.DATAA
prg_din[6] => memory_dout.DATAA
prg_din[7] => memory_dout.DATAA
chr_addr[0] => memory_addr.DATAB
chr_addr[1] => memory_addr.DATAB
chr_addr[2] => memory_addr.DATAB
chr_addr[3] => memory_addr.DATAB
chr_addr[4] => memory_addr.DATAB
chr_addr[5] => memory_addr.DATAB
chr_addr[6] => memory_addr.DATAB
chr_addr[7] => memory_addr.DATAB
chr_addr[8] => memory_addr.DATAB
chr_addr[9] => memory_addr.DATAB
chr_addr[10] => memory_addr.DATAB
chr_addr[11] => memory_addr.DATAB
chr_addr[12] => memory_addr.DATAB
chr_addr[13] => memory_addr.DATAB
chr_addr[14] => memory_addr.DATAB
chr_addr[15] => memory_addr.DATAB
chr_addr[16] => memory_addr.DATAB
chr_addr[17] => memory_addr.DATAB
chr_addr[18] => memory_addr.DATAB
chr_addr[19] => memory_addr.DATAB
chr_addr[20] => memory_addr.DATAB
chr_addr[21] => memory_addr.DATAB
chr_read => memory_addr.IN0
chr_read => memory_read_ppu.DATAIN
chr_write => memory_addr.IN1
chr_write => memory_write.DATAB
chr_write => memory_dout.OUTPUTSELECT
chr_write => memory_dout.OUTPUTSELECT
chr_write => memory_dout.OUTPUTSELECT
chr_write => memory_dout.OUTPUTSELECT
chr_write => memory_dout.OUTPUTSELECT
chr_write => memory_dout.OUTPUTSELECT
chr_write => memory_dout.OUTPUTSELECT
chr_write => memory_dout.OUTPUTSELECT
chr_din[0] => memory_dout.DATAB
chr_din[1] => memory_dout.DATAB
chr_din[2] => memory_dout.DATAB
chr_din[3] => memory_dout.DATAB
chr_din[4] => memory_dout.DATAB
chr_din[5] => memory_dout.DATAB
chr_din[6] => memory_dout.DATAB
chr_din[7] => memory_dout.DATAB
memory_addr[0] <= memory_addr.DB_MAX_OUTPUT_PORT_TYPE
memory_addr[1] <= memory_addr.DB_MAX_OUTPUT_PORT_TYPE
memory_addr[2] <= memory_addr.DB_MAX_OUTPUT_PORT_TYPE
memory_addr[3] <= memory_addr.DB_MAX_OUTPUT_PORT_TYPE
memory_addr[4] <= memory_addr.DB_MAX_OUTPUT_PORT_TYPE
memory_addr[5] <= memory_addr.DB_MAX_OUTPUT_PORT_TYPE
memory_addr[6] <= memory_addr.DB_MAX_OUTPUT_PORT_TYPE
memory_addr[7] <= memory_addr.DB_MAX_OUTPUT_PORT_TYPE
memory_addr[8] <= memory_addr.DB_MAX_OUTPUT_PORT_TYPE
memory_addr[9] <= memory_addr.DB_MAX_OUTPUT_PORT_TYPE
memory_addr[10] <= memory_addr.DB_MAX_OUTPUT_PORT_TYPE
memory_addr[11] <= memory_addr.DB_MAX_OUTPUT_PORT_TYPE
memory_addr[12] <= memory_addr.DB_MAX_OUTPUT_PORT_TYPE
memory_addr[13] <= memory_addr.DB_MAX_OUTPUT_PORT_TYPE
memory_addr[14] <= memory_addr.DB_MAX_OUTPUT_PORT_TYPE
memory_addr[15] <= memory_addr.DB_MAX_OUTPUT_PORT_TYPE
memory_addr[16] <= memory_addr.DB_MAX_OUTPUT_PORT_TYPE
memory_addr[17] <= memory_addr.DB_MAX_OUTPUT_PORT_TYPE
memory_addr[18] <= memory_addr.DB_MAX_OUTPUT_PORT_TYPE
memory_addr[19] <= memory_addr.DB_MAX_OUTPUT_PORT_TYPE
memory_addr[20] <= memory_addr.DB_MAX_OUTPUT_PORT_TYPE
memory_addr[21] <= memory_addr.DB_MAX_OUTPUT_PORT_TYPE
memory_read_cpu <= memory_read_cpu.DB_MAX_OUTPUT_PORT_TYPE
memory_read_ppu <= chr_read.DB_MAX_OUTPUT_PORT_TYPE
memory_write <= memory_write.DB_MAX_OUTPUT_PORT_TYPE
memory_dout[0] <= memory_dout.DB_MAX_OUTPUT_PORT_TYPE
memory_dout[1] <= memory_dout.DB_MAX_OUTPUT_PORT_TYPE
memory_dout[2] <= memory_dout.DB_MAX_OUTPUT_PORT_TYPE
memory_dout[3] <= memory_dout.DB_MAX_OUTPUT_PORT_TYPE
memory_dout[4] <= memory_dout.DB_MAX_OUTPUT_PORT_TYPE
memory_dout[5] <= memory_dout.DB_MAX_OUTPUT_PORT_TYPE
memory_dout[6] <= memory_dout.DB_MAX_OUTPUT_PORT_TYPE
memory_dout[7] <= memory_dout.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|MemoryController:memory
clk => clk.IN3
read_a => always0.IN0
read_a => r_read_a.DATAB
read_b => always0.IN1
write => always0.IN1
write => sramWR.IN1
write => RamWR.DATAB
write => MemOE.DATAB
addr[0] => addr[0].IN3
addr[1] => addr[1].IN3
addr[2] => addr[2].IN3
addr[3] => addr[3].IN3
addr[4] => addr[4].IN3
addr[5] => addr[5].IN3
addr[6] => addr[6].IN3
addr[7] => addr[7].IN3
addr[8] => addr[8].IN3
addr[9] => addr[9].IN3
addr[10] => addr[10].IN3
addr[11] => addr[11].IN1
addr[12] => addr[12].IN1
addr[13] => MemAdrReg.DATAB
addr[13] => MemAdrReg.DATAB
addr[14] => MemAdrReg.DATAB
addr[14] => MemAdrReg.DATAB
addr[15] => MemAdrReg.DATAB
addr[15] => MemAdrReg.DATAB
addr[16] => MemAdrReg.DATAB
addr[16] => MemAdrReg.DATAB
addr[17] => MemAdrReg.DATAB
addr[17] => MemAdrReg.DATAB
addr[18] => Equal0.IN3
addr[18] => Equal1.IN3
addr[18] => Equal2.IN3
addr[18] => Equal3.IN3
addr[18] => Equal4.IN3
addr[19] => Equal0.IN2
addr[19] => Equal1.IN2
addr[19] => Equal2.IN2
addr[19] => Equal3.IN2
addr[19] => Equal4.IN2
addr[20] => Equal0.IN1
addr[20] => Equal1.IN1
addr[20] => Equal2.IN1
addr[20] => Equal3.IN1
addr[20] => Equal4.IN1
addr[21] => Equal0.IN0
addr[21] => Equal1.IN0
addr[21] => Equal2.IN0
addr[21] => Equal3.IN0
addr[21] => Equal4.IN0
din[0] => data_to_write.DATAB
din[1] => data_to_write.DATAB
din[2] => data_to_write.DATAB
din[3] => data_to_write.DATAB
din[4] => data_to_write.DATAB
din[5] => data_to_write.DATAB
din[6] => data_to_write.DATAB
din[7] => data_to_write.DATAB
dout_a[0] <= dout_a[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_a[1] <= dout_a[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_a[2] <= dout_a[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_a[3] <= dout_a[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_a[4] <= dout_a[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_a[5] <= dout_a[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_a[6] <= dout_a[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_a[7] <= dout_a[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_b[0] <= dout_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_b[1] <= dout_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_b[2] <= dout_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_b[3] <= dout_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_b[4] <= dout_b[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_b[5] <= dout_b[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_b[6] <= dout_b[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout_b[7] <= dout_b[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
MemWR <= sramWR.DB_MAX_OUTPUT_PORT_TYPE
MemAdr[0] <= MemAdrReg[0].DB_MAX_OUTPUT_PORT_TYPE
MemAdr[1] <= MemAdrReg[1].DB_MAX_OUTPUT_PORT_TYPE
MemAdr[2] <= MemAdrReg[2].DB_MAX_OUTPUT_PORT_TYPE
MemAdr[3] <= MemAdrReg[3].DB_MAX_OUTPUT_PORT_TYPE
MemAdr[4] <= MemAdrReg[4].DB_MAX_OUTPUT_PORT_TYPE
MemAdr[5] <= MemAdrReg[5].DB_MAX_OUTPUT_PORT_TYPE
MemAdr[6] <= MemAdrReg[6].DB_MAX_OUTPUT_PORT_TYPE
MemAdr[7] <= MemAdrReg[7].DB_MAX_OUTPUT_PORT_TYPE
MemAdr[8] <= MemAdrReg[8].DB_MAX_OUTPUT_PORT_TYPE
MemAdr[9] <= MemAdrReg[9].DB_MAX_OUTPUT_PORT_TYPE
MemAdr[10] <= MemAdrReg[10].DB_MAX_OUTPUT_PORT_TYPE
MemAdr[11] <= MemAdrReg[11].DB_MAX_OUTPUT_PORT_TYPE
MemAdr[12] <= MemAdrReg[12].DB_MAX_OUTPUT_PORT_TYPE
MemAdr[13] <= MemAdrReg[13].DB_MAX_OUTPUT_PORT_TYPE
MemAdr[14] <= MemAdrReg[14].DB_MAX_OUTPUT_PORT_TYPE
MemAdr[15] <= MemAdrReg[15].DB_MAX_OUTPUT_PORT_TYPE
MemAdr[16] <= MemAdrReg[16].DB_MAX_OUTPUT_PORT_TYPE
MemAdr[17] <= MemAdrReg[17].DB_MAX_OUTPUT_PORT_TYPE
MemAdr[18] <= MemAdrReg[18].DB_MAX_OUTPUT_PORT_TYPE
MemDBIn[0] => comb.DATAB
MemDBIn[0] => memory_dout[0].DATAB
MemDBIn[0] => debugdata1[0].DATAIN
MemDBIn[1] => comb.DATAB
MemDBIn[1] => memory_dout[1].DATAB
MemDBIn[1] => debugdata1[1].DATAIN
MemDBIn[2] => comb.DATAB
MemDBIn[2] => memory_dout[2].DATAB
MemDBIn[2] => debugdata1[2].DATAIN
MemDBIn[3] => comb.DATAB
MemDBIn[3] => memory_dout[3].DATAB
MemDBIn[3] => debugdata1[3].DATAIN
MemDBIn[4] => comb.DATAB
MemDBIn[4] => memory_dout[4].DATAB
MemDBIn[4] => debugdata1[4].DATAIN
MemDBIn[5] => comb.DATAB
MemDBIn[5] => memory_dout[5].DATAB
MemDBIn[5] => debugdata1[5].DATAIN
MemDBIn[6] => comb.DATAB
MemDBIn[6] => memory_dout[6].DATAB
MemDBIn[6] => debugdata1[6].DATAIN
MemDBIn[7] => comb.DATAB
MemDBIn[7] => memory_dout[7].DATAB
MemDBIn[7] => debugdata1[7].DATAIN
MemDBOut[0] <= MemDBOut[0].DB_MAX_OUTPUT_PORT_TYPE
MemDBOut[1] <= MemDBOut[1].DB_MAX_OUTPUT_PORT_TYPE
MemDBOut[2] <= MemDBOut[2].DB_MAX_OUTPUT_PORT_TYPE
MemDBOut[3] <= MemDBOut[3].DB_MAX_OUTPUT_PORT_TYPE
MemDBOut[4] <= MemDBOut[4].DB_MAX_OUTPUT_PORT_TYPE
MemDBOut[5] <= MemDBOut[5].DB_MAX_OUTPUT_PORT_TYPE
MemDBOut[6] <= MemDBOut[6].DB_MAX_OUTPUT_PORT_TYPE
MemDBOut[7] <= MemDBOut[7].DB_MAX_OUTPUT_PORT_TYPE
debugaddr[0] => ~NO_FANOUT~
debugaddr[1] => ~NO_FANOUT~
debugaddr[2] => ~NO_FANOUT~
debugaddr[3] => ~NO_FANOUT~
debugaddr[4] => ~NO_FANOUT~
debugaddr[5] => ~NO_FANOUT~
debugaddr[6] => ~NO_FANOUT~
debugaddr[7] => ~NO_FANOUT~
debugaddr[8] => ~NO_FANOUT~
debugaddr[9] => ~NO_FANOUT~
debugaddr[10] => ~NO_FANOUT~
debugaddr[11] => ~NO_FANOUT~
debugaddr[12] => ~NO_FANOUT~
debugaddr[13] => ~NO_FANOUT~
debugdata1[0] <= MemDBIn[0].DB_MAX_OUTPUT_PORT_TYPE
debugdata1[1] <= MemDBIn[1].DB_MAX_OUTPUT_PORT_TYPE
debugdata1[2] <= MemDBIn[2].DB_MAX_OUTPUT_PORT_TYPE
debugdata1[3] <= MemDBIn[3].DB_MAX_OUTPUT_PORT_TYPE
debugdata1[4] <= MemDBIn[4].DB_MAX_OUTPUT_PORT_TYPE
debugdata1[5] <= MemDBIn[5].DB_MAX_OUTPUT_PORT_TYPE
debugdata1[6] <= MemDBIn[6].DB_MAX_OUTPUT_PORT_TYPE
debugdata1[7] <= MemDBIn[7].DB_MAX_OUTPUT_PORT_TYPE
debugdata2[0] <= spram:ram.port4
debugdata2[1] <= spram:ram.port4
debugdata2[2] <= spram:ram.port4
debugdata2[3] <= spram:ram.port4
debugdata2[4] <= spram:ram.port4
debugdata2[5] <= spram:ram.port4
debugdata2[6] <= spram:ram.port4
debugdata2[7] <= spram:ram.port4
debugdata3[0] <= spram:prg_ram.port4
debugdata3[1] <= spram:prg_ram.port4
debugdata3[2] <= spram:prg_ram.port4
debugdata3[3] <= spram:prg_ram.port4
debugdata3[4] <= spram:prg_ram.port4
debugdata3[5] <= spram:prg_ram.port4
debugdata3[6] <= spram:prg_ram.port4
debugdata3[7] <= spram:prg_ram.port4
debugleds[0] <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
debugleds[1] <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
debugleds[2] <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
debugleds[3] <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
debugleds[4] <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|MemoryController:memory|spram:vram
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|NES_TOP|MemoryController:memory|spram:vram|altsyncram:altsyncram_component
wren_a => altsyncram_hke1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_hke1:auto_generated.data_a[0]
data_a[1] => altsyncram_hke1:auto_generated.data_a[1]
data_a[2] => altsyncram_hke1:auto_generated.data_a[2]
data_a[3] => altsyncram_hke1:auto_generated.data_a[3]
data_a[4] => altsyncram_hke1:auto_generated.data_a[4]
data_a[5] => altsyncram_hke1:auto_generated.data_a[5]
data_a[6] => altsyncram_hke1:auto_generated.data_a[6]
data_a[7] => altsyncram_hke1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_hke1:auto_generated.address_a[0]
address_a[1] => altsyncram_hke1:auto_generated.address_a[1]
address_a[2] => altsyncram_hke1:auto_generated.address_a[2]
address_a[3] => altsyncram_hke1:auto_generated.address_a[3]
address_a[4] => altsyncram_hke1:auto_generated.address_a[4]
address_a[5] => altsyncram_hke1:auto_generated.address_a[5]
address_a[6] => altsyncram_hke1:auto_generated.address_a[6]
address_a[7] => altsyncram_hke1:auto_generated.address_a[7]
address_a[8] => altsyncram_hke1:auto_generated.address_a[8]
address_a[9] => altsyncram_hke1:auto_generated.address_a[9]
address_a[10] => altsyncram_hke1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hke1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hke1:auto_generated.q_a[0]
q_a[1] <= altsyncram_hke1:auto_generated.q_a[1]
q_a[2] <= altsyncram_hke1:auto_generated.q_a[2]
q_a[3] <= altsyncram_hke1:auto_generated.q_a[3]
q_a[4] <= altsyncram_hke1:auto_generated.q_a[4]
q_a[5] <= altsyncram_hke1:auto_generated.q_a[5]
q_a[6] <= altsyncram_hke1:auto_generated.q_a[6]
q_a[7] <= altsyncram_hke1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NES_TOP|MemoryController:memory|spram:vram|altsyncram:altsyncram_component|altsyncram_hke1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|NES_TOP|MemoryController:memory|spram:ram
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|NES_TOP|MemoryController:memory|spram:ram|altsyncram:altsyncram_component
wren_a => altsyncram_hke1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_hke1:auto_generated.data_a[0]
data_a[1] => altsyncram_hke1:auto_generated.data_a[1]
data_a[2] => altsyncram_hke1:auto_generated.data_a[2]
data_a[3] => altsyncram_hke1:auto_generated.data_a[3]
data_a[4] => altsyncram_hke1:auto_generated.data_a[4]
data_a[5] => altsyncram_hke1:auto_generated.data_a[5]
data_a[6] => altsyncram_hke1:auto_generated.data_a[6]
data_a[7] => altsyncram_hke1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_hke1:auto_generated.address_a[0]
address_a[1] => altsyncram_hke1:auto_generated.address_a[1]
address_a[2] => altsyncram_hke1:auto_generated.address_a[2]
address_a[3] => altsyncram_hke1:auto_generated.address_a[3]
address_a[4] => altsyncram_hke1:auto_generated.address_a[4]
address_a[5] => altsyncram_hke1:auto_generated.address_a[5]
address_a[6] => altsyncram_hke1:auto_generated.address_a[6]
address_a[7] => altsyncram_hke1:auto_generated.address_a[7]
address_a[8] => altsyncram_hke1:auto_generated.address_a[8]
address_a[9] => altsyncram_hke1:auto_generated.address_a[9]
address_a[10] => altsyncram_hke1:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hke1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hke1:auto_generated.q_a[0]
q_a[1] <= altsyncram_hke1:auto_generated.q_a[1]
q_a[2] <= altsyncram_hke1:auto_generated.q_a[2]
q_a[3] <= altsyncram_hke1:auto_generated.q_a[3]
q_a[4] <= altsyncram_hke1:auto_generated.q_a[4]
q_a[5] <= altsyncram_hke1:auto_generated.q_a[5]
q_a[6] <= altsyncram_hke1:auto_generated.q_a[6]
q_a[7] <= altsyncram_hke1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NES_TOP|MemoryController:memory|spram:ram|altsyncram:altsyncram_component|altsyncram_hke1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|NES_TOP|MemoryController:memory|spram:prg_ram
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|NES_TOP|MemoryController:memory|spram:prg_ram|altsyncram:altsyncram_component
wren_a => altsyncram_pke1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_pke1:auto_generated.data_a[0]
data_a[1] => altsyncram_pke1:auto_generated.data_a[1]
data_a[2] => altsyncram_pke1:auto_generated.data_a[2]
data_a[3] => altsyncram_pke1:auto_generated.data_a[3]
data_a[4] => altsyncram_pke1:auto_generated.data_a[4]
data_a[5] => altsyncram_pke1:auto_generated.data_a[5]
data_a[6] => altsyncram_pke1:auto_generated.data_a[6]
data_a[7] => altsyncram_pke1:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pke1:auto_generated.address_a[0]
address_a[1] => altsyncram_pke1:auto_generated.address_a[1]
address_a[2] => altsyncram_pke1:auto_generated.address_a[2]
address_a[3] => altsyncram_pke1:auto_generated.address_a[3]
address_a[4] => altsyncram_pke1:auto_generated.address_a[4]
address_a[5] => altsyncram_pke1:auto_generated.address_a[5]
address_a[6] => altsyncram_pke1:auto_generated.address_a[6]
address_a[7] => altsyncram_pke1:auto_generated.address_a[7]
address_a[8] => altsyncram_pke1:auto_generated.address_a[8]
address_a[9] => altsyncram_pke1:auto_generated.address_a[9]
address_a[10] => altsyncram_pke1:auto_generated.address_a[10]
address_a[11] => altsyncram_pke1:auto_generated.address_a[11]
address_a[12] => altsyncram_pke1:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pke1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pke1:auto_generated.q_a[0]
q_a[1] <= altsyncram_pke1:auto_generated.q_a[1]
q_a[2] <= altsyncram_pke1:auto_generated.q_a[2]
q_a[3] <= altsyncram_pke1:auto_generated.q_a[3]
q_a[4] <= altsyncram_pke1:auto_generated.q_a[4]
q_a[5] <= altsyncram_pke1:auto_generated.q_a[5]
q_a[6] <= altsyncram_pke1:auto_generated.q_a[6]
q_a[7] <= altsyncram_pke1:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|NES_TOP|MemoryController:memory|spram:prg_ram|altsyncram:altsyncram_component|altsyncram_pke1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE


|NES_TOP|VgaDriver:vga
clk => vga_b[0]~reg0.CLK
clk => vga_b[1]~reg0.CLK
clk => vga_b[2]~reg0.CLK
clk => vga_b[3]~reg0.CLK
clk => vga_g[0]~reg0.CLK
clk => vga_g[1]~reg0.CLK
clk => vga_g[2]~reg0.CLK
clk => vga_g[3]~reg0.CLK
clk => vga_r[0]~reg0.CLK
clk => vga_r[1]~reg0.CLK
clk => vga_r[2]~reg0.CLK
clk => vga_r[3]~reg0.CLK
clk => v[0].CLK
clk => v[1].CLK
clk => v[2].CLK
clk => v[3].CLK
clk => v[4].CLK
clk => v[5].CLK
clk => v[6].CLK
clk => v[7].CLK
clk => v[8].CLK
clk => v[9].CLK
clk => vga_h~reg0.CLK
clk => vga_v~reg0.CLK
clk => h[0].CLK
clk => h[1].CLK
clk => h[2].CLK
clk => h[3].CLK
clk => h[4].CLK
clk => h[5].CLK
clk => h[6].CLK
clk => h[7].CLK
clk => h[8].CLK
clk => h[9].CLK
vga_h <= vga_h~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_v <= vga_v~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[0] <= vga_r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[1] <= vga_r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[2] <= vga_r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_r[3] <= vga_r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[0] <= vga_g[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[1] <= vga_g[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[2] <= vga_g[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_g[3] <= vga_g[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[0] <= vga_b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[1] <= vga_b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[2] <= vga_b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_b[3] <= vga_b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
vga_hcounter[0] <= h[0].DB_MAX_OUTPUT_PORT_TYPE
vga_hcounter[1] <= h[1].DB_MAX_OUTPUT_PORT_TYPE
vga_hcounter[2] <= h[2].DB_MAX_OUTPUT_PORT_TYPE
vga_hcounter[3] <= h[3].DB_MAX_OUTPUT_PORT_TYPE
vga_hcounter[4] <= h[4].DB_MAX_OUTPUT_PORT_TYPE
vga_hcounter[5] <= h[5].DB_MAX_OUTPUT_PORT_TYPE
vga_hcounter[6] <= h[6].DB_MAX_OUTPUT_PORT_TYPE
vga_hcounter[7] <= h[7].DB_MAX_OUTPUT_PORT_TYPE
vga_hcounter[8] <= h[8].DB_MAX_OUTPUT_PORT_TYPE
vga_hcounter[9] <= h[9].DB_MAX_OUTPUT_PORT_TYPE
vga_vcounter[0] <= v[0].DB_MAX_OUTPUT_PORT_TYPE
vga_vcounter[1] <= v[1].DB_MAX_OUTPUT_PORT_TYPE
vga_vcounter[2] <= v[2].DB_MAX_OUTPUT_PORT_TYPE
vga_vcounter[3] <= v[3].DB_MAX_OUTPUT_PORT_TYPE
vga_vcounter[4] <= v[4].DB_MAX_OUTPUT_PORT_TYPE
vga_vcounter[5] <= v[5].DB_MAX_OUTPUT_PORT_TYPE
vga_vcounter[6] <= v[6].DB_MAX_OUTPUT_PORT_TYPE
vga_vcounter[7] <= v[7].DB_MAX_OUTPUT_PORT_TYPE
vga_vcounter[8] <= v[8].DB_MAX_OUTPUT_PORT_TYPE
vga_vcounter[9] <= v[9].DB_MAX_OUTPUT_PORT_TYPE
next_pixel_x[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
next_pixel_x[1] <= comb.DB_MAX_OUTPUT_PORT_TYPE
next_pixel_x[2] <= comb.DB_MAX_OUTPUT_PORT_TYPE
next_pixel_x[3] <= comb.DB_MAX_OUTPUT_PORT_TYPE
next_pixel_x[4] <= comb.DB_MAX_OUTPUT_PORT_TYPE
next_pixel_x[5] <= comb.DB_MAX_OUTPUT_PORT_TYPE
next_pixel_x[6] <= comb.DB_MAX_OUTPUT_PORT_TYPE
next_pixel_x[7] <= comb.DB_MAX_OUTPUT_PORT_TYPE
next_pixel_x[8] <= comb.DB_MAX_OUTPUT_PORT_TYPE
next_pixel_x[9] <= next_pixel_x.DB_MAX_OUTPUT_PORT_TYPE
pixel[0] => ~NO_FANOUT~
pixel[1] => vga_r.DATAA
pixel[2] => vga_r.DATAA
pixel[3] => vga_r.DATAA
pixel[4] => vga_r.DATAA
pixel[5] => ~NO_FANOUT~
pixel[6] => vga_g.DATAA
pixel[7] => vga_g.DATAA
pixel[8] => vga_g.DATAA
pixel[9] => vga_g.DATAA
pixel[10] => ~NO_FANOUT~
pixel[11] => vga_b.DATAA
pixel[12] => vga_b.DATAA
pixel[13] => vga_b.DATAA
pixel[14] => vga_b.DATAA
sync => comb.IN1
sync => next_pixel_x.OUTPUTSELECT
sync => vga_v.OUTPUTSELECT
sync => vga_h.OUTPUTSELECT
sync => v.OUTPUTSELECT
sync => v.OUTPUTSELECT
sync => v.OUTPUTSELECT
sync => v.OUTPUTSELECT
sync => v.OUTPUTSELECT
sync => v.OUTPUTSELECT
sync => v.OUTPUTSELECT
sync => v.OUTPUTSELECT
sync => v.OUTPUTSELECT
sync => v.OUTPUTSELECT
sync => vga_r[1]~reg0.ENA
sync => vga_r[0]~reg0.ENA
sync => vga_g[3]~reg0.ENA
sync => vga_g[2]~reg0.ENA
sync => vga_g[1]~reg0.ENA
sync => vga_g[0]~reg0.ENA
sync => vga_b[3]~reg0.ENA
sync => vga_b[2]~reg0.ENA
sync => vga_b[1]~reg0.ENA
sync => vga_b[0]~reg0.ENA
sync => vga_r[2]~reg0.ENA
sync => vga_r[3]~reg0.ENA
border => always0.IN1
blank <= inpicture.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|Hq2x:hq2x
clk => inbuf.we_a.CLK
clk => inbuf.waddr_a[8].CLK
clk => inbuf.waddr_a[7].CLK
clk => inbuf.waddr_a[6].CLK
clk => inbuf.waddr_a[5].CLK
clk => inbuf.waddr_a[4].CLK
clk => inbuf.waddr_a[3].CLK
clk => inbuf.waddr_a[2].CLK
clk => inbuf.waddr_a[1].CLK
clk => inbuf.waddr_a[0].CLK
clk => inbuf.data_a[14].CLK
clk => inbuf.data_a[13].CLK
clk => inbuf.data_a[12].CLK
clk => inbuf.data_a[11].CLK
clk => inbuf.data_a[10].CLK
clk => inbuf.data_a[9].CLK
clk => inbuf.data_a[8].CLK
clk => inbuf.data_a[7].CLK
clk => inbuf.data_a[6].CLK
clk => inbuf.data_a[5].CLK
clk => inbuf.data_a[4].CLK
clk => inbuf.data_a[3].CLK
clk => inbuf.data_a[2].CLK
clk => inbuf.data_a[1].CLK
clk => inbuf.data_a[0].CLK
clk => outbuf.we_a.CLK
clk => outbuf.waddr_a[10].CLK
clk => outbuf.waddr_a[9].CLK
clk => outbuf.waddr_a[8].CLK
clk => outbuf.waddr_a[7].CLK
clk => outbuf.waddr_a[6].CLK
clk => outbuf.waddr_a[5].CLK
clk => outbuf.waddr_a[4].CLK
clk => outbuf.waddr_a[3].CLK
clk => outbuf.waddr_a[2].CLK
clk => outbuf.waddr_a[1].CLK
clk => outbuf.waddr_a[0].CLK
clk => outbuf.data_a[14].CLK
clk => outbuf.data_a[13].CLK
clk => outbuf.data_a[12].CLK
clk => outbuf.data_a[11].CLK
clk => outbuf.data_a[10].CLK
clk => outbuf.data_a[9].CLK
clk => outbuf.data_a[8].CLK
clk => outbuf.data_a[7].CLK
clk => outbuf.data_a[6].CLK
clk => outbuf.data_a[5].CLK
clk => outbuf.data_a[4].CLK
clk => outbuf.data_a[3].CLK
clk => outbuf.data_a[2].CLK
clk => outbuf.data_a[1].CLK
clk => outbuf.data_a[0].CLK
clk => last_reset_line.CLK
clk => yshort[0].CLK
clk => yshort[1].CLK
clk => y[0].CLK
clk => y[1].CLK
clk => y[2].CLK
clk => y[3].CLK
clk => y[4].CLK
clk => y[5].CLK
clk => y[6].CLK
clk => y[7].CLK
clk => writestep.CLK
clk => i[0].CLK
clk => i[1].CLK
clk => first_pixel.CLK
clk => offs[0].CLK
clk => offs[1].CLK
clk => offs[2].CLK
clk => offs[3].CLK
clk => offs[4].CLK
clk => offs[5].CLK
clk => offs[6].CLK
clk => offs[7].CLK
clk => offs[8].CLK
clk => outpixel[0]~reg0.CLK
clk => outpixel[1]~reg0.CLK
clk => outpixel[2]~reg0.CLK
clk => outpixel[3]~reg0.CLK
clk => outpixel[4]~reg0.CLK
clk => outpixel[5]~reg0.CLK
clk => outpixel[6]~reg0.CLK
clk => outpixel[7]~reg0.CLK
clk => outpixel[8]~reg0.CLK
clk => outpixel[9]~reg0.CLK
clk => outpixel[10]~reg0.CLK
clk => outpixel[11]~reg0.CLK
clk => outpixel[12]~reg0.CLK
clk => outpixel[13]~reg0.CLK
clk => outpixel[14]~reg0.CLK
clk => Curr1[0].CLK
clk => Curr1[1].CLK
clk => Curr1[2].CLK
clk => Curr1[3].CLK
clk => Curr1[4].CLK
clk => Curr1[5].CLK
clk => Curr1[6].CLK
clk => Curr1[7].CLK
clk => Curr1[8].CLK
clk => Curr1[9].CLK
clk => Curr1[10].CLK
clk => Curr1[11].CLK
clk => Curr1[12].CLK
clk => Curr1[13].CLK
clk => Curr1[14].CLK
clk => Curr0[0].CLK
clk => Curr0[1].CLK
clk => Curr0[2].CLK
clk => Curr0[3].CLK
clk => Curr0[4].CLK
clk => Curr0[5].CLK
clk => Curr0[6].CLK
clk => Curr0[7].CLK
clk => Curr0[8].CLK
clk => Curr0[9].CLK
clk => Curr0[10].CLK
clk => Curr0[11].CLK
clk => Curr0[12].CLK
clk => Curr0[13].CLK
clk => Curr0[14].CLK
clk => Curr2[0].CLK
clk => Curr2[1].CLK
clk => Curr2[2].CLK
clk => Curr2[3].CLK
clk => Curr2[4].CLK
clk => Curr2[5].CLK
clk => Curr2[6].CLK
clk => Curr2[7].CLK
clk => Curr2[8].CLK
clk => Curr2[9].CLK
clk => Curr2[10].CLK
clk => Curr2[11].CLK
clk => Curr2[12].CLK
clk => Curr2[13].CLK
clk => Curr2[14].CLK
clk => inbuf.CLK0
clk => outbuf.CLK0
inputpixel[0] => inbuf.data_a[0].DATAIN
inputpixel[0] => inbuf.DATAIN
inputpixel[1] => inbuf.data_a[1].DATAIN
inputpixel[1] => inbuf.DATAIN1
inputpixel[2] => inbuf.data_a[2].DATAIN
inputpixel[2] => inbuf.DATAIN2
inputpixel[3] => inbuf.data_a[3].DATAIN
inputpixel[3] => inbuf.DATAIN3
inputpixel[4] => inbuf.data_a[4].DATAIN
inputpixel[4] => inbuf.DATAIN4
inputpixel[5] => inbuf.data_a[5].DATAIN
inputpixel[5] => inbuf.DATAIN5
inputpixel[6] => inbuf.data_a[6].DATAIN
inputpixel[6] => inbuf.DATAIN6
inputpixel[7] => inbuf.data_a[7].DATAIN
inputpixel[7] => inbuf.DATAIN7
inputpixel[8] => inbuf.data_a[8].DATAIN
inputpixel[8] => inbuf.DATAIN8
inputpixel[9] => inbuf.data_a[9].DATAIN
inputpixel[9] => inbuf.DATAIN9
inputpixel[10] => inbuf.data_a[10].DATAIN
inputpixel[10] => inbuf.DATAIN10
inputpixel[11] => inbuf.data_a[11].DATAIN
inputpixel[11] => inbuf.DATAIN11
inputpixel[12] => inbuf.data_a[12].DATAIN
inputpixel[12] => inbuf.DATAIN12
inputpixel[13] => inbuf.data_a[13].DATAIN
inputpixel[13] => inbuf.DATAIN13
inputpixel[14] => inbuf.data_a[14].DATAIN
inputpixel[14] => inbuf.DATAIN14
disable_hq2x => ~NO_FANOUT~
reset_frame => y.OUTPUTSELECT
reset_frame => y.OUTPUTSELECT
reset_frame => y.OUTPUTSELECT
reset_frame => y.OUTPUTSELECT
reset_frame => y.OUTPUTSELECT
reset_frame => y.OUTPUTSELECT
reset_frame => y.OUTPUTSELECT
reset_frame => y.OUTPUTSELECT
reset_frame => yshort.OUTPUTSELECT
reset_frame => yshort.OUTPUTSELECT
reset_line => offs.OUTPUTSELECT
reset_line => offs.OUTPUTSELECT
reset_line => offs.OUTPUTSELECT
reset_line => offs.OUTPUTSELECT
reset_line => offs.OUTPUTSELECT
reset_line => offs.OUTPUTSELECT
reset_line => offs.OUTPUTSELECT
reset_line => offs.OUTPUTSELECT
reset_line => offs.OUTPUTSELECT
reset_line => first_pixel.OUTPUTSELECT
reset_line => i.OUTPUTSELECT
reset_line => i.OUTPUTSELECT
reset_line => writestep.OUTPUTSELECT
reset_line => y.OUTPUTSELECT
reset_line => y.OUTPUTSELECT
reset_line => y.OUTPUTSELECT
reset_line => y.OUTPUTSELECT
reset_line => y.OUTPUTSELECT
reset_line => y.OUTPUTSELECT
reset_line => y.OUTPUTSELECT
reset_line => y.OUTPUTSELECT
reset_line => yshort.OUTPUTSELECT
reset_line => yshort.OUTPUTSELECT
reset_line => last_reset_line.DATAIN
reset_line => frame_available.IN1
read_x[0] => outbuf.RADDR
read_x[1] => outbuf.RADDR1
read_x[2] => outbuf.RADDR2
read_x[3] => outbuf.RADDR3
read_x[4] => outbuf.RADDR4
read_x[5] => outbuf.RADDR5
read_x[6] => outbuf.RADDR6
read_x[7] => outbuf.RADDR7
read_x[8] => outbuf.RADDR8
read_x[9] => outbuf.RADDR9
frame_available <= frame_available.DB_MAX_OUTPUT_PORT_TYPE
outpixel[0] <= outpixel[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outpixel[1] <= outpixel[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outpixel[2] <= outpixel[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outpixel[3] <= outpixel[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outpixel[4] <= outpixel[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outpixel[5] <= outpixel[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outpixel[6] <= outpixel[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outpixel[7] <= outpixel[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outpixel[8] <= outpixel[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outpixel[9] <= outpixel[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outpixel[10] <= outpixel[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outpixel[11] <= outpixel[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outpixel[12] <= outpixel[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outpixel[13] <= outpixel[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outpixel[14] <= outpixel[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|sigma_delta_dac:sigma_delta_dac
DACout <= DACout~reg0.DB_MAX_OUTPUT_PORT_TYPE
DACin[0] => Add0.IN18
DACin[1] => Add0.IN17
DACin[2] => Add0.IN16
DACin[3] => Add0.IN15
DACin[4] => Add0.IN14
DACin[5] => Add0.IN13
DACin[6] => Add0.IN12
DACin[7] => Add0.IN11
CLK => DACout~reg0.CLK
CLK => SigmaLatch[0].CLK
CLK => SigmaLatch[1].CLK
CLK => SigmaLatch[2].CLK
CLK => SigmaLatch[3].CLK
CLK => SigmaLatch[4].CLK
CLK => SigmaLatch[5].CLK
CLK => SigmaLatch[6].CLK
CLK => SigmaLatch[7].CLK
CLK => SigmaLatch[8].CLK
CLK => SigmaLatch[9].CLK
RESET => DACout~reg0.ACLR
RESET => SigmaLatch[0].ACLR
RESET => SigmaLatch[1].ACLR
RESET => SigmaLatch[2].ACLR
RESET => SigmaLatch[3].ACLR
RESET => SigmaLatch[4].ACLR
RESET => SigmaLatch[5].ACLR
RESET => SigmaLatch[6].ACLR
RESET => SigmaLatch[7].ACLR
RESET => SigmaLatch[8].PRESET
RESET => SigmaLatch[9].ACLR


|NES_TOP|CtrlModule:control
clk => ctrlrom_rom:myrom.clk
clk => mem_read[0].CLK
clk => mem_read[1].CLK
clk => mem_read[2].CLK
clk => mem_read[3].CLK
clk => mem_read[4].CLK
clk => mem_read[5].CLK
clk => mem_read[6].CLK
clk => mem_read[7].CLK
clk => mem_read[8].CLK
clk => mem_read[9].CLK
clk => mem_read[10].CLK
clk => mem_read[11].CLK
clk => mem_read[12].CLK
clk => mem_read[13].CLK
clk => mem_read[14].CLK
clk => mem_read[15].CLK
clk => mem_read[16].CLK
clk => mem_read[17].CLK
clk => mem_read[18].CLK
clk => mem_read[19].CLK
clk => mem_read[20].CLK
clk => mem_read[21].CLK
clk => mem_read[22].CLK
clk => mem_read[23].CLK
clk => mem_read[24].CLK
clk => mem_read[25].CLK
clk => mem_read[26].CLK
clk => mem_read[27].CLK
clk => mem_read[28].CLK
clk => mem_read[29].CLK
clk => mem_read[30].CLK
clk => mem_read[31].CLK
clk => dipswitches[0]~reg0.CLK
clk => dipswitches[1]~reg0.CLK
clk => dipswitches[2]~reg0.CLK
clk => dipswitches[3]~reg0.CLK
clk => dipswitches[4]~reg0.CLK
clk => dipswitches[5]~reg0.CLK
clk => dipswitches[6]~reg0.CLK
clk => dipswitches[7]~reg0.CLK
clk => dipswitches[8]~reg0.CLK
clk => dipswitches[9]~reg0.CLK
clk => dipswitches[10]~reg0.CLK
clk => dipswitches[11]~reg0.CLK
clk => dipswitches[12]~reg0.CLK
clk => dipswitches[13]~reg0.CLK
clk => dipswitches[14]~reg0.CLK
clk => dipswitches[15]~reg0.CLK
clk => size[0]~reg0.CLK
clk => size[1]~reg0.CLK
clk => size[2]~reg0.CLK
clk => size[3]~reg0.CLK
clk => size[4]~reg0.CLK
clk => size[5]~reg0.CLK
clk => size[6]~reg0.CLK
clk => size[7]~reg0.CLK
clk => size[8]~reg0.CLK
clk => size[9]~reg0.CLK
clk => size[10]~reg0.CLK
clk => size[11]~reg0.CLK
clk => size[12]~reg0.CLK
clk => size[13]~reg0.CLK
clk => size[14]~reg0.CLK
clk => size[15]~reg0.CLK
clk => size[16]~reg0.CLK
clk => size[17]~reg0.CLK
clk => size[18]~reg0.CLK
clk => size[19]~reg0.CLK
clk => size[20]~reg0.CLK
clk => size[21]~reg0.CLK
clk => size[22]~reg0.CLK
clk => size[23]~reg0.CLK
clk => size[24]~reg0.CLK
clk => size[25]~reg0.CLK
clk => size[26]~reg0.CLK
clk => size[27]~reg0.CLK
clk => size[28]~reg0.CLK
clk => size[29]~reg0.CLK
clk => size[30]~reg0.CLK
clk => size[31]~reg0.CLK
clk => host_start~reg0.CLK
clk => host_select~reg0.CLK
clk => host_divert_sdcard~reg0.CLK
clk => host_divert_keyboard~reg0.CLK
clk => host_bootdata[0]~reg0.CLK
clk => host_bootdata[1]~reg0.CLK
clk => host_bootdata[2]~reg0.CLK
clk => host_bootdata[3]~reg0.CLK
clk => host_bootdata[4]~reg0.CLK
clk => host_bootdata[5]~reg0.CLK
clk => host_bootdata[6]~reg0.CLK
clk => host_bootdata[7]~reg0.CLK
clk => host_bootdata[8]~reg0.CLK
clk => host_bootdata[9]~reg0.CLK
clk => host_bootdata[10]~reg0.CLK
clk => host_bootdata[11]~reg0.CLK
clk => host_bootdata[12]~reg0.CLK
clk => host_bootdata[13]~reg0.CLK
clk => host_bootdata[14]~reg0.CLK
clk => host_bootdata[15]~reg0.CLK
clk => host_bootdata[16]~reg0.CLK
clk => host_bootdata[17]~reg0.CLK
clk => host_bootdata[18]~reg0.CLK
clk => host_bootdata[19]~reg0.CLK
clk => host_bootdata[20]~reg0.CLK
clk => host_bootdata[21]~reg0.CLK
clk => host_bootdata[22]~reg0.CLK
clk => host_bootdata[23]~reg0.CLK
clk => host_bootdata[24]~reg0.CLK
clk => host_bootdata[25]~reg0.CLK
clk => host_bootdata[26]~reg0.CLK
clk => host_bootdata[27]~reg0.CLK
clk => host_bootdata[28]~reg0.CLK
clk => host_bootdata[29]~reg0.CLK
clk => host_bootdata[30]~reg0.CLK
clk => host_bootdata[31]~reg0.CLK
clk => host_to_spi[0].CLK
clk => host_to_spi[1].CLK
clk => host_to_spi[2].CLK
clk => host_to_spi[3].CLK
clk => host_to_spi[4].CLK
clk => host_to_spi[5].CLK
clk => host_to_spi[6].CLK
clk => host_to_spi[7].CLK
clk => spi_fast.CLK
clk => spi_trigger.CLK
clk => int_ack.CLK
clk => osd_wr.CLK
clk => osd_charwr.CLK
clk => mem_busy.CLK
clk => spi_cs~reg0.CLK
clk => spi_active.CLK
clk => host_bootdata_req~reg0.CLK
clk => host_reset_loader~reg0.CLK
clk => host_reset_n~reg0.CLK
clk => kbdrecvreg.CLK
clk => int_enabled.CLK
clk => spi_tick[0].CLK
clk => spi_tick[1].CLK
clk => spi_tick[2].CLK
clk => spi_tick[3].CLK
clk => spi_tick[4].CLK
clk => spi_tick[5].CLK
clk => spi_tick[6].CLK
clk => spi_tick[7].CLK
clk => spi_tick[8].CLK
clk => spiclk_in.CLK
clk => zpu_core_flex:zpu.clk
clk => onscreendisplay:myosd.clk
clk => io_ps2_com:mykeyboard.clk
clk => spi_interface:spi.sysclk
clk => interrupt_controller:intcontroller.clk
reset_n => onscreendisplay:myosd.reset_n
reset_n => spi_interface:spi.reset
reset_n => interrupt_controller:intcontroller.reset_n
reset_n => zpu_core_flex:zpu.reset
reset_n => io_ps2_com:mykeyboard.reset
reset_n => spi_cs~reg0.PRESET
reset_n => spi_active.ACLR
reset_n => host_bootdata_req~reg0.ACLR
reset_n => host_reset_loader~reg0.ACLR
reset_n => host_reset_n~reg0.ACLR
reset_n => kbdrecvreg.ACLR
reset_n => int_enabled.ACLR
reset_n => mem_read[0].ENA
reset_n => mem_busy.ENA
reset_n => osd_charwr.ENA
reset_n => osd_wr.ENA
reset_n => int_ack.ENA
reset_n => spi_trigger.ENA
reset_n => spi_fast.ENA
reset_n => host_to_spi[7].ENA
reset_n => host_to_spi[6].ENA
reset_n => host_to_spi[5].ENA
reset_n => host_to_spi[4].ENA
reset_n => host_to_spi[3].ENA
reset_n => host_to_spi[2].ENA
reset_n => host_to_spi[1].ENA
reset_n => host_to_spi[0].ENA
reset_n => host_bootdata[31]~reg0.ENA
reset_n => host_bootdata[30]~reg0.ENA
reset_n => host_bootdata[29]~reg0.ENA
reset_n => host_bootdata[28]~reg0.ENA
reset_n => host_bootdata[27]~reg0.ENA
reset_n => host_bootdata[26]~reg0.ENA
reset_n => host_bootdata[25]~reg0.ENA
reset_n => host_bootdata[24]~reg0.ENA
reset_n => host_bootdata[23]~reg0.ENA
reset_n => host_bootdata[22]~reg0.ENA
reset_n => host_bootdata[21]~reg0.ENA
reset_n => host_bootdata[20]~reg0.ENA
reset_n => host_bootdata[19]~reg0.ENA
reset_n => host_bootdata[18]~reg0.ENA
reset_n => host_bootdata[17]~reg0.ENA
reset_n => host_bootdata[16]~reg0.ENA
reset_n => host_bootdata[15]~reg0.ENA
reset_n => host_bootdata[14]~reg0.ENA
reset_n => host_bootdata[13]~reg0.ENA
reset_n => host_bootdata[12]~reg0.ENA
reset_n => host_bootdata[11]~reg0.ENA
reset_n => host_bootdata[10]~reg0.ENA
reset_n => host_bootdata[9]~reg0.ENA
reset_n => host_bootdata[8]~reg0.ENA
reset_n => host_bootdata[7]~reg0.ENA
reset_n => host_bootdata[6]~reg0.ENA
reset_n => host_bootdata[5]~reg0.ENA
reset_n => host_bootdata[4]~reg0.ENA
reset_n => host_bootdata[3]~reg0.ENA
reset_n => host_bootdata[2]~reg0.ENA
reset_n => host_bootdata[1]~reg0.ENA
reset_n => host_bootdata[0]~reg0.ENA
reset_n => host_divert_keyboard~reg0.ENA
reset_n => host_divert_sdcard~reg0.ENA
reset_n => host_select~reg0.ENA
reset_n => host_start~reg0.ENA
reset_n => size[31]~reg0.ENA
reset_n => size[30]~reg0.ENA
reset_n => size[29]~reg0.ENA
reset_n => size[28]~reg0.ENA
reset_n => size[27]~reg0.ENA
reset_n => size[26]~reg0.ENA
reset_n => size[25]~reg0.ENA
reset_n => size[24]~reg0.ENA
reset_n => size[23]~reg0.ENA
reset_n => size[22]~reg0.ENA
reset_n => size[21]~reg0.ENA
reset_n => size[20]~reg0.ENA
reset_n => size[19]~reg0.ENA
reset_n => size[18]~reg0.ENA
reset_n => size[17]~reg0.ENA
reset_n => size[16]~reg0.ENA
reset_n => size[15]~reg0.ENA
reset_n => size[14]~reg0.ENA
reset_n => size[13]~reg0.ENA
reset_n => size[12]~reg0.ENA
reset_n => size[11]~reg0.ENA
reset_n => size[10]~reg0.ENA
reset_n => size[9]~reg0.ENA
reset_n => size[8]~reg0.ENA
reset_n => size[7]~reg0.ENA
reset_n => size[6]~reg0.ENA
reset_n => size[5]~reg0.ENA
reset_n => size[4]~reg0.ENA
reset_n => size[3]~reg0.ENA
reset_n => size[2]~reg0.ENA
reset_n => size[1]~reg0.ENA
reset_n => size[0]~reg0.ENA
reset_n => dipswitches[15]~reg0.ENA
reset_n => dipswitches[14]~reg0.ENA
reset_n => dipswitches[13]~reg0.ENA
reset_n => dipswitches[12]~reg0.ENA
reset_n => dipswitches[11]~reg0.ENA
reset_n => dipswitches[10]~reg0.ENA
reset_n => dipswitches[9]~reg0.ENA
reset_n => dipswitches[8]~reg0.ENA
reset_n => dipswitches[7]~reg0.ENA
reset_n => dipswitches[6]~reg0.ENA
reset_n => dipswitches[5]~reg0.ENA
reset_n => dipswitches[4]~reg0.ENA
reset_n => dipswitches[3]~reg0.ENA
reset_n => dipswitches[2]~reg0.ENA
reset_n => dipswitches[1]~reg0.ENA
reset_n => dipswitches[0]~reg0.ENA
reset_n => mem_read[31].ENA
reset_n => mem_read[30].ENA
reset_n => mem_read[29].ENA
reset_n => mem_read[28].ENA
reset_n => mem_read[27].ENA
reset_n => mem_read[26].ENA
reset_n => mem_read[25].ENA
reset_n => mem_read[24].ENA
reset_n => mem_read[23].ENA
reset_n => mem_read[22].ENA
reset_n => mem_read[21].ENA
reset_n => mem_read[20].ENA
reset_n => mem_read[19].ENA
reset_n => mem_read[18].ENA
reset_n => mem_read[17].ENA
reset_n => mem_read[16].ENA
reset_n => mem_read[15].ENA
reset_n => mem_read[14].ENA
reset_n => mem_read[13].ENA
reset_n => mem_read[12].ENA
reset_n => mem_read[11].ENA
reset_n => mem_read[10].ENA
reset_n => mem_read[9].ENA
reset_n => mem_read[8].ENA
reset_n => mem_read[7].ENA
reset_n => mem_read[6].ENA
reset_n => mem_read[5].ENA
reset_n => mem_read[4].ENA
reset_n => mem_read[3].ENA
reset_n => mem_read[2].ENA
reset_n => mem_read[1].ENA
vga_hsync => onscreendisplay:myosd.hsync_n
vga_vsync => onscreendisplay:myosd.vsync_n
osd_window <= onscreendisplay:myosd.window
osd_pixel <= onscreendisplay:myosd.pixel
ps2k_clk_in => io_ps2_com:mykeyboard.ps2_clk_in
ps2k_dat_in => io_ps2_com:mykeyboard.ps2_dat_in
spi_miso => spi_interface:spi.miso
spi_mosi <= spi_interface:spi.mosi
spi_clk <= spi_interface:spi.spiclk_out
spi_cs <= spi_cs~reg0.DB_MAX_OUTPUT_PORT_TYPE
dipswitches[0] <= dipswitches[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dipswitches[1] <= dipswitches[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dipswitches[2] <= dipswitches[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dipswitches[3] <= dipswitches[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dipswitches[4] <= dipswitches[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dipswitches[5] <= dipswitches[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dipswitches[6] <= dipswitches[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dipswitches[7] <= dipswitches[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dipswitches[8] <= dipswitches[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dipswitches[9] <= dipswitches[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dipswitches[10] <= dipswitches[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dipswitches[11] <= dipswitches[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dipswitches[12] <= dipswitches[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dipswitches[13] <= dipswitches[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dipswitches[14] <= dipswitches[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dipswitches[15] <= dipswitches[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[0] <= size[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[1] <= size[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[2] <= size[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[3] <= size[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[4] <= size[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[5] <= size[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[6] <= size[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[7] <= size[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[8] <= size[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[9] <= size[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[10] <= size[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[11] <= size[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[12] <= size[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[13] <= size[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[14] <= size[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[15] <= size[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[16] <= size[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[17] <= size[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[18] <= size[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[19] <= size[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[20] <= size[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[21] <= size[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[22] <= size[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[23] <= size[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[24] <= size[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[25] <= size[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[26] <= size[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[27] <= size[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[28] <= size[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[29] <= size[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[30] <= size[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
size[31] <= size[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
joy_pins[0] => Mux205.IN2
joy_pins[1] => Mux204.IN2
joy_pins[2] => Mux203.IN2
joy_pins[3] => Mux202.IN1
joy_pins[4] => Mux201.IN2
joy_pins[5] => Mux200.IN2
host_divert_sdcard <= host_divert_sdcard~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_divert_keyboard <= host_divert_keyboard~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_reset_n <= host_reset_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_reset_loader <= host_reset_loader~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_select <= host_select~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_start <= host_start~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_bootdata[0] <= host_bootdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_bootdata[1] <= host_bootdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_bootdata[2] <= host_bootdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_bootdata[3] <= host_bootdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_bootdata[4] <= host_bootdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_bootdata[5] <= host_bootdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_bootdata[6] <= host_bootdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_bootdata[7] <= host_bootdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_bootdata[8] <= host_bootdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_bootdata[9] <= host_bootdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_bootdata[10] <= host_bootdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_bootdata[11] <= host_bootdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_bootdata[12] <= host_bootdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_bootdata[13] <= host_bootdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_bootdata[14] <= host_bootdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_bootdata[15] <= host_bootdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_bootdata[16] <= host_bootdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_bootdata[17] <= host_bootdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_bootdata[18] <= host_bootdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_bootdata[19] <= host_bootdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_bootdata[20] <= host_bootdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_bootdata[21] <= host_bootdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_bootdata[22] <= host_bootdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_bootdata[23] <= host_bootdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_bootdata[24] <= host_bootdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_bootdata[25] <= host_bootdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_bootdata[26] <= host_bootdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_bootdata[27] <= host_bootdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_bootdata[28] <= host_bootdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_bootdata[29] <= host_bootdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_bootdata[30] <= host_bootdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_bootdata[31] <= host_bootdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_bootdata_req <= host_bootdata_req~reg0.DB_MAX_OUTPUT_PORT_TYPE
host_bootdata_ack => mem_busy.OUTPUTSELECT
host_bootdata_ack => host_bootdata_req.OUTPUTSELECT


|NES_TOP|CtrlModule:control|CtrlROM_ROM:myrom
clk => ram~89.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => ram~41.CLK
clk => ram~42.CLK
clk => ram~43.CLK
clk => ram~44.CLK
clk => ram~45.CLK
clk => ram~46.CLK
clk => ram~47.CLK
clk => ram~48.CLK
clk => ram~49.CLK
clk => ram~50.CLK
clk => ram~51.CLK
clk => ram~52.CLK
clk => ram~53.CLK
clk => ram~54.CLK
clk => ram~55.CLK
clk => ram~56.CLK
clk => ram~57.CLK
clk => ram~58.CLK
clk => ram~59.CLK
clk => ram~60.CLK
clk => ram~61.CLK
clk => ram~62.CLK
clk => ram~63.CLK
clk => ram~64.CLK
clk => ram~65.CLK
clk => ram~66.CLK
clk => ram~67.CLK
clk => ram~68.CLK
clk => ram~69.CLK
clk => ram~70.CLK
clk => ram~71.CLK
clk => ram~72.CLK
clk => ram~73.CLK
clk => ram~74.CLK
clk => ram~75.CLK
clk => ram~76.CLK
clk => ram~77.CLK
clk => ram~78.CLK
clk => ram~79.CLK
clk => ram~80.CLK
clk => ram~81.CLK
clk => ram~82.CLK
clk => ram~83.CLK
clk => ram~84.CLK
clk => ram~85.CLK
clk => ram~86.CLK
clk => ram~87.CLK
clk => ram~88.CLK
clk => to_zpu.memBRead[0]~reg0.CLK
clk => to_zpu.memBRead[1]~reg0.CLK
clk => to_zpu.memBRead[2]~reg0.CLK
clk => to_zpu.memBRead[3]~reg0.CLK
clk => to_zpu.memBRead[4]~reg0.CLK
clk => to_zpu.memBRead[5]~reg0.CLK
clk => to_zpu.memBRead[6]~reg0.CLK
clk => to_zpu.memBRead[7]~reg0.CLK
clk => to_zpu.memBRead[8]~reg0.CLK
clk => to_zpu.memBRead[9]~reg0.CLK
clk => to_zpu.memBRead[10]~reg0.CLK
clk => to_zpu.memBRead[11]~reg0.CLK
clk => to_zpu.memBRead[12]~reg0.CLK
clk => to_zpu.memBRead[13]~reg0.CLK
clk => to_zpu.memBRead[14]~reg0.CLK
clk => to_zpu.memBRead[15]~reg0.CLK
clk => to_zpu.memBRead[16]~reg0.CLK
clk => to_zpu.memBRead[17]~reg0.CLK
clk => to_zpu.memBRead[18]~reg0.CLK
clk => to_zpu.memBRead[19]~reg0.CLK
clk => to_zpu.memBRead[20]~reg0.CLK
clk => to_zpu.memBRead[21]~reg0.CLK
clk => to_zpu.memBRead[22]~reg0.CLK
clk => to_zpu.memBRead[23]~reg0.CLK
clk => to_zpu.memBRead[24]~reg0.CLK
clk => to_zpu.memBRead[25]~reg0.CLK
clk => to_zpu.memBRead[26]~reg0.CLK
clk => to_zpu.memBRead[27]~reg0.CLK
clk => to_zpu.memBRead[28]~reg0.CLK
clk => to_zpu.memBRead[29]~reg0.CLK
clk => to_zpu.memBRead[30]~reg0.CLK
clk => to_zpu.memBRead[31]~reg0.CLK
clk => to_zpu.memARead[0]~reg0.CLK
clk => to_zpu.memARead[1]~reg0.CLK
clk => to_zpu.memARead[2]~reg0.CLK
clk => to_zpu.memARead[3]~reg0.CLK
clk => to_zpu.memARead[4]~reg0.CLK
clk => to_zpu.memARead[5]~reg0.CLK
clk => to_zpu.memARead[6]~reg0.CLK
clk => to_zpu.memARead[7]~reg0.CLK
clk => to_zpu.memARead[8]~reg0.CLK
clk => to_zpu.memARead[9]~reg0.CLK
clk => to_zpu.memARead[10]~reg0.CLK
clk => to_zpu.memARead[11]~reg0.CLK
clk => to_zpu.memARead[12]~reg0.CLK
clk => to_zpu.memARead[13]~reg0.CLK
clk => to_zpu.memARead[14]~reg0.CLK
clk => to_zpu.memARead[15]~reg0.CLK
clk => to_zpu.memARead[16]~reg0.CLK
clk => to_zpu.memARead[17]~reg0.CLK
clk => to_zpu.memARead[18]~reg0.CLK
clk => to_zpu.memARead[19]~reg0.CLK
clk => to_zpu.memARead[20]~reg0.CLK
clk => to_zpu.memARead[21]~reg0.CLK
clk => to_zpu.memARead[22]~reg0.CLK
clk => to_zpu.memARead[23]~reg0.CLK
clk => to_zpu.memARead[24]~reg0.CLK
clk => to_zpu.memARead[25]~reg0.CLK
clk => to_zpu.memARead[26]~reg0.CLK
clk => to_zpu.memARead[27]~reg0.CLK
clk => to_zpu.memARead[28]~reg0.CLK
clk => to_zpu.memARead[29]~reg0.CLK
clk => to_zpu.memARead[30]~reg0.CLK
clk => to_zpu.memARead[31]~reg0.CLK
clk => ram.CLK0
clk => ram.PORTBCLK0
areset => ~NO_FANOUT~
from_zpu.memBWrite[0] => ram~88.DATAIN
from_zpu.memBWrite[0] => ram.PORTBDATAIN
from_zpu.memBWrite[1] => ram~87.DATAIN
from_zpu.memBWrite[1] => ram.PORTBDATAIN1
from_zpu.memBWrite[2] => ram~86.DATAIN
from_zpu.memBWrite[2] => ram.PORTBDATAIN2
from_zpu.memBWrite[3] => ram~85.DATAIN
from_zpu.memBWrite[3] => ram.PORTBDATAIN3
from_zpu.memBWrite[4] => ram~84.DATAIN
from_zpu.memBWrite[4] => ram.PORTBDATAIN4
from_zpu.memBWrite[5] => ram~83.DATAIN
from_zpu.memBWrite[5] => ram.PORTBDATAIN5
from_zpu.memBWrite[6] => ram~82.DATAIN
from_zpu.memBWrite[6] => ram.PORTBDATAIN6
from_zpu.memBWrite[7] => ram~81.DATAIN
from_zpu.memBWrite[7] => ram.PORTBDATAIN7
from_zpu.memBWrite[8] => ram~80.DATAIN
from_zpu.memBWrite[8] => ram.PORTBDATAIN8
from_zpu.memBWrite[9] => ram~79.DATAIN
from_zpu.memBWrite[9] => ram.PORTBDATAIN9
from_zpu.memBWrite[10] => ram~78.DATAIN
from_zpu.memBWrite[10] => ram.PORTBDATAIN10
from_zpu.memBWrite[11] => ram~77.DATAIN
from_zpu.memBWrite[11] => ram.PORTBDATAIN11
from_zpu.memBWrite[12] => ram~76.DATAIN
from_zpu.memBWrite[12] => ram.PORTBDATAIN12
from_zpu.memBWrite[13] => ram~75.DATAIN
from_zpu.memBWrite[13] => ram.PORTBDATAIN13
from_zpu.memBWrite[14] => ram~74.DATAIN
from_zpu.memBWrite[14] => ram.PORTBDATAIN14
from_zpu.memBWrite[15] => ram~73.DATAIN
from_zpu.memBWrite[15] => ram.PORTBDATAIN15
from_zpu.memBWrite[16] => ram~72.DATAIN
from_zpu.memBWrite[16] => ram.PORTBDATAIN16
from_zpu.memBWrite[17] => ram~71.DATAIN
from_zpu.memBWrite[17] => ram.PORTBDATAIN17
from_zpu.memBWrite[18] => ram~70.DATAIN
from_zpu.memBWrite[18] => ram.PORTBDATAIN18
from_zpu.memBWrite[19] => ram~69.DATAIN
from_zpu.memBWrite[19] => ram.PORTBDATAIN19
from_zpu.memBWrite[20] => ram~68.DATAIN
from_zpu.memBWrite[20] => ram.PORTBDATAIN20
from_zpu.memBWrite[21] => ram~67.DATAIN
from_zpu.memBWrite[21] => ram.PORTBDATAIN21
from_zpu.memBWrite[22] => ram~66.DATAIN
from_zpu.memBWrite[22] => ram.PORTBDATAIN22
from_zpu.memBWrite[23] => ram~65.DATAIN
from_zpu.memBWrite[23] => ram.PORTBDATAIN23
from_zpu.memBWrite[24] => ram~64.DATAIN
from_zpu.memBWrite[24] => ram.PORTBDATAIN24
from_zpu.memBWrite[25] => ram~63.DATAIN
from_zpu.memBWrite[25] => ram.PORTBDATAIN25
from_zpu.memBWrite[26] => ram~62.DATAIN
from_zpu.memBWrite[26] => ram.PORTBDATAIN26
from_zpu.memBWrite[27] => ram~61.DATAIN
from_zpu.memBWrite[27] => ram.PORTBDATAIN27
from_zpu.memBWrite[28] => ram~60.DATAIN
from_zpu.memBWrite[28] => ram.PORTBDATAIN28
from_zpu.memBWrite[29] => ram~59.DATAIN
from_zpu.memBWrite[29] => ram.PORTBDATAIN29
from_zpu.memBWrite[30] => ram~58.DATAIN
from_zpu.memBWrite[30] => ram.PORTBDATAIN30
from_zpu.memBWrite[31] => ram~57.DATAIN
from_zpu.memBWrite[31] => ram.PORTBDATAIN31
from_zpu.memBAddr[2] => ram~56.DATAIN
from_zpu.memBAddr[2] => ram.PORTBWADDR
from_zpu.memBAddr[2] => ram.PORTBRADDR
from_zpu.memBAddr[3] => ram~55.DATAIN
from_zpu.memBAddr[3] => ram.PORTBWADDR1
from_zpu.memBAddr[3] => ram.PORTBRADDR1
from_zpu.memBAddr[4] => ram~54.DATAIN
from_zpu.memBAddr[4] => ram.PORTBWADDR2
from_zpu.memBAddr[4] => ram.PORTBRADDR2
from_zpu.memBAddr[5] => ram~53.DATAIN
from_zpu.memBAddr[5] => ram.PORTBWADDR3
from_zpu.memBAddr[5] => ram.PORTBRADDR3
from_zpu.memBAddr[6] => ram~52.DATAIN
from_zpu.memBAddr[6] => ram.PORTBWADDR4
from_zpu.memBAddr[6] => ram.PORTBRADDR4
from_zpu.memBAddr[7] => ram~51.DATAIN
from_zpu.memBAddr[7] => ram.PORTBWADDR5
from_zpu.memBAddr[7] => ram.PORTBRADDR5
from_zpu.memBAddr[8] => ram~50.DATAIN
from_zpu.memBAddr[8] => ram.PORTBWADDR6
from_zpu.memBAddr[8] => ram.PORTBRADDR6
from_zpu.memBAddr[9] => ram~49.DATAIN
from_zpu.memBAddr[9] => ram.PORTBWADDR7
from_zpu.memBAddr[9] => ram.PORTBRADDR7
from_zpu.memBAddr[10] => ram~48.DATAIN
from_zpu.memBAddr[10] => ram.PORTBWADDR8
from_zpu.memBAddr[10] => ram.PORTBRADDR8
from_zpu.memBAddr[11] => ram~47.DATAIN
from_zpu.memBAddr[11] => ram.PORTBWADDR9
from_zpu.memBAddr[11] => ram.PORTBRADDR9
from_zpu.memBAddr[12] => ram~46.DATAIN
from_zpu.memBAddr[12] => ram.PORTBWADDR10
from_zpu.memBAddr[12] => ram.PORTBRADDR10
from_zpu.memBAddr[13] => ram~45.DATAIN
from_zpu.memBAddr[13] => ram.PORTBWADDR11
from_zpu.memBAddr[13] => ram.PORTBRADDR11
from_zpu.memBAddr[14] => ~NO_FANOUT~
from_zpu.memBAddr[15] => ~NO_FANOUT~
from_zpu.memBWriteEnable => ram~44.DATAIN
from_zpu.memBWriteEnable => ram.PORTBWE
from_zpu.memAWrite[0] => ram~43.DATAIN
from_zpu.memAWrite[0] => ram.DATAIN
from_zpu.memAWrite[1] => ram~42.DATAIN
from_zpu.memAWrite[1] => ram.DATAIN1
from_zpu.memAWrite[2] => ram~41.DATAIN
from_zpu.memAWrite[2] => ram.DATAIN2
from_zpu.memAWrite[3] => ram~40.DATAIN
from_zpu.memAWrite[3] => ram.DATAIN3
from_zpu.memAWrite[4] => ram~39.DATAIN
from_zpu.memAWrite[4] => ram.DATAIN4
from_zpu.memAWrite[5] => ram~38.DATAIN
from_zpu.memAWrite[5] => ram.DATAIN5
from_zpu.memAWrite[6] => ram~37.DATAIN
from_zpu.memAWrite[6] => ram.DATAIN6
from_zpu.memAWrite[7] => ram~36.DATAIN
from_zpu.memAWrite[7] => ram.DATAIN7
from_zpu.memAWrite[8] => ram~35.DATAIN
from_zpu.memAWrite[8] => ram.DATAIN8
from_zpu.memAWrite[9] => ram~34.DATAIN
from_zpu.memAWrite[9] => ram.DATAIN9
from_zpu.memAWrite[10] => ram~33.DATAIN
from_zpu.memAWrite[10] => ram.DATAIN10
from_zpu.memAWrite[11] => ram~32.DATAIN
from_zpu.memAWrite[11] => ram.DATAIN11
from_zpu.memAWrite[12] => ram~31.DATAIN
from_zpu.memAWrite[12] => ram.DATAIN12
from_zpu.memAWrite[13] => ram~30.DATAIN
from_zpu.memAWrite[13] => ram.DATAIN13
from_zpu.memAWrite[14] => ram~29.DATAIN
from_zpu.memAWrite[14] => ram.DATAIN14
from_zpu.memAWrite[15] => ram~28.DATAIN
from_zpu.memAWrite[15] => ram.DATAIN15
from_zpu.memAWrite[16] => ram~27.DATAIN
from_zpu.memAWrite[16] => ram.DATAIN16
from_zpu.memAWrite[17] => ram~26.DATAIN
from_zpu.memAWrite[17] => ram.DATAIN17
from_zpu.memAWrite[18] => ram~25.DATAIN
from_zpu.memAWrite[18] => ram.DATAIN18
from_zpu.memAWrite[19] => ram~24.DATAIN
from_zpu.memAWrite[19] => ram.DATAIN19
from_zpu.memAWrite[20] => ram~23.DATAIN
from_zpu.memAWrite[20] => ram.DATAIN20
from_zpu.memAWrite[21] => ram~22.DATAIN
from_zpu.memAWrite[21] => ram.DATAIN21
from_zpu.memAWrite[22] => ram~21.DATAIN
from_zpu.memAWrite[22] => ram.DATAIN22
from_zpu.memAWrite[23] => ram~20.DATAIN
from_zpu.memAWrite[23] => ram.DATAIN23
from_zpu.memAWrite[24] => ram~19.DATAIN
from_zpu.memAWrite[24] => ram.DATAIN24
from_zpu.memAWrite[25] => ram~18.DATAIN
from_zpu.memAWrite[25] => ram.DATAIN25
from_zpu.memAWrite[26] => ram~17.DATAIN
from_zpu.memAWrite[26] => ram.DATAIN26
from_zpu.memAWrite[27] => ram~16.DATAIN
from_zpu.memAWrite[27] => ram.DATAIN27
from_zpu.memAWrite[28] => ram~15.DATAIN
from_zpu.memAWrite[28] => ram.DATAIN28
from_zpu.memAWrite[29] => ram~14.DATAIN
from_zpu.memAWrite[29] => ram.DATAIN29
from_zpu.memAWrite[30] => ram~13.DATAIN
from_zpu.memAWrite[30] => ram.DATAIN30
from_zpu.memAWrite[31] => ram~12.DATAIN
from_zpu.memAWrite[31] => ram.DATAIN31
from_zpu.memAAddr[2] => ram~11.DATAIN
from_zpu.memAAddr[2] => ram.WADDR
from_zpu.memAAddr[2] => ram.RADDR
from_zpu.memAAddr[3] => ram~10.DATAIN
from_zpu.memAAddr[3] => ram.WADDR1
from_zpu.memAAddr[3] => ram.RADDR1
from_zpu.memAAddr[4] => ram~9.DATAIN
from_zpu.memAAddr[4] => ram.WADDR2
from_zpu.memAAddr[4] => ram.RADDR2
from_zpu.memAAddr[5] => ram~8.DATAIN
from_zpu.memAAddr[5] => ram.WADDR3
from_zpu.memAAddr[5] => ram.RADDR3
from_zpu.memAAddr[6] => ram~7.DATAIN
from_zpu.memAAddr[6] => ram.WADDR4
from_zpu.memAAddr[6] => ram.RADDR4
from_zpu.memAAddr[7] => ram~6.DATAIN
from_zpu.memAAddr[7] => ram.WADDR5
from_zpu.memAAddr[7] => ram.RADDR5
from_zpu.memAAddr[8] => ram~5.DATAIN
from_zpu.memAAddr[8] => ram.WADDR6
from_zpu.memAAddr[8] => ram.RADDR6
from_zpu.memAAddr[9] => ram~4.DATAIN
from_zpu.memAAddr[9] => ram.WADDR7
from_zpu.memAAddr[9] => ram.RADDR7
from_zpu.memAAddr[10] => ram~3.DATAIN
from_zpu.memAAddr[10] => ram.WADDR8
from_zpu.memAAddr[10] => ram.RADDR8
from_zpu.memAAddr[11] => ram~2.DATAIN
from_zpu.memAAddr[11] => ram.WADDR9
from_zpu.memAAddr[11] => ram.RADDR9
from_zpu.memAAddr[12] => ram~1.DATAIN
from_zpu.memAAddr[12] => ram.WADDR10
from_zpu.memAAddr[12] => ram.RADDR10
from_zpu.memAAddr[13] => ram~0.DATAIN
from_zpu.memAAddr[13] => ram.WADDR11
from_zpu.memAAddr[13] => ram.RADDR11
from_zpu.memAAddr[14] => ~NO_FANOUT~
from_zpu.memAAddr[15] => ~NO_FANOUT~
from_zpu.memAWriteEnable => ram~89.DATAIN
from_zpu.memAWriteEnable => ram.WE
to_zpu.memBRead[0] <= to_zpu.memBRead[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memBRead[1] <= to_zpu.memBRead[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memBRead[2] <= to_zpu.memBRead[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memBRead[3] <= to_zpu.memBRead[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memBRead[4] <= to_zpu.memBRead[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memBRead[5] <= to_zpu.memBRead[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memBRead[6] <= to_zpu.memBRead[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memBRead[7] <= to_zpu.memBRead[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memBRead[8] <= to_zpu.memBRead[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memBRead[9] <= to_zpu.memBRead[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memBRead[10] <= to_zpu.memBRead[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memBRead[11] <= to_zpu.memBRead[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memBRead[12] <= to_zpu.memBRead[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memBRead[13] <= to_zpu.memBRead[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memBRead[14] <= to_zpu.memBRead[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memBRead[15] <= to_zpu.memBRead[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memBRead[16] <= to_zpu.memBRead[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memBRead[17] <= to_zpu.memBRead[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memBRead[18] <= to_zpu.memBRead[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memBRead[19] <= to_zpu.memBRead[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memBRead[20] <= to_zpu.memBRead[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memBRead[21] <= to_zpu.memBRead[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memBRead[22] <= to_zpu.memBRead[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memBRead[23] <= to_zpu.memBRead[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memBRead[24] <= to_zpu.memBRead[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memBRead[25] <= to_zpu.memBRead[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memBRead[26] <= to_zpu.memBRead[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memBRead[27] <= to_zpu.memBRead[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memBRead[28] <= to_zpu.memBRead[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memBRead[29] <= to_zpu.memBRead[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memBRead[30] <= to_zpu.memBRead[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memBRead[31] <= to_zpu.memBRead[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memARead[0] <= to_zpu.memARead[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memARead[1] <= to_zpu.memARead[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memARead[2] <= to_zpu.memARead[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memARead[3] <= to_zpu.memARead[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memARead[4] <= to_zpu.memARead[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memARead[5] <= to_zpu.memARead[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memARead[6] <= to_zpu.memARead[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memARead[7] <= to_zpu.memARead[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memARead[8] <= to_zpu.memARead[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memARead[9] <= to_zpu.memARead[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memARead[10] <= to_zpu.memARead[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memARead[11] <= to_zpu.memARead[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memARead[12] <= to_zpu.memARead[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memARead[13] <= to_zpu.memARead[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memARead[14] <= to_zpu.memARead[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memARead[15] <= to_zpu.memARead[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memARead[16] <= to_zpu.memARead[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memARead[17] <= to_zpu.memARead[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memARead[18] <= to_zpu.memARead[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memARead[19] <= to_zpu.memARead[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memARead[20] <= to_zpu.memARead[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memARead[21] <= to_zpu.memARead[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memARead[22] <= to_zpu.memARead[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memARead[23] <= to_zpu.memARead[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memARead[24] <= to_zpu.memARead[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memARead[25] <= to_zpu.memARead[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memARead[26] <= to_zpu.memARead[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memARead[27] <= to_zpu.memARead[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memARead[28] <= to_zpu.memARead[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memARead[29] <= to_zpu.memARead[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memARead[30] <= to_zpu.memARead[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
to_zpu.memARead[31] <= to_zpu.memARead[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|CtrlModule:control|zpu_core_flex:zpu
clk => cachedprogramword[0].CLK
clk => cachedprogramword[1].CLK
clk => cachedprogramword[2].CLK
clk => cachedprogramword[3].CLK
clk => cachedprogramword[4].CLK
clk => cachedprogramword[5].CLK
clk => cachedprogramword[6].CLK
clk => cachedprogramword[7].CLK
clk => cachedprogramword[8].CLK
clk => cachedprogramword[9].CLK
clk => cachedprogramword[10].CLK
clk => cachedprogramword[11].CLK
clk => cachedprogramword[12].CLK
clk => cachedprogramword[13].CLK
clk => cachedprogramword[14].CLK
clk => cachedprogramword[15].CLK
clk => cachedprogramword[16].CLK
clk => cachedprogramword[17].CLK
clk => cachedprogramword[18].CLK
clk => cachedprogramword[19].CLK
clk => cachedprogramword[20].CLK
clk => cachedprogramword[21].CLK
clk => cachedprogramword[22].CLK
clk => cachedprogramword[23].CLK
clk => cachedprogramword[24].CLK
clk => cachedprogramword[25].CLK
clk => cachedprogramword[26].CLK
clk => cachedprogramword[27].CLK
clk => cachedprogramword[28].CLK
clk => cachedprogramword[29].CLK
clk => cachedprogramword[30].CLK
clk => cachedprogramword[31].CLK
clk => mem_write[0]~reg0.CLK
clk => mem_write[1]~reg0.CLK
clk => mem_write[2]~reg0.CLK
clk => mem_write[3]~reg0.CLK
clk => mem_write[4]~reg0.CLK
clk => mem_write[5]~reg0.CLK
clk => mem_write[6]~reg0.CLK
clk => mem_write[7]~reg0.CLK
clk => mem_write[8]~reg0.CLK
clk => mem_write[9]~reg0.CLK
clk => mem_write[10]~reg0.CLK
clk => mem_write[11]~reg0.CLK
clk => mem_write[12]~reg0.CLK
clk => mem_write[13]~reg0.CLK
clk => mem_write[14]~reg0.CLK
clk => mem_write[15]~reg0.CLK
clk => mem_write[16]~reg0.CLK
clk => mem_write[17]~reg0.CLK
clk => mem_write[18]~reg0.CLK
clk => mem_write[19]~reg0.CLK
clk => mem_write[20]~reg0.CLK
clk => mem_write[21]~reg0.CLK
clk => mem_write[22]~reg0.CLK
clk => mem_write[23]~reg0.CLK
clk => mem_write[24]~reg0.CLK
clk => mem_write[25]~reg0.CLK
clk => mem_write[26]~reg0.CLK
clk => mem_write[27]~reg0.CLK
clk => mem_write[28]~reg0.CLK
clk => mem_write[29]~reg0.CLK
clk => mem_write[30]~reg0.CLK
clk => mem_write[31]~reg0.CLK
clk => shift_sign.CLK
clk => shift_direction.CLK
clk => out_mem_addr[0]~reg0.CLK
clk => out_mem_addr[1]~reg0.CLK
clk => out_mem_addr[2]~reg0.CLK
clk => out_mem_addr[3]~reg0.CLK
clk => out_mem_addr[4]~reg0.CLK
clk => out_mem_addr[5]~reg0.CLK
clk => out_mem_addr[6]~reg0.CLK
clk => out_mem_addr[7]~reg0.CLK
clk => out_mem_addr[8]~reg0.CLK
clk => out_mem_addr[9]~reg0.CLK
clk => out_mem_addr[10]~reg0.CLK
clk => out_mem_addr[11]~reg0.CLK
clk => out_mem_addr[12]~reg0.CLK
clk => out_mem_addr[13]~reg0.CLK
clk => out_mem_addr[14]~reg0.CLK
clk => out_mem_addr[15]~reg0.CLK
clk => out_mem_addr[16]~reg0.CLK
clk => out_mem_addr[17]~reg0.CLK
clk => out_mem_addr[18]~reg0.CLK
clk => out_mem_addr[19]~reg0.CLK
clk => out_mem_addr[20]~reg0.CLK
clk => opcode_saved[0].CLK
clk => opcode_saved[1].CLK
clk => opcode_saved[4].CLK
clk => comparison_sign_mod.CLK
clk => comparison_sub_result[0].CLK
clk => comparison_sub_result[1].CLK
clk => comparison_sub_result[2].CLK
clk => comparison_sub_result[3].CLK
clk => comparison_sub_result[4].CLK
clk => comparison_sub_result[5].CLK
clk => comparison_sub_result[6].CLK
clk => comparison_sub_result[7].CLK
clk => comparison_sub_result[8].CLK
clk => comparison_sub_result[9].CLK
clk => comparison_sub_result[10].CLK
clk => comparison_sub_result[11].CLK
clk => comparison_sub_result[12].CLK
clk => comparison_sub_result[13].CLK
clk => comparison_sub_result[14].CLK
clk => comparison_sub_result[15].CLK
clk => comparison_sub_result[16].CLK
clk => comparison_sub_result[17].CLK
clk => comparison_sub_result[18].CLK
clk => comparison_sub_result[19].CLK
clk => comparison_sub_result[20].CLK
clk => comparison_sub_result[21].CLK
clk => comparison_sub_result[22].CLK
clk => comparison_sub_result[23].CLK
clk => comparison_sub_result[24].CLK
clk => comparison_sub_result[25].CLK
clk => comparison_sub_result[26].CLK
clk => comparison_sub_result[27].CLK
clk => comparison_sub_result[28].CLK
clk => comparison_sub_result[29].CLK
clk => comparison_sub_result[30].CLK
clk => comparison_sub_result[31].CLK
clk => comparison_sub_result[32].CLK
clk => add_low[0].CLK
clk => add_low[1].CLK
clk => add_low[2].CLK
clk => add_low[3].CLK
clk => add_low[4].CLK
clk => add_low[5].CLK
clk => add_low[6].CLK
clk => add_low[7].CLK
clk => add_low[8].CLK
clk => add_low[9].CLK
clk => add_low[10].CLK
clk => add_low[11].CLK
clk => add_low[12].CLK
clk => add_low[13].CLK
clk => add_low[14].CLK
clk => add_low[15].CLK
clk => add_low[16].CLK
clk => add_low[17].CLK
clk => shift_count[0].CLK
clk => shift_count[1].CLK
clk => shift_count[2].CLK
clk => shift_count[3].CLK
clk => shift_count[4].CLK
clk => shift_count[5].CLK
clk => shift_reg[0].CLK
clk => shift_reg[1].CLK
clk => shift_reg[2].CLK
clk => shift_reg[3].CLK
clk => shift_reg[4].CLK
clk => shift_reg[5].CLK
clk => shift_reg[6].CLK
clk => shift_reg[7].CLK
clk => shift_reg[8].CLK
clk => shift_reg[9].CLK
clk => shift_reg[10].CLK
clk => shift_reg[11].CLK
clk => shift_reg[12].CLK
clk => shift_reg[13].CLK
clk => shift_reg[14].CLK
clk => shift_reg[15].CLK
clk => shift_reg[16].CLK
clk => shift_reg[17].CLK
clk => shift_reg[18].CLK
clk => shift_reg[19].CLK
clk => shift_reg[20].CLK
clk => shift_reg[21].CLK
clk => shift_reg[22].CLK
clk => shift_reg[23].CLK
clk => shift_reg[24].CLK
clk => shift_reg[25].CLK
clk => shift_reg[26].CLK
clk => shift_reg[27].CLK
clk => shift_reg[28].CLK
clk => shift_reg[29].CLK
clk => shift_reg[30].CLK
clk => shift_reg[31].CLK
clk => opcode[0].CLK
clk => opcode[1].CLK
clk => opcode[2].CLK
clk => opcode[3].CLK
clk => opcode[4].CLK
clk => opcode[5].CLK
clk => opcode[6].CLK
clk => fetchneeded.CLK
clk => inInterrupt.CLK
clk => memBWrite[0].CLK
clk => memBWrite[1].CLK
clk => memBWrite[2].CLK
clk => memBWrite[3].CLK
clk => memBWrite[4].CLK
clk => memBWrite[5].CLK
clk => memBWrite[6].CLK
clk => memBWrite[7].CLK
clk => memBWrite[8].CLK
clk => memBWrite[9].CLK
clk => memBWrite[10].CLK
clk => memBWrite[11].CLK
clk => memBWrite[12].CLK
clk => memBWrite[13].CLK
clk => memBWrite[14].CLK
clk => memBWrite[15].CLK
clk => memBWrite[16].CLK
clk => memBWrite[17].CLK
clk => memBWrite[18].CLK
clk => memBWrite[19].CLK
clk => memBWrite[20].CLK
clk => memBWrite[21].CLK
clk => memBWrite[22].CLK
clk => memBWrite[23].CLK
clk => memBWrite[24].CLK
clk => memBWrite[25].CLK
clk => memBWrite[26].CLK
clk => memBWrite[27].CLK
clk => memBWrite[28].CLK
clk => memBWrite[29].CLK
clk => memBWrite[30].CLK
clk => memBWrite[31].CLK
clk => memAWrite[0].CLK
clk => memAWrite[1].CLK
clk => memAWrite[2].CLK
clk => memAWrite[3].CLK
clk => memAWrite[4].CLK
clk => memAWrite[5].CLK
clk => memAWrite[6].CLK
clk => memAWrite[7].CLK
clk => memAWrite[8].CLK
clk => memAWrite[9].CLK
clk => memAWrite[10].CLK
clk => memAWrite[11].CLK
clk => memAWrite[12].CLK
clk => memAWrite[13].CLK
clk => memAWrite[14].CLK
clk => memAWrite[15].CLK
clk => memAWrite[16].CLK
clk => memAWrite[17].CLK
clk => memAWrite[18].CLK
clk => memAWrite[19].CLK
clk => memAWrite[20].CLK
clk => memAWrite[21].CLK
clk => memAWrite[22].CLK
clk => memAWrite[23].CLK
clk => memAWrite[24].CLK
clk => memAWrite[25].CLK
clk => memAWrite[26].CLK
clk => memAWrite[27].CLK
clk => memAWrite[28].CLK
clk => memAWrite[29].CLK
clk => memAWrite[30].CLK
clk => memAWrite[31].CLK
clk => out_mem_hEnable~reg0.CLK
clk => out_mem_bEnable~reg0.CLK
clk => out_mem_readEnable~reg0.CLK
clk => out_mem_writeEnable~reg0.CLK
clk => memBWriteEnable.CLK
clk => memAWriteEnable.CLK
clk => memBAddr[2].CLK
clk => memBAddr[3].CLK
clk => memBAddr[4].CLK
clk => memBAddr[5].CLK
clk => memBAddr[6].CLK
clk => memBAddr[7].CLK
clk => memBAddr[8].CLK
clk => memBAddr[9].CLK
clk => memBAddr[10].CLK
clk => memBAddr[11].CLK
clk => memBAddr[12].CLK
clk => memBAddr[13].CLK
clk => memAAddr[2].CLK
clk => memAAddr[3].CLK
clk => memAAddr[4].CLK
clk => memAAddr[5].CLK
clk => memAAddr[6].CLK
clk => memAAddr[7].CLK
clk => memAAddr[8].CLK
clk => memAAddr[9].CLK
clk => memAAddr[10].CLK
clk => memAAddr[11].CLK
clk => memAAddr[12].CLK
clk => memAAddr[13].CLK
clk => idim_flag.CLK
clk => pc[0].CLK
clk => pc[1].CLK
clk => pc[2].CLK
clk => pc[3].CLK
clk => pc[4].CLK
clk => pc[5].CLK
clk => pc[6].CLK
clk => pc[7].CLK
clk => pc[8].CLK
clk => pc[9].CLK
clk => pc[10].CLK
clk => pc[11].CLK
clk => pc[12].CLK
clk => pc[13].CLK
clk => sp[2].CLK
clk => sp[3].CLK
clk => sp[4].CLK
clk => sp[5].CLK
clk => sp[6].CLK
clk => sp[7].CLK
clk => sp[8].CLK
clk => sp[9].CLK
clk => sp[10].CLK
clk => sp[11].CLK
clk => sp[12].CLK
clk => sp[13].CLK
clk => break~reg0.CLK
clk => decodedOpcode~1.DATAIN
clk => state~29.DATAIN
reset => decodedOpcode.Decoded_Shift.OUTPUTSELECT
reset => decodedOpcode.Decoded_Call.OUTPUTSELECT
reset => decodedOpcode.Decoded_EqBranch.OUTPUTSELECT
reset => decodedOpcode.Decoded_EqNeq.OUTPUTSELECT
reset => decodedOpcode.Decoded_Comparison.OUTPUTSELECT
reset => decodedOpcode.Decoded_Sub.OUTPUTSELECT
reset => decodedOpcode.Decoded_Mult.OUTPUTSELECT
reset => decodedOpcode.Decoded_Interrupt.OUTPUTSELECT
reset => decodedOpcode.Decoded_PopSP.OUTPUTSELECT
reset => decodedOpcode.Decoded_StoreBH.OUTPUTSELECT
reset => decodedOpcode.Decoded_Store.OUTPUTSELECT
reset => decodedOpcode.Decoded_Flip.OUTPUTSELECT
reset => decodedOpcode.Decoded_Xor.OUTPUTSELECT
reset => decodedOpcode.Decoded_Not.OUTPUTSELECT
reset => decodedOpcode.Decoded_LoadBH.OUTPUTSELECT
reset => decodedOpcode.Decoded_Load.OUTPUTSELECT
reset => decodedOpcode.Decoded_And.OUTPUTSELECT
reset => decodedOpcode.Decoded_Or.OUTPUTSELECT
reset => decodedOpcode.Decoded_Add.OUTPUTSELECT
reset => decodedOpcode.Decoded_PopPC.OUTPUTSELECT
reset => decodedOpcode.Decoded_PushSP.OUTPUTSELECT
reset => decodedOpcode.Decoded_Break.OUTPUTSELECT
reset => decodedOpcode.Decoded_Emulate.OUTPUTSELECT
reset => decodedOpcode.Decoded_AddSP.OUTPUTSELECT
reset => decodedOpcode.Decoded_StoreSP.OUTPUTSELECT
reset => decodedOpcode.Decoded_LoadSP.OUTPUTSELECT
reset => decodedOpcode.Decoded_ImShift.OUTPUTSELECT
reset => decodedOpcode.Decoded_Im.OUTPUTSELECT
reset => decodedOpcode.Decoded_Nop.OUTPUTSELECT
reset => fetchneeded.PRESET
reset => inInterrupt.ACLR
reset => memBWrite[0].ACLR
reset => memBWrite[1].ACLR
reset => memBWrite[2].ACLR
reset => memBWrite[3].ACLR
reset => memBWrite[4].ACLR
reset => memBWrite[5].ACLR
reset => memBWrite[6].ACLR
reset => memBWrite[7].ACLR
reset => memBWrite[8].ACLR
reset => memBWrite[9].ACLR
reset => memBWrite[10].ACLR
reset => memBWrite[11].ACLR
reset => memBWrite[12].ACLR
reset => memBWrite[13].ACLR
reset => memBWrite[14].ACLR
reset => memBWrite[15].ACLR
reset => memBWrite[16].ACLR
reset => memBWrite[17].ACLR
reset => memBWrite[18].ACLR
reset => memBWrite[19].ACLR
reset => memBWrite[20].ACLR
reset => memBWrite[21].ACLR
reset => memBWrite[22].ACLR
reset => memBWrite[23].ACLR
reset => memBWrite[24].ACLR
reset => memBWrite[25].ACLR
reset => memBWrite[26].ACLR
reset => memBWrite[27].ACLR
reset => memBWrite[28].ACLR
reset => memBWrite[29].ACLR
reset => memBWrite[30].ACLR
reset => memBWrite[31].ACLR
reset => memAWrite[0].ACLR
reset => memAWrite[1].ACLR
reset => memAWrite[2].ACLR
reset => memAWrite[3].ACLR
reset => memAWrite[4].ACLR
reset => memAWrite[5].ACLR
reset => memAWrite[6].ACLR
reset => memAWrite[7].ACLR
reset => memAWrite[8].ACLR
reset => memAWrite[9].ACLR
reset => memAWrite[10].ACLR
reset => memAWrite[11].ACLR
reset => memAWrite[12].ACLR
reset => memAWrite[13].ACLR
reset => memAWrite[14].ACLR
reset => memAWrite[15].ACLR
reset => memAWrite[16].ACLR
reset => memAWrite[17].ACLR
reset => memAWrite[18].ACLR
reset => memAWrite[19].ACLR
reset => memAWrite[20].ACLR
reset => memAWrite[21].ACLR
reset => memAWrite[22].ACLR
reset => memAWrite[23].ACLR
reset => memAWrite[24].ACLR
reset => memAWrite[25].ACLR
reset => memAWrite[26].ACLR
reset => memAWrite[27].ACLR
reset => memAWrite[28].ACLR
reset => memAWrite[29].ACLR
reset => memAWrite[30].ACLR
reset => memAWrite[31].ACLR
reset => out_mem_hEnable~reg0.ACLR
reset => out_mem_bEnable~reg0.ACLR
reset => out_mem_readEnable~reg0.ACLR
reset => out_mem_writeEnable~reg0.ACLR
reset => memBWriteEnable.ACLR
reset => memAWriteEnable.ACLR
reset => memBAddr[2].ACLR
reset => memBAddr[3].ACLR
reset => memBAddr[4].ACLR
reset => memBAddr[5].ACLR
reset => memBAddr[6].ACLR
reset => memBAddr[7].ACLR
reset => memBAddr[8].ACLR
reset => memBAddr[9].ACLR
reset => memBAddr[10].ACLR
reset => memBAddr[11].ACLR
reset => memBAddr[12].ACLR
reset => memBAddr[13].ACLR
reset => memAAddr[2].ACLR
reset => memAAddr[3].ACLR
reset => memAAddr[4].ACLR
reset => memAAddr[5].ACLR
reset => memAAddr[6].ACLR
reset => memAAddr[7].ACLR
reset => memAAddr[8].ACLR
reset => memAAddr[9].ACLR
reset => memAAddr[10].ACLR
reset => memAAddr[11].ACLR
reset => memAAddr[12].ACLR
reset => memAAddr[13].ACLR
reset => idim_flag.ACLR
reset => pc[0].ACLR
reset => pc[1].ACLR
reset => pc[2].ACLR
reset => pc[3].ACLR
reset => pc[4].ACLR
reset => pc[5].ACLR
reset => pc[6].ACLR
reset => pc[7].ACLR
reset => pc[8].ACLR
reset => pc[9].ACLR
reset => pc[10].ACLR
reset => pc[11].ACLR
reset => pc[12].ACLR
reset => pc[13].ACLR
reset => sp[2].ACLR
reset => sp[3].PRESET
reset => sp[4].PRESET
reset => sp[5].PRESET
reset => sp[6].PRESET
reset => sp[7].PRESET
reset => sp[8].PRESET
reset => sp[9].PRESET
reset => sp[10].PRESET
reset => sp[11].PRESET
reset => sp[12].PRESET
reset => sp[13].PRESET
reset => break~reg0.ACLR
reset => state~31.DATAIN
reset => opcode[6].ENA
reset => opcode[5].ENA
reset => opcode[4].ENA
reset => opcode[3].ENA
reset => opcode[2].ENA
reset => opcode[1].ENA
reset => opcode[0].ENA
reset => shift_reg[31].ENA
reset => shift_reg[30].ENA
reset => shift_reg[29].ENA
reset => shift_reg[28].ENA
reset => shift_reg[27].ENA
reset => shift_reg[26].ENA
reset => shift_reg[25].ENA
reset => shift_reg[24].ENA
reset => shift_reg[23].ENA
reset => shift_reg[22].ENA
reset => shift_reg[21].ENA
reset => shift_reg[20].ENA
reset => shift_reg[19].ENA
reset => shift_reg[18].ENA
reset => shift_reg[17].ENA
reset => shift_reg[16].ENA
reset => shift_reg[15].ENA
reset => shift_reg[14].ENA
reset => shift_reg[13].ENA
reset => shift_reg[12].ENA
reset => shift_reg[11].ENA
reset => shift_reg[10].ENA
reset => shift_reg[9].ENA
reset => shift_reg[8].ENA
reset => shift_reg[7].ENA
reset => shift_reg[6].ENA
reset => shift_reg[5].ENA
reset => shift_reg[4].ENA
reset => shift_reg[3].ENA
reset => shift_reg[2].ENA
reset => shift_reg[1].ENA
reset => shift_reg[0].ENA
reset => shift_count[5].ENA
reset => shift_count[4].ENA
reset => shift_count[3].ENA
reset => shift_count[2].ENA
reset => shift_count[1].ENA
reset => shift_count[0].ENA
reset => add_low[17].ENA
reset => add_low[16].ENA
reset => add_low[15].ENA
reset => add_low[14].ENA
reset => add_low[13].ENA
reset => add_low[12].ENA
reset => add_low[11].ENA
reset => add_low[10].ENA
reset => add_low[9].ENA
reset => add_low[8].ENA
reset => add_low[7].ENA
reset => add_low[6].ENA
reset => add_low[5].ENA
reset => add_low[4].ENA
reset => add_low[3].ENA
reset => add_low[2].ENA
reset => add_low[1].ENA
reset => add_low[0].ENA
reset => comparison_sub_result[32].ENA
reset => comparison_sub_result[31].ENA
reset => comparison_sub_result[30].ENA
reset => comparison_sub_result[29].ENA
reset => comparison_sub_result[28].ENA
reset => comparison_sub_result[27].ENA
reset => comparison_sub_result[26].ENA
reset => comparison_sub_result[25].ENA
reset => comparison_sub_result[24].ENA
reset => comparison_sub_result[23].ENA
reset => comparison_sub_result[22].ENA
reset => comparison_sub_result[21].ENA
reset => comparison_sub_result[20].ENA
reset => comparison_sub_result[19].ENA
reset => comparison_sub_result[18].ENA
reset => comparison_sub_result[17].ENA
reset => comparison_sub_result[16].ENA
reset => comparison_sub_result[15].ENA
reset => comparison_sub_result[14].ENA
reset => comparison_sub_result[13].ENA
reset => comparison_sub_result[12].ENA
reset => comparison_sub_result[11].ENA
reset => comparison_sub_result[10].ENA
reset => comparison_sub_result[9].ENA
reset => comparison_sub_result[8].ENA
reset => comparison_sub_result[7].ENA
reset => comparison_sub_result[6].ENA
reset => comparison_sub_result[5].ENA
reset => comparison_sub_result[4].ENA
reset => comparison_sub_result[3].ENA
reset => comparison_sub_result[2].ENA
reset => comparison_sub_result[1].ENA
reset => comparison_sub_result[0].ENA
reset => cachedprogramword[0].ENA
reset => comparison_sign_mod.ENA
reset => opcode_saved[4].ENA
reset => opcode_saved[1].ENA
reset => opcode_saved[0].ENA
reset => out_mem_addr[20]~reg0.ENA
reset => out_mem_addr[19]~reg0.ENA
reset => out_mem_addr[18]~reg0.ENA
reset => out_mem_addr[17]~reg0.ENA
reset => out_mem_addr[16]~reg0.ENA
reset => out_mem_addr[15]~reg0.ENA
reset => out_mem_addr[14]~reg0.ENA
reset => out_mem_addr[13]~reg0.ENA
reset => out_mem_addr[12]~reg0.ENA
reset => out_mem_addr[11]~reg0.ENA
reset => out_mem_addr[10]~reg0.ENA
reset => out_mem_addr[9]~reg0.ENA
reset => out_mem_addr[8]~reg0.ENA
reset => out_mem_addr[7]~reg0.ENA
reset => out_mem_addr[6]~reg0.ENA
reset => out_mem_addr[5]~reg0.ENA
reset => out_mem_addr[4]~reg0.ENA
reset => out_mem_addr[3]~reg0.ENA
reset => out_mem_addr[2]~reg0.ENA
reset => out_mem_addr[1]~reg0.ENA
reset => out_mem_addr[0]~reg0.ENA
reset => shift_direction.ENA
reset => shift_sign.ENA
reset => mem_write[31]~reg0.ENA
reset => mem_write[30]~reg0.ENA
reset => mem_write[29]~reg0.ENA
reset => mem_write[28]~reg0.ENA
reset => mem_write[27]~reg0.ENA
reset => mem_write[26]~reg0.ENA
reset => mem_write[25]~reg0.ENA
reset => mem_write[24]~reg0.ENA
reset => mem_write[23]~reg0.ENA
reset => mem_write[22]~reg0.ENA
reset => mem_write[21]~reg0.ENA
reset => mem_write[20]~reg0.ENA
reset => mem_write[19]~reg0.ENA
reset => mem_write[18]~reg0.ENA
reset => mem_write[17]~reg0.ENA
reset => mem_write[16]~reg0.ENA
reset => mem_write[15]~reg0.ENA
reset => mem_write[14]~reg0.ENA
reset => mem_write[13]~reg0.ENA
reset => mem_write[12]~reg0.ENA
reset => mem_write[11]~reg0.ENA
reset => mem_write[10]~reg0.ENA
reset => mem_write[9]~reg0.ENA
reset => mem_write[8]~reg0.ENA
reset => mem_write[7]~reg0.ENA
reset => mem_write[6]~reg0.ENA
reset => mem_write[5]~reg0.ENA
reset => mem_write[4]~reg0.ENA
reset => mem_write[3]~reg0.ENA
reset => mem_write[2]~reg0.ENA
reset => mem_write[1]~reg0.ENA
reset => mem_write[0]~reg0.ENA
reset => cachedprogramword[31].ENA
reset => cachedprogramword[30].ENA
reset => cachedprogramword[29].ENA
reset => cachedprogramword[28].ENA
reset => cachedprogramword[27].ENA
reset => cachedprogramword[26].ENA
reset => cachedprogramword[25].ENA
reset => cachedprogramword[24].ENA
reset => cachedprogramword[23].ENA
reset => cachedprogramword[22].ENA
reset => cachedprogramword[21].ENA
reset => cachedprogramword[20].ENA
reset => cachedprogramword[19].ENA
reset => cachedprogramword[18].ENA
reset => cachedprogramword[17].ENA
reset => cachedprogramword[16].ENA
reset => cachedprogramword[15].ENA
reset => cachedprogramword[14].ENA
reset => cachedprogramword[13].ENA
reset => cachedprogramword[12].ENA
reset => cachedprogramword[11].ENA
reset => cachedprogramword[10].ENA
reset => cachedprogramword[9].ENA
reset => cachedprogramword[8].ENA
reset => cachedprogramword[7].ENA
reset => cachedprogramword[6].ENA
reset => cachedprogramword[5].ENA
reset => cachedprogramword[4].ENA
reset => cachedprogramword[3].ENA
reset => cachedprogramword[2].ENA
reset => cachedprogramword[1].ENA
enable => ~NO_FANOUT~
in_mem_busy => memAAddr.OUTPUTSELECT
in_mem_busy => memAAddr.OUTPUTSELECT
in_mem_busy => memAAddr.OUTPUTSELECT
in_mem_busy => memAAddr.OUTPUTSELECT
in_mem_busy => memAAddr.OUTPUTSELECT
in_mem_busy => memAAddr.OUTPUTSELECT
in_mem_busy => memAAddr.OUTPUTSELECT
in_mem_busy => memAAddr.OUTPUTSELECT
in_mem_busy => memAAddr.OUTPUTSELECT
in_mem_busy => memAAddr.OUTPUTSELECT
in_mem_busy => memAAddr.OUTPUTSELECT
in_mem_busy => memAAddr.OUTPUTSELECT
in_mem_busy => out_mem_bEnable.OUTPUTSELECT
in_mem_busy => out_mem_hEnable.OUTPUTSELECT
in_mem_busy => Selector191.IN4
in_mem_busy => state.OUTPUTSELECT
in_mem_busy => state.OUTPUTSELECT
in_mem_busy => out_mem_bEnable.OUTPUTSELECT
in_mem_busy => out_mem_hEnable.OUTPUTSELECT
in_mem_busy => state.OUTPUTSELECT
in_mem_busy => state.OUTPUTSELECT
in_mem_busy => state.OUTPUTSELECT
in_mem_busy => state.OUTPUTSELECT
in_mem_busy => state.OUTPUTSELECT
in_mem_busy => state.OUTPUTSELECT
in_mem_busy => state.OUTPUTSELECT
in_mem_busy => state.OUTPUTSELECT
in_mem_busy => state.OUTPUTSELECT
in_mem_busy => state.OUTPUTSELECT
in_mem_busy => state.OUTPUTSELECT
in_mem_busy => state.OUTPUTSELECT
in_mem_busy => state.OUTPUTSELECT
in_mem_busy => state.OUTPUTSELECT
in_mem_busy => state.OUTPUTSELECT
in_mem_busy => state.OUTPUTSELECT
in_mem_busy => state.OUTPUTSELECT
in_mem_busy => state.OUTPUTSELECT
in_mem_busy => state.OUTPUTSELECT
in_mem_busy => state.OUTPUTSELECT
in_mem_busy => state.OUTPUTSELECT
in_mem_busy => state.OUTPUTSELECT
in_mem_busy => state.OUTPUTSELECT
in_mem_busy => state.OUTPUTSELECT
in_mem_busy => state.OUTPUTSELECT
in_mem_busy => state.OUTPUTSELECT
in_mem_busy => state.OUTPUTSELECT
in_mem_busy => state.OUTPUTSELECT
in_mem_busy => Selector191.IN5
mem_read[0] => Selector223.IN17
mem_read[1] => Selector222.IN17
mem_read[2] => Selector221.IN17
mem_read[3] => Selector220.IN17
mem_read[4] => Selector219.IN17
mem_read[5] => Selector218.IN17
mem_read[6] => Selector217.IN17
mem_read[7] => Selector216.IN17
mem_read[8] => memAWrite.DATAB
mem_read[8] => Selector215.IN17
mem_read[9] => memAWrite.DATAB
mem_read[9] => Selector214.IN17
mem_read[10] => memAWrite.DATAB
mem_read[10] => Selector213.IN17
mem_read[11] => memAWrite.DATAB
mem_read[11] => Selector212.IN17
mem_read[12] => memAWrite.DATAB
mem_read[12] => Selector211.IN17
mem_read[13] => memAWrite.DATAB
mem_read[13] => Selector210.IN17
mem_read[14] => memAWrite.DATAB
mem_read[14] => Selector209.IN17
mem_read[15] => memAWrite.DATAB
mem_read[15] => Selector208.IN17
mem_read[16] => Selector207.IN17
mem_read[17] => Selector206.IN17
mem_read[18] => Selector205.IN17
mem_read[19] => Selector204.IN17
mem_read[20] => Selector203.IN17
mem_read[21] => Selector202.IN17
mem_read[22] => Selector201.IN17
mem_read[23] => Selector200.IN17
mem_read[24] => Selector199.IN17
mem_read[25] => Selector198.IN17
mem_read[26] => Selector197.IN17
mem_read[27] => Selector196.IN17
mem_read[28] => Selector195.IN17
mem_read[29] => Selector194.IN17
mem_read[30] => Selector193.IN17
mem_read[31] => Selector192.IN17
mem_write[0] <= mem_write[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write[1] <= mem_write[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write[2] <= mem_write[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write[3] <= mem_write[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write[4] <= mem_write[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write[5] <= mem_write[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write[6] <= mem_write[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write[7] <= mem_write[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write[8] <= mem_write[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write[9] <= mem_write[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write[10] <= mem_write[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write[11] <= mem_write[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write[12] <= mem_write[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write[13] <= mem_write[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write[14] <= mem_write[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write[15] <= mem_write[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write[16] <= mem_write[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write[17] <= mem_write[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write[18] <= mem_write[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write[19] <= mem_write[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write[20] <= mem_write[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write[21] <= mem_write[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write[22] <= mem_write[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write[23] <= mem_write[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write[24] <= mem_write[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write[25] <= mem_write[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write[26] <= mem_write[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write[27] <= mem_write[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write[28] <= mem_write[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write[29] <= mem_write[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write[30] <= mem_write[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
mem_write[31] <= mem_write[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_mem_addr[0] <= out_mem_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_mem_addr[1] <= out_mem_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_mem_addr[2] <= out_mem_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_mem_addr[3] <= out_mem_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_mem_addr[4] <= out_mem_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_mem_addr[5] <= out_mem_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_mem_addr[6] <= out_mem_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_mem_addr[7] <= out_mem_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_mem_addr[8] <= out_mem_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_mem_addr[9] <= out_mem_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_mem_addr[10] <= out_mem_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_mem_addr[11] <= out_mem_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_mem_addr[12] <= out_mem_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_mem_addr[13] <= out_mem_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_mem_addr[14] <= out_mem_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_mem_addr[15] <= out_mem_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_mem_addr[16] <= out_mem_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_mem_addr[17] <= out_mem_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_mem_addr[18] <= out_mem_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_mem_addr[19] <= out_mem_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_mem_addr[20] <= out_mem_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_mem_writeEnable <= out_mem_writeEnable~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_mem_bEnable <= out_mem_bEnable~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_mem_hEnable <= out_mem_hEnable~reg0.DB_MAX_OUTPUT_PORT_TYPE
out_mem_readEnable <= out_mem_readEnable~reg0.DB_MAX_OUTPUT_PORT_TYPE
interrupt => opcodeControl.IN1
interrupt => inInterrupt.OUTPUTSELECT
break <= break~reg0.DB_MAX_OUTPUT_PORT_TYPE
from_rom.memBRead[0] => Equal25.IN63
from_rom.memBRead[0] => Add1.IN32
from_rom.memBRead[0] => Mult0.IN63
from_rom.memBRead[0] => Add2.IN64
from_rom.memBRead[0] => RESULT.IN0
from_rom.memBRead[0] => RESULT.IN0
from_rom.memBRead[0] => RESULT.IN0
from_rom.memBRead[0] => shift_reg.DATAB
from_rom.memBRead[0] => Selector223.IN19
from_rom.memBRead[0] => mem_write.DATAB
from_rom.memBRead[0] => cachedprogramword.DATAB
from_rom.memBRead[0] => Mux7.IN7
from_rom.memBRead[1] => Equal25.IN62
from_rom.memBRead[1] => Add1.IN31
from_rom.memBRead[1] => Mult0.IN62
from_rom.memBRead[1] => Add2.IN63
from_rom.memBRead[1] => RESULT.IN0
from_rom.memBRead[1] => RESULT.IN0
from_rom.memBRead[1] => RESULT.IN0
from_rom.memBRead[1] => shift_reg.DATAB
from_rom.memBRead[1] => Selector222.IN19
from_rom.memBRead[1] => mem_write.DATAB
from_rom.memBRead[1] => cachedprogramword.DATAB
from_rom.memBRead[1] => Mux6.IN7
from_rom.memBRead[2] => Equal25.IN61
from_rom.memBRead[2] => Add1.IN30
from_rom.memBRead[2] => Mult0.IN61
from_rom.memBRead[2] => Add2.IN62
from_rom.memBRead[2] => RESULT.IN0
from_rom.memBRead[2] => RESULT.IN0
from_rom.memBRead[2] => RESULT.IN0
from_rom.memBRead[2] => shift_reg.DATAB
from_rom.memBRead[2] => Selector221.IN19
from_rom.memBRead[2] => mem_write.DATAB
from_rom.memBRead[2] => cachedprogramword.DATAB
from_rom.memBRead[2] => Mux5.IN7
from_rom.memBRead[3] => Equal25.IN60
from_rom.memBRead[3] => Add1.IN29
from_rom.memBRead[3] => Mult0.IN60
from_rom.memBRead[3] => Add2.IN61
from_rom.memBRead[3] => RESULT.IN0
from_rom.memBRead[3] => RESULT.IN0
from_rom.memBRead[3] => RESULT.IN0
from_rom.memBRead[3] => shift_reg.DATAB
from_rom.memBRead[3] => Selector220.IN19
from_rom.memBRead[3] => mem_write.DATAB
from_rom.memBRead[3] => cachedprogramword.DATAB
from_rom.memBRead[3] => Mux4.IN7
from_rom.memBRead[4] => Equal25.IN59
from_rom.memBRead[4] => Add1.IN28
from_rom.memBRead[4] => Mult0.IN59
from_rom.memBRead[4] => Add2.IN60
from_rom.memBRead[4] => RESULT.IN0
from_rom.memBRead[4] => RESULT.IN0
from_rom.memBRead[4] => RESULT.IN0
from_rom.memBRead[4] => shift_reg.DATAB
from_rom.memBRead[4] => Selector219.IN19
from_rom.memBRead[4] => mem_write.DATAB
from_rom.memBRead[4] => cachedprogramword.DATAB
from_rom.memBRead[4] => Mux3.IN7
from_rom.memBRead[5] => Equal25.IN58
from_rom.memBRead[5] => Add1.IN27
from_rom.memBRead[5] => Mult0.IN58
from_rom.memBRead[5] => Add2.IN59
from_rom.memBRead[5] => RESULT.IN0
from_rom.memBRead[5] => RESULT.IN0
from_rom.memBRead[5] => RESULT.IN0
from_rom.memBRead[5] => shift_reg.DATAB
from_rom.memBRead[5] => Selector218.IN19
from_rom.memBRead[5] => mem_write.DATAB
from_rom.memBRead[5] => cachedprogramword.DATAB
from_rom.memBRead[5] => Mux2.IN7
from_rom.memBRead[6] => Equal25.IN57
from_rom.memBRead[6] => Add1.IN26
from_rom.memBRead[6] => Mult0.IN57
from_rom.memBRead[6] => Add2.IN58
from_rom.memBRead[6] => RESULT.IN0
from_rom.memBRead[6] => RESULT.IN0
from_rom.memBRead[6] => RESULT.IN0
from_rom.memBRead[6] => shift_reg.DATAB
from_rom.memBRead[6] => Selector217.IN19
from_rom.memBRead[6] => mem_write.DATAB
from_rom.memBRead[6] => cachedprogramword.DATAB
from_rom.memBRead[6] => Mux1.IN7
from_rom.memBRead[7] => Equal25.IN56
from_rom.memBRead[7] => Add1.IN25
from_rom.memBRead[7] => Mult0.IN56
from_rom.memBRead[7] => Add2.IN57
from_rom.memBRead[7] => RESULT.IN0
from_rom.memBRead[7] => RESULT.IN0
from_rom.memBRead[7] => RESULT.IN0
from_rom.memBRead[7] => shift_reg.DATAB
from_rom.memBRead[7] => Selector216.IN19
from_rom.memBRead[7] => mem_write.DATAB
from_rom.memBRead[7] => cachedprogramword.DATAB
from_rom.memBRead[7] => Mux0.IN7
from_rom.memBRead[8] => Equal25.IN55
from_rom.memBRead[8] => Add1.IN24
from_rom.memBRead[8] => Mult0.IN55
from_rom.memBRead[8] => Add2.IN56
from_rom.memBRead[8] => RESULT.IN0
from_rom.memBRead[8] => RESULT.IN0
from_rom.memBRead[8] => RESULT.IN0
from_rom.memBRead[8] => shift_reg.DATAB
from_rom.memBRead[8] => Selector215.IN19
from_rom.memBRead[8] => mem_write.DATAB
from_rom.memBRead[8] => cachedprogramword.DATAB
from_rom.memBRead[8] => Mux7.IN6
from_rom.memBRead[9] => Equal25.IN54
from_rom.memBRead[9] => Add1.IN23
from_rom.memBRead[9] => Mult0.IN54
from_rom.memBRead[9] => Add2.IN55
from_rom.memBRead[9] => RESULT.IN0
from_rom.memBRead[9] => RESULT.IN0
from_rom.memBRead[9] => RESULT.IN0
from_rom.memBRead[9] => shift_reg.DATAB
from_rom.memBRead[9] => Selector214.IN19
from_rom.memBRead[9] => mem_write.DATAB
from_rom.memBRead[9] => cachedprogramword.DATAB
from_rom.memBRead[9] => Mux6.IN6
from_rom.memBRead[10] => Equal25.IN53
from_rom.memBRead[10] => Add1.IN22
from_rom.memBRead[10] => Mult0.IN53
from_rom.memBRead[10] => Add2.IN54
from_rom.memBRead[10] => RESULT.IN0
from_rom.memBRead[10] => RESULT.IN0
from_rom.memBRead[10] => RESULT.IN0
from_rom.memBRead[10] => shift_reg.DATAB
from_rom.memBRead[10] => Selector213.IN19
from_rom.memBRead[10] => mem_write.DATAB
from_rom.memBRead[10] => cachedprogramword.DATAB
from_rom.memBRead[10] => Mux5.IN6
from_rom.memBRead[11] => Equal25.IN52
from_rom.memBRead[11] => Add1.IN21
from_rom.memBRead[11] => Mult0.IN52
from_rom.memBRead[11] => Add2.IN53
from_rom.memBRead[11] => RESULT.IN0
from_rom.memBRead[11] => RESULT.IN0
from_rom.memBRead[11] => RESULT.IN0
from_rom.memBRead[11] => shift_reg.DATAB
from_rom.memBRead[11] => Selector212.IN19
from_rom.memBRead[11] => mem_write.DATAB
from_rom.memBRead[11] => cachedprogramword.DATAB
from_rom.memBRead[11] => Mux4.IN6
from_rom.memBRead[12] => Equal25.IN51
from_rom.memBRead[12] => Add1.IN20
from_rom.memBRead[12] => Mult0.IN51
from_rom.memBRead[12] => Add2.IN52
from_rom.memBRead[12] => RESULT.IN0
from_rom.memBRead[12] => RESULT.IN0
from_rom.memBRead[12] => RESULT.IN0
from_rom.memBRead[12] => shift_reg.DATAB
from_rom.memBRead[12] => Selector211.IN19
from_rom.memBRead[12] => mem_write.DATAB
from_rom.memBRead[12] => cachedprogramword.DATAB
from_rom.memBRead[12] => Mux3.IN6
from_rom.memBRead[13] => Equal25.IN50
from_rom.memBRead[13] => Add1.IN19
from_rom.memBRead[13] => Mult0.IN50
from_rom.memBRead[13] => Add2.IN51
from_rom.memBRead[13] => RESULT.IN0
from_rom.memBRead[13] => RESULT.IN0
from_rom.memBRead[13] => RESULT.IN0
from_rom.memBRead[13] => shift_reg.DATAB
from_rom.memBRead[13] => Selector210.IN19
from_rom.memBRead[13] => mem_write.DATAB
from_rom.memBRead[13] => cachedprogramword.DATAB
from_rom.memBRead[13] => Mux2.IN6
from_rom.memBRead[14] => Equal25.IN49
from_rom.memBRead[14] => Add1.IN18
from_rom.memBRead[14] => Mult0.IN49
from_rom.memBRead[14] => Add2.IN50
from_rom.memBRead[14] => RESULT.IN0
from_rom.memBRead[14] => RESULT.IN0
from_rom.memBRead[14] => RESULT.IN0
from_rom.memBRead[14] => shift_reg.DATAB
from_rom.memBRead[14] => Selector209.IN19
from_rom.memBRead[14] => mem_write.DATAB
from_rom.memBRead[14] => cachedprogramword.DATAB
from_rom.memBRead[14] => Mux1.IN6
from_rom.memBRead[15] => Equal25.IN48
from_rom.memBRead[15] => Add1.IN17
from_rom.memBRead[15] => Mult0.IN48
from_rom.memBRead[15] => Add2.IN49
from_rom.memBRead[15] => RESULT.IN0
from_rom.memBRead[15] => RESULT.IN0
from_rom.memBRead[15] => RESULT.IN0
from_rom.memBRead[15] => shift_reg.DATAB
from_rom.memBRead[15] => Selector208.IN19
from_rom.memBRead[15] => mem_write.DATAB
from_rom.memBRead[15] => cachedprogramword.DATAB
from_rom.memBRead[15] => Mux0.IN6
from_rom.memBRead[16] => Equal25.IN47
from_rom.memBRead[16] => Mult0.IN47
from_rom.memBRead[16] => Add2.IN48
from_rom.memBRead[16] => RESULT.IN0
from_rom.memBRead[16] => RESULT.IN0
from_rom.memBRead[16] => RESULT.IN0
from_rom.memBRead[16] => shift_reg.DATAB
from_rom.memBRead[16] => Add9.IN32
from_rom.memBRead[16] => Selector207.IN19
from_rom.memBRead[16] => mem_write.DATAB
from_rom.memBRead[16] => cachedprogramword.DATAB
from_rom.memBRead[16] => Mux7.IN5
from_rom.memBRead[17] => Equal25.IN46
from_rom.memBRead[17] => Mult0.IN46
from_rom.memBRead[17] => Add2.IN47
from_rom.memBRead[17] => RESULT.IN0
from_rom.memBRead[17] => RESULT.IN0
from_rom.memBRead[17] => RESULT.IN0
from_rom.memBRead[17] => shift_reg.DATAB
from_rom.memBRead[17] => Add9.IN31
from_rom.memBRead[17] => Selector206.IN19
from_rom.memBRead[17] => mem_write.DATAB
from_rom.memBRead[17] => cachedprogramword.DATAB
from_rom.memBRead[17] => Mux6.IN5
from_rom.memBRead[18] => Equal25.IN45
from_rom.memBRead[18] => Mult0.IN45
from_rom.memBRead[18] => Add2.IN46
from_rom.memBRead[18] => RESULT.IN0
from_rom.memBRead[18] => RESULT.IN0
from_rom.memBRead[18] => RESULT.IN0
from_rom.memBRead[18] => shift_reg.DATAB
from_rom.memBRead[18] => Add9.IN30
from_rom.memBRead[18] => Selector205.IN19
from_rom.memBRead[18] => mem_write.DATAB
from_rom.memBRead[18] => cachedprogramword.DATAB
from_rom.memBRead[18] => Mux5.IN5
from_rom.memBRead[19] => Equal25.IN44
from_rom.memBRead[19] => Mult0.IN44
from_rom.memBRead[19] => Add2.IN45
from_rom.memBRead[19] => RESULT.IN0
from_rom.memBRead[19] => RESULT.IN0
from_rom.memBRead[19] => RESULT.IN0
from_rom.memBRead[19] => shift_reg.DATAB
from_rom.memBRead[19] => Add9.IN29
from_rom.memBRead[19] => Selector204.IN19
from_rom.memBRead[19] => mem_write.DATAB
from_rom.memBRead[19] => cachedprogramword.DATAB
from_rom.memBRead[19] => Mux4.IN5
from_rom.memBRead[20] => Equal25.IN43
from_rom.memBRead[20] => Mult0.IN43
from_rom.memBRead[20] => Add2.IN44
from_rom.memBRead[20] => RESULT.IN0
from_rom.memBRead[20] => RESULT.IN0
from_rom.memBRead[20] => RESULT.IN0
from_rom.memBRead[20] => shift_reg.DATAB
from_rom.memBRead[20] => Add9.IN28
from_rom.memBRead[20] => Selector203.IN19
from_rom.memBRead[20] => mem_write.DATAB
from_rom.memBRead[20] => cachedprogramword.DATAB
from_rom.memBRead[20] => Mux3.IN5
from_rom.memBRead[21] => Equal25.IN42
from_rom.memBRead[21] => Mult0.IN42
from_rom.memBRead[21] => Add2.IN43
from_rom.memBRead[21] => RESULT.IN0
from_rom.memBRead[21] => RESULT.IN0
from_rom.memBRead[21] => RESULT.IN0
from_rom.memBRead[21] => shift_reg.DATAB
from_rom.memBRead[21] => Add9.IN27
from_rom.memBRead[21] => Selector202.IN19
from_rom.memBRead[21] => mem_write.DATAB
from_rom.memBRead[21] => cachedprogramword.DATAB
from_rom.memBRead[21] => Mux2.IN5
from_rom.memBRead[22] => Equal25.IN41
from_rom.memBRead[22] => Mult0.IN41
from_rom.memBRead[22] => Add2.IN42
from_rom.memBRead[22] => RESULT.IN0
from_rom.memBRead[22] => RESULT.IN0
from_rom.memBRead[22] => RESULT.IN0
from_rom.memBRead[22] => shift_reg.DATAB
from_rom.memBRead[22] => Add9.IN26
from_rom.memBRead[22] => Selector201.IN19
from_rom.memBRead[22] => mem_write.DATAB
from_rom.memBRead[22] => cachedprogramword.DATAB
from_rom.memBRead[22] => Mux1.IN5
from_rom.memBRead[23] => Equal25.IN40
from_rom.memBRead[23] => Mult0.IN40
from_rom.memBRead[23] => Add2.IN41
from_rom.memBRead[23] => RESULT.IN0
from_rom.memBRead[23] => RESULT.IN0
from_rom.memBRead[23] => RESULT.IN0
from_rom.memBRead[23] => shift_reg.DATAB
from_rom.memBRead[23] => Add9.IN25
from_rom.memBRead[23] => Selector200.IN19
from_rom.memBRead[23] => mem_write.DATAB
from_rom.memBRead[23] => cachedprogramword.DATAB
from_rom.memBRead[23] => Mux0.IN5
from_rom.memBRead[24] => Equal25.IN39
from_rom.memBRead[24] => Mult0.IN39
from_rom.memBRead[24] => Add2.IN40
from_rom.memBRead[24] => RESULT.IN0
from_rom.memBRead[24] => RESULT.IN0
from_rom.memBRead[24] => RESULT.IN0
from_rom.memBRead[24] => shift_reg.DATAB
from_rom.memBRead[24] => Add9.IN24
from_rom.memBRead[24] => Selector199.IN19
from_rom.memBRead[24] => mem_write.DATAB
from_rom.memBRead[24] => cachedprogramword.DATAB
from_rom.memBRead[24] => Mux7.IN4
from_rom.memBRead[25] => Equal25.IN38
from_rom.memBRead[25] => Mult0.IN38
from_rom.memBRead[25] => Add2.IN39
from_rom.memBRead[25] => RESULT.IN0
from_rom.memBRead[25] => RESULT.IN0
from_rom.memBRead[25] => RESULT.IN0
from_rom.memBRead[25] => shift_reg.DATAB
from_rom.memBRead[25] => Add9.IN23
from_rom.memBRead[25] => Selector198.IN19
from_rom.memBRead[25] => mem_write.DATAB
from_rom.memBRead[25] => cachedprogramword.DATAB
from_rom.memBRead[25] => Mux6.IN4
from_rom.memBRead[26] => Equal25.IN37
from_rom.memBRead[26] => Mult0.IN37
from_rom.memBRead[26] => Add2.IN38
from_rom.memBRead[26] => RESULT.IN0
from_rom.memBRead[26] => RESULT.IN0
from_rom.memBRead[26] => RESULT.IN0
from_rom.memBRead[26] => shift_reg.DATAB
from_rom.memBRead[26] => Add9.IN22
from_rom.memBRead[26] => Selector197.IN19
from_rom.memBRead[26] => mem_write.DATAB
from_rom.memBRead[26] => cachedprogramword.DATAB
from_rom.memBRead[26] => Mux5.IN4
from_rom.memBRead[27] => Equal25.IN36
from_rom.memBRead[27] => Mult0.IN36
from_rom.memBRead[27] => Add2.IN37
from_rom.memBRead[27] => RESULT.IN0
from_rom.memBRead[27] => RESULT.IN0
from_rom.memBRead[27] => RESULT.IN0
from_rom.memBRead[27] => shift_reg.DATAB
from_rom.memBRead[27] => Add9.IN21
from_rom.memBRead[27] => Selector196.IN19
from_rom.memBRead[27] => mem_write.DATAB
from_rom.memBRead[27] => cachedprogramword.DATAB
from_rom.memBRead[27] => Mux4.IN4
from_rom.memBRead[28] => Equal25.IN35
from_rom.memBRead[28] => Mult0.IN35
from_rom.memBRead[28] => Add2.IN36
from_rom.memBRead[28] => RESULT.IN0
from_rom.memBRead[28] => RESULT.IN0
from_rom.memBRead[28] => RESULT.IN0
from_rom.memBRead[28] => shift_reg.DATAB
from_rom.memBRead[28] => Add9.IN20
from_rom.memBRead[28] => Selector195.IN19
from_rom.memBRead[28] => mem_write.DATAB
from_rom.memBRead[28] => cachedprogramword.DATAB
from_rom.memBRead[28] => Mux3.IN4
from_rom.memBRead[29] => Equal25.IN34
from_rom.memBRead[29] => Mult0.IN34
from_rom.memBRead[29] => Add2.IN35
from_rom.memBRead[29] => RESULT.IN0
from_rom.memBRead[29] => RESULT.IN0
from_rom.memBRead[29] => RESULT.IN0
from_rom.memBRead[29] => shift_reg.DATAB
from_rom.memBRead[29] => Add9.IN19
from_rom.memBRead[29] => Selector194.IN19
from_rom.memBRead[29] => mem_write.DATAB
from_rom.memBRead[29] => cachedprogramword.DATAB
from_rom.memBRead[29] => Mux2.IN4
from_rom.memBRead[30] => Equal25.IN33
from_rom.memBRead[30] => Mult0.IN33
from_rom.memBRead[30] => Add2.IN34
from_rom.memBRead[30] => RESULT.IN0
from_rom.memBRead[30] => RESULT.IN0
from_rom.memBRead[30] => RESULT.IN0
from_rom.memBRead[30] => shift_reg.DATAB
from_rom.memBRead[30] => Add9.IN18
from_rom.memBRead[30] => Selector193.IN19
from_rom.memBRead[30] => mem_write.DATAB
from_rom.memBRead[30] => cachedprogramword.DATAB
from_rom.memBRead[30] => Mux1.IN4
from_rom.memBRead[31] => Equal25.IN32
from_rom.memBRead[31] => Mult0.IN32
from_rom.memBRead[31] => Add2.IN33
from_rom.memBRead[31] => RESULT.IN0
from_rom.memBRead[31] => RESULT.IN0
from_rom.memBRead[31] => RESULT.IN0
from_rom.memBRead[31] => shift_sign.IN1
from_rom.memBRead[31] => shift_reg.DATAB
from_rom.memBRead[31] => Add9.IN17
from_rom.memBRead[31] => Selector192.IN19
from_rom.memBRead[31] => mem_write.DATAB
from_rom.memBRead[31] => cachedprogramword.DATAB
from_rom.memBRead[31] => Mux0.IN4
from_rom.memARead[0] => Add1.IN16
from_rom.memARead[0] => Mult0.IN31
from_rom.memARead[0] => memAWrite.DATAA
from_rom.memARead[0] => Add8.IN14
from_rom.memARead[0] => RESULT.IN1
from_rom.memARead[0] => RESULT.IN1
from_rom.memARead[0] => RESULT.IN1
from_rom.memARead[0] => Selector24.IN28
from_rom.memARead[0] => Selector69.IN6
from_rom.memARead[0] => Selector136.IN3
from_rom.memARead[0] => shift_count.DATAB
from_rom.memARead[0] => Selector223.IN18
from_rom.memARead[0] => Selector288.IN4
from_rom.memARead[0] => Selector55.IN25
from_rom.memARead[0] => Add2.IN32
from_rom.memARead[0] => memBWrite[0].DATAIN
from_rom.memARead[1] => Add1.IN15
from_rom.memARead[1] => Mult0.IN30
from_rom.memARead[1] => memAWrite.DATAA
from_rom.memARead[1] => Add8.IN13
from_rom.memARead[1] => RESULT.IN1
from_rom.memARead[1] => RESULT.IN1
from_rom.memARead[1] => RESULT.IN1
from_rom.memARead[1] => Selector25.IN28
from_rom.memARead[1] => Selector68.IN6
from_rom.memARead[1] => Selector135.IN3
from_rom.memARead[1] => shift_count.DATAB
from_rom.memARead[1] => Selector222.IN18
from_rom.memARead[1] => Selector287.IN4
from_rom.memARead[1] => Selector54.IN25
from_rom.memARead[1] => Add2.IN31
from_rom.memARead[1] => memBWrite[1].DATAIN
from_rom.memARead[2] => Add1.IN14
from_rom.memARead[2] => Mult0.IN29
from_rom.memARead[2] => memAWrite.DATAA
from_rom.memARead[2] => Add8.IN12
from_rom.memARead[2] => RESULT.IN1
from_rom.memARead[2] => RESULT.IN1
from_rom.memARead[2] => RESULT.IN1
from_rom.memARead[2] => memAAddr.DATAB
from_rom.memARead[2] => out_mem_addr.DATAA
from_rom.memARead[2] => Selector11.IN20
from_rom.memARead[2] => Selector26.IN28
from_rom.memARead[2] => Selector67.IN6
from_rom.memARead[2] => Selector134.IN3
from_rom.memARead[2] => shift_count.DATAB
from_rom.memARead[2] => Selector190.IN6
from_rom.memARead[2] => Selector221.IN18
from_rom.memARead[2] => Selector286.IN4
from_rom.memARead[2] => Selector53.IN24
from_rom.memARead[2] => Add2.IN30
from_rom.memARead[2] => memBWrite[2].DATAIN
from_rom.memARead[3] => Add1.IN13
from_rom.memARead[3] => Mult0.IN28
from_rom.memARead[3] => memAWrite.DATAA
from_rom.memARead[3] => Add8.IN11
from_rom.memARead[3] => RESULT.IN1
from_rom.memARead[3] => RESULT.IN1
from_rom.memARead[3] => RESULT.IN1
from_rom.memARead[3] => memAAddr.DATAB
from_rom.memARead[3] => out_mem_addr.DATAA
from_rom.memARead[3] => Selector10.IN20
from_rom.memARead[3] => Selector27.IN28
from_rom.memARead[3] => Selector66.IN6
from_rom.memARead[3] => Selector133.IN3
from_rom.memARead[3] => shift_count.DATAB
from_rom.memARead[3] => Selector189.IN6
from_rom.memARead[3] => Selector220.IN18
from_rom.memARead[3] => Selector285.IN4
from_rom.memARead[3] => Selector52.IN24
from_rom.memARead[3] => Add2.IN29
from_rom.memARead[3] => memBWrite[3].DATAIN
from_rom.memARead[4] => Add1.IN12
from_rom.memARead[4] => Mult0.IN27
from_rom.memARead[4] => memAWrite.DATAA
from_rom.memARead[4] => Add8.IN10
from_rom.memARead[4] => RESULT.IN1
from_rom.memARead[4] => RESULT.IN1
from_rom.memARead[4] => RESULT.IN1
from_rom.memARead[4] => memAAddr.DATAB
from_rom.memARead[4] => out_mem_addr.DATAA
from_rom.memARead[4] => Selector9.IN20
from_rom.memARead[4] => Selector28.IN28
from_rom.memARead[4] => Selector65.IN6
from_rom.memARead[4] => Selector132.IN3
from_rom.memARead[4] => shift_count.DATAB
from_rom.memARead[4] => Selector188.IN6
from_rom.memARead[4] => Selector219.IN18
from_rom.memARead[4] => Selector284.IN4
from_rom.memARead[4] => Selector51.IN24
from_rom.memARead[4] => Add2.IN28
from_rom.memARead[4] => memBWrite[4].DATAIN
from_rom.memARead[5] => Add1.IN11
from_rom.memARead[5] => Mult0.IN26
from_rom.memARead[5] => memAWrite.DATAA
from_rom.memARead[5] => Add8.IN9
from_rom.memARead[5] => RESULT.IN1
from_rom.memARead[5] => RESULT.IN1
from_rom.memARead[5] => RESULT.IN1
from_rom.memARead[5] => memAAddr.DATAB
from_rom.memARead[5] => out_mem_addr.DATAA
from_rom.memARead[5] => Selector8.IN20
from_rom.memARead[5] => Selector29.IN28
from_rom.memARead[5] => Selector64.IN5
from_rom.memARead[5] => Selector131.IN3
from_rom.memARead[5] => shift_count.DATAB
from_rom.memARead[5] => Selector187.IN6
from_rom.memARead[5] => Selector218.IN18
from_rom.memARead[5] => Selector283.IN4
from_rom.memARead[5] => Selector50.IN24
from_rom.memARead[5] => Add2.IN27
from_rom.memARead[5] => memBWrite[5].DATAIN
from_rom.memARead[6] => Add1.IN10
from_rom.memARead[6] => Mult0.IN25
from_rom.memARead[6] => memAWrite.DATAA
from_rom.memARead[6] => Add8.IN8
from_rom.memARead[6] => RESULT.IN1
from_rom.memARead[6] => RESULT.IN1
from_rom.memARead[6] => RESULT.IN1
from_rom.memARead[6] => memAAddr.DATAB
from_rom.memARead[6] => out_mem_addr.DATAA
from_rom.memARead[6] => Selector7.IN20
from_rom.memARead[6] => Selector30.IN28
from_rom.memARead[6] => Selector63.IN5
from_rom.memARead[6] => Selector130.IN3
from_rom.memARead[6] => Selector186.IN6
from_rom.memARead[6] => Selector217.IN18
from_rom.memARead[6] => Selector282.IN4
from_rom.memARead[6] => Selector49.IN24
from_rom.memARead[6] => Add2.IN26
from_rom.memARead[6] => memBWrite[6].DATAIN
from_rom.memARead[7] => Add1.IN9
from_rom.memARead[7] => Mult0.IN24
from_rom.memARead[7] => memAWrite.DATAA
from_rom.memARead[7] => Add8.IN7
from_rom.memARead[7] => RESULT.IN1
from_rom.memARead[7] => RESULT.IN1
from_rom.memARead[7] => RESULT.IN1
from_rom.memARead[7] => memAAddr.DATAB
from_rom.memARead[7] => out_mem_addr.DATAA
from_rom.memARead[7] => Selector6.IN20
from_rom.memARead[7] => Selector31.IN28
from_rom.memARead[7] => Selector62.IN5
from_rom.memARead[7] => Selector129.IN3
from_rom.memARead[7] => Selector185.IN6
from_rom.memARead[7] => Selector216.IN18
from_rom.memARead[7] => Selector281.IN4
from_rom.memARead[7] => Selector48.IN25
from_rom.memARead[7] => Add2.IN25
from_rom.memARead[7] => memBWrite[7].DATAIN
from_rom.memARead[8] => Add1.IN8
from_rom.memARead[8] => Mult0.IN23
from_rom.memARead[8] => memAWrite.DATAA
from_rom.memARead[8] => Add8.IN6
from_rom.memARead[8] => RESULT.IN1
from_rom.memARead[8] => RESULT.IN1
from_rom.memARead[8] => RESULT.IN1
from_rom.memARead[8] => memAAddr.DATAB
from_rom.memARead[8] => out_mem_addr.DATAA
from_rom.memARead[8] => Selector5.IN20
from_rom.memARead[8] => Selector32.IN28
from_rom.memARead[8] => Selector61.IN5
from_rom.memARead[8] => Selector128.IN3
from_rom.memARead[8] => Selector184.IN6
from_rom.memARead[8] => Selector215.IN18
from_rom.memARead[8] => Selector280.IN4
from_rom.memARead[8] => Selector47.IN25
from_rom.memARead[8] => Add2.IN24
from_rom.memARead[8] => memBWrite[8].DATAIN
from_rom.memARead[9] => Add1.IN7
from_rom.memARead[9] => Mult0.IN22
from_rom.memARead[9] => memAWrite.DATAA
from_rom.memARead[9] => Add8.IN5
from_rom.memARead[9] => RESULT.IN1
from_rom.memARead[9] => RESULT.IN1
from_rom.memARead[9] => RESULT.IN1
from_rom.memARead[9] => memAAddr.DATAB
from_rom.memARead[9] => out_mem_addr.DATAA
from_rom.memARead[9] => Selector4.IN20
from_rom.memARead[9] => Selector33.IN28
from_rom.memARead[9] => Selector60.IN5
from_rom.memARead[9] => Selector127.IN3
from_rom.memARead[9] => Selector183.IN6
from_rom.memARead[9] => Selector214.IN18
from_rom.memARead[9] => Selector279.IN4
from_rom.memARead[9] => Selector46.IN25
from_rom.memARead[9] => Add2.IN23
from_rom.memARead[9] => memBWrite[9].DATAIN
from_rom.memARead[10] => Add1.IN6
from_rom.memARead[10] => Mult0.IN21
from_rom.memARead[10] => memAWrite.DATAA
from_rom.memARead[10] => Add8.IN4
from_rom.memARead[10] => RESULT.IN1
from_rom.memARead[10] => RESULT.IN1
from_rom.memARead[10] => RESULT.IN1
from_rom.memARead[10] => memAAddr.DATAB
from_rom.memARead[10] => out_mem_addr.DATAA
from_rom.memARead[10] => Selector3.IN20
from_rom.memARead[10] => Selector34.IN28
from_rom.memARead[10] => Selector59.IN6
from_rom.memARead[10] => Selector126.IN3
from_rom.memARead[10] => Selector182.IN6
from_rom.memARead[10] => Selector213.IN18
from_rom.memARead[10] => Selector278.IN4
from_rom.memARead[10] => Selector45.IN25
from_rom.memARead[10] => Add2.IN22
from_rom.memARead[10] => memBWrite[10].DATAIN
from_rom.memARead[11] => Add1.IN5
from_rom.memARead[11] => Mult0.IN20
from_rom.memARead[11] => memAWrite.DATAA
from_rom.memARead[11] => Add8.IN3
from_rom.memARead[11] => RESULT.IN1
from_rom.memARead[11] => RESULT.IN1
from_rom.memARead[11] => RESULT.IN1
from_rom.memARead[11] => memAAddr.DATAB
from_rom.memARead[11] => out_mem_addr.DATAA
from_rom.memARead[11] => Selector2.IN20
from_rom.memARead[11] => Selector35.IN28
from_rom.memARead[11] => Selector58.IN6
from_rom.memARead[11] => Selector125.IN3
from_rom.memARead[11] => Selector181.IN6
from_rom.memARead[11] => Selector212.IN18
from_rom.memARead[11] => Selector277.IN4
from_rom.memARead[11] => Selector44.IN25
from_rom.memARead[11] => Add2.IN21
from_rom.memARead[11] => memBWrite[11].DATAIN
from_rom.memARead[12] => Add1.IN4
from_rom.memARead[12] => Mult0.IN19
from_rom.memARead[12] => memAWrite.DATAA
from_rom.memARead[12] => Add8.IN2
from_rom.memARead[12] => RESULT.IN1
from_rom.memARead[12] => RESULT.IN1
from_rom.memARead[12] => RESULT.IN1
from_rom.memARead[12] => memAAddr.DATAB
from_rom.memARead[12] => out_mem_addr.DATAA
from_rom.memARead[12] => Selector1.IN20
from_rom.memARead[12] => Selector36.IN28
from_rom.memARead[12] => Selector57.IN6
from_rom.memARead[12] => Selector124.IN3
from_rom.memARead[12] => Selector180.IN6
from_rom.memARead[12] => Selector211.IN18
from_rom.memARead[12] => Selector276.IN4
from_rom.memARead[12] => Selector43.IN25
from_rom.memARead[12] => Add2.IN20
from_rom.memARead[12] => memBWrite[12].DATAIN
from_rom.memARead[13] => Add1.IN3
from_rom.memARead[13] => Mult0.IN18
from_rom.memARead[13] => memAWrite.DATAA
from_rom.memARead[13] => Add8.IN1
from_rom.memARead[13] => RESULT.IN1
from_rom.memARead[13] => RESULT.IN1
from_rom.memARead[13] => RESULT.IN1
from_rom.memARead[13] => memAAddr.DATAB
from_rom.memARead[13] => out_mem_addr.DATAA
from_rom.memARead[13] => Selector0.IN20
from_rom.memARead[13] => Selector37.IN28
from_rom.memARead[13] => Selector56.IN6
from_rom.memARead[13] => Selector123.IN3
from_rom.memARead[13] => Selector179.IN6
from_rom.memARead[13] => Selector210.IN18
from_rom.memARead[13] => Selector275.IN4
from_rom.memARead[13] => Selector42.IN25
from_rom.memARead[13] => Add2.IN19
from_rom.memARead[13] => memBWrite[13].DATAIN
from_rom.memARead[14] => Add1.IN2
from_rom.memARead[14] => Mult0.IN17
from_rom.memARead[14] => memAWrite.DATAA
from_rom.memARead[14] => RESULT.IN1
from_rom.memARead[14] => RESULT.IN1
from_rom.memARead[14] => RESULT.IN1
from_rom.memARead[14] => Equal27.IN13
from_rom.memARead[14] => out_mem_addr.DATAA
from_rom.memARead[14] => Equal28.IN13
from_rom.memARead[14] => Selector38.IN28
from_rom.memARead[14] => Selector122.IN3
from_rom.memARead[14] => Selector209.IN18
from_rom.memARead[14] => Selector274.IN4
from_rom.memARead[14] => Selector41.IN27
from_rom.memARead[14] => Add2.IN18
from_rom.memARead[14] => memBWrite[14].DATAIN
from_rom.memARead[15] => Add1.IN1
from_rom.memARead[15] => Mult0.IN16
from_rom.memARead[15] => memAWrite.DATAA
from_rom.memARead[15] => RESULT.IN1
from_rom.memARead[15] => RESULT.IN1
from_rom.memARead[15] => RESULT.IN1
from_rom.memARead[15] => Equal27.IN12
from_rom.memARead[15] => out_mem_addr.DATAA
from_rom.memARead[15] => Equal28.IN12
from_rom.memARead[15] => Selector39.IN28
from_rom.memARead[15] => Selector121.IN3
from_rom.memARead[15] => Selector208.IN18
from_rom.memARead[15] => Selector273.IN4
from_rom.memARead[15] => Selector40.IN27
from_rom.memARead[15] => Add2.IN17
from_rom.memARead[15] => memBWrite[15].DATAIN
from_rom.memARead[16] => Mult0.IN15
from_rom.memARead[16] => memAWrite.DATAA
from_rom.memARead[16] => RESULT.IN1
from_rom.memARead[16] => RESULT.IN1
from_rom.memARead[16] => RESULT.IN1
from_rom.memARead[16] => Equal27.IN11
from_rom.memARead[16] => out_mem_addr.DATAA
from_rom.memARead[16] => Equal28.IN11
from_rom.memARead[16] => Selector40.IN28
from_rom.memARead[16] => Selector120.IN3
from_rom.memARead[16] => Add9.IN16
from_rom.memARead[16] => Selector207.IN18
from_rom.memARead[16] => Selector272.IN4
from_rom.memARead[16] => Selector39.IN27
from_rom.memARead[16] => Add2.IN16
from_rom.memARead[16] => memBWrite[16].DATAIN
from_rom.memARead[17] => Mult0.IN14
from_rom.memARead[17] => memAWrite.DATAA
from_rom.memARead[17] => RESULT.IN1
from_rom.memARead[17] => RESULT.IN1
from_rom.memARead[17] => RESULT.IN1
from_rom.memARead[17] => Equal27.IN10
from_rom.memARead[17] => out_mem_addr.DATAA
from_rom.memARead[17] => Equal28.IN10
from_rom.memARead[17] => Selector41.IN28
from_rom.memARead[17] => Selector119.IN3
from_rom.memARead[17] => Add9.IN15
from_rom.memARead[17] => Selector206.IN18
from_rom.memARead[17] => Selector271.IN4
from_rom.memARead[17] => Selector38.IN27
from_rom.memARead[17] => Add2.IN15
from_rom.memARead[17] => memBWrite[17].DATAIN
from_rom.memARead[18] => Mult0.IN13
from_rom.memARead[18] => memAWrite.DATAA
from_rom.memARead[18] => RESULT.IN1
from_rom.memARead[18] => RESULT.IN1
from_rom.memARead[18] => RESULT.IN1
from_rom.memARead[18] => Equal27.IN9
from_rom.memARead[18] => out_mem_addr.DATAA
from_rom.memARead[18] => Equal28.IN9
from_rom.memARead[18] => Selector42.IN26
from_rom.memARead[18] => Selector118.IN3
from_rom.memARead[18] => Add9.IN14
from_rom.memARead[18] => Selector205.IN18
from_rom.memARead[18] => Selector270.IN4
from_rom.memARead[18] => Selector37.IN27
from_rom.memARead[18] => Add2.IN14
from_rom.memARead[18] => memBWrite[18].DATAIN
from_rom.memARead[19] => Mult0.IN12
from_rom.memARead[19] => memAWrite.DATAA
from_rom.memARead[19] => RESULT.IN1
from_rom.memARead[19] => RESULT.IN1
from_rom.memARead[19] => RESULT.IN1
from_rom.memARead[19] => Equal27.IN8
from_rom.memARead[19] => out_mem_addr.DATAA
from_rom.memARead[19] => Equal28.IN8
from_rom.memARead[19] => Selector43.IN26
from_rom.memARead[19] => Selector117.IN3
from_rom.memARead[19] => Add9.IN13
from_rom.memARead[19] => Selector204.IN18
from_rom.memARead[19] => Selector269.IN4
from_rom.memARead[19] => Selector36.IN27
from_rom.memARead[19] => Add2.IN13
from_rom.memARead[19] => memBWrite[19].DATAIN
from_rom.memARead[20] => Mult0.IN11
from_rom.memARead[20] => memAWrite.DATAA
from_rom.memARead[20] => RESULT.IN1
from_rom.memARead[20] => RESULT.IN1
from_rom.memARead[20] => RESULT.IN1
from_rom.memARead[20] => Equal27.IN7
from_rom.memARead[20] => out_mem_addr.DATAA
from_rom.memARead[20] => Equal28.IN7
from_rom.memARead[20] => Selector44.IN26
from_rom.memARead[20] => Selector116.IN3
from_rom.memARead[20] => Add9.IN12
from_rom.memARead[20] => Selector203.IN18
from_rom.memARead[20] => Selector268.IN4
from_rom.memARead[20] => Selector35.IN27
from_rom.memARead[20] => Add2.IN12
from_rom.memARead[20] => memBWrite[20].DATAIN
from_rom.memARead[21] => Mult0.IN10
from_rom.memARead[21] => memAWrite.DATAA
from_rom.memARead[21] => RESULT.IN1
from_rom.memARead[21] => RESULT.IN1
from_rom.memARead[21] => RESULT.IN1
from_rom.memARead[21] => Selector45.IN26
from_rom.memARead[21] => Add9.IN11
from_rom.memARead[21] => Selector202.IN18
from_rom.memARead[21] => Selector34.IN27
from_rom.memARead[21] => Add2.IN11
from_rom.memARead[21] => memBWrite[21].DATAIN
from_rom.memARead[22] => Mult0.IN9
from_rom.memARead[22] => memAWrite.DATAA
from_rom.memARead[22] => RESULT.IN1
from_rom.memARead[22] => RESULT.IN1
from_rom.memARead[22] => RESULT.IN1
from_rom.memARead[22] => Selector46.IN26
from_rom.memARead[22] => Add9.IN10
from_rom.memARead[22] => Selector201.IN18
from_rom.memARead[22] => Selector33.IN27
from_rom.memARead[22] => Add2.IN10
from_rom.memARead[22] => memBWrite[22].DATAIN
from_rom.memARead[23] => Mult0.IN8
from_rom.memARead[23] => memAWrite.DATAA
from_rom.memARead[23] => RESULT.IN1
from_rom.memARead[23] => RESULT.IN1
from_rom.memARead[23] => RESULT.IN1
from_rom.memARead[23] => Selector47.IN26
from_rom.memARead[23] => Add9.IN9
from_rom.memARead[23] => Selector200.IN18
from_rom.memARead[23] => Selector32.IN27
from_rom.memARead[23] => Add2.IN9
from_rom.memARead[23] => memBWrite[23].DATAIN
from_rom.memARead[24] => Mult0.IN7
from_rom.memARead[24] => memAWrite.DATAA
from_rom.memARead[24] => RESULT.IN1
from_rom.memARead[24] => RESULT.IN1
from_rom.memARead[24] => RESULT.IN1
from_rom.memARead[24] => Selector48.IN26
from_rom.memARead[24] => Add9.IN8
from_rom.memARead[24] => Selector199.IN18
from_rom.memARead[24] => Selector31.IN27
from_rom.memARead[24] => Add2.IN8
from_rom.memARead[24] => memBWrite[24].DATAIN
from_rom.memARead[25] => Mult0.IN6
from_rom.memARead[25] => RESULT.IN1
from_rom.memARead[25] => RESULT.IN1
from_rom.memARead[25] => RESULT.IN1
from_rom.memARead[25] => Selector49.IN25
from_rom.memARead[25] => Add9.IN7
from_rom.memARead[25] => Selector198.IN18
from_rom.memARead[25] => Selector30.IN27
from_rom.memARead[25] => Add2.IN7
from_rom.memARead[25] => memBWrite[25].DATAIN
from_rom.memARead[26] => Mult0.IN5
from_rom.memARead[26] => RESULT.IN1
from_rom.memARead[26] => RESULT.IN1
from_rom.memARead[26] => RESULT.IN1
from_rom.memARead[26] => Selector50.IN25
from_rom.memARead[26] => Add9.IN6
from_rom.memARead[26] => Selector197.IN18
from_rom.memARead[26] => Selector29.IN27
from_rom.memARead[26] => Add2.IN6
from_rom.memARead[26] => memBWrite[26].DATAIN
from_rom.memARead[27] => Mult0.IN4
from_rom.memARead[27] => RESULT.IN1
from_rom.memARead[27] => RESULT.IN1
from_rom.memARead[27] => RESULT.IN1
from_rom.memARead[27] => Selector51.IN25
from_rom.memARead[27] => Add9.IN5
from_rom.memARead[27] => Selector196.IN18
from_rom.memARead[27] => Selector28.IN27
from_rom.memARead[27] => Add2.IN5
from_rom.memARead[27] => memBWrite[27].DATAIN
from_rom.memARead[28] => Mult0.IN3
from_rom.memARead[28] => RESULT.IN1
from_rom.memARead[28] => RESULT.IN1
from_rom.memARead[28] => RESULT.IN1
from_rom.memARead[28] => Selector52.IN25
from_rom.memARead[28] => Add9.IN4
from_rom.memARead[28] => Selector195.IN18
from_rom.memARead[28] => Selector27.IN27
from_rom.memARead[28] => Add2.IN4
from_rom.memARead[28] => memBWrite[28].DATAIN
from_rom.memARead[29] => Mult0.IN2
from_rom.memARead[29] => RESULT.IN1
from_rom.memARead[29] => RESULT.IN1
from_rom.memARead[29] => RESULT.IN1
from_rom.memARead[29] => Selector53.IN25
from_rom.memARead[29] => Add9.IN3
from_rom.memARead[29] => Selector194.IN18
from_rom.memARead[29] => Selector26.IN27
from_rom.memARead[29] => Add2.IN3
from_rom.memARead[29] => memBWrite[29].DATAIN
from_rom.memARead[30] => Mult0.IN1
from_rom.memARead[30] => RESULT.IN1
from_rom.memARead[30] => RESULT.IN1
from_rom.memARead[30] => RESULT.IN1
from_rom.memARead[30] => Selector54.IN26
from_rom.memARead[30] => Add9.IN2
from_rom.memARead[30] => Selector193.IN18
from_rom.memARead[30] => Selector25.IN27
from_rom.memARead[30] => Add2.IN2
from_rom.memARead[30] => memBWrite[30].DATAIN
from_rom.memARead[31] => Mult0.IN0
from_rom.memARead[31] => RESULT.IN1
from_rom.memARead[31] => RESULT.IN1
from_rom.memARead[31] => RESULT.IN1
from_rom.memARead[31] => Selector55.IN26
from_rom.memARead[31] => Add9.IN1
from_rom.memARead[31] => Selector192.IN18
from_rom.memARead[31] => Selector24.IN27
from_rom.memARead[31] => Add2.IN1
from_rom.memARead[31] => memBWrite[31].DATAIN
to_rom.memBWrite[0] <= memBWrite[0].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBWrite[1] <= memBWrite[1].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBWrite[2] <= memBWrite[2].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBWrite[3] <= memBWrite[3].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBWrite[4] <= memBWrite[4].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBWrite[5] <= memBWrite[5].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBWrite[6] <= memBWrite[6].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBWrite[7] <= memBWrite[7].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBWrite[8] <= memBWrite[8].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBWrite[9] <= memBWrite[9].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBWrite[10] <= memBWrite[10].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBWrite[11] <= memBWrite[11].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBWrite[12] <= memBWrite[12].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBWrite[13] <= memBWrite[13].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBWrite[14] <= memBWrite[14].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBWrite[15] <= memBWrite[15].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBWrite[16] <= memBWrite[16].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBWrite[17] <= memBWrite[17].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBWrite[18] <= memBWrite[18].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBWrite[19] <= memBWrite[19].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBWrite[20] <= memBWrite[20].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBWrite[21] <= memBWrite[21].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBWrite[22] <= memBWrite[22].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBWrite[23] <= memBWrite[23].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBWrite[24] <= memBWrite[24].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBWrite[25] <= memBWrite[25].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBWrite[26] <= memBWrite[26].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBWrite[27] <= memBWrite[27].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBWrite[28] <= memBWrite[28].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBWrite[29] <= memBWrite[29].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBWrite[30] <= memBWrite[30].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBWrite[31] <= memBWrite[31].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBAddr[2] <= memBAddr[2].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBAddr[3] <= memBAddr[3].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBAddr[4] <= memBAddr[4].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBAddr[5] <= memBAddr[5].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBAddr[6] <= memBAddr[6].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBAddr[7] <= memBAddr[7].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBAddr[8] <= memBAddr[8].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBAddr[9] <= memBAddr[9].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBAddr[10] <= memBAddr[10].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBAddr[11] <= memBAddr[11].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBAddr[12] <= memBAddr[12].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBAddr[13] <= memBAddr[13].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memBAddr[14] <= <GND>
to_rom.memBAddr[15] <= <GND>
to_rom.memBWriteEnable <= memBWriteEnable.DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAWrite[0] <= memAWrite[0].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAWrite[1] <= memAWrite[1].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAWrite[2] <= memAWrite[2].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAWrite[3] <= memAWrite[3].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAWrite[4] <= memAWrite[4].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAWrite[5] <= memAWrite[5].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAWrite[6] <= memAWrite[6].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAWrite[7] <= memAWrite[7].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAWrite[8] <= memAWrite[8].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAWrite[9] <= memAWrite[9].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAWrite[10] <= memAWrite[10].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAWrite[11] <= memAWrite[11].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAWrite[12] <= memAWrite[12].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAWrite[13] <= memAWrite[13].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAWrite[14] <= memAWrite[14].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAWrite[15] <= memAWrite[15].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAWrite[16] <= memAWrite[16].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAWrite[17] <= memAWrite[17].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAWrite[18] <= memAWrite[18].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAWrite[19] <= memAWrite[19].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAWrite[20] <= memAWrite[20].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAWrite[21] <= memAWrite[21].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAWrite[22] <= memAWrite[22].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAWrite[23] <= memAWrite[23].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAWrite[24] <= memAWrite[24].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAWrite[25] <= memAWrite[25].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAWrite[26] <= memAWrite[26].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAWrite[27] <= memAWrite[27].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAWrite[28] <= memAWrite[28].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAWrite[29] <= memAWrite[29].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAWrite[30] <= memAWrite[30].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAWrite[31] <= memAWrite[31].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAAddr[2] <= memAAddr[2].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAAddr[3] <= memAAddr[3].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAAddr[4] <= memAAddr[4].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAAddr[5] <= memAAddr[5].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAAddr[6] <= memAAddr[6].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAAddr[7] <= memAAddr[7].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAAddr[8] <= memAAddr[8].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAAddr[9] <= memAAddr[9].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAAddr[10] <= memAAddr[10].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAAddr[11] <= memAAddr[11].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAAddr[12] <= memAAddr[12].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAAddr[13] <= memAAddr[13].DB_MAX_OUTPUT_PORT_TYPE
to_rom.memAAddr[14] <= <GND>
to_rom.memAAddr[15] <= <GND>
to_rom.memAWriteEnable <= memAWriteEnable.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|CtrlModule:control|OnScreenDisplay:myosd
reset_n => osd_enable.ACLR
reset_n => xpos[11].ENA
reset_n => xpos[10].ENA
reset_n => xpos[9].ENA
reset_n => xpos[8].ENA
reset_n => xpos[7].ENA
reset_n => xpos[6].ENA
reset_n => xpos[5].ENA
reset_n => xpos[4].ENA
reset_n => xpos[3].ENA
reset_n => xpos[2].ENA
reset_n => xpos[1].ENA
reset_n => xpos[0].ENA
reset_n => ypos[11].ENA
reset_n => ypos[10].ENA
reset_n => ypos[9].ENA
reset_n => ypos[8].ENA
reset_n => ypos[7].ENA
reset_n => ypos[6].ENA
reset_n => ypos[5].ENA
reset_n => ypos[4].ENA
reset_n => ypos[3].ENA
reset_n => ypos[2].ENA
reset_n => ypos[1].ENA
reset_n => ypos[0].ENA
reset_n => pixelclock[3].ENA
reset_n => pixelclock[2].ENA
reset_n => pixelclock[1].ENA
reset_n => pixelclock[0].ENA
reset_n => hsync_pol.ENA
reset_n => vsync_pol.ENA
clk => dualportram_2rw_1clock_unreg:charram.clock
clk => ypixelpos[0].CLK
clk => ypixelpos[1].CLK
clk => ypixelpos[2].CLK
clk => ypixelpos[3].CLK
clk => ypixelpos[4].CLK
clk => ypixelpos[5].CLK
clk => ypixelpos[6].CLK
clk => ypixelpos[7].CLK
clk => ypixelpos[8].CLK
clk => ypixelpos[9].CLK
clk => ypixelpos[10].CLK
clk => ypixelpos[11].CLK
clk => vwindowactive.CLK
clk => xpixelpos[0].CLK
clk => xpixelpos[1].CLK
clk => xpixelpos[2].CLK
clk => xpixelpos[3].CLK
clk => xpixelpos[4].CLK
clk => xpixelpos[5].CLK
clk => xpixelpos[6].CLK
clk => xpixelpos[7].CLK
clk => xpixelpos[8].CLK
clk => xpixelpos[9].CLK
clk => xpixelpos[10].CLK
clk => xpixelpos[11].CLK
clk => hwindowactive.CLK
clk => vsync_pol.CLK
clk => hsync_pol.CLK
clk => pixelclock[0].CLK
clk => pixelclock[1].CLK
clk => pixelclock[2].CLK
clk => pixelclock[3].CLK
clk => ypos[0].CLK
clk => ypos[1].CLK
clk => ypos[2].CLK
clk => ypos[3].CLK
clk => ypos[4].CLK
clk => ypos[5].CLK
clk => ypos[6].CLK
clk => ypos[7].CLK
clk => ypos[8].CLK
clk => ypos[9].CLK
clk => ypos[10].CLK
clk => ypos[11].CLK
clk => xpos[0].CLK
clk => xpos[1].CLK
clk => xpos[2].CLK
clk => xpos[3].CLK
clk => xpos[4].CLK
clk => xpos[5].CLK
clk => xpos[6].CLK
clk => xpos[7].CLK
clk => xpos[8].CLK
clk => xpos[9].CLK
clk => xpos[10].CLK
clk => xpos[11].CLK
clk => osd_enable.CLK
clk => pix.CLK
clk => pixelcounter[0].CLK
clk => pixelcounter[1].CLK
clk => pixelcounter[2].CLK
clk => pixelcounter[3].CLK
clk => vframe[0].CLK
clk => vframe[1].CLK
clk => vframe[2].CLK
clk => vframe[3].CLK
clk => vframe[4].CLK
clk => vframe[5].CLK
clk => vframe[6].CLK
clk => vframe[7].CLK
clk => vframe[8].CLK
clk => vframe[9].CLK
clk => vframe[10].CLK
clk => vframe[11].CLK
clk => vframe[12].CLK
clk => vframe[13].CLK
clk => vframe[14].CLK
clk => vframe[15].CLK
clk => vcounter[0].CLK
clk => vcounter[1].CLK
clk => vcounter[2].CLK
clk => vcounter[3].CLK
clk => vcounter[4].CLK
clk => vcounter[5].CLK
clk => vcounter[6].CLK
clk => vcounter[7].CLK
clk => vcounter[8].CLK
clk => vcounter[9].CLK
clk => vcounter[10].CLK
clk => vcounter[11].CLK
clk => vcounter[12].CLK
clk => vcounter[13].CLK
clk => vcounter[14].CLK
clk => vcounter[15].CLK
clk => vsync_p.CLK
clk => vblank~reg0.CLK
clk => newframe.CLK
clk => hframe[0].CLK
clk => hframe[1].CLK
clk => hframe[2].CLK
clk => hframe[3].CLK
clk => hframe[4].CLK
clk => hframe[5].CLK
clk => hframe[6].CLK
clk => hframe[7].CLK
clk => hframe[8].CLK
clk => hframe[9].CLK
clk => hframe[10].CLK
clk => hframe[11].CLK
clk => hframe[12].CLK
clk => hframe[13].CLK
clk => hframe[14].CLK
clk => hframe[15].CLK
clk => newline.CLK
clk => hcounter[0].CLK
clk => hcounter[1].CLK
clk => hcounter[2].CLK
clk => hcounter[3].CLK
clk => hcounter[4].CLK
clk => hcounter[5].CLK
clk => hcounter[6].CLK
clk => hcounter[7].CLK
clk => hcounter[8].CLK
clk => hcounter[9].CLK
clk => hcounter[10].CLK
clk => hcounter[11].CLK
clk => hcounter[12].CLK
clk => hcounter[13].CLK
clk => hcounter[14].CLK
clk => hcounter[15].CLK
clk => hsync_p.CLK
clk => charrom_rom:charrom.clock
hsync_n => hcounter.OUTPUTSELECT
hsync_n => hcounter.OUTPUTSELECT
hsync_n => hcounter.OUTPUTSELECT
hsync_n => hcounter.OUTPUTSELECT
hsync_n => hcounter.OUTPUTSELECT
hsync_n => hcounter.OUTPUTSELECT
hsync_n => hcounter.OUTPUTSELECT
hsync_n => hcounter.OUTPUTSELECT
hsync_n => hcounter.OUTPUTSELECT
hsync_n => hcounter.OUTPUTSELECT
hsync_n => hcounter.OUTPUTSELECT
hsync_n => hcounter.OUTPUTSELECT
hsync_n => hcounter.OUTPUTSELECT
hsync_n => hcounter.OUTPUTSELECT
hsync_n => hcounter.OUTPUTSELECT
hsync_n => hcounter.OUTPUTSELECT
hsync_n => newline.OUTPUTSELECT
hsync_n => hsync_p.DATAIN
hsync_n => hframe[0].ENA
hsync_n => hframe[1].ENA
hsync_n => hframe[2].ENA
hsync_n => hframe[3].ENA
hsync_n => hframe[4].ENA
hsync_n => hframe[5].ENA
hsync_n => hframe[6].ENA
hsync_n => hframe[7].ENA
hsync_n => hframe[8].ENA
hsync_n => hframe[9].ENA
hsync_n => hframe[10].ENA
hsync_n => hframe[11].ENA
hsync_n => hframe[12].ENA
hsync_n => hframe[13].ENA
hsync_n => hframe[14].ENA
hsync_n => hframe[15].ENA
vsync_n => process_0.IN1
vsync_n => vframe.OUTPUTSELECT
vsync_n => vframe.OUTPUTSELECT
vsync_n => vframe.OUTPUTSELECT
vsync_n => vframe.OUTPUTSELECT
vsync_n => vframe.OUTPUTSELECT
vsync_n => vframe.OUTPUTSELECT
vsync_n => vframe.OUTPUTSELECT
vsync_n => vframe.OUTPUTSELECT
vsync_n => vframe.OUTPUTSELECT
vsync_n => vframe.OUTPUTSELECT
vsync_n => vframe.OUTPUTSELECT
vsync_n => vframe.OUTPUTSELECT
vsync_n => vframe.OUTPUTSELECT
vsync_n => vframe.OUTPUTSELECT
vsync_n => vframe.OUTPUTSELECT
vsync_n => vframe.OUTPUTSELECT
vsync_n => vcounter.OUTPUTSELECT
vsync_n => vcounter.OUTPUTSELECT
vsync_n => vcounter.OUTPUTSELECT
vsync_n => vcounter.OUTPUTSELECT
vsync_n => vcounter.OUTPUTSELECT
vsync_n => vcounter.OUTPUTSELECT
vsync_n => vcounter.OUTPUTSELECT
vsync_n => vcounter.OUTPUTSELECT
vsync_n => vcounter.OUTPUTSELECT
vsync_n => vcounter.OUTPUTSELECT
vsync_n => vcounter.OUTPUTSELECT
vsync_n => vcounter.OUTPUTSELECT
vsync_n => vcounter.OUTPUTSELECT
vsync_n => vcounter.OUTPUTSELECT
vsync_n => vcounter.OUTPUTSELECT
vsync_n => vcounter.OUTPUTSELECT
vsync_n => newframe.OUTPUTSELECT
vsync_n => vblank.OUTPUTSELECT
vsync_n => vsync_p.DATAIN
vblank <= vblank~reg0.DB_MAX_OUTPUT_PORT_TYPE
enabled <= osd_enable.DB_MAX_OUTPUT_PORT_TYPE
pixel <= pixel.DB_MAX_OUTPUT_PORT_TYPE
window <= window.DB_MAX_OUTPUT_PORT_TYPE
addr[0] => Mux0.IN7
addr[0] => Mux1.IN7
addr[0] => Mux2.IN7
addr[0] => Mux3.IN7
addr[0] => Mux4.IN7
addr[0] => Mux5.IN7
addr[0] => Mux6.IN7
addr[0] => Mux7.IN7
addr[0] => Mux8.IN7
addr[0] => Mux9.IN7
addr[0] => Mux10.IN7
addr[0] => Mux11.IN7
addr[0] => Mux12.IN7
addr[0] => Mux13.IN7
addr[0] => Mux14.IN7
addr[0] => Mux15.IN7
addr[0] => Mux16.IN7
addr[0] => Mux17.IN7
addr[0] => Mux18.IN7
addr[0] => Mux19.IN7
addr[0] => Mux20.IN7
addr[0] => Mux21.IN7
addr[0] => Mux22.IN7
addr[0] => Mux23.IN7
addr[0] => Mux24.IN7
addr[0] => Mux25.IN7
addr[0] => Mux26.IN7
addr[0] => Mux27.IN7
addr[0] => Mux28.IN7
addr[0] => Mux29.IN7
addr[0] => Mux30.IN7
addr[0] => dualportram_2rw_1clock_unreg:charram.address2[0]
addr[1] => Mux0.IN6
addr[1] => Mux1.IN6
addr[1] => Mux2.IN6
addr[1] => Mux3.IN6
addr[1] => Mux4.IN6
addr[1] => Mux5.IN6
addr[1] => Mux6.IN6
addr[1] => Mux7.IN6
addr[1] => Mux8.IN6
addr[1] => Mux9.IN6
addr[1] => Mux10.IN6
addr[1] => Mux11.IN6
addr[1] => Mux12.IN6
addr[1] => Mux13.IN6
addr[1] => Mux14.IN6
addr[1] => Mux15.IN6
addr[1] => Mux16.IN6
addr[1] => Mux17.IN6
addr[1] => Mux18.IN6
addr[1] => Mux19.IN6
addr[1] => Mux20.IN6
addr[1] => Mux21.IN6
addr[1] => Mux22.IN6
addr[1] => Mux23.IN6
addr[1] => Mux24.IN6
addr[1] => Mux25.IN6
addr[1] => Mux26.IN6
addr[1] => Mux27.IN6
addr[1] => Mux28.IN6
addr[1] => Mux29.IN6
addr[1] => Mux30.IN6
addr[1] => dualportram_2rw_1clock_unreg:charram.address2[1]
addr[2] => Mux0.IN5
addr[2] => Mux1.IN5
addr[2] => Mux2.IN5
addr[2] => Mux3.IN5
addr[2] => Mux4.IN5
addr[2] => Mux5.IN5
addr[2] => Mux6.IN5
addr[2] => Mux7.IN5
addr[2] => Mux8.IN5
addr[2] => Mux9.IN5
addr[2] => Mux10.IN5
addr[2] => Mux11.IN5
addr[2] => Mux12.IN5
addr[2] => Mux13.IN5
addr[2] => Mux14.IN5
addr[2] => Mux15.IN5
addr[2] => Mux16.IN5
addr[2] => Mux17.IN5
addr[2] => Mux18.IN5
addr[2] => Mux19.IN5
addr[2] => Mux20.IN5
addr[2] => Mux21.IN5
addr[2] => Mux22.IN5
addr[2] => Mux23.IN5
addr[2] => Mux24.IN5
addr[2] => Mux25.IN5
addr[2] => Mux26.IN5
addr[2] => Mux27.IN5
addr[2] => Mux28.IN5
addr[2] => Mux29.IN5
addr[2] => Mux30.IN5
addr[2] => dualportram_2rw_1clock_unreg:charram.address2[2]
addr[3] => Mux0.IN4
addr[3] => Mux1.IN4
addr[3] => Mux2.IN4
addr[3] => Mux3.IN4
addr[3] => Mux4.IN4
addr[3] => Mux5.IN4
addr[3] => Mux6.IN4
addr[3] => Mux7.IN4
addr[3] => Mux8.IN4
addr[3] => Mux9.IN4
addr[3] => Mux10.IN4
addr[3] => Mux11.IN4
addr[3] => Mux12.IN4
addr[3] => Mux13.IN4
addr[3] => Mux14.IN4
addr[3] => Mux15.IN4
addr[3] => Mux16.IN4
addr[3] => Mux17.IN4
addr[3] => Mux18.IN4
addr[3] => Mux19.IN4
addr[3] => Mux20.IN4
addr[3] => Mux21.IN4
addr[3] => Mux22.IN4
addr[3] => Mux23.IN4
addr[3] => Mux24.IN4
addr[3] => Mux25.IN4
addr[3] => Mux26.IN4
addr[3] => Mux27.IN4
addr[3] => Mux28.IN4
addr[3] => Mux29.IN4
addr[3] => Mux30.IN4
addr[3] => dualportram_2rw_1clock_unreg:charram.address2[3]
addr[4] => Mux0.IN3
addr[4] => Mux1.IN3
addr[4] => Mux2.IN3
addr[4] => Mux3.IN3
addr[4] => Mux4.IN3
addr[4] => Mux5.IN3
addr[4] => Mux6.IN3
addr[4] => Mux7.IN3
addr[4] => Mux8.IN3
addr[4] => Mux9.IN3
addr[4] => Mux10.IN3
addr[4] => Mux11.IN3
addr[4] => Mux12.IN3
addr[4] => Mux13.IN3
addr[4] => Mux14.IN3
addr[4] => Mux15.IN3
addr[4] => Mux16.IN3
addr[4] => Mux17.IN3
addr[4] => Mux18.IN3
addr[4] => Mux19.IN3
addr[4] => Mux20.IN3
addr[4] => Mux21.IN3
addr[4] => Mux22.IN3
addr[4] => Mux23.IN3
addr[4] => Mux24.IN3
addr[4] => Mux25.IN3
addr[4] => Mux26.IN3
addr[4] => Mux27.IN3
addr[4] => Mux28.IN3
addr[4] => Mux29.IN3
addr[4] => Mux30.IN3
addr[4] => data_out.OUTPUTSELECT
addr[4] => data_out.OUTPUTSELECT
addr[4] => data_out.OUTPUTSELECT
addr[4] => data_out.OUTPUTSELECT
addr[4] => data_out.OUTPUTSELECT
addr[4] => data_out.OUTPUTSELECT
addr[4] => data_out.OUTPUTSELECT
addr[4] => data_out.OUTPUTSELECT
addr[4] => data_out.OUTPUTSELECT
addr[4] => data_out.OUTPUTSELECT
addr[4] => data_out.OUTPUTSELECT
addr[4] => data_out.OUTPUTSELECT
addr[4] => data_out.OUTPUTSELECT
addr[4] => data_out.OUTPUTSELECT
addr[4] => data_out.OUTPUTSELECT
addr[4] => data_out.OUTPUTSELECT
addr[4] => dualportram_2rw_1clock_unreg:charram.address2[4]
addr[5] => Mux0.IN2
addr[5] => Mux1.IN2
addr[5] => Mux2.IN2
addr[5] => Mux3.IN2
addr[5] => Mux4.IN2
addr[5] => Mux5.IN2
addr[5] => Mux6.IN2
addr[5] => Mux7.IN2
addr[5] => Mux8.IN2
addr[5] => Mux9.IN2
addr[5] => Mux10.IN2
addr[5] => Mux11.IN2
addr[5] => Mux12.IN2
addr[5] => Mux13.IN2
addr[5] => Mux14.IN2
addr[5] => Mux15.IN2
addr[5] => Mux16.IN2
addr[5] => Mux17.IN2
addr[5] => Mux18.IN2
addr[5] => Mux19.IN2
addr[5] => Mux20.IN2
addr[5] => Mux21.IN2
addr[5] => Mux22.IN2
addr[5] => Mux23.IN2
addr[5] => Mux24.IN2
addr[5] => Mux25.IN2
addr[5] => Mux26.IN2
addr[5] => Mux27.IN2
addr[5] => Mux28.IN2
addr[5] => Mux29.IN2
addr[5] => Mux30.IN2
addr[5] => dualportram_2rw_1clock_unreg:charram.address2[5]
addr[6] => Mux0.IN1
addr[6] => Mux1.IN1
addr[6] => Mux2.IN1
addr[6] => Mux3.IN1
addr[6] => Mux4.IN1
addr[6] => Mux5.IN1
addr[6] => Mux6.IN1
addr[6] => Mux7.IN1
addr[6] => Mux8.IN1
addr[6] => Mux9.IN1
addr[6] => Mux10.IN1
addr[6] => Mux11.IN1
addr[6] => Mux12.IN1
addr[6] => Mux13.IN1
addr[6] => Mux14.IN1
addr[6] => Mux15.IN1
addr[6] => Mux16.IN1
addr[6] => Mux17.IN1
addr[6] => Mux18.IN1
addr[6] => Mux19.IN1
addr[6] => Mux20.IN1
addr[6] => Mux21.IN1
addr[6] => Mux22.IN1
addr[6] => Mux23.IN1
addr[6] => Mux24.IN1
addr[6] => Mux25.IN1
addr[6] => Mux26.IN1
addr[6] => Mux27.IN1
addr[6] => Mux28.IN1
addr[6] => Mux29.IN1
addr[6] => Mux30.IN1
addr[6] => dualportram_2rw_1clock_unreg:charram.address2[6]
addr[7] => Mux0.IN0
addr[7] => Mux1.IN0
addr[7] => Mux2.IN0
addr[7] => Mux3.IN0
addr[7] => Mux4.IN0
addr[7] => Mux5.IN0
addr[7] => Mux6.IN0
addr[7] => Mux7.IN0
addr[7] => Mux8.IN0
addr[7] => Mux9.IN0
addr[7] => Mux10.IN0
addr[7] => Mux11.IN0
addr[7] => Mux12.IN0
addr[7] => Mux13.IN0
addr[7] => Mux14.IN0
addr[7] => Mux15.IN0
addr[7] => Mux16.IN0
addr[7] => Mux17.IN0
addr[7] => Mux18.IN0
addr[7] => Mux19.IN0
addr[7] => Mux20.IN0
addr[7] => Mux21.IN0
addr[7] => Mux22.IN0
addr[7] => Mux23.IN0
addr[7] => Mux24.IN0
addr[7] => Mux25.IN0
addr[7] => Mux26.IN0
addr[7] => Mux27.IN0
addr[7] => Mux28.IN0
addr[7] => Mux29.IN0
addr[7] => Mux30.IN0
addr[7] => dualportram_2rw_1clock_unreg:charram.address2[7]
addr[8] => dualportram_2rw_1clock_unreg:charram.address2[8]
data_in[0] => Mux11.IN8
data_in[0] => Mux23.IN8
data_in[0] => Mux27.IN8
data_in[0] => Mux28.IN8
data_in[0] => dualportram_2rw_1clock_unreg:charram.data2[0]
data_in[1] => Mux10.IN8
data_in[1] => Mux22.IN8
data_in[1] => Mux26.IN8
data_in[1] => Mux29.IN8
data_in[1] => dualportram_2rw_1clock_unreg:charram.data2[1]
data_in[2] => Mux9.IN8
data_in[2] => Mux21.IN8
data_in[2] => Mux25.IN8
data_in[2] => Mux30.IN8
data_in[2] => dualportram_2rw_1clock_unreg:charram.data2[2]
data_in[3] => Mux8.IN8
data_in[3] => Mux20.IN8
data_in[3] => Mux24.IN8
data_in[3] => dualportram_2rw_1clock_unreg:charram.data2[3]
data_in[4] => Mux7.IN8
data_in[4] => Mux19.IN8
data_in[4] => dualportram_2rw_1clock_unreg:charram.data2[4]
data_in[5] => Mux6.IN8
data_in[5] => Mux18.IN8
data_in[5] => dualportram_2rw_1clock_unreg:charram.data2[5]
data_in[6] => Mux5.IN8
data_in[6] => Mux17.IN8
data_in[6] => dualportram_2rw_1clock_unreg:charram.data2[6]
data_in[7] => Mux4.IN8
data_in[7] => Mux16.IN8
data_in[8] => Mux3.IN8
data_in[8] => Mux15.IN8
data_in[9] => Mux2.IN8
data_in[9] => Mux14.IN8
data_in[10] => Mux1.IN8
data_in[10] => Mux13.IN8
data_in[11] => Mux0.IN8
data_in[11] => Mux12.IN8
data_in[12] => ~NO_FANOUT~
data_in[13] => ~NO_FANOUT~
data_in[14] => ~NO_FANOUT~
data_in[15] => ~NO_FANOUT~
data_out[0] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_out.DB_MAX_OUTPUT_PORT_TYPE
reg_wr => xpos.OUTPUTSELECT
reg_wr => xpos.OUTPUTSELECT
reg_wr => xpos.OUTPUTSELECT
reg_wr => xpos.OUTPUTSELECT
reg_wr => xpos.OUTPUTSELECT
reg_wr => xpos.OUTPUTSELECT
reg_wr => xpos.OUTPUTSELECT
reg_wr => xpos.OUTPUTSELECT
reg_wr => xpos.OUTPUTSELECT
reg_wr => xpos.OUTPUTSELECT
reg_wr => xpos.OUTPUTSELECT
reg_wr => xpos.OUTPUTSELECT
reg_wr => ypos.OUTPUTSELECT
reg_wr => ypos.OUTPUTSELECT
reg_wr => ypos.OUTPUTSELECT
reg_wr => ypos.OUTPUTSELECT
reg_wr => ypos.OUTPUTSELECT
reg_wr => ypos.OUTPUTSELECT
reg_wr => ypos.OUTPUTSELECT
reg_wr => ypos.OUTPUTSELECT
reg_wr => ypos.OUTPUTSELECT
reg_wr => ypos.OUTPUTSELECT
reg_wr => ypos.OUTPUTSELECT
reg_wr => ypos.OUTPUTSELECT
reg_wr => pixelclock.OUTPUTSELECT
reg_wr => pixelclock.OUTPUTSELECT
reg_wr => pixelclock.OUTPUTSELECT
reg_wr => pixelclock.OUTPUTSELECT
reg_wr => hsync_pol.OUTPUTSELECT
reg_wr => vsync_pol.OUTPUTSELECT
reg_wr => osd_enable.ENA
char_wr => dualportram_2rw_1clock_unreg:charram.wren2
char_q[0] <= dualportram_2rw_1clock_unreg:charram.q2[0]
char_q[1] <= dualportram_2rw_1clock_unreg:charram.q2[1]
char_q[2] <= dualportram_2rw_1clock_unreg:charram.q2[2]
char_q[3] <= dualportram_2rw_1clock_unreg:charram.q2[3]
char_q[4] <= dualportram_2rw_1clock_unreg:charram.q2[4]
char_q[5] <= dualportram_2rw_1clock_unreg:charram.q2[5]
char_q[6] <= dualportram_2rw_1clock_unreg:charram.q2[6]
char_q[7] <= <GND>


|NES_TOP|CtrlModule:control|OnScreenDisplay:myosd|DualPortRAM_2RW_1Clock_Unreg:charram
clock => ram[0][0].CLK
clock => ram[0][1].CLK
clock => ram[0][2].CLK
clock => ram[0][3].CLK
clock => ram[0][4].CLK
clock => ram[0][5].CLK
clock => ram[0][6].CLK
clock => ram[1][0].CLK
clock => ram[1][1].CLK
clock => ram[1][2].CLK
clock => ram[1][3].CLK
clock => ram[1][4].CLK
clock => ram[1][5].CLK
clock => ram[1][6].CLK
clock => ram[2][0].CLK
clock => ram[2][1].CLK
clock => ram[2][2].CLK
clock => ram[2][3].CLK
clock => ram[2][4].CLK
clock => ram[2][5].CLK
clock => ram[2][6].CLK
clock => ram[3][0].CLK
clock => ram[3][1].CLK
clock => ram[3][2].CLK
clock => ram[3][3].CLK
clock => ram[3][4].CLK
clock => ram[3][5].CLK
clock => ram[3][6].CLK
clock => ram[4][0].CLK
clock => ram[4][1].CLK
clock => ram[4][2].CLK
clock => ram[4][3].CLK
clock => ram[4][4].CLK
clock => ram[4][5].CLK
clock => ram[4][6].CLK
clock => ram[5][0].CLK
clock => ram[5][1].CLK
clock => ram[5][2].CLK
clock => ram[5][3].CLK
clock => ram[5][4].CLK
clock => ram[5][5].CLK
clock => ram[5][6].CLK
clock => ram[6][0].CLK
clock => ram[6][1].CLK
clock => ram[6][2].CLK
clock => ram[6][3].CLK
clock => ram[6][4].CLK
clock => ram[6][5].CLK
clock => ram[6][6].CLK
clock => ram[7][0].CLK
clock => ram[7][1].CLK
clock => ram[7][2].CLK
clock => ram[7][3].CLK
clock => ram[7][4].CLK
clock => ram[7][5].CLK
clock => ram[7][6].CLK
clock => ram[8][0].CLK
clock => ram[8][1].CLK
clock => ram[8][2].CLK
clock => ram[8][3].CLK
clock => ram[8][4].CLK
clock => ram[8][5].CLK
clock => ram[8][6].CLK
clock => ram[9][0].CLK
clock => ram[9][1].CLK
clock => ram[9][2].CLK
clock => ram[9][3].CLK
clock => ram[9][4].CLK
clock => ram[9][5].CLK
clock => ram[9][6].CLK
clock => ram[10][0].CLK
clock => ram[10][1].CLK
clock => ram[10][2].CLK
clock => ram[10][3].CLK
clock => ram[10][4].CLK
clock => ram[10][5].CLK
clock => ram[10][6].CLK
clock => ram[11][0].CLK
clock => ram[11][1].CLK
clock => ram[11][2].CLK
clock => ram[11][3].CLK
clock => ram[11][4].CLK
clock => ram[11][5].CLK
clock => ram[11][6].CLK
clock => ram[12][0].CLK
clock => ram[12][1].CLK
clock => ram[12][2].CLK
clock => ram[12][3].CLK
clock => ram[12][4].CLK
clock => ram[12][5].CLK
clock => ram[12][6].CLK
clock => ram[13][0].CLK
clock => ram[13][1].CLK
clock => ram[13][2].CLK
clock => ram[13][3].CLK
clock => ram[13][4].CLK
clock => ram[13][5].CLK
clock => ram[13][6].CLK
clock => ram[14][0].CLK
clock => ram[14][1].CLK
clock => ram[14][2].CLK
clock => ram[14][3].CLK
clock => ram[14][4].CLK
clock => ram[14][5].CLK
clock => ram[14][6].CLK
clock => ram[15][0].CLK
clock => ram[15][1].CLK
clock => ram[15][2].CLK
clock => ram[15][3].CLK
clock => ram[15][4].CLK
clock => ram[15][5].CLK
clock => ram[15][6].CLK
clock => ram[16][0].CLK
clock => ram[16][1].CLK
clock => ram[16][2].CLK
clock => ram[16][3].CLK
clock => ram[16][4].CLK
clock => ram[16][5].CLK
clock => ram[16][6].CLK
clock => ram[17][0].CLK
clock => ram[17][1].CLK
clock => ram[17][2].CLK
clock => ram[17][3].CLK
clock => ram[17][4].CLK
clock => ram[17][5].CLK
clock => ram[17][6].CLK
clock => ram[18][0].CLK
clock => ram[18][1].CLK
clock => ram[18][2].CLK
clock => ram[18][3].CLK
clock => ram[18][4].CLK
clock => ram[18][5].CLK
clock => ram[18][6].CLK
clock => ram[19][0].CLK
clock => ram[19][1].CLK
clock => ram[19][2].CLK
clock => ram[19][3].CLK
clock => ram[19][4].CLK
clock => ram[19][5].CLK
clock => ram[19][6].CLK
clock => ram[20][0].CLK
clock => ram[20][1].CLK
clock => ram[20][2].CLK
clock => ram[20][3].CLK
clock => ram[20][4].CLK
clock => ram[20][5].CLK
clock => ram[20][6].CLK
clock => ram[21][0].CLK
clock => ram[21][1].CLK
clock => ram[21][2].CLK
clock => ram[21][3].CLK
clock => ram[21][4].CLK
clock => ram[21][5].CLK
clock => ram[21][6].CLK
clock => ram[22][0].CLK
clock => ram[22][1].CLK
clock => ram[22][2].CLK
clock => ram[22][3].CLK
clock => ram[22][4].CLK
clock => ram[22][5].CLK
clock => ram[22][6].CLK
clock => ram[23][0].CLK
clock => ram[23][1].CLK
clock => ram[23][2].CLK
clock => ram[23][3].CLK
clock => ram[23][4].CLK
clock => ram[23][5].CLK
clock => ram[23][6].CLK
clock => ram[24][0].CLK
clock => ram[24][1].CLK
clock => ram[24][2].CLK
clock => ram[24][3].CLK
clock => ram[24][4].CLK
clock => ram[24][5].CLK
clock => ram[24][6].CLK
clock => ram[25][0].CLK
clock => ram[25][1].CLK
clock => ram[25][2].CLK
clock => ram[25][3].CLK
clock => ram[25][4].CLK
clock => ram[25][5].CLK
clock => ram[25][6].CLK
clock => ram[26][0].CLK
clock => ram[26][1].CLK
clock => ram[26][2].CLK
clock => ram[26][3].CLK
clock => ram[26][4].CLK
clock => ram[26][5].CLK
clock => ram[26][6].CLK
clock => ram[27][0].CLK
clock => ram[27][1].CLK
clock => ram[27][2].CLK
clock => ram[27][3].CLK
clock => ram[27][4].CLK
clock => ram[27][5].CLK
clock => ram[27][6].CLK
clock => ram[28][0].CLK
clock => ram[28][1].CLK
clock => ram[28][2].CLK
clock => ram[28][3].CLK
clock => ram[28][4].CLK
clock => ram[28][5].CLK
clock => ram[28][6].CLK
clock => ram[29][0].CLK
clock => ram[29][1].CLK
clock => ram[29][2].CLK
clock => ram[29][3].CLK
clock => ram[29][4].CLK
clock => ram[29][5].CLK
clock => ram[29][6].CLK
clock => ram[30][0].CLK
clock => ram[30][1].CLK
clock => ram[30][2].CLK
clock => ram[30][3].CLK
clock => ram[30][4].CLK
clock => ram[30][5].CLK
clock => ram[30][6].CLK
clock => ram[31][0].CLK
clock => ram[31][1].CLK
clock => ram[31][2].CLK
clock => ram[31][3].CLK
clock => ram[31][4].CLK
clock => ram[31][5].CLK
clock => ram[31][6].CLK
clock => ram[32][0].CLK
clock => ram[32][1].CLK
clock => ram[32][2].CLK
clock => ram[32][3].CLK
clock => ram[32][4].CLK
clock => ram[32][5].CLK
clock => ram[32][6].CLK
clock => ram[33][0].CLK
clock => ram[33][1].CLK
clock => ram[33][2].CLK
clock => ram[33][3].CLK
clock => ram[33][4].CLK
clock => ram[33][5].CLK
clock => ram[33][6].CLK
clock => ram[34][0].CLK
clock => ram[34][1].CLK
clock => ram[34][2].CLK
clock => ram[34][3].CLK
clock => ram[34][4].CLK
clock => ram[34][5].CLK
clock => ram[34][6].CLK
clock => ram[35][0].CLK
clock => ram[35][1].CLK
clock => ram[35][2].CLK
clock => ram[35][3].CLK
clock => ram[35][4].CLK
clock => ram[35][5].CLK
clock => ram[35][6].CLK
clock => ram[36][0].CLK
clock => ram[36][1].CLK
clock => ram[36][2].CLK
clock => ram[36][3].CLK
clock => ram[36][4].CLK
clock => ram[36][5].CLK
clock => ram[36][6].CLK
clock => ram[37][0].CLK
clock => ram[37][1].CLK
clock => ram[37][2].CLK
clock => ram[37][3].CLK
clock => ram[37][4].CLK
clock => ram[37][5].CLK
clock => ram[37][6].CLK
clock => ram[38][0].CLK
clock => ram[38][1].CLK
clock => ram[38][2].CLK
clock => ram[38][3].CLK
clock => ram[38][4].CLK
clock => ram[38][5].CLK
clock => ram[38][6].CLK
clock => ram[39][0].CLK
clock => ram[39][1].CLK
clock => ram[39][2].CLK
clock => ram[39][3].CLK
clock => ram[39][4].CLK
clock => ram[39][5].CLK
clock => ram[39][6].CLK
clock => ram[40][0].CLK
clock => ram[40][1].CLK
clock => ram[40][2].CLK
clock => ram[40][3].CLK
clock => ram[40][4].CLK
clock => ram[40][5].CLK
clock => ram[40][6].CLK
clock => ram[41][0].CLK
clock => ram[41][1].CLK
clock => ram[41][2].CLK
clock => ram[41][3].CLK
clock => ram[41][4].CLK
clock => ram[41][5].CLK
clock => ram[41][6].CLK
clock => ram[42][0].CLK
clock => ram[42][1].CLK
clock => ram[42][2].CLK
clock => ram[42][3].CLK
clock => ram[42][4].CLK
clock => ram[42][5].CLK
clock => ram[42][6].CLK
clock => ram[43][0].CLK
clock => ram[43][1].CLK
clock => ram[43][2].CLK
clock => ram[43][3].CLK
clock => ram[43][4].CLK
clock => ram[43][5].CLK
clock => ram[43][6].CLK
clock => ram[44][0].CLK
clock => ram[44][1].CLK
clock => ram[44][2].CLK
clock => ram[44][3].CLK
clock => ram[44][4].CLK
clock => ram[44][5].CLK
clock => ram[44][6].CLK
clock => ram[45][0].CLK
clock => ram[45][1].CLK
clock => ram[45][2].CLK
clock => ram[45][3].CLK
clock => ram[45][4].CLK
clock => ram[45][5].CLK
clock => ram[45][6].CLK
clock => ram[46][0].CLK
clock => ram[46][1].CLK
clock => ram[46][2].CLK
clock => ram[46][3].CLK
clock => ram[46][4].CLK
clock => ram[46][5].CLK
clock => ram[46][6].CLK
clock => ram[47][0].CLK
clock => ram[47][1].CLK
clock => ram[47][2].CLK
clock => ram[47][3].CLK
clock => ram[47][4].CLK
clock => ram[47][5].CLK
clock => ram[47][6].CLK
clock => ram[48][0].CLK
clock => ram[48][1].CLK
clock => ram[48][2].CLK
clock => ram[48][3].CLK
clock => ram[48][4].CLK
clock => ram[48][5].CLK
clock => ram[48][6].CLK
clock => ram[49][0].CLK
clock => ram[49][1].CLK
clock => ram[49][2].CLK
clock => ram[49][3].CLK
clock => ram[49][4].CLK
clock => ram[49][5].CLK
clock => ram[49][6].CLK
clock => ram[50][0].CLK
clock => ram[50][1].CLK
clock => ram[50][2].CLK
clock => ram[50][3].CLK
clock => ram[50][4].CLK
clock => ram[50][5].CLK
clock => ram[50][6].CLK
clock => ram[51][0].CLK
clock => ram[51][1].CLK
clock => ram[51][2].CLK
clock => ram[51][3].CLK
clock => ram[51][4].CLK
clock => ram[51][5].CLK
clock => ram[51][6].CLK
clock => ram[52][0].CLK
clock => ram[52][1].CLK
clock => ram[52][2].CLK
clock => ram[52][3].CLK
clock => ram[52][4].CLK
clock => ram[52][5].CLK
clock => ram[52][6].CLK
clock => ram[53][0].CLK
clock => ram[53][1].CLK
clock => ram[53][2].CLK
clock => ram[53][3].CLK
clock => ram[53][4].CLK
clock => ram[53][5].CLK
clock => ram[53][6].CLK
clock => ram[54][0].CLK
clock => ram[54][1].CLK
clock => ram[54][2].CLK
clock => ram[54][3].CLK
clock => ram[54][4].CLK
clock => ram[54][5].CLK
clock => ram[54][6].CLK
clock => ram[55][0].CLK
clock => ram[55][1].CLK
clock => ram[55][2].CLK
clock => ram[55][3].CLK
clock => ram[55][4].CLK
clock => ram[55][5].CLK
clock => ram[55][6].CLK
clock => ram[56][0].CLK
clock => ram[56][1].CLK
clock => ram[56][2].CLK
clock => ram[56][3].CLK
clock => ram[56][4].CLK
clock => ram[56][5].CLK
clock => ram[56][6].CLK
clock => ram[57][0].CLK
clock => ram[57][1].CLK
clock => ram[57][2].CLK
clock => ram[57][3].CLK
clock => ram[57][4].CLK
clock => ram[57][5].CLK
clock => ram[57][6].CLK
clock => ram[58][0].CLK
clock => ram[58][1].CLK
clock => ram[58][2].CLK
clock => ram[58][3].CLK
clock => ram[58][4].CLK
clock => ram[58][5].CLK
clock => ram[58][6].CLK
clock => ram[59][0].CLK
clock => ram[59][1].CLK
clock => ram[59][2].CLK
clock => ram[59][3].CLK
clock => ram[59][4].CLK
clock => ram[59][5].CLK
clock => ram[59][6].CLK
clock => ram[60][0].CLK
clock => ram[60][1].CLK
clock => ram[60][2].CLK
clock => ram[60][3].CLK
clock => ram[60][4].CLK
clock => ram[60][5].CLK
clock => ram[60][6].CLK
clock => ram[61][0].CLK
clock => ram[61][1].CLK
clock => ram[61][2].CLK
clock => ram[61][3].CLK
clock => ram[61][4].CLK
clock => ram[61][5].CLK
clock => ram[61][6].CLK
clock => ram[62][0].CLK
clock => ram[62][1].CLK
clock => ram[62][2].CLK
clock => ram[62][3].CLK
clock => ram[62][4].CLK
clock => ram[62][5].CLK
clock => ram[62][6].CLK
clock => ram[63][0].CLK
clock => ram[63][1].CLK
clock => ram[63][2].CLK
clock => ram[63][3].CLK
clock => ram[63][4].CLK
clock => ram[63][5].CLK
clock => ram[63][6].CLK
clock => ram[64][0].CLK
clock => ram[64][1].CLK
clock => ram[64][2].CLK
clock => ram[64][3].CLK
clock => ram[64][4].CLK
clock => ram[64][5].CLK
clock => ram[64][6].CLK
clock => ram[65][0].CLK
clock => ram[65][1].CLK
clock => ram[65][2].CLK
clock => ram[65][3].CLK
clock => ram[65][4].CLK
clock => ram[65][5].CLK
clock => ram[65][6].CLK
clock => ram[66][0].CLK
clock => ram[66][1].CLK
clock => ram[66][2].CLK
clock => ram[66][3].CLK
clock => ram[66][4].CLK
clock => ram[66][5].CLK
clock => ram[66][6].CLK
clock => ram[67][0].CLK
clock => ram[67][1].CLK
clock => ram[67][2].CLK
clock => ram[67][3].CLK
clock => ram[67][4].CLK
clock => ram[67][5].CLK
clock => ram[67][6].CLK
clock => ram[68][0].CLK
clock => ram[68][1].CLK
clock => ram[68][2].CLK
clock => ram[68][3].CLK
clock => ram[68][4].CLK
clock => ram[68][5].CLK
clock => ram[68][6].CLK
clock => ram[69][0].CLK
clock => ram[69][1].CLK
clock => ram[69][2].CLK
clock => ram[69][3].CLK
clock => ram[69][4].CLK
clock => ram[69][5].CLK
clock => ram[69][6].CLK
clock => ram[70][0].CLK
clock => ram[70][1].CLK
clock => ram[70][2].CLK
clock => ram[70][3].CLK
clock => ram[70][4].CLK
clock => ram[70][5].CLK
clock => ram[70][6].CLK
clock => ram[71][0].CLK
clock => ram[71][1].CLK
clock => ram[71][2].CLK
clock => ram[71][3].CLK
clock => ram[71][4].CLK
clock => ram[71][5].CLK
clock => ram[71][6].CLK
clock => ram[72][0].CLK
clock => ram[72][1].CLK
clock => ram[72][2].CLK
clock => ram[72][3].CLK
clock => ram[72][4].CLK
clock => ram[72][5].CLK
clock => ram[72][6].CLK
clock => ram[73][0].CLK
clock => ram[73][1].CLK
clock => ram[73][2].CLK
clock => ram[73][3].CLK
clock => ram[73][4].CLK
clock => ram[73][5].CLK
clock => ram[73][6].CLK
clock => ram[74][0].CLK
clock => ram[74][1].CLK
clock => ram[74][2].CLK
clock => ram[74][3].CLK
clock => ram[74][4].CLK
clock => ram[74][5].CLK
clock => ram[74][6].CLK
clock => ram[75][0].CLK
clock => ram[75][1].CLK
clock => ram[75][2].CLK
clock => ram[75][3].CLK
clock => ram[75][4].CLK
clock => ram[75][5].CLK
clock => ram[75][6].CLK
clock => ram[76][0].CLK
clock => ram[76][1].CLK
clock => ram[76][2].CLK
clock => ram[76][3].CLK
clock => ram[76][4].CLK
clock => ram[76][5].CLK
clock => ram[76][6].CLK
clock => ram[77][0].CLK
clock => ram[77][1].CLK
clock => ram[77][2].CLK
clock => ram[77][3].CLK
clock => ram[77][4].CLK
clock => ram[77][5].CLK
clock => ram[77][6].CLK
clock => ram[78][0].CLK
clock => ram[78][1].CLK
clock => ram[78][2].CLK
clock => ram[78][3].CLK
clock => ram[78][4].CLK
clock => ram[78][5].CLK
clock => ram[78][6].CLK
clock => ram[79][0].CLK
clock => ram[79][1].CLK
clock => ram[79][2].CLK
clock => ram[79][3].CLK
clock => ram[79][4].CLK
clock => ram[79][5].CLK
clock => ram[79][6].CLK
clock => ram[80][0].CLK
clock => ram[80][1].CLK
clock => ram[80][2].CLK
clock => ram[80][3].CLK
clock => ram[80][4].CLK
clock => ram[80][5].CLK
clock => ram[80][6].CLK
clock => ram[81][0].CLK
clock => ram[81][1].CLK
clock => ram[81][2].CLK
clock => ram[81][3].CLK
clock => ram[81][4].CLK
clock => ram[81][5].CLK
clock => ram[81][6].CLK
clock => ram[82][0].CLK
clock => ram[82][1].CLK
clock => ram[82][2].CLK
clock => ram[82][3].CLK
clock => ram[82][4].CLK
clock => ram[82][5].CLK
clock => ram[82][6].CLK
clock => ram[83][0].CLK
clock => ram[83][1].CLK
clock => ram[83][2].CLK
clock => ram[83][3].CLK
clock => ram[83][4].CLK
clock => ram[83][5].CLK
clock => ram[83][6].CLK
clock => ram[84][0].CLK
clock => ram[84][1].CLK
clock => ram[84][2].CLK
clock => ram[84][3].CLK
clock => ram[84][4].CLK
clock => ram[84][5].CLK
clock => ram[84][6].CLK
clock => ram[85][0].CLK
clock => ram[85][1].CLK
clock => ram[85][2].CLK
clock => ram[85][3].CLK
clock => ram[85][4].CLK
clock => ram[85][5].CLK
clock => ram[85][6].CLK
clock => ram[86][0].CLK
clock => ram[86][1].CLK
clock => ram[86][2].CLK
clock => ram[86][3].CLK
clock => ram[86][4].CLK
clock => ram[86][5].CLK
clock => ram[86][6].CLK
clock => ram[87][0].CLK
clock => ram[87][1].CLK
clock => ram[87][2].CLK
clock => ram[87][3].CLK
clock => ram[87][4].CLK
clock => ram[87][5].CLK
clock => ram[87][6].CLK
clock => ram[88][0].CLK
clock => ram[88][1].CLK
clock => ram[88][2].CLK
clock => ram[88][3].CLK
clock => ram[88][4].CLK
clock => ram[88][5].CLK
clock => ram[88][6].CLK
clock => ram[89][0].CLK
clock => ram[89][1].CLK
clock => ram[89][2].CLK
clock => ram[89][3].CLK
clock => ram[89][4].CLK
clock => ram[89][5].CLK
clock => ram[89][6].CLK
clock => ram[90][0].CLK
clock => ram[90][1].CLK
clock => ram[90][2].CLK
clock => ram[90][3].CLK
clock => ram[90][4].CLK
clock => ram[90][5].CLK
clock => ram[90][6].CLK
clock => ram[91][0].CLK
clock => ram[91][1].CLK
clock => ram[91][2].CLK
clock => ram[91][3].CLK
clock => ram[91][4].CLK
clock => ram[91][5].CLK
clock => ram[91][6].CLK
clock => ram[92][0].CLK
clock => ram[92][1].CLK
clock => ram[92][2].CLK
clock => ram[92][3].CLK
clock => ram[92][4].CLK
clock => ram[92][5].CLK
clock => ram[92][6].CLK
clock => ram[93][0].CLK
clock => ram[93][1].CLK
clock => ram[93][2].CLK
clock => ram[93][3].CLK
clock => ram[93][4].CLK
clock => ram[93][5].CLK
clock => ram[93][6].CLK
clock => ram[94][0].CLK
clock => ram[94][1].CLK
clock => ram[94][2].CLK
clock => ram[94][3].CLK
clock => ram[94][4].CLK
clock => ram[94][5].CLK
clock => ram[94][6].CLK
clock => ram[95][0].CLK
clock => ram[95][1].CLK
clock => ram[95][2].CLK
clock => ram[95][3].CLK
clock => ram[95][4].CLK
clock => ram[95][5].CLK
clock => ram[95][6].CLK
clock => ram[96][0].CLK
clock => ram[96][1].CLK
clock => ram[96][2].CLK
clock => ram[96][3].CLK
clock => ram[96][4].CLK
clock => ram[96][5].CLK
clock => ram[96][6].CLK
clock => ram[97][0].CLK
clock => ram[97][1].CLK
clock => ram[97][2].CLK
clock => ram[97][3].CLK
clock => ram[97][4].CLK
clock => ram[97][5].CLK
clock => ram[97][6].CLK
clock => ram[98][0].CLK
clock => ram[98][1].CLK
clock => ram[98][2].CLK
clock => ram[98][3].CLK
clock => ram[98][4].CLK
clock => ram[98][5].CLK
clock => ram[98][6].CLK
clock => ram[99][0].CLK
clock => ram[99][1].CLK
clock => ram[99][2].CLK
clock => ram[99][3].CLK
clock => ram[99][4].CLK
clock => ram[99][5].CLK
clock => ram[99][6].CLK
clock => ram[100][0].CLK
clock => ram[100][1].CLK
clock => ram[100][2].CLK
clock => ram[100][3].CLK
clock => ram[100][4].CLK
clock => ram[100][5].CLK
clock => ram[100][6].CLK
clock => ram[101][0].CLK
clock => ram[101][1].CLK
clock => ram[101][2].CLK
clock => ram[101][3].CLK
clock => ram[101][4].CLK
clock => ram[101][5].CLK
clock => ram[101][6].CLK
clock => ram[102][0].CLK
clock => ram[102][1].CLK
clock => ram[102][2].CLK
clock => ram[102][3].CLK
clock => ram[102][4].CLK
clock => ram[102][5].CLK
clock => ram[102][6].CLK
clock => ram[103][0].CLK
clock => ram[103][1].CLK
clock => ram[103][2].CLK
clock => ram[103][3].CLK
clock => ram[103][4].CLK
clock => ram[103][5].CLK
clock => ram[103][6].CLK
clock => ram[104][0].CLK
clock => ram[104][1].CLK
clock => ram[104][2].CLK
clock => ram[104][3].CLK
clock => ram[104][4].CLK
clock => ram[104][5].CLK
clock => ram[104][6].CLK
clock => ram[105][0].CLK
clock => ram[105][1].CLK
clock => ram[105][2].CLK
clock => ram[105][3].CLK
clock => ram[105][4].CLK
clock => ram[105][5].CLK
clock => ram[105][6].CLK
clock => ram[106][0].CLK
clock => ram[106][1].CLK
clock => ram[106][2].CLK
clock => ram[106][3].CLK
clock => ram[106][4].CLK
clock => ram[106][5].CLK
clock => ram[106][6].CLK
clock => ram[107][0].CLK
clock => ram[107][1].CLK
clock => ram[107][2].CLK
clock => ram[107][3].CLK
clock => ram[107][4].CLK
clock => ram[107][5].CLK
clock => ram[107][6].CLK
clock => ram[108][0].CLK
clock => ram[108][1].CLK
clock => ram[108][2].CLK
clock => ram[108][3].CLK
clock => ram[108][4].CLK
clock => ram[108][5].CLK
clock => ram[108][6].CLK
clock => ram[109][0].CLK
clock => ram[109][1].CLK
clock => ram[109][2].CLK
clock => ram[109][3].CLK
clock => ram[109][4].CLK
clock => ram[109][5].CLK
clock => ram[109][6].CLK
clock => ram[110][0].CLK
clock => ram[110][1].CLK
clock => ram[110][2].CLK
clock => ram[110][3].CLK
clock => ram[110][4].CLK
clock => ram[110][5].CLK
clock => ram[110][6].CLK
clock => ram[111][0].CLK
clock => ram[111][1].CLK
clock => ram[111][2].CLK
clock => ram[111][3].CLK
clock => ram[111][4].CLK
clock => ram[111][5].CLK
clock => ram[111][6].CLK
clock => ram[112][0].CLK
clock => ram[112][1].CLK
clock => ram[112][2].CLK
clock => ram[112][3].CLK
clock => ram[112][4].CLK
clock => ram[112][5].CLK
clock => ram[112][6].CLK
clock => ram[113][0].CLK
clock => ram[113][1].CLK
clock => ram[113][2].CLK
clock => ram[113][3].CLK
clock => ram[113][4].CLK
clock => ram[113][5].CLK
clock => ram[113][6].CLK
clock => ram[114][0].CLK
clock => ram[114][1].CLK
clock => ram[114][2].CLK
clock => ram[114][3].CLK
clock => ram[114][4].CLK
clock => ram[114][5].CLK
clock => ram[114][6].CLK
clock => ram[115][0].CLK
clock => ram[115][1].CLK
clock => ram[115][2].CLK
clock => ram[115][3].CLK
clock => ram[115][4].CLK
clock => ram[115][5].CLK
clock => ram[115][6].CLK
clock => ram[116][0].CLK
clock => ram[116][1].CLK
clock => ram[116][2].CLK
clock => ram[116][3].CLK
clock => ram[116][4].CLK
clock => ram[116][5].CLK
clock => ram[116][6].CLK
clock => ram[117][0].CLK
clock => ram[117][1].CLK
clock => ram[117][2].CLK
clock => ram[117][3].CLK
clock => ram[117][4].CLK
clock => ram[117][5].CLK
clock => ram[117][6].CLK
clock => ram[118][0].CLK
clock => ram[118][1].CLK
clock => ram[118][2].CLK
clock => ram[118][3].CLK
clock => ram[118][4].CLK
clock => ram[118][5].CLK
clock => ram[118][6].CLK
clock => ram[119][0].CLK
clock => ram[119][1].CLK
clock => ram[119][2].CLK
clock => ram[119][3].CLK
clock => ram[119][4].CLK
clock => ram[119][5].CLK
clock => ram[119][6].CLK
clock => ram[120][0].CLK
clock => ram[120][1].CLK
clock => ram[120][2].CLK
clock => ram[120][3].CLK
clock => ram[120][4].CLK
clock => ram[120][5].CLK
clock => ram[120][6].CLK
clock => ram[121][0].CLK
clock => ram[121][1].CLK
clock => ram[121][2].CLK
clock => ram[121][3].CLK
clock => ram[121][4].CLK
clock => ram[121][5].CLK
clock => ram[121][6].CLK
clock => ram[122][0].CLK
clock => ram[122][1].CLK
clock => ram[122][2].CLK
clock => ram[122][3].CLK
clock => ram[122][4].CLK
clock => ram[122][5].CLK
clock => ram[122][6].CLK
clock => ram[123][0].CLK
clock => ram[123][1].CLK
clock => ram[123][2].CLK
clock => ram[123][3].CLK
clock => ram[123][4].CLK
clock => ram[123][5].CLK
clock => ram[123][6].CLK
clock => ram[124][0].CLK
clock => ram[124][1].CLK
clock => ram[124][2].CLK
clock => ram[124][3].CLK
clock => ram[124][4].CLK
clock => ram[124][5].CLK
clock => ram[124][6].CLK
clock => ram[125][0].CLK
clock => ram[125][1].CLK
clock => ram[125][2].CLK
clock => ram[125][3].CLK
clock => ram[125][4].CLK
clock => ram[125][5].CLK
clock => ram[125][6].CLK
clock => ram[126][0].CLK
clock => ram[126][1].CLK
clock => ram[126][2].CLK
clock => ram[126][3].CLK
clock => ram[126][4].CLK
clock => ram[126][5].CLK
clock => ram[126][6].CLK
clock => ram[127][0].CLK
clock => ram[127][1].CLK
clock => ram[127][2].CLK
clock => ram[127][3].CLK
clock => ram[127][4].CLK
clock => ram[127][5].CLK
clock => ram[127][6].CLK
clock => ram[128][0].CLK
clock => ram[128][1].CLK
clock => ram[128][2].CLK
clock => ram[128][3].CLK
clock => ram[128][4].CLK
clock => ram[128][5].CLK
clock => ram[128][6].CLK
clock => ram[129][0].CLK
clock => ram[129][1].CLK
clock => ram[129][2].CLK
clock => ram[129][3].CLK
clock => ram[129][4].CLK
clock => ram[129][5].CLK
clock => ram[129][6].CLK
clock => ram[130][0].CLK
clock => ram[130][1].CLK
clock => ram[130][2].CLK
clock => ram[130][3].CLK
clock => ram[130][4].CLK
clock => ram[130][5].CLK
clock => ram[130][6].CLK
clock => ram[131][0].CLK
clock => ram[131][1].CLK
clock => ram[131][2].CLK
clock => ram[131][3].CLK
clock => ram[131][4].CLK
clock => ram[131][5].CLK
clock => ram[131][6].CLK
clock => ram[132][0].CLK
clock => ram[132][1].CLK
clock => ram[132][2].CLK
clock => ram[132][3].CLK
clock => ram[132][4].CLK
clock => ram[132][5].CLK
clock => ram[132][6].CLK
clock => ram[133][0].CLK
clock => ram[133][1].CLK
clock => ram[133][2].CLK
clock => ram[133][3].CLK
clock => ram[133][4].CLK
clock => ram[133][5].CLK
clock => ram[133][6].CLK
clock => ram[134][0].CLK
clock => ram[134][1].CLK
clock => ram[134][2].CLK
clock => ram[134][3].CLK
clock => ram[134][4].CLK
clock => ram[134][5].CLK
clock => ram[134][6].CLK
clock => ram[135][0].CLK
clock => ram[135][1].CLK
clock => ram[135][2].CLK
clock => ram[135][3].CLK
clock => ram[135][4].CLK
clock => ram[135][5].CLK
clock => ram[135][6].CLK
clock => ram[136][0].CLK
clock => ram[136][1].CLK
clock => ram[136][2].CLK
clock => ram[136][3].CLK
clock => ram[136][4].CLK
clock => ram[136][5].CLK
clock => ram[136][6].CLK
clock => ram[137][0].CLK
clock => ram[137][1].CLK
clock => ram[137][2].CLK
clock => ram[137][3].CLK
clock => ram[137][4].CLK
clock => ram[137][5].CLK
clock => ram[137][6].CLK
clock => ram[138][0].CLK
clock => ram[138][1].CLK
clock => ram[138][2].CLK
clock => ram[138][3].CLK
clock => ram[138][4].CLK
clock => ram[138][5].CLK
clock => ram[138][6].CLK
clock => ram[139][0].CLK
clock => ram[139][1].CLK
clock => ram[139][2].CLK
clock => ram[139][3].CLK
clock => ram[139][4].CLK
clock => ram[139][5].CLK
clock => ram[139][6].CLK
clock => ram[140][0].CLK
clock => ram[140][1].CLK
clock => ram[140][2].CLK
clock => ram[140][3].CLK
clock => ram[140][4].CLK
clock => ram[140][5].CLK
clock => ram[140][6].CLK
clock => ram[141][0].CLK
clock => ram[141][1].CLK
clock => ram[141][2].CLK
clock => ram[141][3].CLK
clock => ram[141][4].CLK
clock => ram[141][5].CLK
clock => ram[141][6].CLK
clock => ram[142][0].CLK
clock => ram[142][1].CLK
clock => ram[142][2].CLK
clock => ram[142][3].CLK
clock => ram[142][4].CLK
clock => ram[142][5].CLK
clock => ram[142][6].CLK
clock => ram[143][0].CLK
clock => ram[143][1].CLK
clock => ram[143][2].CLK
clock => ram[143][3].CLK
clock => ram[143][4].CLK
clock => ram[143][5].CLK
clock => ram[143][6].CLK
clock => ram[144][0].CLK
clock => ram[144][1].CLK
clock => ram[144][2].CLK
clock => ram[144][3].CLK
clock => ram[144][4].CLK
clock => ram[144][5].CLK
clock => ram[144][6].CLK
clock => ram[145][0].CLK
clock => ram[145][1].CLK
clock => ram[145][2].CLK
clock => ram[145][3].CLK
clock => ram[145][4].CLK
clock => ram[145][5].CLK
clock => ram[145][6].CLK
clock => ram[146][0].CLK
clock => ram[146][1].CLK
clock => ram[146][2].CLK
clock => ram[146][3].CLK
clock => ram[146][4].CLK
clock => ram[146][5].CLK
clock => ram[146][6].CLK
clock => ram[147][0].CLK
clock => ram[147][1].CLK
clock => ram[147][2].CLK
clock => ram[147][3].CLK
clock => ram[147][4].CLK
clock => ram[147][5].CLK
clock => ram[147][6].CLK
clock => ram[148][0].CLK
clock => ram[148][1].CLK
clock => ram[148][2].CLK
clock => ram[148][3].CLK
clock => ram[148][4].CLK
clock => ram[148][5].CLK
clock => ram[148][6].CLK
clock => ram[149][0].CLK
clock => ram[149][1].CLK
clock => ram[149][2].CLK
clock => ram[149][3].CLK
clock => ram[149][4].CLK
clock => ram[149][5].CLK
clock => ram[149][6].CLK
clock => ram[150][0].CLK
clock => ram[150][1].CLK
clock => ram[150][2].CLK
clock => ram[150][3].CLK
clock => ram[150][4].CLK
clock => ram[150][5].CLK
clock => ram[150][6].CLK
clock => ram[151][0].CLK
clock => ram[151][1].CLK
clock => ram[151][2].CLK
clock => ram[151][3].CLK
clock => ram[151][4].CLK
clock => ram[151][5].CLK
clock => ram[151][6].CLK
clock => ram[152][0].CLK
clock => ram[152][1].CLK
clock => ram[152][2].CLK
clock => ram[152][3].CLK
clock => ram[152][4].CLK
clock => ram[152][5].CLK
clock => ram[152][6].CLK
clock => ram[153][0].CLK
clock => ram[153][1].CLK
clock => ram[153][2].CLK
clock => ram[153][3].CLK
clock => ram[153][4].CLK
clock => ram[153][5].CLK
clock => ram[153][6].CLK
clock => ram[154][0].CLK
clock => ram[154][1].CLK
clock => ram[154][2].CLK
clock => ram[154][3].CLK
clock => ram[154][4].CLK
clock => ram[154][5].CLK
clock => ram[154][6].CLK
clock => ram[155][0].CLK
clock => ram[155][1].CLK
clock => ram[155][2].CLK
clock => ram[155][3].CLK
clock => ram[155][4].CLK
clock => ram[155][5].CLK
clock => ram[155][6].CLK
clock => ram[156][0].CLK
clock => ram[156][1].CLK
clock => ram[156][2].CLK
clock => ram[156][3].CLK
clock => ram[156][4].CLK
clock => ram[156][5].CLK
clock => ram[156][6].CLK
clock => ram[157][0].CLK
clock => ram[157][1].CLK
clock => ram[157][2].CLK
clock => ram[157][3].CLK
clock => ram[157][4].CLK
clock => ram[157][5].CLK
clock => ram[157][6].CLK
clock => ram[158][0].CLK
clock => ram[158][1].CLK
clock => ram[158][2].CLK
clock => ram[158][3].CLK
clock => ram[158][4].CLK
clock => ram[158][5].CLK
clock => ram[158][6].CLK
clock => ram[159][0].CLK
clock => ram[159][1].CLK
clock => ram[159][2].CLK
clock => ram[159][3].CLK
clock => ram[159][4].CLK
clock => ram[159][5].CLK
clock => ram[159][6].CLK
clock => ram[160][0].CLK
clock => ram[160][1].CLK
clock => ram[160][2].CLK
clock => ram[160][3].CLK
clock => ram[160][4].CLK
clock => ram[160][5].CLK
clock => ram[160][6].CLK
clock => ram[161][0].CLK
clock => ram[161][1].CLK
clock => ram[161][2].CLK
clock => ram[161][3].CLK
clock => ram[161][4].CLK
clock => ram[161][5].CLK
clock => ram[161][6].CLK
clock => ram[162][0].CLK
clock => ram[162][1].CLK
clock => ram[162][2].CLK
clock => ram[162][3].CLK
clock => ram[162][4].CLK
clock => ram[162][5].CLK
clock => ram[162][6].CLK
clock => ram[163][0].CLK
clock => ram[163][1].CLK
clock => ram[163][2].CLK
clock => ram[163][3].CLK
clock => ram[163][4].CLK
clock => ram[163][5].CLK
clock => ram[163][6].CLK
clock => ram[164][0].CLK
clock => ram[164][1].CLK
clock => ram[164][2].CLK
clock => ram[164][3].CLK
clock => ram[164][4].CLK
clock => ram[164][5].CLK
clock => ram[164][6].CLK
clock => ram[165][0].CLK
clock => ram[165][1].CLK
clock => ram[165][2].CLK
clock => ram[165][3].CLK
clock => ram[165][4].CLK
clock => ram[165][5].CLK
clock => ram[165][6].CLK
clock => ram[166][0].CLK
clock => ram[166][1].CLK
clock => ram[166][2].CLK
clock => ram[166][3].CLK
clock => ram[166][4].CLK
clock => ram[166][5].CLK
clock => ram[166][6].CLK
clock => ram[167][0].CLK
clock => ram[167][1].CLK
clock => ram[167][2].CLK
clock => ram[167][3].CLK
clock => ram[167][4].CLK
clock => ram[167][5].CLK
clock => ram[167][6].CLK
clock => ram[168][0].CLK
clock => ram[168][1].CLK
clock => ram[168][2].CLK
clock => ram[168][3].CLK
clock => ram[168][4].CLK
clock => ram[168][5].CLK
clock => ram[168][6].CLK
clock => ram[169][0].CLK
clock => ram[169][1].CLK
clock => ram[169][2].CLK
clock => ram[169][3].CLK
clock => ram[169][4].CLK
clock => ram[169][5].CLK
clock => ram[169][6].CLK
clock => ram[170][0].CLK
clock => ram[170][1].CLK
clock => ram[170][2].CLK
clock => ram[170][3].CLK
clock => ram[170][4].CLK
clock => ram[170][5].CLK
clock => ram[170][6].CLK
clock => ram[171][0].CLK
clock => ram[171][1].CLK
clock => ram[171][2].CLK
clock => ram[171][3].CLK
clock => ram[171][4].CLK
clock => ram[171][5].CLK
clock => ram[171][6].CLK
clock => ram[172][0].CLK
clock => ram[172][1].CLK
clock => ram[172][2].CLK
clock => ram[172][3].CLK
clock => ram[172][4].CLK
clock => ram[172][5].CLK
clock => ram[172][6].CLK
clock => ram[173][0].CLK
clock => ram[173][1].CLK
clock => ram[173][2].CLK
clock => ram[173][3].CLK
clock => ram[173][4].CLK
clock => ram[173][5].CLK
clock => ram[173][6].CLK
clock => ram[174][0].CLK
clock => ram[174][1].CLK
clock => ram[174][2].CLK
clock => ram[174][3].CLK
clock => ram[174][4].CLK
clock => ram[174][5].CLK
clock => ram[174][6].CLK
clock => ram[175][0].CLK
clock => ram[175][1].CLK
clock => ram[175][2].CLK
clock => ram[175][3].CLK
clock => ram[175][4].CLK
clock => ram[175][5].CLK
clock => ram[175][6].CLK
clock => ram[176][0].CLK
clock => ram[176][1].CLK
clock => ram[176][2].CLK
clock => ram[176][3].CLK
clock => ram[176][4].CLK
clock => ram[176][5].CLK
clock => ram[176][6].CLK
clock => ram[177][0].CLK
clock => ram[177][1].CLK
clock => ram[177][2].CLK
clock => ram[177][3].CLK
clock => ram[177][4].CLK
clock => ram[177][5].CLK
clock => ram[177][6].CLK
clock => ram[178][0].CLK
clock => ram[178][1].CLK
clock => ram[178][2].CLK
clock => ram[178][3].CLK
clock => ram[178][4].CLK
clock => ram[178][5].CLK
clock => ram[178][6].CLK
clock => ram[179][0].CLK
clock => ram[179][1].CLK
clock => ram[179][2].CLK
clock => ram[179][3].CLK
clock => ram[179][4].CLK
clock => ram[179][5].CLK
clock => ram[179][6].CLK
clock => ram[180][0].CLK
clock => ram[180][1].CLK
clock => ram[180][2].CLK
clock => ram[180][3].CLK
clock => ram[180][4].CLK
clock => ram[180][5].CLK
clock => ram[180][6].CLK
clock => ram[181][0].CLK
clock => ram[181][1].CLK
clock => ram[181][2].CLK
clock => ram[181][3].CLK
clock => ram[181][4].CLK
clock => ram[181][5].CLK
clock => ram[181][6].CLK
clock => ram[182][0].CLK
clock => ram[182][1].CLK
clock => ram[182][2].CLK
clock => ram[182][3].CLK
clock => ram[182][4].CLK
clock => ram[182][5].CLK
clock => ram[182][6].CLK
clock => ram[183][0].CLK
clock => ram[183][1].CLK
clock => ram[183][2].CLK
clock => ram[183][3].CLK
clock => ram[183][4].CLK
clock => ram[183][5].CLK
clock => ram[183][6].CLK
clock => ram[184][0].CLK
clock => ram[184][1].CLK
clock => ram[184][2].CLK
clock => ram[184][3].CLK
clock => ram[184][4].CLK
clock => ram[184][5].CLK
clock => ram[184][6].CLK
clock => ram[185][0].CLK
clock => ram[185][1].CLK
clock => ram[185][2].CLK
clock => ram[185][3].CLK
clock => ram[185][4].CLK
clock => ram[185][5].CLK
clock => ram[185][6].CLK
clock => ram[186][0].CLK
clock => ram[186][1].CLK
clock => ram[186][2].CLK
clock => ram[186][3].CLK
clock => ram[186][4].CLK
clock => ram[186][5].CLK
clock => ram[186][6].CLK
clock => ram[187][0].CLK
clock => ram[187][1].CLK
clock => ram[187][2].CLK
clock => ram[187][3].CLK
clock => ram[187][4].CLK
clock => ram[187][5].CLK
clock => ram[187][6].CLK
clock => ram[188][0].CLK
clock => ram[188][1].CLK
clock => ram[188][2].CLK
clock => ram[188][3].CLK
clock => ram[188][4].CLK
clock => ram[188][5].CLK
clock => ram[188][6].CLK
clock => ram[189][0].CLK
clock => ram[189][1].CLK
clock => ram[189][2].CLK
clock => ram[189][3].CLK
clock => ram[189][4].CLK
clock => ram[189][5].CLK
clock => ram[189][6].CLK
clock => ram[190][0].CLK
clock => ram[190][1].CLK
clock => ram[190][2].CLK
clock => ram[190][3].CLK
clock => ram[190][4].CLK
clock => ram[190][5].CLK
clock => ram[190][6].CLK
clock => ram[191][0].CLK
clock => ram[191][1].CLK
clock => ram[191][2].CLK
clock => ram[191][3].CLK
clock => ram[191][4].CLK
clock => ram[191][5].CLK
clock => ram[191][6].CLK
clock => ram[192][0].CLK
clock => ram[192][1].CLK
clock => ram[192][2].CLK
clock => ram[192][3].CLK
clock => ram[192][4].CLK
clock => ram[192][5].CLK
clock => ram[192][6].CLK
clock => ram[193][0].CLK
clock => ram[193][1].CLK
clock => ram[193][2].CLK
clock => ram[193][3].CLK
clock => ram[193][4].CLK
clock => ram[193][5].CLK
clock => ram[193][6].CLK
clock => ram[194][0].CLK
clock => ram[194][1].CLK
clock => ram[194][2].CLK
clock => ram[194][3].CLK
clock => ram[194][4].CLK
clock => ram[194][5].CLK
clock => ram[194][6].CLK
clock => ram[195][0].CLK
clock => ram[195][1].CLK
clock => ram[195][2].CLK
clock => ram[195][3].CLK
clock => ram[195][4].CLK
clock => ram[195][5].CLK
clock => ram[195][6].CLK
clock => ram[196][0].CLK
clock => ram[196][1].CLK
clock => ram[196][2].CLK
clock => ram[196][3].CLK
clock => ram[196][4].CLK
clock => ram[196][5].CLK
clock => ram[196][6].CLK
clock => ram[197][0].CLK
clock => ram[197][1].CLK
clock => ram[197][2].CLK
clock => ram[197][3].CLK
clock => ram[197][4].CLK
clock => ram[197][5].CLK
clock => ram[197][6].CLK
clock => ram[198][0].CLK
clock => ram[198][1].CLK
clock => ram[198][2].CLK
clock => ram[198][3].CLK
clock => ram[198][4].CLK
clock => ram[198][5].CLK
clock => ram[198][6].CLK
clock => ram[199][0].CLK
clock => ram[199][1].CLK
clock => ram[199][2].CLK
clock => ram[199][3].CLK
clock => ram[199][4].CLK
clock => ram[199][5].CLK
clock => ram[199][6].CLK
clock => ram[200][0].CLK
clock => ram[200][1].CLK
clock => ram[200][2].CLK
clock => ram[200][3].CLK
clock => ram[200][4].CLK
clock => ram[200][5].CLK
clock => ram[200][6].CLK
clock => ram[201][0].CLK
clock => ram[201][1].CLK
clock => ram[201][2].CLK
clock => ram[201][3].CLK
clock => ram[201][4].CLK
clock => ram[201][5].CLK
clock => ram[201][6].CLK
clock => ram[202][0].CLK
clock => ram[202][1].CLK
clock => ram[202][2].CLK
clock => ram[202][3].CLK
clock => ram[202][4].CLK
clock => ram[202][5].CLK
clock => ram[202][6].CLK
clock => ram[203][0].CLK
clock => ram[203][1].CLK
clock => ram[203][2].CLK
clock => ram[203][3].CLK
clock => ram[203][4].CLK
clock => ram[203][5].CLK
clock => ram[203][6].CLK
clock => ram[204][0].CLK
clock => ram[204][1].CLK
clock => ram[204][2].CLK
clock => ram[204][3].CLK
clock => ram[204][4].CLK
clock => ram[204][5].CLK
clock => ram[204][6].CLK
clock => ram[205][0].CLK
clock => ram[205][1].CLK
clock => ram[205][2].CLK
clock => ram[205][3].CLK
clock => ram[205][4].CLK
clock => ram[205][5].CLK
clock => ram[205][6].CLK
clock => ram[206][0].CLK
clock => ram[206][1].CLK
clock => ram[206][2].CLK
clock => ram[206][3].CLK
clock => ram[206][4].CLK
clock => ram[206][5].CLK
clock => ram[206][6].CLK
clock => ram[207][0].CLK
clock => ram[207][1].CLK
clock => ram[207][2].CLK
clock => ram[207][3].CLK
clock => ram[207][4].CLK
clock => ram[207][5].CLK
clock => ram[207][6].CLK
clock => ram[208][0].CLK
clock => ram[208][1].CLK
clock => ram[208][2].CLK
clock => ram[208][3].CLK
clock => ram[208][4].CLK
clock => ram[208][5].CLK
clock => ram[208][6].CLK
clock => ram[209][0].CLK
clock => ram[209][1].CLK
clock => ram[209][2].CLK
clock => ram[209][3].CLK
clock => ram[209][4].CLK
clock => ram[209][5].CLK
clock => ram[209][6].CLK
clock => ram[210][0].CLK
clock => ram[210][1].CLK
clock => ram[210][2].CLK
clock => ram[210][3].CLK
clock => ram[210][4].CLK
clock => ram[210][5].CLK
clock => ram[210][6].CLK
clock => ram[211][0].CLK
clock => ram[211][1].CLK
clock => ram[211][2].CLK
clock => ram[211][3].CLK
clock => ram[211][4].CLK
clock => ram[211][5].CLK
clock => ram[211][6].CLK
clock => ram[212][0].CLK
clock => ram[212][1].CLK
clock => ram[212][2].CLK
clock => ram[212][3].CLK
clock => ram[212][4].CLK
clock => ram[212][5].CLK
clock => ram[212][6].CLK
clock => ram[213][0].CLK
clock => ram[213][1].CLK
clock => ram[213][2].CLK
clock => ram[213][3].CLK
clock => ram[213][4].CLK
clock => ram[213][5].CLK
clock => ram[213][6].CLK
clock => ram[214][0].CLK
clock => ram[214][1].CLK
clock => ram[214][2].CLK
clock => ram[214][3].CLK
clock => ram[214][4].CLK
clock => ram[214][5].CLK
clock => ram[214][6].CLK
clock => ram[215][0].CLK
clock => ram[215][1].CLK
clock => ram[215][2].CLK
clock => ram[215][3].CLK
clock => ram[215][4].CLK
clock => ram[215][5].CLK
clock => ram[215][6].CLK
clock => ram[216][0].CLK
clock => ram[216][1].CLK
clock => ram[216][2].CLK
clock => ram[216][3].CLK
clock => ram[216][4].CLK
clock => ram[216][5].CLK
clock => ram[216][6].CLK
clock => ram[217][0].CLK
clock => ram[217][1].CLK
clock => ram[217][2].CLK
clock => ram[217][3].CLK
clock => ram[217][4].CLK
clock => ram[217][5].CLK
clock => ram[217][6].CLK
clock => ram[218][0].CLK
clock => ram[218][1].CLK
clock => ram[218][2].CLK
clock => ram[218][3].CLK
clock => ram[218][4].CLK
clock => ram[218][5].CLK
clock => ram[218][6].CLK
clock => ram[219][0].CLK
clock => ram[219][1].CLK
clock => ram[219][2].CLK
clock => ram[219][3].CLK
clock => ram[219][4].CLK
clock => ram[219][5].CLK
clock => ram[219][6].CLK
clock => ram[220][0].CLK
clock => ram[220][1].CLK
clock => ram[220][2].CLK
clock => ram[220][3].CLK
clock => ram[220][4].CLK
clock => ram[220][5].CLK
clock => ram[220][6].CLK
clock => ram[221][0].CLK
clock => ram[221][1].CLK
clock => ram[221][2].CLK
clock => ram[221][3].CLK
clock => ram[221][4].CLK
clock => ram[221][5].CLK
clock => ram[221][6].CLK
clock => ram[222][0].CLK
clock => ram[222][1].CLK
clock => ram[222][2].CLK
clock => ram[222][3].CLK
clock => ram[222][4].CLK
clock => ram[222][5].CLK
clock => ram[222][6].CLK
clock => ram[223][0].CLK
clock => ram[223][1].CLK
clock => ram[223][2].CLK
clock => ram[223][3].CLK
clock => ram[223][4].CLK
clock => ram[223][5].CLK
clock => ram[223][6].CLK
clock => ram[224][0].CLK
clock => ram[224][1].CLK
clock => ram[224][2].CLK
clock => ram[224][3].CLK
clock => ram[224][4].CLK
clock => ram[224][5].CLK
clock => ram[224][6].CLK
clock => ram[225][0].CLK
clock => ram[225][1].CLK
clock => ram[225][2].CLK
clock => ram[225][3].CLK
clock => ram[225][4].CLK
clock => ram[225][5].CLK
clock => ram[225][6].CLK
clock => ram[226][0].CLK
clock => ram[226][1].CLK
clock => ram[226][2].CLK
clock => ram[226][3].CLK
clock => ram[226][4].CLK
clock => ram[226][5].CLK
clock => ram[226][6].CLK
clock => ram[227][0].CLK
clock => ram[227][1].CLK
clock => ram[227][2].CLK
clock => ram[227][3].CLK
clock => ram[227][4].CLK
clock => ram[227][5].CLK
clock => ram[227][6].CLK
clock => ram[228][0].CLK
clock => ram[228][1].CLK
clock => ram[228][2].CLK
clock => ram[228][3].CLK
clock => ram[228][4].CLK
clock => ram[228][5].CLK
clock => ram[228][6].CLK
clock => ram[229][0].CLK
clock => ram[229][1].CLK
clock => ram[229][2].CLK
clock => ram[229][3].CLK
clock => ram[229][4].CLK
clock => ram[229][5].CLK
clock => ram[229][6].CLK
clock => ram[230][0].CLK
clock => ram[230][1].CLK
clock => ram[230][2].CLK
clock => ram[230][3].CLK
clock => ram[230][4].CLK
clock => ram[230][5].CLK
clock => ram[230][6].CLK
clock => ram[231][0].CLK
clock => ram[231][1].CLK
clock => ram[231][2].CLK
clock => ram[231][3].CLK
clock => ram[231][4].CLK
clock => ram[231][5].CLK
clock => ram[231][6].CLK
clock => ram[232][0].CLK
clock => ram[232][1].CLK
clock => ram[232][2].CLK
clock => ram[232][3].CLK
clock => ram[232][4].CLK
clock => ram[232][5].CLK
clock => ram[232][6].CLK
clock => ram[233][0].CLK
clock => ram[233][1].CLK
clock => ram[233][2].CLK
clock => ram[233][3].CLK
clock => ram[233][4].CLK
clock => ram[233][5].CLK
clock => ram[233][6].CLK
clock => ram[234][0].CLK
clock => ram[234][1].CLK
clock => ram[234][2].CLK
clock => ram[234][3].CLK
clock => ram[234][4].CLK
clock => ram[234][5].CLK
clock => ram[234][6].CLK
clock => ram[235][0].CLK
clock => ram[235][1].CLK
clock => ram[235][2].CLK
clock => ram[235][3].CLK
clock => ram[235][4].CLK
clock => ram[235][5].CLK
clock => ram[235][6].CLK
clock => ram[236][0].CLK
clock => ram[236][1].CLK
clock => ram[236][2].CLK
clock => ram[236][3].CLK
clock => ram[236][4].CLK
clock => ram[236][5].CLK
clock => ram[236][6].CLK
clock => ram[237][0].CLK
clock => ram[237][1].CLK
clock => ram[237][2].CLK
clock => ram[237][3].CLK
clock => ram[237][4].CLK
clock => ram[237][5].CLK
clock => ram[237][6].CLK
clock => ram[238][0].CLK
clock => ram[238][1].CLK
clock => ram[238][2].CLK
clock => ram[238][3].CLK
clock => ram[238][4].CLK
clock => ram[238][5].CLK
clock => ram[238][6].CLK
clock => ram[239][0].CLK
clock => ram[239][1].CLK
clock => ram[239][2].CLK
clock => ram[239][3].CLK
clock => ram[239][4].CLK
clock => ram[239][5].CLK
clock => ram[239][6].CLK
clock => ram[240][0].CLK
clock => ram[240][1].CLK
clock => ram[240][2].CLK
clock => ram[240][3].CLK
clock => ram[240][4].CLK
clock => ram[240][5].CLK
clock => ram[240][6].CLK
clock => ram[241][0].CLK
clock => ram[241][1].CLK
clock => ram[241][2].CLK
clock => ram[241][3].CLK
clock => ram[241][4].CLK
clock => ram[241][5].CLK
clock => ram[241][6].CLK
clock => ram[242][0].CLK
clock => ram[242][1].CLK
clock => ram[242][2].CLK
clock => ram[242][3].CLK
clock => ram[242][4].CLK
clock => ram[242][5].CLK
clock => ram[242][6].CLK
clock => ram[243][0].CLK
clock => ram[243][1].CLK
clock => ram[243][2].CLK
clock => ram[243][3].CLK
clock => ram[243][4].CLK
clock => ram[243][5].CLK
clock => ram[243][6].CLK
clock => ram[244][0].CLK
clock => ram[244][1].CLK
clock => ram[244][2].CLK
clock => ram[244][3].CLK
clock => ram[244][4].CLK
clock => ram[244][5].CLK
clock => ram[244][6].CLK
clock => ram[245][0].CLK
clock => ram[245][1].CLK
clock => ram[245][2].CLK
clock => ram[245][3].CLK
clock => ram[245][4].CLK
clock => ram[245][5].CLK
clock => ram[245][6].CLK
clock => ram[246][0].CLK
clock => ram[246][1].CLK
clock => ram[246][2].CLK
clock => ram[246][3].CLK
clock => ram[246][4].CLK
clock => ram[246][5].CLK
clock => ram[246][6].CLK
clock => ram[247][0].CLK
clock => ram[247][1].CLK
clock => ram[247][2].CLK
clock => ram[247][3].CLK
clock => ram[247][4].CLK
clock => ram[247][5].CLK
clock => ram[247][6].CLK
clock => ram[248][0].CLK
clock => ram[248][1].CLK
clock => ram[248][2].CLK
clock => ram[248][3].CLK
clock => ram[248][4].CLK
clock => ram[248][5].CLK
clock => ram[248][6].CLK
clock => ram[249][0].CLK
clock => ram[249][1].CLK
clock => ram[249][2].CLK
clock => ram[249][3].CLK
clock => ram[249][4].CLK
clock => ram[249][5].CLK
clock => ram[249][6].CLK
clock => ram[250][0].CLK
clock => ram[250][1].CLK
clock => ram[250][2].CLK
clock => ram[250][3].CLK
clock => ram[250][4].CLK
clock => ram[250][5].CLK
clock => ram[250][6].CLK
clock => ram[251][0].CLK
clock => ram[251][1].CLK
clock => ram[251][2].CLK
clock => ram[251][3].CLK
clock => ram[251][4].CLK
clock => ram[251][5].CLK
clock => ram[251][6].CLK
clock => ram[252][0].CLK
clock => ram[252][1].CLK
clock => ram[252][2].CLK
clock => ram[252][3].CLK
clock => ram[252][4].CLK
clock => ram[252][5].CLK
clock => ram[252][6].CLK
clock => ram[253][0].CLK
clock => ram[253][1].CLK
clock => ram[253][2].CLK
clock => ram[253][3].CLK
clock => ram[253][4].CLK
clock => ram[253][5].CLK
clock => ram[253][6].CLK
clock => ram[254][0].CLK
clock => ram[254][1].CLK
clock => ram[254][2].CLK
clock => ram[254][3].CLK
clock => ram[254][4].CLK
clock => ram[254][5].CLK
clock => ram[254][6].CLK
clock => ram[255][0].CLK
clock => ram[255][1].CLK
clock => ram[255][2].CLK
clock => ram[255][3].CLK
clock => ram[255][4].CLK
clock => ram[255][5].CLK
clock => ram[255][6].CLK
clock => ram[256][0].CLK
clock => ram[256][1].CLK
clock => ram[256][2].CLK
clock => ram[256][3].CLK
clock => ram[256][4].CLK
clock => ram[256][5].CLK
clock => ram[256][6].CLK
clock => ram[257][0].CLK
clock => ram[257][1].CLK
clock => ram[257][2].CLK
clock => ram[257][3].CLK
clock => ram[257][4].CLK
clock => ram[257][5].CLK
clock => ram[257][6].CLK
clock => ram[258][0].CLK
clock => ram[258][1].CLK
clock => ram[258][2].CLK
clock => ram[258][3].CLK
clock => ram[258][4].CLK
clock => ram[258][5].CLK
clock => ram[258][6].CLK
clock => ram[259][0].CLK
clock => ram[259][1].CLK
clock => ram[259][2].CLK
clock => ram[259][3].CLK
clock => ram[259][4].CLK
clock => ram[259][5].CLK
clock => ram[259][6].CLK
clock => ram[260][0].CLK
clock => ram[260][1].CLK
clock => ram[260][2].CLK
clock => ram[260][3].CLK
clock => ram[260][4].CLK
clock => ram[260][5].CLK
clock => ram[260][6].CLK
clock => ram[261][0].CLK
clock => ram[261][1].CLK
clock => ram[261][2].CLK
clock => ram[261][3].CLK
clock => ram[261][4].CLK
clock => ram[261][5].CLK
clock => ram[261][6].CLK
clock => ram[262][0].CLK
clock => ram[262][1].CLK
clock => ram[262][2].CLK
clock => ram[262][3].CLK
clock => ram[262][4].CLK
clock => ram[262][5].CLK
clock => ram[262][6].CLK
clock => ram[263][0].CLK
clock => ram[263][1].CLK
clock => ram[263][2].CLK
clock => ram[263][3].CLK
clock => ram[263][4].CLK
clock => ram[263][5].CLK
clock => ram[263][6].CLK
clock => ram[264][0].CLK
clock => ram[264][1].CLK
clock => ram[264][2].CLK
clock => ram[264][3].CLK
clock => ram[264][4].CLK
clock => ram[264][5].CLK
clock => ram[264][6].CLK
clock => ram[265][0].CLK
clock => ram[265][1].CLK
clock => ram[265][2].CLK
clock => ram[265][3].CLK
clock => ram[265][4].CLK
clock => ram[265][5].CLK
clock => ram[265][6].CLK
clock => ram[266][0].CLK
clock => ram[266][1].CLK
clock => ram[266][2].CLK
clock => ram[266][3].CLK
clock => ram[266][4].CLK
clock => ram[266][5].CLK
clock => ram[266][6].CLK
clock => ram[267][0].CLK
clock => ram[267][1].CLK
clock => ram[267][2].CLK
clock => ram[267][3].CLK
clock => ram[267][4].CLK
clock => ram[267][5].CLK
clock => ram[267][6].CLK
clock => ram[268][0].CLK
clock => ram[268][1].CLK
clock => ram[268][2].CLK
clock => ram[268][3].CLK
clock => ram[268][4].CLK
clock => ram[268][5].CLK
clock => ram[268][6].CLK
clock => ram[269][0].CLK
clock => ram[269][1].CLK
clock => ram[269][2].CLK
clock => ram[269][3].CLK
clock => ram[269][4].CLK
clock => ram[269][5].CLK
clock => ram[269][6].CLK
clock => ram[270][0].CLK
clock => ram[270][1].CLK
clock => ram[270][2].CLK
clock => ram[270][3].CLK
clock => ram[270][4].CLK
clock => ram[270][5].CLK
clock => ram[270][6].CLK
clock => ram[271][0].CLK
clock => ram[271][1].CLK
clock => ram[271][2].CLK
clock => ram[271][3].CLK
clock => ram[271][4].CLK
clock => ram[271][5].CLK
clock => ram[271][6].CLK
clock => ram[272][0].CLK
clock => ram[272][1].CLK
clock => ram[272][2].CLK
clock => ram[272][3].CLK
clock => ram[272][4].CLK
clock => ram[272][5].CLK
clock => ram[272][6].CLK
clock => ram[273][0].CLK
clock => ram[273][1].CLK
clock => ram[273][2].CLK
clock => ram[273][3].CLK
clock => ram[273][4].CLK
clock => ram[273][5].CLK
clock => ram[273][6].CLK
clock => ram[274][0].CLK
clock => ram[274][1].CLK
clock => ram[274][2].CLK
clock => ram[274][3].CLK
clock => ram[274][4].CLK
clock => ram[274][5].CLK
clock => ram[274][6].CLK
clock => ram[275][0].CLK
clock => ram[275][1].CLK
clock => ram[275][2].CLK
clock => ram[275][3].CLK
clock => ram[275][4].CLK
clock => ram[275][5].CLK
clock => ram[275][6].CLK
clock => ram[276][0].CLK
clock => ram[276][1].CLK
clock => ram[276][2].CLK
clock => ram[276][3].CLK
clock => ram[276][4].CLK
clock => ram[276][5].CLK
clock => ram[276][6].CLK
clock => ram[277][0].CLK
clock => ram[277][1].CLK
clock => ram[277][2].CLK
clock => ram[277][3].CLK
clock => ram[277][4].CLK
clock => ram[277][5].CLK
clock => ram[277][6].CLK
clock => ram[278][0].CLK
clock => ram[278][1].CLK
clock => ram[278][2].CLK
clock => ram[278][3].CLK
clock => ram[278][4].CLK
clock => ram[278][5].CLK
clock => ram[278][6].CLK
clock => ram[279][0].CLK
clock => ram[279][1].CLK
clock => ram[279][2].CLK
clock => ram[279][3].CLK
clock => ram[279][4].CLK
clock => ram[279][5].CLK
clock => ram[279][6].CLK
clock => ram[280][0].CLK
clock => ram[280][1].CLK
clock => ram[280][2].CLK
clock => ram[280][3].CLK
clock => ram[280][4].CLK
clock => ram[280][5].CLK
clock => ram[280][6].CLK
clock => ram[281][0].CLK
clock => ram[281][1].CLK
clock => ram[281][2].CLK
clock => ram[281][3].CLK
clock => ram[281][4].CLK
clock => ram[281][5].CLK
clock => ram[281][6].CLK
clock => ram[282][0].CLK
clock => ram[282][1].CLK
clock => ram[282][2].CLK
clock => ram[282][3].CLK
clock => ram[282][4].CLK
clock => ram[282][5].CLK
clock => ram[282][6].CLK
clock => ram[283][0].CLK
clock => ram[283][1].CLK
clock => ram[283][2].CLK
clock => ram[283][3].CLK
clock => ram[283][4].CLK
clock => ram[283][5].CLK
clock => ram[283][6].CLK
clock => ram[284][0].CLK
clock => ram[284][1].CLK
clock => ram[284][2].CLK
clock => ram[284][3].CLK
clock => ram[284][4].CLK
clock => ram[284][5].CLK
clock => ram[284][6].CLK
clock => ram[285][0].CLK
clock => ram[285][1].CLK
clock => ram[285][2].CLK
clock => ram[285][3].CLK
clock => ram[285][4].CLK
clock => ram[285][5].CLK
clock => ram[285][6].CLK
clock => ram[286][0].CLK
clock => ram[286][1].CLK
clock => ram[286][2].CLK
clock => ram[286][3].CLK
clock => ram[286][4].CLK
clock => ram[286][5].CLK
clock => ram[286][6].CLK
clock => ram[287][0].CLK
clock => ram[287][1].CLK
clock => ram[287][2].CLK
clock => ram[287][3].CLK
clock => ram[287][4].CLK
clock => ram[287][5].CLK
clock => ram[287][6].CLK
clock => ram[288][0].CLK
clock => ram[288][1].CLK
clock => ram[288][2].CLK
clock => ram[288][3].CLK
clock => ram[288][4].CLK
clock => ram[288][5].CLK
clock => ram[288][6].CLK
clock => ram[289][0].CLK
clock => ram[289][1].CLK
clock => ram[289][2].CLK
clock => ram[289][3].CLK
clock => ram[289][4].CLK
clock => ram[289][5].CLK
clock => ram[289][6].CLK
clock => ram[290][0].CLK
clock => ram[290][1].CLK
clock => ram[290][2].CLK
clock => ram[290][3].CLK
clock => ram[290][4].CLK
clock => ram[290][5].CLK
clock => ram[290][6].CLK
clock => ram[291][0].CLK
clock => ram[291][1].CLK
clock => ram[291][2].CLK
clock => ram[291][3].CLK
clock => ram[291][4].CLK
clock => ram[291][5].CLK
clock => ram[291][6].CLK
clock => ram[292][0].CLK
clock => ram[292][1].CLK
clock => ram[292][2].CLK
clock => ram[292][3].CLK
clock => ram[292][4].CLK
clock => ram[292][5].CLK
clock => ram[292][6].CLK
clock => ram[293][0].CLK
clock => ram[293][1].CLK
clock => ram[293][2].CLK
clock => ram[293][3].CLK
clock => ram[293][4].CLK
clock => ram[293][5].CLK
clock => ram[293][6].CLK
clock => ram[294][0].CLK
clock => ram[294][1].CLK
clock => ram[294][2].CLK
clock => ram[294][3].CLK
clock => ram[294][4].CLK
clock => ram[294][5].CLK
clock => ram[294][6].CLK
clock => ram[295][0].CLK
clock => ram[295][1].CLK
clock => ram[295][2].CLK
clock => ram[295][3].CLK
clock => ram[295][4].CLK
clock => ram[295][5].CLK
clock => ram[295][6].CLK
clock => ram[296][0].CLK
clock => ram[296][1].CLK
clock => ram[296][2].CLK
clock => ram[296][3].CLK
clock => ram[296][4].CLK
clock => ram[296][5].CLK
clock => ram[296][6].CLK
clock => ram[297][0].CLK
clock => ram[297][1].CLK
clock => ram[297][2].CLK
clock => ram[297][3].CLK
clock => ram[297][4].CLK
clock => ram[297][5].CLK
clock => ram[297][6].CLK
clock => ram[298][0].CLK
clock => ram[298][1].CLK
clock => ram[298][2].CLK
clock => ram[298][3].CLK
clock => ram[298][4].CLK
clock => ram[298][5].CLK
clock => ram[298][6].CLK
clock => ram[299][0].CLK
clock => ram[299][1].CLK
clock => ram[299][2].CLK
clock => ram[299][3].CLK
clock => ram[299][4].CLK
clock => ram[299][5].CLK
clock => ram[299][6].CLK
clock => ram[300][0].CLK
clock => ram[300][1].CLK
clock => ram[300][2].CLK
clock => ram[300][3].CLK
clock => ram[300][4].CLK
clock => ram[300][5].CLK
clock => ram[300][6].CLK
clock => ram[301][0].CLK
clock => ram[301][1].CLK
clock => ram[301][2].CLK
clock => ram[301][3].CLK
clock => ram[301][4].CLK
clock => ram[301][5].CLK
clock => ram[301][6].CLK
clock => ram[302][0].CLK
clock => ram[302][1].CLK
clock => ram[302][2].CLK
clock => ram[302][3].CLK
clock => ram[302][4].CLK
clock => ram[302][5].CLK
clock => ram[302][6].CLK
clock => ram[303][0].CLK
clock => ram[303][1].CLK
clock => ram[303][2].CLK
clock => ram[303][3].CLK
clock => ram[303][4].CLK
clock => ram[303][5].CLK
clock => ram[303][6].CLK
clock => ram[304][0].CLK
clock => ram[304][1].CLK
clock => ram[304][2].CLK
clock => ram[304][3].CLK
clock => ram[304][4].CLK
clock => ram[304][5].CLK
clock => ram[304][6].CLK
clock => ram[305][0].CLK
clock => ram[305][1].CLK
clock => ram[305][2].CLK
clock => ram[305][3].CLK
clock => ram[305][4].CLK
clock => ram[305][5].CLK
clock => ram[305][6].CLK
clock => ram[306][0].CLK
clock => ram[306][1].CLK
clock => ram[306][2].CLK
clock => ram[306][3].CLK
clock => ram[306][4].CLK
clock => ram[306][5].CLK
clock => ram[306][6].CLK
clock => ram[307][0].CLK
clock => ram[307][1].CLK
clock => ram[307][2].CLK
clock => ram[307][3].CLK
clock => ram[307][4].CLK
clock => ram[307][5].CLK
clock => ram[307][6].CLK
clock => ram[308][0].CLK
clock => ram[308][1].CLK
clock => ram[308][2].CLK
clock => ram[308][3].CLK
clock => ram[308][4].CLK
clock => ram[308][5].CLK
clock => ram[308][6].CLK
clock => ram[309][0].CLK
clock => ram[309][1].CLK
clock => ram[309][2].CLK
clock => ram[309][3].CLK
clock => ram[309][4].CLK
clock => ram[309][5].CLK
clock => ram[309][6].CLK
clock => ram[310][0].CLK
clock => ram[310][1].CLK
clock => ram[310][2].CLK
clock => ram[310][3].CLK
clock => ram[310][4].CLK
clock => ram[310][5].CLK
clock => ram[310][6].CLK
clock => ram[311][0].CLK
clock => ram[311][1].CLK
clock => ram[311][2].CLK
clock => ram[311][3].CLK
clock => ram[311][4].CLK
clock => ram[311][5].CLK
clock => ram[311][6].CLK
clock => ram[312][0].CLK
clock => ram[312][1].CLK
clock => ram[312][2].CLK
clock => ram[312][3].CLK
clock => ram[312][4].CLK
clock => ram[312][5].CLK
clock => ram[312][6].CLK
clock => ram[313][0].CLK
clock => ram[313][1].CLK
clock => ram[313][2].CLK
clock => ram[313][3].CLK
clock => ram[313][4].CLK
clock => ram[313][5].CLK
clock => ram[313][6].CLK
clock => ram[314][0].CLK
clock => ram[314][1].CLK
clock => ram[314][2].CLK
clock => ram[314][3].CLK
clock => ram[314][4].CLK
clock => ram[314][5].CLK
clock => ram[314][6].CLK
clock => ram[315][0].CLK
clock => ram[315][1].CLK
clock => ram[315][2].CLK
clock => ram[315][3].CLK
clock => ram[315][4].CLK
clock => ram[315][5].CLK
clock => ram[315][6].CLK
clock => ram[316][0].CLK
clock => ram[316][1].CLK
clock => ram[316][2].CLK
clock => ram[316][3].CLK
clock => ram[316][4].CLK
clock => ram[316][5].CLK
clock => ram[316][6].CLK
clock => ram[317][0].CLK
clock => ram[317][1].CLK
clock => ram[317][2].CLK
clock => ram[317][3].CLK
clock => ram[317][4].CLK
clock => ram[317][5].CLK
clock => ram[317][6].CLK
clock => ram[318][0].CLK
clock => ram[318][1].CLK
clock => ram[318][2].CLK
clock => ram[318][3].CLK
clock => ram[318][4].CLK
clock => ram[318][5].CLK
clock => ram[318][6].CLK
clock => ram[319][0].CLK
clock => ram[319][1].CLK
clock => ram[319][2].CLK
clock => ram[319][3].CLK
clock => ram[319][4].CLK
clock => ram[319][5].CLK
clock => ram[319][6].CLK
clock => ram[320][0].CLK
clock => ram[320][1].CLK
clock => ram[320][2].CLK
clock => ram[320][3].CLK
clock => ram[320][4].CLK
clock => ram[320][5].CLK
clock => ram[320][6].CLK
clock => ram[321][0].CLK
clock => ram[321][1].CLK
clock => ram[321][2].CLK
clock => ram[321][3].CLK
clock => ram[321][4].CLK
clock => ram[321][5].CLK
clock => ram[321][6].CLK
clock => ram[322][0].CLK
clock => ram[322][1].CLK
clock => ram[322][2].CLK
clock => ram[322][3].CLK
clock => ram[322][4].CLK
clock => ram[322][5].CLK
clock => ram[322][6].CLK
clock => ram[323][0].CLK
clock => ram[323][1].CLK
clock => ram[323][2].CLK
clock => ram[323][3].CLK
clock => ram[323][4].CLK
clock => ram[323][5].CLK
clock => ram[323][6].CLK
clock => ram[324][0].CLK
clock => ram[324][1].CLK
clock => ram[324][2].CLK
clock => ram[324][3].CLK
clock => ram[324][4].CLK
clock => ram[324][5].CLK
clock => ram[324][6].CLK
clock => ram[325][0].CLK
clock => ram[325][1].CLK
clock => ram[325][2].CLK
clock => ram[325][3].CLK
clock => ram[325][4].CLK
clock => ram[325][5].CLK
clock => ram[325][6].CLK
clock => ram[326][0].CLK
clock => ram[326][1].CLK
clock => ram[326][2].CLK
clock => ram[326][3].CLK
clock => ram[326][4].CLK
clock => ram[326][5].CLK
clock => ram[326][6].CLK
clock => ram[327][0].CLK
clock => ram[327][1].CLK
clock => ram[327][2].CLK
clock => ram[327][3].CLK
clock => ram[327][4].CLK
clock => ram[327][5].CLK
clock => ram[327][6].CLK
clock => ram[328][0].CLK
clock => ram[328][1].CLK
clock => ram[328][2].CLK
clock => ram[328][3].CLK
clock => ram[328][4].CLK
clock => ram[328][5].CLK
clock => ram[328][6].CLK
clock => ram[329][0].CLK
clock => ram[329][1].CLK
clock => ram[329][2].CLK
clock => ram[329][3].CLK
clock => ram[329][4].CLK
clock => ram[329][5].CLK
clock => ram[329][6].CLK
clock => ram[330][0].CLK
clock => ram[330][1].CLK
clock => ram[330][2].CLK
clock => ram[330][3].CLK
clock => ram[330][4].CLK
clock => ram[330][5].CLK
clock => ram[330][6].CLK
clock => ram[331][0].CLK
clock => ram[331][1].CLK
clock => ram[331][2].CLK
clock => ram[331][3].CLK
clock => ram[331][4].CLK
clock => ram[331][5].CLK
clock => ram[331][6].CLK
clock => ram[332][0].CLK
clock => ram[332][1].CLK
clock => ram[332][2].CLK
clock => ram[332][3].CLK
clock => ram[332][4].CLK
clock => ram[332][5].CLK
clock => ram[332][6].CLK
clock => ram[333][0].CLK
clock => ram[333][1].CLK
clock => ram[333][2].CLK
clock => ram[333][3].CLK
clock => ram[333][4].CLK
clock => ram[333][5].CLK
clock => ram[333][6].CLK
clock => ram[334][0].CLK
clock => ram[334][1].CLK
clock => ram[334][2].CLK
clock => ram[334][3].CLK
clock => ram[334][4].CLK
clock => ram[334][5].CLK
clock => ram[334][6].CLK
clock => ram[335][0].CLK
clock => ram[335][1].CLK
clock => ram[335][2].CLK
clock => ram[335][3].CLK
clock => ram[335][4].CLK
clock => ram[335][5].CLK
clock => ram[335][6].CLK
clock => ram[336][0].CLK
clock => ram[336][1].CLK
clock => ram[336][2].CLK
clock => ram[336][3].CLK
clock => ram[336][4].CLK
clock => ram[336][5].CLK
clock => ram[336][6].CLK
clock => ram[337][0].CLK
clock => ram[337][1].CLK
clock => ram[337][2].CLK
clock => ram[337][3].CLK
clock => ram[337][4].CLK
clock => ram[337][5].CLK
clock => ram[337][6].CLK
clock => ram[338][0].CLK
clock => ram[338][1].CLK
clock => ram[338][2].CLK
clock => ram[338][3].CLK
clock => ram[338][4].CLK
clock => ram[338][5].CLK
clock => ram[338][6].CLK
clock => ram[339][0].CLK
clock => ram[339][1].CLK
clock => ram[339][2].CLK
clock => ram[339][3].CLK
clock => ram[339][4].CLK
clock => ram[339][5].CLK
clock => ram[339][6].CLK
clock => ram[340][0].CLK
clock => ram[340][1].CLK
clock => ram[340][2].CLK
clock => ram[340][3].CLK
clock => ram[340][4].CLK
clock => ram[340][5].CLK
clock => ram[340][6].CLK
clock => ram[341][0].CLK
clock => ram[341][1].CLK
clock => ram[341][2].CLK
clock => ram[341][3].CLK
clock => ram[341][4].CLK
clock => ram[341][5].CLK
clock => ram[341][6].CLK
clock => ram[342][0].CLK
clock => ram[342][1].CLK
clock => ram[342][2].CLK
clock => ram[342][3].CLK
clock => ram[342][4].CLK
clock => ram[342][5].CLK
clock => ram[342][6].CLK
clock => ram[343][0].CLK
clock => ram[343][1].CLK
clock => ram[343][2].CLK
clock => ram[343][3].CLK
clock => ram[343][4].CLK
clock => ram[343][5].CLK
clock => ram[343][6].CLK
clock => ram[344][0].CLK
clock => ram[344][1].CLK
clock => ram[344][2].CLK
clock => ram[344][3].CLK
clock => ram[344][4].CLK
clock => ram[344][5].CLK
clock => ram[344][6].CLK
clock => ram[345][0].CLK
clock => ram[345][1].CLK
clock => ram[345][2].CLK
clock => ram[345][3].CLK
clock => ram[345][4].CLK
clock => ram[345][5].CLK
clock => ram[345][6].CLK
clock => ram[346][0].CLK
clock => ram[346][1].CLK
clock => ram[346][2].CLK
clock => ram[346][3].CLK
clock => ram[346][4].CLK
clock => ram[346][5].CLK
clock => ram[346][6].CLK
clock => ram[347][0].CLK
clock => ram[347][1].CLK
clock => ram[347][2].CLK
clock => ram[347][3].CLK
clock => ram[347][4].CLK
clock => ram[347][5].CLK
clock => ram[347][6].CLK
clock => ram[348][0].CLK
clock => ram[348][1].CLK
clock => ram[348][2].CLK
clock => ram[348][3].CLK
clock => ram[348][4].CLK
clock => ram[348][5].CLK
clock => ram[348][6].CLK
clock => ram[349][0].CLK
clock => ram[349][1].CLK
clock => ram[349][2].CLK
clock => ram[349][3].CLK
clock => ram[349][4].CLK
clock => ram[349][5].CLK
clock => ram[349][6].CLK
clock => ram[350][0].CLK
clock => ram[350][1].CLK
clock => ram[350][2].CLK
clock => ram[350][3].CLK
clock => ram[350][4].CLK
clock => ram[350][5].CLK
clock => ram[350][6].CLK
clock => ram[351][0].CLK
clock => ram[351][1].CLK
clock => ram[351][2].CLK
clock => ram[351][3].CLK
clock => ram[351][4].CLK
clock => ram[351][5].CLK
clock => ram[351][6].CLK
clock => ram[352][0].CLK
clock => ram[352][1].CLK
clock => ram[352][2].CLK
clock => ram[352][3].CLK
clock => ram[352][4].CLK
clock => ram[352][5].CLK
clock => ram[352][6].CLK
clock => ram[353][0].CLK
clock => ram[353][1].CLK
clock => ram[353][2].CLK
clock => ram[353][3].CLK
clock => ram[353][4].CLK
clock => ram[353][5].CLK
clock => ram[353][6].CLK
clock => ram[354][0].CLK
clock => ram[354][1].CLK
clock => ram[354][2].CLK
clock => ram[354][3].CLK
clock => ram[354][4].CLK
clock => ram[354][5].CLK
clock => ram[354][6].CLK
clock => ram[355][0].CLK
clock => ram[355][1].CLK
clock => ram[355][2].CLK
clock => ram[355][3].CLK
clock => ram[355][4].CLK
clock => ram[355][5].CLK
clock => ram[355][6].CLK
clock => ram[356][0].CLK
clock => ram[356][1].CLK
clock => ram[356][2].CLK
clock => ram[356][3].CLK
clock => ram[356][4].CLK
clock => ram[356][5].CLK
clock => ram[356][6].CLK
clock => ram[357][0].CLK
clock => ram[357][1].CLK
clock => ram[357][2].CLK
clock => ram[357][3].CLK
clock => ram[357][4].CLK
clock => ram[357][5].CLK
clock => ram[357][6].CLK
clock => ram[358][0].CLK
clock => ram[358][1].CLK
clock => ram[358][2].CLK
clock => ram[358][3].CLK
clock => ram[358][4].CLK
clock => ram[358][5].CLK
clock => ram[358][6].CLK
clock => ram[359][0].CLK
clock => ram[359][1].CLK
clock => ram[359][2].CLK
clock => ram[359][3].CLK
clock => ram[359][4].CLK
clock => ram[359][5].CLK
clock => ram[359][6].CLK
clock => ram[360][0].CLK
clock => ram[360][1].CLK
clock => ram[360][2].CLK
clock => ram[360][3].CLK
clock => ram[360][4].CLK
clock => ram[360][5].CLK
clock => ram[360][6].CLK
clock => ram[361][0].CLK
clock => ram[361][1].CLK
clock => ram[361][2].CLK
clock => ram[361][3].CLK
clock => ram[361][4].CLK
clock => ram[361][5].CLK
clock => ram[361][6].CLK
clock => ram[362][0].CLK
clock => ram[362][1].CLK
clock => ram[362][2].CLK
clock => ram[362][3].CLK
clock => ram[362][4].CLK
clock => ram[362][5].CLK
clock => ram[362][6].CLK
clock => ram[363][0].CLK
clock => ram[363][1].CLK
clock => ram[363][2].CLK
clock => ram[363][3].CLK
clock => ram[363][4].CLK
clock => ram[363][5].CLK
clock => ram[363][6].CLK
clock => ram[364][0].CLK
clock => ram[364][1].CLK
clock => ram[364][2].CLK
clock => ram[364][3].CLK
clock => ram[364][4].CLK
clock => ram[364][5].CLK
clock => ram[364][6].CLK
clock => ram[365][0].CLK
clock => ram[365][1].CLK
clock => ram[365][2].CLK
clock => ram[365][3].CLK
clock => ram[365][4].CLK
clock => ram[365][5].CLK
clock => ram[365][6].CLK
clock => ram[366][0].CLK
clock => ram[366][1].CLK
clock => ram[366][2].CLK
clock => ram[366][3].CLK
clock => ram[366][4].CLK
clock => ram[366][5].CLK
clock => ram[366][6].CLK
clock => ram[367][0].CLK
clock => ram[367][1].CLK
clock => ram[367][2].CLK
clock => ram[367][3].CLK
clock => ram[367][4].CLK
clock => ram[367][5].CLK
clock => ram[367][6].CLK
clock => ram[368][0].CLK
clock => ram[368][1].CLK
clock => ram[368][2].CLK
clock => ram[368][3].CLK
clock => ram[368][4].CLK
clock => ram[368][5].CLK
clock => ram[368][6].CLK
clock => ram[369][0].CLK
clock => ram[369][1].CLK
clock => ram[369][2].CLK
clock => ram[369][3].CLK
clock => ram[369][4].CLK
clock => ram[369][5].CLK
clock => ram[369][6].CLK
clock => ram[370][0].CLK
clock => ram[370][1].CLK
clock => ram[370][2].CLK
clock => ram[370][3].CLK
clock => ram[370][4].CLK
clock => ram[370][5].CLK
clock => ram[370][6].CLK
clock => ram[371][0].CLK
clock => ram[371][1].CLK
clock => ram[371][2].CLK
clock => ram[371][3].CLK
clock => ram[371][4].CLK
clock => ram[371][5].CLK
clock => ram[371][6].CLK
clock => ram[372][0].CLK
clock => ram[372][1].CLK
clock => ram[372][2].CLK
clock => ram[372][3].CLK
clock => ram[372][4].CLK
clock => ram[372][5].CLK
clock => ram[372][6].CLK
clock => ram[373][0].CLK
clock => ram[373][1].CLK
clock => ram[373][2].CLK
clock => ram[373][3].CLK
clock => ram[373][4].CLK
clock => ram[373][5].CLK
clock => ram[373][6].CLK
clock => ram[374][0].CLK
clock => ram[374][1].CLK
clock => ram[374][2].CLK
clock => ram[374][3].CLK
clock => ram[374][4].CLK
clock => ram[374][5].CLK
clock => ram[374][6].CLK
clock => ram[375][0].CLK
clock => ram[375][1].CLK
clock => ram[375][2].CLK
clock => ram[375][3].CLK
clock => ram[375][4].CLK
clock => ram[375][5].CLK
clock => ram[375][6].CLK
clock => ram[376][0].CLK
clock => ram[376][1].CLK
clock => ram[376][2].CLK
clock => ram[376][3].CLK
clock => ram[376][4].CLK
clock => ram[376][5].CLK
clock => ram[376][6].CLK
clock => ram[377][0].CLK
clock => ram[377][1].CLK
clock => ram[377][2].CLK
clock => ram[377][3].CLK
clock => ram[377][4].CLK
clock => ram[377][5].CLK
clock => ram[377][6].CLK
clock => ram[378][0].CLK
clock => ram[378][1].CLK
clock => ram[378][2].CLK
clock => ram[378][3].CLK
clock => ram[378][4].CLK
clock => ram[378][5].CLK
clock => ram[378][6].CLK
clock => ram[379][0].CLK
clock => ram[379][1].CLK
clock => ram[379][2].CLK
clock => ram[379][3].CLK
clock => ram[379][4].CLK
clock => ram[379][5].CLK
clock => ram[379][6].CLK
clock => ram[380][0].CLK
clock => ram[380][1].CLK
clock => ram[380][2].CLK
clock => ram[380][3].CLK
clock => ram[380][4].CLK
clock => ram[380][5].CLK
clock => ram[380][6].CLK
clock => ram[381][0].CLK
clock => ram[381][1].CLK
clock => ram[381][2].CLK
clock => ram[381][3].CLK
clock => ram[381][4].CLK
clock => ram[381][5].CLK
clock => ram[381][6].CLK
clock => ram[382][0].CLK
clock => ram[382][1].CLK
clock => ram[382][2].CLK
clock => ram[382][3].CLK
clock => ram[382][4].CLK
clock => ram[382][5].CLK
clock => ram[382][6].CLK
clock => ram[383][0].CLK
clock => ram[383][1].CLK
clock => ram[383][2].CLK
clock => ram[383][3].CLK
clock => ram[383][4].CLK
clock => ram[383][5].CLK
clock => ram[383][6].CLK
clock => ram[384][0].CLK
clock => ram[384][1].CLK
clock => ram[384][2].CLK
clock => ram[384][3].CLK
clock => ram[384][4].CLK
clock => ram[384][5].CLK
clock => ram[384][6].CLK
clock => ram[385][0].CLK
clock => ram[385][1].CLK
clock => ram[385][2].CLK
clock => ram[385][3].CLK
clock => ram[385][4].CLK
clock => ram[385][5].CLK
clock => ram[385][6].CLK
clock => ram[386][0].CLK
clock => ram[386][1].CLK
clock => ram[386][2].CLK
clock => ram[386][3].CLK
clock => ram[386][4].CLK
clock => ram[386][5].CLK
clock => ram[386][6].CLK
clock => ram[387][0].CLK
clock => ram[387][1].CLK
clock => ram[387][2].CLK
clock => ram[387][3].CLK
clock => ram[387][4].CLK
clock => ram[387][5].CLK
clock => ram[387][6].CLK
clock => ram[388][0].CLK
clock => ram[388][1].CLK
clock => ram[388][2].CLK
clock => ram[388][3].CLK
clock => ram[388][4].CLK
clock => ram[388][5].CLK
clock => ram[388][6].CLK
clock => ram[389][0].CLK
clock => ram[389][1].CLK
clock => ram[389][2].CLK
clock => ram[389][3].CLK
clock => ram[389][4].CLK
clock => ram[389][5].CLK
clock => ram[389][6].CLK
clock => ram[390][0].CLK
clock => ram[390][1].CLK
clock => ram[390][2].CLK
clock => ram[390][3].CLK
clock => ram[390][4].CLK
clock => ram[390][5].CLK
clock => ram[390][6].CLK
clock => ram[391][0].CLK
clock => ram[391][1].CLK
clock => ram[391][2].CLK
clock => ram[391][3].CLK
clock => ram[391][4].CLK
clock => ram[391][5].CLK
clock => ram[391][6].CLK
clock => ram[392][0].CLK
clock => ram[392][1].CLK
clock => ram[392][2].CLK
clock => ram[392][3].CLK
clock => ram[392][4].CLK
clock => ram[392][5].CLK
clock => ram[392][6].CLK
clock => ram[393][0].CLK
clock => ram[393][1].CLK
clock => ram[393][2].CLK
clock => ram[393][3].CLK
clock => ram[393][4].CLK
clock => ram[393][5].CLK
clock => ram[393][6].CLK
clock => ram[394][0].CLK
clock => ram[394][1].CLK
clock => ram[394][2].CLK
clock => ram[394][3].CLK
clock => ram[394][4].CLK
clock => ram[394][5].CLK
clock => ram[394][6].CLK
clock => ram[395][0].CLK
clock => ram[395][1].CLK
clock => ram[395][2].CLK
clock => ram[395][3].CLK
clock => ram[395][4].CLK
clock => ram[395][5].CLK
clock => ram[395][6].CLK
clock => ram[396][0].CLK
clock => ram[396][1].CLK
clock => ram[396][2].CLK
clock => ram[396][3].CLK
clock => ram[396][4].CLK
clock => ram[396][5].CLK
clock => ram[396][6].CLK
clock => ram[397][0].CLK
clock => ram[397][1].CLK
clock => ram[397][2].CLK
clock => ram[397][3].CLK
clock => ram[397][4].CLK
clock => ram[397][5].CLK
clock => ram[397][6].CLK
clock => ram[398][0].CLK
clock => ram[398][1].CLK
clock => ram[398][2].CLK
clock => ram[398][3].CLK
clock => ram[398][4].CLK
clock => ram[398][5].CLK
clock => ram[398][6].CLK
clock => ram[399][0].CLK
clock => ram[399][1].CLK
clock => ram[399][2].CLK
clock => ram[399][3].CLK
clock => ram[399][4].CLK
clock => ram[399][5].CLK
clock => ram[399][6].CLK
clock => ram[400][0].CLK
clock => ram[400][1].CLK
clock => ram[400][2].CLK
clock => ram[400][3].CLK
clock => ram[400][4].CLK
clock => ram[400][5].CLK
clock => ram[400][6].CLK
clock => ram[401][0].CLK
clock => ram[401][1].CLK
clock => ram[401][2].CLK
clock => ram[401][3].CLK
clock => ram[401][4].CLK
clock => ram[401][5].CLK
clock => ram[401][6].CLK
clock => ram[402][0].CLK
clock => ram[402][1].CLK
clock => ram[402][2].CLK
clock => ram[402][3].CLK
clock => ram[402][4].CLK
clock => ram[402][5].CLK
clock => ram[402][6].CLK
clock => ram[403][0].CLK
clock => ram[403][1].CLK
clock => ram[403][2].CLK
clock => ram[403][3].CLK
clock => ram[403][4].CLK
clock => ram[403][5].CLK
clock => ram[403][6].CLK
clock => ram[404][0].CLK
clock => ram[404][1].CLK
clock => ram[404][2].CLK
clock => ram[404][3].CLK
clock => ram[404][4].CLK
clock => ram[404][5].CLK
clock => ram[404][6].CLK
clock => ram[405][0].CLK
clock => ram[405][1].CLK
clock => ram[405][2].CLK
clock => ram[405][3].CLK
clock => ram[405][4].CLK
clock => ram[405][5].CLK
clock => ram[405][6].CLK
clock => ram[406][0].CLK
clock => ram[406][1].CLK
clock => ram[406][2].CLK
clock => ram[406][3].CLK
clock => ram[406][4].CLK
clock => ram[406][5].CLK
clock => ram[406][6].CLK
clock => ram[407][0].CLK
clock => ram[407][1].CLK
clock => ram[407][2].CLK
clock => ram[407][3].CLK
clock => ram[407][4].CLK
clock => ram[407][5].CLK
clock => ram[407][6].CLK
clock => ram[408][0].CLK
clock => ram[408][1].CLK
clock => ram[408][2].CLK
clock => ram[408][3].CLK
clock => ram[408][4].CLK
clock => ram[408][5].CLK
clock => ram[408][6].CLK
clock => ram[409][0].CLK
clock => ram[409][1].CLK
clock => ram[409][2].CLK
clock => ram[409][3].CLK
clock => ram[409][4].CLK
clock => ram[409][5].CLK
clock => ram[409][6].CLK
clock => ram[410][0].CLK
clock => ram[410][1].CLK
clock => ram[410][2].CLK
clock => ram[410][3].CLK
clock => ram[410][4].CLK
clock => ram[410][5].CLK
clock => ram[410][6].CLK
clock => ram[411][0].CLK
clock => ram[411][1].CLK
clock => ram[411][2].CLK
clock => ram[411][3].CLK
clock => ram[411][4].CLK
clock => ram[411][5].CLK
clock => ram[411][6].CLK
clock => ram[412][0].CLK
clock => ram[412][1].CLK
clock => ram[412][2].CLK
clock => ram[412][3].CLK
clock => ram[412][4].CLK
clock => ram[412][5].CLK
clock => ram[412][6].CLK
clock => ram[413][0].CLK
clock => ram[413][1].CLK
clock => ram[413][2].CLK
clock => ram[413][3].CLK
clock => ram[413][4].CLK
clock => ram[413][5].CLK
clock => ram[413][6].CLK
clock => ram[414][0].CLK
clock => ram[414][1].CLK
clock => ram[414][2].CLK
clock => ram[414][3].CLK
clock => ram[414][4].CLK
clock => ram[414][5].CLK
clock => ram[414][6].CLK
clock => ram[415][0].CLK
clock => ram[415][1].CLK
clock => ram[415][2].CLK
clock => ram[415][3].CLK
clock => ram[415][4].CLK
clock => ram[415][5].CLK
clock => ram[415][6].CLK
clock => ram[416][0].CLK
clock => ram[416][1].CLK
clock => ram[416][2].CLK
clock => ram[416][3].CLK
clock => ram[416][4].CLK
clock => ram[416][5].CLK
clock => ram[416][6].CLK
clock => ram[417][0].CLK
clock => ram[417][1].CLK
clock => ram[417][2].CLK
clock => ram[417][3].CLK
clock => ram[417][4].CLK
clock => ram[417][5].CLK
clock => ram[417][6].CLK
clock => ram[418][0].CLK
clock => ram[418][1].CLK
clock => ram[418][2].CLK
clock => ram[418][3].CLK
clock => ram[418][4].CLK
clock => ram[418][5].CLK
clock => ram[418][6].CLK
clock => ram[419][0].CLK
clock => ram[419][1].CLK
clock => ram[419][2].CLK
clock => ram[419][3].CLK
clock => ram[419][4].CLK
clock => ram[419][5].CLK
clock => ram[419][6].CLK
clock => ram[420][0].CLK
clock => ram[420][1].CLK
clock => ram[420][2].CLK
clock => ram[420][3].CLK
clock => ram[420][4].CLK
clock => ram[420][5].CLK
clock => ram[420][6].CLK
clock => ram[421][0].CLK
clock => ram[421][1].CLK
clock => ram[421][2].CLK
clock => ram[421][3].CLK
clock => ram[421][4].CLK
clock => ram[421][5].CLK
clock => ram[421][6].CLK
clock => ram[422][0].CLK
clock => ram[422][1].CLK
clock => ram[422][2].CLK
clock => ram[422][3].CLK
clock => ram[422][4].CLK
clock => ram[422][5].CLK
clock => ram[422][6].CLK
clock => ram[423][0].CLK
clock => ram[423][1].CLK
clock => ram[423][2].CLK
clock => ram[423][3].CLK
clock => ram[423][4].CLK
clock => ram[423][5].CLK
clock => ram[423][6].CLK
clock => ram[424][0].CLK
clock => ram[424][1].CLK
clock => ram[424][2].CLK
clock => ram[424][3].CLK
clock => ram[424][4].CLK
clock => ram[424][5].CLK
clock => ram[424][6].CLK
clock => ram[425][0].CLK
clock => ram[425][1].CLK
clock => ram[425][2].CLK
clock => ram[425][3].CLK
clock => ram[425][4].CLK
clock => ram[425][5].CLK
clock => ram[425][6].CLK
clock => ram[426][0].CLK
clock => ram[426][1].CLK
clock => ram[426][2].CLK
clock => ram[426][3].CLK
clock => ram[426][4].CLK
clock => ram[426][5].CLK
clock => ram[426][6].CLK
clock => ram[427][0].CLK
clock => ram[427][1].CLK
clock => ram[427][2].CLK
clock => ram[427][3].CLK
clock => ram[427][4].CLK
clock => ram[427][5].CLK
clock => ram[427][6].CLK
clock => ram[428][0].CLK
clock => ram[428][1].CLK
clock => ram[428][2].CLK
clock => ram[428][3].CLK
clock => ram[428][4].CLK
clock => ram[428][5].CLK
clock => ram[428][6].CLK
clock => ram[429][0].CLK
clock => ram[429][1].CLK
clock => ram[429][2].CLK
clock => ram[429][3].CLK
clock => ram[429][4].CLK
clock => ram[429][5].CLK
clock => ram[429][6].CLK
clock => ram[430][0].CLK
clock => ram[430][1].CLK
clock => ram[430][2].CLK
clock => ram[430][3].CLK
clock => ram[430][4].CLK
clock => ram[430][5].CLK
clock => ram[430][6].CLK
clock => ram[431][0].CLK
clock => ram[431][1].CLK
clock => ram[431][2].CLK
clock => ram[431][3].CLK
clock => ram[431][4].CLK
clock => ram[431][5].CLK
clock => ram[431][6].CLK
clock => ram[432][0].CLK
clock => ram[432][1].CLK
clock => ram[432][2].CLK
clock => ram[432][3].CLK
clock => ram[432][4].CLK
clock => ram[432][5].CLK
clock => ram[432][6].CLK
clock => ram[433][0].CLK
clock => ram[433][1].CLK
clock => ram[433][2].CLK
clock => ram[433][3].CLK
clock => ram[433][4].CLK
clock => ram[433][5].CLK
clock => ram[433][6].CLK
clock => ram[434][0].CLK
clock => ram[434][1].CLK
clock => ram[434][2].CLK
clock => ram[434][3].CLK
clock => ram[434][4].CLK
clock => ram[434][5].CLK
clock => ram[434][6].CLK
clock => ram[435][0].CLK
clock => ram[435][1].CLK
clock => ram[435][2].CLK
clock => ram[435][3].CLK
clock => ram[435][4].CLK
clock => ram[435][5].CLK
clock => ram[435][6].CLK
clock => ram[436][0].CLK
clock => ram[436][1].CLK
clock => ram[436][2].CLK
clock => ram[436][3].CLK
clock => ram[436][4].CLK
clock => ram[436][5].CLK
clock => ram[436][6].CLK
clock => ram[437][0].CLK
clock => ram[437][1].CLK
clock => ram[437][2].CLK
clock => ram[437][3].CLK
clock => ram[437][4].CLK
clock => ram[437][5].CLK
clock => ram[437][6].CLK
clock => ram[438][0].CLK
clock => ram[438][1].CLK
clock => ram[438][2].CLK
clock => ram[438][3].CLK
clock => ram[438][4].CLK
clock => ram[438][5].CLK
clock => ram[438][6].CLK
clock => ram[439][0].CLK
clock => ram[439][1].CLK
clock => ram[439][2].CLK
clock => ram[439][3].CLK
clock => ram[439][4].CLK
clock => ram[439][5].CLK
clock => ram[439][6].CLK
clock => ram[440][0].CLK
clock => ram[440][1].CLK
clock => ram[440][2].CLK
clock => ram[440][3].CLK
clock => ram[440][4].CLK
clock => ram[440][5].CLK
clock => ram[440][6].CLK
clock => ram[441][0].CLK
clock => ram[441][1].CLK
clock => ram[441][2].CLK
clock => ram[441][3].CLK
clock => ram[441][4].CLK
clock => ram[441][5].CLK
clock => ram[441][6].CLK
clock => ram[442][0].CLK
clock => ram[442][1].CLK
clock => ram[442][2].CLK
clock => ram[442][3].CLK
clock => ram[442][4].CLK
clock => ram[442][5].CLK
clock => ram[442][6].CLK
clock => ram[443][0].CLK
clock => ram[443][1].CLK
clock => ram[443][2].CLK
clock => ram[443][3].CLK
clock => ram[443][4].CLK
clock => ram[443][5].CLK
clock => ram[443][6].CLK
clock => ram[444][0].CLK
clock => ram[444][1].CLK
clock => ram[444][2].CLK
clock => ram[444][3].CLK
clock => ram[444][4].CLK
clock => ram[444][5].CLK
clock => ram[444][6].CLK
clock => ram[445][0].CLK
clock => ram[445][1].CLK
clock => ram[445][2].CLK
clock => ram[445][3].CLK
clock => ram[445][4].CLK
clock => ram[445][5].CLK
clock => ram[445][6].CLK
clock => ram[446][0].CLK
clock => ram[446][1].CLK
clock => ram[446][2].CLK
clock => ram[446][3].CLK
clock => ram[446][4].CLK
clock => ram[446][5].CLK
clock => ram[446][6].CLK
clock => ram[447][0].CLK
clock => ram[447][1].CLK
clock => ram[447][2].CLK
clock => ram[447][3].CLK
clock => ram[447][4].CLK
clock => ram[447][5].CLK
clock => ram[447][6].CLK
clock => ram[448][0].CLK
clock => ram[448][1].CLK
clock => ram[448][2].CLK
clock => ram[448][3].CLK
clock => ram[448][4].CLK
clock => ram[448][5].CLK
clock => ram[448][6].CLK
clock => ram[449][0].CLK
clock => ram[449][1].CLK
clock => ram[449][2].CLK
clock => ram[449][3].CLK
clock => ram[449][4].CLK
clock => ram[449][5].CLK
clock => ram[449][6].CLK
clock => ram[450][0].CLK
clock => ram[450][1].CLK
clock => ram[450][2].CLK
clock => ram[450][3].CLK
clock => ram[450][4].CLK
clock => ram[450][5].CLK
clock => ram[450][6].CLK
clock => ram[451][0].CLK
clock => ram[451][1].CLK
clock => ram[451][2].CLK
clock => ram[451][3].CLK
clock => ram[451][4].CLK
clock => ram[451][5].CLK
clock => ram[451][6].CLK
clock => ram[452][0].CLK
clock => ram[452][1].CLK
clock => ram[452][2].CLK
clock => ram[452][3].CLK
clock => ram[452][4].CLK
clock => ram[452][5].CLK
clock => ram[452][6].CLK
clock => ram[453][0].CLK
clock => ram[453][1].CLK
clock => ram[453][2].CLK
clock => ram[453][3].CLK
clock => ram[453][4].CLK
clock => ram[453][5].CLK
clock => ram[453][6].CLK
clock => ram[454][0].CLK
clock => ram[454][1].CLK
clock => ram[454][2].CLK
clock => ram[454][3].CLK
clock => ram[454][4].CLK
clock => ram[454][5].CLK
clock => ram[454][6].CLK
clock => ram[455][0].CLK
clock => ram[455][1].CLK
clock => ram[455][2].CLK
clock => ram[455][3].CLK
clock => ram[455][4].CLK
clock => ram[455][5].CLK
clock => ram[455][6].CLK
clock => ram[456][0].CLK
clock => ram[456][1].CLK
clock => ram[456][2].CLK
clock => ram[456][3].CLK
clock => ram[456][4].CLK
clock => ram[456][5].CLK
clock => ram[456][6].CLK
clock => ram[457][0].CLK
clock => ram[457][1].CLK
clock => ram[457][2].CLK
clock => ram[457][3].CLK
clock => ram[457][4].CLK
clock => ram[457][5].CLK
clock => ram[457][6].CLK
clock => ram[458][0].CLK
clock => ram[458][1].CLK
clock => ram[458][2].CLK
clock => ram[458][3].CLK
clock => ram[458][4].CLK
clock => ram[458][5].CLK
clock => ram[458][6].CLK
clock => ram[459][0].CLK
clock => ram[459][1].CLK
clock => ram[459][2].CLK
clock => ram[459][3].CLK
clock => ram[459][4].CLK
clock => ram[459][5].CLK
clock => ram[459][6].CLK
clock => ram[460][0].CLK
clock => ram[460][1].CLK
clock => ram[460][2].CLK
clock => ram[460][3].CLK
clock => ram[460][4].CLK
clock => ram[460][5].CLK
clock => ram[460][6].CLK
clock => ram[461][0].CLK
clock => ram[461][1].CLK
clock => ram[461][2].CLK
clock => ram[461][3].CLK
clock => ram[461][4].CLK
clock => ram[461][5].CLK
clock => ram[461][6].CLK
clock => ram[462][0].CLK
clock => ram[462][1].CLK
clock => ram[462][2].CLK
clock => ram[462][3].CLK
clock => ram[462][4].CLK
clock => ram[462][5].CLK
clock => ram[462][6].CLK
clock => ram[463][0].CLK
clock => ram[463][1].CLK
clock => ram[463][2].CLK
clock => ram[463][3].CLK
clock => ram[463][4].CLK
clock => ram[463][5].CLK
clock => ram[463][6].CLK
clock => ram[464][0].CLK
clock => ram[464][1].CLK
clock => ram[464][2].CLK
clock => ram[464][3].CLK
clock => ram[464][4].CLK
clock => ram[464][5].CLK
clock => ram[464][6].CLK
clock => ram[465][0].CLK
clock => ram[465][1].CLK
clock => ram[465][2].CLK
clock => ram[465][3].CLK
clock => ram[465][4].CLK
clock => ram[465][5].CLK
clock => ram[465][6].CLK
clock => ram[466][0].CLK
clock => ram[466][1].CLK
clock => ram[466][2].CLK
clock => ram[466][3].CLK
clock => ram[466][4].CLK
clock => ram[466][5].CLK
clock => ram[466][6].CLK
clock => ram[467][0].CLK
clock => ram[467][1].CLK
clock => ram[467][2].CLK
clock => ram[467][3].CLK
clock => ram[467][4].CLK
clock => ram[467][5].CLK
clock => ram[467][6].CLK
clock => ram[468][0].CLK
clock => ram[468][1].CLK
clock => ram[468][2].CLK
clock => ram[468][3].CLK
clock => ram[468][4].CLK
clock => ram[468][5].CLK
clock => ram[468][6].CLK
clock => ram[469][0].CLK
clock => ram[469][1].CLK
clock => ram[469][2].CLK
clock => ram[469][3].CLK
clock => ram[469][4].CLK
clock => ram[469][5].CLK
clock => ram[469][6].CLK
clock => ram[470][0].CLK
clock => ram[470][1].CLK
clock => ram[470][2].CLK
clock => ram[470][3].CLK
clock => ram[470][4].CLK
clock => ram[470][5].CLK
clock => ram[470][6].CLK
clock => ram[471][0].CLK
clock => ram[471][1].CLK
clock => ram[471][2].CLK
clock => ram[471][3].CLK
clock => ram[471][4].CLK
clock => ram[471][5].CLK
clock => ram[471][6].CLK
clock => ram[472][0].CLK
clock => ram[472][1].CLK
clock => ram[472][2].CLK
clock => ram[472][3].CLK
clock => ram[472][4].CLK
clock => ram[472][5].CLK
clock => ram[472][6].CLK
clock => ram[473][0].CLK
clock => ram[473][1].CLK
clock => ram[473][2].CLK
clock => ram[473][3].CLK
clock => ram[473][4].CLK
clock => ram[473][5].CLK
clock => ram[473][6].CLK
clock => ram[474][0].CLK
clock => ram[474][1].CLK
clock => ram[474][2].CLK
clock => ram[474][3].CLK
clock => ram[474][4].CLK
clock => ram[474][5].CLK
clock => ram[474][6].CLK
clock => ram[475][0].CLK
clock => ram[475][1].CLK
clock => ram[475][2].CLK
clock => ram[475][3].CLK
clock => ram[475][4].CLK
clock => ram[475][5].CLK
clock => ram[475][6].CLK
clock => ram[476][0].CLK
clock => ram[476][1].CLK
clock => ram[476][2].CLK
clock => ram[476][3].CLK
clock => ram[476][4].CLK
clock => ram[476][5].CLK
clock => ram[476][6].CLK
clock => ram[477][0].CLK
clock => ram[477][1].CLK
clock => ram[477][2].CLK
clock => ram[477][3].CLK
clock => ram[477][4].CLK
clock => ram[477][5].CLK
clock => ram[477][6].CLK
clock => ram[478][0].CLK
clock => ram[478][1].CLK
clock => ram[478][2].CLK
clock => ram[478][3].CLK
clock => ram[478][4].CLK
clock => ram[478][5].CLK
clock => ram[478][6].CLK
clock => ram[479][0].CLK
clock => ram[479][1].CLK
clock => ram[479][2].CLK
clock => ram[479][3].CLK
clock => ram[479][4].CLK
clock => ram[479][5].CLK
clock => ram[479][6].CLK
clock => ram[480][0].CLK
clock => ram[480][1].CLK
clock => ram[480][2].CLK
clock => ram[480][3].CLK
clock => ram[480][4].CLK
clock => ram[480][5].CLK
clock => ram[480][6].CLK
clock => ram[481][0].CLK
clock => ram[481][1].CLK
clock => ram[481][2].CLK
clock => ram[481][3].CLK
clock => ram[481][4].CLK
clock => ram[481][5].CLK
clock => ram[481][6].CLK
clock => ram[482][0].CLK
clock => ram[482][1].CLK
clock => ram[482][2].CLK
clock => ram[482][3].CLK
clock => ram[482][4].CLK
clock => ram[482][5].CLK
clock => ram[482][6].CLK
clock => ram[483][0].CLK
clock => ram[483][1].CLK
clock => ram[483][2].CLK
clock => ram[483][3].CLK
clock => ram[483][4].CLK
clock => ram[483][5].CLK
clock => ram[483][6].CLK
clock => ram[484][0].CLK
clock => ram[484][1].CLK
clock => ram[484][2].CLK
clock => ram[484][3].CLK
clock => ram[484][4].CLK
clock => ram[484][5].CLK
clock => ram[484][6].CLK
clock => ram[485][0].CLK
clock => ram[485][1].CLK
clock => ram[485][2].CLK
clock => ram[485][3].CLK
clock => ram[485][4].CLK
clock => ram[485][5].CLK
clock => ram[485][6].CLK
clock => ram[486][0].CLK
clock => ram[486][1].CLK
clock => ram[486][2].CLK
clock => ram[486][3].CLK
clock => ram[486][4].CLK
clock => ram[486][5].CLK
clock => ram[486][6].CLK
clock => ram[487][0].CLK
clock => ram[487][1].CLK
clock => ram[487][2].CLK
clock => ram[487][3].CLK
clock => ram[487][4].CLK
clock => ram[487][5].CLK
clock => ram[487][6].CLK
clock => ram[488][0].CLK
clock => ram[488][1].CLK
clock => ram[488][2].CLK
clock => ram[488][3].CLK
clock => ram[488][4].CLK
clock => ram[488][5].CLK
clock => ram[488][6].CLK
clock => ram[489][0].CLK
clock => ram[489][1].CLK
clock => ram[489][2].CLK
clock => ram[489][3].CLK
clock => ram[489][4].CLK
clock => ram[489][5].CLK
clock => ram[489][6].CLK
clock => ram[490][0].CLK
clock => ram[490][1].CLK
clock => ram[490][2].CLK
clock => ram[490][3].CLK
clock => ram[490][4].CLK
clock => ram[490][5].CLK
clock => ram[490][6].CLK
clock => ram[491][0].CLK
clock => ram[491][1].CLK
clock => ram[491][2].CLK
clock => ram[491][3].CLK
clock => ram[491][4].CLK
clock => ram[491][5].CLK
clock => ram[491][6].CLK
clock => ram[492][0].CLK
clock => ram[492][1].CLK
clock => ram[492][2].CLK
clock => ram[492][3].CLK
clock => ram[492][4].CLK
clock => ram[492][5].CLK
clock => ram[492][6].CLK
clock => ram[493][0].CLK
clock => ram[493][1].CLK
clock => ram[493][2].CLK
clock => ram[493][3].CLK
clock => ram[493][4].CLK
clock => ram[493][5].CLK
clock => ram[493][6].CLK
clock => ram[494][0].CLK
clock => ram[494][1].CLK
clock => ram[494][2].CLK
clock => ram[494][3].CLK
clock => ram[494][4].CLK
clock => ram[494][5].CLK
clock => ram[494][6].CLK
clock => ram[495][0].CLK
clock => ram[495][1].CLK
clock => ram[495][2].CLK
clock => ram[495][3].CLK
clock => ram[495][4].CLK
clock => ram[495][5].CLK
clock => ram[495][6].CLK
clock => ram[496][0].CLK
clock => ram[496][1].CLK
clock => ram[496][2].CLK
clock => ram[496][3].CLK
clock => ram[496][4].CLK
clock => ram[496][5].CLK
clock => ram[496][6].CLK
clock => ram[497][0].CLK
clock => ram[497][1].CLK
clock => ram[497][2].CLK
clock => ram[497][3].CLK
clock => ram[497][4].CLK
clock => ram[497][5].CLK
clock => ram[497][6].CLK
clock => ram[498][0].CLK
clock => ram[498][1].CLK
clock => ram[498][2].CLK
clock => ram[498][3].CLK
clock => ram[498][4].CLK
clock => ram[498][5].CLK
clock => ram[498][6].CLK
clock => ram[499][0].CLK
clock => ram[499][1].CLK
clock => ram[499][2].CLK
clock => ram[499][3].CLK
clock => ram[499][4].CLK
clock => ram[499][5].CLK
clock => ram[499][6].CLK
clock => ram[500][0].CLK
clock => ram[500][1].CLK
clock => ram[500][2].CLK
clock => ram[500][3].CLK
clock => ram[500][4].CLK
clock => ram[500][5].CLK
clock => ram[500][6].CLK
clock => ram[501][0].CLK
clock => ram[501][1].CLK
clock => ram[501][2].CLK
clock => ram[501][3].CLK
clock => ram[501][4].CLK
clock => ram[501][5].CLK
clock => ram[501][6].CLK
clock => ram[502][0].CLK
clock => ram[502][1].CLK
clock => ram[502][2].CLK
clock => ram[502][3].CLK
clock => ram[502][4].CLK
clock => ram[502][5].CLK
clock => ram[502][6].CLK
clock => ram[503][0].CLK
clock => ram[503][1].CLK
clock => ram[503][2].CLK
clock => ram[503][3].CLK
clock => ram[503][4].CLK
clock => ram[503][5].CLK
clock => ram[503][6].CLK
clock => ram[504][0].CLK
clock => ram[504][1].CLK
clock => ram[504][2].CLK
clock => ram[504][3].CLK
clock => ram[504][4].CLK
clock => ram[504][5].CLK
clock => ram[504][6].CLK
clock => ram[505][0].CLK
clock => ram[505][1].CLK
clock => ram[505][2].CLK
clock => ram[505][3].CLK
clock => ram[505][4].CLK
clock => ram[505][5].CLK
clock => ram[505][6].CLK
clock => ram[506][0].CLK
clock => ram[506][1].CLK
clock => ram[506][2].CLK
clock => ram[506][3].CLK
clock => ram[506][4].CLK
clock => ram[506][5].CLK
clock => ram[506][6].CLK
clock => ram[507][0].CLK
clock => ram[507][1].CLK
clock => ram[507][2].CLK
clock => ram[507][3].CLK
clock => ram[507][4].CLK
clock => ram[507][5].CLK
clock => ram[507][6].CLK
clock => ram[508][0].CLK
clock => ram[508][1].CLK
clock => ram[508][2].CLK
clock => ram[508][3].CLK
clock => ram[508][4].CLK
clock => ram[508][5].CLK
clock => ram[508][6].CLK
clock => ram[509][0].CLK
clock => ram[509][1].CLK
clock => ram[509][2].CLK
clock => ram[509][3].CLK
clock => ram[509][4].CLK
clock => ram[509][5].CLK
clock => ram[509][6].CLK
clock => ram[510][0].CLK
clock => ram[510][1].CLK
clock => ram[510][2].CLK
clock => ram[510][3].CLK
clock => ram[510][4].CLK
clock => ram[510][5].CLK
clock => ram[510][6].CLK
clock => ram[511][0].CLK
clock => ram[511][1].CLK
clock => ram[511][2].CLK
clock => ram[511][3].CLK
clock => ram[511][4].CLK
clock => ram[511][5].CLK
clock => ram[511][6].CLK
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[0] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[1] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[2] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[3] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[4] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[5] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data1[6] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[0] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[1] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[2] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[3] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[4] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[5] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
data2[6] => ram.DATAB
address1[0] => Decoder0.IN8
address1[0] => Mux0.IN8
address1[0] => Mux1.IN8
address1[0] => Mux2.IN8
address1[0] => Mux3.IN8
address1[0] => Mux4.IN8
address1[0] => Mux5.IN8
address1[0] => Mux6.IN8
address1[1] => Decoder0.IN7
address1[1] => Mux0.IN7
address1[1] => Mux1.IN7
address1[1] => Mux2.IN7
address1[1] => Mux3.IN7
address1[1] => Mux4.IN7
address1[1] => Mux5.IN7
address1[1] => Mux6.IN7
address1[2] => Decoder0.IN6
address1[2] => Mux0.IN6
address1[2] => Mux1.IN6
address1[2] => Mux2.IN6
address1[2] => Mux3.IN6
address1[2] => Mux4.IN6
address1[2] => Mux5.IN6
address1[2] => Mux6.IN6
address1[3] => Decoder0.IN5
address1[3] => Mux0.IN5
address1[3] => Mux1.IN5
address1[3] => Mux2.IN5
address1[3] => Mux3.IN5
address1[3] => Mux4.IN5
address1[3] => Mux5.IN5
address1[3] => Mux6.IN5
address1[4] => Decoder0.IN4
address1[4] => Mux0.IN4
address1[4] => Mux1.IN4
address1[4] => Mux2.IN4
address1[4] => Mux3.IN4
address1[4] => Mux4.IN4
address1[4] => Mux5.IN4
address1[4] => Mux6.IN4
address1[5] => Decoder0.IN3
address1[5] => Mux0.IN3
address1[5] => Mux1.IN3
address1[5] => Mux2.IN3
address1[5] => Mux3.IN3
address1[5] => Mux4.IN3
address1[5] => Mux5.IN3
address1[5] => Mux6.IN3
address1[6] => Decoder0.IN2
address1[6] => Mux0.IN2
address1[6] => Mux1.IN2
address1[6] => Mux2.IN2
address1[6] => Mux3.IN2
address1[6] => Mux4.IN2
address1[6] => Mux5.IN2
address1[6] => Mux6.IN2
address1[7] => Decoder0.IN1
address1[7] => Mux0.IN1
address1[7] => Mux1.IN1
address1[7] => Mux2.IN1
address1[7] => Mux3.IN1
address1[7] => Mux4.IN1
address1[7] => Mux5.IN1
address1[7] => Mux6.IN1
address1[8] => Decoder0.IN0
address1[8] => Mux0.IN0
address1[8] => Mux1.IN0
address1[8] => Mux2.IN0
address1[8] => Mux3.IN0
address1[8] => Mux4.IN0
address1[8] => Mux5.IN0
address1[8] => Mux6.IN0
address2[0] => Decoder1.IN8
address2[0] => Mux7.IN8
address2[0] => Mux8.IN8
address2[0] => Mux9.IN8
address2[0] => Mux10.IN8
address2[0] => Mux11.IN8
address2[0] => Mux12.IN8
address2[0] => Mux13.IN8
address2[1] => Decoder1.IN7
address2[1] => Mux7.IN7
address2[1] => Mux8.IN7
address2[1] => Mux9.IN7
address2[1] => Mux10.IN7
address2[1] => Mux11.IN7
address2[1] => Mux12.IN7
address2[1] => Mux13.IN7
address2[2] => Decoder1.IN6
address2[2] => Mux7.IN6
address2[2] => Mux8.IN6
address2[2] => Mux9.IN6
address2[2] => Mux10.IN6
address2[2] => Mux11.IN6
address2[2] => Mux12.IN6
address2[2] => Mux13.IN6
address2[3] => Decoder1.IN5
address2[3] => Mux7.IN5
address2[3] => Mux8.IN5
address2[3] => Mux9.IN5
address2[3] => Mux10.IN5
address2[3] => Mux11.IN5
address2[3] => Mux12.IN5
address2[3] => Mux13.IN5
address2[4] => Decoder1.IN4
address2[4] => Mux7.IN4
address2[4] => Mux8.IN4
address2[4] => Mux9.IN4
address2[4] => Mux10.IN4
address2[4] => Mux11.IN4
address2[4] => Mux12.IN4
address2[4] => Mux13.IN4
address2[5] => Decoder1.IN3
address2[5] => Mux7.IN3
address2[5] => Mux8.IN3
address2[5] => Mux9.IN3
address2[5] => Mux10.IN3
address2[5] => Mux11.IN3
address2[5] => Mux12.IN3
address2[5] => Mux13.IN3
address2[6] => Decoder1.IN2
address2[6] => Mux7.IN2
address2[6] => Mux8.IN2
address2[6] => Mux9.IN2
address2[6] => Mux10.IN2
address2[6] => Mux11.IN2
address2[6] => Mux12.IN2
address2[6] => Mux13.IN2
address2[7] => Decoder1.IN1
address2[7] => Mux7.IN1
address2[7] => Mux8.IN1
address2[7] => Mux9.IN1
address2[7] => Mux10.IN1
address2[7] => Mux11.IN1
address2[7] => Mux12.IN1
address2[7] => Mux13.IN1
address2[8] => Decoder1.IN0
address2[8] => Mux7.IN0
address2[8] => Mux8.IN0
address2[8] => Mux9.IN0
address2[8] => Mux10.IN0
address2[8] => Mux11.IN0
address2[8] => Mux12.IN0
address2[8] => Mux13.IN0
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren1 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
wren2 => ram.OUTPUTSELECT
q1[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
q1[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
q1[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
q1[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
q1[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
q1[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
q1[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
q2[0] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
q2[1] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
q2[2] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
q2[3] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
q2[4] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
q2[5] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
q2[6] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|CtrlModule:control|OnScreenDisplay:myosd|CharROM_ROM:charrom
clock => q~reg0.CLK
address[0] => Mux0.IN8204
address[1] => Mux0.IN8203
address[2] => Mux0.IN8202
address[3] => Mux0.IN8201
address[4] => Mux0.IN8200
address[5] => Mux0.IN8199
address[6] => Mux0.IN8198
address[7] => Mux0.IN8197
address[8] => Mux0.IN8196
address[9] => Mux0.IN8195
address[10] => Mux0.IN8194
address[11] => Mux0.IN8193
address[12] => Mux0.IN8192
q <= q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|CtrlModule:control|io_ps2_com:mykeyboard
clk => recvByte[0]~reg0.CLK
clk => recvByte[1]~reg0.CLK
clk => recvByte[2]~reg0.CLK
clk => recvByte[3]~reg0.CLK
clk => recvByte[4]~reg0.CLK
clk => recvByte[5]~reg0.CLK
clk => recvByte[6]~reg0.CLK
clk => recvByte[7]~reg0.CLK
clk => recvByte[8]~reg0.CLK
clk => recvByte[9]~reg0.CLK
clk => recvByte[10]~reg0.CLK
clk => recvByteLoc[0].CLK
clk => recvByteLoc[1].CLK
clk => recvByteLoc[2].CLK
clk => recvByteLoc[3].CLK
clk => recvByteLoc[4].CLK
clk => recvByteLoc[5].CLK
clk => recvByteLoc[6].CLK
clk => recvByteLoc[7].CLK
clk => recvByteLoc[8].CLK
clk => recvByteLoc[9].CLK
clk => recvByteLoc[10].CLK
clk => currentBit.CLK
clk => parity.CLK
clk => bitCount[0].CLK
clk => bitCount[1].CLK
clk => bitCount[2].CLK
clk => bitCount[3].CLK
clk => waitCount[0].CLK
clk => waitCount[1].CLK
clk => waitCount[2].CLK
clk => waitCount[3].CLK
clk => waitCount[4].CLK
clk => waitCount[5].CLK
clk => waitCount[6].CLK
clk => waitCount[7].CLK
clk => waitCount[8].CLK
clk => waitCount[9].CLK
clk => waitCount[10].CLK
clk => waitCount[11].CLK
clk => waitCount[12].CLK
clk => waitCount[13].CLK
clk => ps2_dat_out~reg0.CLK
clk => ps2_clk_out~reg0.CLK
clk => sendTriggerLoc.CLK
clk => recvTrigger~reg0.CLK
clk => sendDone~reg0.CLK
clk => clkFilterCnt[0].CLK
clk => clkFilterCnt[1].CLK
clk => clkFilterCnt[2].CLK
clk => clkFilterCnt[3].CLK
clk => clkReg.CLK
clk => ena.CLK
clk => comState~8.DATAIN
reset => comState.OUTPUTSELECT
reset => comState.OUTPUTSELECT
reset => comState.OUTPUTSELECT
reset => comState.OUTPUTSELECT
reset => comState.OUTPUTSELECT
reset => comState.OUTPUTSELECT
reset => comState.OUTPUTSELECT
reset => comState.OUTPUTSELECT
reset => sendTriggerLoc.OUTPUTSELECT
ps2_clk_in => process_0.IN1
ps2_clk_in => clkReg.DATAIN
ps2_dat_in => recvByteLoc.DATAB
ps2_clk_out <= ps2_clk_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
ps2_dat_out <= ps2_dat_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
inIdle <= inIdle.DB_MAX_OUTPUT_PORT_TYPE
sendTrigger => sendBusy.IN1
sendTrigger => sendTriggerLoc.OUTPUTSELECT
sendByte[0] => Mux0.IN7
sendByte[1] => Mux0.IN6
sendByte[2] => Mux0.IN5
sendByte[3] => Mux0.IN4
sendByte[4] => Mux0.IN3
sendByte[5] => Mux0.IN2
sendByte[6] => Mux0.IN1
sendByte[7] => Mux0.IN0
sendBusy <= sendBusy.DB_MAX_OUTPUT_PORT_TYPE
sendDone <= sendDone~reg0.DB_MAX_OUTPUT_PORT_TYPE
recvTrigger <= recvTrigger~reg0.DB_MAX_OUTPUT_PORT_TYPE
recvByte[0] <= recvByte[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recvByte[1] <= recvByte[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recvByte[2] <= recvByte[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recvByte[3] <= recvByte[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recvByte[4] <= recvByte[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recvByte[5] <= recvByte[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recvByte[6] <= recvByte[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recvByte[7] <= recvByte[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recvByte[8] <= recvByte[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recvByte[9] <= recvByte[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
recvByte[10] <= recvByte[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|CtrlModule:control|spi_interface:spi
sysclk => mosi~reg0.CLK
sysclk => sd_shift[0].CLK
sysclk => sd_shift[1].CLK
sysclk => sd_shift[2].CLK
sysclk => sd_shift[3].CLK
sysclk => sd_shift[4].CLK
sysclk => sd_shift[5].CLK
sysclk => sd_shift[6].CLK
sysclk => sd_shift[7].CLK
sysclk => sck.CLK
sysclk => shiftcnt[0].CLK
sysclk => shiftcnt[1].CLK
sysclk => shiftcnt[2].CLK
sysclk => shiftcnt[3].CLK
reset => sck.ACLR
reset => shiftcnt[3].ACLR
reset => mosi~reg0.ENA
reset => shiftcnt[2].ENA
reset => shiftcnt[1].ENA
reset => shiftcnt[0].ENA
reset => sd_shift[7].ENA
reset => sd_shift[6].ENA
reset => sd_shift[5].ENA
reset => sd_shift[4].ENA
reset => sd_shift[3].ENA
reset => sd_shift[2].ENA
reset => sd_shift[1].ENA
reset => sd_shift[0].ENA
spiclk_in => process_0.IN1
host_to_spi[0] => sd_shift.DATAB
host_to_spi[1] => sd_shift.DATAB
host_to_spi[2] => sd_shift.DATAB
host_to_spi[3] => sd_shift.DATAB
host_to_spi[4] => sd_shift.DATAB
host_to_spi[5] => sd_shift.DATAB
host_to_spi[6] => sd_shift.DATAB
host_to_spi[7] => sd_shift.DATAB
spi_to_host[0] <= sd_shift[0].DB_MAX_OUTPUT_PORT_TYPE
spi_to_host[1] <= sd_shift[1].DB_MAX_OUTPUT_PORT_TYPE
spi_to_host[2] <= sd_shift[2].DB_MAX_OUTPUT_PORT_TYPE
spi_to_host[3] <= sd_shift[3].DB_MAX_OUTPUT_PORT_TYPE
spi_to_host[4] <= sd_shift[4].DB_MAX_OUTPUT_PORT_TYPE
spi_to_host[5] <= sd_shift[5].DB_MAX_OUTPUT_PORT_TYPE
spi_to_host[6] <= sd_shift[6].DB_MAX_OUTPUT_PORT_TYPE
spi_to_host[7] <= sd_shift[7].DB_MAX_OUTPUT_PORT_TYPE
trigger => busy.IN1
trigger => shiftcnt.OUTPUTSELECT
trigger => shiftcnt.OUTPUTSELECT
trigger => shiftcnt.OUTPUTSELECT
trigger => shiftcnt.OUTPUTSELECT
trigger => sd_shift.OUTPUTSELECT
trigger => sd_shift.OUTPUTSELECT
trigger => sd_shift.OUTPUTSELECT
trigger => sd_shift.OUTPUTSELECT
trigger => sd_shift.OUTPUTSELECT
trigger => sd_shift.OUTPUTSELECT
trigger => sd_shift.OUTPUTSELECT
trigger => sd_shift.OUTPUTSELECT
trigger => sck.OUTPUTSELECT
trigger => mosi.OUTPUTSELECT
busy <= busy.DB_MAX_OUTPUT_PORT_TYPE
miso => sd_shift.DATAA
mosi <= mosi~reg0.DB_MAX_OUTPUT_PORT_TYPE
spiclk_out <= sck.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|CtrlModule:control|interrupt_controller:intcontroller
clk => pending[0].CLK
clk => pending[1].CLK
clk => pending[2].CLK
clk => pending[3].CLK
clk => status[0]~reg0.CLK
clk => status[1]~reg0.CLK
clk => status[2]~reg0.CLK
clk => int~reg0.CLK
reset_n => ~NO_FANOUT~
enable => process_0.IN1
trigger[0] => pending.OUTPUTSELECT
trigger[0] => pending.OUTPUTSELECT
trigger[1] => pending.OUTPUTSELECT
trigger[1] => pending.OUTPUTSELECT
trigger[2] => pending.OUTPUTSELECT
trigger[2] => pending.OUTPUTSELECT
ack => int.OUTPUTSELECT
int <= int~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[0] <= status[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[1] <= status[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
status[2] <= status[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|OSD_Overlay:osd
clk => scanline.CLK
clk => hsync_r.CLK
red_in[0] => red_out.DATAA
red_in[1] => red_out.DATAA
red_in[1] => red_out.DATAB
red_in[2] => red_out.DATAA
red_in[2] => red_out.DATAB
red_in[2] => red_out.DATAB
red_in[3] => red_out.DATAA
red_in[3] => red_out.DATAB
red_in[3] => red_out.DATAB
red_in[4] => red_out.DATAA
red_in[4] => red_out.DATAB
red_in[4] => red_out.DATAB
red_in[5] => red_out.DATAA
red_in[5] => red_out.DATAB
red_in[5] => red_out.DATAB
red_in[6] => red_out.DATAA
red_in[6] => red_out.DATAB
red_in[6] => red_out.DATAB
red_in[7] => red_out.DATAA
red_in[7] => red_out.DATAB
red_in[7] => red_out.DATAB
green_in[0] => green_out.DATAA
green_in[1] => green_out.DATAA
green_in[1] => green_out.DATAB
green_in[2] => green_out.DATAA
green_in[2] => green_out.DATAB
green_in[2] => green_out.DATAB
green_in[3] => green_out.DATAA
green_in[3] => green_out.DATAB
green_in[3] => green_out.DATAB
green_in[4] => green_out.DATAA
green_in[4] => green_out.DATAB
green_in[4] => green_out.DATAB
green_in[5] => green_out.DATAA
green_in[5] => green_out.DATAB
green_in[5] => green_out.DATAB
green_in[6] => green_out.DATAA
green_in[6] => green_out.DATAB
green_in[6] => green_out.DATAB
green_in[7] => green_out.DATAA
green_in[7] => green_out.DATAB
green_in[7] => green_out.DATAB
blue_in[0] => blue_out.DATAA
blue_in[1] => blue_out.DATAA
blue_in[1] => blue_out.DATAB
blue_in[2] => blue_out.DATAA
blue_in[2] => blue_out.DATAB
blue_in[2] => blue_out.DATAB
blue_in[3] => blue_out.DATAA
blue_in[3] => blue_out.DATAB
blue_in[3] => blue_out.DATAB
blue_in[4] => blue_out.DATAA
blue_in[4] => blue_out.DATAB
blue_in[4] => blue_out.DATAB
blue_in[5] => blue_out.DATAA
blue_in[5] => blue_out.DATAB
blue_in[5] => blue_out.DATAB
blue_in[6] => blue_out.DATAA
blue_in[6] => blue_out.DATAB
blue_in[6] => blue_out.DATAB
blue_in[7] => blue_out.DATAA
blue_in[7] => blue_out.DATAB
blue_in[7] => blue_out.DATAB
window_in => window_out.DATAIN
hsync_in => process_0.IN1
hsync_in => hsync_r.DATAIN
osd_window_in => red_out.OUTPUTSELECT
osd_window_in => red_out.OUTPUTSELECT
osd_window_in => red_out.OUTPUTSELECT
osd_window_in => red_out.OUTPUTSELECT
osd_window_in => red_out.OUTPUTSELECT
osd_window_in => red_out.OUTPUTSELECT
osd_window_in => red_out.OUTPUTSELECT
osd_window_in => red_out.OUTPUTSELECT
osd_window_in => green_out.OUTPUTSELECT
osd_window_in => green_out.OUTPUTSELECT
osd_window_in => green_out.OUTPUTSELECT
osd_window_in => green_out.OUTPUTSELECT
osd_window_in => green_out.OUTPUTSELECT
osd_window_in => green_out.OUTPUTSELECT
osd_window_in => green_out.OUTPUTSELECT
osd_window_in => green_out.OUTPUTSELECT
osd_window_in => blue_out.OUTPUTSELECT
osd_window_in => blue_out.OUTPUTSELECT
osd_window_in => blue_out.OUTPUTSELECT
osd_window_in => blue_out.OUTPUTSELECT
osd_window_in => blue_out.OUTPUTSELECT
osd_window_in => blue_out.OUTPUTSELECT
osd_window_in => blue_out.OUTPUTSELECT
osd_window_in => blue_out.OUTPUTSELECT
osd_pixel_in => red_out.DATAB
osd_pixel_in => red_out.DATAB
osd_pixel_in => green_out.DATAB
osd_pixel_in => green_out.DATAB
osd_pixel_in => blue_out.DATAB
red_out[0] <= red_out.DB_MAX_OUTPUT_PORT_TYPE
red_out[1] <= red_out.DB_MAX_OUTPUT_PORT_TYPE
red_out[2] <= red_out.DB_MAX_OUTPUT_PORT_TYPE
red_out[3] <= red_out.DB_MAX_OUTPUT_PORT_TYPE
red_out[4] <= red_out.DB_MAX_OUTPUT_PORT_TYPE
red_out[5] <= red_out.DB_MAX_OUTPUT_PORT_TYPE
red_out[6] <= red_out.DB_MAX_OUTPUT_PORT_TYPE
red_out[7] <= red_out.DB_MAX_OUTPUT_PORT_TYPE
green_out[0] <= green_out.DB_MAX_OUTPUT_PORT_TYPE
green_out[1] <= green_out.DB_MAX_OUTPUT_PORT_TYPE
green_out[2] <= green_out.DB_MAX_OUTPUT_PORT_TYPE
green_out[3] <= green_out.DB_MAX_OUTPUT_PORT_TYPE
green_out[4] <= green_out.DB_MAX_OUTPUT_PORT_TYPE
green_out[5] <= green_out.DB_MAX_OUTPUT_PORT_TYPE
green_out[6] <= green_out.DB_MAX_OUTPUT_PORT_TYPE
green_out[7] <= green_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out[0] <= blue_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out[1] <= blue_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out[2] <= blue_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out[3] <= blue_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out[4] <= blue_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out[5] <= blue_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out[6] <= blue_out.DB_MAX_OUTPUT_PORT_TYPE
blue_out[7] <= blue_out.DB_MAX_OUTPUT_PORT_TYPE
window_out <= window_in.DB_MAX_OUTPUT_PORT_TYPE
scanline_ena => process_1.IN1


|NES_TOP|fifo_loader:loaderbuffer
data[0] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[0]
data[1] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[1]
data[2] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[2]
data[3] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[3]
data[4] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[4]
data[5] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[5]
data[6] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[6]
data[7] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[7]
data[8] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[8]
data[9] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[9]
data[10] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[10]
data[11] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[11]
data[12] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[12]
data[13] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[13]
data[14] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[14]
data[15] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[15]
data[16] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[16]
data[17] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[17]
data[18] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[18]
data[19] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[19]
data[20] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[20]
data[21] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[21]
data[22] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[22]
data[23] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[23]
data[24] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[24]
data[25] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[25]
data[26] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[26]
data[27] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[27]
data[28] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[28]
data[29] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[29]
data[30] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[30]
data[31] => dcfifo_mixed_widths:dcfifo_mixed_widths_component.data[31]
rdclk => dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdclk
rdreq => dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdreq
wrclk => dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrclk
wrreq => dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrreq
q[0] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[0]
q[1] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[1]
q[2] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[2]
q[3] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[3]
q[4] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[4]
q[5] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[5]
q[6] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[6]
q[7] <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.q[7]
rdempty <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.rdempty
wrfull <= dcfifo_mixed_widths:dcfifo_mixed_widths_component.wrfull


|NES_TOP|fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component
aclr => ~NO_FANOUT~
data[0] => dcfifo_j6j1:auto_generated.data[0]
data[1] => dcfifo_j6j1:auto_generated.data[1]
data[2] => dcfifo_j6j1:auto_generated.data[2]
data[3] => dcfifo_j6j1:auto_generated.data[3]
data[4] => dcfifo_j6j1:auto_generated.data[4]
data[5] => dcfifo_j6j1:auto_generated.data[5]
data[6] => dcfifo_j6j1:auto_generated.data[6]
data[7] => dcfifo_j6j1:auto_generated.data[7]
data[8] => dcfifo_j6j1:auto_generated.data[8]
data[9] => dcfifo_j6j1:auto_generated.data[9]
data[10] => dcfifo_j6j1:auto_generated.data[10]
data[11] => dcfifo_j6j1:auto_generated.data[11]
data[12] => dcfifo_j6j1:auto_generated.data[12]
data[13] => dcfifo_j6j1:auto_generated.data[13]
data[14] => dcfifo_j6j1:auto_generated.data[14]
data[15] => dcfifo_j6j1:auto_generated.data[15]
data[16] => dcfifo_j6j1:auto_generated.data[16]
data[17] => dcfifo_j6j1:auto_generated.data[17]
data[18] => dcfifo_j6j1:auto_generated.data[18]
data[19] => dcfifo_j6j1:auto_generated.data[19]
data[20] => dcfifo_j6j1:auto_generated.data[20]
data[21] => dcfifo_j6j1:auto_generated.data[21]
data[22] => dcfifo_j6j1:auto_generated.data[22]
data[23] => dcfifo_j6j1:auto_generated.data[23]
data[24] => dcfifo_j6j1:auto_generated.data[24]
data[25] => dcfifo_j6j1:auto_generated.data[25]
data[26] => dcfifo_j6j1:auto_generated.data[26]
data[27] => dcfifo_j6j1:auto_generated.data[27]
data[28] => dcfifo_j6j1:auto_generated.data[28]
data[29] => dcfifo_j6j1:auto_generated.data[29]
data[30] => dcfifo_j6j1:auto_generated.data[30]
data[31] => dcfifo_j6j1:auto_generated.data[31]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
q[0] <= dcfifo_j6j1:auto_generated.q[0]
q[1] <= dcfifo_j6j1:auto_generated.q[1]
q[2] <= dcfifo_j6j1:auto_generated.q[2]
q[3] <= dcfifo_j6j1:auto_generated.q[3]
q[4] <= dcfifo_j6j1:auto_generated.q[4]
q[5] <= dcfifo_j6j1:auto_generated.q[5]
q[6] <= dcfifo_j6j1:auto_generated.q[6]
q[7] <= dcfifo_j6j1:auto_generated.q[7]
rdclk => dcfifo_j6j1:auto_generated.rdclk
rdempty <= dcfifo_j6j1:auto_generated.rdempty
rdfull <= <GND>
rdreq => dcfifo_j6j1:auto_generated.rdreq
rdusedw[0] <= <GND>
rdusedw[1] <= <GND>
rdusedw[2] <= <GND>
rdusedw[3] <= <GND>
rdusedw[4] <= <GND>
rdusedw[5] <= <GND>
rdusedw[6] <= <GND>
rdusedw[7] <= <GND>
rdusedw[8] <= <GND>
rdusedw[9] <= <GND>
rdusedw[10] <= <GND>
rdusedw[11] <= <GND>
wrclk => dcfifo_j6j1:auto_generated.wrclk
wrempty <= <GND>
wrfull <= dcfifo_j6j1:auto_generated.wrfull
wrreq => dcfifo_j6j1:auto_generated.wrreq
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>
wrusedw[6] <= <GND>
wrusedw[7] <= <GND>
wrusedw[8] <= <GND>
wrusedw[9] <= <GND>


|NES_TOP|fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated
data[0] => altsyncram_mb21:fifo_ram.data_a[0]
data[1] => altsyncram_mb21:fifo_ram.data_a[1]
data[2] => altsyncram_mb21:fifo_ram.data_a[2]
data[3] => altsyncram_mb21:fifo_ram.data_a[3]
data[4] => altsyncram_mb21:fifo_ram.data_a[4]
data[5] => altsyncram_mb21:fifo_ram.data_a[5]
data[6] => altsyncram_mb21:fifo_ram.data_a[6]
data[7] => altsyncram_mb21:fifo_ram.data_a[7]
data[8] => altsyncram_mb21:fifo_ram.data_a[8]
data[9] => altsyncram_mb21:fifo_ram.data_a[9]
data[10] => altsyncram_mb21:fifo_ram.data_a[10]
data[11] => altsyncram_mb21:fifo_ram.data_a[11]
data[12] => altsyncram_mb21:fifo_ram.data_a[12]
data[13] => altsyncram_mb21:fifo_ram.data_a[13]
data[14] => altsyncram_mb21:fifo_ram.data_a[14]
data[15] => altsyncram_mb21:fifo_ram.data_a[15]
data[16] => altsyncram_mb21:fifo_ram.data_a[16]
data[17] => altsyncram_mb21:fifo_ram.data_a[17]
data[18] => altsyncram_mb21:fifo_ram.data_a[18]
data[19] => altsyncram_mb21:fifo_ram.data_a[19]
data[20] => altsyncram_mb21:fifo_ram.data_a[20]
data[21] => altsyncram_mb21:fifo_ram.data_a[21]
data[22] => altsyncram_mb21:fifo_ram.data_a[22]
data[23] => altsyncram_mb21:fifo_ram.data_a[23]
data[24] => altsyncram_mb21:fifo_ram.data_a[24]
data[25] => altsyncram_mb21:fifo_ram.data_a[25]
data[26] => altsyncram_mb21:fifo_ram.data_a[26]
data[27] => altsyncram_mb21:fifo_ram.data_a[27]
data[28] => altsyncram_mb21:fifo_ram.data_a[28]
data[29] => altsyncram_mb21:fifo_ram.data_a[29]
data[30] => altsyncram_mb21:fifo_ram.data_a[30]
data[31] => altsyncram_mb21:fifo_ram.data_a[31]
q[0] <= altsyncram_mb21:fifo_ram.q_b[0]
q[1] <= altsyncram_mb21:fifo_ram.q_b[1]
q[2] <= altsyncram_mb21:fifo_ram.q_b[2]
q[3] <= altsyncram_mb21:fifo_ram.q_b[3]
q[4] <= altsyncram_mb21:fifo_ram.q_b[4]
q[5] <= altsyncram_mb21:fifo_ram.q_b[5]
q[6] <= altsyncram_mb21:fifo_ram.q_b[6]
q[7] <= altsyncram_mb21:fifo_ram.q_b[7]
rdclk => a_graycounter_3p6:rdptr_g1p.clock
rdclk => altsyncram_mb21:fifo_ram.clock1
rdclk => alt_synch_pipe_qal:rs_dgwp.clock
rdclk => cntr_pld:cntr_b.clock
rdclk => rdptr_b[1].CLK
rdclk => rdptr_b[0].CLK
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_07c:wrptr_g1p.clock
wrclk => altsyncram_mb21:fifo_ram.clock0
wrclk => alt_synch_pipe_ral:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|NES_TOP|fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_3p6:rdptr_g1p
clock => counter7a[10].CLK
clock => counter7a[9].CLK
clock => counter7a[8].CLK
clock => counter7a[7].CLK
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
clock => sub_parity6a2.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter7a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter7a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter7a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter7a[10].DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|a_graycounter_07c:wrptr_g1p
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|altsyncram_mb21:fifo_ram
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[10] => ram_block11a0.PORTBADDR10
address_b[10] => ram_block11a1.PORTBADDR10
address_b[10] => ram_block11a2.PORTBADDR10
address_b[10] => ram_block11a3.PORTBADDR10
address_b[10] => ram_block11a4.PORTBADDR10
address_b[10] => ram_block11a5.PORTBADDR10
address_b[10] => ram_block11a6.PORTBADDR10
address_b[10] => ram_block11a7.PORTBADDR10
address_b[11] => ram_block11a0.PORTBADDR11
address_b[11] => ram_block11a1.PORTBADDR11
address_b[11] => ram_block11a2.PORTBADDR11
address_b[11] => ram_block11a3.PORTBADDR11
address_b[11] => ram_block11a4.PORTBADDR11
address_b[11] => ram_block11a5.PORTBADDR11
address_b[11] => ram_block11a6.PORTBADDR11
address_b[11] => ram_block11a7.PORTBADDR11
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a0.PORTADATAIN1
data_a[9] => ram_block11a1.PORTADATAIN1
data_a[10] => ram_block11a2.PORTADATAIN1
data_a[11] => ram_block11a3.PORTADATAIN1
data_a[12] => ram_block11a4.PORTADATAIN1
data_a[13] => ram_block11a5.PORTADATAIN1
data_a[14] => ram_block11a6.PORTADATAIN1
data_a[15] => ram_block11a7.PORTADATAIN1
data_a[16] => ram_block11a0.PORTADATAIN2
data_a[17] => ram_block11a1.PORTADATAIN2
data_a[18] => ram_block11a2.PORTADATAIN2
data_a[19] => ram_block11a3.PORTADATAIN2
data_a[20] => ram_block11a4.PORTADATAIN2
data_a[21] => ram_block11a5.PORTADATAIN2
data_a[22] => ram_block11a6.PORTADATAIN2
data_a[23] => ram_block11a7.PORTADATAIN2
data_a[24] => ram_block11a0.PORTADATAIN3
data_a[25] => ram_block11a1.PORTADATAIN3
data_a[26] => ram_block11a2.PORTADATAIN3
data_a[27] => ram_block11a3.PORTADATAIN3
data_a[28] => ram_block11a4.PORTADATAIN3
data_a[29] => ram_block11a5.PORTADATAIN3
data_a[30] => ram_block11a6.PORTADATAIN3
data_a[31] => ram_block11a7.PORTADATAIN3
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0


|NES_TOP|fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_qal:rs_dgwp
clock => dffpipe_b09:dffpipe12.clock
d[0] => dffpipe_b09:dffpipe12.d[0]
d[1] => dffpipe_b09:dffpipe12.d[1]
d[2] => dffpipe_b09:dffpipe12.d[2]
d[3] => dffpipe_b09:dffpipe12.d[3]
d[4] => dffpipe_b09:dffpipe12.d[4]
d[5] => dffpipe_b09:dffpipe12.d[5]
d[6] => dffpipe_b09:dffpipe12.d[6]
d[7] => dffpipe_b09:dffpipe12.d[7]
d[8] => dffpipe_b09:dffpipe12.d[8]
d[9] => dffpipe_b09:dffpipe12.d[9]
d[10] => dffpipe_b09:dffpipe12.d[10]
q[0] <= dffpipe_b09:dffpipe12.q[0]
q[1] <= dffpipe_b09:dffpipe12.q[1]
q[2] <= dffpipe_b09:dffpipe12.q[2]
q[3] <= dffpipe_b09:dffpipe12.q[3]
q[4] <= dffpipe_b09:dffpipe12.q[4]
q[5] <= dffpipe_b09:dffpipe12.q[5]
q[6] <= dffpipe_b09:dffpipe12.q[6]
q[7] <= dffpipe_b09:dffpipe12.q[7]
q[8] <= dffpipe_b09:dffpipe12.q[8]
q[9] <= dffpipe_b09:dffpipe12.q[9]
q[10] <= dffpipe_b09:dffpipe12.q[10]


|NES_TOP|fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12
clock => dffe13a[10].CLK
clock => dffe13a[9].CLK
clock => dffe13a[8].CLK
clock => dffe13a[7].CLK
clock => dffe13a[6].CLK
clock => dffe13a[5].CLK
clock => dffe13a[4].CLK
clock => dffe13a[3].CLK
clock => dffe13a[2].CLK
clock => dffe13a[1].CLK
clock => dffe13a[0].CLK
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
d[0] => dffe13a[0].IN0
d[1] => dffe13a[1].IN0
d[2] => dffe13a[2].IN0
d[3] => dffe13a[3].IN0
d[4] => dffe13a[4].IN0
d[5] => dffe13a[5].IN0
d[6] => dffe13a[6].IN0
d[7] => dffe13a[7].IN0
d[8] => dffe13a[8].IN0
d[9] => dffe13a[9].IN0
d[10] => dffe13a[10].IN0
q[0] <= dffe14a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe14a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe14a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe14a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe14a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe14a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe14a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe14a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe14a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe14a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe14a[10].DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_ral:ws_dgrp
clock => dffpipe_c09:dffpipe15.clock
d[0] => dffpipe_c09:dffpipe15.d[0]
d[1] => dffpipe_c09:dffpipe15.d[1]
d[2] => dffpipe_c09:dffpipe15.d[2]
d[3] => dffpipe_c09:dffpipe15.d[3]
d[4] => dffpipe_c09:dffpipe15.d[4]
d[5] => dffpipe_c09:dffpipe15.d[5]
d[6] => dffpipe_c09:dffpipe15.d[6]
d[7] => dffpipe_c09:dffpipe15.d[7]
d[8] => dffpipe_c09:dffpipe15.d[8]
d[9] => dffpipe_c09:dffpipe15.d[9]
d[10] => dffpipe_c09:dffpipe15.d[10]
q[0] <= dffpipe_c09:dffpipe15.q[0]
q[1] <= dffpipe_c09:dffpipe15.q[1]
q[2] <= dffpipe_c09:dffpipe15.q[2]
q[3] <= dffpipe_c09:dffpipe15.q[3]
q[4] <= dffpipe_c09:dffpipe15.q[4]
q[5] <= dffpipe_c09:dffpipe15.q[5]
q[6] <= dffpipe_c09:dffpipe15.q[6]
q[7] <= dffpipe_c09:dffpipe15.q[7]
q[8] <= dffpipe_c09:dffpipe15.q[8]
q[9] <= dffpipe_c09:dffpipe15.q[9]
q[10] <= dffpipe_c09:dffpipe15.q[10]


|NES_TOP|fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15
clock => dffe16a[10].CLK
clock => dffe16a[9].CLK
clock => dffe16a[8].CLK
clock => dffe16a[7].CLK
clock => dffe16a[6].CLK
clock => dffe16a[5].CLK
clock => dffe16a[4].CLK
clock => dffe16a[3].CLK
clock => dffe16a[2].CLK
clock => dffe16a[1].CLK
clock => dffe16a[0].CLK
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
d[0] => dffe16a[0].IN0
d[1] => dffe16a[1].IN0
d[2] => dffe16a[2].IN0
d[3] => dffe16a[3].IN0
d[4] => dffe16a[4].IN0
d[5] => dffe16a[5].IN0
d[6] => dffe16a[6].IN0
d[7] => dffe16a[7].IN0
d[8] => dffe16a[8].IN0
d[9] => dffe16a[9].IN0
d[10] => dffe16a[10].IN0
q[0] <= dffe17a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe17a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe17a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe17a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe17a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe17a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe17a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe17a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe17a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe17a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe17a[10].DB_MAX_OUTPUT_PORT_TYPE


|NES_TOP|fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|cmpr_o76:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|NES_TOP|fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|cmpr_o76:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|NES_TOP|fifo_loader:loaderbuffer|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_j6j1:auto_generated|cntr_pld:cntr_b
clock => counter_reg_bit0.CLK
clock => counter_reg_bit1.CLK
cnt_en => _.IN1
cout <= cout_actual.DB_MAX_OUTPUT_PORT_TYPE
q[0] <= counter_reg_bit0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit1.DB_MAX_OUTPUT_PORT_TYPE


