{
  "basics": {
    "name": "Jiaqi Yin",
    "label": "PhD Student in Computer Engineering",
    "image": "",
    "email": "jyin629@umd.edu",
    "phone": "",
    "url": "https://yin-jiaqi.github.io",
    "summary": "PhD student in Computer Engineering at University of Maryland, College Park. Research interests include Electronic Design Automation, Logic Synthesis, Formal Verification, Physical Design, and Combinatorial Optimization.",
    "location": {
      "address": "",
      "postalCode": "",
      "city": "College Park",
      "countryCode": "US",
      "region": "Maryland"
    },
    "profiles": [
      {
        "network": "GitHub",
        "username": "yin-jiaqi",
        "url": "https://github.com/yin-jiaqi"
      },
      {
        "network": "Google Scholar",
        "username": "Jiaqi Yin",
        "url": "https://scholar.google.com/citations?user=Jod5WP0AAAAJ"
      }
    ]
  },
  "work": [
    {
      "name": "Cadence Design Systems",
      "position": "Graduate Intern - Genus Development",
      "url": "https://www.cadence.com",
      "startDate": "2024-05-01",
      "endDate": "2024-08-01",
      "summary": "Worked on Genus Development team during summer internship.",
      "highlights": []
    },
    {
      "name": "Pacific Northwest National Laboratory",
      "position": "Graduate Intern - SODA-OPT Optimization",
      "url": "https://www.pnnl.gov",
      "startDate": "2023-06-01",
      "endDate": "2023-08-01",
      "summary": "Worked on SODA-OPT Optimization (System design tool for MLIR).",
      "highlights": []
    }
  ],
  "education": [
    {
      "institution": "University of Maryland, College Park",
      "location": "College Park, MD",
      "url": "https://www.umd.edu",
      "area": "Computer Engineering",
      "studyType": "PhD",
      "startDate": "2021",
      "endDate": "",
      "score": "",
      "courses": [],
      "summary": "Advisor: Cunxi Yu"
    },
    {
      "institution": "The Ohio State University",
      "location": "Columbus, OH",
      "url": "https://www.osu.edu",
      "area": "Electrical and Computer Engineering",
      "studyType": "MS",
      "startDate": "2018",
      "endDate": "2020",
      "score": "",
      "courses": [],
      "summary": "Advisor: Xiaorui Wang"
    },
    {
      "institution": "Harbin Engineering University",
      "location": "Harbin, China",
      "url": "http://english.hrbeu.edu.cn",
      "area": "Communication Engineering",
      "studyType": "BS",
      "startDate": "2014",
      "endDate": "2018",
      "score": "",
      "courses": []
    }
  ],
  "publications": [
    {
      "name": "Code-EC: Formal Equivalence Checking for Source-to-Source Code Transformation via Dynamic E-Graph Rewriting",
      "publisher": "International Symposium on Computer Architecture (ATC)",
      "releaseDate": "2025-01-01",
      "url": "",
      "summary": "Developed CoDE-EC framework for formal equivalence checking."
    },
    {
      "name": "Equality Saturation for Symbolic Reasoning in Boolean Networks",
      "publisher": "IEEE/ACM Design Automation Conference (DAC)",
      "releaseDate": "2025-01-01",
      "url": "",
      "summary": "Best Paper Nomination. Applied equality saturation techniques for digital circuit analysis."
    },
    {
      "name": "Accelerating Exact Combinatorial Optimization via RL-based Initialization -- A Case Study in Scheduling",
      "publisher": "IEEE/ACM International Conference on Computer-Aided Design (ICCAD)",
      "releaseDate": "2023-10-01",
      "url": "",
      "summary": "Developed Inc-ILP framework integrating reinforcement learning with exact methods."
    },
    {
      "name": "RESPECT: Reinforcement Learning based Edge Scheduling on Pipelined Coral Edge TPUs",
      "publisher": "IEEE/ACM Design Automation Conference (DAC)",
      "releaseDate": "2023-07-01",
      "url": "",
      "summary": "Proposed RL-based scheduling framework for Edge TPUs."
    },
    {
      "name": "Exact Memory- and Communication-Aware Scheduling of DNNs on Pipelined Edge TPUs",
      "publisher": "IEEE/ACM Symposium on Edge Computing (SEC)",
      "releaseDate": "2022-12-01",
      "url": "",
      "summary": "Developed exact scheduling framework for DNN deployment on Edge TPUs."
    },
    {
      "name": "IMpress: Large Integer Multiplication Expression Rewriting for FPGA HLS",
      "publisher": "IEEE International Symposium On Field-Programmable Custom Computing Machines (FCCM)",
      "releaseDate": "2022-05-01",
      "url": "",
      "summary": "Enhanced FPGA performance for integer multiplication using equality saturation."
    }
  ],
  "skills": [
    {
      "name": "Programming Languages",
      "level": "Expert",
      "icon": "fa-solid fa-code",
      "keywords": [
        "Python",
        "C/C++",
        "Rust"
      ]
    },
    {
      "name": "Research Areas",
      "level": "Expert",
      "icon": "fa-solid fa-microchip",
      "keywords": [
        "Electronic Design Automation",
        "Logic Synthesis",
        "Formal Verification",
        "Physical Design",
        "Combinatorial Optimization",
        "High-Level Synthesis",
        "Equality Saturation"
      ]
    },
    {
      "name": "Tools & Technologies",
      "level": "Advanced",
      "icon": "fa-solid fa-tools",
      "keywords": [
        "MLIR",
        "Reinforcement Learning",
        "Linux",
        "Git"
      ]
    }
  ],
  "interests": [
    {
      "name": "Electronic Design Automation",
      "icon": "fa-solid fa-microchip",
      "keywords": [
        "Logic Synthesis",
        "Formal Verification",
        "Physical Design",
        "High-Level Synthesis"
      ]
    },
    {
      "name": "Machine Learning for EDA",
      "icon": "fa-solid fa-brain",
      "keywords": [
        "Reinforcement Learning",
        "Combinatorial Optimization",
        "Graph Neural Networks"
      ]
    }
  ],
  "teaching": [
    {
      "name": "Digital System Design (ECE/CS 3700)",
      "position": "Teaching Assistant",
      "institution": "University of Utah",
      "startDate": "2021-08-01",
      "endDate": "2022-12-01",
      "summary": "Taught ECE/CS 3700 - Digital System Design for Fall 2021 and Fall 2022 semesters.",
      "highlights": []
    }
  ],
  "teaching": [
    {
      "name": "Digital System Design (ECE/CS 3700)",
      "position": "Teaching Assistant",
      "institution": "University of Utah",
      "startDate": "2021-08-01",
      "endDate": "2022-12-01",
      "summary": "Taught ECE/CS 3700 - Digital System Design for Fall 2021 and Fall 2022 semesters.",
      "highlights": []
    }
  ],
"projects": [
    {
      "name": "BoolE: Exact Symbolic Reasoning via Boolean Equality Saturation",
      "summary": "Exact symbolic reasoning framework for Boolean netlists using equality saturation. Reconstruct full adders in technology-mapped CSA multipliers√ó.",
      "highlights": ["Boolean symbolic reasoning", "E-graph saturation", "Multiplier verification"],
      "url": ""
    },
    {
      "name": "HEC: Formal Equivalence Checking for MLIR Code Transformations",
      "summary": "Comprehensive equivalence checking framework leveraging e-graphs to verify functional equivalence between MLIR programs.",
      "highlights": ["MLIR verification", "Equality Saturation", "Compiler bug detection"],
      "url": ""
    },
    {
      "name": "RESPECT: RL-based Edge Scheduling for Pipelined TPUs",
      "summary": "Reinforcement learning framework that imitates optimal scheduling algorithms for DNN computational graphs.",
      "highlights": ["Reinforcement learning", "Edge TPU optimization"],
      "url": ""
    }
  ]
}