// Seed: 3588857818
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1;
  reg id_1;
  localparam id_2 = 1;
  always @(negedge 1'b0, id_2) begin : LABEL_0
    id_1 <= 1;
  end
  logic [-1 'b0 : 1] id_3;
  assign id_1 = id_3;
  wire id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
  always @((1) or posedge id_2) begin : LABEL_1
    $unsigned(55);
    ;
    id_1 = id_3;
  end
  logic id_5;
  ;
  wire id_6;
endmodule
