Analysis & Synthesis report for InterfaceTCC
Thu Aug 31 11:20:25 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |tcc_top_master|tcc_backend_master:u_TCC_BACKEND_MASTER|tcc_backend_master_send_control:u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE
  9. State Machine - |tcc_top_master|tcc_frontend_master:u_TCC_FRONTEND_MASTER|tcc_frontend_master_send_control:u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Port Connectivity Checks: "tcc_frontend_master:u_TCC_FRONTEND_MASTER|tcc_frontend_master_send_control:u_tcc_FRONTEND_MASTER_SEND_CONTROL"
 14. Port Connectivity Checks: "tcc_frontend_master:u_TCC_FRONTEND_MASTER"
 15. Post-Synthesis Netlist Statistics for Top Partition
 16. Elapsed Time Per Partition
 17. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Aug 31 11:20:25 2023          ;
; Quartus Prime Version           ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                   ; InterfaceTCC                                   ;
; Top-level Entity Name           ; tcc_top_master                                 ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 5                                              ;
; Total pins                      ; 206                                            ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 0                                              ;
; Total DSP Blocks                ; 0                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC9E7F35C8     ;                    ;
; Top-level entity name                                                           ; tcc_top_master     ; InterfaceTCC       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Preserve fewer node names                                                       ; Off                ; On                 ;
; VHDL Show LMF Mapping Messages                                                  ; Off                ;                    ;
; VHDL Version                                                                    ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                    ;
+---------------------------------------------------+-----------------+-----------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                  ; Used in Netlist ; File Type       ; File Name with Absolute Path                                            ; Library ;
+---------------------------------------------------+-----------------+-----------------+-------------------------------------------------------------------------+---------+
; hdl/dependencies/xina/rtl/xina.vhd                ; yes             ; User VHDL File  ; E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/xina.vhd                ;         ;
; hdl/dependencies/xina/rtl/switch.vhd              ; yes             ; User VHDL File  ; E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/switch.vhd              ;         ;
; hdl/dependencies/xina/rtl/routing.vhd             ; yes             ; User VHDL File  ; E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/routing.vhd             ;         ;
; hdl/dependencies/xina/rtl/router.vhd              ; yes             ; User VHDL File  ; E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/router.vhd              ;         ;
; hdl/dependencies/xina/rtl/flow_out.vhd            ; yes             ; User VHDL File  ; E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_out.vhd            ;         ;
; hdl/dependencies/xina/rtl/flow_in.vhd             ; yes             ; User VHDL File  ; E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_in.vhd             ;         ;
; hdl/dependencies/xina/rtl/crossbar.vhd            ; yes             ; User VHDL File  ; E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/crossbar.vhd            ;         ;
; hdl/dependencies/xina/rtl/channel_out.vhd         ; yes             ; User VHDL File  ; E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/channel_out.vhd         ;         ;
; hdl/dependencies/xina/rtl/channel_in.vhd          ; yes             ; User VHDL File  ; E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/channel_in.vhd          ;         ;
; hdl/dependencies/xina/rtl/buffering.vhd           ; yes             ; User VHDL File  ; E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/buffering.vhd           ;         ;
; hdl/dependencies/xina/rtl/arbitration.vhd         ; yes             ; User VHDL File  ; E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/arbitration.vhd         ;         ;
; hdl/tcc_package.vhd                               ; yes             ; User VHDL File  ; E:/repos/InterfaceTCC/hdl/tcc_package.vhd                               ;         ;
; hdl/backend/tcc_backend_master_send_control.vhd   ; yes             ; User VHDL File  ; E:/repos/InterfaceTCC/hdl/backend/tcc_backend_master_send_control.vhd   ;         ;
; hdl/backend/tcc_backend_master.vhd                ; yes             ; User VHDL File  ; E:/repos/InterfaceTCC/hdl/backend/tcc_backend_master.vhd                ;         ;
; hdl/frontend/tcc_frontend_master_send_control.vhd ; yes             ; User VHDL File  ; E:/repos/InterfaceTCC/hdl/frontend/tcc_frontend_master_send_control.vhd ;         ;
; hdl/frontend/tcc_frontend_master.vhd              ; yes             ; User VHDL File  ; E:/repos/InterfaceTCC/hdl/frontend/tcc_frontend_master.vhd              ;         ;
; hdl/tcc_top_master.vhd                            ; yes             ; User VHDL File  ; E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd                            ;         ;
+---------------------------------------------------+-----------------+-----------------+-------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                                     ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                             ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 21                                                                                                                                                ;
;                                             ;                                                                                                                                                   ;
; Combinational ALUT usage for logic          ; 39                                                                                                                                                ;
;     -- 7 input functions                    ; 0                                                                                                                                                 ;
;     -- 6 input functions                    ; 2                                                                                                                                                 ;
;     -- 5 input functions                    ; 10                                                                                                                                                ;
;     -- 4 input functions                    ; 0                                                                                                                                                 ;
;     -- <=3 input functions                  ; 27                                                                                                                                                ;
;                                             ;                                                                                                                                                   ;
; Dedicated logic registers                   ; 5                                                                                                                                                 ;
;                                             ;                                                                                                                                                   ;
; I/O pins                                    ; 206                                                                                                                                               ;
;                                             ;                                                                                                                                                   ;
; Total DSP Blocks                            ; 0                                                                                                                                                 ;
;                                             ;                                                                                                                                                   ;
; Maximum fan-out node                        ; tcc_frontend_master:u_TCC_FRONTEND_MASTER|tcc_frontend_master_send_control:u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_WRITE_TRANSACTION ;
; Maximum fan-out                             ; 37                                                                                                                                                ;
; Total fan-out                               ; 399                                                                                                                                               ;
; Average fan-out                             ; 0.88                                                                                                                                              ;
+---------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; Compilation Hierarchy Node                                                  ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                           ; Entity Name                      ; Library Name ;
+-----------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; |tcc_top_master                                                             ; 39 (0)              ; 5 (0)                     ; 0                 ; 0          ; 206  ; 0            ; |tcc_top_master                                                                                                               ; tcc_top_master                   ; work         ;
;    |tcc_backend_master:u_TCC_BACKEND_MASTER|                                ; 34 (0)              ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tcc_top_master|tcc_backend_master:u_TCC_BACKEND_MASTER                                                                       ; tcc_backend_master               ; work         ;
;       |tcc_backend_master_send_control:u_TCC_BACKEND_MASTER_SEND_CONTROL|   ; 34 (34)             ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |tcc_top_master|tcc_backend_master:u_TCC_BACKEND_MASTER|tcc_backend_master_send_control:u_TCC_BACKEND_MASTER_SEND_CONTROL     ; tcc_backend_master_send_control  ; work         ;
;    |tcc_frontend_master:u_TCC_FRONTEND_MASTER|                              ; 5 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |tcc_top_master|tcc_frontend_master:u_TCC_FRONTEND_MASTER                                                                     ; tcc_frontend_master              ; work         ;
;       |tcc_frontend_master_send_control:u_tcc_FRONTEND_MASTER_SEND_CONTROL| ; 5 (5)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |tcc_top_master|tcc_frontend_master:u_TCC_FRONTEND_MASTER|tcc_frontend_master_send_control:u_tcc_FRONTEND_MASTER_SEND_CONTROL ; tcc_frontend_master_send_control ; work         ;
+-----------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tcc_top_master|tcc_backend_master:u_TCC_BACKEND_MASTER|tcc_backend_master_send_control:u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE ;
+-----------------------------------+----------------------------+-----------------------------------+------------------------------------------------------+
; Name                              ; r_CURRENT_STATE.S_ACK_BACK ; r_CURRENT_STATE.S_WAITING_FOR_ACK ; r_CURRENT_STATE.S_IDLE                               ;
+-----------------------------------+----------------------------+-----------------------------------+------------------------------------------------------+
; r_CURRENT_STATE.S_IDLE            ; 0                          ; 0                                 ; 0                                                    ;
; r_CURRENT_STATE.S_WAITING_FOR_ACK ; 0                          ; 1                                 ; 1                                                    ;
; r_CURRENT_STATE.S_ACK_BACK        ; 1                          ; 0                                 ; 1                                                    ;
+-----------------------------------+----------------------------+-----------------------------------+------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tcc_top_master|tcc_frontend_master:u_TCC_FRONTEND_MASTER|tcc_frontend_master_send_control:u_tcc_FRONTEND_MASTER_SEND_CONTROL|r_CURRENT_STATE ;
+-------------------------------------+------------------------------------+-------------------------------------+----------------------------------------------+
; Name                                ; r_CURRENT_STATE.S_READ_TRANSACTION ; r_CURRENT_STATE.S_WRITE_TRANSACTION ; r_CURRENT_STATE.S_IDLE                       ;
+-------------------------------------+------------------------------------+-------------------------------------+----------------------------------------------+
; r_CURRENT_STATE.S_IDLE              ; 0                                  ; 0                                   ; 0                                            ;
; r_CURRENT_STATE.S_WRITE_TRANSACTION ; 0                                  ; 1                                   ; 1                                            ;
; r_CURRENT_STATE.S_READ_TRANSACTION  ; 1                                  ; 0                                   ; 1                                            ;
+-------------------------------------+------------------------------------+-------------------------------------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                        ; Reason for Removal                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; tcc_backend_master:u_TCC_BACKEND_MASTER|tcc_backend_master_send_control:u_TCC_BACKEND_MASTER_SEND_CONTROL|r_CURRENT_STATE.S_ACK_BACK ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1                                                                                                ;                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 5     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 5     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |tcc_top_master|tcc_backend_master:u_TCC_BACKEND_MASTER|tcc_backend_master_send_control:u_TCC_BACKEND_MASTER_SEND_CONTROL|l_data_out[17] ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |tcc_top_master|tcc_backend_master:u_TCC_BACKEND_MASTER|tcc_backend_master_send_control:u_TCC_BACKEND_MASTER_SEND_CONTROL|l_data_out[7]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tcc_frontend_master:u_TCC_FRONTEND_MASTER|tcc_frontend_master_send_control:u_tcc_FRONTEND_MASTER_SEND_CONTROL" ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                        ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; aw_id ; Input ; Info     ; Stuck at GND                                                                                                   ;
; ar_id ; Input ; Info     ; Stuck at GND                                                                                                   ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "tcc_frontend_master:u_TCC_FRONTEND_MASTER"                                                  ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; o_backend_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 5                           ;
;     CLR               ; 5                           ;
; arriav_lcell_comb     ; 41                          ;
;     normal            ; 41                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 25                          ;
;         5 data inputs ; 10                          ;
;         6 data inputs ; 2                           ;
; boundary_port         ; 206                         ;
;                       ;                             ;
; Max LUT depth         ; 2.00                        ;
; Average LUT depth     ; 1.01                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Thu Aug 31 11:20:14 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off InterfaceTCC -c InterfaceTCC
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 3 design units, including 1 entities, in source file hdl/dependencies/xina/rtl/xina.vhd
    Info (12022): Found design unit 1: xina_pkg File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/xina.vhd Line: 4
    Info (12022): Found design unit 2: xina-rtl File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/xina.vhd Line: 60
    Info (12023): Found entity 1: xina File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/xina.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file hdl/dependencies/xina/rtl/switch.vhd
    Info (12022): Found design unit 1: switch-rtl File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/switch.vhd Line: 21
    Info (12023): Found entity 1: switch File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/switch.vhd Line: 4
Info (12021): Found 3 design units, including 1 entities, in source file hdl/dependencies/xina/rtl/routing_xy.vhd
    Info (12022): Found design unit 1: routing_xy-moore File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/routing_xy.vhd Line: 31
    Info (12022): Found design unit 2: routing_xy-mealy File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/routing_xy.vhd Line: 138
    Info (12023): Found entity 1: routing_xy File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/routing_xy.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file hdl/dependencies/xina/rtl/routing.vhd
    Info (12022): Found design unit 1: routing-rtl File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/routing.vhd Line: 31
    Info (12023): Found entity 1: routing File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/routing.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file hdl/dependencies/xina/rtl/router.vhd
    Info (12022): Found design unit 1: router-rtl File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/router.vhd Line: 68
    Info (12023): Found entity 1: router File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/router.vhd Line: 4
Info (12021): Found 3 design units, including 1 entities, in source file hdl/dependencies/xina/rtl/flow_out_hs.vhd
    Info (12022): Found design unit 1: flow_out_hs-moore File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_out_hs.vhd Line: 23
    Info (12022): Found design unit 2: flow_out_hs-mealy File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_out_hs.vhd Line: 67
    Info (12023): Found entity 1: flow_out_hs File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_out_hs.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file hdl/dependencies/xina/rtl/flow_out.vhd
    Info (12022): Found design unit 1: flow_out-rtl File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_out.vhd Line: 24
    Info (12023): Found entity 1: flow_out File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_out.vhd Line: 4
Info (12021): Found 3 design units, including 1 entities, in source file hdl/dependencies/xina/rtl/flow_in_hs.vhd
    Info (12022): Found design unit 1: flow_in_hs-moore File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_in_hs.vhd Line: 23
    Info (12022): Found design unit 2: flow_in_hs-mealy File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_in_hs.vhd Line: 67
    Info (12023): Found entity 1: flow_in_hs File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_in_hs.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file hdl/dependencies/xina/rtl/flow_in.vhd
    Info (12022): Found design unit 1: flow_in-rtl File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_in.vhd Line: 24
    Info (12023): Found entity 1: flow_in File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/flow_in.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file hdl/dependencies/xina/rtl/crossbar.vhd
    Info (12022): Found design unit 1: crossbar-rtl File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/crossbar.vhd Line: 99
    Info (12023): Found entity 1: crossbar File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/crossbar.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file hdl/dependencies/xina/rtl/channel_out.vhd
    Info (12022): Found design unit 1: channel_out-rtl File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/channel_out.vhd Line: 35
    Info (12023): Found entity 1: channel_out File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/channel_out.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file hdl/dependencies/xina/rtl/channel_in.vhd
    Info (12022): Found design unit 1: channel_in-rtl File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/channel_in.vhd Line: 43
    Info (12023): Found entity 1: channel_in File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/channel_in.vhd Line: 5
Info (12021): Found 3 design units, including 1 entities, in source file hdl/dependencies/xina/rtl/buffering_fifo.vhd
    Info (12022): Found design unit 1: buffering_fifo-ring File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/buffering_fifo.vhd Line: 26
    Info (12022): Found design unit 2: buffering_fifo-shift File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/buffering_fifo.vhd Line: 62
    Info (12023): Found entity 1: buffering_fifo File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/buffering_fifo.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file hdl/dependencies/xina/rtl/buffering.vhd
    Info (12022): Found design unit 1: buffering-rtl File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/buffering.vhd Line: 25
    Info (12023): Found entity 1: buffering File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/buffering.vhd Line: 4
Info (12021): Found 3 design units, including 1 entities, in source file hdl/dependencies/xina/rtl/arbitration_rr.vhd
    Info (12022): Found design unit 1: arbitration_rr-moore File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/arbitration_rr.vhd Line: 14
    Info (12022): Found design unit 2: arbitration_rr-mealy File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/arbitration_rr.vhd Line: 133
    Info (12023): Found entity 1: arbitration_rr File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/arbitration_rr.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file hdl/dependencies/xina/rtl/arbitration.vhd
    Info (12022): Found design unit 1: arbitration-rtl File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/arbitration.vhd Line: 17
    Info (12023): Found entity 1: arbitration File: E:/repos/InterfaceTCC/hdl/dependencies/xina/rtl/arbitration.vhd Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file hdl/tcc_package.vhd
    Info (12022): Found design unit 1: tcc_package File: E:/repos/InterfaceTCC/hdl/tcc_package.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file hdl/test/tcc_tb.vhd
    Info (12022): Found design unit 1: tcc_tb-arch_tcc_tb File: E:/repos/InterfaceTCC/hdl/test/tcc_tb.vhd Line: 11
    Info (12023): Found entity 1: tcc_tb File: E:/repos/InterfaceTCC/hdl/test/tcc_tb.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file hdl/test/tcc_frontend_master_tb.vhd
    Info (12022): Found design unit 1: tcc_frontend_master_tb-arch_tcc_frontend_master_tb File: E:/repos/InterfaceTCC/hdl/test/tcc_frontend_master_tb.vhd Line: 10
    Info (12023): Found entity 1: tcc_frontend_master_tb File: E:/repos/InterfaceTCC/hdl/test/tcc_frontend_master_tb.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file hdl/backend/tcc_backend_master_send_control.vhd
    Info (12022): Found design unit 1: tcc_backend_master_send_control-arch_tcc_backend_master_send_control File: E:/repos/InterfaceTCC/hdl/backend/tcc_backend_master_send_control.vhd Line: 32
    Info (12023): Found entity 1: tcc_backend_master_send_control File: E:/repos/InterfaceTCC/hdl/backend/tcc_backend_master_send_control.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file hdl/backend/tcc_backend_master.vhd
    Info (12022): Found design unit 1: tcc_backend_master-arch_tcc_backend_master File: E:/repos/InterfaceTCC/hdl/backend/tcc_backend_master.vhd Line: 34
    Info (12023): Found entity 1: tcc_backend_master File: E:/repos/InterfaceTCC/hdl/backend/tcc_backend_master.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file hdl/frontend/tcc_frontend_master_send_control.vhd
    Info (12022): Found design unit 1: tcc_frontend_master_send_control-arch_tcc_frontend_master_send_control File: E:/repos/InterfaceTCC/hdl/frontend/tcc_frontend_master_send_control.vhd Line: 48
    Info (12023): Found entity 1: tcc_frontend_master_send_control File: E:/repos/InterfaceTCC/hdl/frontend/tcc_frontend_master_send_control.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file hdl/frontend/tcc_frontend_master.vhd
    Info (12022): Found design unit 1: tcc_frontend_master-arch_tcc_frontend_master File: E:/repos/InterfaceTCC/hdl/frontend/tcc_frontend_master.vhd Line: 62
    Info (12023): Found entity 1: tcc_frontend_master File: E:/repos/InterfaceTCC/hdl/frontend/tcc_frontend_master.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file hdl/tcc_top_master.vhd
    Info (12022): Found design unit 1: tcc_top_master-arch_tcc_top_master File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 60
    Info (12023): Found entity 1: tcc_top_master File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 8
Info (12127): Elaborating entity "tcc_top_master" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at tcc_top_master.vhd(68): object "w_BACKEND_ID_IN" assigned a value but never read File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 68
Info (12128): Elaborating entity "tcc_frontend_master" for hierarchy "tcc_frontend_master:u_TCC_FRONTEND_MASTER" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 73
Warning (10541): VHDL Signal Declaration warning at tcc_frontend_master.vhd(29): used implicit default value for signal "BVALID" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: E:/repos/InterfaceTCC/hdl/frontend/tcc_frontend_master.vhd Line: 29
Warning (10540): VHDL Signal Declaration warning at tcc_frontend_master.vhd(31): used explicit default value for signal "BRESP" because signal was never assigned a value File: E:/repos/InterfaceTCC/hdl/frontend/tcc_frontend_master.vhd Line: 31
Warning (10541): VHDL Signal Declaration warning at tcc_frontend_master.vhd(43): used implicit default value for signal "RVALID" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: E:/repos/InterfaceTCC/hdl/frontend/tcc_frontend_master.vhd Line: 43
Warning (10540): VHDL Signal Declaration warning at tcc_frontend_master.vhd(45): used explicit default value for signal "RDATA" because signal was never assigned a value File: E:/repos/InterfaceTCC/hdl/frontend/tcc_frontend_master.vhd Line: 45
Warning (10541): VHDL Signal Declaration warning at tcc_frontend_master.vhd(46): used implicit default value for signal "RLAST" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: E:/repos/InterfaceTCC/hdl/frontend/tcc_frontend_master.vhd Line: 46
Warning (10540): VHDL Signal Declaration warning at tcc_frontend_master.vhd(47): used explicit default value for signal "RRESP" because signal was never assigned a value File: E:/repos/InterfaceTCC/hdl/frontend/tcc_frontend_master.vhd Line: 47
Info (12128): Elaborating entity "tcc_frontend_master_send_control" for hierarchy "tcc_frontend_master:u_TCC_FRONTEND_MASTER|tcc_frontend_master_send_control:u_tcc_FRONTEND_MASTER_SEND_CONTROL" File: E:/repos/InterfaceTCC/hdl/frontend/tcc_frontend_master.vhd Line: 64
Warning (10492): VHDL Process Statement warning at tcc_frontend_master_send_control.vhd(78): signal "i_BACKEND_READY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/repos/InterfaceTCC/hdl/frontend/tcc_frontend_master_send_control.vhd Line: 78
Info (12128): Elaborating entity "tcc_backend_master" for hierarchy "tcc_backend_master:u_TCC_BACKEND_MASTER" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 127
Info (12128): Elaborating entity "tcc_backend_master_send_control" for hierarchy "tcc_backend_master:u_TCC_BACKEND_MASTER|tcc_backend_master_send_control:u_TCC_BACKEND_MASTER_SEND_CONTROL" File: E:/repos/InterfaceTCC/hdl/backend/tcc_backend_master.vhd Line: 36
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "BVALID" is stuck at GND File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 30
    Warning (13410): Pin "BRESP[0]" is stuck at GND File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 32
    Warning (13410): Pin "BRESP[1]" is stuck at GND File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 32
    Warning (13410): Pin "BRESP[2]" is stuck at GND File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 32
    Warning (13410): Pin "RVALID" is stuck at GND File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 44
    Warning (13410): Pin "RDATA[0]" is stuck at GND File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 46
    Warning (13410): Pin "RDATA[1]" is stuck at GND File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 46
    Warning (13410): Pin "RDATA[2]" is stuck at GND File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 46
    Warning (13410): Pin "RDATA[3]" is stuck at GND File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 46
    Warning (13410): Pin "RDATA[4]" is stuck at GND File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 46
    Warning (13410): Pin "RDATA[5]" is stuck at GND File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 46
    Warning (13410): Pin "RDATA[6]" is stuck at GND File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 46
    Warning (13410): Pin "RDATA[7]" is stuck at GND File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 46
    Warning (13410): Pin "RDATA[8]" is stuck at GND File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 46
    Warning (13410): Pin "RDATA[9]" is stuck at GND File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 46
    Warning (13410): Pin "RDATA[10]" is stuck at GND File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 46
    Warning (13410): Pin "RDATA[11]" is stuck at GND File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 46
    Warning (13410): Pin "RDATA[12]" is stuck at GND File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 46
    Warning (13410): Pin "RDATA[13]" is stuck at GND File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 46
    Warning (13410): Pin "RDATA[14]" is stuck at GND File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 46
    Warning (13410): Pin "RDATA[15]" is stuck at GND File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 46
    Warning (13410): Pin "RDATA[16]" is stuck at GND File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 46
    Warning (13410): Pin "RDATA[17]" is stuck at GND File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 46
    Warning (13410): Pin "RDATA[18]" is stuck at GND File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 46
    Warning (13410): Pin "RDATA[19]" is stuck at GND File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 46
    Warning (13410): Pin "RDATA[20]" is stuck at GND File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 46
    Warning (13410): Pin "RDATA[21]" is stuck at GND File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 46
    Warning (13410): Pin "RDATA[22]" is stuck at GND File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 46
    Warning (13410): Pin "RDATA[23]" is stuck at GND File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 46
    Warning (13410): Pin "RDATA[24]" is stuck at GND File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 46
    Warning (13410): Pin "RDATA[25]" is stuck at GND File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 46
    Warning (13410): Pin "RDATA[26]" is stuck at GND File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 46
    Warning (13410): Pin "RDATA[27]" is stuck at GND File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 46
    Warning (13410): Pin "RDATA[28]" is stuck at GND File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 46
    Warning (13410): Pin "RDATA[29]" is stuck at GND File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 46
    Warning (13410): Pin "RDATA[30]" is stuck at GND File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 46
    Warning (13410): Pin "RDATA[31]" is stuck at GND File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 46
    Warning (13410): Pin "RLAST" is stuck at GND File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 47
    Warning (13410): Pin "RRESP[0]" is stuck at GND File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 48
    Warning (13410): Pin "RRESP[1]" is stuck at GND File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 48
    Warning (13410): Pin "RRESP[2]" is stuck at GND File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 48
    Warning (13410): Pin "l_ack_out" is stuck at GND File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 56
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 80 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AW_ID[0]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 17
    Warning (15610): No output dependent on input pin "AW_ID[1]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 17
    Warning (15610): No output dependent on input pin "AW_ID[2]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 17
    Warning (15610): No output dependent on input pin "AW_ID[3]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 17
    Warning (15610): No output dependent on input pin "AW_ID[4]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 17
    Warning (15610): No output dependent on input pin "AWADDR[0]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 18
    Warning (15610): No output dependent on input pin "AWADDR[1]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 18
    Warning (15610): No output dependent on input pin "AWADDR[2]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 18
    Warning (15610): No output dependent on input pin "AWADDR[3]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 18
    Warning (15610): No output dependent on input pin "AWADDR[4]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 18
    Warning (15610): No output dependent on input pin "AWADDR[5]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 18
    Warning (15610): No output dependent on input pin "AWADDR[6]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 18
    Warning (15610): No output dependent on input pin "AWADDR[7]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 18
    Warning (15610): No output dependent on input pin "AWLEN[0]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 19
    Warning (15610): No output dependent on input pin "AWLEN[1]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 19
    Warning (15610): No output dependent on input pin "AWLEN[2]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 19
    Warning (15610): No output dependent on input pin "AWLEN[3]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 19
    Warning (15610): No output dependent on input pin "AWLEN[4]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 19
    Warning (15610): No output dependent on input pin "AWLEN[5]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 19
    Warning (15610): No output dependent on input pin "AWLEN[6]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 19
    Warning (15610): No output dependent on input pin "AWLEN[7]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 19
    Warning (15610): No output dependent on input pin "AWSIZE[0]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 20
    Warning (15610): No output dependent on input pin "AWSIZE[1]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 20
    Warning (15610): No output dependent on input pin "AWSIZE[2]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 20
    Warning (15610): No output dependent on input pin "AWBURST[0]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 21
    Warning (15610): No output dependent on input pin "AWBURST[1]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 21
    Warning (15610): No output dependent on input pin "BREADY" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 31
    Warning (15610): No output dependent on input pin "AR_ID[0]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 37
    Warning (15610): No output dependent on input pin "AR_ID[1]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 37
    Warning (15610): No output dependent on input pin "AR_ID[2]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 37
    Warning (15610): No output dependent on input pin "AR_ID[3]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 37
    Warning (15610): No output dependent on input pin "AR_ID[4]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 37
    Warning (15610): No output dependent on input pin "ARLEN[0]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 39
    Warning (15610): No output dependent on input pin "ARLEN[1]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 39
    Warning (15610): No output dependent on input pin "ARLEN[2]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 39
    Warning (15610): No output dependent on input pin "ARLEN[3]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 39
    Warning (15610): No output dependent on input pin "ARLEN[4]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 39
    Warning (15610): No output dependent on input pin "ARLEN[5]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 39
    Warning (15610): No output dependent on input pin "ARLEN[6]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 39
    Warning (15610): No output dependent on input pin "ARLEN[7]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 39
    Warning (15610): No output dependent on input pin "ARSIZE[0]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 40
    Warning (15610): No output dependent on input pin "ARSIZE[1]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 40
    Warning (15610): No output dependent on input pin "ARSIZE[2]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 40
    Warning (15610): No output dependent on input pin "ARBURST[0]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 41
    Warning (15610): No output dependent on input pin "ARBURST[1]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 41
    Warning (15610): No output dependent on input pin "RREADY" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 45
    Warning (15610): No output dependent on input pin "l_data_in[0]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 51
    Warning (15610): No output dependent on input pin "l_data_in[1]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 51
    Warning (15610): No output dependent on input pin "l_data_in[2]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 51
    Warning (15610): No output dependent on input pin "l_data_in[3]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 51
    Warning (15610): No output dependent on input pin "l_data_in[4]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 51
    Warning (15610): No output dependent on input pin "l_data_in[5]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 51
    Warning (15610): No output dependent on input pin "l_data_in[6]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 51
    Warning (15610): No output dependent on input pin "l_data_in[7]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 51
    Warning (15610): No output dependent on input pin "l_data_in[8]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 51
    Warning (15610): No output dependent on input pin "l_data_in[9]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 51
    Warning (15610): No output dependent on input pin "l_data_in[10]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 51
    Warning (15610): No output dependent on input pin "l_data_in[11]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 51
    Warning (15610): No output dependent on input pin "l_data_in[12]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 51
    Warning (15610): No output dependent on input pin "l_data_in[13]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 51
    Warning (15610): No output dependent on input pin "l_data_in[14]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 51
    Warning (15610): No output dependent on input pin "l_data_in[15]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 51
    Warning (15610): No output dependent on input pin "l_data_in[16]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 51
    Warning (15610): No output dependent on input pin "l_data_in[17]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 51
    Warning (15610): No output dependent on input pin "l_data_in[18]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 51
    Warning (15610): No output dependent on input pin "l_data_in[19]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 51
    Warning (15610): No output dependent on input pin "l_data_in[20]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 51
    Warning (15610): No output dependent on input pin "l_data_in[21]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 51
    Warning (15610): No output dependent on input pin "l_data_in[22]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 51
    Warning (15610): No output dependent on input pin "l_data_in[23]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 51
    Warning (15610): No output dependent on input pin "l_data_in[24]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 51
    Warning (15610): No output dependent on input pin "l_data_in[25]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 51
    Warning (15610): No output dependent on input pin "l_data_in[26]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 51
    Warning (15610): No output dependent on input pin "l_data_in[27]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 51
    Warning (15610): No output dependent on input pin "l_data_in[28]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 51
    Warning (15610): No output dependent on input pin "l_data_in[29]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 51
    Warning (15610): No output dependent on input pin "l_data_in[30]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 51
    Warning (15610): No output dependent on input pin "l_data_in[31]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 51
    Warning (15610): No output dependent on input pin "l_data_in[32]" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 51
    Warning (15610): No output dependent on input pin "l_val_in" File: E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd Line: 52
Info (21057): Implemented 245 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 127 input pins
    Info (21059): Implemented 79 output pins
    Info (21061): Implemented 39 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 133 warnings
    Info: Peak virtual memory: 4899 megabytes
    Info: Processing ended: Thu Aug 31 11:20:25 2023
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:16


