module regfile(input logic clk,input logic we3, input logic [3:0] a1, a2, a3, 
					input logic [31:0] wd3, r15, output logic [31:0] rd1, rd2);

endmodule 