# Reading D:/intelFPGA18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Lab8_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8 {D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/Switch_Synchronizer_Bank.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:25 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8" D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/Switch_Synchronizer_Bank.v 
# -- Compiling module Switch_Synchronizer_Bank
# 
# Top level modules:
# 	Switch_Synchronizer_Bank
# End time: 13:03:25 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8 {D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/Serial_UART_Keypress_Reporter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:25 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8" D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/Serial_UART_Keypress_Reporter.v 
# -- Compiling module Serial_UART_Keypress_Reporter
# 
# Top level modules:
# 	Serial_UART_Keypress_Reporter
# End time: 13:03:25 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8 {D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/PS2_Keycode_Transcoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:25 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8" D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/PS2_Keycode_Transcoder.v 
# -- Compiling module PS2_Keycode_Transcoder
# 
# Top level modules:
# 	PS2_Keycode_Transcoder
# End time: 13:03:25 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8 {D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/PS2_Keyboard_Module.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:25 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8" D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/PS2_Keyboard_Module.v 
# -- Compiling module PS2_Keyboard_Module
# 
# Top level modules:
# 	PS2_Keyboard_Module
# End time: 13:03:25 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8 {D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/PS2_Keyboard_Keypress_Tracker.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:25 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8" D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/PS2_Keyboard_Keypress_Tracker.v 
# -- Compiling module PS2_Keyboard_Keypress_Tracker
# 
# Top level modules:
# 	PS2_Keyboard_Keypress_Tracker
# End time: 13:03:25 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8 {D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/PS2_Keyboard_Keycode_Parser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:25 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8" D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/PS2_Keyboard_Keycode_Parser.v 
# -- Compiling module PS2_Keyboard_Keycode_Parser
# 
# Top level modules:
# 	PS2_Keyboard_Keycode_Parser
# End time: 13:03:25 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8 {D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/PS2_Keyboard_Display_Controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:25 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8" D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/PS2_Keyboard_Display_Controller.v 
# -- Compiling module PS2_Keyboard_Display_Controller
# 
# Top level modules:
# 	PS2_Keyboard_Display_Controller
# End time: 13:03:25 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8 {D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/PS2_Bus_Synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:25 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8" D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/PS2_Bus_Synchronizer.v 
# -- Compiling module PS2_Bus_Synchronizer
# 
# Top level modules:
# 	PS2_Bus_Synchronizer
# End time: 13:03:25 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8 {D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/Morse_Code_Transmitter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:25 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8" D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/Morse_Code_Transmitter.v 
# -- Compiling module Morse_Code_Transmitter
# 
# Top level modules:
# 	Morse_Code_Transmitter
# End time: 13:03:25 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8 {D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/Hex_Segment_Decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:25 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8" D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/Hex_Segment_Decoder.v 
# -- Compiling module Hex_Segment_Decoder
# 
# Top level modules:
# 	Hex_Segment_Decoder
# End time: 13:03:25 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8 {D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/EECS301_Lab5_TopLevel.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:25 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8" D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/EECS301_Lab5_TopLevel.v 
# -- Compiling module EECS301_Lab5_TopLevel
# 
# Top level modules:
# 	EECS301_Lab5_TopLevel
# End time: 13:03:26 on Dec 07,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8 {D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/DROM_Nx32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:26 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8" D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/DROM_Nx32.v 
# -- Compiling module DROM_Nx32
# 
# Top level modules:
# 	DROM_Nx32
# End time: 13:03:26 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8 {D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/CDC_Input_Synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:26 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8" D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/CDC_Input_Synchronizer.v 
# -- Compiling module CDC_Input_Synchronizer
# 
# Top level modules:
# 	CDC_Input_Synchronizer
# End time: 13:03:26 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8 {D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/Buzzer_PWM_Controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:26 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8" D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/Buzzer_PWM_Controller.v 
# -- Compiling module Buzzer_PWM_Controller
# 
# Top level modules:
# 	Buzzer_PWM_Controller
# End time: 13:03:26 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8 {D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/System_Reset_Module.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:26 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8" D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/System_Reset_Module.v 
# -- Compiling module System_Reset_Module
# 
# Top level modules:
# 	System_Reset_Module
# End time: 13:03:26 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8 {D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/Switch_Debounce_Synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:26 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8" D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/Switch_Debounce_Synchronizer.v 
# -- Compiling module Switch_Debounce_Synchronizer
# 
# Top level modules:
# 	Switch_Debounce_Synchronizer
# End time: 13:03:26 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8 {D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/Serial_UART_Transmitter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:26 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8" D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/Serial_UART_Transmitter.v 
# -- Compiling module Serial_UART_Transmitter
# 
# Top level modules:
# 	Serial_UART_Transmitter
# End time: 13:03:26 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8 {D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/Serial_UART_Baud_Generator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:26 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8" D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/Serial_UART_Baud_Generator.v 
# -- Compiling module Serial_UART_Baud_Generator
# 
# Top level modules:
# 	Serial_UART_Baud_Generator
# End time: 13:03:26 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8 {D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/PS2_Keyboard_Serial_Controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:26 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8" D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/PS2_Keyboard_Serial_Controller.v 
# -- Compiling module PS2_Keyboard_Serial_Controller
# 
# Top level modules:
# 	PS2_Keyboard_Serial_Controller
# End time: 13:03:26 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8 {D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/Morse_Code_Module.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:26 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8" D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/Morse_Code_Module.v 
# -- Compiling module Morse_Code_Module
# 
# Top level modules:
# 	Morse_Code_Module
# End time: 13:03:26 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8 {D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/Buzzer_Tone_Generator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:26 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8" D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/Buzzer_Tone_Generator.v 
# -- Compiling module Buzzer_Tone_Generator
# 
# Top level modules:
# 	Buzzer_Tone_Generator
# End time: 13:03:27 on Dec 07,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8 {D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/Serial_UART_Transmitter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:27 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8" D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/Serial_UART_Transmitter.v 
# -- Compiling module Serial_UART_Transmitter
# 
# Top level modules:
# 	Serial_UART_Transmitter
# End time: 13:03:27 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8 {D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/TF_Serial_UART_Keypress_Reporter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:27 on Dec 07,2018
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8" D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/TF_Serial_UART_Keypress_Reporter.v 
# -- Compiling module TF_Serial_UART_Keypress_Reporter
# 
# Top level modules:
# 	TF_Serial_UART_Keypress_Reporter
# End time: 13:03:27 on Dec 07,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  Serial_UART_Transmitter_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" Serial_UART_Transmitter_tb 
# Start time: 13:03:28 on Dec 07,2018
# ** Error: (vsim-3170) Could not find 'Serial_UART_Transmitter_tb'.
#         Searched libraries:
#             D:/intelFPGA18.1/modelsim_ase/altera/verilog/altera
#             D:/intelFPGA18.1/modelsim_ase/altera/verilog/220model
#             D:/intelFPGA18.1/modelsim_ase/altera/verilog/sgate
#             D:/intelFPGA18.1/modelsim_ase/altera/verilog/altera_mf
#             D:/intelFPGA18.1/modelsim_ase/altera/verilog/altera_lnsim
#             D:/intelFPGA18.1/modelsim_ase/altera/verilog/cyclonev
#             D:/intelFPGA18.1/modelsim_ase/altera/verilog/cyclonev_hssi
#             D:/intelFPGA18.1/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/simulation/modelsim/rtl_work
#             D:/College/SenrioYearTemp/EECS-301/EECS-301-Lab8/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Lab8_run_msim_rtl_verilog.do PAUSED at line 33
# End time: 13:03:47 on Dec 07,2018, Elapsed time: 0:00:19
# Errors: 1, Warnings: 0
