Ejercicio 15
------------------------
library IEEE;
use IEEE.std_logic_1164.all;


entity twe1 is 
port (E0,E1,E2,E3: in stdl_logic; SELA,SELB,SELC: in  stdl_logic: f:out stdl_logic);
end twe1;


architecture demotwe1 of twe1 is 
begin


f <= E3 when SELC = '1' else 
	 E2 when SELB = '1' else
     E1 when SELA = '1' else
     E0;


end demotwe1;
