Cadence Genus(TM) Synthesis Solution.
Copyright 2018 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 18.14-s037_1, built Wed Mar 27 10:19:21 PDT 2019
Options: 
Date:    Thu Jan 28 20:11:32 2021
Host:    alfred.ece.northwestern.edu (x86_64 w/Linux 4.18.0-240.8.1.el8_3.x86_64) (8cores*8cpus*1physical cpu*Intel(R) Core(TM) i7-9700 CPU @ 3.00GHz 12288KB) (16035364KB)
OS:      Red Hat Enterprise Linux release 8.3 (Ootpa)

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (14 seconds elapsed).

WARNING: This version of the tool is 673 days old.
@genus:root: 1> read_hdl ../alu_32.v ../EX_stage.v ../ALUctrl.v ../Extender.v  ../alu_msb.v ../forwarding_ex.v ../srl.v ../alu_unit.v ../full_alu.v ../and_6.v ../ID_stage.v ../ifecth.v ../Control_signal.v ../CPU.v ../IF_stage.v ../PC.v ../WB_stage.v ../readReg.v ../write32.v ../Mem_stage.v ../RegisterFiles.v ../writeReg.v ../sll.v ../slt_sltu.v
@genus:root: 2> set_db library /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib

Threads Configured:3

  Message Summary for Library NangateOpenCellLibrary_typical.lib:
  ***************************************************************
  Could not find an attribute in the library. [LBR-436]: 147
  An unsupported construct was detected in this library. [LBR-40]: 1
  ***************************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.100000, 25.000000) in library 'NangateOpenCellLibrary_typical.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA_X1' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X1' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X16' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X32' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLCELL_X32' must have an output pin.
  Setting attribute of root '/': 'library' = /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib
1 /vol/ece303/genus_tutorial/NangateOpenCellLibrary_typical.lib
@genus:root: 3> set_db lef_library /vol/ece303/genus_tutorial/NangateOpenCellLibrary.lef
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_4' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_1' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_2' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_3' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_5' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_6' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_7' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via1_8' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_8' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_4' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_5' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_7' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_6' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_1' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_2' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via2_3' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via3_2' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via3_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via3_1' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via4_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via5_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via6_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via7_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via8_0' has no resistance value.
Info    : Via with no resistance will have a value of '0.0' assigned. [PHYS-129]
        : Via 'via9_0' has no resistance value.

  According to lef_library, there are total 10 routing layers [ V(5) / H(5) ]

Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.07, 0.8) of 'WIDTH' for layers 'metal3' and 'metal9' is too large.
        : Check the consistency of the parameters.
Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.14, 1.6) of 'PITCH' for layers 'metal3' and 'metal9' is too large.
Warning : The variant range of wire parameters is too large. [PHYS-12]
        : The variant range (0.065, 0.8) of 'MINSPACING' for layers 'metal1' and 'metal10' is too large.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_1' is non-monotonic.
        : Non-monotonic wireload models can cause problems during synthesis and/or mapping.  Raising some of the points in the curve to give it a monotonic shape.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_4' is non-monotonic.
  Setting attribute of root '/': 'lef_library' = /vol/ece303/genus_tutorial/NangateOpenCellLibrary.lef
1 /vol/ece303/genus_tutorial/NangateOpenCellLibrary.lef
@genus:root: 4> elaborate
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '5K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_1' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_2' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '3K_hvratio_1_4' is non-monotonic.
Warning : Non-monotonic wireload model found. [LBR-81]
        : 'Length' table in wireload model '1K_hvratio_1_1' is non-monotonic.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'CPU' from file '../CPU.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'CPU' with default parameters value.
Warning : Creating blackbox. [CDFG-428]
        : A blackbox was created for instance 'cpu_mux2' in file '../CPU.v' on line 34.
        : Blackboxes are represented as unresolved references in the design. Use 'set_db hdl_error_on_blackbox true' (in CUI mode) or 'set_attribute hdl_error_on_blackbox true /' (in legacy mode) to cause an error when a blackbox is found.
Warning : Creating blackbox. [CDFG-428]
        : A blackbox was created for instance 's_ifetch' in file '../ifecth.v' on line 20.
Warning : Creating blackbox. [CDFG-428]
        : A blackbox was created for instance 'reg32_if' in file '../IF_stage.v' on line 24.
Warning : Creating blackbox. [CDFG-428]
        : A blackbox was created for instance 'csnotg0' in file '../ID_stage.v' on line 50.
Warning : Creating blackbox. [CDFG-428]
        : A blackbox was created for instance 'aandg0' in file '../and_6.v' on line 5.
Warning : Creating blackbox. [CDFG-428]
        : A blackbox was created for instance 'Branch_cancle1' in file '../Control_signal.v' on line 41.
Warning : Creating blackbox. [CDFG-428]
        : A blackbox was created for instance 'mux_cancle' in file '../Control_signal.v' on line 43.
Warning : Creating blackbox. [CDFG-428]
        : A blackbox was created for instance 'csmux0' in file '../Control_signal.v' on line 46.
Warning : Creating blackbox. [CDFG-428]
        : A blackbox was created for instance 'cpu_m' in file '../CPU.v' on line 53.
Warning : Creating blackbox. [CDFG-428]
        : A blackbox was created for instance 'write_dec_0' in file '../writeReg.v' on line 22.
Warning : Input port connected to output instance port. [CDFG-562]
        : Input port 'r0' connected to output port 'to' of module 'write32' in file '../writeReg.v' on line 90.
Warning : Input port connected to output instance port. [CDFG-562]
        : Input port 'r1' connected to output port 'to' of module 'write32' in file '../writeReg.v' on line 91.
Warning : Input port connected to output instance port. [CDFG-562]
        : Input port 'r2' connected to output port 'to' of module 'write32' in file '../writeReg.v' on line 92.
Warning : Input port connected to output instance port. [CDFG-562]
        : Input port 'r3' connected to output port 'to' of module 'write32' in file '../writeReg.v' on line 93.
Warning : Input port connected to output instance port. [CDFG-562]
        : Input port 'r4' connected to output port 'to' of module 'write32' in file '../writeReg.v' on line 94.
Warning : Input port connected to output instance port. [CDFG-562]
        : Input port 'r5' connected to output port 'to' of module 'write32' in file '../writeReg.v' on line 95.
Warning : Input port connected to output instance port. [CDFG-562]
        : Input port 'r6' connected to output port 'to' of module 'write32' in file '../writeReg.v' on line 96.
Warning : Input port connected to output instance port. [CDFG-562]
        : Input port 'r7' connected to output port 'to' of module 'write32' in file '../writeReg.v' on line 97.
Warning : Input port connected to output instance port. [CDFG-562]
        : Input port 'r8' connected to output port 'to' of module 'write32' in file '../writeReg.v' on line 98.
Warning : Input port connected to output instance port. [CDFG-562]
        : Input port 'r9' connected to output port 'to' of module 'write32' in file '../writeReg.v' on line 99.
Warning : Input port connected to output instance port. [CDFG-562]
        : Input port 'r10' connected to output port 'to' of module 'write32' in file '../writeReg.v' on line 100.
Warning : Input port connected to output instance port. [CDFG-562]
        : Input port 'r11' connected to output port 'to' of module 'write32' in file '../writeReg.v' on line 101.
Warning : Input port connected to output instance port. [CDFG-562]
        : Input port 'r12' connected to output port 'to' of module 'write32' in file '../writeReg.v' on line 102.
Warning : Input port connected to output instance port. [CDFG-562]
        : Input port 'r13' connected to output port 'to' of module 'write32' in file '../writeReg.v' on line 103.
Warning : Input port connected to output instance port. [CDFG-562]
        : Input port 'r14' connected to output port 'to' of module 'write32' in file '../writeReg.v' on line 104.
Warning : Input port connected to output instance port. [CDFG-562]
        : Input port 'r15' connected to output port 'to' of module 'write32' in file '../writeReg.v' on line 105.
Warning : Input port connected to output instance port. [CDFG-562]
        : Input port 'r16' connected to output port 'to' of module 'write32' in file '../writeReg.v' on line 106.
Warning : Input port connected to output instance port. [CDFG-562]
        : Input port 'r17' connected to output port 'to' of module 'write32' in file '../writeReg.v' on line 107.
Warning : Input port connected to output instance port. [CDFG-562]
        : Input port 'r18' connected to output port 'to' of module 'write32' in file '../writeReg.v' on line 108.
Warning : Input port connected to output instance port. [CDFG-562]
        : Input port 'r19' connected to output port 'to' of module 'write32' in file '../writeReg.v' on line 109.
Warning : Input port connected to output instance port. [CDFG-562]
        : Input port 'r20' connected to output port 'to' of module 'write32' in file '../writeReg.v' on line 110.
Warning : Input port connected to output instance port. [CDFG-562]
        : Input port 'r21' connected to output port 'to' of module 'write32' in file '../writeReg.v' on line 111.
Warning : Input port connected to output instance port. [CDFG-562]
        : Input port 'r22' connected to output port 'to' of module 'write32' in file '../writeReg.v' on line 112.
Warning : Input port connected to output instance port. [CDFG-562]
        : Input port 'r23' connected to output port 'to' of module 'write32' in file '../writeReg.v' on line 113.
Warning : Input port connected to output instance port. [CDFG-562]
        : Input port 'r24' connected to output port 'to' of module 'write32' in file '../writeReg.v' on line 114.
Warning : Input port connected to output instance port. [CDFG-562]
        : Input port 'r25' connected to output port 'to' of module 'write32' in file '../writeReg.v' on line 115.
Warning : Input port connected to output instance port. [CDFG-562]
        : Input port 'r26' connected to output port 'to' of module 'write32' in file '../writeReg.v' on line 116.
Warning : Input port connected to output instance port. [CDFG-562]
        : Input port 'r27' connected to output port 'to' of module 'write32' in file '../writeReg.v' on line 117.
Warning : Input port connected to output instance port. [CDFG-562]
        : Input port 'r28' connected to output port 'to' of module 'write32' in file '../writeReg.v' on line 118.
Warning : Input port connected to output instance port. [CDFG-562]
        : Input port 'r29' connected to output port 'to' of module 'write32' in file '../writeReg.v' on line 119.
Warning : Input port connected to output instance port. [CDFG-562]
        : Input port 'r30' connected to output port 'to' of module 'write32' in file '../writeReg.v' on line 120.
Warning : Input port connected to output instance port. [CDFG-562]
        : Input port 'r31' connected to output port 'to' of module 'write32' in file '../writeReg.v' on line 121.
Warning : Creating blackbox. [CDFG-428]
        : A blackbox was created for instance 'ac_notg0' in file '../ALUctrl.v' on line 12.
Warning : Creating blackbox. [CDFG-428]
        : A blackbox was created for instance 'ac_xorg0' in file '../ALUctrl.v' on line 15.
Warning : Creating blackbox. [CDFG-428]
        : A blackbox was created for instance 'ac_mux1' in file '../ALUctrl.v' on line 40.
Warning : Creating blackbox. [CDFG-428]
        : A blackbox was created for instance 'ors0' in file '../sll.v' on line 21.
Warning : Creating blackbox. [CDFG-428]
        : A blackbox was created for instance 'xnor_pc0' in file '../EX_stage.v' on line 88.
Warning : Creating blackbox. [CDFG-428]
        : A blackbox was created for instance 'PC_initdelay1' in file '../PC.v' on line 17.
Warning : Creating blackbox. [CDFG-428]
        : A blackbox was created for instance 'cpu_scm' in file '../Mem_stage.v' on line 21.
Warning : Undriven module output port. [ELABUTL-123]
        : Undriven bits of output port 'funct_if' in module 'ID_stage' in file '../ID_stage.v' on line 17, column 31.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r0' of instance 'wR0' of module 'writeReg' in file '../RegisterFiles.v' on line 11, column 16.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r1' of instance 'wR0' of module 'writeReg' in file '../RegisterFiles.v' on line 11, column 16.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r2' of instance 'wR0' of module 'writeReg' in file '../RegisterFiles.v' on line 11, column 16.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r3' of instance 'wR0' of module 'writeReg' in file '../RegisterFiles.v' on line 11, column 16.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r4' of instance 'wR0' of module 'writeReg' in file '../RegisterFiles.v' on line 11, column 16.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r5' of instance 'wR0' of module 'writeReg' in file '../RegisterFiles.v' on line 11, column 16.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r6' of instance 'wR0' of module 'writeReg' in file '../RegisterFiles.v' on line 11, column 16.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r7' of instance 'wR0' of module 'writeReg' in file '../RegisterFiles.v' on line 11, column 16.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r8' of instance 'wR0' of module 'writeReg' in file '../RegisterFiles.v' on line 11, column 16.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r9' of instance 'wR0' of module 'writeReg' in file '../RegisterFiles.v' on line 11, column 16.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r10' of instance 'wR0' of module 'writeReg' in file '../RegisterFiles.v' on line 11, column 16.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r11' of instance 'wR0' of module 'writeReg' in file '../RegisterFiles.v' on line 11, column 16.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r12' of instance 'wR0' of module 'writeReg' in file '../RegisterFiles.v' on line 11, column 16.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r13' of instance 'wR0' of module 'writeReg' in file '../RegisterFiles.v' on line 11, column 16.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r14' of instance 'wR0' of module 'writeReg' in file '../RegisterFiles.v' on line 11, column 16.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r15' of instance 'wR0' of module 'writeReg' in file '../RegisterFiles.v' on line 11, column 16.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r16' of instance 'wR0' of module 'writeReg' in file '../RegisterFiles.v' on line 11, column 16.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r17' of instance 'wR0' of module 'writeReg' in file '../RegisterFiles.v' on line 11, column 16.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r18' of instance 'wR0' of module 'writeReg' in file '../RegisterFiles.v' on line 11, column 16.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r19' of instance 'wR0' of module 'writeReg' in file '../RegisterFiles.v' on line 11, column 16.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r20' of instance 'wR0' of module 'writeReg' in file '../RegisterFiles.v' on line 11, column 16.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r21' of instance 'wR0' of module 'writeReg' in file '../RegisterFiles.v' on line 11, column 16.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r22' of instance 'wR0' of module 'writeReg' in file '../RegisterFiles.v' on line 11, column 16.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r23' of instance 'wR0' of module 'writeReg' in file '../RegisterFiles.v' on line 11, column 16.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r24' of instance 'wR0' of module 'writeReg' in file '../RegisterFiles.v' on line 11, column 16.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r25' of instance 'wR0' of module 'writeReg' in file '../RegisterFiles.v' on line 11, column 16.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r26' of instance 'wR0' of module 'writeReg' in file '../RegisterFiles.v' on line 11, column 16.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r27' of instance 'wR0' of module 'writeReg' in file '../RegisterFiles.v' on line 11, column 16.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r28' of instance 'wR0' of module 'writeReg' in file '../RegisterFiles.v' on line 11, column 16.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r29' of instance 'wR0' of module 'writeReg' in file '../RegisterFiles.v' on line 11, column 16.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r30' of instance 'wR0' of module 'writeReg' in file '../RegisterFiles.v' on line 11, column 16.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r31' of instance 'wR0' of module 'writeReg' in file '../RegisterFiles.v' on line 11, column 16.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r0' of instance 'rR0' of module 'readReg' in file '../RegisterFiles.v' on line 17, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r1' of instance 'rR0' of module 'readReg' in file '../RegisterFiles.v' on line 17, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r2' of instance 'rR0' of module 'readReg' in file '../RegisterFiles.v' on line 17, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r3' of instance 'rR0' of module 'readReg' in file '../RegisterFiles.v' on line 17, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r4' of instance 'rR0' of module 'readReg' in file '../RegisterFiles.v' on line 17, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r5' of instance 'rR0' of module 'readReg' in file '../RegisterFiles.v' on line 17, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r6' of instance 'rR0' of module 'readReg' in file '../RegisterFiles.v' on line 17, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r7' of instance 'rR0' of module 'readReg' in file '../RegisterFiles.v' on line 17, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r8' of instance 'rR0' of module 'readReg' in file '../RegisterFiles.v' on line 17, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r9' of instance 'rR0' of module 'readReg' in file '../RegisterFiles.v' on line 17, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r10' of instance 'rR0' of module 'readReg' in file '../RegisterFiles.v' on line 17, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r11' of instance 'rR0' of module 'readReg' in file '../RegisterFiles.v' on line 17, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r12' of instance 'rR0' of module 'readReg' in file '../RegisterFiles.v' on line 17, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r13' of instance 'rR0' of module 'readReg' in file '../RegisterFiles.v' on line 17, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r14' of instance 'rR0' of module 'readReg' in file '../RegisterFiles.v' on line 17, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r15' of instance 'rR0' of module 'readReg' in file '../RegisterFiles.v' on line 17, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r16' of instance 'rR0' of module 'readReg' in file '../RegisterFiles.v' on line 17, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r17' of instance 'rR0' of module 'readReg' in file '../RegisterFiles.v' on line 17, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r18' of instance 'rR0' of module 'readReg' in file '../RegisterFiles.v' on line 17, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r19' of instance 'rR0' of module 'readReg' in file '../RegisterFiles.v' on line 17, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r20' of instance 'rR0' of module 'readReg' in file '../RegisterFiles.v' on line 17, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r21' of instance 'rR0' of module 'readReg' in file '../RegisterFiles.v' on line 17, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r22' of instance 'rR0' of module 'readReg' in file '../RegisterFiles.v' on line 17, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r23' of instance 'rR0' of module 'readReg' in file '../RegisterFiles.v' on line 17, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r24' of instance 'rR0' of module 'readReg' in file '../RegisterFiles.v' on line 17, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r25' of instance 'rR0' of module 'readReg' in file '../RegisterFiles.v' on line 17, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r26' of instance 'rR0' of module 'readReg' in file '../RegisterFiles.v' on line 17, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r27' of instance 'rR0' of module 'readReg' in file '../RegisterFiles.v' on line 17, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r28' of instance 'rR0' of module 'readReg' in file '../RegisterFiles.v' on line 17, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r29' of instance 'rR0' of module 'readReg' in file '../RegisterFiles.v' on line 17, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r30' of instance 'rR0' of module 'readReg' in file '../RegisterFiles.v' on line 17, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r31' of instance 'rR0' of module 'readReg' in file '../RegisterFiles.v' on line 17, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r0' of instance 'rR1' of module 'readReg' in file '../RegisterFiles.v' on line 22, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r1' of instance 'rR1' of module 'readReg' in file '../RegisterFiles.v' on line 22, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r2' of instance 'rR1' of module 'readReg' in file '../RegisterFiles.v' on line 22, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r3' of instance 'rR1' of module 'readReg' in file '../RegisterFiles.v' on line 22, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r4' of instance 'rR1' of module 'readReg' in file '../RegisterFiles.v' on line 22, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r5' of instance 'rR1' of module 'readReg' in file '../RegisterFiles.v' on line 22, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r6' of instance 'rR1' of module 'readReg' in file '../RegisterFiles.v' on line 22, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r7' of instance 'rR1' of module 'readReg' in file '../RegisterFiles.v' on line 22, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r8' of instance 'rR1' of module 'readReg' in file '../RegisterFiles.v' on line 22, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r9' of instance 'rR1' of module 'readReg' in file '../RegisterFiles.v' on line 22, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r10' of instance 'rR1' of module 'readReg' in file '../RegisterFiles.v' on line 22, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r11' of instance 'rR1' of module 'readReg' in file '../RegisterFiles.v' on line 22, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r12' of instance 'rR1' of module 'readReg' in file '../RegisterFiles.v' on line 22, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r13' of instance 'rR1' of module 'readReg' in file '../RegisterFiles.v' on line 22, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r14' of instance 'rR1' of module 'readReg' in file '../RegisterFiles.v' on line 22, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r15' of instance 'rR1' of module 'readReg' in file '../RegisterFiles.v' on line 22, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r16' of instance 'rR1' of module 'readReg' in file '../RegisterFiles.v' on line 22, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r17' of instance 'rR1' of module 'readReg' in file '../RegisterFiles.v' on line 22, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r18' of instance 'rR1' of module 'readReg' in file '../RegisterFiles.v' on line 22, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r19' of instance 'rR1' of module 'readReg' in file '../RegisterFiles.v' on line 22, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r20' of instance 'rR1' of module 'readReg' in file '../RegisterFiles.v' on line 22, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r21' of instance 'rR1' of module 'readReg' in file '../RegisterFiles.v' on line 22, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r22' of instance 'rR1' of module 'readReg' in file '../RegisterFiles.v' on line 22, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r23' of instance 'rR1' of module 'readReg' in file '../RegisterFiles.v' on line 22, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r24' of instance 'rR1' of module 'readReg' in file '../RegisterFiles.v' on line 22, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r25' of instance 'rR1' of module 'readReg' in file '../RegisterFiles.v' on line 22, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r26' of instance 'rR1' of module 'readReg' in file '../RegisterFiles.v' on line 22, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r27' of instance 'rR1' of module 'readReg' in file '../RegisterFiles.v' on line 22, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r28' of instance 'rR1' of module 'readReg' in file '../RegisterFiles.v' on line 22, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r29' of instance 'rR1' of module 'readReg' in file '../RegisterFiles.v' on line 22, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r30' of instance 'rR1' of module 'readReg' in file '../RegisterFiles.v' on line 22, column 15.
Warning : Undriven module input port. [ELABUTL-127]
        : Undriven bits of port 'r31' of instance 'rR1' of module 'readReg' in file '../RegisterFiles.v' on line 22, column 15.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r0[0]' in module 'writeReg'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r0[1]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r0[2]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r0[3]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r0[4]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r0[5]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r0[6]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r0[7]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r0[8]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r0[9]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r0[10]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r0[11]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r0[12]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r0[13]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r0[14]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r0[15]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r0[16]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r0[17]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r0[18]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r0[19]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r0[20]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r0[21]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r0[22]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r0[23]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r0[24]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r0[25]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r0[26]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r0[27]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r0[28]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r0[29]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r0[30]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r0[31]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r1[0]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r1[1]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r1[2]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r1[3]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r1[4]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r1[5]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r1[6]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r1[7]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r1[8]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r1[9]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r1[10]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r1[11]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r1[12]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r1[13]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r1[14]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r1[15]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r1[16]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r1[17]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r1[18]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r1[19]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r1[20]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r1[21]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r1[22]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r1[23]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r1[24]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r1[25]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r1[26]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r1[27]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r1[28]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r1[29]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r1[30]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r1[31]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r2[0]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r2[1]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r2[2]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r2[3]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r2[4]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r2[5]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r2[6]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r2[7]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r2[8]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r2[9]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r2[10]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r2[11]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r2[12]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r2[13]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r2[14]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r2[15]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r2[16]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r2[17]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r2[18]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r2[19]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r2[20]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r2[21]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r2[22]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r2[23]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r2[24]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r2[25]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r2[26]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r2[27]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r2[28]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r2[29]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r2[30]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r2[31]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r3[0]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r3[1]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r3[2]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r3[3]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r3[4]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r3[5]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r3[6]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r3[7]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r3[8]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r3[9]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r3[10]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r3[11]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r3[12]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r3[13]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r3[14]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r3[15]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r3[16]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r3[17]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r3[18]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r3[19]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r3[20]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r3[21]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r3[22]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r3[23]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r3[24]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r3[25]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r3[26]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r3[27]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r3[28]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r3[29]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r3[30]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r3[31]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r4[0]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r4[1]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r4[2]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r4[3]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r4[4]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r4[5]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r4[6]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r4[7]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r4[8]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r4[9]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r4[10]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r4[11]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r4[12]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r4[13]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r4[14]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r4[15]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r4[16]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r4[17]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r4[18]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r4[19]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r4[20]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r4[21]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r4[22]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r4[23]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r4[24]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r4[25]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r4[26]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r4[27]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r4[28]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r4[29]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r4[30]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r4[31]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r5[0]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r5[1]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r5[2]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r5[3]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r5[4]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r5[5]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r5[6]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r5[7]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r5[8]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r5[9]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r5[10]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r5[11]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r5[12]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r5[13]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r5[14]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r5[15]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r5[16]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r5[17]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r5[18]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r5[19]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r5[20]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r5[21]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r5[22]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r5[23]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r5[24]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r5[25]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r5[26]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r5[27]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r5[28]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r5[29]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r5[30]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r5[31]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r6[0]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r6[1]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r6[2]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r6[3]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r6[4]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r6[5]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r6[6]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r6[7]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r6[8]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r6[9]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r6[10]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r6[11]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r6[12]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r6[13]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r6[14]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r6[15]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r6[16]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r6[17]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r6[18]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r6[19]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r6[20]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r6[21]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r6[22]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r6[23]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r6[24]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r6[25]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r6[26]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r6[27]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r6[28]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r6[29]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r6[30]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r6[31]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r7[0]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r7[1]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r7[2]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r7[3]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r7[4]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r7[5]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r7[6]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r7[7]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r7[8]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r7[9]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r7[10]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r7[11]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r7[12]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r7[13]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r7[14]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r7[15]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r7[16]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r7[17]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r7[18]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r7[19]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r7[20]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r7[21]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r7[22]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r7[23]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r7[24]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r7[25]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r7[26]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r7[27]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r7[28]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r7[29]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r7[30]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r7[31]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r8[0]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r8[1]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r8[2]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r8[3]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r8[4]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r8[5]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r8[6]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r8[7]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r8[8]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r8[9]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r8[10]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r8[11]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r8[12]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r8[13]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r8[14]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r8[15]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r8[16]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r8[17]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r8[18]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r8[19]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r8[20]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r8[21]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r8[22]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r8[23]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r8[24]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r8[25]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r8[26]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r8[27]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r8[28]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r8[29]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r8[30]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r8[31]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r9[0]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r9[1]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r9[2]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r9[3]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r9[4]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r9[5]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r9[6]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r9[7]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r9[8]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r9[9]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r9[10]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r9[11]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r9[12]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r9[13]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r9[14]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r9[15]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r9[16]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r9[17]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r9[18]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r9[19]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r9[20]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r9[21]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r9[22]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r9[23]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r9[24]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r9[25]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r9[26]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r9[27]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r9[28]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r9[29]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r9[30]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r9[31]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r10[0]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r10[1]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r10[2]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r10[3]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r10[4]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r10[5]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r10[6]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r10[7]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r10[8]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r10[9]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r10[10]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r10[11]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r10[12]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r10[13]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r10[14]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r10[15]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r10[16]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r10[17]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r10[18]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r10[19]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r10[20]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r10[21]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r10[22]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r10[23]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r10[24]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r10[25]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r10[26]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r10[27]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r10[28]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r10[29]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r10[30]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r10[31]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r11[0]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r11[1]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r11[2]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r11[3]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r11[4]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r11[5]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r11[6]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r11[7]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r11[8]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r11[9]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r11[10]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r11[11]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r11[12]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r11[13]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r11[14]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r11[15]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r11[16]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r11[17]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r11[18]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r11[19]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r11[20]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r11[21]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r11[22]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r11[23]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r11[24]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r11[25]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r11[26]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r11[27]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r11[28]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r11[29]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r11[30]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r11[31]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r12[0]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r12[1]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r12[2]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r12[3]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r12[4]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r12[5]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r12[6]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r12[7]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r12[8]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r12[9]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r12[10]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r12[11]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r12[12]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r12[13]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r12[14]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r12[15]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r12[16]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r12[17]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r12[18]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r12[19]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r12[20]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r12[21]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r12[22]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r12[23]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r12[24]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r12[25]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r12[26]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r12[27]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r12[28]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r12[29]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r12[30]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r12[31]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r13[0]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r13[1]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r13[2]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r13[3]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r13[4]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r13[5]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r13[6]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r13[7]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r13[8]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r13[9]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r13[10]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r13[11]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r13[12]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r13[13]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r13[14]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r13[15]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r13[16]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r13[17]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r13[18]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r13[19]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r13[20]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r13[21]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r13[22]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r13[23]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r13[24]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r13[25]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r13[26]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r13[27]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r13[28]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r13[29]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r13[30]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r13[31]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r14[0]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r14[1]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r14[2]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r14[3]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r14[4]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r14[5]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r14[6]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r14[7]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r14[8]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r14[9]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r14[10]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r14[11]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r14[12]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r14[13]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r14[14]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r14[15]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r14[16]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r14[17]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r14[18]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r14[19]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r14[20]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r14[21]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r14[22]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r14[23]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r14[24]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r14[25]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r14[26]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r14[27]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r14[28]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r14[29]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r14[30]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r14[31]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r15[0]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r15[1]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r15[2]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r15[3]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r15[4]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r15[5]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r15[6]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r15[7]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r15[8]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r15[9]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r15[10]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r15[11]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r15[12]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r15[13]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r15[14]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r15[15]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r15[16]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r15[17]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r15[18]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r15[19]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r15[20]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r15[21]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r15[22]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r15[23]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r15[24]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r15[25]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r15[26]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r15[27]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r15[28]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r15[29]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r15[30]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r15[31]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r16[0]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r16[1]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r16[2]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r16[3]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r16[4]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r16[5]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r16[6]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r16[7]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r16[8]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r16[9]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r16[10]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r16[11]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r16[12]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r16[13]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r16[14]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r16[15]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r16[16]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r16[17]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r16[18]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r16[19]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r16[20]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r16[21]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r16[22]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r16[23]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r16[24]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r16[25]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r16[26]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r16[27]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r16[28]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r16[29]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r16[30]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r16[31]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r17[0]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r17[1]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r17[2]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r17[3]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r17[4]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r17[5]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r17[6]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r17[7]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r17[8]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r17[9]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r17[10]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r17[11]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r17[12]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r17[13]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r17[14]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r17[15]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r17[16]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r17[17]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r17[18]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r17[19]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r17[20]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r17[21]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r17[22]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r17[23]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r17[24]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r17[25]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r17[26]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r17[27]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r17[28]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r17[29]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r17[30]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r17[31]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r18[0]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r18[1]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r18[2]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r18[3]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r18[4]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r18[5]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r18[6]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r18[7]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r18[8]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r18[9]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r18[10]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r18[11]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r18[12]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r18[13]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r18[14]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r18[15]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r18[16]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r18[17]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r18[18]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r18[19]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r18[20]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r18[21]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r18[22]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r18[23]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r18[24]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r18[25]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r18[26]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r18[27]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r18[28]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r18[29]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r18[30]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r18[31]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r19[0]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r19[1]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r19[2]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r19[3]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r19[4]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r19[5]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r19[6]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r19[7]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r19[8]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r19[9]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r19[10]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r19[11]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r19[12]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r19[13]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r19[14]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r19[15]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r19[16]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r19[17]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r19[18]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r19[19]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r19[20]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r19[21]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r19[22]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r19[23]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r19[24]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r19[25]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r19[26]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r19[27]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r19[28]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r19[29]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r19[30]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r19[31]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r20[0]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r20[1]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r20[2]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r20[3]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r20[4]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r20[5]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r20[6]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r20[7]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r20[8]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r20[9]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r20[10]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r20[11]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r20[12]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r20[13]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r20[14]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r20[15]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r20[16]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r20[17]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r20[18]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r20[19]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r20[20]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r20[21]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r20[22]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r20[23]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r20[24]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r20[25]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r20[26]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r20[27]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r20[28]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r20[29]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r20[30]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r20[31]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r21[0]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r21[1]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r21[2]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r21[3]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r21[4]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r21[5]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r21[6]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r21[7]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r21[8]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r21[9]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r21[10]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r21[11]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r21[12]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r21[13]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r21[14]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r21[15]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r21[16]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r21[17]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r21[18]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r21[19]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r21[20]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r21[21]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r21[22]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r21[23]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r21[24]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r21[25]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r21[26]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r21[27]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r21[28]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r21[29]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r21[30]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r21[31]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r22[0]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r22[1]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r22[2]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r22[3]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r22[4]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r22[5]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r22[6]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r22[7]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r22[8]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r22[9]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r22[10]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r22[11]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r22[12]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r22[13]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r22[14]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r22[15]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r22[16]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r22[17]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r22[18]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r22[19]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r22[20]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r22[21]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r22[22]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r22[23]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r22[24]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r22[25]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r22[26]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r22[27]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r22[28]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r22[29]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r22[30]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r22[31]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r23[0]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r23[1]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r23[2]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r23[3]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r23[4]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r23[5]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r23[6]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r23[7]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r23[8]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r23[9]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r23[10]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r23[11]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r23[12]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r23[13]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r23[14]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r23[15]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r23[16]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r23[17]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r23[18]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r23[19]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r23[20]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r23[21]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r23[22]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r23[23]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r23[24]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r23[25]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r23[26]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r23[27]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r23[28]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r23[29]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r23[30]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r23[31]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r24[0]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r24[1]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r24[2]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r24[3]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r24[4]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r24[5]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r24[6]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r24[7]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r24[8]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r24[9]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r24[10]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r24[11]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r24[12]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r24[13]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r24[14]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r24[15]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r24[16]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r24[17]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r24[18]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r24[19]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r24[20]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r24[21]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r24[22]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r24[23]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r24[24]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r24[25]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r24[26]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r24[27]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r24[28]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r24[29]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r24[30]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r24[31]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r25[0]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r25[1]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r25[2]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r25[3]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r25[4]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r25[5]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r25[6]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r25[7]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r25[8]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r25[9]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r25[10]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r25[11]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r25[12]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r25[13]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r25[14]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r25[15]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r25[16]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r25[17]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r25[18]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r25[19]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r25[20]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r25[21]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r25[22]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r25[23]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r25[24]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r25[25]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r25[26]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r25[27]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r25[28]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r25[29]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r25[30]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r25[31]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r26[0]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r26[1]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r26[2]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r26[3]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r26[4]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r26[5]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r26[6]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r26[7]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r26[8]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r26[9]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r26[10]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r26[11]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r26[12]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r26[13]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r26[14]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r26[15]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r26[16]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r26[17]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r26[18]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r26[19]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r26[20]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r26[21]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r26[22]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r26[23]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r26[24]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r26[25]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r26[26]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r26[27]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r26[28]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r26[29]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r26[30]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r26[31]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r27[0]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r27[1]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r27[2]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r27[3]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r27[4]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r27[5]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r27[6]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r27[7]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r27[8]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r27[9]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r27[10]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r27[11]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r27[12]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r27[13]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r27[14]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r27[15]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r27[16]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r27[17]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r27[18]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r27[19]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r27[20]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r27[21]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r27[22]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r27[23]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r27[24]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r27[25]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r27[26]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r27[27]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r27[28]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r27[29]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r27[30]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r27[31]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r28[0]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r28[1]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r28[2]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r28[3]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r28[4]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r28[5]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r28[6]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r28[7]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r28[8]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r28[9]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r28[10]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r28[11]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r28[12]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r28[13]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r28[14]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r28[15]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r28[16]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r28[17]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r28[18]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r28[19]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r28[20]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r28[21]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r28[22]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r28[23]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r28[24]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r28[25]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r28[26]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r28[27]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r28[28]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r28[29]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r28[30]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r28[31]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r29[0]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r29[1]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r29[2]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r29[3]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r29[4]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r29[5]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r29[6]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r29[7]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r29[8]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r29[9]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r29[10]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r29[11]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r29[12]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r29[13]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r29[14]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r29[15]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r29[16]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r29[17]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r29[18]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r29[19]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r29[20]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r29[21]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r29[22]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r29[23]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r29[24]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r29[25]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r29[26]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r29[27]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r29[28]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r29[29]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r29[30]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r29[31]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r30[0]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r30[1]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r30[2]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r30[3]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r30[4]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r30[5]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r30[6]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r30[7]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r30[8]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r30[9]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r30[10]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r30[11]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r30[12]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r30[13]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r30[14]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r30[15]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r30[16]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r30[17]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r30[18]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r30[19]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r30[20]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r30[21]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r30[22]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r30[23]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r30[24]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r30[25]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r30[26]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r30[27]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r30[28]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r30[29]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r30[30]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r30[31]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r31[0]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r31[1]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r31[2]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r31[3]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r31[4]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r31[5]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r31[6]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r31[7]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r31[8]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r31[9]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r31[10]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r31[11]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r31[12]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r31[13]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r31[14]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r31[15]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r31[16]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r31[17]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r31[18]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r31[19]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r31[20]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r31[21]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r31[22]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r31[23]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r31[24]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r31[25]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r31[26]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r31[27]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r31[28]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r31[29]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r31[30]' in module 'writeReg'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'r31[31]' in module 'writeReg'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'CPU'.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'slt_sltu' from file '../slt_sltu.v'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'slt_sltu'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'sram_mem_filex646174612f756e7369676e65645f73756d2e646174'.
        : To resolve the reference, either load a technology library containing the cell by appending to the 'library' attribute, or read in the hdl file containing the module before performing elaboration. As the design is incomplete, synthesis results may not correspond to the entire design.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'dff'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'and_gate'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'not_gate_n_n6'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'or_gate'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'mux'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'mux_n_n2'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'dec_n_n5'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'mux_32'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'not_gate'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'xor_gate'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'mux_n_n4'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'or_gate_32'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'xnor_gate'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'dffr'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'syncram_mem_filex646174612f756e7369676e65645f73756d2e646174'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'mux_n_n5'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'mux'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
design:slt_sltu design:CPU
@genus:root: 5> current_design CPU
design:CPU
@genus:design:CPU 6> read_sdc /vol/ece303/genus_tutorial/alu_conv.sdc
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      2 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      2 , failed      0 (runtime  0.00)
 "current_design"           - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.00)
 "set_max_capacitance"      - successful      1 , failed      0 (runtime  0.00)
 "set_max_delay"            - successful      1 , failed      0 (runtime  0.00)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.00)
Total runtime 0.0
@genus:design:CPU 7> syn_generic
Info    : Undriven module output port. [ELABUTL-128]
        : Assuming a logic '0' value for undriven bits of output port 'funct_if' in module 'ID_stage'.
        : The 'hdl_unconnected_value' attribute controls treatment of undriven output port.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'r0' of instance 'wR0' of module 'writeReg'.
        : The 'hdl_unconnected_value' attribute controls treatment of undriven input port.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'r1' of instance 'wR0' of module 'writeReg'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'r2' of instance 'wR0' of module 'writeReg'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'r3' of instance 'wR0' of module 'writeReg'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'r4' of instance 'wR0' of module 'writeReg'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'r5' of instance 'wR0' of module 'writeReg'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'r6' of instance 'wR0' of module 'writeReg'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'r7' of instance 'wR0' of module 'writeReg'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'r8' of instance 'wR0' of module 'writeReg'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'r9' of instance 'wR0' of module 'writeReg'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'r10' of instance 'wR0' of module 'writeReg'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'r11' of instance 'wR0' of module 'writeReg'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'r12' of instance 'wR0' of module 'writeReg'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'r13' of instance 'wR0' of module 'writeReg'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'r14' of instance 'wR0' of module 'writeReg'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'r15' of instance 'wR0' of module 'writeReg'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'r16' of instance 'wR0' of module 'writeReg'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'r17' of instance 'wR0' of module 'writeReg'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'r18' of instance 'wR0' of module 'writeReg'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'r19' of instance 'wR0' of module 'writeReg'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'r20' of instance 'wR0' of module 'writeReg'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'r21' of instance 'wR0' of module 'writeReg'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'r22' of instance 'wR0' of module 'writeReg'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'r23' of instance 'wR0' of module 'writeReg'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'r24' of instance 'wR0' of module 'writeReg'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'r25' of instance 'wR0' of module 'writeReg'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'r26' of instance 'wR0' of module 'writeReg'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'r27' of instance 'wR0' of module 'writeReg'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'r28' of instance 'wR0' of module 'writeReg'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'r29' of instance 'wR0' of module 'writeReg'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'r30' of instance 'wR0' of module 'writeReg'.
Info    : Undriven module input port. [ELABUTL-131]
        : Assuming a logic '0' value for undriven bits of port 'r31' of instance 'wR0' of module 'writeReg'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 12 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.59 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000060  
metal2          V         1.00        0.000053  
metal3          H         1.00        0.000052  
metal4          V         1.00        0.000065  
metal5          H         1.00        0.000007  
metal6          V         1.00        0.000049  
metal7          H         1.00        0.000068  
metal8          V         1.00        0.000050  
metal9          H         1.00        0.000065  
metal10         V         1.00        0.000049  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         5.428571  
metal2          V         1.00         3.571429  
metal3          H         1.00         3.571429  
metal4          V         1.00         1.500000  
metal5          H         1.00         1.500000  
metal6          V         1.00         1.500000  
metal7          H         1.00         0.187500  
metal8          V         1.00         0.187500  
metal9          H         1.00         0.037500  
metal10         V         1.00         0.037500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.070000  
metal2          V         1.00         0.070000  
metal3          H         1.00         0.070000  
metal4          V         1.00         0.140000  
metal5          H         1.00         0.140000  
metal6          V         1.00         0.140000  
metal7          H         1.00         0.400000  
metal8          V         1.00         0.400000  
metal9          H         1.00         0.800000  
metal10         V         1.00         0.800000  

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'CPU' to generic gates using 'medium' effort.
  Setting attribute of design 'CPU': 'is_excp_dupcln' = false
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:11:47 (Jan28) |  353.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.59 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000060  
metal2          V         1.00        0.000053  
metal3          H         1.00        0.000052  
metal4          V         1.00        0.000065  
metal5          H         1.00        0.000007  
metal6          V         1.00        0.000049  
metal7          H         1.00        0.000068  
metal8          V         1.00        0.000050  
metal9          H         1.00        0.000065  
metal10         V         1.00        0.000049  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         5.428571  
metal2          V         1.00         3.571429  
metal3          H         1.00         3.571429  
metal4          V         1.00         1.500000  
metal5          H         1.00         1.500000  
metal6          V         1.00         1.500000  
metal7          H         1.00         0.187500  
metal8          V         1.00         0.187500  
metal9          H         1.00         0.037500  
metal10         V         1.00         0.037500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.070000  
metal2          V         1.00         0.070000  
metal3          H         1.00         0.070000  
metal4          V         1.00         0.140000  
metal5          H         1.00         0.140000  
metal6          V         1.00         0.140000  
metal7          H         1.00         0.400000  
metal8          V         1.00         0.400000  
metal9          H         1.00         0.800000  
metal10         V         1.00         0.800000  

Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'CPU'.
Info    : Skipping datapath optimization. [DPOPT-5]
        : There is no datapath logic in 'CPU'.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.59 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000060  
metal2          V         1.00        0.000053  
metal3          H         1.00        0.000052  
metal4          V         1.00        0.000065  
metal5          H         1.00        0.000007  
metal6          V         1.00        0.000049  
metal7          H         1.00        0.000068  
metal8          V         1.00        0.000050  
metal9          H         1.00        0.000065  
metal10         V         1.00        0.000049  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         5.428571  
metal2          V         1.00         3.571429  
metal3          H         1.00         3.571429  
metal4          V         1.00         1.500000  
metal5          H         1.00         1.500000  
metal6          V         1.00         1.500000  
metal7          H         1.00         0.187500  
metal8          V         1.00         0.187500  
metal9          H         1.00         0.037500  
metal10         V         1.00         0.037500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.070000  
metal2          V         1.00         0.070000  
metal3          H         1.00         0.070000  
metal4          V         1.00         0.140000  
metal5          H         1.00         0.140000  
metal6          V         1.00         0.140000  
metal7          H         1.00         0.400000  
metal8          V         1.00         0.400000  
metal9          H         1.00         0.800000  
metal10         V         1.00         0.800000  

Mapper: Libraries have:
	domain _default_: 96 combo usable cells and 20 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (8 threads, 8 of 8 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

PBS_Generic_Opt-Post - Elapsed_Time 5, CPU_Time 6.99783
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:11:47 (Jan28) |  353.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:06(00:00:05) | 100.0(100.0) |   20:11:52 (Jan28) |  364.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:11:47 (Jan28) |  353.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:06(00:00:05) | 100.0(100.0) |   20:11:52 (Jan28) |  364.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:11:52 (Jan28) |  364.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -         8        12       353
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -         8        12       364
##>G:Misc                               5
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        5
##>========================================================================================

======================= Sequential Deletion Report =============================
================================================================================

Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'CPU' to generic gates.
@genus:design:CPU 8> syn_map
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.59 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000060  
metal2          V         1.00        0.000053  
metal3          H         1.00        0.000052  
metal4          V         1.00        0.000065  
metal5          H         1.00        0.000007  
metal6          V         1.00        0.000049  
metal7          H         1.00        0.000068  
metal8          V         1.00        0.000050  
metal9          H         1.00        0.000065  
metal10         V         1.00        0.000049  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         5.428571  
metal2          V         1.00         3.571429  
metal3          H         1.00         3.571429  
metal4          V         1.00         1.500000  
metal5          H         1.00         1.500000  
metal6          V         1.00         1.500000  
metal7          H         1.00         0.187500  
metal8          V         1.00         0.187500  
metal9          H         1.00         0.037500  
metal10         V         1.00         0.037500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.070000  
metal2          V         1.00         0.070000  
metal3          H         1.00         0.070000  
metal4          V         1.00         0.140000  
metal5          H         1.00         0.140000  
metal6          V         1.00         0.140000  
metal7          H         1.00         0.400000  
metal8          V         1.00         0.400000  
metal9          H         1.00         0.800000  
metal10         V         1.00         0.800000  

Info    : Mapping. [SYNTH-4]
        : Mapping 'CPU' using 'high' effort.
Mapper: Libraries have:
	domain _default_: 96 combo usable cells and 20 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:11:47 (Jan28) |  353.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:06(00:00:05) | 100.0(100.0) |   20:11:52 (Jan28) |  364.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:11:52 (Jan28) |  364.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:11:52 (Jan28) |  364.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:11:47 (Jan28) |  353.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:06(00:00:05) | 100.0(100.0) |   20:11:52 (Jan28) |  364.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:11:52 (Jan28) |  364.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:11:52 (Jan28) |  364.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:11:52 (Jan28) |  364.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.59 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000060  
metal2          V         1.00        0.000053  
metal3          H         1.00        0.000052  
metal4          V         1.00        0.000065  
metal5          H         1.00        0.000007  
metal6          V         1.00        0.000049  
metal7          H         1.00        0.000068  
metal8          V         1.00        0.000050  
metal9          H         1.00        0.000065  
metal10         V         1.00        0.000049  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         5.428571  
metal2          V         1.00         3.571429  
metal3          H         1.00         3.571429  
metal4          V         1.00         1.500000  
metal5          H         1.00         1.500000  
metal6          V         1.00         1.500000  
metal7          H         1.00         0.187500  
metal8          V         1.00         0.187500  
metal9          H         1.00         0.037500  
metal10         V         1.00         0.037500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.070000  
metal2          V         1.00         0.070000  
metal3          H         1.00         0.070000  
metal4          V         1.00         0.140000  
metal5          H         1.00         0.140000  
metal6          V         1.00         0.140000  
metal7          H         1.00         0.400000  
metal8          V         1.00         0.400000  
metal9          H         1.00         0.800000  
metal10         V         1.00         0.800000  

Mapper: Libraries have:
	domain _default_: 96 combo usable cells and 20 sequential usable cells
Multi-threaded Virtual Mapping    (8 threads, 8 of 8 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

Multi-threaded Technology Mapping (8 threads, 8 of 8 CPUs usable)
 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_map                 9455        0  N/A

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default          unconst. unconst.              N.A. 

 
Global incremental target info
==============================
Cost Group 'default' target slack: Unconstrained

 
Global incremental optimization status
======================================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
-------------------------------------------------------------------------------
 global_incr                9455        0  N/A

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default          unconst. unconst.              N.A. 

PBS_Techmap-Global Mapping - Elapsed_Time 5, CPU_Time 6.996423
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:11:47 (Jan28) |  353.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:06(00:00:05) |  50.0( 50.0) |   20:11:52 (Jan28) |  364.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:11:52 (Jan28) |  364.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:11:52 (Jan28) |  364.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:11:52 (Jan28) |  364.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:23) |  00:00:06(00:00:05) |  50.0( 50.0) |   20:11:57 (Jan28) |  373.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/CPU/fv_map.fv.json' for netlist 'fv/CPU/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/CPU/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/CPU/rtl_to_fv_map.do'.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 2, CPU_Time 2.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:11:47 (Jan28) |  353.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:06(00:00:05) |  43.8( 41.7) |   20:11:52 (Jan28) |  364.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:11:52 (Jan28) |  364.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:11:52 (Jan28) |  364.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:11:52 (Jan28) |  364.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:23) |  00:00:06(00:00:05) |  43.7( 41.7) |   20:11:57 (Jan28) |  373.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:25) |  00:00:02(00:00:02) |  12.5( 16.7) |   20:11:59 (Jan28) |  373.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:11:47 (Jan28) |  353.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:06(00:00:05) |  43.8( 41.7) |   20:11:52 (Jan28) |  364.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:11:52 (Jan28) |  364.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:11:52 (Jan28) |  364.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:11:52 (Jan28) |  364.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:23) |  00:00:06(00:00:05) |  43.7( 41.7) |   20:11:57 (Jan28) |  373.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:25) |  00:00:02(00:00:02) |  12.5( 16.7) |   20:11:59 (Jan28) |  373.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:25) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:11:59 (Jan28) |  373.6 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:CPU ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:11:47 (Jan28) |  353.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:06(00:00:05) |  41.2( 41.7) |   20:11:52 (Jan28) |  364.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:11:52 (Jan28) |  364.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:11:52 (Jan28) |  364.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:11:52 (Jan28) |  364.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:23) |  00:00:06(00:00:05) |  41.2( 41.7) |   20:11:57 (Jan28) |  373.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:25) |  00:00:02(00:00:02) |  11.8( 16.7) |   20:11:59 (Jan28) |  373.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:25) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:11:59 (Jan28) |  373.6 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:25) |  00:00:01(00:00:00) |   5.9(  0.0) |   20:11:59 (Jan28) |  373.6 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 hi_fo_buf                  9455        0         0         0      235

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf        40  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 9455        0         0         0      235

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_tns                   9455        0         0         0      235

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:11:47 (Jan28) |  353.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:06(00:00:05) |  41.2( 41.7) |   20:11:52 (Jan28) |  364.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:11:52 (Jan28) |  364.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:11:52 (Jan28) |  364.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:11:52 (Jan28) |  364.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:23) |  00:00:06(00:00:05) |  41.2( 41.7) |   20:11:57 (Jan28) |  373.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:25) |  00:00:02(00:00:02) |  11.8( 16.7) |   20:11:59 (Jan28) |  373.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:25) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:11:59 (Jan28) |  373.6 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:25) |  00:00:01(00:00:00) |   5.9(  0.0) |   20:11:59 (Jan28) |  373.6 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:25) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:11:59 (Jan28) |  373.6 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:04(00:00:13) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:11:47 (Jan28) |  353.9 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:06(00:00:05) |  41.2( 41.7) |   20:11:52 (Jan28) |  364.5 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:11:52 (Jan28) |  364.5 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:11:52 (Jan28) |  364.5 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:10(00:00:18) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:11:52 (Jan28) |  364.5 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:17(00:00:23) |  00:00:06(00:00:05) |  41.2( 41.7) |   20:11:57 (Jan28) |  373.6 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:25) |  00:00:02(00:00:02) |  11.8( 16.7) |   20:11:59 (Jan28) |  373.6 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:19(00:00:25) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:11:59 (Jan28) |  373.6 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:25) |  00:00:01(00:00:00) |   5.9(  0.0) |   20:11:59 (Jan28) |  373.6 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:25) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:11:59 (Jan28) |  373.6 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:20(00:00:25) |  00:00:00(00:00:00) |   0.0(  0.0) |   20:11:59 (Jan28) |  373.6 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread

======================= Sequential Deletion Report =============================
================================================================================

##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -         8        12       364
##>M:Pre Cleanup                        0         -         -         8        12       364
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      2         -         -         4         5       373
##>M:Const Prop                         0         -         0         4         5       373
##>M:Cleanup                            0         -         0         4         5       373
##>M:MBCI                               0         -         -         4         5       373
##>M:Misc                               5
##>----------------------------------------------------------------------------------------
##>Total Elapsed                        7
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'CPU'.
@genus:design:CPU 9> syn_opt
Current PLE settings:

Aspect ratio        : 1.00
Shrink factor       : 1.00
Scale of res/length : 1.00
Scale of cap/length : 1.00
Net derating factor : 1.00
Thermal factor      : 1.00
Via Resistance      : 0.00 ohm (from default)
Site size           : 1.59 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       lef_library
------------------------------------------------
metal1          H         0.00        0.000060  
metal2          V         1.00        0.000053  
metal3          H         1.00        0.000052  
metal4          V         1.00        0.000065  
metal5          H         1.00        0.000007  
metal6          V         1.00        0.000049  
metal7          H         1.00        0.000068  
metal8          V         1.00        0.000050  
metal9          H         1.00        0.000065  
metal10         V         1.00        0.000049  

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       lef_library
-------------------------------------------------
metal1          H         0.00         5.428571  
metal2          V         1.00         3.571429  
metal3          H         1.00         3.571429  
metal4          V         1.00         1.500000  
metal5          H         1.00         1.500000  
metal6          V         1.00         1.500000  
metal7          H         1.00         0.187500  
metal8          V         1.00         0.187500  
metal9          H         1.00         0.037500  
metal10         V         1.00         0.037500  

                                        Area     
  Layer                               / Length        Data source:
Name        Direction Utilization     (micron)        lef_library
-------------------------------------------------
metal1          H         0.00         0.070000  
metal2          V         1.00         0.070000  
metal3          H         1.00         0.070000  
metal4          V         1.00         0.140000  
metal5          H         1.00         0.140000  
metal6          V         1.00         0.140000  
metal7          H         1.00         0.400000  
metal8          V         1.00         0.400000  
metal9          H         1.00         0.800000  
metal10         V         1.00         0.800000  

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'CPU' using 'high' effort.
 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                  9455        0         0         0      235
 const_prop                 9455        0         0         0      235
 hi_fo_buf                  9455        0         0         0      235

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf        40  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 9455        0         0         0      235

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                   9455        0         0         0      235

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         7  (        0 /        0 )  0.00
        plc_star         7  (        0 /        0 )  0.00
      drc_buf_sp         7  (        0 /        0 )  0.00
        drc_bufs         7  (        0 /        0 )  0.00
        drc_fopt         7  (        0 /        0 )  0.00
        drc_bufb         7  (        0 /        0 )  0.00
      simple_buf         7  (        0 /        0 )  0.00
             dup         7  (        0 /        0 )  0.00
       crit_dnsz         1  (        0 /        0 )  0.00
       crit_upsz         7  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   9455        0         0         0      235

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                  9455        0         0         0      235

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.01
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         0  (        0 /        0 )  0.00
       gcomp_mog         0  (        0 /        0 )  0.00
       glob_area         2  (        0 /        2 )  0.01
       area_down         0  (        0 /        0 )  0.01
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.01
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                 9455        0         0         0      235

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   9455        0         0         0      235

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         7  (        0 /        0 )  0.00
        plc_star         7  (        0 /        0 )  0.00
        drc_bufs         7  (        0 /        0 )  0.00
        drc_fopt         7  (        0 /        0 )  0.00
        drc_bufb         7  (        0 /        0 )  0.00
      simple_buf         7  (        0 /        0 )  0.00
             dup         7  (        0 /        0 )  0.00
       crit_dnsz         1  (        0 /        0 )  0.00
       crit_upsz         7  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'CPU'.
@genus:design:CPU 10> report timing > timing.rpt
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'CPU'.
        : Use 'report timing -lint' for more information.
@genus:design:CPU 11> report_are > area.rpt
@genus:design:CPU 12> write_hdl > all_syn.v
@genus:design:CPU 13> quit
Normal exit.