

================================================================
== Vitis HLS Report for 'kalman_filter_Pipeline_VITIS_LOOP_58_4_VITIS_LOOP_59_5'
================================================================
* Date:           Mon May 12 15:48:50 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        kalman_filter
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.120 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   262113|   262113|  1.311 ms|  1.311 ms|  262113|  262113|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_58_4_VITIS_LOOP_59_5  |   262111|   262111|        33|          1|          1|  262080|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 33


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 1
  Pipeline-0 : II = 1, D = 33, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 36 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%t = alloca i32 1"   --->   Operation 37 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 38 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln0 = store i18 0, i18 %indvar_flatten"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln0 = store i13 1, i13 %t"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body85"   --->   Operation 42 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i18 %indvar_flatten" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:58]   --->   Operation 43 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 44 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.69ns)   --->   "%icmp_ln58 = icmp_eq  i18 %indvar_flatten_load, i18 262080" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:58]   --->   Operation 45 'icmp' 'icmp_ln58' <Predicate = true> <Delay = 0.69> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.79ns)   --->   "%add_ln58 = add i18 %indvar_flatten_load, i18 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:58]   --->   Operation 46 'add' 'add_ln58' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln58 = br i1 %icmp_ln58, void %for.inc138, void %VITIS_LOOP_73_6.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:58]   --->   Operation 47 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:59]   --->   Operation 48 'load' 'i_load' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.59ns)   --->   "%icmp_ln59 = icmp_eq  i7 %i_load, i7 64" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:59]   --->   Operation 49 'icmp' 'icmp_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.30ns)   --->   "%select_ln58 = select i1 %icmp_ln59, i7 0, i7 %i_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:58]   --->   Operation 50 'select' 'select_ln58' <Predicate = (!icmp_ln58)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%i_3_cast177 = zext i7 %select_ln58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:58]   --->   Operation 51 'zext' 'i_3_cast177' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_arr_1_V_addr = getelementptr i19 %p_arr_1_V, i64 0, i64 %i_3_cast177"   --->   Operation 52 'getelementptr' 'p_arr_1_V_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (0.69ns)   --->   "%p_arr_1_V_load = load i6 %p_arr_1_V_addr"   --->   Operation 53 'load' 'p_arr_1_V_load' <Predicate = (!icmp_ln58)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 64> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i7 %select_ln58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:64]   --->   Operation 54 'trunc' 'trunc_ln64' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%u_hat_arr_V_addr = getelementptr i19 %u_hat_arr_V, i64 0, i64 %i_3_cast177"   --->   Operation 55 'getelementptr' 'u_hat_arr_V_addr' <Predicate = (!icmp_ln58)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.70ns)   --->   "%add_ln59 = add i7 %select_ln58, i7 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:59]   --->   Operation 56 'add' 'add_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.38ns)   --->   "%store_ln59 = store i18 %add_ln58, i18 %indvar_flatten" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:59]   --->   Operation 57 'store' 'store_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.38>
ST_1 : Operation 58 [1/1] (0.38ns)   --->   "%store_ln59 = store i7 %add_ln59, i7 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:59]   --->   Operation 58 'store' 'store_ln59' <Predicate = (!icmp_ln58)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.66>
ST_2 : Operation 59 [1/2] (0.69ns)   --->   "%p_arr_1_V_load = load i6 %p_arr_1_V_addr"   --->   Operation 59 'load' 'p_arr_1_V_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 64> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i19 %p_arr_1_V_load"   --->   Operation 60 'sext' 'sext_ln1347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.80ns)   --->   "%calc_temp_arr_V = add i19 %p_arr_1_V_load, i19 1"   --->   Operation 61 'add' 'calc_temp_arr_V' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.80ns)   --->   "%ret_V = add i20 %sext_ln1347, i20 65"   --->   Operation 62 'add' 'ret_V' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%t_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i19.i6, i19 %calc_temp_arr_V, i6 0"   --->   Operation 63 'bitconcatenate' 't_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln1303 = sext i20 %ret_V"   --->   Operation 64 'sext' 'sext_ln1303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [29/29] (1.16ns)   --->   "%sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303"   --->   Operation 65 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.16>
ST_3 : Operation 66 [28/29] (1.16ns)   --->   "%sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303"   --->   Operation 66 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.16>
ST_4 : Operation 67 [27/29] (1.16ns)   --->   "%sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303"   --->   Operation 67 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.16>
ST_5 : Operation 68 [26/29] (1.16ns)   --->   "%sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303"   --->   Operation 68 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.16>
ST_6 : Operation 69 [25/29] (1.16ns)   --->   "%sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303"   --->   Operation 69 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.16>
ST_7 : Operation 70 [24/29] (1.16ns)   --->   "%sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303"   --->   Operation 70 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.16>
ST_8 : Operation 71 [23/29] (1.16ns)   --->   "%sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303"   --->   Operation 71 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.16>
ST_9 : Operation 72 [22/29] (1.16ns)   --->   "%sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303"   --->   Operation 72 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.16>
ST_10 : Operation 73 [21/29] (1.16ns)   --->   "%sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303"   --->   Operation 73 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.16>
ST_11 : Operation 74 [20/29] (1.16ns)   --->   "%sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303"   --->   Operation 74 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.16>
ST_12 : Operation 75 [19/29] (1.16ns)   --->   "%sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303"   --->   Operation 75 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.16>
ST_13 : Operation 76 [18/29] (1.16ns)   --->   "%sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303"   --->   Operation 76 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.16>
ST_14 : Operation 77 [17/29] (1.16ns)   --->   "%sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303"   --->   Operation 77 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.16>
ST_15 : Operation 78 [16/29] (1.16ns)   --->   "%sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303"   --->   Operation 78 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.16>
ST_16 : Operation 79 [15/29] (1.16ns)   --->   "%sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303"   --->   Operation 79 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.16>
ST_17 : Operation 80 [14/29] (1.16ns)   --->   "%sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303"   --->   Operation 80 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.16>
ST_18 : Operation 81 [13/29] (1.16ns)   --->   "%sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303"   --->   Operation 81 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.16>
ST_19 : Operation 82 [12/29] (1.16ns)   --->   "%sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303"   --->   Operation 82 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.16>
ST_20 : Operation 83 [11/29] (1.16ns)   --->   "%sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303"   --->   Operation 83 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.16>
ST_21 : Operation 84 [10/29] (1.16ns)   --->   "%sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303"   --->   Operation 84 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.16>
ST_22 : Operation 85 [9/29] (1.16ns)   --->   "%sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303"   --->   Operation 85 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.16>
ST_23 : Operation 86 [8/29] (1.16ns)   --->   "%sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303"   --->   Operation 86 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.16>
ST_24 : Operation 87 [7/29] (1.16ns)   --->   "%sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303"   --->   Operation 87 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.16>
ST_25 : Operation 88 [6/29] (1.16ns)   --->   "%sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303"   --->   Operation 88 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.16>
ST_26 : Operation 89 [5/29] (1.16ns)   --->   "%sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303"   --->   Operation 89 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.16>
ST_27 : Operation 90 [4/29] (1.16ns)   --->   "%sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303"   --->   Operation 90 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.16>
ST_28 : Operation 91 [3/29] (1.16ns)   --->   "%sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303"   --->   Operation 91 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.12>
ST_29 : Operation 92 [1/1] (0.00ns)   --->   "%t_load = load i13 %t" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:58]   --->   Operation 92 'load' 't_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 93 [1/1] (0.75ns)   --->   "%add_ln58_1 = add i13 %t_load, i13 1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:58]   --->   Operation 93 'add' 'add_ln58_1' <Predicate = (icmp_ln59)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 94 [1/1] (0.32ns)   --->   "%select_ln58_1 = select i1 %icmp_ln59, i13 %add_ln58_1, i13 %t_load" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:58]   --->   Operation 94 'select' 'select_ln58_1' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i13 %select_ln58_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:58]   --->   Operation 95 'zext' 'zext_ln58' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 96 [2/29] (1.16ns)   --->   "%sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303"   --->   Operation 96 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i6.i12, i6 %trunc_ln64, i12 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:64]   --->   Operation 97 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 98 [1/1] (0.79ns)   --->   "%add_ln64 = add i18 %shl_ln1, i18 %zext_ln58" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:64]   --->   Operation 98 'add' 'add_ln64' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i18 %add_ln64"   --->   Operation 99 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 100 [1/1] (0.00ns)   --->   "%in_local_V_addr = getelementptr i19 %in_local_V, i64 0, i64 %zext_ln813"   --->   Operation 100 'getelementptr' 'in_local_V_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 101 [2/2] (1.24ns)   --->   "%lhs_V = load i18 %in_local_V_addr"   --->   Operation 101 'load' 'lhs_V' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 262144> <RAM>
ST_29 : Operation 102 [2/2] (0.69ns)   --->   "%rhs = load i6 %u_hat_arr_V_addr"   --->   Operation 102 'load' 'rhs' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 64> <RAM>
ST_29 : Operation 103 [1/1] (0.38ns)   --->   "%store_ln59 = store i13 %select_ln58_1, i13 %t" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:59]   --->   Operation 103 'store' 'store_ln59' <Predicate = true> <Delay = 0.38>

State 30 <SV = 29> <Delay = 2.58>
ST_30 : Operation 104 [1/29] (1.16ns)   --->   "%sdiv_ln1303 = sdiv i25 %t_1, i25 %sext_ln1303"   --->   Operation 104 'sdiv' 'sdiv_ln1303' <Predicate = true> <Delay = 1.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 28> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 105 [1/1] (0.00ns)   --->   "%k_arr_V = trunc i19 %sdiv_ln1303"   --->   Operation 105 'trunc' 'k_arr_V' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 106 [1/2] (1.24ns)   --->   "%lhs_V = load i18 %in_local_V_addr"   --->   Operation 106 'load' 'lhs_V' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 262144> <RAM>
ST_30 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i19 %lhs_V"   --->   Operation 107 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 108 [1/2] (0.69ns)   --->   "%rhs = load i6 %u_hat_arr_V_addr"   --->   Operation 108 'load' 'rhs' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 64> <RAM>
ST_30 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln813_1 = sext i19 %rhs"   --->   Operation 109 'sext' 'sext_ln813_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 110 [1/1] (0.80ns)   --->   "%ret_V_1 = sub i20 %sext_ln813, i20 %sext_ln813_1"   --->   Operation 110 'sub' 'ret_V_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1271 = sext i19 %k_arr_V"   --->   Operation 111 'sext' 'sext_ln1271' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i20 %ret_V_1"   --->   Operation 112 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 113 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2 = mul i39 %sext_ln1273, i39 %sext_ln1271"   --->   Operation 113 'mul' 'r_V_2' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln813_2 = sext i19 %k_arr_V"   --->   Operation 114 'sext' 'sext_ln813_2' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 115 [1/1] (0.80ns)   --->   "%ret_V_5 = sub i20 64, i20 %sext_ln813_2"   --->   Operation 115 'sub' 'ret_V_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1271_1 = sext i20 %ret_V_5"   --->   Operation 116 'sext' 'sext_ln1271_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln1273_1 = sext i19 %calc_temp_arr_V"   --->   Operation 117 'sext' 'sext_ln1273_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 118 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i39 %sext_ln1271_1, i39 %sext_ln1273_1"   --->   Operation 118 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 31 <SV = 30> <Delay = 0.53>
ST_31 : Operation 119 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2 = mul i39 %sext_ln1273, i39 %sext_ln1271"   --->   Operation 119 'mul' 'r_V_2' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_31 : Operation 120 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i39 %sext_ln1271_1, i39 %sext_ln1273_1"   --->   Operation 120 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 32 <SV = 31> <Delay = 0.53>
ST_32 : Operation 121 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V_2 = mul i39 %sext_ln1273, i39 %sext_ln1271"   --->   Operation 121 'mul' 'r_V_2' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 122 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i39 %sext_ln1271_1, i39 %sext_ln1273_1"   --->   Operation 122 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_32 : Operation 145 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 145 'ret' 'ret_ln0' <Predicate = (icmp_ln58)> <Delay = 0.00>

State 33 <SV = 32> <Delay = 2.88>
ST_33 : Operation 123 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_58_4_VITIS_LOOP_59_5_str"   --->   Operation 123 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 124 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 262080, i64 262080, i64 262080"   --->   Operation 124 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 125 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 125 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 126 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:59]   --->   Operation 126 'specloopname' 'specloopname_ln59' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 127 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V_2 = mul i39 %sext_ln1273, i39 %sext_ln1271"   --->   Operation 127 'mul' 'r_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 128 [1/1] (0.00ns)   --->   "%lhs_V_2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i19.i6, i19 %rhs, i6 0"   --->   Operation 128 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln1347 = trunc i39 %r_V_2"   --->   Operation 129 'trunc' 'trunc_ln1347' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 130 [1/1] (0.83ns)   --->   "%ret_V_4 = add i25 %lhs_V_2, i25 %trunc_ln1347"   --->   Operation 130 'add' 'ret_V_4' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i19 @_ssdm_op_PartSelect.i19.i25.i32.i32, i25 %ret_V_4, i32 6, i32 24"   --->   Operation 131 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 132 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %r_V_2, i32 5"   --->   Operation 132 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln377 = zext i1 %tmp"   --->   Operation 133 'zext' 'zext_ln377' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 134 [1/1] (0.80ns)   --->   "%add_ln377 = add i19 %zext_ln377, i19 %trunc_ln7"   --->   Operation 134 'add' 'add_ln377' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 135 [1/1] (0.69ns)   --->   "%store_ln64 = store i19 %add_ln377, i6 %u_hat_arr_V_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:64]   --->   Operation 135 'store' 'store_ln64' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 64> <RAM>
ST_33 : Operation 136 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i39 %sext_ln1271_1, i39 %sext_ln1273_1"   --->   Operation 136 'mul' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_33 : Operation 137 [1/1] (0.00ns)   --->   "%trunc_ln818_1 = partselect i19 @_ssdm_op_PartSelect.i19.i39.i32.i32, i39 %r_V, i32 6, i32 24"   --->   Operation 137 'partselect' 'trunc_ln818_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i39.i32, i39 %r_V, i32 5"   --->   Operation 138 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln377_1 = zext i1 %tmp_40"   --->   Operation 139 'zext' 'zext_ln377_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 140 [1/1] (0.80ns)   --->   "%add_ln377_1 = add i19 %zext_ln377_1, i19 %trunc_ln818_1"   --->   Operation 140 'add' 'add_ln377_1' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 141 [1/1] (0.69ns)   --->   "%store_ln66 = store i19 %add_ln377_1, i6 %p_arr_1_V_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:66]   --->   Operation 141 'store' 'store_ln66' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 19> <Depth = 64> <RAM>
ST_33 : Operation 142 [1/1] (0.00ns)   --->   "%out_local_V_addr_1 = getelementptr i19 %out_local_V, i64 0, i64 %zext_ln813" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:68]   --->   Operation 142 'getelementptr' 'out_local_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 143 [1/1] (1.24ns)   --->   "%store_ln68 = store i19 %add_ln377, i18 %out_local_V_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:68]   --->   Operation 143 'store' 'store_ln68' <Predicate = true> <Delay = 1.24> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 19> <Depth = 262144> <RAM>
ST_33 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln59 = br void %for.body85" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:59]   --->   Operation 144 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 2ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:59) on local variable 'i' [19]  (0 ns)
	'icmp' operation ('icmp_ln59', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:59) [23]  (0.6 ns)
	'select' operation ('select_ln58', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:58) [24]  (0.308 ns)
	'add' operation ('add_ln59', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:59) [74]  (0.706 ns)
	'store' operation ('store_ln59', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:59) of variable 'add_ln59', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:59 on local variable 'i' [77]  (0.387 ns)

 <State 2>: 2.67ns
The critical path consists of the following:
	'load' operation ('p_arr_1_V_load') on array 'p_arr_1_V' [32]  (0.699 ns)
	'add' operation ('calc_temp_arr.V') [34]  (0.803 ns)
	'sdiv' operation ('sdiv_ln1303') [38]  (1.17 ns)

 <State 3>: 1.17ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [38]  (1.17 ns)

 <State 4>: 1.17ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [38]  (1.17 ns)

 <State 5>: 1.17ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [38]  (1.17 ns)

 <State 6>: 1.17ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [38]  (1.17 ns)

 <State 7>: 1.17ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [38]  (1.17 ns)

 <State 8>: 1.17ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [38]  (1.17 ns)

 <State 9>: 1.17ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [38]  (1.17 ns)

 <State 10>: 1.17ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [38]  (1.17 ns)

 <State 11>: 1.17ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [38]  (1.17 ns)

 <State 12>: 1.17ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [38]  (1.17 ns)

 <State 13>: 1.17ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [38]  (1.17 ns)

 <State 14>: 1.17ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [38]  (1.17 ns)

 <State 15>: 1.17ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [38]  (1.17 ns)

 <State 16>: 1.17ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [38]  (1.17 ns)

 <State 17>: 1.17ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [38]  (1.17 ns)

 <State 18>: 1.17ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [38]  (1.17 ns)

 <State 19>: 1.17ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [38]  (1.17 ns)

 <State 20>: 1.17ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [38]  (1.17 ns)

 <State 21>: 1.17ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [38]  (1.17 ns)

 <State 22>: 1.17ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [38]  (1.17 ns)

 <State 23>: 1.17ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [38]  (1.17 ns)

 <State 24>: 1.17ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [38]  (1.17 ns)

 <State 25>: 1.17ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [38]  (1.17 ns)

 <State 26>: 1.17ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [38]  (1.17 ns)

 <State 27>: 1.17ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [38]  (1.17 ns)

 <State 28>: 1.17ns
The critical path consists of the following:
	'sdiv' operation ('sdiv_ln1303') [38]  (1.17 ns)

 <State 29>: 3.12ns
The critical path consists of the following:
	'load' operation ('t_load', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:58) on local variable 't' [20]  (0 ns)
	'add' operation ('add_ln58_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:58) [25]  (0.755 ns)
	'select' operation ('select_ln58_1', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:58) [26]  (0.321 ns)
	'add' operation ('add_ln64', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:64) [42]  (0.797 ns)
	'getelementptr' operation ('in_local_V_addr') [44]  (0 ns)
	'load' operation ('lhs.V') on array 'in_local_V' [45]  (1.25 ns)

 <State 30>: 2.59ns
The critical path consists of the following:
	'load' operation ('lhs.V') on array 'in_local_V' [45]  (1.25 ns)
	'sub' operation ('ret.V') [50]  (0.803 ns)
	'mul' operation of DSP[53] ('r.V') [53]  (0.535 ns)

 <State 31>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[53] ('r.V') [53]  (0.535 ns)

 <State 32>: 0.535ns
The critical path consists of the following:
	'mul' operation of DSP[53] ('r.V') [53]  (0.535 ns)

 <State 33>: 2.89ns
The critical path consists of the following:
	'mul' operation of DSP[53] ('r.V') [53]  (0 ns)
	'add' operation ('ret.V') [56]  (0.838 ns)
	'add' operation ('add_ln377') [60]  (0.803 ns)
	'store' operation ('store_ln68', /home/zqy/LLM4CHIP/dataset/pair_slow_fast/test_cases_3B/kalman_filter/kalman_filter_fast.cpp:68) of variable 'add_ln377' on array 'out_local_V' [73]  (1.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
