
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _536_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
                  0.07    0.02    6.02 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.07    0.00    6.02 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.31    0.43    6.45 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.31    0.00    6.45 v _461_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.26    0.23    6.68 ^ _461_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.01                           _030_ (net)
                  0.26    0.00    6.68 ^ _536_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  6.68   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _536_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.52    0.77   library removal time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -6.68   data arrival time
-----------------------------------------------------------------------------
                                  5.91   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _537_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
                  0.07    0.02    6.02 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.07    0.00    6.02 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.31    0.43    6.45 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.31    0.00    6.45 v _462_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.26    0.23    6.68 ^ _462_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.01                           _031_ (net)
                  0.26    0.00    6.68 ^ _537_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  6.68   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _537_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.52    0.77   library removal time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -6.68   data arrival time
-----------------------------------------------------------------------------
                                  5.91   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _506_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
                  0.07    0.02    6.02 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.07    0.00    6.02 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.31    0.43    6.45 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.31    0.00    6.45 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.64    0.71    7.16 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05                           _250_ (net)
                  0.64    0.00    7.16 v _429_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.32    0.32    7.48 ^ _429_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.01                           _000_ (net)
                  0.32    0.00    7.48 ^ _506_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.48   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _506_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.53    0.78   library removal time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -7.48   data arrival time
-----------------------------------------------------------------------------
                                  6.70   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _507_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
                  0.07    0.02    6.02 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.07    0.00    6.02 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.31    0.43    6.45 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.31    0.00    6.45 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.64    0.71    7.16 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05                           _250_ (net)
                  0.64    0.00    7.16 v _430_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.32    0.32    7.48 ^ _430_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.01                           _001_ (net)
                  0.32    0.00    7.48 ^ _507_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.48   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _507_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.53    0.78   library removal time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -7.48   data arrival time
-----------------------------------------------------------------------------
                                  6.70   slack (MET)


Startpoint: wb_rst_i (input port clocked by wb_clk_i)
Endpoint: _508_ (removal check against rising-edge clock wb_clk_i)
Path Group: **async_default**
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          6.00    6.00 v input external delay
                  0.07    0.02    6.02 v wb_rst_i (in)
     1    0.00                           wb_rst_i (net)
                  0.07    0.00    6.02 v _427_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.31    0.43    6.45 v _427_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
     5    0.02                           _249_ (net)
                  0.31    0.00    6.45 v _428_/I (gf180mcu_fd_sc_mcu7t5v0__buf_1)
                  0.64    0.71    7.16 v _428_/Z (gf180mcu_fd_sc_mcu7t5v0__buf_1)
    10    0.05                           _250_ (net)
                  0.64    0.00    7.16 v _431_/I (gf180mcu_fd_sc_mcu7t5v0__inv_1)
                  0.32    0.32    7.48 ^ _431_/ZN (gf180mcu_fd_sc_mcu7t5v0__inv_1)
     1    0.01                           _002_ (net)
                  0.32    0.00    7.48 ^ _508_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  7.48   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _508_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.53    0.78   library removal time
                                  0.78   data required time
-----------------------------------------------------------------------------
                                  0.78   data required time
                                 -7.48   data arrival time
-----------------------------------------------------------------------------
                                  6.70   slack (MET)


Startpoint: _506_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _506_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _506_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.09    1.54    1.54 v _506_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.08                           io_out[5] (net)
                  1.09    0.00    1.54 v _425_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.35    0.34    1.87 ^ _425_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00                           _248_ (net)
                  0.35    0.00    1.87 ^ _426_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.16    0.13    2.00 v _426_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.00                           _032_ (net)
                  0.16    0.00    2.00 v _506_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.00   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _506_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -2.00   data arrival time
-----------------------------------------------------------------------------
                                  1.61   slack (MET)


Startpoint: _522_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _522_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.19    1.59    1.59 v _522_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     6    0.09                           io_out[21] (net)
                  1.19    0.00    1.59 v _330_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.37    0.35    1.94 ^ _330_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00                           _169_ (net)
                  0.37    0.00    1.94 ^ _331_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.16    0.13    2.07 v _331_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.00                           _048_ (net)
                  0.16    0.00    2.07 v _522_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.07   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _522_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -2.07   data arrival time
-----------------------------------------------------------------------------
                                  1.69   slack (MET)


Startpoint: _531_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _531_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.19    1.59    1.59 v _531_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.09                           io_out[30] (net)
                  1.19    0.00    1.59 v _272_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.37    0.35    1.95 ^ _272_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     1    0.00                           _120_ (net)
                  0.37    0.00    1.95 ^ _273_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.16    0.13    2.08 v _273_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.00                           _057_ (net)
                  0.16    0.00    2.08 v _531_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.08   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _531_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.14    0.39   library hold time
                                  0.39   data required time
-----------------------------------------------------------------------------
                                  0.39   data required time
                                 -2.08   data arrival time
-----------------------------------------------------------------------------
                                  1.69   slack (MET)


Startpoint: _527_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _527_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.09    1.54    1.54 v _527_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.08                           io_out[26] (net)
                  1.09    0.00    1.54 v _500_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.44    0.41    1.95 ^ _500_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     2    0.01                           _096_ (net)
                  0.44    0.00    1.95 ^ _304_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.18    0.13    2.08 v _304_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.00                           _053_ (net)
                  0.18    0.00    2.08 v _527_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.08   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _527_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.13    0.38   library hold time
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                 -2.08   data arrival time
-----------------------------------------------------------------------------
                                  1.70   slack (MET)


Startpoint: _532_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Endpoint: _532_ (rising edge-triggered flip-flop clocked by wb_clk_i)
Path Group: wb_clk_i
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.15    0.00    0.00 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                  1.01    1.49    1.49 v _532_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.08                           io_out[31] (net)
                  1.01    0.00    1.49 v _263_/I (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
                  0.49    0.46    1.95 ^ _263_/ZN (gf180mcu_fd_sc_mcu7t5v0__clkinv_1)
     3    0.01                           _112_ (net)
                  0.49    0.00    1.95 ^ _268_/B1 (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
                  0.19    0.14    2.08 v _268_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai32_1)
     1    0.00                           _058_ (net)
                  0.19    0.00    2.08 v _532_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  2.08   data arrival time

                  0.15    0.00    0.00   clock wb_clk_i (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.25    0.25   clock uncertainty
                          0.00    0.25   clock reconvergence pessimism
                                  0.25 ^ _532_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                          0.13    0.38   library hold time
                                  0.38   data required time
-----------------------------------------------------------------------------
                                  0.38   data required time
                                 -2.08   data arrival time
-----------------------------------------------------------------------------
                                  1.70   slack (MET)


