#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001a73bbd4130 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001a73bbdfd60 .scope module, "image_sprite_tb" "image_sprite_tb" 3 4;
 .timescale -9 -12;
v000001a73bc4f190_0 .net "blue_out", 7 0, L_000001a73bc4da70;  1 drivers
v000001a73bc4ed30_0 .net "green_out", 7 0, L_000001a73bc4f5f0;  1 drivers
v000001a73bc4f2d0_0 .var "hcount_in", 10 0;
v000001a73bc4dd90_0 .var "pixel_clk_in", 0 0;
v000001a73bc4e1f0_0 .net "red_out", 7 0, L_000001a73bc4d930;  1 drivers
v000001a73bc4edd0_0 .var "rst_in", 0 0;
S_000001a73bbdfef0 .scope module, "uut" "image_sprite" 3 14, 4 10 0, S_000001a73bbdfd60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "pixel_clk_in";
    .port_info 1 /INPUT 1 "rst_in";
    .port_info 2 /INPUT 11 "x_in";
    .port_info 3 /INPUT 11 "hcount_in";
    .port_info 4 /INPUT 10 "y_in";
    .port_info 5 /INPUT 10 "vcount_in";
    .port_info 6 /OUTPUT 8 "red_out";
    .port_info 7 /OUTPUT 8 "green_out";
    .port_info 8 /OUTPUT 8 "blue_out";
P_000001a73bbc5190 .param/l "HEIGHT" 0 4 11, +C4<00000000000000000000000100000000>;
P_000001a73bbc51c8 .param/l "WIDTH" 0 4 11, +C4<00000000000000000000000100000000>;
L_000001a73bbe6b30 .functor AND 1, L_000001a73bc4efb0, L_000001a73bc4e5b0, C4<1>, C4<1>;
L_000001a73bbe6e40 .functor AND 1, L_000001a73bc4f410, L_000001a73bc4f550, C4<1>, C4<1>;
L_000001a73bbe7850 .functor AND 1, L_000001a73bbe6b30, L_000001a73bbe6e40, C4<1>, C4<1>;
v000001a73bbf9ce0_0 .net *"_ivl_0", 31 0, L_000001a73bc4e970;  1 drivers
L_000001a73bc90628 .functor BUFT 1, C4<00000000000000000000000101111100>, C4<0>, C4<0>, C4<0>;
v000001a73bbfa500_0 .net *"_ivl_10", 31 0, L_000001a73bc90628;  1 drivers
L_000001a73bc90670 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v000001a73bbfac80_0 .net *"_ivl_14", 31 0, L_000001a73bc90670;  1 drivers
v000001a73bbfaf00_0 .net *"_ivl_18", 31 0, L_000001a73bc4e290;  1 drivers
L_000001a73bc900d0 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v000001a73bbfafa0_0 .net/2u *"_ivl_20", 31 0, L_000001a73bc900d0;  1 drivers
v000001a73bbfb040_0 .net *"_ivl_23", 31 0, L_000001a73bc4e830;  1 drivers
v000001a73bbf91a0_0 .net *"_ivl_24", 31 0, L_000001a73bc4e330;  1 drivers
v000001a73bbf9a60_0 .net *"_ivl_28", 0 0, L_000001a73bc4efb0;  1 drivers
L_000001a73bc90088 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a73bbf9d80_0 .net *"_ivl_3", 20 0, L_000001a73bc90088;  1 drivers
v000001a73bbf9240_0 .net *"_ivl_30", 31 0, L_000001a73bc4f370;  1 drivers
L_000001a73bc90118 .functor BUFT 1, C4<000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a73bbf9e20_0 .net *"_ivl_33", 20 0, L_000001a73bc90118;  1 drivers
L_000001a73bc906b8 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v000001a73bbf92e0_0 .net *"_ivl_34", 31 0, L_000001a73bc906b8;  1 drivers
L_000001a73bc90160 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v000001a73bbf9380_0 .net/2u *"_ivl_38", 31 0, L_000001a73bc90160;  1 drivers
L_000001a73bc905e0 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v000001a73bbf9b00_0 .net *"_ivl_4", 31 0, L_000001a73bc905e0;  1 drivers
v000001a73bbf9ba0_0 .net *"_ivl_40", 31 0, L_000001a73bc4db10;  1 drivers
v000001a73bbf9ec0_0 .net *"_ivl_42", 0 0, L_000001a73bc4e5b0;  1 drivers
v000001a73bbf9f60_0 .net *"_ivl_45", 0 0, L_000001a73bbe6b30;  1 drivers
v000001a73bbee1d0_0 .net *"_ivl_46", 0 0, L_000001a73bc4f410;  1 drivers
L_000001a73bc90700 .functor BUFT 1, C4<00000000000000000000000101111100>, C4<0>, C4<0>, C4<0>;
v000001a73bbee4f0_0 .net *"_ivl_48", 31 0, L_000001a73bc90700;  1 drivers
L_000001a73bc90748 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v000001a73bbee6d0_0 .net *"_ivl_52", 31 0, L_000001a73bc90748;  1 drivers
L_000001a73bc901a8 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v000001a73bc4e510_0 .net/2u *"_ivl_56", 31 0, L_000001a73bc901a8;  1 drivers
v000001a73bc4dc50_0 .net *"_ivl_58", 31 0, L_000001a73bc4f4b0;  1 drivers
v000001a73bc4eab0_0 .net *"_ivl_60", 0 0, L_000001a73bc4f550;  1 drivers
v000001a73bc4f050_0 .net *"_ivl_63", 0 0, L_000001a73bbe6e40;  1 drivers
v000001a73bc4d890_0 .net *"_ivl_8", 31 0, L_000001a73bc4ef10;  1 drivers
v000001a73bc4e6f0_0 .net *"_ivl_83", 7 0, L_000001a73bc4de30;  1 drivers
L_000001a73bc90430 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001a73bc4dcf0_0 .net/2u *"_ivl_84", 7 0, L_000001a73bc90430;  1 drivers
v000001a73bc4e790_0 .net *"_ivl_89", 7 0, L_000001a73bc4e3d0;  1 drivers
L_000001a73bc90478 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001a73bc4ee70_0 .net/2u *"_ivl_90", 7 0, L_000001a73bc90478;  1 drivers
v000001a73bc4e010_0 .net *"_ivl_95", 7 0, L_000001a73bc4d750;  1 drivers
L_000001a73bc904c0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001a73bc4e0b0_0 .net/2u *"_ivl_96", 7 0, L_000001a73bc904c0;  1 drivers
v000001a73bc4e650_0 .net "blue_out", 7 0, L_000001a73bc4da70;  alias, 1 drivers
v000001a73bc4eb50_0 .net "color_data", 23 0, v000001a73bbf9880_0;  1 drivers
v000001a73bc4e470_0 .net "green_out", 7 0, L_000001a73bc4f5f0;  alias, 1 drivers
v000001a73bc4dbb0_0 .net "hcount_in", 10 0, v000001a73bc4f2d0_0;  1 drivers
v000001a73bc4f230_0 .net "image_addr", 15 0, L_000001a73bc4e8d0;  1 drivers
v000001a73bc4f0f0_0 .net "image_data", 7 0, L_000001a73bbe7000;  1 drivers
v000001a73bc4d7f0_0 .net "in_sprite", 0 0, L_000001a73bbe7850;  1 drivers
v000001a73bc4e150_0 .net "pixel_clk_in", 0 0, v000001a73bc4dd90_0;  1 drivers
v000001a73bc4ea10_0 .net "red_out", 7 0, L_000001a73bc4d930;  alias, 1 drivers
v000001a73bc4ec90_0 .net "rst_in", 0 0, v000001a73bc4edd0_0;  1 drivers
L_000001a73bc90598 .functor BUFT 1, C4<0101111100>, C4<0>, C4<0>, C4<0>;
v000001a73bc4ded0_0 .net "vcount_in", 9 0, L_000001a73bc90598;  1 drivers
L_000001a73bc90508 .functor BUFT 1, C4<00100000000>, C4<0>, C4<0>, C4<0>;
v000001a73bc4df70_0 .net "x_in", 10 0, L_000001a73bc90508;  1 drivers
L_000001a73bc90550 .functor BUFT 1, C4<0100000000>, C4<0>, C4<0>, C4<0>;
v000001a73bc4ebf0_0 .net "y_in", 9 0, L_000001a73bc90550;  1 drivers
L_000001a73bc4e970 .concat [ 11 21 0 0], v000001a73bc4f2d0_0, L_000001a73bc90088;
L_000001a73bc4ef10 .arith/sub 32, L_000001a73bc4e970, L_000001a73bc905e0;
L_000001a73bc4e290 .arith/sub 32, L_000001a73bc90628, L_000001a73bc90670;
L_000001a73bc4e830 .arith/mult 32, L_000001a73bc4e290, L_000001a73bc900d0;
L_000001a73bc4e330 .arith/sum 32, L_000001a73bc4ef10, L_000001a73bc4e830;
L_000001a73bc4e8d0 .part L_000001a73bc4e330, 0, 16;
L_000001a73bc4efb0 .cmp/ge 11, v000001a73bc4f2d0_0, L_000001a73bc90508;
L_000001a73bc4f370 .concat [ 11 21 0 0], v000001a73bc4f2d0_0, L_000001a73bc90118;
L_000001a73bc4db10 .arith/sum 32, L_000001a73bc906b8, L_000001a73bc90160;
L_000001a73bc4e5b0 .cmp/gt 32, L_000001a73bc4db10, L_000001a73bc4f370;
L_000001a73bc4f410 .cmp/ge 10, L_000001a73bc90598, L_000001a73bc90550;
L_000001a73bc4f4b0 .arith/sum 32, L_000001a73bc90748, L_000001a73bc901a8;
L_000001a73bc4f550 .cmp/gt 32, L_000001a73bc4f4b0, L_000001a73bc90700;
L_000001a73bc4de30 .part v000001a73bbf9880_0, 16, 8;
L_000001a73bc4d930 .functor MUXZ 8, L_000001a73bc90430, L_000001a73bc4de30, L_000001a73bbe7850, C4<>;
L_000001a73bc4e3d0 .part v000001a73bbf9880_0, 8, 8;
L_000001a73bc4f5f0 .functor MUXZ 8, L_000001a73bc90478, L_000001a73bc4e3d0, L_000001a73bbe7850, C4<>;
L_000001a73bc4d750 .part v000001a73bbf9880_0, 0, 8;
L_000001a73bc4da70 .functor MUXZ 8, L_000001a73bc904c0, L_000001a73bc4d750, L_000001a73bbe7850, C4<>;
S_000001a73bbd7d00 .scope module, "image_rom" "xilinx_single_port_ram_read_first" 4 38, 5 10 0, S_000001a73bbdfef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "addra";
    .port_info 1 /INPUT 8 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 8 "douta";
P_000001a73bb8bb40 .param/str "INIT_FILE" 0 5 14, "data/image.mem";
P_000001a73bb8bb78 .param/l "RAM_DEPTH" 0 5 12, +C4<0000000000000000000000000000000000000000000000010000000000000000>;
P_000001a73bb8bbb0 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_000001a73bb8bbe8 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000001000>;
v000001a73bbfa0a0 .array "BRAM", 0 65535, 7 0;
v000001a73bbfa960_0 .net "addra", 15 0, L_000001a73bc4e8d0;  alias, 1 drivers
v000001a73bbfa640_0 .net "clka", 0 0, v000001a73bc4dd90_0;  alias, 1 drivers
L_000001a73bc901f0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001a73bbf94c0_0 .net "dina", 7 0, L_000001a73bc901f0;  1 drivers
v000001a73bbf9560_0 .net "douta", 7 0, L_000001a73bbe7000;  alias, 1 drivers
L_000001a73bc90280 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001a73bbfa8c0_0 .net "ena", 0 0, L_000001a73bc90280;  1 drivers
v000001a73bbfa5a0_0 .var "ram_data", 7 0;
L_000001a73bc902c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001a73bbfa6e0_0 .net "regcea", 0 0, L_000001a73bc902c8;  1 drivers
v000001a73bbfa280_0 .net "rsta", 0 0, v000001a73bc4edd0_0;  alias, 1 drivers
L_000001a73bc90238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001a73bbf9c40_0 .net "wea", 0 0, L_000001a73bc90238;  1 drivers
S_000001a73bbd7e90 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_000001a73bbd7d00;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001a73bbd7e90
v000001a73bbfa780_0 .var/i "depth", 31 0;
TD_image_sprite_tb.uut.image_rom.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_0.0 ;
    %load/vec4 v000001a73bbfa780_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001a73bbfa780_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001a73bbfa780_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000001a73bb814f0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_000001a73bbd7d00;
 .timescale -9 -12;
L_000001a73bbe7000 .functor BUFZ 8, v000001a73bbfadc0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001a73bbfadc0_0 .var "douta_reg", 7 0;
E_000001a73bbf7620 .event posedge, v000001a73bbfa640_0;
S_000001a73bb81680 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_000001a73bbd7d00;
 .timescale -9 -12;
S_000001a73bb81810 .scope module, "palette_rom" "xilinx_single_port_ram_read_first" 4 56, 5 10 0, S_000001a73bbdfef0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "addra";
    .port_info 1 /INPUT 24 "dina";
    .port_info 2 /INPUT 1 "clka";
    .port_info 3 /INPUT 1 "wea";
    .port_info 4 /INPUT 1 "ena";
    .port_info 5 /INPUT 1 "rsta";
    .port_info 6 /INPUT 1 "regcea";
    .port_info 7 /OUTPUT 24 "douta";
P_000001a73bbebfb0 .param/str "INIT_FILE" 0 5 14, "data/palette.mem";
P_000001a73bbebfe8 .param/l "RAM_DEPTH" 0 5 12, +C4<00000000000000000000000100000000>;
P_000001a73bbec020 .param/str "RAM_PERFORMANCE" 0 5 13, "HIGH_PERFORMANCE";
P_000001a73bbec058 .param/l "RAM_WIDTH" 0 5 11, +C4<00000000000000000000000000011000>;
v000001a73bbfad20 .array "BRAM", 0 255, 23 0;
v000001a73bbfa320_0 .net "addra", 7 0, L_000001a73bbe7000;  alias, 1 drivers
v000001a73bbf9600_0 .net "clka", 0 0, v000001a73bc4dd90_0;  alias, 1 drivers
L_000001a73bc90310 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a73bbfa3c0_0 .net "dina", 23 0, L_000001a73bc90310;  1 drivers
v000001a73bbfabe0_0 .net "douta", 23 0, v000001a73bbf9880_0;  alias, 1 drivers
L_000001a73bc903a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001a73bbf96a0_0 .net "ena", 0 0, L_000001a73bc903a0;  1 drivers
v000001a73bbfa460_0 .var "ram_data", 23 0;
L_000001a73bc903e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001a73bbfaa00_0 .net "regcea", 0 0, L_000001a73bc903e8;  1 drivers
v000001a73bbf9740_0 .net "rsta", 0 0, v000001a73bc4edd0_0;  alias, 1 drivers
L_000001a73bc90358 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001a73bbf9920_0 .net "wea", 0 0, L_000001a73bc90358;  1 drivers
S_000001a73bc4d250 .scope function.vec4.u32, "clogb2" "clogb2" 5 74, 5 74 0, S_000001a73bb81810;
 .timescale -9 -12;
; Variable clogb2 is vec4 return value of scope S_000001a73bc4d250
v000001a73bbfab40_0 .var/i "depth", 31 0;
TD_image_sprite_tb.uut.palette_rom.clogb2 ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
T_1.2 ;
    %load/vec4 v000001a73bbfab40_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.3, 5;
    %load/vec4 v000001a73bbfab40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001a73bbfab40_0, 0, 32;
    %retload/vec4 0; Load clogb2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to clogb2 (store_vec4_to_lval)
    %jmp T_1.2;
T_1.3 ;
    %end;
S_000001a73bc4d3e0 .scope generate, "output_register" "output_register" 5 51, 5 51 0, S_000001a73bb81810;
 .timescale -9 -12;
v000001a73bbf9880_0 .var "douta_reg", 23 0;
S_000001a73bc4d570 .scope generate, "use_init_file" "use_init_file" 5 31, 5 31 0, S_000001a73bb81810;
 .timescale -9 -12;
    .scope S_000001a73bb81680;
T_2 ;
    %vpi_call/w 5 33 "$readmemh", P_000001a73bb8bb40, v000001a73bbfa0a0, 32'sb00000000000000000000000000000000, 64'sb0000000000000000000000000000000000000000000000001111111111111111 {0 0 0};
    %end;
    .thread T_2;
    .scope S_000001a73bb814f0;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001a73bbfadc0_0, 0, 8;
    %end;
    .thread T_3, $init;
    .scope S_000001a73bb814f0;
T_4 ;
    %wait E_000001a73bbf7620;
    %load/vec4 v000001a73bbfa280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001a73bbfadc0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001a73bbfa6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001a73bbfa5a0_0;
    %assign/vec4 v000001a73bbfadc0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001a73bbd7d00;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001a73bbfa5a0_0, 0, 8;
    %end;
    .thread T_5, $init;
    .scope S_000001a73bbd7d00;
T_6 ;
    %wait E_000001a73bbf7620;
    %load/vec4 v000001a73bbfa8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001a73bbf9c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001a73bbf94c0_0;
    %load/vec4 v000001a73bbfa960_0;
    %pad/u 18;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a73bbfa0a0, 0, 4;
T_6.2 ;
    %load/vec4 v000001a73bbfa960_0;
    %pad/u 18;
    %ix/vec4 4;
    %load/vec4a v000001a73bbfa0a0, 4;
    %assign/vec4 v000001a73bbfa5a0_0, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001a73bc4d570;
T_7 ;
    %vpi_call/w 5 33 "$readmemh", P_000001a73bbebfb0, v000001a73bbfad20, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001a73bc4d3e0;
T_8 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001a73bbf9880_0, 0, 24;
    %end;
    .thread T_8, $init;
    .scope S_000001a73bc4d3e0;
T_9 ;
    %wait E_000001a73bbf7620;
    %load/vec4 v000001a73bbf9740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v000001a73bbf9880_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001a73bbfaa00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000001a73bbfa460_0;
    %assign/vec4 v000001a73bbf9880_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001a73bb81810;
T_10 ;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v000001a73bbfa460_0, 0, 24;
    %end;
    .thread T_10, $init;
    .scope S_000001a73bb81810;
T_11 ;
    %wait E_000001a73bbf7620;
    %load/vec4 v000001a73bbf96a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001a73bbf9920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001a73bbfa3c0_0;
    %load/vec4 v000001a73bbfa320_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a73bbfad20, 0, 4;
T_11.2 ;
    %load/vec4 v000001a73bbfa320_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001a73bbfad20, 4;
    %assign/vec4 v000001a73bbfa460_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001a73bbdfd60;
T_12 ;
    %delay 5000, 0;
    %load/vec4 v000001a73bc4dd90_0;
    %nor/r;
    %store/vec4 v000001a73bc4dd90_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_000001a73bbdfd60;
T_13 ;
    %vpi_call/w 3 32 "$dumpfile", "image_sprite.vcd" {0 0 0};
    %vpi_call/w 3 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001a73bbdfd60 {0 0 0};
    %vpi_call/w 3 34 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a73bc4dd90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a73bc4edd0_0, 0, 1;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v000001a73bc4f2d0_0, 0, 11;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a73bc4edd0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a73bc4edd0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v000001a73bc4f2d0_0, 0, 11;
T_13.0 ;
    %load/vec4 v000001a73bc4f2d0_0;
    %pad/u 32;
    %cmpi/u 1025, 0, 32;
    %jmp/0xz T_13.1, 5;
    %delay 10000, 0;
    %load/vec4 v000001a73bc4f2d0_0;
    %addi 1, 0, 11;
    %store/vec4 v000001a73bc4f2d0_0, 0, 11;
    %jmp T_13.0;
T_13.1 ;
    %delay 100000, 0;
    %vpi_call/w 3 47 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 48 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "sim/image_sprite_tb.sv";
    "hdl/image_sprite.sv";
    "hdl/xilinx_single_port_ram_read_first.v";
