(module "SN74AUP1G14DRLR" (layer F.Cu) (tedit 620D05CB)
  (descr "SN74AUP1G14DRLR, SOT-5X3-5 Inverters ROHS")
  (tags "SOT-5X3-5 Inverters ROHS, Logic ICs, Inverters")
  (fp_text reference REF** (at 0 -2.899771) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value SN74AUP1G14DRLR (at 0 2.899771) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_circle (center 0.799848 0.799746) (end 0.82982 0.799746) (layer F.SilkS) (width 0.059995))
  (fp_circle (center 0.890018 0.919888) (end 0.940056 0.919888) (layer F.SilkS) (width 0.11999))
  (fp_circle (center 0.91999 0.519837) (end 1.01999 0.519837) (layer F.Fab) (width 0.2))
  (fp_line (start -0.650013 0.899771) (end 0.650013 0.899771) (layer F.SilkS) (width 0.11999))
  (fp_line (start -0.650013 -0.899771) (end 0.650013 -0.899771) (layer F.SilkS) (width 0.11999))
  (pad 1 smd rect (at 0.700025 0.499771) (size 0.450013 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 3 smd rect (at 0.700025 -0.500229) (size 0.450013 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 5 smd rect (at -0.700025 0.499771) (size 0.450013 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 2 smd rect (at 0.700025 -0.000356) (size 0.450013 0.3) (layers F.Cu F.Mask F.Paste))
  (pad 4 smd rect (at -0.700025 -0.500229) (size 0.450013 0.3) (layers F.Cu F.Mask F.Paste))
  (fp_text user REF** (at 0 4.899771) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (model Z:\footprint/lcsc_logic_ics/packages3d/SN74AUP1G14DRLR.wrl
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 -180))
  )
)