$date
	Sun Oct 23 03:41:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#1051098
b10 &
b10 %
1$
b10 !
1"
#1051099
0"
#1051102
b1 &
1#
b1 %
#1051106
b0 &
b0 %
0#
0$
#2056781
b1101 !
1"
#2056782
b1101 &
b1101 %
1$
#2056783
0"
#2056786
b101000 &
b101000 %
#2056790
b10100 &
b10100 %
#2056794
b1010 &
b1010 %
#2056798
b101 &
b101 %
#2056802
b10000 &
b10000 %
#2056806
b1000 &
b1000 %
#2056810
b100 &
b100 %
#2056814
b10 &
b10 %
#2056818
b1 &
b1 %
1#
#2056822
b0 &
0#
b0 %
0$
#3003356
b11100 !
1"
#3003358
b11100 &
b11100 %
1$
#3003359
0"
#3003362
b1110 &
b1110 %
#3003366
b111 &
b111 %
#3003370
b10110 &
b10110 %
#3003374
b1011 &
b1011 %
#3003378
b100010 &
b100010 %
#3003382
b10001 &
b10001 %
#3003386
b110100 &
b110100 %
#3003390
b11010 &
b11010 %
#3003394
b1101 &
b1101 %
#3003398
b101000 &
b101000 %
#3003402
b10100 &
b10100 %
#3003406
b1010 &
b1010 %
#3003410
b101 &
b101 %
#3003414
b10000 &
b10000 %
#3003418
b1000 &
b1000 %
#3003422
b100 &
b100 %
#3003426
b10 &
b10 %
#3003430
b1 &
1#
b1 %
#3003434
b0 &
b0 %
0#
0$
#4500012
