--BPS-0730: Status: Opening log file: 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/Results/bluepearl.log' @ '19/03/2019 11:14'
--BPS-0730: Status: Blue Pearl Visual Verification Suite Version 2018.4.51162 02/12/2019 15:40. Windows (64-bit).
Copyright (c) 2004-2019 Blue Pearl Software, Inc
Portions of this software are (c) 2015 The Qt Company Ltd and other contributors under the GNU LGPL version 3 license.
--BPS-0730: Status: Installation Path: C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64
--BPS-0730: Status: Running as: aptay@DESKTOP-HQKVQ13
--BPS-0730: Status: Running from: C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114
--BPS-0730: Status: Relative -f file 'Results/design_1_wrapper.bluepearlgenerated.f' using absolute path 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/Results/design_1_wrapper.bluepearlgenerated.f'.
--BPS-0730: Status: Command Line Expanding -f file: 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/Results/design_1_wrapper.bluepearlgenerated.f'.
--BPS-0730: Status: Unprocessed CLI Arguments: -f Results/design_1_wrapper.bluepearlgenerated.f
--BPS-0730: Status: Effective CLI Arguments: 
   -output
   C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/Results
   -tcl
   C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/Results/design_1_wrapper.settings.tcl
   -tcl
   C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/Results/bluepearl.runme.tcl
--BPS-0730: Status: Reading initialization file: 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/bps_setup.tcl'
Time: Tue Mar 19 11:14:41 2019
--BPS-0730: Status: Reading user initialization file: 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/Results/design_1_wrapper.settings.tcl'
--BPS-0730: Status: Reading user initialization file: 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/Results/bluepearl.runme.tcl'
--BPS-0730: Status: Reading Clock Cell Library Description File: C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/XilinxClkLibs.xml
--BPS-0730: Status: Reading design...
I-VERI-1509: The veri library search path for library "std" is now "C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/verilog_packages/sdbs/std"
I-VHDL-1504: The default vhdl library search path is now "C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/vhdl_packages/ieee_2008/bin"
I-VERI-9014: The veri search library for imported/instantiated design units now includes 'work'
I-VNLR-9000: The veri netlist search library for imported/instantiated design units now includes 'work'
I-VHDL-9010: The vhdl search library for imported/instantiated design units now includes 'work'
I-VHDL-1505: The vhdl library search path for library "unimacro" is now "C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/ieee_2008/unimacro"
I-VHDL-1505: The vhdl library search path for library "unisim" is now "C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/ieee_2008/unisim"
I-VHDL-1505: The vhdl library search path for library "xpm" is now "C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/ieee_2008/xpm"
I-VERI-1509: The veri library search path for library "xilinx7_173" is now "C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/sdbs/xilinx7_173"
I-VERI-9014: The veri search library for imported/instantiated design units now includes 'xilinx7_173'
I-VHDL-9010: The vhdl search library for imported/instantiated design units now includes 'xilinx7_173'
I-VNLR-9000: The veri netlist search library for imported/instantiated design units now includes 'xilinx7_173'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/099c/MT9M114.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_CAM_interface_0_0/synth/design_1_CAM_interface_0_0.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'VHDL 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd' into library 'lib_pkg_v1_0_2'
I-SORT-9000: Pre-Analyzing 'VHDL 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd' into library 'lib_cdc_v1_0_2'
I-SORT-9000: Pre-Analyzing 'VHDL 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd' into library 'axi_lite_ipif_v3_0_4'
I-SORT-9000: Pre-Analyzing 'VHDL 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/8e66/hdl/interrupt_control_v3_1_vh_rfs.vhd' into library 'interrupt_control_v3_1_4'
I-SORT-9000: Pre-Analyzing 'VHDL 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd' into library 'axi_iic_v2_0_20'
I-SORT-9000: Pre-Analyzing 'VHDL 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/synth/design_1_axi_iic_0_0.vhd' into library 'work'
I-SORT-9000: Pre-Analyzing 'VHDL 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd' into library 'axi_intc_v4_1_11'
I-SORT-9000: Pre-Analyzing 'VHDL 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/synth/design_1_axi_intc_0_0.vhd' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'System Verilog' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/sc_util_v1_0_vl_rfs.sv' into library 'smartconnect_v1_0'
I-SORT-9000: Pre-Analyzing 'System Verilog' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/5160/hdl/sc_axi2sc_v1_0_vl_rfs.sv' into library 'smartconnect_v1_0'
I-SORT-9000: Pre-Analyzing 'System Verilog' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv' into library 'work'
I-SORT-9000: Pre-Analyzing 'System Verilog' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv' into library 'work'
I-SORT-9000: Pre-Analyzing 'System Verilog' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/acc2/hdl/sc_sc2axi_v1_0_vl_rfs.sv' into library 'smartconnect_v1_0'
I-SORT-9000: Pre-Analyzing 'System Verilog' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv' into library 'work'
I-SORT-9000: Pre-Analyzing 'System Verilog' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/28cb/hdl/sc_exit_v1_0_vl_rfs.sv' into library 'smartconnect_v1_0'
I-SORT-9000: Pre-Analyzing 'System Verilog' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv' into library 'work'
I-SORT-9000: Pre-Analyzing 'System Verilog' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/f90c/hdl/sc_node_v1_0_vl_rfs.sv' into library 'smartconnect_v1_0'
I-SORT-9000: Pre-Analyzing 'System Verilog' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_m00arn_0.sv' into library 'work'
I-SORT-9000: Pre-Analyzing 'System Verilog' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_m00rn_0.sv' into library 'work'
I-SORT-9000: Pre-Analyzing 'System Verilog' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_m00awn_0.sv' into library 'work'
I-SORT-9000: Pre-Analyzing 'System Verilog' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_m00wn_0.sv' into library 'work'
I-SORT-9000: Pre-Analyzing 'System Verilog' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_m00bn_0.sv' into library 'work'
I-SORT-9000: Pre-Analyzing 'System Verilog' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_sarn_1.sv' into library 'work'
I-SORT-9000: Pre-Analyzing 'System Verilog' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_srn_1.sv' into library 'work'
I-SORT-9000: Pre-Analyzing 'System Verilog' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/afa8/hdl/sc_mmu_v1_0_vl_rfs.sv' into library 'smartconnect_v1_0'
I-SORT-9000: Pre-Analyzing 'System Verilog' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv' into library 'work'
I-SORT-9000: Pre-Analyzing 'System Verilog' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/4521/hdl/sc_transaction_regulator_v1_0_vl_rfs.sv' into library 'smartconnect_v1_0'
I-SORT-9000: Pre-Analyzing 'System Verilog' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv' into library 'work'
I-SORT-9000: Pre-Analyzing 'System Verilog' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/d1fc/hdl/sc_si_converter_v1_0_vl_rfs.sv' into library 'smartconnect_v1_0'
I-SORT-9000: Pre-Analyzing 'System Verilog' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv' into library 'work'
I-SORT-9000: Pre-Analyzing 'System Verilog' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_sarn_0.sv' into library 'work'
I-SORT-9000: Pre-Analyzing 'System Verilog' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_srn_0.sv' into library 'work'
I-SORT-9000: Pre-Analyzing 'System Verilog' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_sawn_0.sv' into library 'work'
I-SORT-9000: Pre-Analyzing 'System Verilog' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_swn_0.sv' into library 'work'
I-SORT-9000: Pre-Analyzing 'System Verilog' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_sbn_0.sv' into library 'work'
I-SORT-9000: Pre-Analyzing 'System Verilog' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv' into library 'work'
I-SORT-9000: Pre-Analyzing 'System Verilog' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv' into library 'work'
I-SORT-9000: Pre-Analyzing 'System Verilog' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv' into library 'work'
I-SORT-9000: Pre-Analyzing 'System Verilog' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/4e7b/hdl/sc_switchboard_v1_0_vl_rfs.sv' into library 'smartconnect_v1_0'
I-SORT-9000: Pre-Analyzing 'System Verilog' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_arsw_0.sv' into library 'work'
I-SORT-9000: Pre-Analyzing 'System Verilog' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_rsw_0.sv' into library 'work'
I-SORT-9000: Pre-Analyzing 'System Verilog' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_awsw_0.sv' into library 'work'
I-SORT-9000: Pre-Analyzing 'System Verilog' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_wsw_0.sv' into library 'work'
I-SORT-9000: Pre-Analyzing 'System Verilog' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_bsw_0.sv' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/f1c3/hdl/xlconstant_v1_1_vl_rfs.v' into library 'xlconstant_v1_1_5'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_afc3_one_0.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'VHDL 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd' into library 'proc_sys_reset_v5_0_12'
I-SORT-9000: Pre-Analyzing 'VHDL 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'VHDL 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd' into library 'lib_srl_fifo_v1_0_2'
I-SORT-9000: Pre-Analyzing 'VHDL 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd' into library 'axi_uartlite_v2_0_21'
I-SORT-9000: Pre-Analyzing 'VHDL 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/synth/design_1_axi_uartlite_0_0.vhd' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v' into library 'axis_infrastructure_v1_1_0'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/5738/hdl/axis_data_fifo_v1_1_vl_rfs.v' into library 'axis_data_fifo_v1_1_18'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'VHDL 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd' into library 'lmb_bram_if_cntlr_v4_0_15'
I-SORT-9000: Pre-Analyzing 'VHDL 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd' into library 'work'
I-SORT-9000: Pre-Analyzing 'VHDL 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd' into library 'lmb_v10_v3_0_9'
I-SORT-9000: Pre-Analyzing 'VHDL 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/synth/design_1_dlmb_v10_0.vhd' into library 'work'
I-SORT-9000: Pre-Analyzing 'VHDL 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/synth/design_1_ilmb_bram_if_cntlr_0.vhd' into library 'work'
I-SORT-9000: Pre-Analyzing 'VHDL 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/synth/design_1_ilmb_v10_0.vhd' into library 'work'
I-SORT-9000: Pre-Analyzing 'VHDL 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd' into library 'work'
I-SORT-9000: Pre-Analyzing 'VHDL 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd' into library 'mdm_v3_2_14'
I-SORT-9000: Pre-Analyzing 'VHDL 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd' into library 'work'
I-SORT-9000: Pre-Analyzing 'VHDL 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/b649/hdl/microblaze_v10_0_vh_rfs.vhd' into library 'microblaze_v10_0_7'
I-SORT-9000: Pre-Analyzing 'VHDL 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_addr_decode.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_read.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_reg.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_reg_bank.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_top.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_write.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_ar_channel.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_aw_channel.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_b_channel.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_cmd_arbiter.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_cmd_fsm.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_cmd_translator.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_fifo.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_incr_cmd.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_r_channel.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_simple_fifo.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_wrap_cmd.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_wr_cmd_fsm.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_w_channel.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_axic_register_slice.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_axi_register_slice.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_axi_upsizer.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_a_upsizer.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_carry_and.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_carry_latch_and.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_carry_latch_or.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_carry_or.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_command_fifo.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_comparator.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_comparator_sel.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_comparator_sel_static.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_r_upsizer.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_w_upsizer.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_arb_mux.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_arb_select.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_common.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_mach.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_queue.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_col_mach.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_mc.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_mach.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_buf.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_dec_fix.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_gen.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_merge_enc.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_1_fi_xor.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_axi.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_1_mem_intfc.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_cntlr.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_data.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_edge.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_lim.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_mux.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_po_cntlr.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_samp.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_oclkdelay_cal.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_tempmon.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl_off_delay.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_skip_calib_tap.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_poc_cc.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_poc_edge_store.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_poc_meta.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_poc_pd.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_poc_tap_base.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_poc_top.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_1_ui_cmd.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_1_ui_top.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'VHDL 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/synth/design_1_rst_mig_7series_0_81M_0.vhd' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v' into library 'util_vector_logic_v2_0_1'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_0/synth/design_1_util_vector_logic_3_0.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_4_0/synth/design_1_util_vector_logic_4_0.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/9a07/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v' into library 'v_axi4s_vid_out_v4_0_9'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_AXIvideo2MultiBayer2.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_Debayer.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_DIV1_TABLE.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_DIV2_TABLE.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_linebuf_bkb.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerRandBatG.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerRatBorBatR.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerRatBorBatRkbM.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w8_d2_A.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w8_d2_A_x.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w16_d2_A.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w16_d2_A_x.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_MultiPixStream2AXIvi.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_reg_unsigned_short_s.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_CTRL_s_axi.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mac_muhbi.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mul_mug8j.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mul_muibs.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mul_mujbC.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mux_32mb6.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mux_53fYi.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_ZipperRemoval.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mac_mujbC.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mul_muhbi.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/v_demosaic_v1_0_rfs.v' into library 'v_demosaic_v1_0_3'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'VHDL 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/6694/hdl/v_tc_v6_1_vh_rfs.vhd' into library 'v_tc_v6_1_12'
I-SORT-9000: Pre-Analyzing 'VHDL 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/synth/design_1_v_tc_0_0.vhd' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/d987/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v' into library 'v_vid_in_axi4s_v4_0_8'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/verilog/synchro.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'VHDL 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/vhdl/clock_generator_pll_7_to_1_diff_sdr.vhd' into library 'work'
I-SORT-9000: Pre-Analyzing 'VHDL 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/vhdl/serdes_7_to_1_diff_sdr.vhd' into library 'work'
I-SORT-9000: Pre-Analyzing 'Verilog 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/verilog/zed_ali3_controller_core.v' into library 'work'
I-SORT-9000: Pre-Analyzing 'VHDL 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/vhdl/zed_ali3_controller.vhd' into library 'work'
I-SORT-9000: Pre-Analyzing 'VHDL 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_zed_ali3_controller_0_0/synth/design_1_zed_ali3_controller_0_0.vhd' into library 'work'
I-SORT-9000: Pre-Analyzing 'VHDL 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd' into library 'work'
I-SORT-9000: Pre-Analyzing 'VHDL 2000' file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd' into library 'work'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/099c/MT9M114.v'
I-VERI-9012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/099c/MT9M114.v(26): analyzing module 'CAM_interface'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_CAM_interface_0_0/synth/design_1_CAM_interface_0_0.v'
I-VERI-9012: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_CAM_interface_0_0/synth/design_1_CAM_interface_0_0.v(58): analyzing module 'design_1_CAM_interface_0_0'
--VHDL-1481: Analyzing VHDL 2000 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd'
--VHDL-1493: Restoring VHDL parse-tree 'ieee.std_logic_1164' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/vhdl_packages/ieee_2008/bin/ieee/std_logic_1164.vdb'
--VHDL-1493: Restoring VHDL parse-tree 'std.standard' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/vhdl_packages/ieee_2008/bin/std/standard.vdb'
--VHDL-1493: Restoring VHDL parse-tree 'std.textio' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/vhdl_packages/ieee_2008/bin/std/textio.vdb'
--VHDL-1493: Restoring VHDL parse-tree 'ieee.std_logic_arith' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/vhdl_packages/ieee_2008/bin/ieee/std_logic_arith.vdb'
--VHDL-1493: Restoring VHDL parse-tree 'ieee.std_logic_unsigned' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/vhdl_packages/ieee_2008/bin/ieee/std_logic_unsigned.vdb'
I-VHDL-1014: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd(87): analyzing package 'lib_pkg'
I-VHDL-1013: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd(139): analyzing package body 'lib_pkg'
--VHDL-1481: Analyzing VHDL 2000 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd'
--VHDL-1493: Restoring VHDL parse-tree 'ieee.numeric_std' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/vhdl_packages/ieee_2008/bin/ieee/numeric_std.vdb'
--VHDL-1493: Restoring VHDL parse-tree 'ieee.std_logic_misc' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/vhdl_packages/ieee_2008/bin/ieee/std_logic_misc.vdb'
--VHDL-1493: Restoring VHDL parse-tree 'synopsys.attributes' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/vhdl_packages/ieee_2008/bin/synopsys/attributes.vdb'
--VHDL-1493: Restoring VHDL parse-tree 'unisim.vcomponents' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/ieee_2008/unisim/unisim.vdbl'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd(64): analyzing entity 'cdc_sync'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd(106): analyzing architecture 'implementation' of 'cdc_sync'
--VHDL-1481: Analyzing VHDL 2000 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd'
I-VHDL-1014: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(152): analyzing package 'ipif_pkg'
I-VHDL-1013: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(615): analyzing package body 'ipif_pkg'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(1514): analyzing entity 'pselect_f'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(1534): analyzing architecture 'imp' of 'pselect_f'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(1728): analyzing entity 'address_decoder'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(1775): analyzing architecture 'imp' of 'address_decoder'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(2268): analyzing entity 'slave_attachment'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(2341): analyzing architecture 'imp' of 'slave_attachment'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(2868): analyzing entity 'axi_lite_ipif'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(2948): analyzing architecture 'imp' of 'axi_lite_ipif'
--VHDL-1481: Analyzing VHDL 2000 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/8e66/hdl/interrupt_control_v3_1_vh_rfs.vhd'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/8e66/hdl/interrupt_control_v3_1_vh_rfs.vhd(189): analyzing entity 'interrupt_control'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/8e66/hdl/interrupt_control_v3_1_vh_rfs.vhd(259): analyzing architecture 'implementation' of 'interrupt_control'
--VHDL-1481: Analyzing VHDL 2000 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(109): analyzing entity 'soft_reset'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(141): analyzing architecture 'implementation' of 'soft_reset'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(429): analyzing entity 'srl_fifo'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(449): analyzing architecture 'imp' of 'srl_fifo'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(721): analyzing entity 'upcnt_n'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(740): analyzing architecture 'rtl' of 'upcnt_n'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(880): analyzing entity 'shift8'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(897): analyzing architecture 'rtl' of 'shift8'
I-VHDL-1014: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(1023): analyzing package 'iic_pkg'
I-VHDL-1013: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(1060): analyzing package body 'iic_pkg'
W-VHDL-1087: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(1120): function 'gpo_bit_used' does not always return a value
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(1287): analyzing entity 'debounce'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(1307): analyzing architecture 'rtl' of 'debounce'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(1574): analyzing entity 'reg_interface'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(1677): analyzing architecture 'rtl' of 'reg_interface'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(2838): analyzing entity 'iic_control'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(2908): analyzing architecture 'rtl' of 'iic_control'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(4964): analyzing entity 'filter'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(4985): analyzing architecture 'rtl' of 'filter'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(5174): analyzing entity 'dynamic_master'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(5204): analyzing architecture 'rtl' of 'dynamic_master'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(5601): analyzing entity 'axi_ipif_ssp1'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(5661): analyzing architecture 'rtl' of 'axi_ipif_ssp1'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(6117): analyzing entity 'iic'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(6187): analyzing architecture 'rtl' of 'iic'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(6799): analyzing entity 'axi_iic'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(6870): analyzing architecture 'rtl' of 'axi_iic'
--VHDL-1481: Analyzing VHDL 2000 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/synth/design_1_axi_iic_0_0.vhd'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/synth/design_1_axi_iic_0_0.vhd(59): analyzing entity 'design_1_axi_iic_0_0'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/synth/design_1_axi_iic_0_0.vhd(91): analyzing architecture 'design_1_axi_iic_0_0_arch' of 'design_1_axi_iic_0_0'
--VHDL-1481: Analyzing VHDL 2000 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd(102): analyzing entity 'double_synchronizer'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd(115): analyzing architecture 'rtl' of 'double_synchronizer'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd(297): analyzing entity 'shared_ram_ivar'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd(321): analyzing architecture 'byte_data_ram_a' of 'shared_ram_ivar'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd(458): analyzing entity 'pulse_synchronizer'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd(469): analyzing architecture 'rtl' of 'pulse_synchronizer'
--VHDL-1493: Restoring VHDL parse-tree 'ieee.math_real' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/vhdl_packages/ieee_2008/bin/ieee/math_real.vdb'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd(715): analyzing entity 'intc_core'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd(782): analyzing architecture 'imp' of 'intc_core'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd(3658): analyzing entity 'axi_intc'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd(3776): analyzing architecture 'imp' of 'axi_intc'
--VHDL-1481: Analyzing VHDL 2000 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/synth/design_1_axi_intc_0_0.vhd'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/synth/design_1_axi_intc_0_0.vhd(59): analyzing entity 'design_1_axi_intc_0_0'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_intc_0_0/synth/design_1_axi_intc_0_0.vhd(85): analyzing architecture 'design_1_axi_intc_0_0_arch' of 'design_1_axi_intc_0_0'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v'
I-VERI-9012: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v(10): analyzing module 'bd_afc3'
I-VERI-9012: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v(1130): analyzing module 'clk_map_imp_5Y9LOC'
I-VERI-9012: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v(1180): analyzing module 'm00_exit_pipeline_imp_1TZX5BB'
I-VERI-9012: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v(1551): analyzing module 'm00_nodes_imp_1GOYQYZ'
I-VERI-9012: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v(1856): analyzing module 's00_entry_pipeline_imp_USCCV8'
I-VERI-9012: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v(2467): analyzing module 's00_nodes_imp_Y7M43I'
I-VERI-9012: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v(2763): analyzing module 's01_entry_pipeline_imp_1W4H5O0'
I-VERI-9012: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v(3050): analyzing module 's01_nodes_imp_1RW0SI0'
I-VERI-9012: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v(3181): analyzing module 'switchboards_imp_4N4PBE'
--VERI-1482: Analyzing System Verilog file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/5bb9/hdl/sc_util_v1_0_vl_rfs.sv'
--VERI-1482: Analyzing System Verilog file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/5160/hdl/sc_axi2sc_v1_0_vl_rfs.sv'
--VERI-1482: Analyzing System Verilog file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv'
I-VERI-9012: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(58): analyzing module 'bd_afc3_s00a2s_0'
--VERI-1482: Analyzing System Verilog file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv'
I-VERI-9012: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(58): analyzing module 'bd_afc3_s01a2s_0'
--VERI-1482: Analyzing System Verilog file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/acc2/hdl/sc_sc2axi_v1_0_vl_rfs.sv'
--VERI-1482: Analyzing System Verilog file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv'
I-VERI-9012: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(58): analyzing module 'bd_afc3_m00s2a_0'
--VERI-1482: Analyzing System Verilog file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/28cb/hdl/sc_exit_v1_0_vl_rfs.sv'
--VERI-1482: Analyzing System Verilog file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv'
I-VERI-9012: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(58): analyzing module 'bd_afc3_m00e_0'
--VERI-1482: Analyzing System Verilog file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/f90c/hdl/sc_node_v1_0_vl_rfs.sv'
--VERI-1482: Analyzing System Verilog file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_m00arn_0.sv'
I-VERI-9012: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_m00arn_0.sv(58): analyzing module 'bd_afc3_m00arn_0'
--VERI-1482: Analyzing System Verilog file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_m00rn_0.sv'
I-VERI-9012: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_m00rn_0.sv(58): analyzing module 'bd_afc3_m00rn_0'
--VERI-1482: Analyzing System Verilog file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_m00awn_0.sv'
I-VERI-9012: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_m00awn_0.sv(58): analyzing module 'bd_afc3_m00awn_0'
--VERI-1482: Analyzing System Verilog file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_m00wn_0.sv'
I-VERI-9012: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_m00wn_0.sv(58): analyzing module 'bd_afc3_m00wn_0'
--VERI-1482: Analyzing System Verilog file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_m00bn_0.sv'
I-VERI-9012: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_m00bn_0.sv(58): analyzing module 'bd_afc3_m00bn_0'
--VERI-1482: Analyzing System Verilog file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_sarn_1.sv'
I-VERI-9012: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_sarn_1.sv(58): analyzing module 'bd_afc3_sarn_1'
--VERI-1482: Analyzing System Verilog file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_srn_1.sv'
I-VERI-9012: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_srn_1.sv(58): analyzing module 'bd_afc3_srn_1'
--VERI-1482: Analyzing System Verilog file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/afa8/hdl/sc_mmu_v1_0_vl_rfs.sv'
--VERI-1482: Analyzing System Verilog file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv'
I-VERI-9012: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(58): analyzing module 'bd_afc3_s01mmu_0'
--VERI-1482: Analyzing System Verilog file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/4521/hdl/sc_transaction_regulator_v1_0_vl_rfs.sv'
--VERI-1482: Analyzing System Verilog file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv'
I-VERI-9012: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(58): analyzing module 'bd_afc3_s01tr_0'
--VERI-1482: Analyzing System Verilog file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/d1fc/hdl/sc_si_converter_v1_0_vl_rfs.sv'
--VERI-1482: Analyzing System Verilog file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv'
I-VERI-9012: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(58): analyzing module 'bd_afc3_s01sic_0'
** Maximum message limit for message VERI-9012 has been reached.
--VERI-1482: Analyzing System Verilog file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_sarn_0.sv'
--VERI-1482: Analyzing System Verilog file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_srn_0.sv'
--VERI-1482: Analyzing System Verilog file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_sawn_0.sv'
--VERI-1482: Analyzing System Verilog file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_swn_0.sv'
--VERI-1482: Analyzing System Verilog file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_sbn_0.sv'
--VERI-1482: Analyzing System Verilog file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv'
--VERI-1482: Analyzing System Verilog file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv'
--VERI-1482: Analyzing System Verilog file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv'
--VERI-1482: Analyzing System Verilog file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/4e7b/hdl/sc_switchboard_v1_0_vl_rfs.sv'
--VERI-1482: Analyzing System Verilog file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_arsw_0.sv'
--VERI-1482: Analyzing System Verilog file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_rsw_0.sv'
--VERI-1482: Analyzing System Verilog file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_awsw_0.sv'
--VERI-1482: Analyzing System Verilog file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_wsw_0.sv'
--VERI-1482: Analyzing System Verilog file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_bsw_0.sv'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/f1c3/hdl/xlconstant_v1_1_vl_rfs.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_afc3_one_0.v'
--VHDL-1481: Analyzing VHDL 2000 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd(109): analyzing entity 'upcnt_n'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd(125): analyzing architecture 'imp' of 'upcnt_n'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd(286): analyzing entity 'sequence_psr'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd(301): analyzing architecture 'imp' of 'sequence_psr'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd(797): analyzing entity 'lpf'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd(816): analyzing architecture 'imp' of 'lpf'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd(1264): analyzing entity 'proc_sys_reset'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd(1323): analyzing architecture 'imp' of 'proc_sys_reset'
--VHDL-1481: Analyzing VHDL 2000 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd(59): analyzing entity 'bd_afc3_psr_aclk_0'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/synth/bd_afc3_psr_aclk_0.vhd(74): analyzing architecture 'bd_afc3_psr_aclk_0_arch' of 'bd_afc3_psr_aclk_0'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v'
--VHDL-1481: Analyzing VHDL 2000 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd(118): analyzing entity 'cntr_incr_decr_addn_f'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd(143): analyzing architecture 'imp' of 'cntr_incr_decr_addn_f'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd(379): analyzing entity 'dynshreg_f'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd(397): analyzing architecture 'behavioral' of 'dynshreg_f'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd(674): analyzing entity 'srl_fifo_rbu_f'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd(697): analyzing architecture 'imp' of 'srl_fifo_rbu_f'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd(978): analyzing entity 'srl_fifo_f'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd(1000): analyzing architecture 'imp' of 'srl_fifo_f'
--VHDL-1481: Analyzing VHDL 2000 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd(151): analyzing entity 'dynshreg_i_f'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd(168): analyzing architecture 'behavioral' of 'dynshreg_i_f'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd(383): analyzing entity 'uartlite_tx'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd(408): analyzing architecture 'rtl' of 'uartlite_tx'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd(899): analyzing entity 'uartlite_rx'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd(927): analyzing architecture 'rtl' of 'uartlite_rx'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd(1436): analyzing entity 'baudrate'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd(1453): analyzing architecture 'rtl' of 'baudrate'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd(1617): analyzing entity 'uartlite_core'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd(1650): analyzing architecture 'rtl' of 'uartlite_core'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd(2128): analyzing entity 'axi_uartlite'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd(2198): analyzing architecture 'rtl' of 'axi_uartlite'
--VHDL-1481: Analyzing VHDL 2000 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/synth/design_1_axi_uartlite_0_0.vhd'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/synth/design_1_axi_uartlite_0_0.vhd(59): analyzing entity 'design_1_axi_uartlite_0_0'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/synth/design_1_axi_uartlite_0_0.vhd(86): analyzing architecture 'design_1_axi_uartlite_0_0_arch' of 'design_1_axi_uartlite_0_0'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v'
I-VERI-1328: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v(654): analyzing included file 's7_tdm114.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl/axis_infrastructure_v1_1_0.vh'
I-VERI-2320: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v(654): back to file 's7_tdm114.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v'
I-VERI-1328: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v(851): analyzing included file 's7_tdm114.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl/axis_infrastructure_v1_1_0.vh'
I-VERI-2320: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v(851): back to file 's7_tdm114.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v'
I-VERI-1328: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v(1033): analyzing included file 's7_tdm114.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl/axis_infrastructure_v1_1_0.vh'
I-VERI-2320: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v(1033): back to file 's7_tdm114.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl/axis_infrastructure_v1_1_vl_rfs.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/5738/hdl/axis_data_fifo_v1_1_vl_rfs.v'
I-VERI-1328: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/5738/hdl/axis_data_fifo_v1_1_vl_rfs.v(145): analyzing included file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/0ab1/hdl/axis_infrastructure_v1_1_0.vh'
I-VERI-2320: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/5738/hdl/axis_data_fifo_v1_1_vl_rfs.v(145): back to file 's7_tdm114.srcs/sources_1/bd/design_1/ipshared/5738/hdl/axis_data_fifo_v1_1_vl_rfs.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v'
--VHDL-1481: Analyzing VHDL 2000 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd'
I-VHDL-1014: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(86): analyzing package 'lmb_bram_if_funcs'
I-VHDL-1013: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(115): analyzing package body 'lmb_bram_if_funcs'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(293): analyzing entity 'mb_lut6'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(312): analyzing architecture 'imp' of 'mb_lut6'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(360): analyzing entity 'mb_muxcy'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(375): analyzing architecture 'imp' of 'mb_muxcy'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(403): analyzing entity 'mb_xorcy'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(417): analyzing architecture 'imp' of 'mb_xorcy'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(444): analyzing entity 'mb_muxf7'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(459): analyzing architecture 'imp' of 'mb_muxf7'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(487): analyzing entity 'mb_muxf8'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(502): analyzing architecture 'imp' of 'mb_muxf8'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(530): analyzing entity 'mb_fdre'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(547): analyzing architecture 'imp' of 'mb_fdre'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(682): analyzing entity 'xor18'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(690): analyzing architecture 'imp' of 'xor18'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(909): analyzing entity 'parity'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(920): analyzing architecture 'imp' of 'parity'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(1255): analyzing entity 'parityenable'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(1267): analyzing architecture 'imp' of 'parityenable'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(1426): analyzing entity 'checkbit_handler'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(1443): analyzing architecture 'imp' of 'checkbit_handler'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(1928): analyzing entity 'correct_one_bit'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(1938): analyzing architecture 'imp' of 'correct_one_bit'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(2107): analyzing entity 'pselect_mask'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(2122): analyzing architecture 'imp' of 'pselect_mask'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(2268): analyzing entity 'axi_interface'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(2308): analyzing architecture 'imp' of 'axi_interface'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(2524): analyzing entity 'lmb_mux'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(2610): analyzing architecture 'imp' of 'lmb_mux'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(3116): analyzing entity 'lmb_bram_if_cntlr'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(3240): analyzing architecture 'imp' of 'lmb_bram_if_cntlr'
--VHDL-1481: Analyzing VHDL 2000 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd(59): analyzing entity 'design_1_dlmb_bram_if_cntlr_0'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/synth/design_1_dlmb_bram_if_cntlr_0.vhd(84): analyzing architecture 'design_1_dlmb_bram_if_cntlr_0_arch' of 'design_1_dlmb_bram_if_cntlr_0'
--VHDL-1481: Analyzing VHDL 2000 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd(92): analyzing entity 'lmb_v10'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd(140): analyzing architecture 'imp' of 'lmb_v10'
--VHDL-1481: Analyzing VHDL 2000 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/synth/design_1_dlmb_v10_0.vhd'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/synth/design_1_dlmb_v10_0.vhd(59): analyzing entity 'design_1_dlmb_v10_0'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/synth/design_1_dlmb_v10_0.vhd(89): analyzing architecture 'design_1_dlmb_v10_0_arch' of 'design_1_dlmb_v10_0'
--VHDL-1481: Analyzing VHDL 2000 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/synth/design_1_ilmb_bram_if_cntlr_0.vhd'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/synth/design_1_ilmb_bram_if_cntlr_0.vhd(59): analyzing entity 'design_1_ilmb_bram_if_cntlr_0'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/synth/design_1_ilmb_bram_if_cntlr_0.vhd(84): analyzing architecture 'design_1_ilmb_bram_if_cntlr_0_arch' of 'design_1_ilmb_bram_if_cntlr_0'
--VHDL-1481: Analyzing VHDL 2000 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/synth/design_1_ilmb_v10_0.vhd'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/synth/design_1_ilmb_v10_0.vhd(59): analyzing entity 'design_1_ilmb_v10_0'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/synth/design_1_ilmb_v10_0.vhd(89): analyzing architecture 'design_1_ilmb_v10_0_arch' of 'design_1_ilmb_v10_0'
--VHDL-1481: Analyzing VHDL 2000 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd'
--BPS-0730: Status: Reading in UGC file 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/XilinxUGC.xml'.
E-VHDL-1240: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd(57): 'blk_mem_gen_v8_4_1' is not compiled in library 'blk_mem_gen_v8_4_1'
I-VHDL-9002: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd(57): 'blk_mem_gen_v8_4_1' is declared in library 'blk_mem_gen_v8_4_1'.
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd(59): analyzing entity 'design_1_lmb_bram_0'
E-VHDL-1284: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd(59): unit 'design_1_lmb_bram_0' ignored due to previous errors
--VHDL-1482: VHDL file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/synth/design_1_lmb_bram_0.vhd' ignored due to errors
--VHDL-1481: Analyzing VHDL 2000 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd'
I-VHDL-1014: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd(83): analyzing package 'mdm_funcs'
I-VHDL-1013: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd(96): analyzing package body 'mdm_funcs'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd(253): analyzing entity 'mb_bscane2'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd(277): analyzing architecture 'imp' of 'mb_bscane2'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd(315): analyzing entity 'mb_bufg'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd(328): analyzing architecture 'imp' of 'mb_bufg'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd(355): analyzing entity 'mb_bufgctrl'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd(386): analyzing architecture 'imp' of 'mb_bufgctrl'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd(433): analyzing entity 'mb_fdre'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd(450): analyzing architecture 'imp' of 'mb_fdre'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd(502): analyzing entity 'mb_plle2_base'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd(550): analyzing architecture 'imp' of 'mb_plle2_base'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd(614): analyzing entity 'mb_fdc_1'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd(630): analyzing architecture 'imp' of 'mb_fdc_1'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd(673): analyzing entity 'mb_fdre_1'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd(690): analyzing architecture 'imp' of 'mb_fdre_1'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd(736): analyzing entity 'mb_srl16e'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd(759): analyzing architecture 'imp' of 'mb_srl16e'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd(816): analyzing entity 'mb_fdrse'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd(842): analyzing architecture 'imp' of 'mb_fdrse'
E-VHDL-1084: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd(901): formal is_c_inverted is not declared
E-VHDL-1284: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd(842): unit 'imp' ignored due to previous errors
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd(927): analyzing entity 'mb_muxcy_xorcy'
E-VHDL-1284: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd(927): unit 'mb_muxcy_xorcy' ignored due to previous errors
--VHDL-1482: VHDL file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/5125/hdl/mdm_v3_2_vh_rfs.vhd' ignored due to errors
--VHDL-1481: Analyzing VHDL 2000 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd'
E-VHDL-1240: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd(57): 'mdm' is not compiled in library 'mdm_v3_2_14'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd(59): analyzing entity 'design_1_mdm_1_0'
E-VHDL-1284: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd(59): unit 'design_1_mdm_1_0' ignored due to previous errors
--VHDL-1482: VHDL file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/synth/design_1_mdm_1_0.vhd' ignored due to errors
--VHDL-1481: Analyzing VHDL 2000 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/b649/hdl/microblaze_v10_0_vh_rfs.vhd'
--VHDL-1481: Analyzing VHDL 2000 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd'
E-VHDL-1240: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd(57): 'microblaze' is not compiled in library 'microblaze_v10_0_7'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd(59): analyzing entity 'design_1_microblaze_0_0'
E-VHDL-1284: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd(59): unit 'design_1_microblaze_0_0' ignored due to previous errors
--VHDL-1482: VHDL file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd' ignored due to errors
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_addr_decode.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_read.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_reg.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_reg_bank.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_top.v'
W-VERI-9000: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_top.v(193): assignment to input 'value' in a function
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_write.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_ar_channel.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_aw_channel.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_b_channel.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_cmd_arbiter.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_cmd_fsm.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_cmd_translator.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_fifo.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_incr_cmd.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_r_channel.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_simple_fifo.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_wrap_cmd.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_wr_cmd_fsm.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_w_channel.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_axic_register_slice.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_axi_register_slice.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_axi_upsizer.v'
W-VERI-9000: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_axi_upsizer.v(255): assignment to input 'value' in a function
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_a_upsizer.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_carry_and.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_carry_latch_and.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_carry_latch_or.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_carry_or.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_command_fifo.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_comparator.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_comparator_sel.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_comparator_sel_static.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_r_upsizer.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_w_upsizer.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v'
W-VERI-9000: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v(612): assignment to input 'size' in a function
W-VERI-9000: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v(614): assignment to input 'size' in a function
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v'
W-VERI-9000: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v(115): assignment to input 'size' in a function
W-VERI-9000: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v(119): assignment to input 'size' in a function
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_arb_mux.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v'
W-VERI-2329: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v(252): begin/end is required for generate-for in this mode of verilog
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_arb_select.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_common.v'
W-VERI-9000: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_common.v(104): assignment to input 'size' in a function
W-VERI-9000: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_common.v(106): assignment to input 'size' in a function
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_mach.v'
W-VERI-9000: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_mach.v(196): assignment to input 'size' in a function
W-VERI-9000: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_mach.v(198): assignment to input 'size' in a function
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_queue.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v'
W-VERI-9000: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v(188): assignment to input 'size' in a function
W-VERI-9000: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v(190): assignment to input 'size' in a function
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_col_mach.v'
W-VERI-9000: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_col_mach.v(262): assignment to input 'size' in a function
W-VERI-9000: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_col_mach.v(264): assignment to input 'size' in a function
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_mc.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v'
W-VERI-9000: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v(192): assignment to input 'size' in a function
W-VERI-9000: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v(196): assignment to input 'size' in a function
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v'
W-VERI-9000: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v(99): assignment to input 'size' in a function
W-VERI-9000: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v(101): assignment to input 'size' in a function
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_mach.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_buf.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_dec_fix.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_gen.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_1_ecc_merge_enc.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ecc/mig_7series_v4_1_fi_xor.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_axi.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_1_mem_intfc.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v'
W-VERI-9000: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v(347): assignment to input 'size' in a function
W-VERI-9000: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v(349): assignment to input 'size' in a function
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_cntlr.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_data.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_edge.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_lim.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_mux.v'
W-VERI-9000: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_mux.v(91): assignment to input 'size' in a function
W-VERI-9000: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_mux.v(93): assignment to input 'size' in a function
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_po_cntlr.v'
W-VERI-9000: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_po_cntlr.v(130): assignment to input 'size' in a function
W-VERI-9000: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_po_cntlr.v(132): assignment to input 'size' in a function
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_samp.v'
W-VERI-9000: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_samp.v(126): assignment to input 'size' in a function
** Maximum message limit for message VERI-9000 has been reached.
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_oclkdelay_cal.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_tempmon.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl_off_delay.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_skip_calib_tap.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_poc_cc.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_poc_edge_store.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_poc_meta.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_poc_pd.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_poc_tap_base.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_poc_top.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_1_ui_cmd.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_1_ui_top.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v'
--VHDL-1481: Analyzing VHDL 2000 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/synth/design_1_rst_mig_7series_0_81M_0.vhd'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/synth/design_1_rst_mig_7series_0_81M_0.vhd(59): analyzing entity 'design_1_rst_mig_7series_0_81m_0'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_81M_0/synth/design_1_rst_mig_7series_0_81M_0.vhd(74): analyzing architecture 'design_1_rst_mig_7series_0_81m_0_arch' of 'design_1_rst_mig_7series_0_81m_0'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_0/synth/design_1_util_vector_logic_3_0.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_4_0/synth/design_1_util_vector_logic_4_0.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/9a07/hdl/v_axi4s_vid_out_v4_0_vl_rfs.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_AXIvideo2MultiBayer2.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_Debayer.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_DIV1_TABLE.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_DIV2_TABLE.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerG_linebuf_bkb.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerRandBatG.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerRatBorBatR.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_DebayerRatBorBatRkbM.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w8_d2_A.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w8_d2_A_x.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w16_d2_A.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_fifo_w16_d2_A_x.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_MultiPixStream2AXIvi.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_reg_unsigned_short_s.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_CTRL_s_axi.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mac_muhbi.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mul_mug8j.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mul_muibs.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mul_mujbC.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mux_32mb6.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mux_53fYi.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_ZipperRemoval.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mac_mujbC.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/verilog/design_1_v_demosaic_0_0_v_demosaic_mul_muhbi.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/hdl/v_demosaic_v1_0_rfs.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v'
--VHDL-1481: Analyzing VHDL 2000 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/6694/hdl/v_tc_v6_1_vh_rfs.vhd'
--VHDL-1481: Analyzing VHDL 2000 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/synth/design_1_v_tc_0_0.vhd'
E-VHDL-1240: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/synth/design_1_v_tc_0_0.vhd(57): 'v_tc' is not compiled in library 'v_tc_v6_1_12'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/synth/design_1_v_tc_0_0.vhd(59): analyzing entity 'design_1_v_tc_0_0'
E-VHDL-1284: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/synth/design_1_v_tc_0_0.vhd(59): unit 'design_1_v_tc_0_0' ignored due to previous errors
--VHDL-1482: VHDL file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_tc_0_0/synth/design_1_v_tc_0_0.vhd' ignored due to errors
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/d987/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/verilog/synchro.v'
W-VERI-1407: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/verilog/synchro.v(87): attribute target identifier 'fdb' not found in this scope
W-VERI-1407: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/verilog/synchro.v(82): attribute target identifier 'fda' not found in this scope
W-VERI-1407: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/verilog/synchro.v(83): attribute target identifier 'fdb' not found in this scope
W-VERI-1407: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/verilog/synchro.v(84): attribute target identifier 'fda' not found in this scope
W-VERI-1407: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/verilog/synchro.v(85): attribute target identifier 'fdb' not found in this scope
W-VERI-1407: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/verilog/synchro.v(86): attribute target identifier 'fda' not found in this scope
--VHDL-1481: Analyzing VHDL 2000 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/vhdl/clock_generator_pll_7_to_1_diff_sdr.vhd'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/vhdl/clock_generator_pll_7_to_1_diff_sdr.vhd(62): analyzing entity 'clock_generator_pll_7_to_1_diff_sdr'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/vhdl/clock_generator_pll_7_to_1_diff_sdr.vhd(80): analyzing architecture 'arch_clock_generator_pll_7_to_1_diff_sdr' of 'clock_generator_pll_7_to_1_diff_sdr'
--VHDL-1481: Analyzing VHDL 2000 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/vhdl/serdes_7_to_1_diff_sdr.vhd'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/vhdl/serdes_7_to_1_diff_sdr.vhd(69): analyzing entity 'serdes_7_to_1_diff_sdr'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/vhdl/serdes_7_to_1_diff_sdr.vhd(84): analyzing architecture 'arch_serdes_7_to_1_diff_sdr' of 'serdes_7_to_1_diff_sdr'
--VERI-1482: Analyzing Verilog 2001 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/verilog/zed_ali3_controller_core.v'
W-VERI-1199: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/verilog/zed_ali3_controller_core.v(133): parameter declaration becomes local in 'zed_ali3_controller_core' with formal parameter declaration list
W-VERI-1199: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/verilog/zed_ali3_controller_core.v(134): parameter declaration becomes local in 'zed_ali3_controller_core' with formal parameter declaration list
W-VERI-1199: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/verilog/zed_ali3_controller_core.v(135): parameter declaration becomes local in 'zed_ali3_controller_core' with formal parameter declaration list
W-VERI-1199: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/verilog/zed_ali3_controller_core.v(139): parameter declaration becomes local in 'zed_ali3_controller_core' with formal parameter declaration list
--VHDL-1481: Analyzing VHDL 2000 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/vhdl/zed_ali3_controller.vhd'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/vhdl/zed_ali3_controller.vhd(56): analyzing entity 'zed_ali3_controller'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/vhdl/zed_ali3_controller.vhd(81): analyzing architecture 'rtl' of 'zed_ali3_controller'
--VHDL-1481: Analyzing VHDL 2000 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_zed_ali3_controller_0_0/synth/design_1_zed_ali3_controller_0_0.vhd'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_zed_ali3_controller_0_0/synth/design_1_zed_ali3_controller_0_0.vhd(56): analyzing entity 'design_1_zed_ali3_controller_0_0'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_zed_ali3_controller_0_0/synth/design_1_zed_ali3_controller_0_0.vhd(75): analyzing architecture 'design_1_zed_ali3_controller_0_0_arch' of 'design_1_zed_ali3_controller_0_0'
--VHDL-1481: Analyzing VHDL 2000 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(14): analyzing entity 'm00_couplers_imp_1ca5z32'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(57): analyzing architecture 'structure' of 'm00_couplers_imp_1ca5z32'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(115): analyzing entity 'm01_couplers_imp_i4grpb'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(158): analyzing architecture 'structure' of 'm01_couplers_imp_i4grpb'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(216): analyzing entity 'm02_couplers_imp_1bogr4t'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(259): analyzing architecture 'structure' of 'm02_couplers_imp_1bogr4t'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(317): analyzing entity 'm03_couplers_imp_j0g1j0'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(360): analyzing architecture 'structure' of 'm03_couplers_imp_j0g1j0'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(418): analyzing entity 'm04_couplers_imp_19yu2fs'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(461): analyzing architecture 'structure' of 'm04_couplers_imp_19yu2fs'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(519): analyzing entity 'microblaze_0_local_memory_imp_1k0vqxk'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(545): analyzing architecture 'structure' of 'microblaze_0_local_memory_imp_1k0vqxk'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(1077): analyzing entity 's00_couplers_imp_o7fan0'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(1124): analyzing architecture 'structure' of 's00_couplers_imp_o7fan0'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(1188): analyzing entity 'design_1_axi_interconnect_0_0'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(1311): analyzing architecture 'structure' of 'design_1_axi_interconnect_0_0'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(2041): analyzing entity 'design_1'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(2084): analyzing architecture 'structure' of 'design_1'
--VHDL-1481: Analyzing VHDL 2000 file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/s7_tdm114.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd'
I-VHDL-1012: s7_tdm114.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd(14): analyzing entity 'design_1_wrapper'
I-VHDL-1010: s7_tdm114.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd(49): analyzing architecture 'structure' of 'design_1_wrapper'
--BPS-0730: Status: Determining HDL top level units
--BPS-0730: Status: Running parse tree analysis phase 1
--BPS-0730: Status: Completed Running parse tree analysis phase 1
--BPS-0729: Status: Elaborating (phase 1) into library work using the VHDL elaborator on 'design_1_wrapper.structure'
I-VHDL-1067: s7_tdm114.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd(14): executing 'design_1_wrapper(STRUCTURE)'
--VHDL-1493: Restoring VHDL parse-tree 'unisim.iobuf' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/ieee_2008/unisim/unisim.vdbl'
I-VHDL-1067: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(2041): executing 'design_1_default(STRUCTURE)'
--VHDL-1493: Restoring VHDL parse-tree 'vl.vl_types' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/vhdl_packages/ieee_2008/bin/vl/vl_types.vdb'
I-VHDL-1399: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3131): going to verilog side to elaborate module 'design_1_CAM_interface_0_0'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_CAM_interface_0_0/synth/design_1_CAM_interface_0_0.v(58): compiling module 'design_1_CAM_interface_0_0'
--VERI-1503: Restoring Verilog parse-tree 'xilinx7_173.BUFG' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/sdbs/xilinx7_173/xilinx7_173.sdbl'
I-VHDL-1400: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3131): back to vhdl to continue elaboration
I-VHDL-1067: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_iic_0_0/synth/design_1_axi_iic_0_0.vhd(59): executing 'design_1_axi_iic_0_0_default(design_1_axi_iic_0_0_arch)'
I-VHDL-1067: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(6799): executing '\axi_iic(c_family="spartan7",c_iic_freq=10000,c_s_axi_aclk_freq_hz=81247969,c_default_value=XX"00")(1,8)\(RTL)'
I-VHDL-1067: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(6117): executing '\iic(c_num_iic_regs=18,c_s_axi_aclk_freq_hz=81247969,c_iic_freq=10000,c_gpo_width=1,c_family="spartan7",c_default_value=XX"00")(1,8)\(RTL)'
I-VHDL-1067: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(5601): executing '\axi_ipif_ssp1(c_num_iic_regs=18,c_family="spartan7")(1,8)\(RTL)'
I-VHDL-1067: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(2868): executing '\axi_lite_ipif(c_s_axi_addr_width=9,c_ard_addr_range_array=(XX"0000000000000000",XX"000000000000003F",XX"0000000000000040",XX"0000000000000043",XX"0000000000000100",XX"00000000000001FF"),c_ard_num_ce_array=(16,1,18),c_family="spartan7")(0,5)(0,63)(0,2)(1,8)\(imp)'
I-VHDL-1067: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(2268): executing '\slave_attachment(c_ard_addr_range_array=(XX"0000000000000000",XX"000000000000003F",XX"0000000000000040",XX"0000000000000043",XX"0000000000000100",XX"00000000000001FF"),c_ard_num_ce_array=(16,1,18),c_ipif_abus_width=9,c_dphase_timeout=8,c_family="spartan7")(0,5)(0,63)(0,2)(1,8)\(imp)'
W-VHDL-1200: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(2370): range is empty (null range)
I-VHDL-1067: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(1728): executing '\address_decoder(c_bus_awidth=9,c_ard_addr_range_array=(XX"0000000000000000",XX"000000000000003F",XX"0000000000000040",XX"0000000000000043",XX"0000000000000100",XX"00000000000001FF"),c_ard_num_ce_array=(16,1,18),c_family="nofamily")(0,5)(0,63)(0,2)(1,8)\(IMP)'
I-VHDL-1067: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(1514): executing '\pselect_f(c_ab=3,c_aw=9,c_bar="000000000")(0,8)(1,8)\(imp)'
I-VHDL-1067: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(1514): executing '\pselect_f(c_ab=4,c_aw=4,c_bar=(others=>'0'))(0,3)(1,8)\(imp)'
I-VHDL-1067: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(1514): executing '\pselect_f(c_ab=4,c_aw=4,c_bar="0001")(0,3)(1,8)\(imp)'
I-VHDL-1067: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(1514): executing '\pselect_f(c_ab=4,c_aw=4,c_bar="0010")(0,3)(1,8)\(imp)'
I-VHDL-1067: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(1514): executing '\pselect_f(c_ab=4,c_aw=4,c_bar="0011")(0,3)(1,8)\(imp)'
I-VHDL-1067: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(1514): executing '\pselect_f(c_ab=4,c_aw=4,c_bar="0100")(0,3)(1,8)\(imp)'
I-VHDL-1067: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(1514): executing '\pselect_f(c_ab=4,c_aw=4,c_bar="0101")(0,3)(1,8)\(imp)'
I-VHDL-1067: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(1514): executing '\pselect_f(c_ab=4,c_aw=4,c_bar="0110")(0,3)(1,8)\(imp)'
I-VHDL-1067: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(1514): executing '\pselect_f(c_ab=4,c_aw=4,c_bar="0111")(0,3)(1,8)\(imp)'
I-VHDL-1067: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(1514): executing '\pselect_f(c_ab=4,c_aw=4,c_bar="1000")(0,3)(1,8)\(imp)'
I-VHDL-1067: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(1514): executing '\pselect_f(c_ab=4,c_aw=4,c_bar="1001")(0,3)(1,8)\(imp)'
I-VHDL-1067: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(1514): executing '\pselect_f(c_ab=4,c_aw=4,c_bar="1010")(0,3)(1,8)\(imp)'
I-VHDL-1067: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(1514): executing '\pselect_f(c_ab=4,c_aw=4,c_bar="1011")(0,3)(1,8)\(imp)'
I-VHDL-1067: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(1514): executing '\pselect_f(c_ab=4,c_aw=4,c_bar="1100")(0,3)(1,8)\(imp)'
I-VHDL-1067: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(1514): executing '\pselect_f(c_ab=4,c_aw=4,c_bar="1101")(0,3)(1,8)\(imp)'
I-VHDL-1067: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(1514): executing '\pselect_f(c_ab=4,c_aw=4,c_bar="1110")(0,3)(1,8)\(imp)'
** Maximum message limit for message VHDL-1067 has been reached.
--VHDL-1493: Restoring VHDL parse-tree 'unisim.fdrse' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/ieee_2008/unisim/unisim.vdbl'
--VHDL-1493: Restoring VHDL parse-tree 'unisim.fdr' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/ieee_2008/unisim/unisim.vdbl'
--VHDL-1493: Restoring VHDL parse-tree 'ieee.vital_timing' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/vhdl_packages/ieee_2008/bin/ieee/vital_timing.vdb'
--VHDL-1493: Restoring VHDL parse-tree 'ieee.vital_primitives' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/vhdl_packages/ieee_2008/bin/ieee/vital_primitives.vdb'
--VHDL-1493: Restoring VHDL parse-tree 'unisim.vpkg' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/ieee_2008/unisim/unisim.vdbl'
--VHDL-1493: Restoring VHDL parse-tree 'unisim.fdre' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/ieee_2008/unisim/unisim.vdbl'
--VHDL-1493: Restoring VHDL parse-tree 'unisim.muxcy_l' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/ieee_2008/unisim/unisim.vdbl'
--VHDL-1493: Restoring VHDL parse-tree 'unisim.muxcy' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/ieee_2008/unisim/unisim.vdbl'
--VHDL-1493: Restoring VHDL parse-tree 'unisim.xorcy' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/ieee_2008/unisim/unisim.vdbl'
--VHDL-1493: Restoring VHDL parse-tree 'unisim.srl16e' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/ieee_2008/unisim/unisim.vdbl'
W-VHDL-1200: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(2370): range is empty (null range)
W-VHDL-1250: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(1925): 'design_1_xbar_0' remains a black box since it has no binding entity
I-VHDL-9002: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(1925): 'design_1_xbar_0' is declared in library 'work'.
I-VHDL-1399: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3317): going to verilog side to elaborate module 'design_1_axi_smc_0'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v(57): compiling module 'design_1_axi_smc_0'
W-VERI-1063: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_afc3_one_0.v(63): instantiating unknown module 'xlconstant_v1_1_5_xlconstant'
W-VERI-1063: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(287): instantiating unknown module 'sc_exit_v1_0_7_top'
W-VERI-1063: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_m00arn_0.sv(108): instantiating unknown module 'sc_node_v1_0_9_top'
W-VERI-1063: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(257): instantiating unknown module 'sc_sc2axi_v1_0_6_top'
W-VERI-1063: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(257): instantiating unknown module 'sc_axi2sc_v1_0_6_top'
W-VERI-1063: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(287): instantiating unknown module 'sc_mmu_v1_0_6_top'
W-VERI-1063: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(308): instantiating unknown module 'sc_si_converter_v1_0_6_top'
W-VERI-1063: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(314): instantiating unknown module 'sc_transaction_regulator_v1_0_7_top'
W-VERI-1063: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_arsw_0.sv(100): instantiating unknown module 'sc_switchboard_v1_0_5_top'
I-VERI-1231: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v(1171): going to vhdl side to elaborate design unit 'bd_afc3_psr_aclk_0'
--VHDL-1493: Restoring VHDL parse-tree 'unisim.srl16' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/ieee_2008/unisim/unisim.vdbl'
W-VHDL-1200: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd(1090): range is empty (null range)
I-VERI-1232: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v(1171): back to verilog to continue elaboration
I-VHDL-1400: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3317): back to vhdl to continue elaboration
W-VHDL-1200: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(2370): range is empty (null range)
I-VHDL-1399: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3428): going to verilog side to elaborate module 'design_1_axis_data_fifo_0_0'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v(57): compiling module 'design_1_axis_data_fifo_0_0'
W-VERI-1063: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v(131): instantiating unknown module 'axis_data_fifo_v1_1_18_axis_data_fifo'
I-VHDL-1400: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3428): back to vhdl to continue elaboration
I-VHDL-1399: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3454): going to verilog side to elaborate module 'design_1_clk_wiz_0_0'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v(74): compiling module 'design_1_clk_wiz_0_0'
--VERI-1503: Restoring Verilog parse-tree 'xilinx7_173.IBUF' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/sdbs/xilinx7_173/xilinx7_173.sdbl'
--VERI-1503: Restoring Verilog parse-tree 'xilinx7_173.MMCME2_ADV' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/sdbs/xilinx7_173/xilinx7_173.sdbl'
I-VHDL-1400: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3454): back to vhdl to continue elaboration
W-VHDL-1250: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3464): 'design_1_mdm_1_0' remains a black box since it has no binding entity
I-VHDL-9002: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3464): 'design_1_mdm_1_0' is declared in library 'work'.
W-VHDL-1250: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3477): 'design_1_microblaze_0_0' remains a black box since it has no binding entity
I-VHDL-9002: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3477): 'design_1_microblaze_0_0' is declared in library 'work'.
--VHDL-1493: Restoring VHDL parse-tree 'unisim.fds' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/ieee_2008/unisim/unisim.vdbl'
--VHDL-1493: Restoring VHDL parse-tree 'unisim.fdse' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/ieee_2008/unisim/unisim.vdbl'
W-VHDL-1250: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(923): 'design_1_lmb_bram_0' remains a black box since it has no binding entity
I-VHDL-9002: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(923): 'design_1_lmb_bram_0' is declared in library 'work'.
I-VHDL-1399: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3630): going to verilog side to elaborate module 'design_1_mig_7series_0_0'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0.v(70): compiling module 'design_1_mig_7series_0_0'
--VERI-1503: Restoring Verilog parse-tree 'xilinx7_173.IDELAYCTRL' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/sdbs/xilinx7_173/xilinx7_173.sdbl'
--VERI-1503: Restoring Verilog parse-tree 'xilinx7_173.PLLE2_ADV' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/sdbs/xilinx7_173/xilinx7_173.sdbl'
--VERI-1503: Restoring Verilog parse-tree 'xilinx7_173.BUFH' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/sdbs/xilinx7_173/xilinx7_173.sdbl'
--VERI-1503: Restoring Verilog parse-tree 'xilinx7_173.OBUF' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/sdbs/xilinx7_173/xilinx7_173.sdbl'
--VERI-1503: Restoring Verilog parse-tree 'xilinx7_173.RAM32M' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/sdbs/xilinx7_173/xilinx7_173.sdbl'
--VERI-1503: Restoring Verilog parse-tree 'xilinx7_173.glbl' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/sdbs/xilinx7_173/xilinx7_173.sdbl'
W-VERI-9001: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_fifo.v(92): expression 'C_EMPTY' size 32 truncated to fit in target size 4
W-VERI-9001: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_fifo.v(94): expression 'C_FULL' size 32 truncated to fit in target size 3
W-VERI-9001: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_fifo.v(95): expression 'C_FULL_PRE' size 32 truncated to fit in target size 3
W-VERI-9001: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_fifo.v(92): expression 'C_EMPTY' size 32 truncated to fit in target size 6
W-VERI-9001: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_fifo.v(94): expression 'C_FULL' size 32 truncated to fit in target size 5
W-VERI-9001: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_fifo.v(95): expression 'C_FULL_PRE' size 32 truncated to fit in target size 5
W-VERI-9001: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_fifo.v(92): expression 'C_EMPTY' size 32 truncated to fit in target size 6
W-VERI-9001: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_fifo.v(94): expression 'C_FULL' size 32 truncated to fit in target size 5
W-VERI-9001: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_fifo.v(95): expression 'C_FULL_PRE' size 32 truncated to fit in target size 5
--VERI-1503: Restoring Verilog parse-tree 'xilinx7_173.SRLC32E' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/sdbs/xilinx7_173/xilinx7_173.sdbl'
--VERI-1503: Restoring Verilog parse-tree 'xilinx7_173.OBUFT' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/sdbs/xilinx7_173/xilinx7_173.sdbl'
--VERI-1503: Restoring Verilog parse-tree 'xilinx7_173.IOBUF_INTERMDISABLE' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/sdbs/xilinx7_173/xilinx7_173.sdbl'
--VERI-1503: Restoring Verilog parse-tree 'xilinx7_173.IOBUFDS_INTERMDISABLE' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/sdbs/xilinx7_173/xilinx7_173.sdbl'
--VERI-1503: Restoring Verilog parse-tree 'xilinx7_173.PHY_CONTROL' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/sdbs/xilinx7_173/xilinx7_173.sdbl'
--VERI-1503: Restoring Verilog parse-tree 'xilinx7_173.PHASER_REF' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/sdbs/xilinx7_173/xilinx7_173.sdbl'
--VERI-1503: Restoring Verilog parse-tree 'xilinx7_173.XADC' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/sdbs/xilinx7_173/xilinx7_173.sdbl'
--VERI-1503: Restoring Verilog parse-tree 'xilinx7_173.BUFIO' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/sdbs/xilinx7_173/xilinx7_173.sdbl'
--VERI-1503: Restoring Verilog parse-tree 'xilinx7_173.PHASER_OUT_PHY' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/sdbs/xilinx7_173/xilinx7_173.sdbl'
--VERI-1503: Restoring Verilog parse-tree 'xilinx7_173.OUT_FIFO' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/sdbs/xilinx7_173/xilinx7_173.sdbl'
--VERI-1503: Restoring Verilog parse-tree 'xilinx7_173.ODDR' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/sdbs/xilinx7_173/xilinx7_173.sdbl'
--VERI-1503: Restoring Verilog parse-tree 'xilinx7_173.OBUFDS' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/sdbs/xilinx7_173/xilinx7_173.sdbl'
--VERI-1503: Restoring Verilog parse-tree 'xilinx7_173.PHASER_IN_PHY' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/sdbs/xilinx7_173/xilinx7_173.sdbl'
--VERI-1503: Restoring Verilog parse-tree 'xilinx7_173.IN_FIFO' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/sdbs/xilinx7_173/xilinx7_173.sdbl'
--VERI-1503: Restoring Verilog parse-tree 'xilinx7_173.OSERDESE2' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/sdbs/xilinx7_173/xilinx7_173.sdbl'
--VERI-1503: Restoring Verilog parse-tree 'xilinx7_173.ISERDESE2' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/sdbs/xilinx7_173/xilinx7_173.sdbl'
--VERI-1503: Restoring Verilog parse-tree 'xilinx7_173.IDELAYE2' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/sdbs/xilinx7_173/xilinx7_173.sdbl'
I-VHDL-1400: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3630): back to vhdl to continue elaboration
I-VHDL-1399: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3707): going to verilog side to elaborate module 'design_1_util_vector_logic_3_0'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_0/synth/design_1_util_vector_logic_3_0.v(57): compiling module 'design_1_util_vector_logic_3_0'
W-VERI-1063: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_0/synth/design_1_util_vector_logic_3_0.v(65): instantiating unknown module 'util_vector_logic_v2_0_1_util_vector_logic'
I-VHDL-1400: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3707): back to vhdl to continue elaboration
I-VHDL-1399: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3712): going to verilog side to elaborate module 'design_1_util_vector_logic_4_0'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_4_0/synth/design_1_util_vector_logic_4_0.v(57): compiling module 'design_1_util_vector_logic_4_0'
I-VHDL-1400: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3712): back to vhdl to continue elaboration
I-VHDL-1399: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3717): going to verilog side to elaborate module 'design_1_v_axi4s_vid_out_0_0'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v(58): compiling module 'design_1_v_axi4s_vid_out_0_0'
W-VERI-1063: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v(153): instantiating unknown module 'v_axi4s_vid_out_v4_0_9'
I-VHDL-1400: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3717): back to vhdl to continue elaboration
I-VHDL-1399: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3750): going to verilog side to elaborate module 'design_1_v_demosaic_0_0'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v(57): compiling module 'design_1_v_demosaic_0_0'
W-VERI-1063: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v(187): instantiating unknown module 'design_1_v_demosaic_0_0_v_demosaic'
I-VHDL-1400: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3750): back to vhdl to continue elaboration
W-VHDL-1250: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3791): 'design_1_v_tc_0_0' remains a black box since it has no binding entity
I-VHDL-9002: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3791): 'design_1_v_tc_0_0' is declared in library 'work'.
I-VHDL-1399: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3826): going to verilog side to elaborate module 'design_1_v_vid_in_axi4s_0_0'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v(57): compiling module 'design_1_v_vid_in_axi4s_0_0'
W-VERI-1063: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v(153): instantiating unknown module 'v_vid_in_axi4s_v4_0_8'
I-VHDL-1400: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3826): back to vhdl to continue elaboration
I-VHDL-1399: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3857): going to verilog side to elaborate module 'design_1_xlconstant_0_0'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v(57): compiling module 'design_1_xlconstant_0_0'
I-VHDL-1400: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3857): back to vhdl to continue elaboration
I-VHDL-1399: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/vhdl/zed_ali3_controller.vhd(129): going to verilog side to elaborate module 'zed_ali3_controller_core'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/verilog/zed_ali3_controller_core.v(50): compiling module 'zed_ali3_controller_core(C_PIXEL_CLOCK_RATE=0)'
--VERI-1503: Restoring Verilog parse-tree 'xilinx7_173.FDP' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/sdbs/xilinx7_173/xilinx7_173.sdbl'
--VERI-1503: Restoring Verilog parse-tree 'xilinx7_173.FDPE' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/sdbs/xilinx7_173/xilinx7_173.sdbl'
I-VERI-1231: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/verilog/zed_ali3_controller_core.v(106): going to vhdl side to elaborate design unit 'clock_generator_pll_7_to_1_diff_sdr'
--VHDL-1493: Restoring VHDL parse-tree 'unisim.mmcm_adv' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/ieee_2008/unisim/unisim.vdbl'
--VHDL-1493: Restoring VHDL parse-tree 'ieee.std_logic_signed' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/vhdl_packages/ieee_2008/bin/ieee/std_logic_signed.vdb'
--VHDL-1493: Restoring VHDL parse-tree 'unisim.bufg' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/ieee_2008/unisim/unisim.vdbl'
--VHDL-1493: Restoring VHDL parse-tree 'unisim.bufio' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/ieee_2008/unisim/unisim.vdbl'
I-VERI-1232: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/verilog/zed_ali3_controller_core.v(106): back to verilog to continue elaboration
I-VERI-1231: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/verilog/zed_ali3_controller_core.v(207): going to vhdl side to elaborate design unit 'serdes_7_to_1_diff_sdr'
--VHDL-1493: Restoring VHDL parse-tree 'unisim.obufds' from 'C:/Program Files/Blue Pearl Software, Inc/Blue Pearl Visual Verification Environment x64/FPGALibraries/Xilinx/xilinx_v720173_packages/ieee_2008/unisim/unisim.vdbl'
I-VHDL-1399: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/vhdl/serdes_7_to_1_diff_sdr.vhd(124): going to verilog side to elaborate module 'OSERDESE2'
I-VHDL-1400: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/vhdl/serdes_7_to_1_diff_sdr.vhd(124): back to vhdl to continue elaboration
I-VHDL-1399: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/vhdl/serdes_7_to_1_diff_sdr.vhd(124): going to verilog side to elaborate module 'OSERDESE2'
I-VHDL-1400: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/vhdl/serdes_7_to_1_diff_sdr.vhd(124): back to vhdl to continue elaboration
I-VHDL-1399: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/vhdl/serdes_7_to_1_diff_sdr.vhd(124): going to verilog side to elaborate module 'OSERDESE2'
I-VHDL-1400: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/vhdl/serdes_7_to_1_diff_sdr.vhd(124): back to vhdl to continue elaboration
I-VHDL-1399: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/vhdl/serdes_7_to_1_diff_sdr.vhd(124): going to verilog side to elaborate module 'OSERDESE2'
I-VHDL-1400: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/vhdl/serdes_7_to_1_diff_sdr.vhd(124): back to vhdl to continue elaboration
I-VHDL-1399: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/vhdl/serdes_7_to_1_diff_sdr.vhd(166): going to verilog side to elaborate module 'OSERDESE2'
I-VHDL-1400: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/vhdl/serdes_7_to_1_diff_sdr.vhd(166): back to vhdl to continue elaboration
I-VERI-1232: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/verilog/zed_ali3_controller_core.v(207): back to verilog to continue elaboration
I-VHDL-1400: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/vhdl/zed_ali3_controller.vhd(129): back to vhdl to continue elaboration
E-VERI-1128: vivado_2017_3/verilog/unisim/OBUF.v(44): 'glbl' is not declared
W-VERI-1330: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1671): actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes'
W-VERI-1330: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1679): actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes'
W-VERI-1330: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v(1340): actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes'
--BPS-0730: Status: Running parse tree analysis phase 3
--BPS-0730: Status: Completed Running parse tree analysis phase 3
E-BPS-0723: Module: 'design_1_wrapper.structure' Problem elaborating design_1_wrapper.structure into library work. Please see previous messages.
--BPS-0730: Status: Finished Elaborating (phase 1).
--BPS-0729: Status: Elaborating (phase 2) into library work using the VHDL elaborator on 'design_1_wrapper.structure'
W-VHDL-1303: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3059): using initial value  for 'nlw_zed_ali3_controller_0_video_data_unconnected' since it is never assigned
I-VHDL-1399: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3131): going to verilog side to elaborate module '\design_1_CAM_interface_0_0\'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_CAM_interface_0_0/synth/design_1_CAM_interface_0_0.v(58): compiling module 'design_1_CAM_interface_0_0'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/099c/MT9M114.v(26): compiling module 'CAM_interface_default'
W-ELAB-1002: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/099c/MT9M114.v(53): Module: 'CAM_interface_default' net 'cam_de' does not have a driver
I-VHDL-1400: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3131): back to vhdl to continue elaboration
W-VHDL-1200: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(2370): range is empty (null range)
I-VHDL-1172: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(2586): others clause is never selected
W-ELAB-1002: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(1917): Module: '\reg_interface(c_scl_inertial_delay=0,c_s_axi_aclk_freq_hz=81247969,c_iic_freq=10000,c_gpo_width=1,c_s_axi_addr_width=9,c_size=13,c_num_iic_regs=18,c_default_value=XX"00")\(RTL)' net 'ten_adr_i[5]' does not have a driver
W-ELAB-1002: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(1917): Module: '\reg_interface(c_scl_inertial_delay=0,c_s_axi_aclk_freq_hz=81247969,c_iic_freq=10000,c_gpo_width=1,c_s_axi_addr_width=9,c_size=13,c_num_iic_regs=18,c_default_value=XX"00")\(RTL)' net 'ten_adr_i[6]' does not have a driver
W-ELAB-1002: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(1917): Module: '\reg_interface(c_scl_inertial_delay=0,c_s_axi_aclk_freq_hz=81247969,c_iic_freq=10000,c_gpo_width=1,c_s_axi_addr_width=9,c_size=13,c_num_iic_regs=18,c_default_value=XX"00")\(RTL)' net 'ten_adr_i[7]' does not have a driver
W-ELAB-1002: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(1941): Module: '\reg_interface(c_scl_inertial_delay=0,c_s_axi_aclk_freq_hz=81247969,c_iic_freq=10000,c_gpo_width=1,c_s_axi_addr_width=9,c_size=13,c_num_iic_regs=18,c_default_value=XX"00")\(RTL)' net 'rback_data[0]' does not have a driver
W-ELAB-1002: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(1941): Module: '\reg_interface(c_scl_inertial_delay=0,c_s_axi_aclk_freq_hz=81247969,c_iic_freq=10000,c_gpo_width=1,c_s_axi_addr_width=9,c_size=13,c_num_iic_regs=18,c_default_value=XX"00")\(RTL)' net 'rback_data[1]' does not have a driver
W-ELAB-1002: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(1941): Module: '\reg_interface(c_scl_inertial_delay=0,c_s_axi_aclk_freq_hz=81247969,c_iic_freq=10000,c_gpo_width=1,c_s_axi_addr_width=9,c_size=13,c_num_iic_regs=18,c_default_value=XX"00")\(RTL)' net 'rback_data[2]' does not have a driver
W-ELAB-1002: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(1941): Module: '\reg_interface(c_scl_inertial_delay=0,c_s_axi_aclk_freq_hz=81247969,c_iic_freq=10000,c_gpo_width=1,c_s_axi_addr_width=9,c_size=13,c_num_iic_regs=18,c_default_value=XX"00")\(RTL)' net 'rback_data[3]' does not have a driver
W-ELAB-1002: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(1941): Module: '\reg_interface(c_scl_inertial_delay=0,c_s_axi_aclk_freq_hz=81247969,c_iic_freq=10000,c_gpo_width=1,c_s_axi_addr_width=9,c_size=13,c_num_iic_regs=18,c_default_value=XX"00")\(RTL)' net 'rback_data[4]' does not have a driver
W-ELAB-1002: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(1941): Module: '\reg_interface(c_scl_inertial_delay=0,c_s_axi_aclk_freq_hz=81247969,c_iic_freq=10000,c_gpo_width=1,c_s_axi_addr_width=9,c_size=13,c_num_iic_regs=18,c_default_value=XX"00")\(RTL)' net 'rback_data[5]' does not have a driver
W-ELAB-1002: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(1941): Module: '\reg_interface(c_scl_inertial_delay=0,c_s_axi_aclk_freq_hz=81247969,c_iic_freq=10000,c_gpo_width=1,c_s_axi_addr_width=9,c_size=13,c_num_iic_regs=18,c_default_value=XX"00")\(RTL)' net 'rback_data[6]' does not have a driver
W-ELAB-1002: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(1941): Module: '\reg_interface(c_scl_inertial_delay=0,c_s_axi_aclk_freq_hz=81247969,c_iic_freq=10000,c_gpo_width=1,c_s_axi_addr_width=9,c_size=13,c_num_iic_regs=18,c_default_value=XX"00")\(RTL)' net 'rback_data[7]' does not have a driver
W-ELAB-1002: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(1941): Module: '\reg_interface(c_scl_inertial_delay=0,c_s_axi_aclk_freq_hz=81247969,c_iic_freq=10000,c_gpo_width=1,c_s_axi_addr_width=9,c_size=13,c_num_iic_regs=18,c_default_value=XX"00")\(RTL)' net 'rback_data[8]' does not have a driver
W-ELAB-1002: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(1941): Module: '\reg_interface(c_scl_inertial_delay=0,c_s_axi_aclk_freq_hz=81247969,c_iic_freq=10000,c_gpo_width=1,c_s_axi_addr_width=9,c_size=13,c_num_iic_regs=18,c_default_value=XX"00")\(RTL)' net 'rback_data[9]' does not have a driver
W-ELAB-1002: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(1941): Module: '\reg_interface(c_scl_inertial_delay=0,c_s_axi_aclk_freq_hz=81247969,c_iic_freq=10000,c_gpo_width=1,c_s_axi_addr_width=9,c_size=13,c_num_iic_regs=18,c_default_value=XX"00")\(RTL)' net 'rback_data[10]' does not have a driver
W-ELAB-1002: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(1941): Module: '\reg_interface(c_scl_inertial_delay=0,c_s_axi_aclk_freq_hz=81247969,c_iic_freq=10000,c_gpo_width=1,c_s_axi_addr_width=9,c_size=13,c_num_iic_regs=18,c_default_value=XX"00")\(RTL)' net 'rback_data[11]' does not have a driver
W-ELAB-1002: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(1941): Module: '\reg_interface(c_scl_inertial_delay=0,c_s_axi_aclk_freq_hz=81247969,c_iic_freq=10000,c_gpo_width=1,c_s_axi_addr_width=9,c_size=13,c_num_iic_regs=18,c_default_value=XX"00")\(RTL)' net 'rback_data[12]' does not have a driver
W-ELAB-1002: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(1941): Module: '\reg_interface(c_scl_inertial_delay=0,c_s_axi_aclk_freq_hz=81247969,c_iic_freq=10000,c_gpo_width=1,c_s_axi_addr_width=9,c_size=13,c_num_iic_regs=18,c_default_value=XX"00")\(RTL)' net 'rback_data[13]' does not have a driver
W-ELAB-1002: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(1941): Module: '\reg_interface(c_scl_inertial_delay=0,c_s_axi_aclk_freq_hz=81247969,c_iic_freq=10000,c_gpo_width=1,c_s_axi_addr_width=9,c_size=13,c_num_iic_regs=18,c_default_value=XX"00")\(RTL)' net 'rback_data[14]' does not have a driver
W-ELAB-1002: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(1941): Module: '\reg_interface(c_scl_inertial_delay=0,c_s_axi_aclk_freq_hz=81247969,c_iic_freq=10000,c_gpo_width=1,c_s_axi_addr_width=9,c_size=13,c_num_iic_regs=18,c_default_value=XX"00")\(RTL)' net 'rback_data[15]' does not have a driver
W-ELAB-1002: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(1941): Module: '\reg_interface(c_scl_inertial_delay=0,c_s_axi_aclk_freq_hz=81247969,c_iic_freq=10000,c_gpo_width=1,c_s_axi_addr_width=9,c_size=13,c_num_iic_regs=18,c_default_value=XX"00")\(RTL)' net 'rback_data[16]' does not have a driver
W-ELAB-1002: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(1941): Module: '\reg_interface(c_scl_inertial_delay=0,c_s_axi_aclk_freq_hz=81247969,c_iic_freq=10000,c_gpo_width=1,c_s_axi_addr_width=9,c_size=13,c_num_iic_regs=18,c_default_value=XX"00")\(RTL)' net 'rback_data[17]' does not have a driver
W-ELAB-1002: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(1941): Module: '\reg_interface(c_scl_inertial_delay=0,c_s_axi_aclk_freq_hz=81247969,c_iic_freq=10000,c_gpo_width=1,c_s_axi_addr_width=9,c_size=13,c_num_iic_regs=18,c_default_value=XX"00")\(RTL)' net 'rback_data[18]' does not have a driver
W-ELAB-1002: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(1941): Module: '\reg_interface(c_scl_inertial_delay=0,c_s_axi_aclk_freq_hz=81247969,c_iic_freq=10000,c_gpo_width=1,c_s_axi_addr_width=9,c_size=13,c_num_iic_regs=18,c_default_value=XX"00")\(RTL)' net 'rback_data[19]' does not have a driver
W-ELAB-1002: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(1941): Module: '\reg_interface(c_scl_inertial_delay=0,c_s_axi_aclk_freq_hz=81247969,c_iic_freq=10000,c_gpo_width=1,c_s_axi_addr_width=9,c_size=13,c_num_iic_regs=18,c_default_value=XX"00")\(RTL)' net 'rback_data[20]' does not have a driver
** Maximum message limit for message ELAB-1002 has been reached.
I-VHDL-1172: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(3592): others clause is never selected
I-VHDL-1172: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(4569): others clause is never selected
W-VHDL-1200: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(2370): range is empty (null range)
I-VHDL-1172: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(2586): others clause is never selected
W-VHDL-1250: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(1312): 'design_1_xbar_0' remains a black box since it has no binding entity
I-VHDL-9002: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(1312): 'design_1_xbar_0' is declared in library 'work'.
I-VHDL-1399: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3317): going to verilog side to elaborate module 'design_1_axi_smc_0'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/synth/design_1_axi_smc_0.v(57): compiling module 'design_1_axi_smc_0'
W-VERI-1927: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v(1056): port 'M01_SC_B_info' remains unconnected for this instance
W-VERI-1927: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v(1056): port 'M01_SC_B_payld' remains unconnected for this instance
W-VERI-1927: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v(1056): port 'M01_SC_B_req' remains unconnected for this instance
W-VERI-1927: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v(1056): port 'M01_SC_B_send' remains unconnected for this instance
W-VERI-1927: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v(1056): port 'S01_SC_AW_recv' remains unconnected for this instance
W-VERI-1927: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v(1056): port 'S01_SC_W_recv' remains unconnected for this instance
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v(10): compiling module 'bd_afc3'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v(1130): compiling module 'clk_map_imp_5Y9LOC'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_afc3_one_0.v(57): compiling module 'bd_afc3_one_0'
I-BPS-0888: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_afc3_one_0.v(63): Module: 'xlconstant_v1_1_5_xlconstant' Creating black-box module 'xlconstant_v1_1_5_xlconstant' due to previous errors and configurations settings.
W-VERI-1063: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_afc3_one_0.v(63): instantiating unknown module 'xlconstant_v1_1_5_xlconstant'
I-VERI-1231: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v(1171): going to vhdl side to elaborate design unit 'bd_afc3_psr_aclk_0_default'
I-VERI-1232: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v(1171): back to verilog to continue elaboration
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v(1180): compiling module 'm00_exit_pipeline_imp_1TZX5BB'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(58): compiling module 'bd_afc3_m00e_0'
I-BPS-0888: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(287): Module: 'sc_exit_v1_0_7_top' Creating black-box module 'sc_exit_v1_0_7_top' due to previous errors and configurations settings.
W-VERI-1063: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(287): instantiating unknown module 'sc_exit_v1_0_7_top'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v(1551): compiling module 'm00_nodes_imp_1GOYQYZ'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_m00arn_0.sv(58): compiling module 'bd_afc3_m00arn_0'
I-BPS-0888: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_m00arn_0.sv(108): Module: 'sc_node_v1_0_9_top' Creating black-box module 'sc_node_v1_0_9_top' due to previous errors and configurations settings.
W-VERI-1063: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_m00arn_0.sv(108): instantiating unknown module 'sc_node_v1_0_9_top'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_m00awn_0.sv(58): compiling module 'bd_afc3_m00awn_0'
I-BPS-0888: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_m00awn_0.sv(118): Module: 'sc_node_v1_0_9_top' Creating black-box module 'sc_node_v1_0_9_top' due to previous errors and configurations settings.
W-VERI-1063: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_m00awn_0.sv(118): instantiating unknown module 'sc_node_v1_0_9_top'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_m00bn_0.sv(58): compiling module 'bd_afc3_m00bn_0'
I-BPS-0888: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_m00bn_0.sv(108): Module: 'sc_node_v1_0_9_top' Creating black-box module 'sc_node_v1_0_9_top' due to previous errors and configurations settings.
W-VERI-1063: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_m00bn_0.sv(108): instantiating unknown module 'sc_node_v1_0_9_top'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_m00rn_0.sv(58): compiling module 'bd_afc3_m00rn_0'
I-BPS-0888: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_m00rn_0.sv(108): Module: 'sc_node_v1_0_9_top' Creating black-box module 'sc_node_v1_0_9_top' due to previous errors and configurations settings.
W-VERI-1063: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_m00rn_0.sv(108): instantiating unknown module 'sc_node_v1_0_9_top'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_m00wn_0.sv(58): compiling module 'bd_afc3_m00wn_0'
I-BPS-0888: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_m00wn_0.sv(118): Module: 'sc_node_v1_0_9_top' Creating black-box module 'sc_node_v1_0_9_top' due to previous errors and configurations settings.
W-VERI-1063: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_m00wn_0.sv(118): instantiating unknown module 'sc_node_v1_0_9_top'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(58): compiling module 'bd_afc3_m00s2a_0'
I-BPS-0888: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(257): Module: 'sc_sc2axi_v1_0_6_top' Creating black-box module 'sc_sc2axi_v1_0_6_top' due to previous errors and configurations settings.
W-VERI-1063: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(257): instantiating unknown module 'sc_sc2axi_v1_0_6_top'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(58): compiling module 'bd_afc3_s00a2s_0'
I-BPS-0888: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(257): Module: 'sc_axi2sc_v1_0_6_top' Creating black-box module 'sc_axi2sc_v1_0_6_top' due to previous errors and configurations settings.
W-VERI-1063: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(257): instantiating unknown module 'sc_axi2sc_v1_0_6_top'
W-VERI-1927: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v(2384): port 'm_axi_awsize' remains unconnected for this instance
W-VERI-1927: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v(2384): port 'm_axi_arsize' remains unconnected for this instance
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v(1856): compiling module 's00_entry_pipeline_imp_USCCV8'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(58): compiling module 'bd_afc3_s00mmu_0'
I-BPS-0888: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(287): Module: 'sc_mmu_v1_0_6_top' Creating black-box module 'sc_mmu_v1_0_6_top' due to previous errors and configurations settings.
W-VERI-1063: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(287): instantiating unknown module 'sc_mmu_v1_0_6_top'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(58): compiling module 'bd_afc3_s00sic_0'
I-BPS-0888: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(308): Module: 'sc_si_converter_v1_0_6_top' Creating black-box module 'sc_si_converter_v1_0_6_top' due to previous errors and configurations settings.
W-VERI-1063: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(308): instantiating unknown module 'sc_si_converter_v1_0_6_top'
** Maximum message limit for message VERI-1063 has been reached.
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(58): compiling module 'bd_afc3_s00tr_0'
I-BPS-0888: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(314): Module: 'sc_transaction_regulator_v1_0_7_top' Creating black-box module 'sc_transaction_regulator_v1_0_7_top' due to previous errors and configurations settings.
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v(2467): compiling module 's00_nodes_imp_Y7M43I'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_sarn_0.sv(58): compiling module 'bd_afc3_sarn_0'
I-BPS-0888: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_sarn_0.sv(108): Module: 'sc_node_v1_0_9_top' Creating black-box module 'sc_node_v1_0_9_top' due to previous errors and configurations settings.
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_sawn_0.sv(58): compiling module 'bd_afc3_sawn_0'
I-BPS-0888: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_sawn_0.sv(108): Module: 'sc_node_v1_0_9_top' Creating black-box module 'sc_node_v1_0_9_top' due to previous errors and configurations settings.
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_sbn_0.sv(58): compiling module 'bd_afc3_sbn_0'
I-BPS-0888: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_sbn_0.sv(108): Module: 'sc_node_v1_0_9_top' Creating black-box module 'sc_node_v1_0_9_top' due to previous errors and configurations settings.
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_srn_0.sv(58): compiling module 'bd_afc3_srn_0'
I-BPS-0888: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_srn_0.sv(108): Module: 'sc_node_v1_0_9_top' Creating black-box module 'sc_node_v1_0_9_top' due to previous errors and configurations settings.
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_swn_0.sv(58): compiling module 'bd_afc3_swn_0'
I-BPS-0888: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_swn_0.sv(108): Module: 'sc_node_v1_0_9_top' Creating black-box module 'sc_node_v1_0_9_top' due to previous errors and configurations settings.
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(58): compiling module 'bd_afc3_s01a2s_0'
W-VERI-1927: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v(3010): port 'm_axi_arsize' remains unconnected for this instance
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v(2763): compiling module 's01_entry_pipeline_imp_1W4H5O0'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(58): compiling module 'bd_afc3_s01mmu_0'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(58): compiling module 'bd_afc3_s01sic_0'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(58): compiling module 'bd_afc3_s01tr_0'
I-BPS-0888: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(182): Module: 'sc_transaction_regulator_v1_0_7_top' Creating black-box module 'sc_transaction_regulator_v1_0_7_top' due to previous errors and configurations settings.
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v(3050): compiling module 's01_nodes_imp_1RW0SI0'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_sarn_1.sv(58): compiling module 'bd_afc3_sarn_1'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_srn_1.sv(58): compiling module 'bd_afc3_srn_1'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/synth/bd_afc3.v(3181): compiling module 'switchboards_imp_4N4PBE'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_arsw_0.sv(57): compiling module 'bd_afc3_arsw_0'
I-BPS-0888: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_arsw_0.sv(100): Module: 'sc_switchboard_v1_0_5_top' Creating black-box module 'sc_switchboard_v1_0_5_top' due to previous errors and configurations settings.
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_awsw_0.sv(57): compiling module 'bd_afc3_awsw_0'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_bsw_0.sv(57): compiling module 'bd_afc3_bsw_0'
I-BPS-0888: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_bsw_0.sv(100): Module: 'sc_switchboard_v1_0_5_top' Creating black-box module 'sc_switchboard_v1_0_5_top' due to previous errors and configurations settings.
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_rsw_0.sv(57): compiling module 'bd_afc3_rsw_0'
I-BPS-0888: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_rsw_0.sv(100): Module: 'sc_switchboard_v1_0_5_top' Creating black-box module 'sc_switchboard_v1_0_5_top' due to previous errors and configurations settings.
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_wsw_0.sv(57): compiling module 'bd_afc3_wsw_0'
I-BPS-0888: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_wsw_0.sv(100): Module: 'sc_switchboard_v1_0_5_top' Creating black-box module 'sc_switchboard_v1_0_5_top' due to previous errors and configurations settings.
I-VHDL-1400: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3317): back to vhdl to continue elaboration
W-VHDL-1200: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(2370): range is empty (null range)
I-VHDL-1172: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(2586): others clause is never selected
I-VHDL-1399: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3428): going to verilog side to elaborate module 'design_1_axis_data_fifo_0_0'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v(57): compiling module 'design_1_axis_data_fifo_0_0'
I-BPS-0888: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v(131): Module: 'axis_data_fifo_v1_1_18_axis_data_fifo' Creating black-box module 'axis_data_fifo_v1_1_18_axis_data_fifo' due to previous errors and configurations settings.
I-VHDL-1400: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3428): back to vhdl to continue elaboration
I-VHDL-1399: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3454): going to verilog side to elaborate module 'design_1_clk_wiz_0_0'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v(74): compiling module 'design_1_clk_wiz_0_0'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v(72): compiling module 'design_1_clk_wiz_0_0_clk_wiz'
I-VHDL-1400: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3454): back to vhdl to continue elaboration
W-VHDL-1250: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(2277): 'design_1_mdm_1_0' remains a black box since it has no binding entity
I-VHDL-9002: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(2277): 'design_1_mdm_1_0' is declared in library 'work'.
W-VHDL-1250: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(2291): 'design_1_microblaze_0_0' remains a black box since it has no binding entity
I-VHDL-9002: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(2291): 'design_1_microblaze_0_0' is declared in library 'work'.
W-VHDL-1250: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(652): 'design_1_lmb_bram_0' remains a black box since it has no binding entity
I-VHDL-9002: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(652): 'design_1_lmb_bram_0' is declared in library 'work'.
I-VHDL-1399: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3630): going to verilog side to elaborate module 'design_1_mig_7series_0_0'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0.v(70): compiling module 'design_1_mig_7series_0_0'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v(75): compiling module 'design_1_mig_7series_0_0_mig_default'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v(80): compiling module 'mig_7series_v4_1_iodelay_ctrl(TCQ=100,IODELAY_GRP0="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",IODELAY_GRP1="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1",REFCLK_TYPE="NO_BUFFER",SYSCLK_TYPE="NO_BUFFER",SYS_RST_PORT="FALSE",RST_ACT_LOW=1,DIFF_TERM_REFCLK="TRUE",FPGA_SPEED_GRADE=1,REF_CLK_MMCM_IODELAY_CTRL="FALSE")'
W-VERI-2371: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v(332): delay control is not supported for synthesis
W-VERI-2371: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v(334): delay control is not supported for synthesis
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v(68): compiling module 'mig_7series_v4_1_clk_ibuf(SYSCLK_TYPE="NO_BUFFER",DIFF_TERM_SYSCLK="TRUE")'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v(69): compiling module 'mig_7series_v4_1_tempmon(TCQ=100,TEMP_MON_CONTROL="INTERNAL",XADC_CLK_PERIOD=5000,tTEMPSAMPLE=10000000)'
W-VERI-2371: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v(151): delay control is not supported for synthesis
W-VERI-2371: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v(152): delay control is not supported for synthesis
W-VERI-2371: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v(153): delay control is not supported for synthesis
W-VERI-2371: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v(154): delay control is not supported for synthesis
W-VERI-2371: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v(155): delay control is not supported for synthesis
W-VERI-2371: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v(157): delay control is not supported for synthesis
W-VERI-2371: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v(163): delay control is not supported for synthesis
W-VERI-2371: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v(165): delay control is not supported for synthesis
W-VERI-2371: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v(169): delay control is not supported for synthesis
W-VERI-2371: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v(226): delay control is not supported for synthesis
W-VERI-2371: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v(228): delay control is not supported for synthesis
W-VERI-2371: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v(233): delay control is not supported for synthesis
W-VERI-2371: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v(235): delay control is not supported for synthesis
W-VERI-2371: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v(239): delay control is not supported for synthesis
W-VERI-2371: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v(272): delay control is not supported for synthesis
W-VERI-2371: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v(274): delay control is not supported for synthesis
W-VERI-2371: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v(279): delay control is not supported for synthesis
W-VERI-2371: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v(281): delay control is not supported for synthesis
W-VERI-2371: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v(286): delay control is not supported for synthesis
W-VERI-2371: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v(288): delay control is not supported for synthesis
W-VERI-2371: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v(293): delay control is not supported for synthesis
W-VERI-2371: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v(294): delay control is not supported for synthesis
W-VERI-2371: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v(297): delay control is not supported for synthesis
** Maximum message limit for message VERI-2371 has been reached.
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v(78): compiling module 'mig_7series_v4_1_infrastructure(TCQ=100,CLKIN_PERIOD=10000,nCK_PER_CLK=4,SYSCLK_TYPE="NO_BUFFER",UI_EXTRA_CLOCKS="TRUE",CLKFBOUT_MULT=13,DIVCLK_DIVIDE=1,CLKOUT0_PHASE=0.0,CLKOUT0_DIVIDE=2,CLKOUT1_DIVIDE=4,CLKOUT2_DIVIDE=64,CLKOUT3_DIVIDE=16,MMCM_VCO=649,MMCM_MULT_F=8,MMCM_DIVCLK_DIVIDE=1,MMCM_CLKOUT0_EN="TRUE",MMCM_CLKOUT1_EN="FALSE",MMCM_CLKOUT2_EN="FALSE",MMCM_CLKOUT3_EN="FALSE",MMCM_CLKOUT4_EN="FALSE",MMCM_CLKOUT0_DIVIDE=3.25,MMCM_CLKOUT1_DIVIDE=1,MMCM_CLKOUT2_DIVIDE=1,MMCM_CLKOUT3_DIVIDE=1,MMCM_CLKOUT4_DIVIDE=1,RST_ACT_LOW=1,tCK=3077,MEM_TYPE="DDR3")'
I-ELAB-9001: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v(306): Module: 'mig_7series_v4_1_infrastructure(TCQ=100,CLKIN_PERIOD=10000,nCK_PER_CLK=4,SYSCLK_TYPE="NO_BUFFER",UI_EXTRA_CLOCKS="TRUE",CLKFBOUT_MULT=13,DIVCLK_DIVIDE=1,CLKOUT0_PHASE=0.0,CLKOUT0_DIVIDE=2,CLKOUT1_DIVIDE=4,CLKOUT2_DIVIDE=64,CLKOUT3_DIVIDE=16,MMCM_VCO=649,MMCM_MULT_F=8,MMCM_DIVCLK_DIVIDE=1,MMCM_CLKOUT0_EN="TRUE",MMCM_CLKOUT1_EN="FALSE",MMCM_CLKOUT2_EN="FALSE",MMCM_CLKOUT3_EN="FALSE",MMCM_CLKOUT4_EN="FALSE",MMCM_CLKOUT0_DIVIDE=3.25,MMCM_CLKOUT1_DIVIDE=1,MMCM_CLKOUT2_DIVIDE=1,MMCM_CLKOUT3_DIVIDE=1,MMCM_CLKOUT4_DIVIDE=1,RST_ACT_LOW=1,tCK=3077,MEM_TYPE="DDR3")' unconnected input port 'CLKIN2' is not connected on this instance
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_axi.v(72): compiling module 'mig_7series_v4_1_memc_ui_top_axi(TCQ=100,DDR3_VDD_OP_VOLT="135",PAYLOAD_WIDTH=16,ADDR_CMD_MODE="1T",AL="0",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",BURST_TYPE="SEQ",CA_MIRROR="OFF",CK_WIDTH=1,CL=5,COL_WIDTH=10,CMD_PIPE_PLUS1="ON",CS_WIDTH=1,CKE_WIDTH=1,CWL=5,DATA_WIDTH=16,DATA_BUF_ADDR_WIDTH=5,DM_WIDTH=2,DQ_CNT_WIDTH=4,DQ_WIDTH=16,DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_TYPE="DDR3",DRAM_WIDTH=8,ECC="OFF",ECC_WIDTH=0,ECC_TEST="OFF",MC_ERR_ADDR_WIDTH=28,MASTER_PHY_CTL=0,nAL=0,nBANK_MACHS=4,nCK_PER_CLK=4,nCS_PER_RANK=1,ORDERING="NORM",IBUF_LPWR_MODE="OFF",BANK_TYPE="HR_IO",DATA_IO_PRIM_TYPE="HR_LP",DATA_IO_IDLE_PWRDWN="ON",IODELAY_GRP0="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",IODELAY_GRP1="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1",FPGA_SPEED_GRADE=1,OUTPUT_DRV="LOW",REG_CTRL="OFF",RTT_NOM="40",RTT_WR="OFF",STARVE_LIMIT=2,tCK=3077,tCKE=5625,tFAW=45000,tPRDI=1000000,tRAS=36000,tRCD=13500,tREFI=7800000,tRFC=160000,tRP=13500,tRRD=7500,tRTP=7500,tWTR=7500,tZQI=128000000,tZQCS=64,USER_REFRESH="OFF",TEMP_MON_EN="ON",WRLVL="ON",DEBUG_PORT="OFF",CAL_WIDTH="HALF",RANK_WIDTH=1,RANKS=1,ODT_WIDTH=1,ROW_WIDTH=14,ADDR_WIDTH=28,APP_MASK_WIDTH=16,APP_DATA_WIDTH=128,BYTE_LANES_B0=4'b1111,BYTE_LANES_B1=4'b0000,BYTE_LANES_B2=4'b0000,BYTE_LANES_B3=4'b0000,BYTE_LANES_B4=4'b0000,DATA_CTL_B0=4'b1100,DATA_CTL_B1=4'b0000,DATA_CTL_B2=4'b0000,DATA_CTL_B3=4'b0000,DATA_CTL_B4=4'b0000,PHY_0_BITLANES=48'b001111111110001111111101111111111111101111111111,PHY_1_BITLANES=48'b000000000000000000000000000000000000000000000000,PHY_2_BITLANES=48'b000000000000000000000000000000000000000000000000,CK_BYTE_MAP=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,ADDR_MAP=192'b000000000000000000000000000000000000000000000010000000000100000000001001000000000111000000000001000000000101000000000110000000000011000000010000000000010010000000010100000000010001000000011010,BANK_MAP=36'b000000011011000000010111000000010011,CAS_MAP=12'b000000010101,CKE_ODT_BYTE_MAP=8'b00000000,CKE_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000,ODT_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000,CKE_ODT_AUX="FALSE",CS_MAP=120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001,PARITY_MAP=12'b000000000000,RAS_MAP=12'b000000010110,WE_MAP=12'b000000001011,DQS_BYTE_MAP=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011,DATA0_MAP=96'b000000110100000000110011000000110010000000110101000000110001000000111000000000110111000000110110,DATA1_MAP=96'b000000100011000000100111000000100010000000101000000000100101000000100110000000100000000000100100,DATA2_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA3_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA4_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA5_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA6_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA7_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA8_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA9_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA10_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA11_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA12_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA13_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA14_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA15_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA16_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA17_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,MASK0_MAP=108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000111001,MASK1_MAP=108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,SLOT_0_CONFIG=8'b00000001,SLOT_1_CONFIG=8'b00000000,MEM_ADDR_ORDER="BANK_ROW_COLUMN",CALIB_ROW_ADD=16'b0000000000000000,CALIB_COL_ADD=12'b000000000000,CALIB_BA_ADD=3'b000,SIM_BYPASS_INIT_CAL="OFF",REFCLK_FREQ=200.0,USE_CS_PORT=1,USE_DM_PORT=1,USE_ODT_PORT=1,IDELAY_ADJ="OFF",FINE_PER_BIT="OFF",CENTER_COMP_MODE="OFF",PI_VAL_ADJ="OFF",SKIP_CALIB="FALSE",TAPSPERKCLK=112,C_S_AXI_ID_WIDTH=4,C_S_AXI_ADDR_WIDTH=28,C_S_AXI_DATA_WIDTH=128,C_S_AXI_SUPPORTS_NARROW_BURST=0,C_RD_WR_ARB_ALGORITHM="RD_PRI_REG",C_S_AXI_REG_EN0=20'b00000000000000000000,C_S_AXI_REG_EN1=20'b00000000000000000000,C_S_AXI_CTRL_ADDR_WIDTH=32,C_S_AXI_CTRL_DATA_WIDTH=32,C_S_AXI_BASEADDR=32'b00000000000000000000000000000000,C_ECC_ONOFF_RESET_VALUE=1,C_ECC_CE_COUNTER_WIDTH=8,FPGA_VOLT_TYPE="N")'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ip_top/mig_7series_v4_1_mem_intfc.v(70): compiling module 'mig_7series_v4_1_mem_intfc(TCQ=100,DDR3_VDD_OP_VOLT="135",PAYLOAD_WIDTH=16,ADDR_CMD_MODE="1T",AL="0",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",BURST_TYPE="SEQ",CA_MIRROR="OFF",CK_WIDTH=1,DATA_CTL_B0=4'b1100,DATA_CTL_B1=4'b0000,DATA_CTL_B2=4'b0000,DATA_CTL_B3=4'b0000,DATA_CTL_B4=4'b0000,BYTE_LANES_B0=4'b1111,BYTE_LANES_B1=4'b0000,BYTE_LANES_B2=4'b0000,BYTE_LANES_B3=4'b0000,BYTE_LANES_B4=4'b0000,PHY_0_BITLANES=48'b001111111110001111111101111111111111101111111111,PHY_1_BITLANES=48'b000000000000000000000000000000000000000000000000,PHY_2_BITLANES=48'b000000000000000000000000000000000000000000000000,CK_BYTE_MAP=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,ADDR_MAP=192'b000000000000000000000000000000000000000000000010000000000100000000001001000000000111000000000001000000000101000000000110000000000011000000010000000000010010000000010100000000010001000000011010,BANK_MAP=36'b000000011011000000010111000000010011,CAS_MAP=12'b000000010101,CKE_ODT_BYTE_MAP=8'b00000000,CKE_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000,ODT_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000,CKE_ODT_AUX="FALSE",CS_MAP=120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001,PARITY_MAP=12'b000000000000,RAS_MAP=12'b000000010110,WE_MAP=12'b000000001011,DQS_BYTE_MAP=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011,DATA0_MAP=96'b000000110100000000110011000000110010000000110101000000110001000000111000000000110111000000110110,DATA1_MAP=96'b000000100011000000100111000000100010000000101000000000100101000000100110000000100000000000100100,DATA2_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA3_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA4_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA5_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA6_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA7_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA8_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA9_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA10_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA11_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA12_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA13_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA14_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA15_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA16_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA17_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,MASK0_MAP=108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000111001,MASK1_MAP=108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,CALIB_ROW_ADD=16'b0000000000000000,CALIB_COL_ADD=12'b000000000000,CALIB_BA_ADD=3'b000,CL=5,COL_WIDTH=10,CMD_PIPE_PLUS1="ON",CS_WIDTH=1,CKE_WIDTH=1,CWL=5,DATA_WIDTH=16,DATA_BUF_ADDR_WIDTH=5,DATA_BUF_OFFSET_WIDTH=1,DDR2_DQSN_ENABLE="YES",DM_WIDTH=2,DQ_CNT_WIDTH=4,DQ_WIDTH=16,DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_TYPE="DDR3",DRAM_WIDTH=8,ECC="OFF",ECC_WIDTH=0,MC_ERR_ADDR_WIDTH=28,nAL=0,nBANK_MACHS=4,nCK_PER_CLK=4,nCS_PER_RANK=1,ORDERING="NORM",IBUF_LPWR_MODE="OFF",BANK_TYPE="HR_IO",DATA_IO_PRIM_TYPE="HR_LP",DATA_IO_IDLE_PWRDWN="ON",IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,OUTPUT_DRV="LOW",REG_CTRL="OFF",RTT_NOM="40",RTT_WR="OFF",STARVE_LIMIT=2,tCK=3077,tCKE=5625,tFAW=45000,tPRDI=1000000,tRAS=36000,tRCD=13500,tREFI=7800000,tRFC=160000,tRP=13500,tRRD=7500,tRTP=7500,tWTR=7500,tZQI=128000000,tZQCS=64,WRLVL="ON",DEBUG_PORT="OFF",CAL_WIDTH="HALF",RANK_WIDTH=1,RANKS=1,ODT_WIDTH=1,ROW_WIDTH=14,SLOT_0_CONFIG=8'b00000001,SLOT_1_CONFIG=8'b00000000,SIM_BYPASS_INIT_CAL="OFF",REFCLK_FREQ=200.0,USE_CS_PORT=1,USE_DM_PORT=1,USE_ODT_PORT=1,MASTER_PHY_CTL=0,USER_REFRESH="OFF",TEMP_MON_EN="ON",IDELAY_ADJ="OFF",FINE_PER_BIT="OFF",CENTER_COMP_MODE="OFF",PI_VAL_ADJ="OFF",TAPSPERKCLK=112,SKIP_CALIB="FALSE",FPGA_VOLT_TYPE="N")'
W-VERI-1927: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_mc.v(627): port 'idle' remains unconnected for this instance
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_mc.v(73): compiling module 'mig_7series_v4_1_mc(TCQ=100,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",CL=5,CMD_PIPE_PLUS1="ON",COL_WIDTH=10,CS_WIDTH=1,CWL=5,DATA_BUF_ADDR_WIDTH=5,DATA_BUF_OFFSET_WIDTH=1,DATA_WIDTH=16,DQ_WIDTH=16,DQS_WIDTH=2,DRAM_TYPE="DDR3",ECC="OFF",ECC_WIDTH=0,MC_ERR_ADDR_WIDTH=28,nBANK_MACHS=4,nCK_PER_CLK=4,nCS_PER_RANK=1,nSLOTS=1,ORDERING="NORM",PAYLOAD_WIDTH=16,RANK_WIDTH=1,RANKS=1,REG_CTRL="OFF",ROW_WIDTH=14,RTT_NOM="40",RTT_WR="OFF",SLOT_0_CONFIG=8'b00001111,SLOT_1_CONFIG=8'b00000000,STARVE_LIMIT=2,tCK=3077,tCKE=5625,tFAW=45000,tRAS=36000,tRCD=13500,tREFI=7800000,CKE_ODT_AUX="FALSE",tRFC=160000,tRP=13500,tRRD=7500,tRTP=7500,tWTR=7500,tZQCS=64,tZQI=128000000,tPRDI=1000000,USER_REFRESH="OFF")'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_mach.v(71): compiling module 'mig_7series_v4_1_rank_mach(BURST_MODE="8",CS_WIDTH=1,DRAM_TYPE="DDR3",MAINT_PRESCALER_DIV=16,nBANK_MACHS=4,nCKESR=3,nCK_PER_CLK=4,CL=5,CWL=5,DQRD2DQWR_DLY=4,nFAW=15,nREFRESH_BANK=1,nRRD=4,nWTR=4,PERIODIC_RD_TIMER_DIV=5,RANK_BM_BV_WIDTH=4,RANK_WIDTH=1,RANKS=1,REFRESH_TIMER_DIV=37,ZQ_TIMER_DIV=640000)'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v(79): compiling module 'mig_7series_v4_1_rank_cntrl(BURST_MODE="8",DQRD2DQWR_DLY=4,CL=5,CWL=5,nBANK_MACHS=4,nCK_PER_CLK=4,nFAW=15,nREFRESH_BANK=1,nRRD=4,nWTR=4,PERIODIC_RD_TIMER_DIV=5,RANK_BM_BV_WIDTH=4,RANK_WIDTH=1,RANKS=1,REFRESH_TIMER_DIV=37)'
W-VERI-1220: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v(220): using initial value of 'add_rrd_inhbt' since it is never assigned
W-VERI-1221: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v(515): 'periodic_rd_generation.genblk1.periodic_rd_timer_one' should be on the sensitivity list
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_rank_common.v(72): compiling module 'mig_7series_v4_1_rank_common(DRAM_TYPE="DDR3",MAINT_PRESCALER_DIV=16,nBANK_MACHS=4,nCKESR=3,nCK_PER_CLK=4,PERIODIC_RD_TIMER_DIV=5,RANK_WIDTH=1,RANKS=1,REFRESH_TIMER_DIV=37,ZQ_TIMER_DIV=640000)'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v(121): compiling module 'mig_7series_v4_1_round_robin_arb(WIDTH=3)'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v(121): compiling module 'mig_7series_v4_1_round_robin_arb(WIDTH=1)'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_mach.v(72): compiling module 'mig_7series_v4_1_bank_mach(TCQ=100,EVEN_CWL_2T_MODE="OFF",ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",COL_WIDTH=10,CS_WIDTH=1,CL=5,CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",EARLY_WR_DATA_ADDR="OFF",ECC="OFF",LOW_IDLE_CNT=0,nBANK_MACHS=4,nCK_PER_CLK=4,nCS_PER_RANK=1,nOP_WAIT=0,nRAS=12,nRCD=5,nRFC=52,nRTP=4,CKE_ODT_AUX="FALSE",nRP=5,nSLOTS=1,nWR=5,nXSDLL=512,ORDERING="NORM",RANK_BM_BV_WIDTH=4,RANK_WIDTH=1,RANKS=1,ROW_WIDTH=14,RTT_NOM="40",RTT_WR="OFF",STARVE_LIMIT=2,SLOT_0_CONFIG=8'b00001111,SLOT_1_CONFIG=8'b00000000,tZQCS=64)'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v(70): compiling module 'mig_7series_v4_1_bank_cntrl(TCQ=100,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",ECC="OFF",ID=0,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=3,nRCD=5,nRTP=4,nRP=5,nWTP_CLKS=5,ORDERING="NORM",RANK_WIDTH=1,RANKS=1,RAS_TIMER_WIDTH=2,ROW_WIDTH=14,STARVE_LIMIT=2)'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v(74): compiling module 'mig_7series_v4_1_bank_compare(BANK_WIDTH=3,TCQ=100,BURST_MODE="8",COL_WIDTH=10,DATA_BUF_ADDR_WIDTH=5,ECC="OFF",RANK_WIDTH=1,RANKS=1,ROW_WIDTH=14)'
W-VERI-1220: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v(168): using initial value of 'req_rank_r_lcl' since it is never assigned
W-VERI-1220: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v(169): using initial value of 'req_rank_ns' since it is never assigned
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v(141): compiling module 'mig_7series_v4_1_bank_state(TCQ=100,ADDR_CMD_MODE="1T",BM_CNT_WIDTH=2,BURST_MODE="8",CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",ECC="OFF",ID=0,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=3,nRP=5,nRTP=4,nRCD=5,nWTP_CLKS=5,ORDERING="NORM",RANKS=1,RANK_WIDTH=1,RAS_TIMER_WIDTH=2,STARVE_LIMIT=2)'
W-VERI-1220: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v(262): using initial value of 'rcd_timer_r' since it is never assigned
W-VERI-1220: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v(264): using initial value of 'rcd_active_r' since it is never assigned
W-VERI-1220: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v(302): using initial value of 'rmw_rd_done' since it is never assigned
W-VERI-1220: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v(303): using initial value of 'rd_half_rmw_lcl' since it is never assigned
W-VERI-1220: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v(306): using initial value of 'rmw_wait_r' since it is never assigned
W-VERI-1220: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v(514): using initial value of 'rp_timer_r' since it is never assigned
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_queue.v(174): compiling module 'mig_7series_v4_1_bank_queue(TCQ=100,BM_CNT_WIDTH=2,nBANK_MACHS=4,ORDERING="NORM",ID=0)'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v(70): compiling module 'mig_7series_v4_1_bank_cntrl(TCQ=100,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",ECC="OFF",ID=1,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=3,nRCD=5,nRTP=4,nRP=5,nWTP_CLKS=5,ORDERING="NORM",RANK_WIDTH=1,RANKS=1,RAS_TIMER_WIDTH=2,ROW_WIDTH=14,STARVE_LIMIT=2)'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v(141): compiling module 'mig_7series_v4_1_bank_state(TCQ=100,ADDR_CMD_MODE="1T",BM_CNT_WIDTH=2,BURST_MODE="8",CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",ECC="OFF",ID=1,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=3,nRP=5,nRTP=4,nRCD=5,nWTP_CLKS=5,ORDERING="NORM",RANKS=1,RANK_WIDTH=1,RAS_TIMER_WIDTH=2,STARVE_LIMIT=2)'
W-VERI-1220: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v(262): using initial value of 'rcd_timer_r' since it is never assigned
W-VERI-1220: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v(264): using initial value of 'rcd_active_r' since it is never assigned
W-VERI-1220: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v(302): using initial value of 'rmw_rd_done' since it is never assigned
W-VERI-1220: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v(303): using initial value of 'rd_half_rmw_lcl' since it is never assigned
W-VERI-1220: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v(306): using initial value of 'rmw_wait_r' since it is never assigned
W-VERI-1220: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v(514): using initial value of 'rp_timer_r' since it is never assigned
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_queue.v(174): compiling module 'mig_7series_v4_1_bank_queue(TCQ=100,BM_CNT_WIDTH=2,nBANK_MACHS=4,ORDERING="NORM",ID=1)'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v(70): compiling module 'mig_7series_v4_1_bank_cntrl(TCQ=100,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",ECC="OFF",ID=2,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=3,nRCD=5,nRTP=4,nRP=5,nWTP_CLKS=5,ORDERING="NORM",RANK_WIDTH=1,RANKS=1,RAS_TIMER_WIDTH=2,ROW_WIDTH=14,STARVE_LIMIT=2)'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v(141): compiling module 'mig_7series_v4_1_bank_state(TCQ=100,ADDR_CMD_MODE="1T",BM_CNT_WIDTH=2,BURST_MODE="8",CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",ECC="OFF",ID=2,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=3,nRP=5,nRTP=4,nRCD=5,nWTP_CLKS=5,ORDERING="NORM",RANKS=1,RANK_WIDTH=1,RAS_TIMER_WIDTH=2,STARVE_LIMIT=2)'
W-VERI-1220: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v(262): using initial value of 'rcd_timer_r' since it is never assigned
W-VERI-1220: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v(264): using initial value of 'rcd_active_r' since it is never assigned
W-VERI-1220: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v(302): using initial value of 'rmw_rd_done' since it is never assigned
W-VERI-1220: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v(303): using initial value of 'rd_half_rmw_lcl' since it is never assigned
W-VERI-1220: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v(306): using initial value of 'rmw_wait_r' since it is never assigned
W-VERI-1220: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v(514): using initial value of 'rp_timer_r' since it is never assigned
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_queue.v(174): compiling module 'mig_7series_v4_1_bank_queue(TCQ=100,BM_CNT_WIDTH=2,nBANK_MACHS=4,ORDERING="NORM",ID=2)'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v(70): compiling module 'mig_7series_v4_1_bank_cntrl(TCQ=100,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",ECC="OFF",ID=3,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=3,nRCD=5,nRTP=4,nRP=5,nWTP_CLKS=5,ORDERING="NORM",RANK_WIDTH=1,RANKS=1,RAS_TIMER_WIDTH=2,ROW_WIDTH=14,STARVE_LIMIT=2)'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v(141): compiling module 'mig_7series_v4_1_bank_state(TCQ=100,ADDR_CMD_MODE="1T",BM_CNT_WIDTH=2,BURST_MODE="8",CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",ECC="OFF",ID=3,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=3,nRP=5,nRTP=4,nRCD=5,nWTP_CLKS=5,ORDERING="NORM",RANKS=1,RANK_WIDTH=1,RAS_TIMER_WIDTH=2,STARVE_LIMIT=2)'
W-VERI-1220: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v(262): using initial value of 'rcd_timer_r' since it is never assigned
W-VERI-1220: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v(264): using initial value of 'rcd_active_r' since it is never assigned
W-VERI-1220: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v(302): using initial value of 'rmw_rd_done' since it is never assigned
W-VERI-1220: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_state.v(303): using initial value of 'rd_half_rmw_lcl' since it is never assigned
** Maximum message limit for message VERI-1220 has been reached.
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_queue.v(174): compiling module 'mig_7series_v4_1_bank_queue(TCQ=100,BM_CNT_WIDTH=2,nBANK_MACHS=4,ORDERING="NORM",ID=3)'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_common.v(73): compiling module 'mig_7series_v4_1_bank_common(TCQ=100,BM_CNT_WIDTH=2,LOW_IDLE_CNT=0,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRFC=52,nXSDLL=512,RANK_WIDTH=1,RANKS=1,CWL=5,tZQCS=64)'
W-VERI-1209: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_bank_common.v(438): expression size 32 truncated to fit in target size 8
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_arb_mux.v(69): compiling module 'mig_7series_v4_1_arb_mux(TCQ=100,EVEN_CWL_2T_MODE="OFF",ADDR_CMD_MODE="1T",BANK_VECT_INDX=11,BANK_WIDTH=3,BURST_MODE="8",CS_WIDTH=1,CL=5,CWL=5,DATA_BUF_ADDR_VECT_INDX=19,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",CKE_ODT_AUX="FALSE",EARLY_WR_DATA_ADDR="OFF",ECC="OFF",nBANK_MACHS=4,nCK_PER_CLK=4,nCS_PER_RANK=1,nRAS=12,nRCD=5,nSLOTS=1,nWR=5,RANKS=1,RANK_VECT_INDX=3,RANK_WIDTH=1,ROW_VECT_INDX=55,ROW_WIDTH=14,RTT_NOM="40",RTT_WR="OFF",SLOT_0_CONFIG=8'b00001111,SLOT_1_CONFIG=8'b00000000)'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v(83): compiling module 'mig_7series_v4_1_arb_row_col(TCQ=100,ADDR_CMD_MODE="1T",CWL=5,EARLY_WR_DATA_ADDR="OFF",nBANK_MACHS=4,nCK_PER_CLK=4,nRAS=12,nRCD=5,nWR=5)'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v(121): compiling module 'mig_7series_v4_1_round_robin_arb(WIDTH=4)'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_arb_select.v(75): compiling module 'mig_7series_v4_1_arb_select(TCQ=100,EVEN_CWL_2T_MODE="OFF",ADDR_CMD_MODE="1T",BANK_VECT_INDX=11,BANK_WIDTH=3,BURST_MODE="8",CS_WIDTH=1,CL=5,CWL=5,DATA_BUF_ADDR_VECT_INDX=19,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",EARLY_WR_DATA_ADDR="OFF",ECC="OFF",nBANK_MACHS=4,nCK_PER_CLK=4,nCS_PER_RANK=1,CKE_ODT_AUX="FALSE",nSLOTS=1,RANKS=1,RANK_VECT_INDX=3,RANK_WIDTH=1,ROW_VECT_INDX=55,ROW_WIDTH=14,RTT_NOM="40",RTT_WR="OFF",SLOT_0_CONFIG=8'b00001111,SLOT_1_CONFIG=8'b00000000)'
W-VERI-1209: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_arb_select.v(288): expression size 32 truncated to fit in target size 6
W-VERI-1209: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_arb_select.v(296): expression size 32 truncated to fit in target size 6
W-VERI-1209: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_arb_select.v(304): expression size 32 truncated to fit in target size 6
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/controller/mig_7series_v4_1_col_mach.v(88): compiling module 'mig_7series_v4_1_col_mach(TCQ=100,BANK_WIDTH=3,BURST_MODE="8",COL_WIDTH=10,CS_WIDTH=1,DATA_BUF_ADDR_WIDTH=5,DATA_BUF_OFFSET_WIDTH=1,DELAY_WR_DATA_CNTRL=1,DQS_WIDTH=2,DRAM_TYPE="DDR3",EARLY_WR_DATA_ADDR="OFF",ECC="OFF",MC_ERR_ADDR_WIDTH=28,nCK_PER_CLK=4,nPHY_WRLAT=2,RANK_WIDTH=1,ROW_WIDTH=14)'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v(70): compiling module 'mig_7series_v4_1_ddr_phy_top(TCQ=100,DDR3_VDD_OP_VOLT="135",AL="0",BANK_WIDTH=3,BURST_MODE="8",BURST_TYPE="SEQ",CA_MIRROR="OFF",CK_WIDTH=1,CL=5,COL_WIDTH=10,CS_WIDTH=1,CKE_WIDTH=1,CWL=5,DM_WIDTH=2,DQ_WIDTH=16,DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_TYPE="DDR3",DRAM_WIDTH=8,MASTER_PHY_CTL=0,PHYCTL_CMD_FIFO="FALSE",DATA_CTL_B0=4'b1100,DATA_CTL_B1=4'b0000,DATA_CTL_B2=4'b0000,DATA_CTL_B3=4'b0000,DATA_CTL_B4=4'b0000,BYTE_LANES_B0=4'b1111,BYTE_LANES_B1=4'b0000,BYTE_LANES_B2=4'b0000,BYTE_LANES_B3=4'b0000,BYTE_LANES_B4=4'b0000,PHY_0_BITLANES=48'b001111111110001111111101111111111111101111111111,PHY_1_BITLANES=48'b000000000000000000000000000000000000000000000000,PHY_2_BITLANES=48'b000000000000000000000000000000000000000000000000,CK_BYTE_MAP=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,ADDR_MAP=192'b000000000000000000000000000000000000000000000010000000000100000000001001000000000111000000000001000000000101000000000110000000000011000000010000000000010010000000010100000000010001000000011010,BANK_MAP=36'b000000011011000000010111000000010011,CAS_MAP=12'b000000010101,CKE_ODT_BYTE_MAP=8'b00000000,CKE_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000,ODT_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000,CKE_ODT_AUX="FALSE",CS_MAP=120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001,PARITY_MAP=12'b000000000000,RAS_MAP=12'b000000010110,WE_MAP=12'b000000001011,DQS_BYTE_MAP=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011,DATA0_MAP=96'b000000110100000000110011000000110010000000110101000000110001000000111000000000110111000000110110,DATA1_MAP=96'b000000100011000000100111000000100010000000101000000000100101000000100110000000100000000000100100,DATA2_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA3_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA4_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA5_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA6_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA7_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA8_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA9_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA10_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA11_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA12_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA13_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA14_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA15_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA16_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA17_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,MASK0_MAP=108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000111001,MASK1_MAP=108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,PRE_REV3ES="OFF",nCK_PER_CLK=4,nCS_PER_RANK=1,ADDR_CMD_MODE="1T",BANK_TYPE="HR_IO",DATA_IO_PRIM_TYPE="HR_LP",DATA_IO_IDLE_PWRDWN="ON",IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,OUTPUT_DRV="LOW",REG_CTRL="OFF",RTT_NOM="40",RTT_WR="OFF",tCK=3077,tRFC=160000,tREFI=7800000,DDR2_DQSN_ENABLE="YES",WRLVL="ON",DEBUG_PORT="OFF",RANKS=1,ODT_WIDTH=1,ROW_WIDTH=14,SLOT_1_CONFIG=8'b00000000,CALIB_ROW_ADD=16'b0000000000000000,CALIB_COL_ADD=12'b000000000000,CALIB_BA_ADD=3'b000,REFCLK_FREQ=200.0,USE_CS_PORT=1,USE_DM_PORT=1,USE_ODT_PORT=1,IDELAY_ADJ="OFF",FINE_PER_BIT="OFF",CENTER_COMP_MODE="OFF",PI_VAL_ADJ="OFF",TAPSPERKCLK=112,SKIP_CALIB="FALSE",FPGA_VOLT_TYPE="N")'
W-VERI-1209: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v(874): expression size 32 truncated to fit in target size 16
W-VERI-1927: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1422): port 'afull' remains unconnected for this instance
W-VERI-1927: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1439): port 'afull' remains unconnected for this instance
W-VERI-1927: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1456): port 'afull' remains unconnected for this instance
W-VERI-1927: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1484): port 'of_data_a_full' remains unconnected for this instance
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(71): compiling module 'mig_7series_v4_1_ddr_mc_phy_wrapper(TCQ=100,tCK=3077,BANK_TYPE="HR_IO",DATA_IO_PRIM_TYPE="HR_LP",DATA_IO_IDLE_PWRDWN="ON",IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,nCK_PER_CLK=4,nCS_PER_RANK=1,BANK_WIDTH=3,CKE_WIDTH=1,CS_WIDTH=1,CK_WIDTH=1,CWL=5,DDR2_DQSN_ENABLE="YES",DM_WIDTH=2,DQ_WIDTH=16,DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_TYPE="DDR3",RANKS=1,ODT_WIDTH=1,POC_USE_METASTABLE_SAMP="FALSE",REG_CTRL="OFF",ROW_WIDTH=14,USE_CS_PORT=1,USE_DM_PORT=1,USE_ODT_PORT=1,IBUF_LPWR_MODE="OFF",LP_DDR_CK_WIDTH=2,PHYCTL_CMD_FIFO="FALSE",DATA_CTL_B0=4'b1100,DATA_CTL_B1=4'b0000,DATA_CTL_B2=4'b0000,DATA_CTL_B3=4'b0000,DATA_CTL_B4=4'b0000,BYTE_LANES_B0=4'b1111,BYTE_LANES_B1=4'b0000,BYTE_LANES_B2=4'b0000,BYTE_LANES_B3=4'b0000,BYTE_LANES_B4=4'b0000,PHY_0_BITLANES=48'b001111111110001111111101111111111111101111111111,PHY_1_BITLANES=48'b000000000000000000000000000000000000000000000000,PHY_2_BITLANES=48'b000000000000000000000000000000000000000000000000,HIGHEST_BANK=1,HIGHEST_LANE=4,CK_BYTE_MAP=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,ADDR_MAP=192'b000000000000000000000000000000000000000000000010000000000100000000001001000000000111000000000001000000000101000000000110000000000011000000010000000000010010000000010100000000010001000000011010,BANK_MAP=36'b000000011011000000010111000000010011,CAS_MAP=12'b000000010101,CKE_ODT_BYTE_MAP=8'b00000000,CKE_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000,ODT_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000,CKE_ODT_AUX="FALSE",CS_MAP=120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001,PARITY_MAP=12'b000000000000,RAS_MAP=12'b000000010110,WE_MAP=12'b000000001011,DQS_BYTE_MAP=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011,DATA0_MAP=96'b000000110100000000110011000000110010000000110101000000110001000000111000000000110111000000110110,DATA1_MAP=96'b000000100011000000100111000000100010000000101000000000100101000000100110000000100000000000100100,DATA2_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA3_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA4_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA5_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA6_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA7_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA8_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA9_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA10_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA11_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA12_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA13_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA14_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA15_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA16_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA17_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,MASK0_MAP=108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000111001,MASK1_MAP=108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,SIM_CAL_OPTION="NONE",MASTER_PHY_CTL=0,DRAM_WIDTH=8,PI_DIV2_INCDEC="FALSE")'
E-VERI-1172: vivado_2017_3/verilog/unisim/OBUF.v(44): external reference 'glbl.GTS' remains unresolved
E-VERI-1172: vivado_2017_3/verilog/unisim/OBUFT.v(46): external reference 'glbl.GTS' remains unresolved
E-VERI-1172: vivado_2017_3/verilog/unisim/IOBUF_INTERMDISABLE.v(52): external reference 'glbl.GTS' remains unresolved
E-VERI-1172: vivado_2017_3/verilog/unisim/IOBUFDS_INTERMDISABLE.v(69): external reference 'glbl.GTS' remains unresolved
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v(76): compiling module 'mig_7series_v4_1_ddr_of_pre_fifo(TCQ=25,DEPTH=8)'
I-VERI-9004: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v(106): extracting RAM for identifier 'mem'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v(76): compiling module 'mig_7series_v4_1_ddr_of_pre_fifo(TCQ=25,DEPTH=8,WIDTH=6)'
I-VERI-9004: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v(106): extracting RAM for identifier 'mem'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(70): compiling module 'mig_7series_v4_1_ddr_mc_phy(BYTE_LANES_B0=4'b1111,BYTE_LANES_B1=4'b0000,BYTE_LANES_B2=4'b0000,BYTE_LANES_B3=4'b0000,BYTE_LANES_B4=4'b0000,DATA_CTL_B0=4'b1100,DATA_CTL_B1=4'b0000,DATA_CTL_B2=4'b0000,DATA_CTL_B3=4'b0000,DATA_CTL_B4=4'b0000,RCLK_SELECT_BANK=0,RCLK_SELECT_LANE="B",GENERATE_DDR_CK_MAP=16'b0011000001000001,BYTELANES_DDR_CK=72'b000000000000000000000000000000000000000000000000000000000000000000000001,SYNTHESIS="TRUE",PHY_CLK_RATIO=4,PHY_COUNT_EN="FALSE",PHY_SYNC_MODE="FALSE",PHY_DISABLE_SEQ_MATCH="TRUE",MASTER_PHY_CTL=0,PHY_0_BITLANES=48'b001111111110001111111101111111111111101111111111,PHY_0_BITLANES_OUTONLY=48'b001000000000001000000000000000000000000000000000,PHY_0_IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,BANK_TYPE="HR_IO",NUM_DDR_CK=1,PHY_0_CMD_OFFSET=8,PHY_0_RD_CMD_OFFSET_0=10,PHY_0_RD_CMD_OFFSET_1=10,PHY_0_RD_CMD_OFFSET_2=10,PHY_0_RD_CMD_OFFSET_3=10,PHY_0_RD_DURATION_0=6,PHY_0_RD_DURATION_1=6,PHY_0_RD_DURATION_2=6,PHY_0_RD_DURATION_3=6,PHY_0_WR_CMD_OFFSET_0=8,PHY_0_WR_CMD_OFFSET_1=8,PHY_0_WR_CMD_OFFSET_2=8,PHY_0_WR_CMD_OFFSET_3=8,PHY_0_WR_DURATION_0=7,PHY_0_WR_DURATION_1=7,PHY_0_WR_DURATION_2=7,PHY_0_WR_DURATION_3=7,PHY_0_AO_TOGGLE=1,PHY_0_A_PI_FREQ_REF_DIV="DIV2",PHY_0_A_PO_OCLK_DELAY=0,PHY_0_B_PO_OCLK_DELAY=0,PHY_0_C_PO_OCLK_DELAY=0,PHY_0_D_PO_OCLK_DELAY=0,PHY_0_A_PO_OCLKDELAY_INV="FALSE",PHY_0_A_IDELAYE2_IDELAY_VALUE=0,PHY_0_B_IDELAYE2_IDELAY_VALUE=0,PHY_0_C_IDELAYE2_IDELAY_VALUE=0,PHY_0_D_IDELAYE2_IDELAY_VALUE=0,PHY_1_BITLANES=48'b000000000000000000000000000000000000000000000000,PHY_1_BITLANES_OUTONLY=48'b000000000000000000000000000000000000000000000000,PHY_1_IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",PHY_1_A_PO_OCLK_DELAY=0,PHY_1_B_PO_OCLK_DELAY=0,PHY_1_C_PO_OCLK_DELAY=0,PHY_1_D_PO_OCLK_DELAY=0,PHY_1_A_IDELAYE2_IDELAY_VALUE=0,PHY_1_B_IDELAYE2_IDELAY_VALUE=0,PHY_1_C_IDELAYE2_IDELAY_VALUE=0,PHY_1_D_IDELAYE2_IDELAY_VALUE=0,PHY_2_BITLANES=48'b000000000000000000000000000000000000000000000000,PHY_2_BITLANES_OUTONLY=48'b000000000000000000000000000000000000000000000000,PHY_2_IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",PHY_2_A_PO_OCLK_DELAY=0,PHY_2_B_PO_OCLK_DELAY=0,PHY_2_C_PO_OCLK_DELAY=0,PHY_2_D_PO_OCLK_DELAY=0,PHY_2_A_IDELAYE2_IDELAY_VALUE=0,PHY_2_B_IDELAYE2_IDELAY_VALUE=0,PHY_2_C_IDELAYE2_IDELAY_VALUE=0,PHY_2_D_IDELAYE2_IDELAY_VALUE=0,TCK=3077,LP_DDR_CK_WIDTH=2,CKE_ODT_AUX="FALSE",PI_DIV2_INCDEC="FALSE")'
W-VERI-1209: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v(814): expression size 48 truncated to fit in target size 2
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v(72): compiling module 'mig_7series_v4_1_ddr_phy_4lanes(GENERATE_IDELAYCTRL="FALSE",IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,BANK_TYPE="HR_IO",BYTELANES_DDR_CK=72'b000000000000000000000000000000000000000000000000000000000000000000000001,NUM_DDR_CK=1,BYTE_LANES=4'b1111,DATA_CTL_N=4'b1100,BITLANES=48'b001111111110001111111101111111111111101111111111,BITLANES_OUTONLY=48'b001000000000001000000000000000000000000000000000,LANE_REMAP=16'b0011001000010000,LAST_BANK="TRUE",USE_PRE_POST_FIFO="TRUE",RCLK_SELECT_LANE="B",TCK=3077.0,SYNTHESIS="TRUE",PO_CTL_COARSE_BYPASS="FALSE",PO_FINE_DELAY=60,PI_SEL_CLK_OFFSET=6,PC_CLK_RATIO=4,A_PI_FREQ_REF_DIV="DIV2",A_PI_BURST_MODE="TRUE",A_PI_OUTPUT_CLK_SRC="DELAYED_REF",A_PI_FINE_DELAY=10,B_PI_OUTPUT_CLK_SRC="DELAYED_MEM_REF",B_PI_FINE_DELAY=10,C_PI_OUTPUT_CLK_SRC="DELAYED_REF",C_PI_FINE_DELAY=33,D_PI_OUTPUT_CLK_SRC="DELAYED_REF",D_PI_FINE_DELAY=33,A_PO_OCLK_DELAY=0,A_PO_OCLKDELAY_INV="FALSE",A_PO_OUTPUT_CLK_SRC="DELAYED_REF",A_IDELAYE2_IDELAY_TYPE="VARIABLE",A_IDELAYE2_IDELAY_VALUE=0,PC_BURST_MODE="TRUE",PC_CMD_OFFSET=8,PC_RD_CMD_OFFSET_0=10,PC_RD_CMD_OFFSET_1=10,PC_RD_CMD_OFFSET_2=10,PC_RD_CMD_OFFSET_3=10,PC_RD_DURATION_0=6,PC_RD_DURATION_1=6,PC_RD_DURATION_2=6,PC_RD_DURATION_3=6,PC_WR_CMD_OFFSET_0=8,PC_WR_CMD_OFFSET_1=8,PC_WR_CMD_OFFSET_2=8,PC_WR_CMD_OFFSET_3=8,PC_WR_DURATION_0=7,PC_WR_DURATION_1=7,PC_WR_DURATION_2=7,PC_WR_DURATION_3=7,PC_AO_WRLVL_EN=0,PC_AO_TOGGLE=1,PC_FOUR_WINDOW_CLOCKS=63,PC_EVENTS_DELAY=18,PC_PHY_COUNT_EN="FALSE",PC_SYNC_MODE="FALSE",PC_DISABLE_SEQ_MATCH="TRUE",PC_MULTI_REGION="FALSE",A_OF_ARRAY_MODE="ARRAY_MODE_8_X_4",B_OF_ARRAY_MODE="ARRAY_MODE_8_X_4",C_OF_ARRAY_MODE="ARRAY_MODE_8_X_4",D_OF_ARRAY_MODE="ARRAY_MODE_8_X_4",OF_ALMOST_FULL_VALUE=1,A_OS_DATA_RATE="UNDECLARED",A_OS_DATA_WIDTH="UNDECLARED",B_OS_DATA_RATE="UNDECLARED",B_OS_DATA_WIDTH="UNDECLARED",C_OS_DATA_RATE="UNDECLARED",C_OS_DATA_WIDTH="UNDECLARED",D_OS_DATA_RATE="UNDECLARED",D_OS_DATA_WIDTH="UNDECLARED",A_IF_ARRAY_MODE="ARRAY_MODE_8_X_4",B_IF_ARRAY_MODE="ARRAY_MODE_8_X_4",C_IF_ARRAY_MODE="ARRAY_MODE_8_X_4",D_IF_ARRAY_MODE="ARRAY_MODE_8_X_4",IF_ALMOST_EMPTY_VALUE=1,CKE_ODT_AUX="FALSE",PI_DIV2_INCDEC="FALSE")'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v(70): compiling module 'mig_7series_v4_1_ddr_byte_lane(PO_DATA_CTL="FALSE",BITLANES=12'b101111111111,BITLANES_OUTONLY=12'b000000000000,BYTELANES_DDR_CK=72'b000000000000000000000000000000000000000000000000000000000000000000000001,RCLK_SELECT_LANE="B",PC_CLK_RATIO=4,USE_PRE_POST_FIFO="TRUE",OF_ALMOST_EMPTY_VALUE=1,OF_ALMOST_FULL_VALUE=1,OF_SYNCHRONOUS_MODE="FALSE",IF_ALMOST_EMPTY_VALUE=1,IF_ALMOST_FULL_VALUE=1,IF_SYNCHRONOUS_MODE="FALSE",PI_BURST_MODE="TRUE",PI_CLKOUT_DIV=2,PI_FREQ_REF_DIV="DIV2",PI_FINE_DELAY=10,PI_OUTPUT_CLK_SRC="DELAYED_REF",PI_SEL_CLK_OFFSET=6,PI_SYNC_IN_DIV_RST="TRUE",PO_CLKOUT_DIV=4,PO_FINE_DELAY=60,PO_COARSE_BYPASS="FALSE",PO_COARSE_DELAY=0,PO_OCLK_DELAY=0,PO_OCLKDELAY_INV="FALSE",PO_OUTPUT_CLK_SRC="DELAYED_REF",PO_SYNC_IN_DIV_RST="TRUE",OSERDES_DATA_RATE="UNDECLARED",OSERDES_DATA_WIDTH="UNDECLARED",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,BANK_TYPE="HR_IO",TCK=3077.0,SYNTHESIS="TRUE",CKE_ODT_AUX="FALSE",PI_DIV2_INCDEC="FALSE")'
W-VERI-1209: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v(390): expression size 8 truncated to fit in target size 2
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v(76): compiling module 'mig_7series_v4_1_ddr_of_pre_fifo(TCQ=25,DEPTH=9,WIDTH=80)'
I-VERI-9004: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v(106): extracting RAM for identifier 'mem'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(69): compiling module 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b101111111111,BITLANES_OUTONLY=12'b000000000000,PO_DATA_CTL="FALSE",OSERDES_DATA_RATE="SDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")'
W-ELAB-1013: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(464): Module: 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b101111111111,BITLANES_OUTONLY=12'b000000000000,PO_DATA_CTL="FALSE",OSERDES_DATA_RATE="SDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")' input port 'D5' is not connected on this instance
W-ELAB-1013: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(464): Module: 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b101111111111,BITLANES_OUTONLY=12'b000000000000,PO_DATA_CTL="FALSE",OSERDES_DATA_RATE="SDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")' input port 'D6' is not connected on this instance
W-ELAB-1013: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(464): Module: 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b101111111111,BITLANES_OUTONLY=12'b000000000000,PO_DATA_CTL="FALSE",OSERDES_DATA_RATE="SDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")' input port 'D7' is not connected on this instance
W-ELAB-1013: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(464): Module: 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b101111111111,BITLANES_OUTONLY=12'b000000000000,PO_DATA_CTL="FALSE",OSERDES_DATA_RATE="SDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")' input port 'D8' is not connected on this instance
W-ELAB-1013: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(464): Module: 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b101111111111,BITLANES_OUTONLY=12'b000000000000,PO_DATA_CTL="FALSE",OSERDES_DATA_RATE="SDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")' input port 'SHIFTIN1' is not connected on this instance
W-ELAB-1013: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(464): Module: 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b101111111111,BITLANES_OUTONLY=12'b000000000000,PO_DATA_CTL="FALSE",OSERDES_DATA_RATE="SDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")' input port 'SHIFTIN2' is not connected on this instance
W-ELAB-1013: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(464): Module: 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b101111111111,BITLANES_OUTONLY=12'b000000000000,PO_DATA_CTL="FALSE",OSERDES_DATA_RATE="SDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")' input port 'T1' is not connected on this instance
W-ELAB-1013: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(464): Module: 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b101111111111,BITLANES_OUTONLY=12'b000000000000,PO_DATA_CTL="FALSE",OSERDES_DATA_RATE="SDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")' input port 'T2' is not connected on this instance
W-ELAB-1013: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(464): Module: 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b101111111111,BITLANES_OUTONLY=12'b000000000000,PO_DATA_CTL="FALSE",OSERDES_DATA_RATE="SDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")' input port 'T3' is not connected on this instance
W-ELAB-1013: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(464): Module: 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b101111111111,BITLANES_OUTONLY=12'b000000000000,PO_DATA_CTL="FALSE",OSERDES_DATA_RATE="SDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")' input port 'T4' is not connected on this instance
W-ELAB-1013: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(464): Module: 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b101111111111,BITLANES_OUTONLY=12'b000000000000,PO_DATA_CTL="FALSE",OSERDES_DATA_RATE="SDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")' input port 'TBYTEIN' is not connected on this instance
W-ELAB-1013: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(464): Module: 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b101111111111,BITLANES_OUTONLY=12'b000000000000,PO_DATA_CTL="FALSE",OSERDES_DATA_RATE="SDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")' input port 'D5' is not connected on this instance
W-ELAB-1013: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(464): Module: 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b101111111111,BITLANES_OUTONLY=12'b000000000000,PO_DATA_CTL="FALSE",OSERDES_DATA_RATE="SDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")' input port 'D6' is not connected on this instance
W-ELAB-1013: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(464): Module: 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b101111111111,BITLANES_OUTONLY=12'b000000000000,PO_DATA_CTL="FALSE",OSERDES_DATA_RATE="SDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")' input port 'D7' is not connected on this instance
W-ELAB-1013: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(464): Module: 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b101111111111,BITLANES_OUTONLY=12'b000000000000,PO_DATA_CTL="FALSE",OSERDES_DATA_RATE="SDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")' input port 'D8' is not connected on this instance
W-ELAB-1013: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(464): Module: 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b101111111111,BITLANES_OUTONLY=12'b000000000000,PO_DATA_CTL="FALSE",OSERDES_DATA_RATE="SDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")' input port 'SHIFTIN1' is not connected on this instance
W-ELAB-1013: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(464): Module: 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b101111111111,BITLANES_OUTONLY=12'b000000000000,PO_DATA_CTL="FALSE",OSERDES_DATA_RATE="SDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")' input port 'SHIFTIN2' is not connected on this instance
W-ELAB-1013: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(464): Module: 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b101111111111,BITLANES_OUTONLY=12'b000000000000,PO_DATA_CTL="FALSE",OSERDES_DATA_RATE="SDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")' input port 'T1' is not connected on this instance
W-ELAB-1013: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(464): Module: 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b101111111111,BITLANES_OUTONLY=12'b000000000000,PO_DATA_CTL="FALSE",OSERDES_DATA_RATE="SDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")' input port 'T2' is not connected on this instance
W-ELAB-1013: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(464): Module: 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b101111111111,BITLANES_OUTONLY=12'b000000000000,PO_DATA_CTL="FALSE",OSERDES_DATA_RATE="SDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")' input port 'T3' is not connected on this instance
W-ELAB-1013: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(464): Module: 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b101111111111,BITLANES_OUTONLY=12'b000000000000,PO_DATA_CTL="FALSE",OSERDES_DATA_RATE="SDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")' input port 'T4' is not connected on this instance
W-ELAB-1013: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(464): Module: 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b101111111111,BITLANES_OUTONLY=12'b000000000000,PO_DATA_CTL="FALSE",OSERDES_DATA_RATE="SDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")' input port 'TBYTEIN' is not connected on this instance
W-ELAB-1013: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(464): Module: 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b101111111111,BITLANES_OUTONLY=12'b000000000000,PO_DATA_CTL="FALSE",OSERDES_DATA_RATE="SDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")' input port 'D5' is not connected on this instance
W-ELAB-1013: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(464): Module: 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b101111111111,BITLANES_OUTONLY=12'b000000000000,PO_DATA_CTL="FALSE",OSERDES_DATA_RATE="SDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")' input port 'D6' is not connected on this instance
W-ELAB-1013: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(464): Module: 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b101111111111,BITLANES_OUTONLY=12'b000000000000,PO_DATA_CTL="FALSE",OSERDES_DATA_RATE="SDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")' input port 'D7' is not connected on this instance
** Maximum message limit for message ELAB-1013 has been reached.
E-VERI-1172: vivado_2017_3/verilog/unisim/OBUFDS.v(46): external reference 'glbl.GTS' remains unresolved
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v(70): compiling module 'mig_7series_v4_1_ddr_byte_lane(ABCD="B",PO_DATA_CTL="FALSE",BITLANES=12'b111111111111,BITLANES_OUTONLY=12'b000000000000,BYTELANES_DDR_CK=72'b000000000000000000000000000000000000000000000000000000000000000000000001,RCLK_SELECT_LANE="B",PC_CLK_RATIO=4,USE_PRE_POST_FIFO="TRUE",OF_ALMOST_EMPTY_VALUE=1,OF_ALMOST_FULL_VALUE=1,OF_SYNCHRONOUS_MODE="FALSE",IF_ALMOST_EMPTY_VALUE=1,IF_ALMOST_FULL_VALUE=1,IF_SYNCHRONOUS_MODE="FALSE",PI_BURST_MODE="TRUE",PI_CLKOUT_DIV=2,PI_FREQ_REF_DIV="DIV2",PI_FINE_DELAY=10,PI_OUTPUT_CLK_SRC="DELAYED_MEM_REF",PI_SEL_CLK_OFFSET=6,PI_SYNC_IN_DIV_RST="TRUE",PO_CLKOUT_DIV=4,PO_FINE_DELAY=60,PO_COARSE_BYPASS="FALSE",PO_COARSE_DELAY=0,PO_OCLK_DELAY=0,PO_OCLKDELAY_INV="FALSE",PO_OUTPUT_CLK_SRC="DELAYED_REF",PO_SYNC_IN_DIV_RST="TRUE",OSERDES_DATA_RATE="UNDECLARED",OSERDES_DATA_WIDTH="UNDECLARED",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,BANK_TYPE="HR_IO",TCK=3077.0,SYNTHESIS="TRUE",CKE_ODT_AUX="FALSE",PI_DIV2_INCDEC="FALSE")'
W-VERI-1209: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v(390): expression size 8 truncated to fit in target size 2
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(69): compiling module 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b111111111111,BITLANES_OUTONLY=12'b000000000000,PO_DATA_CTL="FALSE",OSERDES_DATA_RATE="SDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v(70): compiling module 'mig_7series_v4_1_ddr_byte_lane(ABCD="C",PO_DATA_CTL="TRUE",BITLANES=12'b001111111101,BITLANES_OUTONLY=12'b001000000000,BYTELANES_DDR_CK=72'b000000000000000000000000000000000000000000000000000000000000000000000001,RCLK_SELECT_LANE="B",PC_CLK_RATIO=4,USE_PRE_POST_FIFO="TRUE",OF_ALMOST_EMPTY_VALUE=1,OF_ALMOST_FULL_VALUE=1,OF_SYNCHRONOUS_MODE="FALSE",IF_ALMOST_EMPTY_VALUE=1,IF_ALMOST_FULL_VALUE=1,IF_SYNCHRONOUS_MODE="FALSE",PI_BURST_MODE="TRUE",PI_CLKOUT_DIV=2,PI_FREQ_REF_DIV="DIV2",PI_FINE_DELAY=33,PI_OUTPUT_CLK_SRC="DELAYED_REF",PI_SEL_CLK_OFFSET=6,PI_SYNC_IN_DIV_RST="TRUE",PO_CLKOUT_DIV=2,PO_FINE_DELAY=60,PO_COARSE_BYPASS="FALSE",PO_COARSE_DELAY=0,PO_OCLK_DELAY=0,PO_OCLKDELAY_INV="FALSE",PO_OUTPUT_CLK_SRC="DELAYED_REF",PO_SYNC_IN_DIV_RST="TRUE",OSERDES_DATA_RATE="UNDECLARED",OSERDES_DATA_WIDTH="UNDECLARED",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,BANK_TYPE="HR_IO",TCK=3077.0,SYNTHESIS="TRUE",CKE_ODT_AUX="FALSE",PI_DIV2_INCDEC="FALSE")'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v(68): compiling module 'mig_7series_v4_1_ddr_if_post_fifo(TCQ=25,WIDTH=80)'
I-VERI-9004: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v(92): extracting RAM for identifier 'mem'
W-VERI-1209: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v(390): expression size 8 truncated to fit in target size 2
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(69): compiling module 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b001111111101,BITLANES_OUTONLY=12'b001000000000,PO_DATA_CTL="TRUE",OSERDES_DATA_RATE="DDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")'
E-VERI-1172: vivado_2017_3/verilog/unisim/IDELAYE2.v(64): external reference 'glbl.GSR' remains unresolved
I-ELAB-9001: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(305): Module: 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b001111111101,BITLANES_OUTONLY=12'b001000000000,PO_DATA_CTL="TRUE",OSERDES_DATA_RATE="DDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")' unconnected input port 'CINVCTRL' is not connected on this instance
I-ELAB-9001: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(305): Module: 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b001111111101,BITLANES_OUTONLY=12'b001000000000,PO_DATA_CTL="TRUE",OSERDES_DATA_RATE="DDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")' unconnected input port 'CINVCTRL' is not connected on this instance
I-ELAB-9001: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(305): Module: 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b001111111101,BITLANES_OUTONLY=12'b001000000000,PO_DATA_CTL="TRUE",OSERDES_DATA_RATE="DDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")' unconnected input port 'CINVCTRL' is not connected on this instance
I-ELAB-9001: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(305): Module: 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b001111111101,BITLANES_OUTONLY=12'b001000000000,PO_DATA_CTL="TRUE",OSERDES_DATA_RATE="DDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")' unconnected input port 'CINVCTRL' is not connected on this instance
I-ELAB-9001: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(305): Module: 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b001111111101,BITLANES_OUTONLY=12'b001000000000,PO_DATA_CTL="TRUE",OSERDES_DATA_RATE="DDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")' unconnected input port 'CINVCTRL' is not connected on this instance
I-ELAB-9001: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(305): Module: 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b001111111101,BITLANES_OUTONLY=12'b001000000000,PO_DATA_CTL="TRUE",OSERDES_DATA_RATE="DDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")' unconnected input port 'CINVCTRL' is not connected on this instance
I-ELAB-9001: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(305): Module: 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b001111111101,BITLANES_OUTONLY=12'b001000000000,PO_DATA_CTL="TRUE",OSERDES_DATA_RATE="DDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")' unconnected input port 'CINVCTRL' is not connected on this instance
I-ELAB-9001: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(305): Module: 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b001111111101,BITLANES_OUTONLY=12'b001000000000,PO_DATA_CTL="TRUE",OSERDES_DATA_RATE="DDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")' unconnected input port 'CINVCTRL' is not connected on this instance
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v(70): compiling module 'mig_7series_v4_1_ddr_byte_lane(ABCD="D",PO_DATA_CTL="TRUE",BITLANES=12'b001111111110,BITLANES_OUTONLY=12'b001000000000,BYTELANES_DDR_CK=72'b000000000000000000000000000000000000000000000000000000000000000000000001,RCLK_SELECT_LANE="B",PC_CLK_RATIO=4,USE_PRE_POST_FIFO="TRUE",OF_ALMOST_EMPTY_VALUE=1,OF_ALMOST_FULL_VALUE=1,OF_SYNCHRONOUS_MODE="FALSE",IF_ALMOST_EMPTY_VALUE=1,IF_ALMOST_FULL_VALUE=1,IF_SYNCHRONOUS_MODE="FALSE",PI_BURST_MODE="TRUE",PI_CLKOUT_DIV=2,PI_FREQ_REF_DIV="DIV2",PI_FINE_DELAY=33,PI_OUTPUT_CLK_SRC="DELAYED_REF",PI_SEL_CLK_OFFSET=6,PI_SYNC_IN_DIV_RST="TRUE",PO_CLKOUT_DIV=2,PO_FINE_DELAY=60,PO_COARSE_BYPASS="FALSE",PO_COARSE_DELAY=0,PO_OCLK_DELAY=0,PO_OCLKDELAY_INV="FALSE",PO_OUTPUT_CLK_SRC="DELAYED_REF",PO_SYNC_IN_DIV_RST="TRUE",OSERDES_DATA_RATE="UNDECLARED",OSERDES_DATA_WIDTH="UNDECLARED",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,BANK_TYPE="HR_IO",TCK=3077.0,SYNTHESIS="TRUE",CKE_ODT_AUX="FALSE",PI_DIV2_INCDEC="FALSE")'
W-VERI-1209: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v(390): expression size 8 truncated to fit in target size 2
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(69): compiling module 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b001111111110,BITLANES_OUTONLY=12'b001000000000,PO_DATA_CTL="TRUE",OSERDES_DATA_RATE="DDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")'
I-ELAB-9001: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(305): Module: 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b001111111110,BITLANES_OUTONLY=12'b001000000000,PO_DATA_CTL="TRUE",OSERDES_DATA_RATE="DDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")' unconnected input port 'CINVCTRL' is not connected on this instance
I-ELAB-9001: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(305): Module: 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b001111111110,BITLANES_OUTONLY=12'b001000000000,PO_DATA_CTL="TRUE",OSERDES_DATA_RATE="DDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")' unconnected input port 'CINVCTRL' is not connected on this instance
I-ELAB-9001: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(305): Module: 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b001111111110,BITLANES_OUTONLY=12'b001000000000,PO_DATA_CTL="TRUE",OSERDES_DATA_RATE="DDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")' unconnected input port 'CINVCTRL' is not connected on this instance
I-ELAB-9001: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(305): Module: 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b001111111110,BITLANES_OUTONLY=12'b001000000000,PO_DATA_CTL="TRUE",OSERDES_DATA_RATE="DDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")' unconnected input port 'CINVCTRL' is not connected on this instance
I-ELAB-9001: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(305): Module: 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b001111111110,BITLANES_OUTONLY=12'b001000000000,PO_DATA_CTL="TRUE",OSERDES_DATA_RATE="DDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")' unconnected input port 'CINVCTRL' is not connected on this instance
I-ELAB-9001: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(305): Module: 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b001111111110,BITLANES_OUTONLY=12'b001000000000,PO_DATA_CTL="TRUE",OSERDES_DATA_RATE="DDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")' unconnected input port 'CINVCTRL' is not connected on this instance
I-ELAB-9001: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(305): Module: 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b001111111110,BITLANES_OUTONLY=12'b001000000000,PO_DATA_CTL="TRUE",OSERDES_DATA_RATE="DDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")' unconnected input port 'CINVCTRL' is not connected on this instance
I-ELAB-9001: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v(305): Module: 'mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b001111111110,BITLANES_OUTONLY=12'b001000000000,PO_DATA_CTL="TRUE",OSERDES_DATA_RATE="DDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")' unconnected input port 'CINVCTRL' is not connected on this instance
W-VERI-1330: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1671): actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes'
W-VERI-1330: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v(1679): actual bit length 12 differs from formal bit length 4 for port 'pi_phase_locked_lanes'
W-VERI-1927: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v(1318): port 'complex_oclk_prech_req' remains unconnected for this instance
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v(82): compiling module 'mig_7series_v4_1_ddr_calib_top(TCQ=100,nCK_PER_CLK=4,tCK=3077,DDR3_VDD_OP_VOLT="135",CLK_PERIOD=12308,N_CTL_LANES=32'b00000000000000000000000000000010,DRAM_TYPE="DDR3",HIGHEST_LANE=4,HIGHEST_BANK=1,BANK_TYPE="HR_IO",DATA_CTL_B0=4'b1100,DATA_CTL_B1=4'b0000,DATA_CTL_B2=4'b0000,DATA_CTL_B3=4'b0000,DATA_CTL_B4=4'b0000,BYTE_LANES_B0=4'b1111,BYTE_LANES_B1=4'b0000,BYTE_LANES_B2=4'b0000,BYTE_LANES_B3=4'b0000,BYTE_LANES_B4=4'b0000,DQS_BYTE_MAP=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011,CTL_BYTE_LANE=8'b00000100,CTL_BANK=3'b000,SLOT_1_CONFIG=8'b00000000,BANK_WIDTH=3,CA_MIRROR="OFF",COL_WIDTH=10,nCS_PER_RANK=1,DQ_WIDTH=16,DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_WIDTH=8,ROW_WIDTH=14,RANKS=1,CS_WIDTH=1,CKE_WIDTH=1,DDR2_DQSN_ENABLE="YES",PER_BIT_DESKEW="OFF",CALIB_ROW_ADD=16'b0000000000000000,CALIB_COL_ADD=12'b000000000000,CALIB_BA_ADD=3'b000,AL="0",ADDR_CMD_MODE="1T",BURST_MODE="8",BURST_TYPE="SEQ",nCL=5,nCWL=5,tRFC=160000,tREFI=7800000,OUTPUT_DRV="LOW",REG_CTRL="OFF",RTT_NOM="40",RTT_WR="OFF",USE_ODT_PORT=1,WRLVL="ON",PRE_REV3ES="OFF",POC_USE_METASTABLE_SAMP="FALSE",SIM_INIT_OPTION="NONE",SIM_CAL_OPTION="NONE",CKE_ODT_AUX="FALSE",IDELAY_ADJ="OFF",FINE_PER_BIT="OFF",CENTER_COMP_MODE="OFF",PI_VAL_ADJ="OFF",TAPSPERKCLK=112,DEBUG_PORT="OFF",SKIP_CALIB="FALSE",PI_DIV2_INCDEC="FALSE")'
W-VERI-1209: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v(713): expression size 128 truncated to fit in target size 63
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v(92): compiling module 'mig_7series_v4_1_ddr_prbs_gen(TCQ=100,PRBS_WIDTH=64,DQS_CNT_WIDTH=1,DQ_WIDTH=16,VCCO_PAT_EN=1,VCCAUX_PAT_EN=1,ISI_PAT_EN=1,FIXED_VICTIM="FALSE")'
W-VERI-1209: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v(160): expression size 8 truncated to fit in target size 7
W-VERI-1209: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v(500): expression size 9 truncated to fit in target size 8
W-VERI-1209: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v(505): expression size 9 truncated to fit in target size 8
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v(89): compiling module 'mig_7series_v4_1_ddr_phy_init(tCK=3077,TCQ=100,nCK_PER_CLK=4,CLK_PERIOD=12308,USE_ODT_PORT=1,DDR3_VDD_OP_VOLT="135",PRBS_WIDTH=8,BANK_WIDTH=3,CA_MIRROR="OFF",COL_WIDTH=10,nCS_PER_RANK=1,DQ_WIDTH=16,DQS_WIDTH=2,DQS_CNT_WIDTH=1,ROW_WIDTH=14,CS_WIDTH=1,RANKS=1,CKE_WIDTH=1,DRAM_TYPE="DDR3",REG_CTRL="OFF",ADDR_CMD_MODE="1T",CALIB_ROW_ADD=16'b0000000000000000,CALIB_COL_ADD=12'b000000000000,CALIB_BA_ADD=3'b000,AL="0",BURST_MODE="8",BURST_TYPE="SEQ",nCL=5,nCWL=5,tRFC=160000,REFRESH_TIMER=4799,REFRESH_TIMER_WIDTH=13,OUTPUT_DRV="LOW",RTT_NOM="40",RTT_WR="OFF",WRLVL="ON",DDR2_DQSN_ENABLE="YES",nSLOTS=1,SIM_INIT_OPTION="NONE",SIM_CAL_OPTION="NONE",CKE_ODT_AUX="FALSE",PRE_REV3ES="OFF",TEST_AL="0",FIXED_VICTIM="FALSE",BYPASS_COMPLEX_OCAL="TRUE",SKIP_CALIB="FALSE")'
W-VERI-1209: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v(815): expression size 7 truncated to fit in target size 6
W-VERI-1209: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v(1256): expression size 32 truncated to fit in target size 13
W-VERI-1209: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v(1273): expression size 5 truncated to fit in target size 4
W-VERI-1209: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v(1453): expression size 32 truncated to fit in target size 5
W-VERI-1209: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v(1504): expression size 3 truncated to fit in target size 2
W-VERI-1209: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v(1630): expression size 8 truncated to fit in target size 7
W-VERI-1209: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v(1657): expression size 5 truncated to fit in target size 4
W-VERI-1209: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v(1694): expression size 15 truncated to fit in target size 14
W-VERI-1209: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v(1740): expression size 11 truncated to fit in target size 10
W-VERI-1209: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v(1749): expression size 10 truncated to fit in target size 9
W-VERI-1209: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v(1802): expression size 9 truncated to fit in target size 8
** Maximum message limit for message VERI-1209 has been reached.
W-VERI-1173: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v(1980): full_case directive is effective : might cause synthesis - simulation differences
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v(77): compiling module 'mig_7series_v4_1_ddr_phy_wrcal(TCQ=100,nCK_PER_CLK=4,CLK_PERIOD=12308,DQ_WIDTH=16,DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_WIDTH=8,SIM_CAL_OPTION="NONE")'
I-VERI-9004: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v(157): extracting RAM for identifier 'po_coarse_tap_cnt'
I-VERI-9004: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v(159): extracting RAM for identifier 'po_fine_tap_cnt'
I-VERI-9004: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v(169): extracting RAM for identifier 'wl_po_coarse_cnt_w'
I-VERI-9004: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v(170): extracting RAM for identifier 'wl_po_fine_cnt_w'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v(90): compiling module 'mig_7series_v4_1_ddr_phy_wrlvl(TCQ=100,DQS_CNT_WIDTH=1,DQ_WIDTH=16,DQS_WIDTH=2,DRAM_WIDTH=8,nCK_PER_CLK=4,CLK_PERIOD=12308,SIM_CAL_OPTION="NONE")'
I-VERI-9004: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v(213): extracting RAM for identifier 'fine_inc'
I-VERI-9004: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v(214): extracting RAM for identifier 'corse_dec'
I-VERI-9004: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v(215): extracting RAM for identifier 'corse_inc'
I-VERI-9004: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v(225): extracting RAM for identifier 'final_coarse_tap'
I-VERI-9004: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v(239): extracting RAM for identifier 'po_dec_cnt'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v(68): compiling module 'mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay(TCQ=100,tCK=3077,DQS_CNT_WIDTH=1,N_CTL_LANES=32'b00000000000000000000000000000010,SIM_CAL_OPTION="NONE")'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v(79): compiling module 'mig_7series_v4_1_ddr_phy_dqs_found_cal_hr(TCQ=100,nCK_PER_CLK=4,nCL=5,AL="0",nCWL=5,DRAM_TYPE="DDR3",DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_WIDTH=8,REG_CTRL="OFF",SIM_CAL_OPTION="NONE",NUM_DQSFOUND_CAL=1020,N_CTL_LANES=32'b00000000000000000000000000000010,HIGHEST_LANE=4,HIGHEST_BANK=1,BYTE_LANES_B0=4'b1111,BYTE_LANES_B1=4'b0000,BYTE_LANES_B2=4'b0000,BYTE_LANES_B3=4'b0000,BYTE_LANES_B4=4'b0000,DATA_CTL_B0=4'b1100,DATA_CTL_B1=4'b0000,DATA_CTL_B2=4'b0000,DATA_CTL_B3=4'b0000,DATA_CTL_B4=4'b0000)'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v(81): compiling module 'mig_7series_v4_1_ddr_phy_rdlvl(TCQ=100,nCK_PER_CLK=4,CLK_PERIOD=12308,DQ_WIDTH=16,DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_WIDTH=8,PER_BIT_DESKEW="OFF",SIM_CAL_OPTION="NONE",DEBUG_PORT="OFF",DRAM_TYPE="DDR3",OCAL_EN="OFF",IDELAY_ADJ="OFF",PI_DIV2_INCDEC="FALSE")'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_tempmon.v(69): compiling module 'mig_7series_v4_1_ddr_phy_tempmon(SKIP_CALIB="FALSE",TCQ=100)'
W-VERI-1330: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v(1340): actual bit length 12 differs from formal bit length 4 for port 'pi_dqs_found_lanes'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_1_ui_top.v(71): compiling module 'mig_7series_v4_1_ui_top(TCQ=100,APP_DATA_WIDTH=128,APP_MASK_WIDTH=16,BANK_WIDTH=3,COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=5,ECC="OFF",ECC_TEST="OFF",ORDERING="NORM",nCK_PER_CLK=4,RANKS=1,RANK_WIDTH=1,ROW_WIDTH=14,MEM_ADDR_ORDER="BANK_ROW_COLUMN")'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_1_ui_cmd.v(70): compiling module 'mig_7series_v4_1_ui_cmd(TCQ=100,ADDR_WIDTH=28,BANK_WIDTH=3,COL_WIDTH=10,DATA_BUF_ADDR_WIDTH=5,RANK_WIDTH=1,ROW_WIDTH=14,RANKS=1,MEM_ADDR_ORDER="BANK_ROW_COLUMN")'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v(131): compiling module 'mig_7series_v4_1_ui_wr_data(TCQ=100,APP_DATA_WIDTH=128,APP_MASK_WIDTH=16,ECC="OFF",nCK_PER_CLK=4,ECC_TEST="OFF",CWL=6)'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v(140): compiling module 'mig_7series_v4_1_ui_rd_data(TCQ=100,APP_DATA_WIDTH=128,DATA_BUF_ADDR_WIDTH=5,ECC="OFF",nCK_PER_CLK=4,ORDERING="NORM")'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc.v(90): compiling module 'mig_7series_v4_1_axi_mc(C_FAMILY="virtex7",C_S_AXI_ID_WIDTH=4,C_S_AXI_ADDR_WIDTH=28,C_S_AXI_DATA_WIDTH=128,C_MC_ADDR_WIDTH=28,C_MC_DATA_WIDTH=128,C_MC_BURST_MODE="8",C_MC_nCK_PER_CLK=4,C_S_AXI_SUPPORTS_NARROW_BURST=0,C_S_AXI_REG_EN0=20'b00000000000000000000,C_S_AXI_REG_EN1=20'b00000000000000000000,C_RD_WR_ARB_ALGORITHM="RD_PRI_REG",C_ECC="OFF")'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_axi_register_slice.v(63): compiling module 'mig_7series_v4_1_ddr_axi_register_slice(C_FAMILY="virtex7",C_AXI_ID_WIDTH=4,C_AXI_ADDR_WIDTH=28,C_AXI_DATA_WIDTH=128,C_AXI_SUPPORTS_USER_SIGNALS=0,C_REG_CONFIG_AW=0,C_REG_CONFIG_W=0,C_REG_CONFIG_B=0,C_REG_CONFIG_AR=0,C_REG_CONFIG_R=0)'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_axic_register_slice.v(61): compiling module 'mig_7series_v4_1_ddr_axic_register_slice(C_FAMILY="virtex7",C_DATA_WIDTH=62,C_REG_CONFIG=0)'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_axic_register_slice.v(61): compiling module 'mig_7series_v4_1_ddr_axic_register_slice(C_FAMILY="virtex7",C_DATA_WIDTH=149,C_REG_CONFIG=0)'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_axic_register_slice.v(61): compiling module 'mig_7series_v4_1_ddr_axic_register_slice(C_FAMILY="virtex7",C_DATA_WIDTH=6,C_REG_CONFIG=0)'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_ddr_axic_register_slice.v(61): compiling module 'mig_7series_v4_1_ddr_axic_register_slice(C_FAMILY="virtex7",C_DATA_WIDTH=135,C_REG_CONFIG=0)'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_aw_channel.v(57): compiling module 'mig_7series_v4_1_axi_mc_aw_channel(C_ID_WIDTH=4,C_AXI_ADDR_WIDTH=28,C_MC_ADDR_WIDTH=28,C_DATA_WIDTH=128,C_MC_BURST_LEN=1,C_MC_nCK_PER_CLK=4,C_AXSIZE=4,C_ECC="OFF")'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_cmd_translator.v(62): compiling module 'mig_7series_v4_1_axi_mc_cmd_translator(C_AXI_ADDR_WIDTH=28,C_MC_ADDR_WIDTH=28,C_DATA_WIDTH=128,C_MC_BURST_LEN=1,C_MC_nCK_PER_CLK=4,C_AXSIZE=4)'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_incr_cmd.v(64): compiling module 'mig_7series_v4_1_axi_mc_incr_cmd(C_AXI_ADDR_WIDTH=28,C_MC_ADDR_WIDTH=28,C_MC_BURST_LEN=1,C_DATA_WIDTH=128,C_AXSIZE=4,C_MC_RD_INST=0)'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_wrap_cmd.v(97): compiling module 'mig_7series_v4_1_axi_mc_wrap_cmd(C_AXI_ADDR_WIDTH=28,C_MC_ADDR_WIDTH=28,C_MC_BURST_LEN=1,C_DATA_WIDTH=128,C_AXSIZE=4,C_MC_RD_INST=0)'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_wr_cmd_fsm.v(76): compiling module 'mig_7series_v4_1_axi_mc_wr_cmd_fsm(C_MC_BURST_LEN=1)'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_w_channel.v(64): compiling module 'mig_7series_v4_1_axi_mc_w_channel(C_DATA_WIDTH=128,C_MC_BURST_LEN=1,C_AXI_ADDR_WIDTH=28,C_ECC="OFF")'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_b_channel.v(83): compiling module 'mig_7series_v4_1_axi_mc_b_channel(C_ID_WIDTH=4)'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_fifo.v(70): compiling module 'mig_7series_v4_1_axi_mc_fifo(C_WIDTH=4,C_AWIDTH=3,C_DEPTH=8)'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_ar_channel.v(57): compiling module 'mig_7series_v4_1_axi_mc_ar_channel(C_ID_WIDTH=4,C_AXI_ADDR_WIDTH=28,C_MC_ADDR_WIDTH=28,C_DATA_WIDTH=128,C_MC_BURST_LEN=1,C_MC_nCK_PER_CLK=4,C_AXSIZE=4)'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_cmd_translator.v(62): compiling module 'mig_7series_v4_1_axi_mc_cmd_translator(C_AXI_ADDR_WIDTH=28,C_MC_ADDR_WIDTH=28,C_DATA_WIDTH=128,C_MC_BURST_LEN=1,C_MC_nCK_PER_CLK=4,C_AXSIZE=4,C_MC_RD_INST=1)'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_incr_cmd.v(64): compiling module 'mig_7series_v4_1_axi_mc_incr_cmd(C_AXI_ADDR_WIDTH=28,C_MC_ADDR_WIDTH=28,C_MC_BURST_LEN=1,C_DATA_WIDTH=128,C_AXSIZE=4,C_MC_RD_INST=1)'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_wrap_cmd.v(97): compiling module 'mig_7series_v4_1_axi_mc_wrap_cmd(C_AXI_ADDR_WIDTH=28,C_MC_ADDR_WIDTH=28,C_MC_BURST_LEN=1,C_DATA_WIDTH=128,C_AXSIZE=4,C_MC_RD_INST=1)'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_cmd_fsm.v(72): compiling module 'mig_7series_v4_1_axi_mc_cmd_fsm(C_MC_BURST_LEN=1,C_MC_RD_INST=1)'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_r_channel.v(67): compiling module 'mig_7series_v4_1_axi_mc_r_channel(C_ID_WIDTH=4,C_DATA_WIDTH=128,C_MC_BURST_LEN=1,C_AXI_ADDR_WIDTH=28,C_MC_BURST_MODE="8")'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_fifo.v(70): compiling module 'mig_7series_v4_1_axi_mc_fifo(C_WIDTH=129,C_AWIDTH=5,C_DEPTH=32)'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_fifo.v(70): compiling module 'mig_7series_v4_1_axi_mc_fifo(C_WIDTH=7,C_AWIDTH=5,C_DEPTH=30)'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/axi/mig_7series_v4_1_axi_mc_cmd_arbiter.v(61): compiling module 'mig_7series_v4_1_axi_mc_cmd_arbiter(C_MC_ADDR_WIDTH=28,C_MC_BURST_LEN=1,C_RD_WR_ARB_ALGORITHM="RD_PRI_REG")'
I-VHDL-1400: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3630): back to vhdl to continue elaboration
I-VHDL-1399: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3707): going to verilog side to elaborate module 'design_1_util_vector_logic_3_0'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_0/synth/design_1_util_vector_logic_3_0.v(57): compiling module 'design_1_util_vector_logic_3_0'
I-BPS-0888: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_0/synth/design_1_util_vector_logic_3_0.v(65): Module: 'util_vector_logic_v2_0_1_util_vector_logic' Creating black-box module 'util_vector_logic_v2_0_1_util_vector_logic' due to previous errors and configurations settings.
I-VHDL-1400: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3707): back to vhdl to continue elaboration
I-VHDL-1399: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3712): going to verilog side to elaborate module 'design_1_util_vector_logic_4_0'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_4_0/synth/design_1_util_vector_logic_4_0.v(57): compiling module 'design_1_util_vector_logic_4_0'
I-VHDL-1400: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3712): back to vhdl to continue elaboration
I-VHDL-1399: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3717): going to verilog side to elaborate module 'design_1_v_axi4s_vid_out_0_0'
** Maximum message limit for message VHDL-1399 has been reached.
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v(58): compiling module 'design_1_v_axi4s_vid_out_0_0'
I-BPS-0888: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v(153): Module: 'v_axi4s_vid_out_v4_0_9' Creating black-box module 'v_axi4s_vid_out_v4_0_9' due to previous errors and configurations settings.
I-VHDL-1400: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(3717): back to vhdl to continue elaboration
** Maximum message limit for message VHDL-1400 has been reached.
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v(57): compiling module 'design_1_v_demosaic_0_0'
I-BPS-0888: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v(187): Module: 'design_1_v_demosaic_0_0_v_demosaic' Creating black-box module 'design_1_v_demosaic_0_0_v_demosaic' due to previous errors and configurations settings.
W-VHDL-1250: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(2546): 'design_1_v_tc_0_0' remains a black box since it has no binding entity
I-VHDL-9002: s7_tdm114.srcs/sources_1/bd/design_1/synth/design_1.vhd(2546): 'design_1_v_tc_0_0' is declared in library 'work'.
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v(57): compiling module 'design_1_v_vid_in_axi4s_0_0'
I-BPS-0888: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v(153): Module: 'v_vid_in_axi4s_v4_0_8' Creating black-box module 'v_vid_in_axi4s_v4_0_8' due to previous errors and configurations settings.
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v(57): compiling module 'design_1_xlconstant_0_0'
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/verilog/zed_ali3_controller_core.v(50): compiling module 'zed_ali3_controller_core(C_PIXEL_CLOCK_RATE=0)'
I-VERI-1231: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/verilog/zed_ali3_controller_core.v(106): going to vhdl side to elaborate design unit '\clock_generator_pll_7_to_1_diff_sdr(pixel_clock="BUF_G",pixel_clock_d=3,pixel_clock_m=3,pixel_clock_d_real=3.0,pixel_clock_m_real=3.0,clkin_period=30.0)(1,5)(1,5)\'
I-VERI-1232: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/verilog/zed_ali3_controller_core.v(106): back to verilog to continue elaboration
I-VERI-1018: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/verilog/synchro.v(52): compiling module 'synchro(INITIALIZE="LOGIC1")'
I-VERI-1231: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/verilog/zed_ali3_controller_core.v(207): going to vhdl side to elaborate design unit '\serdes_7_to_1_diff_sdr(d=4)(1,9)\'
I-VERI-1232: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/verilog/zed_ali3_controller_core.v(207): back to verilog to continue elaboration
--BPS-0730: Status: Finished Elaborating (phase 2).
--BPS-0730: Status: Running static design modifications.
I-BPS-0988: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(6799): Module: 'axi_iic' Per AutoGreyCell, compiling 'axi_iic' as a grey cell.
I-BPS-0988: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(2868): Module: 'axi_lite_ipif' Per AutoGreyCell, compiling 'axi_lite_ipif' as a grey cell.
I-BPS-0988: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/8e66/hdl/interrupt_control_v3_1_vh_rfs.vhd(189): Module: 'interrupt_control' Per AutoGreyCell, compiling 'interrupt_control' as a grey cell.
I-BPS-0988: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd(3658): Module: 'axi_intc' Per AutoGreyCell, compiling 'axi_intc' as a grey cell.
I-BPS-0711: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd(1264): Module: 'proc_sys_reset_v5_0_12-\proc_sys_reset(c_family="spartan7",c_aux_rst_width=1,c_aux_reset_high='0')(1,8)\(imp)' Skipping application of user grey cell information to netlist proc_sys_reset_v5_0_12-\proc_sys_reset(c_family="spartan7",c_aux_rst_width=1,c_aux_reset_high='0')(1,8)\(imp) due to netlist having instances, should be a blackbox.
I-BPS-0711: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd(1264): Module: 'proc_sys_reset_v5_0_12-\proc_sys_reset(c_family="spartan7",c_ext_reset_high='1',c_aux_reset_high='0')(1,8)\(imp)' Skipping application of user grey cell information to netlist proc_sys_reset_v5_0_12-\proc_sys_reset(c_family="spartan7",c_ext_reset_high='1',c_aux_reset_high='0')(1,8)\(imp) due to netlist having instances, should be a blackbox.
I-BPS-0988: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd(2128): Module: 'axi_uartlite' Per AutoGreyCell, compiling 'axi_uartlite' as a grey cell.
I-BPS-0988: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd(87): Module: 'lib_pkg' Per AutoGreyCell, compiling 'lib_pkg' as a grey cell.
I-BPS-0988: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(3116): Module: 'lmb_bram_if_cntlr' Per AutoGreyCell, compiling 'lmb_bram_if_cntlr' as a grey cell.
I-BPS-0988: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd(92): Module: 'lmb_v10' Per AutoGreyCell, compiling 'lmb_v10' as a grey cell.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_0/synth/bd_afc3_one_0.v(66): Module: 'bd_afc3_one_0.inst' Pin bd_afc3_one_0.inst.dout[0:0]: on instance bd_afc3_one_0.inst of black-box module xlconstant_v1_1_5_xlconstant(CONST_WIDTH=1,CONST_VAL='H1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v(66): Module: 'design_1_xlconstant_0_0.inst' Pin design_1_xlconstant_0_0.inst.dout[0:0]: on instance design_1_xlconstant_0_0.inst of black-box module xlconstant_v1_1_5_xlconstant(CONST_WIDTH=1,CONST_VAL='H1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.aclk: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.aclken: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.aresetn: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.m_axi_araddr[27:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.m_axi_arburst[1:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.m_axi_arcache[3:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.m_axi_arlen[7:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.m_axi_arlock[0:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.m_axi_arprot[2:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.m_axi_arqos[3:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.m_axi_arready: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.m_axi_arsize[2:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.m_axi_arvalid: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.m_axi_awaddr[27:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.m_axi_awburst[1:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.m_axi_awcache[3:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.m_axi_awlen[7:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.m_axi_awlock[0:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.m_axi_awprot[2:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.m_axi_awqos[3:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.m_axi_awready: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.m_axi_awsize[2:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.m_axi_awvalid: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.m_axi_bid: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.m_axi_bready: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.m_axi_bresp[1:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.m_axi_buser: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.m_axi_bvalid: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.m_axi_rdata[127:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.m_axi_rid: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.m_axi_rlast: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.m_axi_rready: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.m_axi_rresp[1:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.m_axi_ruser: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.m_axi_rvalid: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.m_axi_wdata[127:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.m_axi_wlast: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.m_axi_wready: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.m_axi_wstrb[15:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.m_axi_wvalid: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.s_axi_araddr[27:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.s_axi_arcache[3:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.s_axi_arid[0:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.s_axi_arlen[7:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.s_axi_arlock[0:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.s_axi_arprot[2:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.s_axi_arqos[3:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.s_axi_arready: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.s_axi_aruser[1023:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.s_axi_arvalid: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.s_axi_awaddr[27:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.s_axi_awcache[3:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.s_axi_awid[0:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.s_axi_awlen[7:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.s_axi_awlock[0:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.s_axi_awprot[2:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.s_axi_awqos[3:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.s_axi_awready: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.s_axi_awuser[1023:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.s_axi_awvalid: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.s_axi_bid[0:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.s_axi_bready: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.s_axi_bresp[1:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.s_axi_buser[1023:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.s_axi_bvalid: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.s_axi_rdata[127:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.s_axi_rid[0:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.s_axi_rlast: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.s_axi_rready: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.s_axi_rresp[1:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.s_axi_ruser[1023:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.s_axi_rvalid: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.s_axi_wdata[127:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.s_axi_wlast: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.s_axi_wready: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.s_axi_wstrb[15:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.s_axi_wuser[1023:0]: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_28/synth/bd_afc3_m00e_0.sv(316): Module: 'bd_afc3_m00e_0.inst' Pin bd_afc3_m00e_0.inst.s_axi_wvalid: on instance bd_afc3_m00e_0.inst of black-box module sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_m00arn_0.sv(136): Module: 'bd_afc3_m00arn_0.inst' Pin bd_afc3_m00arn_0.inst.m_axis_arb_tready: on instance bd_afc3_m00arn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_m00arn_0.sv(136): Module: 'bd_afc3_m00arn_0.inst' Pin bd_afc3_m00arn_0.inst.m_sc_aclk: on instance bd_afc3_m00arn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_m00arn_0.sv(136): Module: 'bd_afc3_m00arn_0.inst' Pin bd_afc3_m00arn_0.inst.m_sc_aclken: on instance bd_afc3_m00arn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_m00arn_0.sv(136): Module: 'bd_afc3_m00arn_0.inst' Pin bd_afc3_m00arn_0.inst.m_sc_aresetn: on instance bd_afc3_m00arn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_m00arn_0.sv(136): Module: 'bd_afc3_m00arn_0.inst' Pin bd_afc3_m00arn_0.inst.m_sc_info[0:0]: on instance bd_afc3_m00arn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_m00arn_0.sv(136): Module: 'bd_afc3_m00arn_0.inst' Pin bd_afc3_m00arn_0.inst.m_sc_payld[137:0]: on instance bd_afc3_m00arn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_m00arn_0.sv(136): Module: 'bd_afc3_m00arn_0.inst' Pin bd_afc3_m00arn_0.inst.m_sc_recv[0:0]: on instance bd_afc3_m00arn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_m00arn_0.sv(136): Module: 'bd_afc3_m00arn_0.inst' Pin bd_afc3_m00arn_0.inst.m_sc_req[0:0]: on instance bd_afc3_m00arn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_m00arn_0.sv(136): Module: 'bd_afc3_m00arn_0.inst' Pin bd_afc3_m00arn_0.inst.m_sc_send[0:0]: on instance bd_afc3_m00arn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_m00arn_0.sv(136): Module: 'bd_afc3_m00arn_0.inst' Pin bd_afc3_m00arn_0.inst.s_axis_arb_tdata[15:0]: on instance bd_afc3_m00arn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_m00arn_0.sv(136): Module: 'bd_afc3_m00arn_0.inst' Pin bd_afc3_m00arn_0.inst.s_axis_arb_tvalid: on instance bd_afc3_m00arn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_m00arn_0.sv(136): Module: 'bd_afc3_m00arn_0.inst' Pin bd_afc3_m00arn_0.inst.s_sc_aclk: on instance bd_afc3_m00arn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_m00arn_0.sv(136): Module: 'bd_afc3_m00arn_0.inst' Pin bd_afc3_m00arn_0.inst.s_sc_aclken: on instance bd_afc3_m00arn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_m00arn_0.sv(136): Module: 'bd_afc3_m00arn_0.inst' Pin bd_afc3_m00arn_0.inst.s_sc_aresetn: on instance bd_afc3_m00arn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_m00arn_0.sv(136): Module: 'bd_afc3_m00arn_0.inst' Pin bd_afc3_m00arn_0.inst.s_sc_info[1:0]: on instance bd_afc3_m00arn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_m00arn_0.sv(136): Module: 'bd_afc3_m00arn_0.inst' Pin bd_afc3_m00arn_0.inst.s_sc_payld[137:0]: on instance bd_afc3_m00arn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_m00arn_0.sv(136): Module: 'bd_afc3_m00arn_0.inst' Pin bd_afc3_m00arn_0.inst.s_sc_recv[1:0]: on instance bd_afc3_m00arn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_m00arn_0.sv(136): Module: 'bd_afc3_m00arn_0.inst' Pin bd_afc3_m00arn_0.inst.s_sc_req[1:0]: on instance bd_afc3_m00arn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_23/synth/bd_afc3_m00arn_0.sv(136): Module: 'bd_afc3_m00arn_0.inst' Pin bd_afc3_m00arn_0.inst.s_sc_send[1:0]: on instance bd_afc3_m00arn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_m00awn_0.sv(146): Module: 'bd_afc3_m00awn_0.inst' Pin bd_afc3_m00awn_0.inst.m_axis_arb_tdata[15:0]: on instance bd_afc3_m00awn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_m00awn_0.sv(146): Module: 'bd_afc3_m00awn_0.inst' Pin bd_afc3_m00awn_0.inst.m_axis_arb_tready: on instance bd_afc3_m00awn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_m00awn_0.sv(146): Module: 'bd_afc3_m00awn_0.inst' Pin bd_afc3_m00awn_0.inst.m_axis_arb_tvalid: on instance bd_afc3_m00awn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_m00awn_0.sv(146): Module: 'bd_afc3_m00awn_0.inst' Pin bd_afc3_m00awn_0.inst.m_sc_aclk: on instance bd_afc3_m00awn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_m00awn_0.sv(146): Module: 'bd_afc3_m00awn_0.inst' Pin bd_afc3_m00awn_0.inst.m_sc_aclken: on instance bd_afc3_m00awn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_m00awn_0.sv(146): Module: 'bd_afc3_m00awn_0.inst' Pin bd_afc3_m00awn_0.inst.m_sc_aresetn: on instance bd_afc3_m00awn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_m00awn_0.sv(146): Module: 'bd_afc3_m00awn_0.inst' Pin bd_afc3_m00awn_0.inst.m_sc_info[0:0]: on instance bd_afc3_m00awn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_m00awn_0.sv(146): Module: 'bd_afc3_m00awn_0.inst' Pin bd_afc3_m00awn_0.inst.m_sc_payld[137:0]: on instance bd_afc3_m00awn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_m00awn_0.sv(146): Module: 'bd_afc3_m00awn_0.inst' Pin bd_afc3_m00awn_0.inst.m_sc_recv[0:0]: on instance bd_afc3_m00awn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_m00awn_0.sv(146): Module: 'bd_afc3_m00awn_0.inst' Pin bd_afc3_m00awn_0.inst.m_sc_req[0:0]: on instance bd_afc3_m00awn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_m00awn_0.sv(146): Module: 'bd_afc3_m00awn_0.inst' Pin bd_afc3_m00awn_0.inst.m_sc_send[0:0]: on instance bd_afc3_m00awn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_m00awn_0.sv(146): Module: 'bd_afc3_m00awn_0.inst' Pin bd_afc3_m00awn_0.inst.s_axis_arb_tdata[15:0]: on instance bd_afc3_m00awn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_m00awn_0.sv(146): Module: 'bd_afc3_m00awn_0.inst' Pin bd_afc3_m00awn_0.inst.s_axis_arb_tvalid: on instance bd_afc3_m00awn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_m00awn_0.sv(146): Module: 'bd_afc3_m00awn_0.inst' Pin bd_afc3_m00awn_0.inst.s_sc_aclk: on instance bd_afc3_m00awn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_m00awn_0.sv(146): Module: 'bd_afc3_m00awn_0.inst' Pin bd_afc3_m00awn_0.inst.s_sc_aclken: on instance bd_afc3_m00awn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_m00awn_0.sv(146): Module: 'bd_afc3_m00awn_0.inst' Pin bd_afc3_m00awn_0.inst.s_sc_aresetn: on instance bd_afc3_m00awn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_m00awn_0.sv(146): Module: 'bd_afc3_m00awn_0.inst' Pin bd_afc3_m00awn_0.inst.s_sc_info[1:0]: on instance bd_afc3_m00awn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_m00awn_0.sv(146): Module: 'bd_afc3_m00awn_0.inst' Pin bd_afc3_m00awn_0.inst.s_sc_payld[137:0]: on instance bd_afc3_m00awn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_m00awn_0.sv(146): Module: 'bd_afc3_m00awn_0.inst' Pin bd_afc3_m00awn_0.inst.s_sc_recv[1:0]: on instance bd_afc3_m00awn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_m00awn_0.sv(146): Module: 'bd_afc3_m00awn_0.inst' Pin bd_afc3_m00awn_0.inst.s_sc_req[1:0]: on instance bd_afc3_m00awn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_25/synth/bd_afc3_m00awn_0.sv(146): Module: 'bd_afc3_m00awn_0.inst' Pin bd_afc3_m00awn_0.inst.s_sc_send[1:0]: on instance bd_afc3_m00awn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_m00bn_0.sv(136): Module: 'bd_afc3_m00bn_0.inst' Pin bd_afc3_m00bn_0.inst.m_axis_arb_tready: on instance bd_afc3_m00bn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_m00bn_0.sv(136): Module: 'bd_afc3_m00bn_0.inst' Pin bd_afc3_m00bn_0.inst.m_sc_aclk: on instance bd_afc3_m00bn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_m00bn_0.sv(136): Module: 'bd_afc3_m00bn_0.inst' Pin bd_afc3_m00bn_0.inst.m_sc_aclken: on instance bd_afc3_m00bn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_m00bn_0.sv(136): Module: 'bd_afc3_m00bn_0.inst' Pin bd_afc3_m00bn_0.inst.m_sc_aresetn: on instance bd_afc3_m00bn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_m00bn_0.sv(136): Module: 'bd_afc3_m00bn_0.inst' Pin bd_afc3_m00bn_0.inst.m_sc_info[1:0]: on instance bd_afc3_m00bn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_m00bn_0.sv(136): Module: 'bd_afc3_m00bn_0.inst' Pin bd_afc3_m00bn_0.inst.m_sc_payld[5:0]: on instance bd_afc3_m00bn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_m00bn_0.sv(136): Module: 'bd_afc3_m00bn_0.inst' Pin bd_afc3_m00bn_0.inst.m_sc_recv[1:0]: on instance bd_afc3_m00bn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_m00bn_0.sv(136): Module: 'bd_afc3_m00bn_0.inst' Pin bd_afc3_m00bn_0.inst.m_sc_req[1:0]: on instance bd_afc3_m00bn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_m00bn_0.sv(136): Module: 'bd_afc3_m00bn_0.inst' Pin bd_afc3_m00bn_0.inst.m_sc_send[1:0]: on instance bd_afc3_m00bn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_m00bn_0.sv(136): Module: 'bd_afc3_m00bn_0.inst' Pin bd_afc3_m00bn_0.inst.s_axis_arb_tdata[15:0]: on instance bd_afc3_m00bn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_m00bn_0.sv(136): Module: 'bd_afc3_m00bn_0.inst' Pin bd_afc3_m00bn_0.inst.s_axis_arb_tvalid: on instance bd_afc3_m00bn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_m00bn_0.sv(136): Module: 'bd_afc3_m00bn_0.inst' Pin bd_afc3_m00bn_0.inst.s_sc_aclk: on instance bd_afc3_m00bn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_m00bn_0.sv(136): Module: 'bd_afc3_m00bn_0.inst' Pin bd_afc3_m00bn_0.inst.s_sc_aclken: on instance bd_afc3_m00bn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_m00bn_0.sv(136): Module: 'bd_afc3_m00bn_0.inst' Pin bd_afc3_m00bn_0.inst.s_sc_aresetn: on instance bd_afc3_m00bn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_m00bn_0.sv(136): Module: 'bd_afc3_m00bn_0.inst' Pin bd_afc3_m00bn_0.inst.s_sc_info[0:0]: on instance bd_afc3_m00bn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_m00bn_0.sv(136): Module: 'bd_afc3_m00bn_0.inst' Pin bd_afc3_m00bn_0.inst.s_sc_payld[5:0]: on instance bd_afc3_m00bn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_m00bn_0.sv(136): Module: 'bd_afc3_m00bn_0.inst' Pin bd_afc3_m00bn_0.inst.s_sc_recv[0:0]: on instance bd_afc3_m00bn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_m00bn_0.sv(136): Module: 'bd_afc3_m00bn_0.inst' Pin bd_afc3_m00bn_0.inst.s_sc_req[0:0]: on instance bd_afc3_m00bn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_27/synth/bd_afc3_m00bn_0.sv(136): Module: 'bd_afc3_m00bn_0.inst' Pin bd_afc3_m00bn_0.inst.s_sc_send[0:0]: on instance bd_afc3_m00bn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_m00rn_0.sv(136): Module: 'bd_afc3_m00rn_0.inst' Pin bd_afc3_m00rn_0.inst.m_axis_arb_tready: on instance bd_afc3_m00rn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_m00rn_0.sv(136): Module: 'bd_afc3_m00rn_0.inst' Pin bd_afc3_m00rn_0.inst.m_sc_aclk: on instance bd_afc3_m00rn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_m00rn_0.sv(136): Module: 'bd_afc3_m00rn_0.inst' Pin bd_afc3_m00rn_0.inst.m_sc_aclken: on instance bd_afc3_m00rn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_m00rn_0.sv(136): Module: 'bd_afc3_m00rn_0.inst' Pin bd_afc3_m00rn_0.inst.m_sc_aresetn: on instance bd_afc3_m00rn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_m00rn_0.sv(136): Module: 'bd_afc3_m00rn_0.inst' Pin bd_afc3_m00rn_0.inst.m_sc_info[1:0]: on instance bd_afc3_m00rn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_m00rn_0.sv(136): Module: 'bd_afc3_m00rn_0.inst' Pin bd_afc3_m00rn_0.inst.m_sc_payld[147:0]: on instance bd_afc3_m00rn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_m00rn_0.sv(136): Module: 'bd_afc3_m00rn_0.inst' Pin bd_afc3_m00rn_0.inst.m_sc_recv[1:0]: on instance bd_afc3_m00rn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_m00rn_0.sv(136): Module: 'bd_afc3_m00rn_0.inst' Pin bd_afc3_m00rn_0.inst.m_sc_req[1:0]: on instance bd_afc3_m00rn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_m00rn_0.sv(136): Module: 'bd_afc3_m00rn_0.inst' Pin bd_afc3_m00rn_0.inst.m_sc_send[1:0]: on instance bd_afc3_m00rn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_m00rn_0.sv(136): Module: 'bd_afc3_m00rn_0.inst' Pin bd_afc3_m00rn_0.inst.s_axis_arb_tdata[15:0]: on instance bd_afc3_m00rn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_m00rn_0.sv(136): Module: 'bd_afc3_m00rn_0.inst' Pin bd_afc3_m00rn_0.inst.s_axis_arb_tvalid: on instance bd_afc3_m00rn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_m00rn_0.sv(136): Module: 'bd_afc3_m00rn_0.inst' Pin bd_afc3_m00rn_0.inst.s_sc_aclk: on instance bd_afc3_m00rn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_m00rn_0.sv(136): Module: 'bd_afc3_m00rn_0.inst' Pin bd_afc3_m00rn_0.inst.s_sc_aclken: on instance bd_afc3_m00rn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_m00rn_0.sv(136): Module: 'bd_afc3_m00rn_0.inst' Pin bd_afc3_m00rn_0.inst.s_sc_aresetn: on instance bd_afc3_m00rn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_m00rn_0.sv(136): Module: 'bd_afc3_m00rn_0.inst' Pin bd_afc3_m00rn_0.inst.s_sc_info[0:0]: on instance bd_afc3_m00rn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_m00rn_0.sv(136): Module: 'bd_afc3_m00rn_0.inst' Pin bd_afc3_m00rn_0.inst.s_sc_payld[147:0]: on instance bd_afc3_m00rn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_m00rn_0.sv(136): Module: 'bd_afc3_m00rn_0.inst' Pin bd_afc3_m00rn_0.inst.s_sc_recv[0:0]: on instance bd_afc3_m00rn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_m00rn_0.sv(136): Module: 'bd_afc3_m00rn_0.inst' Pin bd_afc3_m00rn_0.inst.s_sc_req[0:0]: on instance bd_afc3_m00rn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_24/synth/bd_afc3_m00rn_0.sv(136): Module: 'bd_afc3_m00rn_0.inst' Pin bd_afc3_m00rn_0.inst.s_sc_send[0:0]: on instance bd_afc3_m00rn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_m00wn_0.sv(146): Module: 'bd_afc3_m00wn_0.inst' Pin bd_afc3_m00wn_0.inst.m_axis_arb_tready: on instance bd_afc3_m00wn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_m00wn_0.sv(146): Module: 'bd_afc3_m00wn_0.inst' Pin bd_afc3_m00wn_0.inst.m_sc_aclk: on instance bd_afc3_m00wn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_m00wn_0.sv(146): Module: 'bd_afc3_m00wn_0.inst' Pin bd_afc3_m00wn_0.inst.m_sc_aclken: on instance bd_afc3_m00wn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_m00wn_0.sv(146): Module: 'bd_afc3_m00wn_0.inst' Pin bd_afc3_m00wn_0.inst.m_sc_aresetn: on instance bd_afc3_m00wn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_m00wn_0.sv(146): Module: 'bd_afc3_m00wn_0.inst' Pin bd_afc3_m00wn_0.inst.m_sc_info[0:0]: on instance bd_afc3_m00wn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_m00wn_0.sv(146): Module: 'bd_afc3_m00wn_0.inst' Pin bd_afc3_m00wn_0.inst.m_sc_payld[159:0]: on instance bd_afc3_m00wn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_m00wn_0.sv(146): Module: 'bd_afc3_m00wn_0.inst' Pin bd_afc3_m00wn_0.inst.m_sc_recv[0:0]: on instance bd_afc3_m00wn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_m00wn_0.sv(146): Module: 'bd_afc3_m00wn_0.inst' Pin bd_afc3_m00wn_0.inst.m_sc_req[0:0]: on instance bd_afc3_m00wn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_m00wn_0.sv(146): Module: 'bd_afc3_m00wn_0.inst' Pin bd_afc3_m00wn_0.inst.m_sc_send[0:0]: on instance bd_afc3_m00wn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_m00wn_0.sv(146): Module: 'bd_afc3_m00wn_0.inst' Pin bd_afc3_m00wn_0.inst.s_axis_arb_tdata[15:0]: on instance bd_afc3_m00wn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_m00wn_0.sv(146): Module: 'bd_afc3_m00wn_0.inst' Pin bd_afc3_m00wn_0.inst.s_axis_arb_tready: on instance bd_afc3_m00wn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_m00wn_0.sv(146): Module: 'bd_afc3_m00wn_0.inst' Pin bd_afc3_m00wn_0.inst.s_axis_arb_tvalid: on instance bd_afc3_m00wn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_m00wn_0.sv(146): Module: 'bd_afc3_m00wn_0.inst' Pin bd_afc3_m00wn_0.inst.s_sc_aclk: on instance bd_afc3_m00wn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_m00wn_0.sv(146): Module: 'bd_afc3_m00wn_0.inst' Pin bd_afc3_m00wn_0.inst.s_sc_aclken: on instance bd_afc3_m00wn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_m00wn_0.sv(146): Module: 'bd_afc3_m00wn_0.inst' Pin bd_afc3_m00wn_0.inst.s_sc_aresetn: on instance bd_afc3_m00wn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_m00wn_0.sv(146): Module: 'bd_afc3_m00wn_0.inst' Pin bd_afc3_m00wn_0.inst.s_sc_info[1:0]: on instance bd_afc3_m00wn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_m00wn_0.sv(146): Module: 'bd_afc3_m00wn_0.inst' Pin bd_afc3_m00wn_0.inst.s_sc_payld[159:0]: on instance bd_afc3_m00wn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_m00wn_0.sv(146): Module: 'bd_afc3_m00wn_0.inst' Pin bd_afc3_m00wn_0.inst.s_sc_recv[1:0]: on instance bd_afc3_m00wn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_m00wn_0.sv(146): Module: 'bd_afc3_m00wn_0.inst' Pin bd_afc3_m00wn_0.inst.s_sc_req[1:0]: on instance bd_afc3_m00wn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_26/synth/bd_afc3_m00wn_0.sv(146): Module: 'bd_afc3_m00wn_0.inst' Pin bd_afc3_m00wn_0.inst.s_sc_send[1:0]: on instance bd_afc3_m00wn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.aclk: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_axi_araddr[27:0]: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_axi_arcache[3:0]: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_axi_arid[0:0]: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_axi_arlen[7:0]: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_axi_arlock[0:0]: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_axi_arprot[2:0]: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_axi_arqos[3:0]: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_axi_arready: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_axi_aruser[1023:0]: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_axi_arvalid: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_axi_awaddr[27:0]: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_axi_awcache[3:0]: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_axi_awid[0:0]: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_axi_awlen[7:0]: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_axi_awlock[0:0]: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_axi_awprot[2:0]: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_axi_awqos[3:0]: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_axi_awready: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_axi_awuser[1023:0]: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_axi_awvalid: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_axi_bid[0:0]: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_axi_bready: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_axi_bresp[1:0]: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_axi_buser[1023:0]: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_axi_bvalid: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_axi_rdata[127:0]: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_axi_rid[0:0]: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_axi_rlast: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_axi_rready: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_axi_rresp[1:0]: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_axi_ruser[1023:0]: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_axi_rvalid: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_axi_wdata[127:0]: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_axi_wlast: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_axi_wready: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_axi_wstrb[15:0]: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_axi_wuser[1023:0]: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_axi_wvalid: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_sc_b_info[0:0]: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_sc_b_payld[5:0]: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_sc_b_recv: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_sc_b_req: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_sc_b_send: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_sc_r_info[0:0]: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_sc_r_payld[147:0]: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_sc_r_recv: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_sc_r_req: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.m_sc_r_send: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.s_sc_ar_info[0:0]: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.s_sc_ar_payld[137:0]: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.s_sc_ar_recv: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.s_sc_ar_req: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.s_sc_ar_send: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.s_sc_aw_info[0:0]: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.s_sc_aw_payld[137:0]: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.s_sc_aw_recv: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.s_sc_aw_req: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.s_sc_aw_send: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.s_sc_w_info[0:0]: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.s_sc_w_payld[159:0]: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.s_sc_w_recv: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.s_sc_w_req: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_22/synth/bd_afc3_m00s2a_0.sv(278): Module: 'bd_afc3_m00s2a_0.inst' Pin bd_afc3_m00s2a_0.inst.s_sc_w_send: on instance bd_afc3_m00s2a_0.inst of black-box module sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.aclk: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.m_sc_ar_info[0:0]: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.m_sc_ar_payld[137:0]: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.m_sc_ar_recv: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.m_sc_ar_req: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.m_sc_ar_send: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.m_sc_aw_info[0:0]: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.m_sc_aw_payld[137:0]: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.m_sc_aw_recv: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.m_sc_aw_req: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.m_sc_aw_send: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.m_sc_w_info[0:0]: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.m_sc_w_payld[159:0]: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.m_sc_w_recv: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.m_sc_w_req: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.m_sc_w_send: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_axi_araddr[31:0]: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_axi_arcache[3:0]: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_axi_arid[0:0]: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_axi_arlen[7:0]: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_axi_arlock[0:0]: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_axi_arprot[2:0]: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_axi_arqos[3:0]: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_axi_arready: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_axi_aruser[1023:0]: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_axi_arvalid: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_axi_awaddr[31:0]: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_axi_awcache[3:0]: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_axi_awid[0:0]: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_axi_awlen[7:0]: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_axi_awlock[0:0]: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_axi_awprot[2:0]: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_axi_awqos[3:0]: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_axi_awready: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_axi_awuser[1023:0]: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_axi_awvalid: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_axi_bid[0:0]: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_axi_bready: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_axi_bresp[1:0]: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_axi_buser[1023:0]: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_axi_bvalid: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_axi_rdata[31:0]: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_axi_rid[0:0]: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_axi_rlast: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_axi_rready: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_axi_rresp[1:0]: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_axi_ruser[1023:0]: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_axi_rvalid: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_axi_wdata[31:0]: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_axi_wlast: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_axi_wready: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_axi_wstrb[3:0]: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_axi_wuser[1023:0]: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_axi_wvalid: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_sc_b_info[0:0]: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_sc_b_payld[5:0]: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_sc_b_recv: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_sc_b_req: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_sc_b_send: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_sc_r_info[0:0]: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_sc_r_payld[147:0]: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_sc_r_recv: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_sc_r_req: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_10/synth/bd_afc3_s00a2s_0.sv(278): Module: 'bd_afc3_s00a2s_0.inst' Pin bd_afc3_s00a2s_0.inst.s_sc_r_send: on instance bd_afc3_s00a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.aclk: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.m_sc_ar_info[0:0]: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.m_sc_ar_payld[137:0]: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.m_sc_ar_recv: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.m_sc_ar_req: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.m_sc_ar_send: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.m_sc_aw_recv: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.m_sc_w_recv: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.s_axi_araddr[31:0]: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.s_axi_arcache[3:0]: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.s_axi_arid[0:0]: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.s_axi_arlen[7:0]: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.s_axi_arlock[0:0]: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.s_axi_arprot[2:0]: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.s_axi_arqos[3:0]: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.s_axi_arready: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.s_axi_aruser[1023:0]: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.s_axi_arvalid: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.s_axi_awaddr[31:0]: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.s_axi_awcache[3:0]: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.s_axi_awid[0:0]: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.s_axi_awlen[7:0]: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.s_axi_awlock[0:0]: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.s_axi_awprot[2:0]: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.s_axi_awqos[3:0]: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.s_axi_awuser[1023:0]: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.s_axi_awvalid: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.s_axi_bready: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.s_axi_rdata[31:0]: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.s_axi_rid[0:0]: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.s_axi_rlast: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.s_axi_rready: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.s_axi_rresp[1:0]: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.s_axi_ruser[1023:0]: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.s_axi_rvalid: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.s_axi_wdata[31:0]: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.s_axi_wlast: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.s_axi_wstrb[3:0]: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.s_axi_wuser[1023:0]: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.s_axi_wvalid: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.s_sc_b_info[0:0]: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.s_sc_b_payld[5:0]: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.s_sc_b_req: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.s_sc_b_send: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.s_sc_r_info[0:0]: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.s_sc_r_payld[147:0]: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.s_sc_r_recv: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.s_sc_r_req: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_19/synth/bd_afc3_s01a2s_0.sv(170): Module: 'bd_afc3_s01a2s_0.inst' Pin bd_afc3_s01a2s_0.inst.s_sc_r_send: on instance bd_afc3_s01a2s_0.inst of black-box module sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.aclk: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.aclken: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.aresetn: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.m_axi_araddr[31:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.m_axi_arburst[1:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.m_axi_arcache[3:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.m_axi_arlen[7:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.m_axi_arlock[0:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.m_axi_arprot[2:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.m_axi_arqos[3:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.m_axi_arready: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.m_axi_arsize[2:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.m_axi_aruser[1023:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.m_axi_arvalid: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.m_axi_awaddr[31:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.m_axi_awburst[1:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.m_axi_awcache[3:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.m_axi_awlen[7:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.m_axi_awlock[0:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.m_axi_awprot[2:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.m_axi_awqos[3:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.m_axi_awready: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.m_axi_awsize[2:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.m_axi_awuser[1023:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.m_axi_awvalid: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.m_axi_bid: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.m_axi_bready: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.m_axi_bresp[1:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.m_axi_buser[1023:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.m_axi_bvalid: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.m_axi_rdata[31:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.m_axi_rid: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.m_axi_rlast: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.m_axi_rready: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.m_axi_rresp[1:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.m_axi_ruser[1023:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.m_axi_rvalid: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.m_axi_wdata[31:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.m_axi_wlast: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.m_axi_wready: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.m_axi_wstrb[3:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.m_axi_wuser[1023:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.m_axi_wvalid: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.s_axi_araddr[31:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.s_axi_arburst[1:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.s_axi_arcache[3:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.s_axi_arid: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.s_axi_arlen[7:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.s_axi_arlock[0:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.s_axi_arprot[2:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.s_axi_arqos[3:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.s_axi_arready: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.s_axi_arsize[2:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.s_axi_aruser: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.s_axi_arvalid: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.s_axi_awaddr[31:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.s_axi_awburst[1:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.s_axi_awcache[3:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.s_axi_awid: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.s_axi_awlen[7:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.s_axi_awlock[0:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.s_axi_awprot[2:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.s_axi_awqos[3:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.s_axi_awready: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.s_axi_awsize[2:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.s_axi_awuser: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.s_axi_awvalid: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.s_axi_bready: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.s_axi_bresp[1:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.s_axi_bvalid: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.s_axi_rdata[31:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.s_axi_rlast: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.s_axi_rready: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.s_axi_rresp[1:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.s_axi_rvalid: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.s_axi_wdata[31:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.s_axi_wid: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.s_axi_wlast: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.s_axi_wready: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.s_axi_wstrb[3:0]: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.s_axi_wuser: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_7/synth/bd_afc3_s00mmu_0.sv(318): Module: 'bd_afc3_s00mmu_0.inst' Pin bd_afc3_s00mmu_0.inst.s_axi_wvalid: on instance bd_afc3_s00mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.aclk: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.aclken: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.aresetn: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.m_axi_araddr[31:0]: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.m_axi_arburst[1:0]: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.m_axi_arcache[3:0]: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.m_axi_arlen[7:0]: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.m_axi_arlock[0:0]: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.m_axi_arprot[2:0]: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.m_axi_arqos[3:0]: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.m_axi_arready: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.m_axi_arsize[2:0]: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.m_axi_aruser[1023:0]: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.m_axi_arvalid: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.m_axi_awready: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.m_axi_bid: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.m_axi_bresp[1:0]: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.m_axi_buser[1023:0]: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.m_axi_bvalid: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.m_axi_rdata[31:0]: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.m_axi_rid: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.m_axi_rlast: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.m_axi_rready: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.m_axi_rresp[1:0]: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.m_axi_ruser[1023:0]: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.m_axi_rvalid: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.m_axi_wready: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.s_axi_araddr[31:0]: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.s_axi_arburst[1:0]: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.s_axi_arcache[3:0]: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.s_axi_arid: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.s_axi_arlen[7:0]: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.s_axi_arlock[0:0]: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.s_axi_arprot[2:0]: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.s_axi_arqos[3:0]: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.s_axi_arready: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.s_axi_arsize[2:0]: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.s_axi_aruser: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.s_axi_arvalid: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.s_axi_awaddr[31:0]: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.s_axi_awburst[1:0]: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.s_axi_awcache[3:0]: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.s_axi_awid: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.s_axi_awlen[7:0]: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.s_axi_awlock[0:0]: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.s_axi_awprot[2:0]: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.s_axi_awqos[3:0]: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.s_axi_awsize[2:0]: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.s_axi_awuser: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.s_axi_awvalid: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.s_axi_bready: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.s_axi_rdata[31:0]: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.s_axi_rlast: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.s_axi_rready: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.s_axi_rresp[1:0]: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.s_axi_rvalid: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.s_axi_wdata[31:0]: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.s_axi_wid: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.s_axi_wlast: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.s_axi_wstrb[3:0]: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.s_axi_wuser: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_16/synth/bd_afc3_s01mmu_0.sv(201): Module: 'bd_afc3_s01mmu_0.inst' Pin bd_afc3_s01mmu_0.inst.s_axi_wvalid: on instance bd_afc3_s01mmu_0.inst of black-box module sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.aclk: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.aclken: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.aresetn: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.m_axi_araddr[31:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.m_axi_arcache[3:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.m_axi_arid[0:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.m_axi_arlen[7:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.m_axi_arlock[0:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.m_axi_arprot[2:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.m_axi_arqos[3:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.m_axi_arready: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.m_axi_aruser[1023:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.m_axi_arvalid: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.m_axi_awaddr[31:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.m_axi_awcache[3:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.m_axi_awid[0:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.m_axi_awlen[7:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.m_axi_awlock[0:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.m_axi_awprot[2:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.m_axi_awqos[3:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.m_axi_awready: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.m_axi_awuser[1023:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.m_axi_awvalid: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.m_axi_bid[0:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.m_axi_bready: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.m_axi_bresp[1:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.m_axi_buser[1023:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.m_axi_bvalid: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.m_axi_rdata[31:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.m_axi_rid[0:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.m_axi_rlast: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.m_axi_rready: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.m_axi_rresp[1:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.m_axi_ruser[1023:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.m_axi_rvalid: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.m_axi_wdata[31:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.m_axi_wlast: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.m_axi_wready: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.m_axi_wstrb[3:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.m_axi_wuser[1023:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.m_axi_wvalid: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.s_axi_araddr[31:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.s_axi_arburst[1:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.s_axi_arcache[3:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.s_axi_arid[0:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.s_axi_arlen[7:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.s_axi_arlock[0:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.s_axi_arprot[2:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.s_axi_arqos[3:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.s_axi_arready: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.s_axi_arsize[2:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.s_axi_aruser[1023:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.s_axi_arvalid: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.s_axi_awaddr[31:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.s_axi_awburst[1:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.s_axi_awcache[3:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.s_axi_awid[0:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.s_axi_awlen[7:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.s_axi_awlock[0:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.s_axi_awprot[2:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.s_axi_awqos[3:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.s_axi_awready: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.s_axi_awsize[2:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.s_axi_awuser[1023:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.s_axi_awvalid: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.s_axi_bid[0:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.s_axi_bready: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.s_axi_bresp[1:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.s_axi_buser[1023:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.s_axi_bvalid: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.s_axi_rdata[31:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.s_axi_rid[0:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.s_axi_rlast: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.s_axi_rready: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.s_axi_rresp[1:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.s_axi_ruser[1023:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.s_axi_rvalid: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.s_axi_wdata[31:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.s_axi_wlast: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.s_axi_wready: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.s_axi_wstrb[3:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.s_axi_wuser[1023:0]: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_9/synth/bd_afc3_s00sic_0.sv(338): Module: 'bd_afc3_s00sic_0.inst' Pin bd_afc3_s00sic_0.inst.s_axi_wvalid: on instance bd_afc3_s00sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.aclk: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.aclken: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.aresetn: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.m_axi_araddr[31:0]: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.m_axi_arcache[3:0]: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.m_axi_arid[0:0]: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.m_axi_arlen[7:0]: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.m_axi_arlock[0:0]: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.m_axi_arprot[2:0]: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.m_axi_arqos[3:0]: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.m_axi_arready: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.m_axi_aruser[1023:0]: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.m_axi_arvalid: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.m_axi_awready: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.m_axi_bid[0:0]: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.m_axi_bresp[1:0]: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.m_axi_buser[1023:0]: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.m_axi_bvalid: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.m_axi_rdata[31:0]: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.m_axi_rid[0:0]: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.m_axi_rlast: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.m_axi_rready: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.m_axi_rresp[1:0]: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.m_axi_ruser[1023:0]: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.m_axi_rvalid: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.m_axi_wready: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.s_axi_araddr[31:0]: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.s_axi_arburst[1:0]: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.s_axi_arcache[3:0]: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.s_axi_arid[0:0]: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.s_axi_arlen[7:0]: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.s_axi_arlock[0:0]: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.s_axi_arprot[2:0]: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.s_axi_arqos[3:0]: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.s_axi_arready: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.s_axi_arsize[2:0]: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.s_axi_aruser[1023:0]: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.s_axi_arvalid: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.s_axi_awaddr[31:0]: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.s_axi_awburst[1:0]: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.s_axi_awcache[3:0]: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.s_axi_awid[0:0]: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.s_axi_awlen[7:0]: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.s_axi_awlock[0:0]: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.s_axi_awprot[2:0]: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.s_axi_awqos[3:0]: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.s_axi_awsize[2:0]: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.s_axi_awuser[1023:0]: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.s_axi_awvalid: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.s_axi_bready: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.s_axi_rdata[31:0]: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.s_axi_rid[0:0]: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.s_axi_rlast: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.s_axi_rready: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.s_axi_rresp[1:0]: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.s_axi_ruser[1023:0]: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.s_axi_rvalid: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.s_axi_wdata[31:0]: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.s_axi_wlast: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.s_axi_wstrb[3:0]: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.s_axi_wuser[1023:0]: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_18/synth/bd_afc3_s01sic_0.sv(209): Module: 'bd_afc3_s01sic_0.inst' Pin bd_afc3_s01sic_0.inst.s_axi_wvalid: on instance bd_afc3_s01sic_0.inst of black-box module sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.aclk: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.aclken: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.aresetn: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.m_axi_araddr[31:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.m_axi_arburst[1:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.m_axi_arcache[3:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.m_axi_arid[0:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.m_axi_arlen[7:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.m_axi_arlock[0:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.m_axi_arprot[2:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.m_axi_arqos[3:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.m_axi_arready: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.m_axi_arsize[2:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.m_axi_aruser[1023:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.m_axi_arvalid: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.m_axi_awaddr[31:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.m_axi_awburst[1:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.m_axi_awcache[3:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.m_axi_awid[0:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.m_axi_awlen[7:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.m_axi_awlock[0:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.m_axi_awprot[2:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.m_axi_awqos[3:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.m_axi_awready: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.m_axi_awsize[2:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.m_axi_awuser[1023:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.m_axi_awvalid: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.m_axi_bid[0:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.m_axi_bready: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.m_axi_bresp[1:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.m_axi_buser[1023:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.m_axi_bvalid: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.m_axi_rdata[31:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.m_axi_rid[0:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.m_axi_rlast: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.m_axi_rready: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.m_axi_rresp[1:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.m_axi_ruser[1023:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.m_axi_rvalid: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.m_axi_wdata[31:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.m_axi_wlast: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.m_axi_wready: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.m_axi_wstrb[3:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.m_axi_wuser[1023:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.m_axi_wvalid: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.mep_identifier: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.s_axi_araddr[31:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.s_axi_arburst[1:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.s_axi_arcache[3:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.s_axi_arid: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.s_axi_arlen[7:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.s_axi_arlock[0:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.s_axi_arprot[2:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.s_axi_arqos[3:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.s_axi_arready: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.s_axi_arsize[2:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.s_axi_aruser[1023:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.s_axi_arvalid: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.s_axi_awaddr[31:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.s_axi_awburst[1:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.s_axi_awcache[3:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.s_axi_awid: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.s_axi_awlen[7:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.s_axi_awlock[0:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.s_axi_awprot[2:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.s_axi_awqos[3:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.s_axi_awready: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.s_axi_awsize[2:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.s_axi_awuser[1023:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.s_axi_awvalid: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.s_axi_bready: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.s_axi_bresp[1:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.s_axi_buser[1023:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.s_axi_bvalid: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.s_axi_rdata[31:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.s_axi_rlast: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.s_axi_rready: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.s_axi_rresp[1:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.s_axi_ruser[1023:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.s_axi_rvalid: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.s_axi_wdata[31:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.s_axi_wlast: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.s_axi_wready: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.s_axi_wstrb[3:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.s_axi_wuser[1023:0]: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_8/synth/bd_afc3_s00tr_0.sv(333): Module: 'bd_afc3_s00tr_0.inst' Pin bd_afc3_s00tr_0.inst.s_axi_wvalid: on instance bd_afc3_s00tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_sarn_0.sv(136): Module: 'bd_afc3_sarn_0.inst' Pin bd_afc3_sarn_0.inst.m_axis_arb_tready: on instance bd_afc3_sarn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_sarn_0.sv(136): Module: 'bd_afc3_sarn_0.inst' Pin bd_afc3_sarn_0.inst.m_sc_aclk: on instance bd_afc3_sarn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_sarn_0.sv(136): Module: 'bd_afc3_sarn_0.inst' Pin bd_afc3_sarn_0.inst.m_sc_aclken: on instance bd_afc3_sarn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_sarn_0.sv(136): Module: 'bd_afc3_sarn_0.inst' Pin bd_afc3_sarn_0.inst.m_sc_aresetn: on instance bd_afc3_sarn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_sarn_0.sv(136): Module: 'bd_afc3_sarn_0.inst' Pin bd_afc3_sarn_0.inst.m_sc_info[0:0]: on instance bd_afc3_sarn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_sarn_0.sv(136): Module: 'bd_afc3_sarn_0.inst' Pin bd_afc3_sarn_0.inst.m_sc_payld[137:0]: on instance bd_afc3_sarn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_sarn_0.sv(136): Module: 'bd_afc3_sarn_0.inst' Pin bd_afc3_sarn_0.inst.m_sc_recv[0:0]: on instance bd_afc3_sarn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_sarn_0.sv(136): Module: 'bd_afc3_sarn_0.inst' Pin bd_afc3_sarn_0.inst.m_sc_req[0:0]: on instance bd_afc3_sarn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_sarn_0.sv(136): Module: 'bd_afc3_sarn_0.inst' Pin bd_afc3_sarn_0.inst.m_sc_send[0:0]: on instance bd_afc3_sarn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_sarn_0.sv(136): Module: 'bd_afc3_sarn_0.inst' Pin bd_afc3_sarn_0.inst.s_axis_arb_tdata[15:0]: on instance bd_afc3_sarn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_sarn_0.sv(136): Module: 'bd_afc3_sarn_0.inst' Pin bd_afc3_sarn_0.inst.s_axis_arb_tvalid: on instance bd_afc3_sarn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_sarn_0.sv(136): Module: 'bd_afc3_sarn_0.inst' Pin bd_afc3_sarn_0.inst.s_sc_aclk: on instance bd_afc3_sarn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_sarn_0.sv(136): Module: 'bd_afc3_sarn_0.inst' Pin bd_afc3_sarn_0.inst.s_sc_aclken: on instance bd_afc3_sarn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_sarn_0.sv(136): Module: 'bd_afc3_sarn_0.inst' Pin bd_afc3_sarn_0.inst.s_sc_aresetn: on instance bd_afc3_sarn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_sarn_0.sv(136): Module: 'bd_afc3_sarn_0.inst' Pin bd_afc3_sarn_0.inst.s_sc_info[0:0]: on instance bd_afc3_sarn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_sarn_0.sv(136): Module: 'bd_afc3_sarn_0.inst' Pin bd_afc3_sarn_0.inst.s_sc_payld[137:0]: on instance bd_afc3_sarn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_sarn_0.sv(136): Module: 'bd_afc3_sarn_0.inst' Pin bd_afc3_sarn_0.inst.s_sc_recv[0:0]: on instance bd_afc3_sarn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_sarn_0.sv(136): Module: 'bd_afc3_sarn_0.inst' Pin bd_afc3_sarn_0.inst.s_sc_req[0:0]: on instance bd_afc3_sarn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_11/synth/bd_afc3_sarn_0.sv(136): Module: 'bd_afc3_sarn_0.inst' Pin bd_afc3_sarn_0.inst.s_sc_send[0:0]: on instance bd_afc3_sarn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_sarn_1.sv(136): Module: 'bd_afc3_sarn_1.inst' Pin bd_afc3_sarn_1.inst.m_axis_arb_tready: on instance bd_afc3_sarn_1.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_sarn_1.sv(136): Module: 'bd_afc3_sarn_1.inst' Pin bd_afc3_sarn_1.inst.m_sc_aclk: on instance bd_afc3_sarn_1.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_sarn_1.sv(136): Module: 'bd_afc3_sarn_1.inst' Pin bd_afc3_sarn_1.inst.m_sc_aclken: on instance bd_afc3_sarn_1.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_sarn_1.sv(136): Module: 'bd_afc3_sarn_1.inst' Pin bd_afc3_sarn_1.inst.m_sc_aresetn: on instance bd_afc3_sarn_1.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_sarn_1.sv(136): Module: 'bd_afc3_sarn_1.inst' Pin bd_afc3_sarn_1.inst.m_sc_info[0:0]: on instance bd_afc3_sarn_1.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_sarn_1.sv(136): Module: 'bd_afc3_sarn_1.inst' Pin bd_afc3_sarn_1.inst.m_sc_payld[137:0]: on instance bd_afc3_sarn_1.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_sarn_1.sv(136): Module: 'bd_afc3_sarn_1.inst' Pin bd_afc3_sarn_1.inst.m_sc_recv[0:0]: on instance bd_afc3_sarn_1.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_sarn_1.sv(136): Module: 'bd_afc3_sarn_1.inst' Pin bd_afc3_sarn_1.inst.m_sc_req[0:0]: on instance bd_afc3_sarn_1.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_sarn_1.sv(136): Module: 'bd_afc3_sarn_1.inst' Pin bd_afc3_sarn_1.inst.m_sc_send[0:0]: on instance bd_afc3_sarn_1.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_sarn_1.sv(136): Module: 'bd_afc3_sarn_1.inst' Pin bd_afc3_sarn_1.inst.s_axis_arb_tdata[15:0]: on instance bd_afc3_sarn_1.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_sarn_1.sv(136): Module: 'bd_afc3_sarn_1.inst' Pin bd_afc3_sarn_1.inst.s_axis_arb_tvalid: on instance bd_afc3_sarn_1.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_sarn_1.sv(136): Module: 'bd_afc3_sarn_1.inst' Pin bd_afc3_sarn_1.inst.s_sc_aclk: on instance bd_afc3_sarn_1.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_sarn_1.sv(136): Module: 'bd_afc3_sarn_1.inst' Pin bd_afc3_sarn_1.inst.s_sc_aclken: on instance bd_afc3_sarn_1.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_sarn_1.sv(136): Module: 'bd_afc3_sarn_1.inst' Pin bd_afc3_sarn_1.inst.s_sc_aresetn: on instance bd_afc3_sarn_1.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_sarn_1.sv(136): Module: 'bd_afc3_sarn_1.inst' Pin bd_afc3_sarn_1.inst.s_sc_info[0:0]: on instance bd_afc3_sarn_1.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_sarn_1.sv(136): Module: 'bd_afc3_sarn_1.inst' Pin bd_afc3_sarn_1.inst.s_sc_payld[137:0]: on instance bd_afc3_sarn_1.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_sarn_1.sv(136): Module: 'bd_afc3_sarn_1.inst' Pin bd_afc3_sarn_1.inst.s_sc_recv[0:0]: on instance bd_afc3_sarn_1.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_sarn_1.sv(136): Module: 'bd_afc3_sarn_1.inst' Pin bd_afc3_sarn_1.inst.s_sc_req[0:0]: on instance bd_afc3_sarn_1.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_20/synth/bd_afc3_sarn_1.sv(136): Module: 'bd_afc3_sarn_1.inst' Pin bd_afc3_sarn_1.inst.s_sc_send[0:0]: on instance bd_afc3_sarn_1.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_sawn_0.sv(136): Module: 'bd_afc3_sawn_0.inst' Pin bd_afc3_sawn_0.inst.m_axis_arb_tready: on instance bd_afc3_sawn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_sawn_0.sv(136): Module: 'bd_afc3_sawn_0.inst' Pin bd_afc3_sawn_0.inst.m_sc_aclk: on instance bd_afc3_sawn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_sawn_0.sv(136): Module: 'bd_afc3_sawn_0.inst' Pin bd_afc3_sawn_0.inst.m_sc_aclken: on instance bd_afc3_sawn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_sawn_0.sv(136): Module: 'bd_afc3_sawn_0.inst' Pin bd_afc3_sawn_0.inst.m_sc_aresetn: on instance bd_afc3_sawn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_sawn_0.sv(136): Module: 'bd_afc3_sawn_0.inst' Pin bd_afc3_sawn_0.inst.m_sc_info[0:0]: on instance bd_afc3_sawn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_sawn_0.sv(136): Module: 'bd_afc3_sawn_0.inst' Pin bd_afc3_sawn_0.inst.m_sc_payld[137:0]: on instance bd_afc3_sawn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_sawn_0.sv(136): Module: 'bd_afc3_sawn_0.inst' Pin bd_afc3_sawn_0.inst.m_sc_recv[0:0]: on instance bd_afc3_sawn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_sawn_0.sv(136): Module: 'bd_afc3_sawn_0.inst' Pin bd_afc3_sawn_0.inst.m_sc_req[0:0]: on instance bd_afc3_sawn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_sawn_0.sv(136): Module: 'bd_afc3_sawn_0.inst' Pin bd_afc3_sawn_0.inst.m_sc_send[0:0]: on instance bd_afc3_sawn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_sawn_0.sv(136): Module: 'bd_afc3_sawn_0.inst' Pin bd_afc3_sawn_0.inst.s_axis_arb_tdata[15:0]: on instance bd_afc3_sawn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_sawn_0.sv(136): Module: 'bd_afc3_sawn_0.inst' Pin bd_afc3_sawn_0.inst.s_axis_arb_tvalid: on instance bd_afc3_sawn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_sawn_0.sv(136): Module: 'bd_afc3_sawn_0.inst' Pin bd_afc3_sawn_0.inst.s_sc_aclk: on instance bd_afc3_sawn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_sawn_0.sv(136): Module: 'bd_afc3_sawn_0.inst' Pin bd_afc3_sawn_0.inst.s_sc_aclken: on instance bd_afc3_sawn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_sawn_0.sv(136): Module: 'bd_afc3_sawn_0.inst' Pin bd_afc3_sawn_0.inst.s_sc_aresetn: on instance bd_afc3_sawn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_sawn_0.sv(136): Module: 'bd_afc3_sawn_0.inst' Pin bd_afc3_sawn_0.inst.s_sc_info[0:0]: on instance bd_afc3_sawn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_sawn_0.sv(136): Module: 'bd_afc3_sawn_0.inst' Pin bd_afc3_sawn_0.inst.s_sc_payld[137:0]: on instance bd_afc3_sawn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_sawn_0.sv(136): Module: 'bd_afc3_sawn_0.inst' Pin bd_afc3_sawn_0.inst.s_sc_recv[0:0]: on instance bd_afc3_sawn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_sawn_0.sv(136): Module: 'bd_afc3_sawn_0.inst' Pin bd_afc3_sawn_0.inst.s_sc_req[0:0]: on instance bd_afc3_sawn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_13/synth/bd_afc3_sawn_0.sv(136): Module: 'bd_afc3_sawn_0.inst' Pin bd_afc3_sawn_0.inst.s_sc_send[0:0]: on instance bd_afc3_sawn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_sbn_0.sv(136): Module: 'bd_afc3_sbn_0.inst' Pin bd_afc3_sbn_0.inst.m_axis_arb_tready: on instance bd_afc3_sbn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_sbn_0.sv(136): Module: 'bd_afc3_sbn_0.inst' Pin bd_afc3_sbn_0.inst.m_sc_aclk: on instance bd_afc3_sbn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_sbn_0.sv(136): Module: 'bd_afc3_sbn_0.inst' Pin bd_afc3_sbn_0.inst.m_sc_aclken: on instance bd_afc3_sbn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_sbn_0.sv(136): Module: 'bd_afc3_sbn_0.inst' Pin bd_afc3_sbn_0.inst.m_sc_aresetn: on instance bd_afc3_sbn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_sbn_0.sv(136): Module: 'bd_afc3_sbn_0.inst' Pin bd_afc3_sbn_0.inst.m_sc_info[0:0]: on instance bd_afc3_sbn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_sbn_0.sv(136): Module: 'bd_afc3_sbn_0.inst' Pin bd_afc3_sbn_0.inst.m_sc_payld[5:0]: on instance bd_afc3_sbn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_sbn_0.sv(136): Module: 'bd_afc3_sbn_0.inst' Pin bd_afc3_sbn_0.inst.m_sc_recv[0:0]: on instance bd_afc3_sbn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_sbn_0.sv(136): Module: 'bd_afc3_sbn_0.inst' Pin bd_afc3_sbn_0.inst.m_sc_req[0:0]: on instance bd_afc3_sbn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_sbn_0.sv(136): Module: 'bd_afc3_sbn_0.inst' Pin bd_afc3_sbn_0.inst.m_sc_send[0:0]: on instance bd_afc3_sbn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_sbn_0.sv(136): Module: 'bd_afc3_sbn_0.inst' Pin bd_afc3_sbn_0.inst.s_axis_arb_tdata[15:0]: on instance bd_afc3_sbn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_sbn_0.sv(136): Module: 'bd_afc3_sbn_0.inst' Pin bd_afc3_sbn_0.inst.s_axis_arb_tvalid: on instance bd_afc3_sbn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_sbn_0.sv(136): Module: 'bd_afc3_sbn_0.inst' Pin bd_afc3_sbn_0.inst.s_sc_aclk: on instance bd_afc3_sbn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_sbn_0.sv(136): Module: 'bd_afc3_sbn_0.inst' Pin bd_afc3_sbn_0.inst.s_sc_aclken: on instance bd_afc3_sbn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_sbn_0.sv(136): Module: 'bd_afc3_sbn_0.inst' Pin bd_afc3_sbn_0.inst.s_sc_aresetn: on instance bd_afc3_sbn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_sbn_0.sv(136): Module: 'bd_afc3_sbn_0.inst' Pin bd_afc3_sbn_0.inst.s_sc_info[0:0]: on instance bd_afc3_sbn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_sbn_0.sv(136): Module: 'bd_afc3_sbn_0.inst' Pin bd_afc3_sbn_0.inst.s_sc_payld[5:0]: on instance bd_afc3_sbn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_sbn_0.sv(136): Module: 'bd_afc3_sbn_0.inst' Pin bd_afc3_sbn_0.inst.s_sc_recv[0:0]: on instance bd_afc3_sbn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_sbn_0.sv(136): Module: 'bd_afc3_sbn_0.inst' Pin bd_afc3_sbn_0.inst.s_sc_req[0:0]: on instance bd_afc3_sbn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_15/synth/bd_afc3_sbn_0.sv(136): Module: 'bd_afc3_sbn_0.inst' Pin bd_afc3_sbn_0.inst.s_sc_send[0:0]: on instance bd_afc3_sbn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_srn_0.sv(136): Module: 'bd_afc3_srn_0.inst' Pin bd_afc3_srn_0.inst.m_axis_arb_tready: on instance bd_afc3_srn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_srn_0.sv(136): Module: 'bd_afc3_srn_0.inst' Pin bd_afc3_srn_0.inst.m_sc_aclk: on instance bd_afc3_srn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_srn_0.sv(136): Module: 'bd_afc3_srn_0.inst' Pin bd_afc3_srn_0.inst.m_sc_aclken: on instance bd_afc3_srn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_srn_0.sv(136): Module: 'bd_afc3_srn_0.inst' Pin bd_afc3_srn_0.inst.m_sc_aresetn: on instance bd_afc3_srn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_srn_0.sv(136): Module: 'bd_afc3_srn_0.inst' Pin bd_afc3_srn_0.inst.m_sc_info[0:0]: on instance bd_afc3_srn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_srn_0.sv(136): Module: 'bd_afc3_srn_0.inst' Pin bd_afc3_srn_0.inst.m_sc_payld[147:0]: on instance bd_afc3_srn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_srn_0.sv(136): Module: 'bd_afc3_srn_0.inst' Pin bd_afc3_srn_0.inst.m_sc_recv[0:0]: on instance bd_afc3_srn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_srn_0.sv(136): Module: 'bd_afc3_srn_0.inst' Pin bd_afc3_srn_0.inst.m_sc_req[0:0]: on instance bd_afc3_srn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_srn_0.sv(136): Module: 'bd_afc3_srn_0.inst' Pin bd_afc3_srn_0.inst.m_sc_send[0:0]: on instance bd_afc3_srn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_srn_0.sv(136): Module: 'bd_afc3_srn_0.inst' Pin bd_afc3_srn_0.inst.s_axis_arb_tdata[15:0]: on instance bd_afc3_srn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_srn_0.sv(136): Module: 'bd_afc3_srn_0.inst' Pin bd_afc3_srn_0.inst.s_axis_arb_tvalid: on instance bd_afc3_srn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_srn_0.sv(136): Module: 'bd_afc3_srn_0.inst' Pin bd_afc3_srn_0.inst.s_sc_aclk: on instance bd_afc3_srn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_srn_0.sv(136): Module: 'bd_afc3_srn_0.inst' Pin bd_afc3_srn_0.inst.s_sc_aclken: on instance bd_afc3_srn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_srn_0.sv(136): Module: 'bd_afc3_srn_0.inst' Pin bd_afc3_srn_0.inst.s_sc_aresetn: on instance bd_afc3_srn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_srn_0.sv(136): Module: 'bd_afc3_srn_0.inst' Pin bd_afc3_srn_0.inst.s_sc_info[0:0]: on instance bd_afc3_srn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_srn_0.sv(136): Module: 'bd_afc3_srn_0.inst' Pin bd_afc3_srn_0.inst.s_sc_payld[147:0]: on instance bd_afc3_srn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_srn_0.sv(136): Module: 'bd_afc3_srn_0.inst' Pin bd_afc3_srn_0.inst.s_sc_recv[0:0]: on instance bd_afc3_srn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_srn_0.sv(136): Module: 'bd_afc3_srn_0.inst' Pin bd_afc3_srn_0.inst.s_sc_req[0:0]: on instance bd_afc3_srn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_12/synth/bd_afc3_srn_0.sv(136): Module: 'bd_afc3_srn_0.inst' Pin bd_afc3_srn_0.inst.s_sc_send[0:0]: on instance bd_afc3_srn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_srn_1.sv(136): Module: 'bd_afc3_srn_1.inst' Pin bd_afc3_srn_1.inst.m_axis_arb_tready: on instance bd_afc3_srn_1.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_srn_1.sv(136): Module: 'bd_afc3_srn_1.inst' Pin bd_afc3_srn_1.inst.m_sc_aclk: on instance bd_afc3_srn_1.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_srn_1.sv(136): Module: 'bd_afc3_srn_1.inst' Pin bd_afc3_srn_1.inst.m_sc_aclken: on instance bd_afc3_srn_1.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_srn_1.sv(136): Module: 'bd_afc3_srn_1.inst' Pin bd_afc3_srn_1.inst.m_sc_aresetn: on instance bd_afc3_srn_1.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_srn_1.sv(136): Module: 'bd_afc3_srn_1.inst' Pin bd_afc3_srn_1.inst.m_sc_info[0:0]: on instance bd_afc3_srn_1.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_srn_1.sv(136): Module: 'bd_afc3_srn_1.inst' Pin bd_afc3_srn_1.inst.m_sc_payld[147:0]: on instance bd_afc3_srn_1.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_srn_1.sv(136): Module: 'bd_afc3_srn_1.inst' Pin bd_afc3_srn_1.inst.m_sc_recv[0:0]: on instance bd_afc3_srn_1.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_srn_1.sv(136): Module: 'bd_afc3_srn_1.inst' Pin bd_afc3_srn_1.inst.m_sc_req[0:0]: on instance bd_afc3_srn_1.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_srn_1.sv(136): Module: 'bd_afc3_srn_1.inst' Pin bd_afc3_srn_1.inst.m_sc_send[0:0]: on instance bd_afc3_srn_1.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_srn_1.sv(136): Module: 'bd_afc3_srn_1.inst' Pin bd_afc3_srn_1.inst.s_axis_arb_tdata[15:0]: on instance bd_afc3_srn_1.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_srn_1.sv(136): Module: 'bd_afc3_srn_1.inst' Pin bd_afc3_srn_1.inst.s_axis_arb_tvalid: on instance bd_afc3_srn_1.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_srn_1.sv(136): Module: 'bd_afc3_srn_1.inst' Pin bd_afc3_srn_1.inst.s_sc_aclk: on instance bd_afc3_srn_1.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_srn_1.sv(136): Module: 'bd_afc3_srn_1.inst' Pin bd_afc3_srn_1.inst.s_sc_aclken: on instance bd_afc3_srn_1.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_srn_1.sv(136): Module: 'bd_afc3_srn_1.inst' Pin bd_afc3_srn_1.inst.s_sc_aresetn: on instance bd_afc3_srn_1.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_srn_1.sv(136): Module: 'bd_afc3_srn_1.inst' Pin bd_afc3_srn_1.inst.s_sc_info[0:0]: on instance bd_afc3_srn_1.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_srn_1.sv(136): Module: 'bd_afc3_srn_1.inst' Pin bd_afc3_srn_1.inst.s_sc_payld[147:0]: on instance bd_afc3_srn_1.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_srn_1.sv(136): Module: 'bd_afc3_srn_1.inst' Pin bd_afc3_srn_1.inst.s_sc_recv[0:0]: on instance bd_afc3_srn_1.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_srn_1.sv(136): Module: 'bd_afc3_srn_1.inst' Pin bd_afc3_srn_1.inst.s_sc_req[0:0]: on instance bd_afc3_srn_1.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_21/synth/bd_afc3_srn_1.sv(136): Module: 'bd_afc3_srn_1.inst' Pin bd_afc3_srn_1.inst.s_sc_send[0:0]: on instance bd_afc3_srn_1.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_swn_0.sv(136): Module: 'bd_afc3_swn_0.inst' Pin bd_afc3_swn_0.inst.m_axis_arb_tready: on instance bd_afc3_swn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_swn_0.sv(136): Module: 'bd_afc3_swn_0.inst' Pin bd_afc3_swn_0.inst.m_sc_aclk: on instance bd_afc3_swn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_swn_0.sv(136): Module: 'bd_afc3_swn_0.inst' Pin bd_afc3_swn_0.inst.m_sc_aclken: on instance bd_afc3_swn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_swn_0.sv(136): Module: 'bd_afc3_swn_0.inst' Pin bd_afc3_swn_0.inst.m_sc_aresetn: on instance bd_afc3_swn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_swn_0.sv(136): Module: 'bd_afc3_swn_0.inst' Pin bd_afc3_swn_0.inst.m_sc_info[0:0]: on instance bd_afc3_swn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_swn_0.sv(136): Module: 'bd_afc3_swn_0.inst' Pin bd_afc3_swn_0.inst.m_sc_payld[159:0]: on instance bd_afc3_swn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_swn_0.sv(136): Module: 'bd_afc3_swn_0.inst' Pin bd_afc3_swn_0.inst.m_sc_recv[0:0]: on instance bd_afc3_swn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_swn_0.sv(136): Module: 'bd_afc3_swn_0.inst' Pin bd_afc3_swn_0.inst.m_sc_req[0:0]: on instance bd_afc3_swn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_swn_0.sv(136): Module: 'bd_afc3_swn_0.inst' Pin bd_afc3_swn_0.inst.m_sc_send[0:0]: on instance bd_afc3_swn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_swn_0.sv(136): Module: 'bd_afc3_swn_0.inst' Pin bd_afc3_swn_0.inst.s_axis_arb_tdata[15:0]: on instance bd_afc3_swn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_swn_0.sv(136): Module: 'bd_afc3_swn_0.inst' Pin bd_afc3_swn_0.inst.s_axis_arb_tvalid: on instance bd_afc3_swn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_swn_0.sv(136): Module: 'bd_afc3_swn_0.inst' Pin bd_afc3_swn_0.inst.s_sc_aclk: on instance bd_afc3_swn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_swn_0.sv(136): Module: 'bd_afc3_swn_0.inst' Pin bd_afc3_swn_0.inst.s_sc_aclken: on instance bd_afc3_swn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_swn_0.sv(136): Module: 'bd_afc3_swn_0.inst' Pin bd_afc3_swn_0.inst.s_sc_aresetn: on instance bd_afc3_swn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_swn_0.sv(136): Module: 'bd_afc3_swn_0.inst' Pin bd_afc3_swn_0.inst.s_sc_info[0:0]: on instance bd_afc3_swn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_swn_0.sv(136): Module: 'bd_afc3_swn_0.inst' Pin bd_afc3_swn_0.inst.s_sc_payld[159:0]: on instance bd_afc3_swn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_swn_0.sv(136): Module: 'bd_afc3_swn_0.inst' Pin bd_afc3_swn_0.inst.s_sc_recv[0:0]: on instance bd_afc3_swn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_swn_0.sv(136): Module: 'bd_afc3_swn_0.inst' Pin bd_afc3_swn_0.inst.s_sc_req[0:0]: on instance bd_afc3_swn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_14/synth/bd_afc3_swn_0.sv(136): Module: 'bd_afc3_swn_0.inst' Pin bd_afc3_swn_0.inst.s_sc_send[0:0]: on instance bd_afc3_swn_0.inst of black-box module sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.aclk: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.aclken: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.aresetn: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.m_axi_araddr[31:0]: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.m_axi_arburst[1:0]: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.m_axi_arcache[3:0]: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.m_axi_arid[0:0]: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.m_axi_arlen[7:0]: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.m_axi_arlock[0:0]: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.m_axi_arprot[2:0]: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.m_axi_arqos[3:0]: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.m_axi_arready: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.m_axi_arsize[2:0]: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.m_axi_aruser[1023:0]: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.m_axi_arvalid: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.m_axi_awready: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.m_axi_bid: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.m_axi_bresp[1:0]: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.m_axi_buser[1023:0]: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.m_axi_bvalid: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.m_axi_rdata[31:0]: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.m_axi_rid[0:0]: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.m_axi_rlast: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.m_axi_rready: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.m_axi_rresp[1:0]: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.m_axi_ruser[1023:0]: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.m_axi_rvalid: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.m_axi_wready: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.mep_identifier: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.s_axi_araddr[31:0]: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.s_axi_arburst[1:0]: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.s_axi_arcache[3:0]: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.s_axi_arid: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.s_axi_arlen[7:0]: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.s_axi_arlock[0:0]: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.s_axi_arprot[2:0]: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.s_axi_arqos[3:0]: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.s_axi_arready: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.s_axi_arsize[2:0]: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.s_axi_aruser[1023:0]: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.s_axi_arvalid: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.s_axi_awaddr[31:0]: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.s_axi_awburst[1:0]: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.s_axi_awcache[3:0]: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.s_axi_awid: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.s_axi_awlen[7:0]: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.s_axi_awlock: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.s_axi_awprot[2:0]: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.s_axi_awqos[3:0]: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.s_axi_awsize[2:0]: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.s_axi_awuser[1023:0]: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.s_axi_awvalid: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.s_axi_bready: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.s_axi_rdata[31:0]: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.s_axi_rlast: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.s_axi_rready: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.s_axi_rresp[1:0]: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.s_axi_ruser[1023:0]: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.s_axi_rvalid: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.s_axi_wdata[31:0]: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.s_axi_wlast: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.s_axi_wstrb[3:0]: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.s_axi_wuser[1023:0]: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_17/synth/bd_afc3_s01tr_0.sv(201): Module: 'bd_afc3_s01tr_0.inst' Pin bd_afc3_s01tr_0.inst.s_axi_wvalid: on instance bd_afc3_s01tr_0.inst of black-box module sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_arsw_0.sv(110): Module: 'bd_afc3_arsw_0.inst' Pin bd_afc3_arsw_0.inst.aclk: on instance bd_afc3_arsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=138,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_arsw_0.sv(110): Module: 'bd_afc3_arsw_0.inst' Pin bd_afc3_arsw_0.inst.aclken: on instance bd_afc3_arsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=138,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_arsw_0.sv(110): Module: 'bd_afc3_arsw_0.inst' Pin bd_afc3_arsw_0.inst.connectivity[1:0]: on instance bd_afc3_arsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=138,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_arsw_0.sv(110): Module: 'bd_afc3_arsw_0.inst' Pin bd_afc3_arsw_0.inst.m_sc_info[1:0]: on instance bd_afc3_arsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=138,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_arsw_0.sv(110): Module: 'bd_afc3_arsw_0.inst' Pin bd_afc3_arsw_0.inst.m_sc_payld[137:0]: on instance bd_afc3_arsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=138,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_arsw_0.sv(110): Module: 'bd_afc3_arsw_0.inst' Pin bd_afc3_arsw_0.inst.m_sc_recv[1:0]: on instance bd_afc3_arsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=138,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_arsw_0.sv(110): Module: 'bd_afc3_arsw_0.inst' Pin bd_afc3_arsw_0.inst.m_sc_req[1:0]: on instance bd_afc3_arsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=138,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_arsw_0.sv(110): Module: 'bd_afc3_arsw_0.inst' Pin bd_afc3_arsw_0.inst.m_sc_send[1:0]: on instance bd_afc3_arsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=138,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_arsw_0.sv(110): Module: 'bd_afc3_arsw_0.inst' Pin bd_afc3_arsw_0.inst.s_sc_info[1:0]: on instance bd_afc3_arsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=138,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_arsw_0.sv(110): Module: 'bd_afc3_arsw_0.inst' Pin bd_afc3_arsw_0.inst.s_sc_payld[275:0]: on instance bd_afc3_arsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=138,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_arsw_0.sv(110): Module: 'bd_afc3_arsw_0.inst' Pin bd_afc3_arsw_0.inst.s_sc_recv[1:0]: on instance bd_afc3_arsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=138,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_arsw_0.sv(110): Module: 'bd_afc3_arsw_0.inst' Pin bd_afc3_arsw_0.inst.s_sc_req[1:0]: on instance bd_afc3_arsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=138,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_2/synth/bd_afc3_arsw_0.sv(110): Module: 'bd_afc3_arsw_0.inst' Pin bd_afc3_arsw_0.inst.s_sc_send[1:0]: on instance bd_afc3_arsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=138,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_awsw_0.sv(110): Module: 'bd_afc3_awsw_0.inst' Pin bd_afc3_awsw_0.inst.aclk: on instance bd_afc3_awsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=138,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_awsw_0.sv(110): Module: 'bd_afc3_awsw_0.inst' Pin bd_afc3_awsw_0.inst.aclken: on instance bd_afc3_awsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=138,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_awsw_0.sv(110): Module: 'bd_afc3_awsw_0.inst' Pin bd_afc3_awsw_0.inst.connectivity[1:0]: on instance bd_afc3_awsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=138,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_awsw_0.sv(110): Module: 'bd_afc3_awsw_0.inst' Pin bd_afc3_awsw_0.inst.m_sc_info[1:0]: on instance bd_afc3_awsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=138,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_awsw_0.sv(110): Module: 'bd_afc3_awsw_0.inst' Pin bd_afc3_awsw_0.inst.m_sc_payld[137:0]: on instance bd_afc3_awsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=138,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_awsw_0.sv(110): Module: 'bd_afc3_awsw_0.inst' Pin bd_afc3_awsw_0.inst.m_sc_recv[1:0]: on instance bd_afc3_awsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=138,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_awsw_0.sv(110): Module: 'bd_afc3_awsw_0.inst' Pin bd_afc3_awsw_0.inst.m_sc_req[1:0]: on instance bd_afc3_awsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=138,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_awsw_0.sv(110): Module: 'bd_afc3_awsw_0.inst' Pin bd_afc3_awsw_0.inst.m_sc_send[1:0]: on instance bd_afc3_awsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=138,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_awsw_0.sv(110): Module: 'bd_afc3_awsw_0.inst' Pin bd_afc3_awsw_0.inst.s_sc_info[1:0]: on instance bd_afc3_awsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=138,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_awsw_0.sv(110): Module: 'bd_afc3_awsw_0.inst' Pin bd_afc3_awsw_0.inst.s_sc_payld[275:0]: on instance bd_afc3_awsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=138,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_awsw_0.sv(110): Module: 'bd_afc3_awsw_0.inst' Pin bd_afc3_awsw_0.inst.s_sc_recv[1:0]: on instance bd_afc3_awsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=138,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_awsw_0.sv(110): Module: 'bd_afc3_awsw_0.inst' Pin bd_afc3_awsw_0.inst.s_sc_req[1:0]: on instance bd_afc3_awsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=138,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_4/synth/bd_afc3_awsw_0.sv(110): Module: 'bd_afc3_awsw_0.inst' Pin bd_afc3_awsw_0.inst.s_sc_send[1:0]: on instance bd_afc3_awsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=138,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_bsw_0.sv(110): Module: 'bd_afc3_bsw_0.inst' Pin bd_afc3_bsw_0.inst.aclk: on instance bd_afc3_bsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=6,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=1,C_NUM_MI=2,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_bsw_0.sv(110): Module: 'bd_afc3_bsw_0.inst' Pin bd_afc3_bsw_0.inst.aclken: on instance bd_afc3_bsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=6,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=1,C_NUM_MI=2,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_bsw_0.sv(110): Module: 'bd_afc3_bsw_0.inst' Pin bd_afc3_bsw_0.inst.connectivity[1:0]: on instance bd_afc3_bsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=6,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=1,C_NUM_MI=2,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_bsw_0.sv(110): Module: 'bd_afc3_bsw_0.inst' Pin bd_afc3_bsw_0.inst.m_sc_info[1:0]: on instance bd_afc3_bsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=6,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=1,C_NUM_MI=2,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_bsw_0.sv(110): Module: 'bd_afc3_bsw_0.inst' Pin bd_afc3_bsw_0.inst.m_sc_payld[11:0]: on instance bd_afc3_bsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=6,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=1,C_NUM_MI=2,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_bsw_0.sv(110): Module: 'bd_afc3_bsw_0.inst' Pin bd_afc3_bsw_0.inst.m_sc_recv[1:0]: on instance bd_afc3_bsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=6,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=1,C_NUM_MI=2,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_bsw_0.sv(110): Module: 'bd_afc3_bsw_0.inst' Pin bd_afc3_bsw_0.inst.m_sc_req[1:0]: on instance bd_afc3_bsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=6,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=1,C_NUM_MI=2,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_bsw_0.sv(110): Module: 'bd_afc3_bsw_0.inst' Pin bd_afc3_bsw_0.inst.m_sc_send[1:0]: on instance bd_afc3_bsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=6,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=1,C_NUM_MI=2,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_bsw_0.sv(110): Module: 'bd_afc3_bsw_0.inst' Pin bd_afc3_bsw_0.inst.s_sc_info[1:0]: on instance bd_afc3_bsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=6,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=1,C_NUM_MI=2,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_bsw_0.sv(110): Module: 'bd_afc3_bsw_0.inst' Pin bd_afc3_bsw_0.inst.s_sc_payld[5:0]: on instance bd_afc3_bsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=6,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=1,C_NUM_MI=2,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_bsw_0.sv(110): Module: 'bd_afc3_bsw_0.inst' Pin bd_afc3_bsw_0.inst.s_sc_recv[1:0]: on instance bd_afc3_bsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=6,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=1,C_NUM_MI=2,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_bsw_0.sv(110): Module: 'bd_afc3_bsw_0.inst' Pin bd_afc3_bsw_0.inst.s_sc_req[1:0]: on instance bd_afc3_bsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=6,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=1,C_NUM_MI=2,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_6/synth/bd_afc3_bsw_0.sv(110): Module: 'bd_afc3_bsw_0.inst' Pin bd_afc3_bsw_0.inst.s_sc_send[1:0]: on instance bd_afc3_bsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=6,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=1,C_NUM_MI=2,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_rsw_0.sv(110): Module: 'bd_afc3_rsw_0.inst' Pin bd_afc3_rsw_0.inst.aclk: on instance bd_afc3_rsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=148,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=1,C_NUM_MI=2,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_rsw_0.sv(110): Module: 'bd_afc3_rsw_0.inst' Pin bd_afc3_rsw_0.inst.aclken: on instance bd_afc3_rsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=148,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=1,C_NUM_MI=2,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_rsw_0.sv(110): Module: 'bd_afc3_rsw_0.inst' Pin bd_afc3_rsw_0.inst.connectivity[1:0]: on instance bd_afc3_rsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=148,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=1,C_NUM_MI=2,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_rsw_0.sv(110): Module: 'bd_afc3_rsw_0.inst' Pin bd_afc3_rsw_0.inst.m_sc_info[1:0]: on instance bd_afc3_rsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=148,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=1,C_NUM_MI=2,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_rsw_0.sv(110): Module: 'bd_afc3_rsw_0.inst' Pin bd_afc3_rsw_0.inst.m_sc_payld[295:0]: on instance bd_afc3_rsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=148,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=1,C_NUM_MI=2,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_rsw_0.sv(110): Module: 'bd_afc3_rsw_0.inst' Pin bd_afc3_rsw_0.inst.m_sc_recv[1:0]: on instance bd_afc3_rsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=148,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=1,C_NUM_MI=2,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_rsw_0.sv(110): Module: 'bd_afc3_rsw_0.inst' Pin bd_afc3_rsw_0.inst.m_sc_req[1:0]: on instance bd_afc3_rsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=148,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=1,C_NUM_MI=2,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_rsw_0.sv(110): Module: 'bd_afc3_rsw_0.inst' Pin bd_afc3_rsw_0.inst.m_sc_send[1:0]: on instance bd_afc3_rsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=148,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=1,C_NUM_MI=2,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_rsw_0.sv(110): Module: 'bd_afc3_rsw_0.inst' Pin bd_afc3_rsw_0.inst.s_sc_info[1:0]: on instance bd_afc3_rsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=148,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=1,C_NUM_MI=2,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_rsw_0.sv(110): Module: 'bd_afc3_rsw_0.inst' Pin bd_afc3_rsw_0.inst.s_sc_payld[147:0]: on instance bd_afc3_rsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=148,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=1,C_NUM_MI=2,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_rsw_0.sv(110): Module: 'bd_afc3_rsw_0.inst' Pin bd_afc3_rsw_0.inst.s_sc_recv[1:0]: on instance bd_afc3_rsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=148,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=1,C_NUM_MI=2,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_rsw_0.sv(110): Module: 'bd_afc3_rsw_0.inst' Pin bd_afc3_rsw_0.inst.s_sc_req[1:0]: on instance bd_afc3_rsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=148,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=1,C_NUM_MI=2,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_3/synth/bd_afc3_rsw_0.sv(110): Module: 'bd_afc3_rsw_0.inst' Pin bd_afc3_rsw_0.inst.s_sc_send[1:0]: on instance bd_afc3_rsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=148,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=1,C_NUM_MI=2,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_wsw_0.sv(110): Module: 'bd_afc3_wsw_0.inst' Pin bd_afc3_wsw_0.inst.aclk: on instance bd_afc3_wsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=160,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_wsw_0.sv(110): Module: 'bd_afc3_wsw_0.inst' Pin bd_afc3_wsw_0.inst.aclken: on instance bd_afc3_wsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=160,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_wsw_0.sv(110): Module: 'bd_afc3_wsw_0.inst' Pin bd_afc3_wsw_0.inst.connectivity[1:0]: on instance bd_afc3_wsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=160,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_wsw_0.sv(110): Module: 'bd_afc3_wsw_0.inst' Pin bd_afc3_wsw_0.inst.m_sc_info[1:0]: on instance bd_afc3_wsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=160,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_wsw_0.sv(110): Module: 'bd_afc3_wsw_0.inst' Pin bd_afc3_wsw_0.inst.m_sc_payld[159:0]: on instance bd_afc3_wsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=160,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_wsw_0.sv(110): Module: 'bd_afc3_wsw_0.inst' Pin bd_afc3_wsw_0.inst.m_sc_recv[1:0]: on instance bd_afc3_wsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=160,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_wsw_0.sv(110): Module: 'bd_afc3_wsw_0.inst' Pin bd_afc3_wsw_0.inst.m_sc_req[1:0]: on instance bd_afc3_wsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=160,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_wsw_0.sv(110): Module: 'bd_afc3_wsw_0.inst' Pin bd_afc3_wsw_0.inst.m_sc_send[1:0]: on instance bd_afc3_wsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=160,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_wsw_0.sv(110): Module: 'bd_afc3_wsw_0.inst' Pin bd_afc3_wsw_0.inst.s_sc_info[1:0]: on instance bd_afc3_wsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=160,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_wsw_0.sv(110): Module: 'bd_afc3_wsw_0.inst' Pin bd_afc3_wsw_0.inst.s_sc_payld[319:0]: on instance bd_afc3_wsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=160,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_wsw_0.sv(110): Module: 'bd_afc3_wsw_0.inst' Pin bd_afc3_wsw_0.inst.s_sc_recv[1:0]: on instance bd_afc3_wsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=160,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_wsw_0.sv(110): Module: 'bd_afc3_wsw_0.inst' Pin bd_afc3_wsw_0.inst.s_sc_req[1:0]: on instance bd_afc3_wsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=160,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_5/synth/bd_afc3_wsw_0.sv(110): Module: 'bd_afc3_wsw_0.inst' Pin bd_afc3_wsw_0.inst.s_sc_send[1:0]: on instance bd_afc3_wsw_0.inst of black-box module sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=160,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v(143): Module: 'design_1_axis_data_fifo_0_0.inst' Pin design_1_axis_data_fifo_0_0.inst.axis_data_count[31:0]: on instance design_1_axis_data_fifo_0_0.inst of black-box module axis_data_fifo_v1_1_18_axis_data_fifo(C_FAMILY="spartan7",C_AXIS_TDATA_WIDTH=24,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TUSER_WIDTH=1,C_AXIS_SIGNAL_SET='B00000000000000000000000011111111,C_FIFO_DEPTH=16384,C_FIFO_MODE=1,C_IS_ACLK_ASYNC=0,C_SYNCHRONIZER_STAGE=2,C_ACLKEN_CONV_MODE=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v(143): Module: 'design_1_axis_data_fifo_0_0.inst' Pin design_1_axis_data_fifo_0_0.inst.axis_rd_data_count[31:0]: on instance design_1_axis_data_fifo_0_0.inst of black-box module axis_data_fifo_v1_1_18_axis_data_fifo(C_FAMILY="spartan7",C_AXIS_TDATA_WIDTH=24,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TUSER_WIDTH=1,C_AXIS_SIGNAL_SET='B00000000000000000000000011111111,C_FIFO_DEPTH=16384,C_FIFO_MODE=1,C_IS_ACLK_ASYNC=0,C_SYNCHRONIZER_STAGE=2,C_ACLKEN_CONV_MODE=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v(143): Module: 'design_1_axis_data_fifo_0_0.inst' Pin design_1_axis_data_fifo_0_0.inst.axis_wr_data_count[31:0]: on instance design_1_axis_data_fifo_0_0.inst of black-box module axis_data_fifo_v1_1_18_axis_data_fifo(C_FAMILY="spartan7",C_AXIS_TDATA_WIDTH=24,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TUSER_WIDTH=1,C_AXIS_SIGNAL_SET='B00000000000000000000000011111111,C_FIFO_DEPTH=16384,C_FIFO_MODE=1,C_IS_ACLK_ASYNC=0,C_SYNCHRONIZER_STAGE=2,C_ACLKEN_CONV_MODE=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v(143): Module: 'design_1_axis_data_fifo_0_0.inst' Pin design_1_axis_data_fifo_0_0.inst.m_axis_aclk: on instance design_1_axis_data_fifo_0_0.inst of black-box module axis_data_fifo_v1_1_18_axis_data_fifo(C_FAMILY="spartan7",C_AXIS_TDATA_WIDTH=24,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TUSER_WIDTH=1,C_AXIS_SIGNAL_SET='B00000000000000000000000011111111,C_FIFO_DEPTH=16384,C_FIFO_MODE=1,C_IS_ACLK_ASYNC=0,C_SYNCHRONIZER_STAGE=2,C_ACLKEN_CONV_MODE=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v(143): Module: 'design_1_axis_data_fifo_0_0.inst' Pin design_1_axis_data_fifo_0_0.inst.m_axis_aclken: on instance design_1_axis_data_fifo_0_0.inst of black-box module axis_data_fifo_v1_1_18_axis_data_fifo(C_FAMILY="spartan7",C_AXIS_TDATA_WIDTH=24,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TUSER_WIDTH=1,C_AXIS_SIGNAL_SET='B00000000000000000000000011111111,C_FIFO_DEPTH=16384,C_FIFO_MODE=1,C_IS_ACLK_ASYNC=0,C_SYNCHRONIZER_STAGE=2,C_ACLKEN_CONV_MODE=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v(143): Module: 'design_1_axis_data_fifo_0_0.inst' Pin design_1_axis_data_fifo_0_0.inst.m_axis_aresetn: on instance design_1_axis_data_fifo_0_0.inst of black-box module axis_data_fifo_v1_1_18_axis_data_fifo(C_FAMILY="spartan7",C_AXIS_TDATA_WIDTH=24,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TUSER_WIDTH=1,C_AXIS_SIGNAL_SET='B00000000000000000000000011111111,C_FIFO_DEPTH=16384,C_FIFO_MODE=1,C_IS_ACLK_ASYNC=0,C_SYNCHRONIZER_STAGE=2,C_ACLKEN_CONV_MODE=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v(143): Module: 'design_1_axis_data_fifo_0_0.inst' Pin design_1_axis_data_fifo_0_0.inst.m_axis_tdata[23:0]: on instance design_1_axis_data_fifo_0_0.inst of black-box module axis_data_fifo_v1_1_18_axis_data_fifo(C_FAMILY="spartan7",C_AXIS_TDATA_WIDTH=24,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TUSER_WIDTH=1,C_AXIS_SIGNAL_SET='B00000000000000000000000011111111,C_FIFO_DEPTH=16384,C_FIFO_MODE=1,C_IS_ACLK_ASYNC=0,C_SYNCHRONIZER_STAGE=2,C_ACLKEN_CONV_MODE=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v(143): Module: 'design_1_axis_data_fifo_0_0.inst' Pin design_1_axis_data_fifo_0_0.inst.m_axis_tdest[0:0]: on instance design_1_axis_data_fifo_0_0.inst of black-box module axis_data_fifo_v1_1_18_axis_data_fifo(C_FAMILY="spartan7",C_AXIS_TDATA_WIDTH=24,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TUSER_WIDTH=1,C_AXIS_SIGNAL_SET='B00000000000000000000000011111111,C_FIFO_DEPTH=16384,C_FIFO_MODE=1,C_IS_ACLK_ASYNC=0,C_SYNCHRONIZER_STAGE=2,C_ACLKEN_CONV_MODE=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v(143): Module: 'design_1_axis_data_fifo_0_0.inst' Pin design_1_axis_data_fifo_0_0.inst.m_axis_tid[0:0]: on instance design_1_axis_data_fifo_0_0.inst of black-box module axis_data_fifo_v1_1_18_axis_data_fifo(C_FAMILY="spartan7",C_AXIS_TDATA_WIDTH=24,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TUSER_WIDTH=1,C_AXIS_SIGNAL_SET='B00000000000000000000000011111111,C_FIFO_DEPTH=16384,C_FIFO_MODE=1,C_IS_ACLK_ASYNC=0,C_SYNCHRONIZER_STAGE=2,C_ACLKEN_CONV_MODE=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v(143): Module: 'design_1_axis_data_fifo_0_0.inst' Pin design_1_axis_data_fifo_0_0.inst.m_axis_tkeep[2:0]: on instance design_1_axis_data_fifo_0_0.inst of black-box module axis_data_fifo_v1_1_18_axis_data_fifo(C_FAMILY="spartan7",C_AXIS_TDATA_WIDTH=24,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TUSER_WIDTH=1,C_AXIS_SIGNAL_SET='B00000000000000000000000011111111,C_FIFO_DEPTH=16384,C_FIFO_MODE=1,C_IS_ACLK_ASYNC=0,C_SYNCHRONIZER_STAGE=2,C_ACLKEN_CONV_MODE=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v(143): Module: 'design_1_axis_data_fifo_0_0.inst' Pin design_1_axis_data_fifo_0_0.inst.m_axis_tlast: on instance design_1_axis_data_fifo_0_0.inst of black-box module axis_data_fifo_v1_1_18_axis_data_fifo(C_FAMILY="spartan7",C_AXIS_TDATA_WIDTH=24,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TUSER_WIDTH=1,C_AXIS_SIGNAL_SET='B00000000000000000000000011111111,C_FIFO_DEPTH=16384,C_FIFO_MODE=1,C_IS_ACLK_ASYNC=0,C_SYNCHRONIZER_STAGE=2,C_ACLKEN_CONV_MODE=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v(143): Module: 'design_1_axis_data_fifo_0_0.inst' Pin design_1_axis_data_fifo_0_0.inst.m_axis_tready: on instance design_1_axis_data_fifo_0_0.inst of black-box module axis_data_fifo_v1_1_18_axis_data_fifo(C_FAMILY="spartan7",C_AXIS_TDATA_WIDTH=24,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TUSER_WIDTH=1,C_AXIS_SIGNAL_SET='B00000000000000000000000011111111,C_FIFO_DEPTH=16384,C_FIFO_MODE=1,C_IS_ACLK_ASYNC=0,C_SYNCHRONIZER_STAGE=2,C_ACLKEN_CONV_MODE=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v(143): Module: 'design_1_axis_data_fifo_0_0.inst' Pin design_1_axis_data_fifo_0_0.inst.m_axis_tstrb[2:0]: on instance design_1_axis_data_fifo_0_0.inst of black-box module axis_data_fifo_v1_1_18_axis_data_fifo(C_FAMILY="spartan7",C_AXIS_TDATA_WIDTH=24,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TUSER_WIDTH=1,C_AXIS_SIGNAL_SET='B00000000000000000000000011111111,C_FIFO_DEPTH=16384,C_FIFO_MODE=1,C_IS_ACLK_ASYNC=0,C_SYNCHRONIZER_STAGE=2,C_ACLKEN_CONV_MODE=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v(143): Module: 'design_1_axis_data_fifo_0_0.inst' Pin design_1_axis_data_fifo_0_0.inst.m_axis_tuser[0:0]: on instance design_1_axis_data_fifo_0_0.inst of black-box module axis_data_fifo_v1_1_18_axis_data_fifo(C_FAMILY="spartan7",C_AXIS_TDATA_WIDTH=24,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TUSER_WIDTH=1,C_AXIS_SIGNAL_SET='B00000000000000000000000011111111,C_FIFO_DEPTH=16384,C_FIFO_MODE=1,C_IS_ACLK_ASYNC=0,C_SYNCHRONIZER_STAGE=2,C_ACLKEN_CONV_MODE=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v(143): Module: 'design_1_axis_data_fifo_0_0.inst' Pin design_1_axis_data_fifo_0_0.inst.m_axis_tvalid: on instance design_1_axis_data_fifo_0_0.inst of black-box module axis_data_fifo_v1_1_18_axis_data_fifo(C_FAMILY="spartan7",C_AXIS_TDATA_WIDTH=24,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TUSER_WIDTH=1,C_AXIS_SIGNAL_SET='B00000000000000000000000011111111,C_FIFO_DEPTH=16384,C_FIFO_MODE=1,C_IS_ACLK_ASYNC=0,C_SYNCHRONIZER_STAGE=2,C_ACLKEN_CONV_MODE=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v(143): Module: 'design_1_axis_data_fifo_0_0.inst' Pin design_1_axis_data_fifo_0_0.inst.s_axis_aclk: on instance design_1_axis_data_fifo_0_0.inst of black-box module axis_data_fifo_v1_1_18_axis_data_fifo(C_FAMILY="spartan7",C_AXIS_TDATA_WIDTH=24,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TUSER_WIDTH=1,C_AXIS_SIGNAL_SET='B00000000000000000000000011111111,C_FIFO_DEPTH=16384,C_FIFO_MODE=1,C_IS_ACLK_ASYNC=0,C_SYNCHRONIZER_STAGE=2,C_ACLKEN_CONV_MODE=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v(143): Module: 'design_1_axis_data_fifo_0_0.inst' Pin design_1_axis_data_fifo_0_0.inst.s_axis_aclken: on instance design_1_axis_data_fifo_0_0.inst of black-box module axis_data_fifo_v1_1_18_axis_data_fifo(C_FAMILY="spartan7",C_AXIS_TDATA_WIDTH=24,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TUSER_WIDTH=1,C_AXIS_SIGNAL_SET='B00000000000000000000000011111111,C_FIFO_DEPTH=16384,C_FIFO_MODE=1,C_IS_ACLK_ASYNC=0,C_SYNCHRONIZER_STAGE=2,C_ACLKEN_CONV_MODE=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v(143): Module: 'design_1_axis_data_fifo_0_0.inst' Pin design_1_axis_data_fifo_0_0.inst.s_axis_aresetn: on instance design_1_axis_data_fifo_0_0.inst of black-box module axis_data_fifo_v1_1_18_axis_data_fifo(C_FAMILY="spartan7",C_AXIS_TDATA_WIDTH=24,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TUSER_WIDTH=1,C_AXIS_SIGNAL_SET='B00000000000000000000000011111111,C_FIFO_DEPTH=16384,C_FIFO_MODE=1,C_IS_ACLK_ASYNC=0,C_SYNCHRONIZER_STAGE=2,C_ACLKEN_CONV_MODE=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v(143): Module: 'design_1_axis_data_fifo_0_0.inst' Pin design_1_axis_data_fifo_0_0.inst.s_axis_tdata[23:0]: on instance design_1_axis_data_fifo_0_0.inst of black-box module axis_data_fifo_v1_1_18_axis_data_fifo(C_FAMILY="spartan7",C_AXIS_TDATA_WIDTH=24,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TUSER_WIDTH=1,C_AXIS_SIGNAL_SET='B00000000000000000000000011111111,C_FIFO_DEPTH=16384,C_FIFO_MODE=1,C_IS_ACLK_ASYNC=0,C_SYNCHRONIZER_STAGE=2,C_ACLKEN_CONV_MODE=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v(143): Module: 'design_1_axis_data_fifo_0_0.inst' Pin design_1_axis_data_fifo_0_0.inst.s_axis_tdest[0:0]: on instance design_1_axis_data_fifo_0_0.inst of black-box module axis_data_fifo_v1_1_18_axis_data_fifo(C_FAMILY="spartan7",C_AXIS_TDATA_WIDTH=24,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TUSER_WIDTH=1,C_AXIS_SIGNAL_SET='B00000000000000000000000011111111,C_FIFO_DEPTH=16384,C_FIFO_MODE=1,C_IS_ACLK_ASYNC=0,C_SYNCHRONIZER_STAGE=2,C_ACLKEN_CONV_MODE=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v(143): Module: 'design_1_axis_data_fifo_0_0.inst' Pin design_1_axis_data_fifo_0_0.inst.s_axis_tid[0:0]: on instance design_1_axis_data_fifo_0_0.inst of black-box module axis_data_fifo_v1_1_18_axis_data_fifo(C_FAMILY="spartan7",C_AXIS_TDATA_WIDTH=24,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TUSER_WIDTH=1,C_AXIS_SIGNAL_SET='B00000000000000000000000011111111,C_FIFO_DEPTH=16384,C_FIFO_MODE=1,C_IS_ACLK_ASYNC=0,C_SYNCHRONIZER_STAGE=2,C_ACLKEN_CONV_MODE=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v(143): Module: 'design_1_axis_data_fifo_0_0.inst' Pin design_1_axis_data_fifo_0_0.inst.s_axis_tkeep[2:0]: on instance design_1_axis_data_fifo_0_0.inst of black-box module axis_data_fifo_v1_1_18_axis_data_fifo(C_FAMILY="spartan7",C_AXIS_TDATA_WIDTH=24,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TUSER_WIDTH=1,C_AXIS_SIGNAL_SET='B00000000000000000000000011111111,C_FIFO_DEPTH=16384,C_FIFO_MODE=1,C_IS_ACLK_ASYNC=0,C_SYNCHRONIZER_STAGE=2,C_ACLKEN_CONV_MODE=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v(143): Module: 'design_1_axis_data_fifo_0_0.inst' Pin design_1_axis_data_fifo_0_0.inst.s_axis_tlast: on instance design_1_axis_data_fifo_0_0.inst of black-box module axis_data_fifo_v1_1_18_axis_data_fifo(C_FAMILY="spartan7",C_AXIS_TDATA_WIDTH=24,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TUSER_WIDTH=1,C_AXIS_SIGNAL_SET='B00000000000000000000000011111111,C_FIFO_DEPTH=16384,C_FIFO_MODE=1,C_IS_ACLK_ASYNC=0,C_SYNCHRONIZER_STAGE=2,C_ACLKEN_CONV_MODE=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v(143): Module: 'design_1_axis_data_fifo_0_0.inst' Pin design_1_axis_data_fifo_0_0.inst.s_axis_tready: on instance design_1_axis_data_fifo_0_0.inst of black-box module axis_data_fifo_v1_1_18_axis_data_fifo(C_FAMILY="spartan7",C_AXIS_TDATA_WIDTH=24,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TUSER_WIDTH=1,C_AXIS_SIGNAL_SET='B00000000000000000000000011111111,C_FIFO_DEPTH=16384,C_FIFO_MODE=1,C_IS_ACLK_ASYNC=0,C_SYNCHRONIZER_STAGE=2,C_ACLKEN_CONV_MODE=0)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v(143): Module: 'design_1_axis_data_fifo_0_0.inst' Pin design_1_axis_data_fifo_0_0.inst.s_axis_tstrb[2:0]: on instance design_1_axis_data_fifo_0_0.inst of black-box module axis_data_fifo_v1_1_18_axis_data_fifo(C_FAMILY="spartan7",C_AXIS_TDATA_WIDTH=24,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TUSER_WIDTH=1,C_AXIS_SIGNAL_SET='B00000000000000000000000011111111,C_FIFO_DEPTH=16384,C_FIFO_MODE=1,C_IS_ACLK_ASYNC=0,C_SYNCHRONIZER_STAGE=2,C_ACLKEN_CONV_MODE=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v(143): Module: 'design_1_axis_data_fifo_0_0.inst' Pin design_1_axis_data_fifo_0_0.inst.s_axis_tuser[0:0]: on instance design_1_axis_data_fifo_0_0.inst of black-box module axis_data_fifo_v1_1_18_axis_data_fifo(C_FAMILY="spartan7",C_AXIS_TDATA_WIDTH=24,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TUSER_WIDTH=1,C_AXIS_SIGNAL_SET='B00000000000000000000000011111111,C_FIFO_DEPTH=16384,C_FIFO_MODE=1,C_IS_ACLK_ASYNC=0,C_SYNCHRONIZER_STAGE=2,C_ACLKEN_CONV_MODE=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_axis_data_fifo_0_0/synth/design_1_axis_data_fifo_0_0.v(143): Module: 'design_1_axis_data_fifo_0_0.inst' Pin design_1_axis_data_fifo_0_0.inst.s_axis_tvalid: on instance design_1_axis_data_fifo_0_0.inst of black-box module axis_data_fifo_v1_1_18_axis_data_fifo(C_FAMILY="spartan7",C_AXIS_TDATA_WIDTH=24,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TUSER_WIDTH=1,C_AXIS_SIGNAL_SET='B00000000000000000000000011111111,C_FIFO_DEPTH=16384,C_FIFO_MODE=1,C_IS_ACLK_ASYNC=0,C_SYNCHRONIZER_STAGE=2,C_ACLKEN_CONV_MODE=0)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_0/synth/design_1_util_vector_logic_3_0.v(68): Module: 'design_1_util_vector_logic_3_0.inst' Pin design_1_util_vector_logic_3_0.inst.Op1[0:0]: on instance design_1_util_vector_logic_3_0.inst of black-box module util_vector_logic_v2_0_1_util_vector_logic(C_OPERATION="not",C_SIZE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_0/synth/design_1_util_vector_logic_3_0.v(68): Module: 'design_1_util_vector_logic_3_0.inst' Pin design_1_util_vector_logic_3_0.inst.Op2: on instance design_1_util_vector_logic_3_0.inst of black-box module util_vector_logic_v2_0_1_util_vector_logic(C_OPERATION="not",C_SIZE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_3_0/synth/design_1_util_vector_logic_3_0.v(68): Module: 'design_1_util_vector_logic_3_0.inst' Pin design_1_util_vector_logic_3_0.inst.Res[0:0]: on instance design_1_util_vector_logic_3_0.inst of black-box module util_vector_logic_v2_0_1_util_vector_logic(C_OPERATION="not",C_SIZE=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_4_0/synth/design_1_util_vector_logic_4_0.v(68): Module: 'design_1_util_vector_logic_4_0.inst' Pin design_1_util_vector_logic_4_0.inst.Op1[0:0]: on instance design_1_util_vector_logic_4_0.inst of black-box module util_vector_logic_v2_0_1_util_vector_logic(C_OPERATION="not",C_SIZE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_4_0/synth/design_1_util_vector_logic_4_0.v(68): Module: 'design_1_util_vector_logic_4_0.inst' Pin design_1_util_vector_logic_4_0.inst.Op2: on instance design_1_util_vector_logic_4_0.inst of black-box module util_vector_logic_v2_0_1_util_vector_logic(C_OPERATION="not",C_SIZE=1)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_4_0/synth/design_1_util_vector_logic_4_0.v(68): Module: 'design_1_util_vector_logic_4_0.inst' Pin design_1_util_vector_logic_4_0.inst.Res[0:0]: on instance design_1_util_vector_logic_4_0.inst of black-box module util_vector_logic_v2_0_1_util_vector_logic(C_OPERATION="not",C_SIZE=1)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v(169): Module: 'design_1_v_axi4s_vid_out_0_0.inst' Pin design_1_v_axi4s_vid_out_0_0.inst.aclk: on instance design_1_v_axi4s_vid_out_0_0.inst of black-box module v_axi4s_vid_out_v4_0_9(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=3,C_S_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=24,C_S_AXIS_TDATA_WIDTH=24,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_VTG_MASTER_SLAVE=0,C_HYSTERESIS_LEVEL=12,C_SYNC_LOCK_THRESHOLD=4,C_INCLUDE_PIXEL_REPEAT=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v(169): Module: 'design_1_v_axi4s_vid_out_0_0.inst' Pin design_1_v_axi4s_vid_out_0_0.inst.aclken: on instance design_1_v_axi4s_vid_out_0_0.inst of black-box module v_axi4s_vid_out_v4_0_9(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=3,C_S_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=24,C_S_AXIS_TDATA_WIDTH=24,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_VTG_MASTER_SLAVE=0,C_HYSTERESIS_LEVEL=12,C_SYNC_LOCK_THRESHOLD=4,C_INCLUDE_PIXEL_REPEAT=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v(169): Module: 'design_1_v_axi4s_vid_out_0_0.inst' Pin design_1_v_axi4s_vid_out_0_0.inst.aresetn: on instance design_1_v_axi4s_vid_out_0_0.inst of black-box module v_axi4s_vid_out_v4_0_9(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=3,C_S_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=24,C_S_AXIS_TDATA_WIDTH=24,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_VTG_MASTER_SLAVE=0,C_HYSTERESIS_LEVEL=12,C_SYNC_LOCK_THRESHOLD=4,C_INCLUDE_PIXEL_REPEAT=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v(169): Module: 'design_1_v_axi4s_vid_out_0_0.inst' Pin design_1_v_axi4s_vid_out_0_0.inst.fid: on instance design_1_v_axi4s_vid_out_0_0.inst of black-box module v_axi4s_vid_out_v4_0_9(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=3,C_S_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=24,C_S_AXIS_TDATA_WIDTH=24,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_VTG_MASTER_SLAVE=0,C_HYSTERESIS_LEVEL=12,C_SYNC_LOCK_THRESHOLD=4,C_INCLUDE_PIXEL_REPEAT=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v(169): Module: 'design_1_v_axi4s_vid_out_0_0.inst' Pin design_1_v_axi4s_vid_out_0_0.inst.locked: on instance design_1_v_axi4s_vid_out_0_0.inst of black-box module v_axi4s_vid_out_v4_0_9(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=3,C_S_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=24,C_S_AXIS_TDATA_WIDTH=24,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_VTG_MASTER_SLAVE=0,C_HYSTERESIS_LEVEL=12,C_SYNC_LOCK_THRESHOLD=4,C_INCLUDE_PIXEL_REPEAT=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v(169): Module: 'design_1_v_axi4s_vid_out_0_0.inst' Pin design_1_v_axi4s_vid_out_0_0.inst.overflow: on instance design_1_v_axi4s_vid_out_0_0.inst of black-box module v_axi4s_vid_out_v4_0_9(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=3,C_S_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=24,C_S_AXIS_TDATA_WIDTH=24,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_VTG_MASTER_SLAVE=0,C_HYSTERESIS_LEVEL=12,C_SYNC_LOCK_THRESHOLD=4,C_INCLUDE_PIXEL_REPEAT=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v(169): Module: 'design_1_v_axi4s_vid_out_0_0.inst' Pin design_1_v_axi4s_vid_out_0_0.inst.remap_420_en: on instance design_1_v_axi4s_vid_out_0_0.inst of black-box module v_axi4s_vid_out_v4_0_9(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=3,C_S_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=24,C_S_AXIS_TDATA_WIDTH=24,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_VTG_MASTER_SLAVE=0,C_HYSTERESIS_LEVEL=12,C_SYNC_LOCK_THRESHOLD=4,C_INCLUDE_PIXEL_REPEAT=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v(169): Module: 'design_1_v_axi4s_vid_out_0_0.inst' Pin design_1_v_axi4s_vid_out_0_0.inst.repeat_en: on instance design_1_v_axi4s_vid_out_0_0.inst of black-box module v_axi4s_vid_out_v4_0_9(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=3,C_S_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=24,C_S_AXIS_TDATA_WIDTH=24,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_VTG_MASTER_SLAVE=0,C_HYSTERESIS_LEVEL=12,C_SYNC_LOCK_THRESHOLD=4,C_INCLUDE_PIXEL_REPEAT=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v(169): Module: 'design_1_v_axi4s_vid_out_0_0.inst' Pin design_1_v_axi4s_vid_out_0_0.inst.s_axis_video_tdata[23:0]: on instance design_1_v_axi4s_vid_out_0_0.inst of black-box module v_axi4s_vid_out_v4_0_9(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=3,C_S_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=24,C_S_AXIS_TDATA_WIDTH=24,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_VTG_MASTER_SLAVE=0,C_HYSTERESIS_LEVEL=12,C_SYNC_LOCK_THRESHOLD=4,C_INCLUDE_PIXEL_REPEAT=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v(169): Module: 'design_1_v_axi4s_vid_out_0_0.inst' Pin design_1_v_axi4s_vid_out_0_0.inst.s_axis_video_tlast: on instance design_1_v_axi4s_vid_out_0_0.inst of black-box module v_axi4s_vid_out_v4_0_9(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=3,C_S_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=24,C_S_AXIS_TDATA_WIDTH=24,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_VTG_MASTER_SLAVE=0,C_HYSTERESIS_LEVEL=12,C_SYNC_LOCK_THRESHOLD=4,C_INCLUDE_PIXEL_REPEAT=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v(169): Module: 'design_1_v_axi4s_vid_out_0_0.inst' Pin design_1_v_axi4s_vid_out_0_0.inst.s_axis_video_tready: on instance design_1_v_axi4s_vid_out_0_0.inst of black-box module v_axi4s_vid_out_v4_0_9(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=3,C_S_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=24,C_S_AXIS_TDATA_WIDTH=24,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_VTG_MASTER_SLAVE=0,C_HYSTERESIS_LEVEL=12,C_SYNC_LOCK_THRESHOLD=4,C_INCLUDE_PIXEL_REPEAT=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v(169): Module: 'design_1_v_axi4s_vid_out_0_0.inst' Pin design_1_v_axi4s_vid_out_0_0.inst.s_axis_video_tuser: on instance design_1_v_axi4s_vid_out_0_0.inst of black-box module v_axi4s_vid_out_v4_0_9(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=3,C_S_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=24,C_S_AXIS_TDATA_WIDTH=24,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_VTG_MASTER_SLAVE=0,C_HYSTERESIS_LEVEL=12,C_SYNC_LOCK_THRESHOLD=4,C_INCLUDE_PIXEL_REPEAT=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v(169): Module: 'design_1_v_axi4s_vid_out_0_0.inst' Pin design_1_v_axi4s_vid_out_0_0.inst.s_axis_video_tvalid: on instance design_1_v_axi4s_vid_out_0_0.inst of black-box module v_axi4s_vid_out_v4_0_9(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=3,C_S_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=24,C_S_AXIS_TDATA_WIDTH=24,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_VTG_MASTER_SLAVE=0,C_HYSTERESIS_LEVEL=12,C_SYNC_LOCK_THRESHOLD=4,C_INCLUDE_PIXEL_REPEAT=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v(169): Module: 'design_1_v_axi4s_vid_out_0_0.inst' Pin design_1_v_axi4s_vid_out_0_0.inst.status[31:0]: on instance design_1_v_axi4s_vid_out_0_0.inst of black-box module v_axi4s_vid_out_v4_0_9(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=3,C_S_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=24,C_S_AXIS_TDATA_WIDTH=24,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_VTG_MASTER_SLAVE=0,C_HYSTERESIS_LEVEL=12,C_SYNC_LOCK_THRESHOLD=4,C_INCLUDE_PIXEL_REPEAT=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v(169): Module: 'design_1_v_axi4s_vid_out_0_0.inst' Pin design_1_v_axi4s_vid_out_0_0.inst.underflow: on instance design_1_v_axi4s_vid_out_0_0.inst of black-box module v_axi4s_vid_out_v4_0_9(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=3,C_S_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=24,C_S_AXIS_TDATA_WIDTH=24,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_VTG_MASTER_SLAVE=0,C_HYSTERESIS_LEVEL=12,C_SYNC_LOCK_THRESHOLD=4,C_INCLUDE_PIXEL_REPEAT=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v(169): Module: 'design_1_v_axi4s_vid_out_0_0.inst' Pin design_1_v_axi4s_vid_out_0_0.inst.vid_active_video: on instance design_1_v_axi4s_vid_out_0_0.inst of black-box module v_axi4s_vid_out_v4_0_9(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=3,C_S_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=24,C_S_AXIS_TDATA_WIDTH=24,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_VTG_MASTER_SLAVE=0,C_HYSTERESIS_LEVEL=12,C_SYNC_LOCK_THRESHOLD=4,C_INCLUDE_PIXEL_REPEAT=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v(169): Module: 'design_1_v_axi4s_vid_out_0_0.inst' Pin design_1_v_axi4s_vid_out_0_0.inst.vid_data[23:0]: on instance design_1_v_axi4s_vid_out_0_0.inst of black-box module v_axi4s_vid_out_v4_0_9(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=3,C_S_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=24,C_S_AXIS_TDATA_WIDTH=24,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_VTG_MASTER_SLAVE=0,C_HYSTERESIS_LEVEL=12,C_SYNC_LOCK_THRESHOLD=4,C_INCLUDE_PIXEL_REPEAT=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v(169): Module: 'design_1_v_axi4s_vid_out_0_0.inst' Pin design_1_v_axi4s_vid_out_0_0.inst.vid_field_id: on instance design_1_v_axi4s_vid_out_0_0.inst of black-box module v_axi4s_vid_out_v4_0_9(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=3,C_S_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=24,C_S_AXIS_TDATA_WIDTH=24,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_VTG_MASTER_SLAVE=0,C_HYSTERESIS_LEVEL=12,C_SYNC_LOCK_THRESHOLD=4,C_INCLUDE_PIXEL_REPEAT=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v(169): Module: 'design_1_v_axi4s_vid_out_0_0.inst' Pin design_1_v_axi4s_vid_out_0_0.inst.vid_hblank: on instance design_1_v_axi4s_vid_out_0_0.inst of black-box module v_axi4s_vid_out_v4_0_9(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=3,C_S_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=24,C_S_AXIS_TDATA_WIDTH=24,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_VTG_MASTER_SLAVE=0,C_HYSTERESIS_LEVEL=12,C_SYNC_LOCK_THRESHOLD=4,C_INCLUDE_PIXEL_REPEAT=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v(169): Module: 'design_1_v_axi4s_vid_out_0_0.inst' Pin design_1_v_axi4s_vid_out_0_0.inst.vid_hsync: on instance design_1_v_axi4s_vid_out_0_0.inst of black-box module v_axi4s_vid_out_v4_0_9(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=3,C_S_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=24,C_S_AXIS_TDATA_WIDTH=24,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_VTG_MASTER_SLAVE=0,C_HYSTERESIS_LEVEL=12,C_SYNC_LOCK_THRESHOLD=4,C_INCLUDE_PIXEL_REPEAT=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v(169): Module: 'design_1_v_axi4s_vid_out_0_0.inst' Pin design_1_v_axi4s_vid_out_0_0.inst.vid_io_out_ce: on instance design_1_v_axi4s_vid_out_0_0.inst of black-box module v_axi4s_vid_out_v4_0_9(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=3,C_S_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=24,C_S_AXIS_TDATA_WIDTH=24,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_VTG_MASTER_SLAVE=0,C_HYSTERESIS_LEVEL=12,C_SYNC_LOCK_THRESHOLD=4,C_INCLUDE_PIXEL_REPEAT=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v(169): Module: 'design_1_v_axi4s_vid_out_0_0.inst' Pin design_1_v_axi4s_vid_out_0_0.inst.vid_io_out_clk: on instance design_1_v_axi4s_vid_out_0_0.inst of black-box module v_axi4s_vid_out_v4_0_9(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=3,C_S_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=24,C_S_AXIS_TDATA_WIDTH=24,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_VTG_MASTER_SLAVE=0,C_HYSTERESIS_LEVEL=12,C_SYNC_LOCK_THRESHOLD=4,C_INCLUDE_PIXEL_REPEAT=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v(169): Module: 'design_1_v_axi4s_vid_out_0_0.inst' Pin design_1_v_axi4s_vid_out_0_0.inst.vid_io_out_reset: on instance design_1_v_axi4s_vid_out_0_0.inst of black-box module v_axi4s_vid_out_v4_0_9(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=3,C_S_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=24,C_S_AXIS_TDATA_WIDTH=24,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_VTG_MASTER_SLAVE=0,C_HYSTERESIS_LEVEL=12,C_SYNC_LOCK_THRESHOLD=4,C_INCLUDE_PIXEL_REPEAT=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v(169): Module: 'design_1_v_axi4s_vid_out_0_0.inst' Pin design_1_v_axi4s_vid_out_0_0.inst.vid_vblank: on instance design_1_v_axi4s_vid_out_0_0.inst of black-box module v_axi4s_vid_out_v4_0_9(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=3,C_S_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=24,C_S_AXIS_TDATA_WIDTH=24,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_VTG_MASTER_SLAVE=0,C_HYSTERESIS_LEVEL=12,C_SYNC_LOCK_THRESHOLD=4,C_INCLUDE_PIXEL_REPEAT=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v(169): Module: 'design_1_v_axi4s_vid_out_0_0.inst' Pin design_1_v_axi4s_vid_out_0_0.inst.vid_vsync: on instance design_1_v_axi4s_vid_out_0_0.inst of black-box module v_axi4s_vid_out_v4_0_9(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=3,C_S_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=24,C_S_AXIS_TDATA_WIDTH=24,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_VTG_MASTER_SLAVE=0,C_HYSTERESIS_LEVEL=12,C_SYNC_LOCK_THRESHOLD=4,C_INCLUDE_PIXEL_REPEAT=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v(169): Module: 'design_1_v_axi4s_vid_out_0_0.inst' Pin design_1_v_axi4s_vid_out_0_0.inst.vtg_active_video: on instance design_1_v_axi4s_vid_out_0_0.inst of black-box module v_axi4s_vid_out_v4_0_9(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=3,C_S_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=24,C_S_AXIS_TDATA_WIDTH=24,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_VTG_MASTER_SLAVE=0,C_HYSTERESIS_LEVEL=12,C_SYNC_LOCK_THRESHOLD=4,C_INCLUDE_PIXEL_REPEAT=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v(169): Module: 'design_1_v_axi4s_vid_out_0_0.inst' Pin design_1_v_axi4s_vid_out_0_0.inst.vtg_ce: on instance design_1_v_axi4s_vid_out_0_0.inst of black-box module v_axi4s_vid_out_v4_0_9(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=3,C_S_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=24,C_S_AXIS_TDATA_WIDTH=24,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_VTG_MASTER_SLAVE=0,C_HYSTERESIS_LEVEL=12,C_SYNC_LOCK_THRESHOLD=4,C_INCLUDE_PIXEL_REPEAT=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v(169): Module: 'design_1_v_axi4s_vid_out_0_0.inst' Pin design_1_v_axi4s_vid_out_0_0.inst.vtg_field_id: on instance design_1_v_axi4s_vid_out_0_0.inst of black-box module v_axi4s_vid_out_v4_0_9(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=3,C_S_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=24,C_S_AXIS_TDATA_WIDTH=24,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_VTG_MASTER_SLAVE=0,C_HYSTERESIS_LEVEL=12,C_SYNC_LOCK_THRESHOLD=4,C_INCLUDE_PIXEL_REPEAT=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v(169): Module: 'design_1_v_axi4s_vid_out_0_0.inst' Pin design_1_v_axi4s_vid_out_0_0.inst.vtg_hblank: on instance design_1_v_axi4s_vid_out_0_0.inst of black-box module v_axi4s_vid_out_v4_0_9(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=3,C_S_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=24,C_S_AXIS_TDATA_WIDTH=24,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_VTG_MASTER_SLAVE=0,C_HYSTERESIS_LEVEL=12,C_SYNC_LOCK_THRESHOLD=4,C_INCLUDE_PIXEL_REPEAT=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v(169): Module: 'design_1_v_axi4s_vid_out_0_0.inst' Pin design_1_v_axi4s_vid_out_0_0.inst.vtg_hsync: on instance design_1_v_axi4s_vid_out_0_0.inst of black-box module v_axi4s_vid_out_v4_0_9(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=3,C_S_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=24,C_S_AXIS_TDATA_WIDTH=24,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_VTG_MASTER_SLAVE=0,C_HYSTERESIS_LEVEL=12,C_SYNC_LOCK_THRESHOLD=4,C_INCLUDE_PIXEL_REPEAT=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v(169): Module: 'design_1_v_axi4s_vid_out_0_0.inst' Pin design_1_v_axi4s_vid_out_0_0.inst.vtg_vblank: on instance design_1_v_axi4s_vid_out_0_0.inst of black-box module v_axi4s_vid_out_v4_0_9(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=3,C_S_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=24,C_S_AXIS_TDATA_WIDTH=24,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_VTG_MASTER_SLAVE=0,C_HYSTERESIS_LEVEL=12,C_SYNC_LOCK_THRESHOLD=4,C_INCLUDE_PIXEL_REPEAT=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/synth/design_1_v_axi4s_vid_out_0_0.v(169): Module: 'design_1_v_axi4s_vid_out_0_0.inst' Pin design_1_v_axi4s_vid_out_0_0.inst.vtg_vsync: on instance design_1_v_axi4s_vid_out_0_0.inst of black-box module v_axi4s_vid_out_v4_0_9(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=3,C_S_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=24,C_S_AXIS_TDATA_WIDTH=24,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_VTG_MASTER_SLAVE=0,C_HYSTERESIS_LEVEL=12,C_SYNC_LOCK_THRESHOLD=4,C_INCLUDE_PIXEL_REPEAT=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v(190): Module: 'design_1_v_demosaic_0_0.inst' Pin design_1_v_demosaic_0_0.inst.ap_clk: on instance design_1_v_demosaic_0_0.inst of black-box module design_1_v_demosaic_0_0_v_demosaic(C_S_AXI_CTRL_ADDR_WIDTH=6,C_S_AXI_CTRL_DATA_WIDTH=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v(190): Module: 'design_1_v_demosaic_0_0.inst' Pin design_1_v_demosaic_0_0.inst.ap_rst_n: on instance design_1_v_demosaic_0_0.inst of black-box module design_1_v_demosaic_0_0_v_demosaic(C_S_AXI_CTRL_ADDR_WIDTH=6,C_S_AXI_CTRL_DATA_WIDTH=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v(190): Module: 'design_1_v_demosaic_0_0.inst' Pin design_1_v_demosaic_0_0.inst.interrupt: on instance design_1_v_demosaic_0_0.inst of black-box module design_1_v_demosaic_0_0_v_demosaic(C_S_AXI_CTRL_ADDR_WIDTH=6,C_S_AXI_CTRL_DATA_WIDTH=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v(190): Module: 'design_1_v_demosaic_0_0.inst' Pin design_1_v_demosaic_0_0.inst.m_axis_video_TDATA[23:0]: on instance design_1_v_demosaic_0_0.inst of black-box module design_1_v_demosaic_0_0_v_demosaic(C_S_AXI_CTRL_ADDR_WIDTH=6,C_S_AXI_CTRL_DATA_WIDTH=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v(190): Module: 'design_1_v_demosaic_0_0.inst' Pin design_1_v_demosaic_0_0.inst.m_axis_video_TDEST[0:0]: on instance design_1_v_demosaic_0_0.inst of black-box module design_1_v_demosaic_0_0_v_demosaic(C_S_AXI_CTRL_ADDR_WIDTH=6,C_S_AXI_CTRL_DATA_WIDTH=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v(190): Module: 'design_1_v_demosaic_0_0.inst' Pin design_1_v_demosaic_0_0.inst.m_axis_video_TID[0:0]: on instance design_1_v_demosaic_0_0.inst of black-box module design_1_v_demosaic_0_0_v_demosaic(C_S_AXI_CTRL_ADDR_WIDTH=6,C_S_AXI_CTRL_DATA_WIDTH=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v(190): Module: 'design_1_v_demosaic_0_0.inst' Pin design_1_v_demosaic_0_0.inst.m_axis_video_TKEEP[2:0]: on instance design_1_v_demosaic_0_0.inst of black-box module design_1_v_demosaic_0_0_v_demosaic(C_S_AXI_CTRL_ADDR_WIDTH=6,C_S_AXI_CTRL_DATA_WIDTH=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v(190): Module: 'design_1_v_demosaic_0_0.inst' Pin design_1_v_demosaic_0_0.inst.m_axis_video_TLAST[0:0]: on instance design_1_v_demosaic_0_0.inst of black-box module design_1_v_demosaic_0_0_v_demosaic(C_S_AXI_CTRL_ADDR_WIDTH=6,C_S_AXI_CTRL_DATA_WIDTH=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v(190): Module: 'design_1_v_demosaic_0_0.inst' Pin design_1_v_demosaic_0_0.inst.m_axis_video_TREADY: on instance design_1_v_demosaic_0_0.inst of black-box module design_1_v_demosaic_0_0_v_demosaic(C_S_AXI_CTRL_ADDR_WIDTH=6,C_S_AXI_CTRL_DATA_WIDTH=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v(190): Module: 'design_1_v_demosaic_0_0.inst' Pin design_1_v_demosaic_0_0.inst.m_axis_video_TSTRB[2:0]: on instance design_1_v_demosaic_0_0.inst of black-box module design_1_v_demosaic_0_0_v_demosaic(C_S_AXI_CTRL_ADDR_WIDTH=6,C_S_AXI_CTRL_DATA_WIDTH=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v(190): Module: 'design_1_v_demosaic_0_0.inst' Pin design_1_v_demosaic_0_0.inst.m_axis_video_TUSER[0:0]: on instance design_1_v_demosaic_0_0.inst of black-box module design_1_v_demosaic_0_0_v_demosaic(C_S_AXI_CTRL_ADDR_WIDTH=6,C_S_AXI_CTRL_DATA_WIDTH=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v(190): Module: 'design_1_v_demosaic_0_0.inst' Pin design_1_v_demosaic_0_0.inst.m_axis_video_TVALID: on instance design_1_v_demosaic_0_0.inst of black-box module design_1_v_demosaic_0_0_v_demosaic(C_S_AXI_CTRL_ADDR_WIDTH=6,C_S_AXI_CTRL_DATA_WIDTH=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v(190): Module: 'design_1_v_demosaic_0_0.inst' Pin design_1_v_demosaic_0_0.inst.s_axi_CTRL_ARADDR[5:0]: on instance design_1_v_demosaic_0_0.inst of black-box module design_1_v_demosaic_0_0_v_demosaic(C_S_AXI_CTRL_ADDR_WIDTH=6,C_S_AXI_CTRL_DATA_WIDTH=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v(190): Module: 'design_1_v_demosaic_0_0.inst' Pin design_1_v_demosaic_0_0.inst.s_axi_CTRL_ARREADY: on instance design_1_v_demosaic_0_0.inst of black-box module design_1_v_demosaic_0_0_v_demosaic(C_S_AXI_CTRL_ADDR_WIDTH=6,C_S_AXI_CTRL_DATA_WIDTH=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v(190): Module: 'design_1_v_demosaic_0_0.inst' Pin design_1_v_demosaic_0_0.inst.s_axi_CTRL_ARVALID: on instance design_1_v_demosaic_0_0.inst of black-box module design_1_v_demosaic_0_0_v_demosaic(C_S_AXI_CTRL_ADDR_WIDTH=6,C_S_AXI_CTRL_DATA_WIDTH=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v(190): Module: 'design_1_v_demosaic_0_0.inst' Pin design_1_v_demosaic_0_0.inst.s_axi_CTRL_AWADDR[5:0]: on instance design_1_v_demosaic_0_0.inst of black-box module design_1_v_demosaic_0_0_v_demosaic(C_S_AXI_CTRL_ADDR_WIDTH=6,C_S_AXI_CTRL_DATA_WIDTH=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v(190): Module: 'design_1_v_demosaic_0_0.inst' Pin design_1_v_demosaic_0_0.inst.s_axi_CTRL_AWREADY: on instance design_1_v_demosaic_0_0.inst of black-box module design_1_v_demosaic_0_0_v_demosaic(C_S_AXI_CTRL_ADDR_WIDTH=6,C_S_AXI_CTRL_DATA_WIDTH=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v(190): Module: 'design_1_v_demosaic_0_0.inst' Pin design_1_v_demosaic_0_0.inst.s_axi_CTRL_AWVALID: on instance design_1_v_demosaic_0_0.inst of black-box module design_1_v_demosaic_0_0_v_demosaic(C_S_AXI_CTRL_ADDR_WIDTH=6,C_S_AXI_CTRL_DATA_WIDTH=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v(190): Module: 'design_1_v_demosaic_0_0.inst' Pin design_1_v_demosaic_0_0.inst.s_axi_CTRL_BREADY: on instance design_1_v_demosaic_0_0.inst of black-box module design_1_v_demosaic_0_0_v_demosaic(C_S_AXI_CTRL_ADDR_WIDTH=6,C_S_AXI_CTRL_DATA_WIDTH=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v(190): Module: 'design_1_v_demosaic_0_0.inst' Pin design_1_v_demosaic_0_0.inst.s_axi_CTRL_BRESP[1:0]: on instance design_1_v_demosaic_0_0.inst of black-box module design_1_v_demosaic_0_0_v_demosaic(C_S_AXI_CTRL_ADDR_WIDTH=6,C_S_AXI_CTRL_DATA_WIDTH=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v(190): Module: 'design_1_v_demosaic_0_0.inst' Pin design_1_v_demosaic_0_0.inst.s_axi_CTRL_BVALID: on instance design_1_v_demosaic_0_0.inst of black-box module design_1_v_demosaic_0_0_v_demosaic(C_S_AXI_CTRL_ADDR_WIDTH=6,C_S_AXI_CTRL_DATA_WIDTH=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v(190): Module: 'design_1_v_demosaic_0_0.inst' Pin design_1_v_demosaic_0_0.inst.s_axi_CTRL_RDATA[31:0]: on instance design_1_v_demosaic_0_0.inst of black-box module design_1_v_demosaic_0_0_v_demosaic(C_S_AXI_CTRL_ADDR_WIDTH=6,C_S_AXI_CTRL_DATA_WIDTH=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v(190): Module: 'design_1_v_demosaic_0_0.inst' Pin design_1_v_demosaic_0_0.inst.s_axi_CTRL_RREADY: on instance design_1_v_demosaic_0_0.inst of black-box module design_1_v_demosaic_0_0_v_demosaic(C_S_AXI_CTRL_ADDR_WIDTH=6,C_S_AXI_CTRL_DATA_WIDTH=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v(190): Module: 'design_1_v_demosaic_0_0.inst' Pin design_1_v_demosaic_0_0.inst.s_axi_CTRL_RRESP[1:0]: on instance design_1_v_demosaic_0_0.inst of black-box module design_1_v_demosaic_0_0_v_demosaic(C_S_AXI_CTRL_ADDR_WIDTH=6,C_S_AXI_CTRL_DATA_WIDTH=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v(190): Module: 'design_1_v_demosaic_0_0.inst' Pin design_1_v_demosaic_0_0.inst.s_axi_CTRL_RVALID: on instance design_1_v_demosaic_0_0.inst of black-box module design_1_v_demosaic_0_0_v_demosaic(C_S_AXI_CTRL_ADDR_WIDTH=6,C_S_AXI_CTRL_DATA_WIDTH=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v(190): Module: 'design_1_v_demosaic_0_0.inst' Pin design_1_v_demosaic_0_0.inst.s_axi_CTRL_WDATA[31:0]: on instance design_1_v_demosaic_0_0.inst of black-box module design_1_v_demosaic_0_0_v_demosaic(C_S_AXI_CTRL_ADDR_WIDTH=6,C_S_AXI_CTRL_DATA_WIDTH=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v(190): Module: 'design_1_v_demosaic_0_0.inst' Pin design_1_v_demosaic_0_0.inst.s_axi_CTRL_WREADY: on instance design_1_v_demosaic_0_0.inst of black-box module design_1_v_demosaic_0_0_v_demosaic(C_S_AXI_CTRL_ADDR_WIDTH=6,C_S_AXI_CTRL_DATA_WIDTH=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v(190): Module: 'design_1_v_demosaic_0_0.inst' Pin design_1_v_demosaic_0_0.inst.s_axi_CTRL_WSTRB[3:0]: on instance design_1_v_demosaic_0_0.inst of black-box module design_1_v_demosaic_0_0_v_demosaic(C_S_AXI_CTRL_ADDR_WIDTH=6,C_S_AXI_CTRL_DATA_WIDTH=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v(190): Module: 'design_1_v_demosaic_0_0.inst' Pin design_1_v_demosaic_0_0.inst.s_axi_CTRL_WVALID: on instance design_1_v_demosaic_0_0.inst of black-box module design_1_v_demosaic_0_0_v_demosaic(C_S_AXI_CTRL_ADDR_WIDTH=6,C_S_AXI_CTRL_DATA_WIDTH=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v(190): Module: 'design_1_v_demosaic_0_0.inst' Pin design_1_v_demosaic_0_0.inst.s_axis_video_TDATA[7:0]: on instance design_1_v_demosaic_0_0.inst of black-box module design_1_v_demosaic_0_0_v_demosaic(C_S_AXI_CTRL_ADDR_WIDTH=6,C_S_AXI_CTRL_DATA_WIDTH=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v(190): Module: 'design_1_v_demosaic_0_0.inst' Pin design_1_v_demosaic_0_0.inst.s_axis_video_TDEST[0:0]: on instance design_1_v_demosaic_0_0.inst of black-box module design_1_v_demosaic_0_0_v_demosaic(C_S_AXI_CTRL_ADDR_WIDTH=6,C_S_AXI_CTRL_DATA_WIDTH=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v(190): Module: 'design_1_v_demosaic_0_0.inst' Pin design_1_v_demosaic_0_0.inst.s_axis_video_TID[0:0]: on instance design_1_v_demosaic_0_0.inst of black-box module design_1_v_demosaic_0_0_v_demosaic(C_S_AXI_CTRL_ADDR_WIDTH=6,C_S_AXI_CTRL_DATA_WIDTH=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v(190): Module: 'design_1_v_demosaic_0_0.inst' Pin design_1_v_demosaic_0_0.inst.s_axis_video_TKEEP[0:0]: on instance design_1_v_demosaic_0_0.inst of black-box module design_1_v_demosaic_0_0_v_demosaic(C_S_AXI_CTRL_ADDR_WIDTH=6,C_S_AXI_CTRL_DATA_WIDTH=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v(190): Module: 'design_1_v_demosaic_0_0.inst' Pin design_1_v_demosaic_0_0.inst.s_axis_video_TLAST[0:0]: on instance design_1_v_demosaic_0_0.inst of black-box module design_1_v_demosaic_0_0_v_demosaic(C_S_AXI_CTRL_ADDR_WIDTH=6,C_S_AXI_CTRL_DATA_WIDTH=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v(190): Module: 'design_1_v_demosaic_0_0.inst' Pin design_1_v_demosaic_0_0.inst.s_axis_video_TREADY: on instance design_1_v_demosaic_0_0.inst of black-box module design_1_v_demosaic_0_0_v_demosaic(C_S_AXI_CTRL_ADDR_WIDTH=6,C_S_AXI_CTRL_DATA_WIDTH=32)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v(190): Module: 'design_1_v_demosaic_0_0.inst' Pin design_1_v_demosaic_0_0.inst.s_axis_video_TSTRB[0:0]: on instance design_1_v_demosaic_0_0.inst of black-box module design_1_v_demosaic_0_0_v_demosaic(C_S_AXI_CTRL_ADDR_WIDTH=6,C_S_AXI_CTRL_DATA_WIDTH=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v(190): Module: 'design_1_v_demosaic_0_0.inst' Pin design_1_v_demosaic_0_0.inst.s_axis_video_TUSER[0:0]: on instance design_1_v_demosaic_0_0.inst of black-box module design_1_v_demosaic_0_0_v_demosaic(C_S_AXI_CTRL_ADDR_WIDTH=6,C_S_AXI_CTRL_DATA_WIDTH=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/synth/design_1_v_demosaic_0_0.v(190): Module: 'design_1_v_demosaic_0_0.inst' Pin design_1_v_demosaic_0_0.inst.s_axis_video_TVALID: on instance design_1_v_demosaic_0_0.inst of black-box module design_1_v_demosaic_0_0_v_demosaic(C_S_AXI_CTRL_ADDR_WIDTH=6,C_S_AXI_CTRL_DATA_WIDTH=32)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v(166): Module: 'design_1_v_vid_in_axi4s_0_0.inst' Pin design_1_v_vid_in_axi4s_0_0.inst.aclk: on instance design_1_v_vid_in_axi4s_0_0.inst of black-box module v_vid_in_axi4s_v4_0_8(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=1,C_M_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=8,C_M_AXIS_TDATA_WIDTH=8,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_INCLUDE_PIXEL_DROP=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v(166): Module: 'design_1_v_vid_in_axi4s_0_0.inst' Pin design_1_v_vid_in_axi4s_0_0.inst.aclken: on instance design_1_v_vid_in_axi4s_0_0.inst of black-box module v_vid_in_axi4s_v4_0_8(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=1,C_M_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=8,C_M_AXIS_TDATA_WIDTH=8,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_INCLUDE_PIXEL_DROP=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v(166): Module: 'design_1_v_vid_in_axi4s_0_0.inst' Pin design_1_v_vid_in_axi4s_0_0.inst.aresetn: on instance design_1_v_vid_in_axi4s_0_0.inst of black-box module v_vid_in_axi4s_v4_0_8(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=1,C_M_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=8,C_M_AXIS_TDATA_WIDTH=8,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_INCLUDE_PIXEL_DROP=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v(166): Module: 'design_1_v_vid_in_axi4s_0_0.inst' Pin design_1_v_vid_in_axi4s_0_0.inst.axis_enable: on instance design_1_v_vid_in_axi4s_0_0.inst of black-box module v_vid_in_axi4s_v4_0_8(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=1,C_M_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=8,C_M_AXIS_TDATA_WIDTH=8,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_INCLUDE_PIXEL_DROP=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v(166): Module: 'design_1_v_vid_in_axi4s_0_0.inst' Pin design_1_v_vid_in_axi4s_0_0.inst.drop_en: on instance design_1_v_vid_in_axi4s_0_0.inst of black-box module v_vid_in_axi4s_v4_0_8(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=1,C_M_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=8,C_M_AXIS_TDATA_WIDTH=8,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_INCLUDE_PIXEL_DROP=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v(166): Module: 'design_1_v_vid_in_axi4s_0_0.inst' Pin design_1_v_vid_in_axi4s_0_0.inst.fid: on instance design_1_v_vid_in_axi4s_0_0.inst of black-box module v_vid_in_axi4s_v4_0_8(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=1,C_M_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=8,C_M_AXIS_TDATA_WIDTH=8,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_INCLUDE_PIXEL_DROP=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v(166): Module: 'design_1_v_vid_in_axi4s_0_0.inst' Pin design_1_v_vid_in_axi4s_0_0.inst.m_axis_video_tdata[7:0]: on instance design_1_v_vid_in_axi4s_0_0.inst of black-box module v_vid_in_axi4s_v4_0_8(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=1,C_M_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=8,C_M_AXIS_TDATA_WIDTH=8,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_INCLUDE_PIXEL_DROP=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v(166): Module: 'design_1_v_vid_in_axi4s_0_0.inst' Pin design_1_v_vid_in_axi4s_0_0.inst.m_axis_video_tlast: on instance design_1_v_vid_in_axi4s_0_0.inst of black-box module v_vid_in_axi4s_v4_0_8(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=1,C_M_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=8,C_M_AXIS_TDATA_WIDTH=8,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_INCLUDE_PIXEL_DROP=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v(166): Module: 'design_1_v_vid_in_axi4s_0_0.inst' Pin design_1_v_vid_in_axi4s_0_0.inst.m_axis_video_tready: on instance design_1_v_vid_in_axi4s_0_0.inst of black-box module v_vid_in_axi4s_v4_0_8(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=1,C_M_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=8,C_M_AXIS_TDATA_WIDTH=8,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_INCLUDE_PIXEL_DROP=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v(166): Module: 'design_1_v_vid_in_axi4s_0_0.inst' Pin design_1_v_vid_in_axi4s_0_0.inst.m_axis_video_tuser: on instance design_1_v_vid_in_axi4s_0_0.inst of black-box module v_vid_in_axi4s_v4_0_8(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=1,C_M_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=8,C_M_AXIS_TDATA_WIDTH=8,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_INCLUDE_PIXEL_DROP=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v(166): Module: 'design_1_v_vid_in_axi4s_0_0.inst' Pin design_1_v_vid_in_axi4s_0_0.inst.m_axis_video_tvalid: on instance design_1_v_vid_in_axi4s_0_0.inst of black-box module v_vid_in_axi4s_v4_0_8(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=1,C_M_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=8,C_M_AXIS_TDATA_WIDTH=8,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_INCLUDE_PIXEL_DROP=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v(166): Module: 'design_1_v_vid_in_axi4s_0_0.inst' Pin design_1_v_vid_in_axi4s_0_0.inst.overflow: on instance design_1_v_vid_in_axi4s_0_0.inst of black-box module v_vid_in_axi4s_v4_0_8(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=1,C_M_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=8,C_M_AXIS_TDATA_WIDTH=8,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_INCLUDE_PIXEL_DROP=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v(166): Module: 'design_1_v_vid_in_axi4s_0_0.inst' Pin design_1_v_vid_in_axi4s_0_0.inst.remap_420_en: on instance design_1_v_vid_in_axi4s_0_0.inst of black-box module v_vid_in_axi4s_v4_0_8(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=1,C_M_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=8,C_M_AXIS_TDATA_WIDTH=8,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_INCLUDE_PIXEL_DROP=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v(166): Module: 'design_1_v_vid_in_axi4s_0_0.inst' Pin design_1_v_vid_in_axi4s_0_0.inst.underflow: on instance design_1_v_vid_in_axi4s_0_0.inst of black-box module v_vid_in_axi4s_v4_0_8(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=1,C_M_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=8,C_M_AXIS_TDATA_WIDTH=8,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_INCLUDE_PIXEL_DROP=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v(166): Module: 'design_1_v_vid_in_axi4s_0_0.inst' Pin design_1_v_vid_in_axi4s_0_0.inst.vid_active_video: on instance design_1_v_vid_in_axi4s_0_0.inst of black-box module v_vid_in_axi4s_v4_0_8(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=1,C_M_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=8,C_M_AXIS_TDATA_WIDTH=8,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_INCLUDE_PIXEL_DROP=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v(166): Module: 'design_1_v_vid_in_axi4s_0_0.inst' Pin design_1_v_vid_in_axi4s_0_0.inst.vid_data[7:0]: on instance design_1_v_vid_in_axi4s_0_0.inst of black-box module v_vid_in_axi4s_v4_0_8(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=1,C_M_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=8,C_M_AXIS_TDATA_WIDTH=8,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_INCLUDE_PIXEL_DROP=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v(166): Module: 'design_1_v_vid_in_axi4s_0_0.inst' Pin design_1_v_vid_in_axi4s_0_0.inst.vid_field_id: on instance design_1_v_vid_in_axi4s_0_0.inst of black-box module v_vid_in_axi4s_v4_0_8(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=1,C_M_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=8,C_M_AXIS_TDATA_WIDTH=8,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_INCLUDE_PIXEL_DROP=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v(166): Module: 'design_1_v_vid_in_axi4s_0_0.inst' Pin design_1_v_vid_in_axi4s_0_0.inst.vid_hblank: on instance design_1_v_vid_in_axi4s_0_0.inst of black-box module v_vid_in_axi4s_v4_0_8(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=1,C_M_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=8,C_M_AXIS_TDATA_WIDTH=8,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_INCLUDE_PIXEL_DROP=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v(166): Module: 'design_1_v_vid_in_axi4s_0_0.inst' Pin design_1_v_vid_in_axi4s_0_0.inst.vid_hsync: on instance design_1_v_vid_in_axi4s_0_0.inst of black-box module v_vid_in_axi4s_v4_0_8(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=1,C_M_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=8,C_M_AXIS_TDATA_WIDTH=8,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_INCLUDE_PIXEL_DROP=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v(166): Module: 'design_1_v_vid_in_axi4s_0_0.inst' Pin design_1_v_vid_in_axi4s_0_0.inst.vid_io_in_ce: on instance design_1_v_vid_in_axi4s_0_0.inst of black-box module v_vid_in_axi4s_v4_0_8(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=1,C_M_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=8,C_M_AXIS_TDATA_WIDTH=8,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_INCLUDE_PIXEL_DROP=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v(166): Module: 'design_1_v_vid_in_axi4s_0_0.inst' Pin design_1_v_vid_in_axi4s_0_0.inst.vid_io_in_clk: on instance design_1_v_vid_in_axi4s_0_0.inst of black-box module v_vid_in_axi4s_v4_0_8(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=1,C_M_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=8,C_M_AXIS_TDATA_WIDTH=8,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_INCLUDE_PIXEL_DROP=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v(166): Module: 'design_1_v_vid_in_axi4s_0_0.inst' Pin design_1_v_vid_in_axi4s_0_0.inst.vid_io_in_reset: on instance design_1_v_vid_in_axi4s_0_0.inst of black-box module v_vid_in_axi4s_v4_0_8(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=1,C_M_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=8,C_M_AXIS_TDATA_WIDTH=8,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_INCLUDE_PIXEL_DROP=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v(166): Module: 'design_1_v_vid_in_axi4s_0_0.inst' Pin design_1_v_vid_in_axi4s_0_0.inst.vid_vblank: on instance design_1_v_vid_in_axi4s_0_0.inst of black-box module v_vid_in_axi4s_v4_0_8(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=1,C_M_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=8,C_M_AXIS_TDATA_WIDTH=8,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_INCLUDE_PIXEL_DROP=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v(166): Module: 'design_1_v_vid_in_axi4s_0_0.inst' Pin design_1_v_vid_in_axi4s_0_0.inst.vid_vsync: on instance design_1_v_vid_in_axi4s_0_0.inst of black-box module v_vid_in_axi4s_v4_0_8(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=1,C_M_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=8,C_M_AXIS_TDATA_WIDTH=8,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_INCLUDE_PIXEL_DROP=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'input' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v(166): Module: 'design_1_v_vid_in_axi4s_0_0.inst' Pin design_1_v_vid_in_axi4s_0_0.inst.vtd_active_video: on instance design_1_v_vid_in_axi4s_0_0.inst of black-box module v_vid_in_axi4s_v4_0_8(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=1,C_M_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=8,C_M_AXIS_TDATA_WIDTH=8,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_INCLUDE_PIXEL_DROP=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v(166): Module: 'design_1_v_vid_in_axi4s_0_0.inst' Pin design_1_v_vid_in_axi4s_0_0.inst.vtd_field_id: on instance design_1_v_vid_in_axi4s_0_0.inst of black-box module v_vid_in_axi4s_v4_0_8(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=1,C_M_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=8,C_M_AXIS_TDATA_WIDTH=8,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_INCLUDE_PIXEL_DROP=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v(166): Module: 'design_1_v_vid_in_axi4s_0_0.inst' Pin design_1_v_vid_in_axi4s_0_0.inst.vtd_hblank: on instance design_1_v_vid_in_axi4s_0_0.inst of black-box module v_vid_in_axi4s_v4_0_8(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=1,C_M_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=8,C_M_AXIS_TDATA_WIDTH=8,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_INCLUDE_PIXEL_DROP=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v(166): Module: 'design_1_v_vid_in_axi4s_0_0.inst' Pin design_1_v_vid_in_axi4s_0_0.inst.vtd_hsync: on instance design_1_v_vid_in_axi4s_0_0.inst of black-box module v_vid_in_axi4s_v4_0_8(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=1,C_M_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=8,C_M_AXIS_TDATA_WIDTH=8,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_INCLUDE_PIXEL_DROP=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v(166): Module: 'design_1_v_vid_in_axi4s_0_0.inst' Pin design_1_v_vid_in_axi4s_0_0.inst.vtd_vblank: on instance design_1_v_vid_in_axi4s_0_0.inst of black-box module v_vid_in_axi4s_v4_0_8(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=1,C_M_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=8,C_M_AXIS_TDATA_WIDTH=8,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_INCLUDE_PIXEL_DROP=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0685: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_v_vid_in_axi4s_0_0/synth/design_1_v_vid_in_axi4s_0_0.v(166): Module: 'design_1_v_vid_in_axi4s_0_0.inst' Pin design_1_v_vid_in_axi4s_0_0.inst.vtd_vsync: on instance design_1_v_vid_in_axi4s_0_0.inst of black-box module v_vid_in_axi4s_v4_0_8(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=1,C_M_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=8,C_M_AXIS_TDATA_WIDTH=8,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_INCLUDE_PIXEL_DROP=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts) has been automatically determined to be an 'output' pin.
I-BPS-0799: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(6799): Module: 'axi_iic_v2_0_20-\axi_iic(c_family="spartan7",c_iic_freq=10000,c_s_axi_aclk_freq_hz=81247969,c_default_value=XX"00")(1,8)\(RTL)' Automatically extracting Grey Cell model from module: axi_iic_v2_0_20-\axi_iic(c_family="spartan7",c_iic_freq=10000,c_s_axi_aclk_freq_hz=81247969,c_default_value=XX"00")(1,8)\(RTL).
I-BPS-0800: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/df5e/hdl/axi_iic_v2_0_vh_rfs.vhd(6799): Module: 'axi_iic_v2_0_20-\axi_iic(c_family="spartan7",c_iic_freq=10000,c_s_axi_aclk_freq_hz=81247969,c_default_value=XX"00")(1,8)\(RTL)' Grey Cell Extraction:
	143 instances flattened.
	Objects deleted:
		X_IIC/DYN_MASTER_I/Cr_txModeSelect_clr (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/DYN_MASTER_I/Cr_txModeSelect_set (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/DYN_MASTER_I/PrioSelect_40 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/DYN_MASTER_I/PrioSelect_54 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/DYN_MASTER_I/PrioSelect_60 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/DYN_MASTER_I/ackDataState_d1 (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_10 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_100 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_101 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_104 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_105 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_11 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_12 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_13 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_14 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_15 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_16 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_17 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_18 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_19 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_20 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_21 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_23 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_24 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_26 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_27 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_28 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_3 (Primitives-VERIFIC_X(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_33 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_36 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_37 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_38 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_39 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_4 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_41 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_45 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_46 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_47 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_50 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_51 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_52 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_58 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_6 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_63 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_64 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_67 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_68 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_7 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_72 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_74 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_75 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_8 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_89 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_9 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_90 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_93 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_94 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_97 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/DYN_MASTER_I/bps_i_99 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/DYN_MASTER_I/buf_107 (Operators-buf_4(INTERFACE))
		X_IIC/DYN_MASTER_I/buf_109 (Operators-buf_16(INTERFACE))
		X_IIC/DYN_MASTER_I/buf_70 (Operators-buf_8(INTERFACE))
		X_IIC/DYN_MASTER_I/callingReadAccess (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/DYN_MASTER_I/dynamic_MSMS_d (Operators-wide_dff_2(INTERFACE))
		X_IIC/DYN_MASTER_I/earlyAckDataState_d1 (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/DYN_MASTER_I/equal_22 (Operators-equal_8(INTERFACE))
		X_IIC/DYN_MASTER_I/firstDynStartSeen (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/DYN_MASTER_I/mux_31 (Operators-mux_2(INTERFACE))
		X_IIC/DYN_MASTER_I/mux_86 (Operators-mux_8(INTERFACE))
		X_IIC/DYN_MASTER_I/not_equal_73 (Operators-not_equal_9(INTERFACE))
		X_IIC/DYN_MASTER_I/prio_select_108 (Operators-wide_prio_select_2_16(INTERFACE))
		X_IIC/DYN_MASTER_I/rdByteCntr (Operators-wide_dff_8(INTERFACE))
		X_IIC/DYN_MASTER_I/rdCntrFrmTxFifo (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/DYN_MASTER_I/rxCntDone (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/DYN_MASTER_I/sub_76 (Operators-sub_9(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/F3/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/F3/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/F3/bps_i_8 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/F3/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/F3/PrioSelect_22 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/F3/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/F3/bps_i_10 (Primitives-VERIFIC_XOR(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/F3/bps_i_11 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/F3/bps_i_12 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/F3/bps_i_21 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/F3/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/F3/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/F3/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/F3/bps_i_8 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/F3/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/F3/q_o (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/F3/PrioSelect_22 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/F3/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/F3/bps_i_10 (Primitives-VERIFIC_XOR(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/F3/bps_i_11 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/F3/bps_i_12 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/F3/bps_i_21 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/F3/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/F3/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/F3/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/F3/bps_i_8 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/F3/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/F3/q_o (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/F3/PrioSelect_22 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/F3/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/F3/bps_i_10 (Primitives-VERIFIC_XOR(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/F3/bps_i_11 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/F3/bps_i_12 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/F3/bps_i_21 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/F3/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/F3/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/F3/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/F3/bps_i_8 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/F3/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/F3/q_o (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5/F3/PrioSelect_22 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5/F3/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5/F3/bps_i_10 (Primitives-VERIFIC_XOR(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5/F3/bps_i_11 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5/F3/bps_i_12 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5/F3/bps_i_21 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5/F3/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5/F3/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5/F3/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5/F3/bps_i_8 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5/F3/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5/F3/q_o (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6/F3/PrioSelect_22 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6/F3/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6/F3/bps_i_10 (Primitives-VERIFIC_XOR(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6/F3/bps_i_11 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6/F3/bps_i_12 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6/F3/bps_i_21 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6/F3/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6/F3/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6/F3/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6/F3/bps_i_8 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6/F3/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6/F3/q_o (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/bps_i_11 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/bps_i_13 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/bps_i_6 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/bps_i_7 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/bps_i_8 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/buf_10 (Operators-buf_32(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SCL_DEBOUNCE/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/F3/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/F3/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/F3/bps_i_8 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/F3/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/F3/PrioSelect_22 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/F3/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/F3/bps_i_10 (Primitives-VERIFIC_XOR(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/F3/bps_i_11 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/F3/bps_i_12 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/F3/bps_i_21 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/F3/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/F3/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/F3/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/F3/bps_i_8 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/F3/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/F3/q_o (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/F3/PrioSelect_22 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/F3/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/F3/bps_i_10 (Primitives-VERIFIC_XOR(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/F3/bps_i_11 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/F3/bps_i_12 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/F3/bps_i_21 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/F3/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/F3/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/F3/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/F3/bps_i_8 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/F3/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/F3/q_o (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/F3/PrioSelect_22 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/F3/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/F3/bps_i_10 (Primitives-VERIFIC_XOR(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/F3/bps_i_11 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/F3/bps_i_12 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/F3/bps_i_21 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/F3/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/F3/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/F3/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/F3/bps_i_8 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/F3/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/F3/q_o (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5/F3/PrioSelect_22 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5/F3/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5/F3/bps_i_10 (Primitives-VERIFIC_XOR(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5/F3/bps_i_11 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5/F3/bps_i_12 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5/F3/bps_i_21 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5/F3/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5/F3/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5/F3/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5/F3/bps_i_8 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5/F3/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5/F3/q_o (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6/F3/PrioSelect_22 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6/F3/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6/F3/bps_i_10 (Primitives-VERIFIC_XOR(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6/F3/bps_i_11 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6/F3/bps_i_12 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6/F3/bps_i_21 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6/F3/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6/F3/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6/F3/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6/F3/bps_i_8 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6/F3/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6/F3/q_o (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/bps_i_11 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/bps_i_13 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/bps_i_6 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/bps_i_7 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/bps_i_8 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/buf_10 (Operators-buf_32(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/SDA_DEBOUNCE/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/FILTER_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/IIC_CONTROL_I/AckDataState (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/BITCNT/add_7 (Operators-add_4u_4u(INTERFACE))
		X_IIC/IIC_CONTROL_I/BITCNT/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/IIC_CONTROL_I/BITCNT/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/IIC_CONTROL_I/BITCNT/bps_i_3 (Primitives-VERIFIC_X(INTERFACE))
		X_IIC/IIC_CONTROL_I/BITCNT/bps_i_4 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/IIC_CONTROL_I/BITCNT/buf_15 (Operators-buf_4(INTERFACE))
		X_IIC/IIC_CONTROL_I/BITCNT/buf_17 (Operators-buf_12(INTERFACE))
		X_IIC/IIC_CONTROL_I/BITCNT/buf_9 (Operators-buf_4(INTERFACE))
		X_IIC/IIC_CONTROL_I/BITCNT/prio_select_16 (Operators-wide_prio_select_3_12(INTERFACE))
		X_IIC/IIC_CONTROL_I/BITCNT/q_int (Operators-wide_dff_4(INTERFACE))
		X_IIC/IIC_CONTROL_I/CLKCNT/add_7 (Operators-add_13u_13u(INTERFACE))
		X_IIC/IIC_CONTROL_I/CLKCNT/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/IIC_CONTROL_I/CLKCNT/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/IIC_CONTROL_I/CLKCNT/bps_i_3 (Primitives-VERIFIC_X(INTERFACE))
		X_IIC/IIC_CONTROL_I/CLKCNT/bps_i_4 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/IIC_CONTROL_I/CLKCNT/buf_24 (Operators-buf_13(INTERFACE))
		X_IIC/IIC_CONTROL_I/CLKCNT/buf_26 (Operators-buf_39(INTERFACE))
		X_IIC/IIC_CONTROL_I/CLKCNT/buf_9 (Operators-buf_13(INTERFACE))
		X_IIC/IIC_CONTROL_I/CLKCNT/prio_select_25 (Operators-wide_prio_select_3_39(INTERFACE))
		X_IIC/IIC_CONTROL_I/CLKCNT/q_int (Operators-wide_dff_13(INTERFACE))
		X_IIC/IIC_CONTROL_I/EarlyAckDataState (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/EarlyAckHdr (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/I2CDATA_REG/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/IIC_CONTROL_I/I2CDATA_REG/bps_i_17 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/I2CDATA_REG/bps_i_3 (Primitives-VERIFIC_X(INTERFACE))
		X_IIC/IIC_CONTROL_I/I2CDATA_REG/bps_i_4 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/IIC_CONTROL_I/I2CDATA_REG/buf_18 (Operators-buf_8(INTERFACE))
		X_IIC/IIC_CONTROL_I/I2CDATA_REG/buf_20 (Operators-buf_24(INTERFACE))
		X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int (Operators-wide_dff_8(INTERFACE))
		X_IIC/IIC_CONTROL_I/I2CDATA_REG/prio_select_19 (Operators-wide_prio_select_3_24(INTERFACE))
		X_IIC/IIC_CONTROL_I/I2CHEADER_REG/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/IIC_CONTROL_I/I2CHEADER_REG/bps_i_17 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/I2CHEADER_REG/bps_i_3 (Primitives-VERIFIC_X(INTERFACE))
		X_IIC/IIC_CONTROL_I/I2CHEADER_REG/bps_i_4 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/IIC_CONTROL_I/I2CHEADER_REG/buf_18 (Operators-buf_8(INTERFACE))
		X_IIC/IIC_CONTROL_I/I2CHEADER_REG/buf_20 (Operators-buf_24(INTERFACE))
		X_IIC/IIC_CONTROL_I/I2CHEADER_REG/data_int (Operators-wide_dff_8(INTERFACE))
		X_IIC/IIC_CONTROL_I/I2CHEADER_REG/prio_select_19 (Operators-wide_prio_select_3_24(INTERFACE))
		X_IIC/IIC_CONTROL_I/Mux_298 (Operators-Mux_4u_16u(INTERFACE))
		X_IIC/IIC_CONTROL_I/Mux_299 (Operators-Mux_4u_16u(INTERFACE))
		X_IIC/IIC_CONTROL_I/Mux_300 (Operators-Mux_4u_16u(INTERFACE))
		X_IIC/IIC_CONTROL_I/Mux_301 (Operators-Mux_4u_16u(INTERFACE))
		X_IIC/IIC_CONTROL_I/Mux_302 (Operators-Mux_4u_16u(INTERFACE))
		X_IIC/IIC_CONTROL_I/Mux_304 (Operators-Mux_3u_8u(INTERFACE))
		X_IIC/IIC_CONTROL_I/Mux_305 (Operators-Mux_3u_8u(INTERFACE))
		X_IIC/IIC_CONTROL_I/Mux_710 (Operators-Mux_3u_8u(INTERFACE))
		X_IIC/IIC_CONTROL_I/PrioSelect_102 (Operators-PrioSelect_3(INTERFACE))
		X_IIC/IIC_CONTROL_I/PrioSelect_127 (Operators-PrioSelect_3(INTERFACE))
		X_IIC/IIC_CONTROL_I/PrioSelect_128 (Operators-PrioSelect_3(INTERFACE))
		X_IIC/IIC_CONTROL_I/PrioSelect_220 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/IIC_CONTROL_I/PrioSelect_221 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/IIC_CONTROL_I/PrioSelect_278 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/IIC_CONTROL_I/PrioSelect_279 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/IIC_CONTROL_I/PrioSelect_280 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/IIC_CONTROL_I/PrioSelect_281 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/IIC_CONTROL_I/PrioSelect_373 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/IIC_CONTROL_I/PrioSelect_384 (Operators-PrioSelect_3(INTERFACE))
		X_IIC/IIC_CONTROL_I/PrioSelect_394 (Operators-PrioSelect_3(INTERFACE))
		X_IIC/IIC_CONTROL_I/PrioSelect_400 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/IIC_CONTROL_I/PrioSelect_414 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/IIC_CONTROL_I/PrioSelect_425 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/IIC_CONTROL_I/PrioSelect_434 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/IIC_CONTROL_I/PrioSelect_445 (Operators-PrioSelect_3(INTERFACE))
		X_IIC/IIC_CONTROL_I/PrioSelect_478 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/IIC_CONTROL_I/PrioSelect_485 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/IIC_CONTROL_I/PrioSelect_498 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/IIC_CONTROL_I/PrioSelect_506 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/IIC_CONTROL_I/PrioSelect_526 (Operators-PrioSelect_3(INTERFACE))
		X_IIC/IIC_CONTROL_I/PrioSelect_545 (Operators-PrioSelect_3(INTERFACE))
		X_IIC/IIC_CONTROL_I/PrioSelect_558 (Operators-PrioSelect_3(INTERFACE))
		X_IIC/IIC_CONTROL_I/PrioSelect_565 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/IIC_CONTROL_I/PrioSelect_577 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/IIC_CONTROL_I/PrioSelect_589 (Operators-PrioSelect_3(INTERFACE))
		X_IIC/IIC_CONTROL_I/PrioSelect_613 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/IIC_CONTROL_I/PrioSelect_632 (Operators-PrioSelect_3(INTERFACE))
		X_IIC/IIC_CONTROL_I/PrioSelect_638 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/IIC_CONTROL_I/PrioSelect_67 (Operators-PrioSelect_3(INTERFACE))
		X_IIC/IIC_CONTROL_I/PrioSelect_671 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/IIC_CONTROL_I/PrioSelect_714 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/IIC_CONTROL_I/PrioSelect_731 (Operators-PrioSelect_4(INTERFACE))
		X_IIC/IIC_CONTROL_I/PrioSelect_743 (Operators-PrioSelect_3(INTERFACE))
		X_IIC/IIC_CONTROL_I/PrioSelect_779 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/IIC_CONTROL_I/PrioSelect_802 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/IIC_CONTROL_I/PrioSelect_818 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/IIC_CONTROL_I/PrioSelect_827 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/IIC_CONTROL_I/PrioSelect_842 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/IIC_CONTROL_I/PrioSelect_91 (Operators-PrioSelect_3(INTERFACE))
		X_IIC/IIC_CONTROL_I/SETUP_CNT/add_7 (Operators-add_13u_13u(INTERFACE))
		X_IIC/IIC_CONTROL_I/SETUP_CNT/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/IIC_CONTROL_I/SETUP_CNT/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/IIC_CONTROL_I/SETUP_CNT/bps_i_3 (Primitives-VERIFIC_X(INTERFACE))
		X_IIC/IIC_CONTROL_I/SETUP_CNT/bps_i_4 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/IIC_CONTROL_I/SETUP_CNT/buf_24 (Operators-buf_13(INTERFACE))
		X_IIC/IIC_CONTROL_I/SETUP_CNT/buf_26 (Operators-buf_39(INTERFACE))
		X_IIC/IIC_CONTROL_I/SETUP_CNT/buf_9 (Operators-buf_13(INTERFACE))
		X_IIC/IIC_CONTROL_I/SETUP_CNT/prio_select_25 (Operators-wide_prio_select_3_39(INTERFACE))
		X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int (Operators-wide_dff_13(INTERFACE))
		X_IIC/IIC_CONTROL_I/aas_i (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/abgc_i (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/al_i (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/al_prevent (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bit_cnt_en (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_109 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_114 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_115 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_116 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_117 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_122 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_125 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_126 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_131 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_132 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_134 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_135 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_140 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_144 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_145 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_151 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_152 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_154 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_155 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_156 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_182 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_193 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_194 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_197 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_203 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_204 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_209 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_213 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_214 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_215 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_219 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_24 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_254 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_255 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_263 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_264 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_265 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_266 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_27 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_272 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_273 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_28 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_283 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_284 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_285 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_286 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_312 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_313 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_314 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_315 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_316 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_318 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_319 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_320 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_325 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_326 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_327 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_328 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_33 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_336 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_337 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_338 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_339 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_34 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_340 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_341 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_343 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_344 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_345 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_346 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_347 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_348 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_349 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_35 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_350 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_351 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_352 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_356 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_357 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_358 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_359 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_36 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_360 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_361 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_362 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_363 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_364 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_365 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_368 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_37 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_372 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_376 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_38 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_381 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_382 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_39 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_40 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_401 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_405 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_406 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_41 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_415 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_42 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_420 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_421 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_422 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_426 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_433 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_435 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_437 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_442 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_444 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_454 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_455 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_456 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_457 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_458 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_459 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_460 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_461 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_462 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_463 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_464 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_465 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_466 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_475 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_48 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_49 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_493 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_494 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_495 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_50 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_505 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_508 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_51 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_512 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_513 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_514 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_515 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_52 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_520 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_521 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_524 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_525 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_528 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_529 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_53 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_530 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_533 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_534 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_535 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_536 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_537 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_538 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_539 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_54 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_542 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_547 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_55 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_550 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_551 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_553 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_554 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_557 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_56 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_563 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_564 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_567 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_573 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_574 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_575 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_576 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_587 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_591 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_597 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_598 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_599 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_600 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_61 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_616 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_619 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_62 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_621 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_622 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_625 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_629 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_63 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_630 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_634 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_64 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_641 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_645 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_646 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_653 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_66 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_667 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_676 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_722 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_723 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_724 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_726 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_729 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_73 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_736 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_738 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_74 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_75 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_76 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_761 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_765 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_766 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_769 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_77 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_770 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_773 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_774 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_775 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_776 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_78 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_784 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_788 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_789 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_79 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_791 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_792 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_794 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_795 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_796 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_797 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_798 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_799 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_80 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_806 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_807 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_81 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_813 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_814 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_815 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_816 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_817 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_82 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_820 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_824 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_829 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_83 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_833 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_835 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_837 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_838 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_839 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_848 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_849 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_850 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_851 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_853 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_88 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_89 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_93 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_96 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_97 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/IIC_CONTROL_I/bps_i_98 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/IIC_CONTROL_I/buf_160 (Operators-buf_4(INTERFACE))
		X_IIC/IIC_CONTROL_I/buf_23 (Operators-buf_8(INTERFACE))
		X_IIC/IIC_CONTROL_I/buf_248 (Operators-buf_4(INTERFACE))
		X_IIC/IIC_CONTROL_I/buf_25 (Operators-buf_13(INTERFACE))
		X_IIC/IIC_CONTROL_I/buf_26 (Operators-buf_4(INTERFACE))
		X_IIC/IIC_CONTROL_I/buf_268 (Operators-buf_4(INTERFACE))
		X_IIC/IIC_CONTROL_I/buf_603 (Operators-buf_8(INTERFACE))
		X_IIC/IIC_CONTROL_I/buf_617 (Operators-buf_8(INTERFACE))
		X_IIC/IIC_CONTROL_I/buf_642 (Operators-buf_3(INTERFACE))
		X_IIC/IIC_CONTROL_I/buf_647 (Operators-buf_3(INTERFACE))
		X_IIC/IIC_CONTROL_I/buf_650 (Operators-buf_3(INTERFACE))
		X_IIC/IIC_CONTROL_I/buf_662 (Operators-buf_3(INTERFACE))
		X_IIC/IIC_CONTROL_I/buf_665 (Operators-buf_3(INTERFACE))
		X_IIC/IIC_CONTROL_I/buf_703 (Operators-buf_3(INTERFACE))
		X_IIC/IIC_CONTROL_I/buf_749 (Operators-buf_9(INTERFACE))
		X_IIC/IIC_CONTROL_I/buf_858 (Operators-buf_6(INTERFACE))
		X_IIC/IIC_CONTROL_I/buf_859 (Operators-buf_6(INTERFACE))
		X_IIC/IIC_CONTROL_I/buf_860 (Operators-buf_6(INTERFACE))
		X_IIC/IIC_CONTROL_I/buf_861 (Operators-buf_6(INTERFACE))
		X_IIC/IIC_CONTROL_I/buf_863 (Operators-buf_9(INTERFACE))
		X_IIC/IIC_CONTROL_I/buf_864 (Operators-buf_6(INTERFACE))
		X_IIC/IIC_CONTROL_I/buf_865 (Operators-buf_6(INTERFACE))
		X_IIC/IIC_CONTROL_I/buf_866 (Operators-buf_8(INTERFACE))
		X_IIC/IIC_CONTROL_I/buf_868 (Operators-buf_16(INTERFACE))
		X_IIC/IIC_CONTROL_I/buf_870 (Operators-buf_16(INTERFACE))
		X_IIC/IIC_CONTROL_I/buf_872 (Operators-buf_8(INTERFACE))
		X_IIC/IIC_CONTROL_I/buf_873 (Operators-buf_8(INTERFACE))
		X_IIC/IIC_CONTROL_I/buf_874 (Operators-buf_8(INTERFACE))
		X_IIC/IIC_CONTROL_I/buf_875 (Operators-buf_8(INTERFACE))
		X_IIC/IIC_CONTROL_I/buf_876 (Operators-buf_8(INTERFACE))
		X_IIC/IIC_CONTROL_I/buf_877 (Operators-buf_8(INTERFACE))
		X_IIC/IIC_CONTROL_I/buf_878 (Operators-buf_8(INTERFACE))
		X_IIC/IIC_CONTROL_I/buf_880 (Operators-buf_16(INTERFACE))
		X_IIC/IIC_CONTROL_I/buf_882 (Operators-buf_27(INTERFACE))
		X_IIC/IIC_CONTROL_I/bus_busy (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/bus_busy_d1 (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/data_i2c_i (Operators-wide_dff_8(INTERFACE))
		X_IIC/IIC_CONTROL_I/detect_start (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/detect_stop (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/detect_stop_b (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/dtc_i (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/dtc_i_d1 (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/dtc_i_d2 (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/dtre_d1 (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/equal_100 (Operators-equal_13(INTERFACE))
		X_IIC/IIC_CONTROL_I/equal_107 (Operators-equal_4(INTERFACE))
		X_IIC/IIC_CONTROL_I/equal_108 (Operators-equal_4(INTERFACE))
		X_IIC/IIC_CONTROL_I/equal_112 (Operators-equal_3(INTERFACE))
		X_IIC/IIC_CONTROL_I/equal_113 (Operators-equal_3(INTERFACE))
		X_IIC/IIC_CONTROL_I/equal_147 (Operators-equal_13(INTERFACE))
		X_IIC/IIC_CONTROL_I/equal_183 (Operators-equal_13(INTERFACE))
		X_IIC/IIC_CONTROL_I/equal_196 (Operators-equal_13(INTERFACE))
		X_IIC/IIC_CONTROL_I/equal_222 (Operators-equal_13(INTERFACE))
		X_IIC/IIC_CONTROL_I/equal_249 (Operators-equal_13(INTERFACE))
		X_IIC/IIC_CONTROL_I/equal_256 (Operators-equal_13(INTERFACE))
		X_IIC/IIC_CONTROL_I/equal_267 (Operators-equal_13(INTERFACE))
		X_IIC/IIC_CONTROL_I/equal_392 (Operators-equal_4(INTERFACE))
		X_IIC/IIC_CONTROL_I/equal_482 (Operators-equal_3(INTERFACE))
		X_IIC/IIC_CONTROL_I/equal_491 (Operators-equal_4(INTERFACE))
		X_IIC/IIC_CONTROL_I/equal_492 (Operators-equal_4(INTERFACE))
		X_IIC/IIC_CONTROL_I/equal_618 (Operators-equal_7(INTERFACE))
		X_IIC/IIC_CONTROL_I/equal_627 (Operators-equal_8(INTERFACE))
		X_IIC/IIC_CONTROL_I/equal_71 (Operators-equal_3(INTERFACE))
		X_IIC/IIC_CONTROL_I/equal_72 (Operators-equal_3(INTERFACE))
		X_IIC/IIC_CONTROL_I/equal_85 (Operators-equal_3(INTERFACE))
		X_IIC/IIC_CONTROL_I/equal_86 (Operators-equal_3(INTERFACE))
		X_IIC/IIC_CONTROL_I/gen_start (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/gen_stop (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/gen_stop_and_scl_hi (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/gen_stop_d1 (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/i2c_header_en (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/master_sda (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/msms_d1 (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/msms_d2 (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/msms_rst_i (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/mux_159 (Operators-mux_4(INTERFACE))
		X_IIC/IIC_CONTROL_I/mux_161 (Operators-mux_4(INTERFACE))
		X_IIC/IIC_CONTROL_I/mux_186 (Operators-mux_4(INTERFACE))
		X_IIC/IIC_CONTROL_I/mux_202 (Operators-mux_4(INTERFACE))
		X_IIC/IIC_CONTROL_I/mux_225 (Operators-mux_4(INTERFACE))
		X_IIC/IIC_CONTROL_I/mux_244 (Operators-mux_4(INTERFACE))
		X_IIC/IIC_CONTROL_I/mux_253 (Operators-mux_4(INTERFACE))
		X_IIC/IIC_CONTROL_I/mux_262 (Operators-mux_4(INTERFACE))
		X_IIC/IIC_CONTROL_I/mux_271 (Operators-mux_4(INTERFACE))
		X_IIC/IIC_CONTROL_I/mux_282 (Operators-mux_4(INTERFACE))
		X_IIC/IIC_CONTROL_I/mux_303 (Operators-wide_mux_4_64(INTERFACE))
		X_IIC/IIC_CONTROL_I/mux_317 (Operators-mux_4(INTERFACE))
		X_IIC/IIC_CONTROL_I/mux_648 (Operators-mux_3(INTERFACE))
		X_IIC/IIC_CONTROL_I/mux_651 (Operators-mux_3(INTERFACE))
		X_IIC/IIC_CONTROL_I/mux_657 (Operators-mux_3(INTERFACE))
		X_IIC/IIC_CONTROL_I/mux_661 (Operators-mux_3(INTERFACE))
		X_IIC/IIC_CONTROL_I/mux_663 (Operators-mux_3(INTERFACE))
		X_IIC/IIC_CONTROL_I/mux_664 (Operators-mux_3(INTERFACE))
		X_IIC/IIC_CONTROL_I/mux_679 (Operators-mux_3(INTERFACE))
		X_IIC/IIC_CONTROL_I/mux_692 (Operators-mux_3(INTERFACE))
		X_IIC/IIC_CONTROL_I/mux_700 (Operators-mux_3(INTERFACE))
		X_IIC/IIC_CONTROL_I/mux_709 (Operators-wide_mux_3_24(INTERFACE))
		X_IIC/IIC_CONTROL_I/mux_867 (Operators-mux_8(INTERFACE))
		X_IIC/IIC_CONTROL_I/mux_869 (Operators-mux_8(INTERFACE))
		X_IIC/IIC_CONTROL_I/new_rcv_dta_i (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/not_equal_210 (Operators-not_equal_3(INTERFACE))
		X_IIC/IIC_CONTROL_I/not_equal_211 (Operators-not_equal_3(INTERFACE))
		X_IIC/IIC_CONTROL_I/not_equal_212 (Operators-not_equal_3(INTERFACE))
		X_IIC/IIC_CONTROL_I/prio_select_856 (Operators-wide_prio_select_2_6(INTERFACE))
		X_IIC/IIC_CONTROL_I/prio_select_857 (Operators-wide_prio_select_2_12(INTERFACE))
		X_IIC/IIC_CONTROL_I/prio_select_862 (Operators-wide_prio_select_2_12(INTERFACE))
		X_IIC/IIC_CONTROL_I/prio_select_871 (Operators-wide_prio_select_2_8(INTERFACE))
		X_IIC/IIC_CONTROL_I/prio_select_879 (Operators-wide_prio_select_2_16(INTERFACE))
		X_IIC/IIC_CONTROL_I/prio_select_881 (Operators-wide_prio_select_3_27(INTERFACE))
		X_IIC/IIC_CONTROL_I/rdy_new_xmt_i (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/ro_prev_d1 (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/rsta_d1 (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/scl_f_edg_d1 (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/scl_f_edg_d2 (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/scl_f_edg_d3 (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/scl_falling_edge (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/scl_rin_d1 (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/scl_rising_edge (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/scl_state (Operators-wide_dff_4(INTERFACE))
		X_IIC/IIC_CONTROL_I/sda_cout_reg_d1 (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/sda_rin_d1 (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/sda_sample (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/shift_cnt (Operators-wide_dff_9(INTERFACE))
		X_IIC/IIC_CONTROL_I/shift_reg_en (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/shift_reg_ld (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/shift_reg_ld_d1 (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/sm_stop (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/srw_i (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/state (Operators-wide_dff_3(INTERFACE))
		X_IIC/IIC_CONTROL_I/tx_under_prev_d1 (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/tx_under_prev_i (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/txer_edge (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/IIC_CONTROL_I/txer_i (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/READ_FIFO_I/Data_Exists_DFF/F3/bps_i_10 (Primitives-VERIFIC_XOR(INTERFACE))
		X_IIC/READ_FIFO_I/Data_Exists_DFF/F3/bps_i_11 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/Data_Exists_DFF/F3/bps_i_21 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/Data_Exists_DFF/F3/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/Data_Exists_DFF/F3/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/Data_Exists_DFF/F3/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/Data_Exists_DFF/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[0]\.FDRE_I/bps_i_10 (Primitives-VERIFIC_XOR(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[0]\.FDRE_I/bps_i_11 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[0]\.FDRE_I/bps_i_21 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[0]\.FDRE_I/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[0]\.FDRE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[0]\.FDRE_I/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[0]\.MUXCY_L_I/M0/bps_i_4 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[0]\.MUXCY_L_I/M0/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[0]\.MUXCY_L_I/M0/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[0]\.MUXCY_L_I/M0/bps_i_7 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[0]\.XORCY_I/bps_i_4 (Primitives-VERIFIC_XOR(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[0]\.XORCY_I/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[1]\.FDRE_I/bps_i_10 (Primitives-VERIFIC_XOR(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[1]\.FDRE_I/bps_i_11 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[1]\.FDRE_I/bps_i_21 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[1]\.FDRE_I/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[1]\.FDRE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[1]\.FDRE_I/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[1]\.MUXCY_L_I/M0/bps_i_4 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[1]\.MUXCY_L_I/M0/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[1]\.MUXCY_L_I/M0/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[1]\.MUXCY_L_I/M0/bps_i_7 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[1]\.XORCY_I/bps_i_4 (Primitives-VERIFIC_XOR(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[1]\.XORCY_I/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[2]\.FDRE_I/bps_i_10 (Primitives-VERIFIC_XOR(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[2]\.FDRE_I/bps_i_11 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[2]\.FDRE_I/bps_i_21 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[2]\.FDRE_I/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[2]\.FDRE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[2]\.FDRE_I/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[2]\.MUXCY_L_I/M0/bps_i_4 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[2]\.MUXCY_L_I/M0/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[2]\.MUXCY_L_I/M0/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[2]\.MUXCY_L_I/M0/bps_i_7 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[2]\.XORCY_I/bps_i_4 (Primitives-VERIFIC_XOR(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[2]\.XORCY_I/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[3]\.FDRE_I/bps_i_10 (Primitives-VERIFIC_XOR(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[3]\.FDRE_I/bps_i_11 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[3]\.FDRE_I/bps_i_21 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[3]\.FDRE_I/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[3]\.FDRE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[3]\.FDRE_I/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[3]\.MUXCY_L_I/M0/bps_i_4 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[3]\.MUXCY_L_I/M0/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[3]\.MUXCY_L_I/M0/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[3]\.MUXCY_L_I/M0/bps_i_7 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[3]\.XORCY_I/bps_i_4 (Primitives-VERIFIC_XOR(INTERFACE))
		X_IIC/READ_FIFO_I/\Addr_Counters[3]\.XORCY_I/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/\FIFO_RAM[0]\.SRL16E_I (unisim-\SRL16E(0,15)\(SRL16E_V))
		X_IIC/READ_FIFO_I/\FIFO_RAM[1]\.SRL16E_I (unisim-\SRL16E(0,15)\(SRL16E_V))
		X_IIC/READ_FIFO_I/\FIFO_RAM[2]\.SRL16E_I (unisim-\SRL16E(0,15)\(SRL16E_V))
		X_IIC/READ_FIFO_I/\FIFO_RAM[3]\.SRL16E_I (unisim-\SRL16E(0,15)\(SRL16E_V))
		X_IIC/READ_FIFO_I/\FIFO_RAM[4]\.SRL16E_I (unisim-\SRL16E(0,15)\(SRL16E_V))
		X_IIC/READ_FIFO_I/\FIFO_RAM[5]\.SRL16E_I (unisim-\SRL16E(0,15)\(SRL16E_V))
		X_IIC/READ_FIFO_I/\FIFO_RAM[6]\.SRL16E_I (unisim-\SRL16E(0,15)\(SRL16E_V))
		X_IIC/READ_FIFO_I/\FIFO_RAM[7]\.SRL16E_I (unisim-\SRL16E(0,15)\(SRL16E_V))
		X_IIC/READ_FIFO_I/and_47 (Operators-and_4(INTERFACE))
		X_IIC/READ_FIFO_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/READ_FIFO_I/bps_i_10 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/bps_i_11 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/READ_FIFO_I/bps_i_12 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/READ_FIFO_I/bps_i_13 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/READ_FIFO_I/bps_i_14 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/READ_FIFO_I/bps_i_15 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/READ_FIFO_I/bps_i_16 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/READ_FIFO_I/bps_i_17 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/READ_FIFO_I/bps_i_18 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/bps_i_19 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/READ_FIFO_I/bps_i_20 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/READ_FIFO_I/bps_i_21 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/READ_FIFO_I/bps_i_22 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/READ_FIFO_I/bps_i_23 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/bps_i_24 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/bps_i_27 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/READ_FIFO_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/bps_i_7 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/READ_FIFO_I/buf_45 (Operators-buf_4(INTERFACE))
		X_IIC/READ_FIFO_I/buf_46 (Operators-buf_4(INTERFACE))
		X_IIC/READ_FIFO_I/equal_4 (Operators-equal_4(INTERFACE))
		X_IIC/READ_FIFO_I/equal_8 (Operators-equal_4(INTERFACE))
		X_IIC/READ_FIFO_I/xor_48 (Operators-xor_4(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_10 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_11 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_116 (Primitives-VERIFIC_XNOR(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_117 (Primitives-VERIFIC_XNOR(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_118 (Primitives-VERIFIC_XNOR(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_119 (Primitives-VERIFIC_XNOR(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_12 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_120 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_121 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_122 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_123 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_13 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_130 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_137 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_138 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_14 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_140 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_15 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_16 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_17 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_18 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_19 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_20 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_21 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_22 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_238 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_256 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_34 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_38 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_39 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_40 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_41 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_42 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_43 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_44 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_45 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_47 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_50 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_52 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_54 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_7 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_73 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_8 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_83 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_9 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_91 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_93 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/REG_INTERFACE_I/bps_i_94 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/REG_INTERFACE_I/buf_104 (Operators-buf_8(INTERFACE))
		X_IIC/REG_INTERFACE_I/buf_105 (Operators-buf_8(INTERFACE))
		X_IIC/REG_INTERFACE_I/buf_108 (Operators-buf_4(INTERFACE))
		X_IIC/REG_INTERFACE_I/buf_145 (Operators-buf_8(INTERFACE))
		X_IIC/REG_INTERFACE_I/buf_155 (Operators-buf_8(INTERFACE))
		X_IIC/REG_INTERFACE_I/buf_196 (Operators-buf_32(INTERFACE))
		X_IIC/REG_INTERFACE_I/buf_262 (Operators-buf_13(INTERFACE))
		X_IIC/REG_INTERFACE_I/buf_277 (Operators-buf_13(INTERFACE))
		X_IIC/REG_INTERFACE_I/buf_280 (Operators-buf_13(INTERFACE))
		X_IIC/REG_INTERFACE_I/buf_295 (Operators-buf_13(INTERFACE))
		X_IIC/REG_INTERFACE_I/buf_298 (Operators-buf_13(INTERFACE))
		X_IIC/REG_INTERFACE_I/buf_313 (Operators-buf_13(INTERFACE))
		X_IIC/REG_INTERFACE_I/buf_316 (Operators-buf_13(INTERFACE))
		X_IIC/REG_INTERFACE_I/buf_32 (Operators-buf_8(INTERFACE))
		X_IIC/REG_INTERFACE_I/buf_331 (Operators-buf_13(INTERFACE))
		X_IIC/REG_INTERFACE_I/buf_334 (Operators-buf_13(INTERFACE))
		X_IIC/REG_INTERFACE_I/buf_349 (Operators-buf_13(INTERFACE))
		X_IIC/REG_INTERFACE_I/buf_352 (Operators-buf_13(INTERFACE))
		X_IIC/REG_INTERFACE_I/buf_367 (Operators-buf_13(INTERFACE))
		X_IIC/REG_INTERFACE_I/buf_370 (Operators-buf_13(INTERFACE))
		X_IIC/REG_INTERFACE_I/buf_385 (Operators-buf_13(INTERFACE))
		X_IIC/REG_INTERFACE_I/buf_388 (Operators-buf_13(INTERFACE))
		X_IIC/REG_INTERFACE_I/buf_403 (Operators-buf_13(INTERFACE))
		X_IIC/REG_INTERFACE_I/buf_404 (Operators-buf_608(INTERFACE))
		X_IIC/REG_INTERFACE_I/buf_406 (Operators-buf_16(INTERFACE))
		X_IIC/REG_INTERFACE_I/buf_410 (Operators-buf_16(INTERFACE))
		X_IIC/REG_INTERFACE_I/buf_415 (Operators-buf_8(INTERFACE))
		X_IIC/REG_INTERFACE_I/buf_416 (Operators-buf_8(INTERFACE))
		X_IIC/REG_INTERFACE_I/buf_417 (Operators-buf_8(INTERFACE))
		X_IIC/REG_INTERFACE_I/buf_418 (Operators-buf_8(INTERFACE))
		X_IIC/REG_INTERFACE_I/buf_435 (Operators-buf_177(INTERFACE))
		X_IIC/REG_INTERFACE_I/buf_69 (Operators-buf_8(INTERFACE))
		X_IIC/REG_INTERFACE_I/buf_70 (Operators-buf_8(INTERFACE))
		X_IIC/REG_INTERFACE_I/equal_176 (Operators-equal_8(INTERFACE))
		X_IIC/REG_INTERFACE_I/equal_177 (Operators-equal_8(INTERFACE))
		X_IIC/REG_INTERFACE_I/equal_178 (Operators-equal_8(INTERFACE))
		X_IIC/REG_INTERFACE_I/equal_179 (Operators-equal_8(INTERFACE))
		X_IIC/REG_INTERFACE_I/equal_180 (Operators-equal_8(INTERFACE))
		X_IIC/REG_INTERFACE_I/equal_181 (Operators-equal_8(INTERFACE))
		X_IIC/REG_INTERFACE_I/equal_182 (Operators-equal_8(INTERFACE))
		X_IIC/REG_INTERFACE_I/equal_183 (Operators-equal_8(INTERFACE))
		X_IIC/REG_INTERFACE_I/equal_184 (Operators-equal_8(INTERFACE))
		X_IIC/REG_INTERFACE_I/equal_185 (Operators-equal_8(INTERFACE))
		X_IIC/REG_INTERFACE_I/equal_186 (Operators-equal_8(INTERFACE))
		X_IIC/REG_INTERFACE_I/equal_187 (Operators-equal_8(INTERFACE))
		X_IIC/REG_INTERFACE_I/equal_188 (Operators-equal_8(INTERFACE))
		X_IIC/REG_INTERFACE_I/equal_189 (Operators-equal_8(INTERFACE))
		X_IIC/REG_INTERFACE_I/equal_190 (Operators-equal_8(INTERFACE))
		X_IIC/REG_INTERFACE_I/equal_191 (Operators-equal_8(INTERFACE))
		X_IIC/REG_INTERFACE_I/equal_192 (Operators-equal_8(INTERFACE))
		X_IIC/REG_INTERFACE_I/equal_193 (Operators-equal_8(INTERFACE))
		X_IIC/REG_INTERFACE_I/mux_197 (Operators-mux_32(INTERFACE))
		X_IIC/REG_INTERFACE_I/reduce_nor_194 (Operators-reduce_nor_18(INTERFACE))
		X_IIC/REG_INTERFACE_I/reduce_or_156 (Operators-reduce_or_18(INTERFACE))
		X_IIC/REG_INTERFACE_I/select_195 (Operators-wide_select_19_608(INTERFACE))
		X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF/F3/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF/F3/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF/F3/bps_i_8 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF/F3/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/WRITE_FIFO_CTRL_I/\Addr_Counters[0]\.FDRE_I/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_CTRL_I/\Addr_Counters[0]\.FDRE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_CTRL_I/\Addr_Counters[0]\.FDRE_I/bps_i_8 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_CTRL_I/\Addr_Counters[0]\.FDRE_I/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_CTRL_I/\Addr_Counters[0]\.MUXCY_L_I/M0/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_CTRL_I/\Addr_Counters[1]\.FDRE_I/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_CTRL_I/\Addr_Counters[1]\.FDRE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_CTRL_I/\Addr_Counters[1]\.FDRE_I/bps_i_8 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_CTRL_I/\Addr_Counters[1]\.FDRE_I/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_CTRL_I/\Addr_Counters[1]\.MUXCY_L_I/M0/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_CTRL_I/\Addr_Counters[2]\.FDRE_I/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_CTRL_I/\Addr_Counters[2]\.FDRE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_CTRL_I/\Addr_Counters[2]\.FDRE_I/bps_i_8 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_CTRL_I/\Addr_Counters[2]\.FDRE_I/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_CTRL_I/\Addr_Counters[2]\.MUXCY_L_I/M0/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_CTRL_I/\Addr_Counters[3]\.FDRE_I/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_CTRL_I/\Addr_Counters[3]\.FDRE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_CTRL_I/\Addr_Counters[3]\.FDRE_I/bps_i_8 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_CTRL_I/\Addr_Counters[3]\.FDRE_I/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_CTRL_I/\Addr_Counters[3]\.MUXCY_L_I/M0/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_CTRL_I/\FIFO_RAM[0]\.SRL16E_I (unisim-\SRL16E(0,15)\(SRL16E_V))
		X_IIC/WRITE_FIFO_CTRL_I/\FIFO_RAM[1]\.SRL16E_I (unisim-\SRL16E(0,15)\(SRL16E_V))
		X_IIC/WRITE_FIFO_CTRL_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/WRITE_FIFO_CTRL_I/bps_i_10 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_CTRL_I/bps_i_11 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/WRITE_FIFO_CTRL_I/bps_i_12 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/WRITE_FIFO_CTRL_I/bps_i_15 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/WRITE_FIFO_CTRL_I/bps_i_16 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/WRITE_FIFO_CTRL_I/bps_i_19 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_CTRL_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/WRITE_FIFO_CTRL_I/bps_i_20 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/WRITE_FIFO_CTRL_I/bps_i_21 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/WRITE_FIFO_CTRL_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_CTRL_I/bps_i_7 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_CTRL_I/buf_45 (Operators-buf_4(INTERFACE))
		X_IIC/WRITE_FIFO_CTRL_I/equal_4 (Operators-equal_4(INTERFACE))
		X_IIC/WRITE_FIFO_CTRL_I/equal_8 (Operators-equal_4(INTERFACE))
		X_IIC/WRITE_FIFO_CTRL_I/xor_48 (Operators-xor_4(INTERFACE))
		X_IIC/WRITE_FIFO_I/Data_Exists_DFF/F3/PrioSelect_22 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/WRITE_FIFO_I/Data_Exists_DFF/F3/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/WRITE_FIFO_I/Data_Exists_DFF/F3/bps_i_10 (Primitives-VERIFIC_XOR(INTERFACE))
		X_IIC/WRITE_FIFO_I/Data_Exists_DFF/F3/bps_i_11 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/Data_Exists_DFF/F3/bps_i_12 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/Data_Exists_DFF/F3/bps_i_21 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/Data_Exists_DFF/F3/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/Data_Exists_DFF/F3/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/Data_Exists_DFF/F3/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/Data_Exists_DFF/F3/bps_i_8 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/Data_Exists_DFF/F3/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/Data_Exists_DFF/F3/q_o (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/WRITE_FIFO_I/Data_Exists_DFF/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[0]\.FDRE_I/PrioSelect_22 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[0]\.FDRE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[0]\.FDRE_I/bps_i_10 (Primitives-VERIFIC_XOR(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[0]\.FDRE_I/bps_i_11 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[0]\.FDRE_I/bps_i_12 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[0]\.FDRE_I/bps_i_21 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[0]\.FDRE_I/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[0]\.FDRE_I/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[0]\.FDRE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[0]\.FDRE_I/bps_i_8 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[0]\.FDRE_I/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[0]\.FDRE_I/q_o (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[0]\.MUXCY_L_I/M0/bps_i_4 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[0]\.MUXCY_L_I/M0/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[0]\.MUXCY_L_I/M0/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[0]\.MUXCY_L_I/M0/bps_i_7 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[0]\.XORCY_I/bps_i_4 (Primitives-VERIFIC_XOR(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[0]\.XORCY_I/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[1]\.FDRE_I/PrioSelect_22 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[1]\.FDRE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[1]\.FDRE_I/bps_i_10 (Primitives-VERIFIC_XOR(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[1]\.FDRE_I/bps_i_11 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[1]\.FDRE_I/bps_i_12 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[1]\.FDRE_I/bps_i_21 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[1]\.FDRE_I/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[1]\.FDRE_I/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[1]\.FDRE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[1]\.FDRE_I/bps_i_8 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[1]\.FDRE_I/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[1]\.FDRE_I/q_o (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[1]\.MUXCY_L_I/M0/bps_i_4 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[1]\.MUXCY_L_I/M0/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[1]\.MUXCY_L_I/M0/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[1]\.MUXCY_L_I/M0/bps_i_7 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[1]\.XORCY_I/bps_i_4 (Primitives-VERIFIC_XOR(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[1]\.XORCY_I/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[2]\.FDRE_I/PrioSelect_22 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[2]\.FDRE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[2]\.FDRE_I/bps_i_10 (Primitives-VERIFIC_XOR(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[2]\.FDRE_I/bps_i_11 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[2]\.FDRE_I/bps_i_12 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[2]\.FDRE_I/bps_i_21 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[2]\.FDRE_I/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[2]\.FDRE_I/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[2]\.FDRE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[2]\.FDRE_I/bps_i_8 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[2]\.FDRE_I/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[2]\.FDRE_I/q_o (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[2]\.MUXCY_L_I/M0/bps_i_4 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[2]\.MUXCY_L_I/M0/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[2]\.MUXCY_L_I/M0/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[2]\.MUXCY_L_I/M0/bps_i_7 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[2]\.XORCY_I/bps_i_4 (Primitives-VERIFIC_XOR(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[2]\.XORCY_I/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[3]\.FDRE_I/PrioSelect_22 (Operators-PrioSelect_2(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[3]\.FDRE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[3]\.FDRE_I/bps_i_10 (Primitives-VERIFIC_XOR(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[3]\.FDRE_I/bps_i_11 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[3]\.FDRE_I/bps_i_12 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[3]\.FDRE_I/bps_i_21 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[3]\.FDRE_I/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[3]\.FDRE_I/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[3]\.FDRE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[3]\.FDRE_I/bps_i_8 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[3]\.FDRE_I/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[3]\.FDRE_I/q_o (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[3]\.MUXCY_L_I/M0/bps_i_4 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[3]\.MUXCY_L_I/M0/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[3]\.MUXCY_L_I/M0/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[3]\.MUXCY_L_I/M0/bps_i_7 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[3]\.XORCY_I/bps_i_4 (Primitives-VERIFIC_XOR(INTERFACE))
		X_IIC/WRITE_FIFO_I/\Addr_Counters[3]\.XORCY_I/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/\FIFO_RAM[0]\.SRL16E_I (unisim-\SRL16E(0,15)\(SRL16E_V))
		X_IIC/WRITE_FIFO_I/\FIFO_RAM[1]\.SRL16E_I (unisim-\SRL16E(0,15)\(SRL16E_V))
		X_IIC/WRITE_FIFO_I/\FIFO_RAM[2]\.SRL16E_I (unisim-\SRL16E(0,15)\(SRL16E_V))
		X_IIC/WRITE_FIFO_I/\FIFO_RAM[3]\.SRL16E_I (unisim-\SRL16E(0,15)\(SRL16E_V))
		X_IIC/WRITE_FIFO_I/\FIFO_RAM[4]\.SRL16E_I (unisim-\SRL16E(0,15)\(SRL16E_V))
		X_IIC/WRITE_FIFO_I/\FIFO_RAM[5]\.SRL16E_I (unisim-\SRL16E(0,15)\(SRL16E_V))
		X_IIC/WRITE_FIFO_I/\FIFO_RAM[6]\.SRL16E_I (unisim-\SRL16E(0,15)\(SRL16E_V))
		X_IIC/WRITE_FIFO_I/\FIFO_RAM[7]\.SRL16E_I (unisim-\SRL16E(0,15)\(SRL16E_V))
		X_IIC/WRITE_FIFO_I/and_47 (Operators-and_4(INTERFACE))
		X_IIC/WRITE_FIFO_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/WRITE_FIFO_I/bps_i_10 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/bps_i_11 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/WRITE_FIFO_I/bps_i_12 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/WRITE_FIFO_I/bps_i_13 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/WRITE_FIFO_I/bps_i_14 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/WRITE_FIFO_I/bps_i_15 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/WRITE_FIFO_I/bps_i_16 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/WRITE_FIFO_I/bps_i_17 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/WRITE_FIFO_I/bps_i_18 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/bps_i_19 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/WRITE_FIFO_I/bps_i_20 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/WRITE_FIFO_I/bps_i_21 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/WRITE_FIFO_I/bps_i_22 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/WRITE_FIFO_I/bps_i_23 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/bps_i_24 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/bps_i_27 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/WRITE_FIFO_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/bps_i_7 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/WRITE_FIFO_I/buf_45 (Operators-buf_4(INTERFACE))
		X_IIC/WRITE_FIFO_I/buf_46 (Operators-buf_4(INTERFACE))
		X_IIC/WRITE_FIFO_I/equal_4 (Operators-equal_4(INTERFACE))
		X_IIC/WRITE_FIFO_I/equal_8 (Operators-equal_4(INTERFACE))
		X_IIC/WRITE_FIFO_I/xor_48 (Operators-xor_4(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (Primitives-VERIFIC_DFF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.GEN_FOR_MULTI_CS.MEM_SELECT_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.GEN_FOR_MULTI_CS.MEM_SELECT_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.GEN_FOR_MULTI_CS.MEM_SELECT_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.GEN_FOR_MULTI_CS.MEM_SELECT_I/equal_4 (Operators-equal_3(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[0]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[0]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[0]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[0]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_4(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[10]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[10]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[10]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[10]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[10]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_4(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[11]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[11]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[11]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[11]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[11]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_4(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[12]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[12]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[12]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[12]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[12]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_4(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[13]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[13]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[13]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[13]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[13]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_4(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[14]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[14]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[14]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[14]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[14]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_4(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[15]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[15]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[15]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[15]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[15]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_4(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[1]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[1]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[1]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[1]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[1]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_4(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[2]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[2]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[2]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[2]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[2]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_4(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[3]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[3]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[3]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[3]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[3]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_4(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[4]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[4]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[4]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[4]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[4]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_4(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[5]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[5]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[5]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[5]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[5]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_4(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[6]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[6]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[6]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[6]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[6]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_4(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[7]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[7]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[7]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[7]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[7]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_4(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[8]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[8]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[8]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[8]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[8]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_4(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[9]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[9]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[9]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[9]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[9]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_4(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[1]\.GEN_FOR_MULTI_CS.MEM_SELECT_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[1]\.GEN_FOR_MULTI_CS.MEM_SELECT_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[1]\.GEN_FOR_MULTI_CS.MEM_SELECT_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[1]\.GEN_FOR_MULTI_CS.MEM_SELECT_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[1]\.GEN_FOR_MULTI_CS.MEM_SELECT_I/equal_4 (Operators-equal_7(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.GEN_FOR_MULTI_CS.MEM_SELECT_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.GEN_FOR_MULTI_CS.MEM_SELECT_I/bps_i_4 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.GEN_FOR_MULTI_CS.MEM_SELECT_I/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[0]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[0]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[0]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[0]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_5(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[10]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[10]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[10]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[10]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[10]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_5(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[11]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[11]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[11]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[11]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[11]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_5(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[12]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[12]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[12]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[12]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[12]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_5(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[13]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[13]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[13]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[13]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[13]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_5(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[14]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[14]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[14]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[14]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[14]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_5(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[15]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[15]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[15]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[15]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[15]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_5(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[16]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[16]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[16]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[16]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[16]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_5(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[17]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[17]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[17]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[17]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[17]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_5(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[1]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[1]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[1]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[1]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[1]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_5(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[2]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[2]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[2]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[2]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[2]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_5(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[3]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[3]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[3]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[3]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[3]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_5(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[4]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[4]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[4]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[4]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[4]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_5(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[5]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[5]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[5]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[5]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[5]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_5(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[6]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[6]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[6]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[6]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[6]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_5(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[7]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[7]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[7]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[7]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[7]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_5(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[8]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[8]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[8]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[8]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[8]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_5(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[9]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[9]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[9]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[9]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[2]\.\PER_CE_GEN[9]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_5(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/and_353 (Operators-and_35(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/and_355 (Operators-and_35(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bps_i_20 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bps_i_27 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bps_i_28 (Primitives-VERIFIC_MUX(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bps_i_345 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bps_i_36 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/buf_346 (Operators-buf_3(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/buf_347 (Operators-buf_35(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/buf_348 (Operators-buf_35(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/buf_350 (Operators-buf_4(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/buf_352 (Operators-buf_35(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/buf_354 (Operators-buf_35(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/buf_357 (Operators-buf_36(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/buf_7 (Operators-buf_7(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/add_166 (Operators-add_4u_4u(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bps_i_143 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bps_i_157 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bps_i_16 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bps_i_164 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bps_i_17 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bps_i_21 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bps_i_27 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bps_i_35 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/buf_180 (Operators-buf_4(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/buf_181 (Operators-buf_4(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/buf_182 (Operators-buf_4(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/buf_184 (Operators-buf_4(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/buf_190 (Operators-buf_64(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/buf_191 (Operators-buf_8(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/buf_22 (Operators-buf_9(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/buf_36 (Operators-buf_9(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/buf_55 (Operators-buf_2(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/buf_65 (Operators-buf_2(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/buf_7 (Operators-buf_4(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/buf_9 (Operators-buf_9(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/equal_100 (Operators-equal_2(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/equal_149 (Operators-equal_2(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/equal_163 (Operators-equal_2(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/equal_24 (Operators-equal_2(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/mux_168 (Operators-mux_4(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/mux_74 (Operators-mux_2(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/mux_77 (Operators-mux_2(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/prio_select_189 (Operators-wide_prio_select_2_64(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_10 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_107 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_108 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_11 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_117 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_118 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_127 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_128 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_137 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_138 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_147 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_148 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_157 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_158 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_16 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_162 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_17 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_18 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_210 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_214 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_216 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_217 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_218 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_219 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_22 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_220 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_221 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_222 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_223 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_228 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_230 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_231 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_233 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_242 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_243 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_253 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_29 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_64 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_7 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_82 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_83 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_87 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_88 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_97 (Primitives-VERIFIC_OR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/bps_i_98 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/buf_205 (Operators-buf_2(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/buf_206 (Operators-buf_4(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/buf_207 (Operators-buf_4(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/buf_208 (Operators-buf_4(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/buf_215 (Operators-buf_8(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/buf_232 (Operators-buf_32(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/buf_267 (Operators-buf_32(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/buf_268 (Operators-buf_2(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/buf_269 (Operators-buf_8(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/buf_270 (Operators-buf_8(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/buf_272 (Operators-buf_26(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/prio_select_271 (Operators-wide_prio_select_3_27(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK/bps_i_10 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK/bps_i_8 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/\RESET_FLOPS[0]\.RST_FLOPS/bps_i_10 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/\RESET_FLOPS[0]\.RST_FLOPS/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/\RESET_FLOPS[0]\.RST_FLOPS/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/\RESET_FLOPS[0]\.RST_FLOPS/bps_i_8 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/\RESET_FLOPS[0]\.RST_FLOPS/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/\RESET_FLOPS[1]\.RST_FLOPS/bps_i_10 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/\RESET_FLOPS[1]\.RST_FLOPS/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/\RESET_FLOPS[1]\.RST_FLOPS/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/\RESET_FLOPS[1]\.RST_FLOPS/bps_i_8 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/\RESET_FLOPS[1]\.RST_FLOPS/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/\RESET_FLOPS[2]\.RST_FLOPS/bps_i_10 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/\RESET_FLOPS[2]\.RST_FLOPS/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/\RESET_FLOPS[2]\.RST_FLOPS/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/\RESET_FLOPS[2]\.RST_FLOPS/bps_i_8 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/\RESET_FLOPS[2]\.RST_FLOPS/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/\RESET_FLOPS[3]\.RST_FLOPS/bps_i_10 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/\RESET_FLOPS[3]\.RST_FLOPS/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/\RESET_FLOPS[3]\.RST_FLOPS/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/\RESET_FLOPS[3]\.RST_FLOPS/bps_i_8 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/\RESET_FLOPS[3]\.RST_FLOPS/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/bps_i_20 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/bps_i_23 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/bps_i_30 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/bps_i_31 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/bps_i_32 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/bps_i_33 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/bps_i_34 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/bps_i_35 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/bps_i_36 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/bps_i_37 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/bps_i_10 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/bps_i_14 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/bps_i_15 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/bps_i_16 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/bps_i_23 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/bps_i_24 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/bps_i_25 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/bps_i_26 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/buf_11 (Operators-buf_18(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/buf_12 (Operators-buf_18(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/buf_33 (Operators-buf_32(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/buf_8 (Operators-buf_9(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/or_32 (Operators-or_32(INTERFACE))
		X_IIC/X_AXI_IPIF_SSP1/reduce_or_13 (Operators-reduce_or_3(INTERFACE))
		X_IIC/bps_i_14 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/bps_i_15 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/bps_i_20 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/bps_i_21 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/bps_i_22 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/bps_i_23 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/bps_i_24 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/bps_i_25 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/bps_i_26 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/bps_i_27 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/bps_i_28 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/bps_i_29 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/bps_i_30 (Primitives-VERIFIC_AND(INTERFACE))
		X_IIC/bps_i_31 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/bps_i_32 (Primitives-VERIFIC_INV(INTERFACE))
		X_IIC/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		X_IIC/bps_i_7 (Primitives-VERIFIC_BUF(INTERFACE))
E-ELAB-1027: Module: 'dummy' cannot open file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/Results/axi_iic_v2_0_20-\axi_iic_c_family=_spartan7__c_iic_freq=10000_c_s_axi_aclk_freq_hz=81247969_c_default_value=XX_00___1_8_\-RTL-GreyCell.v'
I-BPS-0799: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(2868): Module: 'axi_lite_ipif_v3_0_4-\axi_lite_ipif(c_s_axi_addr_width=9,c_s_axi_min_size=XX"0000017F",c_use_wstrb=1,c_ard_addr_range_array=("0000000000000000000000000000000000000000000000000000000000000000","0000000000000000000000000000000000000000000000000000000000111111","0000000000000000000000000000000000000000000000000000000100000000","0000000000000000000000000000000000000000000000000000000101111111"),c_ard_num_ce_array=(16,1),c_family="spartan7")(0,3)(0,63)(0,1)(1,8)\(imp)' Automatically extracting Grey Cell model from module: axi_lite_ipif_v3_0_4-\axi_lite_ipif(c_s_axi_addr_width=9,c_s_axi_min_size=XX"0000017F",c_use_wstrb=1,c_ard_addr_range_array=("0000000000000000000000000000000000000000000000000000000000000000","0000000000000000000000000000000000000000000000000000000000111111","0000000000000000000000000000000000000000000000000000000100000000","0000000000000000000000000000000000000000000000000000000101111111"),c_ard_num_ce_array=(16,1),c_family="spartan7")(0,3)(0,63)(0,1)(1,8)\(imp).
I-BPS-0800: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(2868): Module: 'axi_lite_ipif_v3_0_4-\axi_lite_ipif(c_s_axi_addr_width=9,c_s_axi_min_size=XX"0000017F",c_use_wstrb=1,c_ard_addr_range_array=("0000000000000000000000000000000000000000000000000000000000000000","0000000000000000000000000000000000000000000000000000000000111111","0000000000000000000000000000000000000000000000000000000100000000","0000000000000000000000000000000000000000000000000000000101111111"),c_ard_num_ce_array=(16,1),c_family="spartan7")(0,3)(0,63)(0,1)(1,8)\(imp)' Grey Cell Extraction:
	20 instances flattened.
	Objects deleted:
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.GEN_FOR_MULTI_CS.MEM_SELECT_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.GEN_FOR_MULTI_CS.MEM_SELECT_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.GEN_FOR_MULTI_CS.MEM_SELECT_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.GEN_FOR_MULTI_CS.MEM_SELECT_I/equal_4 (Operators-equal_3(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[0]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[0]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[0]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[0]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_4(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[10]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[10]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[10]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[10]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[10]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_4(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[11]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[11]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[11]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[11]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[11]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_4(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[12]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[12]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[12]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[12]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[12]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_4(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[13]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[13]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[13]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[13]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[13]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_4(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[14]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[14]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[14]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[14]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[14]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_4(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[15]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[15]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[15]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[15]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[15]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_4(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[1]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[1]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[1]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[1]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[1]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_4(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[2]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[2]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[2]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[2]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[2]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_4(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[3]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[3]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[3]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[3]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[3]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_4(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[4]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[4]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[4]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[4]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[4]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_4(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[5]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[5]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[5]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[5]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[5]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_4(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[6]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[6]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[6]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[6]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[6]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_4(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[7]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[7]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[7]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[7]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[7]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_4(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[8]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[8]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[8]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[8]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[8]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_4(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[9]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[9]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[9]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[9]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[9]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_4(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[1]\.GEN_FOR_MULTI_CS.MEM_SELECT_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[1]\.GEN_FOR_MULTI_CS.MEM_SELECT_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[1]\.GEN_FOR_MULTI_CS.MEM_SELECT_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[1]\.GEN_FOR_MULTI_CS.MEM_SELECT_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[1]\.GEN_FOR_MULTI_CS.MEM_SELECT_I/equal_4 (Operators-equal_2(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/bps_i_177 (Primitives-VERIFIC_BUF(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/bps_i_20 (Primitives-VERIFIC_BUF(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/bps_i_21 (Primitives-VERIFIC_BUF(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/bps_i_22 (Primitives-VERIFIC_MUX(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/buf_182 (Operators-buf_3(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/buf_189 (Operators-buf_18(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/buf_7 (Operators-buf_6(INTERFACE))
		I_SLAVE_ATTACHMENT/add_168 (Operators-add_4u_4u(INTERFACE))
		I_SLAVE_ATTACHMENT/bps_i_166 (Primitives-VERIFIC_OR(INTERFACE))
		I_SLAVE_ATTACHMENT/bps_i_23 (Primitives-VERIFIC_BUF(INTERFACE))
		I_SLAVE_ATTACHMENT/bps_i_29 (Primitives-VERIFIC_BUF(INTERFACE))
		I_SLAVE_ATTACHMENT/bps_i_37 (Primitives-VERIFIC_BUF(INTERFACE))
		I_SLAVE_ATTACHMENT/buf_182 (Operators-buf_4(INTERFACE))
		I_SLAVE_ATTACHMENT/buf_183 (Operators-buf_4(INTERFACE))
		I_SLAVE_ATTACHMENT/buf_184 (Operators-buf_4(INTERFACE))
		I_SLAVE_ATTACHMENT/buf_186 (Operators-buf_4(INTERFACE))
		I_SLAVE_ATTACHMENT/buf_193 (Operators-buf_8(INTERFACE))
		I_SLAVE_ATTACHMENT/buf_24 (Operators-buf_9(INTERFACE))
		I_SLAVE_ATTACHMENT/buf_38 (Operators-buf_9(INTERFACE))
		I_SLAVE_ATTACHMENT/buf_57 (Operators-buf_2(INTERFACE))
		I_SLAVE_ATTACHMENT/buf_67 (Operators-buf_2(INTERFACE))
		I_SLAVE_ATTACHMENT/equal_102 (Operators-equal_2(INTERFACE))
		I_SLAVE_ATTACHMENT/equal_151 (Operators-equal_2(INTERFACE))
		I_SLAVE_ATTACHMENT/equal_165 (Operators-equal_2(INTERFACE))
		I_SLAVE_ATTACHMENT/equal_26 (Operators-equal_2(INTERFACE))
		I_SLAVE_ATTACHMENT/mux_170 (Operators-mux_4(INTERFACE))
E-ELAB-1027: Module: 'dummy' cannot open file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/Results/axi_lite_ipif_v3_0_4-\axi_lite_ipif_c_s_axi_addr_width=9_c_s_axi_min_size=XX_0000017F__c_use_wstrb=1_c_ard_addr_range_array=__0000000000000000000000000000000000000000000000000000000000000000___0000000000000000000000000000000000000000000000000000000000111111___0000000000000000000000000000000000000000000000000000000100000000___0000000000000000000000000000000000000000000000000000000101111111___c_ard_num_ce_array=_16_1__c_family=_spartan7___0_3__0_63__0_1__1_8_\-imp-GreyCell.v'
I-BPS-0799: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(2868): Module: 'axi_lite_ipif_v3_0_4-\axi_lite_ipif(c_s_axi_addr_width=4,c_s_axi_min_size=XX"0000000F",c_dphase_timeout=0,c_ard_addr_range_array=(XX"0000000000000000",XX"000000000000000F"),c_ard_num_ce_array=(4),c_family="spartan7")(0,1)(0,63)(0,0)(1,8)\(imp)' Automatically extracting Grey Cell model from module: axi_lite_ipif_v3_0_4-\axi_lite_ipif(c_s_axi_addr_width=4,c_s_axi_min_size=XX"0000000F",c_dphase_timeout=0,c_ard_addr_range_array=(XX"0000000000000000",XX"000000000000000F"),c_ard_num_ce_array=(4),c_family="spartan7")(0,1)(0,63)(0,0)(1,8)\(imp).
I-BPS-0800: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd(2868): Module: 'axi_lite_ipif_v3_0_4-\axi_lite_ipif(c_s_axi_addr_width=4,c_s_axi_min_size=XX"0000000F",c_dphase_timeout=0,c_ard_addr_range_array=(XX"0000000000000000",XX"000000000000000F"),c_ard_num_ce_array=(4),c_family="spartan7")(0,1)(0,63)(0,0)(1,8)\(imp)' Grey Cell Extraction:
	6 instances flattened.
	Objects deleted:
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[0]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[0]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[0]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[0]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_2(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[1]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[1]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[1]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[1]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[1]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_2(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[2]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[2]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[2]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[2]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[2]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_2(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[3]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[3]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[3]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_5 (Primitives-VERIFIC_MUX(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[3]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/\MEM_DECODE_GEN[0]\.\PER_CE_GEN[3]\.MULTIPLE_CES_THIS_CS_GEN.CE_I/equal_4 (Operators-equal_2(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/bps_i_12 (Primitives-VERIFIC_BUF(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/bps_i_15 (Primitives-VERIFIC_BUF(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/bps_i_16 (Primitives-VERIFIC_MUX(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/bps_i_54 (Primitives-VERIFIC_BUF(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/bps_i_8 (Primitives-VERIFIC_BUF(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/buf_63 (Operators-buf_5(INTERFACE))
		I_SLAVE_ATTACHMENT/I_DECODER/buf_7 (Operators-buf_4(INTERFACE))
		I_SLAVE_ATTACHMENT/bps_i_21 (Primitives-VERIFIC_BUF(INTERFACE))
		I_SLAVE_ATTACHMENT/bps_i_27 (Primitives-VERIFIC_BUF(INTERFACE))
		I_SLAVE_ATTACHMENT/bps_i_35 (Primitives-VERIFIC_BUF(INTERFACE))
		I_SLAVE_ATTACHMENT/buf_165 (Operators-buf_4(INTERFACE))
		I_SLAVE_ATTACHMENT/buf_166 (Operators-buf_4(INTERFACE))
		I_SLAVE_ATTACHMENT/buf_167 (Operators-buf_4(INTERFACE))
		I_SLAVE_ATTACHMENT/buf_169 (Operators-buf_4(INTERFACE))
		I_SLAVE_ATTACHMENT/buf_22 (Operators-buf_4(INTERFACE))
		I_SLAVE_ATTACHMENT/buf_36 (Operators-buf_4(INTERFACE))
		I_SLAVE_ATTACHMENT/buf_50 (Operators-buf_2(INTERFACE))
		I_SLAVE_ATTACHMENT/buf_60 (Operators-buf_2(INTERFACE))
		I_SLAVE_ATTACHMENT/equal_144 (Operators-equal_2(INTERFACE))
		I_SLAVE_ATTACHMENT/equal_24 (Operators-equal_2(INTERFACE))
		I_SLAVE_ATTACHMENT/equal_95 (Operators-equal_2(INTERFACE))
E-ELAB-1027: Module: 'dummy' cannot open file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/Results/axi_lite_ipif_v3_0_4-\axi_lite_ipif_c_s_axi_addr_width=4_c_s_axi_min_size=XX_0000000F__c_dphase_timeout=0_c_ard_addr_range_array=_XX_0000000000000000__XX_000000000000000F___c_ard_num_ce_array=_4__c_family=_spartan7___0_1__0_63__0_0__1_8_\-imp-GreyCell.v'
I-BPS-0799: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd(3658): Module: 'axi_intc_v4_1_11-\axi_intc(c_family="spartan7",c_instance="design_1_axi_intc_0_0",c_num_intr_inputs=1,c_kind_of_intr=XX"FFFFFFFE",c_async_intr=XX"FFFFFFFE")(1,8)(1,21)\(imp)' Automatically extracting Grey Cell model from module: axi_intc_v4_1_11-\axi_intc(c_family="spartan7",c_instance="design_1_axi_intc_0_0",c_num_intr_inputs=1,c_kind_of_intr=XX"FFFFFFFE",c_async_intr=XX"FFFFFFFE")(1,8)(1,21)\(imp).
I-BPS-0800: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/2fec/hdl/axi_intc_v4_1_vh_rfs.vhd(3658): Module: 'axi_intc_v4_1_11-\axi_intc(c_family="spartan7",c_instance="design_1_axi_intc_0_0",c_num_intr_inputs=1,c_kind_of_intr=XX"FFFFFFFE",c_async_intr=XX"FFFFFFFE")(1,8)(1,21)\(imp)' Grey Cell Extraction:
	2 instances flattened.
	Objects deleted:
		AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg (Primitives-VERIFIC_DFF(INTERFACE))
		AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/and_185 (Operators-and_17(INTERFACE))
		AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/and_187 (Operators-and_17(INTERFACE))
		AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bps_i_30 (Primitives-VERIFIC_INV(INTERFACE))
		AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/buf_178 (Operators-buf_2(INTERFACE))
		AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/buf_179 (Operators-buf_17(INTERFACE))
		AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/buf_180 (Operators-buf_17(INTERFACE))
		AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/buf_184 (Operators-buf_17(INTERFACE))
		AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/buf_186 (Operators-buf_17(INTERFACE))
		AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bps_i_145 (Primitives-VERIFIC_AND(INTERFACE))
		AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bps_i_159 (Primitives-VERIFIC_AND(INTERFACE))
		AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bps_i_18 (Primitives-VERIFIC_OR(INTERFACE))
		AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bps_i_19 (Primitives-VERIFIC_BUF(INTERFACE))
		AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/buf_11 (Operators-buf_9(INTERFACE))
		AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/buf_192 (Operators-buf_64(INTERFACE))
		AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/mux_76 (Operators-mux_2(INTERFACE))
		AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/mux_79 (Operators-mux_2(INTERFACE))
		AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/prio_select_191 (Operators-wide_prio_select_2_64(INTERFACE))
		INTC_CORE_I/and_87 (Operators-and_32(INTERFACE))
		INTC_CORE_I/bps_i_10 (Primitives-VERIFIC_OR(INTERFACE))
		INTC_CORE_I/bps_i_109 (Primitives-VERIFIC_AND(INTERFACE))
		INTC_CORE_I/bps_i_11 (Primitives-VERIFIC_OR(INTERFACE))
		INTC_CORE_I/bps_i_110 (Primitives-VERIFIC_BUF(INTERFACE))
		INTC_CORE_I/bps_i_113 (Primitives-VERIFIC_BUF(INTERFACE))
		INTC_CORE_I/bps_i_116 (Primitives-VERIFIC_BUF(INTERFACE))
		INTC_CORE_I/bps_i_117 (Primitives-VERIFIC_BUF(INTERFACE))
		INTC_CORE_I/bps_i_118 (Primitives-VERIFIC_BUF(INTERFACE))
		INTC_CORE_I/bps_i_12 (Primitives-VERIFIC_BUF(INTERFACE))
		INTC_CORE_I/bps_i_120 (Primitives-VERIFIC_INV(INTERFACE))
		INTC_CORE_I/bps_i_123 (Primitives-VERIFIC_AND(INTERFACE))
		INTC_CORE_I/bps_i_128 (Primitives-VERIFIC_BUF(INTERFACE))
		INTC_CORE_I/bps_i_131 (Primitives-VERIFIC_BUF(INTERFACE))
		INTC_CORE_I/bps_i_134 (Primitives-VERIFIC_BUF(INTERFACE))
		INTC_CORE_I/bps_i_14 (Primitives-VERIFIC_BUF(INTERFACE))
		INTC_CORE_I/bps_i_15 (Primitives-VERIFIC_BUF(INTERFACE))
		INTC_CORE_I/bps_i_16 (Primitives-VERIFIC_BUF(INTERFACE))
		INTC_CORE_I/bps_i_17 (Primitives-VERIFIC_BUF(INTERFACE))
		INTC_CORE_I/bps_i_18 (Primitives-VERIFIC_BUF(INTERFACE))
		INTC_CORE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		INTC_CORE_I/bps_i_21 (Primitives-VERIFIC_BUF(INTERFACE))
		INTC_CORE_I/bps_i_27 (Primitives-VERIFIC_INV(INTERFACE))
		INTC_CORE_I/bps_i_28 (Primitives-VERIFIC_AND(INTERFACE))
		INTC_CORE_I/bps_i_46 (Primitives-VERIFIC_OR(INTERFACE))
		INTC_CORE_I/bps_i_47 (Primitives-VERIFIC_BUF(INTERFACE))
		INTC_CORE_I/bps_i_6 (Primitives-VERIFIC_OR(INTERFACE))
		INTC_CORE_I/bps_i_60 (Primitives-VERIFIC_BUF(INTERFACE))
		INTC_CORE_I/bps_i_7 (Primitives-VERIFIC_OR(INTERFACE))
		INTC_CORE_I/bps_i_71 (Primitives-VERIFIC_BUF(INTERFACE))
		INTC_CORE_I/bps_i_78 (Primitives-VERIFIC_BUF(INTERFACE))
		INTC_CORE_I/bps_i_8 (Primitives-VERIFIC_OR(INTERFACE))
		INTC_CORE_I/bps_i_9 (Primitives-VERIFIC_OR(INTERFACE))
		INTC_CORE_I/bps_i_91 (Primitives-VERIFIC_AND(INTERFACE))
		INTC_CORE_I/bps_i_93 (Primitives-VERIFIC_MUX(INTERFACE))
		INTC_CORE_I/bps_i_94 (Primitives-VERIFIC_BUF(INTERFACE))
		INTC_CORE_I/bps_i_97 (Primitives-VERIFIC_BUF(INTERFACE))
		INTC_CORE_I/buf_100 (Operators-buf_2(INTERFACE))
		INTC_CORE_I/buf_150 (Operators-buf_32(INTERFACE))
		INTC_CORE_I/buf_152 (Operators-buf_224(INTERFACE))
		INTC_CORE_I/buf_154 (Operators-buf_32(INTERFACE))
		INTC_CORE_I/buf_155 (Operators-buf_32(INTERFACE))
		INTC_CORE_I/buf_156 (Operators-buf_32(INTERFACE))
		INTC_CORE_I/buf_157 (Operators-buf_32(INTERFACE))
		INTC_CORE_I/buf_158 (Operators-buf_64(INTERFACE))
		INTC_CORE_I/buf_159 (Operators-buf_32(INTERFACE))
		INTC_CORE_I/buf_160 (Operators-buf_32(INTERFACE))
		INTC_CORE_I/equal_142 (Operators-equal_7(INTERFACE))
		INTC_CORE_I/equal_143 (Operators-equal_7(INTERFACE))
		INTC_CORE_I/equal_144 (Operators-equal_7(INTERFACE))
		INTC_CORE_I/equal_145 (Operators-equal_7(INTERFACE))
		INTC_CORE_I/equal_146 (Operators-equal_7(INTERFACE))
		INTC_CORE_I/equal_147 (Operators-equal_7(INTERFACE))
		INTC_CORE_I/mux_151 (Operators-mux_32(INTERFACE))
		INTC_CORE_I/reduce_nor_148 (Operators-reduce_nor_6(INTERFACE))
		INTC_CORE_I/select_149 (Operators-wide_select_7_224(INTERFACE))
		bps_i_10 (Primitives-VERIFIC_OR(INTERFACE))
		bps_i_100 (Primitives-VERIFIC_INV(INTERFACE))
		bps_i_101 (Primitives-VERIFIC_AND(INTERFACE))
		bps_i_102 (Primitives-VERIFIC_BUF(INTERFACE))
		bps_i_11 (Primitives-VERIFIC_BUF(INTERFACE))
		bps_i_12 (Primitives-VERIFIC_OR(INTERFACE))
		bps_i_13 (Primitives-VERIFIC_BUF(INTERFACE))
		bps_i_14 (Primitives-VERIFIC_OR(INTERFACE))
		bps_i_15 (Primitives-VERIFIC_BUF(INTERFACE))
		bps_i_16 (Primitives-VERIFIC_OR(INTERFACE))
		bps_i_17 (Primitives-VERIFIC_BUF(INTERFACE))
		bps_i_18 (Primitives-VERIFIC_OR(INTERFACE))
		bps_i_19 (Primitives-VERIFIC_BUF(INTERFACE))
		bps_i_20 (Primitives-VERIFIC_OR(INTERFACE))
		bps_i_21 (Primitives-VERIFIC_BUF(INTERFACE))
		bps_i_22 (Primitives-VERIFIC_OR(INTERFACE))
		bps_i_23 (Primitives-VERIFIC_BUF(INTERFACE))
		bps_i_24 (Primitives-VERIFIC_OR(INTERFACE))
		bps_i_25 (Primitives-VERIFIC_BUF(INTERFACE))
		bps_i_26 (Primitives-VERIFIC_OR(INTERFACE))
		bps_i_27 (Primitives-VERIFIC_BUF(INTERFACE))
		bps_i_28 (Primitives-VERIFIC_OR(INTERFACE))
		bps_i_29 (Primitives-VERIFIC_BUF(INTERFACE))
		bps_i_30 (Primitives-VERIFIC_OR(INTERFACE))
		bps_i_31 (Primitives-VERIFIC_BUF(INTERFACE))
		bps_i_32 (Primitives-VERIFIC_OR(INTERFACE))
		bps_i_33 (Primitives-VERIFIC_BUF(INTERFACE))
		bps_i_34 (Primitives-VERIFIC_OR(INTERFACE))
		bps_i_35 (Primitives-VERIFIC_BUF(INTERFACE))
		bps_i_36 (Primitives-VERIFIC_OR(INTERFACE))
		bps_i_37 (Primitives-VERIFIC_BUF(INTERFACE))
		bps_i_38 (Primitives-VERIFIC_BUF(INTERFACE))
		bps_i_39 (Primitives-VERIFIC_BUF(INTERFACE))
		bps_i_40 (Primitives-VERIFIC_OR(INTERFACE))
		bps_i_41 (Primitives-VERIFIC_BUF(INTERFACE))
		bps_i_42 (Primitives-VERIFIC_OR(INTERFACE))
		bps_i_43 (Primitives-VERIFIC_BUF(INTERFACE))
		bps_i_44 (Primitives-VERIFIC_OR(INTERFACE))
		bps_i_45 (Primitives-VERIFIC_BUF(INTERFACE))
		bps_i_46 (Primitives-VERIFIC_OR(INTERFACE))
		bps_i_47 (Primitives-VERIFIC_BUF(INTERFACE))
		bps_i_48 (Primitives-VERIFIC_OR(INTERFACE))
		bps_i_49 (Primitives-VERIFIC_BUF(INTERFACE))
		bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		bps_i_50 (Primitives-VERIFIC_OR(INTERFACE))
		bps_i_51 (Primitives-VERIFIC_BUF(INTERFACE))
		bps_i_52 (Primitives-VERIFIC_OR(INTERFACE))
		bps_i_53 (Primitives-VERIFIC_BUF(INTERFACE))
		bps_i_54 (Primitives-VERIFIC_OR(INTERFACE))
		bps_i_55 (Primitives-VERIFIC_BUF(INTERFACE))
		bps_i_56 (Primitives-VERIFIC_OR(INTERFACE))
		bps_i_57 (Primitives-VERIFIC_BUF(INTERFACE))
		bps_i_58 (Primitives-VERIFIC_OR(INTERFACE))
		bps_i_59 (Primitives-VERIFIC_BUF(INTERFACE))
		bps_i_6 (Primitives-VERIFIC_OR(INTERFACE))
		bps_i_60 (Primitives-VERIFIC_OR(INTERFACE))
		bps_i_61 (Primitives-VERIFIC_BUF(INTERFACE))
		bps_i_62 (Primitives-VERIFIC_OR(INTERFACE))
		bps_i_63 (Primitives-VERIFIC_BUF(INTERFACE))
		bps_i_64 (Primitives-VERIFIC_OR(INTERFACE))
		bps_i_65 (Primitives-VERIFIC_BUF(INTERFACE))
		bps_i_66 (Primitives-VERIFIC_OR(INTERFACE))
		bps_i_67 (Primitives-VERIFIC_BUF(INTERFACE))
		bps_i_68 (Primitives-VERIFIC_OR(INTERFACE))
		bps_i_69 (Primitives-VERIFIC_BUF(INTERFACE))
		bps_i_7 (Primitives-VERIFIC_BUF(INTERFACE))
		bps_i_70 (Primitives-VERIFIC_OR(INTERFACE))
		bps_i_71 (Primitives-VERIFIC_BUF(INTERFACE))
		bps_i_72 (Primitives-VERIFIC_BUF(INTERFACE))
		bps_i_8 (Primitives-VERIFIC_OR(INTERFACE))
		bps_i_81 (Primitives-VERIFIC_BUF(INTERFACE))
		bps_i_85 (Primitives-VERIFIC_BUF(INTERFACE))
		bps_i_86 (Primitives-VERIFIC_BUF(INTERFACE))
		bps_i_87 (Primitives-VERIFIC_BUF(INTERFACE))
		bps_i_88 (Primitives-VERIFIC_BUF(INTERFACE))
		bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		bps_i_97 (Primitives-VERIFIC_INV(INTERFACE))
		bps_i_98 (Primitives-VERIFIC_AND(INTERFACE))
		bps_i_99 (Primitives-VERIFIC_BUF(INTERFACE))
		buf_4 (Operators-buf_7(INTERFACE))
E-ELAB-1027: Module: 'dummy' cannot open file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/Results/axi_intc_v4_1_11-\axi_intc_c_family=_spartan7__c_instance=_design_1_axi_intc_0_0__c_num_intr_inputs=1_c_kind_of_intr=XX_FFFFFFFE__c_async_intr=XX_FFFFFFFE___1_8__1_21_\-imp-GreyCell.v'
I-BPS-0799: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd(2128): Module: 'axi_uartlite_v2_0_21-\axi_uartlite(c_family="spartan7",c_s_axi_aclk_freq_hz=81247969,c_baudrate=115200)(1,8)\(RTL)' Automatically extracting Grey Cell model from module: axi_uartlite_v2_0_21-\axi_uartlite(c_family="spartan7",c_s_axi_aclk_freq_hz=81247969,c_baudrate=115200)(1,8)\(RTL).
I-BPS-0800: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/a15e/hdl/axi_uartlite_v2_0_vh_rfs.vhd(2128): Module: 'axi_uartlite_v2_0_21-\axi_uartlite(c_family="spartan7",c_s_axi_aclk_freq_hz=81247969,c_baudrate=115200)(1,8)\(RTL)' Grey Cell Extraction:
	26 instances flattened.
	Objects deleted:
		AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bps_i_55 (Primitives-VERIFIC_BUF(INTERFACE))
		AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bps_i_138 (Primitives-VERIFIC_AND(INTERFACE))
		AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bps_i_152 (Primitives-VERIFIC_AND(INTERFACE))
		AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bps_i_16 (Primitives-VERIFIC_OR(INTERFACE))
		AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bps_i_17 (Primitives-VERIFIC_BUF(INTERFACE))
		AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/buf_171 (Operators-buf_4(INTERFACE))
		AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/buf_173 (Operators-buf_4(INTERFACE))
		AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/buf_175 (Operators-buf_64(INTERFACE))
		AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/buf_7 (Operators-buf_4(INTERFACE))
		AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/buf_9 (Operators-buf_4(INTERFACE))
		AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/mux_69 (Operators-mux_2(INTERFACE))
		AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/mux_72 (Operators-mux_2(INTERFACE))
		AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/prio_select_170 (Operators-wide_prio_select_2_4(INTERFACE))
		AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/prio_select_172 (Operators-wide_prio_select_2_4(INTERFACE))
		AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/prio_select_174 (Operators-wide_prio_select_2_64(INTERFACE))
		UARTLITE_CORE_I/BAUD_RATE_I/bps_i_13 (Primitives-VERIFIC_MUX(INTERFACE))
		UARTLITE_CORE_I/BAUD_RATE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		UARTLITE_CORE_I/BAUD_RATE_I/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/BAUD_RATE_I/bps_i_8 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/BAUD_RATE_I/buf_18 (Operators-buf_12(INTERFACE))
		UARTLITE_CORE_I/BAUD_RATE_I/buf_4 (Operators-buf_32(INTERFACE))
		UARTLITE_CORE_I/BAUD_RATE_I/equal_6 (Operators-equal_6(INTERFACE))
		UARTLITE_CORE_I/BAUD_RATE_I/mux_12 (Operators-mux_6(INTERFACE))
		UARTLITE_CORE_I/BAUD_RATE_I/sub_9 (Operators-sub_7(INTERFACE))
		UARTLITE_CORE_I/PrioSelect_34 (Operators-PrioSelect_2(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/F3/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/F3/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/F3/bps_i_8 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/F3/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/F3/PrioSelect_22 (Operators-PrioSelect_2(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/F3/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/F3/bps_i_10 (Primitives-VERIFIC_XOR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/F3/bps_i_11 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/F3/bps_i_12 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/F3/bps_i_21 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/F3/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/F3/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/F3/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/F3/bps_i_8 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/F3/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/F3/q_o (Primitives-VERIFIC_DFF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/F3/PrioSelect_22 (Operators-PrioSelect_2(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/F3/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/F3/bps_i_10 (Primitives-VERIFIC_XOR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/F3/bps_i_11 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/F3/bps_i_12 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/F3/bps_i_21 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/F3/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/F3/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/F3/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/F3/bps_i_8 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/F3/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/F3/q_o (Primitives-VERIFIC_DFF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/F3/PrioSelect_22 (Operators-PrioSelect_2(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/F3/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/F3/bps_i_10 (Primitives-VERIFIC_XOR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/F3/bps_i_11 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/F3/bps_i_12 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/F3/bps_i_21 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/F3/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/F3/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/F3/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/F3/bps_i_8 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/F3/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/F3/q_o (Primitives-VERIFIC_DFF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5/F3/PrioSelect_22 (Operators-PrioSelect_2(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5/F3/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5/F3/bps_i_10 (Primitives-VERIFIC_XOR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5/F3/bps_i_11 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5/F3/bps_i_12 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5/F3/bps_i_21 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5/F3/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5/F3/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5/F3/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5/F3/bps_i_8 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5/F3/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5/F3/q_o (Primitives-VERIFIC_DFF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6/F3/PrioSelect_22 (Operators-PrioSelect_2(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6/F3/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6/F3/bps_i_10 (Primitives-VERIFIC_XOR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6/F3/bps_i_11 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6/F3/bps_i_12 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6/F3/bps_i_21 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6/F3/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6/F3/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6/F3/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6/F3/bps_i_8 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6/F3/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6/F3/q_o (Primitives-VERIFIC_DFF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/bps_i_11 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/bps_i_13 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/bps_i_6 (Primitives-VERIFIC_INV(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/bps_i_7 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/bps_i_8 (Primitives-VERIFIC_INV(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/buf_10 (Operators-buf_32(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/add_14 (Operators-add_5u_5u(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/add_15 (Operators-add_5u_5u(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/bps_i_10 (Primitives-VERIFIC_OR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/bps_i_11 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/bps_i_12 (Primitives-VERIFIC_OR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/bps_i_13 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/bps_i_4 (Primitives-VERIFIC_OR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/bps_i_6 (Primitives-VERIFIC_OR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/bps_i_7 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/bps_i_8 (Primitives-VERIFIC_OR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/buf_16 (Operators-buf_5(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/buf_21 (Operators-buf_5(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/buf_22 (Operators-buf_5(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/buf_23 (Operators-buf_10(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data[0] (Operators-wide_dff_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data[10] (Operators-wide_dff_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data[11] (Operators-wide_dff_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data[12] (Operators-wide_dff_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data[13] (Operators-wide_dff_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data[14] (Operators-wide_dff_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data[15] (Operators-wide_dff_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data[1] (Operators-wide_dff_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data[2] (Operators-wide_dff_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data[3] (Operators-wide_dff_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data[4] (Operators-wide_dff_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data[5] (Operators-wide_dff_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data[6] (Operators-wide_dff_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data[7] (Operators-wide_dff_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data[8] (Operators-wide_dff_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data[9] (Operators-wide_dff_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/bps_i_3 (Primitives-VERIFIC_X(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/buf_10 (Operators-buf_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/buf_11 (Operators-buf_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/buf_12 (Operators-buf_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/buf_13 (Operators-buf_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/buf_14 (Operators-buf_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/buf_15 (Operators-buf_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/buf_16 (Operators-buf_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/buf_17 (Operators-buf_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/buf_18 (Operators-buf_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/buf_19 (Operators-buf_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/buf_4 (Operators-buf_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/buf_5 (Operators-buf_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/buf_53 (Operators-buf_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/buf_6 (Operators-buf_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/buf_7 (Operators-buf_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/buf_8 (Operators-buf_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/buf_9 (Operators-buf_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/mux_20 (Operators-mux_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/mux_21 (Operators-mux_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/mux_22 (Operators-mux_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/mux_23 (Operators-mux_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/mux_24 (Operators-mux_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/mux_25 (Operators-mux_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/mux_26 (Operators-mux_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/mux_27 (Operators-mux_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/mux_28 (Operators-mux_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/mux_29 (Operators-mux_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/mux_30 (Operators-mux_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/mux_31 (Operators-mux_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/mux_32 (Operators-mux_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/mux_33 (Operators-mux_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/mux_34 (Operators-mux_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/mux_35 (Operators-mux_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/mux_52 (Operators-wide_mux_4_128(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/LessThan_33 (Operators-LessThan_5u_5u(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_10 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_11 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_12 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_16 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_17 (Primitives-VERIFIC_AND(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_18 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_21 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_24 (Primitives-VERIFIC_INV(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_25 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_26 (Primitives-VERIFIC_OR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_27 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_28 (Primitives-VERIFIC_OR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_29 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_30 (Primitives-VERIFIC_OR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_31 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_32 (Primitives-VERIFIC_OR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_34 (Primitives-VERIFIC_AND(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_35 (Primitives-VERIFIC_AND(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_40 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/buf_5 (Operators-buf_4(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/buf_7 (Operators-buf_5(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/equal_8 (Operators-equal_5(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_102 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_105 (Primitives-VERIFIC_AND(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_106 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_111 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_115 (Primitives-VERIFIC_INV(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_116 (Primitives-VERIFIC_OR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_13 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_14 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_15 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_16 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_17 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_18 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_19 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_196 (Primitives-VERIFIC_AND(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_197 (Primitives-VERIFIC_AND(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_198 (Primitives-VERIFIC_AND(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_199 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_20 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_203 (Primitives-VERIFIC_AND(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_204 (Primitives-VERIFIC_INV(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_205 (Primitives-VERIFIC_AND(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_206 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_207 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_208 (Primitives-VERIFIC_INV(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_209 (Primitives-VERIFIC_AND(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_21 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_210 (Primitives-VERIFIC_AND(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_211 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_212 (Primitives-VERIFIC_INV(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_213 (Primitives-VERIFIC_AND(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_214 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_218 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_219 (Primitives-VERIFIC_AND(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_220 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_221 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_40 (Primitives-VERIFIC_OR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_41 (Primitives-VERIFIC_OR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_42 (Primitives-VERIFIC_OR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_43 (Primitives-VERIFIC_OR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_44 (Primitives-VERIFIC_OR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_45 (Primitives-VERIFIC_OR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_46 (Primitives-VERIFIC_OR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_47 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_49 (Primitives-VERIFIC_INV(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_50 (Primitives-VERIFIC_INV(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_51 (Primitives-VERIFIC_INV(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_52 (Primitives-VERIFIC_AND(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_53 (Primitives-VERIFIC_AND(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_54 (Primitives-VERIFIC_AND(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_55 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_70 (Primitives-VERIFIC_AND(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_76 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_77 (Primitives-VERIFIC_INV(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_78 (Primitives-VERIFIC_AND(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_79 (Primitives-VERIFIC_OR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_80 (Primitives-VERIFIC_AND(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/bps_i_81 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_RX_I/buf_229 (Operators-buf_32(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/PrioSelect_29 (Operators-PrioSelect_2(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/add_14 (Operators-add_5u_5u(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/add_15 (Operators-add_5u_5u(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/bps_i_10 (Primitives-VERIFIC_OR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/bps_i_11 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/bps_i_12 (Primitives-VERIFIC_OR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/bps_i_13 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/bps_i_4 (Primitives-VERIFIC_OR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/bps_i_5 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/bps_i_6 (Primitives-VERIFIC_OR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/bps_i_7 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/bps_i_8 (Primitives-VERIFIC_OR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/bps_i_9 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/buf_16 (Operators-buf_5(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/buf_21 (Operators-buf_5(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/buf_22 (Operators-buf_5(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/buf_23 (Operators-buf_10(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data[10] (Operators-wide_dff_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data[11] (Operators-wide_dff_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data[12] (Operators-wide_dff_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data[13] (Operators-wide_dff_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data[14] (Operators-wide_dff_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data[15] (Operators-wide_dff_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data[1] (Operators-wide_dff_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data[2] (Operators-wide_dff_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data[3] (Operators-wide_dff_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data[4] (Operators-wide_dff_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data[5] (Operators-wide_dff_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data[6] (Operators-wide_dff_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data[7] (Operators-wide_dff_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data[8] (Operators-wide_dff_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data[9] (Operators-wide_dff_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/buf_10 (Operators-buf_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/buf_11 (Operators-buf_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/buf_12 (Operators-buf_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/buf_13 (Operators-buf_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/buf_14 (Operators-buf_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/buf_15 (Operators-buf_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/buf_16 (Operators-buf_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/buf_17 (Operators-buf_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/buf_18 (Operators-buf_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/buf_19 (Operators-buf_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/buf_5 (Operators-buf_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/buf_53 (Operators-buf_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/buf_6 (Operators-buf_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/buf_7 (Operators-buf_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/buf_8 (Operators-buf_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/buf_9 (Operators-buf_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/mux_21 (Operators-mux_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/mux_22 (Operators-mux_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/mux_23 (Operators-mux_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/mux_24 (Operators-mux_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/mux_25 (Operators-mux_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/mux_26 (Operators-mux_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/mux_27 (Operators-mux_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/mux_28 (Operators-mux_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/mux_29 (Operators-mux_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/mux_30 (Operators-mux_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/mux_31 (Operators-mux_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/mux_32 (Operators-mux_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/mux_33 (Operators-mux_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/mux_34 (Operators-mux_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/mux_35 (Operators-mux_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/mux_52 (Operators-wide_mux_4_128(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/LessThan_33 (Operators-LessThan_5u_5u(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_10 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_11 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_12 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_16 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_17 (Primitives-VERIFIC_AND(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_18 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_21 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_24 (Primitives-VERIFIC_INV(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_25 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_26 (Primitives-VERIFIC_OR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_27 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_28 (Primitives-VERIFIC_OR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_29 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_30 (Primitives-VERIFIC_OR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_31 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_32 (Primitives-VERIFIC_OR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_34 (Primitives-VERIFIC_AND(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_35 (Primitives-VERIFIC_AND(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_4 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_40 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/buf_5 (Operators-buf_4(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/buf_7 (Operators-buf_5(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/equal_8 (Operators-equal_5(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_100 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_101 (Primitives-VERIFIC_INV(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_102 (Primitives-VERIFIC_AND(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_103 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_106 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_107 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_109 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_25 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_26 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_28 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_33 (Primitives-VERIFIC_INV(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_34 (Primitives-VERIFIC_AND(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_35 (Primitives-VERIFIC_OR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_36 (Primitives-VERIFIC_AND(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_37 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_41 (Primitives-VERIFIC_INV(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_42 (Primitives-VERIFIC_AND(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_43 (Primitives-VERIFIC_OR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_44 (Primitives-VERIFIC_AND(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_45 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_61 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_63 (Primitives-VERIFIC_AND(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_64 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_68 (Primitives-VERIFIC_MUX(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_70 (Primitives-VERIFIC_MUX(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_71 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_72 (Primitives-VERIFIC_MUX(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_73 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_74 (Primitives-VERIFIC_MUX(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_75 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_76 (Primitives-VERIFIC_MUX(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_77 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_78 (Primitives-VERIFIC_MUX(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_79 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_80 (Primitives-VERIFIC_MUX(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_81 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_82 (Primitives-VERIFIC_MUX(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_83 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_85 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_90 (Primitives-VERIFIC_OR(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_91 (Primitives-VERIFIC_INV(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_92 (Primitives-VERIFIC_AND(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_93 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_96 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_97 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_98 (Primitives-VERIFIC_INV(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/bps_i_99 (Primitives-VERIFIC_AND(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/buf_110 (Operators-buf_8(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/buf_113 (Operators-buf_6(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/buf_115 (Operators-buf_32(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/buf_48 (Operators-buf_3(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/equal_59 (Operators-equal_3(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/prio_select_112 (Operators-wide_prio_select_2_6(INTERFACE))
		UARTLITE_CORE_I/UARTLITE_TX_I/sub_50 (Operators-sub_4(INTERFACE))
		UARTLITE_CORE_I/bps_i_12 (Primitives-VERIFIC_INV(INTERFACE))
		UARTLITE_CORE_I/bps_i_13 (Primitives-VERIFIC_AND(INTERFACE))
		UARTLITE_CORE_I/bps_i_14 (Primitives-VERIFIC_AND(INTERFACE))
		UARTLITE_CORE_I/bps_i_15 (Primitives-VERIFIC_OR(INTERFACE))
		UARTLITE_CORE_I/bps_i_16 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		UARTLITE_CORE_I/bps_i_22 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/bps_i_23 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/bps_i_28 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/bps_i_54 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/bps_i_55 (Primitives-VERIFIC_MUX(INTERFACE))
		UARTLITE_CORE_I/bps_i_60 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/bps_i_61 (Primitives-VERIFIC_MUX(INTERFACE))
		UARTLITE_CORE_I/bps_i_65 (Primitives-VERIFIC_INV(INTERFACE))
		UARTLITE_CORE_I/bps_i_66 (Primitives-VERIFIC_AND(INTERFACE))
		UARTLITE_CORE_I/bps_i_67 (Primitives-VERIFIC_INV(INTERFACE))
		UARTLITE_CORE_I/bps_i_68 (Primitives-VERIFIC_AND(INTERFACE))
		UARTLITE_CORE_I/bps_i_69 (Primitives-VERIFIC_OR(INTERFACE))
		UARTLITE_CORE_I/bps_i_70 (Primitives-VERIFIC_AND(INTERFACE))
		UARTLITE_CORE_I/bps_i_71 (Primitives-VERIFIC_BUF(INTERFACE))
		UARTLITE_CORE_I/buf_77 (Operators-buf_8(INTERFACE))
		UARTLITE_CORE_I/buf_87 (Operators-buf_16(INTERFACE))
		UARTLITE_CORE_I/buf_88 (Operators-buf_6(INTERFACE))
		UARTLITE_CORE_I/prio_select_86 (Operators-wide_prio_select_2_16(INTERFACE))
		bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		buf_6 (Operators-buf_24(INTERFACE))
E-ELAB-1027: Module: 'dummy' cannot open file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/Results/axi_uartlite_v2_0_21-\axi_uartlite_c_family=_spartan7__c_s_axi_aclk_freq_hz=81247969_c_baudrate=115200__1_8_\-RTL-GreyCell.v'
I-BPS-0799: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd(87): Module: 'lib_pkg_v1_0_2-lib_pkg' Automatically extracting Grey Cell model from module: lib_pkg_v1_0_2-lib_pkg.
I-BPS-0800: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd(87): Module: 'lib_pkg_v1_0_2-lib_pkg' Grey Cell Extraction:
	0 instances flattened.
	Objects deleted:
		_Z (Primitives-VERIFIC_Z(INTERFACE))
		bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
		bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		bps_i_3 (Primitives-VERIFIC_X(INTERFACE))
--ELAB-1030: Module: 'dummy' Writing netlist 'lib_pkg' to Verilog file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/Results/lib_pkg_v1_0_2-lib_pkg-GreyCell.v'
I-BPS-0799: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(3116): Module: 'lmb_bram_if_cntlr_v4_0_15-\lmb_bram_if_cntlr(c_family="spartan7",c_highaddr=XX"0000000000001FFF",c_baseaddr=XX"0000000000000000",c_mask=XX"00000000C0000000",c_interconnect=0)(1,8)(0,31)(0,31)\(imp)' Automatically extracting Grey Cell model from module: lmb_bram_if_cntlr_v4_0_15-\lmb_bram_if_cntlr(c_family="spartan7",c_highaddr=XX"0000000000001FFF",c_baseaddr=XX"0000000000000000",c_mask=XX"00000000C0000000",c_interconnect=0)(1,8)(0,31)(0,31)\(imp).
I-BPS-0800: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(3116): Module: 'lmb_bram_if_cntlr_v4_0_15-\lmb_bram_if_cntlr(c_family="spartan7",c_highaddr=XX"0000000000001FFF",c_baseaddr=XX"0000000000000000",c_mask=XX"00000000C0000000",c_interconnect=0)(1,8)(0,31)(0,31)\(imp)' Grey Cell Extraction:
	2 instances flattened.
	Objects deleted:
		bps_i_30 (Primitives-VERIFIC_BUF(INTERFACE))
		lmb_mux_I/buf_22 (Operators-buf_7(INTERFACE))
		lmb_mux_I/one_lmb.pselect_mask_lmb/buf_12 (Operators-buf_31(INTERFACE))
E-ELAB-1027: Module: 'dummy' cannot open file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/Results/lmb_bram_if_cntlr_v4_0_15-\lmb_bram_if_cntlr_c_family=_spartan7__c_highaddr=XX_0000000000001FFF__c_baseaddr=XX_0000000000000000__c_mask=XX_00000000C0000000__c_interconnect=0__1_8__0_31__0_31_\-imp-GreyCell.v'
I-BPS-0799: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(3116): Module: 'lmb_bram_if_cntlr_v4_0_15-\lmb_bram_if_cntlr(c_family="spartan7",c_highaddr=XX"0000000000001FFF",c_baseaddr=XX"0000000000000000",c_mask=XX"0000000080000000",c_interconnect=0)(1,8)(0,31)(0,31)\(imp)' Automatically extracting Grey Cell model from module: lmb_bram_if_cntlr_v4_0_15-\lmb_bram_if_cntlr(c_family="spartan7",c_highaddr=XX"0000000000001FFF",c_baseaddr=XX"0000000000000000",c_mask=XX"0000000080000000",c_interconnect=0)(1,8)(0,31)(0,31)\(imp).
I-BPS-0800: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd(3116): Module: 'lmb_bram_if_cntlr_v4_0_15-\lmb_bram_if_cntlr(c_family="spartan7",c_highaddr=XX"0000000000001FFF",c_baseaddr=XX"0000000000000000",c_mask=XX"0000000080000000",c_interconnect=0)(1,8)(0,31)(0,31)\(imp)' Grey Cell Extraction:
	2 instances flattened.
	Objects deleted:
		bps_i_30 (Primitives-VERIFIC_BUF(INTERFACE))
		lmb_mux_I/buf_22 (Operators-buf_7(INTERFACE))
		lmb_mux_I/one_lmb.pselect_mask_lmb/buf_10 (Operators-buf_31(INTERFACE))
E-ELAB-1027: Module: 'dummy' cannot open file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/Results/lmb_bram_if_cntlr_v4_0_15-\lmb_bram_if_cntlr_c_family=_spartan7__c_highaddr=XX_0000000000001FFF__c_baseaddr=XX_0000000000000000__c_mask=XX_0000000080000000__c_interconnect=0__1_8__0_31__0_31_\-imp-GreyCell.v'
I-BPS-0799: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd(92): Module: 'lmb_v10_v3_0_9-\lmb_v10(c_lmb_num_slaves=1)\(IMP)' Automatically extracting Grey Cell model from module: lmb_v10_v3_0_9-\lmb_v10(c_lmb_num_slaves=1)\(IMP).
I-BPS-0800: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd(92): Module: 'lmb_v10_v3_0_9-\lmb_v10(c_lmb_num_slaves=1)\(IMP)' Grey Cell Extraction:
	2 instances flattened.
	Objects deleted:
		POR_FF_I/F4/bps_i_18 (Primitives-VERIFIC_BUF(INTERFACE))
		POR_FF_I/F4/bps_i_19 (Primitives-VERIFIC_XOR(INTERFACE))
		POR_FF_I/F4/bps_i_20 (Primitives-VERIFIC_BUF(INTERFACE))
		POR_FF_I/F4/bps_i_6 (Primitives-VERIFIC_BUF(INTERFACE))
		POR_FF_I/F4/bps_i_7 (Primitives-VERIFIC_BUF(INTERFACE))
		POR_FF_I/bps_i_2 (Primitives-VERIFIC_PWR(INTERFACE))
		bps_i_1 (Primitives-VERIFIC_GND(INTERFACE))
E-ELAB-1027: Module: 'dummy' cannot open file 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/Results/lmb_v10_v3_0_9-\lmb_v10_c_lmb_num_slaves=1_\-IMP-GreyCell.v'
--BPS-0730: Status: Finished Running static design modifications.
--BPS-0730: Status: Running elaboration tree analysis.
--BPS-0730: Status: Finished Running elaboration tree analysis.
--BPS-0730: Status: BPS VDB file C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/Results/bluepearl.bpsvdb exists. Creating back-up copy in C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/Results/bluepearl.bpsvdb.bak
--BPS-0729: Status: Running final elaboration on 'design_1_wrapper(STRUCTURE)'
--BPS-0729: Status: Final Elaboration of Netlist on 'design_1_wrapper(STRUCTURE)'
--BPS-0729: Status: Final Elaboration of Netlist on 'design_1_default(STRUCTURE)'
--BPS-0729: Status: Final Elaboration of Netlist on 'design_1_CAM_interface_0_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'CAM_interface_default'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'CAM_interface_default'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'design_1_CAM_interface_0_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'design_1_axi_iic_0_0_default(design_1_axi_iic_0_0_arch)'
--BPS-0729: Status: Final Elaboration of Netlist on 'axi_iic_v2_0_20-\axi_iic(c_family="spartan7",c_iic_freq=10000,c_s_axi_aclk_freq_hz=81247969,c_default_value=XX"00")(1,8)\(RTL)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'axi_iic_v2_0_20-\axi_iic(c_family="spartan7",c_iic_freq=10000,c_s_axi_aclk_freq_hz=81247969,c_default_value=XX"00")(1,8)\(RTL)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'design_1_axi_iic_0_0_default(design_1_axi_iic_0_0_arch)'
--BPS-0729: Status: Final Elaboration of Netlist on 'design_1_axi_intc_0_0_default(design_1_axi_intc_0_0_arch)'
--BPS-0729: Status: Final Elaboration of Netlist on 'axi_intc_v4_1_11-\axi_intc(c_family="spartan7",c_instance="design_1_axi_intc_0_0",c_num_intr_inputs=1,c_kind_of_intr=XX"FFFFFFFE",c_async_intr=XX"FFFFFFFE")(1,8)(1,21)\(imp)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'axi_intc_v4_1_11-\axi_intc(c_family="spartan7",c_instance="design_1_axi_intc_0_0",c_num_intr_inputs=1,c_kind_of_intr=XX"FFFFFFFE",c_async_intr=XX"FFFFFFFE")(1,8)(1,21)\(imp)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'design_1_axi_intc_0_0_default(design_1_axi_intc_0_0_arch)'
--BPS-0729: Status: Final Elaboration of Netlist on 'design_1_axi_interconnect_0_0_default(STRUCTURE)'
--BPS-0729: Status: Final Elaboration of Netlist on 'm00_couplers_imp_1CA5Z32_default(STRUCTURE)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'm00_couplers_imp_1CA5Z32_default(STRUCTURE)'
--BPS-0729: Status: Final Elaboration of Netlist on 'm01_couplers_imp_I4GRPB_default(STRUCTURE)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'm01_couplers_imp_I4GRPB_default(STRUCTURE)'
--BPS-0729: Status: Final Elaboration of Netlist on 'm02_couplers_imp_1BOGR4T_default(STRUCTURE)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'm02_couplers_imp_1BOGR4T_default(STRUCTURE)'
--BPS-0729: Status: Final Elaboration of Netlist on 'm03_couplers_imp_J0G1J0_default(STRUCTURE)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'm03_couplers_imp_J0G1J0_default(STRUCTURE)'
--BPS-0729: Status: Final Elaboration of Netlist on 'm04_couplers_imp_19YU2FS_default(STRUCTURE)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'm04_couplers_imp_19YU2FS_default(STRUCTURE)'
--BPS-0729: Status: Final Elaboration of Netlist on 's00_couplers_imp_O7FAN0_default(STRUCTURE)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 's00_couplers_imp_O7FAN0_default(STRUCTURE)'
--BPS-0729: Status: Final Elaboration of Netlist on 'design_1_xbar_0'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'design_1_xbar_0'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'design_1_axi_interconnect_0_0_default(STRUCTURE)'
--BPS-0729: Status: Final Elaboration of Netlist on 'design_1_axi_smc_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'bd_afc3'
--BPS-0729: Status: Final Elaboration of Netlist on 'clk_map_imp_5Y9LOC'
--BPS-0729: Status: Final Elaboration of Netlist on 'bd_afc3_one_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'xlconstant_v1_1_5_xlconstant(CONST_WIDTH=1,CONST_VAL='H1)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'xlconstant_v1_1_5_xlconstant(CONST_WIDTH=1,CONST_VAL='H1)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'bd_afc3_one_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'bd_afc3_psr_aclk_0_default(bd_afc3_psr_aclk_0_arch)'
--BPS-0729: Status: Final Elaboration of Netlist on 'proc_sys_reset_v5_0_12-\proc_sys_reset(c_family="spartan7",c_aux_rst_width=1,c_aux_reset_high='0')(1,8)\(imp)'
--BPS-0729: Status: Final Elaboration of Netlist on 'proc_sys_reset_v5_0_12-\lpf(c_ext_rst_width=4,c_aux_rst_width=1,c_ext_reset_high='0',c_aux_reset_high='0')\(imp)'
--BPS-0729: Status: Final Elaboration of Netlist on 'lib_cdc_v1_0_2-\cdc_sync(c_vector_width=2,c_mtbf_stages=4)\(implementation)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'lib_cdc_v1_0_2-\cdc_sync(c_vector_width=2,c_mtbf_stages=4)\(implementation)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'proc_sys_reset_v5_0_12-\lpf(c_ext_rst_width=4,c_aux_rst_width=1,c_ext_reset_high='0',c_aux_reset_high='0')\(imp)'
--BPS-0729: Status: Final Elaboration of Netlist on 'proc_sys_reset_v5_0_12-sequence_psr_default(imp)'
--BPS-0729: Status: Final Elaboration of Netlist on 'proc_sys_reset_v5_0_12-\upcnt_n(c_size=6)\(imp)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'proc_sys_reset_v5_0_12-\upcnt_n(c_size=6)\(imp)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'proc_sys_reset_v5_0_12-sequence_psr_default(imp)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'proc_sys_reset_v5_0_12-\proc_sys_reset(c_family="spartan7",c_aux_rst_width=1,c_aux_reset_high='0')(1,8)\(imp)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'bd_afc3_psr_aclk_0_default(bd_afc3_psr_aclk_0_arch)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'clk_map_imp_5Y9LOC'
--BPS-0729: Status: Final Elaboration of Netlist on 'm00_exit_pipeline_imp_1TZX5BB'
--BPS-0729: Status: Final Elaboration of Netlist on 'bd_afc3_m00e_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'sc_exit_v1_0_7_top(C_FAMILY="spartan7",C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4'B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'bd_afc3_m00e_0'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'm00_exit_pipeline_imp_1TZX5BB'
--BPS-0729: Status: Final Elaboration of Netlist on 'm00_nodes_imp_1GOYQYZ'
--BPS-0729: Status: Final Elaboration of Netlist on 'bd_afc3_m00arn_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'bd_afc3_m00arn_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'bd_afc3_m00awn_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'bd_afc3_m00awn_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'bd_afc3_m00bn_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'bd_afc3_m00bn_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'bd_afc3_m00rn_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'bd_afc3_m00rn_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'bd_afc3_m00wn_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=64'H0000001000000010,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'bd_afc3_m00wn_0'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'm00_nodes_imp_1GOYQYZ'
--BPS-0729: Status: Final Elaboration of Netlist on 'bd_afc3_m00s2a_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'bd_afc3_m00s2a_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'bd_afc3_s00a2s_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'bd_afc3_s00a2s_0'
--BPS-0729: Status: Final Elaboration of Netlist on 's00_entry_pipeline_imp_USCCV8'
--BPS-0729: Status: Final Elaboration of Netlist on 'bd_afc3_s00mmu_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'sc_mmu_v1_0_6_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING=1'H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64'H0000000080000000,C_SEG_SIZE_ARRAY=32'H0000001c,C_SEG_SEP_ROUTE_ARRAY=64'H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1'H1,C_SEG_SUPPORTS_WRITE_ARRAY=1'H1,C_SEG_SECURE_READ_ARRAY=1'B0,C_SEG_SECURE_WRITE_ARRAY=1'B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1'B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'bd_afc3_s00mmu_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'bd_afc3_s00sic_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1'H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32'H00000080,C_SEP_RDATA_WIDTH_ARRAY=32'H00000080,C_SEP_PROTOCOL_ARRAY=32'H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32'H00000080,C_MSC_RDATA_WIDTH_ARRAY=32'H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'bd_afc3_s00sic_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'bd_afc3_s00tr_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'bd_afc3_s00tr_0'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 's00_entry_pipeline_imp_USCCV8'
--BPS-0729: Status: Final Elaboration of Netlist on 's00_nodes_imp_Y7M43I'
--BPS-0729: Status: Final Elaboration of Netlist on 'bd_afc3_sarn_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'bd_afc3_sarn_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'bd_afc3_sawn_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'bd_afc3_sawn_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'bd_afc3_sbn_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'bd_afc3_sbn_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'bd_afc3_srn_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32'H00000010,C_M_NUM_BYTES_ARRAY=64'H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'bd_afc3_srn_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'bd_afc3_swn_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'sc_node_v1_0_9_top(C_FAMILY="spartan7",C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8'H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=32'H00000004,C_M_NUM_BYTES_ARRAY=32'H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'bd_afc3_swn_0'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 's00_nodes_imp_Y7M43I'
--BPS-0729: Status: Final Elaboration of Netlist on 'bd_afc3_s01a2s_0'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'bd_afc3_s01a2s_0'
--BPS-0729: Status: Final Elaboration of Netlist on 's01_entry_pipeline_imp_1W4H5O0'
--BPS-0729: Status: Final Elaboration of Netlist on 'bd_afc3_s01mmu_0'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'bd_afc3_s01mmu_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'bd_afc3_s01sic_0'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'bd_afc3_s01sic_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'bd_afc3_s01tr_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'sc_transaction_regulator_v1_0_7_top(C_FAMILY="spartan7",C_IS_CASCADED=0,C_ENABLE_PIPELINING='H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'bd_afc3_s01tr_0'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 's01_entry_pipeline_imp_1W4H5O0'
--BPS-0729: Status: Final Elaboration of Netlist on 's01_nodes_imp_1RW0SI0'
--BPS-0729: Status: Final Elaboration of Netlist on 'bd_afc3_sarn_1'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'bd_afc3_sarn_1'
--BPS-0729: Status: Final Elaboration of Netlist on 'bd_afc3_srn_1'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'bd_afc3_srn_1'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 's01_nodes_imp_1RW0SI0'
--BPS-0729: Status: Final Elaboration of Netlist on 'switchboards_imp_4N4PBE'
--BPS-0729: Status: Final Elaboration of Netlist on 'bd_afc3_arsw_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=138,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=138,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'bd_afc3_arsw_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'bd_afc3_awsw_0'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'bd_afc3_awsw_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'bd_afc3_bsw_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=6,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=1,C_NUM_MI=2,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=6,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=1,C_NUM_MI=2,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'bd_afc3_bsw_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'bd_afc3_rsw_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=148,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=1,C_NUM_MI=2,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=148,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=1,C_NUM_MI=2,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'bd_afc3_rsw_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'bd_afc3_wsw_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=160,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=160,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2'B11)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'bd_afc3_wsw_0'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'switchboards_imp_4N4PBE'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'bd_afc3'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'design_1_axi_smc_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'design_1_axi_uartlite_0_0_default(design_1_axi_uartlite_0_0_arch)'
--BPS-0729: Status: Final Elaboration of Netlist on 'axi_uartlite_v2_0_21-\axi_uartlite(c_family="spartan7",c_s_axi_aclk_freq_hz=81247969,c_baudrate=115200)(1,8)\(RTL)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'axi_uartlite_v2_0_21-\axi_uartlite(c_family="spartan7",c_s_axi_aclk_freq_hz=81247969,c_baudrate=115200)(1,8)\(RTL)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'design_1_axi_uartlite_0_0_default(design_1_axi_uartlite_0_0_arch)'
--BPS-0729: Status: Final Elaboration of Netlist on 'design_1_axis_data_fifo_0_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'axis_data_fifo_v1_1_18_axis_data_fifo(C_FAMILY="spartan7",C_AXIS_TDATA_WIDTH=24,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TUSER_WIDTH=1,C_AXIS_SIGNAL_SET='B00000000000000000000000011111111,C_FIFO_DEPTH=16384,C_FIFO_MODE=1,C_IS_ACLK_ASYNC=0,C_SYNCHRONIZER_STAGE=2,C_ACLKEN_CONV_MODE=0)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'axis_data_fifo_v1_1_18_axis_data_fifo(C_FAMILY="spartan7",C_AXIS_TDATA_WIDTH=24,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TUSER_WIDTH=1,C_AXIS_SIGNAL_SET='B00000000000000000000000011111111,C_FIFO_DEPTH=16384,C_FIFO_MODE=1,C_IS_ACLK_ASYNC=0,C_SYNCHRONIZER_STAGE=2,C_ACLKEN_CONV_MODE=0)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'design_1_axis_data_fifo_0_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'design_1_clk_wiz_0_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'design_1_clk_wiz_0_0_clk_wiz'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'design_1_clk_wiz_0_0_clk_wiz'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'design_1_clk_wiz_0_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'design_1_mdm_1_0'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'design_1_mdm_1_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'design_1_microblaze_0_0'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'design_1_microblaze_0_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'microblaze_0_local_memory_imp_1K0VQXK_default(STRUCTURE)'
--BPS-0729: Status: Final Elaboration of Netlist on 'design_1_dlmb_bram_if_cntlr_0_default(design_1_dlmb_bram_if_cntlr_0_arch)'
--BPS-0729: Status: Final Elaboration of Netlist on 'lmb_bram_if_cntlr_v4_0_15-\lmb_bram_if_cntlr(c_family="spartan7",c_highaddr=XX"0000000000001FFF",c_baseaddr=XX"0000000000000000",c_mask=XX"00000000C0000000",c_interconnect=0)(1,8)(0,31)(0,31)\(imp)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'lmb_bram_if_cntlr_v4_0_15-\lmb_bram_if_cntlr(c_family="spartan7",c_highaddr=XX"0000000000001FFF",c_baseaddr=XX"0000000000000000",c_mask=XX"00000000C0000000",c_interconnect=0)(1,8)(0,31)(0,31)\(imp)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'design_1_dlmb_bram_if_cntlr_0_default(design_1_dlmb_bram_if_cntlr_0_arch)'
--BPS-0729: Status: Final Elaboration of Netlist on 'design_1_dlmb_v10_0_default(design_1_dlmb_v10_0_arch)'
--BPS-0729: Status: Final Elaboration of Netlist on 'lmb_v10_v3_0_9-\lmb_v10(c_lmb_num_slaves=1)\(IMP)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'lmb_v10_v3_0_9-\lmb_v10(c_lmb_num_slaves=1)\(IMP)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'design_1_dlmb_v10_0_default(design_1_dlmb_v10_0_arch)'
--BPS-0729: Status: Final Elaboration of Netlist on 'design_1_ilmb_bram_if_cntlr_0_default(design_1_ilmb_bram_if_cntlr_0_arch)'
--BPS-0729: Status: Final Elaboration of Netlist on 'lmb_bram_if_cntlr_v4_0_15-\lmb_bram_if_cntlr(c_family="spartan7",c_highaddr=XX"0000000000001FFF",c_baseaddr=XX"0000000000000000",c_mask=XX"0000000080000000",c_interconnect=0)(1,8)(0,31)(0,31)\(imp)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'lmb_bram_if_cntlr_v4_0_15-\lmb_bram_if_cntlr(c_family="spartan7",c_highaddr=XX"0000000000001FFF",c_baseaddr=XX"0000000000000000",c_mask=XX"0000000080000000",c_interconnect=0)(1,8)(0,31)(0,31)\(imp)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'design_1_ilmb_bram_if_cntlr_0_default(design_1_ilmb_bram_if_cntlr_0_arch)'
--BPS-0729: Status: Final Elaboration of Netlist on 'design_1_ilmb_v10_0_default(design_1_ilmb_v10_0_arch)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'design_1_ilmb_v10_0_default(design_1_ilmb_v10_0_arch)'
--BPS-0729: Status: Final Elaboration of Netlist on 'design_1_lmb_bram_0'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'design_1_lmb_bram_0'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'microblaze_0_local_memory_imp_1K0VQXK_default(STRUCTURE)'
--BPS-0729: Status: Final Elaboration of Netlist on 'design_1_mig_7series_0_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'design_1_mig_7series_0_0_mig_default'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_iodelay_ctrl(TCQ=100,IODELAY_GRP0="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",IODELAY_GRP1="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1",REFCLK_TYPE="NO_BUFFER",SYSCLK_TYPE="NO_BUFFER",SYS_RST_PORT="FALSE",RST_ACT_LOW=1,DIFF_TERM_REFCLK="TRUE",FPGA_SPEED_GRADE=1,REF_CLK_MMCM_IODELAY_CTRL="FALSE")'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_iodelay_ctrl(TCQ=100,IODELAY_GRP0="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",IODELAY_GRP1="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1",REFCLK_TYPE="NO_BUFFER",SYSCLK_TYPE="NO_BUFFER",SYS_RST_PORT="FALSE",RST_ACT_LOW=1,DIFF_TERM_REFCLK="TRUE",FPGA_SPEED_GRADE=1,REF_CLK_MMCM_IODELAY_CTRL="FALSE")'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_clk_ibuf(SYSCLK_TYPE="NO_BUFFER",DIFF_TERM_SYSCLK="TRUE")'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_clk_ibuf(SYSCLK_TYPE="NO_BUFFER",DIFF_TERM_SYSCLK="TRUE")'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_tempmon(TCQ=100,TEMP_MON_CONTROL="INTERNAL",XADC_CLK_PERIOD=5000,tTEMPSAMPLE=10000000)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_tempmon(TCQ=100,TEMP_MON_CONTROL="INTERNAL",XADC_CLK_PERIOD=5000,tTEMPSAMPLE=10000000)'
--BPS-0729: Status: Final Elaboration of Netlist on '\mig_7series_v4_1_infrastructure(TCQ=100,CLKIN_PERIOD=10000,nCK_PER_CLK=4,SYSCLK_TYPE="NO_BUFFER",UI_EXTRA_CLOCKS="TRUE",CLKFBOUT_MULT=13,DIVCLK_DIVIDE=1,CLKOUT0_PHASE=0.0,CLKOUT0_DIVIDE=2,CLKOUT1_DIVIDE=4,CLKOUT2_DIVIDE=64,CLKOUT3_DIVIDE=16,MMCM_VCO=649,MMCM_MULT_F=8,MMCM_DIVCLK_DIVIDE=1,MMCM_CLKOUT0_EN="TRUE",MMCM_CLKOUT1_EN="FALSE",MMCM_CLKOUT2_EN="FALSE",MMCM_CLKOUT3_EN="FALSE",MMCM_CLKOUT4_EN="FALSE",MMCM_CLKOUT0_DIVIDE=3.25,MMCM_CLKOUT1_DIVIDE=1,MMCM_CLKOUT2_DIVIDE=1,MMCM_CLKOUT3_DIVIDE=1,MMCM_CLKOUT4_DIVIDE=1,RST_ACT_LOW=1,tCK=3077,MEM_TYPE="DDR3")\'
--BPS-0729: Status: Finished Final Elaboration of Netlist on '\mig_7series_v4_1_infrastructure(TCQ=100,CLKIN_PERIOD=10000,nCK_PER_CLK=4,SYSCLK_TYPE="NO_BUFFER",UI_EXTRA_CLOCKS="TRUE",CLKFBOUT_MULT=13,DIVCLK_DIVIDE=1,CLKOUT0_PHASE=0.0,CLKOUT0_DIVIDE=2,CLKOUT1_DIVIDE=4,CLKOUT2_DIVIDE=64,CLKOUT3_DIVIDE=16,MMCM_VCO=649,MMCM_MULT_F=8,MMCM_DIVCLK_DIVIDE=1,MMCM_CLKOUT0_EN="TRUE",MMCM_CLKOUT1_EN="FALSE",MMCM_CLKOUT2_EN="FALSE",MMCM_CLKOUT3_EN="FALSE",MMCM_CLKOUT4_EN="FALSE",MMCM_CLKOUT0_DIVIDE=3.25,MMCM_CLKOUT1_DIVIDE=1,MMCM_CLKOUT2_DIVIDE=1,MMCM_CLKOUT3_DIVIDE=1,MMCM_CLKOUT4_DIVIDE=1,RST_ACT_LOW=1,tCK=3077,MEM_TYPE="DDR3")\'
--BPS-0729: Status: Final Elaboration of Netlist on '\mig_7series_v4_1_memc_ui_top_axi(TCQ=100,DDR3_VDD_OP_VOLT="135",PAYLOAD_WIDTH=16,ADDR_CMD_MODE="1T",AL="0",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",BURST_TYPE="SEQ",CA_MIRROR="OFF",CK_WIDTH=1,CL=5,COL_WIDTH=10,CMD_PIPE_PLUS1="ON",CS_WIDTH=1,CKE_WIDTH=1,CWL=5,DATA_WIDTH=16,DATA_BUF_ADDR_WIDTH=5,DM_WIDTH=2,DQ_CNT_WIDTH=4,DQ_WIDTH=16,DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_TYPE="DDR3",DRAM_WIDTH=8,ECC="OFF",ECC_WIDTH=0,ECC_TEST="OFF",MC_ERR_ADDR_WIDTH=28,MASTER_PHY_CTL=0,nAL=0,nBANK_MACHS=4,nCK_PER_CLK=4,nCS_PER_RANK=1,ORDERING="NORM",IBUF_LPWR_MODE="OFF",BANK_TYPE="HR_IO",DATA_IO_PRIM_TYPE="HR_LP",DATA_IO_IDLE_PWRDWN="ON",IODELAY_GRP0="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",IODELAY_GRP1="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1",FPGA_SPEED_GRADE=1,OUTPUT_DRV="LOW",REG_CTRL="OFF",RTT_NOM="40",RTT_WR="OFF",STARVE_LIMIT=2,tCK=3077,tCKE=5625,tFAW=45000,tPRDI=1000000,tRAS=36000,tRCD=13500,tREFI=7800000,tRFC=160000,tRP=13500,tRRD=7500,tRTP=7500,tWTR=7500,tZQI=128000000,tZQCS=64,USER_REFRESH="OFF",TEMP_MON_EN="ON",WRLVL="ON",DEBUG_PORT="OFF",CAL_WIDTH="HALF",RANK_WIDTH=1,RANKS=1,ODT_WIDTH=1,ROW_WIDTH=14,ADDR_WIDTH=28,APP_MASK_WIDTH=16,APP_DATA_WIDTH=128,BYTE_LANES_B0=4'b1111,BYTE_LANES_B1=4'b0000,BYTE_LANES_B2=4'b0000,BYTE_LANES_B3=4'b0000,BYTE_LANES_B4=4'b0000,DATA_CTL_B0=4'b1100,DATA_CTL_B1=4'b0000,DATA_CTL_B2=4'b0000,DATA_CTL_B3=4'b0000,DATA_CTL_B4=4'b0000,PHY_0_BITLANES=48'b001111111110001111111101111111111111101111111111,PHY_1_BITLANES=48'b000000000000000000000000000000000000000000000000,PHY_2_BITLANES=48'b000000000000000000000000000000000000000000000000,CK_BYTE_MAP=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,ADDR_MAP=192'b000000000000000000000000000000000000000000000010000000000100000000001001000000000111000000000001000000000101000000000110000000000011000000010000000000010010000000010100000000010001000000011010,BANK_MAP=36'b000000011011000000010111000000010011,CAS_MAP=12'b000000010101,CKE_ODT_BYTE_MAP=8'b00000000,CKE_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000,ODT_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000,CKE_ODT_AUX="FALSE",CS_MAP=120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001,PARITY_MAP=12'b000000000000,RAS_MAP=12'b000000010110,WE_MAP=12'b000000001011,DQS_BYTE_MAP=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011,DATA0_MAP=96'b000000110100000000110011000000110010000000110101000000110001000000111000000000110111000000110110,DATA1_MAP=96'b000000100011000000100111000000100010000000101000000000100101000000100110000000100000000000100100,DATA2_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA3_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA4_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA5_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA6_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA7_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA8_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA9_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA10_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA11_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA12_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA13_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA14_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA15_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA16_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA17_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,MASK0_MAP=108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000111001,MASK1_MAP=108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,SLOT_0_CONFIG=8'b00000001,SLOT_1_CONFIG=8'b00000000,MEM_ADDR_ORDER="BANK_ROW_COLUMN",CALIB_ROW_ADD=16'b0000000000000000,CALIB_COL_ADD=12'b000000000000,CALIB_BA_ADD=3'b000,SIM_BYPASS_INIT_CAL="OFF",REFCLK_FREQ=200.0,USE_CS_PORT=1,USE_DM_PORT=1,USE_ODT_PORT=1,IDELAY_ADJ="OFF",FINE_PER_BIT="OFF",CENTER_COMP_MODE="OFF",PI_VAL_ADJ="OFF",SKIP_CALIB="FALSE",TAPSPERKCLK=112,C_S_AXI_ID_WIDTH=4,C_S_AXI_ADDR_WIDTH=28,C_S_AXI_DATA_WIDTH=128,C_S_AXI_SUPPORTS_NARROW_BURST=0,C_RD_WR_ARB_ALGORITHM="RD_PRI_REG",C_S_AXI_REG_EN0=20'b00000000000000000000,C_S_AXI_REG_EN1=20'b00000000000000000000,C_S_AXI_CTRL_ADDR_WIDTH=32,C_S_AXI_CTRL_DATA_WIDTH=32,C_S_AXI_BASEADDR=32'b00000000000000000000000000000000,C_ECC_ONOFF_RESET_VALUE=1,C_ECC_CE_COUNTER_WIDTH=8,FPGA_VOLT_TYPE="N")\'
--BPS-0729: Status: Final Elaboration of Netlist on '\mig_7series_v4_1_mem_intfc(TCQ=100,DDR3_VDD_OP_VOLT="135",PAYLOAD_WIDTH=16,ADDR_CMD_MODE="1T",AL="0",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",BURST_TYPE="SEQ",CA_MIRROR="OFF",CK_WIDTH=1,DATA_CTL_B0=4'b1100,DATA_CTL_B1=4'b0000,DATA_CTL_B2=4'b0000,DATA_CTL_B3=4'b0000,DATA_CTL_B4=4'b0000,BYTE_LANES_B0=4'b1111,BYTE_LANES_B1=4'b0000,BYTE_LANES_B2=4'b0000,BYTE_LANES_B3=4'b0000,BYTE_LANES_B4=4'b0000,PHY_0_BITLANES=48'b001111111110001111111101111111111111101111111111,PHY_1_BITLANES=48'b000000000000000000000000000000000000000000000000,PHY_2_BITLANES=48'b000000000000000000000000000000000000000000000000,CK_BYTE_MAP=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,ADDR_MAP=192'b000000000000000000000000000000000000000000000010000000000100000000001001000000000111000000000001000000000101000000000110000000000011000000010000000000010010000000010100000000010001000000011010,BANK_MAP=36'b000000011011000000010111000000010011,CAS_MAP=12'b000000010101,CKE_ODT_BYTE_MAP=8'b00000000,CKE_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000,ODT_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000,CKE_ODT_AUX="FALSE",CS_MAP=120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001,PARITY_MAP=12'b000000000000,RAS_MAP=12'b000000010110,WE_MAP=12'b000000001011,DQS_BYTE_MAP=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011,DATA0_MAP=96'b000000110100000000110011000000110010000000110101000000110001000000111000000000110111000000110110,DATA1_MAP=96'b000000100011000000100111000000100010000000101000000000100101000000100110000000100000000000100100,DATA2_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA3_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA4_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA5_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA6_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA7_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA8_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA9_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA10_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA11_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA12_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA13_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA14_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA15_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA16_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA17_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,MASK0_MAP=108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000111001,MASK1_MAP=108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,CALIB_ROW_ADD=16'b0000000000000000,CALIB_COL_ADD=12'b000000000000,CALIB_BA_ADD=3'b000,CL=5,COL_WIDTH=10,CMD_PIPE_PLUS1="ON",CS_WIDTH=1,CKE_WIDTH=1,CWL=5,DATA_WIDTH=16,DATA_BUF_ADDR_WIDTH=5,DATA_BUF_OFFSET_WIDTH=1,DDR2_DQSN_ENABLE="YES",DM_WIDTH=2,DQ_CNT_WIDTH=4,DQ_WIDTH=16,DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_TYPE="DDR3",DRAM_WIDTH=8,ECC="OFF",ECC_WIDTH=0,MC_ERR_ADDR_WIDTH=28,nAL=0,nBANK_MACHS=4,nCK_PER_CLK=4,nCS_PER_RANK=1,ORDERING="NORM",IBUF_LPWR_MODE="OFF",BANK_TYPE="HR_IO",DATA_IO_PRIM_TYPE="HR_LP",DATA_IO_IDLE_PWRDWN="ON",IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,OUTPUT_DRV="LOW",REG_CTRL="OFF",RTT_NOM="40",RTT_WR="OFF",STARVE_LIMIT=2,tCK=3077,tCKE=5625,tFAW=45000,tPRDI=1000000,tRAS=36000,tRCD=13500,tREFI=7800000,tRFC=160000,tRP=13500,tRRD=7500,tRTP=7500,tWTR=7500,tZQI=128000000,tZQCS=64,WRLVL="ON",DEBUG_PORT="OFF",CAL_WIDTH="HALF",RANK_WIDTH=1,RANKS=1,ODT_WIDTH=1,ROW_WIDTH=14,SLOT_0_CONFIG=8'b00000001,SLOT_1_CONFIG=8'b00000000,SIM_BYPASS_INIT_CAL="OFF",REFCLK_FREQ=200.0,USE_CS_PORT=1,USE_DM_PORT=1,USE_ODT_PORT=1,MASTER_PHY_CTL=0,USER_REFRESH="OFF",TEMP_MON_EN="ON",IDELAY_ADJ="OFF",FINE_PER_BIT="OFF",CENTER_COMP_MODE="OFF",PI_VAL_ADJ="OFF",TAPSPERKCLK=112,SKIP_CALIB="FALSE",FPGA_VOLT_TYPE="N")\'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_mc(TCQ=100,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",CL=5,CMD_PIPE_PLUS1="ON",COL_WIDTH=10,CS_WIDTH=1,CWL=5,DATA_BUF_ADDR_WIDTH=5,DATA_BUF_OFFSET_WIDTH=1,DATA_WIDTH=16,DQ_WIDTH=16,DQS_WIDTH=2,DRAM_TYPE="DDR3",ECC="OFF",ECC_WIDTH=0,MC_ERR_ADDR_WIDTH=28,nBANK_MACHS=4,nCK_PER_CLK=4,nCS_PER_RANK=1,nSLOTS=1,ORDERING="NORM",PAYLOAD_WIDTH=16,RANK_WIDTH=1,RANKS=1,REG_CTRL="OFF",ROW_WIDTH=14,RTT_NOM="40",RTT_WR="OFF",SLOT_0_CONFIG=8'b00001111,SLOT_1_CONFIG=8'b00000000,STARVE_LIMIT=2,tCK=3077,tCKE=5625,tFAW=45000,tRAS=36000,tRCD=13500,tREFI=7800000,CKE_ODT_AUX="FALSE",tRFC=160000,tRP=13500,tRRD=7500,tRTP=7500,tWTR=7500,tZQCS=64,tZQI=128000000,tPRDI=1000000,USER_REFRESH="OFF")'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_rank_mach(BURST_MODE="8",CS_WIDTH=1,DRAM_TYPE="DDR3",MAINT_PRESCALER_DIV=16,nBANK_MACHS=4,nCKESR=3,nCK_PER_CLK=4,CL=5,CWL=5,DQRD2DQWR_DLY=4,nFAW=15,nREFRESH_BANK=1,nRRD=4,nWTR=4,PERIODIC_RD_TIMER_DIV=5,RANK_BM_BV_WIDTH=4,RANK_WIDTH=1,RANKS=1,REFRESH_TIMER_DIV=37,ZQ_TIMER_DIV=640000)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_rank_cntrl(BURST_MODE="8",DQRD2DQWR_DLY=4,CL=5,CWL=5,nBANK_MACHS=4,nCK_PER_CLK=4,nFAW=15,nREFRESH_BANK=1,nRRD=4,nWTR=4,PERIODIC_RD_TIMER_DIV=5,RANK_BM_BV_WIDTH=4,RANK_WIDTH=1,RANKS=1,REFRESH_TIMER_DIV=37)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_rank_cntrl(BURST_MODE="8",DQRD2DQWR_DLY=4,CL=5,CWL=5,nBANK_MACHS=4,nCK_PER_CLK=4,nFAW=15,nREFRESH_BANK=1,nRRD=4,nWTR=4,PERIODIC_RD_TIMER_DIV=5,RANK_BM_BV_WIDTH=4,RANK_WIDTH=1,RANKS=1,REFRESH_TIMER_DIV=37)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_rank_common(DRAM_TYPE="DDR3",MAINT_PRESCALER_DIV=16,nBANK_MACHS=4,nCKESR=3,nCK_PER_CLK=4,PERIODIC_RD_TIMER_DIV=5,RANK_WIDTH=1,RANKS=1,REFRESH_TIMER_DIV=37,ZQ_TIMER_DIV=640000)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_round_robin_arb(WIDTH=3)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_round_robin_arb(WIDTH=3)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_round_robin_arb(WIDTH=1)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_round_robin_arb(WIDTH=1)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_rank_common(DRAM_TYPE="DDR3",MAINT_PRESCALER_DIV=16,nBANK_MACHS=4,nCKESR=3,nCK_PER_CLK=4,PERIODIC_RD_TIMER_DIV=5,RANK_WIDTH=1,RANKS=1,REFRESH_TIMER_DIV=37,ZQ_TIMER_DIV=640000)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_rank_mach(BURST_MODE="8",CS_WIDTH=1,DRAM_TYPE="DDR3",MAINT_PRESCALER_DIV=16,nBANK_MACHS=4,nCKESR=3,nCK_PER_CLK=4,CL=5,CWL=5,DQRD2DQWR_DLY=4,nFAW=15,nREFRESH_BANK=1,nRRD=4,nWTR=4,PERIODIC_RD_TIMER_DIV=5,RANK_BM_BV_WIDTH=4,RANK_WIDTH=1,RANKS=1,REFRESH_TIMER_DIV=37,ZQ_TIMER_DIV=640000)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_bank_mach(TCQ=100,EVEN_CWL_2T_MODE="OFF",ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",COL_WIDTH=10,CS_WIDTH=1,CL=5,CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",EARLY_WR_DATA_ADDR="OFF",ECC="OFF",LOW_IDLE_CNT=0,nBANK_MACHS=4,nCK_PER_CLK=4,nCS_PER_RANK=1,nOP_WAIT=0,nRAS=12,nRCD=5,nRFC=52,nRTP=4,CKE_ODT_AUX="FALSE",nRP=5,nSLOTS=1,nWR=5,nXSDLL=512,ORDERING="NORM",RANK_BM_BV_WIDTH=4,RANK_WIDTH=1,RANKS=1,ROW_WIDTH=14,RTT_NOM="40",RTT_WR="OFF",STARVE_LIMIT=2,SLOT_0_CONFIG=8'b00001111,SLOT_1_CONFIG=8'b00000000,tZQCS=64)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_bank_cntrl(TCQ=100,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",ECC="OFF",ID=0,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=3,nRCD=5,nRTP=4,nRP=5,nWTP_CLKS=5,ORDERING="NORM",RANK_WIDTH=1,RANKS=1,RAS_TIMER_WIDTH=2,ROW_WIDTH=14,STARVE_LIMIT=2)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_bank_compare(BANK_WIDTH=3,TCQ=100,BURST_MODE="8",COL_WIDTH=10,DATA_BUF_ADDR_WIDTH=5,ECC="OFF",RANK_WIDTH=1,RANKS=1,ROW_WIDTH=14)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_bank_compare(BANK_WIDTH=3,TCQ=100,BURST_MODE="8",COL_WIDTH=10,DATA_BUF_ADDR_WIDTH=5,ECC="OFF",RANK_WIDTH=1,RANKS=1,ROW_WIDTH=14)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_bank_state(TCQ=100,ADDR_CMD_MODE="1T",BM_CNT_WIDTH=2,BURST_MODE="8",CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",ECC="OFF",ID=0,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=3,nRP=5,nRTP=4,nRCD=5,nWTP_CLKS=5,ORDERING="NORM",RANKS=1,RANK_WIDTH=1,RAS_TIMER_WIDTH=2,STARVE_LIMIT=2)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_bank_state(TCQ=100,ADDR_CMD_MODE="1T",BM_CNT_WIDTH=2,BURST_MODE="8",CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",ECC="OFF",ID=0,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=3,nRP=5,nRTP=4,nRCD=5,nWTP_CLKS=5,ORDERING="NORM",RANKS=1,RANK_WIDTH=1,RAS_TIMER_WIDTH=2,STARVE_LIMIT=2)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_bank_queue(TCQ=100,BM_CNT_WIDTH=2,nBANK_MACHS=4,ORDERING="NORM",ID=0)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_bank_queue(TCQ=100,BM_CNT_WIDTH=2,nBANK_MACHS=4,ORDERING="NORM",ID=0)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_bank_cntrl(TCQ=100,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",ECC="OFF",ID=0,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=3,nRCD=5,nRTP=4,nRP=5,nWTP_CLKS=5,ORDERING="NORM",RANK_WIDTH=1,RANKS=1,RAS_TIMER_WIDTH=2,ROW_WIDTH=14,STARVE_LIMIT=2)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_bank_cntrl(TCQ=100,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",ECC="OFF",ID=1,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=3,nRCD=5,nRTP=4,nRP=5,nWTP_CLKS=5,ORDERING="NORM",RANK_WIDTH=1,RANKS=1,RAS_TIMER_WIDTH=2,ROW_WIDTH=14,STARVE_LIMIT=2)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_bank_state(TCQ=100,ADDR_CMD_MODE="1T",BM_CNT_WIDTH=2,BURST_MODE="8",CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",ECC="OFF",ID=1,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=3,nRP=5,nRTP=4,nRCD=5,nWTP_CLKS=5,ORDERING="NORM",RANKS=1,RANK_WIDTH=1,RAS_TIMER_WIDTH=2,STARVE_LIMIT=2)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_bank_state(TCQ=100,ADDR_CMD_MODE="1T",BM_CNT_WIDTH=2,BURST_MODE="8",CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",ECC="OFF",ID=1,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=3,nRP=5,nRTP=4,nRCD=5,nWTP_CLKS=5,ORDERING="NORM",RANKS=1,RANK_WIDTH=1,RAS_TIMER_WIDTH=2,STARVE_LIMIT=2)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_bank_queue(TCQ=100,BM_CNT_WIDTH=2,nBANK_MACHS=4,ORDERING="NORM",ID=1)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_bank_queue(TCQ=100,BM_CNT_WIDTH=2,nBANK_MACHS=4,ORDERING="NORM",ID=1)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_bank_cntrl(TCQ=100,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",ECC="OFF",ID=1,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=3,nRCD=5,nRTP=4,nRP=5,nWTP_CLKS=5,ORDERING="NORM",RANK_WIDTH=1,RANKS=1,RAS_TIMER_WIDTH=2,ROW_WIDTH=14,STARVE_LIMIT=2)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_bank_cntrl(TCQ=100,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",ECC="OFF",ID=2,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=3,nRCD=5,nRTP=4,nRP=5,nWTP_CLKS=5,ORDERING="NORM",RANK_WIDTH=1,RANKS=1,RAS_TIMER_WIDTH=2,ROW_WIDTH=14,STARVE_LIMIT=2)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_bank_state(TCQ=100,ADDR_CMD_MODE="1T",BM_CNT_WIDTH=2,BURST_MODE="8",CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",ECC="OFF",ID=2,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=3,nRP=5,nRTP=4,nRCD=5,nWTP_CLKS=5,ORDERING="NORM",RANKS=1,RANK_WIDTH=1,RAS_TIMER_WIDTH=2,STARVE_LIMIT=2)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_bank_state(TCQ=100,ADDR_CMD_MODE="1T",BM_CNT_WIDTH=2,BURST_MODE="8",CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",ECC="OFF",ID=2,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=3,nRP=5,nRTP=4,nRCD=5,nWTP_CLKS=5,ORDERING="NORM",RANKS=1,RANK_WIDTH=1,RAS_TIMER_WIDTH=2,STARVE_LIMIT=2)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_bank_queue(TCQ=100,BM_CNT_WIDTH=2,nBANK_MACHS=4,ORDERING="NORM",ID=2)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_bank_queue(TCQ=100,BM_CNT_WIDTH=2,nBANK_MACHS=4,ORDERING="NORM",ID=2)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_bank_cntrl(TCQ=100,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",ECC="OFF",ID=2,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=3,nRCD=5,nRTP=4,nRP=5,nWTP_CLKS=5,ORDERING="NORM",RANK_WIDTH=1,RANKS=1,RAS_TIMER_WIDTH=2,ROW_WIDTH=14,STARVE_LIMIT=2)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_bank_cntrl(TCQ=100,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",ECC="OFF",ID=3,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=3,nRCD=5,nRTP=4,nRP=5,nWTP_CLKS=5,ORDERING="NORM",RANK_WIDTH=1,RANKS=1,RAS_TIMER_WIDTH=2,ROW_WIDTH=14,STARVE_LIMIT=2)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_bank_state(TCQ=100,ADDR_CMD_MODE="1T",BM_CNT_WIDTH=2,BURST_MODE="8",CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",ECC="OFF",ID=3,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=3,nRP=5,nRTP=4,nRCD=5,nWTP_CLKS=5,ORDERING="NORM",RANKS=1,RANK_WIDTH=1,RAS_TIMER_WIDTH=2,STARVE_LIMIT=2)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_bank_state(TCQ=100,ADDR_CMD_MODE="1T",BM_CNT_WIDTH=2,BURST_MODE="8",CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",ECC="OFF",ID=3,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=3,nRP=5,nRTP=4,nRCD=5,nWTP_CLKS=5,ORDERING="NORM",RANKS=1,RANK_WIDTH=1,RAS_TIMER_WIDTH=2,STARVE_LIMIT=2)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_bank_queue(TCQ=100,BM_CNT_WIDTH=2,nBANK_MACHS=4,ORDERING="NORM",ID=3)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_bank_queue(TCQ=100,BM_CNT_WIDTH=2,nBANK_MACHS=4,ORDERING="NORM",ID=3)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_bank_cntrl(TCQ=100,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",ECC="OFF",ID=3,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=3,nRCD=5,nRTP=4,nRP=5,nWTP_CLKS=5,ORDERING="NORM",RANK_WIDTH=1,RANKS=1,RAS_TIMER_WIDTH=2,ROW_WIDTH=14,STARVE_LIMIT=2)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_bank_common(TCQ=100,BM_CNT_WIDTH=2,LOW_IDLE_CNT=0,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRFC=52,nXSDLL=512,RANK_WIDTH=1,RANKS=1,CWL=5,tZQCS=64)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_bank_common(TCQ=100,BM_CNT_WIDTH=2,LOW_IDLE_CNT=0,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRFC=52,nXSDLL=512,RANK_WIDTH=1,RANKS=1,CWL=5,tZQCS=64)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_arb_mux(TCQ=100,EVEN_CWL_2T_MODE="OFF",ADDR_CMD_MODE="1T",BANK_VECT_INDX=11,BANK_WIDTH=3,BURST_MODE="8",CS_WIDTH=1,CL=5,CWL=5,DATA_BUF_ADDR_VECT_INDX=19,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",CKE_ODT_AUX="FALSE",EARLY_WR_DATA_ADDR="OFF",ECC="OFF",nBANK_MACHS=4,nCK_PER_CLK=4,nCS_PER_RANK=1,nRAS=12,nRCD=5,nSLOTS=1,nWR=5,RANKS=1,RANK_VECT_INDX=3,RANK_WIDTH=1,ROW_VECT_INDX=55,ROW_WIDTH=14,RTT_NOM="40",RTT_WR="OFF",SLOT_0_CONFIG=8'b00001111,SLOT_1_CONFIG=8'b00000000)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_arb_row_col(TCQ=100,ADDR_CMD_MODE="1T",CWL=5,EARLY_WR_DATA_ADDR="OFF",nBANK_MACHS=4,nCK_PER_CLK=4,nRAS=12,nRCD=5,nWR=5)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_round_robin_arb(WIDTH=4)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_round_robin_arb(WIDTH=4)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_arb_row_col(TCQ=100,ADDR_CMD_MODE="1T",CWL=5,EARLY_WR_DATA_ADDR="OFF",nBANK_MACHS=4,nCK_PER_CLK=4,nRAS=12,nRCD=5,nWR=5)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_arb_select(TCQ=100,EVEN_CWL_2T_MODE="OFF",ADDR_CMD_MODE="1T",BANK_VECT_INDX=11,BANK_WIDTH=3,BURST_MODE="8",CS_WIDTH=1,CL=5,CWL=5,DATA_BUF_ADDR_VECT_INDX=19,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",EARLY_WR_DATA_ADDR="OFF",ECC="OFF",nBANK_MACHS=4,nCK_PER_CLK=4,nCS_PER_RANK=1,CKE_ODT_AUX="FALSE",nSLOTS=1,RANKS=1,RANK_VECT_INDX=3,RANK_WIDTH=1,ROW_VECT_INDX=55,ROW_WIDTH=14,RTT_NOM="40",RTT_WR="OFF",SLOT_0_CONFIG=8'b00001111,SLOT_1_CONFIG=8'b00000000)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_arb_select(TCQ=100,EVEN_CWL_2T_MODE="OFF",ADDR_CMD_MODE="1T",BANK_VECT_INDX=11,BANK_WIDTH=3,BURST_MODE="8",CS_WIDTH=1,CL=5,CWL=5,DATA_BUF_ADDR_VECT_INDX=19,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",EARLY_WR_DATA_ADDR="OFF",ECC="OFF",nBANK_MACHS=4,nCK_PER_CLK=4,nCS_PER_RANK=1,CKE_ODT_AUX="FALSE",nSLOTS=1,RANKS=1,RANK_VECT_INDX=3,RANK_WIDTH=1,ROW_VECT_INDX=55,ROW_WIDTH=14,RTT_NOM="40",RTT_WR="OFF",SLOT_0_CONFIG=8'b00001111,SLOT_1_CONFIG=8'b00000000)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_arb_mux(TCQ=100,EVEN_CWL_2T_MODE="OFF",ADDR_CMD_MODE="1T",BANK_VECT_INDX=11,BANK_WIDTH=3,BURST_MODE="8",CS_WIDTH=1,CL=5,CWL=5,DATA_BUF_ADDR_VECT_INDX=19,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",CKE_ODT_AUX="FALSE",EARLY_WR_DATA_ADDR="OFF",ECC="OFF",nBANK_MACHS=4,nCK_PER_CLK=4,nCS_PER_RANK=1,nRAS=12,nRCD=5,nSLOTS=1,nWR=5,RANKS=1,RANK_VECT_INDX=3,RANK_WIDTH=1,ROW_VECT_INDX=55,ROW_WIDTH=14,RTT_NOM="40",RTT_WR="OFF",SLOT_0_CONFIG=8'b00001111,SLOT_1_CONFIG=8'b00000000)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_bank_mach(TCQ=100,EVEN_CWL_2T_MODE="OFF",ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",COL_WIDTH=10,CS_WIDTH=1,CL=5,CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE="DDR3",EARLY_WR_DATA_ADDR="OFF",ECC="OFF",LOW_IDLE_CNT=0,nBANK_MACHS=4,nCK_PER_CLK=4,nCS_PER_RANK=1,nOP_WAIT=0,nRAS=12,nRCD=5,nRFC=52,nRTP=4,CKE_ODT_AUX="FALSE",nRP=5,nSLOTS=1,nWR=5,nXSDLL=512,ORDERING="NORM",RANK_BM_BV_WIDTH=4,RANK_WIDTH=1,RANKS=1,ROW_WIDTH=14,RTT_NOM="40",RTT_WR="OFF",STARVE_LIMIT=2,SLOT_0_CONFIG=8'b00001111,SLOT_1_CONFIG=8'b00000000,tZQCS=64)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_col_mach(TCQ=100,BANK_WIDTH=3,BURST_MODE="8",COL_WIDTH=10,CS_WIDTH=1,DATA_BUF_ADDR_WIDTH=5,DATA_BUF_OFFSET_WIDTH=1,DELAY_WR_DATA_CNTRL=1,DQS_WIDTH=2,DRAM_TYPE="DDR3",EARLY_WR_DATA_ADDR="OFF",ECC="OFF",MC_ERR_ADDR_WIDTH=28,nCK_PER_CLK=4,nPHY_WRLAT=2,RANK_WIDTH=1,ROW_WIDTH=14)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_col_mach(TCQ=100,BANK_WIDTH=3,BURST_MODE="8",COL_WIDTH=10,CS_WIDTH=1,DATA_BUF_ADDR_WIDTH=5,DATA_BUF_OFFSET_WIDTH=1,DELAY_WR_DATA_CNTRL=1,DQS_WIDTH=2,DRAM_TYPE="DDR3",EARLY_WR_DATA_ADDR="OFF",ECC="OFF",MC_ERR_ADDR_WIDTH=28,nCK_PER_CLK=4,nPHY_WRLAT=2,RANK_WIDTH=1,ROW_WIDTH=14)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_mc(TCQ=100,ADDR_CMD_MODE="1T",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",CL=5,CMD_PIPE_PLUS1="ON",COL_WIDTH=10,CS_WIDTH=1,CWL=5,DATA_BUF_ADDR_WIDTH=5,DATA_BUF_OFFSET_WIDTH=1,DATA_WIDTH=16,DQ_WIDTH=16,DQS_WIDTH=2,DRAM_TYPE="DDR3",ECC="OFF",ECC_WIDTH=0,MC_ERR_ADDR_WIDTH=28,nBANK_MACHS=4,nCK_PER_CLK=4,nCS_PER_RANK=1,nSLOTS=1,ORDERING="NORM",PAYLOAD_WIDTH=16,RANK_WIDTH=1,RANKS=1,REG_CTRL="OFF",ROW_WIDTH=14,RTT_NOM="40",RTT_WR="OFF",SLOT_0_CONFIG=8'b00001111,SLOT_1_CONFIG=8'b00000000,STARVE_LIMIT=2,tCK=3077,tCKE=5625,tFAW=45000,tRAS=36000,tRCD=13500,tREFI=7800000,CKE_ODT_AUX="FALSE",tRFC=160000,tRP=13500,tRRD=7500,tRTP=7500,tWTR=7500,tZQCS=64,tZQI=128000000,tPRDI=1000000,USER_REFRESH="OFF")'
--BPS-0729: Status: Final Elaboration of Netlist on '\mig_7series_v4_1_ddr_phy_top(TCQ=100,DDR3_VDD_OP_VOLT="135",AL="0",BANK_WIDTH=3,BURST_MODE="8",BURST_TYPE="SEQ",CA_MIRROR="OFF",CK_WIDTH=1,CL=5,COL_WIDTH=10,CS_WIDTH=1,CKE_WIDTH=1,CWL=5,DM_WIDTH=2,DQ_WIDTH=16,DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_TYPE="DDR3",DRAM_WIDTH=8,MASTER_PHY_CTL=0,PHYCTL_CMD_FIFO="FALSE",DATA_CTL_B0=4'b1100,DATA_CTL_B1=4'b0000,DATA_CTL_B2=4'b0000,DATA_CTL_B3=4'b0000,DATA_CTL_B4=4'b0000,BYTE_LANES_B0=4'b1111,BYTE_LANES_B1=4'b0000,BYTE_LANES_B2=4'b0000,BYTE_LANES_B3=4'b0000,BYTE_LANES_B4=4'b0000,PHY_0_BITLANES=48'b001111111110001111111101111111111111101111111111,PHY_1_BITLANES=48'b000000000000000000000000000000000000000000000000,PHY_2_BITLANES=48'b000000000000000000000000000000000000000000000000,CK_BYTE_MAP=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,ADDR_MAP=192'b000000000000000000000000000000000000000000000010000000000100000000001001000000000111000000000001000000000101000000000110000000000011000000010000000000010010000000010100000000010001000000011010,BANK_MAP=36'b000000011011000000010111000000010011,CAS_MAP=12'b000000010101,CKE_ODT_BYTE_MAP=8'b00000000,CKE_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000,ODT_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000,CKE_ODT_AUX="FALSE",CS_MAP=120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001,PARITY_MAP=12'b000000000000,RAS_MAP=12'b000000010110,WE_MAP=12'b000000001011,DQS_BYTE_MAP=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011,DATA0_MAP=96'b000000110100000000110011000000110010000000110101000000110001000000111000000000110111000000110110,DATA1_MAP=96'b000000100011000000100111000000100010000000101000000000100101000000100110000000100000000000100100,DATA2_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA3_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA4_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA5_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA6_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA7_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA8_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA9_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA10_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA11_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA12_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA13_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA14_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA15_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA16_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA17_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,MASK0_MAP=108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000111001,MASK1_MAP=108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,PRE_REV3ES="OFF",nCK_PER_CLK=4,nCS_PER_RANK=1,ADDR_CMD_MODE="1T",BANK_TYPE="HR_IO",DATA_IO_PRIM_TYPE="HR_LP",DATA_IO_IDLE_PWRDWN="ON",IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,OUTPUT_DRV="LOW",REG_CTRL="OFF",RTT_NOM="40",RTT_WR="OFF",tCK=3077,tRFC=160000,tREFI=7800000,DDR2_DQSN_ENABLE="YES",WRLVL="ON",DEBUG_PORT="OFF",RANKS=1,ODT_WIDTH=1,ROW_WIDTH=14,SLOT_1_CONFIG=8'b00000000,CALIB_ROW_ADD=16'b0000000000000000,CALIB_COL_ADD=12'b000000000000,CALIB_BA_ADD=3'b000,REFCLK_FREQ=200.0,USE_CS_PORT=1,USE_DM_PORT=1,USE_ODT_PORT=1,IDELAY_ADJ="OFF",FINE_PER_BIT="OFF",CENTER_COMP_MODE="OFF",PI_VAL_ADJ="OFF",TAPSPERKCLK=112,SKIP_CALIB="FALSE",FPGA_VOLT_TYPE="N")\'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_ddr_mc_phy_wrapper(TCQ=100,tCK=3077,BANK_TYPE="HR_IO",DATA_IO_PRIM_TYPE="HR_LP",DATA_IO_IDLE_PWRDWN="ON",IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,nCK_PER_CLK=4,nCS_PER_RANK=1,BANK_WIDTH=3,CKE_WIDTH=1,CS_WIDTH=1,CK_WIDTH=1,CWL=5,DDR2_DQSN_ENABLE="YES",DM_WIDTH=2,DQ_WIDTH=16,DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_TYPE="DDR3",RANKS=1,ODT_WIDTH=1,POC_USE_METASTABLE_SAMP="FALSE",REG_CTRL="OFF",ROW_WIDTH=14,USE_CS_PORT=1,USE_DM_PORT=1,USE_ODT_PORT=1,IBUF_LPWR_MODE="OFF",LP_DDR_CK_WIDTH=2,PHYCTL_CMD_FIFO="FALSE",DATA_CTL_B0=4'b1100,DATA_CTL_B1=4'b0000,DATA_CTL_B2=4'b0000,DATA_CTL_B3=4'b0000,DATA_CTL_B4=4'b0000,BYTE_LANES_B0=4'b1111,BYTE_LANES_B1=4'b0000,BYTE_LANES_B2=4'b0000,BYTE_LANES_B3=4'b0000,BYTE_LANES_B4=4'b0000,PHY_0_BITLANES=48'b001111111110001111111101111111111111101111111111,PHY_1_BITLANES=48'b000000000000000000000000000000000000000000000000,PHY_2_BITLANES=48'b000000000000000000000000000000000000000000000000,HIGHEST_BANK=1,HIGHEST_LANE=4,CK_BYTE_MAP=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,ADDR_MAP=192'b000000000000000000000000000000000000000000000010000000000100000000001001000000000111000000000001000000000101000000000110000000000011000000010000000000010010000000010100000000010001000000011010,BANK_MAP=36'b000000011011000000010111000000010011,CAS_MAP=12'b000000010101,CKE_ODT_BYTE_MAP=8'b00000000,CKE_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000,ODT_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000,CKE_ODT_AUX="FALSE",CS_MAP=120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001,PARITY_MAP=12'b000000000000,RAS_MAP=12'b000000010110,WE_MAP=12'b000000001011,DQS_BYTE_MAP=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011,DATA0_MAP=96'b000000110100000000110011000000110010000000110101000000110001000000111000000000110111000000110110,DATA1_MAP=96'b000000100011000000100111000000100010000000101000000000100101000000100110000000100000000000100100,DATA2_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA3_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA4_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA5_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA6_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA7_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA8_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA9_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA10_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA11_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA12_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA13_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA14_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA15_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA16_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA17_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,MASK0_MAP=108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000111001,MASK1_MAP=108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,SIM_CAL_OPTION="NONE",MASTER_PHY_CTL=0,DRAM_WIDTH=8,PI_DIV2_INCDEC="FALSE")'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_ddr_of_pre_fifo(TCQ=25,DEPTH=8)'
--BPS-0729: Status: Final Elaboration of Netlist on 'ram_mem'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'ram_mem'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_ddr_of_pre_fifo(TCQ=25,DEPTH=8)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_ddr_of_pre_fifo(TCQ=25,DEPTH=8,WIDTH=6)'
--BPS-0729: Status: Final Elaboration of Netlist on 'ram_mem1'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'ram_mem1'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_ddr_of_pre_fifo(TCQ=25,DEPTH=8,WIDTH=6)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_ddr_mc_phy(BYTE_LANES_B0=4'b1111,BYTE_LANES_B1=4'b0000,BYTE_LANES_B2=4'b0000,BYTE_LANES_B3=4'b0000,BYTE_LANES_B4=4'b0000,DATA_CTL_B0=4'b1100,DATA_CTL_B1=4'b0000,DATA_CTL_B2=4'b0000,DATA_CTL_B3=4'b0000,DATA_CTL_B4=4'b0000,RCLK_SELECT_BANK=0,RCLK_SELECT_LANE="B",GENERATE_DDR_CK_MAP=16'b0011000001000001,BYTELANES_DDR_CK=72'b000000000000000000000000000000000000000000000000000000000000000000000001,SYNTHESIS="TRUE",PHY_CLK_RATIO=4,PHY_COUNT_EN="FALSE",PHY_SYNC_MODE="FALSE",PHY_DISABLE_SEQ_MATCH="TRUE",MASTER_PHY_CTL=0,PHY_0_BITLANES=48'b001111111110001111111101111111111111101111111111,PHY_0_BITLANES_OUTONLY=48'b001000000000001000000000000000000000000000000000,PHY_0_IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,BANK_TYPE="HR_IO",NUM_DDR_CK=1,PHY_0_CMD_OFFSET=8,PHY_0_RD_CMD_OFFSET_0=10,PHY_0_RD_CMD_OFFSET_1=10,PHY_0_RD_CMD_OFFSET_2=10,PHY_0_RD_CMD_OFFSET_3=10,PHY_0_RD_DURATION_0=6,PHY_0_RD_DURATION_1=6,PHY_0_RD_DURATION_2=6,PHY_0_RD_DURATION_3=6,PHY_0_WR_CMD_OFFSET_0=8,PHY_0_WR_CMD_OFFSET_1=8,PHY_0_WR_CMD_OFFSET_2=8,PHY_0_WR_CMD_OFFSET_3=8,PHY_0_WR_DURATION_0=7,PHY_0_WR_DURATION_1=7,PHY_0_WR_DURATION_2=7,PHY_0_WR_DURATION_3=7,PHY_0_AO_TOGGLE=1,PHY_0_A_PI_FREQ_REF_DIV="DIV2",PHY_0_A_PO_OCLK_DELAY=0,PHY_0_B_PO_OCLK_DELAY=0,PHY_0_C_PO_OCLK_DELAY=0,PHY_0_D_PO_OCLK_DELAY=0,PHY_0_A_PO_OCLKDELAY_INV="FALSE",PHY_0_A_IDELAYE2_IDELAY_VALUE=0,PHY_0_B_IDELAYE2_IDELAY_VALUE=0,PHY_0_C_IDELAYE2_IDELAY_VALUE=0,PHY_0_D_IDELAYE2_IDELAY_VALUE=0,PHY_1_BITLANES=48'b000000000000000000000000000000000000000000000000,PHY_1_BITLANES_OUTONLY=48'b000000000000000000000000000000000000000000000000,PHY_1_IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",PHY_1_A_PO_OCLK_DELAY=0,PHY_1_B_PO_OCLK_DELAY=0,PHY_1_C_PO_OCLK_DELAY=0,PHY_1_D_PO_OCLK_DELAY=0,PHY_1_A_IDELAYE2_IDELAY_VALUE=0,PHY_1_B_IDELAYE2_IDELAY_VALUE=0,PHY_1_C_IDELAYE2_IDELAY_VALUE=0,PHY_1_D_IDELAYE2_IDELAY_VALUE=0,PHY_2_BITLANES=48'b000000000000000000000000000000000000000000000000,PHY_2_BITLANES_OUTONLY=48'b000000000000000000000000000000000000000000000000,PHY_2_IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",PHY_2_A_PO_OCLK_DELAY=0,PHY_2_B_PO_OCLK_DELAY=0,PHY_2_C_PO_OCLK_DELAY=0,PHY_2_D_PO_OCLK_DELAY=0,PHY_2_A_IDELAYE2_IDELAY_VALUE=0,PHY_2_B_IDELAYE2_IDELAY_VALUE=0,PHY_2_C_IDELAYE2_IDELAY_VALUE=0,PHY_2_D_IDELAYE2_IDELAY_VALUE=0,TCK=3077,LP_DDR_CK_WIDTH=2,CKE_ODT_AUX="FALSE",PI_DIV2_INCDEC="FALSE")'
--BPS-0729: Status: Final Elaboration of Netlist on '\mig_7series_v4_1_ddr_phy_4lanes(GENERATE_IDELAYCTRL="FALSE",IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,BANK_TYPE="HR_IO",BYTELANES_DDR_CK=72'b000000000000000000000000000000000000000000000000000000000000000000000001,NUM_DDR_CK=1,BYTE_LANES=4'b1111,DATA_CTL_N=4'b1100,BITLANES=48'b001111111110001111111101111111111111101111111111,BITLANES_OUTONLY=48'b001000000000001000000000000000000000000000000000,LANE_REMAP=16'b0011001000010000,LAST_BANK="TRUE",USE_PRE_POST_FIFO="TRUE",RCLK_SELECT_LANE="B",TCK=3077.0,SYNTHESIS="TRUE",PO_CTL_COARSE_BYPASS="FALSE",PO_FINE_DELAY=60,PI_SEL_CLK_OFFSET=6,PC_CLK_RATIO=4,A_PI_FREQ_REF_DIV="DIV2",A_PI_BURST_MODE="TRUE",A_PI_OUTPUT_CLK_SRC="DELAYED_REF",A_PI_FINE_DELAY=10,B_PI_OUTPUT_CLK_SRC="DELAYED_MEM_REF",B_PI_FINE_DELAY=10,C_PI_OUTPUT_CLK_SRC="DELAYED_REF",C_PI_FINE_DELAY=33,D_PI_OUTPUT_CLK_SRC="DELAYED_REF",D_PI_FINE_DELAY=33,A_PO_OCLK_DELAY=0,A_PO_OCLKDELAY_INV="FALSE",A_PO_OUTPUT_CLK_SRC="DELAYED_REF",A_IDELAYE2_IDELAY_TYPE="VARIABLE",A_IDELAYE2_IDELAY_VALUE=0,PC_BURST_MODE="TRUE",PC_CMD_OFFSET=8,PC_RD_CMD_OFFSET_0=10,PC_RD_CMD_OFFSET_1=10,PC_RD_CMD_OFFSET_2=10,PC_RD_CMD_OFFSET_3=10,PC_RD_DURATION_0=6,PC_RD_DURATION_1=6,PC_RD_DURATION_2=6,PC_RD_DURATION_3=6,PC_WR_CMD_OFFSET_0=8,PC_WR_CMD_OFFSET_1=8,PC_WR_CMD_OFFSET_2=8,PC_WR_CMD_OFFSET_3=8,PC_WR_DURATION_0=7,PC_WR_DURATION_1=7,PC_WR_DURATION_2=7,PC_WR_DURATION_3=7,PC_AO_WRLVL_EN=0,PC_AO_TOGGLE=1,PC_FOUR_WINDOW_CLOCKS=63,PC_EVENTS_DELAY=18,PC_PHY_COUNT_EN="FALSE",PC_SYNC_MODE="FALSE",PC_DISABLE_SEQ_MATCH="TRUE",PC_MULTI_REGION="FALSE",A_OF_ARRAY_MODE="ARRAY_MODE_8_X_4",B_OF_ARRAY_MODE="ARRAY_MODE_8_X_4",C_OF_ARRAY_MODE="ARRAY_MODE_8_X_4",D_OF_ARRAY_MODE="ARRAY_MODE_8_X_4",OF_ALMOST_FULL_VALUE=1,A_OS_DATA_RATE="UNDECLARED",A_OS_DATA_WIDTH="UNDECLARED",B_OS_DATA_RATE="UNDECLARED",B_OS_DATA_WIDTH="UNDECLARED",C_OS_DATA_RATE="UNDECLARED",C_OS_DATA_WIDTH="UNDECLARED",D_OS_DATA_RATE="UNDECLARED",D_OS_DATA_WIDTH="UNDECLARED",A_IF_ARRAY_MODE="ARRAY_MODE_8_X_4",B_IF_ARRAY_MODE="ARRAY_MODE_8_X_4",C_IF_ARRAY_MODE="ARRAY_MODE_8_X_4",D_IF_ARRAY_MODE="ARRAY_MODE_8_X_4",IF_ALMOST_EMPTY_VALUE=1,CKE_ODT_AUX="FALSE",PI_DIV2_INCDEC="FALSE")\'
--BPS-0729: Status: Final Elaboration of Netlist on '\mig_7series_v4_1_ddr_byte_lane(PO_DATA_CTL="FALSE",BITLANES=12'b101111111111,BITLANES_OUTONLY=12'b000000000000,BYTELANES_DDR_CK=72'b000000000000000000000000000000000000000000000000000000000000000000000001,RCLK_SELECT_LANE="B",PC_CLK_RATIO=4,USE_PRE_POST_FIFO="TRUE",OF_ALMOST_EMPTY_VALUE=1,OF_ALMOST_FULL_VALUE=1,OF_SYNCHRONOUS_MODE="FALSE",IF_ALMOST_EMPTY_VALUE=1,IF_ALMOST_FULL_VALUE=1,IF_SYNCHRONOUS_MODE="FALSE",PI_BURST_MODE="TRUE",PI_CLKOUT_DIV=2,PI_FREQ_REF_DIV="DIV2",PI_FINE_DELAY=10,PI_OUTPUT_CLK_SRC="DELAYED_REF",PI_SEL_CLK_OFFSET=6,PI_SYNC_IN_DIV_RST="TRUE",PO_CLKOUT_DIV=4,PO_FINE_DELAY=60,PO_COARSE_BYPASS="FALSE",PO_COARSE_DELAY=0,PO_OCLK_DELAY=0,PO_OCLKDELAY_INV="FALSE",PO_OUTPUT_CLK_SRC="DELAYED_REF",PO_SYNC_IN_DIV_RST="TRUE",OSERDES_DATA_RATE="UNDECLARED",OSERDES_DATA_WIDTH="UNDECLARED",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,BANK_TYPE="HR_IO",TCK=3077.0,SYNTHESIS="TRUE",CKE_ODT_AUX="FALSE",PI_DIV2_INCDEC="FALSE")\'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_ddr_of_pre_fifo(TCQ=25,DEPTH=9,WIDTH=80)'
--BPS-0729: Status: Final Elaboration of Netlist on 'ram_mem2'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'ram_mem2'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_ddr_of_pre_fifo(TCQ=25,DEPTH=9,WIDTH=80)'
--BPS-0729: Status: Final Elaboration of Netlist on '\mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b101111111111,BITLANES_OUTONLY=12'b000000000000,PO_DATA_CTL="FALSE",OSERDES_DATA_RATE="SDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")\'
--BPS-0729: Status: Finished Final Elaboration of Netlist on '\mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b101111111111,BITLANES_OUTONLY=12'b000000000000,PO_DATA_CTL="FALSE",OSERDES_DATA_RATE="SDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")\'
--BPS-0729: Status: Finished Final Elaboration of Netlist on '\mig_7series_v4_1_ddr_byte_lane(PO_DATA_CTL="FALSE",BITLANES=12'b101111111111,BITLANES_OUTONLY=12'b000000000000,BYTELANES_DDR_CK=72'b000000000000000000000000000000000000000000000000000000000000000000000001,RCLK_SELECT_LANE="B",PC_CLK_RATIO=4,USE_PRE_POST_FIFO="TRUE",OF_ALMOST_EMPTY_VALUE=1,OF_ALMOST_FULL_VALUE=1,OF_SYNCHRONOUS_MODE="FALSE",IF_ALMOST_EMPTY_VALUE=1,IF_ALMOST_FULL_VALUE=1,IF_SYNCHRONOUS_MODE="FALSE",PI_BURST_MODE="TRUE",PI_CLKOUT_DIV=2,PI_FREQ_REF_DIV="DIV2",PI_FINE_DELAY=10,PI_OUTPUT_CLK_SRC="DELAYED_REF",PI_SEL_CLK_OFFSET=6,PI_SYNC_IN_DIV_RST="TRUE",PO_CLKOUT_DIV=4,PO_FINE_DELAY=60,PO_COARSE_BYPASS="FALSE",PO_COARSE_DELAY=0,PO_OCLK_DELAY=0,PO_OCLKDELAY_INV="FALSE",PO_OUTPUT_CLK_SRC="DELAYED_REF",PO_SYNC_IN_DIV_RST="TRUE",OSERDES_DATA_RATE="UNDECLARED",OSERDES_DATA_WIDTH="UNDECLARED",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,BANK_TYPE="HR_IO",TCK=3077.0,SYNTHESIS="TRUE",CKE_ODT_AUX="FALSE",PI_DIV2_INCDEC="FALSE")\'
--BPS-0729: Status: Final Elaboration of Netlist on '\mig_7series_v4_1_ddr_byte_lane(ABCD="B",PO_DATA_CTL="FALSE",BITLANES=12'b111111111111,BITLANES_OUTONLY=12'b000000000000,BYTELANES_DDR_CK=72'b000000000000000000000000000000000000000000000000000000000000000000000001,RCLK_SELECT_LANE="B",PC_CLK_RATIO=4,USE_PRE_POST_FIFO="TRUE",OF_ALMOST_EMPTY_VALUE=1,OF_ALMOST_FULL_VALUE=1,OF_SYNCHRONOUS_MODE="FALSE",IF_ALMOST_EMPTY_VALUE=1,IF_ALMOST_FULL_VALUE=1,IF_SYNCHRONOUS_MODE="FALSE",PI_BURST_MODE="TRUE",PI_CLKOUT_DIV=2,PI_FREQ_REF_DIV="DIV2",PI_FINE_DELAY=10,PI_OUTPUT_CLK_SRC="DELAYED_MEM_REF",PI_SEL_CLK_OFFSET=6,PI_SYNC_IN_DIV_RST="TRUE",PO_CLKOUT_DIV=4,PO_FINE_DELAY=60,PO_COARSE_BYPASS="FALSE",PO_COARSE_DELAY=0,PO_OCLK_DELAY=0,PO_OCLKDELAY_INV="FALSE",PO_OUTPUT_CLK_SRC="DELAYED_REF",PO_SYNC_IN_DIV_RST="TRUE",OSERDES_DATA_RATE="UNDECLARED",OSERDES_DATA_WIDTH="UNDECLARED",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,BANK_TYPE="HR_IO",TCK=3077.0,SYNTHESIS="TRUE",CKE_ODT_AUX="FALSE",PI_DIV2_INCDEC="FALSE")\'
--BPS-0729: Status: Final Elaboration of Netlist on '\mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b111111111111,BITLANES_OUTONLY=12'b000000000000,PO_DATA_CTL="FALSE",OSERDES_DATA_RATE="SDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")\'
--BPS-0729: Status: Finished Final Elaboration of Netlist on '\mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b111111111111,BITLANES_OUTONLY=12'b000000000000,PO_DATA_CTL="FALSE",OSERDES_DATA_RATE="SDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")\'
--BPS-0729: Status: Finished Final Elaboration of Netlist on '\mig_7series_v4_1_ddr_byte_lane(ABCD="B",PO_DATA_CTL="FALSE",BITLANES=12'b111111111111,BITLANES_OUTONLY=12'b000000000000,BYTELANES_DDR_CK=72'b000000000000000000000000000000000000000000000000000000000000000000000001,RCLK_SELECT_LANE="B",PC_CLK_RATIO=4,USE_PRE_POST_FIFO="TRUE",OF_ALMOST_EMPTY_VALUE=1,OF_ALMOST_FULL_VALUE=1,OF_SYNCHRONOUS_MODE="FALSE",IF_ALMOST_EMPTY_VALUE=1,IF_ALMOST_FULL_VALUE=1,IF_SYNCHRONOUS_MODE="FALSE",PI_BURST_MODE="TRUE",PI_CLKOUT_DIV=2,PI_FREQ_REF_DIV="DIV2",PI_FINE_DELAY=10,PI_OUTPUT_CLK_SRC="DELAYED_MEM_REF",PI_SEL_CLK_OFFSET=6,PI_SYNC_IN_DIV_RST="TRUE",PO_CLKOUT_DIV=4,PO_FINE_DELAY=60,PO_COARSE_BYPASS="FALSE",PO_COARSE_DELAY=0,PO_OCLK_DELAY=0,PO_OCLKDELAY_INV="FALSE",PO_OUTPUT_CLK_SRC="DELAYED_REF",PO_SYNC_IN_DIV_RST="TRUE",OSERDES_DATA_RATE="UNDECLARED",OSERDES_DATA_WIDTH="UNDECLARED",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,BANK_TYPE="HR_IO",TCK=3077.0,SYNTHESIS="TRUE",CKE_ODT_AUX="FALSE",PI_DIV2_INCDEC="FALSE")\'
--BPS-0729: Status: Final Elaboration of Netlist on '\mig_7series_v4_1_ddr_byte_lane(ABCD="C",PO_DATA_CTL="TRUE",BITLANES=12'b001111111101,BITLANES_OUTONLY=12'b001000000000,BYTELANES_DDR_CK=72'b000000000000000000000000000000000000000000000000000000000000000000000001,RCLK_SELECT_LANE="B",PC_CLK_RATIO=4,USE_PRE_POST_FIFO="TRUE",OF_ALMOST_EMPTY_VALUE=1,OF_ALMOST_FULL_VALUE=1,OF_SYNCHRONOUS_MODE="FALSE",IF_ALMOST_EMPTY_VALUE=1,IF_ALMOST_FULL_VALUE=1,IF_SYNCHRONOUS_MODE="FALSE",PI_BURST_MODE="TRUE",PI_CLKOUT_DIV=2,PI_FREQ_REF_DIV="DIV2",PI_FINE_DELAY=33,PI_OUTPUT_CLK_SRC="DELAYED_REF",PI_SEL_CLK_OFFSET=6,PI_SYNC_IN_DIV_RST="TRUE",PO_CLKOUT_DIV=2,PO_FINE_DELAY=60,PO_COARSE_BYPASS="FALSE",PO_COARSE_DELAY=0,PO_OCLK_DELAY=0,PO_OCLKDELAY_INV="FALSE",PO_OUTPUT_CLK_SRC="DELAYED_REF",PO_SYNC_IN_DIV_RST="TRUE",OSERDES_DATA_RATE="UNDECLARED",OSERDES_DATA_WIDTH="UNDECLARED",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,BANK_TYPE="HR_IO",TCK=3077.0,SYNTHESIS="TRUE",CKE_ODT_AUX="FALSE",PI_DIV2_INCDEC="FALSE")\'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_ddr_if_post_fifo(TCQ=25,WIDTH=80)'
--BPS-0729: Status: Final Elaboration of Netlist on 'ram_mem3'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'ram_mem3'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_ddr_if_post_fifo(TCQ=25,WIDTH=80)'
--BPS-0729: Status: Final Elaboration of Netlist on '\mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b001111111101,BITLANES_OUTONLY=12'b001000000000,PO_DATA_CTL="TRUE",OSERDES_DATA_RATE="DDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")\'
--BPS-0729: Status: Finished Final Elaboration of Netlist on '\mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b001111111101,BITLANES_OUTONLY=12'b001000000000,PO_DATA_CTL="TRUE",OSERDES_DATA_RATE="DDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")\'
--BPS-0729: Status: Finished Final Elaboration of Netlist on '\mig_7series_v4_1_ddr_byte_lane(ABCD="C",PO_DATA_CTL="TRUE",BITLANES=12'b001111111101,BITLANES_OUTONLY=12'b001000000000,BYTELANES_DDR_CK=72'b000000000000000000000000000000000000000000000000000000000000000000000001,RCLK_SELECT_LANE="B",PC_CLK_RATIO=4,USE_PRE_POST_FIFO="TRUE",OF_ALMOST_EMPTY_VALUE=1,OF_ALMOST_FULL_VALUE=1,OF_SYNCHRONOUS_MODE="FALSE",IF_ALMOST_EMPTY_VALUE=1,IF_ALMOST_FULL_VALUE=1,IF_SYNCHRONOUS_MODE="FALSE",PI_BURST_MODE="TRUE",PI_CLKOUT_DIV=2,PI_FREQ_REF_DIV="DIV2",PI_FINE_DELAY=33,PI_OUTPUT_CLK_SRC="DELAYED_REF",PI_SEL_CLK_OFFSET=6,PI_SYNC_IN_DIV_RST="TRUE",PO_CLKOUT_DIV=2,PO_FINE_DELAY=60,PO_COARSE_BYPASS="FALSE",PO_COARSE_DELAY=0,PO_OCLK_DELAY=0,PO_OCLKDELAY_INV="FALSE",PO_OUTPUT_CLK_SRC="DELAYED_REF",PO_SYNC_IN_DIV_RST="TRUE",OSERDES_DATA_RATE="UNDECLARED",OSERDES_DATA_WIDTH="UNDECLARED",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,BANK_TYPE="HR_IO",TCK=3077.0,SYNTHESIS="TRUE",CKE_ODT_AUX="FALSE",PI_DIV2_INCDEC="FALSE")\'
--BPS-0729: Status: Final Elaboration of Netlist on '\mig_7series_v4_1_ddr_byte_lane(ABCD="D",PO_DATA_CTL="TRUE",BITLANES=12'b001111111110,BITLANES_OUTONLY=12'b001000000000,BYTELANES_DDR_CK=72'b000000000000000000000000000000000000000000000000000000000000000000000001,RCLK_SELECT_LANE="B",PC_CLK_RATIO=4,USE_PRE_POST_FIFO="TRUE",OF_ALMOST_EMPTY_VALUE=1,OF_ALMOST_FULL_VALUE=1,OF_SYNCHRONOUS_MODE="FALSE",IF_ALMOST_EMPTY_VALUE=1,IF_ALMOST_FULL_VALUE=1,IF_SYNCHRONOUS_MODE="FALSE",PI_BURST_MODE="TRUE",PI_CLKOUT_DIV=2,PI_FREQ_REF_DIV="DIV2",PI_FINE_DELAY=33,PI_OUTPUT_CLK_SRC="DELAYED_REF",PI_SEL_CLK_OFFSET=6,PI_SYNC_IN_DIV_RST="TRUE",PO_CLKOUT_DIV=2,PO_FINE_DELAY=60,PO_COARSE_BYPASS="FALSE",PO_COARSE_DELAY=0,PO_OCLK_DELAY=0,PO_OCLKDELAY_INV="FALSE",PO_OUTPUT_CLK_SRC="DELAYED_REF",PO_SYNC_IN_DIV_RST="TRUE",OSERDES_DATA_RATE="UNDECLARED",OSERDES_DATA_WIDTH="UNDECLARED",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,BANK_TYPE="HR_IO",TCK=3077.0,SYNTHESIS="TRUE",CKE_ODT_AUX="FALSE",PI_DIV2_INCDEC="FALSE")\'
--BPS-0729: Status: Final Elaboration of Netlist on '\mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b001111111110,BITLANES_OUTONLY=12'b001000000000,PO_DATA_CTL="TRUE",OSERDES_DATA_RATE="DDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")\'
--BPS-0729: Status: Finished Final Elaboration of Netlist on '\mig_7series_v4_1_ddr_byte_group_io(BITLANES=12'b001111111110,BITLANES_OUTONLY=12'b001000000000,PO_DATA_CTL="TRUE",OSERDES_DATA_RATE="DDR",OSERDES_DATA_WIDTH=80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS="TRUE")\'
--BPS-0729: Status: Finished Final Elaboration of Netlist on '\mig_7series_v4_1_ddr_byte_lane(ABCD="D",PO_DATA_CTL="TRUE",BITLANES=12'b001111111110,BITLANES_OUTONLY=12'b001000000000,BYTELANES_DDR_CK=72'b000000000000000000000000000000000000000000000000000000000000000000000001,RCLK_SELECT_LANE="B",PC_CLK_RATIO=4,USE_PRE_POST_FIFO="TRUE",OF_ALMOST_EMPTY_VALUE=1,OF_ALMOST_FULL_VALUE=1,OF_SYNCHRONOUS_MODE="FALSE",IF_ALMOST_EMPTY_VALUE=1,IF_ALMOST_FULL_VALUE=1,IF_SYNCHRONOUS_MODE="FALSE",PI_BURST_MODE="TRUE",PI_CLKOUT_DIV=2,PI_FREQ_REF_DIV="DIV2",PI_FINE_DELAY=33,PI_OUTPUT_CLK_SRC="DELAYED_REF",PI_SEL_CLK_OFFSET=6,PI_SYNC_IN_DIV_RST="TRUE",PO_CLKOUT_DIV=2,PO_FINE_DELAY=60,PO_COARSE_BYPASS="FALSE",PO_COARSE_DELAY=0,PO_OCLK_DELAY=0,PO_OCLKDELAY_INV="FALSE",PO_OUTPUT_CLK_SRC="DELAYED_REF",PO_SYNC_IN_DIV_RST="TRUE",OSERDES_DATA_RATE="UNDECLARED",OSERDES_DATA_WIDTH="UNDECLARED",IDELAYE2_IDELAY_TYPE="VARIABLE",IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,BANK_TYPE="HR_IO",TCK=3077.0,SYNTHESIS="TRUE",CKE_ODT_AUX="FALSE",PI_DIV2_INCDEC="FALSE")\'
--BPS-0729: Status: Finished Final Elaboration of Netlist on '\mig_7series_v4_1_ddr_phy_4lanes(GENERATE_IDELAYCTRL="FALSE",IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,BANK_TYPE="HR_IO",BYTELANES_DDR_CK=72'b000000000000000000000000000000000000000000000000000000000000000000000001,NUM_DDR_CK=1,BYTE_LANES=4'b1111,DATA_CTL_N=4'b1100,BITLANES=48'b001111111110001111111101111111111111101111111111,BITLANES_OUTONLY=48'b001000000000001000000000000000000000000000000000,LANE_REMAP=16'b0011001000010000,LAST_BANK="TRUE",USE_PRE_POST_FIFO="TRUE",RCLK_SELECT_LANE="B",TCK=3077.0,SYNTHESIS="TRUE",PO_CTL_COARSE_BYPASS="FALSE",PO_FINE_DELAY=60,PI_SEL_CLK_OFFSET=6,PC_CLK_RATIO=4,A_PI_FREQ_REF_DIV="DIV2",A_PI_BURST_MODE="TRUE",A_PI_OUTPUT_CLK_SRC="DELAYED_REF",A_PI_FINE_DELAY=10,B_PI_OUTPUT_CLK_SRC="DELAYED_MEM_REF",B_PI_FINE_DELAY=10,C_PI_OUTPUT_CLK_SRC="DELAYED_REF",C_PI_FINE_DELAY=33,D_PI_OUTPUT_CLK_SRC="DELAYED_REF",D_PI_FINE_DELAY=33,A_PO_OCLK_DELAY=0,A_PO_OCLKDELAY_INV="FALSE",A_PO_OUTPUT_CLK_SRC="DELAYED_REF",A_IDELAYE2_IDELAY_TYPE="VARIABLE",A_IDELAYE2_IDELAY_VALUE=0,PC_BURST_MODE="TRUE",PC_CMD_OFFSET=8,PC_RD_CMD_OFFSET_0=10,PC_RD_CMD_OFFSET_1=10,PC_RD_CMD_OFFSET_2=10,PC_RD_CMD_OFFSET_3=10,PC_RD_DURATION_0=6,PC_RD_DURATION_1=6,PC_RD_DURATION_2=6,PC_RD_DURATION_3=6,PC_WR_CMD_OFFSET_0=8,PC_WR_CMD_OFFSET_1=8,PC_WR_CMD_OFFSET_2=8,PC_WR_CMD_OFFSET_3=8,PC_WR_DURATION_0=7,PC_WR_DURATION_1=7,PC_WR_DURATION_2=7,PC_WR_DURATION_3=7,PC_AO_WRLVL_EN=0,PC_AO_TOGGLE=1,PC_FOUR_WINDOW_CLOCKS=63,PC_EVENTS_DELAY=18,PC_PHY_COUNT_EN="FALSE",PC_SYNC_MODE="FALSE",PC_DISABLE_SEQ_MATCH="TRUE",PC_MULTI_REGION="FALSE",A_OF_ARRAY_MODE="ARRAY_MODE_8_X_4",B_OF_ARRAY_MODE="ARRAY_MODE_8_X_4",C_OF_ARRAY_MODE="ARRAY_MODE_8_X_4",D_OF_ARRAY_MODE="ARRAY_MODE_8_X_4",OF_ALMOST_FULL_VALUE=1,A_OS_DATA_RATE="UNDECLARED",A_OS_DATA_WIDTH="UNDECLARED",B_OS_DATA_RATE="UNDECLARED",B_OS_DATA_WIDTH="UNDECLARED",C_OS_DATA_RATE="UNDECLARED",C_OS_DATA_WIDTH="UNDECLARED",D_OS_DATA_RATE="UNDECLARED",D_OS_DATA_WIDTH="UNDECLARED",A_IF_ARRAY_MODE="ARRAY_MODE_8_X_4",B_IF_ARRAY_MODE="ARRAY_MODE_8_X_4",C_IF_ARRAY_MODE="ARRAY_MODE_8_X_4",D_IF_ARRAY_MODE="ARRAY_MODE_8_X_4",IF_ALMOST_EMPTY_VALUE=1,CKE_ODT_AUX="FALSE",PI_DIV2_INCDEC="FALSE")\'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_ddr_mc_phy(BYTE_LANES_B0=4'b1111,BYTE_LANES_B1=4'b0000,BYTE_LANES_B2=4'b0000,BYTE_LANES_B3=4'b0000,BYTE_LANES_B4=4'b0000,DATA_CTL_B0=4'b1100,DATA_CTL_B1=4'b0000,DATA_CTL_B2=4'b0000,DATA_CTL_B3=4'b0000,DATA_CTL_B4=4'b0000,RCLK_SELECT_BANK=0,RCLK_SELECT_LANE="B",GENERATE_DDR_CK_MAP=16'b0011000001000001,BYTELANES_DDR_CK=72'b000000000000000000000000000000000000000000000000000000000000000000000001,SYNTHESIS="TRUE",PHY_CLK_RATIO=4,PHY_COUNT_EN="FALSE",PHY_SYNC_MODE="FALSE",PHY_DISABLE_SEQ_MATCH="TRUE",MASTER_PHY_CTL=0,PHY_0_BITLANES=48'b001111111110001111111101111111111111101111111111,PHY_0_BITLANES_OUTONLY=48'b001000000000001000000000000000000000000000000000,PHY_0_IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,BANK_TYPE="HR_IO",NUM_DDR_CK=1,PHY_0_CMD_OFFSET=8,PHY_0_RD_CMD_OFFSET_0=10,PHY_0_RD_CMD_OFFSET_1=10,PHY_0_RD_CMD_OFFSET_2=10,PHY_0_RD_CMD_OFFSET_3=10,PHY_0_RD_DURATION_0=6,PHY_0_RD_DURATION_1=6,PHY_0_RD_DURATION_2=6,PHY_0_RD_DURATION_3=6,PHY_0_WR_CMD_OFFSET_0=8,PHY_0_WR_CMD_OFFSET_1=8,PHY_0_WR_CMD_OFFSET_2=8,PHY_0_WR_CMD_OFFSET_3=8,PHY_0_WR_DURATION_0=7,PHY_0_WR_DURATION_1=7,PHY_0_WR_DURATION_2=7,PHY_0_WR_DURATION_3=7,PHY_0_AO_TOGGLE=1,PHY_0_A_PI_FREQ_REF_DIV="DIV2",PHY_0_A_PO_OCLK_DELAY=0,PHY_0_B_PO_OCLK_DELAY=0,PHY_0_C_PO_OCLK_DELAY=0,PHY_0_D_PO_OCLK_DELAY=0,PHY_0_A_PO_OCLKDELAY_INV="FALSE",PHY_0_A_IDELAYE2_IDELAY_VALUE=0,PHY_0_B_IDELAYE2_IDELAY_VALUE=0,PHY_0_C_IDELAYE2_IDELAY_VALUE=0,PHY_0_D_IDELAYE2_IDELAY_VALUE=0,PHY_1_BITLANES=48'b000000000000000000000000000000000000000000000000,PHY_1_BITLANES_OUTONLY=48'b000000000000000000000000000000000000000000000000,PHY_1_IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",PHY_1_A_PO_OCLK_DELAY=0,PHY_1_B_PO_OCLK_DELAY=0,PHY_1_C_PO_OCLK_DELAY=0,PHY_1_D_PO_OCLK_DELAY=0,PHY_1_A_IDELAYE2_IDELAY_VALUE=0,PHY_1_B_IDELAYE2_IDELAY_VALUE=0,PHY_1_C_IDELAYE2_IDELAY_VALUE=0,PHY_1_D_IDELAYE2_IDELAY_VALUE=0,PHY_2_BITLANES=48'b000000000000000000000000000000000000000000000000,PHY_2_BITLANES_OUTONLY=48'b000000000000000000000000000000000000000000000000,PHY_2_IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",PHY_2_A_PO_OCLK_DELAY=0,PHY_2_B_PO_OCLK_DELAY=0,PHY_2_C_PO_OCLK_DELAY=0,PHY_2_D_PO_OCLK_DELAY=0,PHY_2_A_IDELAYE2_IDELAY_VALUE=0,PHY_2_B_IDELAYE2_IDELAY_VALUE=0,PHY_2_C_IDELAYE2_IDELAY_VALUE=0,PHY_2_D_IDELAYE2_IDELAY_VALUE=0,TCK=3077,LP_DDR_CK_WIDTH=2,CKE_ODT_AUX="FALSE",PI_DIV2_INCDEC="FALSE")'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_ddr_mc_phy_wrapper(TCQ=100,tCK=3077,BANK_TYPE="HR_IO",DATA_IO_PRIM_TYPE="HR_LP",DATA_IO_IDLE_PWRDWN="ON",IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,nCK_PER_CLK=4,nCS_PER_RANK=1,BANK_WIDTH=3,CKE_WIDTH=1,CS_WIDTH=1,CK_WIDTH=1,CWL=5,DDR2_DQSN_ENABLE="YES",DM_WIDTH=2,DQ_WIDTH=16,DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_TYPE="DDR3",RANKS=1,ODT_WIDTH=1,POC_USE_METASTABLE_SAMP="FALSE",REG_CTRL="OFF",ROW_WIDTH=14,USE_CS_PORT=1,USE_DM_PORT=1,USE_ODT_PORT=1,IBUF_LPWR_MODE="OFF",LP_DDR_CK_WIDTH=2,PHYCTL_CMD_FIFO="FALSE",DATA_CTL_B0=4'b1100,DATA_CTL_B1=4'b0000,DATA_CTL_B2=4'b0000,DATA_CTL_B3=4'b0000,DATA_CTL_B4=4'b0000,BYTE_LANES_B0=4'b1111,BYTE_LANES_B1=4'b0000,BYTE_LANES_B2=4'b0000,BYTE_LANES_B3=4'b0000,BYTE_LANES_B4=4'b0000,PHY_0_BITLANES=48'b001111111110001111111101111111111111101111111111,PHY_1_BITLANES=48'b000000000000000000000000000000000000000000000000,PHY_2_BITLANES=48'b000000000000000000000000000000000000000000000000,HIGHEST_BANK=1,HIGHEST_LANE=4,CK_BYTE_MAP=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,ADDR_MAP=192'b000000000000000000000000000000000000000000000010000000000100000000001001000000000111000000000001000000000101000000000110000000000011000000010000000000010010000000010100000000010001000000011010,BANK_MAP=36'b000000011011000000010111000000010011,CAS_MAP=12'b000000010101,CKE_ODT_BYTE_MAP=8'b00000000,CKE_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000,ODT_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000,CKE_ODT_AUX="FALSE",CS_MAP=120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001,PARITY_MAP=12'b000000000000,RAS_MAP=12'b000000010110,WE_MAP=12'b000000001011,DQS_BYTE_MAP=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011,DATA0_MAP=96'b000000110100000000110011000000110010000000110101000000110001000000111000000000110111000000110110,DATA1_MAP=96'b000000100011000000100111000000100010000000101000000000100101000000100110000000100000000000100100,DATA2_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA3_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA4_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA5_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA6_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA7_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA8_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA9_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA10_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA11_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA12_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA13_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA14_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA15_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA16_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA17_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,MASK0_MAP=108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000111001,MASK1_MAP=108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,SIM_CAL_OPTION="NONE",MASTER_PHY_CTL=0,DRAM_WIDTH=8,PI_DIV2_INCDEC="FALSE")'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_ddr_calib_top(TCQ=100,nCK_PER_CLK=4,tCK=3077,DDR3_VDD_OP_VOLT="135",CLK_PERIOD=12308,N_CTL_LANES=32'b00000000000000000000000000000010,DRAM_TYPE="DDR3",HIGHEST_LANE=4,HIGHEST_BANK=1,BANK_TYPE="HR_IO",DATA_CTL_B0=4'b1100,DATA_CTL_B1=4'b0000,DATA_CTL_B2=4'b0000,DATA_CTL_B3=4'b0000,DATA_CTL_B4=4'b0000,BYTE_LANES_B0=4'b1111,BYTE_LANES_B1=4'b0000,BYTE_LANES_B2=4'b0000,BYTE_LANES_B3=4'b0000,BYTE_LANES_B4=4'b0000,DQS_BYTE_MAP=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011,CTL_BYTE_LANE=8'b00000100,CTL_BANK=3'b000,SLOT_1_CONFIG=8'b00000000,BANK_WIDTH=3,CA_MIRROR="OFF",COL_WIDTH=10,nCS_PER_RANK=1,DQ_WIDTH=16,DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_WIDTH=8,ROW_WIDTH=14,RANKS=1,CS_WIDTH=1,CKE_WIDTH=1,DDR2_DQSN_ENABLE="YES",PER_BIT_DESKEW="OFF",CALIB_ROW_ADD=16'b0000000000000000,CALIB_COL_ADD=12'b000000000000,CALIB_BA_ADD=3'b000,AL="0",ADDR_CMD_MODE="1T",BURST_MODE="8",BURST_TYPE="SEQ",nCL=5,nCWL=5,tRFC=160000,tREFI=7800000,OUTPUT_DRV="LOW",REG_CTRL="OFF",RTT_NOM="40",RTT_WR="OFF",USE_ODT_PORT=1,WRLVL="ON",PRE_REV3ES="OFF",POC_USE_METASTABLE_SAMP="FALSE",SIM_INIT_OPTION="NONE",SIM_CAL_OPTION="NONE",CKE_ODT_AUX="FALSE",IDELAY_ADJ="OFF",FINE_PER_BIT="OFF",CENTER_COMP_MODE="OFF",PI_VAL_ADJ="OFF",TAPSPERKCLK=112,DEBUG_PORT="OFF",SKIP_CALIB="FALSE",PI_DIV2_INCDEC="FALSE")'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_ddr_prbs_gen(TCQ=100,PRBS_WIDTH=64,DQS_CNT_WIDTH=1,DQ_WIDTH=16,VCCO_PAT_EN=1,VCCAUX_PAT_EN=1,ISI_PAT_EN=1,FIXED_VICTIM="FALSE")'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_ddr_prbs_gen(TCQ=100,PRBS_WIDTH=64,DQS_CNT_WIDTH=1,DQ_WIDTH=16,VCCO_PAT_EN=1,VCCAUX_PAT_EN=1,ISI_PAT_EN=1,FIXED_VICTIM="FALSE")'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_ddr_phy_init(tCK=3077,TCQ=100,nCK_PER_CLK=4,CLK_PERIOD=12308,USE_ODT_PORT=1,DDR3_VDD_OP_VOLT="135",PRBS_WIDTH=8,BANK_WIDTH=3,CA_MIRROR="OFF",COL_WIDTH=10,nCS_PER_RANK=1,DQ_WIDTH=16,DQS_WIDTH=2,DQS_CNT_WIDTH=1,ROW_WIDTH=14,CS_WIDTH=1,RANKS=1,CKE_WIDTH=1,DRAM_TYPE="DDR3",REG_CTRL="OFF",ADDR_CMD_MODE="1T",CALIB_ROW_ADD=16'b0000000000000000,CALIB_COL_ADD=12'b000000000000,CALIB_BA_ADD=3'b000,AL="0",BURST_MODE="8",BURST_TYPE="SEQ",nCL=5,nCWL=5,tRFC=160000,REFRESH_TIMER=4799,REFRESH_TIMER_WIDTH=13,OUTPUT_DRV="LOW",RTT_NOM="40",RTT_WR="OFF",WRLVL="ON",DDR2_DQSN_ENABLE="YES",nSLOTS=1,SIM_INIT_OPTION="NONE",SIM_CAL_OPTION="NONE",CKE_ODT_AUX="FALSE",PRE_REV3ES="OFF",TEST_AL="0",FIXED_VICTIM="FALSE",BYPASS_COMPLEX_OCAL="TRUE",SKIP_CALIB="FALSE")'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_ddr_phy_init(tCK=3077,TCQ=100,nCK_PER_CLK=4,CLK_PERIOD=12308,USE_ODT_PORT=1,DDR3_VDD_OP_VOLT="135",PRBS_WIDTH=8,BANK_WIDTH=3,CA_MIRROR="OFF",COL_WIDTH=10,nCS_PER_RANK=1,DQ_WIDTH=16,DQS_WIDTH=2,DQS_CNT_WIDTH=1,ROW_WIDTH=14,CS_WIDTH=1,RANKS=1,CKE_WIDTH=1,DRAM_TYPE="DDR3",REG_CTRL="OFF",ADDR_CMD_MODE="1T",CALIB_ROW_ADD=16'b0000000000000000,CALIB_COL_ADD=12'b000000000000,CALIB_BA_ADD=3'b000,AL="0",BURST_MODE="8",BURST_TYPE="SEQ",nCL=5,nCWL=5,tRFC=160000,REFRESH_TIMER=4799,REFRESH_TIMER_WIDTH=13,OUTPUT_DRV="LOW",RTT_NOM="40",RTT_WR="OFF",WRLVL="ON",DDR2_DQSN_ENABLE="YES",nSLOTS=1,SIM_INIT_OPTION="NONE",SIM_CAL_OPTION="NONE",CKE_ODT_AUX="FALSE",PRE_REV3ES="OFF",TEST_AL="0",FIXED_VICTIM="FALSE",BYPASS_COMPLEX_OCAL="TRUE",SKIP_CALIB="FALSE")'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_ddr_phy_wrcal(TCQ=100,nCK_PER_CLK=4,CLK_PERIOD=12308,DQ_WIDTH=16,DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_WIDTH=8,SIM_CAL_OPTION="NONE")'
--BPS-0729: Status: Final Elaboration of Netlist on 'ram_wl_po_fine_cnt_w'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'ram_wl_po_fine_cnt_w'
--BPS-0729: Status: Final Elaboration of Netlist on 'ram_wl_po_coarse_cnt_w'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'ram_wl_po_coarse_cnt_w'
--BPS-0729: Status: Final Elaboration of Netlist on 'ram_po_fine_tap_cnt'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'ram_po_fine_tap_cnt'
--BPS-0729: Status: Final Elaboration of Netlist on 'ram_po_coarse_tap_cnt'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'ram_po_coarse_tap_cnt'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_ddr_phy_wrcal(TCQ=100,nCK_PER_CLK=4,CLK_PERIOD=12308,DQ_WIDTH=16,DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_WIDTH=8,SIM_CAL_OPTION="NONE")'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_ddr_phy_wrlvl(TCQ=100,DQS_CNT_WIDTH=1,DQ_WIDTH=16,DQS_WIDTH=2,DRAM_WIDTH=8,nCK_PER_CLK=4,CLK_PERIOD=12308,SIM_CAL_OPTION="NONE")'
--BPS-0729: Status: Final Elaboration of Netlist on 'ram_corse_dec'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'ram_corse_dec'
--BPS-0729: Status: Final Elaboration of Netlist on 'ram_fine_inc'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'ram_fine_inc'
--BPS-0729: Status: Final Elaboration of Netlist on 'ram_final_coarse_tap'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'ram_final_coarse_tap'
--BPS-0729: Status: Final Elaboration of Netlist on 'ram_corse_inc'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'ram_corse_inc'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_ddr_phy_wrlvl(TCQ=100,DQS_CNT_WIDTH=1,DQ_WIDTH=16,DQS_WIDTH=2,DRAM_WIDTH=8,nCK_PER_CLK=4,CLK_PERIOD=12308,SIM_CAL_OPTION="NONE")'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay(TCQ=100,tCK=3077,DQS_CNT_WIDTH=1,N_CTL_LANES=32'b00000000000000000000000000000010,SIM_CAL_OPTION="NONE")'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay(TCQ=100,tCK=3077,DQS_CNT_WIDTH=1,N_CTL_LANES=32'b00000000000000000000000000000010,SIM_CAL_OPTION="NONE")'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_ddr_phy_dqs_found_cal_hr(TCQ=100,nCK_PER_CLK=4,nCL=5,AL="0",nCWL=5,DRAM_TYPE="DDR3",DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_WIDTH=8,REG_CTRL="OFF",SIM_CAL_OPTION="NONE",NUM_DQSFOUND_CAL=1020,N_CTL_LANES=32'b00000000000000000000000000000010,HIGHEST_LANE=4,HIGHEST_BANK=1,BYTE_LANES_B0=4'b1111,BYTE_LANES_B1=4'b0000,BYTE_LANES_B2=4'b0000,BYTE_LANES_B3=4'b0000,BYTE_LANES_B4=4'b0000,DATA_CTL_B0=4'b1100,DATA_CTL_B1=4'b0000,DATA_CTL_B2=4'b0000,DATA_CTL_B3=4'b0000,DATA_CTL_B4=4'b0000)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_ddr_phy_dqs_found_cal_hr(TCQ=100,nCK_PER_CLK=4,nCL=5,AL="0",nCWL=5,DRAM_TYPE="DDR3",DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_WIDTH=8,REG_CTRL="OFF",SIM_CAL_OPTION="NONE",NUM_DQSFOUND_CAL=1020,N_CTL_LANES=32'b00000000000000000000000000000010,HIGHEST_LANE=4,HIGHEST_BANK=1,BYTE_LANES_B0=4'b1111,BYTE_LANES_B1=4'b0000,BYTE_LANES_B2=4'b0000,BYTE_LANES_B3=4'b0000,BYTE_LANES_B4=4'b0000,DATA_CTL_B0=4'b1100,DATA_CTL_B1=4'b0000,DATA_CTL_B2=4'b0000,DATA_CTL_B3=4'b0000,DATA_CTL_B4=4'b0000)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_ddr_phy_rdlvl(TCQ=100,nCK_PER_CLK=4,CLK_PERIOD=12308,DQ_WIDTH=16,DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_WIDTH=8,PER_BIT_DESKEW="OFF",SIM_CAL_OPTION="NONE",DEBUG_PORT="OFF",DRAM_TYPE="DDR3",OCAL_EN="OFF",IDELAY_ADJ="OFF",PI_DIV2_INCDEC="FALSE")'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_ddr_phy_rdlvl(TCQ=100,nCK_PER_CLK=4,CLK_PERIOD=12308,DQ_WIDTH=16,DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_WIDTH=8,PER_BIT_DESKEW="OFF",SIM_CAL_OPTION="NONE",DEBUG_PORT="OFF",DRAM_TYPE="DDR3",OCAL_EN="OFF",IDELAY_ADJ="OFF",PI_DIV2_INCDEC="FALSE")'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_ddr_phy_tempmon(SKIP_CALIB="FALSE",TCQ=100)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_ddr_phy_tempmon(SKIP_CALIB="FALSE",TCQ=100)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_ddr_calib_top(TCQ=100,nCK_PER_CLK=4,tCK=3077,DDR3_VDD_OP_VOLT="135",CLK_PERIOD=12308,N_CTL_LANES=32'b00000000000000000000000000000010,DRAM_TYPE="DDR3",HIGHEST_LANE=4,HIGHEST_BANK=1,BANK_TYPE="HR_IO",DATA_CTL_B0=4'b1100,DATA_CTL_B1=4'b0000,DATA_CTL_B2=4'b0000,DATA_CTL_B3=4'b0000,DATA_CTL_B4=4'b0000,BYTE_LANES_B0=4'b1111,BYTE_LANES_B1=4'b0000,BYTE_LANES_B2=4'b0000,BYTE_LANES_B3=4'b0000,BYTE_LANES_B4=4'b0000,DQS_BYTE_MAP=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011,CTL_BYTE_LANE=8'b00000100,CTL_BANK=3'b000,SLOT_1_CONFIG=8'b00000000,BANK_WIDTH=3,CA_MIRROR="OFF",COL_WIDTH=10,nCS_PER_RANK=1,DQ_WIDTH=16,DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_WIDTH=8,ROW_WIDTH=14,RANKS=1,CS_WIDTH=1,CKE_WIDTH=1,DDR2_DQSN_ENABLE="YES",PER_BIT_DESKEW="OFF",CALIB_ROW_ADD=16'b0000000000000000,CALIB_COL_ADD=12'b000000000000,CALIB_BA_ADD=3'b000,AL="0",ADDR_CMD_MODE="1T",BURST_MODE="8",BURST_TYPE="SEQ",nCL=5,nCWL=5,tRFC=160000,tREFI=7800000,OUTPUT_DRV="LOW",REG_CTRL="OFF",RTT_NOM="40",RTT_WR="OFF",USE_ODT_PORT=1,WRLVL="ON",PRE_REV3ES="OFF",POC_USE_METASTABLE_SAMP="FALSE",SIM_INIT_OPTION="NONE",SIM_CAL_OPTION="NONE",CKE_ODT_AUX="FALSE",IDELAY_ADJ="OFF",FINE_PER_BIT="OFF",CENTER_COMP_MODE="OFF",PI_VAL_ADJ="OFF",TAPSPERKCLK=112,DEBUG_PORT="OFF",SKIP_CALIB="FALSE",PI_DIV2_INCDEC="FALSE")'
--BPS-0729: Status: Finished Final Elaboration of Netlist on '\mig_7series_v4_1_ddr_phy_top(TCQ=100,DDR3_VDD_OP_VOLT="135",AL="0",BANK_WIDTH=3,BURST_MODE="8",BURST_TYPE="SEQ",CA_MIRROR="OFF",CK_WIDTH=1,CL=5,COL_WIDTH=10,CS_WIDTH=1,CKE_WIDTH=1,CWL=5,DM_WIDTH=2,DQ_WIDTH=16,DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_TYPE="DDR3",DRAM_WIDTH=8,MASTER_PHY_CTL=0,PHYCTL_CMD_FIFO="FALSE",DATA_CTL_B0=4'b1100,DATA_CTL_B1=4'b0000,DATA_CTL_B2=4'b0000,DATA_CTL_B3=4'b0000,DATA_CTL_B4=4'b0000,BYTE_LANES_B0=4'b1111,BYTE_LANES_B1=4'b0000,BYTE_LANES_B2=4'b0000,BYTE_LANES_B3=4'b0000,BYTE_LANES_B4=4'b0000,PHY_0_BITLANES=48'b001111111110001111111101111111111111101111111111,PHY_1_BITLANES=48'b000000000000000000000000000000000000000000000000,PHY_2_BITLANES=48'b000000000000000000000000000000000000000000000000,CK_BYTE_MAP=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,ADDR_MAP=192'b000000000000000000000000000000000000000000000010000000000100000000001001000000000111000000000001000000000101000000000110000000000011000000010000000000010010000000010100000000010001000000011010,BANK_MAP=36'b000000011011000000010111000000010011,CAS_MAP=12'b000000010101,CKE_ODT_BYTE_MAP=8'b00000000,CKE_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000,ODT_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000,CKE_ODT_AUX="FALSE",CS_MAP=120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001,PARITY_MAP=12'b000000000000,RAS_MAP=12'b000000010110,WE_MAP=12'b000000001011,DQS_BYTE_MAP=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011,DATA0_MAP=96'b000000110100000000110011000000110010000000110101000000110001000000111000000000110111000000110110,DATA1_MAP=96'b000000100011000000100111000000100010000000101000000000100101000000100110000000100000000000100100,DATA2_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA3_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA4_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA5_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA6_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA7_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA8_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA9_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA10_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA11_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA12_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA13_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA14_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA15_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA16_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA17_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,MASK0_MAP=108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000111001,MASK1_MAP=108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,PRE_REV3ES="OFF",nCK_PER_CLK=4,nCS_PER_RANK=1,ADDR_CMD_MODE="1T",BANK_TYPE="HR_IO",DATA_IO_PRIM_TYPE="HR_LP",DATA_IO_IDLE_PWRDWN="ON",IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,OUTPUT_DRV="LOW",REG_CTRL="OFF",RTT_NOM="40",RTT_WR="OFF",tCK=3077,tRFC=160000,tREFI=7800000,DDR2_DQSN_ENABLE="YES",WRLVL="ON",DEBUG_PORT="OFF",RANKS=1,ODT_WIDTH=1,ROW_WIDTH=14,SLOT_1_CONFIG=8'b00000000,CALIB_ROW_ADD=16'b0000000000000000,CALIB_COL_ADD=12'b000000000000,CALIB_BA_ADD=3'b000,REFCLK_FREQ=200.0,USE_CS_PORT=1,USE_DM_PORT=1,USE_ODT_PORT=1,IDELAY_ADJ="OFF",FINE_PER_BIT="OFF",CENTER_COMP_MODE="OFF",PI_VAL_ADJ="OFF",TAPSPERKCLK=112,SKIP_CALIB="FALSE",FPGA_VOLT_TYPE="N")\'
--BPS-0729: Status: Finished Final Elaboration of Netlist on '\mig_7series_v4_1_mem_intfc(TCQ=100,DDR3_VDD_OP_VOLT="135",PAYLOAD_WIDTH=16,ADDR_CMD_MODE="1T",AL="0",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",BURST_TYPE="SEQ",CA_MIRROR="OFF",CK_WIDTH=1,DATA_CTL_B0=4'b1100,DATA_CTL_B1=4'b0000,DATA_CTL_B2=4'b0000,DATA_CTL_B3=4'b0000,DATA_CTL_B4=4'b0000,BYTE_LANES_B0=4'b1111,BYTE_LANES_B1=4'b0000,BYTE_LANES_B2=4'b0000,BYTE_LANES_B3=4'b0000,BYTE_LANES_B4=4'b0000,PHY_0_BITLANES=48'b001111111110001111111101111111111111101111111111,PHY_1_BITLANES=48'b000000000000000000000000000000000000000000000000,PHY_2_BITLANES=48'b000000000000000000000000000000000000000000000000,CK_BYTE_MAP=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,ADDR_MAP=192'b000000000000000000000000000000000000000000000010000000000100000000001001000000000111000000000001000000000101000000000110000000000011000000010000000000010010000000010100000000010001000000011010,BANK_MAP=36'b000000011011000000010111000000010011,CAS_MAP=12'b000000010101,CKE_ODT_BYTE_MAP=8'b00000000,CKE_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000,ODT_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000,CKE_ODT_AUX="FALSE",CS_MAP=120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001,PARITY_MAP=12'b000000000000,RAS_MAP=12'b000000010110,WE_MAP=12'b000000001011,DQS_BYTE_MAP=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011,DATA0_MAP=96'b000000110100000000110011000000110010000000110101000000110001000000111000000000110111000000110110,DATA1_MAP=96'b000000100011000000100111000000100010000000101000000000100101000000100110000000100000000000100100,DATA2_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA3_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA4_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA5_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA6_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA7_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA8_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA9_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA10_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA11_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA12_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA13_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA14_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA15_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA16_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA17_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,MASK0_MAP=108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000111001,MASK1_MAP=108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,CALIB_ROW_ADD=16'b0000000000000000,CALIB_COL_ADD=12'b000000000000,CALIB_BA_ADD=3'b000,CL=5,COL_WIDTH=10,CMD_PIPE_PLUS1="ON",CS_WIDTH=1,CKE_WIDTH=1,CWL=5,DATA_WIDTH=16,DATA_BUF_ADDR_WIDTH=5,DATA_BUF_OFFSET_WIDTH=1,DDR2_DQSN_ENABLE="YES",DM_WIDTH=2,DQ_CNT_WIDTH=4,DQ_WIDTH=16,DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_TYPE="DDR3",DRAM_WIDTH=8,ECC="OFF",ECC_WIDTH=0,MC_ERR_ADDR_WIDTH=28,nAL=0,nBANK_MACHS=4,nCK_PER_CLK=4,nCS_PER_RANK=1,ORDERING="NORM",IBUF_LPWR_MODE="OFF",BANK_TYPE="HR_IO",DATA_IO_PRIM_TYPE="HR_LP",DATA_IO_IDLE_PWRDWN="ON",IODELAY_GRP="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",FPGA_SPEED_GRADE=1,OUTPUT_DRV="LOW",REG_CTRL="OFF",RTT_NOM="40",RTT_WR="OFF",STARVE_LIMIT=2,tCK=3077,tCKE=5625,tFAW=45000,tPRDI=1000000,tRAS=36000,tRCD=13500,tREFI=7800000,tRFC=160000,tRP=13500,tRRD=7500,tRTP=7500,tWTR=7500,tZQI=128000000,tZQCS=64,WRLVL="ON",DEBUG_PORT="OFF",CAL_WIDTH="HALF",RANK_WIDTH=1,RANKS=1,ODT_WIDTH=1,ROW_WIDTH=14,SLOT_0_CONFIG=8'b00000001,SLOT_1_CONFIG=8'b00000000,SIM_BYPASS_INIT_CAL="OFF",REFCLK_FREQ=200.0,USE_CS_PORT=1,USE_DM_PORT=1,USE_ODT_PORT=1,MASTER_PHY_CTL=0,USER_REFRESH="OFF",TEMP_MON_EN="ON",IDELAY_ADJ="OFF",FINE_PER_BIT="OFF",CENTER_COMP_MODE="OFF",PI_VAL_ADJ="OFF",TAPSPERKCLK=112,SKIP_CALIB="FALSE",FPGA_VOLT_TYPE="N")\'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_ui_top(TCQ=100,APP_DATA_WIDTH=128,APP_MASK_WIDTH=16,BANK_WIDTH=3,COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=5,ECC="OFF",ECC_TEST="OFF",ORDERING="NORM",nCK_PER_CLK=4,RANKS=1,RANK_WIDTH=1,ROW_WIDTH=14,MEM_ADDR_ORDER="BANK_ROW_COLUMN")'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_ui_cmd(TCQ=100,ADDR_WIDTH=28,BANK_WIDTH=3,COL_WIDTH=10,DATA_BUF_ADDR_WIDTH=5,RANK_WIDTH=1,ROW_WIDTH=14,RANKS=1,MEM_ADDR_ORDER="BANK_ROW_COLUMN")'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_ui_cmd(TCQ=100,ADDR_WIDTH=28,BANK_WIDTH=3,COL_WIDTH=10,DATA_BUF_ADDR_WIDTH=5,RANK_WIDTH=1,ROW_WIDTH=14,RANKS=1,MEM_ADDR_ORDER="BANK_ROW_COLUMN")'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_ui_wr_data(TCQ=100,APP_DATA_WIDTH=128,APP_MASK_WIDTH=16,ECC="OFF",nCK_PER_CLK=4,ECC_TEST="OFF",CWL=6)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_ui_wr_data(TCQ=100,APP_DATA_WIDTH=128,APP_MASK_WIDTH=16,ECC="OFF",nCK_PER_CLK=4,ECC_TEST="OFF",CWL=6)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_ui_rd_data(TCQ=100,APP_DATA_WIDTH=128,DATA_BUF_ADDR_WIDTH=5,ECC="OFF",nCK_PER_CLK=4,ORDERING="NORM")'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_ui_rd_data(TCQ=100,APP_DATA_WIDTH=128,DATA_BUF_ADDR_WIDTH=5,ECC="OFF",nCK_PER_CLK=4,ORDERING="NORM")'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_ui_top(TCQ=100,APP_DATA_WIDTH=128,APP_MASK_WIDTH=16,BANK_WIDTH=3,COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=5,ECC="OFF",ECC_TEST="OFF",ORDERING="NORM",nCK_PER_CLK=4,RANKS=1,RANK_WIDTH=1,ROW_WIDTH=14,MEM_ADDR_ORDER="BANK_ROW_COLUMN")'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_axi_mc(C_FAMILY="virtex7",C_S_AXI_ID_WIDTH=4,C_S_AXI_ADDR_WIDTH=28,C_S_AXI_DATA_WIDTH=128,C_MC_ADDR_WIDTH=28,C_MC_DATA_WIDTH=128,C_MC_BURST_MODE="8",C_MC_nCK_PER_CLK=4,C_S_AXI_SUPPORTS_NARROW_BURST=0,C_S_AXI_REG_EN0=20'b00000000000000000000,C_S_AXI_REG_EN1=20'b00000000000000000000,C_RD_WR_ARB_ALGORITHM="RD_PRI_REG",C_ECC="OFF")'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_ddr_axi_register_slice(C_FAMILY="virtex7",C_AXI_ID_WIDTH=4,C_AXI_ADDR_WIDTH=28,C_AXI_DATA_WIDTH=128,C_AXI_SUPPORTS_USER_SIGNALS=0,C_REG_CONFIG_AW=0,C_REG_CONFIG_W=0,C_REG_CONFIG_B=0,C_REG_CONFIG_AR=0,C_REG_CONFIG_R=0)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_ddr_axic_register_slice(C_FAMILY="virtex7",C_DATA_WIDTH=62,C_REG_CONFIG=0)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_ddr_axic_register_slice(C_FAMILY="virtex7",C_DATA_WIDTH=62,C_REG_CONFIG=0)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_ddr_axic_register_slice(C_FAMILY="virtex7",C_DATA_WIDTH=149,C_REG_CONFIG=0)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_ddr_axic_register_slice(C_FAMILY="virtex7",C_DATA_WIDTH=149,C_REG_CONFIG=0)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_ddr_axic_register_slice(C_FAMILY="virtex7",C_DATA_WIDTH=6,C_REG_CONFIG=0)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_ddr_axic_register_slice(C_FAMILY="virtex7",C_DATA_WIDTH=6,C_REG_CONFIG=0)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_ddr_axic_register_slice(C_FAMILY="virtex7",C_DATA_WIDTH=135,C_REG_CONFIG=0)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_ddr_axic_register_slice(C_FAMILY="virtex7",C_DATA_WIDTH=135,C_REG_CONFIG=0)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_ddr_axi_register_slice(C_FAMILY="virtex7",C_AXI_ID_WIDTH=4,C_AXI_ADDR_WIDTH=28,C_AXI_DATA_WIDTH=128,C_AXI_SUPPORTS_USER_SIGNALS=0,C_REG_CONFIG_AW=0,C_REG_CONFIG_W=0,C_REG_CONFIG_B=0,C_REG_CONFIG_AR=0,C_REG_CONFIG_R=0)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_axi_mc_aw_channel(C_ID_WIDTH=4,C_AXI_ADDR_WIDTH=28,C_MC_ADDR_WIDTH=28,C_DATA_WIDTH=128,C_MC_BURST_LEN=1,C_MC_nCK_PER_CLK=4,C_AXSIZE=4,C_ECC="OFF")'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_axi_mc_cmd_translator(C_AXI_ADDR_WIDTH=28,C_MC_ADDR_WIDTH=28,C_DATA_WIDTH=128,C_MC_BURST_LEN=1,C_MC_nCK_PER_CLK=4,C_AXSIZE=4)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_axi_mc_incr_cmd(C_AXI_ADDR_WIDTH=28,C_MC_ADDR_WIDTH=28,C_MC_BURST_LEN=1,C_DATA_WIDTH=128,C_AXSIZE=4,C_MC_RD_INST=0)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_axi_mc_incr_cmd(C_AXI_ADDR_WIDTH=28,C_MC_ADDR_WIDTH=28,C_MC_BURST_LEN=1,C_DATA_WIDTH=128,C_AXSIZE=4,C_MC_RD_INST=0)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_axi_mc_wrap_cmd(C_AXI_ADDR_WIDTH=28,C_MC_ADDR_WIDTH=28,C_MC_BURST_LEN=1,C_DATA_WIDTH=128,C_AXSIZE=4,C_MC_RD_INST=0)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_axi_mc_wrap_cmd(C_AXI_ADDR_WIDTH=28,C_MC_ADDR_WIDTH=28,C_MC_BURST_LEN=1,C_DATA_WIDTH=128,C_AXSIZE=4,C_MC_RD_INST=0)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_axi_mc_cmd_translator(C_AXI_ADDR_WIDTH=28,C_MC_ADDR_WIDTH=28,C_DATA_WIDTH=128,C_MC_BURST_LEN=1,C_MC_nCK_PER_CLK=4,C_AXSIZE=4)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_axi_mc_wr_cmd_fsm(C_MC_BURST_LEN=1)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_axi_mc_wr_cmd_fsm(C_MC_BURST_LEN=1)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_axi_mc_aw_channel(C_ID_WIDTH=4,C_AXI_ADDR_WIDTH=28,C_MC_ADDR_WIDTH=28,C_DATA_WIDTH=128,C_MC_BURST_LEN=1,C_MC_nCK_PER_CLK=4,C_AXSIZE=4,C_ECC="OFF")'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_axi_mc_w_channel(C_DATA_WIDTH=128,C_MC_BURST_LEN=1,C_AXI_ADDR_WIDTH=28,C_ECC="OFF")'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_axi_mc_w_channel(C_DATA_WIDTH=128,C_MC_BURST_LEN=1,C_AXI_ADDR_WIDTH=28,C_ECC="OFF")'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_axi_mc_b_channel(C_ID_WIDTH=4)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_axi_mc_fifo(C_WIDTH=4,C_AWIDTH=3,C_DEPTH=8)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_axi_mc_fifo(C_WIDTH=4,C_AWIDTH=3,C_DEPTH=8)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_axi_mc_b_channel(C_ID_WIDTH=4)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_axi_mc_ar_channel(C_ID_WIDTH=4,C_AXI_ADDR_WIDTH=28,C_MC_ADDR_WIDTH=28,C_DATA_WIDTH=128,C_MC_BURST_LEN=1,C_MC_nCK_PER_CLK=4,C_AXSIZE=4)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_axi_mc_cmd_translator(C_AXI_ADDR_WIDTH=28,C_MC_ADDR_WIDTH=28,C_DATA_WIDTH=128,C_MC_BURST_LEN=1,C_MC_nCK_PER_CLK=4,C_AXSIZE=4,C_MC_RD_INST=1)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_axi_mc_incr_cmd(C_AXI_ADDR_WIDTH=28,C_MC_ADDR_WIDTH=28,C_MC_BURST_LEN=1,C_DATA_WIDTH=128,C_AXSIZE=4,C_MC_RD_INST=1)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_axi_mc_incr_cmd(C_AXI_ADDR_WIDTH=28,C_MC_ADDR_WIDTH=28,C_MC_BURST_LEN=1,C_DATA_WIDTH=128,C_AXSIZE=4,C_MC_RD_INST=1)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_axi_mc_wrap_cmd(C_AXI_ADDR_WIDTH=28,C_MC_ADDR_WIDTH=28,C_MC_BURST_LEN=1,C_DATA_WIDTH=128,C_AXSIZE=4,C_MC_RD_INST=1)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_axi_mc_wrap_cmd(C_AXI_ADDR_WIDTH=28,C_MC_ADDR_WIDTH=28,C_MC_BURST_LEN=1,C_DATA_WIDTH=128,C_AXSIZE=4,C_MC_RD_INST=1)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_axi_mc_cmd_translator(C_AXI_ADDR_WIDTH=28,C_MC_ADDR_WIDTH=28,C_DATA_WIDTH=128,C_MC_BURST_LEN=1,C_MC_nCK_PER_CLK=4,C_AXSIZE=4,C_MC_RD_INST=1)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_axi_mc_cmd_fsm(C_MC_BURST_LEN=1,C_MC_RD_INST=1)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_axi_mc_cmd_fsm(C_MC_BURST_LEN=1,C_MC_RD_INST=1)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_axi_mc_ar_channel(C_ID_WIDTH=4,C_AXI_ADDR_WIDTH=28,C_MC_ADDR_WIDTH=28,C_DATA_WIDTH=128,C_MC_BURST_LEN=1,C_MC_nCK_PER_CLK=4,C_AXSIZE=4)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_axi_mc_r_channel(C_ID_WIDTH=4,C_DATA_WIDTH=128,C_MC_BURST_LEN=1,C_AXI_ADDR_WIDTH=28,C_MC_BURST_MODE="8")'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_axi_mc_fifo(C_WIDTH=129,C_AWIDTH=5,C_DEPTH=32)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_axi_mc_fifo(C_WIDTH=129,C_AWIDTH=5,C_DEPTH=32)'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_axi_mc_fifo(C_WIDTH=7,C_AWIDTH=5,C_DEPTH=30)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_axi_mc_fifo(C_WIDTH=7,C_AWIDTH=5,C_DEPTH=30)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_axi_mc_r_channel(C_ID_WIDTH=4,C_DATA_WIDTH=128,C_MC_BURST_LEN=1,C_AXI_ADDR_WIDTH=28,C_MC_BURST_MODE="8")'
--BPS-0729: Status: Final Elaboration of Netlist on 'mig_7series_v4_1_axi_mc_cmd_arbiter(C_MC_ADDR_WIDTH=28,C_MC_BURST_LEN=1,C_RD_WR_ARB_ALGORITHM="RD_PRI_REG")'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_axi_mc_cmd_arbiter(C_MC_ADDR_WIDTH=28,C_MC_BURST_LEN=1,C_RD_WR_ARB_ALGORITHM="RD_PRI_REG")'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'mig_7series_v4_1_axi_mc(C_FAMILY="virtex7",C_S_AXI_ID_WIDTH=4,C_S_AXI_ADDR_WIDTH=28,C_S_AXI_DATA_WIDTH=128,C_MC_ADDR_WIDTH=28,C_MC_DATA_WIDTH=128,C_MC_BURST_MODE="8",C_MC_nCK_PER_CLK=4,C_S_AXI_SUPPORTS_NARROW_BURST=0,C_S_AXI_REG_EN0=20'b00000000000000000000,C_S_AXI_REG_EN1=20'b00000000000000000000,C_RD_WR_ARB_ALGORITHM="RD_PRI_REG",C_ECC="OFF")'
--BPS-0729: Status: Finished Final Elaboration of Netlist on '\mig_7series_v4_1_memc_ui_top_axi(TCQ=100,DDR3_VDD_OP_VOLT="135",PAYLOAD_WIDTH=16,ADDR_CMD_MODE="1T",AL="0",BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE="8",BURST_TYPE="SEQ",CA_MIRROR="OFF",CK_WIDTH=1,CL=5,COL_WIDTH=10,CMD_PIPE_PLUS1="ON",CS_WIDTH=1,CKE_WIDTH=1,CWL=5,DATA_WIDTH=16,DATA_BUF_ADDR_WIDTH=5,DM_WIDTH=2,DQ_CNT_WIDTH=4,DQ_WIDTH=16,DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_TYPE="DDR3",DRAM_WIDTH=8,ECC="OFF",ECC_WIDTH=0,ECC_TEST="OFF",MC_ERR_ADDR_WIDTH=28,MASTER_PHY_CTL=0,nAL=0,nBANK_MACHS=4,nCK_PER_CLK=4,nCS_PER_RANK=1,ORDERING="NORM",IBUF_LPWR_MODE="OFF",BANK_TYPE="HR_IO",DATA_IO_PRIM_TYPE="HR_LP",DATA_IO_IDLE_PWRDWN="ON",IODELAY_GRP0="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0",IODELAY_GRP1="DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1",FPGA_SPEED_GRADE=1,OUTPUT_DRV="LOW",REG_CTRL="OFF",RTT_NOM="40",RTT_WR="OFF",STARVE_LIMIT=2,tCK=3077,tCKE=5625,tFAW=45000,tPRDI=1000000,tRAS=36000,tRCD=13500,tREFI=7800000,tRFC=160000,tRP=13500,tRRD=7500,tRTP=7500,tWTR=7500,tZQI=128000000,tZQCS=64,USER_REFRESH="OFF",TEMP_MON_EN="ON",WRLVL="ON",DEBUG_PORT="OFF",CAL_WIDTH="HALF",RANK_WIDTH=1,RANKS=1,ODT_WIDTH=1,ROW_WIDTH=14,ADDR_WIDTH=28,APP_MASK_WIDTH=16,APP_DATA_WIDTH=128,BYTE_LANES_B0=4'b1111,BYTE_LANES_B1=4'b0000,BYTE_LANES_B2=4'b0000,BYTE_LANES_B3=4'b0000,BYTE_LANES_B4=4'b0000,DATA_CTL_B0=4'b1100,DATA_CTL_B1=4'b0000,DATA_CTL_B2=4'b0000,DATA_CTL_B3=4'b0000,DATA_CTL_B4=4'b0000,PHY_0_BITLANES=48'b001111111110001111111101111111111111101111111111,PHY_1_BITLANES=48'b000000000000000000000000000000000000000000000000,PHY_2_BITLANES=48'b000000000000000000000000000000000000000000000000,CK_BYTE_MAP=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,ADDR_MAP=192'b000000000000000000000000000000000000000000000010000000000100000000001001000000000111000000000001000000000101000000000110000000000011000000010000000000010010000000010100000000010001000000011010,BANK_MAP=36'b000000011011000000010111000000010011,CAS_MAP=12'b000000010101,CKE_ODT_BYTE_MAP=8'b00000000,CKE_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000,ODT_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000,CKE_ODT_AUX="FALSE",CS_MAP=120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001,PARITY_MAP=12'b000000000000,RAS_MAP=12'b000000010110,WE_MAP=12'b000000001011,DQS_BYTE_MAP=144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011,DATA0_MAP=96'b000000110100000000110011000000110010000000110101000000110001000000111000000000110111000000110110,DATA1_MAP=96'b000000100011000000100111000000100010000000101000000000100101000000100110000000100000000000100100,DATA2_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA3_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA4_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA5_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA6_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA7_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA8_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA9_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA10_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA11_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA12_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA13_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA14_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA15_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA16_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA17_MAP=96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,MASK0_MAP=108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000111001,MASK1_MAP=108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,SLOT_0_CONFIG=8'b00000001,SLOT_1_CONFIG=8'b00000000,MEM_ADDR_ORDER="BANK_ROW_COLUMN",CALIB_ROW_ADD=16'b0000000000000000,CALIB_COL_ADD=12'b000000000000,CALIB_BA_ADD=3'b000,SIM_BYPASS_INIT_CAL="OFF",REFCLK_FREQ=200.0,USE_CS_PORT=1,USE_DM_PORT=1,USE_ODT_PORT=1,IDELAY_ADJ="OFF",FINE_PER_BIT="OFF",CENTER_COMP_MODE="OFF",PI_VAL_ADJ="OFF",SKIP_CALIB="FALSE",TAPSPERKCLK=112,C_S_AXI_ID_WIDTH=4,C_S_AXI_ADDR_WIDTH=28,C_S_AXI_DATA_WIDTH=128,C_S_AXI_SUPPORTS_NARROW_BURST=0,C_RD_WR_ARB_ALGORITHM="RD_PRI_REG",C_S_AXI_REG_EN0=20'b00000000000000000000,C_S_AXI_REG_EN1=20'b00000000000000000000,C_S_AXI_CTRL_ADDR_WIDTH=32,C_S_AXI_CTRL_DATA_WIDTH=32,C_S_AXI_BASEADDR=32'b00000000000000000000000000000000,C_ECC_ONOFF_RESET_VALUE=1,C_ECC_CE_COUNTER_WIDTH=8,FPGA_VOLT_TYPE="N")\'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'design_1_mig_7series_0_0_mig_default'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'design_1_mig_7series_0_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'design_1_rst_mig_7series_0_81M_0_default(design_1_rst_mig_7series_0_81M_0_arch)'
--BPS-0729: Status: Final Elaboration of Netlist on 'proc_sys_reset_v5_0_12-\proc_sys_reset(c_family="spartan7",c_ext_reset_high='1',c_aux_reset_high='0')(1,8)\(imp)'
--BPS-0729: Status: Final Elaboration of Netlist on 'proc_sys_reset_v5_0_12-\lpf(c_ext_rst_width=4,c_aux_rst_width=4,c_ext_reset_high='1',c_aux_reset_high='0')\(imp)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'proc_sys_reset_v5_0_12-\lpf(c_ext_rst_width=4,c_aux_rst_width=4,c_ext_reset_high='1',c_aux_reset_high='0')\(imp)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'proc_sys_reset_v5_0_12-\proc_sys_reset(c_family="spartan7",c_ext_reset_high='1',c_aux_reset_high='0')(1,8)\(imp)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'design_1_rst_mig_7series_0_81M_0_default(design_1_rst_mig_7series_0_81M_0_arch)'
--BPS-0729: Status: Final Elaboration of Netlist on 'design_1_util_vector_logic_3_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'util_vector_logic_v2_0_1_util_vector_logic(C_OPERATION="not",C_SIZE=1)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'util_vector_logic_v2_0_1_util_vector_logic(C_OPERATION="not",C_SIZE=1)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'design_1_util_vector_logic_3_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'design_1_util_vector_logic_4_0'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'design_1_util_vector_logic_4_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'design_1_v_axi4s_vid_out_0_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'v_axi4s_vid_out_v4_0_9(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=3,C_S_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=24,C_S_AXIS_TDATA_WIDTH=24,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_VTG_MASTER_SLAVE=0,C_HYSTERESIS_LEVEL=12,C_SYNC_LOCK_THRESHOLD=4,C_INCLUDE_PIXEL_REPEAT=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'v_axi4s_vid_out_v4_0_9(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=3,C_S_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=24,C_S_AXIS_TDATA_WIDTH=24,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_VTG_MASTER_SLAVE=0,C_HYSTERESIS_LEVEL=12,C_SYNC_LOCK_THRESHOLD=4,C_INCLUDE_PIXEL_REPEAT=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'design_1_v_axi4s_vid_out_0_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'design_1_v_demosaic_0_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'design_1_v_demosaic_0_0_v_demosaic(C_S_AXI_CTRL_ADDR_WIDTH=6,C_S_AXI_CTRL_DATA_WIDTH=32)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'design_1_v_demosaic_0_0_v_demosaic(C_S_AXI_CTRL_ADDR_WIDTH=6,C_S_AXI_CTRL_DATA_WIDTH=32)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'design_1_v_demosaic_0_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'design_1_v_tc_0_0'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'design_1_v_tc_0_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'design_1_v_vid_in_axi4s_0_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'v_vid_in_axi4s_v4_0_8(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=1,C_M_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=8,C_M_AXIS_TDATA_WIDTH=8,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_INCLUDE_PIXEL_DROP=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'v_vid_in_axi4s_v4_0_8(C_FAMILY="spartan7",C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=1,C_M_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=8,C_M_AXIS_TDATA_WIDTH=8,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_INCLUDE_PIXEL_DROP=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)(NamedPorts)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'design_1_v_vid_in_axi4s_0_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'design_1_xlconstant_0_0'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'design_1_xlconstant_0_0'
--BPS-0729: Status: Final Elaboration of Netlist on 'design_1_zed_ali3_controller_0_0_default(design_1_zed_ali3_controller_0_0_arch)'
--BPS-0729: Status: Final Elaboration of Netlist on '\zed_ali3_controller(c_pixel_clock_rate=0,c_family="spartan7")(1,8)\(rtl)'
--BPS-0729: Status: Final Elaboration of Netlist on 'zed_ali3_controller_core(C_PIXEL_CLOCK_RATE=0)'
--BPS-0729: Status: Final Elaboration of Netlist on '\clock_generator_pll_7_to_1_diff_sdr(pixel_clock="BUF_G",pixel_clock_d=3,pixel_clock_m=3,pixel_clock_d_real=3.0,pixel_clock_m_real=3.0,clkin_period=30.0)(1,5)(1,5)\(arch_clock_generator_pll_7_to_1_diff_sdr)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on '\clock_generator_pll_7_to_1_diff_sdr(pixel_clock="BUF_G",pixel_clock_d=3,pixel_clock_m=3,pixel_clock_d_real=3.0,pixel_clock_m_real=3.0,clkin_period=30.0)(1,5)(1,5)\(arch_clock_generator_pll_7_to_1_diff_sdr)'
--BPS-0729: Status: Final Elaboration of Netlist on 'synchro(INITIALIZE="LOGIC1")'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'synchro(INITIALIZE="LOGIC1")'
--BPS-0729: Status: Final Elaboration of Netlist on '\serdes_7_to_1_diff_sdr(d=4)(1,9)\(arch_serdes_7_to_1_diff_sdr)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on '\serdes_7_to_1_diff_sdr(d=4)(1,9)\(arch_serdes_7_to_1_diff_sdr)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'zed_ali3_controller_core(C_PIXEL_CLOCK_RATE=0)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on '\zed_ali3_controller(c_pixel_clock_rate=0,c_family="spartan7")(1,8)\(rtl)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'design_1_zed_ali3_controller_0_0_default(design_1_zed_ali3_controller_0_0_arch)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'design_1_default(STRUCTURE)'
--BPS-0729: Status: Finished Final Elaboration of Netlist on 'design_1_wrapper(STRUCTURE)'
--BPS-0730: Status: Finished final elaboration.
--BPS-0730: Status: Finished final elaboration. Elapsed Time: 8.74 seconds.
--BPS-0730: Status: Finished elaborating design.
--BPS-0730: Status: Finished Reading Design. Elapsed Time: 185 seconds.
--BPS-0730: Status: Performing Netlist Expansion...
--BPS-0729: Status: Running Top Level Expansion on 'design_1_wrapper'
--BPS-0729: Status: Running Expansion on '\IOBUF(1,7)(1,4)\%IOBUF_V%unisim'
--BPS-0729: Status: Running Expansion on 'design_1_default%STRUCTURE'
--BPS-0729: Status: Running Expansion on 'design_1_CAM_interface_0_0'
--BPS-0729: Status: Running Expansion on 'CAM_interface_default'
--BPS-0729: Status: Running Expansion on 'BUFG%%xilinx7_173'
--BPS-0729: Status: Running Expansion on 'design_1_axi_iic_0_0_default%design_1_axi_iic_0_0_arch'
--BPS-0729: Status: Running Expansion on '\axi_iic(c_family=spartan7,c_iic_freq=10000,c_s_axi_aclk_freq_hz=81247969,c_default_value=XX00)(1,8)\%RTL%axi_iic_v2_0_20'
--BPS-0729: Status: Running Expansion on 'design_1_axi_intc_0_0_default%design_1_axi_intc_0_0_arch'
--BPS-0729: Status: Running Expansion on '\axi_intc(c_family=spartan7,c_instance=design_1_axi_intc_0_0,c_num_intr_inputs=1,c_kind_of_intr=XXFFFFFFFE,c_async_intr=XXFFFFFFFE)(1,8)(1,21)\%imp%axi_intc_v4_1_11'
--BPS-0729: Status: Running Expansion on 'design_1_axi_interconnect_0_0_default%STRUCTURE'
--BPS-0729: Status: Running Expansion on 'm00_couplers_imp_1CA5Z32_default%STRUCTURE'
--BPS-0729: Status: Running Expansion on 'm01_couplers_imp_I4GRPB_default%STRUCTURE'
--BPS-0729: Status: Running Expansion on 'm02_couplers_imp_1BOGR4T_default%STRUCTURE'
--BPS-0729: Status: Running Expansion on 'm03_couplers_imp_J0G1J0_default%STRUCTURE'
--BPS-0729: Status: Running Expansion on 'm04_couplers_imp_19YU2FS_default%STRUCTURE'
--BPS-0729: Status: Running Expansion on 's00_couplers_imp_O7FAN0_default%STRUCTURE'
--BPS-0729: Status: Running Expansion on 'design_1_xbar_0'
--BPS-0729: Status: Running Expansion on 'design_1_axi_smc_0'
--BPS-0729: Status: Running Expansion on 'bd_afc3'
--BPS-0729: Status: Running Expansion on 'clk_map_imp_5Y9LOC'
--BPS-0729: Status: Running Expansion on 'bd_afc3_one_0'
--BPS-0729: Status: Running Expansion on 'xlconstant_v1_1_5_xlconstant(CONST_WIDTH=1,CONST_VAL=H1)%NamedPorts'
--BPS-0729: Status: Running Expansion on 'bd_afc3_psr_aclk_0_default%bd_afc3_psr_aclk_0_arch'
--BPS-0729: Status: Running Expansion on '\proc_sys_reset(c_family=spartan7,c_aux_rst_width=1,c_aux_reset_high=0)(1,8)\%imp%proc_sys_reset_v5_0_12'
--BPS-0729: Status: Running Expansion on '\FDRE(init=1)\%FDRE_V%unisim'
--BPS-0729: Status: Running Expansion on 'FDRE_default%FDRE_V%unisim'
--BPS-0729: Status: Running Expansion on '\lpf(c_ext_rst_width=4,c_aux_rst_width=1,c_ext_reset_high=0,c_aux_reset_high=0)\%imp%proc_sys_reset_v5_0_12'
--BPS-0729: Status: Running Expansion on '\SRL16(0,15)\%SRL16_V%unisim'
--BPS-0729: Status: Running Expansion on '\cdc_sync(c_vector_width=2,c_mtbf_stages=4)\%implementation%lib_cdc_v1_0_2'
--BPS-0729: Status: Running Expansion on 'FDR_default%FDR_V%unisim'
--BPS-0729: Status: Running Expansion on 'sequence_psr_default%imp%proc_sys_reset_v5_0_12'
--BPS-0729: Status: Running Expansion on '\upcnt_n(c_size=6)\%imp%proc_sys_reset_v5_0_12'
--BPS-0729: Status: Running Expansion on 'm00_exit_pipeline_imp_1TZX5BB'
--BPS-0729: Status: Running Expansion on 'bd_afc3_m00e_0'
--BPS-0729: Status: Running Expansion on 'sc_exit_v1_0_7_top(C_FAMILY=spartan7,C_ENABLE_PIPELINING=1H1,C_IS_CASCADED=0,C_SSC_ROUTE_WIDTH=2,C_MEP_IDENTIFIER_WIDTH=1,C_SSC_ROUTE_ARRAY=4B1001,C_RDATA_WIDTH=128,C_WDATA_WIDTH=128,C_M_RUSER_BITS_PER_BYTE=0,C_M_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_M_ARUSER_WIDTH=0,C_M_AWUSER_WIDTH=0,C_M_RUSER_WIDTH=0,C_M_WUSER_WIDTH=0,C_M_BUSER_WIDTH=0,C_S_ID_WIDTH=1,C_M_ID_WIDTH=0,C_ADDR_WIDTH=28,C_M_PROTOCOL=0,C_HAS_LOCK=0,C_NUM_MSC=1,C_SINGLE_ISSUING=0,C_M_LIMIT_READ_LENGTH=1,C_M_LIMIT_WRITE_LENGTH=1,C_READ_ACCEPTANCE=1,C_WRITE_ACCEPTANCE=1)%NamedPorts'
--BPS-0729: Status: Running Expansion on 'm00_nodes_imp_1GOYQYZ'
--BPS-0729: Status: Running Expansion on 'bd_afc3_m00arn_0'
--BPS-0729: Status: Running Expansion on 'sc_node_v1_0_9_top(C_FAMILY=spartan7,C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64H0000001000000010,C_M_NUM_BYTES_ARRAY=32H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)%NamedPorts'
--BPS-0729: Status: Running Expansion on 'bd_afc3_m00awn_0'
--BPS-0729: Status: Running Expansion on 'sc_node_v1_0_9_top(C_FAMILY=spartan7,C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=64H0000001000000010,C_M_NUM_BYTES_ARRAY=32H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)%NamedPorts'
--BPS-0729: Status: Running Expansion on 'bd_afc3_m00bn_0'
--BPS-0729: Status: Running Expansion on 'sc_node_v1_0_9_top(C_FAMILY=spartan7,C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32H00000010,C_M_NUM_BYTES_ARRAY=64H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)%NamedPorts'
--BPS-0729: Status: Running Expansion on 'bd_afc3_m00rn_0'
--BPS-0729: Status: Running Expansion on 'sc_node_v1_0_9_top(C_FAMILY=spartan7,C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=2,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32H00000010,C_M_NUM_BYTES_ARRAY=64H0000001000000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)%NamedPorts'
--BPS-0729: Status: Running Expansion on 'bd_afc3_m00wn_0'
--BPS-0729: Status: Running Expansion on 'sc_node_v1_0_9_top(C_FAMILY=spartan7,C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=2,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=64H0000001000000010,C_M_NUM_BYTES_ARRAY=32H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)%NamedPorts'
--BPS-0729: Status: Running Expansion on 'bd_afc3_m00s2a_0'
--BPS-0729: Status: Running Expansion on 'sc_sc2axi_v1_0_6_top(C_AXI_ADDR_WIDTH=28,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=128,C_AXI_WDATA_WIDTH=128,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)%NamedPorts'
--BPS-0729: Status: Running Expansion on 'bd_afc3_s00a2s_0'
--BPS-0729: Status: Running Expansion on 'sc_axi2sc_v1_0_6_top(C_AXI_ADDR_WIDTH=32,C_AXI_ID_WIDTH=1,C_AXI_RDATA_WIDTH=32,C_AXI_WDATA_WIDTH=32,C_SC_ADDR_WIDTH=32,C_SC_ID_WIDTH=1,C_SC_RDATA_WIDTH=128,C_SC_WDATA_WIDTH=128,C_SC_RUSER_BITS_PER_BYTE=0,C_SC_WUSER_BITS_PER_BYTE=0,C_SC_ARUSER_WIDTH=0,C_SC_AWUSER_WIDTH=0,C_SC_BUSER_WIDTH=0,C_MSC_ROUTE_WIDTH=1,C_SSC_ROUTE_WIDTH=2,C_AWPAYLD_WIDTH=138,C_ARPAYLD_WIDTH=138,C_WPAYLD_WIDTH=160,C_RPAYLD_WIDTH=148,C_BPAYLD_WIDTH=6)%NamedPorts'
--BPS-0729: Status: Running Expansion on 's00_entry_pipeline_imp_USCCV8'
--BPS-0729: Status: Running Expansion on 'bd_afc3_s00mmu_0'
--BPS-0729: Status: Running Expansion on 'sc_mmu_v1_0_6_top(C_FAMILY=spartan7,C_IS_CASCADED=0,C_ENABLE_PIPELINING=1H1,C_NUM_SEG=1,C_SEG_BASE_ADDR_ARRAY=64H0000000080000000,C_SEG_SIZE_ARRAY=32H0000001c,C_SEG_SEP_ROUTE_ARRAY=64H0000000000000000,C_SEG_SUPPORTS_READ_ARRAY=1H1,C_SEG_SUPPORTS_WRITE_ARRAY=1H1,C_SEG_SECURE_READ_ARRAY=1B0,C_SEG_SECURE_WRITE_ARRAY=1B0,C_NUM_MSC=1,C_MSC_ROUTE_WIDTH=1,C_MSC_ROUTE_ARRAY=1B1,C_ADDR_WIDTH=32,C_ID_WIDTH=0,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_AWUSER_WIDTH=0,C_S_ARUSER_WIDTH=0,C_S_RUSER_WIDTH=0,C_S_WUSER_WIDTH=0,C_S_BUSER_WIDTH=0,C_S_PROTOCOL=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0,C_SUPPORTS_WRAP=1,C_SUPPORTS_READ_DECERR=1,C_SUPPORTS_WRITE_DECERR=1)%NamedPorts'
--BPS-0729: Status: Running Expansion on 'bd_afc3_s00sic_0'
--BPS-0729: Status: Running Expansion on 'sc_si_converter_v1_0_6_top(C_LIMIT_WRITE_LENGTH=0,C_LIMIT_READ_LENGTH=0,C_WRITE_WATERMARK=0,C_READ_WATERMARK=0,C_ENABLE_PIPELINING=1H1,C_IS_CASCADED=0,C_NUM_WRITE_THREADS=1,C_NUM_READ_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_SUPPORTS_NARROW=0,C_HAS_BURST=1,C_NUM_SEG=1,C_SEP_WDATA_WIDTH_ARRAY=32H00000080,C_SEP_RDATA_WIDTH_ARRAY=32H00000080,C_SEP_PROTOCOL_ARRAY=32H00000000,C_NUM_MSC=1,C_MSC_WDATA_WIDTH_ARRAY=32H00000080,C_MSC_RDATA_WIDTH_ARRAY=32H00000080,C_ADDR_WIDTH=32,C_ID_WIDTH=1,C_WDATA_WIDTH=32,C_RDATA_WIDTH=32,C_S_WUSER_BITS_PER_BYTE=0,C_S_RUSER_BITS_PER_BYTE=0,C_MAX_WUSER_BITS_PER_BYTE=0,C_MAX_RUSER_BITS_PER_BYTE=0,C_SINGLE_ISSUING=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32)%NamedPorts'
--BPS-0729: Status: Running Expansion on 'bd_afc3_s00tr_0'
--BPS-0729: Status: Running Expansion on 'sc_transaction_regulator_v1_0_7_top(C_FAMILY=spartan7,C_IS_CASCADED=0,C_ENABLE_PIPELINING=H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=0,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)%NamedPorts'
--BPS-0729: Status: Running Expansion on 's00_nodes_imp_Y7M43I'
--BPS-0729: Status: Running Expansion on 'bd_afc3_sarn_0'
--BPS-0729: Status: Running Expansion on 'sc_node_v1_0_9_top(C_FAMILY=spartan7,C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=2,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32H00000004,C_M_NUM_BYTES_ARRAY=32H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)%NamedPorts'
--BPS-0729: Status: Running Expansion on 'bd_afc3_sawn_0'
--BPS-0729: Status: Running Expansion on 'sc_node_v1_0_9_top(C_FAMILY=spartan7,C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=3,C_PAYLD_WIDTH=138,C_S_NUM_BYTES_ARRAY=32H00000004,C_M_NUM_BYTES_ARRAY=32H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)%NamedPorts'
--BPS-0729: Status: Running Expansion on 'bd_afc3_sbn_0'
--BPS-0729: Status: Running Expansion on 'sc_node_v1_0_9_top(C_FAMILY=spartan7,C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=4,C_PAYLD_WIDTH=6,C_S_NUM_BYTES_ARRAY=32H00000010,C_M_NUM_BYTES_ARRAY=64H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=0,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)%NamedPorts'
--BPS-0729: Status: Running Expansion on 'bd_afc3_srn_0'
--BPS-0729: Status: Running Expansion on 'sc_node_v1_0_9_top(C_FAMILY=spartan7,C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=0,C_PAYLD_WIDTH=148,C_S_NUM_BYTES_ARRAY=32H00000010,C_M_NUM_BYTES_ARRAY=64H0000000400000004,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=2,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=0,C_S_LATENCY=1,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)%NamedPorts'
--BPS-0729: Status: Running Expansion on 'bd_afc3_swn_0'
--BPS-0729: Status: Running Expansion on 'sc_node_v1_0_9_top(C_FAMILY=spartan7,C_FIFO_IP=0,C_DISABLE_IP=0,C_FIFO_SIZE=5,C_FIFO_TYPE=0,C_FIFO_OUTPUT_REG=1,C_ENABLE_PIPELINING=8H01,C_SYNCHRONIZATION_STAGES=3,C_NUM_SI=1,C_NUM_MI=1,C_CHANNEL=1,C_PAYLD_WIDTH=160,C_S_NUM_BYTES_ARRAY=32H00000004,C_M_NUM_BYTES_ARRAY=32H00000010,C_USER_BITS_PER_BYTE=0,C_ARBITER_MODE=1,C_SC_ROUTE_WIDTH=1,C_ID_WIDTH=1,C_ADDR_WIDTH=32,C_USER_WIDTH=512,C_MAX_PAYLD_BYTES=16,C_S_PIPELINE=0,C_M_PIPELINE=0,C_M_SEND_PIPELINE=1,C_S_LATENCY=0,C_ACLK_RELATIONSHIP=1,C_ACLKEN_CONVERSION=0)%NamedPorts'
--BPS-0729: Status: Running Expansion on 'bd_afc3_s01a2s_0'
--BPS-0729: Status: Running Expansion on 's01_entry_pipeline_imp_1W4H5O0'
--BPS-0729: Status: Running Expansion on 'bd_afc3_s01mmu_0'
--BPS-0729: Status: Running Expansion on 'bd_afc3_s01sic_0'
--BPS-0729: Status: Running Expansion on 'bd_afc3_s01tr_0'
--BPS-0729: Status: Running Expansion on 'sc_transaction_regulator_v1_0_7_top(C_FAMILY=spartan7,C_IS_CASCADED=0,C_ENABLE_PIPELINING=H1,C_NUM_READ_THREADS=1,C_NUM_WRITE_THREADS=1,C_MEP_IDENTIFIER_WIDTH=1,C_MEP_IDENTIFIER=1,C_SEP_ROUTE_WIDTH=1,C_RDATA_WIDTH=32,C_WDATA_WIDTH=32,C_S_ID_WIDTH=0,C_M_ID_WIDTH=1,C_ADDR_WIDTH=32,C_SUPPORTS_READ_DEADLOCK=0,C_SUPPORTS_WRITE_DEADLOCK=0,C_READ_ACCEPTANCE=32,C_WRITE_ACCEPTANCE=32,C_SINGLE_ISSUING=0)%NamedPorts'
--BPS-0729: Status: Running Expansion on 's01_nodes_imp_1RW0SI0'
--BPS-0729: Status: Running Expansion on 'bd_afc3_sarn_1'
--BPS-0729: Status: Running Expansion on 'bd_afc3_srn_1'
--BPS-0729: Status: Running Expansion on 'switchboards_imp_4N4PBE'
--BPS-0729: Status: Running Expansion on 'bd_afc3_arsw_0'
--BPS-0729: Status: Running Expansion on 'sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=138,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2B11)%NamedPorts'
--BPS-0729: Status: Running Expansion on 'bd_afc3_awsw_0'
--BPS-0729: Status: Running Expansion on 'bd_afc3_bsw_0'
--BPS-0729: Status: Running Expansion on 'sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=6,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=1,C_NUM_MI=2,C_TESTING_MODE=0,C_CONNECTIVITY=2B11)%NamedPorts'
--BPS-0729: Status: Running Expansion on 'bd_afc3_rsw_0'
--BPS-0729: Status: Running Expansion on 'sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=148,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=1,C_NUM_MI=2,C_TESTING_MODE=0,C_CONNECTIVITY=2B11)%NamedPorts'
--BPS-0729: Status: Running Expansion on 'bd_afc3_wsw_0'
--BPS-0729: Status: Running Expansion on 'sc_switchboard_v1_0_5_top(C_PAYLD_WIDTH=160,K_MAX_INFO_WIDTH=1,C_S_PIPELINES=0,C_M_PIPELINES=1,C_S_LATENCY=0,C_NUM_SI=2,C_NUM_MI=1,C_TESTING_MODE=0,C_CONNECTIVITY=2B11)%NamedPorts'
--BPS-0729: Status: Running Expansion on 'design_1_axi_uartlite_0_0_default%design_1_axi_uartlite_0_0_arch'
--BPS-0729: Status: Running Expansion on '\axi_uartlite(c_family=spartan7,c_s_axi_aclk_freq_hz=81247969,c_baudrate=115200)(1,8)\%RTL%axi_uartlite_v2_0_21'
--BPS-0729: Status: Running Expansion on 'design_1_axis_data_fifo_0_0'
--BPS-0729: Status: Running Expansion on 'axis_data_fifo_v1_1_18_axis_data_fifo(C_FAMILY=spartan7,C_AXIS_TDATA_WIDTH=24,C_AXIS_TID_WIDTH=1,C_AXIS_TDEST_WIDTH=1,C_AXIS_TUSER_WIDTH=1,C_AXIS_SIGNAL_SET=B00000000000000000000000011111111,C_FIFO_DEPTH=16384,C_FIFO_MODE=1,C_IS_ACLK_ASYNC=0,C_SYNCHRONIZER_STAGE=2,C_ACLKEN_CONV_MODE=0)%NamedPorts'
--BPS-0729: Status: Running Expansion on 'design_1_clk_wiz_0_0'
--BPS-0729: Status: Running Expansion on 'design_1_clk_wiz_0_0_clk_wiz'
--BPS-0729: Status: Running Expansion on 'IBUF%%xilinx7_173'
--BPS-0729: Status: Running Expansion on '\MMCME2_ADV(CLKFBOUT_MULT_F=50.0,CLKIN1_PERIOD=83.333,CLKOUT0_DIVIDE_F=6.0,CLKOUT1_DIVIDE=3,CLKOUT2_DIVIDE=25,CLKOUT3_DIVIDE=25,CLKOUT4_DIVIDE=9)\%%xilinx7_173'
--BPS-0729: Status: Running Expansion on 'design_1_mdm_1_0'
--BPS-0729: Status: Running Expansion on 'design_1_microblaze_0_0'
--BPS-0729: Status: Running Expansion on 'microblaze_0_local_memory_imp_1K0VQXK_default%STRUCTURE'
--BPS-0729: Status: Running Expansion on 'design_1_dlmb_bram_if_cntlr_0_default%design_1_dlmb_bram_if_cntlr_0_arch'
--BPS-0729: Status: Running Expansion on '\lmb_bram_if_cntlr(c_family=spartan7,c_highaddr=XX0000000000001FFF,c_baseaddr=XX0000000000000000,c_mask=XX00000000C0000000,c_interconnect=0)(1,8)(0,31)(0,31)\%imp%lmb_bram_if_cntlr_v4_0_15'
--BPS-0729: Status: Running Expansion on 'design_1_dlmb_v10_0_default%design_1_dlmb_v10_0_arch'
--BPS-0729: Status: Running Expansion on '\lmb_v10(c_lmb_num_slaves=1)\%IMP%lmb_v10_v3_0_9'
--BPS-0729: Status: Running Expansion on 'design_1_ilmb_bram_if_cntlr_0_default%design_1_ilmb_bram_if_cntlr_0_arch'
--BPS-0729: Status: Running Expansion on '\lmb_bram_if_cntlr(c_family=spartan7,c_highaddr=XX0000000000001FFF,c_baseaddr=XX0000000000000000,c_mask=XX0000000080000000,c_interconnect=0)(1,8)(0,31)(0,31)\%imp%lmb_bram_if_cntlr_v4_0_15'
--BPS-0729: Status: Running Expansion on 'design_1_ilmb_v10_0_default%design_1_ilmb_v10_0_arch'
--BPS-0729: Status: Running Expansion on 'design_1_lmb_bram_0'
--BPS-0729: Status: Running Expansion on 'design_1_mig_7series_0_0'
--BPS-0729: Status: Running Expansion on 'design_1_mig_7series_0_0_mig_default'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_iodelay_ctrl(TCQ=100,IODELAY_GRP0=DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0,IODELAY_GRP1=DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1,REFCLK_TYPE=NO_BUFFER,SYSCLK_TYPE=NO_BUFFER,SYS_RST_PORT=FALSE,RST_ACT_LOW=1,DIFF_TERM_REFCLK=TRUE,FPGA_SPEED_GRADE=1,REF_CLK_MMCM_IODELAY_CTRL=FALSE)'
--BPS-0729: Status: Running Expansion on 'IDELAYCTRL_default%%xilinx7_173'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_clk_ibuf(SYSCLK_TYPE=NO_BUFFER,DIFF_TERM_SYSCLK=TRUE)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_tempmon(TCQ=100,TEMP_MON_CONTROL=INTERNAL,XADC_CLK_PERIOD=5000,tTEMPSAMPLE=10000000)'
--BPS-0729: Status: Running Expansion on 'XADC(INIT_40=16h1000,INIT_41=16h2fff,INIT_48=16h0101,INIT_4A=16h0100,INIT_50=16hb5ed,INIT_51=16h57e4,INIT_52=16ha147,INIT_53=16hca33,INIT_54=16ha93a,INIT_55=16h52c6,INIT_56=16h9555,INIT_57=16hae4e,INIT_58=16h5999,INIT_5C=16h5111)%%xilinx7_173'
--BPS-0729: Status: Running Expansion on '\mig_7series_v4_1_infrastructure(TCQ=100,CLKIN_PERIOD=10000,nCK_PER_CLK=4,SYSCLK_TYPE=NO_BUFFER,UI_EXTRA_CLOCKS=TRUE,CLKFBOUT_MULT=13,DIVCLK_DIVIDE=1,CLKOUT0_PHASE=0.0,CLKOUT0_DIVIDE=2,CLKOUT1_DIVIDE=4,CLKOUT2_DIVIDE=64,CLKOUT3_DIVIDE=16,MMCM_VCO=649,MMCM_MULT_F=8,MMCM_DIVCLK_DIVIDE=1,MMCM_CLKOUT0_EN=TRUE,MMCM_CLKOUT1_EN=FALSE,MMCM_CLKOUT2_EN=FALSE,MMCM_CLKOUT3_EN=FALSE,MMCM_CLKOUT4_EN=FALSE,MMCM_CLKOUT0_DIVIDE=3.25,MMCM_CLKOUT1_DIVIDE=1,MMCM_CLKOUT2_DIVIDE=1,MMCM_CLKOUT3_DIVIDE=1,MMCM_CLKOUT4_DIVIDE=1,RST_ACT_LOW=1,tCK=3077,MEM_TYPE=DDR3)\'
--BPS-0729: Status: Running Expansion on '\PLLE2_ADV(CLKFBOUT_MULT=13,CLKIN1_PERIOD=10.0,CLKOUT0_DIVIDE=2,CLKOUT1_DIVIDE=4,CLKOUT2_DIVIDE=64,CLKOUT2_DUTY_CYCLE=0.0625,CLKOUT2_PHASE=9.84375,CLKOUT3_DIVIDE=16,CLKOUT4_DIVIDE=8,CLKOUT4_PHASE=168.75,COMPENSATION=INTERNAL)\%%xilinx7_173'
--BPS-0729: Status: Running Expansion on 'BUFH%%xilinx7_173'
--BPS-0729: Status: Running Expansion on '\MMCME2_ADV(BANDWIDTH=HIGH,CLKFBOUT_MULT_F=8,CLKIN1_PERIOD=12.304,CLKOUT0_DIVIDE_F=3.25,CLKOUT1_DIVIDE=8,CLKOUT2_DIVIDE=8,CLKOUT3_DIVIDE=8,CLKOUT4_DIVIDE=8,CLKOUT5_DIVIDE=16,CLKOUT5_USE_FINE_PS=TRUE,CLKOUT6_DIVIDE=4,COMPENSATION=BUF_IN,REF_JITTER1=0.0)\%%xilinx7_173'
--BPS-0729: Status: Running Expansion on '\mig_7series_v4_1_memc_ui_top_axi(TCQ=100,DDR3_VDD_OP_VOLT=135,PAYLOAD_WIDTH=16,ADDR_CMD_MODE=1T,AL=0,BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE=8,BURST_TYPE=SEQ,CA_MIRROR=OFF,CK_WIDTH=1,CL=5,COL_WIDTH=10,CMD_PIPE_PLUS1=ON,CS_WIDTH=1,CKE_WIDTH=1,CWL=5,DATA_WIDTH=16,DATA_BUF_ADDR_WIDTH=5,DM_WIDTH=2,DQ_CNT_WIDTH=4,DQ_WIDTH=16,DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_TYPE=DDR3,DRAM_WIDTH=8,ECC=OFF,ECC_WIDTH=0,ECC_TEST=OFF,MC_ERR_ADDR_WIDTH=28,MASTER_PHY_CTL=0,nAL=0,nBANK_MACHS=4,nCK_PER_CLK=4,nCS_PER_RANK=1,ORDERING=NORM,IBUF_LPWR_MODE=OFF,BANK_TYPE=HR_IO,DATA_IO_PRIM_TYPE=HR_LP,DATA_IO_IDLE_PWRDWN=ON,IODELAY_GRP0=DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0,IODELAY_GRP1=DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1,FPGA_SPEED_GRADE=1,OUTPUT_DRV=LOW,REG_CTRL=OFF,RTT_NOM=40,RTT_WR=OFF,STARVE_LIMIT=2,tCK=3077,tCKE=5625,tFAW=45000,tPRDI=1000000,tRAS=36000,tRCD=13500,tREFI=7800000,tRFC=160000,tRP=13500,tRRD=7500,tRTP=7500,tWTR=7500,tZQI=128000000,tZQCS=64,USER_REFRESH=OFF,TEMP_MON_EN=ON,WRLVL=ON,DEBUG_PORT=OFF,CAL_WIDTH=HALF,RANK_WIDTH=1,RANKS=1,ODT_WIDTH=1,ROW_WIDTH=14,ADDR_WIDTH=28,APP_MASK_WIDTH=16,APP_DATA_WIDTH=128,BYTE_LANES_B0=4b1111,BYTE_LANES_B1=4b0000,BYTE_LANES_B2=4b0000,BYTE_LANES_B3=4b0000,BYTE_LANES_B4=4b0000,DATA_CTL_B0=4b1100,DATA_CTL_B1=4b0000,DATA_CTL_B2=4b0000,DATA_CTL_B3=4b0000,DATA_CTL_B4=4b0000,PHY_0_BITLANES=48b001111111110001111111101111111111111101111111111,PHY_1_BITLANES=48b000000000000000000000000000000000000000000000000,PHY_2_BITLANES=48b000000000000000000000000000000000000000000000000,CK_BYTE_MAP=144b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,ADDR_MAP=192b000000000000000000000000000000000000000000000010000000000100000000001001000000000111000000000001000000000101000000000110000000000011000000010000000000010010000000010100000000010001000000011010,BANK_MAP=36b000000011011000000010111000000010011,CAS_MAP=12b000000010101,CKE_ODT_BYTE_MAP=8b00000000,CKE_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000,ODT_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000,CKE_ODT_AUX=FALSE,CS_MAP=120b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001,PARITY_MAP=12b000000000000,RAS_MAP=12b000000010110,WE_MAP=12b000000001011,DQS_BYTE_MAP=144b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011,DATA0_MAP=96b000000110100000000110011000000110010000000110101000000110001000000111000000000110111000000110110,DATA1_MAP=96b000000100011000000100111000000100010000000101000000000100101000000100110000000100000000000100100,DATA2_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA3_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA4_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA5_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA6_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA7_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA8_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA9_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA10_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA11_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA12_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA13_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA14_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA15_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA16_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA17_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,MASK0_MAP=108b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000111001,MASK1_MAP=108b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,SLOT_0_CONFIG=8b00000001,SLOT_1_CONFIG=8b00000000,MEM_ADDR_ORDER=BANK_ROW_COLUMN,CALIB_ROW_ADD=16b0000000000000000,CALIB_COL_ADD=12b000000000000,CALIB_BA_ADD=3b000,SIM_BYPASS_INIT_CAL=OFF,REFCLK_FREQ=200.0,USE_CS_PORT=1,USE_DM_PORT=1,USE_ODT_PORT=1,IDELAY_ADJ=OFF,FINE_PER_BIT=OFF,CENTER_COMP_MODE=OFF,PI_VAL_ADJ=OFF,SKIP_CALIB=FALSE,TAPSPERKCLK=112,C_S_AXI_ID_WIDTH=4,C_S_AXI_ADDR_WIDTH=28,C_S_AXI_DATA_WIDTH=128,C_S_AXI_SUPPORTS_NARROW_BURST=0,C_RD_WR_ARB_ALGORITHM=RD_PRI_REG,C_S_AXI_REG_EN0=20b00000000000000000000,C_S_AXI_REG_EN1=20b00000000000000000000,C_S_AXI_CTRL_ADDR_WIDTH=32,C_S_AXI_CTRL_DATA_WIDTH=32,C_S_AXI_BASEADDR=32b00000000000000000000000000000000,C_ECC_ONOFF_RESET_VALUE=1,C_ECC_CE_COUNTER_WIDTH=8,FPGA_VOLT_TYPE=N)\'
--BPS-0729: Status: Running Expansion on '\mig_7series_v4_1_mem_intfc(TCQ=100,DDR3_VDD_OP_VOLT=135,PAYLOAD_WIDTH=16,ADDR_CMD_MODE=1T,AL=0,BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE=8,BURST_TYPE=SEQ,CA_MIRROR=OFF,CK_WIDTH=1,DATA_CTL_B0=4b1100,DATA_CTL_B1=4b0000,DATA_CTL_B2=4b0000,DATA_CTL_B3=4b0000,DATA_CTL_B4=4b0000,BYTE_LANES_B0=4b1111,BYTE_LANES_B1=4b0000,BYTE_LANES_B2=4b0000,BYTE_LANES_B3=4b0000,BYTE_LANES_B4=4b0000,PHY_0_BITLANES=48b001111111110001111111101111111111111101111111111,PHY_1_BITLANES=48b000000000000000000000000000000000000000000000000,PHY_2_BITLANES=48b000000000000000000000000000000000000000000000000,CK_BYTE_MAP=144b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,ADDR_MAP=192b000000000000000000000000000000000000000000000010000000000100000000001001000000000111000000000001000000000101000000000110000000000011000000010000000000010010000000010100000000010001000000011010,BANK_MAP=36b000000011011000000010111000000010011,CAS_MAP=12b000000010101,CKE_ODT_BYTE_MAP=8b00000000,CKE_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000,ODT_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000,CKE_ODT_AUX=FALSE,CS_MAP=120b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001,PARITY_MAP=12b000000000000,RAS_MAP=12b000000010110,WE_MAP=12b000000001011,DQS_BYTE_MAP=144b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011,DATA0_MAP=96b000000110100000000110011000000110010000000110101000000110001000000111000000000110111000000110110,DATA1_MAP=96b000000100011000000100111000000100010000000101000000000100101000000100110000000100000000000100100,DATA2_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA3_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA4_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA5_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA6_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA7_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA8_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA9_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA10_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA11_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA12_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA13_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA14_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA15_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA16_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA17_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,MASK0_MAP=108b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000111001,MASK1_MAP=108b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,CALIB_ROW_ADD=16b0000000000000000,CALIB_COL_ADD=12b000000000000,CALIB_BA_ADD=3b000,CL=5,COL_WIDTH=10,CMD_PIPE_PLUS1=ON,CS_WIDTH=1,CKE_WIDTH=1,CWL=5,DATA_WIDTH=16,DATA_BUF_ADDR_WIDTH=5,DATA_BUF_OFFSET_WIDTH=1,DDR2_DQSN_ENABLE=YES,DM_WIDTH=2,DQ_CNT_WIDTH=4,DQ_WIDTH=16,DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_TYPE=DDR3,DRAM_WIDTH=8,ECC=OFF,ECC_WIDTH=0,MC_ERR_ADDR_WIDTH=28,nAL=0,nBANK_MACHS=4,nCK_PER_CLK=4,nCS_PER_RANK=1,ORDERING=NORM,IBUF_LPWR_MODE=OFF,BANK_TYPE=HR_IO,DATA_IO_PRIM_TYPE=HR_LP,DATA_IO_IDLE_PWRDWN=ON,IODELAY_GRP=DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0,FPGA_SPEED_GRADE=1,OUTPUT_DRV=LOW,REG_CTRL=OFF,RTT_NOM=40,RTT_WR=OFF,STARVE_LIMIT=2,tCK=3077,tCKE=5625,tFAW=45000,tPRDI=1000000,tRAS=36000,tRCD=13500,tREFI=7800000,tRFC=160000,tRP=13500,tRRD=7500,tRTP=7500,tWTR=7500,tZQI=128000000,tZQCS=64,WRLVL=ON,DEBUG_PORT=OFF,CAL_WIDTH=HALF,RANK_WIDTH=1,RANKS=1,ODT_WIDTH=1,ROW_WIDTH=14,SLOT_0_CONFIG=8b00000001,SLOT_1_CONFIG=8b00000000,SIM_BYPASS_INIT_CAL=OFF,REFCLK_FREQ=200.0,USE_CS_PORT=1,USE_DM_PORT=1,USE_ODT_PORT=1,MASTER_PHY_CTL=0,USER_REFRESH=OFF,TEMP_MON_EN=ON,IDELAY_ADJ=OFF,FINE_PER_BIT=OFF,CENTER_COMP_MODE=OFF,PI_VAL_ADJ=OFF,TAPSPERKCLK=112,SKIP_CALIB=FALSE,FPGA_VOLT_TYPE=N)\'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_mc(TCQ=100,ADDR_CMD_MODE=1T,BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE=8,CL=5,CMD_PIPE_PLUS1=ON,COL_WIDTH=10,CS_WIDTH=1,CWL=5,DATA_BUF_ADDR_WIDTH=5,DATA_BUF_OFFSET_WIDTH=1,DATA_WIDTH=16,DQ_WIDTH=16,DQS_WIDTH=2,DRAM_TYPE=DDR3,ECC=OFF,ECC_WIDTH=0,MC_ERR_ADDR_WIDTH=28,nBANK_MACHS=4,nCK_PER_CLK=4,nCS_PER_RANK=1,nSLOTS=1,ORDERING=NORM,PAYLOAD_WIDTH=16,RANK_WIDTH=1,RANKS=1,REG_CTRL=OFF,ROW_WIDTH=14,RTT_NOM=40,RTT_WR=OFF,SLOT_0_CONFIG=8b00001111,SLOT_1_CONFIG=8b00000000,STARVE_LIMIT=2,tCK=3077,tCKE=5625,tFAW=45000,tRAS=36000,tRCD=13500,tREFI=7800000,CKE_ODT_AUX=FALSE,tRFC=160000,tRP=13500,tRRD=7500,tRTP=7500,tWTR=7500,tZQCS=64,tZQI=128000000,tPRDI=1000000,USER_REFRESH=OFF)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_rank_mach(BURST_MODE=8,CS_WIDTH=1,DRAM_TYPE=DDR3,MAINT_PRESCALER_DIV=16,nBANK_MACHS=4,nCKESR=3,nCK_PER_CLK=4,CL=5,CWL=5,DQRD2DQWR_DLY=4,nFAW=15,nREFRESH_BANK=1,nRRD=4,nWTR=4,PERIODIC_RD_TIMER_DIV=5,RANK_BM_BV_WIDTH=4,RANK_WIDTH=1,RANKS=1,REFRESH_TIMER_DIV=37,ZQ_TIMER_DIV=640000)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_rank_cntrl(BURST_MODE=8,DQRD2DQWR_DLY=4,CL=5,CWL=5,nBANK_MACHS=4,nCK_PER_CLK=4,nFAW=15,nREFRESH_BANK=1,nRRD=4,nWTR=4,PERIODIC_RD_TIMER_DIV=5,RANK_BM_BV_WIDTH=4,RANK_WIDTH=1,RANKS=1,REFRESH_TIMER_DIV=37)'
--BPS-0729: Status: Running Expansion on 'SRLC32E%%xilinx7_173'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_rank_common(DRAM_TYPE=DDR3,MAINT_PRESCALER_DIV=16,nBANK_MACHS=4,nCKESR=3,nCK_PER_CLK=4,PERIODIC_RD_TIMER_DIV=5,RANK_WIDTH=1,RANKS=1,REFRESH_TIMER_DIV=37,ZQ_TIMER_DIV=640000)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_round_robin_arb(WIDTH=3)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_round_robin_arb(WIDTH=1)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_bank_mach(TCQ=100,EVEN_CWL_2T_MODE=OFF,ADDR_CMD_MODE=1T,BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE=8,COL_WIDTH=10,CS_WIDTH=1,CL=5,CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE=DDR3,EARLY_WR_DATA_ADDR=OFF,ECC=OFF,LOW_IDLE_CNT=0,nBANK_MACHS=4,nCK_PER_CLK=4,nCS_PER_RANK=1,nOP_WAIT=0,nRAS=12,nRCD=5,nRFC=52,nRTP=4,CKE_ODT_AUX=FALSE,nRP=5,nSLOTS=1,nWR=5,nXSDLL=512,ORDERING=NORM,RANK_BM_BV_WIDTH=4,RANK_WIDTH=1,RANKS=1,ROW_WIDTH=14,RTT_NOM=40,RTT_WR=OFF,STARVE_LIMIT=2,SLOT_0_CONFIG=8b00001111,SLOT_1_CONFIG=8b00000000,tZQCS=64)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_bank_cntrl(TCQ=100,ADDR_CMD_MODE=1T,BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE=8,COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE=DDR3,ECC=OFF,ID=0,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=3,nRCD=5,nRTP=4,nRP=5,nWTP_CLKS=5,ORDERING=NORM,RANK_WIDTH=1,RANKS=1,RAS_TIMER_WIDTH=2,ROW_WIDTH=14,STARVE_LIMIT=2)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_bank_compare(BANK_WIDTH=3,TCQ=100,BURST_MODE=8,COL_WIDTH=10,DATA_BUF_ADDR_WIDTH=5,ECC=OFF,RANK_WIDTH=1,RANKS=1,ROW_WIDTH=14)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_bank_state(TCQ=100,ADDR_CMD_MODE=1T,BM_CNT_WIDTH=2,BURST_MODE=8,CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE=DDR3,ECC=OFF,ID=0,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=3,nRP=5,nRTP=4,nRCD=5,nWTP_CLKS=5,ORDERING=NORM,RANKS=1,RANK_WIDTH=1,RAS_TIMER_WIDTH=2,STARVE_LIMIT=2)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_bank_queue(TCQ=100,BM_CNT_WIDTH=2,nBANK_MACHS=4,ORDERING=NORM,ID=0)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_bank_cntrl(TCQ=100,ADDR_CMD_MODE=1T,BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE=8,COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE=DDR3,ECC=OFF,ID=1,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=3,nRCD=5,nRTP=4,nRP=5,nWTP_CLKS=5,ORDERING=NORM,RANK_WIDTH=1,RANKS=1,RAS_TIMER_WIDTH=2,ROW_WIDTH=14,STARVE_LIMIT=2)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_bank_state(TCQ=100,ADDR_CMD_MODE=1T,BM_CNT_WIDTH=2,BURST_MODE=8,CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE=DDR3,ECC=OFF,ID=1,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=3,nRP=5,nRTP=4,nRCD=5,nWTP_CLKS=5,ORDERING=NORM,RANKS=1,RANK_WIDTH=1,RAS_TIMER_WIDTH=2,STARVE_LIMIT=2)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_bank_queue(TCQ=100,BM_CNT_WIDTH=2,nBANK_MACHS=4,ORDERING=NORM,ID=1)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_bank_cntrl(TCQ=100,ADDR_CMD_MODE=1T,BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE=8,COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE=DDR3,ECC=OFF,ID=2,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=3,nRCD=5,nRTP=4,nRP=5,nWTP_CLKS=5,ORDERING=NORM,RANK_WIDTH=1,RANKS=1,RAS_TIMER_WIDTH=2,ROW_WIDTH=14,STARVE_LIMIT=2)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_bank_state(TCQ=100,ADDR_CMD_MODE=1T,BM_CNT_WIDTH=2,BURST_MODE=8,CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE=DDR3,ECC=OFF,ID=2,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=3,nRP=5,nRTP=4,nRCD=5,nWTP_CLKS=5,ORDERING=NORM,RANKS=1,RANK_WIDTH=1,RAS_TIMER_WIDTH=2,STARVE_LIMIT=2)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_bank_queue(TCQ=100,BM_CNT_WIDTH=2,nBANK_MACHS=4,ORDERING=NORM,ID=2)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_bank_cntrl(TCQ=100,ADDR_CMD_MODE=1T,BANK_WIDTH=3,BM_CNT_WIDTH=2,BURST_MODE=8,COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE=DDR3,ECC=OFF,ID=3,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=3,nRCD=5,nRTP=4,nRP=5,nWTP_CLKS=5,ORDERING=NORM,RANK_WIDTH=1,RANKS=1,RAS_TIMER_WIDTH=2,ROW_WIDTH=14,STARVE_LIMIT=2)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_bank_state(TCQ=100,ADDR_CMD_MODE=1T,BM_CNT_WIDTH=2,BURST_MODE=8,CWL=5,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE=DDR3,ECC=OFF,ID=3,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRAS_CLKS=3,nRP=5,nRTP=4,nRCD=5,nWTP_CLKS=5,ORDERING=NORM,RANKS=1,RANK_WIDTH=1,RAS_TIMER_WIDTH=2,STARVE_LIMIT=2)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_bank_queue(TCQ=100,BM_CNT_WIDTH=2,nBANK_MACHS=4,ORDERING=NORM,ID=3)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_bank_common(TCQ=100,BM_CNT_WIDTH=2,LOW_IDLE_CNT=0,nBANK_MACHS=4,nCK_PER_CLK=4,nOP_WAIT=0,nRFC=52,nXSDLL=512,RANK_WIDTH=1,RANKS=1,CWL=5,tZQCS=64)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_arb_mux(TCQ=100,EVEN_CWL_2T_MODE=OFF,ADDR_CMD_MODE=1T,BANK_VECT_INDX=11,BANK_WIDTH=3,BURST_MODE=8,CS_WIDTH=1,CL=5,CWL=5,DATA_BUF_ADDR_VECT_INDX=19,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE=DDR3,CKE_ODT_AUX=FALSE,EARLY_WR_DATA_ADDR=OFF,ECC=OFF,nBANK_MACHS=4,nCK_PER_CLK=4,nCS_PER_RANK=1,nRAS=12,nRCD=5,nSLOTS=1,nWR=5,RANKS=1,RANK_VECT_INDX=3,RANK_WIDTH=1,ROW_VECT_INDX=55,ROW_WIDTH=14,RTT_NOM=40,RTT_WR=OFF,SLOT_0_CONFIG=8b00001111,SLOT_1_CONFIG=8b00000000)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_arb_row_col(TCQ=100,ADDR_CMD_MODE=1T,CWL=5,EARLY_WR_DATA_ADDR=OFF,nBANK_MACHS=4,nCK_PER_CLK=4,nRAS=12,nRCD=5,nWR=5)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_round_robin_arb(WIDTH=4)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_arb_select(TCQ=100,EVEN_CWL_2T_MODE=OFF,ADDR_CMD_MODE=1T,BANK_VECT_INDX=11,BANK_WIDTH=3,BURST_MODE=8,CS_WIDTH=1,CL=5,CWL=5,DATA_BUF_ADDR_VECT_INDX=19,DATA_BUF_ADDR_WIDTH=5,DRAM_TYPE=DDR3,EARLY_WR_DATA_ADDR=OFF,ECC=OFF,nBANK_MACHS=4,nCK_PER_CLK=4,nCS_PER_RANK=1,CKE_ODT_AUX=FALSE,nSLOTS=1,RANKS=1,RANK_VECT_INDX=3,RANK_WIDTH=1,ROW_VECT_INDX=55,ROW_WIDTH=14,RTT_NOM=40,RTT_WR=OFF,SLOT_0_CONFIG=8b00001111,SLOT_1_CONFIG=8b00000000)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_col_mach(TCQ=100,BANK_WIDTH=3,BURST_MODE=8,COL_WIDTH=10,CS_WIDTH=1,DATA_BUF_ADDR_WIDTH=5,DATA_BUF_OFFSET_WIDTH=1,DELAY_WR_DATA_CNTRL=1,DQS_WIDTH=2,DRAM_TYPE=DDR3,EARLY_WR_DATA_ADDR=OFF,ECC=OFF,MC_ERR_ADDR_WIDTH=28,nCK_PER_CLK=4,nPHY_WRLAT=2,RANK_WIDTH=1,ROW_WIDTH=14)'
--BPS-0729: Status: Running Expansion on 'RAM32M%%xilinx7_173'
--BPS-0729: Status: Running Expansion on '\mig_7series_v4_1_ddr_phy_top(TCQ=100,DDR3_VDD_OP_VOLT=135,AL=0,BANK_WIDTH=3,BURST_MODE=8,BURST_TYPE=SEQ,CA_MIRROR=OFF,CK_WIDTH=1,CL=5,COL_WIDTH=10,CS_WIDTH=1,CKE_WIDTH=1,CWL=5,DM_WIDTH=2,DQ_WIDTH=16,DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_TYPE=DDR3,DRAM_WIDTH=8,MASTER_PHY_CTL=0,PHYCTL_CMD_FIFO=FALSE,DATA_CTL_B0=4b1100,DATA_CTL_B1=4b0000,DATA_CTL_B2=4b0000,DATA_CTL_B3=4b0000,DATA_CTL_B4=4b0000,BYTE_LANES_B0=4b1111,BYTE_LANES_B1=4b0000,BYTE_LANES_B2=4b0000,BYTE_LANES_B3=4b0000,BYTE_LANES_B4=4b0000,PHY_0_BITLANES=48b001111111110001111111101111111111111101111111111,PHY_1_BITLANES=48b000000000000000000000000000000000000000000000000,PHY_2_BITLANES=48b000000000000000000000000000000000000000000000000,CK_BYTE_MAP=144b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,ADDR_MAP=192b000000000000000000000000000000000000000000000010000000000100000000001001000000000111000000000001000000000101000000000110000000000011000000010000000000010010000000010100000000010001000000011010,BANK_MAP=36b000000011011000000010111000000010011,CAS_MAP=12b000000010101,CKE_ODT_BYTE_MAP=8b00000000,CKE_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000,ODT_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000,CKE_ODT_AUX=FALSE,CS_MAP=120b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001,PARITY_MAP=12b000000000000,RAS_MAP=12b000000010110,WE_MAP=12b000000001011,DQS_BYTE_MAP=144b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011,DATA0_MAP=96b000000110100000000110011000000110010000000110101000000110001000000111000000000110111000000110110,DATA1_MAP=96b000000100011000000100111000000100010000000101000000000100101000000100110000000100000000000100100,DATA2_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA3_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA4_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA5_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA6_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA7_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA8_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA9_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA10_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA11_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA12_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA13_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA14_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA15_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA16_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA17_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,MASK0_MAP=108b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000111001,MASK1_MAP=108b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,PRE_REV3ES=OFF,nCK_PER_CLK=4,nCS_PER_RANK=1,ADDR_CMD_MODE=1T,BANK_TYPE=HR_IO,DATA_IO_PRIM_TYPE=HR_LP,DATA_IO_IDLE_PWRDWN=ON,IODELAY_GRP=DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0,FPGA_SPEED_GRADE=1,OUTPUT_DRV=LOW,REG_CTRL=OFF,RTT_NOM=40,RTT_WR=OFF,tCK=3077,tRFC=160000,tREFI=7800000,DDR2_DQSN_ENABLE=YES,WRLVL=ON,DEBUG_PORT=OFF,RANKS=1,ODT_WIDTH=1,ROW_WIDTH=14,SLOT_1_CONFIG=8b00000000,CALIB_ROW_ADD=16b0000000000000000,CALIB_COL_ADD=12b000000000000,CALIB_BA_ADD=3b000,REFCLK_FREQ=200.0,USE_CS_PORT=1,USE_DM_PORT=1,USE_ODT_PORT=1,IDELAY_ADJ=OFF,FINE_PER_BIT=OFF,CENTER_COMP_MODE=OFF,PI_VAL_ADJ=OFF,TAPSPERKCLK=112,SKIP_CALIB=FALSE,FPGA_VOLT_TYPE=N)\'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_ddr_mc_phy_wrapper(TCQ=100,tCK=3077,BANK_TYPE=HR_IO,DATA_IO_PRIM_TYPE=HR_LP,DATA_IO_IDLE_PWRDWN=ON,IODELAY_GRP=DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0,FPGA_SPEED_GRADE=1,nCK_PER_CLK=4,nCS_PER_RANK=1,BANK_WIDTH=3,CKE_WIDTH=1,CS_WIDTH=1,CK_WIDTH=1,CWL=5,DDR2_DQSN_ENABLE=YES,DM_WIDTH=2,DQ_WIDTH=16,DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_TYPE=DDR3,RANKS=1,ODT_WIDTH=1,POC_USE_METASTABLE_SAMP=FALSE,REG_CTRL=OFF,ROW_WIDTH=14,USE_CS_PORT=1,USE_DM_PORT=1,USE_ODT_PORT=1,IBUF_LPWR_MODE=OFF,LP_DDR_CK_WIDTH=2,PHYCTL_CMD_FIFO=FALSE,DATA_CTL_B0=4b1100,DATA_CTL_B1=4b0000,DATA_CTL_B2=4b0000,DATA_CTL_B3=4b0000,DATA_CTL_B4=4b0000,BYTE_LANES_B0=4b1111,BYTE_LANES_B1=4b0000,BYTE_LANES_B2=4b0000,BYTE_LANES_B3=4b0000,BYTE_LANES_B4=4b0000,PHY_0_BITLANES=48b001111111110001111111101111111111111101111111111,PHY_1_BITLANES=48b000000000000000000000000000000000000000000000000,PHY_2_BITLANES=48b000000000000000000000000000000000000000000000000,HIGHEST_BANK=1,HIGHEST_LANE=4,CK_BYTE_MAP=144b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,ADDR_MAP=192b000000000000000000000000000000000000000000000010000000000100000000001001000000000111000000000001000000000101000000000110000000000011000000010000000000010010000000010100000000010001000000011010,BANK_MAP=36b000000011011000000010111000000010011,CAS_MAP=12b000000010101,CKE_ODT_BYTE_MAP=8b00000000,CKE_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000,ODT_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000,CKE_ODT_AUX=FALSE,CS_MAP=120b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001,PARITY_MAP=12b000000000000,RAS_MAP=12b000000010110,WE_MAP=12b000000001011,DQS_BYTE_MAP=144b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011,DATA0_MAP=96b000000110100000000110011000000110010000000110101000000110001000000111000000000110111000000110110,DATA1_MAP=96b000000100011000000100111000000100010000000101000000000100101000000100110000000100000000000100100,DATA2_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA3_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA4_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA5_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA6_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA7_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA8_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA9_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA10_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA11_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA12_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA13_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA14_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA15_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA16_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA17_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,MASK0_MAP=108b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000111001,MASK1_MAP=108b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,SIM_CAL_OPTION=NONE,MASTER_PHY_CTL=0,DRAM_WIDTH=8,PI_DIV2_INCDEC=FALSE)'
--BPS-0729: Status: Running Expansion on 'OBUF%%xilinx7_173'
--BPS-0729: Status: Running Expansion on 'OBUFT%%xilinx7_173'
--BPS-0729: Status: Running Expansion on 'IOBUF_INTERMDISABLE(IBUF_LOW_PWR=FALSE)%%xilinx7_173'
--BPS-0729: Status: Running Expansion on 'IOBUFDS_INTERMDISABLE(DQS_BIAS=TRUE,IBUF_LOW_PWR=FALSE)%%xilinx7_173'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_ddr_of_pre_fifo(TCQ=25,DEPTH=8)'
--BPS-0729: Status: Running Expansion on 'ram_mem'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_ddr_of_pre_fifo(TCQ=25,DEPTH=8,WIDTH=6)'
--BPS-0729: Status: Running Expansion on 'ram_mem1'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_ddr_mc_phy(BYTE_LANES_B0=4b1111,BYTE_LANES_B1=4b0000,BYTE_LANES_B2=4b0000,BYTE_LANES_B3=4b0000,BYTE_LANES_B4=4b0000,DATA_CTL_B0=4b1100,DATA_CTL_B1=4b0000,DATA_CTL_B2=4b0000,DATA_CTL_B3=4b0000,DATA_CTL_B4=4b0000,RCLK_SELECT_BANK=0,RCLK_SELECT_LANE=B,GENERATE_DDR_CK_MAP=16b0011000001000001,BYTELANES_DDR_CK=72b000000000000000000000000000000000000000000000000000000000000000000000001,SYNTHESIS=TRUE,PHY_CLK_RATIO=4,PHY_COUNT_EN=FALSE,PHY_SYNC_MODE=FALSE,PHY_DISABLE_SEQ_MATCH=TRUE,MASTER_PHY_CTL=0,PHY_0_BITLANES=48b001111111110001111111101111111111111101111111111,PHY_0_BITLANES_OUTONLY=48b001000000000001000000000000000000000000000000000,PHY_0_IODELAY_GRP=DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0,FPGA_SPEED_GRADE=1,BANK_TYPE=HR_IO,NUM_DDR_CK=1,PHY_0_CMD_OFFSET=8,PHY_0_RD_CMD_OFFSET_0=10,PHY_0_RD_CMD_OFFSET_1=10,PHY_0_RD_CMD_OFFSET_2=10,PHY_0_RD_CMD_OFFSET_3=10,PHY_0_RD_DURATION_0=6,PHY_0_RD_DURATION_1=6,PHY_0_RD_DURATION_2=6,PHY_0_RD_DURATION_3=6,PHY_0_WR_CMD_OFFSET_0=8,PHY_0_WR_CMD_OFFSET_1=8,PHY_0_WR_CMD_OFFSET_2=8,PHY_0_WR_CMD_OFFSET_3=8,PHY_0_WR_DURATION_0=7,PHY_0_WR_DURATION_1=7,PHY_0_WR_DURATION_2=7,PHY_0_WR_DURATION_3=7,PHY_0_AO_TOGGLE=1,PHY_0_A_PI_FREQ_REF_DIV=DIV2,PHY_0_A_PO_OCLK_DELAY=0,PHY_0_B_PO_OCLK_DELAY=0,PHY_0_C_PO_OCLK_DELAY=0,PHY_0_D_PO_OCLK_DELAY=0,PHY_0_A_PO_OCLKDELAY_INV=FALSE,PHY_0_A_IDELAYE2_IDELAY_VALUE=0,PHY_0_B_IDELAYE2_IDELAY_VALUE=0,PHY_0_C_IDELAYE2_IDELAY_VALUE=0,PHY_0_D_IDELAYE2_IDELAY_VALUE=0,PHY_1_BITLANES=48b000000000000000000000000000000000000000000000000,PHY_1_BITLANES_OUTONLY=48b000000000000000000000000000000000000000000000000,PHY_1_IODELAY_GRP=DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0,PHY_1_A_PO_OCLK_DELAY=0,PHY_1_B_PO_OCLK_DELAY=0,PHY_1_C_PO_OCLK_DELAY=0,PHY_1_D_PO_OCLK_DELAY=0,PHY_1_A_IDELAYE2_IDELAY_VALUE=0,PHY_1_B_IDELAYE2_IDELAY_VALUE=0,PHY_1_C_IDELAYE2_IDELAY_VALUE=0,PHY_1_D_IDELAYE2_IDELAY_VALUE=0,PHY_2_BITLANES=48b000000000000000000000000000000000000000000000000,PHY_2_BITLANES_OUTONLY=48b000000000000000000000000000000000000000000000000,PHY_2_IODELAY_GRP=DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0,PHY_2_A_PO_OCLK_DELAY=0,PHY_2_B_PO_OCLK_DELAY=0,PHY_2_C_PO_OCLK_DELAY=0,PHY_2_D_PO_OCLK_DELAY=0,PHY_2_A_IDELAYE2_IDELAY_VALUE=0,PHY_2_B_IDELAYE2_IDELAY_VALUE=0,PHY_2_C_IDELAYE2_IDELAY_VALUE=0,PHY_2_D_IDELAYE2_IDELAY_VALUE=0,TCK=3077,LP_DDR_CK_WIDTH=2,CKE_ODT_AUX=FALSE,PI_DIV2_INCDEC=FALSE)'
--BPS-0729: Status: Running Expansion on '\mig_7series_v4_1_ddr_phy_4lanes(GENERATE_IDELAYCTRL=FALSE,IODELAY_GRP=DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0,FPGA_SPEED_GRADE=1,BANK_TYPE=HR_IO,BYTELANES_DDR_CK=72b000000000000000000000000000000000000000000000000000000000000000000000001,NUM_DDR_CK=1,BYTE_LANES=4b1111,DATA_CTL_N=4b1100,BITLANES=48b001111111110001111111101111111111111101111111111,BITLANES_OUTONLY=48b001000000000001000000000000000000000000000000000,LANE_REMAP=16b0011001000010000,LAST_BANK=TRUE,USE_PRE_POST_FIFO=TRUE,RCLK_SELECT_LANE=B,TCK=3077.0,SYNTHESIS=TRUE,PO_CTL_COARSE_BYPASS=FALSE,PO_FINE_DELAY=60,PI_SEL_CLK_OFFSET=6,PC_CLK_RATIO=4,A_PI_FREQ_REF_DIV=DIV2,A_PI_BURST_MODE=TRUE,A_PI_OUTPUT_CLK_SRC=DELAYED_REF,A_PI_FINE_DELAY=10,B_PI_OUTPUT_CLK_SRC=DELAYED_MEM_REF,B_PI_FINE_DELAY=10,C_PI_OUTPUT_CLK_SRC=DELAYED_REF,C_PI_FINE_DELAY=33,D_PI_OUTPUT_CLK_SRC=DELAYED_REF,D_PI_FINE_DELAY=33,A_PO_OCLK_DELAY=0,A_PO_OCLKDELAY_INV=FALSE,A_PO_OUTPUT_CLK_SRC=DELAYED_REF,A_IDELAYE2_IDELAY_TYPE=VARIABLE,A_IDELAYE2_IDELAY_VALUE=0,PC_BURST_MODE=TRUE,PC_CMD_OFFSET=8,PC_RD_CMD_OFFSET_0=10,PC_RD_CMD_OFFSET_1=10,PC_RD_CMD_OFFSET_2=10,PC_RD_CMD_OFFSET_3=10,PC_RD_DURATION_0=6,PC_RD_DURATION_1=6,PC_RD_DURATION_2=6,PC_RD_DURATION_3=6,PC_WR_CMD_OFFSET_0=8,PC_WR_CMD_OFFSET_1=8,PC_WR_CMD_OFFSET_2=8,PC_WR_CMD_OFFSET_3=8,PC_WR_DURATION_0=7,PC_WR_DURATION_1=7,PC_WR_DURATION_2=7,PC_WR_DURATION_3=7,PC_AO_WRLVL_EN=0,PC_AO_TOGGLE=1,PC_FOUR_WINDOW_CLOCKS=63,PC_EVENTS_DELAY=18,PC_PHY_COUNT_EN=FALSE,PC_SYNC_MODE=FALSE,PC_DISABLE_SEQ_MATCH=TRUE,PC_MULTI_REGION=FALSE,A_OF_ARRAY_MODE=ARRAY_MODE_8_X_4,B_OF_ARRAY_MODE=ARRAY_MODE_8_X_4,C_OF_ARRAY_MODE=ARRAY_MODE_8_X_4,D_OF_ARRAY_MODE=ARRAY_MODE_8_X_4,OF_ALMOST_FULL_VALUE=1,A_OS_DATA_RATE=UNDECLARED,A_OS_DATA_WIDTH=UNDECLARED,B_OS_DATA_RATE=UNDECLARED,B_OS_DATA_WIDTH=UNDECLARED,C_OS_DATA_RATE=UNDECLARED,C_OS_DATA_WIDTH=UNDECLARED,D_OS_DATA_RATE=UNDECLARED,D_OS_DATA_WIDTH=UNDECLARED,A_IF_ARRAY_MODE=ARRAY_MODE_8_X_4,B_IF_ARRAY_MODE=ARRAY_MODE_8_X_4,C_IF_ARRAY_MODE=ARRAY_MODE_8_X_4,D_IF_ARRAY_MODE=ARRAY_MODE_8_X_4,IF_ALMOST_EMPTY_VALUE=1,CKE_ODT_AUX=FALSE,PI_DIV2_INCDEC=FALSE)\'
--BPS-0729: Status: Running Expansion on 'BUFIO%%xilinx7_173'
--BPS-0729: Status: Running Expansion on '\mig_7series_v4_1_ddr_byte_lane(PO_DATA_CTL=FALSE,BITLANES=12b101111111111,BITLANES_OUTONLY=12b000000000000,BYTELANES_DDR_CK=72b000000000000000000000000000000000000000000000000000000000000000000000001,RCLK_SELECT_LANE=B,PC_CLK_RATIO=4,USE_PRE_POST_FIFO=TRUE,OF_ALMOST_EMPTY_VALUE=1,OF_ALMOST_FULL_VALUE=1,OF_SYNCHRONOUS_MODE=FALSE,IF_ALMOST_EMPTY_VALUE=1,IF_ALMOST_FULL_VALUE=1,IF_SYNCHRONOUS_MODE=FALSE,PI_BURST_MODE=TRUE,PI_CLKOUT_DIV=2,PI_FREQ_REF_DIV=DIV2,PI_FINE_DELAY=10,PI_OUTPUT_CLK_SRC=DELAYED_REF,PI_SEL_CLK_OFFSET=6,PI_SYNC_IN_DIV_RST=TRUE,PO_CLKOUT_DIV=4,PO_FINE_DELAY=60,PO_COARSE_BYPASS=FALSE,PO_COARSE_DELAY=0,PO_OCLK_DELAY=0,PO_OCLKDELAY_INV=FALSE,PO_OUTPUT_CLK_SRC=DELAYED_REF,PO_SYNC_IN_DIV_RST=TRUE,OSERDES_DATA_RATE=UNDECLARED,OSERDES_DATA_WIDTH=UNDECLARED,IDELAYE2_IDELAY_TYPE=VARIABLE,IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP=DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0,FPGA_SPEED_GRADE=1,BANK_TYPE=HR_IO,TCK=3077.0,SYNTHESIS=TRUE,CKE_ODT_AUX=FALSE,PI_DIV2_INCDEC=FALSE)\'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_ddr_of_pre_fifo(TCQ=25,DEPTH=9,WIDTH=80)'
--BPS-0729: Status: Running Expansion on 'ram_mem2'
--BPS-0729: Status: Running Expansion on '\PHASER_OUT_PHY(CLKOUT_DIV=4,COARSE_BYPASS=FALSE,COARSE_DELAY=0,DATA_CTL_N=FALSE,FINE_DELAY=60,MEMREFCLK_PERIOD=3.077,OCLKDELAY_INV=FALSE,OCLK_DELAY=0,OUTPUT_CLK_SRC=DELAYED_REF,PHASEREFCLK_PERIOD=1.0,PO=3b111,REFCLK_PERIOD=1.5385,SYNC_IN_DIV_RST=TRUE)\%%xilinx7_173'
--BPS-0729: Status: Running Expansion on 'OUT_FIFO(ALMOST_EMPTY_VALUE=1,ALMOST_FULL_VALUE=1,ARRAY_MODE=ARRAY_MODE_4_X_4,OUTPUT_DISABLE=FALSE,SYNCHRONOUS_MODE=FALSE)%%xilinx7_173'
--BPS-0729: Status: Running Expansion on '\mig_7series_v4_1_ddr_byte_group_io(BITLANES=12b101111111111,BITLANES_OUTONLY=12b000000000000,PO_DATA_CTL=FALSE,OSERDES_DATA_RATE=SDR,OSERDES_DATA_WIDTH=80b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE=VARIABLE,IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP=DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0,FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS=TRUE)\'
--BPS-0729: Status: Running Expansion on 'OSERDESE2(DATA_RATE_OQ=SDR,DATA_RATE_TQ=SDR,DATA_WIDTH=4,INIT_TQ=1b1,SERDES_MODE=MASTER,SRVAL_TQ=1b1,TRISTATE_WIDTH=1)%%xilinx7_173'
--BPS-0729: Status: Running Expansion on 'ODDR(DDR_CLK_EDGE=SAME_EDGE)%%xilinx7_173'
--BPS-0729: Status: Running Expansion on 'OBUFDS%%xilinx7_173'
--BPS-0729: Status: Running Expansion on '\mig_7series_v4_1_ddr_byte_lane(ABCD=B,PO_DATA_CTL=FALSE,BITLANES=12b111111111111,BITLANES_OUTONLY=12b000000000000,BYTELANES_DDR_CK=72b000000000000000000000000000000000000000000000000000000000000000000000001,RCLK_SELECT_LANE=B,PC_CLK_RATIO=4,USE_PRE_POST_FIFO=TRUE,OF_ALMOST_EMPTY_VALUE=1,OF_ALMOST_FULL_VALUE=1,OF_SYNCHRONOUS_MODE=FALSE,IF_ALMOST_EMPTY_VALUE=1,IF_ALMOST_FULL_VALUE=1,IF_SYNCHRONOUS_MODE=FALSE,PI_BURST_MODE=TRUE,PI_CLKOUT_DIV=2,PI_FREQ_REF_DIV=DIV2,PI_FINE_DELAY=10,PI_OUTPUT_CLK_SRC=DELAYED_MEM_REF,PI_SEL_CLK_OFFSET=6,PI_SYNC_IN_DIV_RST=TRUE,PO_CLKOUT_DIV=4,PO_FINE_DELAY=60,PO_COARSE_BYPASS=FALSE,PO_COARSE_DELAY=0,PO_OCLK_DELAY=0,PO_OCLKDELAY_INV=FALSE,PO_OUTPUT_CLK_SRC=DELAYED_REF,PO_SYNC_IN_DIV_RST=TRUE,OSERDES_DATA_RATE=UNDECLARED,OSERDES_DATA_WIDTH=UNDECLARED,IDELAYE2_IDELAY_TYPE=VARIABLE,IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP=DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0,FPGA_SPEED_GRADE=1,BANK_TYPE=HR_IO,TCK=3077.0,SYNTHESIS=TRUE,CKE_ODT_AUX=FALSE,PI_DIV2_INCDEC=FALSE)\'
--BPS-0729: Status: Running Expansion on '\mig_7series_v4_1_ddr_byte_group_io(BITLANES=12b111111111111,BITLANES_OUTONLY=12b000000000000,PO_DATA_CTL=FALSE,OSERDES_DATA_RATE=SDR,OSERDES_DATA_WIDTH=80b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE=VARIABLE,IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP=DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0,FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS=TRUE)\'
--BPS-0729: Status: Running Expansion on '\mig_7series_v4_1_ddr_byte_lane(ABCD=C,PO_DATA_CTL=TRUE,BITLANES=12b001111111101,BITLANES_OUTONLY=12b001000000000,BYTELANES_DDR_CK=72b000000000000000000000000000000000000000000000000000000000000000000000001,RCLK_SELECT_LANE=B,PC_CLK_RATIO=4,USE_PRE_POST_FIFO=TRUE,OF_ALMOST_EMPTY_VALUE=1,OF_ALMOST_FULL_VALUE=1,OF_SYNCHRONOUS_MODE=FALSE,IF_ALMOST_EMPTY_VALUE=1,IF_ALMOST_FULL_VALUE=1,IF_SYNCHRONOUS_MODE=FALSE,PI_BURST_MODE=TRUE,PI_CLKOUT_DIV=2,PI_FREQ_REF_DIV=DIV2,PI_FINE_DELAY=33,PI_OUTPUT_CLK_SRC=DELAYED_REF,PI_SEL_CLK_OFFSET=6,PI_SYNC_IN_DIV_RST=TRUE,PO_CLKOUT_DIV=2,PO_FINE_DELAY=60,PO_COARSE_BYPASS=FALSE,PO_COARSE_DELAY=0,PO_OCLK_DELAY=0,PO_OCLKDELAY_INV=FALSE,PO_OUTPUT_CLK_SRC=DELAYED_REF,PO_SYNC_IN_DIV_RST=TRUE,OSERDES_DATA_RATE=UNDECLARED,OSERDES_DATA_WIDTH=UNDECLARED,IDELAYE2_IDELAY_TYPE=VARIABLE,IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP=DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0,FPGA_SPEED_GRADE=1,BANK_TYPE=HR_IO,TCK=3077.0,SYNTHESIS=TRUE,CKE_ODT_AUX=FALSE,PI_DIV2_INCDEC=FALSE)\'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_ddr_if_post_fifo(TCQ=25,WIDTH=80)'
--BPS-0729: Status: Running Expansion on 'ram_mem3'
--BPS-0729: Status: Running Expansion on '\PHASER_IN_PHY(BURST_MODE=TRUE,CLKOUT_DIV=2,DQS_AUTO_RECAL=1b1,DQS_FIND_PATTERN=3b001,FINE_DELAY=33,FREQ_REF_DIV=DIV2,MEMREFCLK_PERIOD=3.077,OUTPUT_CLK_SRC=DELAYED_REF,PHASEREFCLK_PERIOD=3.077,REFCLK_PERIOD=1.5385,SEL_CLK_OFFSET=6,SYNC_IN_DIV_RST=TRUE)\%%xilinx7_173'
--BPS-0729: Status: Running Expansion on '\PHASER_OUT_PHY(CLKOUT_DIV=2,COARSE_BYPASS=FALSE,COARSE_DELAY=0,DATA_CTL_N=TRUE,FINE_DELAY=60,MEMREFCLK_PERIOD=3.077,OCLKDELAY_INV=FALSE,OCLK_DELAY=0,OUTPUT_CLK_SRC=DELAYED_REF,PHASEREFCLK_PERIOD=1.0,PO=3b111,REFCLK_PERIOD=1.5385,SYNC_IN_DIV_RST=TRUE)\%%xilinx7_173'
--BPS-0729: Status: Running Expansion on 'IN_FIFO(ALMOST_EMPTY_VALUE=1,ALMOST_FULL_VALUE=1,ARRAY_MODE=ARRAY_MODE_4_X_8,SYNCHRONOUS_MODE=FALSE)%%xilinx7_173'
--BPS-0729: Status: Running Expansion on 'OUT_FIFO(ALMOST_EMPTY_VALUE=1,ALMOST_FULL_VALUE=1,ARRAY_MODE=ARRAY_MODE_8_X_4,OUTPUT_DISABLE=FALSE,SYNCHRONOUS_MODE=FALSE)%%xilinx7_173'
--BPS-0729: Status: Running Expansion on '\mig_7series_v4_1_ddr_byte_group_io(BITLANES=12b001111111101,BITLANES_OUTONLY=12b001000000000,PO_DATA_CTL=TRUE,OSERDES_DATA_RATE=DDR,OSERDES_DATA_WIDTH=80b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE=VARIABLE,IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP=DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0,FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS=TRUE)\'
--BPS-0729: Status: Running Expansion on 'ISERDESE2(DATA_RATE=DDR,DATA_WIDTH=4,DYN_CLKDIV_INV_EN=FALSE,DYN_CLK_INV_EN=FALSE,INIT_Q1=1b0,INIT_Q2=1b0,INIT_Q3=1b0,INIT_Q4=1b0,INTERFACE_TYPE=MEMORY_DDR3,IOBDELAY=IFD,NUM_CE=2,OFB_USED=FALSE,SERDES_MODE=MASTER,SRVAL_Q1=1b0,SRVAL_Q2=1b0,SRVAL_Q3=1b0,SRVAL_Q4=1b0)%%xilinx7_173'
--BPS-0729: Status: Running Expansion on '\IDELAYE2(CINVCTRL_SEL=FALSE,DELAY_SRC=IDATAIN,HIGH_PERFORMANCE_MODE=TRUE,IDELAY_TYPE=VARIABLE,IDELAY_VALUE=0,PIPE_SEL=FALSE,REFCLK_FREQUENCY=200.0,SIGNAL_PATTERN=DATA)\%%xilinx7_173'
--BPS-0729: Status: Running Expansion on 'OSERDESE2(DATA_RATE_OQ=DDR,DATA_RATE_TQ=DDR,DATA_WIDTH=4,INIT_OQ=1b1,INIT_TQ=1b1,SERDES_MODE=MASTER,SRVAL_OQ=1b1,SRVAL_TQ=1b1,TBYTE_CTL=TRUE,TBYTE_SRC=TRUE,TRISTATE_WIDTH=4)%%xilinx7_173'
--BPS-0729: Status: Running Expansion on 'OSERDESE2(DATA_RATE_OQ=DDR,DATA_RATE_TQ=DDR,DATA_WIDTH=4,INIT_OQ=1b1,INIT_TQ=1b1,SERDES_MODE=MASTER,SRVAL_OQ=1b1,SRVAL_TQ=1b1,TBYTE_CTL=TRUE,TRISTATE_WIDTH=4)%%xilinx7_173'
--BPS-0729: Status: Running Expansion on '\mig_7series_v4_1_ddr_byte_lane(ABCD=D,PO_DATA_CTL=TRUE,BITLANES=12b001111111110,BITLANES_OUTONLY=12b001000000000,BYTELANES_DDR_CK=72b000000000000000000000000000000000000000000000000000000000000000000000001,RCLK_SELECT_LANE=B,PC_CLK_RATIO=4,USE_PRE_POST_FIFO=TRUE,OF_ALMOST_EMPTY_VALUE=1,OF_ALMOST_FULL_VALUE=1,OF_SYNCHRONOUS_MODE=FALSE,IF_ALMOST_EMPTY_VALUE=1,IF_ALMOST_FULL_VALUE=1,IF_SYNCHRONOUS_MODE=FALSE,PI_BURST_MODE=TRUE,PI_CLKOUT_DIV=2,PI_FREQ_REF_DIV=DIV2,PI_FINE_DELAY=33,PI_OUTPUT_CLK_SRC=DELAYED_REF,PI_SEL_CLK_OFFSET=6,PI_SYNC_IN_DIV_RST=TRUE,PO_CLKOUT_DIV=2,PO_FINE_DELAY=60,PO_COARSE_BYPASS=FALSE,PO_COARSE_DELAY=0,PO_OCLK_DELAY=0,PO_OCLKDELAY_INV=FALSE,PO_OUTPUT_CLK_SRC=DELAYED_REF,PO_SYNC_IN_DIV_RST=TRUE,OSERDES_DATA_RATE=UNDECLARED,OSERDES_DATA_WIDTH=UNDECLARED,IDELAYE2_IDELAY_TYPE=VARIABLE,IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP=DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0,FPGA_SPEED_GRADE=1,BANK_TYPE=HR_IO,TCK=3077.0,SYNTHESIS=TRUE,CKE_ODT_AUX=FALSE,PI_DIV2_INCDEC=FALSE)\'
--BPS-0729: Status: Running Expansion on '\mig_7series_v4_1_ddr_byte_group_io(BITLANES=12b001111111110,BITLANES_OUTONLY=12b001000000000,PO_DATA_CTL=TRUE,OSERDES_DATA_RATE=DDR,OSERDES_DATA_WIDTH=80b00000000000000000000000000000000000000000000000000000000000000000000000000000100,IDELAYE2_IDELAY_TYPE=VARIABLE,IDELAYE2_IDELAY_VALUE=0,IODELAY_GRP=DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0,FPGA_SPEED_GRADE=1,TCK=3077.0,SYNTHESIS=TRUE)\'
--BPS-0729: Status: Running Expansion on 'PHY_CONTROL(AO_TOGGLE=1,AO_WRLVL_EN=4b0000,BURST_MODE=TRUE,CLK_RATIO=4,CMD_OFFSET=8,CO_DURATION=1,DATA_CTL_A_N=FALSE,DATA_CTL_B_N=FALSE,DATA_CTL_C_N=TRUE,DATA_CTL_D_N=TRUE,DISABLE_SEQ_MATCH=TRUE,DI_DURATION=1,DO_DURATION=1,EVENTS_DELAY=18,FOUR_WINDOW_CLOCKS=63,MULTI_REGION=FALSE,PHY_COUNT_ENABLE=FALSE,RD_CMD_OFFSET_0=10,RD_CMD_OFFSET_1=10,RD_CMD_OFFSET_2=10,RD_CMD_OFFSET_3=10,RD_DURATION_0=6,RD_DURATION_1=6,RD_DURATION_2=6,RD_DURATION_3=6,SYNC_MODE=FALSE,WR_CMD_OFFSET_0=8,WR_CMD_OFFSET_1=8,WR_CMD_OFFSET_2=8,WR_CMD_OFFSET_3=8,WR_DURATION_0=7,WR_DURATION_1=7,WR_DURATION_2=7,WR_DURATION_3=7)%%xilinx7_173'
--BPS-0729: Status: Running Expansion on 'PHASER_REF%%xilinx7_173'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_ddr_calib_top(TCQ=100,nCK_PER_CLK=4,tCK=3077,DDR3_VDD_OP_VOLT=135,CLK_PERIOD=12308,N_CTL_LANES=32b00000000000000000000000000000010,DRAM_TYPE=DDR3,HIGHEST_LANE=4,HIGHEST_BANK=1,BANK_TYPE=HR_IO,DATA_CTL_B0=4b1100,DATA_CTL_B1=4b0000,DATA_CTL_B2=4b0000,DATA_CTL_B3=4b0000,DATA_CTL_B4=4b0000,BYTE_LANES_B0=4b1111,BYTE_LANES_B1=4b0000,BYTE_LANES_B2=4b0000,BYTE_LANES_B3=4b0000,BYTE_LANES_B4=4b0000,DQS_BYTE_MAP=144b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011,CTL_BYTE_LANE=8b00000100,CTL_BANK=3b000,SLOT_1_CONFIG=8b00000000,BANK_WIDTH=3,CA_MIRROR=OFF,COL_WIDTH=10,nCS_PER_RANK=1,DQ_WIDTH=16,DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_WIDTH=8,ROW_WIDTH=14,RANKS=1,CS_WIDTH=1,CKE_WIDTH=1,DDR2_DQSN_ENABLE=YES,PER_BIT_DESKEW=OFF,CALIB_ROW_ADD=16b0000000000000000,CALIB_COL_ADD=12b000000000000,CALIB_BA_ADD=3b000,AL=0,ADDR_CMD_MODE=1T,BURST_MODE=8,BURST_TYPE=SEQ,nCL=5,nCWL=5,tRFC=160000,tREFI=7800000,OUTPUT_DRV=LOW,REG_CTRL=OFF,RTT_NOM=40,RTT_WR=OFF,USE_ODT_PORT=1,WRLVL=ON,PRE_REV3ES=OFF,POC_USE_METASTABLE_SAMP=FALSE,SIM_INIT_OPTION=NONE,SIM_CAL_OPTION=NONE,CKE_ODT_AUX=FALSE,IDELAY_ADJ=OFF,FINE_PER_BIT=OFF,CENTER_COMP_MODE=OFF,PI_VAL_ADJ=OFF,TAPSPERKCLK=112,DEBUG_PORT=OFF,SKIP_CALIB=FALSE,PI_DIV2_INCDEC=FALSE)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_ddr_prbs_gen(TCQ=100,PRBS_WIDTH=64,DQS_CNT_WIDTH=1,DQ_WIDTH=16,VCCO_PAT_EN=1,VCCAUX_PAT_EN=1,ISI_PAT_EN=1,FIXED_VICTIM=FALSE)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_ddr_phy_init(tCK=3077,TCQ=100,nCK_PER_CLK=4,CLK_PERIOD=12308,USE_ODT_PORT=1,DDR3_VDD_OP_VOLT=135,PRBS_WIDTH=8,BANK_WIDTH=3,CA_MIRROR=OFF,COL_WIDTH=10,nCS_PER_RANK=1,DQ_WIDTH=16,DQS_WIDTH=2,DQS_CNT_WIDTH=1,ROW_WIDTH=14,CS_WIDTH=1,RANKS=1,CKE_WIDTH=1,DRAM_TYPE=DDR3,REG_CTRL=OFF,ADDR_CMD_MODE=1T,CALIB_ROW_ADD=16b0000000000000000,CALIB_COL_ADD=12b000000000000,CALIB_BA_ADD=3b000,AL=0,BURST_MODE=8,BURST_TYPE=SEQ,nCL=5,nCWL=5,tRFC=160000,REFRESH_TIMER=4799,REFRESH_TIMER_WIDTH=13,OUTPUT_DRV=LOW,RTT_NOM=40,RTT_WR=OFF,WRLVL=ON,DDR2_DQSN_ENABLE=YES,nSLOTS=1,SIM_INIT_OPTION=NONE,SIM_CAL_OPTION=NONE,CKE_ODT_AUX=FALSE,PRE_REV3ES=OFF,TEST_AL=0,FIXED_VICTIM=FALSE,BYPASS_COMPLEX_OCAL=TRUE,SKIP_CALIB=FALSE)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_ddr_phy_wrcal(TCQ=100,nCK_PER_CLK=4,CLK_PERIOD=12308,DQ_WIDTH=16,DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_WIDTH=8,SIM_CAL_OPTION=NONE)'
--BPS-0729: Status: Running Expansion on 'ram_wl_po_fine_cnt_w'
--BPS-0729: Status: Running Expansion on 'ram_wl_po_coarse_cnt_w'
--BPS-0729: Status: Running Expansion on 'ram_po_fine_tap_cnt'
--BPS-0729: Status: Running Expansion on 'ram_po_coarse_tap_cnt'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_ddr_phy_wrlvl(TCQ=100,DQS_CNT_WIDTH=1,DQ_WIDTH=16,DQS_WIDTH=2,DRAM_WIDTH=8,nCK_PER_CLK=4,CLK_PERIOD=12308,SIM_CAL_OPTION=NONE)'
--BPS-0729: Status: Running Expansion on 'ram_corse_dec'
--BPS-0729: Status: Running Expansion on 'ram_fine_inc'
--BPS-0729: Status: Running Expansion on 'ram_final_coarse_tap'
--BPS-0729: Status: Running Expansion on 'ram_corse_inc'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay(TCQ=100,tCK=3077,DQS_CNT_WIDTH=1,N_CTL_LANES=32b00000000000000000000000000000010,SIM_CAL_OPTION=NONE)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_ddr_phy_dqs_found_cal_hr(TCQ=100,nCK_PER_CLK=4,nCL=5,AL=0,nCWL=5,DRAM_TYPE=DDR3,DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_WIDTH=8,REG_CTRL=OFF,SIM_CAL_OPTION=NONE,NUM_DQSFOUND_CAL=1020,N_CTL_LANES=32b00000000000000000000000000000010,HIGHEST_LANE=4,HIGHEST_BANK=1,BYTE_LANES_B0=4b1111,BYTE_LANES_B1=4b0000,BYTE_LANES_B2=4b0000,BYTE_LANES_B3=4b0000,BYTE_LANES_B4=4b0000,DATA_CTL_B0=4b1100,DATA_CTL_B1=4b0000,DATA_CTL_B2=4b0000,DATA_CTL_B3=4b0000,DATA_CTL_B4=4b0000)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_ddr_phy_rdlvl(TCQ=100,nCK_PER_CLK=4,CLK_PERIOD=12308,DQ_WIDTH=16,DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_WIDTH=8,PER_BIT_DESKEW=OFF,SIM_CAL_OPTION=NONE,DEBUG_PORT=OFF,DRAM_TYPE=DDR3,OCAL_EN=OFF,IDELAY_ADJ=OFF,PI_DIV2_INCDEC=FALSE)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_ddr_phy_tempmon(SKIP_CALIB=FALSE,TCQ=100)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_ui_top(TCQ=100,APP_DATA_WIDTH=128,APP_MASK_WIDTH=16,BANK_WIDTH=3,COL_WIDTH=10,CWL=5,DATA_BUF_ADDR_WIDTH=5,ECC=OFF,ECC_TEST=OFF,ORDERING=NORM,nCK_PER_CLK=4,RANKS=1,RANK_WIDTH=1,ROW_WIDTH=14,MEM_ADDR_ORDER=BANK_ROW_COLUMN)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_ui_cmd(TCQ=100,ADDR_WIDTH=28,BANK_WIDTH=3,COL_WIDTH=10,DATA_BUF_ADDR_WIDTH=5,RANK_WIDTH=1,ROW_WIDTH=14,RANKS=1,MEM_ADDR_ORDER=BANK_ROW_COLUMN)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_ui_wr_data(TCQ=100,APP_DATA_WIDTH=128,APP_MASK_WIDTH=16,ECC=OFF,nCK_PER_CLK=4,ECC_TEST=OFF,CWL=6)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_ui_rd_data(TCQ=100,APP_DATA_WIDTH=128,DATA_BUF_ADDR_WIDTH=5,ECC=OFF,nCK_PER_CLK=4,ORDERING=NORM)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_axi_mc(C_FAMILY=virtex7,C_S_AXI_ID_WIDTH=4,C_S_AXI_ADDR_WIDTH=28,C_S_AXI_DATA_WIDTH=128,C_MC_ADDR_WIDTH=28,C_MC_DATA_WIDTH=128,C_MC_BURST_MODE=8,C_MC_nCK_PER_CLK=4,C_S_AXI_SUPPORTS_NARROW_BURST=0,C_S_AXI_REG_EN0=20b00000000000000000000,C_S_AXI_REG_EN1=20b00000000000000000000,C_RD_WR_ARB_ALGORITHM=RD_PRI_REG,C_ECC=OFF)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_ddr_axi_register_slice(C_FAMILY=virtex7,C_AXI_ID_WIDTH=4,C_AXI_ADDR_WIDTH=28,C_AXI_DATA_WIDTH=128,C_AXI_SUPPORTS_USER_SIGNALS=0,C_REG_CONFIG_AW=0,C_REG_CONFIG_W=0,C_REG_CONFIG_B=0,C_REG_CONFIG_AR=0,C_REG_CONFIG_R=0)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_ddr_axic_register_slice(C_FAMILY=virtex7,C_DATA_WIDTH=62,C_REG_CONFIG=0)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_ddr_axic_register_slice(C_FAMILY=virtex7,C_DATA_WIDTH=149,C_REG_CONFIG=0)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_ddr_axic_register_slice(C_FAMILY=virtex7,C_DATA_WIDTH=6,C_REG_CONFIG=0)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_ddr_axic_register_slice(C_FAMILY=virtex7,C_DATA_WIDTH=135,C_REG_CONFIG=0)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_axi_mc_aw_channel(C_ID_WIDTH=4,C_AXI_ADDR_WIDTH=28,C_MC_ADDR_WIDTH=28,C_DATA_WIDTH=128,C_MC_BURST_LEN=1,C_MC_nCK_PER_CLK=4,C_AXSIZE=4,C_ECC=OFF)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_axi_mc_cmd_translator(C_AXI_ADDR_WIDTH=28,C_MC_ADDR_WIDTH=28,C_DATA_WIDTH=128,C_MC_BURST_LEN=1,C_MC_nCK_PER_CLK=4,C_AXSIZE=4)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_axi_mc_incr_cmd(C_AXI_ADDR_WIDTH=28,C_MC_ADDR_WIDTH=28,C_MC_BURST_LEN=1,C_DATA_WIDTH=128,C_AXSIZE=4,C_MC_RD_INST=0)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_axi_mc_wrap_cmd(C_AXI_ADDR_WIDTH=28,C_MC_ADDR_WIDTH=28,C_MC_BURST_LEN=1,C_DATA_WIDTH=128,C_AXSIZE=4,C_MC_RD_INST=0)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_axi_mc_wr_cmd_fsm(C_MC_BURST_LEN=1)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_axi_mc_w_channel(C_DATA_WIDTH=128,C_MC_BURST_LEN=1,C_AXI_ADDR_WIDTH=28,C_ECC=OFF)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_axi_mc_b_channel(C_ID_WIDTH=4)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_axi_mc_fifo(C_WIDTH=4,C_AWIDTH=3,C_DEPTH=8)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_axi_mc_ar_channel(C_ID_WIDTH=4,C_AXI_ADDR_WIDTH=28,C_MC_ADDR_WIDTH=28,C_DATA_WIDTH=128,C_MC_BURST_LEN=1,C_MC_nCK_PER_CLK=4,C_AXSIZE=4)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_axi_mc_cmd_translator(C_AXI_ADDR_WIDTH=28,C_MC_ADDR_WIDTH=28,C_DATA_WIDTH=128,C_MC_BURST_LEN=1,C_MC_nCK_PER_CLK=4,C_AXSIZE=4,C_MC_RD_INST=1)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_axi_mc_incr_cmd(C_AXI_ADDR_WIDTH=28,C_MC_ADDR_WIDTH=28,C_MC_BURST_LEN=1,C_DATA_WIDTH=128,C_AXSIZE=4,C_MC_RD_INST=1)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_axi_mc_wrap_cmd(C_AXI_ADDR_WIDTH=28,C_MC_ADDR_WIDTH=28,C_MC_BURST_LEN=1,C_DATA_WIDTH=128,C_AXSIZE=4,C_MC_RD_INST=1)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_axi_mc_cmd_fsm(C_MC_BURST_LEN=1,C_MC_RD_INST=1)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_axi_mc_r_channel(C_ID_WIDTH=4,C_DATA_WIDTH=128,C_MC_BURST_LEN=1,C_AXI_ADDR_WIDTH=28,C_MC_BURST_MODE=8)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_axi_mc_fifo(C_WIDTH=129,C_AWIDTH=5,C_DEPTH=32)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_axi_mc_fifo(C_WIDTH=7,C_AWIDTH=5,C_DEPTH=30)'
--BPS-0729: Status: Running Expansion on 'mig_7series_v4_1_axi_mc_cmd_arbiter(C_MC_ADDR_WIDTH=28,C_MC_BURST_LEN=1,C_RD_WR_ARB_ALGORITHM=RD_PRI_REG)'
--BPS-0729: Status: Running Expansion on 'design_1_rst_mig_7series_0_81M_0_default%design_1_rst_mig_7series_0_81M_0_arch'
--BPS-0729: Status: Running Expansion on '\proc_sys_reset(c_family=spartan7,c_ext_reset_high=1,c_aux_reset_high=0)(1,8)\%imp%proc_sys_reset_v5_0_12'
--BPS-0729: Status: Running Expansion on '\lpf(c_ext_rst_width=4,c_aux_rst_width=4,c_ext_reset_high=1,c_aux_reset_high=0)\%imp%proc_sys_reset_v5_0_12'
--BPS-0729: Status: Running Expansion on 'design_1_util_vector_logic_3_0'
--BPS-0729: Status: Running Expansion on 'util_vector_logic_v2_0_1_util_vector_logic(C_OPERATION=not,C_SIZE=1)%NamedPorts'
--BPS-0729: Status: Running Expansion on 'design_1_util_vector_logic_4_0'
--BPS-0729: Status: Running Expansion on 'design_1_v_axi4s_vid_out_0_0'
--BPS-0729: Status: Running Expansion on 'v_axi4s_vid_out_v4_0_9(C_FAMILY=spartan7,C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=3,C_S_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=24,C_S_AXIS_TDATA_WIDTH=24,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_VTG_MASTER_SLAVE=0,C_HYSTERESIS_LEVEL=12,C_SYNC_LOCK_THRESHOLD=4,C_INCLUDE_PIXEL_REPEAT=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)%NamedPorts'
--BPS-0729: Status: Running Expansion on 'design_1_v_demosaic_0_0'
--BPS-0729: Status: Running Expansion on 'design_1_v_demosaic_0_0_v_demosaic(C_S_AXI_CTRL_ADDR_WIDTH=6,C_S_AXI_CTRL_DATA_WIDTH=32)%NamedPorts'
--BPS-0729: Status: Running Expansion on 'design_1_v_tc_0_0'
--BPS-0729: Status: Running Expansion on 'design_1_v_vid_in_axi4s_0_0'
--BPS-0729: Status: Running Expansion on 'v_vid_in_axi4s_v4_0_8(C_FAMILY=spartan7,C_PIXELS_PER_CLOCK=1,C_COMPONENTS_PER_PIXEL=1,C_M_AXIS_COMPONENT_WIDTH=8,C_NATIVE_COMPONENT_WIDTH=8,C_NATIVE_DATA_WIDTH=8,C_M_AXIS_TDATA_WIDTH=8,C_HAS_ASYNC_CLK=1,C_ADDR_WIDTH=10,C_INCLUDE_PIXEL_DROP=0,C_INCLUDE_PIXEL_REMAP_420=0,C_ADDR_WIDTH_PIXEL_REMAP_420=10)%NamedPorts'
--BPS-0729: Status: Running Expansion on 'design_1_xlconstant_0_0'
--BPS-0729: Status: Running Expansion on 'design_1_zed_ali3_controller_0_0_default%design_1_zed_ali3_controller_0_0_arch'
--BPS-0729: Status: Running Expansion on '\zed_ali3_controller(c_pixel_clock_rate=0,c_family=spartan7)(1,8)\%rtl'
--BPS-0729: Status: Running Expansion on 'zed_ali3_controller_core(C_PIXEL_CLOCK_RATE=0)'
--BPS-0729: Status: Running Expansion on '\clock_generator_pll_7_to_1_diff_sdr(pixel_clock=BUF_G,pixel_clock_d=3,pixel_clock_m=3,pixel_clock_d_real=3.0,pixel_clock_m_real=3.0,clkin_period=30.0)(1,5)(1,5)\%arch_clock_generator_pll_7_to_1_diff_sdr'
--BPS-0729: Status: Running Expansion on '\MMCM_ADV(clkfbout_mult_f=21.0,clkin1_period=30.0,clkin2_period=30.0,clkout0_divide_f=3.0,clkout1_divide=21,clkout2_divide=21,clkout3_divide=8,clkout4_divide=8,clkout5_divide=8)(1,9)(1,5)\%MMCM_ADV_V%unisim'
--BPS-0729: Status: Running Expansion on 'BUFG_default%BUFG_V%unisim'
--BPS-0729: Status: Running Expansion on 'BUFIO_default%BUFIO_V%unisim'
--BPS-0729: Status: Running Expansion on 'synchro(INITIALIZE=LOGIC1)'
--BPS-0729: Status: Running Expansion on 'FDP%%xilinx7_173'
--BPS-0729: Status: Running Expansion on '\serdes_7_to_1_diff_sdr(d=4)(1,9)\%arch_serdes_7_to_1_diff_sdr'
--BPS-0729: Status: Running Expansion on '\OBUFDS(1,9)(1,7)(1,4)\%OBUFDS_V%unisim'
--BPS-0729: Status: Running Expansion on 'OSERDESE2(DATA_RATE_OQ=SDR,DATA_RATE_TQ=SDR,DATA_WIDTH=7,INIT_OQ=1b0,INIT_TQ=1b0,IS_CLKDIV_INVERTED=1b0,IS_CLK_INVERTED=1b0,IS_D1_INVERTED=1b0,IS_D2_INVERTED=1b0,IS_D3_INVERTED=1b0,IS_D4_INVERTED=1b0,IS_D5_INVERTED=1b0,IS_D6_INVERTED=1b0,IS_D7_INVERTED=1b0,IS_D8_INVERTED=1b0,IS_T1_INVERTED=1b0,IS_T2_INVERTED=1b0,IS_T3_INVERTED=1b0,IS_T4_INVERTED=1b0,SERDES_MODE=MASTER,SRVAL_OQ=1b0,SRVAL_TQ=1b0,TBYTE_CTL=FALSE,TBYTE_SRC=FALSE,TRISTATE_WIDTH=1)%%xilinx7_173'
--BPS-0730: Status: Creating Flat Nets
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper'...
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 36).
--BPS-0730: Status: Creating Flat Net (36 of 36).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 3).
--BPS-0730: Status: Creating Flat Object (3 of 3).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.IIC_0_scl_iobuf' (1 of 3).
--BPS-0730: Status: Flattening Net on Port (1 of 4).
--BPS-0730: Status: Flattening Net on Port (4 of 4).
--BPS-0730: Status: Creating Flat Net (1 of 6).
--BPS-0730: Status: Creating Flat Net (6 of 6).
--BPS-0730: Status: Creating Flat Object (1 of 2).
--BPS-0730: Status: Creating Flat Object (2 of 2).
--BPS-0730: Status: Flattening Net on Port (1 of 4).
--BPS-0730: Status: Flattening Net on Port (4 of 4).
--BPS-0730: Status: Creating Flat Net (1 of 6).
--BPS-0730: Status: Creating Flat Net (6 of 6).
--BPS-0730: Status: Creating Flat Object (1 of 2).
--BPS-0730: Status: Creating Flat Object (2 of 2).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i' (3 of 3).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 34).
--BPS-0730: Status: Flattening Net on Port (34 of 34).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 411).
--BPS-0730: Status: Creating Flat Net (100 of 411).
--BPS-0730: Status: Creating Flat Net (200 of 411).
--BPS-0730: Status: Creating Flat Net (300 of 411).
--BPS-0730: Status: Creating Flat Net (400 of 411).
--BPS-0730: Status: Creating Flat Net (411 of 411).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 64).
--BPS-0730: Status: Creating Flat Object (64 of 64).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.CAM_interface_0' (1 of 21).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.CAM_interface_0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 8).
--BPS-0730: Status: Flattening Net on Port (8 of 8).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 8).
--BPS-0730: Status: Creating Flat Net (8 of 8).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.CAM_interface_0.inst' (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.CAM_interface_0.inst'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 8).
--BPS-0730: Status: Flattening Net on Port (8 of 8).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 14).
--BPS-0730: Status: Creating Flat Net (14 of 14).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 7).
--BPS-0730: Status: Creating Flat Object (7 of 7).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.CAM_interface_0.inst.BUFG_PixelClk' (1 of 1).
--BPS-0730: Status: Flattening Net on Port (1 of 2).
--BPS-0730: Status: Flattening Net on Port (2 of 2).
--BPS-0730: Status: Creating Flat Net (1 of 2).
--BPS-0730: Status: Creating Flat Net (2 of 2).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.CAM_interface_0.inst'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.CAM_interface_0'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_iic_0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 27).
--BPS-0730: Status: Flattening Net on Port (27 of 27).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 27).
--BPS-0730: Status: Creating Flat Net (27 of 27).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_iic_0.U0' (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_iic_0.U0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 27).
--BPS-0730: Status: Flattening Net on Port (27 of 27).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 503).
--BPS-0730: Status: Creating Flat Net (100 of 503).
--BPS-0730: Status: Creating Flat Net (200 of 503).
--BPS-0730: Status: Creating Flat Net (300 of 503).
--BPS-0730: Status: Creating Flat Net (400 of 503).
--BPS-0730: Status: Creating Flat Net (500 of 503).
--BPS-0730: Status: Creating Flat Net (503 of 503).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 455).
--BPS-0730: Status: Creating Flat Object (100 of 455).
--BPS-0730: Status: Creating Flat Object (200 of 455).
--BPS-0730: Status: Creating Flat Object (300 of 455).
--BPS-0730: Status: Creating Flat Object (400 of 455).
--BPS-0730: Status: Creating Flat Object (455 of 455).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_iic_0.U0'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_iic_0'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_intc_0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 21).
--BPS-0730: Status: Flattening Net on Port (21 of 21).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 26).
--BPS-0730: Status: Creating Flat Net (26 of 26).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_intc_0.U0' (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_intc_0.U0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 28).
--BPS-0730: Status: Flattening Net on Port (28 of 28).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 205).
--BPS-0730: Status: Creating Flat Net (100 of 205).
--BPS-0730: Status: Creating Flat Net (200 of 205).
--BPS-0730: Status: Creating Flat Net (205 of 205).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 170).
--BPS-0730: Status: Creating Flat Object (100 of 170).
--BPS-0730: Status: Creating Flat Object (170 of 170).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_intc_0.U0'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_intc_0'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_interconnect_0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 118).
--BPS-0730: Status: Flattening Net on Port (100 of 118).
--BPS-0730: Status: Flattening Net on Port (118 of 118).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 368).
--BPS-0730: Status: Creating Flat Net (100 of 368).
--BPS-0730: Status: Creating Flat Net (200 of 368).
--BPS-0730: Status: Creating Flat Net (300 of 368).
--BPS-0730: Status: Creating Flat Net (368 of 368).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 166).
--BPS-0730: Status: Creating Flat Object (100 of 166).
--BPS-0730: Status: Creating Flat Object (166 of 166).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_interconnect_0.m00_couplers' (1 of 7).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_interconnect_0.m00_couplers'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 38).
--BPS-0730: Status: Flattening Net on Port (38 of 38).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 55).
--BPS-0730: Status: Creating Flat Net (55 of 55).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 34).
--BPS-0730: Status: Creating Flat Object (34 of 34).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_interconnect_0.m00_couplers'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_interconnect_0.m01_couplers'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 38).
--BPS-0730: Status: Flattening Net on Port (38 of 38).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 55).
--BPS-0730: Status: Creating Flat Net (55 of 55).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 38).
--BPS-0730: Status: Creating Flat Object (38 of 38).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_interconnect_0.m01_couplers'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_interconnect_0.m02_couplers'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 38).
--BPS-0730: Status: Flattening Net on Port (38 of 38).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 55).
--BPS-0730: Status: Creating Flat Net (55 of 55).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 38).
--BPS-0730: Status: Creating Flat Object (38 of 38).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_interconnect_0.m02_couplers'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_interconnect_0.m03_couplers'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 38).
--BPS-0730: Status: Flattening Net on Port (38 of 38).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 55).
--BPS-0730: Status: Creating Flat Net (55 of 55).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 38).
--BPS-0730: Status: Creating Flat Object (38 of 38).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_interconnect_0.m03_couplers'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_interconnect_0.m04_couplers'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 38).
--BPS-0730: Status: Flattening Net on Port (38 of 38).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 55).
--BPS-0730: Status: Creating Flat Net (55 of 55).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 38).
--BPS-0730: Status: Creating Flat Object (38 of 38).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_interconnect_0.m04_couplers'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_interconnect_0.s00_couplers'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 42).
--BPS-0730: Status: Flattening Net on Port (42 of 42).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 61).
--BPS-0730: Status: Creating Flat Net (61 of 61).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 38).
--BPS-0730: Status: Creating Flat Object (38 of 38).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_interconnect_0.s00_couplers'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_interconnect_0.xbar' (7 of 7).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_interconnect_0'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 83).
--BPS-0730: Status: Flattening Net on Port (83 of 83).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 83).
--BPS-0730: Status: Creating Flat Net (83 of 83).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst' (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 83).
--BPS-0730: Status: Flattening Net on Port (83 of 83).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 390).
--BPS-0730: Status: Creating Flat Net (100 of 390).
--BPS-0730: Status: Creating Flat Net (200 of 390).
--BPS-0730: Status: Creating Flat Net (300 of 390).
--BPS-0730: Status: Creating Flat Net (390 of 390).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 94).
--BPS-0730: Status: Creating Flat Object (94 of 94).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map' (1 of 11).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 11).
--BPS-0730: Status: Flattening Net on Port (11 of 11).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 18).
--BPS-0730: Status: Creating Flat Net (18 of 18).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 12).
--BPS-0730: Status: Creating Flat Object (12 of 12).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map.one' (1 of 2).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map.one'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 1).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 1).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map.one.inst' (1 of 1).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map.one'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk' (2 of 2).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 10).
--BPS-0730: Status: Flattening Net on Port (10 of 10).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 10).
--BPS-0730: Status: Creating Flat Net (10 of 10).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0' (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 10).
--BPS-0730: Status: Flattening Net on Port (10 of 10).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 25).
--BPS-0730: Status: Creating Flat Net (25 of 25).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 9).
--BPS-0730: Status: Creating Flat Object (9 of 9).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.FDRE_inst' (1 of 7).
--BPS-0730: Status: Flattening Net on Port (1 of 5).
--BPS-0730: Status: Flattening Net on Port (5 of 5).
--BPS-0730: Status: Creating Flat Net (1 of 17).
--BPS-0730: Status: Creating Flat Net (17 of 17).
--BPS-0730: Status: Creating Flat Object (1 of 11).
--BPS-0730: Status: Creating Flat Object (11 of 11).
--BPS-0730: Status: Flattening Net on Port (1 of 5).
--BPS-0730: Status: Flattening Net on Port (5 of 5).
--BPS-0730: Status: Creating Flat Net (1 of 17).
--BPS-0730: Status: Creating Flat Net (17 of 17).
--BPS-0730: Status: Creating Flat Object (1 of 11).
--BPS-0730: Status: Creating Flat Object (11 of 11).
--BPS-0730: Status: Flattening Net on Port (1 of 5).
--BPS-0730: Status: Flattening Net on Port (5 of 5).
--BPS-0730: Status: Creating Flat Net (1 of 17).
--BPS-0730: Status: Creating Flat Net (17 of 17).
--BPS-0730: Status: Creating Flat Object (1 of 11).
--BPS-0730: Status: Creating Flat Object (11 of 11).
--BPS-0730: Status: Flattening Net on Port (1 of 5).
--BPS-0730: Status: Flattening Net on Port (5 of 5).
--BPS-0730: Status: Creating Flat Net (1 of 17).
--BPS-0730: Status: Creating Flat Net (17 of 17).
--BPS-0730: Status: Creating Flat Object (1 of 11).
--BPS-0730: Status: Creating Flat Object (11 of 11).
--BPS-0730: Status: Flattening Net on Port (1 of 5).
--BPS-0730: Status: Flattening Net on Port (5 of 5).
--BPS-0730: Status: Creating Flat Net (1 of 17).
--BPS-0730: Status: Creating Flat Net (17 of 17).
--BPS-0730: Status: Creating Flat Object (1 of 11).
--BPS-0730: Status: Creating Flat Object (11 of 11).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 6).
--BPS-0730: Status: Flattening Net on Port (6 of 6).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 57).
--BPS-0730: Status: Creating Flat Net (57 of 57).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 44).
--BPS-0730: Status: Creating Flat Object (44 of 44).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.POR_SRL_I' (1 of 3).
--BPS-0730: Status: Flattening Net on Port (1 of 7).
--BPS-0730: Status: Flattening Net on Port (7 of 7).
--BPS-0730: Status: Creating Flat Net (1 of 8).
--BPS-0730: Status: Creating Flat Net (8 of 8).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.POR_SRL_I.S0' (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_EXT.ACT_LO_EXT\'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 9).
--BPS-0730: Status: Flattening Net on Port (9 of 9).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 24).
--BPS-0730: Status: Creating Flat Net (24 of 24).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 14).
--BPS-0730: Status: Creating Flat Object (14 of 14).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_EXT.ACT_LO_EXT\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\' (1 of 6).
--BPS-0730: Status: Flattening Net on Port (1 of 4).
--BPS-0730: Status: Flattening Net on Port (4 of 4).
--BPS-0730: Status: Creating Flat Net (1 of 5).
--BPS-0730: Status: Creating Flat Net (5 of 5).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_EXT.ACT_LO_EXT\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\.F3' (1 of 1).
--BPS-0730: Status: Flattening Net on Port (1 of 5).
--BPS-0730: Status: Flattening Net on Port (5 of 5).
--BPS-0730: Status: Creating Flat Net (1 of 17).
--BPS-0730: Status: Creating Flat Net (17 of 17).
--BPS-0730: Status: Creating Flat Object (1 of 11).
--BPS-0730: Status: Creating Flat Object (11 of 11).
--BPS-0730: Status: Flattening Net on Port (1 of 4).
--BPS-0730: Status: Flattening Net on Port (4 of 4).
--BPS-0730: Status: Creating Flat Net (1 of 5).
--BPS-0730: Status: Creating Flat Net (5 of 5).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_EXT.ACT_LO_EXT\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\.F3' (1 of 1).
--BPS-0730: Status: Flattening Net on Port (1 of 5).
--BPS-0730: Status: Flattening Net on Port (5 of 5).
--BPS-0730: Status: Creating Flat Net (1 of 17).
--BPS-0730: Status: Creating Flat Net (17 of 17).
--BPS-0730: Status: Creating Flat Object (1 of 11).
--BPS-0730: Status: Creating Flat Object (11 of 11).
--BPS-0730: Status: Flattening Net on Port (1 of 4).
--BPS-0730: Status: Flattening Net on Port (4 of 4).
--BPS-0730: Status: Creating Flat Net (1 of 5).
--BPS-0730: Status: Creating Flat Net (5 of 5).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_EXT.ACT_LO_EXT\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\.F3' (1 of 1).
--BPS-0730: Status: Flattening Net on Port (1 of 5).
--BPS-0730: Status: Flattening Net on Port (5 of 5).
--BPS-0730: Status: Creating Flat Net (1 of 17).
--BPS-0730: Status: Creating Flat Net (17 of 17).
--BPS-0730: Status: Creating Flat Object (1 of 11).
--BPS-0730: Status: Creating Flat Object (11 of 11).
--BPS-0730: Status: Flattening Net on Port (1 of 4).
--BPS-0730: Status: Flattening Net on Port (4 of 4).
--BPS-0730: Status: Creating Flat Net (1 of 5).
--BPS-0730: Status: Creating Flat Net (5 of 5).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_EXT.ACT_LO_EXT\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\.F3' (1 of 1).
--BPS-0730: Status: Flattening Net on Port (1 of 5).
--BPS-0730: Status: Flattening Net on Port (5 of 5).
--BPS-0730: Status: Creating Flat Net (1 of 17).
--BPS-0730: Status: Creating Flat Net (17 of 17).
--BPS-0730: Status: Creating Flat Object (1 of 11).
--BPS-0730: Status: Creating Flat Object (11 of 11).
--BPS-0730: Status: Flattening Net on Port (1 of 4).
--BPS-0730: Status: Flattening Net on Port (4 of 4).
--BPS-0730: Status: Creating Flat Net (1 of 5).
--BPS-0730: Status: Creating Flat Net (5 of 5).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_EXT.ACT_LO_EXT\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5\.F3' (1 of 1).
--BPS-0730: Status: Flattening Net on Port (1 of 5).
--BPS-0730: Status: Flattening Net on Port (5 of 5).
--BPS-0730: Status: Creating Flat Net (1 of 17).
--BPS-0730: Status: Creating Flat Net (17 of 17).
--BPS-0730: Status: Creating Flat Object (1 of 11).
--BPS-0730: Status: Creating Flat Object (11 of 11).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_EXT.ACT_LO_EXT\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6\' (6 of 6).
--BPS-0730: Status: Flattening Net on Port (1 of 4).
--BPS-0730: Status: Flattening Net on Port (4 of 4).
--BPS-0730: Status: Creating Flat Net (1 of 5).
--BPS-0730: Status: Creating Flat Net (5 of 5).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_EXT.ACT_LO_EXT\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6\.F3' (1 of 1).
--BPS-0730: Status: Flattening Net on Port (1 of 5).
--BPS-0730: Status: Flattening Net on Port (5 of 5).
--BPS-0730: Status: Creating Flat Net (1 of 17).
--BPS-0730: Status: Creating Flat Net (17 of 17).
--BPS-0730: Status: Creating Flat Object (1 of 11).
--BPS-0730: Status: Creating Flat Object (11 of 11).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_EXT.ACT_LO_EXT\'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\' (3 of 3).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 9).
--BPS-0730: Status: Flattening Net on Port (9 of 9).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 24).
--BPS-0730: Status: Creating Flat Net (24 of 24).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 14).
--BPS-0730: Status: Creating Flat Object (14 of 14).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\' (1 of 6).
--BPS-0730: Status: Flattening Net on Port (1 of 4).
--BPS-0730: Status: Flattening Net on Port (4 of 4).
--BPS-0730: Status: Creating Flat Net (1 of 5).
--BPS-0730: Status: Creating Flat Net (5 of 5).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\.F3' (1 of 1).
--BPS-0730: Status: Flattening Net on Port (1 of 5).
--BPS-0730: Status: Flattening Net on Port (5 of 5).
--BPS-0730: Status: Creating Flat Net (1 of 17).
--BPS-0730: Status: Creating Flat Net (17 of 17).
--BPS-0730: Status: Creating Flat Object (1 of 11).
--BPS-0730: Status: Creating Flat Object (11 of 11).
--BPS-0730: Status: Flattening Net on Port (1 of 4).
--BPS-0730: Status: Flattening Net on Port (4 of 4).
--BPS-0730: Status: Creating Flat Net (1 of 5).
--BPS-0730: Status: Creating Flat Net (5 of 5).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\.F3' (1 of 1).
--BPS-0730: Status: Flattening Net on Port (1 of 5).
--BPS-0730: Status: Flattening Net on Port (5 of 5).
--BPS-0730: Status: Creating Flat Net (1 of 17).
--BPS-0730: Status: Creating Flat Net (17 of 17).
--BPS-0730: Status: Creating Flat Object (1 of 11).
--BPS-0730: Status: Creating Flat Object (11 of 11).
--BPS-0730: Status: Flattening Net on Port (1 of 4).
--BPS-0730: Status: Flattening Net on Port (4 of 4).
--BPS-0730: Status: Creating Flat Net (1 of 5).
--BPS-0730: Status: Creating Flat Net (5 of 5).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\.F3' (1 of 1).
--BPS-0730: Status: Flattening Net on Port (1 of 5).
--BPS-0730: Status: Flattening Net on Port (5 of 5).
--BPS-0730: Status: Creating Flat Net (1 of 17).
--BPS-0730: Status: Creating Flat Net (17 of 17).
--BPS-0730: Status: Creating Flat Object (1 of 11).
--BPS-0730: Status: Creating Flat Object (11 of 11).
--BPS-0730: Status: Flattening Net on Port (1 of 4).
--BPS-0730: Status: Flattening Net on Port (4 of 4).
--BPS-0730: Status: Creating Flat Net (1 of 5).
--BPS-0730: Status: Creating Flat Net (5 of 5).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\.F3' (1 of 1).
--BPS-0730: Status: Flattening Net on Port (1 of 5).
--BPS-0730: Status: Flattening Net on Port (5 of 5).
--BPS-0730: Status: Creating Flat Net (1 of 17).
--BPS-0730: Status: Creating Flat Net (17 of 17).
--BPS-0730: Status: Creating Flat Object (1 of 11).
--BPS-0730: Status: Creating Flat Object (11 of 11).
--BPS-0730: Status: Flattening Net on Port (1 of 4).
--BPS-0730: Status: Flattening Net on Port (4 of 4).
--BPS-0730: Status: Creating Flat Net (1 of 5).
--BPS-0730: Status: Creating Flat Net (5 of 5).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5\.F3' (1 of 1).
--BPS-0730: Status: Flattening Net on Port (1 of 5).
--BPS-0730: Status: Flattening Net on Port (5 of 5).
--BPS-0730: Status: Creating Flat Net (1 of 17).
--BPS-0730: Status: Creating Flat Net (17 of 17).
--BPS-0730: Status: Creating Flat Object (1 of 11).
--BPS-0730: Status: Creating Flat Object (11 of 11).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6\' (6 of 6).
--BPS-0730: Status: Flattening Net on Port (1 of 4).
--BPS-0730: Status: Flattening Net on Port (4 of 4).
--BPS-0730: Status: Creating Flat Net (1 of 5).
--BPS-0730: Status: Creating Flat Net (5 of 5).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6\.F3' (1 of 1).
--BPS-0730: Status: Flattening Net on Port (1 of 5).
--BPS-0730: Status: Flattening Net on Port (5 of 5).
--BPS-0730: Status: Creating Flat Net (1 of 17).
--BPS-0730: Status: Creating Flat Net (17 of 17).
--BPS-0730: Status: Creating Flat Object (1 of 11).
--BPS-0730: Status: Creating Flat Object (11 of 11).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.SEQ' (7 of 7).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.SEQ'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 5).
--BPS-0730: Status: Flattening Net on Port (5 of 5).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 92).
--BPS-0730: Status: Creating Flat Net (92 of 92).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 65).
--BPS-0730: Status: Creating Flat Object (65 of 65).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.SEQ.SEQ_COUNTER' (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.SEQ.SEQ_COUNTER'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 6).
--BPS-0730: Status: Flattening Net on Port (6 of 6).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 17).
--BPS-0730: Status: Creating Flat Net (17 of 17).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 8).
--BPS-0730: Status: Creating Flat Object (8 of 8).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.SEQ.SEQ_COUNTER'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.SEQ'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.clk_map'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.m00_exit_pipeline'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 73).
--BPS-0730: Status: Flattening Net on Port (73 of 73).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 146).
--BPS-0730: Status: Creating Flat Net (100 of 146).
--BPS-0730: Status: Creating Flat Net (146 of 146).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 74).
--BPS-0730: Status: Creating Flat Object (74 of 74).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.m00_exit_pipeline.m00_exit' (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.m00_exit_pipeline.m00_exit'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 73).
--BPS-0730: Status: Flattening Net on Port (73 of 73).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 76).
--BPS-0730: Status: Creating Flat Net (76 of 76).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.m00_exit_pipeline.m00_exit.inst' (1 of 1).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.m00_exit_pipeline.m00_exit'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.m00_exit_pipeline'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.m00_nodes'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 54).
--BPS-0730: Status: Flattening Net on Port (54 of 54).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 111).
--BPS-0730: Status: Creating Flat Net (100 of 111).
--BPS-0730: Status: Creating Flat Net (111 of 111).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 59).
--BPS-0730: Status: Creating Flat Object (59 of 59).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.m00_nodes.m00_ar_node' (1 of 5).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.m00_nodes.m00_ar_node'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 18).
--BPS-0730: Status: Creating Flat Net (18 of 18).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.m00_nodes.m00_ar_node.inst' (1 of 1).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.m00_nodes.m00_ar_node'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.m00_nodes.m00_aw_node'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 17).
--BPS-0730: Status: Flattening Net on Port (17 of 17).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 21).
--BPS-0730: Status: Creating Flat Net (21 of 21).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.m00_nodes.m00_aw_node.inst' (1 of 1).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.m00_nodes.m00_aw_node'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.m00_nodes.m00_b_node'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 18).
--BPS-0730: Status: Creating Flat Net (18 of 18).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.m00_nodes.m00_b_node.inst' (1 of 1).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.m00_nodes.m00_b_node'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.m00_nodes.m00_r_node'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 18).
--BPS-0730: Status: Creating Flat Net (18 of 18).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.m00_nodes.m00_r_node.inst' (1 of 1).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.m00_nodes.m00_r_node'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.m00_nodes.m00_w_node' (5 of 5).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.m00_nodes.m00_w_node'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 17).
--BPS-0730: Status: Flattening Net on Port (17 of 17).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 19).
--BPS-0730: Status: Creating Flat Net (19 of 19).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.m00_nodes.m00_w_node.inst' (1 of 1).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.m00_nodes.m00_w_node'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.m00_nodes'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.m00_sc2axi'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 64).
--BPS-0730: Status: Flattening Net on Port (64 of 64).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 64).
--BPS-0730: Status: Creating Flat Net (64 of 64).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.m00_sc2axi.inst' (1 of 1).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.m00_sc2axi'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.s00_axi2sc'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 64).
--BPS-0730: Status: Flattening Net on Port (64 of 64).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 64).
--BPS-0730: Status: Creating Flat Net (64 of 64).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.s00_axi2sc.inst' (1 of 1).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.s00_axi2sc'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.s00_entry_pipeline'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 73).
--BPS-0730: Status: Flattening Net on Port (73 of 73).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 225).
--BPS-0730: Status: Creating Flat Net (100 of 225).
--BPS-0730: Status: Creating Flat Net (200 of 225).
--BPS-0730: Status: Creating Flat Net (225 of 225).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 76).
--BPS-0730: Status: Creating Flat Object (76 of 76).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.s00_entry_pipeline.s00_mmu' (1 of 3).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.s00_entry_pipeline.s00_mmu'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 73).
--BPS-0730: Status: Flattening Net on Port (73 of 73).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 76).
--BPS-0730: Status: Creating Flat Net (76 of 76).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.s00_entry_pipeline.s00_mmu.inst' (1 of 1).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.s00_entry_pipeline.s00_mmu'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.s00_entry_pipeline.s00_si_converter'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 80).
--BPS-0730: Status: Flattening Net on Port (80 of 80).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 82).
--BPS-0730: Status: Creating Flat Net (82 of 82).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.s00_entry_pipeline.s00_si_converter.inst' (1 of 1).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.s00_entry_pipeline.s00_si_converter'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.s00_entry_pipeline.s00_transaction_regulator' (3 of 3).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.s00_entry_pipeline.s00_transaction_regulator'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 82).
--BPS-0730: Status: Flattening Net on Port (82 of 82).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 85).
--BPS-0730: Status: Creating Flat Net (85 of 85).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.s00_entry_pipeline.s00_transaction_regulator.inst' (1 of 1).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.s00_entry_pipeline.s00_transaction_regulator'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.s00_entry_pipeline'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.s00_nodes'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 54).
--BPS-0730: Status: Flattening Net on Port (54 of 54).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 108).
--BPS-0730: Status: Creating Flat Net (100 of 108).
--BPS-0730: Status: Creating Flat Net (108 of 108).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 59).
--BPS-0730: Status: Creating Flat Object (59 of 59).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.s00_nodes.s00_ar_node' (1 of 5).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.s00_nodes.s00_ar_node'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 18).
--BPS-0730: Status: Creating Flat Net (18 of 18).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.s00_nodes.s00_ar_node.inst' (1 of 1).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.s00_nodes.s00_ar_node'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.s00_nodes.s00_aw_node'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 18).
--BPS-0730: Status: Creating Flat Net (18 of 18).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.s00_nodes.s00_aw_node.inst' (1 of 1).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.s00_nodes.s00_aw_node'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.s00_nodes.s00_b_node'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 18).
--BPS-0730: Status: Creating Flat Net (18 of 18).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.s00_nodes.s00_b_node.inst' (1 of 1).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.s00_nodes.s00_b_node'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.s00_nodes.s00_r_node'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 18).
--BPS-0730: Status: Creating Flat Net (18 of 18).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.s00_nodes.s00_r_node.inst' (1 of 1).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.s00_nodes.s00_r_node'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.s00_nodes.s00_w_node' (5 of 5).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.s00_nodes.s00_w_node'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 18).
--BPS-0730: Status: Creating Flat Net (18 of 18).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.s00_nodes.s00_w_node.inst' (1 of 1).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.s00_nodes.s00_w_node'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.s00_nodes'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.s01_axi2sc'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 28).
--BPS-0730: Status: Flattening Net on Port (28 of 28).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 42).
--BPS-0730: Status: Creating Flat Net (42 of 42).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.s01_axi2sc.inst' (1 of 1).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.s01_axi2sc'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.s01_entry_pipeline'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 34).
--BPS-0730: Status: Flattening Net on Port (34 of 34).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 104).
--BPS-0730: Status: Creating Flat Net (100 of 104).
--BPS-0730: Status: Creating Flat Net (104 of 104).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 37).
--BPS-0730: Status: Creating Flat Object (37 of 37).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.s01_entry_pipeline.s01_mmu' (1 of 3).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.s01_entry_pipeline.s01_mmu'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 34).
--BPS-0730: Status: Flattening Net on Port (34 of 34).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 51).
--BPS-0730: Status: Creating Flat Net (51 of 51).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.s01_entry_pipeline.s01_mmu.inst' (1 of 1).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.s01_entry_pipeline.s01_mmu'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.s01_entry_pipeline.s01_si_converter'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 37).
--BPS-0730: Status: Flattening Net on Port (37 of 37).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 54).
--BPS-0730: Status: Creating Flat Net (54 of 54).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.s01_entry_pipeline.s01_si_converter.inst' (1 of 1).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.s01_entry_pipeline.s01_si_converter'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.s01_entry_pipeline.s01_transaction_regulator' (3 of 3).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.s01_entry_pipeline.s01_transaction_regulator'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 38).
--BPS-0730: Status: Flattening Net on Port (38 of 38).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 49).
--BPS-0730: Status: Creating Flat Net (49 of 49).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.s01_entry_pipeline.s01_transaction_regulator.inst' (1 of 1).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.s01_entry_pipeline.s01_transaction_regulator'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.s01_entry_pipeline'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.s01_nodes'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 24).
--BPS-0730: Status: Flattening Net on Port (24 of 24).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 48).
--BPS-0730: Status: Creating Flat Net (48 of 48).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 26).
--BPS-0730: Status: Creating Flat Object (26 of 26).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.s01_nodes.s01_ar_node' (1 of 2).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.s01_nodes.s01_ar_node'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 18).
--BPS-0730: Status: Creating Flat Net (18 of 18).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.s01_nodes.s01_ar_node.inst' (1 of 1).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.s01_nodes.s01_ar_node'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.s01_nodes.s01_r_node' (2 of 2).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.s01_nodes.s01_r_node'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 18).
--BPS-0730: Status: Creating Flat Net (18 of 18).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.s01_nodes.s01_r_node.inst' (1 of 1).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.s01_nodes.s01_r_node'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.s01_nodes'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.switchboards' (11 of 11).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.switchboards'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 77).
--BPS-0730: Status: Flattening Net on Port (77 of 77).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 186).
--BPS-0730: Status: Creating Flat Net (100 of 186).
--BPS-0730: Status: Creating Flat Net (186 of 186).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 117).
--BPS-0730: Status: Creating Flat Object (100 of 117).
--BPS-0730: Status: Creating Flat Object (117 of 117).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.switchboards.ar_switchboard' (1 of 5).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.switchboards.ar_switchboard'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 12).
--BPS-0730: Status: Flattening Net on Port (12 of 12).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 13).
--BPS-0730: Status: Creating Flat Net (13 of 13).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.switchboards.ar_switchboard.inst' (1 of 1).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.switchboards.ar_switchboard'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.switchboards.aw_switchboard'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 12).
--BPS-0730: Status: Flattening Net on Port (12 of 12).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 13).
--BPS-0730: Status: Creating Flat Net (13 of 13).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.switchboards.aw_switchboard.inst' (1 of 1).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.switchboards.aw_switchboard'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.switchboards.b_switchboard'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 12).
--BPS-0730: Status: Flattening Net on Port (12 of 12).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 13).
--BPS-0730: Status: Creating Flat Net (13 of 13).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.switchboards.b_switchboard.inst' (1 of 1).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.switchboards.b_switchboard'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.switchboards.r_switchboard'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 12).
--BPS-0730: Status: Flattening Net on Port (12 of 12).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 13).
--BPS-0730: Status: Creating Flat Net (13 of 13).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.switchboards.r_switchboard.inst' (1 of 1).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.switchboards.r_switchboard'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.switchboards.w_switchboard' (5 of 5).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.switchboards.w_switchboard'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 12).
--BPS-0730: Status: Flattening Net on Port (12 of 12).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 13).
--BPS-0730: Status: Creating Flat Net (13 of 13).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_smc.inst.switchboards.w_switchboard.inst' (1 of 1).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.switchboards.w_switchboard'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst.switchboards'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc.inst'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_smc'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_uartlite_0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 22).
--BPS-0730: Status: Flattening Net on Port (22 of 22).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 22).
--BPS-0730: Status: Creating Flat Net (22 of 22).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axi_uartlite_0.U0' (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_uartlite_0.U0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 22).
--BPS-0730: Status: Flattening Net on Port (22 of 22).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 307).
--BPS-0730: Status: Creating Flat Net (100 of 307).
--BPS-0730: Status: Creating Flat Net (200 of 307).
--BPS-0730: Status: Creating Flat Net (300 of 307).
--BPS-0730: Status: Creating Flat Net (307 of 307).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 272).
--BPS-0730: Status: Creating Flat Object (100 of 272).
--BPS-0730: Status: Creating Flat Object (200 of 272).
--BPS-0730: Status: Creating Flat Object (272 of 272).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_uartlite_0.U0'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axi_uartlite_0'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.axis_data_fifo_0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 23).
--BPS-0730: Status: Flattening Net on Port (23 of 23).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 25).
--BPS-0730: Status: Creating Flat Net (25 of 25).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.axis_data_fifo_0.inst' (1 of 1).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.axis_data_fifo_0'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.clk_wiz_0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 7).
--BPS-0730: Status: Flattening Net on Port (7 of 7).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 7).
--BPS-0730: Status: Creating Flat Net (7 of 7).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.clk_wiz_0.inst' (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.clk_wiz_0.inst'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 7).
--BPS-0730: Status: Flattening Net on Port (7 of 7).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 35).
--BPS-0730: Status: Creating Flat Net (35 of 35).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 9).
--BPS-0730: Status: Creating Flat Object (9 of 9).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.clk_wiz_0.inst.clkin1_ibufg' (1 of 8).
--BPS-0730: Status: Flattening Net on Port (1 of 2).
--BPS-0730: Status: Flattening Net on Port (2 of 2).
--BPS-0730: Status: Creating Flat Net (1 of 2).
--BPS-0730: Status: Creating Flat Net (2 of 2).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Flattening Net on Port (1 of 2).
--BPS-0730: Status: Flattening Net on Port (2 of 2).
--BPS-0730: Status: Creating Flat Net (1 of 2).
--BPS-0730: Status: Creating Flat Net (2 of 2).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Flattening Net on Port (1 of 2).
--BPS-0730: Status: Flattening Net on Port (2 of 2).
--BPS-0730: Status: Creating Flat Net (1 of 2).
--BPS-0730: Status: Creating Flat Net (2 of 2).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Flattening Net on Port (1 of 2).
--BPS-0730: Status: Flattening Net on Port (2 of 2).
--BPS-0730: Status: Creating Flat Net (1 of 2).
--BPS-0730: Status: Creating Flat Net (2 of 2).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Flattening Net on Port (1 of 2).
--BPS-0730: Status: Flattening Net on Port (2 of 2).
--BPS-0730: Status: Creating Flat Net (1 of 2).
--BPS-0730: Status: Creating Flat Net (2 of 2).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Flattening Net on Port (1 of 2).
--BPS-0730: Status: Flattening Net on Port (2 of 2).
--BPS-0730: Status: Creating Flat Net (1 of 2).
--BPS-0730: Status: Creating Flat Net (2 of 2).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.clk_wiz_0.inst.clkout5_buf' (8 of 8).
--BPS-0730: Status: Flattening Net on Port (1 of 2).
--BPS-0730: Status: Flattening Net on Port (2 of 2).
--BPS-0730: Status: Creating Flat Net (1 of 2).
--BPS-0730: Status: Creating Flat Net (2 of 2).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.clk_wiz_0.inst'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.clk_wiz_0'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.microblaze_0_local_memory'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 21).
--BPS-0730: Status: Flattening Net on Port (21 of 21).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 85).
--BPS-0730: Status: Creating Flat Net (85 of 85).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 26).
--BPS-0730: Status: Creating Flat Object (26 of 26).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.microblaze_0_local_memory.dlmb_bram_if_cntlr' (1 of 5).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.microblaze_0_local_memory.dlmb_bram_if_cntlr'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 20).
--BPS-0730: Status: Flattening Net on Port (20 of 20).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 26).
--BPS-0730: Status: Creating Flat Net (26 of 26).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 2).
--BPS-0730: Status: Creating Flat Object (2 of 2).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.microblaze_0_local_memory.dlmb_bram_if_cntlr.U0' (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.microblaze_0_local_memory.dlmb_bram_if_cntlr.U0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 75).
--BPS-0730: Status: Flattening Net on Port (75 of 75).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 115).
--BPS-0730: Status: Creating Flat Net (100 of 115).
--BPS-0730: Status: Creating Flat Net (115 of 115).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 77).
--BPS-0730: Status: Creating Flat Object (77 of 77).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.microblaze_0_local_memory.dlmb_bram_if_cntlr.U0'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.microblaze_0_local_memory.dlmb_bram_if_cntlr'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.microblaze_0_local_memory.dlmb_v10'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 25).
--BPS-0730: Status: Flattening Net on Port (25 of 25).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 25).
--BPS-0730: Status: Creating Flat Net (25 of 25).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.microblaze_0_local_memory.dlmb_v10.U0' (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.microblaze_0_local_memory.dlmb_v10.U0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 25).
--BPS-0730: Status: Flattening Net on Port (25 of 25).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 44).
--BPS-0730: Status: Creating Flat Net (44 of 44).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 28).
--BPS-0730: Status: Creating Flat Object (28 of 28).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.microblaze_0_local_memory.dlmb_v10.U0'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.microblaze_0_local_memory.dlmb_v10'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.microblaze_0_local_memory.ilmb_bram_if_cntlr'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 20).
--BPS-0730: Status: Flattening Net on Port (20 of 20).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 26).
--BPS-0730: Status: Creating Flat Net (26 of 26).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 2).
--BPS-0730: Status: Creating Flat Object (2 of 2).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.microblaze_0_local_memory.ilmb_bram_if_cntlr.U0' (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.microblaze_0_local_memory.ilmb_bram_if_cntlr.U0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 75).
--BPS-0730: Status: Flattening Net on Port (75 of 75).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 114).
--BPS-0730: Status: Creating Flat Net (100 of 114).
--BPS-0730: Status: Creating Flat Net (114 of 114).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 77).
--BPS-0730: Status: Creating Flat Object (77 of 77).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.microblaze_0_local_memory.ilmb_bram_if_cntlr.U0'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.microblaze_0_local_memory.ilmb_bram_if_cntlr'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.microblaze_0_local_memory.ilmb_v10'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 25).
--BPS-0730: Status: Flattening Net on Port (25 of 25).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 25).
--BPS-0730: Status: Creating Flat Net (25 of 25).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 3).
--BPS-0730: Status: Creating Flat Object (3 of 3).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.microblaze_0_local_memory.ilmb_v10.U0' (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.microblaze_0_local_memory.ilmb_v10.U0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 25).
--BPS-0730: Status: Flattening Net on Port (25 of 25).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 44).
--BPS-0730: Status: Creating Flat Net (44 of 44).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 28).
--BPS-0730: Status: Creating Flat Object (28 of 28).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.microblaze_0_local_memory.ilmb_v10.U0'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.microblaze_0_local_memory.ilmb_v10'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.microblaze_0_local_memory.lmb_bram' (5 of 5).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.microblaze_0_local_memory'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 69).
--BPS-0730: Status: Flattening Net on Port (69 of 69).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 69).
--BPS-0730: Status: Creating Flat Net (69 of 69).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig' (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 69).
--BPS-0730: Status: Flattening Net on Port (69 of 69).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 206).
--BPS-0730: Status: Creating Flat Net (100 of 206).
--BPS-0730: Status: Creating Flat Net (200 of 206).
--BPS-0730: Status: Creating Flat Net (206 of 206).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 28).
--BPS-0730: Status: Creating Flat Object (28 of 28).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_iodelay_ctrl' (1 of 5).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_iodelay_ctrl'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 7).
--BPS-0730: Status: Flattening Net on Port (7 of 7).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 29).
--BPS-0730: Status: Creating Flat Net (29 of 29).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 15).
--BPS-0730: Status: Creating Flat Object (15 of 15).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_iodelay_ctrl.u_idelayctrl_200' (1 of 1).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_iodelay_ctrl'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_clk_ibuf'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 4).
--BPS-0730: Status: Flattening Net on Port (4 of 4).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 5).
--BPS-0730: Status: Creating Flat Net (5 of 5).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 2).
--BPS-0730: Status: Creating Flat Object (2 of 2).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_clk_ibuf'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 5).
--BPS-0730: Status: Flattening Net on Port (5 of 5).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 97).
--BPS-0730: Status: Creating Flat Net (97 of 97).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 65).
--BPS-0730: Status: Creating Flat Object (65 of 65).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.\xadc_supplied_temperature.XADC_inst\' (1 of 1).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 25).
--BPS-0730: Status: Flattening Net on Port (25 of 25).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 112).
--BPS-0730: Status: Creating Flat Net (100 of 112).
--BPS-0730: Status: Creating Flat Net (112 of 112).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 74).
--BPS-0730: Status: Creating Flat Object (74 of 74).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.plle2_i' (1 of 11).
--BPS-0730: Status: Flattening Net on Port (1 of 2).
--BPS-0730: Status: Flattening Net on Port (2 of 2).
--BPS-0730: Status: Creating Flat Net (1 of 2).
--BPS-0730: Status: Creating Flat Net (2 of 2).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Flattening Net on Port (1 of 2).
--BPS-0730: Status: Flattening Net on Port (2 of 2).
--BPS-0730: Status: Creating Flat Net (1 of 2).
--BPS-0730: Status: Creating Flat Net (2 of 2).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Flattening Net on Port (1 of 2).
--BPS-0730: Status: Flattening Net on Port (2 of 2).
--BPS-0730: Status: Creating Flat Net (1 of 2).
--BPS-0730: Status: Creating Flat Net (2 of 2).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Flattening Net on Port (1 of 2).
--BPS-0730: Status: Flattening Net on Port (2 of 2).
--BPS-0730: Status: Creating Flat Net (1 of 2).
--BPS-0730: Status: Creating Flat Net (2 of 2).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Flattening Net on Port (1 of 2).
--BPS-0730: Status: Flattening Net on Port (2 of 2).
--BPS-0730: Status: Creating Flat Net (1 of 2).
--BPS-0730: Status: Creating Flat Net (2 of 2).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Flattening Net on Port (1 of 2).
--BPS-0730: Status: Flattening Net on Port (2 of 2).
--BPS-0730: Status: Creating Flat Net (1 of 2).
--BPS-0730: Status: Creating Flat Net (2 of 2).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Flattening Net on Port (1 of 2).
--BPS-0730: Status: Flattening Net on Port (2 of 2).
--BPS-0730: Status: Creating Flat Net (1 of 2).
--BPS-0730: Status: Creating Flat Net (2 of 2).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Flattening Net on Port (1 of 2).
--BPS-0730: Status: Flattening Net on Port (2 of 2).
--BPS-0730: Status: Creating Flat Net (1 of 2).
--BPS-0730: Status: Creating Flat Net (2 of 2).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.\gen_ui_extra_clocks.u_bufg_clk_div2\' (11 of 11).
--BPS-0730: Status: Flattening Net on Port (1 of 2).
--BPS-0730: Status: Flattening Net on Port (2 of 2).
--BPS-0730: Status: Creating Flat Net (1 of 2).
--BPS-0730: Status: Creating Flat Net (2 of 2).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi' (5 of 5).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 171).
--BPS-0730: Status: Flattening Net on Port (100 of 171).
--BPS-0730: Status: Flattening Net on Port (171 of 171).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 240).
--BPS-0730: Status: Creating Flat Net (100 of 240).
--BPS-0730: Status: Creating Flat Net (200 of 240).
--BPS-0730: Status: Creating Flat Net (240 of 240).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 23).
--BPS-0730: Status: Creating Flat Object (23 of 23).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0' (1 of 3).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 148).
--BPS-0730: Status: Flattening Net on Port (100 of 148).
--BPS-0730: Status: Flattening Net on Port (148 of 148).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 191).
--BPS-0730: Status: Creating Flat Net (100 of 191).
--BPS-0730: Status: Creating Flat Net (191 of 191).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 14).
--BPS-0730: Status: Creating Flat Object (14 of 14).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0' (1 of 2).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 73).
--BPS-0730: Status: Flattening Net on Port (73 of 73).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 143).
--BPS-0730: Status: Creating Flat Net (100 of 143).
--BPS-0730: Status: Creating Flat Net (143 of 143).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 39).
--BPS-0730: Status: Creating Flat Object (39 of 39).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0' (1 of 3).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 33).
--BPS-0730: Status: Flattening Net on Port (33 of 33).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 38).
--BPS-0730: Status: Creating Flat Net (38 of 38).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 2).
--BPS-0730: Status: Creating Flat Object (2 of 2).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.\rank_cntrl[0].rank_cntrl0\' (1 of 2).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.\rank_cntrl[0].rank_cntrl0\'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 25).
--BPS-0730: Status: Flattening Net on Port (25 of 25).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 192).
--BPS-0730: Status: Creating Flat Net (100 of 192).
--BPS-0730: Status: Creating Flat Net (192 of 192).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 150).
--BPS-0730: Status: Creating Flat Object (100 of 150).
--BPS-0730: Status: Creating Flat Object (150 of 150).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.\rank_cntrl[0].rank_cntrl0\.\inhbt_act_faw.SRLC32E0\' (1 of 1).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.\rank_cntrl[0].rank_cntrl0\'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0' (2 of 2).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 27).
--BPS-0730: Status: Flattening Net on Port (27 of 27).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 225).
--BPS-0730: Status: Creating Flat Net (100 of 225).
--BPS-0730: Status: Creating Flat Net (200 of 225).
--BPS-0730: Status: Creating Flat Net (225 of 225).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 195).
--BPS-0730: Status: Creating Flat Object (100 of 195).
--BPS-0730: Status: Creating Flat Object (195 of 195).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.\maintenance_request.maint_arb0\' (1 of 2).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.\maintenance_request.maint_arb0\'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 8).
--BPS-0730: Status: Flattening Net on Port (8 of 8).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 53).
--BPS-0730: Status: Creating Flat Net (53 of 53).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 41).
--BPS-0730: Status: Creating Flat Object (41 of 41).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.\maintenance_request.maint_arb0\'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.\periodic_read_request.periodic_rd_arb0\' (2 of 2).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.\periodic_read_request.periodic_rd_arb0\'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 8).
--BPS-0730: Status: Flattening Net on Port (8 of 8).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 24).
--BPS-0730: Status: Creating Flat Net (24 of 24).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 16).
--BPS-0730: Status: Creating Flat Object (16 of 16).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.\periodic_read_request.periodic_rd_arb0\'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 74).
--BPS-0730: Status: Flattening Net on Port (74 of 74).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 333).
--BPS-0730: Status: Creating Flat Net (100 of 333).
--BPS-0730: Status: Creating Flat Net (200 of 333).
--BPS-0730: Status: Creating Flat Net (300 of 333).
--BPS-0730: Status: Creating Flat Net (333 of 333).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 88).
--BPS-0730: Status: Creating Flat Object (88 of 88).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\' (1 of 6).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 95).
--BPS-0730: Status: Flattening Net on Port (95 of 95).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 113).
--BPS-0730: Status: Creating Flat Net (100 of 113).
--BPS-0730: Status: Creating Flat Net (113 of 113).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 3).
--BPS-0730: Status: Creating Flat Object (3 of 3).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_compare0' (1 of 3).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_compare0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 39).
--BPS-0730: Status: Flattening Net on Port (39 of 39).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 101).
--BPS-0730: Status: Creating Flat Net (100 of 101).
--BPS-0730: Status: Creating Flat Net (101 of 101).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 71).
--BPS-0730: Status: Creating Flat Object (71 of 71).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_compare0'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_state0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 69).
--BPS-0730: Status: Flattening Net on Port (69 of 69).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 290).
--BPS-0730: Status: Creating Flat Net (100 of 290).
--BPS-0730: Status: Creating Flat Net (200 of 290).
--BPS-0730: Status: Creating Flat Net (290 of 290).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 220).
--BPS-0730: Status: Creating Flat Object (100 of 220).
--BPS-0730: Status: Creating Flat Object (200 of 220).
--BPS-0730: Status: Creating Flat Object (220 of 220).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_state0'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_queue0' (3 of 3).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_queue0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 44).
--BPS-0730: Status: Flattening Net on Port (44 of 44).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 209).
--BPS-0730: Status: Creating Flat Net (100 of 209).
--BPS-0730: Status: Creating Flat Net (200 of 209).
--BPS-0730: Status: Creating Flat Net (209 of 209).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 171).
--BPS-0730: Status: Creating Flat Object (100 of 171).
--BPS-0730: Status: Creating Flat Object (171 of 171).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_queue0'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 95).
--BPS-0730: Status: Flattening Net on Port (95 of 95).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 113).
--BPS-0730: Status: Creating Flat Net (100 of 113).
--BPS-0730: Status: Creating Flat Net (113 of 113).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 3).
--BPS-0730: Status: Creating Flat Object (3 of 3).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_compare0' (1 of 3).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_compare0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 39).
--BPS-0730: Status: Flattening Net on Port (39 of 39).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 101).
--BPS-0730: Status: Creating Flat Net (100 of 101).
--BPS-0730: Status: Creating Flat Net (101 of 101).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 71).
--BPS-0730: Status: Creating Flat Object (71 of 71).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_compare0'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_state0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 69).
--BPS-0730: Status: Flattening Net on Port (69 of 69).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 292).
--BPS-0730: Status: Creating Flat Net (100 of 292).
--BPS-0730: Status: Creating Flat Net (200 of 292).
--BPS-0730: Status: Creating Flat Net (292 of 292).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 220).
--BPS-0730: Status: Creating Flat Object (100 of 220).
--BPS-0730: Status: Creating Flat Object (200 of 220).
--BPS-0730: Status: Creating Flat Object (220 of 220).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_state0'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_queue0' (3 of 3).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_queue0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 44).
--BPS-0730: Status: Flattening Net on Port (44 of 44).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 212).
--BPS-0730: Status: Creating Flat Net (100 of 212).
--BPS-0730: Status: Creating Flat Net (200 of 212).
--BPS-0730: Status: Creating Flat Net (212 of 212).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 173).
--BPS-0730: Status: Creating Flat Object (100 of 173).
--BPS-0730: Status: Creating Flat Object (173 of 173).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_queue0'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 95).
--BPS-0730: Status: Flattening Net on Port (95 of 95).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 113).
--BPS-0730: Status: Creating Flat Net (100 of 113).
--BPS-0730: Status: Creating Flat Net (113 of 113).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 3).
--BPS-0730: Status: Creating Flat Object (3 of 3).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_compare0' (1 of 3).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_compare0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 39).
--BPS-0730: Status: Flattening Net on Port (39 of 39).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 101).
--BPS-0730: Status: Creating Flat Net (100 of 101).
--BPS-0730: Status: Creating Flat Net (101 of 101).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 71).
--BPS-0730: Status: Creating Flat Object (71 of 71).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_compare0'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_state0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 69).
--BPS-0730: Status: Flattening Net on Port (69 of 69).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 294).
--BPS-0730: Status: Creating Flat Net (100 of 294).
--BPS-0730: Status: Creating Flat Net (200 of 294).
--BPS-0730: Status: Creating Flat Net (294 of 294).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 220).
--BPS-0730: Status: Creating Flat Object (100 of 220).
--BPS-0730: Status: Creating Flat Object (200 of 220).
--BPS-0730: Status: Creating Flat Object (220 of 220).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_state0'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_queue0' (3 of 3).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_queue0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 44).
--BPS-0730: Status: Flattening Net on Port (44 of 44).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 214).
--BPS-0730: Status: Creating Flat Net (100 of 214).
--BPS-0730: Status: Creating Flat Net (200 of 214).
--BPS-0730: Status: Creating Flat Net (214 of 214).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 174).
--BPS-0730: Status: Creating Flat Object (100 of 174).
--BPS-0730: Status: Creating Flat Object (174 of 174).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_queue0'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 95).
--BPS-0730: Status: Flattening Net on Port (95 of 95).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 113).
--BPS-0730: Status: Creating Flat Net (100 of 113).
--BPS-0730: Status: Creating Flat Net (113 of 113).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 3).
--BPS-0730: Status: Creating Flat Object (3 of 3).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_compare0' (1 of 3).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_compare0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 39).
--BPS-0730: Status: Flattening Net on Port (39 of 39).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 101).
--BPS-0730: Status: Creating Flat Net (100 of 101).
--BPS-0730: Status: Creating Flat Net (101 of 101).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 71).
--BPS-0730: Status: Creating Flat Object (71 of 71).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_compare0'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_state0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 69).
--BPS-0730: Status: Flattening Net on Port (69 of 69).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 294).
--BPS-0730: Status: Creating Flat Net (100 of 294).
--BPS-0730: Status: Creating Flat Net (200 of 294).
--BPS-0730: Status: Creating Flat Net (294 of 294).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 220).
--BPS-0730: Status: Creating Flat Object (100 of 220).
--BPS-0730: Status: Creating Flat Object (200 of 220).
--BPS-0730: Status: Creating Flat Object (220 of 220).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_state0'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_queue0' (3 of 3).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_queue0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 44).
--BPS-0730: Status: Flattening Net on Port (44 of 44).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 219).
--BPS-0730: Status: Creating Flat Net (100 of 219).
--BPS-0730: Status: Creating Flat Net (200 of 219).
--BPS-0730: Status: Creating Flat Net (219 of 219).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 178).
--BPS-0730: Status: Creating Flat Object (100 of 178).
--BPS-0730: Status: Creating Flat Object (178 of 178).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_queue0'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.bank_common0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 44).
--BPS-0730: Status: Flattening Net on Port (44 of 44).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 240).
--BPS-0730: Status: Creating Flat Net (100 of 240).
--BPS-0730: Status: Creating Flat Net (200 of 240).
--BPS-0730: Status: Creating Flat Net (240 of 240).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 190).
--BPS-0730: Status: Creating Flat Object (100 of 190).
--BPS-0730: Status: Creating Flat Object (190 of 190).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.bank_common0'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0' (6 of 6).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 67).
--BPS-0730: Status: Flattening Net on Port (67 of 67).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 86).
--BPS-0730: Status: Creating Flat Net (86 of 86).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 3).
--BPS-0730: Status: Creating Flat Object (3 of 3).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0' (1 of 2).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 36).
--BPS-0730: Status: Flattening Net on Port (36 of 36).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 91).
--BPS-0730: Status: Creating Flat Net (91 of 91).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 71).
--BPS-0730: Status: Creating Flat Object (71 of 71).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0.row_arb0' (1 of 4).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0.row_arb0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 8).
--BPS-0730: Status: Flattening Net on Port (8 of 8).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 71).
--BPS-0730: Status: Creating Flat Net (71 of 71).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 57).
--BPS-0730: Status: Creating Flat Object (57 of 57).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0.row_arb0'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0.\pre_4_1_1T_arb.pre_arb0\'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 8).
--BPS-0730: Status: Flattening Net on Port (8 of 8).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 71).
--BPS-0730: Status: Creating Flat Net (71 of 71).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 57).
--BPS-0730: Status: Creating Flat Object (57 of 57).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0.\pre_4_1_1T_arb.pre_arb0\'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0.config_arb0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 8).
--BPS-0730: Status: Flattening Net on Port (8 of 8).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 71).
--BPS-0730: Status: Creating Flat Net (71 of 71).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 57).
--BPS-0730: Status: Creating Flat Object (57 of 57).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0.config_arb0'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0.col_arb0' (4 of 4).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0.col_arb0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 8).
--BPS-0730: Status: Flattening Net on Port (8 of 8).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 71).
--BPS-0730: Status: Creating Flat Net (71 of 71).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 57).
--BPS-0730: Status: Creating Flat Object (57 of 57).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0.col_arb0'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_select0' (2 of 2).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_select0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 72).
--BPS-0730: Status: Flattening Net on Port (72 of 72).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 406).
--BPS-0730: Status: Creating Flat Net (100 of 406).
--BPS-0730: Status: Creating Flat Net (200 of 406).
--BPS-0730: Status: Creating Flat Net (300 of 406).
--BPS-0730: Status: Creating Flat Net (400 of 406).
--BPS-0730: Status: Creating Flat Net (406 of 406).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 319).
--BPS-0730: Status: Creating Flat Object (100 of 319).
--BPS-0730: Status: Creating Flat Object (200 of 319).
--BPS-0730: Status: Creating Flat Object (300 of 319).
--BPS-0730: Status: Creating Flat Object (319 of 319).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_select0'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0' (3 of 3).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 28).
--BPS-0730: Status: Flattening Net on Port (28 of 28).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 113).
--BPS-0730: Status: Creating Flat Net (100 of 113).
--BPS-0730: Status: Creating Flat Net (113 of 113).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 71).
--BPS-0730: Status: Creating Flat Object (71 of 71).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0.\read_fifo.fifo_ram[0].RAM32M0\' (1 of 2).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 612).
--BPS-0730: Status: Creating Flat Object (100 of 612).
--BPS-0730: Status: Creating Flat Object (200 of 612).
--BPS-0730: Status: Creating Flat Object (300 of 612).
--BPS-0730: Status: Creating Flat Object (400 of 612).
--BPS-0730: Status: Creating Flat Object (500 of 612).
--BPS-0730: Status: Creating Flat Object (600 of 612).
--BPS-0730: Status: Creating Flat Object (612 of 612).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0.\read_fifo.fifo_ram[1].RAM32M0\' (2 of 2).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0' (2 of 2).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 139).
--BPS-0730: Status: Flattening Net on Port (100 of 139).
--BPS-0730: Status: Flattening Net on Port (139 of 139).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 275).
--BPS-0730: Status: Creating Flat Net (100 of 275).
--BPS-0730: Status: Creating Flat Net (200 of 275).
--BPS-0730: Status: Creating Flat Net (275 of 275).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 68).
--BPS-0730: Status: Creating Flat Object (68 of 68).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper' (1 of 2).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 96).
--BPS-0730: Status: Flattening Net on Port (96 of 96).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 1741).
--BPS-0730: Status: Creating Flat Net (100 of 1741).
--BPS-0730: Status: Creating Flat Net (200 of 1741).
--BPS-0730: Status: Creating Flat Net (300 of 1741).
--BPS-0730: Status: Creating Flat Net (400 of 1741).
--BPS-0730: Status: Creating Flat Net (500 of 1741).
--BPS-0730: Status: Creating Flat Net (600 of 1741).
--BPS-0730: Status: Creating Flat Net (700 of 1741).
--BPS-0730: Status: Creating Flat Net (800 of 1741).
--BPS-0730: Status: Creating Flat Net (900 of 1741).
--BPS-0730: Status: Creating Flat Net (1000 of 1741).
--BPS-0730: Status: Creating Flat Net (1100 of 1741).
--BPS-0730: Status: Creating Flat Net (1200 of 1741).
--BPS-0730: Status: Creating Flat Net (1300 of 1741).
--BPS-0730: Status: Creating Flat Net (1400 of 1741).
--BPS-0730: Status: Creating Flat Net (1500 of 1741).
--BPS-0730: Status: Creating Flat Net (1600 of 1741).
--BPS-0730: Status: Creating Flat Net (1700 of 1741).
--BPS-0730: Status: Creating Flat Net (1741 of 1741).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1366).
--BPS-0730: Status: Creating Flat Object (100 of 1366).
--BPS-0730: Status: Creating Flat Object (200 of 1366).
--BPS-0730: Status: Creating Flat Object (300 of 1366).
--BPS-0730: Status: Creating Flat Object (400 of 1366).
--BPS-0730: Status: Creating Flat Object (500 of 1366).
--BPS-0730: Status: Creating Flat Object (600 of 1366).
--BPS-0730: Status: Creating Flat Object (700 of 1366).
--BPS-0730: Status: Creating Flat Object (800 of 1366).
--BPS-0730: Status: Creating Flat Object (900 of 1366).
--BPS-0730: Status: Creating Flat Object (1000 of 1366).
--BPS-0730: Status: Creating Flat Object (1100 of 1366).
--BPS-0730: Status: Creating Flat Object (1200 of 1366).
--BPS-0730: Status: Creating Flat Object (1300 of 1366).
--BPS-0730: Status: Creating Flat Object (1366 of 1366).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_cas_n_obuf' (1 of 48).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_0\'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 8).
--BPS-0730: Status: Flattening Net on Port (8 of 8).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 137).
--BPS-0730: Status: Creating Flat Net (100 of 137).
--BPS-0730: Status: Creating Flat Net (137 of 137).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 112).
--BPS-0730: Status: Creating Flat Object (100 of 112).
--BPS-0730: Status: Creating Flat Object (112 of 112).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_0\.ram_mem' (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_0\.ram_mem'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 7).
--BPS-0730: Status: Flattening Net on Port (7 of 7).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 14).
--BPS-0730: Status: Creating Flat Net (14 of 14).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 7).
--BPS-0730: Status: Creating Flat Object (7 of 7).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_0\.ram_mem'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_0\'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_1\'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 8).
--BPS-0730: Status: Flattening Net on Port (8 of 8).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 137).
--BPS-0730: Status: Creating Flat Net (100 of 137).
--BPS-0730: Status: Creating Flat Net (137 of 137).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 112).
--BPS-0730: Status: Creating Flat Object (100 of 112).
--BPS-0730: Status: Creating Flat Object (112 of 112).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_1\.ram_mem' (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_1\.ram_mem'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 7).
--BPS-0730: Status: Flattening Net on Port (7 of 7).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 14).
--BPS-0730: Status: Creating Flat Net (14 of 14).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 7).
--BPS-0730: Status: Creating Flat Object (7 of 7).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_1\.ram_mem'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_1\'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_2\'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 8).
--BPS-0730: Status: Flattening Net on Port (8 of 8).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 137).
--BPS-0730: Status: Creating Flat Net (100 of 137).
--BPS-0730: Status: Creating Flat Net (137 of 137).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 112).
--BPS-0730: Status: Creating Flat Object (100 of 112).
--BPS-0730: Status: Creating Flat Object (112 of 112).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_2\.ram_mem' (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_2\.ram_mem'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 7).
--BPS-0730: Status: Flattening Net on Port (7 of 7).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 14).
--BPS-0730: Status: Creating Flat Net (14 of 14).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 7).
--BPS-0730: Status: Creating Flat Object (7 of 7).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_2\.ram_mem'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_2\'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy' (48 of 48).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 89).
--BPS-0730: Status: Flattening Net on Port (89 of 89).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 313).
--BPS-0730: Status: Creating Flat Net (100 of 313).
--BPS-0730: Status: Creating Flat Net (200 of 313).
--BPS-0730: Status: Creating Flat Net (300 of 313).
--BPS-0730: Status: Creating Flat Net (313 of 313).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 176).
--BPS-0730: Status: Creating Flat Object (100 of 176).
--BPS-0730: Status: Creating Flat Object (176 of 176).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\' (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 88).
--BPS-0730: Status: Flattening Net on Port (88 of 88).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 1220).
--BPS-0730: Status: Creating Flat Net (100 of 1220).
--BPS-0730: Status: Creating Flat Net (200 of 1220).
--BPS-0730: Status: Creating Flat Net (300 of 1220).
--BPS-0730: Status: Creating Flat Net (400 of 1220).
--BPS-0730: Status: Creating Flat Net (500 of 1220).
--BPS-0730: Status: Creating Flat Net (600 of 1220).
--BPS-0730: Status: Creating Flat Net (700 of 1220).
--BPS-0730: Status: Creating Flat Net (800 of 1220).
--BPS-0730: Status: Creating Flat Net (900 of 1220).
--BPS-0730: Status: Creating Flat Net (1000 of 1220).
--BPS-0730: Status: Creating Flat Net (1100 of 1220).
--BPS-0730: Status: Creating Flat Net (1200 of 1220).
--BPS-0730: Status: Creating Flat Net (1220 of 1220).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1024).
--BPS-0730: Status: Creating Flat Object (100 of 1024).
--BPS-0730: Status: Creating Flat Object (200 of 1024).
--BPS-0730: Status: Creating Flat Object (300 of 1024).
--BPS-0730: Status: Creating Flat Object (400 of 1024).
--BPS-0730: Status: Creating Flat Object (500 of 1024).
--BPS-0730: Status: Creating Flat Object (600 of 1024).
--BPS-0730: Status: Creating Flat Object (700 of 1024).
--BPS-0730: Status: Creating Flat Object (800 of 1024).
--BPS-0730: Status: Creating Flat Object (900 of 1024).
--BPS-0730: Status: Creating Flat Object (1000 of 1024).
--BPS-0730: Status: Creating Flat Object (1024 of 1024).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.rclk_buf' (1 of 7).
--BPS-0730: Status: Flattening Net on Port (1 of 2).
--BPS-0730: Status: Flattening Net on Port (2 of 2).
--BPS-0730: Status: Creating Flat Net (1 of 2).
--BPS-0730: Status: Creating Flat Net (2 of 2).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 66).
--BPS-0730: Status: Flattening Net on Port (66 of 66).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 179).
--BPS-0730: Status: Creating Flat Net (100 of 179).
--BPS-0730: Status: Creating Flat Net (179 of 179).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 48).
--BPS-0730: Status: Creating Flat Object (48 of 48).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\' (1 of 6).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 8).
--BPS-0730: Status: Flattening Net on Port (8 of 8).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 137).
--BPS-0730: Status: Creating Flat Net (100 of 137).
--BPS-0730: Status: Creating Flat Net (137 of 137).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 112).
--BPS-0730: Status: Creating Flat Object (100 of 112).
--BPS-0730: Status: Creating Flat Object (112 of 112).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.ram_mem' (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.ram_mem'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 7).
--BPS-0730: Status: Flattening Net on Port (7 of 7).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 14).
--BPS-0730: Status: Creating Flat Net (14 of 14).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 7).
--BPS-0730: Status: Creating Flat Object (7 of 7).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.ram_mem'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\.ddr_byte_group_io'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 28).
--BPS-0730: Status: Flattening Net on Port (28 of 28).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 149).
--BPS-0730: Status: Creating Flat Net (100 of 149).
--BPS-0730: Status: Creating Flat Net (149 of 149).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 73).
--BPS-0730: Status: Creating Flat Object (73 of 73).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\.ddr_byte_group_io.\output_[0].oserdes_dq_.sdr.oserdes_dq_i\' (1 of 11).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\.ddr_byte_group_io.\output_[11].oserdes_dq_.sdr.oserdes_dq_i\' (11 of 11).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\.ddr_byte_group_io'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\.\ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf\' (6 of 6).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 66).
--BPS-0730: Status: Flattening Net on Port (66 of 66).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 179).
--BPS-0730: Status: Creating Flat Net (100 of 179).
--BPS-0730: Status: Creating Flat Net (179 of 179).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 48).
--BPS-0730: Status: Creating Flat Object (48 of 48).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\' (1 of 4).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 8).
--BPS-0730: Status: Flattening Net on Port (8 of 8).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 137).
--BPS-0730: Status: Creating Flat Net (100 of 137).
--BPS-0730: Status: Creating Flat Net (137 of 137).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 112).
--BPS-0730: Status: Creating Flat Object (100 of 112).
--BPS-0730: Status: Creating Flat Object (112 of 112).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.ram_mem' (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.ram_mem'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 7).
--BPS-0730: Status: Flattening Net on Port (7 of 7).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 14).
--BPS-0730: Status: Creating Flat Net (14 of 14).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 7).
--BPS-0730: Status: Creating Flat Object (7 of 7).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.ram_mem'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\.ddr_byte_group_io' (4 of 4).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\.ddr_byte_group_io'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 28).
--BPS-0730: Status: Flattening Net on Port (28 of 28).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 158).
--BPS-0730: Status: Creating Flat Net (100 of 158).
--BPS-0730: Status: Creating Flat Net (158 of 158).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 78).
--BPS-0730: Status: Creating Flat Object (78 of 78).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\.ddr_byte_group_io.\output_[0].oserdes_dq_.sdr.oserdes_dq_i\' (1 of 12).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\.ddr_byte_group_io.\output_[11].oserdes_dq_.sdr.oserdes_dq_i\' (12 of 12).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\.ddr_byte_group_io'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 66).
--BPS-0730: Status: Flattening Net on Port (66 of 66).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 211).
--BPS-0730: Status: Creating Flat Net (100 of 211).
--BPS-0730: Status: Creating Flat Net (200 of 211).
--BPS-0730: Status: Creating Flat Net (211 of 211).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 75).
--BPS-0730: Status: Creating Flat Object (75 of 75).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo\' (1 of 7).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo\'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 8).
--BPS-0730: Status: Flattening Net on Port (8 of 8).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 256).
--BPS-0730: Status: Creating Flat Net (100 of 256).
--BPS-0730: Status: Creating Flat Net (200 of 256).
--BPS-0730: Status: Creating Flat Net (256 of 256).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 220).
--BPS-0730: Status: Creating Flat Object (100 of 220).
--BPS-0730: Status: Creating Flat Object (200 of 220).
--BPS-0730: Status: Creating Flat Object (220 of 220).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo\.ram_mem' (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo\.ram_mem'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 7).
--BPS-0730: Status: Flattening Net on Port (7 of 7).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 14).
--BPS-0730: Status: Creating Flat Net (14 of 14).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 7).
--BPS-0730: Status: Creating Flat Object (7 of 7).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo\.ram_mem'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo\'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 8).
--BPS-0730: Status: Flattening Net on Port (8 of 8).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 137).
--BPS-0730: Status: Creating Flat Net (100 of 137).
--BPS-0730: Status: Creating Flat Net (137 of 137).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 112).
--BPS-0730: Status: Creating Flat Object (100 of 112).
--BPS-0730: Status: Creating Flat Object (112 of 112).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.ram_mem' (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.ram_mem'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 7).
--BPS-0730: Status: Flattening Net on Port (7 of 7).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 14).
--BPS-0730: Status: Creating Flat Net (14 of 14).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 7).
--BPS-0730: Status: Creating Flat Object (7 of 7).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.ram_mem'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.ddr_byte_group_io' (7 of 7).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.ddr_byte_group_io'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 28).
--BPS-0730: Status: Flattening Net on Port (28 of 28).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 205).
--BPS-0730: Status: Creating Flat Net (100 of 205).
--BPS-0730: Status: Creating Flat Net (200 of 205).
--BPS-0730: Status: Creating Flat Net (205 of 205).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 102).
--BPS-0730: Status: Creating Flat Object (100 of 102).
--BPS-0730: Status: Creating Flat Object (102 of 102).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.ddr_byte_group_io.\input_[0].iserdes_dq_.iserdesdq\' (1 of 28).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.ddr_byte_group_io.\dqs_gen.oddr_dqsts\' (28 of 28).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.ddr_byte_group_io'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 66).
--BPS-0730: Status: Flattening Net on Port (66 of 66).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 210).
--BPS-0730: Status: Creating Flat Net (100 of 210).
--BPS-0730: Status: Creating Flat Net (200 of 210).
--BPS-0730: Status: Creating Flat Net (210 of 210).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 75).
--BPS-0730: Status: Creating Flat Object (75 of 75).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo\' (1 of 7).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo\'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 8).
--BPS-0730: Status: Flattening Net on Port (8 of 8).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 256).
--BPS-0730: Status: Creating Flat Net (100 of 256).
--BPS-0730: Status: Creating Flat Net (200 of 256).
--BPS-0730: Status: Creating Flat Net (256 of 256).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 220).
--BPS-0730: Status: Creating Flat Object (100 of 220).
--BPS-0730: Status: Creating Flat Object (200 of 220).
--BPS-0730: Status: Creating Flat Object (220 of 220).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo\.ram_mem' (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo\.ram_mem'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 7).
--BPS-0730: Status: Flattening Net on Port (7 of 7).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 14).
--BPS-0730: Status: Creating Flat Net (14 of 14).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 7).
--BPS-0730: Status: Creating Flat Object (7 of 7).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo\.ram_mem'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo\'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 8).
--BPS-0730: Status: Flattening Net on Port (8 of 8).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 137).
--BPS-0730: Status: Creating Flat Net (100 of 137).
--BPS-0730: Status: Creating Flat Net (137 of 137).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 112).
--BPS-0730: Status: Creating Flat Object (100 of 112).
--BPS-0730: Status: Creating Flat Object (112 of 112).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.ram_mem' (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.ram_mem'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 7).
--BPS-0730: Status: Flattening Net on Port (7 of 7).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 14).
--BPS-0730: Status: Creating Flat Net (14 of 14).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 7).
--BPS-0730: Status: Creating Flat Object (7 of 7).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.ram_mem'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.ddr_byte_group_io' (7 of 7).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.ddr_byte_group_io'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 28).
--BPS-0730: Status: Flattening Net on Port (28 of 28).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 205).
--BPS-0730: Status: Creating Flat Net (100 of 205).
--BPS-0730: Status: Creating Flat Net (200 of 205).
--BPS-0730: Status: Creating Flat Net (205 of 205).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 102).
--BPS-0730: Status: Creating Flat Object (100 of 102).
--BPS-0730: Status: Creating Flat Object (102 of 102).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.ddr_byte_group_io.\input_[1].iserdes_dq_.iserdesdq\' (1 of 28).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.ddr_byte_group_io.\dqs_gen.oddr_dqsts\' (28 of 28).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.ddr_byte_group_io'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.phaser_ref_i' (7 of 7).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top' (2 of 2).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 141).
--BPS-0730: Status: Flattening Net on Port (100 of 141).
--BPS-0730: Status: Flattening Net on Port (141 of 141).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 583).
--BPS-0730: Status: Creating Flat Net (100 of 583).
--BPS-0730: Status: Creating Flat Net (200 of 583).
--BPS-0730: Status: Creating Flat Net (300 of 583).
--BPS-0730: Status: Creating Flat Net (400 of 583).
--BPS-0730: Status: Creating Flat Net (500 of 583).
--BPS-0730: Status: Creating Flat Net (583 of 583).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 309).
--BPS-0730: Status: Creating Flat Object (100 of 309).
--BPS-0730: Status: Creating Flat Object (200 of 309).
--BPS-0730: Status: Creating Flat Object (300 of 309).
--BPS-0730: Status: Creating Flat Object (309 of 309).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_prbs_gen' (1 of 8).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_prbs_gen'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 15).
--BPS-0730: Status: Flattening Net on Port (15 of 15).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 671).
--BPS-0730: Status: Creating Flat Net (100 of 671).
--BPS-0730: Status: Creating Flat Net (200 of 671).
--BPS-0730: Status: Creating Flat Net (300 of 671).
--BPS-0730: Status: Creating Flat Net (400 of 671).
--BPS-0730: Status: Creating Flat Net (500 of 671).
--BPS-0730: Status: Creating Flat Net (600 of 671).
--BPS-0730: Status: Creating Flat Net (671 of 671).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 468).
--BPS-0730: Status: Creating Flat Object (100 of 468).
--BPS-0730: Status: Creating Flat Object (200 of 468).
--BPS-0730: Status: Creating Flat Object (300 of 468).
--BPS-0730: Status: Creating Flat Object (400 of 468).
--BPS-0730: Status: Creating Flat Object (468 of 468).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_prbs_gen'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 131).
--BPS-0730: Status: Flattening Net on Port (100 of 131).
--BPS-0730: Status: Flattening Net on Port (131 of 131).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 2163).
--BPS-0730: Status: Creating Flat Net (100 of 2163).
--BPS-0730: Status: Creating Flat Net (200 of 2163).
--BPS-0730: Status: Creating Flat Net (300 of 2163).
--BPS-0730: Status: Creating Flat Net (400 of 2163).
--BPS-0730: Status: Creating Flat Net (500 of 2163).
--BPS-0730: Status: Creating Flat Net (600 of 2163).
--BPS-0730: Status: Creating Flat Net (700 of 2163).
--BPS-0730: Status: Creating Flat Net (800 of 2163).
--BPS-0730: Status: Creating Flat Net (900 of 2163).
--BPS-0730: Status: Creating Flat Net (1000 of 2163).
--BPS-0730: Status: Creating Flat Net (1100 of 2163).
--BPS-0730: Status: Creating Flat Net (1200 of 2163).
--BPS-0730: Status: Creating Flat Net (1300 of 2163).
--BPS-0730: Status: Creating Flat Net (1400 of 2163).
--BPS-0730: Status: Creating Flat Net (1500 of 2163).
--BPS-0730: Status: Creating Flat Net (1600 of 2163).
--BPS-0730: Status: Creating Flat Net (1700 of 2163).
--BPS-0730: Status: Creating Flat Net (1800 of 2163).
--BPS-0730: Status: Creating Flat Net (1900 of 2163).
--BPS-0730: Status: Creating Flat Net (2000 of 2163).
--BPS-0730: Status: Creating Flat Net (2100 of 2163).
--BPS-0730: Status: Creating Flat Net (2163 of 2163).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1879).
--BPS-0730: Status: Creating Flat Object (100 of 1879).
--BPS-0730: Status: Creating Flat Object (200 of 1879).
--BPS-0730: Status: Creating Flat Object (300 of 1879).
--BPS-0730: Status: Creating Flat Object (400 of 1879).
--BPS-0730: Status: Creating Flat Object (500 of 1879).
--BPS-0730: Status: Creating Flat Object (600 of 1879).
--BPS-0730: Status: Creating Flat Object (700 of 1879).
--BPS-0730: Status: Creating Flat Object (800 of 1879).
--BPS-0730: Status: Creating Flat Object (900 of 1879).
--BPS-0730: Status: Creating Flat Object (1000 of 1879).
--BPS-0730: Status: Creating Flat Object (1100 of 1879).
--BPS-0730: Status: Creating Flat Object (1200 of 1879).
--BPS-0730: Status: Creating Flat Object (1300 of 1879).
--BPS-0730: Status: Creating Flat Object (1400 of 1879).
--BPS-0730: Status: Creating Flat Object (1500 of 1879).
--BPS-0730: Status: Creating Flat Object (1600 of 1879).
--BPS-0730: Status: Creating Flat Object (1700 of 1879).
--BPS-0730: Status: Creating Flat Object (1800 of 1879).
--BPS-0730: Status: Creating Flat Object (1879 of 1879).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 30).
--BPS-0730: Status: Flattening Net on Port (30 of 30).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 1632).
--BPS-0730: Status: Creating Flat Net (100 of 1632).
--BPS-0730: Status: Creating Flat Net (200 of 1632).
--BPS-0730: Status: Creating Flat Net (300 of 1632).
--BPS-0730: Status: Creating Flat Net (400 of 1632).
--BPS-0730: Status: Creating Flat Net (500 of 1632).
--BPS-0730: Status: Creating Flat Net (600 of 1632).
--BPS-0730: Status: Creating Flat Net (700 of 1632).
--BPS-0730: Status: Creating Flat Net (800 of 1632).
--BPS-0730: Status: Creating Flat Net (900 of 1632).
--BPS-0730: Status: Creating Flat Net (1000 of 1632).
--BPS-0730: Status: Creating Flat Net (1100 of 1632).
--BPS-0730: Status: Creating Flat Net (1200 of 1632).
--BPS-0730: Status: Creating Flat Net (1300 of 1632).
--BPS-0730: Status: Creating Flat Net (1400 of 1632).
--BPS-0730: Status: Creating Flat Net (1500 of 1632).
--BPS-0730: Status: Creating Flat Net (1600 of 1632).
--BPS-0730: Status: Creating Flat Net (1632 of 1632).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1465).
--BPS-0730: Status: Creating Flat Object (100 of 1465).
--BPS-0730: Status: Creating Flat Object (200 of 1465).
--BPS-0730: Status: Creating Flat Object (300 of 1465).
--BPS-0730: Status: Creating Flat Object (400 of 1465).
--BPS-0730: Status: Creating Flat Object (500 of 1465).
--BPS-0730: Status: Creating Flat Object (600 of 1465).
--BPS-0730: Status: Creating Flat Object (700 of 1465).
--BPS-0730: Status: Creating Flat Object (800 of 1465).
--BPS-0730: Status: Creating Flat Object (900 of 1465).
--BPS-0730: Status: Creating Flat Object (1000 of 1465).
--BPS-0730: Status: Creating Flat Object (1100 of 1465).
--BPS-0730: Status: Creating Flat Object (1200 of 1465).
--BPS-0730: Status: Creating Flat Object (1300 of 1465).
--BPS-0730: Status: Creating Flat Object (1400 of 1465).
--BPS-0730: Status: Creating Flat Object (1465 of 1465).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.ram_wl_po_fine_cnt_w' (1 of 4).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.ram_wl_po_fine_cnt_w'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 5).
--BPS-0730: Status: Flattening Net on Port (5 of 5).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 16).
--BPS-0730: Status: Creating Flat Net (16 of 16).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 8).
--BPS-0730: Status: Creating Flat Object (8 of 8).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.ram_wl_po_fine_cnt_w'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.ram_wl_po_coarse_cnt_w'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 5).
--BPS-0730: Status: Flattening Net on Port (5 of 5).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 16).
--BPS-0730: Status: Creating Flat Net (16 of 16).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 9).
--BPS-0730: Status: Creating Flat Object (9 of 9).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.ram_wl_po_coarse_cnt_w'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.ram_po_fine_tap_cnt'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 6).
--BPS-0730: Status: Flattening Net on Port (6 of 6).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 15).
--BPS-0730: Status: Creating Flat Net (15 of 15).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 10).
--BPS-0730: Status: Creating Flat Object (10 of 10).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.ram_po_fine_tap_cnt'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.ram_po_coarse_tap_cnt' (4 of 4).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.ram_po_coarse_tap_cnt'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 7).
--BPS-0730: Status: Flattening Net on Port (7 of 7).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 16).
--BPS-0730: Status: Creating Flat Net (16 of 16).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 11).
--BPS-0730: Status: Creating Flat Object (11 of 11).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.ram_po_coarse_tap_cnt'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 36).
--BPS-0730: Status: Flattening Net on Port (36 of 36).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 2104).
--BPS-0730: Status: Creating Flat Net (100 of 2104).
--BPS-0730: Status: Creating Flat Net (200 of 2104).
--BPS-0730: Status: Creating Flat Net (300 of 2104).
--BPS-0730: Status: Creating Flat Net (400 of 2104).
--BPS-0730: Status: Creating Flat Net (500 of 2104).
--BPS-0730: Status: Creating Flat Net (600 of 2104).
--BPS-0730: Status: Creating Flat Net (700 of 2104).
--BPS-0730: Status: Creating Flat Net (800 of 2104).
--BPS-0730: Status: Creating Flat Net (900 of 2104).
--BPS-0730: Status: Creating Flat Net (1000 of 2104).
--BPS-0730: Status: Creating Flat Net (1100 of 2104).
--BPS-0730: Status: Creating Flat Net (1200 of 2104).
--BPS-0730: Status: Creating Flat Net (1300 of 2104).
--BPS-0730: Status: Creating Flat Net (1400 of 2104).
--BPS-0730: Status: Creating Flat Net (1500 of 2104).
--BPS-0730: Status: Creating Flat Net (1600 of 2104).
--BPS-0730: Status: Creating Flat Net (1700 of 2104).
--BPS-0730: Status: Creating Flat Net (1800 of 2104).
--BPS-0730: Status: Creating Flat Net (1900 of 2104).
--BPS-0730: Status: Creating Flat Net (2000 of 2104).
--BPS-0730: Status: Creating Flat Net (2100 of 2104).
--BPS-0730: Status: Creating Flat Net (2104 of 2104).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1967).
--BPS-0730: Status: Creating Flat Object (100 of 1967).
--BPS-0730: Status: Creating Flat Object (200 of 1967).
--BPS-0730: Status: Creating Flat Object (300 of 1967).
--BPS-0730: Status: Creating Flat Object (400 of 1967).
--BPS-0730: Status: Creating Flat Object (500 of 1967).
--BPS-0730: Status: Creating Flat Object (600 of 1967).
--BPS-0730: Status: Creating Flat Object (700 of 1967).
--BPS-0730: Status: Creating Flat Object (800 of 1967).
--BPS-0730: Status: Creating Flat Object (900 of 1967).
--BPS-0730: Status: Creating Flat Object (1000 of 1967).
--BPS-0730: Status: Creating Flat Object (1100 of 1967).
--BPS-0730: Status: Creating Flat Object (1200 of 1967).
--BPS-0730: Status: Creating Flat Object (1300 of 1967).
--BPS-0730: Status: Creating Flat Object (1400 of 1967).
--BPS-0730: Status: Creating Flat Object (1500 of 1967).
--BPS-0730: Status: Creating Flat Object (1600 of 1967).
--BPS-0730: Status: Creating Flat Object (1700 of 1967).
--BPS-0730: Status: Creating Flat Object (1800 of 1967).
--BPS-0730: Status: Creating Flat Object (1900 of 1967).
--BPS-0730: Status: Creating Flat Object (1967 of 1967).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.ram_corse_dec' (1 of 4).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.ram_corse_dec'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 13).
--BPS-0730: Status: Flattening Net on Port (13 of 13).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 26).
--BPS-0730: Status: Creating Flat Net (26 of 26).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 18).
--BPS-0730: Status: Creating Flat Object (18 of 18).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.ram_corse_dec'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.ram_fine_inc'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 13).
--BPS-0730: Status: Flattening Net on Port (13 of 13).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 23).
--BPS-0730: Status: Creating Flat Net (23 of 23).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 14).
--BPS-0730: Status: Creating Flat Object (14 of 14).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.ram_fine_inc'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.ram_final_coarse_tap'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 30).
--BPS-0730: Status: Flattening Net on Port (30 of 30).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 59).
--BPS-0730: Status: Creating Flat Net (59 of 59).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 33).
--BPS-0730: Status: Creating Flat Object (33 of 33).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.ram_final_coarse_tap'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.ram_corse_inc' (4 of 4).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.ram_corse_inc'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 31).
--BPS-0730: Status: Creating Flat Net (31 of 31).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 19).
--BPS-0730: Status: Creating Flat Object (19 of 19).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.ram_corse_inc'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay\'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 9).
--BPS-0730: Status: Flattening Net on Port (9 of 9).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 94).
--BPS-0730: Status: Creating Flat Net (94 of 94).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 72).
--BPS-0730: Status: Creating Flat Object (72 of 72).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay\'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 29).
--BPS-0730: Status: Flattening Net on Port (29 of 29).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 1030).
--BPS-0730: Status: Creating Flat Net (100 of 1030).
--BPS-0730: Status: Creating Flat Net (200 of 1030).
--BPS-0730: Status: Creating Flat Net (300 of 1030).
--BPS-0730: Status: Creating Flat Net (400 of 1030).
--BPS-0730: Status: Creating Flat Net (500 of 1030).
--BPS-0730: Status: Creating Flat Net (600 of 1030).
--BPS-0730: Status: Creating Flat Net (700 of 1030).
--BPS-0730: Status: Creating Flat Net (800 of 1030).
--BPS-0730: Status: Creating Flat Net (900 of 1030).
--BPS-0730: Status: Creating Flat Net (1000 of 1030).
--BPS-0730: Status: Creating Flat Net (1030 of 1030).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 957).
--BPS-0730: Status: Creating Flat Object (100 of 957).
--BPS-0730: Status: Creating Flat Object (200 of 957).
--BPS-0730: Status: Creating Flat Object (300 of 957).
--BPS-0730: Status: Creating Flat Object (400 of 957).
--BPS-0730: Status: Creating Flat Object (500 of 957).
--BPS-0730: Status: Creating Flat Object (600 of 957).
--BPS-0730: Status: Creating Flat Object (700 of 957).
--BPS-0730: Status: Creating Flat Object (800 of 957).
--BPS-0730: Status: Creating Flat Object (900 of 957).
--BPS-0730: Status: Creating Flat Object (957 of 957).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 44).
--BPS-0730: Status: Flattening Net on Port (44 of 44).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 6824).
--BPS-0730: Status: Creating Flat Net (100 of 6824).
--BPS-0730: Status: Creating Flat Net (200 of 6824).
--BPS-0730: Status: Creating Flat Net (300 of 6824).
--BPS-0730: Status: Creating Flat Net (400 of 6824).
--BPS-0730: Status: Creating Flat Net (500 of 6824).
--BPS-0730: Status: Creating Flat Net (600 of 6824).
--BPS-0730: Status: Creating Flat Net (700 of 6824).
--BPS-0730: Status: Creating Flat Net (800 of 6824).
--BPS-0730: Status: Creating Flat Net (900 of 6824).
--BPS-0730: Status: Creating Flat Net (1000 of 6824).
--BPS-0730: Status: Creating Flat Net (1100 of 6824).
--BPS-0730: Status: Creating Flat Net (1200 of 6824).
--BPS-0730: Status: Creating Flat Net (1300 of 6824).
--BPS-0730: Status: Creating Flat Net (1400 of 6824).
--BPS-0730: Status: Creating Flat Net (1500 of 6824).
--BPS-0730: Status: Creating Flat Net (1600 of 6824).
--BPS-0730: Status: Creating Flat Net (1700 of 6824).
--BPS-0730: Status: Creating Flat Net (1800 of 6824).
--BPS-0730: Status: Creating Flat Net (1900 of 6824).
--BPS-0730: Status: Creating Flat Net (2000 of 6824).
--BPS-0730: Status: Creating Flat Net (2100 of 6824).
--BPS-0730: Status: Creating Flat Net (2200 of 6824).
--BPS-0730: Status: Creating Flat Net (2300 of 6824).
--BPS-0730: Status: Creating Flat Net (2400 of 6824).
--BPS-0730: Status: Creating Flat Net (2500 of 6824).
--BPS-0730: Status: Creating Flat Net (2600 of 6824).
--BPS-0730: Status: Creating Flat Net (2700 of 6824).
--BPS-0730: Status: Creating Flat Net (2800 of 6824).
--BPS-0730: Status: Creating Flat Net (2900 of 6824).
--BPS-0730: Status: Creating Flat Net (3000 of 6824).
--BPS-0730: Status: Creating Flat Net (3100 of 6824).
--BPS-0730: Status: Creating Flat Net (3200 of 6824).
--BPS-0730: Status: Creating Flat Net (3300 of 6824).
--BPS-0730: Status: Creating Flat Net (3400 of 6824).
--BPS-0730: Status: Creating Flat Net (3500 of 6824).
--BPS-0730: Status: Creating Flat Net (3600 of 6824).
--BPS-0730: Status: Creating Flat Net (3700 of 6824).
--BPS-0730: Status: Creating Flat Net (3800 of 6824).
--BPS-0730: Status: Creating Flat Net (3900 of 6824).
--BPS-0730: Status: Creating Flat Net (4000 of 6824).
--BPS-0730: Status: Creating Flat Net (4100 of 6824).
--BPS-0730: Status: Creating Flat Net (4200 of 6824).
--BPS-0730: Status: Creating Flat Net (4300 of 6824).
--BPS-0730: Status: Creating Flat Net (4400 of 6824).
--BPS-0730: Status: Creating Flat Net (4500 of 6824).
--BPS-0730: Status: Creating Flat Net (4600 of 6824).
--BPS-0730: Status: Creating Flat Net (4700 of 6824).
--BPS-0730: Status: Creating Flat Net (4800 of 6824).
--BPS-0730: Status: Creating Flat Net (4900 of 6824).
--BPS-0730: Status: Creating Flat Net (5000 of 6824).
--BPS-0730: Status: Creating Flat Net (5100 of 6824).
--BPS-0730: Status: Creating Flat Net (5200 of 6824).
--BPS-0730: Status: Creating Flat Net (5300 of 6824).
--BPS-0730: Status: Creating Flat Net (5400 of 6824).
--BPS-0730: Status: Creating Flat Net (5500 of 6824).
--BPS-0730: Status: Creating Flat Net (5600 of 6824).
--BPS-0730: Status: Creating Flat Net (5700 of 6824).
--BPS-0730: Status: Creating Flat Net (5800 of 6824).
--BPS-0730: Status: Creating Flat Net (5900 of 6824).
--BPS-0730: Status: Creating Flat Net (6000 of 6824).
--BPS-0730: Status: Creating Flat Net (6100 of 6824).
--BPS-0730: Status: Creating Flat Net (6200 of 6824).
--BPS-0730: Status: Creating Flat Net (6300 of 6824).
--BPS-0730: Status: Creating Flat Net (6400 of 6824).
--BPS-0730: Status: Creating Flat Net (6500 of 6824).
--BPS-0730: Status: Creating Flat Net (6600 of 6824).
--BPS-0730: Status: Creating Flat Net (6700 of 6824).
--BPS-0730: Status: Creating Flat Net (6800 of 6824).
--BPS-0730: Status: Creating Flat Net (6824 of 6824).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 6609).
--BPS-0730: Status: Creating Flat Object (100 of 6609).
--BPS-0730: Status: Creating Flat Object (200 of 6609).
--BPS-0730: Status: Creating Flat Object (300 of 6609).
--BPS-0730: Status: Creating Flat Object (400 of 6609).
--BPS-0730: Status: Creating Flat Object (500 of 6609).
--BPS-0730: Status: Creating Flat Object (600 of 6609).
--BPS-0730: Status: Creating Flat Object (700 of 6609).
--BPS-0730: Status: Creating Flat Object (800 of 6609).
--BPS-0730: Status: Creating Flat Object (900 of 6609).
--BPS-0730: Status: Creating Flat Object (1000 of 6609).
--BPS-0730: Status: Creating Flat Object (1100 of 6609).
--BPS-0730: Status: Creating Flat Object (1200 of 6609).
--BPS-0730: Status: Creating Flat Object (1300 of 6609).
--BPS-0730: Status: Creating Flat Object (1400 of 6609).
--BPS-0730: Status: Creating Flat Object (1500 of 6609).
--BPS-0730: Status: Creating Flat Object (1600 of 6609).
--BPS-0730: Status: Creating Flat Object (1700 of 6609).
--BPS-0730: Status: Creating Flat Object (1800 of 6609).
--BPS-0730: Status: Creating Flat Object (1900 of 6609).
--BPS-0730: Status: Creating Flat Object (2000 of 6609).
--BPS-0730: Status: Creating Flat Object (2100 of 6609).
--BPS-0730: Status: Creating Flat Object (2200 of 6609).
--BPS-0730: Status: Creating Flat Object (2300 of 6609).
--BPS-0730: Status: Creating Flat Object (2400 of 6609).
--BPS-0730: Status: Creating Flat Object (2500 of 6609).
--BPS-0730: Status: Creating Flat Object (2600 of 6609).
--BPS-0730: Status: Creating Flat Object (2700 of 6609).
--BPS-0730: Status: Creating Flat Object (2800 of 6609).
--BPS-0730: Status: Creating Flat Object (2900 of 6609).
--BPS-0730: Status: Creating Flat Object (3000 of 6609).
--BPS-0730: Status: Creating Flat Object (3100 of 6609).
--BPS-0730: Status: Creating Flat Object (3200 of 6609).
--BPS-0730: Status: Creating Flat Object (3300 of 6609).
--BPS-0730: Status: Creating Flat Object (3400 of 6609).
--BPS-0730: Status: Creating Flat Object (3500 of 6609).
--BPS-0730: Status: Creating Flat Object (3600 of 6609).
--BPS-0730: Status: Creating Flat Object (3700 of 6609).
--BPS-0730: Status: Creating Flat Object (3800 of 6609).
--BPS-0730: Status: Creating Flat Object (3900 of 6609).
--BPS-0730: Status: Creating Flat Object (4000 of 6609).
--BPS-0730: Status: Creating Flat Object (4100 of 6609).
--BPS-0730: Status: Creating Flat Object (4200 of 6609).
--BPS-0730: Status: Creating Flat Object (4300 of 6609).
--BPS-0730: Status: Creating Flat Object (4400 of 6609).
--BPS-0730: Status: Creating Flat Object (4500 of 6609).
--BPS-0730: Status: Creating Flat Object (4600 of 6609).
--BPS-0730: Status: Creating Flat Object (4700 of 6609).
--BPS-0730: Status: Creating Flat Object (4800 of 6609).
--BPS-0730: Status: Creating Flat Object (4900 of 6609).
--BPS-0730: Status: Creating Flat Object (5000 of 6609).
--BPS-0730: Status: Creating Flat Object (5100 of 6609).
--BPS-0730: Status: Creating Flat Object (5200 of 6609).
--BPS-0730: Status: Creating Flat Object (5300 of 6609).
--BPS-0730: Status: Creating Flat Object (5400 of 6609).
--BPS-0730: Status: Creating Flat Object (5500 of 6609).
--BPS-0730: Status: Creating Flat Object (5600 of 6609).
--BPS-0730: Status: Creating Flat Object (5700 of 6609).
--BPS-0730: Status: Creating Flat Object (5800 of 6609).
--BPS-0730: Status: Creating Flat Object (5900 of 6609).
--BPS-0730: Status: Creating Flat Object (6000 of 6609).
--BPS-0730: Status: Creating Flat Object (6100 of 6609).
--BPS-0730: Status: Creating Flat Object (6200 of 6609).
--BPS-0730: Status: Creating Flat Object (6300 of 6609).
--BPS-0730: Status: Creating Flat Object (6400 of 6609).
--BPS-0730: Status: Creating Flat Object (6500 of 6609).
--BPS-0730: Status: Creating Flat Object (6600 of 6609).
--BPS-0730: Status: Creating Flat Object (6609 of 6609).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0' (8 of 8).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 10).
--BPS-0730: Status: Flattening Net on Port (10 of 10).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 318).
--BPS-0730: Status: Creating Flat Net (100 of 318).
--BPS-0730: Status: Creating Flat Net (200 of 318).
--BPS-0730: Status: Creating Flat Net (300 of 318).
--BPS-0730: Status: Creating Flat Net (318 of 318).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 278).
--BPS-0730: Status: Creating Flat Object (100 of 278).
--BPS-0730: Status: Creating Flat Object (200 of 278).
--BPS-0730: Status: Creating Flat Object (278 of 278).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 57).
--BPS-0730: Status: Flattening Net on Port (57 of 57).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 71).
--BPS-0730: Status: Creating Flat Net (71 of 71).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 13).
--BPS-0730: Status: Creating Flat Object (13 of 13).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_cmd0' (1 of 3).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_cmd0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 24).
--BPS-0730: Status: Flattening Net on Port (24 of 24).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 90).
--BPS-0730: Status: Creating Flat Net (90 of 90).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 66).
--BPS-0730: Status: Creating Flat Object (66 of 66).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_cmd0'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 19).
--BPS-0730: Status: Flattening Net on Port (19 of 19).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 448).
--BPS-0730: Status: Creating Flat Net (100 of 448).
--BPS-0730: Status: Creating Flat Net (200 of 448).
--BPS-0730: Status: Creating Flat Net (300 of 448).
--BPS-0730: Status: Creating Flat Net (400 of 448).
--BPS-0730: Status: Creating Flat Net (448 of 448).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 228).
--BPS-0730: Status: Creating Flat Object (100 of 228).
--BPS-0730: Status: Creating Flat Object (200 of 228).
--BPS-0730: Status: Creating Flat Object (228 of 228).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\pointer_ram.rams[0].RAM32M0\' (1 of 26).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 610).
--BPS-0730: Status: Creating Flat Object (100 of 610).
--BPS-0730: Status: Creating Flat Object (200 of 610).
--BPS-0730: Status: Creating Flat Object (300 of 610).
--BPS-0730: Status: Creating Flat Object (400 of 610).
--BPS-0730: Status: Creating Flat Object (500 of 610).
--BPS-0730: Status: Creating Flat Object (600 of 610).
--BPS-0730: Status: Creating Flat Object (610 of 610).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 612).
--BPS-0730: Status: Creating Flat Object (100 of 612).
--BPS-0730: Status: Creating Flat Object (200 of 612).
--BPS-0730: Status: Creating Flat Object (300 of 612).
--BPS-0730: Status: Creating Flat Object (400 of 612).
--BPS-0730: Status: Creating Flat Object (500 of 612).
--BPS-0730: Status: Creating Flat Object (600 of 612).
--BPS-0730: Status: Creating Flat Object (612 of 612).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 612).
--BPS-0730: Status: Creating Flat Object (100 of 612).
--BPS-0730: Status: Creating Flat Object (200 of 612).
--BPS-0730: Status: Creating Flat Object (300 of 612).
--BPS-0730: Status: Creating Flat Object (400 of 612).
--BPS-0730: Status: Creating Flat Object (500 of 612).
--BPS-0730: Status: Creating Flat Object (600 of 612).
--BPS-0730: Status: Creating Flat Object (612 of 612).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[23].RAM32M0\' (26 of 26).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0' (3 of 3).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 19).
--BPS-0730: Status: Flattening Net on Port (19 of 19).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 376).
--BPS-0730: Status: Creating Flat Net (100 of 376).
--BPS-0730: Status: Creating Flat Net (200 of 376).
--BPS-0730: Status: Creating Flat Net (300 of 376).
--BPS-0730: Status: Creating Flat Net (376 of 376).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 176).
--BPS-0730: Status: Creating Flat Object (100 of 176).
--BPS-0730: Status: Creating Flat Object (176 of 176).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.status_ram.RAM32M0\' (1 of 23).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 610).
--BPS-0730: Status: Creating Flat Object (100 of 610).
--BPS-0730: Status: Creating Flat Object (200 of 610).
--BPS-0730: Status: Creating Flat Object (300 of 610).
--BPS-0730: Status: Creating Flat Object (400 of 610).
--BPS-0730: Status: Creating Flat Object (500 of 610).
--BPS-0730: Status: Creating Flat Object (600 of 610).
--BPS-0730: Status: Creating Flat Object (610 of 610).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 612).
--BPS-0730: Status: Creating Flat Object (100 of 612).
--BPS-0730: Status: Creating Flat Object (200 of 612).
--BPS-0730: Status: Creating Flat Object (300 of 612).
--BPS-0730: Status: Creating Flat Object (400 of 612).
--BPS-0730: Status: Creating Flat Object (500 of 612).
--BPS-0730: Status: Creating Flat Object (600 of 612).
--BPS-0730: Status: Creating Flat Object (612 of 612).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0\' (23 of 23).
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Creating Flat Net (1 of 722).
--BPS-0730: Status: Creating Flat Net (100 of 722).
--BPS-0730: Status: Creating Flat Net (200 of 722).
--BPS-0730: Status: Creating Flat Net (300 of 722).
--BPS-0730: Status: Creating Flat Net (400 of 722).
--BPS-0730: Status: Creating Flat Net (500 of 722).
--BPS-0730: Status: Creating Flat Net (600 of 722).
--BPS-0730: Status: Creating Flat Net (700 of 722).
--BPS-0730: Status: Creating Flat Net (722 of 722).
--BPS-0730: Status: Creating Flat Object (1 of 613).
--BPS-0730: Status: Creating Flat Object (100 of 613).
--BPS-0730: Status: Creating Flat Object (200 of 613).
--BPS-0730: Status: Creating Flat Object (300 of 613).
--BPS-0730: Status: Creating Flat Object (400 of 613).
--BPS-0730: Status: Creating Flat Object (500 of 613).
--BPS-0730: Status: Creating Flat Object (600 of 613).
--BPS-0730: Status: Creating Flat Object (613 of 613).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc' (3 of 3).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 55).
--BPS-0730: Status: Flattening Net on Port (55 of 55).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 205).
--BPS-0730: Status: Creating Flat Net (100 of 205).
--BPS-0730: Status: Creating Flat Net (200 of 205).
--BPS-0730: Status: Creating Flat Net (205 of 205).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 52).
--BPS-0730: Status: Creating Flat Object (52 of 52).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_register_slice_d1' (1 of 8).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_register_slice_d1'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 92).
--BPS-0730: Status: Flattening Net on Port (92 of 92).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 169).
--BPS-0730: Status: Creating Flat Net (100 of 169).
--BPS-0730: Status: Creating Flat Net (169 of 169).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 82).
--BPS-0730: Status: Creating Flat Object (82 of 82).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_register_slice_d1.aw_pipe' (1 of 5).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_register_slice_d1.aw_pipe'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 8).
--BPS-0730: Status: Flattening Net on Port (8 of 8).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 8).
--BPS-0730: Status: Creating Flat Net (8 of 8).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 3).
--BPS-0730: Status: Creating Flat Object (3 of 3).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_register_slice_d1.aw_pipe'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_register_slice_d1.w_pipe'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 8).
--BPS-0730: Status: Flattening Net on Port (8 of 8).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 8).
--BPS-0730: Status: Creating Flat Net (8 of 8).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 3).
--BPS-0730: Status: Creating Flat Object (3 of 3).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_register_slice_d1.w_pipe'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_register_slice_d1.b_pipe'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 8).
--BPS-0730: Status: Flattening Net on Port (8 of 8).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 8).
--BPS-0730: Status: Creating Flat Net (8 of 8).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 3).
--BPS-0730: Status: Creating Flat Object (3 of 3).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_register_slice_d1.b_pipe'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_register_slice_d1.ar_pipe'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 8).
--BPS-0730: Status: Flattening Net on Port (8 of 8).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 8).
--BPS-0730: Status: Creating Flat Net (8 of 8).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 3).
--BPS-0730: Status: Creating Flat Object (3 of 3).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_register_slice_d1.ar_pipe'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_register_slice_d1.r_pipe' (5 of 5).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_register_slice_d1.r_pipe'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 8).
--BPS-0730: Status: Flattening Net on Port (8 of 8).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 8).
--BPS-0730: Status: Creating Flat Net (8 of 8).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 3).
--BPS-0730: Status: Creating Flat Object (3 of 3).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_register_slice_d1.r_pipe'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_register_slice_d1'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_register_slice_d3'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 92).
--BPS-0730: Status: Flattening Net on Port (92 of 92).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 169).
--BPS-0730: Status: Creating Flat Net (100 of 169).
--BPS-0730: Status: Creating Flat Net (169 of 169).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 82).
--BPS-0730: Status: Creating Flat Object (82 of 82).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_register_slice_d3.aw_pipe' (1 of 5).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_register_slice_d3.aw_pipe'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 8).
--BPS-0730: Status: Flattening Net on Port (8 of 8).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 8).
--BPS-0730: Status: Creating Flat Net (8 of 8).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 3).
--BPS-0730: Status: Creating Flat Object (3 of 3).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_register_slice_d3.aw_pipe'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_register_slice_d3.w_pipe'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 8).
--BPS-0730: Status: Flattening Net on Port (8 of 8).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 8).
--BPS-0730: Status: Creating Flat Net (8 of 8).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 3).
--BPS-0730: Status: Creating Flat Object (3 of 3).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_register_slice_d3.w_pipe'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_register_slice_d3.b_pipe'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 8).
--BPS-0730: Status: Flattening Net on Port (8 of 8).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 8).
--BPS-0730: Status: Creating Flat Net (8 of 8).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 3).
--BPS-0730: Status: Creating Flat Object (3 of 3).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_register_slice_d3.b_pipe'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_register_slice_d3.ar_pipe'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 8).
--BPS-0730: Status: Flattening Net on Port (8 of 8).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 8).
--BPS-0730: Status: Creating Flat Net (8 of 8).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 3).
--BPS-0730: Status: Creating Flat Object (3 of 3).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_register_slice_d3.ar_pipe'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_register_slice_d3.r_pipe' (5 of 5).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_register_slice_d3.r_pipe'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 8).
--BPS-0730: Status: Flattening Net on Port (8 of 8).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 8).
--BPS-0730: Status: Creating Flat Net (8 of 8).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 3).
--BPS-0730: Status: Creating Flat Object (3 of 3).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_register_slice_d3.r_pipe'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_register_slice_d3'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_aw_channel_0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 28).
--BPS-0730: Status: Flattening Net on Port (28 of 28).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 50).
--BPS-0730: Status: Creating Flat Net (50 of 50).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 25).
--BPS-0730: Status: Creating Flat Object (25 of 25).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_aw_channel_0.axi_mc_cmd_translator_0' (1 of 2).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_aw_channel_0.axi_mc_cmd_translator_0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 13).
--BPS-0730: Status: Flattening Net on Port (13 of 13).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 39).
--BPS-0730: Status: Creating Flat Net (39 of 39).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 20).
--BPS-0730: Status: Creating Flat Object (20 of 20).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_aw_channel_0.axi_mc_cmd_translator_0.axi_mc_incr_cmd_0' (1 of 2).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_aw_channel_0.axi_mc_cmd_translator_0.axi_mc_incr_cmd_0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 11).
--BPS-0730: Status: Flattening Net on Port (11 of 11).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 60).
--BPS-0730: Status: Creating Flat Net (60 of 60).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 44).
--BPS-0730: Status: Creating Flat Object (44 of 44).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_aw_channel_0.axi_mc_cmd_translator_0.axi_mc_incr_cmd_0'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_aw_channel_0.axi_mc_cmd_translator_0.axi_mc_wrap_cmd_0' (2 of 2).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_aw_channel_0.axi_mc_cmd_translator_0.axi_mc_wrap_cmd_0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 11).
--BPS-0730: Status: Flattening Net on Port (11 of 11).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 72).
--BPS-0730: Status: Creating Flat Net (72 of 72).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 54).
--BPS-0730: Status: Creating Flat Object (54 of 54).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_aw_channel_0.axi_mc_cmd_translator_0.axi_mc_wrap_cmd_0'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_aw_channel_0.axi_mc_cmd_translator_0'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_aw_channel_0.aw_cmd_fsm_0' (2 of 2).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_aw_channel_0.aw_cmd_fsm_0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 12).
--BPS-0730: Status: Flattening Net on Port (12 of 12).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 23).
--BPS-0730: Status: Creating Flat Net (23 of 23).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 15).
--BPS-0730: Status: Creating Flat Object (15 of 15).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_aw_channel_0.aw_cmd_fsm_0'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_aw_channel_0'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_w_channel_0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 17).
--BPS-0730: Status: Flattening Net on Port (17 of 17).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 53).
--BPS-0730: Status: Creating Flat Net (53 of 53).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 39).
--BPS-0730: Status: Creating Flat Object (39 of 39).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_w_channel_0'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_b_channel_0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 10).
--BPS-0730: Status: Flattening Net on Port (10 of 10).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 26).
--BPS-0730: Status: Creating Flat Net (26 of 26).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 14).
--BPS-0730: Status: Creating Flat Object (14 of 14).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_b_channel_0.bid_fifo_0' (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_b_channel_0.bid_fifo_0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 10).
--BPS-0730: Status: Flattening Net on Port (10 of 10).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 88).
--BPS-0730: Status: Creating Flat Net (88 of 88).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 52).
--BPS-0730: Status: Creating Flat Object (52 of 52).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_b_channel_0.bid_fifo_0'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_b_channel_0'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_ar_channel_0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 26).
--BPS-0730: Status: Flattening Net on Port (26 of 26).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 49).
--BPS-0730: Status: Creating Flat Net (49 of 49).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 27).
--BPS-0730: Status: Creating Flat Object (27 of 27).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_ar_channel_0.axi_mc_cmd_translator_0' (1 of 2).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_ar_channel_0.axi_mc_cmd_translator_0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 13).
--BPS-0730: Status: Flattening Net on Port (13 of 13).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 39).
--BPS-0730: Status: Creating Flat Net (39 of 39).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 20).
--BPS-0730: Status: Creating Flat Object (20 of 20).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_ar_channel_0.axi_mc_cmd_translator_0.axi_mc_incr_cmd_0' (1 of 2).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_ar_channel_0.axi_mc_cmd_translator_0.axi_mc_incr_cmd_0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 11).
--BPS-0730: Status: Flattening Net on Port (11 of 11).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 60).
--BPS-0730: Status: Creating Flat Net (60 of 60).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 44).
--BPS-0730: Status: Creating Flat Object (44 of 44).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_ar_channel_0.axi_mc_cmd_translator_0.axi_mc_incr_cmd_0'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_ar_channel_0.axi_mc_cmd_translator_0.axi_mc_wrap_cmd_0' (2 of 2).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_ar_channel_0.axi_mc_cmd_translator_0.axi_mc_wrap_cmd_0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 11).
--BPS-0730: Status: Flattening Net on Port (11 of 11).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 72).
--BPS-0730: Status: Creating Flat Net (72 of 72).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 54).
--BPS-0730: Status: Creating Flat Object (54 of 54).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_ar_channel_0.axi_mc_cmd_translator_0.axi_mc_wrap_cmd_0'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_ar_channel_0.axi_mc_cmd_translator_0'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_ar_channel_0.ar_cmd_fsm_0' (2 of 2).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_ar_channel_0.ar_cmd_fsm_0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 10).
--BPS-0730: Status: Flattening Net on Port (10 of 10).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 19).
--BPS-0730: Status: Creating Flat Net (19 of 19).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 12).
--BPS-0730: Status: Creating Flat Object (12 of 12).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_ar_channel_0.ar_cmd_fsm_0'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_ar_channel_0'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_r_channel_0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 18).
--BPS-0730: Status: Flattening Net on Port (18 of 18).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 125).
--BPS-0730: Status: Creating Flat Net (100 of 125).
--BPS-0730: Status: Creating Flat Net (125 of 125).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 91).
--BPS-0730: Status: Creating Flat Object (91 of 91).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_r_channel_0.rd_data_fifo_0' (1 of 2).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_r_channel_0.rd_data_fifo_0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 10).
--BPS-0730: Status: Flattening Net on Port (10 of 10).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 234).
--BPS-0730: Status: Creating Flat Net (100 of 234).
--BPS-0730: Status: Creating Flat Net (200 of 234).
--BPS-0730: Status: Creating Flat Net (234 of 234).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 124).
--BPS-0730: Status: Creating Flat Object (100 of 124).
--BPS-0730: Status: Creating Flat Object (124 of 124).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_r_channel_0.rd_data_fifo_0'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_r_channel_0.transaction_fifo_0' (2 of 2).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_r_channel_0.transaction_fifo_0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 10).
--BPS-0730: Status: Flattening Net on Port (10 of 10).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 227).
--BPS-0730: Status: Creating Flat Net (100 of 227).
--BPS-0730: Status: Creating Flat Net (200 of 227).
--BPS-0730: Status: Creating Flat Net (227 of 227).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 120).
--BPS-0730: Status: Creating Flat Object (100 of 120).
--BPS-0730: Status: Creating Flat Object (120 of 120).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_r_channel_0.transaction_fifo_0'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_r_channel_0'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_cmd_arbiter_0' (8 of 8).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_cmd_arbiter_0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 22).
--BPS-0730: Status: Flattening Net on Port (22 of 22).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 114).
--BPS-0730: Status: Creating Flat Net (100 of 114).
--BPS-0730: Status: Creating Flat Net (114 of 114).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 89).
--BPS-0730: Status: Creating Flat Object (89 of 89).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_cmd_arbiter_0'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.mig_7series_0'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.rst_mig_7series_0_81M' (13 of 21).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.rst_mig_7series_0_81M'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 10).
--BPS-0730: Status: Flattening Net on Port (10 of 10).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 10).
--BPS-0730: Status: Creating Flat Net (10 of 10).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0' (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 10).
--BPS-0730: Status: Flattening Net on Port (10 of 10).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 25).
--BPS-0730: Status: Creating Flat Net (25 of 25).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 9).
--BPS-0730: Status: Creating Flat Object (9 of 9).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.FDRE_inst' (1 of 7).
--BPS-0730: Status: Flattening Net on Port (1 of 5).
--BPS-0730: Status: Flattening Net on Port (5 of 5).
--BPS-0730: Status: Creating Flat Net (1 of 17).
--BPS-0730: Status: Creating Flat Net (17 of 17).
--BPS-0730: Status: Creating Flat Object (1 of 11).
--BPS-0730: Status: Creating Flat Object (11 of 11).
--BPS-0730: Status: Flattening Net on Port (1 of 5).
--BPS-0730: Status: Flattening Net on Port (5 of 5).
--BPS-0730: Status: Creating Flat Net (1 of 17).
--BPS-0730: Status: Creating Flat Net (17 of 17).
--BPS-0730: Status: Creating Flat Object (1 of 11).
--BPS-0730: Status: Creating Flat Object (11 of 11).
--BPS-0730: Status: Flattening Net on Port (1 of 5).
--BPS-0730: Status: Flattening Net on Port (5 of 5).
--BPS-0730: Status: Creating Flat Net (1 of 17).
--BPS-0730: Status: Creating Flat Net (17 of 17).
--BPS-0730: Status: Creating Flat Object (1 of 11).
--BPS-0730: Status: Creating Flat Object (11 of 11).
--BPS-0730: Status: Flattening Net on Port (1 of 5).
--BPS-0730: Status: Flattening Net on Port (5 of 5).
--BPS-0730: Status: Creating Flat Net (1 of 17).
--BPS-0730: Status: Creating Flat Net (17 of 17).
--BPS-0730: Status: Creating Flat Object (1 of 11).
--BPS-0730: Status: Creating Flat Object (11 of 11).
--BPS-0730: Status: Flattening Net on Port (1 of 5).
--BPS-0730: Status: Flattening Net on Port (5 of 5).
--BPS-0730: Status: Creating Flat Net (1 of 17).
--BPS-0730: Status: Creating Flat Net (17 of 17).
--BPS-0730: Status: Creating Flat Object (1 of 11).
--BPS-0730: Status: Creating Flat Object (11 of 11).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 6).
--BPS-0730: Status: Flattening Net on Port (6 of 6).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 70).
--BPS-0730: Status: Creating Flat Net (70 of 70).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 57).
--BPS-0730: Status: Creating Flat Object (57 of 57).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.POR_SRL_I' (1 of 3).
--BPS-0730: Status: Flattening Net on Port (1 of 7).
--BPS-0730: Status: Flattening Net on Port (7 of 7).
--BPS-0730: Status: Creating Flat Net (1 of 8).
--BPS-0730: Status: Creating Flat Net (8 of 8).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.POR_SRL_I.S0' (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_HIGH_EXT.ACT_HI_EXT\'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 9).
--BPS-0730: Status: Flattening Net on Port (9 of 9).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 24).
--BPS-0730: Status: Creating Flat Net (24 of 24).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 14).
--BPS-0730: Status: Creating Flat Object (14 of 14).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_HIGH_EXT.ACT_HI_EXT\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\' (1 of 6).
--BPS-0730: Status: Flattening Net on Port (1 of 4).
--BPS-0730: Status: Flattening Net on Port (4 of 4).
--BPS-0730: Status: Creating Flat Net (1 of 5).
--BPS-0730: Status: Creating Flat Net (5 of 5).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_HIGH_EXT.ACT_HI_EXT\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\.F3' (1 of 1).
--BPS-0730: Status: Flattening Net on Port (1 of 5).
--BPS-0730: Status: Flattening Net on Port (5 of 5).
--BPS-0730: Status: Creating Flat Net (1 of 17).
--BPS-0730: Status: Creating Flat Net (17 of 17).
--BPS-0730: Status: Creating Flat Object (1 of 11).
--BPS-0730: Status: Creating Flat Object (11 of 11).
--BPS-0730: Status: Flattening Net on Port (1 of 4).
--BPS-0730: Status: Flattening Net on Port (4 of 4).
--BPS-0730: Status: Creating Flat Net (1 of 5).
--BPS-0730: Status: Creating Flat Net (5 of 5).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_HIGH_EXT.ACT_HI_EXT\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\.F3' (1 of 1).
--BPS-0730: Status: Flattening Net on Port (1 of 5).
--BPS-0730: Status: Flattening Net on Port (5 of 5).
--BPS-0730: Status: Creating Flat Net (1 of 17).
--BPS-0730: Status: Creating Flat Net (17 of 17).
--BPS-0730: Status: Creating Flat Object (1 of 11).
--BPS-0730: Status: Creating Flat Object (11 of 11).
--BPS-0730: Status: Flattening Net on Port (1 of 4).
--BPS-0730: Status: Flattening Net on Port (4 of 4).
--BPS-0730: Status: Creating Flat Net (1 of 5).
--BPS-0730: Status: Creating Flat Net (5 of 5).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_HIGH_EXT.ACT_HI_EXT\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\.F3' (1 of 1).
--BPS-0730: Status: Flattening Net on Port (1 of 5).
--BPS-0730: Status: Flattening Net on Port (5 of 5).
--BPS-0730: Status: Creating Flat Net (1 of 17).
--BPS-0730: Status: Creating Flat Net (17 of 17).
--BPS-0730: Status: Creating Flat Object (1 of 11).
--BPS-0730: Status: Creating Flat Object (11 of 11).
--BPS-0730: Status: Flattening Net on Port (1 of 4).
--BPS-0730: Status: Flattening Net on Port (4 of 4).
--BPS-0730: Status: Creating Flat Net (1 of 5).
--BPS-0730: Status: Creating Flat Net (5 of 5).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_HIGH_EXT.ACT_HI_EXT\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\.F3' (1 of 1).
--BPS-0730: Status: Flattening Net on Port (1 of 5).
--BPS-0730: Status: Flattening Net on Port (5 of 5).
--BPS-0730: Status: Creating Flat Net (1 of 17).
--BPS-0730: Status: Creating Flat Net (17 of 17).
--BPS-0730: Status: Creating Flat Object (1 of 11).
--BPS-0730: Status: Creating Flat Object (11 of 11).
--BPS-0730: Status: Flattening Net on Port (1 of 4).
--BPS-0730: Status: Flattening Net on Port (4 of 4).
--BPS-0730: Status: Creating Flat Net (1 of 5).
--BPS-0730: Status: Creating Flat Net (5 of 5).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_HIGH_EXT.ACT_HI_EXT\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5\.F3' (1 of 1).
--BPS-0730: Status: Flattening Net on Port (1 of 5).
--BPS-0730: Status: Flattening Net on Port (5 of 5).
--BPS-0730: Status: Creating Flat Net (1 of 17).
--BPS-0730: Status: Creating Flat Net (17 of 17).
--BPS-0730: Status: Creating Flat Object (1 of 11).
--BPS-0730: Status: Creating Flat Object (11 of 11).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_HIGH_EXT.ACT_HI_EXT\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6\' (6 of 6).
--BPS-0730: Status: Flattening Net on Port (1 of 4).
--BPS-0730: Status: Flattening Net on Port (4 of 4).
--BPS-0730: Status: Creating Flat Net (1 of 5).
--BPS-0730: Status: Creating Flat Net (5 of 5).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_HIGH_EXT.ACT_HI_EXT\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6\.F3' (1 of 1).
--BPS-0730: Status: Flattening Net on Port (1 of 5).
--BPS-0730: Status: Flattening Net on Port (5 of 5).
--BPS-0730: Status: Creating Flat Net (1 of 17).
--BPS-0730: Status: Creating Flat Net (17 of 17).
--BPS-0730: Status: Creating Flat Object (1 of 11).
--BPS-0730: Status: Creating Flat Object (11 of 11).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_HIGH_EXT.ACT_HI_EXT\'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\' (3 of 3).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 9).
--BPS-0730: Status: Flattening Net on Port (9 of 9).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 24).
--BPS-0730: Status: Creating Flat Net (24 of 24).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 14).
--BPS-0730: Status: Creating Flat Object (14 of 14).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\' (1 of 6).
--BPS-0730: Status: Flattening Net on Port (1 of 4).
--BPS-0730: Status: Flattening Net on Port (4 of 4).
--BPS-0730: Status: Creating Flat Net (1 of 5).
--BPS-0730: Status: Creating Flat Net (5 of 5).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\.F3' (1 of 1).
--BPS-0730: Status: Flattening Net on Port (1 of 5).
--BPS-0730: Status: Flattening Net on Port (5 of 5).
--BPS-0730: Status: Creating Flat Net (1 of 17).
--BPS-0730: Status: Creating Flat Net (17 of 17).
--BPS-0730: Status: Creating Flat Object (1 of 11).
--BPS-0730: Status: Creating Flat Object (11 of 11).
--BPS-0730: Status: Flattening Net on Port (1 of 4).
--BPS-0730: Status: Flattening Net on Port (4 of 4).
--BPS-0730: Status: Creating Flat Net (1 of 5).
--BPS-0730: Status: Creating Flat Net (5 of 5).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\.F3' (1 of 1).
--BPS-0730: Status: Flattening Net on Port (1 of 5).
--BPS-0730: Status: Flattening Net on Port (5 of 5).
--BPS-0730: Status: Creating Flat Net (1 of 17).
--BPS-0730: Status: Creating Flat Net (17 of 17).
--BPS-0730: Status: Creating Flat Object (1 of 11).
--BPS-0730: Status: Creating Flat Object (11 of 11).
--BPS-0730: Status: Flattening Net on Port (1 of 4).
--BPS-0730: Status: Flattening Net on Port (4 of 4).
--BPS-0730: Status: Creating Flat Net (1 of 5).
--BPS-0730: Status: Creating Flat Net (5 of 5).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\.F3' (1 of 1).
--BPS-0730: Status: Flattening Net on Port (1 of 5).
--BPS-0730: Status: Flattening Net on Port (5 of 5).
--BPS-0730: Status: Creating Flat Net (1 of 17).
--BPS-0730: Status: Creating Flat Net (17 of 17).
--BPS-0730: Status: Creating Flat Object (1 of 11).
--BPS-0730: Status: Creating Flat Object (11 of 11).
--BPS-0730: Status: Flattening Net on Port (1 of 4).
--BPS-0730: Status: Flattening Net on Port (4 of 4).
--BPS-0730: Status: Creating Flat Net (1 of 5).
--BPS-0730: Status: Creating Flat Net (5 of 5).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\.F3' (1 of 1).
--BPS-0730: Status: Flattening Net on Port (1 of 5).
--BPS-0730: Status: Flattening Net on Port (5 of 5).
--BPS-0730: Status: Creating Flat Net (1 of 17).
--BPS-0730: Status: Creating Flat Net (17 of 17).
--BPS-0730: Status: Creating Flat Object (1 of 11).
--BPS-0730: Status: Creating Flat Object (11 of 11).
--BPS-0730: Status: Flattening Net on Port (1 of 4).
--BPS-0730: Status: Flattening Net on Port (4 of 4).
--BPS-0730: Status: Creating Flat Net (1 of 5).
--BPS-0730: Status: Creating Flat Net (5 of 5).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5\.F3' (1 of 1).
--BPS-0730: Status: Flattening Net on Port (1 of 5).
--BPS-0730: Status: Flattening Net on Port (5 of 5).
--BPS-0730: Status: Creating Flat Net (1 of 17).
--BPS-0730: Status: Creating Flat Net (17 of 17).
--BPS-0730: Status: Creating Flat Object (1 of 11).
--BPS-0730: Status: Creating Flat Object (11 of 11).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6\' (6 of 6).
--BPS-0730: Status: Flattening Net on Port (1 of 4).
--BPS-0730: Status: Flattening Net on Port (4 of 4).
--BPS-0730: Status: Creating Flat Net (1 of 5).
--BPS-0730: Status: Creating Flat Net (5 of 5).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6\.F3' (1 of 1).
--BPS-0730: Status: Flattening Net on Port (1 of 5).
--BPS-0730: Status: Flattening Net on Port (5 of 5).
--BPS-0730: Status: Creating Flat Net (1 of 17).
--BPS-0730: Status: Creating Flat Net (17 of 17).
--BPS-0730: Status: Creating Flat Object (1 of 11).
--BPS-0730: Status: Creating Flat Object (11 of 11).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.SEQ' (7 of 7).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.SEQ'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 5).
--BPS-0730: Status: Flattening Net on Port (5 of 5).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 92).
--BPS-0730: Status: Creating Flat Net (92 of 92).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 65).
--BPS-0730: Status: Creating Flat Object (65 of 65).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.SEQ.SEQ_COUNTER' (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.SEQ.SEQ_COUNTER'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 6).
--BPS-0730: Status: Flattening Net on Port (6 of 6).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 17).
--BPS-0730: Status: Creating Flat Net (17 of 17).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 8).
--BPS-0730: Status: Creating Flat Object (8 of 8).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.SEQ.SEQ_COUNTER'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.SEQ'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.rst_mig_7series_0_81M'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.util_vector_logic_3'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 2).
--BPS-0730: Status: Flattening Net on Port (2 of 2).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 3).
--BPS-0730: Status: Creating Flat Net (3 of 3).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.util_vector_logic_3.inst' (1 of 1).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.util_vector_logic_3'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.util_vector_logic_4'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 2).
--BPS-0730: Status: Flattening Net on Port (2 of 2).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 3).
--BPS-0730: Status: Creating Flat Net (3 of 3).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.util_vector_logic_4.inst' (1 of 1).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.util_vector_logic_4'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.v_axi4s_vid_out_0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 30).
--BPS-0730: Status: Flattening Net on Port (30 of 30).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 31).
--BPS-0730: Status: Creating Flat Net (31 of 31).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.v_axi4s_vid_out_0.inst' (1 of 1).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.v_axi4s_vid_out_0'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.v_demosaic_0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 38).
--BPS-0730: Status: Flattening Net on Port (38 of 38).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 38).
--BPS-0730: Status: Creating Flat Net (38 of 38).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.v_demosaic_0.inst' (1 of 1).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.v_demosaic_0'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.v_vid_in_axi4s_0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 28).
--BPS-0730: Status: Flattening Net on Port (28 of 28).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 29).
--BPS-0730: Status: Creating Flat Net (29 of 29).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.v_vid_in_axi4s_0.inst' (1 of 1).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.v_vid_in_axi4s_0'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.xlconstant_0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 1).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 1).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.xlconstant_0.inst' (1 of 1).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.xlconstant_0'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.zed_ali3_controller_0' (21 of 21).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.zed_ali3_controller_0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 14).
--BPS-0730: Status: Creating Flat Net (14 of 14).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.zed_ali3_controller_0.U0' (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.zed_ali3_controller_0.U0'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 14).
--BPS-0730: Status: Flattening Net on Port (14 of 14).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 30).
--BPS-0730: Status: Creating Flat Net (30 of 30).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 11).
--BPS-0730: Status: Creating Flat Object (11 of 11).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.zed_ali3_controller_core_l' (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.zed_ali3_controller_core_l'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 16).
--BPS-0730: Status: Flattening Net on Port (16 of 16).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 61).
--BPS-0730: Status: Creating Flat Net (61 of 61).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 36).
--BPS-0730: Status: Creating Flat Object (36 of 36).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.zed_ali3_controller_core_l.pclkbufg' (1 of 5).
--BPS-0730: Status: Flattening Net on Port (1 of 2).
--BPS-0730: Status: Flattening Net on Port (2 of 2).
--BPS-0730: Status: Creating Flat Net (1 of 2).
--BPS-0730: Status: Creating Flat Net (2 of 2).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Flattening Net on Port (1 of 2).
--BPS-0730: Status: Flattening Net on Port (2 of 2).
--BPS-0730: Status: Creating Flat Net (1 of 2).
--BPS-0730: Status: Creating Flat Net (2 of 2).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.zed_ali3_controller_core_l.clock_generator_serdes'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 5).
--BPS-0730: Status: Flattening Net on Port (5 of 5).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 15).
--BPS-0730: Status: Creating Flat Net (15 of 15).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 4).
--BPS-0730: Status: Creating Flat Object (4 of 4).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.zed_ali3_controller_core_l.clock_generator_serdes.\loop8.tx_mmcm_adv_inst\' (1 of 3).
--BPS-0730: Status: Flattening Net on Port (1 of 2).
--BPS-0730: Status: Flattening Net on Port (2 of 2).
--BPS-0730: Status: Creating Flat Net (1 of 2).
--BPS-0730: Status: Creating Flat Net (2 of 2).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.zed_ali3_controller_core_l.clock_generator_serdes.\loop8.loop9a.bufio_mmcm_xn\' (3 of 3).
--BPS-0730: Status: Flattening Net on Port (1 of 2).
--BPS-0730: Status: Flattening Net on Port (2 of 2).
--BPS-0730: Status: Creating Flat Net (1 of 2).
--BPS-0730: Status: Creating Flat Net (2 of 2).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.zed_ali3_controller_core_l.clock_generator_serdes'...
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.zed_ali3_controller_core_l.synchro_reset'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 3).
--BPS-0730: Status: Flattening Net on Port (3 of 3).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 5).
--BPS-0730: Status: Creating Flat Net (5 of 5).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 2).
--BPS-0730: Status: Creating Flat Object (2 of 2).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.zed_ali3_controller_core_l.synchro_reset.\use_fdp.fda\' (1 of 2).
--BPS-0730: Status: Flattening Net on Port (1 of 4).
--BPS-0730: Status: Flattening Net on Port (4 of 4).
--BPS-0730: Status: Creating Flat Net (1 of 5).
--BPS-0730: Status: Creating Flat Net (5 of 5).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.zed_ali3_controller_core_l.synchro_reset.\use_fdp.fda\.F2' (1 of 1).
--BPS-0730: Status: Flattening Net on Port (1 of 5).
--BPS-0730: Status: Flattening Net on Port (5 of 5).
--BPS-0730: Status: Creating Flat Net (1 of 10).
--BPS-0730: Status: Creating Flat Net (10 of 10).
--BPS-0730: Status: Creating Flat Object (1 of 6).
--BPS-0730: Status: Creating Flat Object (6 of 6).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.zed_ali3_controller_core_l.synchro_reset.\use_fdp.fdb\' (2 of 2).
--BPS-0730: Status: Flattening Net on Port (1 of 4).
--BPS-0730: Status: Flattening Net on Port (4 of 4).
--BPS-0730: Status: Creating Flat Net (1 of 5).
--BPS-0730: Status: Creating Flat Net (5 of 5).
--BPS-0730: Status: Creating Flat Object (1 of 1).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.zed_ali3_controller_core_l.synchro_reset.\use_fdp.fdb\.F2' (1 of 1).
--BPS-0730: Status: Flattening Net on Port (1 of 5).
--BPS-0730: Status: Flattening Net on Port (5 of 5).
--BPS-0730: Status: Creating Flat Net (1 of 10).
--BPS-0730: Status: Creating Flat Net (10 of 10).
--BPS-0730: Status: Creating Flat Object (1 of 6).
--BPS-0730: Status: Creating Flat Object (6 of 6).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.zed_ali3_controller_core_l.synchro_reset'...
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.zed_ali3_controller_core_l.videoout' (5 of 5).
--BPS-0730: Status: Running Flat Net analysis on module 'design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.zed_ali3_controller_core_l.videoout'...
--BPS-0730: Status: Replacing Port Nets with Flattened Nets...
--BPS-0730: Status: Flattening Net on Port (1 of 9).
--BPS-0730: Status: Flattening Net on Port (9 of 9).
--BPS-0730: Status: Finished Replacing Port Nets with Flattened Nets
--BPS-0730: Status: Creating Flat Nets...
--BPS-0730: Status: Creating Flat Net (1 of 120).
--BPS-0730: Status: Creating Flat Net (100 of 120).
--BPS-0730: Status: Creating Flat Net (120 of 120).
--BPS-0730: Status: Finished Creating Flat Nets
--BPS-0730: Status: Creating Flat Objects...
--BPS-0730: Status: Creating Flat Object (1 of 79).
--BPS-0730: Status: Creating Flat Object (79 of 79).
--BPS-0730: Status: Finished Creating Flat Objects...
--BPS-0730: Status: Running Flat Net analysis on sub-instances
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.zed_ali3_controller_core_l.videoout.\\loop0[0]\.io_data_out\' (1 of 10).
--BPS-0730: Status: Flattening Net on Port (1 of 3).
--BPS-0730: Status: Flattening Net on Port (3 of 3).
--BPS-0730: Status: Creating Flat Net (1 of 5).
--BPS-0730: Status: Creating Flat Net (5 of 5).
--BPS-0730: Status: Creating Flat Object (1 of 4).
--BPS-0730: Status: Creating Flat Object (4 of 4).
--BPS-0730: Status: Flattening Net on Port (1 of 3).
--BPS-0730: Status: Flattening Net on Port (3 of 3).
--BPS-0730: Status: Creating Flat Net (1 of 5).
--BPS-0730: Status: Creating Flat Net (5 of 5).
--BPS-0730: Status: Creating Flat Object (1 of 4).
--BPS-0730: Status: Creating Flat Object (4 of 4).
--BPS-0730: Status: Flattening Net on Port (1 of 3).
--BPS-0730: Status: Flattening Net on Port (3 of 3).
--BPS-0730: Status: Creating Flat Net (1 of 5).
--BPS-0730: Status: Creating Flat Net (5 of 5).
--BPS-0730: Status: Creating Flat Object (1 of 4).
--BPS-0730: Status: Creating Flat Object (4 of 4).
--BPS-0730: Status: Flattening Net on Port (1 of 3).
--BPS-0730: Status: Flattening Net on Port (3 of 3).
--BPS-0730: Status: Creating Flat Net (1 of 5).
--BPS-0730: Status: Creating Flat Net (5 of 5).
--BPS-0730: Status: Creating Flat Object (1 of 4).
--BPS-0730: Status: Creating Flat Object (4 of 4).
--BPS-0730: Status: Flattening Net on Port (1 of 3).
--BPS-0730: Status: Flattening Net on Port (3 of 3).
--BPS-0730: Status: Creating Flat Net (1 of 5).
--BPS-0730: Status: Creating Flat Net (5 of 5).
--BPS-0730: Status: Creating Flat Object (1 of 4).
--BPS-0730: Status: Creating Flat Object (4 of 4).
--BPS-0730: Status: Running Flat Net analysis on Instance 'design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.zed_ali3_controller_core_l.videoout.oserdes_cm' (10 of 10).
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.zed_ali3_controller_core_l.videoout'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.zed_ali3_controller_core_l'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.zed_ali3_controller_0.U0'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i.zed_ali3_controller_0'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper.design_1_i'...
--BPS-0730: Status: Finished Running Flat Net analysis on sub-instances
--BPS-0730: Status: Processing DFF Register Nets
--BPS-0730: Status: Processing DFF Register Net (1 of 2044).
--BPS-0730: Status: Processing DFF Register Net (100 of 2044).
--BPS-0730: Status: Processing DFF Register Net (200 of 2044).
--BPS-0730: Status: Processing DFF Register Net (300 of 2044).
--BPS-0730: Status: Processing DFF Register Net (400 of 2044).
--BPS-0730: Status: Processing DFF Register Net (500 of 2044).
--BPS-0730: Status: Processing DFF Register Net (600 of 2044).
--BPS-0730: Status: Processing DFF Register Net (700 of 2044).
--BPS-0730: Status: Processing DFF Register Net (800 of 2044).
--BPS-0730: Status: Processing DFF Register Net (900 of 2044).
--BPS-0730: Status: Processing DFF Register Net (1000 of 2044).
--BPS-0730: Status: Processing DFF Register Net (1100 of 2044).
--BPS-0730: Status: Processing DFF Register Net (1200 of 2044).
--BPS-0730: Status: Processing DFF Register Net (1300 of 2044).
--BPS-0730: Status: Processing DFF Register Net (1400 of 2044).
--BPS-0730: Status: Processing DFF Register Net (1500 of 2044).
--BPS-0730: Status: Processing DFF Register Net (1600 of 2044).
--BPS-0730: Status: Processing DFF Register Net (1700 of 2044).
--BPS-0730: Status: Processing DFF Register Net (1800 of 2044).
--BPS-0730: Status: Processing DFF Register Net (1900 of 2044).
--BPS-0730: Status: Processing DFF Register Net (2000 of 2044).
--BPS-0730: Status: Processing DFF Register Net (2044 of 2044).
--BPS-0730: Status: Finished Processing DFF Register Nets
--BPS-0730: Status: Processing Latch Register Nets
--BPS-0730: Status: Finished Processing Latch Register Nets
--BPS-0730: Status: Finished Flat Net analysis on module 'design_1_wrapper'...
--BPS-0730: Status: Completed Flat Net creation. Elapsed Time: 8.3 seconds.
--BPS-0729: Status: Validating Expansion on 'design_1_wrapper'
--BPS-0730: Status: 	Finished validating expansion. Elapsed Time: 0.05 seconds.
--BPS-0730: Status: Completed expansion. Elapsed Time: 9.95 seconds.
--BPS-0730: Status: Finished Netlist Expansion. Elapsed Time: 10 seconds.
--BPS-0730: Status: Build and expand design. Elapsed Time: 195 seconds.
--BPS-0730: Status: Performing Reset Analysis Phase I...
--BPS-0730: Status: Completed Reset Analysis Phase I. Elapsed time: 0.03 seconds.
--BPS-0730: Status: Performing Reset Analysis Phase II...
--BPS-0730: Status: Performing Staged Reset Analysis...
--BPS-0730: Status: Analyzing Port for Staged Reset Analysis (1 of 35).
--BPS-0730: Status: Analyzing Port for Staged Reset Analysis (35 of 35).
--BPS-0730: Status: Analyzing DFF Stage 1 for Staged Reset Analysis (1 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 1 for Staged Reset Analysis (100 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 1 for Staged Reset Analysis (200 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 1 for Staged Reset Analysis (300 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 1 for Staged Reset Analysis (400 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 1 for Staged Reset Analysis (500 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 1 for Staged Reset Analysis (600 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 1 for Staged Reset Analysis (700 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 1 for Staged Reset Analysis (800 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 1 for Staged Reset Analysis (900 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 1 for Staged Reset Analysis (1000 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 1 for Staged Reset Analysis (1100 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 1 for Staged Reset Analysis (1200 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 1 for Staged Reset Analysis (1300 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 1 for Staged Reset Analysis (1400 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 1 for Staged Reset Analysis (1500 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 1 for Staged Reset Analysis (1600 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 1 for Staged Reset Analysis (1700 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 1 for Staged Reset Analysis (1800 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 1 for Staged Reset Analysis (1900 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 1 for Staged Reset Analysis (2000 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 1 for Staged Reset Analysis (2044 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 2 for Staged Reset Analysis (1 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 2 for Staged Reset Analysis (100 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 2 for Staged Reset Analysis (200 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 2 for Staged Reset Analysis (300 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 2 for Staged Reset Analysis (400 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 2 for Staged Reset Analysis (500 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 2 for Staged Reset Analysis (600 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 2 for Staged Reset Analysis (700 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 2 for Staged Reset Analysis (800 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 2 for Staged Reset Analysis (900 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 2 for Staged Reset Analysis (1000 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 2 for Staged Reset Analysis (1100 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 2 for Staged Reset Analysis (1200 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 2 for Staged Reset Analysis (1300 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 2 for Staged Reset Analysis (1400 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 2 for Staged Reset Analysis (1500 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 2 for Staged Reset Analysis (1600 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 2 for Staged Reset Analysis (1700 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 2 for Staged Reset Analysis (1800 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 2 for Staged Reset Analysis (1900 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 2 for Staged Reset Analysis (2000 of 2044).
--BPS-0730: Status: Analyzing DFF Stage 2 for Staged Reset Analysis (2044 of 2044).
--BPS-0730: Status: Completed Staged Reset Analysis. Elapsed time: 0.03 seconds.
--BPS-0730: Status: Completed Reset Analysis Phase II. Elapsed time: 0.11 seconds.
--BPS-0730: Status: Performing Reset Analysis Phase III...
--BPS-0730: Status: Completed Reset Analysis Phase III. Elapsed time: 0 seconds.
===============================
Blue Pearl Sets/Resets Report created on: Tue Mar 19 11:17:58 2019
--BPS-0730: Status: Creating 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/Results/design_1_wrapper_STRUCTURE.setreset.rpt'.
===============================
Reset/Set: design_1_wrapper.design_1_i.clk_wiz_0.inst.locked_int is Asynchronous. It is an Internal Set signal which is active Low with reset logic Complex and is not synchronously de-asserted. Fanout: 8.
Reset/Set: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_iodelay_ctrl.iodelay_ctrl_rdy[0] is Asynchronous. It is an Internal Set signal which is active Low with reset logic Gated and is not synchronously de-asserted. Fanout: 7.
Reset/Set: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.MMCM_Locked_i is Synch/Asynch. It is a staged/unstaged, Internal Set signal which is active Low with reset logic Gated and is not synchronously de-asserted. Fanout: 7.
Reset/Set: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.rstdiv0_sync_r1 is Synch/Asynch. It is a staged/unstaged, Internal Set/Reset signal which is active High/Low with reset logic Complex and is not synchronously de-asserted. Fanout: 432.
Reset/Set: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.rst_auxout_r is Asynchronous. It is a staged, Internal Reset signal which is active High with reset logic None and is not synchronously de-asserted. Fanout: 1.
Reset/Set: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.rst_auxout_rr is Asynchronous. It is a staged, Internal Reset signal which is active High with reset logic None and is not synchronously de-asserted. Fanout: 1.
Reset/Set: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.rst_auxout is Asynchronous. It is an Internal Reset signal which is active High with reset logic None and is not synchronously de-asserted. Fanout: 1.
Reset/Set: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.ref_dll_lock_w[0] is Asynchronous. It is an Internal Set signal which is active Low with reset logic Gated and is not synchronously de-asserted. Fanout: 6.
Reset/Set: design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.zed_ali3_controller_core_l.reset is Asynchronous. It is an Internal Set signal which is active High with reset logic None and is not synchronously de-asserted. Fanout: 1.
Reset/Set: design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.zed_ali3_controller_core_l.synchro_reset.temp is Asynchronous. It is a staged, Internal Set signal which is active High with reset logic Muxed and is not synchronously de-asserted. Fanout: 1.
===============================
0 primary set/resets identified and reported.
10 internal set/resets identified and reported.
===============================
Time to generate Sets/Resets report: 0.05 seconds
I-BPS-0825: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v(157): Module: 'design_1_clk_wiz_0_0_clk_wiz' Instance 'design_1_wrapper.design_1_i.clk_wiz_0.inst.mmcm_adv_inst' was determined to be a 'Xilinx-MMCME2_ADV' programmable clock.
I-BPS-0825: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v(306): Module: '\mig_7series_v4_1_infrastructure(TCQ=100,CLKIN_PERIOD=10000,nCK_PER_CLK=4,SYSCLK_TYPE=NO_BUFFER,UI_EXTRA_CLOCKS=TRUE,CLKFBOUT_MULT=13,DIVCLK_DIVIDE=1,CLKOUT0_PHASE=0.0,CLKOUT0_DIVIDE=2,CLKOUT1_DIVIDE=4,CLKOUT2_DIVIDE=64,CLKOUT3_DIVIDE=16,MMCM_VCO=649,MMCM_MULT_F=8,MMCM_DIVCLK_DIVIDE=1,MMCM_CLKOUT0_EN=TRUE,MMCM_CLKOUT1_EN=FALSE,MMCM_CLKOUT2_EN=FALSE,MMCM_CLKOUT3_EN=FALSE,MMCM_CLKOUT4_EN=FALSE,MMCM_CLKOUT0_DIVIDE=3.25,MMCM_CLKOUT1_DIVIDE=1,MMCM_CLKOUT2_DIVIDE=1,MMCM_CLKOUT3_DIVIDE=1,MMCM_CLKOUT4_DIVIDE=1,RST_ACT_LOW=1,tCK=3077,MEM_TYPE=DDR3)\' Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.plle2_i' was determined to be a 'Xilinx-PLLE2_ADV' programmable clock.
I-BPS-0825: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v(413): Module: '\mig_7series_v4_1_infrastructure(TCQ=100,CLKIN_PERIOD=10000,nCK_PER_CLK=4,SYSCLK_TYPE=NO_BUFFER,UI_EXTRA_CLOCKS=TRUE,CLKFBOUT_MULT=13,DIVCLK_DIVIDE=1,CLKOUT0_PHASE=0.0,CLKOUT0_DIVIDE=2,CLKOUT1_DIVIDE=4,CLKOUT2_DIVIDE=64,CLKOUT3_DIVIDE=16,MMCM_VCO=649,MMCM_MULT_F=8,MMCM_DIVCLK_DIVIDE=1,MMCM_CLKOUT0_EN=TRUE,MMCM_CLKOUT1_EN=FALSE,MMCM_CLKOUT2_EN=FALSE,MMCM_CLKOUT3_EN=FALSE,MMCM_CLKOUT4_EN=FALSE,MMCM_CLKOUT0_DIVIDE=3.25,MMCM_CLKOUT1_DIVIDE=1,MMCM_CLKOUT2_DIVIDE=1,MMCM_CLKOUT3_DIVIDE=1,MMCM_CLKOUT4_DIVIDE=1,RST_ACT_LOW=1,tCK=3077,MEM_TYPE=DDR3)\' Instance 'design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.\gen_ui_extra_clocks.mmcm_i\' was determined to be a 'Xilinx-MMCME2_ADV' programmable clock.
I-BPS-0825: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/vhdl/clock_generator_pll_7_to_1_diff_sdr.vhd(93): Module: '\clock_generator_pll_7_to_1_diff_sdr(pixel_clock=BUF_G,pixel_clock_d=3,pixel_clock_m=3,pixel_clock_d_real=3.0,pixel_clock_m_real=3.0,clkin_period=30.0)(1,5)(1,5)\' Instance 'design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.zed_ali3_controller_core_l.clock_generator_serdes.\loop8.tx_mmcm_adv_inst\' was determined to be a 'Xilinx-MMCM_ADV' programmable clock.
--BPS-0730: Status: Performing Clock Tree Analysis...
--BPS-0730: Status: Completed Clock Tree Analysis. Elapsed time: 0.02 seconds.
===============================
Blue Pearl Equivalent Clocks Report created on: Tue Mar 19 11:17:58 2019
--BPS-0730: Status: Creating 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/Results/design_1_wrapper_STRUCTURE.equiv_clk.rpt'.
===============================
No equivalent clocks
===============================
Time to generate Equivalent Clocks report: 0.04 seconds
--BPS-0730: Status: Running constant analysis...
--BPS-0730: Status: Finished constant analysis...
--BPS-0730: Status: Performing Clock Interactions Load Phase...
--BPS-0730: Status: Performing Divided Clock Analysis...
--BPS-0730: Status: Completed Divided Clock Analysis. Elapsed time: 0.001 seconds.
--BPS-0730: Status: Performing Propagating Clock Tokens...
--BPS-0730: Status: Propagating clock token on port clock design_1_wrapper.pclk_0 (1 of 2).
--BPS-0730: Status: Propagating clock token on port clock design_1_wrapper.sys_clock (2 of 2).
--BPS-0730: Status: Propagating clock token on internal clock design_1_wrapper.design_1_i.clk_wiz_0.inst.clk_out1_design_1_clk_wiz_0_0 (1 of 7).
--BPS-0730: Status: Propagating clock token on internal clock design_1_wrapper.design_1_i.clk_wiz_0.inst.clk_out2_design_1_clk_wiz_0_0 (2 of 7).
--BPS-0730: Status: Propagating clock token on internal clock design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.pll_clk3_out (3 of 7).
--BPS-0730: Status: Propagating clock token on internal clock design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i (4 of 7).
--BPS-0730: Status: Propagating clock token on internal clock design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.mmcm_ps_clk_bufg_in (5 of 7).
--BPS-0730: Status: Propagating clock token on internal clock design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_div2_bufg_in (6 of 7).
--BPS-0730: Status: Propagating clock token on internal clock design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.zed_ali3_controller_core_l.clock_generator_serdes.mmcmout_x1 (7 of 7).
--BPS-0730: Status: Completed Propagating Clock Tokens. Elapsed time: 0.007 seconds.
--BPS-0730: Status: Performing Propagating Data Tokens...
--BPS-0730: Status: Performing Propagating data tokens at DFFs...
--BPS-0730: Status: Propagating data tokens at DFF (1 of 2044).
--BPS-0730: Status: Propagating data tokens at DFF (100 of 2044).
--BPS-0730: Status: Propagating data tokens at DFF (200 of 2044).
--BPS-0730: Status: Propagating data tokens at DFF (300 of 2044).
--BPS-0730: Status: Propagating data tokens at DFF (400 of 2044).
--BPS-0730: Status: Propagating data tokens at DFF (500 of 2044).
--BPS-0730: Status: Propagating data tokens at DFF (600 of 2044).
--BPS-0730: Status: Propagating data tokens at DFF (700 of 2044).
--BPS-0730: Status: Propagating data tokens at DFF (800 of 2044).
--BPS-0730: Status: Propagating data tokens at DFF (900 of 2044).
--BPS-0730: Status: Propagating data tokens at DFF (1000 of 2044).
--BPS-0730: Status: Propagating data tokens at DFF (1100 of 2044).
--BPS-0730: Status: Propagating data tokens at DFF (1200 of 2044).
--BPS-0730: Status: Propagating data tokens at DFF (1300 of 2044).
--BPS-0730: Status: Propagating data tokens at DFF (1400 of 2044).
--BPS-0730: Status: Propagating data tokens at DFF (1500 of 2044).
--BPS-0730: Status: Propagating data tokens at DFF (1600 of 2044).
--BPS-0730: Status: Propagating data tokens at DFF (1700 of 2044).
--BPS-0730: Status: Propagating data tokens at DFF (1800 of 2044).
--BPS-0730: Status: Propagating data tokens at DFF (1900 of 2044).
--BPS-0730: Status: Propagating data tokens at DFF (2000 of 2044).
--BPS-0730: Status: Propagating data tokens at DFF (2044 of 2044).
--BPS-0730: Status: Completed Propagating data tokens at DFFs. Elapsed time: 0.81 seconds.
--BPS-0730: Status: Performing Propagating data tokens at Memories...
--BPS-0730: Status: Propagating data tokens at Memory (1 of 39).
--BPS-0730: Status: Propagating data tokens at Memory (39 of 39).
--BPS-0730: Status: Completed Propagating data tokens at Memories. Elapsed time: 0.001 seconds.
--BPS-0730: Status: Completed Propagating Data Tokens. Elapsed time: 0.81 seconds.
--BPS-0730: Status: Performing Analyzing DFF Tokens...
--BPS-0730: Status: Analyzing data tokens at DFF (1 of 2044).
--BPS-0730: Status: Analyzing data tokens at DFF (100 of 2044).
--BPS-0730: Status: Analyzing data tokens at DFF (200 of 2044).
--BPS-0730: Status: Analyzing data tokens at DFF (300 of 2044).
--BPS-0730: Status: Analyzing data tokens at DFF (400 of 2044).
--BPS-0730: Status: Analyzing data tokens at DFF (500 of 2044).
--BPS-0730: Status: Analyzing data tokens at DFF (600 of 2044).
--BPS-0730: Status: Analyzing data tokens at DFF (700 of 2044).
--BPS-0730: Status: Analyzing data tokens at DFF (800 of 2044).
--BPS-0730: Status: Analyzing data tokens at DFF (900 of 2044).
--BPS-0730: Status: Analyzing data tokens at DFF (1000 of 2044).
--BPS-0730: Status: Analyzing data tokens at DFF (1100 of 2044).
--BPS-0730: Status: Analyzing data tokens at DFF (1200 of 2044).
--BPS-0730: Status: Analyzing data tokens at DFF (1300 of 2044).
--BPS-0730: Status: Analyzing data tokens at DFF (1400 of 2044).
--BPS-0730: Status: Analyzing data tokens at DFF (1500 of 2044).
--BPS-0730: Status: Analyzing data tokens at DFF (1600 of 2044).
--BPS-0730: Status: Analyzing data tokens at DFF (1700 of 2044).
--BPS-0730: Status: Analyzing data tokens at DFF (1800 of 2044).
--BPS-0730: Status: Analyzing data tokens at DFF (1900 of 2044).
--BPS-0730: Status: Analyzing data tokens at DFF (2000 of 2044).
--BPS-0730: Status: Analyzing data tokens at DFF (2044 of 2044).
--BPS-0730: Status: Completed Analyzing DFF Tokens. Elapsed time: 0.16 seconds.
I-BPS-0772: s7_tdm114.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd(41): Module: 'design_1_wrapper' Mapped clock pclk_0 to group pclk_0_group.
I-BPS-0772: s7_tdm114.srcs/sources_1/bd/design_1/ipshared/e40a/hdl/vhdl/clock_generator_pll_7_to_1_diff_sdr.vhd(85): Module: 'design_1_wrapper' Mapped clock design_1_i.zed_ali3_controller_0.U0.zed_ali3_controller_core_l.clock_generator_serdes.mmcmout_x1 to group pclk_0_group.
I-BPS-0772: s7_tdm114.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd(43): Module: 'design_1_wrapper' Mapped clock sys_clock to group sys_clock_group.
I-BPS-0772: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v(103): Module: 'design_1_wrapper' Mapped clock design_1_i.clk_wiz_0.inst.clk_out1_design_1_clk_wiz_0_0 to group sys_clock_group.
I-BPS-0772: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v(104): Module: 'design_1_wrapper' Mapped clock design_1_i.clk_wiz_0.inst.clk_out2_design_1_clk_wiz_0_0 to group sys_clock_group.
I-BPS-0772: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v(249): Module: 'design_1_wrapper' Mapped clock design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.pll_clk3_out to group sys_clock_group.
I-BPS-0772: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v(216): Module: 'design_1_wrapper' Mapped clock design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i to group sys_clock_group.
I-BPS-0772: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v(246): Module: 'design_1_wrapper' Mapped clock design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.mmcm_ps_clk_bufg_in to group sys_clock_group.
I-BPS-0772: s7_tdm114.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v(247): Module: 'design_1_wrapper' Mapped clock design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_div2_bufg_in to group sys_clock_group.
===============================
Blue Pearl Advanced Clock Environment Report Report created on: Tue Mar 19 11:17:59 2019
--BPS-0730: Status: Creating 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/Results/design_1_wrapper_STRUCTURE.adv_clk_environment.rpt'.
===============================
Advanced Clock Environment Report:
From clock: Unknown Clock To clock: design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i
Synchronized: 0
Unsynchronized: 3
Issue: Unknown Clock interacts with clock design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i in an unsynchronized manner across domains. Recommendation: Add synchronizers or merge the domains. Turning on the option to auto-detect clock domains may help merge domains.

From clock: pclk_0 To clock: design_1_i.zed_ali3_controller_0.U0.zed_ali3_controller_core_l.clock_generator_serdes.mmcmout_x1
Synchronized: 0
Unsynchronized: 0
Derived clock

From clock: sys_clock To clock: design_1_i.clk_wiz_0.inst.clk_out1_design_1_clk_wiz_0_0
Synchronized: 0
Unsynchronized: 0
Derived clock

From clock: sys_clock To clock: design_1_i.clk_wiz_0.inst.clk_out2_design_1_clk_wiz_0_0
Synchronized: 0
Unsynchronized: 0
Derived clock

From clock: sys_clock To clock: design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.pll_clk3_out
Synchronized: 0
Unsynchronized: 0
Derived clock

From clock: sys_clock To clock: design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i
Synchronized: 0
Unsynchronized: 0
Derived clock

From clock: sys_clock To clock: design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.mmcm_ps_clk_bufg_in
Synchronized: 0
Unsynchronized: 0
Derived clock

From clock: sys_clock To clock: design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_div2_bufg_in
Synchronized: 0
Unsynchronized: 0
Derived clock

From clock: design_1_i.clk_wiz_0.inst.clk_out2_design_1_clk_wiz_0_0 To clock: design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i
Synchronized: 1
Unsynchronized: 0
Issue: design_1_i.clk_wiz_0.inst.clk_out2_design_1_clk_wiz_0_0 interacts with clock design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i in a synchronized manner within a single domain. Recommendation: Remove the synchronizers, or separate the domains.

From clock: design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i To clock: Unknown Clock
Synchronized: 0
Unsynchronized: 1
Issue: design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i interacts with clock Unknown Clock in an unsynchronized manner across domains. Recommendation: Add synchronizers or merge the domains. Turning on the option to auto-detect clock domains may help merge domains.

From clock: design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i To clock: design_1_i.clk_wiz_0.inst.clk_out2_design_1_clk_wiz_0_0
Synchronized: 1
Unsynchronized: 0
Issue: design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i interacts with clock design_1_i.clk_wiz_0.inst.clk_out2_design_1_clk_wiz_0_0 in a synchronized manner within a single domain. Recommendation: Remove the synchronizers, or separate the domains.

From clock: design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i To clock: design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.mmcm_ps_clk_bufg_in
Synchronized: 0
Unsynchronized: 1

From clock: design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.mmcm_ps_clk_bufg_in To clock: design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i
Synchronized: 0
Unsynchronized: 1
===============================
Time to generate Advanced Clock Environment Report report: 0.07 seconds
--BPS-0730: Status: Writing SDC file with formatting set by user options
--BPS-0730: Status: Creating 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/Results/design_1_wrapper_STRUCTURE.ace.sdc' SDC file.
--BPS-0730: Status: Completed Clock Interactions Load Phase. Elapsed time: 1.53 seconds.
===============================
Blue Pearl Clocks Report created on: Tue Mar 19 11:18:00 2019
--BPS-0730: Status: Creating 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/Results/design_1_wrapper_STRUCTURE.clk.rpt'.
===============================
Clock Report:
All Clocks automatically detected
2 primary clocks identified:
Clock Name: design_1_wrapper.pclk_0 Clock Domain Name: pclk_0_group (automatically detected) Fanout: 1
Clock Name: design_1_wrapper.sys_clock Clock Domain Name: sys_clock_group (automatically detected) Fanout: 1
===============================
Internal Clock Report:
7 internally generated clocks identified
Internal Clock Name: design_1_wrapper.design_1_i.clk_wiz_0.inst.clk_out1_design_1_clk_wiz_0_0 Clock Domain Name: sys_clock_group (automatically detected) Fanout: 1
Internal Clock Name: design_1_wrapper.design_1_i.clk_wiz_0.inst.clk_out2_design_1_clk_wiz_0_0 Clock Domain Name: sys_clock_group (automatically detected) Fanout: 1
Internal Clock Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.pll_clk3_out Clock Domain Name: sys_clock_group (automatically detected) Fanout: 1
Internal Clock Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group (automatically detected) (gated clock) Fanout: 1
Internal Clock Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.mmcm_ps_clk_bufg_in Clock Domain Name: sys_clock_group (automatically detected) Fanout: 1
Internal Clock Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_div2_bufg_in Clock Domain Name: sys_clock_group (automatically detected) Fanout: 1
Internal Clock Name: design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.zed_ali3_controller_core_l.clock_generator_serdes.mmcmout_x1 Clock Domain Name: pclk_0_group (automatically detected) Fanout: 9
===============================
Time to generate Clocks report: 0.05 seconds
===============================
Blue Pearl Gated Clocks Report created on: Tue Mar 19 11:18:00 2019
--BPS-0730: Status: Creating 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/Results/design_1_wrapper_STRUCTURE.gated_clk.rpt'.
===============================
===============================
Gated Clock Report:
53 gated clocks identified
Name: design_1_wrapper.design_1_i.microblaze_0_local_memory.dlmb_v10.U0.POR_FF_I/F4/C_IN Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 1
Name: design_1_wrapper.design_1_i.microblaze_0_local_memory.ilmb_v10.U0.POR_FF_I/F4/C_IN Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 1
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0.\read_fifo.fifo_ram[0].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0.\read_fifo.fifo_ram[1].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.status_ram.RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\pointer_ram.rams[0].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\pointer_ram.rams[1].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[0].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[10].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[11].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[12].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[13].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[14].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[15].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[16].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[17].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[18].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[19].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[1].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[20].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[21].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[22].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[23].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[2].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[3].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[4].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[5].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[6].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[7].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[8].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[9].RAM32M0\.WCLK_in Clock Source Name: design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.clk_pll_i Clock Domain Name: sys_clock_group Fanout: 256
===============================
Time to generate Gated Clocks report: 0.09 seconds
--BPS-0730: Status: Performing Design Reports Processing...
===============================
Blue Pearl Latches Report created on: Tue Mar 19 11:18:00 2019
--BPS-0730: Status: Creating 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/Results/design_1_wrapper_STRUCTURE.lth.rpt'.
===============================
0 D-type latch registers:
===============================
===============================
Time to generate Latches report: 0.04 seconds
===============================
Blue Pearl DFFs Report created on: Tue Mar 19 11:18:00 2019
--BPS-0730: Status: Creating 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/Results/design_1_wrapper_STRUCTURE.dff.rpt'.
===============================
2044 D-type flip-flop registers:
===============================
--BPS-0730: Status: Reporting flip-flop (1 of 2044).
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/Tx_fifo_wr_d_q_uncon_0 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/Tx_fifo_rd_d_q_uncon_1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/Rc_fifo_wr_d_q_uncon_2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/Rc_fifo_rd_d_q_uncon_3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/IIC_CONTROL_I/rsta_tx_under_prev type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/IIC_CONTROL_I/sda_setup type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/IIC_CONTROL_I/arb_lost type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/IIC_CONTROL_I/sda_cout_reg type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/IIC_CONTROL_I/scl_cout_reg type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/IIC_CONTROL_I/stop_scl_reg type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/IIC_CONTROL_I/master_slave type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/IIC_CONTROL_I/slave_sda type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_iic_0.U0.\X_IIC/READ_FIFO_I/\Addr_Counters[0]\.FDRE_I/q_o_q_uncon_4\ type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.\X_IIC/READ_FIFO_I/\Addr_Counters[1]\.FDRE_I/q_o_q_uncon_5\ type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.\X_IIC/READ_FIFO_I/\Addr_Counters[2]\.FDRE_I/q_o_q_uncon_6\ type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.\X_IIC/READ_FIFO_I/\Addr_Counters[3]\.FDRE_I/q_o_q_uncon_7\ type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.\X_IIC/WRITE_FIFO_CTRL_I/\Addr_Counters[0]\.FDRE_I/q_o_q_uncon_8\ type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.\X_IIC/WRITE_FIFO_CTRL_I/\Addr_Counters[1]\.FDRE_I/q_o_q_uncon_9\ type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.\X_IIC/WRITE_FIFO_CTRL_I/\Addr_Counters[2]\.FDRE_I/q_o_q_uncon_10\ type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.\X_IIC/WRITE_FIFO_CTRL_I/\Addr_Counters[3]\.FDRE_I/q_o_q_uncon_11\ type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/READ_FIFO_I/Data_Exists_DFF/F3/q_o_q_uncon_12 type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF/F3/q_o_q_uncon_13 type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.\X_IIC/FILTER_I/SCL_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/F3/q_o_q_uncon_14\ type reset Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.\X_IIC/FILTER_I/SDA_DEBOUNCE/INPUT_DOUBLE_REGS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/F3/q_o_q_uncon_15\ type reset Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/cr_i_q_uncon_16[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/msms_d1_q_uncon_17 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/msms_set_i_q_uncon_18 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/sr_i_q_uncon_19[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/Tx_fifo_wr_q_uncon_20 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/Tx_fifo_rd_q_uncon_21 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/dtre_i_q_uncon_22 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/Tx_fifo_rst_q_uncon_23 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/Rc_fifo_wr_q_uncon_24 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/Rc_fifo_rd_q_uncon_25 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/rc_fifo_pirq_i_q_uncon_26[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/ro_prev_i type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/new_rcv_dta_d1_q_uncon_27 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/ro_a_q_uncon_28 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/adr_i_q_uncon_29[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/IIC2Bus_IntrEvent_q_uncon_30[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/gpo_i[31] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/timing_param_tsusta_i_q_uncon_31[12:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/timing_param_tsusto_i_q_uncon_32[12:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/timing_param_thdsta_i_q_uncon_33[12:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/timing_param_tsudat_i_q_uncon_34[12:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/timing_param_tbuf_i_q_uncon_35[12:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/timing_param_thigh_i_q_uncon_36[12:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/timing_param_tlow_i_q_uncon_37[12:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/REG_INTERFACE_I/timing_param_thddat_i_q_uncon_38[12:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_RdAck2 type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_RdAck1 type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck2 type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/AXI_IP2Bus_WrAck1 type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/irpt_wrack_d1_q_uncon_39 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/intr2bus_wrack_q_uncon_40 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/irpt_rdack_d1_q_uncon_41 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/intr2bus_rdack_q_uncon_42 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_status_reg[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ip_irpt_enable_reg[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/X_INTERRUPT_CONTROL/ipif_glbl_irpt_enable_reg type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/sw_rst_cond_d1_q_uncon_43 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/reset_trig_q_uncon_44 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.\X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/\RESET_FLOPS[0]\.RST_FLOPS/q_o_q_uncon_45\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.\X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/\RESET_FLOPS[1]\.RST_FLOPS/q_o_q_uncon_46\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.\X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/\RESET_FLOPS[2]\.RST_FLOPS/q_o_q_uncon_47\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.\X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/\RESET_FLOPS[3]\.RST_FLOPS/q_o_q_uncon_48\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK/q_o_q_uncon_49 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_q_uncon_50 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_q_uncon_51 type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_q_uncon_52[8:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_q_uncon_53 type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_q_uncon_54[1:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.axi_iic_0.U0.\X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt\[3:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_q_uncon_55[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_iic_0.U0.X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_q_uncon_56[34:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_intc_0.U0.ip2bus_rdack_int_d1_q_uncon_57 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_intc_0.U0.ip2bus_wrack_int_d1_q_uncon_58 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_intc_0.U0.ip2bus_rdack type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_intc_0.U0.ip2bus_wrack type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_intc_0.U0.INTC_CORE_I/sie[0]_q_uncon_59 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_intc_0.U0.INTC_CORE_I/cie[0]_q_uncon_60 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_intc_0.U0.INTC_CORE_I/iar[0]_q_uncon_61 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_intc_0.U0.INTC_CORE_I/ier[0]_q_uncon_62 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_intc_0.U0.INTC_CORE_I/isr[0]_q_uncon_63 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_intc_0.U0.INTC_CORE_I/ipr_q_uncon_64[31:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_intc_0.U0.INTC_CORE_I/ivr[0]_q_uncon_65 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_intc_0.U0.INTC_CORE_I/hw_intr[0]_q_uncon_66 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_intc_0.U0.INTC_CORE_I/irq_gen_q_uncon_67 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_intc_0_interrupt_INTERRUPT type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.axi_intc_0.U0.INTC_CORE_I/ack_or_q_uncon_68 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_intc_0.U0.INTC_CORE_I/mer_int_q_uncon_69[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_intc_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_q_uncon_70 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
--BPS-0730: Status: Reporting flip-flop (100 of 2044).
design_1_wrapper.design_1_i.axi_intc_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_q_uncon_71 type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_intc_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_q_uncon_72[8:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_intc_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_q_uncon_73 type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_intc_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_q_uncon_74[1:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_intc_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.axi_intc_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.axi_intc_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.axi_intc_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_intc_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.axi_intc_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.axi_intc_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.axi_intc_0.U0.\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt\[3:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_intc_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_q_uncon_75[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_intc_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i_q_uncon_76[16:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.FDRE_inst.q_o type set Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.\\BSR_OUT_DFF[0]\.FDRE_BSR\.q_o type set Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.\\ACTIVE_LOW_BSR_OUT_DFF[0]\.FDRE_BSR_N\.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 32
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.\\PR_OUT_DFF[0]\.FDRE_PER\.q_o type set Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.\\ACTIVE_LOW_PR_OUT_DFF[0]\.FDRE_PER_N\.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.lpf_int type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.lpf_exr type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.lpf_asr type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.exr_lpf[1][0:2] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_EXT.ACT_LO_EXT\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\.F3.q_o type reset Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_EXT.ACT_LO_EXT\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_EXT.ACT_LO_EXT\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_EXT.ACT_LO_EXT\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_EXT.ACT_LO_EXT\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_EXT.ACT_LO_EXT\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.SEQ.from_sys type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.SEQ.seq_cnt_en type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 7
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.SEQ.seq_clr type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.SEQ.pr type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.SEQ.pr_dec[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.SEQ.bsr type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.SEQ.bsr_dec[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.SEQ.Core type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.SEQ.core_dec[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_smc.inst.clk_map.psr_aclk.U0.SEQ.SEQ_COUNTER.q_int[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/clr_Status_q_uncon_77 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/status_reg[1:2]_q_uncon_78[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/reset_TX_FIFO_q_uncon_79 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/reset_RX_FIFO_q_uncon_80 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/enable_interrupts_q_uncon_81 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/tx_Buffer_Empty_Pre_q_uncon_82 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/rx_Data_Present_Pre_q_uncon_83 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.NLW_axi_uartlite_0_interrupt_UNCONNECTED type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_q_uncon_84 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_q_uncon_85 type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_q_uncon_86[3:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_q_uncon_87 type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_q_uncon_88[1:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.axi_uartlite_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_write type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.axi_uartlite_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i[1:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_uartlite_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_uartlite_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rvalid_i type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.axi_uartlite_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bresp_i[1:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_uartlite_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.axi_uartlite_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_out_i[0:3] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.axi_uartlite_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i[0]_q_uncon_89 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/BAUD_RATE_I/count_q_uncon_90[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/BAUD_RATE_I/EN_16x_Baud_q_uncon_91 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_RX_I/rx_1_q_uncon_92 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_RX_I/rx_2_q_uncon_93 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_RX_I/rx_3_q_uncon_94 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_RX_I/rx_4_q_uncon_95 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_RX_I/rx_5_q_uncon_96 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_RX_I/rx_6_q_uncon_97 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_RX_I/rx_7_q_uncon_98 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_RX_I/rx_8_q_uncon_99 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_RX_I/rx_9_q_uncon_100 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_RX_I/start_Edge_Detected_q_uncon_101 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_RX_I/fifo_din[1:8]_q_uncon_102[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_RX_I/frame_err_ocrd_q_uncon_103 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_RX_I/valid_rx_q_uncon_104 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_RX_I/running_q_uncon_105 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_q_uncon_106[15:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_RX_I/stop_Bit_Position_q_uncon_107 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_RX_I/fifo_Write_q_uncon_108 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_q_uncon_109[15:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_TX_I/tx_Data_Enable_q_uncon_110 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_TX_I/tx_Start_q_uncon_111 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_TX_I/tx_DataBits_q_uncon_112 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_TX_I/mux_sel_q_uncon_113[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_TX_I/fifo_Read_q_uncon_114 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_TX_I/serial_Data_q_uncon_115 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0_UART_TxD type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_q_uncon_116 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/underflow_i_q_uncon_117 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/overflow_i_q_uncon_118 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/FIFO_Full_q_uncon_119 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/underflow_i_q_uncon_120 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
--BPS-0730: Status: Reporting flip-flop (200 of 2044).
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/overflow_i_q_uncon_121 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.\UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/F3/q_o_q_uncon_122\ type reset Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/cnt_i_q_uncon_123[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/cnt_i_q_uncon_124[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.axi_uartlite_0.U0.\UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data[0]_q_uncon_125\[7:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.microblaze_0_local_memory.dlmb_bram_if_cntlr.U0.Sl_Rdy type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.microblaze_0_local_memory.dlmb_bram_if_cntlr.U0.lmb_as type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.microblaze_0_local_memory.dlmb_v10.U0.POR_FF_I/F4/q_out type set Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.microblaze_0_local_memory.ilmb_bram_if_cntlr.U0.Sl_Rdy type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.microblaze_0_local_memory.ilmb_bram_if_cntlr.U0.lmb_as type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.microblaze_0_local_memory.ilmb_v10.U0.POR_FF_I/F4/q_out type set Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_iodelay_ctrl.rst_ref_sync_r[0][14:0] type set Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.device_temp_sync_r1[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.device_temp_sync_r2[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.device_temp_sync_r3[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.device_temp_sync_r4[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.device_temp_sync_r5[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.device_temp_sync_r4_neq_r3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.sync_cntr[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.device_temp_r[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.\xadc_supplied_temperature.rst_r1\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.\xadc_supplied_temperature.rst_r2\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 35
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.\xadc_supplied_temperature.sample_timer\[10:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.\xadc_supplied_temperature.tempmon_state\[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.\xadc_supplied_temperature.sample_en\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.\xadc_supplied_temperature.sample_timer_clr\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.\xadc_supplied_temperature.sample_timer_en\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 12
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.\xadc_supplied_temperature.xadc_den\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.\xadc_supplied_temperature.xadc_drdy_r\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.\xadc_supplied_temperature.xadc_do_r\[15:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.\temp_mon_enabled.u_tempmon\.\xadc_supplied_temperature.temperature\[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.qcntr_r[8:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.inv_poc_sample_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.first_rising_ps_clk_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.mmcm_hi0_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.poc_sample_pd_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.rstdiv0_sync_r[11:0] type set Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.rstdiv0_sync_r1 type set Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1330
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.rst_sync_r[11:0] type set Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.rst_sync_r1 type set Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.rstdiv2_sync_r[11:0] type set Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.rstdiv2_sync_r1 type set Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_ddr3_infrastructure.rst_phaser_ref_sync_r[12:0] type set Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.init_calib_complete_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.reset type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 117
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc_address[55:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc_bank[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc_cas_n[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc_cs_n[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc_odt[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc_cke[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc_aux_out0[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc_aux_out1[3:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc_cmd[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc_ras_n[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc_we_n[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc_data_offset[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc_data_offset_1[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc_data_offset_2[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc_cas_slot[1:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc_wrdata_en type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc_rank_cnt[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.wr_data_addr[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.wr_data_en type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.wr_data_offset type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.mc_read_idle_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 36
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.mc_ref_zq_wip_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.\rank_cntrl[0].rank_cntrl0\.\inhbt_act_faw.faw_cnt_r\[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.inhbt_act_faw_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.\rank_cntrl[0].rank_cntrl0\.\wtr_timer.wtr_cnt_r\[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.\rank_cntrl[0].rank_cntrl0\.\rtw_timer.rtw_cnt_r[0]\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.\rank_cntrl[0].rank_cntrl0\.\refresh_generation.refresh_bank_r[0]\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 10
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.\rank_cntrl[0].rank_cntrl0\.\periodic_rd_generation.genblk1.read_this_rank_r\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.\rank_cntrl[0].rank_cntrl0\.\periodic_rd_generation.genblk1.read_this_rank_r1\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.\rank_cntrl[0].rank_cntrl0\.\periodic_rd_generation.genblk1.periodic_rd_cntr1_r\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.\rank_cntrl[0].rank_cntrl0\.\periodic_rd_generation.genblk1.periodic_rd_timer_r\[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.\rank_cntrl[0].rank_cntrl0\.\periodic_rd_generation.genblk1.periodic_rd_request_r\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.\maint_prescaler.maint_prescaler_r\[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.maint_prescaler_tick_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.\refresh_timer.refresh_timer_r\[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.\zq_cntrl.zq_timer.zq_timer_r\[19:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.\zq_cntrl.zq_request_logic.zq_request_r\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.\sr_cntrl.sre_request_logic.sre_request_r\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.\sr_cntrl.ckesr_timer.ckesr_timer_r[0]\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.\maintenance_request.upd_last_master_r\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.\maintenance_request.new_maint_rank_r\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.maint_req_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.maint_rank_r_lcl[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.maint_zq_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 20
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.maint_sre_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 22
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.maint_srx_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 11
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.app_sr_active_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.app_ref_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.app_ref_ack_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.app_zq_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.app_zq_ack_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.\periodic_read_request.upd_last_master_r\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.periodic_rd_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.\periodic_read_request.periodic_rd_r_cnt\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.\periodic_read_request.periodic_rd_grant_r[0]\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
--BPS-0730: Status: Reporting flip-flop (300 of 2044).
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.periodic_rd_rank_r_lcl[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.maint_ref_zq_wip_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.\maintenance_request.maint_grant_r\[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.\maintenance_request.maint_arb0\.last_master_r[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.\periodic_read_request.periodic_rd_arb0\.grant_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.rank_mach0.rank_common0.\periodic_read_request.periodic_rd_arb0\.last_master_r[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.req_data_buf_addr_r[4][4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_compare0.req_periodic_rd_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_compare0.req_cmd_r[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_compare0.rd_wr_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 12
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_compare0.req_bank_r_lcl[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_compare0.req_row_r_lcl[13:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_compare0.req_wr_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.req_priority_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.rb_hit_busy_r[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.row_hit_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_compare0.req_col_r[9][9:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.rank_busy_r[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_state0.bm_end_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_state0.act_wait_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 8
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_state0.col_wait_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 7
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_state0.ras_timer_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_state0.ras_timer_zero_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_state0.rtp_timer_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.pre_wait_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_state0.act_starve_limit_cntr_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_state0.demand_act_priority_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.act_this_rank_r[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_state0.req_bank_rdy_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_state0.starve_limit_cntr_r[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_state0.demand_priority_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_state0.demanded_prior_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_state0.phy_mc_ctl_full_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_state0.phy_mc_cmd_full_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_state0.ofs_rdy_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_state0.override_demand_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.wr_this_rank_r[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.rd_this_rank_r[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_queue0.q_entry_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_queue0.head_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_queue0.tail_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_queue0.idle_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 15
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_queue0.pass_open_bank_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_queue0.auto_pre_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_queue0.pre_bm_end_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_queue0.pre_passing_open_bank_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_queue0.ordered_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_queue0.rb_hit_busies_r_lcl[3][2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_queue0.order_q_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_queue0.q_has_rd_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_queue0.q_has_priority_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[0].bank0\.bank_queue0.wait_for_maint_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.req_data_buf_addr_r[9][4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_compare0.req_periodic_rd_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_compare0.req_cmd_r[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_compare0.rd_wr_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 12
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_compare0.req_bank_r_lcl[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_compare0.req_row_r_lcl[13:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_compare0.req_wr_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.req_priority_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.rb_hit_busy_r[1] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.row_hit_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_compare0.req_col_r[9][9:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.rank_busy_r[1] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_state0.bm_end_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_state0.act_wait_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 8
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_state0.col_wait_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 7
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_state0.ras_timer_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_state0.ras_timer_zero_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_state0.rtp_timer_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.pre_wait_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_state0.act_starve_limit_cntr_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_state0.demand_act_priority_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.act_this_rank_r[1] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_state0.req_bank_rdy_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_state0.starve_limit_cntr_r[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_state0.demand_priority_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_state0.demanded_prior_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_state0.phy_mc_ctl_full_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_state0.phy_mc_cmd_full_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_state0.ofs_rdy_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_state0.override_demand_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.wr_this_rank_r[1] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.rd_this_rank_r[1] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_queue0.q_entry_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_queue0.head_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_queue0.tail_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_queue0.idle_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 15
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_queue0.pass_open_bank_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_queue0.auto_pre_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_queue0.pre_bm_end_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_queue0.pre_passing_open_bank_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_queue0.ordered_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_queue0.rb_hit_busies_r_lcl[4][2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_queue0.order_q_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_queue0.q_has_rd_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_queue0.q_has_priority_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[1].bank0\.bank_queue0.wait_for_maint_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.req_data_buf_addr_r[14][4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_compare0.req_periodic_rd_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
--BPS-0730: Status: Reporting flip-flop (400 of 2044).
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_compare0.req_cmd_r[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_compare0.rd_wr_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 12
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_compare0.req_bank_r_lcl[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_compare0.req_row_r_lcl[13:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_compare0.req_wr_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.req_priority_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.rb_hit_busy_r[2] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.row_hit_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_compare0.req_col_r[9][9:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.rank_busy_r[2] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_state0.bm_end_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_state0.act_wait_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 8
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_state0.col_wait_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 7
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_state0.ras_timer_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_state0.ras_timer_zero_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_state0.rtp_timer_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.pre_wait_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_state0.act_starve_limit_cntr_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_state0.demand_act_priority_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.act_this_rank_r[2] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_state0.req_bank_rdy_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_state0.starve_limit_cntr_r[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_state0.demand_priority_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_state0.demanded_prior_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_state0.phy_mc_ctl_full_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_state0.phy_mc_cmd_full_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_state0.ofs_rdy_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_state0.override_demand_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.wr_this_rank_r[2] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.rd_this_rank_r[2] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_queue0.q_entry_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_queue0.head_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_queue0.tail_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_queue0.idle_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 15
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_queue0.pass_open_bank_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_queue0.auto_pre_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_queue0.pre_bm_end_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_queue0.pre_passing_open_bank_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_queue0.ordered_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_queue0.rb_hit_busies_r_lcl[5][2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_queue0.order_q_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_queue0.q_has_rd_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_queue0.q_has_priority_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[2].bank0\.bank_queue0.wait_for_maint_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.req_data_buf_addr_r[19][4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_compare0.req_periodic_rd_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_compare0.req_cmd_r[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_compare0.rd_wr_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 12
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_compare0.req_bank_r_lcl[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_compare0.req_row_r_lcl[13:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_compare0.req_wr_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.req_priority_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.rb_hit_busy_r[3] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.row_hit_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_compare0.req_col_r[9][9:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.rank_busy_r[3] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_state0.bm_end_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_state0.act_wait_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 8
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_state0.col_wait_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 7
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_state0.ras_timer_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_state0.ras_timer_zero_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_state0.rtp_timer_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.pre_wait_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_state0.act_starve_limit_cntr_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_state0.demand_act_priority_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.act_this_rank_r[3] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_state0.req_bank_rdy_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_state0.starve_limit_cntr_r[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_state0.demand_priority_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_state0.demanded_prior_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_state0.phy_mc_ctl_full_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_state0.phy_mc_cmd_full_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_state0.ofs_rdy_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_state0.override_demand_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.wr_this_rank_r[3] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.rd_this_rank_r[3] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_queue0.q_entry_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_queue0.head_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_queue0.tail_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_queue0.idle_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 15
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_queue0.pass_open_bank_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_queue0.auto_pre_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_queue0.pre_bm_end_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_queue0.pre_passing_open_bank_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_queue0.ordered_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_queue0.rb_hit_busies_r_lcl[6][2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_queue0.order_q_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_queue0.q_has_rd_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_queue0.q_has_priority_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.\bank_cntrl[3].bank0\.bank_queue0.wait_for_maint_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.accept_internal_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.bank_common0.accept_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.bank_common0.periodic_rd_cntr_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.bank_common0.periodic_rd_ack_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 11
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.was_wr type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.was_priority type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.bank_common0.maint_wip_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.bank_common0.\maint_controller.maint_hit_busies_r\[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.bank_common0.\maint_controller.maint_rdy_r1\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.bank_common0.\maint_controller.maint_srx_r1\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
--BPS-0730: Status: Reporting flip-flop (500 of 2044).
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.bank_common0.\generate_maint_cmds.send_cnt_r\[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.bank_common0.insert_maint_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 10
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.bank_common0.\rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r\[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0.granted_row_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0.\pre_4_1_1T_arb.granted_pre_r\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 26
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0.rnk_config_strobe_r[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0.rnk_config_valid_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0.granted_col_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0.sent_col_lcl_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0.insert_maint_r1_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 30
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0.sent_row_or_maint_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0.grant_row_r_lcl[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0.row_arb0.last_master_r[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0.\pre_4_1_1T_arb.grant_pre_r_lcl\[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0.\pre_4_1_1T_arb.pre_arb0\.last_master_r[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0.grant_config_r_lcl[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0.config_arb0.last_master_r[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0.grant_col_r_lcl[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_row_col0.col_arb0.last_master_r[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_select0.cke_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_select0.\col_mux.col_periodic_rd_r\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_select0.\col_mux.col_rmw_r\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_select0.\col_mux.col_size_r\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_select0.\col_mux.col_data_buf_addr_r\[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_select0.col_rd_wr_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_select0.rnk_config_r[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_select0.\genblk12.mc_aux_out_r\[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_select0.\genblk12.mc_aux_out_r_1\[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.bank_mach0.arb_mux0.arb_select0.\genblk12.mc_aux_out_r_2\[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0.offset_r1[0] type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0.col_rd_wr_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0.offset_r2[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0.col_rd_wr_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0.sent_col_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0.sent_col_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0.\delay_wr_data_cntrl_eq_1.col_wr_data_buf_addr_r\[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0.\read_fifo.head_r\[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 13
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0.\read_fifo.tail_r\[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0.\read_fifo.fifo_out_data_r\[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0.\read_fifo.fifo_ram[0].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0.\read_fifo.fifo_ram[0].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0.\read_fifo.fifo_ram[0].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0.\read_fifo.fifo_ram[0].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0.\read_fifo.fifo_ram[1].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0.\read_fifo.fifo_ram[1].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0.\read_fifo.fifo_ram[1].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.mc0.col_mach0.\read_fifo.fifo_ram[1].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.parity[3:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.byte_sel_data_map[95:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 7
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.fine_delay_mod[29:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.fine_delay_sel_r type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 8
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.phy_ctl_wd_i1[31:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.phy_ctl_wr_i1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.phy_ctl_wd_i2[31:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.phy_ctl_wr_i2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.data_offset_1_i1[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.data_offset_1_i2[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.data_offset_2_i1[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.data_offset_2_i2[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_0\.rd_ptr[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_0\.rd_ptr_timing[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_0\.my_empty[8:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_0\.wr_ptr[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_0\.wr_ptr_timing[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_0\.my_full[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_0\.entry_cnt[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_1\.rd_ptr[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_1\.rd_ptr_timing[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_1\.my_empty[8:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_1\.wr_ptr[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_1\.wr_ptr_timing[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_1\.my_full[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_1\.entry_cnt[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_2\.rd_ptr[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_2\.rd_ptr_timing[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_2\.my_empty[8:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_2\.wr_ptr[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_2\.wr_ptr_timing[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_2\.my_full[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.\genblk24.phy_ctl_pre_fifo_2\.entry_cnt[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.rst_auxout_r type set Dff Data Clock Domain: sys_clock_group Clock Pin's Domain:  Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.rst_auxout_rr type set Dff Data Clock Domain:  Clock Pin's Domain:  Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.rst_auxout type set Dff Data Clock Domain:  Clock Pin's Domain:  Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.mcGo_r[15:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.aux_out[3:0] type reset Dff register Data Clock Domain:  Clock Pin's Domain:  Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.rst_out_w[0] type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.rst_primitives type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.A_rst_primitives type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 34
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.B_rst_primitives type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 34
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.C_rst_primitives type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 43
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.D_rst_primitives type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 43
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.rclk_delay[31:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.mcGo_w[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.po_coarse_overflow_w[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.po_fine_overflow_w[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.po_counter_read_val_w[0][8:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.pi_fine_overflow_w[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.pi_counter_read_val_w[0][5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.pi_phase_locked_w[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.pi_dqs_found_w[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
--BPS-0730: Status: Reporting flip-flop (600 of 2044).
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.pi_dqs_out_of_range_w[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\.ififo_rst type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\.ofifo_rst type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 44
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.rd_ptr[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.rd_ptr_timing[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.my_empty[8:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 8
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.wr_ptr[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.wr_ptr_timing[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.my_full[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.entry_cnt[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\.ddr_byte_group_io.rst_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\.ddr_byte_group_io.rst_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\.ddr_byte_group_io.rst_r3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\.ddr_byte_group_io.rst_r4 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\.ddr_byte_group_io.idelay_ld_rst type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_A.ddr_byte_lane_A\.ddr_byte_group_io.fine_delay_r[29:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\.ififo_rst type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\.ofifo_rst type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 44
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.rd_ptr[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.rd_ptr_timing[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.my_empty[8:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 8
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.wr_ptr[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.wr_ptr_timing[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.my_full[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.entry_cnt[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\.ddr_byte_group_io.rst_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\.ddr_byte_group_io.rst_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\.ddr_byte_group_io.rst_r3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\.ddr_byte_group_io.rst_r4 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\.ddr_byte_group_io.idelay_ld_rst type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_B.ddr_byte_lane_B\.ddr_byte_group_io.fine_delay_r[29:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.ififo_rst type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 17
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.ofifo_rst type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 44
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.rd_data_r[79:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.if_empty_r[3:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 21
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo\.my_empty[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 35
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo\.my_full[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 48
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo\.rd_ptr[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 14
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo\.rd_ptr_timing[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 13
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo\.wr_ptr[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 15
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.rd_ptr[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.rd_ptr_timing[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.my_empty[8:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 8
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.wr_ptr[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.wr_ptr_timing[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.my_full[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.entry_cnt[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.ddr_byte_group_io.rst_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.ddr_byte_group_io.rst_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.ddr_byte_group_io.rst_r3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.ddr_byte_group_io.rst_r4 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.ddr_byte_group_io.idelay_ld_rst type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_C.ddr_byte_lane_C\.ddr_byte_group_io.fine_delay_r[29:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.ififo_rst type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 17
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.ofifo_rst type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 44
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.rd_data_r[79:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.if_empty_r[3:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 21
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo\.my_empty[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 35
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo\.my_full[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 48
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo\.rd_ptr[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 14
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo\.rd_ptr_timing[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 13
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.\dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo\.wr_ptr[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 15
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.rd_ptr[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.rd_ptr_timing[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.my_empty[8:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 8
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.wr_ptr[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.wr_ptr_timing[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.my_full[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.\of_pre_fifo_gen.u_ddr_of_pre_fifo\.entry_cnt[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.ddr_byte_group_io.rst_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.ddr_byte_group_io.rst_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.ddr_byte_group_io.rst_r3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.ddr_byte_group_io.rst_r4 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.ddr_byte_group_io.idelay_ld_rst type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy.\ddr_phy_4lanes_0.u_ddr_phy_4lanes\.\ddr_byte_lane_D.ddr_byte_lane_D\.ddr_byte_group_io.fine_delay_r[29:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.if_empty_reg type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.pi_stg2_en_reg type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.phy_init_data_sel type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 25
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.wrlvl_final_mux type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 13
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.phy_if_reset type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.dbg_pi_f_inc_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.dbg_pi_f_en_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.dbg_sel_pi_incdec_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.dbg_po_f_inc_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.dbg_po_f_stg23_sel_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.dbg_po_f_en_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.dbg_sel_po_incdec_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.tempmon_pi_f_inc_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.tempmon_pi_f_en_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.tempmon_sel_pi_incdec_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ck_addr_cmd_delay_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ck_addr_cmd_delay_done_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ck_addr_cmd_delay_done_r3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ck_addr_cmd_delay_done_r4 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ck_addr_cmd_delay_done_r5 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ck_addr_cmd_delay_done_r6 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.byte_sel_cnt[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ctl_lane_sel[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.calib_in_common type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 249
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.calib_sel[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
--BPS-0730: Status: Reporting flip-flop (700 of 2044).
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.calib_zero_inputs type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.calib_zero_ctrl type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.rdlvl_stg1_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.prbs_rdlvl_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.reset_if_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.reset_if_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.reset_if_r3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.reset_if_r4 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.reset_if_r5 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.reset_if_r6 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.reset_if_r7 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.reset_if_r8 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.reset_if_r9 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.reset_if type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.idelay_ce_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.idelay_ce_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.idelay_inc_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.idelay_inc_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.calib_tap_req type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.calib_device_temp[11:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.skip_cal_tempmon_samp_en type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_prbs_gen.phy_if_empty_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_prbs_gen.sample_cnt_r[6:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_prbs_gen.reseed_prbs_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_prbs_gen.lfsr_q[64:1] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_prbs_gen.rd_addr[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 574
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_prbs_gen.dout_o[15:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_prbs_gen.prbs_ignore_first_byte_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_prbs_gen.prbs_ignore_last_bytes_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_prbs_gen.sel[15:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.complex_act_start type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.prbs_rdlvl_done_pulse type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wrcal_final_chk type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.rdlvl_stg1_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 12
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.prbs_rdlvl_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.prbs_rdlvl_done_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.prbs_rdlvl_done_r3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wrcal_resume_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 7
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.wrcal_sanity_chk type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.mpr_end_if_reset type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.calib_writes type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.wrcal_rd_wait type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.init_complete_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.init_complete_r_timing type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.init_complete_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.init_complete_r1_timing type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.init_complete_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.calib_complete type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 14
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_oclkdelay_calib_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.complex_ocal_reset_rd_addr type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_ocal_wr_start type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.calib_tap_inc_start type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.calib_tap_inc_done_r1 type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.calib_tap_end_if_reset type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.pi_phaselock_start type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.rdlvl_last_byte_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.prbs_last_byte_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.rdlvl_start_dly0_r[15:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wrcal_start_dly_r[15:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.oclkdelay_start_dly_r[15:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.prech_done_dly_r[15:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.oclkdelay_calib_start_int type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 14
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.ocal_last_byte_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.oclkdelay_ref_cnt[12:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.oclkdelay_int_ref_req type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.ocal_act_wait_cnt[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.oclk_calib_resume_level type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_rdlvl_int_ref_req type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.ext_int_ref_req type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.prech_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 26
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.prech_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.prech_done_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.prech_done_r3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.mpr_rdlvl_start type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.phy_if_empty_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.prbs_gen_clk_en type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.prbs_gen_oclk_clk_en type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.rdlvl_stg1_start type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.rdlvl_stg1_start_int type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.rdlvl_start_pre type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.prbs_rdlvl_start type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.pi_dqs_found_start type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.wrcal_start type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.oclkdelay_calib_start type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.pi_dqs_found_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 18
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wrlvl_final_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.wrlvl_final_if_rst type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wrlvl_odt_ctl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.enable_wrlvl_cnt[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wrlvl_odt type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wrlvl_active type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wr_level_dqs_asrt type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 26
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.dqs_asrt_cnt[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.wrlvl_start type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.wl_sm_start type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 49
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wrlvl_active_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wr_level_dqs_asrt_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wrlvl_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wrlvl_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wrlvl_rank_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
--BPS-0730: Status: Reporting flip-flop (800 of 2044).
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wrlvl_rank_done_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wrlvl_rank_done_r3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wrlvl_rank_done_r4 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wrlvl_rank_done_r5 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wrlvl_rank_done_r6 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wrlvl_rank_done_r7 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wrlvl_rank_cntr[2:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.prech_req_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.prech_req_posedge_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 16
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.prech_pending_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.mask_lim_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_mask_lim_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.cnt_cmd_r[6:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.cnt_cmd_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 31
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.cnt_cmd_done_m7_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.cnt_wait[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.cnt_wrcal_rd type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.temp_lmr_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.temp_wrcal_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.tg_timer_go type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.tg_timer[13:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.tg_timer_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.no_rst_tg_mc type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.detect_pi_found_dqs type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.cnt_pwron_ce_r[9:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.pwron_ce_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.cnt_pwron_r[8:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.cnt_pwron_reset_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.cnt_pwron_cke_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 26
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.cnt_pwron_cke_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.phy_reset_n type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.cnt_txpr_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.cnt_txpr_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.cnt_init_pre_wait_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.cnt_init_pre_wait_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.cnt_dllk_zqinit_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.cnt_dllk_zqinit_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.cnt_init_mr_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 11
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.cnt_init_mr_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.ddr2_pre_flag_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.ddr2_refresh_flag_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.cnt_init_af_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.cnt_init_af_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.reg_ctrl_cnt_r[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 10
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.stg1_wr_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 24
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.rnk_ref_cnt type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.num_refresh[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.init_state_r[6:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 76
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.init_state_r1[6:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.mem_init_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 7
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.phy_write_calib type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.read_calib_int type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.read_calib_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.phy_read_calib type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.pi_calib_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.pi_calib_rank_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.pi_phaselock_timer[13:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.ddr3_lm_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.pi_dqs_found_rank_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.pi_phase_locked_all_r1 type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.pi_phase_locked_all_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.pi_phase_locked_all_r3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.pi_phase_locked_all_r4 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.pi_dqs_found_all_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.pi_calib_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 32
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.chip_cnt_r[1:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 21
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.phy_int_cs_n[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.burst_addr_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.stg1_wr_rd_cnt[8:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 14
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wr_victim_inc type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 8
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.reset_rd_addr_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 16
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_row_cnt[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_row_cnt_ocal[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_odt_ext type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wr_victim_sel[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wr_victim_sel_ocal[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.victim_sel[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.victim_byte_cnt[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_row0_wr_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 7
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_row1_wr_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 13
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_row0_rd_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 10
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_row0_rd_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_row1_rd_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_row1_rd_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_row1_rd_cnt[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_byte_rd_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 8
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_byte_rd_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.complex_ocal_num_samples_inc type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.complex_wr_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_wait_cnt[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_num_reads[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 10
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_num_reads_dec[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_address[13:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_oclkdelay_calib_start_int type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_oclkdelay_calib_start_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_oclkdelay_calib_start_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.complex_oclkdelay_calib_start type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_num_writes[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 11
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_num_writes_dec[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.complex_sample_cnt_inc_ocal type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
--BPS-0730: Status: Reporting flip-flop (900 of 2044).
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.complex_sample_cnt_inc type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_sample_cnt_inc_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_sample_cnt_inc_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.complex_ocal_ref_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.complex_ocal_odt_ext type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.oclk_wr_cnt[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wrcal_wr_cnt[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.num_reads[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.wrcal_reads[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.new_burst_r type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.rdlvl_wr_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.calib_wrdata_en type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.extend_cal_pat type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.cnt_init_data_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.first_rdlvl_pat_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 129
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.first_wrcal_pat_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 129
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.phy_wrdata[127:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.phy_ras_n[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.phy_cas_n[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.phy_we_n[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.calib_cmd[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.calib_data_offset_0[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.calib_data_offset_1[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.calib_data_offset_2[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.calib_cas_slot[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.calib_ctl_wren type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.calib_cmd_wren type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.calib_seq[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.mr2_r[0][1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.mr1_r[0][2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.mr2_r[1][1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.mr1_r[1][2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.mr2_r[2][1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.mr1_r[2][2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.mr2_r[3][1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.mr1_r[3][2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.tmp_mr2_r[0][1][7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.tmp_mr1_r[0][2][11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.phy_tmp_cs1_r[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.phy_tmp_odt_r[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.phy_tmp_odt_r1[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.calib_cke[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.calib_odt[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_init.phy_data_full_r type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.phy_address[55:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.phy_bank[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.po_stg2_wrcal_cnt[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 11
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.wrlvl_byte_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.wrcal_sanity_chk_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 24
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.rd_mux_sel_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 16
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.mux_rd_rise0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.mux_rd_fall0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.mux_rd_rise1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.mux_rd_fall1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.mux_rd_rise2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.mux_rd_fall2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.mux_rd_rise3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.mux_rd_fall3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.pat_match_fall0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.wrcal_prech_req type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise0_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall0_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise1_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall1_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise2_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall2_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise3_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall3_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise0_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall0_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise1_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall1_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise2_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall2_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise3_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall3_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise0_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall0_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise1_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall1_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise2_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall2_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise3_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall3_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise0_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall0_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise1_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall1_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise2_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall2_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise3_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall3_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise0_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall0_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise1_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall1_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise2_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall2_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise3_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall3_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
--BPS-0730: Status: Reporting flip-flop (1000 of 2044).
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise0_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall0_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise1_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall1_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise2_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall2_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise3_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall3_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise0_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall0_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise1_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall1_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise2_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall2_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise3_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall3_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise0_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall0_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise1_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall1_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise2_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall2_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_rise3_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.sr_fall3_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.rd_active_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.rd_active_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.rd_active_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.rd_active_r3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.rd_active_r4 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.rd_active_r5 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.pat_match_rise1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.pat_match_fall1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.pat_match_rise2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.pat_match_fall2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.pat_match_rise3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.pat_match_fall3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early1_match_fall0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.pat_match_rise0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early1_match_rise1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early1_match_fall1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early1_match_rise2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early1_match_fall2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early1_match_rise3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early1_match_fall3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early2_match_fall0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early1_match_rise0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early2_match_rise1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early2_match_fall1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early2_match_rise2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early2_match_fall2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early2_match_rise3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early2_match_fall3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early2_match_rise0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.pat_match_rise0_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.pat_match_fall0_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.pat_match_rise1_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.pat_match_fall1_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.pat_match_rise2_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.pat_match_fall2_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.pat_match_rise3_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.pat_match_fall3_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.pat_data_match_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 8
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.pat_data_match_valid_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early1_match_rise0_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early1_match_fall0_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early1_match_rise1_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early1_match_fall1_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early1_match_rise2_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early1_match_fall2_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early1_match_rise3_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early1_match_fall3_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early1_data_match_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 8
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early2_match_rise0_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early2_match_fall0_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early2_match_rise1_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early2_match_fall1_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early2_match_rise2_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early2_match_fall2_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early2_match_rise3_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early2_match_fall3_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early2_data_match_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 8
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.wrcal_pat_resume_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.wrcal_pat_resume_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.wrcal_pat_resume type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.tap_inc_wait_cnt[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.not_empty_wait_cnt[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.cal2_state_r1[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.wrcal_dqs_cnt_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 21
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.cal2_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 18
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.cal2_prech_req_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.cal2_state_r[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 276
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.wrcal_pat_err type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 15
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.wrcal_pat_resume_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 17
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.wrcal_act_req type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.cal2_if_reset type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 18
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.temp_wrcal_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 7
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.wrlvl_byte_redo type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 67
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.early1_data type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 21
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.early2_data type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 21
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.idelay_ld type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 39
--BPS-0730: Status: Reporting flip-flop (1100 of 2044).
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.idelay_ld_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 25
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.pat1_detect type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 15
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.early1_detect type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 15
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.wrcal_sanity_chk_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 23
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.wrcal_sanity_chk_err type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 16
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.u_ddr_phy_wrcal.cal2_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.wrcal_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 141
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.phy_ctl_ready_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.phy_ctl_ready_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.phy_ctl_ready_r3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.phy_ctl_ready_r4 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.phy_ctl_ready_r5 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.phy_ctl_ready_r6 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.wrlvl_byte_redo_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.wrlvl_final_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.wrlvl_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.wrlvl_tap_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.wait_cnt[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.po_rdval_cnt[8:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.po_cnt_dec type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 12
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.po_dec_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.dqs_po_dec_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.wr_level_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.wr_level_done_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.wr_level_done_r3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.wr_level_done_r4 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.wr_level_done_r5 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 33
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.wl_po_fine_cnt[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.done_dqs_dec type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.wrlvl_byte_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 10
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.wl_corse_cnt[0][0][2][5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.wl_dqs_tap_count_r[0][0][5][11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.add_smallest[0][5][11:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.add_largest[0][5][11:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.smallest[0][5][11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.largest[0][5][11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.final_val[0][5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.final_val[1][5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.dqs_po_stg2_f_incdec type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.dqs_po_en_stg2_f type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.dqs_wl_po_stg2_c_incdec type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.dqs_wl_po_en_stg2_c type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.rd_data_rise_wl_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.rd_data_previous_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.stable_cnt[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.flag_ck_negedge type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.flag_init type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.rd_data_edge_detect_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.wr_level_start_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.incdec_wait_cnt[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.wrlvl_err type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 41
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.wr_level_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 36
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.wrlvl_rank_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 33
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.dqs_count_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 58
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.dq_cnt_inc type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 47
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.rank_cnt_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 36
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.wl_state_r[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 706
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.wl_state_r1[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.inhibit_edge_detect_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 33
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.wl_edge_detect_valid_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 47
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.wl_tap_count_r[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 43
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.fine_dec_cnt[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 39
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.corse_cnt[0][2][5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 23
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.dual_rnk_dec type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 35
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.fast_cal_fine_cnt[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.fast_cal_coarse_cnt[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.final_corse_dec type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 31
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_wrlvl\.wrlvl_redo_corse_inc[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 37
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.wl_po_coarse_cnt[5:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay\.wait_cnt_r[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay\.po_cnt_inc type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay\.po_cnt_dec type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.cmd_po_stg2_f_incdec type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.cmd_po_en_stg2_f type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.cmd_po_stg2_c_incdec type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.cmd_po_en_stg2_c type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay\.delay_cnt_r[5:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay\.delaydec_cnt_r[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ctl_lane_cnt[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay\.delay_dec_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay\.delay_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay\.delay_done_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay\.delay_done_r3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay\.delay_done_r4 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 10
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.pi_dqs_found_all_bank[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 18
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.pi_dqs_found_any_bank[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.pi_dqs_found_all_bank_r[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.pi_dqs_found_any_bank_r[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.detect_rd_cnt[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.rst_dqs_find_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.rst_dqs_find_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.fine_adjust type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 19
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.ctl_lane_cnt[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 19
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.fine_adj_state_r[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 295
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.fine_adjust_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 17
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ck_po_stg2_f_indec type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 13
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ck_po_stg2_f_en type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 13
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.rst_dqs_find type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 22
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.init_dec_cnt[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 20
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.dec_cnt[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 23
--BPS-0730: Status: Reporting flip-flop (1200 of 2044).
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.inc_cnt[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 33
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.init_dec_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 20
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.final_dec_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 23
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.first_fail_detect type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 25
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.second_fail_detect type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 21
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.first_fail_taps[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 21
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.second_fail_taps[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 21
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.stable_pass_cnt[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 19
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.dqs_found_prech_req type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 24
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.dqs_found_start_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.rnk_cnt_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 16
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.init_dqsfound_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.rank_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.pi_dqs_found_lanes_r1[3:0] type Dff register Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.pi_dqs_found_lanes_r2[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.pi_dqs_found_lanes_r3[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.init_dqsfound_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.init_dqsfound_done_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 7
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.init_dqsfound_done_r3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.init_dqsfound_done_r4 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.init_dqsfound_done_r5 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.rank_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.dqsfound_retry_r1 type Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.dqs_found_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 28
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.rd_byte_data_offset[0][5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 8
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.pi_rst_stg1_cal_r[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.pi_rst_stg1_cal_r1[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.retry_cnt[9:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.pi_dqs_found_err_r[0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.rst_stg1_cal type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 13
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.final_do_max[0][5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.final_do_index[0][2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.final_data_offset[0][5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr\.final_data_offset_mc[0][5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.pi_dqs_found_err type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.dbg_cpt_first_edge_taps[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.dbg_cpt_second_edge_taps[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.rdlvl_stg1_done_int_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.rdlvl_stg1_done_int_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.rdlvl_stg1_done_int_r3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.rdlvl_last_byte_done_int_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.rdlvl_last_byte_done_int_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.rdlvl_last_byte_done_int_r3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.rdlvl_assrt_common type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.rd_mux_sel_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 16
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mux_rd_rise0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mux_rd_fall0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mux_rd_rise1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mux_rd_fall1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mux_rd_rise2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mux_rd_fall2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mux_rd_rise3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mux_rd_fall3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_match_fall0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mpr_rd_rise0_prev_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mpr_rd_fall0_prev_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mpr_rd_rise1_prev_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mpr_rd_fall1_prev_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mpr_rd_rise2_prev_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mpr_rd_fall2_prev_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mpr_rd_rise3_prev_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mpr_rd_fall3_prev_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.stable_idel_cnt[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.inhibit_edge_detect_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_mpr_pat_detect_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mux_rd_valid_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 66
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.dqs_po_dec_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.dqs_po_dec_done_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.fine_dly_dec_done_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.fine_dly_dec_done_r3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.fine_dly_dec_done_r4 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.pi_fine_dly_dec_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.wait_cnt_r[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pi_rdval_cnt[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pi_cnt_dec type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 10
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.fine_dly_dec_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pi_en_stg2_f_timing type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pi_stg2_f_incdec_timing type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.rdlvl_pi_stg2_f_en type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.rdlvl_pi_stg2_f_incdec type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.done_cnt[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.regl_rank_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pi_stg2_load_timing type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pi_stg2_reg_l_timing[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.pi_stg2_load type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 8
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.pi_stg2_reg_l[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.regl_rank_cnt[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.regl_dqs_cnt[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.regl_dqs_cnt_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.dlyce_dq_r[15:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.dlyinc_dq_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 20
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.dlyval_dq_reg_r[0][0][4][79:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.dlyval_dq[79:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.cal1_wait_cnt_en_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.cal1_wait_cnt_r[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.cal1_wait_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 95
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.rdlvl_prech_req type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise0_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall0_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise1_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
--BPS-0730: Status: Reporting flip-flop (1300 of 2044).
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall1_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise2_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall2_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise3_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall3_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise0_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall0_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise1_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall1_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise2_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall2_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise3_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall3_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise0_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall0_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise1_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall1_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise2_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall2_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise3_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall3_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise0_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall0_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise1_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall1_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise2_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall2_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise3_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall3_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise0_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall0_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise1_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall1_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise2_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall2_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise3_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall3_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise0_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall0_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise1_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall1_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise2_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall2_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise3_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall3_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise0_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall0_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise1_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall1_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise2_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall2_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise3_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall3_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise0_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall0_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise1_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall1_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise2_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall2_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_rise3_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_fall3_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat0_match_fall0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat0_match_rise1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat0_match_fall1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat0_match_rise2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat0_match_fall2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat0_match_rise3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat0_match_fall3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat1_match_rise0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat1_match_fall0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat1_match_rise1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat1_match_fall1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat1_match_rise2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat1_match_fall2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat1_match_rise3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat1_match_fall3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat0_match_rise1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat0_match_fall1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat0_match_rise2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat0_match_fall2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat0_match_rise3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat0_match_fall3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat1_match_fall0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat0_match_rise0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat1_match_rise1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat1_match_fall1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat1_match_rise2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat1_match_fall2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat1_match_rise3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat1_match_fall3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat1_match_rise0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat0_match_rise0_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat0_match_fall0_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat0_match_rise1_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat0_match_fall1_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat0_match_rise2_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat0_match_fall2_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat0_match_rise3_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat0_match_fall3_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat0_data_match_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
--BPS-0730: Status: Reporting flip-flop (1400 of 2044).
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat1_match_rise0_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat1_match_fall0_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat1_match_rise1_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat1_match_fall1_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat1_match_rise2_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat1_match_fall2_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat1_match_rise3_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat1_match_fall3_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat1_data_match_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat_data_match_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat0_match_rise0_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat0_match_fall0_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat0_match_rise1_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat0_match_fall1_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat0_match_rise2_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat0_match_fall2_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat0_match_rise3_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat0_match_fall3_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat0_data_match_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat1_match_rise0_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat1_match_fall0_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat1_match_rise1_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat1_match_fall1_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat1_match_rise2_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat1_match_fall2_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat1_match_rise3_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat1_match_fall3_and_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat1_data_match_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.rdlvl_stg1_start_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mpr_rdlvl_done_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mpr_rdlvl_done_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mpr_rdlvl_start_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.cnt_shift_r[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_valid_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mpr_valid_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.store_sr_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise0_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall0_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise1_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall1_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise2_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall2_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise3_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall3_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise0_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall0_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise1_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall1_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise2_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall2_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise3_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall3_r[0][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise0_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall0_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise1_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall1_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise2_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall2_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise3_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall3_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise0_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall0_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise1_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall1_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise2_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall2_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise3_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall3_r[1][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise0_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall0_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise1_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall1_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise2_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall2_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise3_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall3_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise0_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall0_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise1_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall1_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise2_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall2_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise3_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall3_r[2][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise0_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall0_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise1_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall1_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise2_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall2_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise3_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall3_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise0_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall0_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise1_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall1_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise2_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall2_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise3_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall3_r[3][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
--BPS-0730: Status: Reporting flip-flop (1500 of 2044).
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise0_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall0_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise1_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall1_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise2_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall2_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise3_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall3_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise0_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall0_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise1_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall1_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise2_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall2_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise3_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall3_r[4][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise0_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall0_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise1_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall1_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise2_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall2_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise3_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall3_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise0_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall0_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise1_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall1_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise2_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall2_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise3_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall3_r[5][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise0_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall0_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise1_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall1_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise2_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall2_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise3_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall3_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise0_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall0_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise1_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall1_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise2_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall2_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise3_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall3_r[6][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise0_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall0_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise1_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall1_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise2_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall2_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_rise3_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_fall3_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise0_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall0_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise1_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall1_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise2_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall2_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_rise3_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_fall3_r[7][0] type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_valid_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.sr_valid_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mpr_valid_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mpr_valid_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_match_cyc2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_match_cyc2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_diff_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_diff_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 10
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_match_rise1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_match_fall1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_match_fall2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_match_rise0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_match_rise3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_match_fall3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.old_sr_match_rise2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_match_rise1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_match_fall1_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_match_fall2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_match_rise0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_match_rise3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_match_fall3_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_match_rise2_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pat0_match_fall0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.prev_sr_match_fall0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.samp_edge_cnt0_en_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 25
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.samp_edge_cnt0_r[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.samp_edge_cnt1_en_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 12
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.samp_edge_cnt1_r[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.samp_cnt_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 81
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pb_cnt_eye_size_r[0][4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pb_cnt_eye_size_r[1][4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pb_cnt_eye_size_r[2][4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pb_cnt_eye_size_r[3][4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pb_cnt_eye_size_r[4][4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pb_cnt_eye_size_r[5][4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pb_cnt_eye_size_r[6][4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
--BPS-0730: Status: Reporting flip-flop (1600 of 2044).
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pb_found_edge_last_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pb_cnt_eye_size_r[7][4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pb_last_tap_jitter_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pb_detect_edge_done_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 12
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pb_found_stable_eye_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pb_found_edge_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.pb_found_first_edge_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.detect_edge_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 64
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.found_edge_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 26
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.found_edge_all_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 12
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.found_stable_eye_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 14
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.found_stable_eye_last_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat0_match_rise0_r[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idelay_tap_cnt_slice_r[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idelay_tap_cnt_r[0][0][4][9:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idelay_tap_limit_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 13
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.tap_cnt_cpt_r[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 16
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.tap_limit_cpt_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 40
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.cal1_cnt_cpt_timing_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.rdlvl_dqs_tap_cnt_r[0][0][5][11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_tap_cnt_dq_pb_r[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_tap_limit_dq_pb_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 13
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.cal1_state_r1[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.cal1_state_r2[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.cal1_state_r3[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.cal1_cnt_cpt_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 18
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.cal1_dlyce_cpt_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 8
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.cal1_dlyinc_cpt_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 7
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.cal1_dq_idel_ce type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 11
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.cal1_dq_idel_inc type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 11
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.cal1_prech_req_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.cal1_state_r[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 354
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.cnt_idel_dec_cpt_r[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 23
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.found_first_edge_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 85
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.found_second_edge_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 84
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.right_edge_taps_r[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 13
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.first_edge_taps_r[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.new_cnt_cpt_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 7
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.rdlvl_stg1_done_int type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 170
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.rdlvl_stg1_err type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 65
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.second_edge_taps_r[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.store_sr_req_pulsed_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.store_sr_req_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.rnk_cnt_r[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 23
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.rdlvl_rank_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 65
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_dec_cnt[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 22
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.rdlvl_last_byte_done_int type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 69
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_pat_detect_valid_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 77
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mpr_rank_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 64
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.mpr_last_byte_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 64
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.idel_adj_inc type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 71
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mpr_rdlvl_done_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 94
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.mpr_dec_cpt_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 80
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.rdlvl_pi_incdec type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 59
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.cal1_dlyce_dq_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 72
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.\ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl\.cal1_dlyinc_dq_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 70
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.calib_complete_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.sample_en_cnt[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.tempmon_done type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.tempmon_state[10:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 21
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.pi_f_inc type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.pi_f_dec type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.four_inc_max_limit[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.three_inc_max_limit[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.two_inc_max_limit[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.one_inc_max_limit[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.neutral_max_limit[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.one_dec_max_limit[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.two_dec_max_limit[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.three_dec_max_limit[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.three_inc_min_limit[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.two_inc_min_limit[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.one_inc_min_limit[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.neutral_min_limit[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.one_dec_min_limit[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.two_dec_min_limit[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.three_dec_min_limit[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.four_dec_min_limit[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.device_temp_init[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.tempmon_init_complete type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.tempmon_sample_en_101 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.tempmon_sample_en_102 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.device_temp_101[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 18
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.device_temp_capture_102[11:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.temp_cmp_four_inc_max_102 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.temp_cmp_three_inc_max_102 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.temp_cmp_two_inc_max_102 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.temp_cmp_one_inc_max_102 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.temp_cmp_neutral_max_102 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.temp_cmp_one_dec_max_102 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.temp_cmp_two_dec_max_102 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.temp_cmp_three_dec_max_102 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.temp_cmp_three_inc_min_102 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.temp_cmp_two_inc_min_102 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.temp_cmp_one_inc_min_102 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.temp_cmp_neutral_min_102 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.temp_cmp_one_dec_min_102 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.temp_cmp_two_dec_min_102 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.temp_cmp_three_dec_min_102 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.temp_cmp_four_dec_min_102 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
--BPS-0730: Status: Reporting flip-flop (1700 of 2044).
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_calib_top.ddr_phy_tempmon_0.update_temp_102 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 16
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_cmd0.app_rdy_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 102
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_cmd0.app_addr_r1[27:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_cmd0.app_addr_r2[27:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_cmd0.app_cmd_r1[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_cmd0.app_cmd_r2[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_cmd0.app_sz_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_cmd0.app_sz_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_cmd0.app_hi_pri_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_cmd0.app_hi_pri_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_cmd0.app_en_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_cmd0.app_en_r2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.app_wdf_data_r1[127:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.app_wdf_mask_r1[15:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.app_wdf_wren_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.app_wdf_end_r1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.rd_data_indx_r[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.rd_data_upd_indx_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 7
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.data_buf_addr_cnt_r[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 66
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.app_wdf_rdy_r_copy1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.app_wdf_rdy_r_copy2 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 146
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.app_wdf_rdy_r_copy3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.app_wdf_rdy_r_copy4 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.wr_data_indx_r[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 66
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_data_control.wb_wr_data_addr_r\[4:1] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_data_control.wb_wr_data_addr0_r\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\occupied_counter.occ_cnt\[15:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.app_wdf_rdy_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 147
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\wr_req_counter.wr_req_cnt_r\[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.wr_buf_out_data[143:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\pointer_ram.rams[0].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\pointer_ram.rams[0].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\pointer_ram.rams[0].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\pointer_ram.rams[0].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\pointer_ram.rams[1].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\pointer_ram.rams[1].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\pointer_ram.rams[1].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\pointer_ram.rams[1].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[0].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[0].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[0].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[0].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[1].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[1].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[1].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[1].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[2].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[2].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[2].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[2].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[3].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[3].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[3].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[3].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[4].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[4].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[4].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[4].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[5].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[5].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[5].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[5].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[6].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[6].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[6].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[6].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[7].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[7].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[7].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[7].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[8].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[8].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[8].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[8].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[9].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[9].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[9].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[9].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[10].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[10].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[10].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[10].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[11].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[11].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[11].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[11].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[12].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[12].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[12].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[12].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[13].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[13].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[13].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[13].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[14].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[14].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[14].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[14].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[15].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[15].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
--BPS-0730: Status: Reporting flip-flop (1800 of 2044).
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[15].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[15].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[16].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[16].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[16].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[16].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[17].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[17].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[17].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[17].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[18].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[18].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[18].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[18].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[19].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[19].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[19].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[19].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[20].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[20].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[20].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[20].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[21].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[21].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[21].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[21].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[22].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[22].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[22].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[22].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[23].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[23].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[23].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_wr_data0.\write_buffer.wr_buffer_ram[23].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.ram_init_done_r_lcl type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 21
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.rd_buf_indx_r[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 10
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.status_ram.status_ram_wr_addr_r\[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 13
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.status_ram.wr_status_r1\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.status_ram.status_ram_wr_data_r\[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.status_ram.rd_buf_we_r1\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 256
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buf_indx_copy_r\[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2112
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.app_rd_data_valid type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4130
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.app_rd_data_end type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.app_rd_data[127:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.app_rd_data_valid_copy\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.occ_cnt_r\[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_data_buf_addr_r_lcl\[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.status_ram.RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.status_ram.RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.status_ram.RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.status_ram.RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[0].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[1].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[2].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[3].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[4].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[5].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[6].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[7].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[8].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[9].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[10].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[11].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
--BPS-0730: Status: Reporting flip-flop (1900 of 2044).
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[12].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[13].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[14].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[15].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[16].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[17].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[18].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[19].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[20].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0\.mem_a[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0\.mem_b[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0\.mem_c[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_ui_top.ui_rd_data0.\not_strict_mode.rd_buf.rd_buffer_ram[21].RAM32M0\.mem_d[63:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.areset_d1 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 147
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.mc_init_complete_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_register_slice_d1.reset type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_register_slice_d3.reset type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 0
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_aw_channel_0.axvalid type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_aw_channel_0.axid[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_aw_channel_0.axlen[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_aw_channel_0.axqos[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_aw_channel_0.axaddr[27:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_aw_channel_0.axburst[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_aw_channel_0.axi_mc_cmd_translator_0.axi_mc_incr_cmd_0.axaddr_incr[27:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_aw_channel_0.axi_mc_cmd_translator_0.axi_mc_incr_cmd_0.axlen_cnt[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_aw_channel_0.axi_mc_cmd_translator_0.axi_mc_incr_cmd_0.int_next_pending_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_aw_channel_0.axi_mc_cmd_translator_0.axi_mc_incr_cmd_0.sel_first_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_aw_channel_0.axi_mc_cmd_translator_0.axi_mc_wrap_cmd_0.int_addr[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_aw_channel_0.axi_mc_cmd_translator_0.axi_mc_wrap_cmd_0.axlen_cnt[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_aw_channel_0.axi_mc_cmd_translator_0.axi_mc_wrap_cmd_0.int_next_pending_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_aw_channel_0.axi_mc_cmd_translator_0.axi_mc_wrap_cmd_0.sel_first_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.awready_d3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 49
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_w_channel_0.valid type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.wready_d3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 146
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_w_channel_0.mc_app_wdf_wren_reg type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_w_channel_0.mc_app_wdf_last_reg type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_w_channel_0.mc_app_wdf_mask_reg[15:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_w_channel_0.mc_app_wdf_data_reg[127:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_w_channel_0.wdf_mask[15:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_w_channel_0.wdf_data[127:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_b_channel_0.bid_t[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_b_channel_0.bvalid_i type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_b_channel_0.bid_fifo_0.memory[7][3][31:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_b_channel_0.bid_fifo_0.cnt_read[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 8
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_ar_channel_0.axvalid type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_ar_channel_0.axid[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_ar_channel_0.axlen[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_ar_channel_0.axqos[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_ar_channel_0.axaddr[27:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_ar_channel_0.axburst[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.r_push type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 212
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.r_rlast type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_ar_channel_0.axi_mc_cmd_translator_0.axi_mc_incr_cmd_0.axaddr_incr[27:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_ar_channel_0.axi_mc_cmd_translator_0.axi_mc_incr_cmd_0.axlen_cnt[7:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_ar_channel_0.axi_mc_cmd_translator_0.axi_mc_incr_cmd_0.int_next_pending_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_ar_channel_0.axi_mc_cmd_translator_0.axi_mc_incr_cmd_0.sel_first_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_ar_channel_0.axi_mc_cmd_translator_0.axi_mc_wrap_cmd_0.int_addr[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_ar_channel_0.axi_mc_cmd_translator_0.axi_mc_wrap_cmd_0.axlen_cnt[3:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_ar_channel_0.axi_mc_cmd_translator_0.axi_mc_wrap_cmd_0.int_next_pending_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_ar_channel_0.axi_mc_cmd_translator_0.axi_mc_wrap_cmd_0.sel_first_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.arready_d3 type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 49
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_r_channel_0.r_ignore_begin_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_r_channel_0.r_ignore_end_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_r_channel_0.rd_last_r type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_r_channel_0.trans_buf_out_r[6:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_r_channel_0.trans_buf_out_r1[6:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_r_channel_0.state[1:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 12
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_r_channel_0.rd_data_fifo_0.memory[31][128][4127:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_r_channel_0.rd_data_fifo_0.cnt_read[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 8
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_r_channel_0.transaction_fifo_0.memory[29][6][209:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_r_channel_0.transaction_fifo_0.cnt_read[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 8
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_cmd_arbiter_0.\RD_PRI_REG.rd_wait_limit\[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_cmd_arbiter_0.\RD_PRI_REG.rd_starve_cnt\[9:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_cmd_arbiter_0.\RD_PRI_REG.wr_wait_limit\[4:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
--BPS-0730: Status: Reporting flip-flop (2000 of 2044).
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_cmd_arbiter_0.\RD_PRI_REG.wr_starve_cnt\[9:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_cmd_arbiter_0.\RD_PRI_REG.rd_cmd_hold\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_cmd_arbiter_0.\RD_PRI_REG.wr_cmd_hold\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.mig_7series_0.u_design_1_mig_7series_0_0_mig.u_memc_ui_top_axi.u_axi_mc.axi_mc_cmd_arbiter_0.\RD_PRI_REG.rnw_i\ type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.FDRE_inst.q_o type set Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.\\BSR_OUT_DFF[0]\.FDRE_BSR\.q_o type set Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 7
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.\\ACTIVE_LOW_BSR_OUT_DFF[0]\.FDRE_BSR_N\.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.\\PR_OUT_DFF[0]\.FDRE_PER\.q_o type set Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.\\ACTIVE_LOW_PR_OUT_DFF[0]\.FDRE_PER_N\.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 16
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.lpf_int type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.lpf_exr type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.lpf_asr type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.exr_lpf[1][0:2] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.asr_lpf[1][0:2] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_HIGH_EXT.ACT_HI_EXT\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_HIGH_EXT.ACT_HI_EXT\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_HIGH_EXT.ACT_HI_EXT\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_HIGH_EXT.ACT_HI_EXT\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_HIGH_EXT.ACT_HI_EXT\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_HIGH_EXT.ACT_HI_EXT\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\.F3.q_o type reset Dff Data Clock Domain:  Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 5
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 2
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.EXT_LPF.\ACTIVE_LOW_AUX.ACT_LO_AUX\.\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6\.F3.q_o type reset Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.SEQ.from_sys type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 9
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.SEQ.seq_cnt_en type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 7
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.SEQ.seq_clr type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 6
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.SEQ.pr type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.SEQ.pr_dec[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.SEQ.bsr type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.SEQ.bsr_dec[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.SEQ.Core type Dff Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 4
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.SEQ.core_dec[2:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 1
design_1_wrapper.design_1_i.rst_mig_7series_0_81M.U0.SEQ.SEQ_COUNTER.q_int[5:0] type Dff register Data Clock Domain: sys_clock_group Clock Pin's Domain: sys_clock_group Fanout: 3
design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.de_r type Dff Data Clock Domain:  Clock Pin's Domain: pclk_0_group Fanout: 0
design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.vsync_r type Dff Data Clock Domain:  Clock Pin's Domain: pclk_0_group Fanout: 0
design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.hsync_r type Dff Data Clock Domain:  Clock Pin's Domain: pclk_0_group Fanout: 0
design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.red_r[7:0] type Dff register Data Clock Domain:  Clock Pin's Domain: pclk_0_group Fanout: 0
design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.green_r[7:0] type Dff register Data Clock Domain:  Clock Pin's Domain: pclk_0_group Fanout: 0
design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.blue_r[7:0] type Dff register Data Clock Domain:  Clock Pin's Domain: pclk_0_group Fanout: 0
design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.zed_ali3_controller_core_l.synchro_reset.temp type set Dff Data Clock Domain:  Clock Pin's Domain: pclk_0_group Fanout: 2
design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.zed_ali3_controller_core_l.reset type set Dff Data Clock Domain: pclk_0_group Clock Pin's Domain: pclk_0_group Fanout: 2
--BPS-0730: Status: Reporting flip-flop (2044 of 2044).
design_1_wrapper.design_1_i.zed_ali3_controller_0.U0.zed_ali3_controller_core_l.videoout.reset_int type set Dff Data Clock Domain:  Clock Pin's Domain: pclk_0_group Fanout: 5
===============================
Time to generate DFFs report: 1.81 seconds
--BPS-0730: Status: Completed Design Reports Processing. Elapsed time: 1.86 seconds.
--BPS-0730: Status: Writing design database.
--BPS-0730: Status: Writing to Design Database Module (1 of 260).
--BPS-0730: Status: Writing to Design Database Module (100 of 260).
--BPS-0730: Status: Writing to Design Database Module (200 of 260).
--BPS-0730: Status: Writing to Design Database Module (260 of 260).
--BPS-0730: Status: Writing Clock Information to Design Database Clock (1 of 9).
--BPS-0730: Status: Writing Clock Information to Design Database Clock (9 of 9).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (1 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (1000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (1100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (1200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (1300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (1400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (1500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (1600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (1700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (1800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (1900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (2000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (2100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (2200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (2300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (2400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (2500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (2600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (2700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (2800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (2900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (3000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (3100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (3200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (3300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (3400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (3500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (3600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (3700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (3800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (3900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (4000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (4100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (4200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (4300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (4400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (4500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (4600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (4700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (4800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (4900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (5000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (5100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (5200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (5300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (5400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (5500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (5600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (5700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (5800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (5900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (6000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (6100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (6200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (6300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (6400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (6500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (6600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (6700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (6800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (6900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (7000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (7100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (7200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (7300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (7400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (7500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (7600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (7700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (7800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (7900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (8000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (8100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (8200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (8300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (8400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (8500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (8600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (8700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (8800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (8900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (9000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (9100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (9200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (9300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (9400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (9500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (9600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (9700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (9800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (9900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (10000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (10100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (10200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (10300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (10400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (10500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (10600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (10700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (10800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (10900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (11000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (11100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (11200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (11300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (11400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (11500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (11600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (11700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (11800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (11900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (12000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (12100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (12200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (12300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (12400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (12500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (12600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (12700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (12800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (12900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (13000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (13100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (13200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (13300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (13400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (13500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (13600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (13700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (13800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (13900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (14000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (14100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (14200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (14300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (14400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (14500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (14600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (14700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (14800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (14900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (15000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (15100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (15200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (15300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (15400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (15500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (15600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (15700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (15800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (15900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (16000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (16100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (16200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (16300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (16400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (16500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (16600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (16700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (16800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (16900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (17000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (17100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (17200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (17300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (17400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (17500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (17600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (17700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (17800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (17900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (18000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (18100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (18200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (18300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (18400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (18500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (18600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (18700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (18800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (18900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (19000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (19100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (19200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (19300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (19400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (19500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (19600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (19700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (19800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (19900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (20000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (20100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (20200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (20300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (20400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (20500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (20600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (20700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (20800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (20900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (21000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (21100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (21200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (21300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (21400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (21500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (21600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (21700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (21800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (21900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (22000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (22100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (22200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (22300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (22400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (22500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (22600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (22700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (22800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (22900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (23000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (23100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (23200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (23300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (23400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (23500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (23600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (23700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (23800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (23900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (24000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (24100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (24200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (24300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (24400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (24500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (24600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (24700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (24800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (24900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (25000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (25100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (25200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (25300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (25400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (25500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (25600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (25700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (25800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (25900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (26000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (26100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (26200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (26300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (26400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (26500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (26600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (26700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (26800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (26900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (27000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (27100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (27200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (27300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (27400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (27500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (27600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (27700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (27800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (27900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (28000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (28100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (28200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (28300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (28400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (28500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (28600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (28700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (28800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (28900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (29000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (29100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (29200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (29300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (29400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (29500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (29600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (29700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (29800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (29900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (30000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (30100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (30200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (30300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (30400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (30500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (30600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (30700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (30800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (30900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (31000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (31100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (31200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (31300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (31400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (31500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (31600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (31700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (31800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (31900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (32000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (32100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (32200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (32300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (32400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (32500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (32600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (32700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (32800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (32900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (33000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (33100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (33200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (33300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (33400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (33500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (33600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (33700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (33800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (33900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (34000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (34100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (34200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (34300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (34400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (34500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (34600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (34700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (34800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (34900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (35000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (35100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (35200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (35300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (35400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (35500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (35600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (35700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (35800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (35900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (36000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (36100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (36200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (36300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (36400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (36500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (36600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (36700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (36800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (36900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (37000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (37100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (37200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (37300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (37400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (37500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (37600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (37700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (37800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (37900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (38000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (38100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (38200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (38300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (38400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (38500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (38600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (38700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (38800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (38900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (39000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (39100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (39200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (39300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (39400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (39500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (39600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (39700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (39800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (39900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (40000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (40100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (40200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (40300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (40400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (40500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (40600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (40700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (40800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (40900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (41000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (41100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (41200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (41300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (41400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (41500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (41600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (41700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (41800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (41900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (42000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (42100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (42200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (42300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (42400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (42500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (42600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (42700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (42800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (42900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (43000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (43100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (43200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (43300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (43400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (43500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (43600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (43700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (43800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (43900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (44000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (44100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (44200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (44300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (44400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (44500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (44600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (44700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (44800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (44900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (45000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (45100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (45200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (45300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (45400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (45500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (45600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (45700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (45800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (45900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (46000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (46100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (46200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (46300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (46400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (46500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (46600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (46700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (46800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (46900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (47000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (47100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (47200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (47300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (47400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (47500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (47600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (47700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (47800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (47900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (48000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (48100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (48200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (48300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (48400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (48500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (48600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (48700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (48800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (48900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (49000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (49100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (49200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (49300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (49400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (49500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (49600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (49700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (49800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (49900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (50000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (50100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (50200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (50300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (50400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (50500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (50600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (50700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (50800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (50900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (51000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (51100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (51200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (51300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (51400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (51500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (51600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (51700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (51800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (51900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (52000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (52100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (52200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (52300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (52400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (52500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (52600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (52700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (52800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (52900 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (53000 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (53100 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (53200 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (53300 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (53400 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (53500 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (53600 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (53700 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (53800 of 53891).
--BPS-0730: Status: Writing Net Clock Domain Information to Design Database (53891 of 53891).
--BPS-0730: Status: Writing Module Usage for '\IOBUF(1,7)(1,4)\' to Design Database (1 of 259).
--BPS-0730: Status: Writing Module Usage for '\lmb_v10(c_lmb_num_slaves=1)\' to Design Database (100 of 259).
--BPS-0730: Status: Writing Module Usage for '\mig_7series_v4_1_ddr_phy_top(TCQ=100,DDR3_VDD_OP_VOLT=135,AL=0,BANK_WIDTH=3,BURST_MODE=8,BURST_TYPE=SEQ,CA_MIRROR=OFF,CK_WIDTH=1,CL=5,COL_WIDTH=10,CS_WIDTH=1,CKE_WIDTH=1,CWL=5,DM_WIDTH=2,DQ_WIDTH=16,DQS_CNT_WIDTH=1,DQS_WIDTH=2,DRAM_TYPE=DDR3,DRAM_WIDTH=8,MASTER_PHY_CTL=0,PHYCTL_CMD_FIFO=FALSE,DATA_CTL_B0=4b1100,DATA_CTL_B1=4b0000,DATA_CTL_B2=4b0000,DATA_CTL_B3=4b0000,DATA_CTL_B4=4b0000,BYTE_LANES_B0=4b1111,BYTE_LANES_B1=4b0000,BYTE_LANES_B2=4b0000,BYTE_LANES_B3=4b0000,BYTE_LANES_B4=4b0000,PHY_0_BITLANES=48b001111111110001111111101111111111111101111111111,PHY_1_BITLANES=48b000000000000000000000000000000000000000000000000,PHY_2_BITLANES=48b000000000000000000000000000000000000000000000000,CK_BYTE_MAP=144b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,ADDR_MAP=192b000000000000000000000000000000000000000000000010000000000100000000001001000000000111000000000001000000000101000000000110000000000011000000010000000000010010000000010100000000010001000000011010,BANK_MAP=36b000000011011000000010111000000010011,CAS_MAP=12b000000010101,CKE_ODT_BYTE_MAP=8b00000000,CKE_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000,ODT_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000,CKE_ODT_AUX=FALSE,CS_MAP=120b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001,PARITY_MAP=12b000000000000,RAS_MAP=12b000000010110,WE_MAP=12b000000001011,DQS_BYTE_MAP=144b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011,DATA0_MAP=96b000000110100000000110011000000110010000000110101000000110001000000111000000000110111000000110110,DATA1_MAP=96b000000100011000000100111000000100010000000101000000000100101000000100110000000100000000000100100,DATA2_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA3_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA4_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA5_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA6_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA7_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA8_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA9_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA10_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA11_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA12_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA13_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA14_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA15_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA16_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,DATA17_MAP=96b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,MASK0_MAP=108b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000111001,MASK1_MAP=108b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,PRE_REV3ES=OFF,nCK_PER_CLK=4,nCS_PER_RANK=1,ADDR_CMD_MODE=1T,BANK_TYPE=HR_IO,DATA_IO_PRIM_TYPE=HR_LP,DATA_IO_IDLE_PWRDWN=ON,IODELAY_GRP=DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0,FPGA_SPEED_GRADE=1,OUTPUT_DRV=LOW,REG_CTRL=OFF,RTT_NOM=40,RTT_WR=OFF,tCK=3077,tRFC=160000,tREFI=7800000,DDR2_DQSN_ENABLE=YES,WRLVL=ON,DEBUG_PORT=OFF,RANKS=1,ODT_WIDTH=1,ROW_WIDTH=14,SLOT_1_CONFIG=8b00000000,CALIB_ROW_ADD=16b0000000000000000,CALIB_COL_ADD=12b000000000000,CALIB_BA_ADD=3b000,REFCLK_FREQ=200.0,USE_CS_PORT=1,USE_DM_PORT=1,USE_ODT_PORT=1,IDELAY_ADJ=OFF,FINE_PER_BIT=OFF,CENTER_COMP_MODE=OFF,PI_VAL_ADJ=OFF,TAPSPERKCLK=112,SKIP_CALIB=FALSE,FPGA_VOLT_TYPE=N)\' to Design Database (200 of 259).
--BPS-0730: Status: Writing Module Usage for 'design_1_default' to Design Database (259 of 259).
--BPS-0730: Status: Finished writing design database. Elapsed Time: 9.19 seconds.
E-BPS-0752: ERROR: Previous errors forced black box construction. Analysis ended.
===============================
--BPS-0730: Status: Blue Pearl completed.
--BPS-0730: Status: Time: Tue Mar 19 11:18:11 2019
===============================
--BPS-0730: Status: Creating 'C:/Users/aptay/Documents/GitHub/Hackster/s7_tdm114/Results/DesignSummary.rpt'.
Time to generate Design Summary report: 0.62 seconds
===============================
Message ID Summary Report:
Property Check  BPS-0685: 1125 informationals
Property Check  BPS-0711: 2 informationals
Property Check  BPS-0723: 1 error
Property Check  BPS-0729: 696 comments
Property Check  BPS-0730: 6199 comments
Property Check  BPS-0752: 1 error
Property Check  BPS-0772: 9 informationals
Property Check  BPS-0799: 9 informationals
Property Check  BPS-0800: 9 informationals
Property Check  BPS-0825: 4 informationals
Property Check  BPS-0888: 27 informationals
Property Check  BPS-0988: 8 informationals
Property Check ELAB-1002: 872 warnings
Property Check ELAB-1013: 524 warnings
Property Check ELAB-1027: 8 errors
Property Check ELAB-1030: 1 comment
Property Check ELAB-9001: 17 informationals
Property Check VERI-1018: 149 informationals
Property Check VERI-1063: 41 warnings
Property Check VERI-1128: 1 error
Property Check VERI-1172: 6 errors
Property Check VERI-1173: 1 warning
Property Check VERI-1199: 4 warnings
Property Check VERI-1209: 165 warnings
Property Check VERI-1220: 35 warnings
Property Check VERI-1221: 1 warning
Property Check VERI-1231: 6 informationals
Property Check VERI-1232: 6 informationals
Property Check VERI-1328: 4 informationals
Property Check VERI-1330: 6 warnings
Property Check VERI-1407: 6 warnings
Property Check VERI-1503: 28 comments
Property Check VERI-1509: 2 informationals
Property Check VERI-1927: 15 warnings
Property Check VERI-2320: 4 informationals
Property Check VERI-2329: 1 warning
Property Check VERI-2371: 4261 warnings
Property Check VERI-9000: 32 warnings
Property Check VERI-9001: 9 warnings
Property Check VERI-9004: 13 informationals
Property Check VERI-9012: 213 informationals
Property Check VERI-9014: 2 informationals
Property Check VHDL-1010: 85 informationals
Property Check VHDL-1012: 90 informationals
Property Check VHDL-1013: 5 informationals
Property Check VHDL-1014: 5 informationals
Property Check VHDL-1067: 230 informationals
Property Check VHDL-1084: 1 error
Property Check VHDL-1087: 1 warning
Property Check VHDL-1172: 5 informationals
Property Check VHDL-1200: 7 warnings
Property Check VHDL-1240: 4 errors
Property Check VHDL-1250: 10 warnings
Property Check VHDL-1284: 6 errors
Property Check VHDL-1303: 1 warning
Property Check VHDL-1399: 34 informationals
Property Check VHDL-1400: 34 informationals
Property Check VHDL-1481: 33 comments
Property Check VHDL-1482: 191 comments
Property Check VHDL-1493: 30 comments
Property Check VHDL-1504: 1 informational
Property Check VHDL-1505: 3 informationals
Property Check VHDL-9002: 11 informationals
Property Check VHDL-9010: 2 informationals
Property Check VNLR-9000: 221 informationals

** Maximum message limit was reached for some messages.
** You can increase the message limit on the 'Design Settings -> Log Options' dialog or by setting 'default_message_limit' in TCL.

Property Check Message Severity Summary:
28 errors
5992 warnings
2335 informationals
7178 comments
--BPS-0730: Status: Total analysis elapsed time: 3 minutes, 30 seconds, (210 seconds)
===============================
--BPS-0730: Status: Blue Pearl completed.
--BPS-0730: Status: Time: Tue Mar 19 11:18:13 2019
===============================
