module module_0 (
    input [id_1 : id_1] id_2,
    input id_3,
    input logic id_4,
    output id_5,
    output id_6,
    output id_7,
    output [id_3 : id_5] id_8[id_5 : id_7]
);
  id_9 id_10 (
      .id_2(id_8),
      .id_6(id_3)
  );
  id_11 id_12 (
      .id_10(id_8),
      .id_3 (1'b0),
      .id_1 (id_7),
      .id_4 (id_4),
      .id_8 (id_4)
  );
  id_13 id_14 (
      .id_1(id_3),
      .id_6(id_7),
      .id_5(id_1),
      .id_8(id_1)
  );
endmodule
