/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [5:0] _02_;
  wire [22:0] _03_;
  reg [16:0] _04_;
  wire [6:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [23:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [21:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_20z;
  wire [8:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [13:0] celloutsig_0_26z;
  wire [16:0] celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  wire [5:0] celloutsig_0_30z;
  wire [3:0] celloutsig_0_31z;
  wire [14:0] celloutsig_0_36z;
  wire [2:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [6:0] celloutsig_0_39z;
  wire [5:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire [12:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire [10:0] celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_15z;
  wire [3:0] celloutsig_1_18z;
  wire [11:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [19:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [11:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_38z = ~((celloutsig_0_5z[1] | celloutsig_0_22z[6]) & (celloutsig_0_37z[0] | celloutsig_0_20z[1]));
  assign celloutsig_0_13z = ~((celloutsig_0_11z[0] | celloutsig_0_1z[3]) & (_01_ | celloutsig_0_6z[4]));
  assign celloutsig_0_14z = ~((celloutsig_0_2z[0] | celloutsig_0_6z[1]) & (in_data[41] | celloutsig_0_1z[21]));
  assign celloutsig_0_19z = ~((celloutsig_0_4z | celloutsig_0_14z) & (celloutsig_0_4z | celloutsig_0_18z[3]));
  assign celloutsig_0_25z = ~((celloutsig_0_12z | celloutsig_0_20z[0]) & (celloutsig_0_20z[1] | celloutsig_0_18z[18]));
  reg [22:0] _10_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _10_ <= 23'h000000;
    else _10_ <= in_data[68:46];
  assign { _03_[22:13], _01_, _03_[11:0] } = _10_;
  reg [5:0] _11_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _11_ <= 6'h00;
    else _11_ <= in_data[112:107];
  assign { _02_[5:4], _00_, _02_[2:0] } = _11_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _04_ <= 17'h00000;
    else _04_ <= { celloutsig_0_26z[11:2], celloutsig_0_6z };
  assign celloutsig_0_39z = { celloutsig_0_23z, celloutsig_0_23z, celloutsig_0_20z } / { 1'h1, celloutsig_0_30z };
  assign celloutsig_1_1z = { in_data[100], _02_[5:4], _00_, _02_[2:0] } / { 1'h1, _02_[5:4], _00_, _02_[2:1], in_data[96] };
  assign celloutsig_1_15z = { in_data[167:166], celloutsig_1_13z } / { 1'h1, celloutsig_1_2z[1:0] };
  assign celloutsig_1_18z = in_data[174:171] / { 1'h1, celloutsig_1_2z[2:0] };
  assign celloutsig_0_8z = { celloutsig_0_5z[3], celloutsig_0_3z } / { 1'h1, _03_[7:2] };
  assign celloutsig_0_18z = { _03_[13], _01_, _03_[11], celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_2z } / { 1'h1, celloutsig_0_2z[3:0], celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_16z };
  assign celloutsig_0_22z = { in_data[24:23], celloutsig_0_6z } / { 1'h1, _03_[16:13], _01_, _03_[11:9] };
  assign celloutsig_0_4z = celloutsig_0_2z[3] & ~(in_data[51]);
  assign celloutsig_1_7z = _02_[1] & ~(celloutsig_1_2z[2]);
  assign celloutsig_0_24z = celloutsig_0_13z & ~(celloutsig_0_18z[16]);
  assign celloutsig_0_3z = _03_[21:16] * { celloutsig_0_1z[13], celloutsig_0_2z };
  assign celloutsig_1_4z = { celloutsig_1_3z[2], _02_[5:4], _00_, _02_[2:0] } * { celloutsig_1_1z[2:0], celloutsig_1_2z };
  assign celloutsig_1_19z = { celloutsig_1_11z[1:0], celloutsig_1_4z, celloutsig_1_15z } * celloutsig_1_3z[15:4];
  assign celloutsig_0_6z = { _03_[18:13], _01_ } * _03_[10:4];
  assign celloutsig_0_31z = in_data[8:5] * { celloutsig_0_22z[3:1], celloutsig_0_25z };
  assign celloutsig_1_2z = - celloutsig_1_1z[3:0];
  assign celloutsig_1_11z = - { celloutsig_1_10z[8:6], celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_12z = - { celloutsig_1_8z[10:2], celloutsig_1_7z };
  assign celloutsig_0_5z = - celloutsig_0_1z[18:15];
  assign celloutsig_0_7z = - { _03_[11:4], celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_10z = - celloutsig_0_8z;
  assign celloutsig_0_15z = - { _03_[17:13], _01_, _03_[11:10] };
  assign celloutsig_0_16z = - { celloutsig_0_1z[13:12], celloutsig_0_12z };
  assign celloutsig_0_17z = - _03_[2:0];
  assign celloutsig_0_1z = - in_data[32:11];
  assign celloutsig_0_30z = - celloutsig_0_29z[14:9];
  assign celloutsig_1_13z = celloutsig_1_12z[5] & celloutsig_1_4z[4];
  assign celloutsig_0_12z = celloutsig_0_3z[4] & celloutsig_0_4z;
  assign celloutsig_0_23z = _03_[14] & celloutsig_0_19z;
  assign celloutsig_0_37z = celloutsig_0_36z[4:2] >> _04_[6:4];
  assign celloutsig_1_5z = celloutsig_1_3z[14:8] >> celloutsig_1_3z[18:12];
  assign celloutsig_1_6z = in_data[158:156] >> celloutsig_1_3z[6:4];
  assign celloutsig_1_8z = { in_data[116:112], celloutsig_1_4z } >> celloutsig_1_3z[19:8];
  assign celloutsig_1_10z = { celloutsig_1_2z, celloutsig_1_5z } >> { in_data[112:103], celloutsig_1_7z };
  assign celloutsig_0_11z = _03_[17:13] >> { celloutsig_0_6z[1], celloutsig_0_5z };
  assign celloutsig_0_20z = { celloutsig_0_7z[2:1], celloutsig_0_16z } >> { _01_, _03_[11:8] };
  assign celloutsig_0_29z = { celloutsig_0_1z[19:5], celloutsig_0_19z, celloutsig_0_25z } >> { in_data[72:61], celloutsig_0_11z };
  assign celloutsig_0_36z = celloutsig_0_29z[14:0] <<< { celloutsig_0_31z[3:1], celloutsig_0_10z, celloutsig_0_31z, celloutsig_0_19z };
  assign celloutsig_1_3z = { in_data[141:135], celloutsig_1_1z, _02_[5:4], _00_, _02_[2:0] } <<< { celloutsig_1_1z, celloutsig_1_1z, _02_[5:4], _00_, _02_[2:0] };
  assign celloutsig_0_2z = _03_[7:3] <<< in_data[83:79];
  assign celloutsig_0_26z = in_data[86:73] <<< { celloutsig_0_2z[4:1], celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_24z, celloutsig_0_13z, celloutsig_0_25z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_19z };
  assign _02_[3] = _00_;
  assign _03_[12] = _01_;
  assign { out_data[131:128], out_data[107:96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
