`timescale 1ns/1ps
`default_nettype none

`ifdef CUSTOM_DEFINE
    `include "../src/defines.vh"
`endif

// Module Declaration
module core_mem_stage 
    `ifdef CUSTOM_DEFINE
		#(parameter MEM_ADDR_WIDTH = `MEM_ADDR_WIDTH,
		  parameter DATA_WIDTH = `REG_DATA_WIDTH) 
	`else
		#(parameter MEM_ADDR_WIDTH = 10,
		  parameter DATA_WIDTH = 32) 
	`endif
    (
    rst_n,
    clk,
    w_offset_i,
    w_is_branch_i,
    w_is_absolute_i,
    addr_mem_prog_o,
    val_mem_prog_i,
    d_instruction_o,
    d_addr_mem_prog_o
    );
    
endmodule