// Seed: 340852129
module module_0 (
    output tri0  id_0,
    output uwire id_1
);
  always force id_1 = 1 <= 1;
  tri  id_3;
  wire id_4;
  id_5(
      .id_0(1),
      .id_1(1),
      .id_2(1),
      .id_3(id_1),
      .id_4(id_3 | 1),
      .id_5(id_3),
      .id_6(1),
      .id_7(id_3),
      .id_8(id_3 && id_1)
  );
  uwire id_6 = 1;
  wire  id_7, id_8 = id_8;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wand  id_1,
    output uwire id_2,
    output tri1  id_3
);
  wire id_5;
  module_0(
      id_3, id_3
  );
endmodule
