;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	MOV -1, <-26
	SUB 0, 81
	CMP @-127, 100
	ADD 10, 9
	JMP 100, 600
	MOV @121, 106
	SUB #3, 304
	SUB 30, 500
	SUB 637, 504
	MOV @121, 106
	MOV @121, 106
	SUB 30, 500
	MOV 0, 0
	SUB @121, 106
	DJN -1, @-26
	MOV -1, <-26
	MOV 0, 0
	SLT 0, 0
	MOV @121, 106
	SLT 12, @60
	SUB 30, 500
	SPL 0, <-2
	JMP 100, 600
	MOV -1, <-26
	SUB #0, -5
	SPL <-76, -10
	SUB 0, -5
	JMN 12, #15
	JMN 12, #15
	SUB 0, -5
	SUB 0, 1
	JMP 201, @-120
	SUB #12, @261
	SLT 12, @60
	SUB @72, @201
	MOV -1, <-26
	MOV -1, <-26
	SLT 121, 615
	SPL @0, -3
	SPL 0, <-2
	MOV -1, <-26
	ADD 10, 9
	SPL 0, <-2
	MOV -1, <-26
	CMP -207, <-120
	MOV -7, <-20
	SPL 0, <-2
