Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Aug  9 17:37:46 2021
| Host         : havi running 64-bit Pop!_OS 20.10
| Command      : report_utilization -file main_utilization_placed.rpt -pb main_utilization_placed.pb
| Design       : main
| Device       : xczu2cgsfvc784-1
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 11340 |     0 |     47232 | 24.01 |
|   LUT as Logic             |  8417 |     0 |     47232 | 17.82 |
|   LUT as Memory            |  2923 |     0 |     28800 | 10.15 |
|     LUT as Distributed RAM |  1968 |     0 |           |       |
|     LUT as Shift Register  |   955 |     0 |           |       |
| CLB Registers              | 20753 |     0 |     94464 | 21.97 |
|   Register as Flip Flop    | 20753 |     0 |     94464 | 21.97 |
|   Register as Latch        |     0 |     0 |     94464 |  0.00 |
| CARRY8                     |    22 |     0 |      8820 |  0.25 |
| F7 Muxes                   |    13 |     0 |     35280 |  0.04 |
| F8 Muxes                   |     0 |     0 |     17640 |  0.00 |
| F9 Muxes                   |     0 |     0 |      8820 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 0     |          Yes |           - |        Reset |
| 376   |          Yes |         Set |            - |
| 20377 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Available | Util% |
+--------------------------------------------+-------+-------+-----------+-------+
| CLB                                        |  2972 |     0 |      8820 | 33.70 |
|   CLBL                                     |  1913 |     0 |           |       |
|   CLBM                                     |  1059 |     0 |           |       |
| LUT as Logic                               |  8417 |     0 |     47232 | 17.82 |
|   using O5 output only                     |   367 |       |           |       |
|   using O6 output only                     |  4723 |       |           |       |
|   using O5 and O6                          |  3327 |       |           |       |
| LUT as Memory                              |  2923 |     0 |     28800 | 10.15 |
|   LUT as Distributed RAM                   |  1968 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |     0 |       |           |       |
|     using O5 and O6                        |  1968 |       |           |       |
|   LUT as Shift Register                    |   955 |     0 |           |       |
|     using O5 output only                   |     0 |       |           |       |
|     using O6 output only                   |   955 |       |           |       |
|     using O5 and O6                        |     0 |       |           |       |
| CLB Registers                              | 20753 |     0 |     94464 | 21.97 |
|   Register driven from within the CLB      | 11013 |       |           |       |
|   Register driven from outside the CLB     |  9740 |       |           |       |
|     LUT in front of the register is unused |  8361 |       |           |       |
|     LUT in front of the register is used   |  1379 |       |           |       |
| Unique Control Sets                        |   650 |       |     17640 |  3.68 |
+--------------------------------------------+-------+-------+-----------+-------+
* Note: Available Control Sets calculated as CLB Registers / 8, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   72 |     0 |       150 | 48.00 |
|   RAMB36/FIFO*    |   72 |     0 |       150 | 48.00 |
|     FIFO36E2 only |   24 |       |           |       |
|     RAMB36E2 only |   48 |       |           |       |
|   RAMB18          |    0 |     0 |       300 |  0.00 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       240 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   50 |    50 |       252 | 19.84 |
| HPIOB_M          |   25 |    25 |        72 | 34.72 |
|   INPUT          |   25 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |   25 |    25 |        72 | 34.72 |
|   INPUT          |   25 |       |           |       |
|   OUTPUT         |    0 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    0 |     0 |        48 |  0.00 |
| HDIOB_S          |    0 |     0 |        48 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |        12 |  0.00 |
| HPIOBDIFFINBUF   |   25 |    25 |        72 | 34.72 |
|   DIFFINBUF      |   25 |    25 |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |   24 |    24 |       156 | 15.38 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |       196 |  1.02 |
|   BUFGCE             |    1 |     0 |        88 |  1.14 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+-----------+-------+---------------------+
|  Ref Name |  Used | Functional Category |
+-----------+-------+---------------------+
| FDRE      | 20377 |            Register |
| LUT3      |  4235 |                 CLB |
| RAMD32    |  3444 |                 CLB |
| LUT6      |  3038 |                 CLB |
| LUT5      |  1652 |                 CLB |
| LUT4      |  1506 |                 CLB |
| LUT2      |   990 |                 CLB |
| SRLC32E   |   676 |                 CLB |
| RAMS32    |   492 |                 CLB |
| FDSE      |   376 |            Register |
| LUT1      |   323 |                 CLB |
| SRL16E    |   279 |                 CLB |
| RAMB36E2  |    48 |           Block Ram |
| IBUFCTRL  |    25 |              Others |
| DIFFINBUF |    25 |                 I/O |
| IDDRE1    |    24 |            Register |
| FIFO36E2  |    24 |           Block Ram |
| CARRY8    |    22 |                 CLB |
| MUXF7     |    13 |                 CLB |
| PS8       |     1 |            Advanced |
| BUFG_PS   |     1 |               Clock |
| BUFGCE    |     1 |               Clock |
+-----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------------------------------+------+
|             Ref Name             | Used |
+----------------------------------+------+
| FIFO_10                          |   24 |
| design_1_zynq_ultra_ps_e_0_1     |    1 |
| design_1_rst_ps8_0_200M_0        |    1 |
| design_1_axi_smc_1               |    1 |
| design_1_axi_gpio_0_0            |    1 |
| design_1_axi_bram_ctrl_1_0       |    1 |
| design_1_axi_bram_ctrl_0_bram_8  |    1 |
| design_1_axi_bram_ctrl_0_bram_7  |    1 |
| design_1_axi_bram_ctrl_0_bram1_0 |    1 |
| design_1_axi_bram_ctrl_0_12      |    1 |
| design_1_axi_bram_ctrl_0_11      |    1 |
+----------------------------------+------+


