// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

// DATE "06/25/2021 16:47:06"

// 
// Device: Altera EP4CE10E22C8 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module pwm_basico (
	clk,
	reset,
	pwm_out,
	enable);
input 	clk;
input 	reset;
output 	pwm_out;
output 	enable;

// Design Ports Information
// pwm_out	=>  Location: PIN_141,	 I/O Standard: 2.5 V,	 Current Strength: Default
// enable	=>  Location: PIN_99,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_86,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_23,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \pwm_out~output_o ;
wire \enable~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \cfreq[0]~6_combout ;
wire \cfreq[1]~2_combout ;
wire \cfreq[1]~3 ;
wire \cfreq[2]~4_combout ;
wire \Q_reg[0]~30_combout ;
wire \reset~input_o ;
wire \Q_reg[1]~10_combout ;
wire \Q_reg[1]~11 ;
wire \Q_reg[2]~12_combout ;
wire \Q_reg[2]~13 ;
wire \Q_reg[3]~14_combout ;
wire \Q_reg[3]~15 ;
wire \Q_reg[4]~16_combout ;
wire \Q_reg[4]~17 ;
wire \Q_reg[5]~18_combout ;
wire \Q_reg[5]~19 ;
wire \Q_reg[6]~20_combout ;
wire \Q_reg[6]~21 ;
wire \Q_reg[7]~22_combout ;
wire \Q_reg[7]~23 ;
wire \Q_reg[8]~24_combout ;
wire \Q_reg[8]~25 ;
wire \Q_reg[9]~26_combout ;
wire \Q_reg[9]~27 ;
wire \Q_reg[10]~28_combout ;
wire \Equal0~0_combout ;
wire \Equal0~2_combout ;
wire \Equal0~1_combout ;
wire \caso[0]~0_combout ;
wire \Add2~0_combout ;
wire \Equal0~3_combout ;
wire \Equal0~3clkctrl_outclk ;
wire \Add2~1_combout ;
wire \LessThan0~0_combout ;
wire [10:0] Q_reg;
wire [26:0] cfreq;
wire [2:0] caso;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X5_Y24_N9
cycloneive_io_obuf \pwm_out~output (
	.i(\LessThan0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\pwm_out~output_o ),
	.obar());
// synopsys translate_off
defparam \pwm_out~output .bus_hold = "false";
defparam \pwm_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y17_N16
cycloneive_io_obuf \enable~output (
	.i(cfreq[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\enable~output_o ),
	.obar());
// synopsys translate_off
defparam \enable~output .bus_hold = "false";
defparam \enable~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y11_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N10
cycloneive_lcell_comb \cfreq[0]~6 (
// Equation(s):
// \cfreq[0]~6_combout  = !cfreq[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(cfreq[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\cfreq[0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cfreq[0]~6 .lut_mask = 16'h0F0F;
defparam \cfreq[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N11
dffeas \cfreq[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cfreq[0]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cfreq[0]),
	.prn(vcc));
// synopsys translate_off
defparam \cfreq[0] .is_wysiwyg = "true";
defparam \cfreq[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N18
cycloneive_lcell_comb \cfreq[1]~2 (
// Equation(s):
// \cfreq[1]~2_combout  = (cfreq[0] & (cfreq[1] $ (VCC))) # (!cfreq[0] & (cfreq[1] & VCC))
// \cfreq[1]~3  = CARRY((cfreq[0] & cfreq[1]))

	.dataa(cfreq[0]),
	.datab(cfreq[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\cfreq[1]~2_combout ),
	.cout(\cfreq[1]~3 ));
// synopsys translate_off
defparam \cfreq[1]~2 .lut_mask = 16'h6688;
defparam \cfreq[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N19
dffeas \cfreq[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cfreq[1]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cfreq[1]),
	.prn(vcc));
// synopsys translate_off
defparam \cfreq[1] .is_wysiwyg = "true";
defparam \cfreq[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N20
cycloneive_lcell_comb \cfreq[2]~4 (
// Equation(s):
// \cfreq[2]~4_combout  = \cfreq[1]~3  $ (cfreq[2])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(cfreq[2]),
	.cin(\cfreq[1]~3 ),
	.combout(\cfreq[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cfreq[2]~4 .lut_mask = 16'h0FF0;
defparam \cfreq[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y16_N21
dffeas \cfreq[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\cfreq[2]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(cfreq[2]),
	.prn(vcc));
// synopsys translate_off
defparam \cfreq[2] .is_wysiwyg = "true";
defparam \cfreq[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N28
cycloneive_lcell_comb \Q_reg[0]~30 (
// Equation(s):
// \Q_reg[0]~30_combout  = !Q_reg[0]

	.dataa(gnd),
	.datab(Q_reg[0]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Q_reg[0]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Q_reg[0]~30 .lut_mask = 16'h3333;
defparam \Q_reg[0]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X34_Y9_N1
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X33_Y16_N3
dffeas \Q_reg[0] (
	.clk(cfreq[2]),
	.d(gnd),
	.asdata(\Q_reg[0]~30_combout ),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Q_reg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \Q_reg[0] .is_wysiwyg = "true";
defparam \Q_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N8
cycloneive_lcell_comb \Q_reg[1]~10 (
// Equation(s):
// \Q_reg[1]~10_combout  = (Q_reg[0] & (Q_reg[1] $ (VCC))) # (!Q_reg[0] & (Q_reg[1] & VCC))
// \Q_reg[1]~11  = CARRY((Q_reg[0] & Q_reg[1]))

	.dataa(Q_reg[0]),
	.datab(Q_reg[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Q_reg[1]~10_combout ),
	.cout(\Q_reg[1]~11 ));
// synopsys translate_off
defparam \Q_reg[1]~10 .lut_mask = 16'h6688;
defparam \Q_reg[1]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y16_N9
dffeas \Q_reg[1] (
	.clk(cfreq[2]),
	.d(\Q_reg[1]~10_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Q_reg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \Q_reg[1] .is_wysiwyg = "true";
defparam \Q_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N10
cycloneive_lcell_comb \Q_reg[2]~12 (
// Equation(s):
// \Q_reg[2]~12_combout  = (Q_reg[2] & (!\Q_reg[1]~11 )) # (!Q_reg[2] & ((\Q_reg[1]~11 ) # (GND)))
// \Q_reg[2]~13  = CARRY((!\Q_reg[1]~11 ) # (!Q_reg[2]))

	.dataa(Q_reg[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Q_reg[1]~11 ),
	.combout(\Q_reg[2]~12_combout ),
	.cout(\Q_reg[2]~13 ));
// synopsys translate_off
defparam \Q_reg[2]~12 .lut_mask = 16'h5A5F;
defparam \Q_reg[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y16_N11
dffeas \Q_reg[2] (
	.clk(cfreq[2]),
	.d(\Q_reg[2]~12_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Q_reg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \Q_reg[2] .is_wysiwyg = "true";
defparam \Q_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N12
cycloneive_lcell_comb \Q_reg[3]~14 (
// Equation(s):
// \Q_reg[3]~14_combout  = (Q_reg[3] & (\Q_reg[2]~13  $ (GND))) # (!Q_reg[3] & (!\Q_reg[2]~13  & VCC))
// \Q_reg[3]~15  = CARRY((Q_reg[3] & !\Q_reg[2]~13 ))

	.dataa(Q_reg[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Q_reg[2]~13 ),
	.combout(\Q_reg[3]~14_combout ),
	.cout(\Q_reg[3]~15 ));
// synopsys translate_off
defparam \Q_reg[3]~14 .lut_mask = 16'hA50A;
defparam \Q_reg[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y16_N13
dffeas \Q_reg[3] (
	.clk(cfreq[2]),
	.d(\Q_reg[3]~14_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Q_reg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \Q_reg[3] .is_wysiwyg = "true";
defparam \Q_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N14
cycloneive_lcell_comb \Q_reg[4]~16 (
// Equation(s):
// \Q_reg[4]~16_combout  = (Q_reg[4] & (!\Q_reg[3]~15 )) # (!Q_reg[4] & ((\Q_reg[3]~15 ) # (GND)))
// \Q_reg[4]~17  = CARRY((!\Q_reg[3]~15 ) # (!Q_reg[4]))

	.dataa(gnd),
	.datab(Q_reg[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Q_reg[3]~15 ),
	.combout(\Q_reg[4]~16_combout ),
	.cout(\Q_reg[4]~17 ));
// synopsys translate_off
defparam \Q_reg[4]~16 .lut_mask = 16'h3C3F;
defparam \Q_reg[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y16_N15
dffeas \Q_reg[4] (
	.clk(cfreq[2]),
	.d(\Q_reg[4]~16_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Q_reg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \Q_reg[4] .is_wysiwyg = "true";
defparam \Q_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N16
cycloneive_lcell_comb \Q_reg[5]~18 (
// Equation(s):
// \Q_reg[5]~18_combout  = (Q_reg[5] & (\Q_reg[4]~17  $ (GND))) # (!Q_reg[5] & (!\Q_reg[4]~17  & VCC))
// \Q_reg[5]~19  = CARRY((Q_reg[5] & !\Q_reg[4]~17 ))

	.dataa(gnd),
	.datab(Q_reg[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Q_reg[4]~17 ),
	.combout(\Q_reg[5]~18_combout ),
	.cout(\Q_reg[5]~19 ));
// synopsys translate_off
defparam \Q_reg[5]~18 .lut_mask = 16'hC30C;
defparam \Q_reg[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y16_N17
dffeas \Q_reg[5] (
	.clk(cfreq[2]),
	.d(\Q_reg[5]~18_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Q_reg[5]),
	.prn(vcc));
// synopsys translate_off
defparam \Q_reg[5] .is_wysiwyg = "true";
defparam \Q_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N18
cycloneive_lcell_comb \Q_reg[6]~20 (
// Equation(s):
// \Q_reg[6]~20_combout  = (Q_reg[6] & (!\Q_reg[5]~19 )) # (!Q_reg[6] & ((\Q_reg[5]~19 ) # (GND)))
// \Q_reg[6]~21  = CARRY((!\Q_reg[5]~19 ) # (!Q_reg[6]))

	.dataa(gnd),
	.datab(Q_reg[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Q_reg[5]~19 ),
	.combout(\Q_reg[6]~20_combout ),
	.cout(\Q_reg[6]~21 ));
// synopsys translate_off
defparam \Q_reg[6]~20 .lut_mask = 16'h3C3F;
defparam \Q_reg[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y16_N19
dffeas \Q_reg[6] (
	.clk(cfreq[2]),
	.d(\Q_reg[6]~20_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Q_reg[6]),
	.prn(vcc));
// synopsys translate_off
defparam \Q_reg[6] .is_wysiwyg = "true";
defparam \Q_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N20
cycloneive_lcell_comb \Q_reg[7]~22 (
// Equation(s):
// \Q_reg[7]~22_combout  = (Q_reg[7] & (\Q_reg[6]~21  $ (GND))) # (!Q_reg[7] & (!\Q_reg[6]~21  & VCC))
// \Q_reg[7]~23  = CARRY((Q_reg[7] & !\Q_reg[6]~21 ))

	.dataa(gnd),
	.datab(Q_reg[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Q_reg[6]~21 ),
	.combout(\Q_reg[7]~22_combout ),
	.cout(\Q_reg[7]~23 ));
// synopsys translate_off
defparam \Q_reg[7]~22 .lut_mask = 16'hC30C;
defparam \Q_reg[7]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y16_N21
dffeas \Q_reg[7] (
	.clk(cfreq[2]),
	.d(\Q_reg[7]~22_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Q_reg[7]),
	.prn(vcc));
// synopsys translate_off
defparam \Q_reg[7] .is_wysiwyg = "true";
defparam \Q_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N22
cycloneive_lcell_comb \Q_reg[8]~24 (
// Equation(s):
// \Q_reg[8]~24_combout  = (Q_reg[8] & (!\Q_reg[7]~23 )) # (!Q_reg[8] & ((\Q_reg[7]~23 ) # (GND)))
// \Q_reg[8]~25  = CARRY((!\Q_reg[7]~23 ) # (!Q_reg[8]))

	.dataa(Q_reg[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Q_reg[7]~23 ),
	.combout(\Q_reg[8]~24_combout ),
	.cout(\Q_reg[8]~25 ));
// synopsys translate_off
defparam \Q_reg[8]~24 .lut_mask = 16'h5A5F;
defparam \Q_reg[8]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y16_N23
dffeas \Q_reg[8] (
	.clk(cfreq[2]),
	.d(\Q_reg[8]~24_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Q_reg[8]),
	.prn(vcc));
// synopsys translate_off
defparam \Q_reg[8] .is_wysiwyg = "true";
defparam \Q_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N24
cycloneive_lcell_comb \Q_reg[9]~26 (
// Equation(s):
// \Q_reg[9]~26_combout  = (Q_reg[9] & (\Q_reg[8]~25  $ (GND))) # (!Q_reg[9] & (!\Q_reg[8]~25  & VCC))
// \Q_reg[9]~27  = CARRY((Q_reg[9] & !\Q_reg[8]~25 ))

	.dataa(gnd),
	.datab(Q_reg[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Q_reg[8]~25 ),
	.combout(\Q_reg[9]~26_combout ),
	.cout(\Q_reg[9]~27 ));
// synopsys translate_off
defparam \Q_reg[9]~26 .lut_mask = 16'hC30C;
defparam \Q_reg[9]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y16_N25
dffeas \Q_reg[9] (
	.clk(cfreq[2]),
	.d(\Q_reg[9]~26_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Q_reg[9]),
	.prn(vcc));
// synopsys translate_off
defparam \Q_reg[9] .is_wysiwyg = "true";
defparam \Q_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N26
cycloneive_lcell_comb \Q_reg[10]~28 (
// Equation(s):
// \Q_reg[10]~28_combout  = \Q_reg[9]~27  $ (Q_reg[10])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(Q_reg[10]),
	.cin(\Q_reg[9]~27 ),
	.combout(\Q_reg[10]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Q_reg[10]~28 .lut_mask = 16'h0FF0;
defparam \Q_reg[10]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X33_Y16_N27
dffeas \Q_reg[10] (
	.clk(cfreq[2]),
	.d(\Q_reg[10]~28_combout ),
	.asdata(vcc),
	.clrn(\reset~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Q_reg[10]),
	.prn(vcc));
// synopsys translate_off
defparam \Q_reg[10] .is_wysiwyg = "true";
defparam \Q_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N4
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (Q_reg[10] & (Q_reg[0] & (Q_reg[8] & Q_reg[9])))

	.dataa(Q_reg[10]),
	.datab(Q_reg[0]),
	.datac(Q_reg[8]),
	.datad(Q_reg[9]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h8000;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N30
cycloneive_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (Q_reg[2] & (Q_reg[1] & Q_reg[3]))

	.dataa(Q_reg[2]),
	.datab(gnd),
	.datac(Q_reg[1]),
	.datad(Q_reg[3]),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'hA000;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N6
cycloneive_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (Q_reg[7] & (Q_reg[6] & (Q_reg[4] & Q_reg[5])))

	.dataa(Q_reg[7]),
	.datab(Q_reg[6]),
	.datac(Q_reg[4]),
	.datad(Q_reg[5]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'h8000;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N0
cycloneive_lcell_comb \caso[0]~0 (
// Equation(s):
// \caso[0]~0_combout  = \caso[0]~0_combout  $ (((\Equal0~0_combout  & (\Equal0~2_combout  & \Equal0~1_combout ))))

	.dataa(\caso[0]~0_combout ),
	.datab(\Equal0~0_combout ),
	.datac(\Equal0~2_combout ),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\caso[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \caso[0]~0 .lut_mask = 16'h6AAA;
defparam \caso[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N6
cycloneive_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = \caso[0]~0_combout  $ (caso[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\caso[0]~0_combout ),
	.datad(caso[1]),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'h0FF0;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N2
cycloneive_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (\Equal0~2_combout  & (\Equal0~0_combout  & \Equal0~1_combout ))

	.dataa(\Equal0~2_combout ),
	.datab(\Equal0~0_combout ),
	.datac(gnd),
	.datad(\Equal0~1_combout ),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h8800;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneive_clkctrl \Equal0~3clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Equal0~3_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Equal0~3clkctrl_outclk ));
// synopsys translate_off
defparam \Equal0~3clkctrl .clock_type = "global clock";
defparam \Equal0~3clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N2
cycloneive_lcell_comb \caso[1] (
// Equation(s):
// caso[1] = (GLOBAL(\Equal0~3clkctrl_outclk ) & ((\Add2~0_combout ))) # (!GLOBAL(\Equal0~3clkctrl_outclk ) & (caso[1]))

	.dataa(gnd),
	.datab(caso[1]),
	.datac(\Add2~0_combout ),
	.datad(\Equal0~3clkctrl_outclk ),
	.cin(gnd),
	.combout(caso[1]),
	.cout());
// synopsys translate_off
defparam \caso[1] .lut_mask = 16'hF0CC;
defparam \caso[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N28
cycloneive_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_combout  = caso[2] $ (((\caso[0]~0_combout  & caso[1])))

	.dataa(gnd),
	.datab(\caso[0]~0_combout ),
	.datac(caso[2]),
	.datad(caso[1]),
	.cin(gnd),
	.combout(\Add2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~1 .lut_mask = 16'h3CF0;
defparam \Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N4
cycloneive_lcell_comb \caso[2] (
// Equation(s):
// caso[2] = (GLOBAL(\Equal0~3clkctrl_outclk ) & ((\Add2~1_combout ))) # (!GLOBAL(\Equal0~3clkctrl_outclk ) & (caso[2]))

	.dataa(gnd),
	.datab(caso[2]),
	.datac(\Add2~1_combout ),
	.datad(\Equal0~3clkctrl_outclk ),
	.cin(gnd),
	.combout(caso[2]),
	.cout());
// synopsys translate_off
defparam \caso[2] .lut_mask = 16'hF0CC;
defparam \caso[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N24
cycloneive_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = (\caso[0]~0_combout  & (!caso[2] & (!caso[1] & !\Equal0~3_combout )))

	.dataa(\caso[0]~0_combout ),
	.datab(caso[2]),
	.datac(caso[1]),
	.datad(\Equal0~3_combout ),
	.cin(gnd),
	.combout(\LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan0~0 .lut_mask = 16'h0002;
defparam \LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign pwm_out = \pwm_out~output_o ;

assign enable = \enable~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_101,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
