A RISC processor implementaion using Logisim-evolution.