@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: MF176 |Default generator successful 
@N: MF184 :"c:\pid project\pid_controller\hdl\derivative_calc.v":28:19:28:41|Found 12 by 12 bit subtractor, 'deriv_out_0_0[11:0]'
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF238 :"c:\pid project\pid_controller\hdl\spi_clk.v":39:17:39:26|Found 6-bit incrementor, 'un3_counter[5:0]'
@N: MF238 :"c:\pid project\pid_controller\hdl\spi_ctl.v":47:15:47:22|Found 16-bit incrementor, 'un2_cnt[15:0]'
@N: FP130 |Promoting Net rst_in_c on CLKBUF  rst_in_pad 
@N: FP130 |Promoting Net clk_c on CLKBUF  clk_pad 
@N: FP130 |Promoting Net PID_controller_0.SUM.state on CLKINT  I_4 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
