==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.2
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 41.6667ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file 'Configurable_Convolution_Filter/configurable_convolution_filter.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'pixel_weighted_average' into 'convolution_filter' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:137).
@I [HLS-10] Checking synthesizability ...
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop_col' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:89) in function 'convolution_filter' for pipelining.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:111) in function 'convolution_filter' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1.1' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:112) in function 'convolution_filter' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.2' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:118) in function 'convolution_filter' completely.
@I [XFORM-501] Unrolling loop 'Edge_i' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:18) in function 'convolution_filter' completely.
@I [XFORM-501] Unrolling loop 'Edge_j' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:19) in function 'convolution_filter' completely.
@I [XFORM-101] Partitioning array 'line_buffer.V'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'window.V'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'window.V.0'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'window.V.1'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'window.V.2'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'window.V.3'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'window.V.4'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'window.V.5'  in dimension 1 completely.
@I [XFORM-101] Partitioning array 'window.V.6'  in dimension 1 completely.
@W [XFORM-124] Array 'in_img.V' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:40): may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@W [XFORM-124] Array 'out_img.V' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:41): may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@I [XFORM-11] Balancing expressions in function 'convolution_filter' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:40)...48 expression(s) balanced.
@I [XFORM-541] Flattening a loop nest 'Loop_row' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:88:3) in function 'convolution_filter'.
@I [HLS-111] Elapsed time: 492.999 seconds; current memory usage: 94 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'convolution_filter' ...
@W [SYN-303] Cannot apply functional unit assignment of 'Mul_LUT' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:22->Configurable_Convolution_Filter/configurable_convolution_filter.cpp:137) on 'load' operation ('window_V_0_6_loc_1_load', Configurable_Convolution_Filter/configurable_convolution_filter.cpp:21->Configurable_Convolution_Filter/configurable_convolution_filter.cpp:137) on local variable 'window_V_0_6_loc_1' due to incompatible operation sets.
@W [SYN-303] Cannot apply functional unit assignment of 'Mul_LUT' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:22->Configurable_Convolution_Filter/configurable_convolution_filter.cpp:137): 'p_str4' does not exist or is optimized away.
@W [SYN-303] Cannot apply functional unit assignment of 'Mul_LUT' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:22->Configurable_Convolution_Filter/configurable_convolution_filter.cpp:137): 'p_str4' does not exist or is optimized away.
@W [SYN-303] Cannot apply functional unit assignment of 'Mul_LUT' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:22->Configurable_Convolution_Filter/configurable_convolution_filter.cpp:137): 'p_str4' does not exist or is optimized away.
@W [SYN-303] Cannot apply functional unit assignment of 'Mul_LUT' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:22->Configurable_Convolution_Filter/configurable_convolution_filter.cpp:137): 'p_str4' does not exist or is optimized away.
@W [SYN-303] Cannot apply functional unit assignment of 'Mul_LUT' (Configurable_Convolution_Filter/configurable_convolution_filter.cpp:22->Configurable_Convolution_Filter/configurable_convolution_filter.cpp:137): 'p_str4' does not exist or is optimized away.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'convolution_filter' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop_row_Loop_col'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 3.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.353927 seconds; current memory usage: 95.6 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'convolution_filter' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.340507 seconds; current memory usage: 97.2 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'convolution_filter' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'convolution_filter/in_img_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on port 'convolution_filter/out_img_V' to 'axis'.
@I [RTGEN-500] Setting interface mode on function 'convolution_filter' to 'ap_ctrl_hs'.
@W [RTGEN-101] Register 'window_V_0_6' is power-on initialization.
@W [RTGEN-101] Register 'window_V_1_6' is power-on initialization.
@W [RTGEN-101] Register 'window_V_2_6' is power-on initialization.
@W [RTGEN-101] Register 'window_V_3_6' is power-on initialization.
@W [RTGEN-101] Register 'window_V_4_6' is power-on initialization.
@W [RTGEN-101] Register 'window_V_5_6' is power-on initialization.
@W [RTGEN-101] Register 'window_V_6_6' is power-on initialization.
@W [RTGEN-101] Register 'window_V_0_1' is power-on initialization.
@W [RTGEN-101] Register 'window_V_0_2' is power-on initialization.
@W [RTGEN-101] Register 'window_V_0_3' is power-on initialization.
@W [RTGEN-101] Register 'window_V_0_4' is power-on initialization.
@W [RTGEN-101] Register 'window_V_0_5' is power-on initialization.
@W [RTGEN-101] Register 'window_V_1_1' is power-on initialization.
@W [RTGEN-101] Register 'window_V_1_2' is power-on initialization.
@W [RTGEN-101] Register 'window_V_1_3' is power-on initialization.
@W [RTGEN-101] Register 'window_V_1_4' is power-on initialization.
@W [RTGEN-101] Register 'window_V_1_5' is power-on initialization.
@W [RTGEN-101] Register 'window_V_2_1' is power-on initialization.
@W [RTGEN-101] Register 'window_V_2_2' is power-on initialization.
@W [RTGEN-101] Register 'window_V_2_3' is power-on initialization.
@W [RTGEN-101] Register 'window_V_2_4' is power-on initialization.
@W [RTGEN-101] Register 'window_V_2_5' is power-on initialization.
@W [RTGEN-101] Register 'window_V_3_1' is power-on initialization.
@W [RTGEN-101] Register 'window_V_3_2' is power-on initialization.
@W [RTGEN-101] Register 'window_V_3_3' is power-on initialization.
@W [RTGEN-101] Register 'window_V_3_4' is power-on initialization.
@W [RTGEN-101] Register 'window_V_3_5' is power-on initialization.
@W [RTGEN-101] Register 'window_V_4_1' is power-on initialization.
@W [RTGEN-101] Register 'window_V_4_2' is power-on initialization.
@W [RTGEN-101] Register 'window_V_4_3' is power-on initialization.
@W [RTGEN-101] Register 'window_V_4_4' is power-on initialization.
@W [RTGEN-101] Register 'window_V_4_5' is power-on initialization.
@W [RTGEN-101] Register 'window_V_5_1' is power-on initialization.
@W [RTGEN-101] Register 'window_V_5_2' is power-on initialization.
@W [RTGEN-101] Register 'window_V_5_3' is power-on initialization.
@W [RTGEN-101] Register 'window_V_5_4' is power-on initialization.
@W [RTGEN-101] Register 'window_V_5_5' is power-on initialization.
@W [RTGEN-101] Register 'window_V_6_1' is power-on initialization.
@W [RTGEN-101] Register 'window_V_6_2' is power-on initialization.
@W [RTGEN-101] Register 'window_V_6_3' is power-on initialization.
@W [RTGEN-101] Register 'window_V_6_4' is power-on initialization.
@W [RTGEN-101] Register 'window_V_6_5' is power-on initialization.
@I [RTGEN-100] Generating core module 'convolution_filter_mul_8ns_3ns_11_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'convolution_filter_mul_8ns_4ns_12_1': 3 instance(s).
@I [RTGEN-100] Generating core module 'convolution_filter_mul_8ns_5ns_13_1': 7 instance(s).
@I [RTGEN-100] Generating core module 'convolution_filter_mul_8ns_6ns_14_1': 15 instance(s).
@I [RTGEN-100] Generating core module 'convolution_filter_mul_8ns_7ns_15_1': 17 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'convolution_filter'.
@I [HLS-111] Elapsed time: 0.653631 seconds; current memory usage: 99.5 MB.
@I [RTMG-282] Generating pipelined core: 'convolution_filter_mul_8ns_6ns_14_1_Mul_LUT_0'
@I [RTMG-282] Generating pipelined core: 'convolution_filter_mul_8ns_7ns_15_1_Mul_LUT_1'
@I [RTMG-282] Generating pipelined core: 'convolution_filter_mul_8ns_5ns_13_1_Mul_LUT_2'
@I [RTMG-282] Generating pipelined core: 'convolution_filter_mul_8ns_4ns_12_1_Mul_LUT_3'
@I [RTMG-282] Generating pipelined core: 'convolution_filter_mul_8ns_3ns_11_1_Mul_LUT_4'
@I [RTMG-278] Implementing memory 'convolution_filter_line_buffer_V_0_ram' using block RAMs with power-on initialization.
@I [HLS-10] Finished generating all RTL models.
@I [SYSC-301] Generating SystemC RTL for convolution_filter.
@I [VHDL-304] Generating VHDL RTL for convolution_filter.
@I [VLOG-307] Generating Verilog RTL for convolution_filter.
@I [HLS-112] Total elapsed time: 514.696 seconds; peak memory usage: 99.5 MB.
