// Seed: 2147918941
module module_0;
  specify
    (id_1 => id_2) = id_3;
  endspecify
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input wand id_0,
    input tri id_1,
    input tri0 id_2,
    output logic id_3,
    output uwire id_4,
    output logic id_5,
    input tri0 id_6,
    input wire id_7,
    input supply0 id_8
);
  localparam id_10 = 1 ^ 1;
  module_0 modCall_1 ();
  initial id_3 <= id_6;
  id_11 :
  assert property (@(posedge 1 or posedge id_10) id_2) if (id_10) id_5 = -1;
  wire id_12;
  assign id_5 = -1'd0;
endmodule
