INFO-FLOW: Workspace /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1 opened at Mon Mar 01 13:00:13 CET 2021
Execute     set_part xc7z020clg400-1 -tool vivado 
Execute       ap_part_info -name xc7z020clg400-1 -data single -quiet 
Command       ap_part_info done; 0.75 sec.
Execute       ap_part_info -name xc7z020clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.14 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.96 sec.
Execute     create_clock -period 7 -name default 
Execute       config_clock -quiet -name default -period 7 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
Execute     config_compile -name_max_length 40 
INFO: [XFORM 203-1161] The maximum of name length is set into 40.
Execute     config_schedule -effort medium -enable_dsp_full_reg -relax_ii_for_timing=0 -verbose 
Execute     config_rtl -reset all 
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'pixel_proc/pixel_proc.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling pixel_proc/pixel_proc.cpp as C++
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         is_encrypted pixel_proc/pixel_proc.cpp 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/home/david/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "pixel_proc/pixel_proc.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/david/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/home/david/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "/mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.pp.0.cpp" 
INFO-FLOW: exec /home/david/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/david/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E pixel_proc/pixel_proc.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/david/Xilinx/Vivado/2020.1/common/technology/autopilot -I /home/david/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.pp.0.cpp
Command         clang done; 1.79 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.pp.0.cpp std=gnu++98 
INFO-FLOW: exec /home/david/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 4.6 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/home/david/Xilinx/Vivado/2020.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/david/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/home/david/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "/mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.pp.0.cpp"  -o "/mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /home/david/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/david/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/david/Xilinx/Vivado/2020.1/common/technology/autopilot -I /home/david/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.pp.0.cpp -o /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/useless.bc
Command         clang done; 4.13 sec.
INFO-FLOW: Done: GCC PP time: 10.5 seconds per iteration
Execute         source /home/david/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /home/david/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /home/david/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.pp.0.cpp std=gnu++98 -directive=/mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /home/david/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 3.99 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.pp.0.cpp std=gnu++98 -directive=/mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /home/david/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 3.92 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /home/david/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/xilinx-dataflow-lawyer.pixel_proc.pp.0.cpp.diag.yml /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/xilinx-dataflow-lawyer.pixel_proc.pp.0.cpp.out.log 2> /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/xilinx-dataflow-lawyer.pixel_proc.pp.0.cpp.err.log 
Command         ap_eval done; 4.76 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.pp.0.cpp std=gnu++98 
Execute           ap_eval exec -ignorestderr /home/david/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/tidy-3.1.pixel_proc.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/tidy-3.1.pixel_proc.pp.0.cpp.out.log 2> /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/tidy-3.1.pixel_proc.pp.0.cpp.err.log 
Command           ap_eval done; 8.1 sec.
Execute           source /home/david/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /home/david/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /home/david/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/xilinx-legacy-rewriter.pixel_proc.pp.0.cpp.out.log 2> /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/xilinx-legacy-rewriter.pixel_proc.pp.0.cpp.err.log 
Command           ap_eval done; 3.3 sec.
Command         tidy_31 done; 11.88 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 20.6 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec /home/david/Xilinx/Vivado/2020.1/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command         tidy_31 done; 6.27 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute         clang -src /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /home/david/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/david/Xilinx/Vivado/2020.1/common/technology/autopilot" -I "/home/david/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "/mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.bc" 
INFO-FLOW: exec /home/david/Xilinx/Vivado/2020.1/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /home/david/Xilinx/Vivado/2020.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/david/Xilinx/Vivado/2020.1/common/technology/autopilot -I /home/david/Xilinx/Vivado/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.bc
Command         clang done; 4.3 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.g.bc -hls-opt -except-internalize pixel_proc -L/home/david/Xilinx/Vivado/2020.1/lnx64/lib -lhlsm -lhlsmc++ -o /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 1.17 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1506.367 ; gain = 1097.754 ; free physical = 6263 ; free virtual = 27091
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 1506.367 ; gain = 1097.754 ; free physical = 6263 ; free virtual = 27091
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/a.pp.bc -o /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/a.pp.0.bc -f 
Command           transform done; 0.18 sec.
Execute           llvm-ld /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/home/david/Xilinx/Vivado/2020.1/lnx64/lib -lfloatconversion -o /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 1.12 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -stream-depth-lower -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top pixel_proc -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/a.g.0.bc -o /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'counters' into 'pixel_proc' (pixel_proc/pixel_proc.cpp:174).
INFO: [XFORM 203-603] Inlining function 'Context::active' into 'pixel_proc' (pixel_proc/pixel_proc.cpp:190).
INFO: [XFORM 203-603] Inlining function 'Context::update' into 'pixel_proc' (pixel_proc/pixel_proc.cpp:191).
INFO: [XFORM 203-603] Inlining function 'Context::active' into 'pixel_proc' (pixel_proc/pixel_proc.cpp:193).
INFO: [XFORM 203-603] Inlining function 'Context::update' into 'pixel_proc' (pixel_proc/pixel_proc.cpp:194).
Command           transform done; 0.32 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1506.367 ; gain = 1097.754 ; free physical = 6146 ; free virtual = 26990
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/a.g.1.bc -o /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.19 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/a.g.2.prechk.bc -o /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command           transform done; 0.15 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:49 ; elapsed = 00:00:50 . Memory (MB): peak = 1506.367 ; gain = 1097.754 ; free physical = 6104 ; free virtual = 26954
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/a.g.1.bc to /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/a.o.1.bc -o /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-1101] Packing variable 'video_out.data' (pixel_proc/pixel_proc.cpp:131) into a 24-bit variable.
INFO: [XFORM 203-1101] Packing variable 'video_in.data' (pixel_proc/pixel_proc.cpp:130) into a 24-bit variable.
Command           transform done; 0.33 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/a.o.1.tmp.bc -o /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pixel_proc/pixel_proc.cpp:117:5) to (pixel_proc/pixel_proc.cpp:189:12) in function 'pixel_proc'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pixel_proc/pixel_proc.cpp:190:13) to (pixel_proc/pixel_proc.cpp:58:9) in function 'pixel_proc'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (pixel_proc/pixel_proc.cpp:193:13) to (pixel_proc/pixel_proc.cpp:58:9) in function 'pixel_proc'... converting 3 basic blocks.
Command           transform done; 0.26 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1506.367 ; gain = 1097.754 ; free physical = 6000 ; free virtual = 26856
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/a.o.2.bc -o /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'copy1.histogram.V' (pixel_proc/pixel_proc.cpp:43:19)
INFO: [HLS 200-472] Inferring partial write operation for 'copy2.histogram.V' (pixel_proc/pixel_proc.cpp:74:27)
INFO: [HLS 200-472] Inferring partial write operation for 'copy2._empty_data.V' (pixel_proc/pixel_proc.cpp:94:51)
INFO: [HLS 200-472] Inferring partial write operation for 'copy2.histogram.V' (pixel_proc/pixel_proc.cpp:43:19)
INFO: [HLS 200-472] Inferring partial write operation for 'copy1.histogram.V' (pixel_proc/pixel_proc.cpp:74:27)
INFO: [HLS 200-472] Inferring partial write operation for 'copy1._empty_data.V' (pixel_proc/pixel_proc.cpp:94:51)
INFO: [XFORM 203-531] Rewinding loop (pixel_proc/pixel_proc.cpp:158) in function 'pixel_proc'.
Command           transform done; 0.42 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 1506.367 ; gain = 1097.754 ; free physical = 5982 ; free virtual = 26841
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 2.98 sec.
Command       elaborate done; 50.18 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'pixel_proc' ...
Execute         ap_set_top_model pixel_proc 
Execute         get_model_list pixel_proc -filter all-wo-channel -topdown 
Execute         preproc_iomode -model pixel_proc 
Execute         get_model_list pixel_proc -filter all-wo-channel 
INFO-FLOW: Model list for configure: pixel_proc
INFO-FLOW: Configuring Module : pixel_proc ...
Execute         set_default_model pixel_proc 
Execute         apply_spec_resource_limit pixel_proc 
INFO-FLOW: Model list for preprocess: pixel_proc
INFO-FLOW: Preprocessing Module: pixel_proc ...
Execute         set_default_model pixel_proc 
Execute         cdfg_preprocess -model pixel_proc 
Execute         rtl_gen_preprocess pixel_proc 
INFO-FLOW: Model list for synthesis: pixel_proc
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pixel_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pixel_proc 
Execute         schedule -model pixel_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_5) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  constant -173678
   b  'partselect' operation ('G.V', pixel_proc/pixel_proc.cpp:166)
   c  'add' operation ('add_ln703_4', pixel_proc/pixel_proc.cpp:180)
  DSP Expression: Cb_V = -173678 * zext_ln703_2 + add_ln703_4
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_6) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  constant -88467
   b  'partselect' operation ('R.V', pixel_proc/pixel_proc.cpp:167)
   c  'bitconcatenate' operation ('shl_ln703_1', pixel_proc/pixel_proc.cpp:180)
  DSP Expression: add_ln703_4 = -88467 * zext_ln703_3 + zext_ln703_7
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_4) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  constant -219514
   b  'partselect' operation ('G.V', pixel_proc/pixel_proc.cpp:166)
   c  'add' operation ('add_ln703_2', pixel_proc/pixel_proc.cpp:179)
  DSP Expression: Cr_V = -219514 * zext_ln703_2 + add_ln703_2
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_3) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  constant -42631
   b  'extractvalue' operation ('video_in_data_tmp', pixel_proc/pixel_proc.cpp:130)
   c  'bitconcatenate' operation ('shl_ln', pixel_proc/pixel_proc.cpp:179)
  DSP Expression: add_ln703_2 = zext_ln703_6 + -42631 * zext_ln703
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_1) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  constant 307757
   b  'partselect' operation ('G.V', pixel_proc/pixel_proc.cpp:166)
   c  'add' operation ('add_ln703', pixel_proc/pixel_proc.cpp:178)
  DSP Expression: Y_V = 307757 * zext_ln703_2 + zext_ln703_4
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  constant 59768
   b  'extractvalue' operation ('video_in_data_tmp', pixel_proc/pixel_proc.cpp:130)
   c  'mul' operation ('mul_ln703_2', pixel_proc/pixel_proc.cpp:178)
  DSP Expression: add_ln703 = mul_ln703_2 + 59768 * zext_ln703
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln703_2) to 3 in order to utilize available DSP registers.
INFO: [SYN 201-351] The following objects are mapped to a DSP.
   a  constant 156762
   b  'partselect' operation ('R.V', pixel_proc/pixel_proc.cpp:167)
  DSP Expression: mul_ln703_2 = 156762 * zext_ln703_3
WARNING: [SYN 201-303] Root Node r_V_3 mapped to expression  {mul a b}, but failed in bitwidth check.
WARNING: [SYN 201-303] Root Node r_V_2 mapped to expression  {mul a b}, but failed in bitwidth check.
WARNING: [SYN 201-303] Root Node r_V_1 mapped to expression  {mul a b}, but failed in bitwidth check.
WARNING: [SYN 201-303] Root Node r_V mapped to expression  {mul a b}, but failed in bitwidth check.
INFO: [SYN 201-351] The following objects are mapped to a ternary adder tree.
   a  'mul' operation ('r.V', pixel_proc/pixel_proc.cpp:201)
   b  'mul' operation ('r.V', pixel_proc/pixel_proc.cpp:201)
   c  'bitconcatenate' operation ('lhs.V', pixel_proc/pixel_proc.cpp:198)

INFO: [SCHED 204-11] Generating True dependence constraints ... 
INFO: [SCHED 204-11] Generating Auxiliary dependence constraints ... 
INFO: [SCHED 204-11] Generating Ternary mapping constraints ... 
INFO: [SCHED 204-11] Generating Lut Grouping constraints ... 
INFO: [SCHED 204-11] Generating Node latency constraints ... 
INFO: [SCHED 204-11] Generating Relative time constraints ... 
INFO: [SCHED 204-11] Generating Protocol constraints ... 
INFO: [SCHED 204-11] Generating Precedence constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Pipeline constraints ... 
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-63] Unable to schedule the whole 2 cycles 'load' operation ('shared_memory_V_load_1', pixel_proc/pixel_proc.cpp:94->pixel_proc/pixel_proc.cpp:194) on array 'shared_memory_V' within the first 2 cycles (II = 2).
Please consider 1) removing the 'rewind' option from the pipeline, or 2) increasing the target initiation interval of the pipeline.
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 6 to 8 with current asap = 6, alap = 9
INFO: [SCHED 204-61]  rescheduled in stage scheduling from 6 to 8 with current asap = 6, alap = 9
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Generating DSP mapping constraints ... 
INFO: [SCHED 204-11] Generating Supporting dependence constraints ... 
INFO: [SCHED 204-11] Generating Resource constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Latency constraints ... 
INFO: [SCHED 204-11] Generating Cycle time constraints ... 
INFO: [SCHED 204-11] Generating Blocking node constraints ... 
INFO: [SCHED 204-11] Generating Chaining constraints ... 
INFO: [SCHED 204-11] Generating Operation gating constraints ... 
INFO: [SCHED 204-11] Generating Variable bound constraints ... 
INFO: [SCHED 204-11] Generating PHI node constraints ... 
INFO: [SCHED 204-11] Start checking consistency (resolving sdc graph) ...
INFO: [SCHED 204-11] Finished checking consistency.
INFO: [SCHED 204-11] Start scheduling optimization (solving LP) ...
INFO: [SCHED 204-11] Finished scheduling optimization.
INFO: [SCHED 204-11] Start constructing STG ...
WARNING: [SCHED 204-21] Estimated clock period (8.76313ns) exceeds the target (target clock period: 7ns, clock uncertainty: 0.875ns, effective delay budget: 6.125ns).
WARNING: [SCHED 204-21] The critical path in module 'pixel_proc' consists of the following:
	'load' operation ('t.V', pixel_proc/pixel_proc.cpp:43->pixel_proc/pixel_proc.cpp:193) on array 'copy2_histogram_V' [153]  (3.25 ns)
	'add' operation ('add_ln700_6', pixel_proc/pixel_proc.cpp:43->pixel_proc/pixel_proc.cpp:193) [154]  (2.26 ns)
	'store' operation ('copy2_histogram_V_addr_write_ln43', pixel_proc/pixel_proc.cpp:43->pixel_proc/pixel_proc.cpp:193) of variable 'add_ln700_6', pixel_proc/pixel_proc.cpp:43->pixel_proc/pixel_proc.cpp:193 on array 'copy2_histogram_V' [155]  (3.25 ns)
INFO: [SCHED 204-11] Finished constructing STG.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.23 sec.
INFO: [HLS 200-111]  Elapsed time: 51.68 seconds; current allocated memory: 231.257 MB.
Execute         syn_report -verbosereport -o /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.verbose.sched.rpt 
Execute         db_write -o /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.sched.adb -f 
INFO-FLOW: Finish scheduling pixel_proc.
Execute         set_default_model pixel_proc 
Execute         bind -model pixel_proc 
BIND OPTION: model=pixel_proc
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 232.637 MB.
Execute         syn_report -verbosereport -o /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.verbose.bind.rpt 
Command         syn_report done; 0.16 sec.
Execute         db_write -o /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.bind.adb -f 
INFO-FLOW: Finish binding pixel_proc.
Execute         get_model_list pixel_proc -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess pixel_proc 
INFO-FLOW: Model list for RTL generation: pixel_proc
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pixel_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model pixel_proc -vendor xilinx -mg_file /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_proc/video_in_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_proc/video_in_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_proc/video_in_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_proc/video_out_data' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_proc/video_out_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_proc/video_out_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_proc/frames_V' to 's_axilite & ap_vld' (register).
WARNING: [RTGEN 206-101] Pointer port 'frames_V' in function pipeline may not be correctly catched for comparison in automatic C/RTL co-simulation; option '-last_write_notify' is recommended for 'set_directive_interface' on this port.
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_proc/rows_V' to 's_axilite & ap_vld' (register).
WARNING: [RTGEN 206-101] Pointer port 'rows_V' in function pipeline may not be correctly catched for comparison in automatic C/RTL co-simulation; option '-last_write_notify' is recommended for 'set_directive_interface' on this port.
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_proc/pixels_V' to 's_axilite & ap_vld' (register).
WARNING: [RTGEN 206-101] Pointer port 'pixels_V' in function pipeline may not be correctly catched for comparison in automatic C/RTL co-simulation; option '-last_write_notify' is recommended for 'set_directive_interface' on this port.
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_proc/sum_before_V' to 's_axilite & ap_vld' (register).
WARNING: [RTGEN 206-101] Pointer port 'sum_before_V' in function pipeline may not be correctly catched for comparison in automatic C/RTL co-simulation; option '-last_write_notify' is recommended for 'set_directive_interface' on this port.
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_proc/sum_after_V' to 's_axilite & ap_vld' (register).
WARNING: [RTGEN 206-101] Pointer port 'sum_after_V' in function pipeline may not be correctly catched for comparison in automatic C/RTL co-simulation; option '-last_write_notify' is recommended for 'set_directive_interface' on this port.
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_proc/values_V' to 's_axilite & ap_vld' (register).
WARNING: [RTGEN 206-101] Pointer port 'values_V' in function pipeline may not be correctly catched for comparison in automatic C/RTL co-simulation; option '-last_write_notify' is recommended for 'set_directive_interface' on this port.
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_proc/read_done_V' to 's_axilite & ap_vld' (register).
WARNING: [RTGEN 206-101] Pointer port 'read_done_V' in function pipeline may not be correctly catched for comparison in automatic C/RTL co-simulation; option '-last_write_notify' is recommended for 'set_directive_interface' on this port.
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_proc/write_ready_V' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'pixel_proc/shared_memory_V' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pixel_proc' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'frames_V', 'rows_V', 'pixels_V', 'sum_before_V', 'sum_after_V', 'values_V', 'read_done_V', 'write_ready_V' and 'shared_memory_V' to AXI-Lite port AXILiteS.
INFO: [SYN 201-210] Renamed object name 'pixel_proc_mac_muladd_17s_8ns_26s_27_4_1' to 'pixel_proc_mac_muladd_17s_8ns_26s_27_bkb' due to the length limit 40
INFO: [SYN 201-210] Renamed object name 'pixel_proc_mac_muladd_18s_8ns_26ns_27_4_1' to 'pixel_proc_mac_muladd_18s_8ns_26ns_27cud' due to the length limit 40
INFO: [SYN 201-210] Renamed object name 'pixel_proc_mac_muladd_17ns_8ns_26ns_26_4_1' to 'pixel_proc_mac_muladd_17ns_8ns_26ns_2dEe' due to the length limit 40
INFO: [SYN 201-210] Renamed object name 'pixel_proc_mac_muladd_19s_8ns_27s_27_4_1' to 'pixel_proc_mac_muladd_19s_8ns_27s_27_eOg' due to the length limit 40
INFO: [SYN 201-210] Renamed object name 'pixel_proc_mac_muladd_20ns_8ns_26ns_27_4_1' to 'pixel_proc_mac_muladd_20ns_8ns_26ns_2fYi' due to the length limit 40
INFO: [RTGEN 206-100] Generating core module 'pixel_proc_mac_muladd_17ns_8ns_26ns_2dEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pixel_proc_mac_muladd_17s_8ns_26s_27_bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pixel_proc_mac_muladd_18s_8ns_26ns_27cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pixel_proc_mac_muladd_19s_8ns_27s_27_eOg': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pixel_proc_mac_muladd_20ns_8ns_26ns_2fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pixel_proc_mul_19s_27s_46_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pixel_proc_mul_20s_27s_47_7_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pixel_proc_mul_21ns_27s_48_7_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'pixel_proc_mul_mul_19ns_8ns_26_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pixel_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 235.157 MB.
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.rtl_wrap.cfg.tcl 
Execute         gen_rtl pixel_proc -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/syn/systemc/pixel_proc -synmodules pixel_proc 
Execute         gen_rtl pixel_proc -istop -style xilinx -f -lang vhdl -o /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/syn/vhdl/pixel_proc 
Execute         gen_rtl pixel_proc -istop -style xilinx -f -lang vlog -o /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/syn/verilog/pixel_proc 
Execute         syn_report -csynth -model pixel_proc -o /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/syn/report/pixel_proc_csynth.rpt 
Execute         syn_report -rtlxml -model pixel_proc -o /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/syn/report/pixel_proc_csynth.xml 
Execute         syn_report -verbosereport -model pixel_proc -o /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.verbose.rpt 
Command         syn_report done; 0.21 sec.
Execute         db_write -model pixel_proc -f -o /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.adb 
Execute         gen_tb_info pixel_proc -p /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db -o /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc 
Execute         export_constraint_db -f -tool general -o /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.constraint.tcl 
Execute         syn_report -designview -model pixel_proc -o /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.design.xml 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model pixel_proc -o /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model pixel_proc -o /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks pixel_proc 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain pixel_proc 
INFO-FLOW: Model list for RTL component generation: pixel_proc
INFO-FLOW: Handling components in module [pixel_proc] ... 
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.compgen.tcl 
INFO-FLOW: Found component pixel_proc_mul_21ns_27s_48_7_1.
INFO-FLOW: Append model pixel_proc_mul_21ns_27s_48_7_1
INFO-FLOW: Found component pixel_proc_mul_20s_27s_47_7_1.
INFO-FLOW: Append model pixel_proc_mul_20s_27s_47_7_1
INFO-FLOW: Found component pixel_proc_mul_19s_27s_46_7_1.
INFO-FLOW: Append model pixel_proc_mul_19s_27s_46_7_1
INFO-FLOW: Found component pixel_proc_mul_mul_19ns_8ns_26_4_1.
INFO-FLOW: Append model pixel_proc_mul_mul_19ns_8ns_26_4_1
INFO-FLOW: Found component pixel_proc_mac_muladd_17s_8ns_26s_27_bkb.
INFO-FLOW: Append model pixel_proc_mac_muladd_17s_8ns_26s_27_bkb
INFO-FLOW: Found component pixel_proc_mac_muladd_18s_8ns_26ns_27cud.
INFO-FLOW: Append model pixel_proc_mac_muladd_18s_8ns_26ns_27cud
INFO-FLOW: Found component pixel_proc_mac_muladd_17ns_8ns_26ns_2dEe.
INFO-FLOW: Append model pixel_proc_mac_muladd_17ns_8ns_26ns_2dEe
INFO-FLOW: Found component pixel_proc_mac_muladd_19s_8ns_27s_27_eOg.
INFO-FLOW: Append model pixel_proc_mac_muladd_19s_8ns_27s_27_eOg
INFO-FLOW: Found component pixel_proc_mac_muladd_20ns_8ns_26ns_2fYi.
INFO-FLOW: Append model pixel_proc_mac_muladd_20ns_8ns_26ns_2fYi
INFO-FLOW: Found component pixel_proc_copy1_histogram_V.
INFO-FLOW: Append model pixel_proc_copy1_histogram_V
INFO-FLOW: Found component pixel_proc_copy1_empty_data_V.
INFO-FLOW: Append model pixel_proc_copy1_empty_data_V
INFO-FLOW: Found component pixel_proc_AXILiteS_s_axi.
INFO-FLOW: Append model pixel_proc_AXILiteS_s_axi
INFO-FLOW: Found component regslice_core.
INFO-FLOW: Append model regslice_core
INFO-FLOW: Append model pixel_proc
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: pixel_proc_mul_21ns_27s_48_7_1 pixel_proc_mul_20s_27s_47_7_1 pixel_proc_mul_19s_27s_46_7_1 pixel_proc_mul_mul_19ns_8ns_26_4_1 pixel_proc_mac_muladd_17s_8ns_26s_27_bkb pixel_proc_mac_muladd_18s_8ns_26ns_27cud pixel_proc_mac_muladd_17ns_8ns_26ns_2dEe pixel_proc_mac_muladd_19s_8ns_27s_27_eOg pixel_proc_mac_muladd_20ns_8ns_26ns_2fYi pixel_proc_copy1_histogram_V pixel_proc_copy1_empty_data_V pixel_proc_AXILiteS_s_axi regslice_core pixel_proc
INFO-FLOW: To file: write model pixel_proc_mul_21ns_27s_48_7_1
INFO-FLOW: To file: write model pixel_proc_mul_20s_27s_47_7_1
INFO-FLOW: To file: write model pixel_proc_mul_19s_27s_46_7_1
INFO-FLOW: To file: write model pixel_proc_mul_mul_19ns_8ns_26_4_1
INFO-FLOW: To file: write model pixel_proc_mac_muladd_17s_8ns_26s_27_bkb
INFO-FLOW: To file: write model pixel_proc_mac_muladd_18s_8ns_26ns_27cud
INFO-FLOW: To file: write model pixel_proc_mac_muladd_17ns_8ns_26ns_2dEe
INFO-FLOW: To file: write model pixel_proc_mac_muladd_19s_8ns_27s_27_eOg
INFO-FLOW: To file: write model pixel_proc_mac_muladd_20ns_8ns_26ns_2fYi
INFO-FLOW: To file: write model pixel_proc_copy1_histogram_V
INFO-FLOW: To file: write model pixel_proc_copy1_empty_data_V
INFO-FLOW: To file: write model pixel_proc_AXILiteS_s_axi
INFO-FLOW: To file: write model regslice_core
INFO-FLOW: To file: write model pixel_proc
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model pixel_proc -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 114.11 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=7.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl 
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl 
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'pixel_proc_mul_21ns_27s_48_7_1_MulnS_0'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'pixel_proc_mul_20s_27s_47_7_1_MulnS_1'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'pixel_proc_mul_19s_27s_46_7_1_MulnS_2'
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
INFO: [RTMG 210-278] Implementing memory 'pixel_proc_copy1_histogram_V_ram (RAM)' using block RAMs with reset.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'pixel_proc_copy1_empty_data_V_ram (RAM)' using block RAMs with reset.
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           source ./AXILiteS.slave.tcl 
Execute           is_m_axi_addr64 
Command         ap_source done; 0.15 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=pixel_proc xml_exists=0
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.rtl_wrap.cfg.tcl 
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.rtl_wrap.cfg.tcl 
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.rtl_wrap.cfg.tcl 
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl 
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl 
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.compgen.tcl 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute           ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl 
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.constraint.tcl 
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=12
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=15
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=14 #gSsdmPorts=12
Execute         source /home/david/Xilinx/Vivado/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl 
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.compgen.dataonly.tcl 
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.compgen.dataonly.tcl 
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.rtl_wrap.cfg.tcl 
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.compgen.dataonly.tcl 
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.constraint.tcl 
Execute         sc_get_clocks pixel_proc 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 1506.367 ; gain = 1097.754 ; free physical = 6040 ; free virtual = 26912
INFO: [VHDL 208-304] Generating VHDL RTL for pixel_proc.
INFO: [VLOG 209-307] Generating Verilog RTL for pixel_proc.
Command       autosyn done; 2.04 sec.
Command     csynth_design done; 52.22 sec.
Execute     export_design -format ip_catalog -description Pixel processing for 24-bit AXI video stream -display_name Pixel Processing 
Execute       get_config_export -acc 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -ipname 
Execute       get_config_export -kernel_drc 
Execute       get_config_export -library 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sdaccel 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
Execute       config_export -description=Pixel processing for 24-bit AXI video stream -display_name=Pixel Processing -format=ip_catalog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -description {Pixel processing for 24-bit AXI video stream} -display_name {Pixel Processing}
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_sdx -target 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_sdx -target 
Execute       get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -sdx-target none
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl both -sdx-target none -tool Vivado -impltomg_flag
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.constraint.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=12
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=15
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=0 g_has_adaptors=false generate_bd_files=1 #modelList=14 #gSsdmPorts=12
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.compgen.dataonly.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.compgen.dataonly.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.rtl_wrap.cfg.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.compgen.dataonly.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.constraint.tcl 
Execute       sc_get_clocks pixel_proc 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       copying IP vlog from /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/impl/verilog
INFO-FLOW: DBG:CMD:       copying IP vhdl from /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/impl/vhdl
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=12
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.compgen.dataonly.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.compgen.dataonly.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=pixel_proc
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.rtl_wrap.cfg.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.rtl_wrap.cfg.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.rtl_wrap.cfg.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=pixel_proc
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.rtl_wrap.cfg.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.rtl_wrap.cfg.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.rtl_wrap.cfg.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_bd_script
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.constraint.tcl 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/pixel_proc.tbgen.tcl 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD: read_platform_lib /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:     exec /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/impl/ip/pack.sh
Command     export_design done; 13.18 sec.
Execute     cleanup_all 
INFO-FLOW: Workspace /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1 opened at Fri Jan 26 19:59:21 CET 2024
Execute     config_clock -quiet -name default -period 7 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.74 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.91 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_compile -name_max_length=40 
INFO: [XFORM 203-1161] The maximum of name length is set into 40.
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=1 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=1 
Execute     config_rtl -reset=all 
Execute     config_export -description Pixel processing for 24-bit AXI video stream 
Execute     config_export -display_name Pixel Processing 
Execute     config_export -format=ip_catalog 
Command   open_solution done; 1.04 sec.
Execute   csim_design -quiet 
Execute     source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     is_encrypted /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/pixel_proc_test.cpp 
Execute     is_xip /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/pixel_proc_test.cpp 
Execute     is_encrypted /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/pixel_proc.cpp 
Execute     is_xip /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/pixel_proc.cpp 
Execute     is_encrypted /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/pixel_proc.h 
Execute     is_xip /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/pixel_proc.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; error code: 1; 81.74 sec.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 95.18 sec.
Command ap_source done; error code: 1; 96.22 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1 opened at Fri Jan 26 21:02:17 CET 2024
Execute     config_clock -quiet -name default -period 7 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.77 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.11 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.94 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_compile -name_max_length=40 
INFO: [XFORM 203-1161] The maximum of name length is set into 40.
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=1 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=1 
Execute     config_rtl -reset=all 
Execute     config_export -description Pixel processing for 24-bit AXI video stream 
Execute     config_export -display_name Pixel Processing 
Execute     config_export -format=ip_catalog 
Command   open_solution done; 1.08 sec.
Execute   csim_design -quiet 
Execute     source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/pixel_proc_test.cpp 
Execute     is_xip /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/pixel_proc_test.cpp 
Execute     is_encrypted /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/pixel_proc.cpp 
Execute     is_xip /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/pixel_proc.cpp 
Execute     is_encrypted /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/pixel_proc.h 
Execute     is_xip /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/pixel_proc.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 254.82 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 260.35 sec.
Command ap_source done; 261.43 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1 opened at Fri Jan 26 21:23:34 CET 2024
Execute     config_clock -quiet -name default -period 7 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.73 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.89 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_compile -name_max_length=40 
INFO: [XFORM 203-1161] The maximum of name length is set into 40.
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=1 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=1 
Execute     config_rtl -reset=all 
Execute     config_export -description Pixel processing for 24-bit AXI video stream 
Execute     config_export -display_name Pixel Processing 
Execute     config_export -format=ip_catalog 
Command   open_solution done; 1.02 sec.
Execute   csim_design -quiet 
Execute     source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/pixel_proc_test.cpp 
Execute     is_xip /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/pixel_proc_test.cpp 
Execute     is_encrypted /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/pixel_proc.cpp 
Execute     is_xip /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/pixel_proc.cpp 
Execute     is_encrypted /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/pixel_proc.h 
Execute     is_xip /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/pixel_proc.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 4.56 sec.
Command ap_source done; error code: 1; 5.58 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1 opened at Fri Jan 26 21:24:06 CET 2024
Execute     config_clock -quiet -name default -period 7 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 7ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.73 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.lib 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.lib 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.lib 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.lib 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.lib 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.lib 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.lib 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/fsl.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/target_info.tcl 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source /home/david/Xilinx/Vivado/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.9 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_compile -name_max_length=40 
INFO: [XFORM 203-1161] The maximum of name length is set into 40.
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=1 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=1 
Execute     config_rtl -reset=all 
Execute     config_export -description Pixel processing for 24-bit AXI video stream 
Execute     config_export -display_name Pixel Processing 
Execute     config_export -format=ip_catalog 
Command   open_solution done; 1.02 sec.
Execute   csim_design -quiet 
Execute     source /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/pixel_proc_test.cpp 
Execute     is_xip /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/pixel_proc_test.cpp 
Execute     is_encrypted /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/pixel_proc.cpp 
Execute     is_xip /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/pixel_proc.cpp 
Execute     is_encrypted /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/pixel_proc.h 
Execute     is_xip /mnt/sdc3/david/projs/hardware-software/part2/ip_cores/pixel_proc/pixel_proc.h 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 253.66 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 265.78 sec.
Command ap_source done; 266.8 sec.
Execute cleanup_all 
