type: IC
subtype: MPU
name: Z80
description: Z-80 Microprocessor
package: DIP
pincount: 40
family: Zilog
datasheet: http://www.z80.info/zip/z80.pdf
pins:
  - num: 1
    sym: A__11
    desc: Address Line 11 Output
  - num: 2
    sym: A__12
    desc: Address Line 12 Output
  - num: 3
    sym: A__13
    desc: Address Line 13 Output
  - num: 4
    sym: A__14
    desc: Address Line 14 Output
  - num: 5
    sym: A__15
    desc: Address Line 15 Output
  - num: 6
    sym: CLK
    desc: Clock Input
  - num: 7
    sym: D__4
    desc: Data Line 4
  - num: 8
    sym: D__5
    desc: Data Line 5
  - num: 9
    sym: D__3
    desc: Data Line 3
  - num: 10
    sym: D__6
    desc: Data Line 6
  - num: 11
    sym: V__CC
    desc: Power +5V
  - num: 12
    sym: D__2
    desc: Data Line 2
  - num: 13
    sym: D__7
    desc: Data Line 7
  - num: 14
    sym: D__0
    desc: Data Line 0
  - num: 15
    sym: D__1
    desc: Data Line 1
  - num: 16
    sym: ~INT
    desc: Maskable Interrupt Input (Active Low)
  - num: 17
    sym: ~NMI
    desc: Non-Maskable Interrupt Input (Active Low)
  - num: 18
    sym: ~HALT
    desc: Halt State Output (Active Low)
  - num: 19
    sym: ~MREQ
    desc: Memory Request Output (Active Low)
  - num: 20
    sym: ~IORQ
    desc: Input/Output Request Output (Active Low)
  - num: 21
    sym: ~RD
    desc: Read Request Output (Active Low)
  - num: 22
    sym: ~WR
    desc: Write Request Output (Active Low)
  - num: 23
    sym: ~BUSACK
    desc: Acknowledge Bus Request for DMA Output (Active Low)
  - num: 24
    sym: ~WAIT
    desc: Wait Request Input (Active Low)
  - num: 25
    sym: ~BUSREQ
    desc: Bus Request Input (Active Low)
  - num: 26
    sym: ~RESET
    desc: Reset Input (Active Low)
  - num: 27
    sym: ~M1
    desc: Machine Cycle 1 Output (Active Low)
  - num: 28
    sym: ~RFSH
    desc: Dynamic Memory Refresh Output (Active Low)
  - num: 29
    sym: GND
    desc: Power Ground
  - num: 30
    sym: A__0
    desc: Address Line 1 Output
  - num: 31
    sym: A__1
    desc: Address Line 1 Output
  - num: 32
    sym: A__2
    desc: Address Line 2 Output
  - num: 33
    sym: A___3
    desc: Address Line 3 Output
  - num: 34
    sym: A__4
    desc: Address Line 4 Output
  - num: 35
    sym: A__5
    desc: Address Line 5 Output
  - num: 36
    sym: A__6
    desc: Address Line 6 Output
  - num: 37
    sym: A__7
    desc: Address Line 7 Output
  - num: 38
    sym: A__8
    desc: Address Line 8 Output
  - num: 39
    sym: A__9
    desc: Address Line 9 Output
  - num: 40
    sym: A__10
    desc: Address Line 10 Output
notes:
  - 'Registers: <table> <tr><td>A</td><td>Accumulator</td></tr> <tr><td>F</td><td>Condition Flags</td></tr> <tr><td>B & C</td><td>General Purpose 8-bit registers (may be used together as a 16-bit register)</td></tr> <tr><td>D & E</td><td>General Purpose 8-bit registers (may be used together as a 16-bit register)</td></tr> <tr><td>H & L</td><td>High & Low bytes of 16-bit Address Pointer Register</td></tr> <tr><td>I</td><td>Interrupt Register - Holds upper 8 bits of memory address for vectored interrupt processing</td></tr> <tr><td>R</td><td>Refresh Register - Automatically incremented for Dynamic Memory Refresh (read only)</td></tr> <tr><td>IX & IY</td><td>16-bit Index Registers</td></tr> <tr><td>SP</td><td>16-bit Stack Pointer Register</td></tr> <tr><td>PC</td><td>A16-bit Program Counter Register</td></tr> <tr><td>IFF</td><td>Interrupt Flip Flop Flag</td></tr> </table>'
  - All general-purpose registers are duplicated in the prime set (A', F',B', C', D', E', H', L')
specs:
  - param: Maximum Voltage (Vcc)
    val: '6.0'
    unit: V
  - param: Clock Speed (Original Z-80)
    val: '2'
    unit: MHz
