`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date:    22:34:22 05/20/2017 
// Design Name: 
// Module Name:    global_FSM 
// Project Name: 
// Target Devices: 
// Tool versions: 
// Description: 
// å…¨å±€çŠ¶æ€æœºï¼Œç”¨æ¥æ§ï¿½ä¸ªçŠ¶æ€æœºçš„ååŒå·¥ä½œï¿½
// Dependencies: 
//
// Revision: 
// Revision 0.01 - File Created
// Additional Comments: 
//
//////////////////////////////////////////////////////////////////////////////////
module global_FSM(
    input               clk,
    input               rst_n,
    input   [31:0]      instruction,
    input               ALU_ZERO,
    input               ALU_POSITIVE,
    //Control signals:
    //PC:
    output          PCWrite,
    output  [1:0]   PC_Src,
    //PC_En
    output          Branch,
    output          Branch_ne,
    output          Branch_gz,

    //MEM:
    output          MemtoReg,    
    output          MemWrite,
    output          IorD,
    //RegFile
    output  [4:0]   rt_addr,
    output  [4:0]   rd_addr,
    output  [4:0]   rs_addr,
    output          RegDst,
    output          RegWrite,
    //ALU
    output  [1:0]   ALUOp,
    output          ALU_SrcA,
    output  [1:0]   ALU_SrcB,
    output          SelectA,
    output          SelectB,
    //Instruction Reg
    output          IR_Write,
    //FSM information:
    output          DMemVisit,
    output  reg     BranchSig,
    output  reg [1:0]   BrSigEn,
    output  reg     JmpSig,
    output  reg [1:0]   JmpSigEn,
    output  [6:0]   ackstate,
    output          PC_En_Start,
    output          PC_En_Conflict,
    output  [2:0]   bubblePri,
    output          bubble,
    output  [2:0]   flushPri,
    output          flush
    );

parameter SIDLE = 15;
parameter SWAIT = 17;
parameter S0 = 0;
parameter S1 = 1;
parameter S2 = 2;
parameter S3 = 3;
parameter S4 = 4;
parameter S5 = 5;
parameter S5plus = 14;
parameter S6 = 6;
parameter S7 = 7;
parameter S8 = 8;
parameter S8plus = 12;
parameter S9 = 9;
parameter S10 = 10;
parameter S11 = 11;
parameter S11plus = 13;
parameter S12 = 16;
parameter S12plus = 18;

wire en021;
wire en122;
wire en223;
wire en324;
//ack: acknowledgement for fetch requests
wire ack1,ack2,ack3,ack4,ack5;//ack1ä¼˜å…ˆçº§æœ€ï¿
wire fetch_req1,fetch_req2,fetch_req3,fetch_req4,fetch_req5;
wire state1,state2,state3,state4,state5;
wire next_state1,next_state2,next_state3,next_state4,next_state5;
wire Branch1,Branch2,Branch3,Branch4,Branch5;
wire Branch_gz1,Branch_gz2,Branch_gz3,Branch_gz4,Branch_gz5;
wire Branch_ne1,Branch_ne2,Branch_ne3,Branch_ne4,Branch_ne5;
wire RegWrite1,RegWrite2,RegWrite3,RegWrite4,RegWrite5;
wire MemtoReg1,MemtoReg2,MemtoReg3,MemtoReg4,MemtoReg5;
wire RegDst1,RegDst2,RegDst3,RegDst4,RegDst5;
wire [4:0]  rt_addr1,  rt_addr2,  rt_addr3,  rt_addr4,  rt_addr5;
wire [4:0]  rd_addr1,  rd_addr2,  rd_addr3,  rd_addr4,  rd_addr5;
wire [4:0]  rs_addr1,  rs_addr2,  rs_addr3,  rs_addr4,  rs_addr5;
assign ack1 = (~DMemVisit)&&(~BranchSig)&&(~JmpSig)&&fetch_req1;
assign ack2 = (~DMemVisit)&&(~BranchSig)&&(~JmpSig)&&fetch_req2&&(~ack1);
assign ack3 = (~DMemVisit)&&(~BranchSig)&&(~JmpSig)&&fetch_req3&&(~ack1)&&(~ack2);
assign ack4 = (~DMemVisit)&&(~BranchSig)&&(~JmpSig)&&fetch_req4&&(~ack1)&&(~ack2)&&(~ack3);
assign ack5 = (~DMemVisit)&&(~BranchSig)&&(~JmpSig)&&fetch_req5&&(~ack1)&&(~ack2)&&(~ack3)&&(~ack4);

assign ackstate = ack1?state1:(ack2?state2:(ack3?state3:(ack4?state4:(ack5?state5:state1))));
//ä¸€èˆ¬çš„PC_Enæ¥è‡ªäºæŒ‡ä»¤å¼€å§‹æ—¶:
assign PC_En_Start = ack1||ack2||ack3||ack4||ack5;//è¿™æ¡æœ‰æ•ˆæ—¶ï¼Œæ¥è‡ªäºJ/JR/Branchçš„PC_Enè¯·æ±‚è¦æŠ‘åˆ¶ï¿½...é”™äº†ã€‚ï¿½
//PC_En_Startæœ‰æ•ˆï¼šæ„å‘³ç€æ²¡æœ‰è®¿å­˜è¯·æ±‚ã€æ²¡æœ‰è·³è½¬ã€æ— æ¡ä»¶è·³è½¬
wire PC_En_Conflict1,PC_En_Conflict2,PC_En_Conflict3,PC_En_Conflict4,PC_En_Conflict5;

wire   [5:0]       opcode;
assign  opcode = instruction[31:26];
//reg JmpSig,BranchSig;
//reg [1:0] JmpSigEn,BrSigEn;

wire JmpOccur = (next_state1 == S11||next_state1==S12)||(next_state2 == S11||next_state2==S12)||(next_state3 == S11||next_state3==S12)||(next_state4 == S11||next_state4==S12)||(next_state5 == S11||next_state5==S12);
wire Branch1Occur = (state1==S8)&&(Branch1&&ALU_ZERO)|| (Branch_ne1 && !ALU_ZERO)||(Branch_gz1 && ALU_POSITIVE);
wire Branch2Occur = (state2==S8)&&(Branch2&&ALU_ZERO)|| (Branch_ne2 && !ALU_ZERO)||(Branch_gz2 && ALU_POSITIVE);
wire Branch3Occur = (state3==S8)&&(Branch3&&ALU_ZERO)|| (Branch_ne3 && !ALU_ZERO)||(Branch_gz3 && ALU_POSITIVE);
wire Branch4Occur = (state4==S8)&&(Branch4&&ALU_ZERO)|| (Branch_ne4 && !ALU_ZERO)||(Branch_gz4 && ALU_POSITIVE);
wire Branch5Occur = (state5==S8)&&(Branch5&&ALU_ZERO)|| (Branch_ne5 && !ALU_ZERO)||(Branch_gz5 && ALU_POSITIVE);

always@(posedge clk or negedge rst_n)//J/JR
begin
    if(JmpOccur)//æ— æ¡ä»¶è·³ï¿½state==1
    begin
        //begin counting
        JmpSig <= 1;
        JmpSigEn <= 2;
    end
    else if(JmpSigEn)
    begin
        JmpSigEn <= JmpSigEn-1;
    end
    else//JmpSigEn=0
        JmpSig <= 0;
end

always@(posedge clk or negedge rst_n)//Branch
begin
    if(Branch1Occur||Branch2Occur||Branch3Occur||Branch4Occur||Branch5Occur)
    begin
        BranchSig <= 1;
        BrSigEn <= 1;
    end
    else if(BrSigEn)
        BrSigEn <= BrSigEn-1;
    else
        BranchSig <= 0;
end
//è®¿å­˜å†²çªæ£€æµ‹ï¼š
//è®¿å­˜å†²çªåªå¯èƒ½æ˜¯æ•°æ®è®¿å­˜ä¸å–æŒ‡çš„å†²çªã€‚æ•…æ•°æ®è®¿å­˜å¯¹åº”æŒ‡ä»¤åœ¨å‰ï¼Œä¼˜å…ˆçº§æ›´é«˜
wire DMemVisit1 = (state1==S3||state1==S5);
wire DMemVisit2 = (state2==S3||state2==S5);
wire DMemVisit3 = (state3==S3||state3==S5);
wire DMemVisit4 = (state4==S3||state4==S5);
wire DMemVisit5 = (state5==S3||state5==S5);

assign DMemVisit = DMemVisit1||DMemVisit2||DMemVisit3||DMemVisit4||DMemVisit5;
wire DMemVisitState = DMemVisit1?state1:(DMemVisit2?state2:(DMemVisit3?state3:(DMemVisit4?state4:(DMemVisit5?state5:state1))));
assign IorD =DMemVisit?1:0;
assign MemWrite = DMemVisit&&(DMemVisitState==S5);
//å†™å›ä¿¡å·
//å†™å›ä»è®¡åˆ’åœ¨å•æ¡æŒ‡ä»¤çš„æœ«å°¾ï¼Œå’Œæ–°æŒ‡ä»¤è¿›å…¥åŒæ—¶ï¼Œæ•…å¯ä»¥ç”¨æ–°æŒ‡ä»¤è¿›å…¥ç›¸åŒçš„åˆ¤æ–­é€»è¾‘ï¿
//ä½†å†™å›ç»“æœå¯åœ¨å†™å›å‰ä¼ åˆ°ä¸‹ä¸€æ¡æŒ‡ä»¤ï¿½
assign RegWrite = ack1?RegWrite1:(ack2?RegWrite2:(ack3?RegWrite3:(ack4?RegWrite4:(ack5?RegWrite5:0))));
assign MemtoReg = ack1?MemtoReg1:(ack2?MemtoReg2:(ack3?MemtoReg3:(ack4?MemtoReg4:(ack5?MemtoReg5:0))));
assign RegDst = ack1?RegDst1:(ack2?RegDst2:(ack3?RegDst3:(ack4?RegDst4:(ack5?RegDst5:0))));

assign rt_addr = ack1?rt_addr1:(ack2?rt_addr2:(ack3?rt_addr3:(ack4?rt_addr4:(ack5?rt_addr5:0))));
assign rd_addr = ack1?rd_addr1:(ack2?rd_addr2:(ack3?rd_addr3:(ack4?rd_addr4:(ack5?rd_addr5:0))));


//é¢å¤–çš„PC_Enæ£€æµ‹ä¿¡ï¿½å†²çªæ¥è‡ªäºJ/JR/Branch
assign PC_En_Conflict1 = ( Branch1Occur)||(state1 == S11||state1 == S12);
assign PC_En_Conflict2 = ( Branch2Occur)||(state2 == S11||state2 == S12);
assign PC_En_Conflict3 = ( Branch3Occur)||(state3 == S11||state3 == S12);
assign PC_En_Conflict4 = ( Branch4Occur)||(state4 == S11||state4 == S12);
assign PC_En_Conflict5 = ( Branch5Occur)||(state5 == S11||state5 == S12);
wire PC_En_Conflict =PC_En_Conflict1||PC_En_Conflict2||PC_En_Conflict3||PC_En_Conflict4||PC_En_Conflict5;
wire [6:0] PC_En_Conflictstate = PC_En_Conflict1?state1:(PC_En_Conflict2?state2:(PC_En_Conflict3?state3:(PC_En_Conflict4?state4:(PC_En_Conflict5?state5:1))));
//å†’æ³¡ä¿¡å·ï¿
    //å†’æ³¡ä¼˜å…ˆçº§ã€‚æ‰€æœ‰å°äºè¯¥ä¼˜å…ˆçº§çš„çŠ¶æ€æœºï¼ˆåæ¥è¿›å…¥çš„ï¼‰éƒ½è¦åœï¿½ä¸€èˆ¬å†’æ³¡ä¹ŸåŒ…æ‹¬å¼•èµ·å†’æ³¡çš„æŒ‡ï¿
    wire    [2:0]   bubblePri = PC_En_Conflict?2:0;
    //wire            bubble=PC_En_Conflict&&PC_En_Start;//examine!!
    wire            bubble=WaitForMem;

//æ’ç©ºä¿¡å·ï¿
    //æ’ç©ºä¼˜å…ˆçº§ã€‚æ‰€æœ‰å°äºè¯¥ä¼˜å…ˆçº§çš„çŠ¶æ€æœºï¼ˆåæ¥è¿›å…¥çš„ï¼‰éƒ½è¦æ’ï¿½ä¸€èˆ¬æ’ç©ºä¸åŒ…æ‹¬å¼•èµ·æ’ç©ºçš„æŒ‡ï¿
    //æ¨è®ºï¼šè‹¥JmpOccurå’ŒBranchOccuråŒæ—¶å‘ç”Ÿï¼Œä¸€å®šæ˜¯BranchæŒ‡ä»¤åœ¨å‰ã€‚æ•…ä¼˜å…ˆåˆ¤æ–­Branch
    wire    [2:0]   flushPri = (Branch1Occur||Branch2Occur||Branch3Occur||Branch4Occur||Branch5Occur)?3:(JmpOccur?2:0);
    wire    [2:0]   flush =(Branch1Occur||Branch2Occur||Branch3Occur||Branch4Occur||Branch5Occur)||JmpOccur;
/*PCç›¸å…³
å¯è¯æ˜ï¼šPC_En_Startçš„æŒ‡ä»¤æ€»åœ¨PC_En_Conflictçš„æŒ‡ä»¤ä¹‹å‰ï¼Œæ•…ä¼˜å…ˆçº§æ›´é«˜ (é”™äº†...)
å¦‚æœPC_En_Conflictå‘ç”Ÿçš„è¯ï¼Œä¹‹å‰çš„æ–°æŒ‡ä»¤æ˜¯æ— æ•ˆï¿
å„å¯¹PCçš„èµ‹å€¼æ–¹å¼ï¼š
New:        PCWrite = 1 PC_Src = 2'b00 ï¼ˆPC_En_Start)
Branch:     Branchxx= 1 PC_Src = 2'b01
Jump:       PCWrite = 1 PC_Src = 2'b10
JR:         PCWrite = 1 PC_Src = 2'b11
*/

PCWrite = PC_En_Conflict?((PC_En_Conflictstate==S11||PC_En_Conflictstate==S12)?1:0):PC_En_Start;
PC_Src = (PC_En_Conflict&&PC_En_Conflictstate==S11)?2'b10:((PC_En_Conflict&&PC_En_Conflictstate==S12)?2'b11:((PC_En_Conflict&&PC_En_Conflictstate==S8)?2'b01:2'b00));

Branch = ((PC_En_Conflict&&PC_En_Conflictstate==S8)?(Branch1||Branch2||Branch3||Branch4||Branch5):0);
Branch_gz =((PC_En_Conflict&&PC_En_Conflictstate==S8)?(Branch_gz1||Branch_gz2||Branch_gz3||Branch_gz4||Branch_gz5):0);
Branch_ne =((PC_En_Conflict&&PC_En_Conflictstate==S8)?(Branch_ne1||Branch_ne2||Branch_ne3||Branch_ne4||Branch_ne5):0);

//state=0
assign IRWrite = ((state1==S0)?IRWrite1:0)||((state2==S0)?IRWrite2:0)||((state3==S0)?IRWrite3:0)||((state3==S0)?IRWrite3:0)||((state4==S0)?IRWrite4:0)||((state5==S0)?IRWrite5:0);
//state=2
    //PC_En
    //ALU
assign ALU_SrcB0 = ((state1==S2||state1==S6||state1==S8||state1==S9||state1==S12)?ALU_SrcB1:0)||((state2==S2||state2==S6||state2==S8||state2==S9||state2==S12)?ALU_SrcB2:0)||((state3==S2||state3==S6||state3==S8||state3==S9||state3==S12)?ALU_SrcB3:0)||((state4==S2||state4==S6||state4==S8||state4==S9||state4==S12)?ALU_SrcB4:0)||((state5==S2||state5==S6||state5==S8||state5==S9||state5==S12)?ALU_SrcB5:0);
assign ALUOp = ((state1==S2||state1==S6||state1==S8||state1==S9||state1==S12)?ALUOp1:0)||((state2==S2||state2==S6||state2==S8||state2==S9||state2==S12)?ALUOp2:0)||((state3==S2||state3==S6||state3==S8||state3==S9||state3==S12)?ALUOp3:0)||((state4==S2||state4==S6||state4==S8||state4==S9||state4==S12)?ALUOp4:0)||((state5==S2||state5==S6||state5==S8||state5==S9||state5==S12)?ALUOp5:0);

//global_control actions: åˆ†æ­¥å¯åŠ¨
always@(posedge clk or negedge rst_n)
begin
    if(~rst_n)
        en0 <= 0;
    else en0 <= 1;
end
//Forwarding
/*æ£€æµ‹ç¬¬ä¸€ç±»ï¼š 
stage=2(è¿›å…¥æ—¶ä¼šè·³è‡³3) R: |rs| |rt| -> rd (è¿ç®—ç±»æŒ‡ä»¤å’ŒJR)
stage=2 I: |rs|      -> rt ()

stage=3 R: rs rt -> |rd|    (é™åˆ¶ä¸ºè¿ç®—ç±»æŒ‡ä»¤ å› ä¸ºå…¶ä»–Rå‹å¦‚JRï¼Œä¸éœ€è¦æŠŠrdå†™å›ï¼Œä¸é€ æˆå½±å“)
stage=3 I: rs    ->  rt     (addi andi ä¸åŒ…æ‹¬LW SWï¼Œå› ä¸ºå®ƒä»¬ä¸åœ¨stage=3å†™å›ã€‚å®ƒä»¬çš„å†™å›åœ¨ç¬¬äºŒç±»è®¨è®º)
stage=4 LW M[]   ->  rt
*/
wire    [6:0]   stateofALU = (stage1==3)?state1:((stage2==3)?state2:((stage3==3)?state3:((stage4==3)?state4:((stage5==3)?state5:0))));
wire    [4:0]   rsofALU = (stage1==3)?rs_addr1:((stage2==3)?rs_addr2:((stage3==3)?rs_addr3:((stage4==3)?rs_addr4:((stage5==3)?rs_addr5:rs_addr1))));
wire    [4:0]   rtofALU = (stage1==3)?rt_addr1:((stage2==3)?rt_addr2:((stage3==3)?rt_addr3:((stage4==3)?rt_addr4:((stage5==3)?rt_addr5:rt_addr1))));
wire    [6:0]   stateofTHREE = (stage1==4)?state1:((stage2==4)?state2:((stage3==4)?state3:((stage4==4)?state4:((stage5==4)?state5:0))));
wire    [4:0]   rdofTHREE = (stage1==4)?rd_addr1:((stage2==4)?rd_addr2:((stage3==4)?rd_addr3:((stage4==4)?rd_addr4:((stage5==4)?rd_addr5:rd_addr1))));//for R
wire    [4:0]   rtofTHREE = (stage1==4)?rt_addr1:((stage2==4)?rt_addr2:((stage3==4)?rt_addr3:((stage4==4)?rt_addr4:((stage5==4)?rt_addr5:rt_addr1))));//for I

wire    [6:0]   stateofFOUR = (stage1==5)?state1:((stage2==5)?state2:((stage3==5)?state3:((stage4==5)?state4:((stage5==5)?state5:0))));
wire    [4:0]   rtofFOUR = (stage1==5)?rt_addr1:((stage2==5)?rt_addr2:((stage3==5)?rt_addr3:((stage4==5)?rt_addr4:((stage5==5)?rt_addr5:rt_addr1))));//for LW

//(stateofALU==S6||stateofALU==S12) //R prev
//(stateofALU==S2||stateofALU==S8||stateofALU==S9) //I prev
SelectA1=(stateofALU==S6||stateofALU==S12)&&(stateofTHREE==S7)&&(rsofALU==rdofTHREE);//R(new) R(priv)
SelectA2=(stateofALU==S6||stateofALU==S12)&&(stateofTHREE==S10)&&(rsofALU==rtofTHREE);//R(new) I(priv)
SelectA3=(stateofALU==S2||stateofALU==S8||stateofALU==S9)&&(stateofTHREE==S7)&&(rsofALU==rdofTHREE);//I(new) R(priv)
SelectA4=(stateofALU==S2||stateofALU==S8||stateofALU==S9)&&(stateofTHREE==S10)&&(rsofALU==rtofTHREE);//I(new) I(priv)
SelectA5=(stateofALU==S6||stateofALU==S12||stateofALU==S2||stateofALU==S8||stateofALU==S9)&&(stateofFOUR==S4)&&(rsofALU==rtofFOUR);// IorR(new) stage4 LW(priv)
SelectA=SelectA1||SelectA2||SelectA3||SelectA4;//SelectA5 for memory forwarding!

ALU_SrcA=(SelectA1||SelectA2||SelectA3||SelectA4||SelectA5)?0:1;

(stateofALU==S6||stateofALU==S12)&&(stateofTHREE==S7)&&(rtofALU==rdofTHREE)
SelectB1=(stateofALU==S6||stateofALU==S12)&&(stateofTHREE==S7)&&(rtofALU==rdofTHREE);
SelectB2=(stateofALU==S6||stateofALU==S12)&&(stateofTHREE==S10)&&(rtofALU==rtofTHREE);
SelectB3=(stateofALU==S6||stateofALU==S12)&&(stateofFOUR==S4)&&(rtofALU==rtofFOUR);//R(new) stage4 LW(priv)
SelectB=SelectB1||SelectB2;//SelectA3 for memory forwarding!

ALU_SrcB=(SelectB1||SelectB2||SelectB3)?2'b01:ALU_SrcB0;

//R->R==4
/*æ£€æµ‹ç¬¬äºŒç±»ï¼šå› è®¿å­˜è€Œè¦å»¶å
stage=2 R: |rs| |rt| -> rd (è¿ç®—ç±»æŒ‡ä»¤å’ŒJR)
stage=2 I: |rs|      -> rt ()

stage=3 (é™å®šä¸ºLW, SWæ— å½±ï¿
*/
wire WaitForMem = (stateofALU==S6||stateofALU==S12||stateofALU==S2||stateofALU==S8||stateofALU==S9)&&(stateofTHREE==S3)&&(rsofALU==rtofTHREE||rtofALU==rtofTHREE);// IorR(new) stage4 LW(priv)

//control code ends here, hope not too many bugs...


pipe_FSM FSM1(
    //input:
    .clk(clk),
    .rst_n(rst_n),
    .instruction(instruction),//æ¯ä¸ªçŠ¶æ€æœºåªåœ¨å®ƒçš„å–æŒ‡æ—¶å–å…¥instruction
    //FSM control:5
    .en(en0),
    .bubble(bubble),        //ç»Ÿä¸€ä¿¡å·
    .bubblePri(bubblePri),  //ç»Ÿä¸€ä¿¡å·
    .flush(flush),          //ç»Ÿä¸€ä¿¡å·
    .flushPri(flushPri),    //ç»Ÿä¸€ä¿¡å·
    .ack(ack1),              //éç»Ÿä¸€
    .PC_En_Conflict(PC_En_Conflict1),
    //output:
    .fetch_req(fetch_req1),
    .next_en(en021),       //ä¸è§„ï¿
    .stage(stage1),
    .rs_addr(rs_addr1),
    .rt_addr(rt_addr1),//ä»ä¹‹å‰çš„instructionæå–å¹¶ä¿å­˜çš„
    .rd_addr(rd_addr1),
    //control signals:
    .PCWrite(PCWrite1),
    .PC_Src(PC_Src1),
    .Branch(Branch1),
    .Branch_ne(Branch_ne1),
    .Branch_gz(Branch_gz1),

    .MemtoReg(MemtoReg1),
    .MemWrite(MemWrite1),
    .IorD(IorD1),

    .RegDst(RegDst1),
    .RegWrite(RegWrite1),

    .ALUOp(ALUOp1),
    .ALU_SrcA(ALU_SrcA1),
    .ALU_SrcB(ALU_SrcB1),

    .IR_Write(IR_Write1),
    .IR_in_Write(IR_in_Write1),
    .state(state1),
    .next_state(next_state1)
);

pipe_FSM FSM2(
    //input:
    .clk(clk),
    .rst_n(rst_n),
    .instruction(instruction),//æ¯ä¸ªçŠ¶æ€æœºåªåœ¨å®ƒçš„å–æŒ‡æ—¶å–å…¥instruction
    //FSM control:5
    .en(en021),
    .bubble(bubble),        //ç»Ÿä¸€ä¿¡å·
    .bubblePri(bubblePri),  //ç»Ÿä¸€ä¿¡å·
    .flush(flush),          //ç»Ÿä¸€ä¿¡å·
    .flushPri(flushPri),    //ç»Ÿä¸€ä¿¡å·
    .ack(ack2),              //éç»Ÿä¸€
    .PC_En_Conflict(PC_En_Conflict2),
    //output:
    .fetch_req(fetch_req2),
    .next_en(en122),       //ä¸è§„ï¿
    .stage(stage2),
    .rs_addr(rs_addr2),
    .rt_addr(rt_addr2),//ä»ä¹‹å‰çš„instructionæå–å¹¶ä¿å­˜çš„
    .rd_addr(rd_addr2),
    //control signals:
    .PCWrite(PCWrite2),
    .PC_Src(PC_Src2),
    .Branch(Branch2),
    .Branch_ne(Branch_ne2),
    .Branch_gz(Branch_gz2),

    .MemtoReg(MemtoReg2),
    .MemWrite(MemWrite2),
    .IorD(IorD2),

    .RegDst(RegDst2),
    .RegWrite(RegWrite2),

    .ALUOp(ALUOp2),
    .ALU_SrcA(ALU_SrcA2),
    .ALU_SrcB(ALU_SrcB2),

    .IR_Write(IR_Write2),
    .IR_in_Write(IR_in_Write2),
    .state(state2),
    .next_state(next_state2)
);

pipe_FSM FSM3(
    //input:
    .clk(clk),
    .rst_n(rst_n),
    .instruction(instruction),//æ¯ä¸ªçŠ¶æ€æœºåªåœ¨å®ƒçš„å–æŒ‡æ—¶å–å…¥instruction
    //FSM control:5
    .en(en122),
    .bubble(bubble),        //ç»Ÿä¸€ä¿¡å·
    .bubblePri(bubblePri),  //ç»Ÿä¸€ä¿¡å·
    .flush(flush),          //ç»Ÿä¸€ä¿¡å·
    .flushPri(flushPri),    //ç»Ÿä¸€ä¿¡å·
    .ack(ack3),              //éç»Ÿä¸€
    .PC_En_Conflict(PC_En_Conflict3),
    //output:
    .fetch_req(fetch_req3),
    .next_en(en223),       //ä¸è§„ï¿
    .stage(stage3),
    .rs_addr(rs_addr3),
    .rt_addr(rt_addr3),//ä»ä¹‹å‰çš„instructionæå–å¹¶ä¿å­˜çš„
    .rd_addr(rd_addr3),
    //control signals:
    .PCWrite(PCWrite3),
    .PC_Src(PC_Src3),
    .Branch(Branch3),
    .Branch_ne(Branch_ne3),
    .Branch_gz(Branch_gz3),

    .MemtoReg(MemtoReg3),
    .MemWrite(MemWrite3),
    .IorD(IorD3),

    .RegDst(RegDst3),
    .RegWrite(RegWrite3),

    .ALUOp(ALUOp3),
    .ALU_SrcA(ALU_SrcA3),
    .ALU_SrcB(ALU_SrcB3),

    .IR_Write(IR_Write3),
    .IR_in_Write(IR_in_Write3),
    .state(state3),
    .next_state(next_state3)
);

pipe_FSM FSM4(
    //input:
    .clk(clk),
    .rst_n(rst_n),
    .instruction(instruction),//æ¯ä¸ªçŠ¶æ€æœºåªåœ¨å®ƒçš„å–æŒ‡æ—¶å–å…¥instruction
    //FSM control:5
    .en(en223),
    .bubble(bubble),        //ç»Ÿä¸€ä¿¡å·
    .bubblePri(bubblePri),  //ç»Ÿä¸€ä¿¡å·
    .flush(flush),          //ç»Ÿä¸€ä¿¡å·
    .flushPri(flushPri),    //ç»Ÿä¸€ä¿¡å·
    .ack(ack4),              //éç»Ÿä¸€
    .PC_En_Conflict(PC_En_Conflict4),
    //output:
    .fetch_req(fetch_req4),
    .next_en(en324),       //ä¸è§„ï¿
    .stage(stage4)
    .rs_addr(rs_addr4),
    .rt_addr(rt_addr4),//ä»ä¹‹å‰çš„instructionæå–å¹¶ä¿å­˜çš„
    .rd_addr(rd_addr4),
    //control signals:
    .PCWrite(PCWrite4),
    .PC_Src(PC_Src4),
    .Branch(Branch4),
    .Branch_ne(Branch_ne4),
    .Branch_gz(Branch_gz4),

    .MemtoReg(MemtoReg4),
    .MemWrite(MemWrite4),
    .IorD(IorD4),

    .RegDst(RegDst4),
    .RegWrite(RegWrite4),

    .ALUOp(ALUOp4),
    .ALU_SrcA(ALU_SrcA4),
    .ALU_SrcB(ALU_SrcB4),

    .IR_Write(IR_Write4),
    .IR_in_Write(IR_in_Write4),
    .state(state4),
    .next_state(next_state4)
);

pipe_FSM FSM5(
    //input:
    .clk(clk),
    .rst_n(rst_n),
    .instruction(instruction),//æ¯ä¸ªçŠ¶æ€æœºåªåœ¨å®ƒçš„å–æŒ‡æ—¶å–å…¥instruction
    //FSM control:5
    .en(en324),
    .bubble(bubble),        //ç»Ÿä¸€ä¿¡å·
    .bubblePri(bubblePri),  //ç»Ÿä¸€ä¿¡å·
    .flush(flush),          //ç»Ÿä¸€ä¿¡å·
    .flushPri(flushPri),    //ç»Ÿä¸€ä¿¡å·
    .ack(ack5),              //éç»Ÿä¸€
    .PC_En_Conflict(PC_En_Conflict5),
    //output:
    .fetch_req(fetch_req5),
    //.next_en0(en425),       //ä¸è§„ï¿
    .stage(stage5)
    .rs_addr(rs_addr5),
    .rt_addr(rt_addr5),//ä»ä¹‹å‰çš„instructionæå–å¹¶ä¿å­˜çš„
    .rd_addr(rd_addr5),
    //control signals:
    .PCWrite(PCWrite5),
    .PC_Src(PC_Src5),
    .Branch(Branch5),
    .Branch_ne(Branch_ne5),
    .Branch_gz(Branch_gz5),

    .MemtoReg(MemtoReg5),
    .MemWrite(MemWrite5),
    .IorD(IorD5),

    .RegDst(RegDst5),
    .RegWrite(RegWrite5),

    .ALUOp(ALUOp5),
    .ALU_SrcA(ALU_SrcA5),
    .ALU_SrcB(ALU_SrcB5),

    .IR_Write(IR_Write5),
    .IR_in_Write(IR_in_Write5),
    .state(state5),
    .next_state(next_state5)
);

endmodule
