Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat May 16 20:55:20 2020
| Host         : ubuntu running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file chip_top_control_sets_placed.rpt
| Design       : chip_top
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   679 |
|    Minimum number of control sets                        |   585 |
|    Addition due to synthesis replication                 |    94 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1581 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   679 |
| >= 0 to < 4        |    34 |
| >= 4 to < 6        |   106 |
| >= 6 to < 8        |    70 |
| >= 8 to < 10       |   164 |
| >= 10 to < 12      |    17 |
| >= 12 to < 14      |    19 |
| >= 14 to < 16      |     9 |
| >= 16              |   260 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            5584 |         2028 |
| No           | No                    | Yes                    |             286 |           94 |
| No           | Yes                   | No                     |            1616 |          657 |
| Yes          | No                    | No                     |            7301 |         2871 |
| Yes          | No                    | Yes                    |             163 |           37 |
| Yes          | Yes                   | No                     |            3557 |         1331 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                        |                                                                                                                           Enable Signal                                                                                                                          |                                                                                                 Set/Reset Signal                                                                                                | Slice Load Count | Bel Load Count |
+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                       | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                           |                1 |              1 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                            |                1 |              1 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset                                                                                                       | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                           |                1 |              1 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                           |                1 |              1 |
| ~jtag_tck_IBUF_BUFG                                         |                                                                                                                                                                                                                                                                  | dut/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_3/source_valid_0/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/jtag_reset                                                                             |                1 |              1 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_clint/fragmenter/Repeater/_T_545                                                                                                                                                                                                   | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_1                                                                                                                                                         |                1 |              1 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                           |                1 |              1 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_fbus/coupler_from_port_named_slave_port_axi4/buffer/Queue_1/_T_1_reg_3                                                                                                                                                                             |                                                                                                                                                                                                                 |                1 |              1 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                    | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                            |                1 |              1 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                             | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                              |                1 |              1 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                 | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                          |                1 |              2 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                          |                1 |              2 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                        |                1 |              2 |
|  clk_gen/inst/clk_out1                                      | dut/tile/SimpleHellaCacheIF_1/replayq/nackq/_T_6                                                                                                                                                                                                                 |                                                                                                                                                                                                                 |                1 |              2 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                       |                1 |              2 |
|  clk_gen/inst/clk_out1                                      | dut/tile/SimpleHellaCacheIF_2/replayq/nackq/_T_6                                                                                                                                                                                                                 |                                                                                                                                                                                                                 |                1 |              2 |
|  clk_gen/inst/clk_out1                                      | dut/tile/SimpleHellaCacheIF/replayq/nackq/_T_6                                                                                                                                                                                                                   |                                                                                                                                                                                                                 |                1 |              2 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                            | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                          |                1 |              3 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                          |                1 |              3 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__0_n_0              | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                        |                1 |              3 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              3 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                          |                2 |              3 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                          |                1 |              3 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                           | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                          |                2 |              3 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                          |                1 |              3 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1]  |                1 |              3 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                          |                1 |              3 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                           | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                           |                1 |              3 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                              | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                           |                2 |              4 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                               |                2 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                 | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                          |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                          | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                               |                2 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                 | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                                        |                1 |              4 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_mie                                                                                                                                                                                                                                        |                                                                                                                                                                                                                 |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                            |                2 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                         | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                                        |                1 |              4 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/rx16550_1/framing_error_flag0                                                                                                                          |                1 |              4 |
|  clk_gen/inst/clk_out1                                      | dut/tile/SimpleHellaCacheIF_2/replayq/nackq/busy_3                                                                                                                                                                                                               | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_1                                                                                                                                                         |                3 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                |                1 |              4 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue_4/_T_6                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                                    | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                            |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_0                                                                                                                                                       |                                                                                                                                                                                                                 |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                     | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                |                2 |              4 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/buffer/Queue_1/value_reg_2[0]                                                                                                                                                                                                                 | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_1                                                                                                                                                         |                2 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                |                                                                                                                                                                                                                 |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/b_push                                                                                                                                              |                                                                                                                                                                                                                 |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                 | mem/DDR_ctrl/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0                                                                                                                                          |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/pop_si_data                                                                                                                    | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                              |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                            |                1 |              4 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                     | mmio/uart_inst/uart16550_inst/U0/bus2ip_reset_int_core                                                                                                                                                          |                3 |              4 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_2_n_0                                                                                                                                                        | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_error_in_fifo_cnt[3]_i_1_n_0                                                                                                       |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                             | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                |                2 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                         | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[2]_0                                                                                 |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                               |                2 |              4 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                3 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                                            |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                          | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                          |                3 |              4 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/tx16550_1/clkdiv[3]_i_1_n_0                                                                                                                                                                             | mmio/uart_inst/uart16550_inst/U0/bus2ip_reset_int_core                                                                                                                                                          |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                                                  |                1 |              4 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_2__0_n_0                                                                                                                                                                          | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/rx16550_1/clkdiv[3]_i_1__0_n_0                                                                                                                         |                2 |              4 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/msr_reg0                                                                                                                                                                                                |                                                                                                                                                                                                                 |                2 |              4 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/ier1                                                                                                                                                                                                    | mmio/uart_inst/uart16550_inst/U0/bus2ip_reset_int_core                                                                                                                                                          |                1 |              4 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/Queue/E[0]                                                                                                                                                                               | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_1                                                                                                                                                         |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                          |                2 |              4 |
|  jtag_tck_IBUF_BUFG                                         | dut/dtm/JtagTapController/stateMachine/regs_1                                                                                                                                                                                                                    | dut/dtm/JtagTapController/stateMachine/currState_reg[0]_0                                                                                                                                                       |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                              |                1 |              4 |
|  clk_gen/inst/clk_out2                                      | mem/DDR_ctrl/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                        | mem/DDR_ctrl/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                    |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                           | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                              | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                            |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                          |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                          |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                               | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                    |                2 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                           |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                             |                1 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                   | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                 |                2 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                       | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                           |                2 |              4 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                 |                2 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                    | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                          |                3 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/FSM_sequential_state_reg[0][0]                                                                                                                                 |                                                                                                                                                                                                                 |                1 |              5 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/ibuf/nBufValid_reg_1                                                                                                                                                                                                                               | dut/tile/core/ibuf/SR[0]                                                                                                                                                                                        |                3 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                         | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                        |                1 |              5 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_mcause[63]_i_1_n_0                                                                                                                                                                                                                         | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_1                                                                                                                                                         |                2 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                 |                2 |              5 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_bp_0_control_dmode                                                                                                                                                                                                                         | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_1                                                                                                                                                         |                1 |              5 |
|  clk_gen/inst/clk_out1                                      | dut/tile/cmdRouter/cmd/resultStore_rd                                                                                                                                                                                                                            | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_1                                                                                                                                                         |                2 |              5 |
|  clk_gen/inst/clk_out1                                      | dut/tile/convAccel/conv2dPE/_T_302                                                                                                                                                                                                                               | dut/debug_1/dmOuter/dmOuter/SR[0]                                                                                                                                                                               |                1 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                            | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                        |                2 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                 |                1 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                |                2 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                 |                1 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                 |                2 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                              |                1 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                    | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___12_n_0                                                                                                                                    |                1 |              5 |
| ~jtag_tck_IBUF_BUFG                                         | dut/dtm/JtagTapController/stateMachine/currState_reg[0]_1[0]                                                                                                                                                                                                     | dut/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_3/source_valid_0/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/jtag_reset                                                                             |                1 |              5 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_plic/fragmenter/Repeater/E[0]                                                                                                                                                                                                      | dut/subsystem_cbus/coupler_to_plic/fragmenter/Repeater/_T_1_reg_2                                                                                                                                               |                1 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/bhandshake                                                                                                                                                             | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                            |                2 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                              |                1 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset                                                                                                       | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                           |                1 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_reg_0[0]                                                                                                                                    |                                                                                                                                                                                                                 |                1 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                    | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                            |                2 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                        | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                      |                2 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                           |                                                                                                                                                                                                                 |                2 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                      | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                 |                2 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/pop_si_data                                                                                                                    | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                            |                2 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                 | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                              |                1 |              5 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                                                         |                2 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                              | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                             |                1 |              5 |
|  clk_gen/inst/clk_out1                                      | dut/debug_1/dmInner/dmInner/ctrlStateReg_reg[1]_1                                                                                                                                                                                                                | dut/debug_1/dmInner/dmInner/abstractGeneratedMem_0[24]_i_1_n_0                                                                                                                                                  |                2 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___66_n_0                                                                                                                                    |                3 |              5 |
|  clk_gen/inst/clk_out1                                      | dut/debug_1/dmInner/dmInner/ctrlStateReg_reg[1]_1                                                                                                                                                                                                                | dut/debug_1/dmInner/dmInner/abstractGeneratedMem_0[11]_i_1_n_0                                                                                                                                                  |                3 |              5 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker_3/o_data/_T_1_reg_5[0]                                                                                                                                                                                            |                                                                                                                                                                                                                 |                2 |              5 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker_3/o_data/_T_1_reg_4[0]                                                                                                                                                                                            |                                                                                                                                                                                                                 |                1 |              5 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/div/count[5]_i_1_n_0                                                                                                                                                                                                                               | dut/tile/core/div/_T_448                                                                                                                                                                                        |                3 |              5 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker_3/o_data/_T_1_reg_3[0]                                                                                                                                                                                            |                                                                                                                                                                                                                 |                2 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                              | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                             |                1 |              5 |
|  clk_gen/inst/clk_out2                                      |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                 |                2 |              5 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker_3/o_data/_T_1_reg_2[0]                                                                                                                                                                                            |                                                                                                                                                                                                                 |                2 |              5 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker_3/o_data/_T_1_reg_1[0]                                                                                                                                                                                            |                                                                                                                                                                                                                 |                2 |              5 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker_3/o_data/_T_1_reg_0[0]                                                                                                                                                                                            |                                                                                                                                                                                                                 |                1 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                        |                2 |              5 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker_3/o_data/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                 |                2 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                                   | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                           |                4 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                                           | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_1_n_0                                          |                1 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                              | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                             |                1 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                   | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                             |                1 |              5 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/mcr0                                                                                                                                                                                                    | mmio/uart_inst/uart16550_inst/U0/bus2ip_reset_int_core                                                                                                                                                          |                1 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                 |                2 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                         |                1 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                             | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                          |                2 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                              | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                             |                1 |              5 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker_3/o_data/_T_1_reg_6[0]                                                                                                                                                                                            |                                                                                                                                                                                                                 |                1 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                              | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                             |                2 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                              | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                             |                1 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                              | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                             |                1 |              5 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                       | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                           |                3 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                            | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                          |                2 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                                 | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                          |                2 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        |                                                                                                                                                                                                                 |                2 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                               | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                           |                2 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                       | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                           |                2 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[127]_i_1_n_0                                                    |                2 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                      | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                           |                2 |              6 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/Queue/E[0]                                                                                                                                                                                       | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_1                                                                                                                                                         |                3 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                                    |                                                                                                                                                                                                                 |                2 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                                          | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                           |                3 |              6 |
|  clk_gen/inst/clk_out1                                      | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                      |                                                                                                                                                                                                                 |                2 |              6 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/rx_fifo_rst                                                                                                                                            |                3 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                                           | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_1_n_0                                          |                2 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                             | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                           |                3 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                        | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                          |                3 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[1].final_data_offset[0][11]_i_1_n_0                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                           |                4 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                                               |                                                                                                                                                                                                                 |                3 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                     | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                      |                3 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][11]_i_2_n_0                                                                                      | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][11]_i_1_n_0                                     |                2 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                                         | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                          |                2 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                             | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/SS[0]                                                                                  |                1 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                 | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                          |                3 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                          |                4 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                          |                4 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                           |                5 |              6 |
|  clk_gen/inst/clk_out1                                      | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                          |                                                                                                                                                                                                                 |                1 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                            | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                          |                2 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                    |                1 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                          |                3 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                               | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                          |                2 |              6 |
|  clk_gen/inst/clk_out1                                      | dut/debug_1/dmInner/dmInner/ctrlStateReg_reg[1]_1                                                                                                                                                                                                                |                                                                                                                                                                                                                 |                2 |              6 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/release_ack_addr                                                                                                                                                                                                                                 |                                                                                                                                                                                                                 |                1 |              6 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/buffer/Queue/full_reg_0[0]                                                                                                                                                                                                                    | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_1                                                                                                                                                         |                2 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                            |                3 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_reg_0[0]                                                                                                                                               | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                            |                2 |              6 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue_1/_T_1_4_reg[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                 |                1 |              6 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/buffer/Queue/E[0]                                                                                                                                                                                                                             | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_1                                                                                                                                                         |                2 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                             | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                          |                3 |              6 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/out_xbar/_T_520_4_reg_0                                                                                                                                                                                                                       | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_1                                                                                                                                                         |                1 |              6 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/probe_bits_address[31]_i_1_n_0                                                                                                                                                                                                                   | dut/tile/dcache/probe_bits_address[5]_i_1_n_0                                                                                                                                                                   |                1 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                       | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___13_n_0                                                                                                                                    |                3 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                              | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                           |                2 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                        | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                       |                2 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                       | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                                                     |                2 |              6 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/tx_fifo_rst                                                                                                                                            |                2 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                                       | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                           |                1 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[7]_i_1_n_0                                                       |                1 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                       | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                      |                2 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/E[0]                                                                                                                                                                             | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                            |                2 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                           | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                           |                3 |              6 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/E[0]                                                                                                                                                                                                                                             |                                                                                                                                                                                                                 |                3 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                          |                1 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                 |                3 |              6 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                  |                2 |              7 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker_3/o_data/_T_727_reg[2]                                                                                                                                                                                            | dut/tile/buffer/Queue/_T_604_1_reg_5                                                                                                                                                                            |                3 |              7 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/div/_T_448                                                                                                                                                                                                                                         |                                                                                                                                                                                                                 |                5 |              7 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker/o_data/_T_727_reg[2]                                                                                                                                                                                              | dut/tile/buffer/Queue/_T_604_1_reg_2                                                                                                                                                                            |                2 |              7 |
|  clk_gen/inst/clk_out1                                      | dut/debug_1/dmInner/dmiXing/AsyncQueueSink/AsyncValidSync_3/source_valid_0/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/_T_1                                                                                                                                    | dut/debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[44]_0                                                                                                                                       |                5 |              7 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/Queue_1/_T_1_reg_5[0]                                                                                                                                                                            |                                                                                                                                                                                                                 |                4 |              7 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x                                                                                                                                                                                         | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/rx16550_1/parity_error_d0                                                                                                                              |                5 |              7 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | dut/debug_1/dmOuter/dmOuter/value_reg[5][0]                                                                                                                                                                     |                2 |              7 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/Queue_1/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                                 |                2 |              7 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker_1/o_data/_T_727_reg[2]                                                                                                                                                                                            | dut/tile/buffer/Queue/_T_604_1_reg_3                                                                                                                                                                            |                2 |              7 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/value_reg_3[0]                                                                                                                                                                           |                                                                                                                                                                                                                 |                2 |              7 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/value_reg_1[0]                                                                                                                                                                           |                                                                                                                                                                                                                 |                2 |              7 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/Queue_1/_T_1_reg_4[0]                                                                                                                                                                            |                                                                                                                                                                                                                 |                4 |              7 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker_2/o_data/_T_727_reg[2]                                                                                                                                                                                            | dut/tile/buffer/Queue/_T_604_1_reg_4                                                                                                                                                                            |                3 |              7 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue_2/_T_17                                                                                                                                                                                                                                    | dut/tile/dcache/s2_want_victimize                                                                                                                                                                               |                3 |              7 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/value_reg_2[0]                                                                                                                                                                           |                                                                                                                                                                                                                 |                2 |              7 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_18[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                5 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_50[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                6 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_61[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                4 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_62[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                6 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_49[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                3 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_16[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                5 |              8 |
|  jtag_tck_IBUF_BUFG                                         |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                 |                5 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_19[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                6 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_48[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                3 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_20[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                4 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_56[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                4 |              8 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | dut/tile/dcache/SR[0]                                                                                                                                                                                           |                3 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_15[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                3 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_60[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                4 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_51[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                4 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_52[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                4 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_59[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                4 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_17[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                3 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_58[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                4 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_14[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                4 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_53[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                4 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_11[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                6 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_12[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                4 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_54[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                5 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_55[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                5 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_13[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                6 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_57[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                4 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_43[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                4 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_41[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                6 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_40[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                5 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_42[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                5 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_24[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                3 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_39[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                3 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_38[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                2 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_37[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                4 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_36[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                3 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_34[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                7 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_33[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                5 |              8 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/bridge_inst/reader/xact_data_vec                                                                                                                                                                                                                  |                                                                                                                                                                                                                 |                1 |              8 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/bridge_inst/reader/xact_r_cnt[7]_i_1_n_0                                                                                                                                                                                                          | mmio/uart_inst/bridge_inst/reader/bbstub_locked                                                                                                                                                                 |                3 |              8 |
|  clk_gen/inst/clk_out1                                      | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                       | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                1 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_32[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                5 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_25[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                4 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_47[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                3 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_44[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                3 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_23[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                5 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_22[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                5 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_31[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                4 |              8 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/bridge_inst/reader/p_5_in                                                                                                                                                                                                                         | mmio/uart_inst/bridge_inst/reader/bbstub_locked                                                                                                                                                                 |                2 |              8 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/bridge_inst/writer/xact_aw_cnt[8]_i_1_n_0                                                                                                                                                                                                         | mmio/uart_inst/bridge_inst/reader/bbstub_locked                                                                                                                                                                 |                3 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_30[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                5 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_29[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                3 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_28[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                4 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_27[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                4 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_26[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                4 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_45[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                4 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_46[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                5 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_21[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                4 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/resetting                                                                                                                                                                                                                                        | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_1                                                                                                                                                         |                3 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[39]_1[0]                                                                                                                                                                                     | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                2 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                        |                3 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                        |                3 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_66_out                                                                 |                4 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                  |                                                                                                                                                                                                                 |                1 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                                       | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                |                2 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                |                                                                                                                                                                                                                 |                2 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                      | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                              |                                                                                                                                                                                                                 |                1 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[39]_2[0]                                                                                                                                                                                     | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                3 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                 |                3 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                                             | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                            |                3 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg_2[0]                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                            |                5 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_clint/fragmenter/Repeater/full_reg_2[7]                                                                                                                                                                                            |                                                                                                                                                                                                                 |                3 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_clint/fragmenter/Repeater/full_reg_2[6]                                                                                                                                                                                            |                                                                                                                                                                                                                 |                3 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                   | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                            |                3 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_clint/fragmenter/Repeater/full_reg_2[5]                                                                                                                                                                                            |                                                                                                                                                                                                                 |                4 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_clint/fragmenter/Repeater/full_reg_2[4]                                                                                                                                                                                            |                                                                                                                                                                                                                 |                3 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_clint/fragmenter/Repeater/full_reg_2[3]                                                                                                                                                                                            |                                                                                                                                                                                                                 |                3 |              8 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/rx16550_1/rbr_d0                                                                                                                                                                                        | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                       |                2 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0                             |                3 |              8 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                | mmio/uart_inst/uart16550_inst/U0/bus2ip_reset_int_core                                                                                                                                                          |                1 |              8 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/scr0                                                                                                                                                                                                    | mmio/uart_inst/uart16550_inst/U0/bus2ip_reset_int_core                                                                                                                                                          |                3 |              8 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/readStrobe                                                                                                                                                                                              | mmio/uart_inst/uart16550_inst/U0/bus2ip_reset_int_core                                                                                                                                                          |                5 |              8 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/dll0                                                                                                                                                                                                    | mmio/uart_inst/uart16550_inst/U0/bus2ip_reset_int_core                                                                                                                                                          |                2 |              8 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/dlm0                                                                                                                                                                                                    | mmio/uart_inst/uart16550_inst/U0/bus2ip_reset_int_core                                                                                                                                                          |                2 |              8 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/Thr0                                                                                                                                                                                                    | mmio/uart_inst/uart16550_inst/U0/bus2ip_reset_int_core                                                                                                                                                          |                1 |              8 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/Lcr0                                                                                                                                                                                                    | mmio/uart_inst/uart16550_inst/U0/bus2ip_reset_int_core                                                                                                                                                          |                1 |              8 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/xuart_tx_load_sm_1/tsr_com                                                                                                                                                                              | mmio/uart_inst/uart16550_inst/U0/bus2ip_reset_int_core                                                                                                                                                          |                1 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__2_n_0                            | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                        |                2 |              8 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/rx16550_1/clk1x_d                                                                                                                                                                                       | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                       |                1 |              8 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/tx_fifo_wr_en_i                                                                                                                         |                                                                                                                                                                                                                 |                1 |              8 |
|  clk_gen/inst/clk_out1                                      | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                      | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[41]_9[0]                                                                                                                                                                                     | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                2 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[41]_8[0]                                                                                                                                                                                     | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                2 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[41]_7[0]                                                                                                                                                                                     | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                2 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[39]_4[0]                                                                                                                                                                                     | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                2 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[39]_3[0]                                                                                                                                                                                     | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                1 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/cdc_reg_reg[41]_6[0]                                                                                                                                                                                     | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                4 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_69[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                5 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_74[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                3 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                            |                2 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1_n_0                               | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                            |                3 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_73[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                4 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                            |                2 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__0_n_0                            | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                            |                2 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_72[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                3 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                            |                2 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                        | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]                            |                2 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_71[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                3 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_70[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                3 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_clint/fragmenter/Repeater/full_reg_2[2]                                                                                                                                                                                            |                                                                                                                                                                                                                 |                3 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                      | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_68[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                4 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_67[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                5 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                        |                2 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__1_n_0                            | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                        |                2 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_66[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                6 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_65[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                6 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_64[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                4 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                        |                2 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_63[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                5 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_debug/fragmenter/Repeater/full_reg_75[0]                                                                                                                                                                                           | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                4 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                   | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                            |                4 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_clint/fragmenter/Repeater/full_reg_2[1]                                                                                                                                                                                            |                                                                                                                                                                                                                 |                3 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_clint/fragmenter/Repeater/full_reg_2[0]                                                                                                                                                                                            |                                                                                                                                                                                                                 |                4 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_clint/fragmenter/Repeater/full_reg_1[7]                                                                                                                                                                                            | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_1                                                                                                                                                         |                4 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_clint/fragmenter/Repeater/full_reg_1[6]                                                                                                                                                                                            | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_1                                                                                                                                                         |                2 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_clint/fragmenter/Repeater/full_reg_1[5]                                                                                                                                                                                            | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_1                                                                                                                                                         |                3 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_clint/fragmenter/Repeater/full_reg_1[4]                                                                                                                                                                                            | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_1                                                                                                                                                         |                5 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_clint/fragmenter/Repeater/full_reg_1[3]                                                                                                                                                                                            | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_1                                                                                                                                                         |                4 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_clint/fragmenter/Repeater/full_reg_1[2]                                                                                                                                                                                            | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_1                                                                                                                                                         |                4 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_clint/fragmenter/Repeater/full_reg_1[1]                                                                                                                                                                                            | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_1                                                                                                                                                         |                2 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_clint/fragmenter/Repeater/full_reg_1[0]                                                                                                                                                                                            | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_1                                                                                                                                                         |                3 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                 | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                     |                2 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_reg[0]                                                                                                                                 | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                                                 |                3 |              8 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                       | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |              8 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/buffer/Queue_1/_T_1_reg_3                                                                                                                                                                                                                     | dut/subsystem_cbus/buffer/Queue_1/DMCONTROLReg_ndmreset_reg[0]                                                                                                                                                  |                3 |              9 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/buffer/Queue/full_reg_37[0]                                                                                                                                                                                                                   | dut/subsystem_cbus/buffer/Queue/SR[0]                                                                                                                                                                           |                4 |              9 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/wrapped_error_device/error/a/E[0]                                                                                                                                                                                                             | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_1                                                                                                                                                         |                3 |              9 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/buffer/Queue/_T_520_3_reg_0                                                                                                                                                                                                                   | dut/subsystem_cbus/fixer/_T_71[8]_i_1_n_0                                                                                                                                                                       |                4 |              9 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue_1/pstore2_valid_reg                                                                                                                                                                                                                        | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_1                                                                                                                                                         |                7 |              9 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue_1/reg_RW0_ren0                                                                                                                                                                                                                             |                                                                                                                                                                                                                 |                8 |              9 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue_1/value_1_reg_13                                                                                                                                                                                                                           | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_1                                                                                                                                                         |                7 |              9 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/wrapped_error_device/buffer/Queue_1/_T_1_reg_0                                                                                                                                                                                                | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_1                                                                                                                                                         |                5 |              9 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1_n_0                 | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                        |                2 |              9 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt[8]_i_2_n_0                                                                                                                                             | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                          |                2 |              9 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt[8]_i_2_n_0                                                                                                                                             | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                          |                2 |              9 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | dut/tile/buffer/Queue/SR[0]                                                                                                                                                                                     |                4 |              9 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | dut/debug_1/dmOuter/dmOuter/AsyncValidSync_reset                                                                                                                                                                |                4 |              9 |
|  jtag_tck_IBUF_BUFG                                         |                                                                                                                                                                                                                                                                  | dut/debug_1/dmOuter/dmOuter/AsyncValidSync_reset                                                                                                                                                                |                3 |              9 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]          |                2 |              9 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                 | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                          |                6 |              9 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                             |                5 |              9 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[0]_3[0]                                                                                                |                3 |              9 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                 |                2 |              9 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                                     |                3 |              9 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/bridge_inst/writer/nasti_w_cnt[8]_i_1_n_0                                                                                                                                                                                                         | mmio/uart_inst/bridge_inst/reader/bbstub_locked                                                                                                                                                                 |                3 |              9 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/bridge_inst/writer/xact_b_cnt[8]_i_1_n_0                                                                                                                                                                                                          | mmio/uart_inst/bridge_inst/reader/bbstub_locked                                                                                                                                                                 |                2 |              9 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                 |                4 |              9 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                2 |              9 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                             | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                          |                3 |              9 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_block_1/rx_fifo_control_1/character_counter0                                                                                                                                   | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/rx16550_1/SR[0]                                                                                                                                        |                2 |             10 |
|  clk_gen/inst/clk_out1                                      | dut/tile/cmdRouter/cmd/resultRegFileAddr[4]_i_3_0[0]                                                                                                                                                                                                             | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_1                                                                                                                                                         |                4 |             10 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                4 |             10 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                3 |             10 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0              |                2 |             10 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                          |                3 |             10 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.async_conv_reset_n                                                                                                                                                             |                4 |             10 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                       | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                           |                3 |             10 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg                                                                                   |                6 |             10 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0               |                2 |             10 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                        |                6 |             10 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | mmio/uart_inst/bridge_inst/reader/bbstub_locked                                                                                                                                                                 |                5 |             11 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_fifo_wr_en_i                                                                                                                                                                               |                                                                                                                                                                                                                 |                2 |             11 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                           | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                           |                5 |             11 |
|  clk_gen/inst/clk_out2                                      | mem/DDR_ctrl/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                            | mem/DDR_ctrl/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                                             |                3 |             11 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/wrapped_error_device/buffer/Queue/E[0]                                                                                                                                                                                                        |                                                                                                                                                                                                                 |                3 |             12 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                                   | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                           |                3 |             12 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                           |                3 |             12 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                              | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  clk_gen/inst/clk_out1                                      | dut/tile/cmdRouter/cmd/filterRegFileData[0][7]_i_5_0[0]                                                                                                                                                                                                          |                                                                                                                                                                                                                 |                6 |             12 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                 | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                  |                3 |             12 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                         | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                  |                3 |             12 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                               | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  clk_gen/inst/clk_out1                                      | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                              | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                 |               12 |             12 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_2/_T_id_reg_0_1_0_3_i_1__1_n_0                                                                                                                                                             |                                                                                                                                                                                                                 |                2 |             12 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[46]_i_1_n_0                                                     |                5 |             12 |
|  clk_gen/inst/clk_out1                                      | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                               | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                         |                2 |             12 |
|  clk_gen/inst/clk_out1                                      | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                              | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                        |                2 |             12 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/rx16550_1/rclk_int                                                                                                                                                                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                       |                3 |             12 |
|  clk_gen/inst/clk_out2                                      | mem/DDR_ctrl/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                    |                8 |             12 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/bridge_inst/writer/xact_data_vec                                                                                                                                                                                                                  |                                                                                                                                                                                                                 |                3 |             12 |
|  clk_gen/inst/clk_out2                                      |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                    |                7 |             13 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                           |                8 |             13 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/tx16550_1/Sout0                                                                                                                                                                                         | mmio/uart_inst/uart16550_inst/U0/bus2ip_reset_int_core                                                                                                                                                          |                7 |             14 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/s2_pma_cacheable_reg_1[0]                                                                                                                                                                                                                        |                                                                                                                                                                                                                 |               10 |             14 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/value_reg_0                                                                                                                                                                                |                                                                                                                                                                                                                 |                4 |             14 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                          |                4 |             15 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_9                                                                                                   |                5 |             15 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                            |                5 |             15 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                           |                6 |             15 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue_1/grantInProgress43_out                                                                                                                                                                                                                    | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_1                                                                                                                                                         |                4 |             15 |
|  clk_gen/inst/clk_out2                                      |                                                                                                                                                                                                                                                                  | mmio/uart_inst/bridge_inst/reader/bbstub_locked                                                                                                                                                                 |                3 |             15 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_6/_T_tl_state_size_reg_0_7_0_3_i_1__2_n_0                                                                                                                                    |                                                                                                                                                                                                                 |                2 |             16 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/Queue_1/_T_1_reg_1                                                                                                                                                                               |                                                                                                                                                                                                                 |                2 |             16 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_7/_T_6                                                                                                                                                                       |                                                                                                                                                                                                                 |                2 |             16 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/bridge_inst/reader/xact_ar_cnt_0                                                                                                                                                                                                                  | mmio/uart_inst/bridge_inst/reader/bbstub_locked                                                                                                                                                                 |                4 |             16 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4yank/QueueCompatibility_1/_T_6__0                                                                                                                                                                    |                                                                                                                                                                                                                 |                2 |             16 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/shrinker/_T_8__T_91_en                                                                                                                                                                                                                  |                                                                                                                                                                                                                 |                2 |             16 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                        |                3 |             16 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                 |                                                                                                                                                                                                                 |                2 |             16 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_fbus/buffer/Queue_1/_T_opcode_reg_0_1_0_2_i_1__5_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                 |                2 |             16 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                     | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                            |                6 |             16 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                     | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                |                4 |             16 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[7]_i_1_n_0                                                       |                9 |             16 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_fbus/buffer/Queue_1/value_1_reg_0                                                                                                                                                                                                                  |                                                                                                                                                                                                                 |                2 |             16 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                           |                7 |             17 |
|  jtag_tck_IBUF_BUFG                                         | dut/debug_1/dmOuter/dmiBypass/bar/sync_0_reg                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |                5 |             17 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/value_reg_0                                                                                                                                                                                | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/value_reg_1                                                                                                                               |                6 |             18 |
|  clk_gen/inst/clk_out1                                      | dut/debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/E[0]                                                                                                                                                                                                     | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |                5 |             18 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue_3/_T_1_reg_0                                                                                                                                                                                                                               | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_1                                                                                                                                                         |               10 |             18 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | mmio/uart_inst/uart16550_inst/U0/XUART_I_1/UART16550_I_1/rx16550_1/rx_rst                                                                                                                                       |                5 |             18 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_3                                                                                     |                9 |             20 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_1                                                                                     |                6 |             20 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                         |                5 |             20 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/buffer/Queue/full_reg_4[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |               11 |             20 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                              |               14 |             20 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                          |               10 |             21 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                          |                7 |             21 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/out_xbar/E[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                                 |               12 |             21 |
|  clk_gen/inst/clk_out1                                      | dut/tile/tlMasterXbar/refill_fire                                                                                                                                                                                                                                | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_1                                                                                                                                                         |               10 |             22 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/bridge_inst/writer/xact_req                                                                                                                                                                                                                       |                                                                                                                                                                                                                 |                8 |             23 |
|  clk_gen/inst/clk_out1                                      | mmio/uart_inst/bridge_inst/reader/xact_req                                                                                                                                                                                                                       |                                                                                                                                                                                                                 |                5 |             23 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/ar_buf_valid_reg[0]                                                                                                                                                                      |                                                                                                                                                                                                                 |                6 |             23 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                                 |                6 |             23 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/buffer/Queue/full_reg_39[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                 |                7 |             24 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                                 | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                          |                7 |             24 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/buffer/Queue/_T_opcode__T_10_en                                                                                                                                                                                                               |                                                                                                                                                                                                                 |                3 |             24 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                          |               10 |             24 |
|  clk_gen/inst/clk_out1                                      | dut/tile/activateAccel/_T_1332                                                                                                                                                                                                                                   | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_1                                                                                                                                                         |               13 |             24 |
|  jtag_tck_IBUF_BUFG                                         | dut/debug_1/dmOuter/dmiBypass/bar/sync_0_reg                                                                                                                                                                                                                     | dut/dtm/dmiReqReg_op_reg[1]_0                                                                                                                                                                                   |                5 |             25 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                   | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                |               15 |             25 |
|  clk_gen/inst/clk_out1                                      | dut/debug_1/dmInner/dmiXing/AsyncQueueSink/AsyncValidSync_3/source_valid_0/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/_T_1                                                                                                                                    | dut/debug_1/dmInner/dmiXing/AsyncQueueSink/deq_bits_reg/valid_reg_reg                                                                                                                                           |               12 |             25 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                               |               12 |             25 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                   | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                            |                7 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/p_0_in13_out                                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |                7 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/probe_bits_address[31]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                 |               15 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/_T_13                                                                                                                                                                                                                                   |                                                                                                                                                                                                                 |                8 |             26 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker_2/o_data/_T_818                                                                                                                                                                                                   | dut/tile/buffer/Queue/_T_604_1_reg                                                                                                                                                                              |                5 |             26 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                |                9 |             26 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                |               11 |             27 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/ibuf/nBufValid_reg_1                                                                                                                                                                                                                               |                                                                                                                                                                                                                 |               13 |             28 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                 |               10 |             28 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                 |                9 |             28 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                 |               10 |             28 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                 |               13 |             28 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                          |               17 |             29 |
|  jtag_tck_IBUF_BUFG                                         | dut/dtm/JtagTapController/stateMachine/regs_31_0                                                                                                                                                                                                                 | dut/dtm/JtagTapController/stateMachine/dtmInfoChain_io_chainIn_capture                                                                                                                                          |                7 |             30 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_pmp_0_addr[29]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |               11 |             30 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_pmp_1_addr[29]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |               12 |             30 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_pmp_2_addr[29]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |               13 |             30 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_pmp_3_addr[29]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |               14 |             30 |
|  jtag_tck_IBUF_BUFG                                         | dut/dtm/JtagTapController/stateMachine/regs_31                                                                                                                                                                                                                   | dut/dtm/JtagTapController/stateMachine/currState_reg[2]_0                                                                                                                                                       |                8 |             30 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_pmp_4_addr[29]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |               19 |             30 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_pmp_7_addr[29]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |               16 |             30 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_pmp_5_addr[29]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |               15 |             30 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_pmp_6_addr[29]_i_1_n_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |               14 |             30 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/div/E[0]                                                                                                                                                                                                                                           | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_1                                                                                                                                                         |               14 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_mtvec[31]_i_1_n_0                                                                                                                                                                                                                          | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_1                                                                                                                                                         |               12 |             31 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                            |                7 |             31 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker_3/o_data/_T_727_reg[2]                                                                                                                                                                                            | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_1                                                                                                                                                         |               10 |             32 |
|  clk_gen/inst/clk_out1                                      | dut/debug_1/dmInner/dmInner/p_343_in                                                                                                                                                                                                                             | dut/debug_1/dmInner/dmactiveSync/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/SR[0]                                                                                                                            |               13 |             32 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                  |                                                                                                                                                                                                                 |                9 |             32 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker/o_data/_T_727_reg[2]                                                                                                                                                                                              | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_1                                                                                                                                                         |               10 |             32 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker_1/o_data/_T_727_reg[2]                                                                                                                                                                                            | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_1                                                                                                                                                         |               10 |             32 |
|  clk_gen/inst/clk_out1                                      | dut/tile/convAccel/resultStore_rd_data[31]_i_1_n_0                                                                                                                                                                                                               | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_1                                                                                                                                                         |               29 |             32 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/_T_1_reg_1                                                                                                                                                                               | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/Queue/_T_data[63]_i_1_n_0                                                                                                                       |                8 |             32 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker_2/o_data/_T_727_reg[2]                                                                                                                                                                                            | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_1                                                                                                                                                         |                9 |             32 |
|  jtag_tck_IBUF_BUFG                                         | dut/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_3/source_valid_0/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/E[0]                                                                                                                                    |                                                                                                                                                                                                                 |                8 |             32 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/s2_req_tag_reg[5]_rep__0_4                                                                                                                                                                                                                       |                                                                                                                                                                                                                 |               29 |             32 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_dpc[33]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                 |                7 |             33 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_bp_0_address[32]_i_1_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                 |               12 |             33 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                           |               24 |             33 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_mepc[33]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                 |                9 |             33 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                |                                                                                                                                                                                                                 |               10 |             33 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_mtval[33]_i_1_n_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                 |               24 |             34 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_plic/fragmenter/Repeater/_T_5                                                                                                                                                                                                      |                                                                                                                                                                                                                 |                9 |             34 |
|  clk_gen/inst/clk_out1                                      | dut/tile/cmdRouter/cmd/resultMemBaseAddr[33]_i_3_0[0]                                                                                                                                                                                                            |                                                                                                                                                                                                                 |                9 |             34 |
|  clk_gen/inst/clk_out1                                      | dut/tile/cmdRouter/cmd/E[0]                                                                                                                                                                                                                                      |                                                                                                                                                                                                                 |                9 |             34 |
|  clk_gen/inst/clk_out1                                      | dut/tile/activateAccel/mapMemPtr                                                                                                                                                                                                                                 |                                                                                                                                                                                                                 |               12 |             34 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                            |               11 |             34 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_tmp                                                          |               17 |             34 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/fq/_T_37_reg_0[0]                                                                                                                                                                                                                              | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_1                                                                                                                                                         |               11 |             34 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                           |               13 |             35 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/s1_valid_not_nacked                                                                                                                                                                                                                              |                                                                                                                                                                                                                 |               19 |             35 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                           |               13 |             36 |
|  clk_gen/inst/clk_out1                                      | dut/tile/SimpleHellaCacheIF_2/replayq/nackq/inflight_reg[1][0]                                                                                                                                                                                                   |                                                                                                                                                                                                                 |               19 |             36 |
|  clk_gen/inst/clk_out1                                      | dut/tile/SimpleHellaCacheIF_2/replayq/nackq/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                 |               15 |             36 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/Queue_1/_T_id[1]_i_1__0_n_0                                                                                                                                                              |                                                                                                                                                                                                                 |               12 |             38 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/wrapped_error_device/buffer/Queue_1/_T_1_reg_0                                                                                                                                                                                                |                                                                                                                                                                                                                 |                5 |             38 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/coupler_to_plic/fragmenter/Repeater/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                 |               10 |             39 |
|  clk_gen/inst/clk_out1                                      | dut/tile/SimpleHellaCacheIF_1/replayq/nackq/E[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                 |               11 |             40 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                 |                5 |             40 |
|  jtag_tck_IBUF_BUFG                                         |                                                                                                                                                                                                                                                                  | dut/debug_1/dmOuter/asource/AsyncQueueSink/AsyncValidSync_3/source_valid_0/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/jtag_reset                                                                             |               11 |             40 |
|  clk_gen/inst/clk_out1                                      | dut/tile/SimpleHellaCacheIF_1/replayq/nackq/inflight_reg[0][0]                                                                                                                                                                                                   |                                                                                                                                                                                                                 |               18 |             40 |
|  jtag_tck_IBUF_BUFG                                         | dut/dtm/JtagTapController/stateMachine/E[0]                                                                                                                                                                                                                      | dut/dtm/dmiAccessChain/SR[0]                                                                                                                                                                                    |                7 |             41 |
|  jtag_tck_IBUF_BUFG                                         | dut/dtm/JtagTapController/stateMachine/regs_40                                                                                                                                                                                                                   |                                                                                                                                                                                                                 |               17 |             41 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/MaxPeriodFibonacciLFSR/p_0_out[3]                                                                                                                                                                                                       |                                                                                                                                                                                                                 |               11 |             42 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/MaxPeriodFibonacciLFSR/p_0_out[1]                                                                                                                                                                                                       |                                                                                                                                                                                                                 |               11 |             42 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/MaxPeriodFibonacciLFSR/p_0_out[0]                                                                                                                                                                                                       |                                                                                                                                                                                                                 |               11 |             42 |
|  clk_gen/inst/clk_out1                                      | dut/debug_1/dmInner/dmiXing/AsyncQueueSink/widx_gray__0/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0/ready_reg_reg[0]                                                                                                                                           |                                                                                                                                                                                                                 |                9 |             42 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                    |                                                                                                                                                                                                                 |               14 |             42 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_0[0]                                                                                                                                                    |                                                                                                                                                                                                                 |                9 |             42 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/MaxPeriodFibonacciLFSR/p_0_out[2]                                                                                                                                                                                                       |                                                                                                                                                                                                                 |               11 |             42 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tag_array/p_0_out[87]                                                                                                                                                                                                                            |                                                                                                                                                                                                                 |               11 |             44 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                           |               23 |             44 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tag_array/p_0_out[65]                                                                                                                                                                                                                            |                                                                                                                                                                                                                 |               11 |             44 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tag_array/p_0_out[21]                                                                                                                                                                                                                            |                                                                                                                                                                                                                 |               11 |             44 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/tag_array/p_0_out[43]                                                                                                                                                                                                                            |                                                                                                                                                                                                                 |               11 |             44 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                           |               17 |             47 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                           |               20 |             47 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                           |               15 |             47 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | mmio/uart_inst/uart16550_inst/U0/bus2ip_reset_int_core                                                                                                                                                          |               19 |             48 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_3/_T_id_reg_0_1_0_3_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                 |                6 |             48 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_1/_T_data_reg_0_1_0_5_i_1__4_n_0                                                                                                                                                           |                                                                                                                                                                                                                 |                6 |             48 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue/_T_id_reg_0_1_0_3_i_1__0_n_0                                                                                                                                                               |                                                                                                                                                                                                                 |                6 |             48 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/storage_data1[62]_i_1_n_0                                                                                                                      |                                                                                                                                                                                                                 |                9 |             50 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/storage_data1[62]_i_1__0_n_0                                                                                                                   |                                                                                                                                                                                                                 |               10 |             50 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                      |                                                                                                                                                                                                                 |               11 |             50 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                           |                                                                                                                                                                                                                 |               10 |             50 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                       |                                                                                                                                                                                                                 |                8 |             50 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                          |                                                                                                                                                                                                                 |               15 |             50 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/fq/E[0]                                                                                                                                                                                                                                        |                                                                                                                                                                                                                 |               34 |             51 |
|  clk_gen/inst/clk_out1                                      | dut/tile/s0_clk_en                                                                                                                                                                                                                                               |                                                                                                                                                                                                                 |               27 |             53 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/_T_47[57]_i_1_n_0                                                                                                                                                                                                                              | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_1                                                                                                                                                         |               16 |             58 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/_T_39[57]_i_1_n_0                                                                                                                                                                                                                              | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_1                                                                                                                                                         |               20 |             58 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/fq/ex_reg_rs_lsb_0[1]_i_4_0[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                 |               31 |             62 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/ibuf/mem_reg_valid_reg[0]                                                                                                                                                                                                                          |                                                                                                                                                                                                                 |               22 |             62 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue_2/_T_opcode__T_10_en__0                                                                                                                                                                                                                    |                                                                                                                                                                                                                 |                8 |             62 |
|  clk_gen/inst/clk_out1                                      | dut/tile/activateAccel/mapMemPtr[63]_i_2_n_0                                                                                                                                                                                                                     | dut/tile/activateAccel/mapMemPtr[63]_i_1_n_0                                                                                                                                                                    |               16 |             62 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/en                                                                                                                                                                                                                                               |                                                                                                                                                                                                                 |               59 |             64 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_154_out                                                                                                                 | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0                                      |               12 |             64 |
|  clk_gen/inst/clk_out1                                      | dut/tile/cmdRouter/cmd/state_reg[0][0]                                                                                                                                                                                                                           |                                                                                                                                                                                                                 |               12 |             64 |
|  clk_gen/inst/clk_out1                                      | dut/tile/Queue_1/_T_6__2                                                                                                                                                                                                                                         |                                                                                                                                                                                                                 |                8 |             64 |
|  clk_gen/inst/clk_out1                                      | dut/tile/Queue/_T_6__1                                                                                                                                                                                                                                           |                                                                                                                                                                                                                 |                8 |             64 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                            |                                                                                                                                                                                                                 |               10 |             64 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                  |                                                                                                                                                                                                                 |                9 |             64 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_mscratch                                                                                                                                                                                                                                   |                                                                                                                                                                                                                 |               36 |             64 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                  |                                                                                                                                                                                                                 |               12 |             64 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/csr/reg_dscratch                                                                                                                                                                                                                                   |                                                                                                                                                                                                                 |               27 |             64 |
|  clk_gen/inst/clk_out1                                      | dut/tile/SimpleHellaCacheIF/replayq/nackq/inflight_reg[0]_2[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                 |               32 |             64 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/wb_reg_rs2                                                                                                                                                                                                                                         |                                                                                                                                                                                                                 |               26 |             64 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/mem_reg_rs2[63]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                 |               26 |             64 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                         |                                                                                                                                                                                                                 |               10 |             64 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/div/divisor[64]_i_1_n_0                                                                                                                                                                                                                            |                                                                                                                                                                                                                 |               17 |             65 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/buffer/Queue_1/value_reg_3[0]                                                                                                                                                                                                                 |                                                                                                                                                                                                                 |               38 |             66 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/fq/_T_66                                                                                                                                                                                                                                       |                                                                                                                                                                                                                 |               15 |             67 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/fq/_T_12                                                                                                                                                                                                                                       |                                                                                                                                                                                                                 |               19 |             67 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/fq/_T_30                                                                                                                                                                                                                                       |                                                                                                                                                                                                                 |               15 |             67 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/fq/_T_83                                                                                                                                                                                                                                       |                                                                                                                                                                                                                 |               25 |             67 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/fq/_T_48                                                                                                                                                                                                                                       |                                                                                                                                                                                                                 |               13 |             67 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/ibuf/nBufValid_reg_3[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                 |               31 |             70 |
|  clk_gen/inst/clk_out1                                      | dut/tile/convAccel/resultMemPtr[63]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                 |               26 |             70 |
|  clk_gen/inst/clk_out1                                      | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                       |                                                                                                                                                                                                                 |               14 |             71 |
|  clk_gen/inst/clk_out1                                      | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                           |                                                                                                                                                                                                                 |               32 |             71 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/Queue/_T_1                                                                                                                                                                               |                                                                                                                                                                                                                 |               26 |             73 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                      |                                                                                                                                                                                                                 |               28 |             73 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg[0]                          |                                                                                                                                                                                                                 |               24 |             73 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/MaxPeriodFibonacciLFSR/invalidated_reg_14                                                                                                                                                                                               |                                                                                                                                                                                                                 |               20 |             80 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/MaxPeriodFibonacciLFSR/invalidated_reg_6                                                                                                                                                                                                |                                                                                                                                                                                                                 |               20 |             80 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/MaxPeriodFibonacciLFSR/invalidated_reg_5                                                                                                                                                                                                |                                                                                                                                                                                                                 |               20 |             80 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/MaxPeriodFibonacciLFSR/invalidated_reg_4                                                                                                                                                                                                |                                                                                                                                                                                                                 |               20 |             80 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/MaxPeriodFibonacciLFSR/invalidated_reg_3                                                                                                                                                                                                |                                                                                                                                                                                                                 |               20 |             80 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/MaxPeriodFibonacciLFSR/invalidated_reg_2                                                                                                                                                                                                |                                                                                                                                                                                                                 |               20 |             80 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/MaxPeriodFibonacciLFSR/invalidated_reg_1                                                                                                                                                                                                |                                                                                                                                                                                                                 |               20 |             80 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/MaxPeriodFibonacciLFSR/invalidated_reg_12                                                                                                                                                                                               |                                                                                                                                                                                                                 |               20 |             80 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/MaxPeriodFibonacciLFSR/invalidated_reg_11                                                                                                                                                                                               |                                                                                                                                                                                                                 |               20 |             80 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/MaxPeriodFibonacciLFSR/invalidated_reg_13                                                                                                                                                                                               |                                                                                                                                                                                                                 |               20 |             80 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/MaxPeriodFibonacciLFSR/invalidated_reg_10                                                                                                                                                                                               |                                                                                                                                                                                                                 |               20 |             80 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/MaxPeriodFibonacciLFSR/invalidated_reg                                                                                                                                                                                                  |                                                                                                                                                                                                                 |               20 |             80 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/MaxPeriodFibonacciLFSR/invalidated_reg_0                                                                                                                                                                                                |                                                                                                                                                                                                                 |               20 |             80 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/MaxPeriodFibonacciLFSR/invalidated_reg_7                                                                                                                                                                                                |                                                                                                                                                                                                                 |               20 |             80 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/MaxPeriodFibonacciLFSR/invalidated_reg_8                                                                                                                                                                                                |                                                                                                                                                                                                                 |               20 |             80 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/MaxPeriodFibonacciLFSR/invalidated_reg_9                                                                                                                                                                                                |                                                                                                                                                                                                                 |               20 |             80 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/advance_pstore1                                                                                                                                                                                                                                  |                                                                                                                                                                                                                 |               61 |             85 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/fq/reg_RW0_ren0_0                                                                                                                                                                                                                              |                                                                                                                                                                                                                 |               42 |             86 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/fq/reg_RW0_ren0                                                                                                                                                                                                                                |                                                                                                                                                                                                                 |               35 |             86 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en_1                             |                                                                                                                                                                                                                 |               11 |             88 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                 |               11 |             88 |
|  clk_gen/inst/clk_out1                                      | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                               |                                                                                                                                                                                                                 |               11 |             88 |
|  clk_gen/inst/clk_out1                                      | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                              |                                                                                                                                                                                                                 |               11 |             88 |
|  clk_gen/inst/clk_out1                                      | dut/tile/dcache/_T_888                                                                                                                                                                                                                                           |                                                                                                                                                                                                                 |               53 |             90 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                            |               34 |             91 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                              |               31 |             93 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                               |                                                                                                                                                                                                                 |               12 |             96 |
|  clk_gen/inst/clk_out1                                      | dut/tile/Queue_2/_T_6__0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                 |               12 |             96 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                            |               22 |             97 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                            |               27 |             98 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                               |               28 |             98 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue_1/s2_req_size                                                                                                                                                                                                                              |                                                                                                                                                                                                                 |               57 |            100 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/_T_last_reg_0_1_0_0_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                 |               13 |            102 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker/o_data/_T_mask_reg_0_7_0_5_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                                 |               13 |            104 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker_2/o_data/_T_mask_reg_0_7_0_5_i_1__0_n_0                                                                                                                                                                           |                                                                                                                                                                                                                 |               13 |            104 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker_1/o_data/_T_6                                                                                                                                                                                                     |                                                                                                                                                                                                                 |               13 |            104 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_l2_wrapper/bh/TLBroadcastTracker_3/o_data/_T_mask_reg_0_7_0_5_i_1__1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                 |               13 |            104 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                 |               13 |            104 |
|  clk_gen/inst/clk_out1                                      | mem/clk_conv/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                              |                                                                                                                                                                                                                 |               13 |            104 |
|  clk_gen/inst/clk_out1                                      | dut/tile/SimpleHellaCacheIF/replayq/nackq/E[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                 |               54 |            107 |
|  clk_gen/inst/clk_out1                                      | dut/tile/SimpleHellaCacheIF/replayq/nackq/inflight_reg[0]_1[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                 |               47 |            107 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/atomics/_T_834_1_reg_0                                                                                                                                                                                                                        | dut/tile/buffer/Queue/_T_481_1_reg_1                                                                                                                                                                            |               68 |            110 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                 |               14 |            112 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                                         |                                                                                                                                                                                                                 |               14 |            112 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                                         |                                                                                                                                                                                                                 |               14 |            112 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/_T_id__T_10_en                                                                                                                                                                           |                                                                                                                                                                                                                 |               15 |            118 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/buffer/Queue_1/_T_opcode_reg_0_1_0_2_i_1__4_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                 |               15 |            118 |
|  clk_gen/inst/clk_out1                                      | dut/tile/cmd/_T_inst_funct__T_10_en                                                                                                                                                                                                                              |                                                                                                                                                                                                                 |               15 |            118 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/value_reg_1                                                                                                                                                                              |                                                                                                                                                                                                                 |               15 |            118 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/_T_1_reg_1                                                                                                                                                                               |                                                                                                                                                                                                                 |               15 |            118 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/_T_1_reg_0                                                                                                                                                                               |                                                                                                                                                                                                                 |               15 |            118 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/Queue_4/_T_1_reg_2                                                                                                                                                                               |                                                                                                                                                                                                                 |               15 |            118 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue_1/_T_opcode__T_10_en_0                                                                                                                                                                                                                     |                                                                                                                                                                                                                 |               15 |            120 |
|  clk_gen/inst/clk_out1                                      | dut/tile/cmdRouter/cmd/value_1_reg_0                                                                                                                                                                                                                             |                                                                                                                                                                                                                 |               64 |            128 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                     |                                                                                                                                                                                                                 |               36 |            128 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                        |                                                                                                                                                                                                                 |               33 |            128 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/div/remainder[129]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                 |               76 |            130 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/s1_valid                                                                                                                                                                                                                                |                                                                                                                                                                                                                 |               96 |            133 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                         |                                                                                                                                                                                                                 |               39 |            133 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/E[0]                                                                                                                                            |                                                                                                                                                                                                                 |               20 |            133 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/p_12_in                                                                                                                                                                                                                                            |                                                                                                                                                                                                                 |               47 |            137 |
|  clk_gen/inst/clk_out1                                      | dut/tile/convAccel/_T_293                                                                                                                                                                                                                                        |                                                                                                                                                                                                                 |               18 |            144 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                      |                                                                                                                                                                                                                 |               37 |            144 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/mem_ctrl_rocc                                                                                                                                                                                                                                      |                                                                                                                                                                                                                 |               76 |            151 |
|  clk_gen/inst/clk_out1                                      | dut/tile/cmdRouter/cmd/resultStore_rd                                                                                                                                                                                                                            |                                                                                                                                                                                                                 |               89 |            160 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue_3/_T_1_reg_0                                                                                                                                                                                                                               |                                                                                                                                                                                                                 |               21 |            164 |
|  clk_gen/inst/clk_out1                                      | dut/subsystem_cbus/buffer/Queue/_T_opcode__T_10_en_0__0                                                                                                                                                                                                          |                                                                                                                                                                                                                 |               21 |            168 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/MaxPeriodFibonacciLFSR/invalidated_reg_rep__0_5                                                                                                                                                                                         |                                                                                                                                                                                                                 |               44 |            176 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/MaxPeriodFibonacciLFSR/invalidated_reg_rep__0_4                                                                                                                                                                                         |                                                                                                                                                                                                                 |               44 |            176 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_buf_indx.ram_init_done_r_lcl_reg |                                                                                                                                                                                                                 |               22 |            176 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/MaxPeriodFibonacciLFSR/invalidated_reg_rep__0_1                                                                                                                                                                                         |                                                                                                                                                                                                                 |               44 |            176 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/MaxPeriodFibonacciLFSR/invalidated_reg_rep                                                                                                                                                                                              |                                                                                                                                                                                                                 |               44 |            176 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/MaxPeriodFibonacciLFSR/invalidated_reg_rep_1                                                                                                                                                                                            |                                                                                                                                                                                                                 |               44 |            176 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/MaxPeriodFibonacciLFSR/invalidated_reg_rep_2                                                                                                                                                                                            |                                                                                                                                                                                                                 |               44 |            176 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/MaxPeriodFibonacciLFSR/invalidated_reg_rep__0_6                                                                                                                                                                                         |                                                                                                                                                                                                                 |               44 |            176 |
|  clk_gen/inst/clk_out1                                      | dut/tile/core/div/_T_344__T_1045_en                                                                                                                                                                                                                              |                                                                                                                                                                                                                 |               22 |            176 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/MaxPeriodFibonacciLFSR/invalidated_reg_rep_0                                                                                                                                                                                            |                                                                                                                                                                                                                 |               44 |            176 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/MaxPeriodFibonacciLFSR/invalidated_reg_rep__0_3                                                                                                                                                                                         |                                                                                                                                                                                                                 |               44 |            176 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/MaxPeriodFibonacciLFSR/invalidated_reg_rep_3                                                                                                                                                                                            |                                                                                                                                                                                                                 |               44 |            176 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/MaxPeriodFibonacciLFSR/invalidated_reg_rep_4                                                                                                                                                                                            |                                                                                                                                                                                                                 |               44 |            176 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/MaxPeriodFibonacciLFSR/invalidated_reg_rep_5                                                                                                                                                                                            |                                                                                                                                                                                                                 |               44 |            176 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/MaxPeriodFibonacciLFSR/invalidated_reg_rep_6                                                                                                                                                                                            |                                                                                                                                                                                                                 |               44 |            176 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/MaxPeriodFibonacciLFSR/invalidated_reg_rep__0                                                                                                                                                                                           |                                                                                                                                                                                                                 |               44 |            176 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/MaxPeriodFibonacciLFSR/invalidated_reg_rep__0_0                                                                                                                                                                                         |                                                                                                                                                                                                                 |               44 |            176 |
|  clk_gen/inst/clk_out1                                      | dut/tile/frontend/icache/MaxPeriodFibonacciLFSR/invalidated_reg_rep__0_2                                                                                                                                                                                         |                                                                                                                                                                                                                 |               44 |            176 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue/_T_opcode_reg_0_1_0_2_i_1__0_n_0                                                                                                                                                                                                           |                                                                                                                                                                                                                 |               23 |            180 |
|  clk_gen/inst/clk_out1                                      | dut/tile/activateAccel/p_258_in                                                                                                                                                                                                                                  | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_1                                                                                                                                                         |               45 |            191 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | mem/DDR_ctrl/u_mig_7series_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                               |                                                                                                                                                                                                                 |               24 |            192 |
|  clk_gen/inst/clk_out1                                      | dut/tile/_T_inst_funct__T_10_en                                                                                                                                                                                                                                  |                                                                                                                                                                                                                 |               28 |            218 |
|  clk_gen/inst/clk_out1                                      | dut/tile/buffer/Queue_1/_T_1_reg_0                                                                                                                                                                                                                               | dut/tile/core/SR[0]                                                                                                                                                                                             |               84 |            256 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  | dut/debug_1/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_1                                                                                                                                                         |              196 |            431 |
|  clk_gen/inst/clk_out1                                      | dut/tile/convAccel/featureFIFO/_T_116                                                                                                                                                                                                                            |                                                                                                                                                                                                                 |              313 |            576 |
|  clk_gen/inst/clk_out1                                      | dut/tile/convAccel/conv2dPE/resultRegFile__T_313_en                                                                                                                                                                                                              |                                                                                                                                                                                                                 |              176 |            704 |
|  mem/DDR_ctrl/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                 |              696 |           2404 |
|  clk_gen/inst/clk_out1                                      |                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                 |             1327 |           3207 |
+-------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


