// Seed: 3145285306
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  id_5 :
  assert property (@(negedge id_3 or 1 or posedge id_3) id_4)
  else;
  assign module_1.id_14 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  id_7(
      .id_0(1)
  );
  assign id_2 = 1;
  assign id_2 = 1'b0;
  wire id_8;
  supply1  id_9  ,  id_10  ,  id_11  =  id_5  [  1  ]  ?  1  :  1  ,  id_12  ,  id_13  =  ~  1  ,  id_14  =  1  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ;
  wire id_19;
  assign id_15 = 1'b0;
  wire id_20;
  module_0 modCall_1 (
      id_20,
      id_10,
      id_20,
      id_4
  );
endmodule
