// Seed: 2944570495
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5 = id_3;
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_10 = 32'd7,
    parameter id_11 = 32'd55
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  if ((1)) begin
    id_9(
        1, ~&id_2 - id_2, id_8 + id_3[1 : 1]
    );
  end else begin
    defparam id_10.id_11 = 1;
  end
  always begin
    id_8 = id_1;
  end
  wire id_12;
  assign id_7 = 1;
  wire id_13;
  wire id_14;
  module_0(
      id_14, id_6, id_12
  );
  wire id_15;
endmodule
