[2025-11-05 17:33:53 UTC] vlib work && vlog '-timescale' '1ns/1ns' design.sv testbench.sv && vsim -c -do "vsim +access+r; run -all; exit"
VSIMSA: Configuration file changed: `/home/runner/library.cfg' ALIB: Library "work" attached.
work = /home/runner/work/work.lib MESSAGE "Unit top modules: tb."
SUCCESS "Compile success 0 Errors 0 Warnings Analysis time: 0[s]." done
# Aldec, Inc. Riviera-PRO version 2023.04.112.8911 built for Linux64 on May 12, 2023.
# HDL, SystemC, and Assertions simulator, debugger, and design environment. # (c) 1999-2023 Aldec, Inc. All rights reserved.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s]. # KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase. # ELAB2: Elaboration final pass...
# KERNEL: PLI/VHPI kernel's engine initialization done.
# PLI: Loading library '/usr/share/Riviera-PRO/bin/libsystf.so' # ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ns.
 
# ELAB2: Create instances complete. # SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s] # SLP: Generation phase ...
# SLP: Generation phase ... done : 0.1 [s] # SLP: Finished : 0.1 [s]
# SLP: 0 primitives and 5 (71.43%) other processes in SLP
# SLP: 5 (2.02%) signals in SLP and 10 (4.03%) interface signals # ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Riviera-PRO EDU Edition. The performance of simulation is reduced.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s]. # KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 5532 kB (elbread=459 elab2=4917 kernel=155 sdf=0)
# KERNEL: ASDB file was created in location /home/runner/dataset.asdb
# KERNEL: ===============================================
# KERNEL: APB TO GPIO TESTBENCH STARTED
# KERNEL: ===============================================
# KERNEL: [0] GEN: Generating 6 transactions
# KERNEL: [0] GEN -> TXN: addr=0x40 data=0x25 rw=0
# KERNEL: [0] GEN -> TXN: addr=0x2c data=0xac rw=0 # KERNEL: [0] GEN -> TXN: addr=0x8b data=0xe0 rw=1 # KERNEL: [0] GEN -> TXN: addr=0x6e data=0x6d rw=1 # KERNEL: [0] GEN -> TXN: addr=0xd data=0x21 rw=1 # KERNEL: [0] GEN -> TXN: addr=0x1c data=0x42 rw=1 # KERNEL: [0] GEN: Done
# KERNEL: [0] DRV: Started
# KERNEL: [0] DRV <- TXN: addr=0x40 data=0x25 rw=0 # KERNEL: [0] MON: Started
# KERNEL: [25] APB_IF: Write Addr=0x40 Data=0x25
# KERNEL: [25] DRV <- TXN: addr=0x2c data=0xac rw=0
# KERNEL: [25] MON observed TXN: addr=0x40 data=0x25 rw=0
# KERNEL: =============================================== 
# KERNEL: TEST COMPLETED SUCCESSFULLY
# KERNEL: ===============================================
# RUNTIME: Info: RUNTIME_0068 testbench.sv (67): $finish called.
# KERNEL: Time: 55 ns, Iteration: 0, Instance: /tb, Process: @INITIAL#38_5@. # KERNEL: stopped at time: 55 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate. # VSIM: Simulation has finished.
