Running in Lattice mode


Starting:    /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/synpbase/linux_a_64/mbin/synbatch
Install:     /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/synpbase
Hostname:    JamesYogaSlim
Date:        Tue Nov  7 09:20:23 2023
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch Clocked_Logic_syn.prj
ProductType: synplify_pro





log file: "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/Clocked_Logic.srr"
Running: Clocked_Logic_Implmnt in foreground

Running Clocked_Logic_syn|Clocked_Logic_Implmnt

Running: compile (Compile) on Clocked_Logic_syn|Clocked_Logic_Implmnt
# Tue Nov  7 09:20:23 2023

Running: compile_flow (Compile Process) on Clocked_Logic_syn|Clocked_Logic_Implmnt
# Tue Nov  7 09:20:23 2023

Running: compiler (Compile Input) on Clocked_Logic_syn|Clocked_Logic_Implmnt
# Tue Nov  7 09:20:23 2023
Copied /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/synwork/Clocked_Logic_comp.srs to /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/Clocked_Logic.srs

compiler completed
# Tue Nov  7 09:20:24 2023

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on Clocked_Logic_syn|Clocked_Logic_Implmnt
# Tue Nov  7 09:20:24 2023

multi_srs_gen completed
# Tue Nov  7 09:20:25 2023

Return Code: 0
Run Time:00h:00m:01s
Copied /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/synwork/Clocked_Logic_mult.srs to /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/Clocked_Logic.srs
Complete: Compile Process on Clocked_Logic_syn|Clocked_Logic_Implmnt

Running: premap (Pre-mapping) on Clocked_Logic_syn|Clocked_Logic_Implmnt
# Tue Nov  7 09:20:25 2023

premap completed
# Tue Nov  7 09:20:25 2023

Return Code: 0
Run Time:00h:00m:00s
Complete: Compile on Clocked_Logic_syn|Clocked_Logic_Implmnt

Running: map (Map) on Clocked_Logic_syn|Clocked_Logic_Implmnt
# Tue Nov  7 09:20:25 2023
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on Clocked_Logic_syn|Clocked_Logic_Implmnt
# Tue Nov  7 09:20:25 2023
Copied /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/synwork/Clocked_Logic_m.srm to /media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/Clocked_Logic.srm

fpga_mapper completed with warnings
# Tue Nov  7 09:20:25 2023

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on Clocked_Logic_syn|Clocked_Logic_Implmnt
Complete: Logic Synthesis on Clocked_Logic_syn|Clocked_Logic_Implmnt

exit status=0

exit status=0

