-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/amc_model_w16a16/amc_cnn_16w16a_src_SinglePortRAM_generic_block4.vhd
-- Created: 2023-07-03 13:16:43
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: amc_cnn_16w16a_src_SinglePortRAM_generic_block4
-- Source Path: amc_model_w16a16/DUT HDL/Dense Layer 2/Dense Layer 2/Weight Storage 3/SinglePortRAM_generic
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY amc_cnn_16w16a_src_SinglePortRAM_generic_block4 IS
  GENERIC( AddrWidth                      : integer := 1;
           DataWidth                      : integer := 1
           );
  PORT( clk                               :   IN    std_logic;
        enb                               :   IN    std_logic;
        din                               :   IN    std_logic_vector(DataWidth - 1 DOWNTO 0);  -- generic width
        addr                              :   IN    std_logic_vector(AddrWidth - 1 DOWNTO 0);  -- generic width
        we                                :   IN    std_logic;  -- ufix1
        dout                              :   OUT   std_logic_vector(DataWidth - 1 DOWNTO 0)  -- generic width
        );
END amc_cnn_16w16a_src_SinglePortRAM_generic_block4;


ARCHITECTURE rtl OF amc_cnn_16w16a_src_SinglePortRAM_generic_block4 IS

  -- Local Type Definitions
  TYPE ram_type IS ARRAY (2**AddrWidth - 1 DOWNTO 0) of std_logic_vector(DataWidth - 1 DOWNTO 0);

  -- Signals
  SIGNAL ram                              : ram_type := (X"3992", X"1755", X"5f21", X"221f", X"516e", X"185d", X"5566", X"9b3d", X"c771", X"0f99", X"3060", X"48f8", X"257c", X"19fc",
                                                        X"2012", X"c137", X"e880", X"29e2", X"1a3c", X"ba47", X"1257", X"40b7", X"0074", X"1389", X"a57f", X"3df9", X"c365", X"263b",
                                                        X"6372", X"dbbf", X"a148", X"23e8", X"f76c", X"f2a4", X"376e", X"426d", X"ab1a", X"1320", X"9ed8", X"9f62", X"db65", X"3e54",
                                                        X"5007", X"2c83", X"3a6a", X"f7a5", X"e4b9", X"92db", X"ab26", X"11c6", X"0e70", X"df0a", X"53c9", X"e031", X"d3d5", X"5a1b",
                                                        X"13f7", X"e618", X"de3c", X"a061", X"0000", X"3e7c", X"cf96", X"fb3f", X"e83c", X"3d45", X"303a", X"1560", X"d2f3", X"0ffc",
                                                        X"bf17", X"0346", X"c73d", X"cb6b", X"1eee", X"d757", X"899e", X"01bf", X"c626", X"bee4", X"1f76", X"5218", X"9873", X"0000",
                                                        X"228b", X"df87", X"b6f6", X"09aa", X"cddb", X"3d6f", X"bc1c", X"e459", X"3430", X"08c7", X"0fc1", X"2013", X"fde5", X"f4bb",
                                                        X"dba0", X"110d", X"37c9", X"093c", X"2976", X"3cb4", X"9357", X"1f21", X"59fa", X"e893", X"29df", X"f5ef", X"ec60", X"3ce3",
                                                        X"027b", X"2eab", X"38e1", X"c853", X"3ec9", X"3bfc", X"4de1", X"dd5e", X"2277", X"c36e", X"d21e", X"e2ac", X"1c93", X"8941",
                                                        X"3835", X"19e0");
  SIGNAL data_int                         : std_logic_vector(DataWidth - 1 DOWNTO 0) := X"19e0";
  SIGNAL addr_unsigned                    : unsigned(AddrWidth - 1 DOWNTO 0);  -- generic width

BEGIN
  addr_unsigned <= unsigned(addr);

  SinglePortRAM_generic_process: PROCESS (clk)
  BEGIN
    IF clk'event AND clk = '1' THEN
      IF enb = '1' THEN
        IF we = '1' THEN
          ram(to_integer(addr_unsigned)) <= din;
          data_int <= din;
        ELSE
          data_int <= ram(to_integer(addr_unsigned));
        END IF;
      END IF;
    END IF;
  END PROCESS SinglePortRAM_generic_process;

  dout <= data_int;

END rtl;

