Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Aug  2 11:43:34 2022
| Host         : aceadmin-Latitude-5590 running 64-bit Ubuntu 22.04 LTS
| Command      : report_timing_summary -file timing_synth.log
| Design       : system_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (9219)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1537)
5. checking no_input_delay (1)
6. checking no_output_delay (0)
7. checking multiple_clock (470)
8. checking generated_clocks (0)
9. checking loops (2048)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9219)
---------------------------
 There are 513 register/latch pins with no clock driven by root clock pin: i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]/Q (HIGH)

 There are 513 register/latch pins with no clock driven by root clock pin: i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[1]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: i_system_wrapper/system_i/util_uart_puf/inst/puf_ctrl/puf_sela_reg[0]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: i_system_wrapper/system_i/util_uart_puf/inst/puf_ctrl/puf_sela_reg[1]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: i_system_wrapper/system_i/util_uart_puf/inst/puf_ctrl/puf_sela_reg[2]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: i_system_wrapper/system_i/util_uart_puf/inst/puf_ctrl/puf_sela_reg[3]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: i_system_wrapper/system_i/util_uart_puf/inst/puf_ctrl/puf_sela_reg[4]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: i_system_wrapper/system_i/util_uart_puf/inst/puf_ctrl/puf_sela_reg[5]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: i_system_wrapper/system_i/util_uart_puf/inst/puf_ctrl/puf_sela_reg[6]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: i_system_wrapper/system_i/util_uart_puf/inst/puf_ctrl/puf_sela_reg[7]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: i_system_wrapper/system_i/util_uart_puf/inst/puf_ctrl/puf_selb_reg[0]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: i_system_wrapper/system_i/util_uart_puf/inst/puf_ctrl/puf_selb_reg[1]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: i_system_wrapper/system_i/util_uart_puf/inst/puf_ctrl/puf_selb_reg[2]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: i_system_wrapper/system_i/util_uart_puf/inst/puf_ctrl/puf_selb_reg[3]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: i_system_wrapper/system_i/util_uart_puf/inst/puf_ctrl/puf_selb_reg[4]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: i_system_wrapper/system_i/util_uart_puf/inst/puf_ctrl/puf_selb_reg[5]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: i_system_wrapper/system_i/util_uart_puf/inst/puf_ctrl/puf_selb_reg[6]/Q (HIGH)

 There are 512 register/latch pins with no clock driven by root clock pin: i_system_wrapper/system_i/util_uart_puf/inst/puf_ctrl/puf_selb_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: i_system_wrapper/system_i/util_uart_puf/inst/puf_ctrl/r_puf_w_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1537)
---------------------------------------------------
 There are 1537 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (470)
--------------------------------
 There are 470 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (2048)
------------------------
 There are 2048 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.045        0.000                      0                 1246       -0.096       -2.139                     61                 1246        3.000        0.000                       0                   476  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                    Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                    ------------       ----------      --------------
VIRTUAL_clk_out1_system_clk_wiz_48mhz_0  {0.000 10.417}     20.833          48.001          
board_clk_100mhz                         {0.000 5.000}      10.000          100.000         
  clk_out1_system_clk_wiz_48mhz_0_1      {0.000 10.417}     20.833          48.000          
  clkfbout_system_clk_wiz_48mhz_0_1      {0.000 25.000}     50.000          20.000          
clk_100mhz                               {0.000 5.000}      10.000          100.000         
  clk_out1_system_clk_wiz_48mhz_0        {0.000 10.417}     20.833          48.000          
  clkfbout_system_clk_wiz_48mhz_0        {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
board_clk_100mhz                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_48mhz_0_1       13.048        0.000                      0                 1225        0.045        0.000                      0                 1225        9.437        0.000                       0                   472  
  clkfbout_system_clk_wiz_48mhz_0_1                                                                                                                                                   47.845        0.000                       0                     3  
clk_100mhz                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_system_clk_wiz_48mhz_0         13.045        0.000                      0                 1225        0.045        0.000                      0                 1225        9.437        0.000                       0                   472  
  clkfbout_system_clk_wiz_48mhz_0                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                               To Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                               --------                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_system_clk_wiz_48mhz_0_1        VIRTUAL_clk_out1_system_clk_wiz_48mhz_0       16.451        0.000                      0                    1        0.477        0.000                      0                    1  
clk_out1_system_clk_wiz_48mhz_0          VIRTUAL_clk_out1_system_clk_wiz_48mhz_0       16.448        0.000                      0                    1        0.474        0.000                      0                    1  
VIRTUAL_clk_out1_system_clk_wiz_48mhz_0  clk_out1_system_clk_wiz_48mhz_0_1             15.537        0.000                      0                    1        1.170        0.000                      0                    1  
clk_out1_system_clk_wiz_48mhz_0          clk_out1_system_clk_wiz_48mhz_0_1             13.045        0.000                      0                 1225       -0.096       -2.139                     61                 1225  
VIRTUAL_clk_out1_system_clk_wiz_48mhz_0  clk_out1_system_clk_wiz_48mhz_0               15.534        0.000                      0                    1        1.166        0.000                      0                    1  
clk_out1_system_clk_wiz_48mhz_0_1        clk_out1_system_clk_wiz_48mhz_0               13.045        0.000                      0                 1225       -0.096       -2.139                     61                 1225  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         ----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                  clk_out1_system_clk_wiz_48mhz_0    clk_out1_system_clk_wiz_48mhz_0         18.409        0.000                      0                   19        0.615        0.000                      0                   19  
**async_default**                  clk_out1_system_clk_wiz_48mhz_0_1  clk_out1_system_clk_wiz_48mhz_0         18.409        0.000                      0                   19        0.473        0.000                      0                   19  
**async_default**                  clk_out1_system_clk_wiz_48mhz_0    clk_out1_system_clk_wiz_48mhz_0_1       18.409        0.000                      0                   19        0.473        0.000                      0                   19  
**async_default**                  clk_out1_system_clk_wiz_48mhz_0_1  clk_out1_system_clk_wiz_48mhz_0_1       18.412        0.000                      0                   19        0.615        0.000                      0                   19  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  board_clk_100mhz
  To Clock:  board_clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         board_clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_48mhz_0_1
  To Clock:  clk_out1_system_clk_wiz_48mhz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.048ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/m_axis_tdata_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_system_clk_wiz_48mhz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_system_clk_wiz_48mhz_0_1 rise@20.833ns - clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 2.597ns (37.394%)  route 4.348ns (62.606%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT2=1 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 18.596 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.066    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111    -3.045 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803    -2.242    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.146 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, unplaced)       0.584    -1.562    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/rd_clk
                         FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478    -1.084 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail_reg[1]/Q
                         net (fo=21, unplaced)        0.824    -0.260    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail[1]
                         LUT3 (Prop_lut3_I0_O)        0.295     0.035 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_14/O
                         net (fo=2, unplaced)         0.460     0.495    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_14_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     0.619 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_12/O
                         net (fo=1, unplaced)         0.000     0.619    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_12_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.152 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     1.152    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.269 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.269    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     1.521 f  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0/CO[2]
                         net (fo=2, unplaced)         0.463     1.984    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/s_wr_full
                         LUT1 (Prop_lut1_I0_O)        0.310     2.294 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/s_axis_tready_INST_0/O
                         net (fo=9, unplaced)         0.490     2.784    i_system_wrapper/system_i/util_uart_puf/inst/string_decoder/m_axis_tready
                         LUT2 (Prop_lut2_I0_O)        0.124     2.908 r  i_system_wrapper/system_i/util_uart_puf/inst/string_decoder/s_axis_tready_INST_0/O
                         net (fo=12, unplaced)        0.497     3.405    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/m_axis_tready
                         LUT3 (Prop_lut3_I1_O)        0.116     3.521 r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/s_axis_tready_INST_0/O
                         net (fo=4, unplaced)         0.473     3.994    i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/m_axis_tready
                         LUT5 (Prop_lut5_I4_O)        0.124     4.118 r  i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/s_axis_tready_INST_0/O
                         net (fo=11, unplaced)        0.495     4.613    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/m_axis_tready
                         LUT3 (Prop_lut3_I1_O)        0.124     4.737 r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/m_axis_tdata[7]_i_1/O
                         net (fo=8, unplaced)         0.646     5.383    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/m_axis_tdata[7]_i_1_n_0
                         FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/m_axis_tdata_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.833    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    22.684    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    17.303 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    18.066    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
                         BUFG (Prop_bufg_I_O)         0.091    18.157 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, unplaced)       0.439    18.596    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/aclk
                         FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/m_axis_tdata_reg[0]/C
                         clock pessimism              0.531    19.126    
                         clock uncertainty           -0.138    18.988    
                         FDRE (Setup_fdre_C_R)       -0.557    18.431    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/m_axis_tdata_reg[0]
  -------------------------------------------------------------------
                         required time                         18.431    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                 13.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_system_clk_wiz_48mhz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.364    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.777    -1.414 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338    -1.075    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.049 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, unplaced)       0.114    -0.935    i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/scndry_aclk
                         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147    -0.788 r  i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, unplaced)         0.081    -0.707    i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
                         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, unplaced)       0.259    -1.070    i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/scndry_aclk
                         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.280    -0.790    
                         FDRE (Hold_fdre_C_D)         0.038    -0.752    i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.752    
                         arrival time                          -0.707    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_48mhz_0_1
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.833      18.257               i_system_wrapper/system_i/util_uart_puf/inst/output_fifo/axis_fifo/memory/fifo_ram_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.833      192.527              i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437                i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437                i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/POR_SRL_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_48mhz_0_1
  To Clock:  clkfbout_system_clk_wiz_48mhz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_48mhz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845               i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000               i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_100mhz
  To Clock:  clk_100mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100mhz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751                i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000               i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000                i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_48mhz_0
  To Clock:  clk_out1_system_clk_wiz_48mhz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.045ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/m_axis_tdata_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_system_clk_wiz_48mhz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_system_clk_wiz_48mhz_0 rise@20.833ns - clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 2.597ns (37.394%)  route 4.348ns (62.606%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT2=1 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 18.596 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.066    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111    -3.045 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803    -2.242    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.146 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, unplaced)       0.584    -1.562    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/rd_clk
                         FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478    -1.084 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail_reg[1]/Q
                         net (fo=21, unplaced)        0.824    -0.260    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail[1]
                         LUT3 (Prop_lut3_I0_O)        0.295     0.035 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_14/O
                         net (fo=2, unplaced)         0.460     0.495    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_14_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     0.619 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_12/O
                         net (fo=1, unplaced)         0.000     0.619    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_12_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.152 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     1.152    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.269 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.269    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     1.521 f  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0/CO[2]
                         net (fo=2, unplaced)         0.463     1.984    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/s_wr_full
                         LUT1 (Prop_lut1_I0_O)        0.310     2.294 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/s_axis_tready_INST_0/O
                         net (fo=9, unplaced)         0.490     2.784    i_system_wrapper/system_i/util_uart_puf/inst/string_decoder/m_axis_tready
                         LUT2 (Prop_lut2_I0_O)        0.124     2.908 r  i_system_wrapper/system_i/util_uart_puf/inst/string_decoder/s_axis_tready_INST_0/O
                         net (fo=12, unplaced)        0.497     3.405    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/m_axis_tready
                         LUT3 (Prop_lut3_I1_O)        0.116     3.521 r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/s_axis_tready_INST_0/O
                         net (fo=4, unplaced)         0.473     3.994    i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/m_axis_tready
                         LUT5 (Prop_lut5_I4_O)        0.124     4.118 r  i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/s_axis_tready_INST_0/O
                         net (fo=11, unplaced)        0.495     4.613    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/m_axis_tready
                         LUT3 (Prop_lut3_I1_O)        0.124     4.737 r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/m_axis_tdata[7]_i_1/O
                         net (fo=8, unplaced)         0.646     5.383    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/m_axis_tdata[7]_i_1_n_0
                         FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/m_axis_tdata_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.833    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    22.684    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    17.303 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    18.066    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
                         BUFG (Prop_bufg_I_O)         0.091    18.157 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, unplaced)       0.439    18.596    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/aclk
                         FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/m_axis_tdata_reg[0]/C
                         clock pessimism              0.531    19.126    
                         clock uncertainty           -0.141    18.985    
                         FDRE (Setup_fdre_C_R)       -0.557    18.428    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/m_axis_tdata_reg[0]
  -------------------------------------------------------------------
                         required time                         18.428    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                 13.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_system_clk_wiz_48mhz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns - clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.364    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.777    -1.414 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338    -1.075    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.049 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, unplaced)       0.114    -0.935    i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/scndry_aclk
                         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147    -0.788 r  i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, unplaced)         0.081    -0.707    i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
                         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, unplaced)       0.259    -1.070    i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/scndry_aclk
                         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.280    -0.790    
                         FDRE (Hold_fdre_C_D)         0.038    -0.752    i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.752    
                         arrival time                          -0.707    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_48mhz_0
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.833      18.257               i_system_wrapper/system_i/util_uart_puf/inst/output_fifo/axis_fifo/memory/fifo_ram_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.833      192.527              i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.417      9.437                i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.417      9.437                i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/POR_SRL_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_48mhz_0
  To Clock:  clkfbout_system_clk_wiz_48mhz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_48mhz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845               i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000               i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_48mhz_0_1
  To Clock:  VIRTUAL_clk_out1_system_clk_wiz_48mhz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.477ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.451ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/delay_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ftdi_rx
                            (output port clocked by VIRTUAL_clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             VIRTUAL_clk_out1_system_clk_wiz_48mhz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            20.833ns  (VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise@20.833ns - clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 4.208ns (83.979%)  route 0.803ns (16.021%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.833 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.066    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111    -3.045 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803    -2.242    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.146 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, unplaced)       0.584    -1.562    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/uart_clk
                         FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/delay_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478    -1.084 r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/delay_data_reg[4]/Q
                         net (fo=1, unplaced)         0.803    -0.281    ftdi_rx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.730     3.449 r  ftdi_rx_OBUF_inst/O
                         net (fo=0)                   0.000     3.449    ftdi_rx
    D4                                                                r  ftdi_rx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                     20.833    20.833 r  
                         ideal clock network latency
                                                      0.000    20.833    
                         clock pessimism              0.000    20.833    
                         clock uncertainty           -0.433    20.400    
                         output delay                -0.500    19.900    
  -------------------------------------------------------------------
                         required time                         19.900    
                         arrival time                          -3.449    
  -------------------------------------------------------------------
                         slack                                 16.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/delay_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ftdi_rx
                            (output port clocked by VIRTUAL_clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             VIRTUAL_clk_out1_system_clk_wiz_48mhz_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns - clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 1.457ns (81.150%)  route 0.338ns (18.850%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.050ns
  Clock Path Skew:        0.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.364    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.777    -1.414 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338    -1.075    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.049 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, unplaced)       0.114    -0.935    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/uart_clk
                         FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/delay_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147    -0.788 r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/delay_data_reg[4]/Q
                         net (fo=1, unplaced)         0.338    -0.450    ftdi_rx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.310     0.860 r  ftdi_rx_OBUF_inst/O
                         net (fo=0)                   0.000     0.860    ftdi_rx
    D4                                                                r  ftdi_rx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.433     0.433    
                         output delay                -0.050     0.383    
  -------------------------------------------------------------------
                         required time                         -0.383    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.477    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_48mhz_0
  To Clock:  VIRTUAL_clk_out1_system_clk_wiz_48mhz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.474ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.448ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/delay_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ftdi_rx
                            (output port clocked by VIRTUAL_clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             VIRTUAL_clk_out1_system_clk_wiz_48mhz_0
  Path Type:              Max at Slow Process Corner
  Requirement:            20.833ns  (VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise@20.833ns - clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns)
  Data Path Delay:        5.011ns  (logic 4.208ns (83.979%)  route 0.803ns (16.021%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        1.562ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 20.833 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.066    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111    -3.045 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803    -2.242    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.146 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, unplaced)       0.584    -1.562    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/uart_clk
                         FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/delay_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478    -1.084 r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/delay_data_reg[4]/Q
                         net (fo=1, unplaced)         0.803    -0.281    ftdi_rx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.730     3.449 r  ftdi_rx_OBUF_inst/O
                         net (fo=0)                   0.000     3.449    ftdi_rx
    D4                                                                r  ftdi_rx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                     20.833    20.833 r  
                         ideal clock network latency
                                                      0.000    20.833    
                         clock pessimism              0.000    20.833    
                         clock uncertainty           -0.436    20.397    
                         output delay                -0.500    19.897    
  -------------------------------------------------------------------
                         required time                         19.897    
                         arrival time                          -3.449    
  -------------------------------------------------------------------
                         slack                                 16.448    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/delay_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            ftdi_rx
                            (output port clocked by VIRTUAL_clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             VIRTUAL_clk_out1_system_clk_wiz_48mhz_0
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns - clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns)
  Data Path Delay:        1.795ns  (logic 1.457ns (81.150%)  route 0.338ns (18.850%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.050ns
  Clock Path Skew:        0.935ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.364    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.777    -1.414 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338    -1.075    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.049 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, unplaced)       0.114    -0.935    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/uart_clk
                         FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/delay_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147    -0.788 r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_tx/delay_data_reg[4]/Q
                         net (fo=1, unplaced)         0.338    -0.450    ftdi_rx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.310     0.860 r  ftdi_rx_OBUF_inst/O
                         net (fo=0)                   0.000     0.860    ftdi_rx
    D4                                                                r  ftdi_rx (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.436     0.436    
                         output delay                -0.050     0.386    
  -------------------------------------------------------------------
                         required time                         -0.386    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.474    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_clk_out1_system_clk_wiz_48mhz_0
  To Clock:  clk_out1_system_clk_wiz_48mhz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.170ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.537ns  (required time - arrival time)
  Source:                 ftdi_tx
                            (input port clocked by VIRTUAL_clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_system_clk_wiz_48mhz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_system_clk_wiz_48mhz_0_1 rise@20.833ns - VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 1.490ns (64.980%)  route 0.803ns (35.020%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.300ns
  Clock Path Skew:        -2.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 18.596 - 20.833 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.300     0.300    
    C4                                                0.000     0.300 r  ftdi_tx (IN)
                         net (fo=0)                   0.000     0.300    ftdi_tx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.790 r  ftdi_tx_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.593    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/rxd
                         FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.833    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    22.684    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    17.303 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    18.066    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
                         BUFG (Prop_bufg_I_O)         0.091    18.157 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, unplaced)       0.439    18.596    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/aclk
                         FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]/C
                         clock pessimism              0.000    18.596    
                         clock uncertainty           -0.433    18.163    
                         FDRE (Setup_fdre_C_D)       -0.033    18.130    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]
  -------------------------------------------------------------------
                         required time                         18.130    
                         arrival time                          -2.593    
  -------------------------------------------------------------------
                         slack                                 15.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.170ns  (arrival time - required time)
  Source:                 ftdi_tx
                            (input port clocked by VIRTUAL_clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_system_clk_wiz_48mhz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns - VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.257ns (43.206%)  route 0.338ns (56.794%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.433ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.297ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    C4                                                0.000     0.020 r  ftdi_tx (IN)
                         net (fo=0)                   0.000     0.020    ftdi_tx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.277 r  ftdi_tx_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.616    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/rxd
                         FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, unplaced)       0.259    -1.070    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/aclk
                         FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]/C
                         clock pessimism              0.000    -1.070    
                         clock uncertainty            0.433    -0.638    
                         FDRE (Hold_fdre_C_D)         0.084    -0.554    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  1.170    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_48mhz_0
  To Clock:  clk_out1_system_clk_wiz_48mhz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       13.045ns,  Total Violation        0.000ns
Hold  :           61  Failing Endpoints,  Worst Slack       -0.096ns,  Total Violation       -2.139ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.045ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/m_axis_tdata_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_system_clk_wiz_48mhz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_system_clk_wiz_48mhz_0_1 rise@20.833ns - clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 2.597ns (37.394%)  route 4.348ns (62.606%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT2=1 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 18.596 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.066    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111    -3.045 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803    -2.242    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.146 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, unplaced)       0.584    -1.562    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/rd_clk
                         FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478    -1.084 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail_reg[1]/Q
                         net (fo=21, unplaced)        0.824    -0.260    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail[1]
                         LUT3 (Prop_lut3_I0_O)        0.295     0.035 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_14/O
                         net (fo=2, unplaced)         0.460     0.495    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_14_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     0.619 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_12/O
                         net (fo=1, unplaced)         0.000     0.619    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_12_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.152 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     1.152    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.269 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.269    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     1.521 f  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0/CO[2]
                         net (fo=2, unplaced)         0.463     1.984    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/s_wr_full
                         LUT1 (Prop_lut1_I0_O)        0.310     2.294 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/s_axis_tready_INST_0/O
                         net (fo=9, unplaced)         0.490     2.784    i_system_wrapper/system_i/util_uart_puf/inst/string_decoder/m_axis_tready
                         LUT2 (Prop_lut2_I0_O)        0.124     2.908 r  i_system_wrapper/system_i/util_uart_puf/inst/string_decoder/s_axis_tready_INST_0/O
                         net (fo=12, unplaced)        0.497     3.405    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/m_axis_tready
                         LUT3 (Prop_lut3_I1_O)        0.116     3.521 r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/s_axis_tready_INST_0/O
                         net (fo=4, unplaced)         0.473     3.994    i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/m_axis_tready
                         LUT5 (Prop_lut5_I4_O)        0.124     4.118 r  i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/s_axis_tready_INST_0/O
                         net (fo=11, unplaced)        0.495     4.613    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/m_axis_tready
                         LUT3 (Prop_lut3_I1_O)        0.124     4.737 r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/m_axis_tdata[7]_i_1/O
                         net (fo=8, unplaced)         0.646     5.383    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/m_axis_tdata[7]_i_1_n_0
                         FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/m_axis_tdata_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.833    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    22.684    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    17.303 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    18.066    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
                         BUFG (Prop_bufg_I_O)         0.091    18.157 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, unplaced)       0.439    18.596    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/aclk
                         FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/m_axis_tdata_reg[0]/C
                         clock pessimism              0.531    19.126    
                         clock uncertainty           -0.141    18.985    
                         FDRE (Setup_fdre_C_R)       -0.557    18.428    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/m_axis_tdata_reg[0]
  -------------------------------------------------------------------
                         required time                         18.428    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                 13.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.096ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_system_clk_wiz_48mhz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.364    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.777    -1.414 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338    -1.075    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.049 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, unplaced)       0.114    -0.935    i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/scndry_aclk
                         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147    -0.788 r  i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, unplaced)         0.081    -0.707    i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
                         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, unplaced)       0.259    -1.070    i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/scndry_aclk
                         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.280    -0.790    
                         clock uncertainty            0.141    -0.649    
                         FDRE (Hold_fdre_C_D)         0.038    -0.611    i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.707    
  -------------------------------------------------------------------
                         slack                                 -0.096    





---------------------------------------------------------------------------------------------------
From Clock:  VIRTUAL_clk_out1_system_clk_wiz_48mhz_0
  To Clock:  clk_out1_system_clk_wiz_48mhz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.534ns  (required time - arrival time)
  Source:                 ftdi_tx
                            (input port clocked by VIRTUAL_clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_system_clk_wiz_48mhz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_system_clk_wiz_48mhz_0 rise@20.833ns - VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 1.490ns (64.980%)  route 0.803ns (35.020%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.300ns
  Clock Path Skew:        -2.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 18.596 - 20.833 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.300     0.300    
    C4                                                0.000     0.300 r  ftdi_tx (IN)
                         net (fo=0)                   0.000     0.300    ftdi_tx
    C4                   IBUF (Prop_ibuf_I_O)         1.490     1.790 r  ftdi_tx_IBUF_inst/O
                         net (fo=1, unplaced)         0.803     2.593    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/rxd
                         FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.833    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    22.684    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    17.303 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    18.066    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
                         BUFG (Prop_bufg_I_O)         0.091    18.157 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, unplaced)       0.439    18.596    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/aclk
                         FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]/C
                         clock pessimism              0.000    18.596    
                         clock uncertainty           -0.436    18.160    
                         FDRE (Setup_fdre_C_D)       -0.033    18.127    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]
  -------------------------------------------------------------------
                         required time                         18.127    
                         arrival time                          -2.593    
  -------------------------------------------------------------------
                         slack                                 15.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.166ns  (arrival time - required time)
  Source:                 ftdi_tx
                            (input port clocked by VIRTUAL_clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_system_clk_wiz_48mhz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns - VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.257ns (43.206%)  route 0.338ns (56.794%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.020ns
  Clock Path Skew:        -1.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.436ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.297ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock VIRTUAL_clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.020     0.020    
    C4                                                0.000     0.020 r  ftdi_tx (IN)
                         net (fo=0)                   0.000     0.020    ftdi_tx
    C4                   IBUF (Prop_ibuf_I_O)         0.257     0.277 r  ftdi_tx_IBUF_inst/O
                         net (fo=1, unplaced)         0.338     0.616    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/rxd
                         FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, unplaced)       0.259    -1.070    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/aclk
                         FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]/C
                         clock pessimism              0.000    -1.070    
                         clock uncertainty            0.436    -0.635    
                         FDRE (Hold_fdre_C_D)         0.084    -0.551    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/delay_rx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  1.166    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_48mhz_0_1
  To Clock:  clk_out1_system_clk_wiz_48mhz_0

Setup :            0  Failing Endpoints,  Worst Slack       13.045ns,  Total Violation        0.000ns
Hold  :           61  Failing Endpoints,  Worst Slack       -0.096ns,  Total Violation       -2.139ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.045ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/m_axis_tdata_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_system_clk_wiz_48mhz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_system_clk_wiz_48mhz_0 rise@20.833ns - clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns)
  Data Path Delay:        6.945ns  (logic 2.597ns (37.394%)  route 4.348ns (62.606%))
  Logic Levels:           10  (CARRY4=3 LUT1=1 LUT2=1 LUT3=3 LUT5=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 18.596 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.066    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111    -3.045 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803    -2.242    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.146 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, unplaced)       0.584    -1.562    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/rd_clk
                         FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478    -1.084 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail_reg[1]/Q
                         net (fo=21, unplaced)        0.824    -0.260    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_tail[1]
                         LUT3 (Prop_lut3_I0_O)        0.295     0.035 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_14/O
                         net (fo=2, unplaced)         0.460     0.495    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_14_n_0
                         LUT5 (Prop_lut5_I2_O)        0.124     0.619 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_12/O
                         net (fo=1, unplaced)         0.000     0.619    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_12_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.152 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_5/CO[3]
                         net (fo=1, unplaced)         0.000     1.152    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.269 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     1.269    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252     1.521 f  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/axis_fifo/control/wr_full_INST_0/CO[2]
                         net (fo=2, unplaced)         0.463     1.984    i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/s_wr_full
                         LUT1 (Prop_lut1_I0_O)        0.310     2.294 r  i_system_wrapper/system_i/util_uart_puf/inst/encoder_fifo/s_axis_tready_INST_0/O
                         net (fo=9, unplaced)         0.490     2.784    i_system_wrapper/system_i/util_uart_puf/inst/string_decoder/m_axis_tready
                         LUT2 (Prop_lut2_I0_O)        0.124     2.908 r  i_system_wrapper/system_i/util_uart_puf/inst/string_decoder/s_axis_tready_INST_0/O
                         net (fo=12, unplaced)        0.497     3.405    i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/m_axis_tready
                         LUT3 (Prop_lut3_I1_O)        0.116     3.521 r  i_system_wrapper/system_i/util_uart_puf/inst/char_to_string/s_axis_tready_INST_0/O
                         net (fo=4, unplaced)         0.473     3.994    i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/m_axis_tready
                         LUT5 (Prop_lut5_I4_O)        0.124     4.118 r  i_system_wrapper/system_i/util_uart_puf/inst/incomming_char_fifo/s_axis_tready_INST_0/O
                         net (fo=11, unplaced)        0.495     4.613    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/m_axis_tready
                         LUT3 (Prop_lut3_I1_O)        0.124     4.737 r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/m_axis_tdata[7]_i_1/O
                         net (fo=8, unplaced)         0.646     5.383    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/m_axis_tdata[7]_i_1_n_0
                         FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/m_axis_tdata_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.833    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    22.684    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    17.303 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    18.066    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
                         BUFG (Prop_bufg_I_O)         0.091    18.157 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, unplaced)       0.439    18.596    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/aclk
                         FDRE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/m_axis_tdata_reg[0]/C
                         clock pessimism              0.531    19.126    
                         clock uncertainty           -0.141    18.985    
                         FDRE (Setup_fdre_C_R)       -0.557    18.428    i_system_wrapper/system_i/util_uart_puf/inst/axis_uart/uart_rx/m_axis_tdata_reg[0]
  -------------------------------------------------------------------
                         required time                         18.428    
                         arrival time                          -5.383    
  -------------------------------------------------------------------
                         slack                                 13.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.096ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             clk_out1_system_clk_wiz_48mhz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns - clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.147ns (64.493%)  route 0.081ns (35.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.364    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.777    -1.414 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338    -1.075    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.049 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, unplaced)       0.114    -0.935    i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/scndry_aclk
                         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147    -0.788 r  i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, unplaced)         0.081    -0.707    i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
                         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, unplaced)       0.259    -1.070    i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/scndry_aclk
                         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.280    -0.790    
                         clock uncertainty            0.141    -0.649    
                         FDRE (Hold_fdre_C_D)         0.038    -0.611    i_system_wrapper/system_i/sys_rstgen/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.611    
                         arrival time                          -0.707    
  -------------------------------------------------------------------
                         slack                                 -0.096    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_clk_wiz_48mhz_0
  To Clock:  clk_out1_system_clk_wiz_48mhz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.615ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.409ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_system_clk_wiz_48mhz_0 rise@20.833ns - clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 0.773ns (43.281%)  route 1.013ns (56.719%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 18.596 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.066    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111    -3.045 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803    -2.242    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.146 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, unplaced)       0.584    -1.562    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/clock
                         FDCE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.084 r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[1]/Q
                         net (fo=8, unplaced)         0.349    -0.735    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/current_state[1]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.440 f  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter[0]_i_3/O
                         net (fo=17, unplaced)        0.664     0.224    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/cnt_reset
                         FDCE                                         f  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.833    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    22.684    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    17.303 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    18.066    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
                         BUFG (Prop_bufg_I_O)         0.091    18.157 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, unplaced)       0.439    18.596    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/clock
                         FDCE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[0]/C
                         clock pessimism              0.531    19.126    
                         clock uncertainty           -0.141    18.985    
                         FDCE (Recov_fdce_C_CLR)     -0.352    18.633    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         18.633    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                 18.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns - clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.245ns (36.481%)  route 0.427ns (63.519%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.364    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.777    -1.414 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338    -1.075    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.049 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, unplaced)       0.114    -0.935    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
                         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147    -0.788 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, unplaced)        0.166    -0.623    i_system_wrapper/system_i/util_uart_puf/inst/uart_rstn
                         LUT1 (Prop_lut1_I0_O)        0.098    -0.525 f  i_system_wrapper/system_i/util_uart_puf/inst/puf_i_1/O
                         net (fo=2, unplaced)         0.261    -0.264    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/reset
                         FDCE                                         f  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, unplaced)       0.259    -1.070    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/clock
                         FDCE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.280    -0.790    
                         FDCE (Remov_fdce_C_CLR)     -0.088    -0.878    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.878    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.615    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_clk_wiz_48mhz_0_1
  To Clock:  clk_out1_system_clk_wiz_48mhz_0

Setup :            0  Failing Endpoints,  Worst Slack       18.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.473ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.409ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_system_clk_wiz_48mhz_0 rise@20.833ns - clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 0.773ns (43.281%)  route 1.013ns (56.719%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 18.596 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.066    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111    -3.045 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803    -2.242    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.146 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, unplaced)       0.584    -1.562    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/clock
                         FDCE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.084 r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[1]/Q
                         net (fo=8, unplaced)         0.349    -0.735    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/current_state[1]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.440 f  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter[0]_i_3/O
                         net (fo=17, unplaced)        0.664     0.224    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/cnt_reset
                         FDCE                                         f  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.833    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    22.684    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    17.303 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    18.066    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
                         BUFG (Prop_bufg_I_O)         0.091    18.157 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, unplaced)       0.439    18.596    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/clock
                         FDCE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[0]/C
                         clock pessimism              0.531    19.126    
                         clock uncertainty           -0.141    18.985    
                         FDCE (Recov_fdce_C_CLR)     -0.352    18.633    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         18.633    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                 18.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns - clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.245ns (36.481%)  route 0.427ns (63.519%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.364    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.777    -1.414 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338    -1.075    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.049 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, unplaced)       0.114    -0.935    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
                         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147    -0.788 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, unplaced)        0.166    -0.623    i_system_wrapper/system_i/util_uart_puf/inst/uart_rstn
                         LUT1 (Prop_lut1_I0_O)        0.098    -0.525 f  i_system_wrapper/system_i/util_uart_puf/inst/puf_i_1/O
                         net (fo=2, unplaced)         0.261    -0.264    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/reset
                         FDCE                                         f  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, unplaced)       0.259    -1.070    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/clock
                         FDCE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.280    -0.790    
                         clock uncertainty            0.141    -0.649    
                         FDCE (Remov_fdce_C_CLR)     -0.088    -0.737    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.737    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.473    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_clk_wiz_48mhz_0
  To Clock:  clk_out1_system_clk_wiz_48mhz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       18.409ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.473ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.409ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_system_clk_wiz_48mhz_0_1 rise@20.833ns - clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 0.773ns (43.281%)  route 1.013ns (56.719%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 18.596 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.066    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111    -3.045 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803    -2.242    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.146 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, unplaced)       0.584    -1.562    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/clock
                         FDCE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.084 r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[1]/Q
                         net (fo=8, unplaced)         0.349    -0.735    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/current_state[1]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.440 f  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter[0]_i_3/O
                         net (fo=17, unplaced)        0.664     0.224    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/cnt_reset
                         FDCE                                         f  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.833    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    22.684    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    17.303 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    18.066    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
                         BUFG (Prop_bufg_I_O)         0.091    18.157 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, unplaced)       0.439    18.596    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/clock
                         FDCE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[0]/C
                         clock pessimism              0.531    19.126    
                         clock uncertainty           -0.141    18.985    
                         FDCE (Recov_fdce_C_CLR)     -0.352    18.633    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         18.633    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                 18.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_48mhz_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.245ns (36.481%)  route 0.427ns (63.519%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.364    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.777    -1.414 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338    -1.075    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.049 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, unplaced)       0.114    -0.935    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
                         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147    -0.788 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, unplaced)        0.166    -0.623    i_system_wrapper/system_i/util_uart_puf/inst/uart_rstn
                         LUT1 (Prop_lut1_I0_O)        0.098    -0.525 f  i_system_wrapper/system_i/util_uart_puf/inst/puf_i_1/O
                         net (fo=2, unplaced)         0.261    -0.264    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/reset
                         FDCE                                         f  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, unplaced)       0.259    -1.070    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/clock
                         FDCE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.280    -0.790    
                         clock uncertainty            0.141    -0.649    
                         FDCE (Remov_fdce_C_CLR)     -0.088    -0.737    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.737    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.473    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_clk_wiz_48mhz_0_1
  To Clock:  clk_out1_system_clk_wiz_48mhz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       18.412ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.615ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.412ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_system_clk_wiz_48mhz_0_1 rise@20.833ns - clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns)
  Data Path Delay:        1.786ns  (logic 0.773ns (43.281%)  route 1.013ns (56.719%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.238ns = ( 18.596 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.562ns
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.267ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.066    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.111    -3.045 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.803    -2.242    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.146 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, unplaced)       0.584    -1.562    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/clock
                         FDCE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478    -1.084 r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[1]/Q
                         net (fo=8, unplaced)         0.349    -0.735    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/current_state[1]
                         LUT1 (Prop_lut1_I0_O)        0.295    -0.440 f  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter[0]_i_3/O
                         net (fo=17, unplaced)        0.664     0.224    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/cnt_reset
                         FDCE                                         f  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                     20.833    20.833 r  
    E3                                                0.000    20.833 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    20.833    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    22.245 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    22.684    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.381    17.303 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.763    18.066    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
                         BUFG (Prop_bufg_I_O)         0.091    18.157 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, unplaced)       0.439    18.596    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/clock
                         FDCE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[0]/C
                         clock pessimism              0.531    19.126    
                         clock uncertainty           -0.138    18.988    
                         FDCE (Recov_fdce_C_CLR)     -0.352    18.636    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         18.636    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                 18.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_system_clk_wiz_48mhz_0_1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns - clk_out1_system_clk_wiz_48mhz_0_1 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.245ns (36.481%)  route 0.427ns (63.519%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.070ns
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.114     0.364    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.777    -1.414 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.338    -1.075    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
                         BUFG (Prop_bufg_I_O)         0.026    -1.049 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, unplaced)       0.114    -0.935    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
                         FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147    -0.788 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=49, unplaced)        0.166    -0.623    i_system_wrapper/system_i/util_uart_puf/inst/uart_rstn
                         LUT1 (Prop_lut1_I0_O)        0.098    -0.525 f  i_system_wrapper/system_i/util_uart_puf/inst/puf_i_1/O
                         net (fo=2, unplaced)         0.261    -0.264    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/reset
                         FDCE                                         f  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_48mhz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.259     0.697    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_in1_system_clk_wiz_48mhz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.411    -1.715 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.356    -1.358    i_system_wrapper/system_i/clk_wiz_48mhz/inst/clk_out1_system_clk_wiz_48mhz_0
                         BUFG (Prop_bufg_I_O)         0.029    -1.329 r  i_system_wrapper/system_i/clk_wiz_48mhz/inst/clkout1_buf/O
                         net (fo=470, unplaced)       0.259    -1.070    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/clock
                         FDCE                                         r  i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.280    -0.790    
                         FDCE (Remov_fdce_C_CLR)     -0.088    -0.878    i_system_wrapper/system_i/util_uart_puf/inst/puf/state_mac/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.878    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.615    





