

================================================================
== Vivado HLS Report for 'do_convolution'
================================================================
* Date:           Wed Dec 18 13:59:55 2024

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        final_conv2d
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1736|  1736|  1736|  1736|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |- for_y        |  1735|  1735|       347|          -|          -|     5|    no    |
        | + for_x       |   345|   345|        69|          -|          -|     5|    no    |
        |  ++ load_i    |    24|    24|         8|          -|          -|     3|    no    |
        |   +++ load_j  |     6|     6|         2|          -|          -|     3|    no    |
        |  ++ win_i     |    42|    42|        14|          -|          -|     3|    no    |
        |   +++ win_j   |    12|    12|         4|          -|          -|     3|    no    |
        +---------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / (!exitcond2)
	2  / (exitcond2)
4 --> 
	5  / (!exitcond1)
	7  / (exitcond1)
5 --> 
	6  / (!exitcond)
	4  / (exitcond)
6 --> 
	5  / true
7 --> 
	8  / (!exitcond1_i)
	3  / (exitcond1_i)
8 --> 
	9  / (!exitcond_i)
	7  / (exitcond_i)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	8  / true

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([25 x i32]* %data_out) nounwind, !map !32"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([25 x i32]* %data_in) nounwind, !map !38"
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i32]* %kernel) nounwind, !map !42"
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @do_convolution_str) nounwind"
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%window = alloca [9 x i32], align 4" [final_conv2d/conv_v1/conv_v1.cpp:28]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "br label %1" [final_conv2d/conv_v1/conv_v1.cpp:32]

 <State 2> : 1.78ns
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%y_assign_1 = phi i3 [ 0, %0 ], [ %y, %14 ]"
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%y_cast = zext i3 %y_assign_1 to i4" [final_conv2d/conv_v1/conv_v1.cpp:32]
ST_2 : Operation 20 [1/1] (1.13ns)   --->   "%exitcond3 = icmp eq i3 %y_assign_1, -3" [final_conv2d/conv_v1/conv_v1.cpp:32]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"
ST_2 : Operation 22 [1/1] (1.65ns)   --->   "%y = add i3 %y_assign_1, 1" [final_conv2d/conv_v1/conv_v1.cpp:32]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %15, label %2" [final_conv2d/conv_v1/conv_v1.cpp:32]
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str) nounwind" [final_conv2d/conv_v1/conv_v1.cpp:33]
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str) nounwind" [final_conv2d/conv_v1/conv_v1.cpp:33]
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_cast = zext i3 %y_assign_1 to i6" [final_conv2d/conv_v1/conv_v1.cpp:32]
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_4 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %y_assign_1, i2 0)" [final_conv2d/conv_v1/conv_v1.cpp:32]
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i5 %tmp_4 to i6" [final_conv2d/conv_v1/conv_v1.cpp:47]
ST_2 : Operation 29 [1/1] (1.78ns)   --->   "%tmp_s = add i6 %tmp_cast, %p_shl_cast" [final_conv2d/conv_v1/conv_v1.cpp:47]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.76ns)   --->   "br label %3" [final_conv2d/conv_v1/conv_v1.cpp:35]
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "ret void" [final_conv2d/conv_v1/conv_v1.cpp:50]

 <State 3> : 1.77ns
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%x_assign_1 = phi i3 [ 0, %2 ], [ %x, %sumWindow.exit ]"
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%x_cast = zext i3 %x_assign_1 to i4" [final_conv2d/conv_v1/conv_v1.cpp:35]
ST_3 : Operation 34 [1/1] (1.13ns)   --->   "%exitcond2 = icmp eq i3 %x_assign_1, -3" [final_conv2d/conv_v1/conv_v1.cpp:35]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind"
ST_3 : Operation 36 [1/1] (1.65ns)   --->   "%x = add i3 %x_assign_1, 1" [final_conv2d/conv_v1/conv_v1.cpp:35]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %14, label %4" [final_conv2d/conv_v1/conv_v1.cpp:35]
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str2) nounwind" [final_conv2d/conv_v1/conv_v1.cpp:36]
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str2) nounwind" [final_conv2d/conv_v1/conv_v1.cpp:36]
ST_3 : Operation 40 [1/1] (1.76ns)   --->   "br label %5" [final_conv2d/conv_v1/conv_v1.cpp:40]
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str, i32 %tmp_9) nounwind" [final_conv2d/conv_v1/conv_v1.cpp:49]
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br label %1" [final_conv2d/conv_v1/conv_v1.cpp:32]

 <State 4> : 3.48ns
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%i = phi i3 [ -1, %4 ], [ %i_1, %10 ]"
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%i_cast = sext i3 %i to i4" [final_conv2d/conv_v1/conv_v1.cpp:40]
ST_4 : Operation 45 [1/1] (1.13ns)   --->   "%exitcond1 = icmp eq i3 %i, 2" [final_conv2d/conv_v1/conv_v1.cpp:40]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader.preheader, label %6" [final_conv2d/conv_v1/conv_v1.cpp:40]
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str3) nounwind" [final_conv2d/conv_v1/conv_v1.cpp:41]
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str3) nounwind" [final_conv2d/conv_v1/conv_v1.cpp:41]
ST_4 : Operation 50 [1/1] (1.65ns)   --->   "%y_assign = add i4 %i_cast, %y_cast" [final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_2_cast = sext i4 %y_assign to i6" [final_conv2d/conv_v1/conv_v1.cpp:42]
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_2 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %y_assign, i2 0)" [final_conv2d/conv_v1/conv_v1.cpp:42]
ST_4 : Operation 53 [1/1] (1.82ns)   --->   "%tmp_3 = add i6 %tmp_2_cast, %tmp_2" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (1.65ns)   --->   "%i_1 = add i3 %i, 1" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i3 %i_1 to i5" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_6 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_1, i2 0)" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_4 : Operation 57 [1/1] (1.78ns)   --->   "%tmp_8 = sub i5 %tmp_6, %tmp_3_cast" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (1.30ns)   --->   "%switch8 = icmp ugt i4 %y_assign, 4" [final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (1.76ns)   --->   "br label %7" [final_conv2d/conv_v1/conv_v1.cpp:41]
ST_4 : Operation 60 [1/1] (1.76ns)   --->   "br label %.preheader" [final_conv2d/conv_v1/conv_v1.cpp:15->final_conv2d/conv_v1/conv_v1.cpp:46]

 <State 5> : 5.80ns
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%j = phi i3 [ -1, %6 ], [ %j_2, %._crit_edge ]"
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%j_cast = sext i3 %j to i4" [final_conv2d/conv_v1/conv_v1.cpp:41]
ST_5 : Operation 63 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %j, 2" [final_conv2d/conv_v1/conv_v1.cpp:41]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %10, label %8" [final_conv2d/conv_v1/conv_v1.cpp:41]
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str4) nounwind" [final_conv2d/conv_v1/conv_v1.cpp:42]
ST_5 : Operation 67 [1/1] (1.65ns)   --->   "%x_assign = add i4 %j_cast, %x_cast" [final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (1.30ns)   --->   "%switch = icmp ugt i4 %x_assign, 4" [final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.97ns)   --->   "%or_cond = or i1 %switch8, %switch" [final_conv2d/conv_v1/conv_v1.cpp:42]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %._crit_edge, label %9" [final_conv2d/conv_v1/conv_v1.cpp:42]
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i4 %x_assign to i6" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_5 : Operation 72 [1/1] (1.82ns)   --->   "%tmp_13 = add i6 %tmp_3, %tmp_6_cast" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_18_cast = sext i6 %tmp_13 to i64" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%data_in_addr = getelementptr [25 x i32]* %data_in, i64 0, i64 %tmp_18_cast" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_5 : Operation 75 [2/2] (2.32ns)   --->   "%data_in_load = load i32* %data_in_addr, align 4" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str3, i32 %tmp_1) nounwind" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "br label %5" [final_conv2d/conv_v1/conv_v1.cpp:40]

 <State 6> : 5.75ns
ST_6 : Operation 78 [1/2] (2.32ns)   --->   "%data_in_load = load i32* %data_in_addr, align 4" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 79 [1/1] (1.65ns)   --->   "%tmp_7 = add i3 %j, 1" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i3 %tmp_7 to i5" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_6 : Operation 81 [1/1] (1.78ns)   --->   "%tmp_14 = add i5 %tmp_8, %tmp_8_cast" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_19_cast = sext i5 %tmp_14 to i64" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%window_addr = getelementptr [9 x i32]* %window, i64 0, i64 %tmp_19_cast" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_6 : Operation 84 [1/1] (2.32ns)   --->   "store i32 %data_in_load, i32* %window_addr, align 4" [final_conv2d/conv_v1/conv_v1.cpp:43]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "br label %._crit_edge" [final_conv2d/conv_v1/conv_v1.cpp:43]
ST_6 : Operation 86 [1/1] (1.65ns)   --->   "%j_2 = add i3 %j, 1" [final_conv2d/conv_v1/conv_v1.cpp:41]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "br label %7" [final_conv2d/conv_v1/conv_v1.cpp:41]

 <State 7> : 4.15ns
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%val_out = phi i32 [ %result_1_i, %13 ], [ 0, %.preheader.preheader ]" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:17->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%i_i = phi i3 [ %i_2, %13 ], [ -1, %.preheader.preheader ]"
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%i_i_cast = sext i3 %i_i to i4" [final_conv2d/conv_v1/conv_v1.cpp:15->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_7 : Operation 91 [1/1] (1.13ns)   --->   "%exitcond1_i = icmp eq i3 %i_i, 2" [final_conv2d/conv_v1/conv_v1.cpp:15->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i, label %sumWindow.exit, label %11" [final_conv2d/conv_v1/conv_v1.cpp:15->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str6) nounwind" [final_conv2d/conv_v1/conv_v1.cpp:16->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_1_i1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str6) nounwind" [final_conv2d/conv_v1/conv_v1.cpp:16->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_7 : Operation 96 [1/1] (1.65ns)   --->   "%y_assign_2 = add i4 %y_cast, %i_i_cast" [final_conv2d/conv_v1/conv_v1.cpp:17->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (1.65ns)   --->   "%i_2 = add i3 %i_i, 1" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_2_i_cast = zext i3 %i_2 to i5" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_11 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i_2, i2 0)" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_7 : Operation 100 [1/1] (1.78ns)   --->   "%tmp_12 = sub i5 %tmp_11, %tmp_2_i_cast" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node tmp4)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %y_assign_2, i32 3)" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:17->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_7 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node tmp4)   --->   "%rev = xor i1 %tmp, true" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:17->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (1.30ns)   --->   "%tmp_i_i = icmp slt i4 %y_assign_2, 5" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:17->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp4 = and i1 %tmp_i_i, %rev" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:17->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (1.76ns)   --->   "br label %12" [final_conv2d/conv_v1/conv_v1.cpp:16->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_cast_10 = zext i3 %x_assign_1 to i6" [final_conv2d/conv_v1/conv_v1.cpp:47]
ST_7 : Operation 107 [1/1] (1.82ns)   --->   "%tmp_10 = add i6 %tmp_s, %tmp_cast_10" [final_conv2d/conv_v1/conv_v1.cpp:47]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_15_cast = zext i6 %tmp_10 to i64" [final_conv2d/conv_v1/conv_v1.cpp:47]
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%data_out_addr = getelementptr [25 x i32]* %data_out, i64 0, i64 %tmp_15_cast" [final_conv2d/conv_v1/conv_v1.cpp:47]
ST_7 : Operation 110 [1/1] (2.32ns)   --->   "store i32 %val_out, i32* %data_out_addr, align 4" [final_conv2d/conv_v1/conv_v1.cpp:47]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str2, i32 %tmp_5) nounwind" [final_conv2d/conv_v1/conv_v1.cpp:48]
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "br label %3" [final_conv2d/conv_v1/conv_v1.cpp:35]

 <State 8> : 5.75ns
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%result_1_i = phi i32 [ %val_out, %11 ], [ %result_1, %_ifconv.i ]"
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%j_i = phi i3 [ -1, %11 ], [ %j_1, %_ifconv.i ]"
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%j_i_cast = sext i3 %j_i to i4" [final_conv2d/conv_v1/conv_v1.cpp:16->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_8 : Operation 116 [1/1] (1.13ns)   --->   "%exitcond_i = icmp eq i3 %j_i, 2" [final_conv2d/conv_v1/conv_v1.cpp:16->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %13, label %_ifconv.i" [final_conv2d/conv_v1/conv_v1.cpp:16->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_8 : Operation 119 [1/1] (1.65ns)   --->   "%j_1 = add i3 %j_i, 1" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_6_i_cast = zext i3 %j_1 to i5" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_8 : Operation 121 [1/1] (1.78ns)   --->   "%tmp_16 = add i5 %tmp_12, %tmp_6_i_cast" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_20_cast = sext i5 %tmp_16 to i64" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%kernel_addr = getelementptr [9 x i32]* %kernel, i64 0, i64 %tmp_20_cast" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%window_addr_1 = getelementptr [9 x i32]* %window, i64 0, i64 %tmp_20_cast" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_8 : Operation 125 [2/2] (2.32ns)   --->   "%window_load = load i32* %window_addr_1, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_8 : Operation 126 [2/2] (2.32ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str6, i32 %tmp_1_i1) nounwind" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "br label %.preheader" [final_conv2d/conv_v1/conv_v1.cpp:15->final_conv2d/conv_v1/conv_v1.cpp:46]

 <State 9> : 2.32ns
ST_9 : Operation 129 [1/2] (2.32ns)   --->   "%window_load = load i32* %window_addr_1, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_9 : Operation 130 [1/2] (2.32ns)   --->   "%kernel_load = load i32* %kernel_addr, align 4" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>

 <State 10> : 8.51ns
ST_10 : Operation 131 [1/1] (8.51ns)   --->   "%tmp_7_i = mul nsw i32 %kernel_load, %window_load" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

 <State 11> : 3.93ns
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str7) nounwind" [final_conv2d/conv_v1/conv_v1.cpp:17->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_11 : Operation 133 [1/1] (1.65ns)   --->   "%x_assign_2 = add i4 %x_cast, %j_i_cast" [final_conv2d/conv_v1/conv_v1.cpp:17->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %x_assign_2, i32 3)" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:17->final_conv2d/conv_v1/conv_v1.cpp:46]
ST_11 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%rev7 = xor i1 %tmp_15, true" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:17->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 136 [1/1] (1.30ns)   --->   "%tmp_1_i_i = icmp slt i4 %x_assign_2, 5" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:17->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%tmp5 = and i1 %tmp_1_i_i, %rev7" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:17->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node result_1)   --->   "%p_i_i = and i1 %tmp5, %tmp4" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:17->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 139 [1/1] (2.55ns)   --->   "%result = add nsw i32 %tmp_7_i, %result_1_i" [final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 140 [1/1] (0.97ns) (out node of the LUT)   --->   "%result_1 = select i1 %p_i_i, i32 %result, i32 %result_1_i" [final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:17->final_conv2d/conv_v1/conv_v1.cpp:46]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "br label %12" [final_conv2d/conv_v1/conv_v1.cpp:16->final_conv2d/conv_v1/conv_v1.cpp:46]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('y') with incoming values : ('y', final_conv2d/conv_v1/conv_v1.cpp:32) [11]  (1.77 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'phi' operation ('y') with incoming values : ('y', final_conv2d/conv_v1/conv_v1.cpp:32) [11]  (0 ns)
	'add' operation ('tmp_s', final_conv2d/conv_v1/conv_v1.cpp:47) [23]  (1.78 ns)

 <State 3>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', final_conv2d/conv_v1/conv_v1.cpp:43) [37]  (1.77 ns)

 <State 4>: 3.48ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', final_conv2d/conv_v1/conv_v1.cpp:43) [37]  (0 ns)
	'add' operation ('y', final_conv2d/conv_v1/conv_v1.cpp:42) [45]  (1.65 ns)
	'add' operation ('tmp_3', final_conv2d/conv_v1/conv_v1.cpp:43) [48]  (1.83 ns)

 <State 5>: 5.8ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', final_conv2d/conv_v1/conv_v1.cpp:41) [56]  (0 ns)
	'add' operation ('x', final_conv2d/conv_v1/conv_v1.cpp:42) [63]  (1.65 ns)
	'add' operation ('tmp_13', final_conv2d/conv_v1/conv_v1.cpp:43) [69]  (1.83 ns)
	'getelementptr' operation ('data_in_addr', final_conv2d/conv_v1/conv_v1.cpp:43) [71]  (0 ns)
	'load' operation ('data_in_load', final_conv2d/conv_v1/conv_v1.cpp:43) on array 'data_in' [72]  (2.32 ns)

 <State 6>: 5.75ns
The critical path consists of the following:
	'add' operation ('tmp_7', final_conv2d/conv_v1/conv_v1.cpp:43) [73]  (1.65 ns)
	'add' operation ('tmp_14', final_conv2d/conv_v1/conv_v1.cpp:43) [75]  (1.78 ns)
	'getelementptr' operation ('window_addr', final_conv2d/conv_v1/conv_v1.cpp:43) [77]  (0 ns)
	'store' operation (final_conv2d/conv_v1/conv_v1.cpp:43) of variable 'data_in_load', final_conv2d/conv_v1/conv_v1.cpp:43 on array 'window', final_conv2d/conv_v1/conv_v1.cpp:28 [78]  (2.32 ns)

 <State 7>: 4.15ns
The critical path consists of the following:
	'add' operation ('tmp_10', final_conv2d/conv_v1/conv_v1.cpp:47) [140]  (1.83 ns)
	'getelementptr' operation ('data_out_addr', final_conv2d/conv_v1/conv_v1.cpp:47) [142]  (0 ns)
	'store' operation (final_conv2d/conv_v1/conv_v1.cpp:47) of variable 'val_out', final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:17->final_conv2d/conv_v1/conv_v1.cpp:46 on array 'data_out' [143]  (2.32 ns)

 <State 8>: 5.75ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46) [110]  (0 ns)
	'add' operation ('j', final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46) [123]  (1.65 ns)
	'add' operation ('tmp_16', final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46) [125]  (1.78 ns)
	'getelementptr' operation ('window_addr_1', final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46) [128]  (0 ns)
	'load' operation ('window_load', final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46) on array 'window', final_conv2d/conv_v1/conv_v1.cpp:28 [129]  (2.32 ns)

 <State 9>: 2.32ns
The critical path consists of the following:
	'load' operation ('window_load', final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46) on array 'window', final_conv2d/conv_v1/conv_v1.cpp:28 [129]  (2.32 ns)

 <State 10>: 8.51ns
The critical path consists of the following:
	'mul' operation ('tmp_7_i', final_conv2d/conv_v1/conv_v1.cpp:18->final_conv2d/conv_v1/conv_v1.cpp:46) [131]  (8.51 ns)

 <State 11>: 3.93ns
The critical path consists of the following:
	'add' operation ('x', final_conv2d/conv_v1/conv_v1.cpp:17->final_conv2d/conv_v1/conv_v1.cpp:46) [117]  (1.65 ns)
	'icmp' operation ('tmp_1_i_i', final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:17->final_conv2d/conv_v1/conv_v1.cpp:46) [120]  (1.3 ns)
	'and' operation ('tmp5', final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:17->final_conv2d/conv_v1/conv_v1.cpp:46) [121]  (0 ns)
	'and' operation ('p_i_i', final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:17->final_conv2d/conv_v1/conv_v1.cpp:46) [122]  (0 ns)
	'select' operation ('result', final_conv2d/conv_v1/conv_v1.cpp:6->final_conv2d/conv_v1/conv_v1.cpp:17->final_conv2d/conv_v1/conv_v1.cpp:46) [133]  (0.978 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
