Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Sep  3 16:50:42 2022
| Host         : DESKTOP-POC374B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.396        0.000                      0                22400        0.027        0.000                      0                22400        4.020        0.000                       0                 10544  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.396        0.000                      0                22400        0.027        0.000                      0                22400        4.020        0.000                       0                 10544  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.396ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/i_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.425ns  (logic 2.030ns (24.095%)  route 6.395ns (75.905%))
  Logic Levels:           7  (LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10552, routed)       1.645     2.953    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/s00_axi_aclk
    SLICE_X16Y73         FDRE                                         r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/i_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y73         FDRE (Prop_fdre_C_Q)         0.518     3.471 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/i_reg_reg[1]/Q
                         net (fo=844, routed)         1.990     5.461    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp__0_1[1]
    SLICE_X5Y93          LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp_i_988/O
                         net (fo=1, routed)           0.000     5.585    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp_i_988_n_0
    SLICE_X5Y93          MUXF7 (Prop_muxf7_I1_O)      0.245     5.830 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp_i_607/O
                         net (fo=1, routed)           0.000     5.830    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp_i_607_n_0
    SLICE_X5Y93          MUXF8 (Prop_muxf8_I0_O)      0.104     5.934 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp_i_277/O
                         net (fo=1, routed)           1.302     7.237    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp_i_277_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I0_O)        0.316     7.553 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp_i_104/O
                         net (fo=1, routed)           0.000     7.553    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp_i_104_n_0
    SLICE_X9Y84          MUXF7 (Prop_muxf7_I0_O)      0.212     7.765 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp_i_44/O
                         net (fo=2, routed)           1.869     9.634    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_reg[0]_372[20]
    SLICE_X15Y40         LUT6 (Prop_lut6_I0_O)        0.299     9.933 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/bram_i_146/O
                         net (fo=1, routed)           0.000     9.933    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp1/data1_out_reg_reg[20]
    SLICE_X15Y40         MUXF7 (Prop_muxf7_I0_O)      0.212    10.145 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp1/bram_i_25/O
                         net (fo=3, routed)           1.233    11.378    design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10552, routed)       1.532    12.724    design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.116    12.840    
                         clock uncertainty           -0.154    12.686    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.912    11.774    design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.774    
                         arrival time                         -11.378    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/i_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.311ns  (logic 1.987ns (23.907%)  route 6.324ns (76.093%))
  Logic Levels:           7  (LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 12.724 - 10.000 ) 
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10552, routed)       1.645     2.953    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/s00_axi_aclk
    SLICE_X16Y73         FDRE                                         r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/i_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y73         FDRE (Prop_fdre_C_Q)         0.518     3.471 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/i_reg_reg[1]/Q
                         net (fo=844, routed)         2.098     5.569    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp__0_1[1]
    SLICE_X5Y92          LUT6 (Prop_lut6_I2_O)        0.124     5.693 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp_i_725/O
                         net (fo=1, routed)           0.000     5.693    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp_i_725_n_0
    SLICE_X5Y92          MUXF7 (Prop_muxf7_I0_O)      0.212     5.905 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp_i_476/O
                         net (fo=1, routed)           0.000     5.905    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp_i_476_n_0
    SLICE_X5Y92          MUXF8 (Prop_muxf8_I1_O)      0.094     5.999 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp_i_199/O
                         net (fo=1, routed)           1.299     7.298    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp_i_199_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I0_O)        0.316     7.614 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp_i_82/O
                         net (fo=1, routed)           0.000     7.614    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp_i_82_n_0
    SLICE_X13Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     7.826 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp_i_33/O
                         net (fo=2, routed)           1.692     9.518    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_reg[0]_372[31]
    SLICE_X14Y43         LUT6 (Prop_lut6_I0_O)        0.299     9.817 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/bram_i_124/O
                         net (fo=1, routed)           0.000     9.817    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp1/data1_out_reg_reg[31]
    SLICE_X14Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    10.029 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp1/bram_i_14/O
                         net (fo=3, routed)           1.235    11.264    design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[13]
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10552, routed)       1.532    12.724    design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.116    12.840    
                         clock uncertainty           -0.154    12.686    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[14])
                                                     -0.912    11.774    design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.774    
                         arrival time                         -11.264    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/i_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.267ns  (logic 1.992ns (24.096%)  route 6.275ns (75.904%))
  Logic Levels:           7  (LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10552, routed)       1.645     2.953    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/s00_axi_aclk
    SLICE_X16Y73         FDRE                                         r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/i_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y73         FDRE (Prop_fdre_C_Q)         0.518     3.471 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/i_reg_reg[1]/Q
                         net (fo=844, routed)         1.956     5.427    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp__0_1[1]
    SLICE_X37Y66         LUT6 (Prop_lut6_I2_O)        0.124     5.551 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp__1_i_520/O
                         net (fo=1, routed)           0.000     5.551    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp__1_i_520_n_0
    SLICE_X37Y66         MUXF7 (Prop_muxf7_I1_O)      0.217     5.768 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp__1_i_252/O
                         net (fo=1, routed)           0.000     5.768    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp__1_i_252_n_0
    SLICE_X37Y66         MUXF8 (Prop_muxf8_I1_O)      0.094     5.862 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp__1_i_108/O
                         net (fo=1, routed)           1.468     7.331    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp__1_i_108_n_0
    SLICE_X21Y69         LUT6 (Prop_lut6_I1_O)        0.316     7.647 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp__1_i_45/O
                         net (fo=1, routed)           0.000     7.647    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp__1_i_45_n_0
    SLICE_X21Y69         MUXF7 (Prop_muxf7_I0_O)      0.212     7.859 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp__1_i_23/O
                         net (fo=2, routed)           1.275     9.133    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_reg[0]_372[10]
    SLICE_X21Y42         LUT6 (Prop_lut6_I0_O)        0.299     9.432 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/bram_i_166/O
                         net (fo=1, routed)           0.000     9.432    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp1/data1_out_reg_reg[10]
    SLICE_X21Y42         MUXF7 (Prop_muxf7_I0_O)      0.212     9.644 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp1/bram_i_35/O
                         net (fo=3, routed)           1.576    11.220    design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10552, routed)       1.526    12.718    design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.116    12.834    
                         clock uncertainty           -0.154    12.680    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.912    11.768    design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.768    
                         arrival time                         -11.220    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.559ns  (required time - arrival time)
  Source:                 design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/i_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.257ns  (logic 1.984ns (24.027%)  route 6.273ns (75.973%))
  Logic Levels:           7  (LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 12.718 - 10.000 ) 
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10552, routed)       1.645     2.953    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/s00_axi_aclk
    SLICE_X16Y73         FDRE                                         r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/i_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y73         FDRE (Prop_fdre_C_Q)         0.518     3.471 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/i_reg_reg[1]/Q
                         net (fo=844, routed)         2.139     5.610    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp__0_1[1]
    SLICE_X33Y87         LUT6 (Prop_lut6_I2_O)        0.124     5.734 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp__1_i_555/O
                         net (fo=1, routed)           0.000     5.734    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp__1_i_555_n_0
    SLICE_X33Y87         MUXF7 (Prop_muxf7_I0_O)      0.212     5.946 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp__1_i_270/O
                         net (fo=1, routed)           0.000     5.946    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp__1_i_270_n_0
    SLICE_X33Y87         MUXF8 (Prop_muxf8_I1_O)      0.094     6.040 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp__1_i_119/O
                         net (fo=1, routed)           1.408     7.447    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp__1_i_119_n_0
    SLICE_X20Y66         LUT6 (Prop_lut6_I3_O)        0.316     7.763 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp__1_i_48/O
                         net (fo=1, routed)           0.000     7.763    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp__1_i_48_n_0
    SLICE_X20Y66         MUXF7 (Prop_muxf7_I1_O)      0.214     7.977 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp__1_i_24/O
                         net (fo=2, routed)           1.142     9.119    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_reg[0]_372[9]
    SLICE_X20Y43         LUT6 (Prop_lut6_I0_O)        0.297     9.416 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/bram_i_168/O
                         net (fo=1, routed)           0.000     9.416    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp1/data1_out_reg_reg[9]
    SLICE_X20Y43         MUXF7 (Prop_muxf7_I0_O)      0.209     9.625 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp1/bram_i_36/O
                         net (fo=3, routed)           1.585    11.210    design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10552, routed)       1.526    12.718    design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.116    12.834    
                         clock uncertainty           -0.154    12.680    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.910    11.770    design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.770    
                         arrival time                         -11.210    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.581ns  (required time - arrival time)
  Source:                 design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.609ns  (logic 7.188ns (83.494%)  route 1.421ns (16.506%))
  Logic Levels:           8  (CARRY4=6 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 12.779 - 10.000 ) 
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10552, routed)       1.763     3.071    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/s00_axi_aclk
    DSP48_X0Y13          DSP48E1                                      r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.277 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.279    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp__1_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.797 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp__2/P[0]
                         net (fo=2, routed)           0.898     9.694    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_1_in[17]
    SLICE_X9Y28          LUT2 (Prop_lut2_I0_O)        0.124     9.818 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_46/O
                         net (fo=1, routed)           0.000     9.818    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_46_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.368 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.368    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_26_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.482 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.482    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_5_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.596 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.596    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_4_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.710 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.710    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_3_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.824 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.824    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_2_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.158 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_1/O[1]
                         net (fo=1, routed)           0.521    11.680    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/B[16]
    DSP48_X0Y12          DSP48E1                                      r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10552, routed)       1.587    12.779    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/s00_axi_aclk
    DSP48_X0Y12          DSP48E1                                      r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg/CLK
                         clock pessimism              0.264    13.044    
                         clock uncertainty           -0.154    12.889    
    DSP48_X0Y12          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.629    12.260    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg
  -------------------------------------------------------------------
                         required time                         12.260    
                         arrival time                         -11.680    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/data2_out_reg[31]_i_1_psdsp_4/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.934ns  (logic 7.418ns (83.028%)  route 1.516ns (16.972%))
  Logic Levels:           11  (CARRY4=9 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10552, routed)       1.763     3.071    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/s00_axi_aclk
    DSP48_X0Y13          DSP48E1                                      r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.277 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.279    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp__1_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.797 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp__2/P[0]
                         net (fo=2, routed)           0.898     9.694    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_1_in[17]
    SLICE_X9Y28          LUT2 (Prop_lut2_I0_O)        0.124     9.818 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_46/O
                         net (fo=1, routed)           0.000     9.818    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_46_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.368 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.368    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_26_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.482 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.482    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_5_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.596 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.596    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_4_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.710 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.710    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_3_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.824 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.824    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_2_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.938 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.938    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_1_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.052 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.052    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_9_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.166 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.166    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_8_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.388 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_7/O[0]
                         net (fo=1, routed)           0.617    12.005    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/A[9]
    SLICE_X8Y36          FDRE                                         r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/data2_out_reg[31]_i_1_psdsp_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10552, routed)       1.502    12.694    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/s00_axi_aclk
    SLICE_X8Y36          FDRE                                         r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/data2_out_reg[31]_i_1_psdsp_4/C
                         clock pessimism              0.264    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X8Y36          FDRE (Setup_fdre_C_D)       -0.205    12.600    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/data2_out_reg[31]_i_1_psdsp_4
  -------------------------------------------------------------------
                         required time                         12.600    
                         arrival time                         -12.005    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp__1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/data2_out_reg[31]_i_1_psdsp_1/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.903ns  (logic 7.509ns (84.346%)  route 1.394ns (15.654%))
  Logic Levels:           11  (CARRY4=9 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.694ns = ( 12.694 - 10.000 ) 
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10552, routed)       1.763     3.071    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/s00_axi_aclk
    DSP48_X0Y13          DSP48E1                                      r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp__1/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     7.277 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp__1/PCOUT[47]
                         net (fo=1, routed)           0.002     7.279    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp__1_n_106
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.797 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp__2/P[0]
                         net (fo=2, routed)           0.898     9.694    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_1_in[17]
    SLICE_X9Y28          LUT2 (Prop_lut2_I0_O)        0.124     9.818 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_46/O
                         net (fo=1, routed)           0.000     9.818    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_46_n_0
    SLICE_X9Y28          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.368 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_26/CO[3]
                         net (fo=1, routed)           0.000    10.368    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_26_n_0
    SLICE_X9Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.482 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.482    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_5_n_0
    SLICE_X9Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.596 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.596    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_4_n_0
    SLICE_X9Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.710 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.710    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_3_n_0
    SLICE_X9Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.824 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.824    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_2_n_0
    SLICE_X9Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.938 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.938    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_1_n_0
    SLICE_X9Y34          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.052 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_9/CO[3]
                         net (fo=1, routed)           0.000    11.052    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_9_n_0
    SLICE_X9Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.166 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.166    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_8_n_0
    SLICE_X9Y36          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.479 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/p_reg_s_reg_i_7/O[3]
                         net (fo=1, routed)           0.494    11.973    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/A[12]
    SLICE_X8Y36          FDRE                                         r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/data2_out_reg[31]_i_1_psdsp_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10552, routed)       1.502    12.694    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/s00_axi_aclk
    SLICE_X8Y36          FDRE                                         r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/data2_out_reg[31]_i_1_psdsp_1/C
                         clock pessimism              0.264    12.959    
                         clock uncertainty           -0.154    12.805    
    SLICE_X8Y36          FDRE (Setup_fdre_C_D)       -0.227    12.578    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/data2_out_reg[31]_i_1_psdsp_1
  -------------------------------------------------------------------
                         required time                         12.578    
                         arrival time                         -11.973    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/i_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.211ns  (logic 2.030ns (24.722%)  route 6.181ns (75.278%))
  Logic Levels:           7  (LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.729ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10552, routed)       1.645     2.953    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/s00_axi_aclk
    SLICE_X16Y73         FDRE                                         r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/i_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y73         FDRE (Prop_fdre_C_Q)         0.518     3.471 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/i_reg_reg[1]/Q
                         net (fo=844, routed)         1.990     5.461    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp__0_1[1]
    SLICE_X5Y93          LUT6 (Prop_lut6_I2_O)        0.124     5.585 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp_i_988/O
                         net (fo=1, routed)           0.000     5.585    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp_i_988_n_0
    SLICE_X5Y93          MUXF7 (Prop_muxf7_I1_O)      0.245     5.830 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp_i_607/O
                         net (fo=1, routed)           0.000     5.830    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp_i_607_n_0
    SLICE_X5Y93          MUXF8 (Prop_muxf8_I0_O)      0.104     5.934 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp_i_277/O
                         net (fo=1, routed)           1.302     7.237    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp_i_277_n_0
    SLICE_X9Y84          LUT6 (Prop_lut6_I0_O)        0.316     7.553 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp_i_104/O
                         net (fo=1, routed)           0.000     7.553    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp_i_104_n_0
    SLICE_X9Y84          MUXF7 (Prop_muxf7_I0_O)      0.212     7.765 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp_i_44/O
                         net (fo=2, routed)           1.869     9.634    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_reg[0]_372[20]
    SLICE_X15Y40         LUT6 (Prop_lut6_I0_O)        0.299     9.933 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/bram_i_146/O
                         net (fo=1, routed)           0.000     9.933    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp1/data1_out_reg_reg[20]
    SLICE_X15Y40         MUXF7 (Prop_muxf7_I0_O)      0.212    10.145 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp1/bram_i_25/O
                         net (fo=3, routed)           1.020    11.164    design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10552, routed)       1.537    12.729    design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.116    12.845    
                         clock uncertainty           -0.154    12.691    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.912    11.779    design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.779    
                         arrival time                         -11.164    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/i_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.202ns  (logic 1.987ns (24.226%)  route 6.215ns (75.774%))
  Logic Levels:           7  (LUT6=3 MUXF7=3 MUXF8=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 12.733 - 10.000 ) 
    Source Clock Delay      (SCD):    2.953ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10552, routed)       1.645     2.953    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/s00_axi_aclk
    SLICE_X16Y73         FDRE                                         r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/i_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y73         FDRE (Prop_fdre_C_Q)         0.518     3.471 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/i_reg_reg[1]/Q
                         net (fo=844, routed)         2.098     5.569    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp__0_1[1]
    SLICE_X5Y92          LUT6 (Prop_lut6_I2_O)        0.124     5.693 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp_i_725/O
                         net (fo=1, routed)           0.000     5.693    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp_i_725_n_0
    SLICE_X5Y92          MUXF7 (Prop_muxf7_I0_O)      0.212     5.905 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp_i_476/O
                         net (fo=1, routed)           0.000     5.905    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp_i_476_n_0
    SLICE_X5Y92          MUXF8 (Prop_muxf8_I1_O)      0.094     5.999 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp_i_199/O
                         net (fo=1, routed)           1.299     7.298    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp_i_199_n_0
    SLICE_X13Y84         LUT6 (Prop_lut6_I0_O)        0.316     7.614 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp_i_82/O
                         net (fo=1, routed)           0.000     7.614    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp_i_82_n_0
    SLICE_X13Y84         MUXF7 (Prop_muxf7_I0_O)      0.212     7.826 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp2/multOp_i_33/O
                         net (fo=2, routed)           1.692     9.518    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/newRow_reg[0]_372[31]
    SLICE_X14Y43         LUT6 (Prop_lut6_I0_O)        0.299     9.817 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/bram_i_124/O
                         net (fo=1, routed)           0.000     9.817    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp1/data1_out_reg_reg[31]
    SLICE_X14Y43         MUXF7 (Prop_muxf7_I0_O)      0.212    10.029 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/dsp1/bram_i_14/O
                         net (fo=3, routed)           1.126    11.155    design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10552, routed)       1.541    12.733    design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.116    12.849    
                         clock uncertainty           -0.154    12.695    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.912    11.783    design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         11.783    
                         arrival time                         -11.155    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_reg_reg[22][31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.279ns  (logic 0.419ns (5.061%)  route 7.860ns (94.939%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 12.681 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10552, routed)       1.728     3.036    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X2Y6           FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y6           FDRE (Prop_fdre_C_Q)         0.419     3.455 r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4956, routed)        7.860    11.315    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/s00_axi_aresetn
    SLICE_X20Y53         FDRE                                         r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_reg_reg[22][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10552, routed)       1.489    12.681    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/s00_axi_aclk
    SLICE_X20Y53         FDRE                                         r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_reg_reg[22][31]/C
                         clock pessimism              0.116    12.797    
                         clock uncertainty           -0.154    12.643    
    SLICE_X20Y53         FDRE (Setup_fdre_C_R)       -0.699    11.944    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/pivotColVal_reg_reg[22][31]
  -------------------------------------------------------------------
                         required time                         11.944    
                         arrival time                         -11.315    
  -------------------------------------------------------------------
                         slack                                  0.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.226ns (58.555%)  route 0.160ns (41.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10552, routed)       0.586     0.927    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.128     1.055 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[8]/Q
                         net (fo=1, routed)           0.160     1.214    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[8]
    SLICE_X2Y50          LUT3 (Prop_lut3_I2_O)        0.098     1.312 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[8]_i_1__1/O
                         net (fo=1, routed)           0.000     1.312    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[8]_i_1__1_n_0
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10552, routed)       0.853     1.223    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.092     1.286    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[43].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[44].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.148ns (47.125%)  route 0.166ns (52.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.229ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10552, routed)       0.591     0.932    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[43].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X38Y48         FDRE                                         r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[43].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDRE (Prop_fdre_C_Q)         0.148     1.080 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[43].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[16]/Q
                         net (fo=1, routed)           0.166     1.246    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[44].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[43]_0[17]
    SLICE_X37Y51         FDRE                                         r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[44].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10552, routed)       0.859     1.229    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[44].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X37Y51         FDRE                                         r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[44].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism             -0.029     1.200    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.017     1.217    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[44].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.251ns (61.640%)  route 0.156ns (38.360%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.232ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10552, routed)       0.589     0.930    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X39Y50         FDRE                                         r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.141     1.071 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=2, routed)           0.156     1.227    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/out[12]
    SLICE_X40Y49         LUT3 (Prop_lut3_I2_O)        0.045     1.272 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[13].carrymux_i_1__7/O
                         net (fo=1, routed)           0.000     1.272    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/halfsum_0[13]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.337 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.337    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/D[13]
    SLICE_X40Y49         FDRE                                         r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10552, routed)       0.862     1.232    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X40Y49         FDRE                                         r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]/C
                         clock pessimism             -0.029     1.203    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.105     1.308    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.337    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[47].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[48].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.128ns (38.922%)  route 0.201ns (61.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10552, routed)       0.560     0.901    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[47].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X22Y3          FDRE                                         r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[47].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y3          FDRE (Prop_fdre_C_Q)         0.128     1.029 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[47].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=2, routed)           0.201     1.229    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[48].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]_0[8]
    SLICE_X18Y4          FDRE                                         r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[48].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10552, routed)       0.831     1.201    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[48].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X18Y4          FDRE                                         r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[48].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X18Y4          FDRE (Hold_fdre_C_D)         0.022     1.189    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[48].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[47].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[48].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.128ns (39.075%)  route 0.200ns (60.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10552, routed)       0.561     0.902    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[47].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X22Y1          FDRE                                         r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[47].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y1          FDRE (Prop_fdre_C_Q)         0.128     1.030 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[47].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=2, routed)           0.200     1.229    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[48].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]_0[3]
    SLICE_X19Y2          FDRE                                         r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[48].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10552, routed)       0.832     1.202    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[48].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X19Y2          FDRE                                         r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[48].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism             -0.034     1.168    
    SLICE_X19Y2          FDRE (Hold_fdre_C_D)         0.018     1.186    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[48].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.148ns (44.013%)  route 0.188ns (55.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10552, routed)       0.564     0.905    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X34Y49         FDRE                                         r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.148     1.053 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=2, routed)           0.188     1.241    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[31]_0[12]
    SLICE_X35Y51         FDRE                                         r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10552, routed)       0.832     1.202    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/aclk
    SLICE_X35Y51         FDRE                                         r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[12]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.021     1.194    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.236%)  route 0.218ns (60.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10552, routed)       0.584     0.925    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.218     1.284    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[2]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10552, routed)       0.893     1.263    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[2])
                                                      0.000     1.234    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.450%)  route 0.214ns (62.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10552, routed)       0.593     0.934    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X40Y49         FDRE                                         r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.128     1.062 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[40].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[15]/Q
                         net (fo=1, routed)           0.214     1.275    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[40]_0[16]
    SLICE_X40Y50         FDRE                                         r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10552, routed)       0.861     1.231    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X40Y50         FDRE                                         r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[16]/C
                         clock pessimism             -0.029     1.202    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.023     1.225    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[41].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.275    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10552, routed)       0.564     0.905    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y39          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y39          FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[32]/Q
                         net (fo=1, routed)           0.110     1.156    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[29]
    SLICE_X8Y38          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10552, routed)       0.832     1.202    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y38          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
                         clock pessimism             -0.281     0.921    
    SLICE_X8Y38          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.104    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[45].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[46].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.353%)  route 0.227ns (61.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.228ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10552, routed)       0.591     0.932    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[45].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X37Y48         FDRE                                         r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[45].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     1.073 r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[45].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[16]/Q
                         net (fo=1, routed)           0.227     1.299    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[46].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[45]_0[17]
    SLICE_X37Y53         FDRE                                         r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[46].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=10552, routed)       0.858     1.228    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[46].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X37Y53         FDRE                                         r  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[46].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[17]/C
                         clock pessimism             -0.029     1.199    
    SLICE_X37Y53         FDRE (Hold_fdre_C_D)         0.046     1.245    design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[46].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.245    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.054    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y5   design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y4   design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y4   design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y6   design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y5   design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y7   design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5   design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4   design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6   design_1_i/PIVOT_0/U0/top_pivot_inst/bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X20Y51  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/dff_gen[1].xor_reg_reg[1]_srl24/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X20Y51  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/dff_gen[25].xor_reg_reg[25]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X20Y51  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X20Y51  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[56].pipe_reg[56][0]_srl23/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y56  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y56  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y56  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y56  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[33].pipe_reg[33][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y56  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[55].pipe_reg[55][0]_srl22/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y56  design_1_i/PIVOT_0/U0/top_pivot_inst/ip_core/div/div/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/sign_pipeline.i_unrolled.sign_pipe/opt_has_pipe.i_pipe[55].pipe_reg[55][0]_srl22/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y38   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y38   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X0Y39   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X0Y39   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y38   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y38   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y42   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y43  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X12Y43  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y38   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK



