# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../tutorial_7.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../tutorial_7.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0_pkg.sv" \
"../../../../tutorial_7.ip_user_files/bd/design_1/ip/design_1_axi_vip_0_0/sim/design_1_axi_vip_0_0.sv" \

verilog xil_defaultlib  --include "../../../../tutorial_7.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../tutorial_7.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../../tutorial_7.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../tutorial_7.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

sv xil_defaultlib  --include "../../../../tutorial_7.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "C:/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../tutorial_7.srcs/sim_1/imports/ECE532_Tutorial_7_Simulating_AXI_with_VIP/tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
