// Seed: 1904243512
module module_0;
  wire id_1;
  assign id_1 = 1'b0;
  wire id_2;
  wire id_3;
  assign module_2.id_5 = 0;
  wire id_4;
  wire id_5;
endmodule
module module_1;
  module_0 modCall_1 ();
  wor id_1 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  integer
      id_7 (
          id_1,
          id_3[1'd0]
      ),
      id_8;
  assign id_5 = 1;
  assign id_5 = 1;
  assign id_5 = 1'h0;
  module_0 modCall_1 ();
endmodule
