
---------- Begin Simulation Statistics ----------
final_tick                                  421947000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 205334                       # Simulator instruction rate (inst/s)
host_mem_usage                                 868824                       # Number of bytes of host memory used
host_op_rate                                   241783                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.87                       # Real time elapsed on the host
host_tick_rate                               86636339                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000002                       # Number of instructions simulated
sim_ops                                       1177555                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000422                       # Number of seconds simulated
sim_ticks                                   421947000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.172971                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  112180                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               116644                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7298                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            209197                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1210                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            2291                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1081                       # Number of indirect misses.
system.cpu.branchPred.lookups                  286571                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   30014                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          304                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    384900                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   378606                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              5858                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     236171                       # Number of branches committed
system.cpu.commit.bw_lim_events                 72799                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              75                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          125646                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000964                       # Number of instructions committed
system.cpu.commit.committedOps                1178517                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       703690                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.674767                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.590972                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       363232     51.62%     51.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       132963     18.90%     70.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        47092      6.69%     77.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        41173      5.85%     83.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        13147      1.87%     84.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        13466      1.91%     86.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        13185      1.87%     88.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         6633      0.94%     89.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        72799     10.35%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       703690                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                25599                       # Number of function calls committed.
system.cpu.commit.int_insts                   1058462                       # Number of committed integer instructions.
system.cpu.commit.loads                        219653                       # Number of loads committed
system.cpu.commit.membars                          58                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           85      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           803955     68.22%     68.22% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              43      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                8      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              3      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              6      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             24      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             1      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              1      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            32      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             211      0.02%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             346      0.03%     68.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             340      0.03%     68.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               4      0.00%     68.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            252      0.02%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     68.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          219653     18.64%     86.97% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         153553     13.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1178517                       # Class of committed instruction
system.cpu.commit.refs                         373206                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      2565                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000002                       # Number of Instructions Simulated
system.cpu.committedOps                       1177555                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.843893                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.843893                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                340862                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  1472                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               109422                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1356416                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   146020                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    199796                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   6005                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  4973                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 29975                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      286571                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    185498                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        493240                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  3248                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           74                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1208149                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                   14890                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.339581                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             221893                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             143404                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.431634                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             722658                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.955993                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.885285                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   428699     59.32%     59.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    35352      4.89%     64.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    44066      6.10%     70.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    36798      5.09%     75.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    20609      2.85%     78.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    36185      5.01%     83.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    16350      2.26%     85.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    18617      2.58%     88.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    85982     11.90%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               722658                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          121237                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 6869                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   248395                       # Number of branches executed
system.cpu.iew.exec_nop                          1130                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.485283                       # Inst execution rate
system.cpu.iew.exec_refs                       396754                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     160346                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   14153                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                244007                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                136                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1595                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               168374                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1304846                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                236408                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             11214                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1253423                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     39                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  2680                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   6005                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2733                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           314                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             5251                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           54                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          127                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         2855                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        24345                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        14816                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            127                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         4634                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2235                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1192234                       # num instructions consuming a value
system.cpu.iew.wb_count                       1241923                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.561035                       # average fanout of values written-back
system.cpu.iew.wb_producers                    668885                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.471656                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1246182                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1403053                       # number of integer regfile reads
system.cpu.int_regfile_writes                  900268                       # number of integer regfile writes
system.cpu.ipc                               1.184984                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.184984                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                88      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                861774     68.14%     68.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   44      0.00%     68.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    13      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   6      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   6      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  27      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  1      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   1      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 42      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  228      0.02%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  365      0.03%     68.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  352      0.03%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    4      0.00%     68.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 266      0.02%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               239023     18.90%     87.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              162405     12.84%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1264645                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       21413                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016932                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    5627     26.28%     26.28% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     26.28% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     26.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     26.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     26.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     26.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     26.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     26.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     26.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    1      0.00%     26.28% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     26.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     26.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     26.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      9      0.04%     26.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      6      0.03%     26.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     26.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     26.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     26.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     26.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     26.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     26.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     26.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     26.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     26.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     26.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     26.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     26.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     26.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     26.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     26.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     26.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     26.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     26.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     26.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     26.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     26.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     26.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     26.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     26.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     26.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     26.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     26.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     26.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     26.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     26.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     26.35% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   7029     32.83%     59.18% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  8741     40.82%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1283113                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3268394                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1239263                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1426475                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1303580                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1264645                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 136                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          126110                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               741                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             61                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        90280                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        722658                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.749991                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.194058                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              327787     45.36%     45.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              106666     14.76%     60.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               68251      9.44%     69.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               68900      9.53%     79.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               57967      8.02%     87.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               29621      4.10%     91.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               28089      3.89%     95.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               16746      2.32%     97.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               18631      2.58%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          722658                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.498581                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   2857                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               5700                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         2660                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              3471                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              3322                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             5405                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               244007                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              168374                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  948061                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    272                       # number of misc regfile writes
system.cpu.numCycles                           843895                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   25835                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1212533                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  10180                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   159591                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    191                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    29                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1983740                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1333741                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1370792                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    215617                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  26016                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   6005                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 57335                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   158172                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1497356                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         258275                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              15097                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    131134                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            143                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             3945                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      1934521                       # The number of ROB reads
system.cpu.rob.rob_writes                     2627443                       # The number of ROB writes
system.cpu.timesIdled                            1291                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     3198                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    1578                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2825                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1730                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         5313                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2052                       # Transaction distribution
system.membus.trans_dist::ReadExReq               763                       # Transaction distribution
system.membus.trans_dist::ReadExResp              763                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2052                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            10                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5640                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       180160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  180160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2825                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2825    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2825                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3482000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14908250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    421947000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              2720                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          614                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          961                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             155                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              850                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             850                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1921                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          799                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           13                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           13                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4803                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         4093                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  8896                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       184448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       144832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 329280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             3583                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000279                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.016706                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   3582     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               3583                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            4231500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           2480000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2881500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    421947000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  394                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  361                       # number of demand (read+write) hits
system.l2.demand_hits::total                      755                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 394                       # number of overall hits
system.l2.overall_hits::.cpu.data                 361                       # number of overall hits
system.l2.overall_hits::total                     755                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1527                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1288                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2815                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1527                       # number of overall misses
system.l2.overall_misses::.cpu.data              1288                       # number of overall misses
system.l2.overall_misses::total                  2815                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    120547500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    103692000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        224239500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    120547500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    103692000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       224239500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1921                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1649                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3570                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1921                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1649                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3570                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.794898                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.781079                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.788515                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.794898                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.781079                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.788515                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78944.007859                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80506.211180                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79658.792185                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78944.007859                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80506.211180                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79658.792185                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1527                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1288                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2815                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1527                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1288                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2815                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    105277500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     90812000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    196089500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    105277500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     90812000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    196089500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.794898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.781079                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.788515                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.794898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.781079                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.788515                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68944.007859                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70506.211180                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69658.792185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68944.007859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70506.211180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69658.792185                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          614                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              614                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          614                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          614                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          961                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              961                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          961                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          961                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                87                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    87                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             763                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 763                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     61337000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      61337000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           850                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               850                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.897647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.897647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80389.252949                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80389.252949                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          763                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            763                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     53707000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     53707000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.897647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.897647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70389.252949                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70389.252949                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            394                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                394                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1527                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1527                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    120547500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    120547500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1921                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1921                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.794898                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.794898                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78944.007859                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78944.007859                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1527                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1527                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    105277500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    105277500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.794898                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.794898                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68944.007859                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68944.007859                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           274                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               274                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          525                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             525                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     42355000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     42355000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          799                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           799                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.657071                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.657071                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80676.190476                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80676.190476                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          525                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          525                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     37105000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     37105000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.657071                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.657071                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70676.190476                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70676.190476                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data           10                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              10                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.769231                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.769231                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           10                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       188000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       188000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.769231                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.769231                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        18800                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        18800                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    421947000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1639.549062                       # Cycle average of tags in use
system.l2.tags.total_refs                        5302                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2827                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.875486                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       3.493466                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1019.269966                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       616.785630                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000107                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.031106                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.018823                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.050035                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2824                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          706                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2114                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.086182                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     45323                       # Number of tag accesses
system.l2.tags.data_accesses                    45323                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    421947000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          97728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          82432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             180160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        97728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         97728                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1527                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1288                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2815                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         231612027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         195361029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             426973056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    231612027                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        231612027                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        231612027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        195361029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            426973056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1527.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1288.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000571500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                5653                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2815                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2815                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               135                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               297                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              183                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     27507250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   14075000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                80288500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9771.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28521.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2222                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2815                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          593                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    303.811130                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   187.454379                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   313.424963                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          196     33.05%     33.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          159     26.81%     59.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           80     13.49%     73.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           33      5.56%     78.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           29      4.89%     83.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           11      1.85%     85.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           10      1.69%     87.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           16      2.70%     90.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           59      9.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          593                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 180160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  180160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       426.97                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    426.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     419204500                       # Total gap between requests
system.mem_ctrls.avgGap                     148918.12                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        97728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        82432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 231612027.102929979563                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 195361028.754796236753                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1527                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1288                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     42471250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     37817250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27813.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29361.22                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    78.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2263380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1203015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            10702860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     33190560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        137988450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         45827040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          231175305                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        547.877589                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    117701250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     14040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    290205750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1970640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1047420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             9396240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     33190560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        131006520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         51706560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          228317940                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        541.105731                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    133153500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     14040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    274753500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    421947000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       183125                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           183125                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       183125                       # number of overall hits
system.cpu.icache.overall_hits::total          183125                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2373                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2373                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2373                       # number of overall misses
system.cpu.icache.overall_misses::total          2373                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    155240498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    155240498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    155240498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    155240498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       185498                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       185498                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       185498                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       185498                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012793                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012793                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012793                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012793                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 65419.510324                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 65419.510324                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 65419.510324                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 65419.510324                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3060                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                22                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   139.090909                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          961                       # number of writebacks
system.cpu.icache.writebacks::total               961                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          452                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          452                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          452                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          452                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1921                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1921                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1921                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1921                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    127607499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    127607499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    127607499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    127607499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.010356                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010356                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.010356                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010356                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 66427.641333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 66427.641333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 66427.641333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 66427.641333                       # average overall mshr miss latency
system.cpu.icache.replacements                    961                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       183125                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          183125                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2373                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2373                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    155240498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    155240498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       185498                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       185498                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012793                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012793                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 65419.510324                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 65419.510324                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          452                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          452                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1921                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1921                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    127607499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    127607499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.010356                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010356                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 66427.641333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66427.641333                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    421947000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           769.277941                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              185046                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1921                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             96.327954                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   769.277941                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.751248                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.751248                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          960                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          242                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          713                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            372917                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           372917                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    421947000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    421947000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    421947000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    421947000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    421947000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       374956                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           374956                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       375741                       # number of overall hits
system.cpu.dcache.overall_hits::total          375741                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         6794                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           6794                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         6803                       # number of overall misses
system.cpu.dcache.overall_misses::total          6803                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    406487405                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    406487405                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    406487405                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    406487405                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       381750                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       381750                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       382544                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       382544                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017797                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017797                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017784                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017784                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59830.351045                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59830.351045                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59751.198736                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59751.198736                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        13399                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1527                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               332                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              12                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.358434                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   127.250000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          614                       # number of writebacks
system.cpu.dcache.writebacks::total               614                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         5142                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5142                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5142                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5142                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1652                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1652                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1661                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1661                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    109988987                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    109988987                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    110317987                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    110317987                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004327                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004327                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004342                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004342                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66579.289952                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66579.289952                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66416.608669                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66416.608669                       # average overall mshr miss latency
system.cpu.dcache.replacements                    769                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       225440                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          225440                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2618                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2618                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    130275000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    130275000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       228058                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       228058                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011480                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011480                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 49761.268144                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49761.268144                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1829                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1829                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          789                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          789                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     46049000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     46049000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003460                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003460                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 58363.751584                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58363.751584                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       149516                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         149516                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         4169                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4169                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    275989908                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    275989908                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       153685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       153685                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027127                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027127                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66200.505637                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66200.505637                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         3313                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3313                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          856                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          856                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     63724490                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     63724490                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005570                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005570                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74444.497664                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74444.497664                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          785                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           785                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          794                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          794                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.011335                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.011335                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       329000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       329000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.011335                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.011335                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 36555.555556                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 36555.555556                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       222497                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       222497                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31785.285714                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31785.285714                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            7                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       215497                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       215497                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30785.285714                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30785.285714                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           77                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           77                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       210500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       210500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           79                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           79                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.025316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.025316                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       105250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       105250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       108500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       108500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.012658                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.012658                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       108500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       108500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           58                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           58                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           58                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           58                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    421947000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           545.867119                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              377538                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1662                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            227.158845                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   545.867119                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.533073                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.533073                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          893                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          447                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          422                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.872070                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            767024                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           767024                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    421947000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    421947000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
