OpenROAD v2.0-11432-gead3236e5 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
clock_tree_synthesis -sink_clustering_enable -balance_levels
[INFO CTS-0050] Root buffer is sky130_fd_sc_hd__clkbuf_16.
[INFO CTS-0051] Sink buffer is sky130_fd_sc_hd__clkbuf_16.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    sky130_fd_sc_hd__clkbuf_16
[INFO CTS-0049] Characterization buffer is sky130_fd_sc_hd__clkbuf_16.
[INFO CTS-0039] Number of created patterns = 4200.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           8           1           20          1           7           
[WARNING CTS-0043] 560 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 4200.
[INFO CTS-0047]     Number of keys in characterization LUT: 220.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 4370 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 4370.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0206] Best clustering solution was found from clustering size of 10 and clustering diameter of 50.
[INFO CTS-0019]  Total number of sinks after clustering: 473.
[INFO CTS-0024]  Normalized sink region: [(0.373346, 1.05703), (67.0901, 67.1884)].
[INFO CTS-0025]     Width:  66.7167.
[INFO CTS-0026]     Height: 66.1314.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 237
    Sub-region size: 33.3584 X 66.1314
[INFO CTS-0034]     Segment length (rounded): 16.
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
 Level 2
    Direction: Vertical
    Sinks per sub-region: 119
    Sub-region size: 33.3584 X 33.0657
[INFO CTS-0034]     Segment length (rounded): 16.
    Key: 207 inSlew: 2 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
    Key: 113 inSlew: 4 inCap: 1 outSlew: 1 load: 1 length: 8 delay: 9
      location: 0.5 buffer: sky130_fd_sc_hd__clkbuf_16
 Level 3
    Direction: Horizontal
    Sinks per sub-region: 60
    Sub-region size: 16.6792 X 33.0657
[INFO CTS-0034]     Segment length (rounded): 8.
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
 Level 4
    Direction: Vertical
    Sinks per sub-region: 30
    Sub-region size: 16.6792 X 16.5328
[INFO CTS-0034]     Segment length (rounded): 8.
    Key: 98 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 8 delay: 1
 Out of 60 sinks, 1 sinks closer to other cluster.
 Level 5
    Direction: Horizontal
    Sinks per sub-region: 15
    Sub-region size: 8.3396 X 16.5328
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 39 inSlew: 2 inCap: 1 outSlew: 2 load: 1 length: 4 delay: 1
 Out of 27 sinks, 1 sinks closer to other cluster.
 Out of 24 sinks, 1 sinks closer to other cluster.
 Out of 28 sinks, 1 sinks closer to other cluster.
 Level 6
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 8.3396 X 8.2664
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 22 inSlew: 4 inCap: 1 outSlew: 1 load: 1 length: 4 delay: 9
      location: 0.5 buffer: sky130_fd_sc_hd__clkbuf_16
 Out of 16 sinks, 1 sinks closer to other cluster.
 Out of 14 sinks, 1 sinks closer to other cluster.
 Out of 12 sinks, 1 sinks closer to other cluster.
 Out of 13 sinks, 1 sinks closer to other cluster.
 Out of 11 sinks, 1 sinks closer to other cluster.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 473.
[INFO CTS-0018]     Created 542 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 4.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 4.
[INFO CTS-0015]     Created 542 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 3:2, 4:10, 5:22, 6:36, 7:43, 8:70, 9:115, 10:118, 11:70, 12:39, 13:11, 14:1..
[INFO CTS-0017]     Max level of the clock tree: 6.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 4370
[INFO CTS-0100]  Leaf buffers 473
[INFO CTS-0101]  Average sink wire length 1562.22 um
[INFO CTS-0102]  Path depth 4 - 4
Warning: There is 1 unconstrained endpoint.

==========================================================================
cts pre-repair report_design_area
--------------------------------------------------------------------------
Design area 512490 u^2 61% utilization.
[INFO RSZ-0058] Using max wire length 2141um.
Warning: There is 1 unconstrained endpoint.

==========================================================================
cts post-repair report_design_area
--------------------------------------------------------------------------
Design area 512490 u^2 61% utilization.
Placement Analysis
---------------------------------
total displacement       8998.1 u
average displacement        0.2 u
max displacement           13.8 u
original HPWL         1013231.3 u
legalized HPWL        1046501.5 u
delta HPWL                    3 %

Repair setup and hold violations...
TNS end percent 100
[INFO RSZ-0094] Found 3 endpoints with setup violations.
[INFO RSZ-0045] Inserted 13 buffers, 1 to split loads.
[INFO RSZ-0033] No hold violations found.
Placement Analysis
---------------------------------
total displacement        165.1 u
average displacement        0.0 u
max displacement           10.1 u
original HPWL         1047553.8 u
legalized HPWL        1047692.2 u
delta HPWL                    0 %

Warning: There is 1 unconstrained endpoint.

==========================================================================
cts final report_design_area
--------------------------------------------------------------------------
Design area 512657 u^2 61% utilization.
Elapsed time: 0:21.12[h:]min:sec. CPU time: user 21.02 sys 0.10 (99%). Peak memory: 368596KB.
