|cpt_sys
CLOCK2_50 => ~NO_FANOUT~
CLOCK3_50 => ~NO_FANOUT~
CLOCK4_50 => ~NO_FANOUT~
CLOCK_50 => ~NO_FANOUT~
KEY[0] => _.IN1
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
SW[0] => SW[0].IN1
SW[1] => SW[1].IN1
SW[2] => SW[2].IN1
SW[3] => SW[3].IN1
SW[4] => SW[4].IN1
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
LEDR[0] << <GND>
LEDR[1] << <GND>
LEDR[2] << <GND>
LEDR[3] << <GND>
LEDR[4] << <GND>
LEDR[5] << <GND>
LEDR[6] << <GND>
LEDR[7] << <GND>
LEDR[8] << <GND>
LEDR[9] << <GND>
HEX0[0] << hex:hex1.port1
HEX0[1] << hex:hex1.port1
HEX0[2] << hex:hex1.port1
HEX0[3] << hex:hex1.port1
HEX0[4] << hex:hex1.port1
HEX0[5] << hex:hex1.port1
HEX0[6] << hex:hex1.port1
HEX1[0] << hex:hex2.port1
HEX1[1] << hex:hex2.port1
HEX1[2] << hex:hex2.port1
HEX1[3] << hex:hex2.port1
HEX1[4] << hex:hex2.port1
HEX1[5] << hex:hex2.port1
HEX1[6] << hex:hex2.port1
HEX2[0] << hex:hex3.port1
HEX2[1] << hex:hex3.port1
HEX2[2] << hex:hex3.port1
HEX2[3] << hex:hex3.port1
HEX2[4] << hex:hex3.port1
HEX2[5] << hex:hex3.port1
HEX2[6] << hex:hex3.port1
HEX3[0] << hex:hex4.port1
HEX3[1] << hex:hex4.port1
HEX3[2] << hex:hex4.port1
HEX3[3] << hex:hex4.port1
HEX3[4] << hex:hex4.port1
HEX3[5] << hex:hex4.port1
HEX3[6] << hex:hex4.port1
HEX4[0] << hex:hex5.port1
HEX4[1] << hex:hex5.port1
HEX4[2] << hex:hex5.port1
HEX4[3] << hex:hex5.port1
HEX4[4] << hex:hex5.port1
HEX4[5] << hex:hex5.port1
HEX4[6] << hex:hex5.port1
HEX5[0] << hex:hex6.port1
HEX5[1] << hex:hex6.port1
HEX5[2] << hex:hex6.port1
HEX5[3] << hex:hex6.port1
HEX5[4] << hex:hex6.port1
HEX5[5] << hex:hex6.port1
HEX5[6] << hex:hex6.port1
VGA_BLANK_N << <GND>
VGA_B[0] << <GND>
VGA_B[1] << <GND>
VGA_B[2] << <GND>
VGA_B[3] << <GND>
VGA_B[4] << <GND>
VGA_B[5] << <GND>
VGA_B[6] << <GND>
VGA_B[7] << <GND>
VGA_CLK << <GND>
VGA_G[0] << <GND>
VGA_G[1] << <GND>
VGA_G[2] << <GND>
VGA_G[3] << <GND>
VGA_G[4] << <GND>
VGA_G[5] << <GND>
VGA_G[6] << <GND>
VGA_G[7] << <GND>
VGA_HS << <GND>
VGA_R[0] << <GND>
VGA_R[1] << <GND>
VGA_R[2] << <GND>
VGA_R[3] << <GND>
VGA_R[4] << <GND>
VGA_R[5] << <GND>
VGA_R[6] << <GND>
VGA_R[7] << <GND>
VGA_SYNC_N << <GND>
VGA_VS << <GND>
PS2_CLK <> <UNC>
PS2_CLK2 <> <UNC>
PS2_DAT <> <UNC>
PS2_DAT2 <> <UNC>


|cpt_sys|cpu:cpu_v1
clk => clk.IN4
memdata[0] => memdata[0].IN1
memdata[1] => memdata[1].IN1
memdata[2] => memdata[2].IN1
memdata[3] => memdata[3].IN1
memdata[4] => memdata[4].IN1
memdata[5] => memdata[5].IN1
memdata[6] => memdata[6].IN1
memdata[7] => memdata[7].IN1
memdata[8] => memdata[8].IN1
memdata[9] => memdata[9].IN1
memdata[10] => memdata[10].IN1
memdata[11] => memdata[11].IN1
memdata[12] => memdata[12].IN1
memdata[13] => memdata[13].IN1
memdata[14] => memdata[14].IN1
memdata[15] => memdata[15].IN1
memdata[16] => memdata[16].IN1
memdata[17] => memdata[17].IN1
memdata[18] => memdata[18].IN1
memdata[19] => memdata[19].IN1
memdata[20] => memdata[20].IN1
memdata[21] => memdata[21].IN1
memdata[22] => memdata[22].IN1
memdata[23] => memdata[23].IN1
memdata[24] => memdata[24].IN1
memdata[25] => memdata[25].IN1
memdata[26] => memdata[26].IN1
memdata[27] => memdata[27].IN1
memdata[28] => memdata[28].IN1
memdata[29] => memdata[29].IN1
memdata[30] => memdata[30].IN1
memdata[31] => memdata[31].IN1
rdaddr[0] <= Mem:Memmd.rdaddr
rdaddr[1] <= Mem:Memmd.rdaddr
rdaddr[2] <= Mem:Memmd.rdaddr
rdaddr[3] <= Mem:Memmd.rdaddr
rdaddr[4] <= Mem:Memmd.rdaddr
rdaddr[5] <= Mem:Memmd.rdaddr
rdaddr[6] <= Mem:Memmd.rdaddr
rdaddr[7] <= Mem:Memmd.rdaddr
rdaddr[8] <= Mem:Memmd.rdaddr
rdaddr[9] <= Mem:Memmd.rdaddr
rdaddr[10] <= Mem:Memmd.rdaddr
rdaddr[11] <= Mem:Memmd.rdaddr
rdaddr[12] <= Mem:Memmd.rdaddr
rdaddr[13] <= Mem:Memmd.rdaddr
rdaddr[14] <= Mem:Memmd.rdaddr
rdaddr[15] <= Mem:Memmd.rdaddr
rdaddr[16] <= Mem:Memmd.rdaddr
rdaddr[17] <= Mem:Memmd.rdaddr
rdaddr[18] <= Mem:Memmd.rdaddr
rdaddr[19] <= Mem:Memmd.rdaddr
rdaddr[20] <= Mem:Memmd.rdaddr
rdaddr[21] <= Mem:Memmd.rdaddr
rdaddr[22] <= Mem:Memmd.rdaddr
rdaddr[23] <= Mem:Memmd.rdaddr
rdaddr[24] <= Mem:Memmd.rdaddr
rdaddr[25] <= Mem:Memmd.rdaddr
rdaddr[26] <= Mem:Memmd.rdaddr
rdaddr[27] <= Mem:Memmd.rdaddr
rdaddr[28] <= Mem:Memmd.rdaddr
rdaddr[29] <= Mem:Memmd.rdaddr
rdaddr[30] <= Mem:Memmd.rdaddr
rdaddr[31] <= Mem:Memmd.rdaddr
maddr[0] <= Mem:Memmd.maddr
maddr[1] <= Mem:Memmd.maddr
maddr[2] <= Mem:Memmd.maddr
maddr[3] <= Mem:Memmd.maddr
maddr[4] <= Mem:Memmd.maddr
maddr[5] <= Mem:Memmd.maddr
maddr[6] <= Mem:Memmd.maddr
maddr[7] <= Mem:Memmd.maddr
maddr[8] <= Mem:Memmd.maddr
maddr[9] <= Mem:Memmd.maddr
maddr[10] <= Mem:Memmd.maddr
maddr[11] <= Mem:Memmd.maddr
maddr[12] <= Mem:Memmd.maddr
maddr[13] <= Mem:Memmd.maddr
maddr[14] <= Mem:Memmd.maddr
maddr[15] <= Mem:Memmd.maddr
maddr[16] <= Mem:Memmd.maddr
maddr[17] <= Mem:Memmd.maddr
maddr[18] <= Mem:Memmd.maddr
maddr[19] <= Mem:Memmd.maddr
maddr[20] <= Mem:Memmd.maddr
maddr[21] <= Mem:Memmd.maddr
maddr[22] <= Mem:Memmd.maddr
maddr[23] <= Mem:Memmd.maddr
maddr[24] <= Mem:Memmd.maddr
maddr[25] <= Mem:Memmd.maddr
maddr[26] <= Mem:Memmd.maddr
maddr[27] <= Mem:Memmd.maddr
maddr[28] <= Mem:Memmd.maddr
maddr[29] <= Mem:Memmd.maddr
maddr[30] <= Mem:Memmd.maddr
maddr[31] <= Mem:Memmd.maddr
wdata[0] <= Mem:Memmd.wdata
wdata[1] <= Mem:Memmd.wdata
wdata[2] <= Mem:Memmd.wdata
wdata[3] <= Mem:Memmd.wdata
wdata[4] <= Mem:Memmd.wdata
wdata[5] <= Mem:Memmd.wdata
wdata[6] <= Mem:Memmd.wdata
wdata[7] <= Mem:Memmd.wdata
wdata[8] <= Mem:Memmd.wdata
wdata[9] <= Mem:Memmd.wdata
wdata[10] <= Mem:Memmd.wdata
wdata[11] <= Mem:Memmd.wdata
wdata[12] <= Mem:Memmd.wdata
wdata[13] <= Mem:Memmd.wdata
wdata[14] <= Mem:Memmd.wdata
wdata[15] <= Mem:Memmd.wdata
wdata[16] <= Mem:Memmd.wdata
wdata[17] <= Mem:Memmd.wdata
wdata[18] <= Mem:Memmd.wdata
wdata[19] <= Mem:Memmd.wdata
wdata[20] <= Mem:Memmd.wdata
wdata[21] <= Mem:Memmd.wdata
wdata[22] <= Mem:Memmd.wdata
wdata[23] <= Mem:Memmd.wdata
wdata[24] <= Mem:Memmd.wdata
wdata[25] <= Mem:Memmd.wdata
wdata[26] <= Mem:Memmd.wdata
wdata[27] <= Mem:Memmd.wdata
wdata[28] <= Mem:Memmd.wdata
wdata[29] <= Mem:Memmd.wdata
wdata[30] <= Mem:Memmd.wdata
wdata[31] <= Mem:Memmd.wdata
wme <= Mem:Memmd.wme
regaddr[0] => regaddr[0].IN1
regaddr[1] => regaddr[1].IN1
regaddr[2] => regaddr[2].IN1
regaddr[3] => regaddr[3].IN1
regaddr[4] => regaddr[4].IN1
regdata[0] <= ID:IDmd.regdata
regdata[1] <= ID:IDmd.regdata
regdata[2] <= ID:IDmd.regdata
regdata[3] <= ID:IDmd.regdata
regdata[4] <= ID:IDmd.regdata
regdata[5] <= ID:IDmd.regdata
regdata[6] <= ID:IDmd.regdata
regdata[7] <= ID:IDmd.regdata
regdata[8] <= ID:IDmd.regdata
regdata[9] <= ID:IDmd.regdata
regdata[10] <= ID:IDmd.regdata
regdata[11] <= ID:IDmd.regdata
regdata[12] <= ID:IDmd.regdata
regdata[13] <= ID:IDmd.regdata
regdata[14] <= ID:IDmd.regdata
regdata[15] <= ID:IDmd.regdata
regdata[16] <= ID:IDmd.regdata
regdata[17] <= ID:IDmd.regdata
regdata[18] <= ID:IDmd.regdata
regdata[19] <= ID:IDmd.regdata
regdata[20] <= ID:IDmd.regdata
regdata[21] <= ID:IDmd.regdata
regdata[22] <= ID:IDmd.regdata
regdata[23] <= ID:IDmd.regdata
regdata[24] <= ID:IDmd.regdata
regdata[25] <= ID:IDmd.regdata
regdata[26] <= ID:IDmd.regdata
regdata[27] <= ID:IDmd.regdata
regdata[28] <= ID:IDmd.regdata
regdata[29] <= ID:IDmd.regdata
regdata[30] <= ID:IDmd.regdata
regdata[31] <= ID:IDmd.regdata
data[0] <= REGWR.DB_MAX_OUTPUT_PORT_TYPE
data[1] <= <GND>
data[2] <= <GND>
data[3] <= <GND>
data[4] <= <GND>
data[5] <= <GND>
data[6] <= <GND>
data[7] <= <GND>
data[8] <= <GND>
data[9] <= <GND>
data[10] <= <GND>
data[11] <= <GND>
data[12] <= <GND>
data[13] <= <GND>
data[14] <= <GND>
data[15] <= <GND>
data[16] <= <GND>
data[17] <= <GND>
data[18] <= <GND>
data[19] <= <GND>
data[20] <= <GND>
data[21] <= <GND>
data[22] <= <GND>
data[23] <= <GND>
data[24] <= <GND>
data[25] <= <GND>
data[26] <= <GND>
data[27] <= <GND>
data[28] <= <GND>
data[29] <= <GND>
data[30] <= <GND>
data[31] <= <GND>


|cpt_sys|cpu:cpu_v1|IF:IFmd
clk => instr[0]~reg0.CLK
clk => instr[1]~reg0.CLK
clk => instr[2]~reg0.CLK
clk => instr[3]~reg0.CLK
clk => instr[4]~reg0.CLK
clk => instr[5]~reg0.CLK
clk => instr[6]~reg0.CLK
clk => instr[7]~reg0.CLK
clk => instr[8]~reg0.CLK
clk => instr[9]~reg0.CLK
clk => instr[10]~reg0.CLK
clk => instr[11]~reg0.CLK
clk => instr[12]~reg0.CLK
clk => instr[13]~reg0.CLK
clk => instr[14]~reg0.CLK
clk => instr[15]~reg0.CLK
clk => instr[16]~reg0.CLK
clk => instr[17]~reg0.CLK
clk => instr[18]~reg0.CLK
clk => instr[19]~reg0.CLK
clk => instr[20]~reg0.CLK
clk => instr[21]~reg0.CLK
clk => instr[22]~reg0.CLK
clk => instr[23]~reg0.CLK
clk => instr[24]~reg0.CLK
clk => instr[25]~reg0.CLK
clk => instr[26]~reg0.CLK
clk => instr[27]~reg0.CLK
clk => instr[28]~reg0.CLK
clk => instr[29]~reg0.CLK
clk => instr[30]~reg0.CLK
clk => instr[31]~reg0.CLK
clk => next_pc[0]~reg0.CLK
clk => next_pc[1]~reg0.CLK
clk => next_pc[2]~reg0.CLK
clk => next_pc[3]~reg0.CLK
clk => next_pc[4]~reg0.CLK
clk => next_pc[5]~reg0.CLK
clk => next_pc[6]~reg0.CLK
clk => next_pc[7]~reg0.CLK
clk => next_pc[8]~reg0.CLK
clk => next_pc[9]~reg0.CLK
clk => next_pc[10]~reg0.CLK
clk => next_pc[11]~reg0.CLK
clk => next_pc[12]~reg0.CLK
clk => next_pc[13]~reg0.CLK
clk => next_pc[14]~reg0.CLK
clk => next_pc[15]~reg0.CLK
clk => next_pc[16]~reg0.CLK
clk => next_pc[17]~reg0.CLK
clk => next_pc[18]~reg0.CLK
clk => next_pc[19]~reg0.CLK
clk => next_pc[20]~reg0.CLK
clk => next_pc[21]~reg0.CLK
clk => next_pc[22]~reg0.CLK
clk => next_pc[23]~reg0.CLK
clk => next_pc[24]~reg0.CLK
clk => next_pc[25]~reg0.CLK
clk => next_pc[26]~reg0.CLK
clk => next_pc[27]~reg0.CLK
clk => next_pc[28]~reg0.CLK
clk => next_pc[29]~reg0.CLK
clk => next_pc[30]~reg0.CLK
clk => next_pc[31]~reg0.CLK
clk => pc[0].CLK
clk => pc[1].CLK
clk => pc[2].CLK
clk => pc[3].CLK
clk => pc[4].CLK
clk => pc[5].CLK
clk => pc[6].CLK
clk => pc[7].CLK
clk => pc[8].CLK
clk => pc[9].CLK
clk => pc[10].CLK
clk => pc[11].CLK
clk => pc[12].CLK
clk => pc[13].CLK
clk => pc[14].CLK
clk => pc[15].CLK
clk => pc[16].CLK
clk => pc[17].CLK
clk => pc[18].CLK
clk => pc[19].CLK
clk => pc[20].CLK
clk => pc[21].CLK
clk => pc[22].CLK
clk => pc[23].CLK
clk => pc[24].CLK
clk => pc[25].CLK
clk => pc[26].CLK
clk => pc[27].CLK
clk => pc[28].CLK
clk => pc[29].CLK
clk => pc[30].CLK
clk => pc[31].CLK
JUMPEN => pc.OUTPUTSELECT
JUMPEN => pc.OUTPUTSELECT
JUMPEN => pc.OUTPUTSELECT
JUMPEN => pc.OUTPUTSELECT
JUMPEN => pc.OUTPUTSELECT
JUMPEN => pc.OUTPUTSELECT
JUMPEN => pc.OUTPUTSELECT
JUMPEN => pc.OUTPUTSELECT
JUMPEN => pc.OUTPUTSELECT
JUMPEN => pc.OUTPUTSELECT
JUMPEN => pc.OUTPUTSELECT
JUMPEN => pc.OUTPUTSELECT
JUMPEN => pc.OUTPUTSELECT
JUMPEN => pc.OUTPUTSELECT
JUMPEN => pc.OUTPUTSELECT
JUMPEN => pc.OUTPUTSELECT
JUMPEN => pc.OUTPUTSELECT
JUMPEN => pc.OUTPUTSELECT
JUMPEN => pc.OUTPUTSELECT
JUMPEN => pc.OUTPUTSELECT
JUMPEN => pc.OUTPUTSELECT
JUMPEN => pc.OUTPUTSELECT
JUMPEN => pc.OUTPUTSELECT
JUMPEN => pc.OUTPUTSELECT
JUMPEN => pc.OUTPUTSELECT
JUMPEN => pc.OUTPUTSELECT
JUMPEN => pc.OUTPUTSELECT
JUMPEN => pc.OUTPUTSELECT
JUMPEN => pc.OUTPUTSELECT
JUMPEN => pc.OUTPUTSELECT
JUMPEN => pc.OUTPUTSELECT
JUMPEN => pc.OUTPUTSELECT
jump_pc[0] => pc.DATAB
jump_pc[1] => pc.DATAB
jump_pc[2] => pc.DATAB
jump_pc[3] => pc.DATAB
jump_pc[4] => pc.DATAB
jump_pc[5] => pc.DATAB
jump_pc[6] => pc.DATAB
jump_pc[7] => pc.DATAB
jump_pc[8] => pc.DATAB
jump_pc[9] => pc.DATAB
jump_pc[10] => pc.DATAB
jump_pc[11] => pc.DATAB
jump_pc[12] => pc.DATAB
jump_pc[13] => pc.DATAB
jump_pc[14] => pc.DATAB
jump_pc[15] => pc.DATAB
jump_pc[16] => pc.DATAB
jump_pc[17] => pc.DATAB
jump_pc[18] => pc.DATAB
jump_pc[19] => pc.DATAB
jump_pc[20] => pc.DATAB
jump_pc[21] => pc.DATAB
jump_pc[22] => pc.DATAB
jump_pc[23] => pc.DATAB
jump_pc[24] => pc.DATAB
jump_pc[25] => pc.DATAB
jump_pc[26] => pc.DATAB
jump_pc[27] => pc.DATAB
jump_pc[28] => pc.DATAB
jump_pc[29] => pc.DATAB
jump_pc[30] => pc.DATAB
jump_pc[31] => pc.DATAB
next_pc[0] <= next_pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[1] <= next_pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[2] <= next_pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[3] <= next_pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[4] <= next_pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[5] <= next_pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[6] <= next_pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[7] <= next_pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[8] <= next_pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[9] <= next_pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[10] <= next_pc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[11] <= next_pc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[12] <= next_pc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[13] <= next_pc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[14] <= next_pc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[15] <= next_pc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[16] <= next_pc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[17] <= next_pc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[18] <= next_pc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[19] <= next_pc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[20] <= next_pc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[21] <= next_pc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[22] <= next_pc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[23] <= next_pc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[24] <= next_pc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[25] <= next_pc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[26] <= next_pc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[27] <= next_pc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[28] <= next_pc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[29] <= next_pc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[30] <= next_pc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc[31] <= next_pc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[0] <= instr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[1] <= instr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[2] <= instr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[3] <= instr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[4] <= instr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[5] <= instr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[6] <= instr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[7] <= instr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[8] <= instr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[9] <= instr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[10] <= instr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[11] <= instr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[12] <= instr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[13] <= instr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[14] <= instr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[15] <= instr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[16] <= instr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[17] <= instr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[18] <= instr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[19] <= instr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[20] <= instr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[21] <= instr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[22] <= instr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[23] <= instr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[24] <= instr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[25] <= instr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[26] <= instr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[27] <= instr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[28] <= instr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[29] <= instr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[30] <= instr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
instr[31] <= instr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpt_sys|cpu:cpu_v1|IF:IFmd|instr_mem:read_instr
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => instr_memory.RADDR
addr[3] => instr_memory.RADDR1
addr[4] => instr_memory.RADDR2
addr[5] => instr_memory.RADDR3
addr[6] => instr_memory.RADDR4
addr[7] => instr_memory.RADDR5
addr[8] => instr_memory.RADDR6
addr[9] => instr_memory.RADDR7
addr[10] => instr_memory.RADDR8
addr[11] => instr_memory.RADDR9
addr[12] => ~NO_FANOUT~
addr[13] => ~NO_FANOUT~
addr[14] => ~NO_FANOUT~
addr[15] => ~NO_FANOUT~
addr[16] => ~NO_FANOUT~
addr[17] => ~NO_FANOUT~
addr[18] => ~NO_FANOUT~
addr[19] => ~NO_FANOUT~
addr[20] => ~NO_FANOUT~
addr[21] => ~NO_FANOUT~
addr[22] => ~NO_FANOUT~
addr[23] => ~NO_FANOUT~
addr[24] => ~NO_FANOUT~
addr[25] => ~NO_FANOUT~
addr[26] => ~NO_FANOUT~
addr[27] => ~NO_FANOUT~
addr[28] => ~NO_FANOUT~
addr[29] => ~NO_FANOUT~
addr[30] => ~NO_FANOUT~
addr[31] => ~NO_FANOUT~
instr[0] <= instr_memory.DATAOUT
instr[1] <= instr_memory.DATAOUT1
instr[2] <= instr_memory.DATAOUT2
instr[3] <= instr_memory.DATAOUT3
instr[4] <= instr_memory.DATAOUT4
instr[5] <= instr_memory.DATAOUT5
instr[6] <= instr_memory.DATAOUT6
instr[7] <= instr_memory.DATAOUT7
instr[8] <= instr_memory.DATAOUT8
instr[9] <= instr_memory.DATAOUT9
instr[10] <= instr_memory.DATAOUT10
instr[11] <= instr_memory.DATAOUT11
instr[12] <= instr_memory.DATAOUT12
instr[13] <= instr_memory.DATAOUT13
instr[14] <= instr_memory.DATAOUT14
instr[15] <= instr_memory.DATAOUT15
instr[16] <= instr_memory.DATAOUT16
instr[17] <= instr_memory.DATAOUT17
instr[18] <= instr_memory.DATAOUT18
instr[19] <= instr_memory.DATAOUT19
instr[20] <= instr_memory.DATAOUT20
instr[21] <= instr_memory.DATAOUT21
instr[22] <= instr_memory.DATAOUT22
instr[23] <= instr_memory.DATAOUT23
instr[24] <= instr_memory.DATAOUT24
instr[25] <= instr_memory.DATAOUT25
instr[26] <= instr_memory.DATAOUT26
instr[27] <= instr_memory.DATAOUT27
instr[28] <= instr_memory.DATAOUT28
instr[29] <= instr_memory.DATAOUT29
instr[30] <= instr_memory.DATAOUT30
instr[31] <= instr_memory.DATAOUT31


|cpt_sys|cpu:cpu_v1|ID:IDmd
clk => clk.IN1
we => we.IN1
rw[0] => rw[0].IN1
rw[1] => rw[1].IN1
rw[2] => rw[2].IN1
rw[3] => rw[3].IN1
rw[4] => rw[4].IN1
din[0] => din[0].IN1
din[1] => din[1].IN1
din[2] => din[2].IN1
din[3] => din[3].IN1
din[4] => din[4].IN1
din[5] => din[5].IN1
din[6] => din[6].IN1
din[7] => din[7].IN1
din[8] => din[8].IN1
din[9] => din[9].IN1
din[10] => din[10].IN1
din[11] => din[11].IN1
din[12] => din[12].IN1
din[13] => din[13].IN1
din[14] => din[14].IN1
din[15] => din[15].IN1
din[16] => din[16].IN1
din[17] => din[17].IN1
din[18] => din[18].IN1
din[19] => din[19].IN1
din[20] => din[20].IN1
din[21] => din[21].IN1
din[22] => din[22].IN1
din[23] => din[23].IN1
din[24] => din[24].IN1
din[25] => din[25].IN1
din[26] => din[26].IN1
din[27] => din[27].IN1
din[28] => din[28].IN1
din[29] => din[29].IN1
din[30] => din[30].IN1
din[31] => din[31].IN1
next_pc[0] => next_pc_id[0]~reg0.DATAIN
next_pc[1] => next_pc_id[1]~reg0.DATAIN
next_pc[2] => next_pc_id[2]~reg0.DATAIN
next_pc[3] => next_pc_id[3]~reg0.DATAIN
next_pc[4] => next_pc_id[4]~reg0.DATAIN
next_pc[5] => next_pc_id[5]~reg0.DATAIN
next_pc[6] => next_pc_id[6]~reg0.DATAIN
next_pc[7] => next_pc_id[7]~reg0.DATAIN
next_pc[8] => next_pc_id[8]~reg0.DATAIN
next_pc[9] => next_pc_id[9]~reg0.DATAIN
next_pc[10] => next_pc_id[10]~reg0.DATAIN
next_pc[11] => next_pc_id[11]~reg0.DATAIN
next_pc[12] => next_pc_id[12]~reg0.DATAIN
next_pc[13] => next_pc_id[13]~reg0.DATAIN
next_pc[14] => next_pc_id[14]~reg0.DATAIN
next_pc[15] => next_pc_id[15]~reg0.DATAIN
next_pc[16] => next_pc_id[16]~reg0.DATAIN
next_pc[17] => next_pc_id[17]~reg0.DATAIN
next_pc[18] => next_pc_id[18]~reg0.DATAIN
next_pc[19] => next_pc_id[19]~reg0.DATAIN
next_pc[20] => next_pc_id[20]~reg0.DATAIN
next_pc[21] => next_pc_id[21]~reg0.DATAIN
next_pc[22] => next_pc_id[22]~reg0.DATAIN
next_pc[23] => next_pc_id[23]~reg0.DATAIN
next_pc[24] => next_pc_id[24]~reg0.DATAIN
next_pc[25] => next_pc_id[25]~reg0.DATAIN
next_pc[26] => next_pc_id[26]~reg0.DATAIN
next_pc[27] => next_pc_id[27]~reg0.DATAIN
next_pc[28] => next_pc_id[28]~reg0.DATAIN
next_pc[29] => next_pc_id[29]~reg0.DATAIN
next_pc[30] => next_pc_id[30]~reg0.DATAIN
next_pc[31] => next_pc_id[31]~reg0.DATAIN
instr[0] => ALUOP.DATAA
instr[0] => imm[0]~reg0.DATAIN
instr[0] => Equal1.IN31
instr[0] => Equal2.IN2
instr[1] => ALUOP.DATAA
instr[1] => imm[1]~reg0.DATAIN
instr[1] => Equal1.IN30
instr[1] => Equal2.IN1
instr[2] => ALUOP.DATAA
instr[2] => imm[2]~reg0.DATAIN
instr[2] => Equal1.IN29
instr[2] => Equal2.IN5
instr[3] => ALUOP.DATAA
instr[3] => imm[3]~reg0.DATAIN
instr[3] => Equal1.IN28
instr[3] => Equal2.IN0
instr[4] => ALUOP.OUTPUTSELECT
instr[4] => imm[4]~reg0.DATAIN
instr[4] => Equal1.IN27
instr[4] => Equal2.IN4
instr[5] => imm[5]~reg0.DATAIN
instr[5] => Equal1.IN26
instr[5] => Equal2.IN3
instr[6] => imm[6]~reg0.DATAIN
instr[7] => imm[7]~reg0.DATAIN
instr[8] => imm[8]~reg0.DATAIN
instr[9] => imm[9]~reg0.DATAIN
instr[10] => imm[10]~reg0.DATAIN
instr[11] => imm[11]~reg0.DATAIN
instr[11] => rd[0]~reg0.DATAIN
instr[12] => imm[12]~reg0.DATAIN
instr[12] => rd[1]~reg0.DATAIN
instr[13] => imm[13]~reg0.DATAIN
instr[13] => rd[2]~reg0.DATAIN
instr[14] => imm[14]~reg0.DATAIN
instr[14] => rd[3]~reg0.DATAIN
instr[15] => imm[15]~reg0.DATAIN
instr[15] => rd[4]~reg0.DATAIN
instr[16] => rtreg[0].IN1
instr[17] => rtreg[1].IN1
instr[18] => rtreg[2].IN1
instr[19] => rtreg[3].IN1
instr[20] => rtreg[4].IN1
instr[21] => rsreg[0].IN1
instr[22] => rsreg[1].IN1
instr[23] => rsreg[2].IN1
instr[24] => rsreg[3].IN1
instr[25] => rsreg[4].IN1
instr[26] => Decoder0.IN5
instr[26] => Selector1.IN5
instr[26] => Equal0.IN5
instr[26] => Equal3.IN5
instr[26] => Equal4.IN1
instr[27] => Decoder0.IN4
instr[27] => Selector0.IN5
instr[27] => Equal0.IN4
instr[27] => Equal3.IN4
instr[27] => Equal4.IN5
instr[28] => Decoder0.IN3
instr[28] => ALUOP.DATAA
instr[28] => Equal0.IN3
instr[28] => Equal3.IN3
instr[28] => Equal4.IN4
instr[29] => ALUOP.DATAA
instr[29] => Decoder0.IN2
instr[29] => Equal0.IN2
instr[29] => Equal3.IN2
instr[29] => Equal4.IN3
instr[30] => ALUOP.OUTPUTSELECT
instr[30] => Decoder0.IN1
instr[30] => Equal0.IN1
instr[30] => EXOP.DATAB
instr[30] => Equal3.IN1
instr[30] => Equal4.IN2
instr[31] => Decoder0.IN0
instr[31] => Equal0.IN0
instr[31] => rt.OUTPUTSELECT
instr[31] => rt.OUTPUTSELECT
instr[31] => rt.OUTPUTSELECT
instr[31] => rt.OUTPUTSELECT
instr[31] => rt.OUTPUTSELECT
instr[31] => JUMP.OUTPUTSELECT
instr[31] => JCALL.OUTPUTSELECT
instr[31] => EXOP.OUTPUTSELECT
instr[31] => ALUSRC.OUTPUTSELECT
instr[31] => ALUOP.OUTPUTSELECT
instr[31] => ALUOP.OUTPUTSELECT
instr[31] => ALUOP.OUTPUTSELECT
instr[31] => ALUOP.OUTPUTSELECT
instr[31] => REGDST.OUTPUTSELECT
instr[31] => BRANCH.OUTPUTSELECT
instr[31] => BRANCHNE.OUTPUTSELECT
instr[31] => MEMWR.OUTPUTSELECT
instr[31] => MEM2REG.OUTPUTSELECT
instr[31] => REGWR.OUTPUTSELECT
instr[31] => Equal3.IN0
instr[31] => Equal4.IN0
regaddr[0] => regaddr[0].IN1
regaddr[1] => regaddr[1].IN1
regaddr[2] => regaddr[2].IN1
regaddr[3] => regaddr[3].IN1
regaddr[4] => regaddr[4].IN1
regdata[0] <= reg_mem:regrd_wr.regdata
regdata[1] <= reg_mem:regrd_wr.regdata
regdata[2] <= reg_mem:regrd_wr.regdata
regdata[3] <= reg_mem:regrd_wr.regdata
regdata[4] <= reg_mem:regrd_wr.regdata
regdata[5] <= reg_mem:regrd_wr.regdata
regdata[6] <= reg_mem:regrd_wr.regdata
regdata[7] <= reg_mem:regrd_wr.regdata
regdata[8] <= reg_mem:regrd_wr.regdata
regdata[9] <= reg_mem:regrd_wr.regdata
regdata[10] <= reg_mem:regrd_wr.regdata
regdata[11] <= reg_mem:regrd_wr.regdata
regdata[12] <= reg_mem:regrd_wr.regdata
regdata[13] <= reg_mem:regrd_wr.regdata
regdata[14] <= reg_mem:regrd_wr.regdata
regdata[15] <= reg_mem:regrd_wr.regdata
regdata[16] <= reg_mem:regrd_wr.regdata
regdata[17] <= reg_mem:regrd_wr.regdata
regdata[18] <= reg_mem:regrd_wr.regdata
regdata[19] <= reg_mem:regrd_wr.regdata
regdata[20] <= reg_mem:regrd_wr.regdata
regdata[21] <= reg_mem:regrd_wr.regdata
regdata[22] <= reg_mem:regrd_wr.regdata
regdata[23] <= reg_mem:regrd_wr.regdata
regdata[24] <= reg_mem:regrd_wr.regdata
regdata[25] <= reg_mem:regrd_wr.regdata
regdata[26] <= reg_mem:regrd_wr.regdata
regdata[27] <= reg_mem:regrd_wr.regdata
regdata[28] <= reg_mem:regrd_wr.regdata
regdata[29] <= reg_mem:regrd_wr.regdata
regdata[30] <= reg_mem:regrd_wr.regdata
regdata[31] <= reg_mem:regrd_wr.regdata
EXOP <= EXOP~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUSRC <= ALUSRC~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOP[0] <= ALUOP[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOP[1] <= ALUOP[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOP[2] <= ALUOP[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUOP[3] <= ALUOP[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGDST <= REGDST~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEMWR <= MEMWR~reg0.DB_MAX_OUTPUT_PORT_TYPE
BRANCH <= BRANCH~reg0.DB_MAX_OUTPUT_PORT_TYPE
BRANCHNE <= BRANCHNE~reg0.DB_MAX_OUTPUT_PORT_TYPE
JRETURN <= JRETURN~reg0.DB_MAX_OUTPUT_PORT_TYPE
JUMP <= JUMP~reg0.DB_MAX_OUTPUT_PORT_TYPE
JCALL <= JCALL~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM2REG <= MEM2REG~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGWR <= REGWR~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc_id[0] <= next_pc_id[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc_id[1] <= next_pc_id[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc_id[2] <= next_pc_id[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc_id[3] <= next_pc_id[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc_id[4] <= next_pc_id[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc_id[5] <= next_pc_id[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc_id[6] <= next_pc_id[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc_id[7] <= next_pc_id[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc_id[8] <= next_pc_id[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc_id[9] <= next_pc_id[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc_id[10] <= next_pc_id[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc_id[11] <= next_pc_id[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc_id[12] <= next_pc_id[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc_id[13] <= next_pc_id[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc_id[14] <= next_pc_id[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc_id[15] <= next_pc_id[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc_id[16] <= next_pc_id[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc_id[17] <= next_pc_id[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc_id[18] <= next_pc_id[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc_id[19] <= next_pc_id[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc_id[20] <= next_pc_id[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc_id[21] <= next_pc_id[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc_id[22] <= next_pc_id[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc_id[23] <= next_pc_id[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc_id[24] <= next_pc_id[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc_id[25] <= next_pc_id[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc_id[26] <= next_pc_id[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc_id[27] <= next_pc_id[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc_id[28] <= next_pc_id[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc_id[29] <= next_pc_id[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc_id[30] <= next_pc_id[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
next_pc_id[31] <= next_pc_id[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushA[0] <= bushA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushA[1] <= bushA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushA[2] <= bushA[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushA[3] <= bushA[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushA[4] <= bushA[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushA[5] <= bushA[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushA[6] <= bushA[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushA[7] <= bushA[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushA[8] <= bushA[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushA[9] <= bushA[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushA[10] <= bushA[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushA[11] <= bushA[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushA[12] <= bushA[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushA[13] <= bushA[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushA[14] <= bushA[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushA[15] <= bushA[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushA[16] <= bushA[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushA[17] <= bushA[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushA[18] <= bushA[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushA[19] <= bushA[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushA[20] <= bushA[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushA[21] <= bushA[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushA[22] <= bushA[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushA[23] <= bushA[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushA[24] <= bushA[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushA[25] <= bushA[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushA[26] <= bushA[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushA[27] <= bushA[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushA[28] <= bushA[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushA[29] <= bushA[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushA[30] <= bushA[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushA[31] <= bushA[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushB[0] <= bushB[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushB[1] <= bushB[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushB[2] <= bushB[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushB[3] <= bushB[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushB[4] <= bushB[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushB[5] <= bushB[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushB[6] <= bushB[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushB[7] <= bushB[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushB[8] <= bushB[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushB[9] <= bushB[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushB[10] <= bushB[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushB[11] <= bushB[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushB[12] <= bushB[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushB[13] <= bushB[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushB[14] <= bushB[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushB[15] <= bushB[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushB[16] <= bushB[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushB[17] <= bushB[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushB[18] <= bushB[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushB[19] <= bushB[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushB[20] <= bushB[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushB[21] <= bushB[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushB[22] <= bushB[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushB[23] <= bushB[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushB[24] <= bushB[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushB[25] <= bushB[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushB[26] <= bushB[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushB[27] <= bushB[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushB[28] <= bushB[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushB[29] <= bushB[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushB[30] <= bushB[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bushB[31] <= bushB[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[0] <= imm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[1] <= imm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[2] <= imm[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[3] <= imm[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[4] <= imm[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[5] <= imm[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[6] <= imm[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[7] <= imm[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[8] <= imm[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[9] <= imm[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[10] <= imm[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[11] <= imm[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[12] <= imm[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[13] <= imm[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[14] <= imm[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
imm[15] <= imm[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[0] <= rt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[1] <= rt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[2] <= rt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[3] <= rt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rt[4] <= rt[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[0] <= rd[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[1] <= rd[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[2] <= rd[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[3] <= rd[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd[4] <= rd[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[0] <= rs[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[1] <= rs[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[2] <= rs[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[3] <= rs[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs[4] <= rs[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGWR_M_ID <= REGWR_M_ID~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_M_ID[0] <= reg_M_ID[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_M_ID[1] <= reg_M_ID[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_M_ID[2] <= reg_M_ID[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_M_ID[3] <= reg_M_ID[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_M_ID[4] <= reg_M_ID[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regdata_M_ID[0] <= regdata_M_ID[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regdata_M_ID[1] <= regdata_M_ID[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regdata_M_ID[2] <= regdata_M_ID[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regdata_M_ID[3] <= regdata_M_ID[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regdata_M_ID[4] <= regdata_M_ID[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regdata_M_ID[5] <= regdata_M_ID[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regdata_M_ID[6] <= regdata_M_ID[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regdata_M_ID[7] <= regdata_M_ID[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regdata_M_ID[8] <= regdata_M_ID[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regdata_M_ID[9] <= regdata_M_ID[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regdata_M_ID[10] <= regdata_M_ID[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regdata_M_ID[11] <= regdata_M_ID[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regdata_M_ID[12] <= regdata_M_ID[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regdata_M_ID[13] <= regdata_M_ID[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regdata_M_ID[14] <= regdata_M_ID[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regdata_M_ID[15] <= regdata_M_ID[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regdata_M_ID[16] <= regdata_M_ID[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regdata_M_ID[17] <= regdata_M_ID[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regdata_M_ID[18] <= regdata_M_ID[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regdata_M_ID[19] <= regdata_M_ID[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regdata_M_ID[20] <= regdata_M_ID[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regdata_M_ID[21] <= regdata_M_ID[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regdata_M_ID[22] <= regdata_M_ID[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regdata_M_ID[23] <= regdata_M_ID[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regdata_M_ID[24] <= regdata_M_ID[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regdata_M_ID[25] <= regdata_M_ID[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regdata_M_ID[26] <= regdata_M_ID[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regdata_M_ID[27] <= regdata_M_ID[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regdata_M_ID[28] <= regdata_M_ID[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regdata_M_ID[29] <= regdata_M_ID[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regdata_M_ID[30] <= regdata_M_ID[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regdata_M_ID[31] <= regdata_M_ID[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JUMPEN => MEMWR.DATAB
JUMPEN => REGWR.DATAB
JUMPEN => Selector4.IN1
JUMPEN => REGWR.DATAA


|cpt_sys|cpu:cpu_v1|ID:IDmd|reg_mem:regrd_wr
clk => reg_memory[0][0].CLK
clk => reg_memory[0][1].CLK
clk => reg_memory[0][2].CLK
clk => reg_memory[0][3].CLK
clk => reg_memory[0][4].CLK
clk => reg_memory[0][5].CLK
clk => reg_memory[0][6].CLK
clk => reg_memory[0][7].CLK
clk => reg_memory[0][8].CLK
clk => reg_memory[0][9].CLK
clk => reg_memory[0][10].CLK
clk => reg_memory[0][11].CLK
clk => reg_memory[0][12].CLK
clk => reg_memory[0][13].CLK
clk => reg_memory[0][14].CLK
clk => reg_memory[0][15].CLK
clk => reg_memory[0][16].CLK
clk => reg_memory[0][17].CLK
clk => reg_memory[0][18].CLK
clk => reg_memory[0][19].CLK
clk => reg_memory[0][20].CLK
clk => reg_memory[0][21].CLK
clk => reg_memory[0][22].CLK
clk => reg_memory[0][23].CLK
clk => reg_memory[0][24].CLK
clk => reg_memory[0][25].CLK
clk => reg_memory[0][26].CLK
clk => reg_memory[0][27].CLK
clk => reg_memory[0][28].CLK
clk => reg_memory[0][29].CLK
clk => reg_memory[0][30].CLK
clk => reg_memory[0][31].CLK
clk => reg_memory[1][0].CLK
clk => reg_memory[1][1].CLK
clk => reg_memory[1][2].CLK
clk => reg_memory[1][3].CLK
clk => reg_memory[1][4].CLK
clk => reg_memory[1][5].CLK
clk => reg_memory[1][6].CLK
clk => reg_memory[1][7].CLK
clk => reg_memory[1][8].CLK
clk => reg_memory[1][9].CLK
clk => reg_memory[1][10].CLK
clk => reg_memory[1][11].CLK
clk => reg_memory[1][12].CLK
clk => reg_memory[1][13].CLK
clk => reg_memory[1][14].CLK
clk => reg_memory[1][15].CLK
clk => reg_memory[1][16].CLK
clk => reg_memory[1][17].CLK
clk => reg_memory[1][18].CLK
clk => reg_memory[1][19].CLK
clk => reg_memory[1][20].CLK
clk => reg_memory[1][21].CLK
clk => reg_memory[1][22].CLK
clk => reg_memory[1][23].CLK
clk => reg_memory[1][24].CLK
clk => reg_memory[1][25].CLK
clk => reg_memory[1][26].CLK
clk => reg_memory[1][27].CLK
clk => reg_memory[1][28].CLK
clk => reg_memory[1][29].CLK
clk => reg_memory[1][30].CLK
clk => reg_memory[1][31].CLK
clk => reg_memory[2][0].CLK
clk => reg_memory[2][1].CLK
clk => reg_memory[2][2].CLK
clk => reg_memory[2][3].CLK
clk => reg_memory[2][4].CLK
clk => reg_memory[2][5].CLK
clk => reg_memory[2][6].CLK
clk => reg_memory[2][7].CLK
clk => reg_memory[2][8].CLK
clk => reg_memory[2][9].CLK
clk => reg_memory[2][10].CLK
clk => reg_memory[2][11].CLK
clk => reg_memory[2][12].CLK
clk => reg_memory[2][13].CLK
clk => reg_memory[2][14].CLK
clk => reg_memory[2][15].CLK
clk => reg_memory[2][16].CLK
clk => reg_memory[2][17].CLK
clk => reg_memory[2][18].CLK
clk => reg_memory[2][19].CLK
clk => reg_memory[2][20].CLK
clk => reg_memory[2][21].CLK
clk => reg_memory[2][22].CLK
clk => reg_memory[2][23].CLK
clk => reg_memory[2][24].CLK
clk => reg_memory[2][25].CLK
clk => reg_memory[2][26].CLK
clk => reg_memory[2][27].CLK
clk => reg_memory[2][28].CLK
clk => reg_memory[2][29].CLK
clk => reg_memory[2][30].CLK
clk => reg_memory[2][31].CLK
clk => reg_memory[3][0].CLK
clk => reg_memory[3][1].CLK
clk => reg_memory[3][2].CLK
clk => reg_memory[3][3].CLK
clk => reg_memory[3][4].CLK
clk => reg_memory[3][5].CLK
clk => reg_memory[3][6].CLK
clk => reg_memory[3][7].CLK
clk => reg_memory[3][8].CLK
clk => reg_memory[3][9].CLK
clk => reg_memory[3][10].CLK
clk => reg_memory[3][11].CLK
clk => reg_memory[3][12].CLK
clk => reg_memory[3][13].CLK
clk => reg_memory[3][14].CLK
clk => reg_memory[3][15].CLK
clk => reg_memory[3][16].CLK
clk => reg_memory[3][17].CLK
clk => reg_memory[3][18].CLK
clk => reg_memory[3][19].CLK
clk => reg_memory[3][20].CLK
clk => reg_memory[3][21].CLK
clk => reg_memory[3][22].CLK
clk => reg_memory[3][23].CLK
clk => reg_memory[3][24].CLK
clk => reg_memory[3][25].CLK
clk => reg_memory[3][26].CLK
clk => reg_memory[3][27].CLK
clk => reg_memory[3][28].CLK
clk => reg_memory[3][29].CLK
clk => reg_memory[3][30].CLK
clk => reg_memory[3][31].CLK
clk => reg_memory[4][0].CLK
clk => reg_memory[4][1].CLK
clk => reg_memory[4][2].CLK
clk => reg_memory[4][3].CLK
clk => reg_memory[4][4].CLK
clk => reg_memory[4][5].CLK
clk => reg_memory[4][6].CLK
clk => reg_memory[4][7].CLK
clk => reg_memory[4][8].CLK
clk => reg_memory[4][9].CLK
clk => reg_memory[4][10].CLK
clk => reg_memory[4][11].CLK
clk => reg_memory[4][12].CLK
clk => reg_memory[4][13].CLK
clk => reg_memory[4][14].CLK
clk => reg_memory[4][15].CLK
clk => reg_memory[4][16].CLK
clk => reg_memory[4][17].CLK
clk => reg_memory[4][18].CLK
clk => reg_memory[4][19].CLK
clk => reg_memory[4][20].CLK
clk => reg_memory[4][21].CLK
clk => reg_memory[4][22].CLK
clk => reg_memory[4][23].CLK
clk => reg_memory[4][24].CLK
clk => reg_memory[4][25].CLK
clk => reg_memory[4][26].CLK
clk => reg_memory[4][27].CLK
clk => reg_memory[4][28].CLK
clk => reg_memory[4][29].CLK
clk => reg_memory[4][30].CLK
clk => reg_memory[4][31].CLK
clk => reg_memory[5][0].CLK
clk => reg_memory[5][1].CLK
clk => reg_memory[5][2].CLK
clk => reg_memory[5][3].CLK
clk => reg_memory[5][4].CLK
clk => reg_memory[5][5].CLK
clk => reg_memory[5][6].CLK
clk => reg_memory[5][7].CLK
clk => reg_memory[5][8].CLK
clk => reg_memory[5][9].CLK
clk => reg_memory[5][10].CLK
clk => reg_memory[5][11].CLK
clk => reg_memory[5][12].CLK
clk => reg_memory[5][13].CLK
clk => reg_memory[5][14].CLK
clk => reg_memory[5][15].CLK
clk => reg_memory[5][16].CLK
clk => reg_memory[5][17].CLK
clk => reg_memory[5][18].CLK
clk => reg_memory[5][19].CLK
clk => reg_memory[5][20].CLK
clk => reg_memory[5][21].CLK
clk => reg_memory[5][22].CLK
clk => reg_memory[5][23].CLK
clk => reg_memory[5][24].CLK
clk => reg_memory[5][25].CLK
clk => reg_memory[5][26].CLK
clk => reg_memory[5][27].CLK
clk => reg_memory[5][28].CLK
clk => reg_memory[5][29].CLK
clk => reg_memory[5][30].CLK
clk => reg_memory[5][31].CLK
clk => reg_memory[6][0].CLK
clk => reg_memory[6][1].CLK
clk => reg_memory[6][2].CLK
clk => reg_memory[6][3].CLK
clk => reg_memory[6][4].CLK
clk => reg_memory[6][5].CLK
clk => reg_memory[6][6].CLK
clk => reg_memory[6][7].CLK
clk => reg_memory[6][8].CLK
clk => reg_memory[6][9].CLK
clk => reg_memory[6][10].CLK
clk => reg_memory[6][11].CLK
clk => reg_memory[6][12].CLK
clk => reg_memory[6][13].CLK
clk => reg_memory[6][14].CLK
clk => reg_memory[6][15].CLK
clk => reg_memory[6][16].CLK
clk => reg_memory[6][17].CLK
clk => reg_memory[6][18].CLK
clk => reg_memory[6][19].CLK
clk => reg_memory[6][20].CLK
clk => reg_memory[6][21].CLK
clk => reg_memory[6][22].CLK
clk => reg_memory[6][23].CLK
clk => reg_memory[6][24].CLK
clk => reg_memory[6][25].CLK
clk => reg_memory[6][26].CLK
clk => reg_memory[6][27].CLK
clk => reg_memory[6][28].CLK
clk => reg_memory[6][29].CLK
clk => reg_memory[6][30].CLK
clk => reg_memory[6][31].CLK
clk => reg_memory[7][0].CLK
clk => reg_memory[7][1].CLK
clk => reg_memory[7][2].CLK
clk => reg_memory[7][3].CLK
clk => reg_memory[7][4].CLK
clk => reg_memory[7][5].CLK
clk => reg_memory[7][6].CLK
clk => reg_memory[7][7].CLK
clk => reg_memory[7][8].CLK
clk => reg_memory[7][9].CLK
clk => reg_memory[7][10].CLK
clk => reg_memory[7][11].CLK
clk => reg_memory[7][12].CLK
clk => reg_memory[7][13].CLK
clk => reg_memory[7][14].CLK
clk => reg_memory[7][15].CLK
clk => reg_memory[7][16].CLK
clk => reg_memory[7][17].CLK
clk => reg_memory[7][18].CLK
clk => reg_memory[7][19].CLK
clk => reg_memory[7][20].CLK
clk => reg_memory[7][21].CLK
clk => reg_memory[7][22].CLK
clk => reg_memory[7][23].CLK
clk => reg_memory[7][24].CLK
clk => reg_memory[7][25].CLK
clk => reg_memory[7][26].CLK
clk => reg_memory[7][27].CLK
clk => reg_memory[7][28].CLK
clk => reg_memory[7][29].CLK
clk => reg_memory[7][30].CLK
clk => reg_memory[7][31].CLK
clk => reg_memory[8][0].CLK
clk => reg_memory[8][1].CLK
clk => reg_memory[8][2].CLK
clk => reg_memory[8][3].CLK
clk => reg_memory[8][4].CLK
clk => reg_memory[8][5].CLK
clk => reg_memory[8][6].CLK
clk => reg_memory[8][7].CLK
clk => reg_memory[8][8].CLK
clk => reg_memory[8][9].CLK
clk => reg_memory[8][10].CLK
clk => reg_memory[8][11].CLK
clk => reg_memory[8][12].CLK
clk => reg_memory[8][13].CLK
clk => reg_memory[8][14].CLK
clk => reg_memory[8][15].CLK
clk => reg_memory[8][16].CLK
clk => reg_memory[8][17].CLK
clk => reg_memory[8][18].CLK
clk => reg_memory[8][19].CLK
clk => reg_memory[8][20].CLK
clk => reg_memory[8][21].CLK
clk => reg_memory[8][22].CLK
clk => reg_memory[8][23].CLK
clk => reg_memory[8][24].CLK
clk => reg_memory[8][25].CLK
clk => reg_memory[8][26].CLK
clk => reg_memory[8][27].CLK
clk => reg_memory[8][28].CLK
clk => reg_memory[8][29].CLK
clk => reg_memory[8][30].CLK
clk => reg_memory[8][31].CLK
clk => reg_memory[9][0].CLK
clk => reg_memory[9][1].CLK
clk => reg_memory[9][2].CLK
clk => reg_memory[9][3].CLK
clk => reg_memory[9][4].CLK
clk => reg_memory[9][5].CLK
clk => reg_memory[9][6].CLK
clk => reg_memory[9][7].CLK
clk => reg_memory[9][8].CLK
clk => reg_memory[9][9].CLK
clk => reg_memory[9][10].CLK
clk => reg_memory[9][11].CLK
clk => reg_memory[9][12].CLK
clk => reg_memory[9][13].CLK
clk => reg_memory[9][14].CLK
clk => reg_memory[9][15].CLK
clk => reg_memory[9][16].CLK
clk => reg_memory[9][17].CLK
clk => reg_memory[9][18].CLK
clk => reg_memory[9][19].CLK
clk => reg_memory[9][20].CLK
clk => reg_memory[9][21].CLK
clk => reg_memory[9][22].CLK
clk => reg_memory[9][23].CLK
clk => reg_memory[9][24].CLK
clk => reg_memory[9][25].CLK
clk => reg_memory[9][26].CLK
clk => reg_memory[9][27].CLK
clk => reg_memory[9][28].CLK
clk => reg_memory[9][29].CLK
clk => reg_memory[9][30].CLK
clk => reg_memory[9][31].CLK
clk => reg_memory[10][0].CLK
clk => reg_memory[10][1].CLK
clk => reg_memory[10][2].CLK
clk => reg_memory[10][3].CLK
clk => reg_memory[10][4].CLK
clk => reg_memory[10][5].CLK
clk => reg_memory[10][6].CLK
clk => reg_memory[10][7].CLK
clk => reg_memory[10][8].CLK
clk => reg_memory[10][9].CLK
clk => reg_memory[10][10].CLK
clk => reg_memory[10][11].CLK
clk => reg_memory[10][12].CLK
clk => reg_memory[10][13].CLK
clk => reg_memory[10][14].CLK
clk => reg_memory[10][15].CLK
clk => reg_memory[10][16].CLK
clk => reg_memory[10][17].CLK
clk => reg_memory[10][18].CLK
clk => reg_memory[10][19].CLK
clk => reg_memory[10][20].CLK
clk => reg_memory[10][21].CLK
clk => reg_memory[10][22].CLK
clk => reg_memory[10][23].CLK
clk => reg_memory[10][24].CLK
clk => reg_memory[10][25].CLK
clk => reg_memory[10][26].CLK
clk => reg_memory[10][27].CLK
clk => reg_memory[10][28].CLK
clk => reg_memory[10][29].CLK
clk => reg_memory[10][30].CLK
clk => reg_memory[10][31].CLK
clk => reg_memory[11][0].CLK
clk => reg_memory[11][1].CLK
clk => reg_memory[11][2].CLK
clk => reg_memory[11][3].CLK
clk => reg_memory[11][4].CLK
clk => reg_memory[11][5].CLK
clk => reg_memory[11][6].CLK
clk => reg_memory[11][7].CLK
clk => reg_memory[11][8].CLK
clk => reg_memory[11][9].CLK
clk => reg_memory[11][10].CLK
clk => reg_memory[11][11].CLK
clk => reg_memory[11][12].CLK
clk => reg_memory[11][13].CLK
clk => reg_memory[11][14].CLK
clk => reg_memory[11][15].CLK
clk => reg_memory[11][16].CLK
clk => reg_memory[11][17].CLK
clk => reg_memory[11][18].CLK
clk => reg_memory[11][19].CLK
clk => reg_memory[11][20].CLK
clk => reg_memory[11][21].CLK
clk => reg_memory[11][22].CLK
clk => reg_memory[11][23].CLK
clk => reg_memory[11][24].CLK
clk => reg_memory[11][25].CLK
clk => reg_memory[11][26].CLK
clk => reg_memory[11][27].CLK
clk => reg_memory[11][28].CLK
clk => reg_memory[11][29].CLK
clk => reg_memory[11][30].CLK
clk => reg_memory[11][31].CLK
clk => reg_memory[12][0].CLK
clk => reg_memory[12][1].CLK
clk => reg_memory[12][2].CLK
clk => reg_memory[12][3].CLK
clk => reg_memory[12][4].CLK
clk => reg_memory[12][5].CLK
clk => reg_memory[12][6].CLK
clk => reg_memory[12][7].CLK
clk => reg_memory[12][8].CLK
clk => reg_memory[12][9].CLK
clk => reg_memory[12][10].CLK
clk => reg_memory[12][11].CLK
clk => reg_memory[12][12].CLK
clk => reg_memory[12][13].CLK
clk => reg_memory[12][14].CLK
clk => reg_memory[12][15].CLK
clk => reg_memory[12][16].CLK
clk => reg_memory[12][17].CLK
clk => reg_memory[12][18].CLK
clk => reg_memory[12][19].CLK
clk => reg_memory[12][20].CLK
clk => reg_memory[12][21].CLK
clk => reg_memory[12][22].CLK
clk => reg_memory[12][23].CLK
clk => reg_memory[12][24].CLK
clk => reg_memory[12][25].CLK
clk => reg_memory[12][26].CLK
clk => reg_memory[12][27].CLK
clk => reg_memory[12][28].CLK
clk => reg_memory[12][29].CLK
clk => reg_memory[12][30].CLK
clk => reg_memory[12][31].CLK
clk => reg_memory[13][0].CLK
clk => reg_memory[13][1].CLK
clk => reg_memory[13][2].CLK
clk => reg_memory[13][3].CLK
clk => reg_memory[13][4].CLK
clk => reg_memory[13][5].CLK
clk => reg_memory[13][6].CLK
clk => reg_memory[13][7].CLK
clk => reg_memory[13][8].CLK
clk => reg_memory[13][9].CLK
clk => reg_memory[13][10].CLK
clk => reg_memory[13][11].CLK
clk => reg_memory[13][12].CLK
clk => reg_memory[13][13].CLK
clk => reg_memory[13][14].CLK
clk => reg_memory[13][15].CLK
clk => reg_memory[13][16].CLK
clk => reg_memory[13][17].CLK
clk => reg_memory[13][18].CLK
clk => reg_memory[13][19].CLK
clk => reg_memory[13][20].CLK
clk => reg_memory[13][21].CLK
clk => reg_memory[13][22].CLK
clk => reg_memory[13][23].CLK
clk => reg_memory[13][24].CLK
clk => reg_memory[13][25].CLK
clk => reg_memory[13][26].CLK
clk => reg_memory[13][27].CLK
clk => reg_memory[13][28].CLK
clk => reg_memory[13][29].CLK
clk => reg_memory[13][30].CLK
clk => reg_memory[13][31].CLK
clk => reg_memory[14][0].CLK
clk => reg_memory[14][1].CLK
clk => reg_memory[14][2].CLK
clk => reg_memory[14][3].CLK
clk => reg_memory[14][4].CLK
clk => reg_memory[14][5].CLK
clk => reg_memory[14][6].CLK
clk => reg_memory[14][7].CLK
clk => reg_memory[14][8].CLK
clk => reg_memory[14][9].CLK
clk => reg_memory[14][10].CLK
clk => reg_memory[14][11].CLK
clk => reg_memory[14][12].CLK
clk => reg_memory[14][13].CLK
clk => reg_memory[14][14].CLK
clk => reg_memory[14][15].CLK
clk => reg_memory[14][16].CLK
clk => reg_memory[14][17].CLK
clk => reg_memory[14][18].CLK
clk => reg_memory[14][19].CLK
clk => reg_memory[14][20].CLK
clk => reg_memory[14][21].CLK
clk => reg_memory[14][22].CLK
clk => reg_memory[14][23].CLK
clk => reg_memory[14][24].CLK
clk => reg_memory[14][25].CLK
clk => reg_memory[14][26].CLK
clk => reg_memory[14][27].CLK
clk => reg_memory[14][28].CLK
clk => reg_memory[14][29].CLK
clk => reg_memory[14][30].CLK
clk => reg_memory[14][31].CLK
clk => reg_memory[15][0].CLK
clk => reg_memory[15][1].CLK
clk => reg_memory[15][2].CLK
clk => reg_memory[15][3].CLK
clk => reg_memory[15][4].CLK
clk => reg_memory[15][5].CLK
clk => reg_memory[15][6].CLK
clk => reg_memory[15][7].CLK
clk => reg_memory[15][8].CLK
clk => reg_memory[15][9].CLK
clk => reg_memory[15][10].CLK
clk => reg_memory[15][11].CLK
clk => reg_memory[15][12].CLK
clk => reg_memory[15][13].CLK
clk => reg_memory[15][14].CLK
clk => reg_memory[15][15].CLK
clk => reg_memory[15][16].CLK
clk => reg_memory[15][17].CLK
clk => reg_memory[15][18].CLK
clk => reg_memory[15][19].CLK
clk => reg_memory[15][20].CLK
clk => reg_memory[15][21].CLK
clk => reg_memory[15][22].CLK
clk => reg_memory[15][23].CLK
clk => reg_memory[15][24].CLK
clk => reg_memory[15][25].CLK
clk => reg_memory[15][26].CLK
clk => reg_memory[15][27].CLK
clk => reg_memory[15][28].CLK
clk => reg_memory[15][29].CLK
clk => reg_memory[15][30].CLK
clk => reg_memory[15][31].CLK
clk => reg_memory[16][0].CLK
clk => reg_memory[16][1].CLK
clk => reg_memory[16][2].CLK
clk => reg_memory[16][3].CLK
clk => reg_memory[16][4].CLK
clk => reg_memory[16][5].CLK
clk => reg_memory[16][6].CLK
clk => reg_memory[16][7].CLK
clk => reg_memory[16][8].CLK
clk => reg_memory[16][9].CLK
clk => reg_memory[16][10].CLK
clk => reg_memory[16][11].CLK
clk => reg_memory[16][12].CLK
clk => reg_memory[16][13].CLK
clk => reg_memory[16][14].CLK
clk => reg_memory[16][15].CLK
clk => reg_memory[16][16].CLK
clk => reg_memory[16][17].CLK
clk => reg_memory[16][18].CLK
clk => reg_memory[16][19].CLK
clk => reg_memory[16][20].CLK
clk => reg_memory[16][21].CLK
clk => reg_memory[16][22].CLK
clk => reg_memory[16][23].CLK
clk => reg_memory[16][24].CLK
clk => reg_memory[16][25].CLK
clk => reg_memory[16][26].CLK
clk => reg_memory[16][27].CLK
clk => reg_memory[16][28].CLK
clk => reg_memory[16][29].CLK
clk => reg_memory[16][30].CLK
clk => reg_memory[16][31].CLK
clk => reg_memory[17][0].CLK
clk => reg_memory[17][1].CLK
clk => reg_memory[17][2].CLK
clk => reg_memory[17][3].CLK
clk => reg_memory[17][4].CLK
clk => reg_memory[17][5].CLK
clk => reg_memory[17][6].CLK
clk => reg_memory[17][7].CLK
clk => reg_memory[17][8].CLK
clk => reg_memory[17][9].CLK
clk => reg_memory[17][10].CLK
clk => reg_memory[17][11].CLK
clk => reg_memory[17][12].CLK
clk => reg_memory[17][13].CLK
clk => reg_memory[17][14].CLK
clk => reg_memory[17][15].CLK
clk => reg_memory[17][16].CLK
clk => reg_memory[17][17].CLK
clk => reg_memory[17][18].CLK
clk => reg_memory[17][19].CLK
clk => reg_memory[17][20].CLK
clk => reg_memory[17][21].CLK
clk => reg_memory[17][22].CLK
clk => reg_memory[17][23].CLK
clk => reg_memory[17][24].CLK
clk => reg_memory[17][25].CLK
clk => reg_memory[17][26].CLK
clk => reg_memory[17][27].CLK
clk => reg_memory[17][28].CLK
clk => reg_memory[17][29].CLK
clk => reg_memory[17][30].CLK
clk => reg_memory[17][31].CLK
clk => reg_memory[18][0].CLK
clk => reg_memory[18][1].CLK
clk => reg_memory[18][2].CLK
clk => reg_memory[18][3].CLK
clk => reg_memory[18][4].CLK
clk => reg_memory[18][5].CLK
clk => reg_memory[18][6].CLK
clk => reg_memory[18][7].CLK
clk => reg_memory[18][8].CLK
clk => reg_memory[18][9].CLK
clk => reg_memory[18][10].CLK
clk => reg_memory[18][11].CLK
clk => reg_memory[18][12].CLK
clk => reg_memory[18][13].CLK
clk => reg_memory[18][14].CLK
clk => reg_memory[18][15].CLK
clk => reg_memory[18][16].CLK
clk => reg_memory[18][17].CLK
clk => reg_memory[18][18].CLK
clk => reg_memory[18][19].CLK
clk => reg_memory[18][20].CLK
clk => reg_memory[18][21].CLK
clk => reg_memory[18][22].CLK
clk => reg_memory[18][23].CLK
clk => reg_memory[18][24].CLK
clk => reg_memory[18][25].CLK
clk => reg_memory[18][26].CLK
clk => reg_memory[18][27].CLK
clk => reg_memory[18][28].CLK
clk => reg_memory[18][29].CLK
clk => reg_memory[18][30].CLK
clk => reg_memory[18][31].CLK
clk => reg_memory[19][0].CLK
clk => reg_memory[19][1].CLK
clk => reg_memory[19][2].CLK
clk => reg_memory[19][3].CLK
clk => reg_memory[19][4].CLK
clk => reg_memory[19][5].CLK
clk => reg_memory[19][6].CLK
clk => reg_memory[19][7].CLK
clk => reg_memory[19][8].CLK
clk => reg_memory[19][9].CLK
clk => reg_memory[19][10].CLK
clk => reg_memory[19][11].CLK
clk => reg_memory[19][12].CLK
clk => reg_memory[19][13].CLK
clk => reg_memory[19][14].CLK
clk => reg_memory[19][15].CLK
clk => reg_memory[19][16].CLK
clk => reg_memory[19][17].CLK
clk => reg_memory[19][18].CLK
clk => reg_memory[19][19].CLK
clk => reg_memory[19][20].CLK
clk => reg_memory[19][21].CLK
clk => reg_memory[19][22].CLK
clk => reg_memory[19][23].CLK
clk => reg_memory[19][24].CLK
clk => reg_memory[19][25].CLK
clk => reg_memory[19][26].CLK
clk => reg_memory[19][27].CLK
clk => reg_memory[19][28].CLK
clk => reg_memory[19][29].CLK
clk => reg_memory[19][30].CLK
clk => reg_memory[19][31].CLK
clk => reg_memory[20][0].CLK
clk => reg_memory[20][1].CLK
clk => reg_memory[20][2].CLK
clk => reg_memory[20][3].CLK
clk => reg_memory[20][4].CLK
clk => reg_memory[20][5].CLK
clk => reg_memory[20][6].CLK
clk => reg_memory[20][7].CLK
clk => reg_memory[20][8].CLK
clk => reg_memory[20][9].CLK
clk => reg_memory[20][10].CLK
clk => reg_memory[20][11].CLK
clk => reg_memory[20][12].CLK
clk => reg_memory[20][13].CLK
clk => reg_memory[20][14].CLK
clk => reg_memory[20][15].CLK
clk => reg_memory[20][16].CLK
clk => reg_memory[20][17].CLK
clk => reg_memory[20][18].CLK
clk => reg_memory[20][19].CLK
clk => reg_memory[20][20].CLK
clk => reg_memory[20][21].CLK
clk => reg_memory[20][22].CLK
clk => reg_memory[20][23].CLK
clk => reg_memory[20][24].CLK
clk => reg_memory[20][25].CLK
clk => reg_memory[20][26].CLK
clk => reg_memory[20][27].CLK
clk => reg_memory[20][28].CLK
clk => reg_memory[20][29].CLK
clk => reg_memory[20][30].CLK
clk => reg_memory[20][31].CLK
clk => reg_memory[21][0].CLK
clk => reg_memory[21][1].CLK
clk => reg_memory[21][2].CLK
clk => reg_memory[21][3].CLK
clk => reg_memory[21][4].CLK
clk => reg_memory[21][5].CLK
clk => reg_memory[21][6].CLK
clk => reg_memory[21][7].CLK
clk => reg_memory[21][8].CLK
clk => reg_memory[21][9].CLK
clk => reg_memory[21][10].CLK
clk => reg_memory[21][11].CLK
clk => reg_memory[21][12].CLK
clk => reg_memory[21][13].CLK
clk => reg_memory[21][14].CLK
clk => reg_memory[21][15].CLK
clk => reg_memory[21][16].CLK
clk => reg_memory[21][17].CLK
clk => reg_memory[21][18].CLK
clk => reg_memory[21][19].CLK
clk => reg_memory[21][20].CLK
clk => reg_memory[21][21].CLK
clk => reg_memory[21][22].CLK
clk => reg_memory[21][23].CLK
clk => reg_memory[21][24].CLK
clk => reg_memory[21][25].CLK
clk => reg_memory[21][26].CLK
clk => reg_memory[21][27].CLK
clk => reg_memory[21][28].CLK
clk => reg_memory[21][29].CLK
clk => reg_memory[21][30].CLK
clk => reg_memory[21][31].CLK
clk => reg_memory[22][0].CLK
clk => reg_memory[22][1].CLK
clk => reg_memory[22][2].CLK
clk => reg_memory[22][3].CLK
clk => reg_memory[22][4].CLK
clk => reg_memory[22][5].CLK
clk => reg_memory[22][6].CLK
clk => reg_memory[22][7].CLK
clk => reg_memory[22][8].CLK
clk => reg_memory[22][9].CLK
clk => reg_memory[22][10].CLK
clk => reg_memory[22][11].CLK
clk => reg_memory[22][12].CLK
clk => reg_memory[22][13].CLK
clk => reg_memory[22][14].CLK
clk => reg_memory[22][15].CLK
clk => reg_memory[22][16].CLK
clk => reg_memory[22][17].CLK
clk => reg_memory[22][18].CLK
clk => reg_memory[22][19].CLK
clk => reg_memory[22][20].CLK
clk => reg_memory[22][21].CLK
clk => reg_memory[22][22].CLK
clk => reg_memory[22][23].CLK
clk => reg_memory[22][24].CLK
clk => reg_memory[22][25].CLK
clk => reg_memory[22][26].CLK
clk => reg_memory[22][27].CLK
clk => reg_memory[22][28].CLK
clk => reg_memory[22][29].CLK
clk => reg_memory[22][30].CLK
clk => reg_memory[22][31].CLK
clk => reg_memory[23][0].CLK
clk => reg_memory[23][1].CLK
clk => reg_memory[23][2].CLK
clk => reg_memory[23][3].CLK
clk => reg_memory[23][4].CLK
clk => reg_memory[23][5].CLK
clk => reg_memory[23][6].CLK
clk => reg_memory[23][7].CLK
clk => reg_memory[23][8].CLK
clk => reg_memory[23][9].CLK
clk => reg_memory[23][10].CLK
clk => reg_memory[23][11].CLK
clk => reg_memory[23][12].CLK
clk => reg_memory[23][13].CLK
clk => reg_memory[23][14].CLK
clk => reg_memory[23][15].CLK
clk => reg_memory[23][16].CLK
clk => reg_memory[23][17].CLK
clk => reg_memory[23][18].CLK
clk => reg_memory[23][19].CLK
clk => reg_memory[23][20].CLK
clk => reg_memory[23][21].CLK
clk => reg_memory[23][22].CLK
clk => reg_memory[23][23].CLK
clk => reg_memory[23][24].CLK
clk => reg_memory[23][25].CLK
clk => reg_memory[23][26].CLK
clk => reg_memory[23][27].CLK
clk => reg_memory[23][28].CLK
clk => reg_memory[23][29].CLK
clk => reg_memory[23][30].CLK
clk => reg_memory[23][31].CLK
clk => reg_memory[24][0].CLK
clk => reg_memory[24][1].CLK
clk => reg_memory[24][2].CLK
clk => reg_memory[24][3].CLK
clk => reg_memory[24][4].CLK
clk => reg_memory[24][5].CLK
clk => reg_memory[24][6].CLK
clk => reg_memory[24][7].CLK
clk => reg_memory[24][8].CLK
clk => reg_memory[24][9].CLK
clk => reg_memory[24][10].CLK
clk => reg_memory[24][11].CLK
clk => reg_memory[24][12].CLK
clk => reg_memory[24][13].CLK
clk => reg_memory[24][14].CLK
clk => reg_memory[24][15].CLK
clk => reg_memory[24][16].CLK
clk => reg_memory[24][17].CLK
clk => reg_memory[24][18].CLK
clk => reg_memory[24][19].CLK
clk => reg_memory[24][20].CLK
clk => reg_memory[24][21].CLK
clk => reg_memory[24][22].CLK
clk => reg_memory[24][23].CLK
clk => reg_memory[24][24].CLK
clk => reg_memory[24][25].CLK
clk => reg_memory[24][26].CLK
clk => reg_memory[24][27].CLK
clk => reg_memory[24][28].CLK
clk => reg_memory[24][29].CLK
clk => reg_memory[24][30].CLK
clk => reg_memory[24][31].CLK
clk => reg_memory[25][0].CLK
clk => reg_memory[25][1].CLK
clk => reg_memory[25][2].CLK
clk => reg_memory[25][3].CLK
clk => reg_memory[25][4].CLK
clk => reg_memory[25][5].CLK
clk => reg_memory[25][6].CLK
clk => reg_memory[25][7].CLK
clk => reg_memory[25][8].CLK
clk => reg_memory[25][9].CLK
clk => reg_memory[25][10].CLK
clk => reg_memory[25][11].CLK
clk => reg_memory[25][12].CLK
clk => reg_memory[25][13].CLK
clk => reg_memory[25][14].CLK
clk => reg_memory[25][15].CLK
clk => reg_memory[25][16].CLK
clk => reg_memory[25][17].CLK
clk => reg_memory[25][18].CLK
clk => reg_memory[25][19].CLK
clk => reg_memory[25][20].CLK
clk => reg_memory[25][21].CLK
clk => reg_memory[25][22].CLK
clk => reg_memory[25][23].CLK
clk => reg_memory[25][24].CLK
clk => reg_memory[25][25].CLK
clk => reg_memory[25][26].CLK
clk => reg_memory[25][27].CLK
clk => reg_memory[25][28].CLK
clk => reg_memory[25][29].CLK
clk => reg_memory[25][30].CLK
clk => reg_memory[25][31].CLK
clk => reg_memory[26][0].CLK
clk => reg_memory[26][1].CLK
clk => reg_memory[26][2].CLK
clk => reg_memory[26][3].CLK
clk => reg_memory[26][4].CLK
clk => reg_memory[26][5].CLK
clk => reg_memory[26][6].CLK
clk => reg_memory[26][7].CLK
clk => reg_memory[26][8].CLK
clk => reg_memory[26][9].CLK
clk => reg_memory[26][10].CLK
clk => reg_memory[26][11].CLK
clk => reg_memory[26][12].CLK
clk => reg_memory[26][13].CLK
clk => reg_memory[26][14].CLK
clk => reg_memory[26][15].CLK
clk => reg_memory[26][16].CLK
clk => reg_memory[26][17].CLK
clk => reg_memory[26][18].CLK
clk => reg_memory[26][19].CLK
clk => reg_memory[26][20].CLK
clk => reg_memory[26][21].CLK
clk => reg_memory[26][22].CLK
clk => reg_memory[26][23].CLK
clk => reg_memory[26][24].CLK
clk => reg_memory[26][25].CLK
clk => reg_memory[26][26].CLK
clk => reg_memory[26][27].CLK
clk => reg_memory[26][28].CLK
clk => reg_memory[26][29].CLK
clk => reg_memory[26][30].CLK
clk => reg_memory[26][31].CLK
clk => reg_memory[27][0].CLK
clk => reg_memory[27][1].CLK
clk => reg_memory[27][2].CLK
clk => reg_memory[27][3].CLK
clk => reg_memory[27][4].CLK
clk => reg_memory[27][5].CLK
clk => reg_memory[27][6].CLK
clk => reg_memory[27][7].CLK
clk => reg_memory[27][8].CLK
clk => reg_memory[27][9].CLK
clk => reg_memory[27][10].CLK
clk => reg_memory[27][11].CLK
clk => reg_memory[27][12].CLK
clk => reg_memory[27][13].CLK
clk => reg_memory[27][14].CLK
clk => reg_memory[27][15].CLK
clk => reg_memory[27][16].CLK
clk => reg_memory[27][17].CLK
clk => reg_memory[27][18].CLK
clk => reg_memory[27][19].CLK
clk => reg_memory[27][20].CLK
clk => reg_memory[27][21].CLK
clk => reg_memory[27][22].CLK
clk => reg_memory[27][23].CLK
clk => reg_memory[27][24].CLK
clk => reg_memory[27][25].CLK
clk => reg_memory[27][26].CLK
clk => reg_memory[27][27].CLK
clk => reg_memory[27][28].CLK
clk => reg_memory[27][29].CLK
clk => reg_memory[27][30].CLK
clk => reg_memory[27][31].CLK
clk => reg_memory[28][0].CLK
clk => reg_memory[28][1].CLK
clk => reg_memory[28][2].CLK
clk => reg_memory[28][3].CLK
clk => reg_memory[28][4].CLK
clk => reg_memory[28][5].CLK
clk => reg_memory[28][6].CLK
clk => reg_memory[28][7].CLK
clk => reg_memory[28][8].CLK
clk => reg_memory[28][9].CLK
clk => reg_memory[28][10].CLK
clk => reg_memory[28][11].CLK
clk => reg_memory[28][12].CLK
clk => reg_memory[28][13].CLK
clk => reg_memory[28][14].CLK
clk => reg_memory[28][15].CLK
clk => reg_memory[28][16].CLK
clk => reg_memory[28][17].CLK
clk => reg_memory[28][18].CLK
clk => reg_memory[28][19].CLK
clk => reg_memory[28][20].CLK
clk => reg_memory[28][21].CLK
clk => reg_memory[28][22].CLK
clk => reg_memory[28][23].CLK
clk => reg_memory[28][24].CLK
clk => reg_memory[28][25].CLK
clk => reg_memory[28][26].CLK
clk => reg_memory[28][27].CLK
clk => reg_memory[28][28].CLK
clk => reg_memory[28][29].CLK
clk => reg_memory[28][30].CLK
clk => reg_memory[28][31].CLK
clk => reg_memory[29][0].CLK
clk => reg_memory[29][1].CLK
clk => reg_memory[29][2].CLK
clk => reg_memory[29][3].CLK
clk => reg_memory[29][4].CLK
clk => reg_memory[29][5].CLK
clk => reg_memory[29][6].CLK
clk => reg_memory[29][7].CLK
clk => reg_memory[29][8].CLK
clk => reg_memory[29][9].CLK
clk => reg_memory[29][10].CLK
clk => reg_memory[29][11].CLK
clk => reg_memory[29][12].CLK
clk => reg_memory[29][13].CLK
clk => reg_memory[29][14].CLK
clk => reg_memory[29][15].CLK
clk => reg_memory[29][16].CLK
clk => reg_memory[29][17].CLK
clk => reg_memory[29][18].CLK
clk => reg_memory[29][19].CLK
clk => reg_memory[29][20].CLK
clk => reg_memory[29][21].CLK
clk => reg_memory[29][22].CLK
clk => reg_memory[29][23].CLK
clk => reg_memory[29][24].CLK
clk => reg_memory[29][25].CLK
clk => reg_memory[29][26].CLK
clk => reg_memory[29][27].CLK
clk => reg_memory[29][28].CLK
clk => reg_memory[29][29].CLK
clk => reg_memory[29][30].CLK
clk => reg_memory[29][31].CLK
clk => reg_memory[30][0].CLK
clk => reg_memory[30][1].CLK
clk => reg_memory[30][2].CLK
clk => reg_memory[30][3].CLK
clk => reg_memory[30][4].CLK
clk => reg_memory[30][5].CLK
clk => reg_memory[30][6].CLK
clk => reg_memory[30][7].CLK
clk => reg_memory[30][8].CLK
clk => reg_memory[30][9].CLK
clk => reg_memory[30][10].CLK
clk => reg_memory[30][11].CLK
clk => reg_memory[30][12].CLK
clk => reg_memory[30][13].CLK
clk => reg_memory[30][14].CLK
clk => reg_memory[30][15].CLK
clk => reg_memory[30][16].CLK
clk => reg_memory[30][17].CLK
clk => reg_memory[30][18].CLK
clk => reg_memory[30][19].CLK
clk => reg_memory[30][20].CLK
clk => reg_memory[30][21].CLK
clk => reg_memory[30][22].CLK
clk => reg_memory[30][23].CLK
clk => reg_memory[30][24].CLK
clk => reg_memory[30][25].CLK
clk => reg_memory[30][26].CLK
clk => reg_memory[30][27].CLK
clk => reg_memory[30][28].CLK
clk => reg_memory[30][29].CLK
clk => reg_memory[30][30].CLK
clk => reg_memory[30][31].CLK
clk => reg_memory[31][0].CLK
clk => reg_memory[31][1].CLK
clk => reg_memory[31][2].CLK
clk => reg_memory[31][3].CLK
clk => reg_memory[31][4].CLK
clk => reg_memory[31][5].CLK
clk => reg_memory[31][6].CLK
clk => reg_memory[31][7].CLK
clk => reg_memory[31][8].CLK
clk => reg_memory[31][9].CLK
clk => reg_memory[31][10].CLK
clk => reg_memory[31][11].CLK
clk => reg_memory[31][12].CLK
clk => reg_memory[31][13].CLK
clk => reg_memory[31][14].CLK
clk => reg_memory[31][15].CLK
clk => reg_memory[31][16].CLK
clk => reg_memory[31][17].CLK
clk => reg_memory[31][18].CLK
clk => reg_memory[31][19].CLK
clk => reg_memory[31][20].CLK
clk => reg_memory[31][21].CLK
clk => reg_memory[31][22].CLK
clk => reg_memory[31][23].CLK
clk => reg_memory[31][24].CLK
clk => reg_memory[31][25].CLK
clk => reg_memory[31][26].CLK
clk => reg_memory[31][27].CLK
clk => reg_memory[31][28].CLK
clk => reg_memory[31][29].CLK
clk => reg_memory[31][30].CLK
clk => reg_memory[31][31].CLK
raaddr[0] => Mux0.IN4
raaddr[0] => Mux1.IN4
raaddr[0] => Mux2.IN4
raaddr[0] => Mux3.IN4
raaddr[0] => Mux4.IN4
raaddr[0] => Mux5.IN4
raaddr[0] => Mux6.IN4
raaddr[0] => Mux7.IN4
raaddr[0] => Mux8.IN4
raaddr[0] => Mux9.IN4
raaddr[0] => Mux10.IN4
raaddr[0] => Mux11.IN4
raaddr[0] => Mux12.IN4
raaddr[0] => Mux13.IN4
raaddr[0] => Mux14.IN4
raaddr[0] => Mux15.IN4
raaddr[0] => Mux16.IN4
raaddr[0] => Mux17.IN4
raaddr[0] => Mux18.IN4
raaddr[0] => Mux19.IN4
raaddr[0] => Mux20.IN4
raaddr[0] => Mux21.IN4
raaddr[0] => Mux22.IN4
raaddr[0] => Mux23.IN4
raaddr[0] => Mux24.IN4
raaddr[0] => Mux25.IN4
raaddr[0] => Mux26.IN4
raaddr[0] => Mux27.IN4
raaddr[0] => Mux28.IN4
raaddr[0] => Mux29.IN4
raaddr[0] => Mux30.IN4
raaddr[0] => Mux31.IN4
raaddr[1] => Mux0.IN3
raaddr[1] => Mux1.IN3
raaddr[1] => Mux2.IN3
raaddr[1] => Mux3.IN3
raaddr[1] => Mux4.IN3
raaddr[1] => Mux5.IN3
raaddr[1] => Mux6.IN3
raaddr[1] => Mux7.IN3
raaddr[1] => Mux8.IN3
raaddr[1] => Mux9.IN3
raaddr[1] => Mux10.IN3
raaddr[1] => Mux11.IN3
raaddr[1] => Mux12.IN3
raaddr[1] => Mux13.IN3
raaddr[1] => Mux14.IN3
raaddr[1] => Mux15.IN3
raaddr[1] => Mux16.IN3
raaddr[1] => Mux17.IN3
raaddr[1] => Mux18.IN3
raaddr[1] => Mux19.IN3
raaddr[1] => Mux20.IN3
raaddr[1] => Mux21.IN3
raaddr[1] => Mux22.IN3
raaddr[1] => Mux23.IN3
raaddr[1] => Mux24.IN3
raaddr[1] => Mux25.IN3
raaddr[1] => Mux26.IN3
raaddr[1] => Mux27.IN3
raaddr[1] => Mux28.IN3
raaddr[1] => Mux29.IN3
raaddr[1] => Mux30.IN3
raaddr[1] => Mux31.IN3
raaddr[2] => Mux0.IN2
raaddr[2] => Mux1.IN2
raaddr[2] => Mux2.IN2
raaddr[2] => Mux3.IN2
raaddr[2] => Mux4.IN2
raaddr[2] => Mux5.IN2
raaddr[2] => Mux6.IN2
raaddr[2] => Mux7.IN2
raaddr[2] => Mux8.IN2
raaddr[2] => Mux9.IN2
raaddr[2] => Mux10.IN2
raaddr[2] => Mux11.IN2
raaddr[2] => Mux12.IN2
raaddr[2] => Mux13.IN2
raaddr[2] => Mux14.IN2
raaddr[2] => Mux15.IN2
raaddr[2] => Mux16.IN2
raaddr[2] => Mux17.IN2
raaddr[2] => Mux18.IN2
raaddr[2] => Mux19.IN2
raaddr[2] => Mux20.IN2
raaddr[2] => Mux21.IN2
raaddr[2] => Mux22.IN2
raaddr[2] => Mux23.IN2
raaddr[2] => Mux24.IN2
raaddr[2] => Mux25.IN2
raaddr[2] => Mux26.IN2
raaddr[2] => Mux27.IN2
raaddr[2] => Mux28.IN2
raaddr[2] => Mux29.IN2
raaddr[2] => Mux30.IN2
raaddr[2] => Mux31.IN2
raaddr[3] => Mux0.IN1
raaddr[3] => Mux1.IN1
raaddr[3] => Mux2.IN1
raaddr[3] => Mux3.IN1
raaddr[3] => Mux4.IN1
raaddr[3] => Mux5.IN1
raaddr[3] => Mux6.IN1
raaddr[3] => Mux7.IN1
raaddr[3] => Mux8.IN1
raaddr[3] => Mux9.IN1
raaddr[3] => Mux10.IN1
raaddr[3] => Mux11.IN1
raaddr[3] => Mux12.IN1
raaddr[3] => Mux13.IN1
raaddr[3] => Mux14.IN1
raaddr[3] => Mux15.IN1
raaddr[3] => Mux16.IN1
raaddr[3] => Mux17.IN1
raaddr[3] => Mux18.IN1
raaddr[3] => Mux19.IN1
raaddr[3] => Mux20.IN1
raaddr[3] => Mux21.IN1
raaddr[3] => Mux22.IN1
raaddr[3] => Mux23.IN1
raaddr[3] => Mux24.IN1
raaddr[3] => Mux25.IN1
raaddr[3] => Mux26.IN1
raaddr[3] => Mux27.IN1
raaddr[3] => Mux28.IN1
raaddr[3] => Mux29.IN1
raaddr[3] => Mux30.IN1
raaddr[3] => Mux31.IN1
raaddr[4] => Mux0.IN0
raaddr[4] => Mux1.IN0
raaddr[4] => Mux2.IN0
raaddr[4] => Mux3.IN0
raaddr[4] => Mux4.IN0
raaddr[4] => Mux5.IN0
raaddr[4] => Mux6.IN0
raaddr[4] => Mux7.IN0
raaddr[4] => Mux8.IN0
raaddr[4] => Mux9.IN0
raaddr[4] => Mux10.IN0
raaddr[4] => Mux11.IN0
raaddr[4] => Mux12.IN0
raaddr[4] => Mux13.IN0
raaddr[4] => Mux14.IN0
raaddr[4] => Mux15.IN0
raaddr[4] => Mux16.IN0
raaddr[4] => Mux17.IN0
raaddr[4] => Mux18.IN0
raaddr[4] => Mux19.IN0
raaddr[4] => Mux20.IN0
raaddr[4] => Mux21.IN0
raaddr[4] => Mux22.IN0
raaddr[4] => Mux23.IN0
raaddr[4] => Mux24.IN0
raaddr[4] => Mux25.IN0
raaddr[4] => Mux26.IN0
raaddr[4] => Mux27.IN0
raaddr[4] => Mux28.IN0
raaddr[4] => Mux29.IN0
raaddr[4] => Mux30.IN0
raaddr[4] => Mux31.IN0
rbaddr[0] => Mux32.IN4
rbaddr[0] => Mux33.IN4
rbaddr[0] => Mux34.IN4
rbaddr[0] => Mux35.IN4
rbaddr[0] => Mux36.IN4
rbaddr[0] => Mux37.IN4
rbaddr[0] => Mux38.IN4
rbaddr[0] => Mux39.IN4
rbaddr[0] => Mux40.IN4
rbaddr[0] => Mux41.IN4
rbaddr[0] => Mux42.IN4
rbaddr[0] => Mux43.IN4
rbaddr[0] => Mux44.IN4
rbaddr[0] => Mux45.IN4
rbaddr[0] => Mux46.IN4
rbaddr[0] => Mux47.IN4
rbaddr[0] => Mux48.IN4
rbaddr[0] => Mux49.IN4
rbaddr[0] => Mux50.IN4
rbaddr[0] => Mux51.IN4
rbaddr[0] => Mux52.IN4
rbaddr[0] => Mux53.IN4
rbaddr[0] => Mux54.IN4
rbaddr[0] => Mux55.IN4
rbaddr[0] => Mux56.IN4
rbaddr[0] => Mux57.IN4
rbaddr[0] => Mux58.IN4
rbaddr[0] => Mux59.IN4
rbaddr[0] => Mux60.IN4
rbaddr[0] => Mux61.IN4
rbaddr[0] => Mux62.IN4
rbaddr[0] => Mux63.IN4
rbaddr[1] => Mux32.IN3
rbaddr[1] => Mux33.IN3
rbaddr[1] => Mux34.IN3
rbaddr[1] => Mux35.IN3
rbaddr[1] => Mux36.IN3
rbaddr[1] => Mux37.IN3
rbaddr[1] => Mux38.IN3
rbaddr[1] => Mux39.IN3
rbaddr[1] => Mux40.IN3
rbaddr[1] => Mux41.IN3
rbaddr[1] => Mux42.IN3
rbaddr[1] => Mux43.IN3
rbaddr[1] => Mux44.IN3
rbaddr[1] => Mux45.IN3
rbaddr[1] => Mux46.IN3
rbaddr[1] => Mux47.IN3
rbaddr[1] => Mux48.IN3
rbaddr[1] => Mux49.IN3
rbaddr[1] => Mux50.IN3
rbaddr[1] => Mux51.IN3
rbaddr[1] => Mux52.IN3
rbaddr[1] => Mux53.IN3
rbaddr[1] => Mux54.IN3
rbaddr[1] => Mux55.IN3
rbaddr[1] => Mux56.IN3
rbaddr[1] => Mux57.IN3
rbaddr[1] => Mux58.IN3
rbaddr[1] => Mux59.IN3
rbaddr[1] => Mux60.IN3
rbaddr[1] => Mux61.IN3
rbaddr[1] => Mux62.IN3
rbaddr[1] => Mux63.IN3
rbaddr[2] => Mux32.IN2
rbaddr[2] => Mux33.IN2
rbaddr[2] => Mux34.IN2
rbaddr[2] => Mux35.IN2
rbaddr[2] => Mux36.IN2
rbaddr[2] => Mux37.IN2
rbaddr[2] => Mux38.IN2
rbaddr[2] => Mux39.IN2
rbaddr[2] => Mux40.IN2
rbaddr[2] => Mux41.IN2
rbaddr[2] => Mux42.IN2
rbaddr[2] => Mux43.IN2
rbaddr[2] => Mux44.IN2
rbaddr[2] => Mux45.IN2
rbaddr[2] => Mux46.IN2
rbaddr[2] => Mux47.IN2
rbaddr[2] => Mux48.IN2
rbaddr[2] => Mux49.IN2
rbaddr[2] => Mux50.IN2
rbaddr[2] => Mux51.IN2
rbaddr[2] => Mux52.IN2
rbaddr[2] => Mux53.IN2
rbaddr[2] => Mux54.IN2
rbaddr[2] => Mux55.IN2
rbaddr[2] => Mux56.IN2
rbaddr[2] => Mux57.IN2
rbaddr[2] => Mux58.IN2
rbaddr[2] => Mux59.IN2
rbaddr[2] => Mux60.IN2
rbaddr[2] => Mux61.IN2
rbaddr[2] => Mux62.IN2
rbaddr[2] => Mux63.IN2
rbaddr[3] => Mux32.IN1
rbaddr[3] => Mux33.IN1
rbaddr[3] => Mux34.IN1
rbaddr[3] => Mux35.IN1
rbaddr[3] => Mux36.IN1
rbaddr[3] => Mux37.IN1
rbaddr[3] => Mux38.IN1
rbaddr[3] => Mux39.IN1
rbaddr[3] => Mux40.IN1
rbaddr[3] => Mux41.IN1
rbaddr[3] => Mux42.IN1
rbaddr[3] => Mux43.IN1
rbaddr[3] => Mux44.IN1
rbaddr[3] => Mux45.IN1
rbaddr[3] => Mux46.IN1
rbaddr[3] => Mux47.IN1
rbaddr[3] => Mux48.IN1
rbaddr[3] => Mux49.IN1
rbaddr[3] => Mux50.IN1
rbaddr[3] => Mux51.IN1
rbaddr[3] => Mux52.IN1
rbaddr[3] => Mux53.IN1
rbaddr[3] => Mux54.IN1
rbaddr[3] => Mux55.IN1
rbaddr[3] => Mux56.IN1
rbaddr[3] => Mux57.IN1
rbaddr[3] => Mux58.IN1
rbaddr[3] => Mux59.IN1
rbaddr[3] => Mux60.IN1
rbaddr[3] => Mux61.IN1
rbaddr[3] => Mux62.IN1
rbaddr[3] => Mux63.IN1
rbaddr[4] => Mux32.IN0
rbaddr[4] => Mux33.IN0
rbaddr[4] => Mux34.IN0
rbaddr[4] => Mux35.IN0
rbaddr[4] => Mux36.IN0
rbaddr[4] => Mux37.IN0
rbaddr[4] => Mux38.IN0
rbaddr[4] => Mux39.IN0
rbaddr[4] => Mux40.IN0
rbaddr[4] => Mux41.IN0
rbaddr[4] => Mux42.IN0
rbaddr[4] => Mux43.IN0
rbaddr[4] => Mux44.IN0
rbaddr[4] => Mux45.IN0
rbaddr[4] => Mux46.IN0
rbaddr[4] => Mux47.IN0
rbaddr[4] => Mux48.IN0
rbaddr[4] => Mux49.IN0
rbaddr[4] => Mux50.IN0
rbaddr[4] => Mux51.IN0
rbaddr[4] => Mux52.IN0
rbaddr[4] => Mux53.IN0
rbaddr[4] => Mux54.IN0
rbaddr[4] => Mux55.IN0
rbaddr[4] => Mux56.IN0
rbaddr[4] => Mux57.IN0
rbaddr[4] => Mux58.IN0
rbaddr[4] => Mux59.IN0
rbaddr[4] => Mux60.IN0
rbaddr[4] => Mux61.IN0
rbaddr[4] => Mux62.IN0
rbaddr[4] => Mux63.IN0
we => reg_memory[0][0].ENA
we => reg_memory[0][1].ENA
we => reg_memory[0][2].ENA
we => reg_memory[0][3].ENA
we => reg_memory[0][4].ENA
we => reg_memory[0][5].ENA
we => reg_memory[0][6].ENA
we => reg_memory[0][7].ENA
we => reg_memory[0][8].ENA
we => reg_memory[0][9].ENA
we => reg_memory[0][10].ENA
we => reg_memory[0][11].ENA
we => reg_memory[0][12].ENA
we => reg_memory[0][13].ENA
we => reg_memory[0][14].ENA
we => reg_memory[0][15].ENA
we => reg_memory[0][16].ENA
we => reg_memory[0][17].ENA
we => reg_memory[0][18].ENA
we => reg_memory[0][19].ENA
we => reg_memory[0][20].ENA
we => reg_memory[0][21].ENA
we => reg_memory[0][22].ENA
we => reg_memory[0][23].ENA
we => reg_memory[0][24].ENA
we => reg_memory[0][25].ENA
we => reg_memory[0][26].ENA
we => reg_memory[0][27].ENA
we => reg_memory[0][28].ENA
we => reg_memory[0][29].ENA
we => reg_memory[0][30].ENA
we => reg_memory[0][31].ENA
we => reg_memory[1][0].ENA
we => reg_memory[1][1].ENA
we => reg_memory[1][2].ENA
we => reg_memory[1][3].ENA
we => reg_memory[1][4].ENA
we => reg_memory[1][5].ENA
we => reg_memory[1][6].ENA
we => reg_memory[1][7].ENA
we => reg_memory[1][8].ENA
we => reg_memory[1][9].ENA
we => reg_memory[1][10].ENA
we => reg_memory[1][11].ENA
we => reg_memory[1][12].ENA
we => reg_memory[1][13].ENA
we => reg_memory[1][14].ENA
we => reg_memory[1][15].ENA
we => reg_memory[1][16].ENA
we => reg_memory[1][17].ENA
we => reg_memory[1][18].ENA
we => reg_memory[1][19].ENA
we => reg_memory[1][20].ENA
we => reg_memory[1][21].ENA
we => reg_memory[1][22].ENA
we => reg_memory[1][23].ENA
we => reg_memory[1][24].ENA
we => reg_memory[1][25].ENA
we => reg_memory[1][26].ENA
we => reg_memory[1][27].ENA
we => reg_memory[1][28].ENA
we => reg_memory[1][29].ENA
we => reg_memory[1][30].ENA
we => reg_memory[1][31].ENA
we => reg_memory[2][0].ENA
we => reg_memory[2][1].ENA
we => reg_memory[2][2].ENA
we => reg_memory[2][3].ENA
we => reg_memory[2][4].ENA
we => reg_memory[2][5].ENA
we => reg_memory[2][6].ENA
we => reg_memory[2][7].ENA
we => reg_memory[2][8].ENA
we => reg_memory[2][9].ENA
we => reg_memory[2][10].ENA
we => reg_memory[2][11].ENA
we => reg_memory[2][12].ENA
we => reg_memory[2][13].ENA
we => reg_memory[2][14].ENA
we => reg_memory[2][15].ENA
we => reg_memory[2][16].ENA
we => reg_memory[2][17].ENA
we => reg_memory[2][18].ENA
we => reg_memory[2][19].ENA
we => reg_memory[2][20].ENA
we => reg_memory[2][21].ENA
we => reg_memory[2][22].ENA
we => reg_memory[2][23].ENA
we => reg_memory[2][24].ENA
we => reg_memory[2][25].ENA
we => reg_memory[2][26].ENA
we => reg_memory[2][27].ENA
we => reg_memory[2][28].ENA
we => reg_memory[2][29].ENA
we => reg_memory[2][30].ENA
we => reg_memory[2][31].ENA
we => reg_memory[3][0].ENA
we => reg_memory[3][1].ENA
we => reg_memory[3][2].ENA
we => reg_memory[3][3].ENA
we => reg_memory[3][4].ENA
we => reg_memory[3][5].ENA
we => reg_memory[3][6].ENA
we => reg_memory[3][7].ENA
we => reg_memory[3][8].ENA
we => reg_memory[3][9].ENA
we => reg_memory[3][10].ENA
we => reg_memory[3][11].ENA
we => reg_memory[3][12].ENA
we => reg_memory[3][13].ENA
we => reg_memory[3][14].ENA
we => reg_memory[3][15].ENA
we => reg_memory[3][16].ENA
we => reg_memory[3][17].ENA
we => reg_memory[3][18].ENA
we => reg_memory[3][19].ENA
we => reg_memory[3][20].ENA
we => reg_memory[3][21].ENA
we => reg_memory[3][22].ENA
we => reg_memory[3][23].ENA
we => reg_memory[3][24].ENA
we => reg_memory[3][25].ENA
we => reg_memory[3][26].ENA
we => reg_memory[3][27].ENA
we => reg_memory[3][28].ENA
we => reg_memory[3][29].ENA
we => reg_memory[3][30].ENA
we => reg_memory[3][31].ENA
we => reg_memory[4][0].ENA
we => reg_memory[4][1].ENA
we => reg_memory[4][2].ENA
we => reg_memory[4][3].ENA
we => reg_memory[4][4].ENA
we => reg_memory[4][5].ENA
we => reg_memory[4][6].ENA
we => reg_memory[4][7].ENA
we => reg_memory[4][8].ENA
we => reg_memory[4][9].ENA
we => reg_memory[4][10].ENA
we => reg_memory[4][11].ENA
we => reg_memory[4][12].ENA
we => reg_memory[4][13].ENA
we => reg_memory[4][14].ENA
we => reg_memory[4][15].ENA
we => reg_memory[4][16].ENA
we => reg_memory[4][17].ENA
we => reg_memory[4][18].ENA
we => reg_memory[4][19].ENA
we => reg_memory[4][20].ENA
we => reg_memory[4][21].ENA
we => reg_memory[4][22].ENA
we => reg_memory[4][23].ENA
we => reg_memory[4][24].ENA
we => reg_memory[4][25].ENA
we => reg_memory[4][26].ENA
we => reg_memory[4][27].ENA
we => reg_memory[4][28].ENA
we => reg_memory[4][29].ENA
we => reg_memory[4][30].ENA
we => reg_memory[4][31].ENA
we => reg_memory[5][0].ENA
we => reg_memory[5][1].ENA
we => reg_memory[5][2].ENA
we => reg_memory[5][3].ENA
we => reg_memory[5][4].ENA
we => reg_memory[5][5].ENA
we => reg_memory[5][6].ENA
we => reg_memory[5][7].ENA
we => reg_memory[5][8].ENA
we => reg_memory[5][9].ENA
we => reg_memory[5][10].ENA
we => reg_memory[5][11].ENA
we => reg_memory[5][12].ENA
we => reg_memory[5][13].ENA
we => reg_memory[5][14].ENA
we => reg_memory[5][15].ENA
we => reg_memory[5][16].ENA
we => reg_memory[5][17].ENA
we => reg_memory[5][18].ENA
we => reg_memory[5][19].ENA
we => reg_memory[5][20].ENA
we => reg_memory[5][21].ENA
we => reg_memory[5][22].ENA
we => reg_memory[5][23].ENA
we => reg_memory[5][24].ENA
we => reg_memory[5][25].ENA
we => reg_memory[5][26].ENA
we => reg_memory[5][27].ENA
we => reg_memory[5][28].ENA
we => reg_memory[5][29].ENA
we => reg_memory[5][30].ENA
we => reg_memory[5][31].ENA
we => reg_memory[6][0].ENA
we => reg_memory[6][1].ENA
we => reg_memory[6][2].ENA
we => reg_memory[6][3].ENA
we => reg_memory[6][4].ENA
we => reg_memory[6][5].ENA
we => reg_memory[6][6].ENA
we => reg_memory[6][7].ENA
we => reg_memory[6][8].ENA
we => reg_memory[6][9].ENA
we => reg_memory[6][10].ENA
we => reg_memory[6][11].ENA
we => reg_memory[6][12].ENA
we => reg_memory[6][13].ENA
we => reg_memory[6][14].ENA
we => reg_memory[6][15].ENA
we => reg_memory[6][16].ENA
we => reg_memory[6][17].ENA
we => reg_memory[6][18].ENA
we => reg_memory[6][19].ENA
we => reg_memory[6][20].ENA
we => reg_memory[6][21].ENA
we => reg_memory[6][22].ENA
we => reg_memory[6][23].ENA
we => reg_memory[6][24].ENA
we => reg_memory[6][25].ENA
we => reg_memory[6][26].ENA
we => reg_memory[6][27].ENA
we => reg_memory[6][28].ENA
we => reg_memory[6][29].ENA
we => reg_memory[6][30].ENA
we => reg_memory[6][31].ENA
we => reg_memory[7][0].ENA
we => reg_memory[7][1].ENA
we => reg_memory[7][2].ENA
we => reg_memory[7][3].ENA
we => reg_memory[7][4].ENA
we => reg_memory[7][5].ENA
we => reg_memory[7][6].ENA
we => reg_memory[7][7].ENA
we => reg_memory[7][8].ENA
we => reg_memory[7][9].ENA
we => reg_memory[7][10].ENA
we => reg_memory[7][11].ENA
we => reg_memory[7][12].ENA
we => reg_memory[7][13].ENA
we => reg_memory[7][14].ENA
we => reg_memory[7][15].ENA
we => reg_memory[7][16].ENA
we => reg_memory[7][17].ENA
we => reg_memory[7][18].ENA
we => reg_memory[7][19].ENA
we => reg_memory[7][20].ENA
we => reg_memory[7][21].ENA
we => reg_memory[7][22].ENA
we => reg_memory[7][23].ENA
we => reg_memory[7][24].ENA
we => reg_memory[7][25].ENA
we => reg_memory[7][26].ENA
we => reg_memory[7][27].ENA
we => reg_memory[7][28].ENA
we => reg_memory[7][29].ENA
we => reg_memory[7][30].ENA
we => reg_memory[7][31].ENA
we => reg_memory[8][0].ENA
we => reg_memory[8][1].ENA
we => reg_memory[8][2].ENA
we => reg_memory[8][3].ENA
we => reg_memory[8][4].ENA
we => reg_memory[8][5].ENA
we => reg_memory[8][6].ENA
we => reg_memory[8][7].ENA
we => reg_memory[8][8].ENA
we => reg_memory[8][9].ENA
we => reg_memory[8][10].ENA
we => reg_memory[8][11].ENA
we => reg_memory[8][12].ENA
we => reg_memory[8][13].ENA
we => reg_memory[8][14].ENA
we => reg_memory[8][15].ENA
we => reg_memory[8][16].ENA
we => reg_memory[8][17].ENA
we => reg_memory[8][18].ENA
we => reg_memory[8][19].ENA
we => reg_memory[8][20].ENA
we => reg_memory[8][21].ENA
we => reg_memory[8][22].ENA
we => reg_memory[8][23].ENA
we => reg_memory[8][24].ENA
we => reg_memory[8][25].ENA
we => reg_memory[8][26].ENA
we => reg_memory[8][27].ENA
we => reg_memory[8][28].ENA
we => reg_memory[8][29].ENA
we => reg_memory[8][30].ENA
we => reg_memory[8][31].ENA
we => reg_memory[9][0].ENA
we => reg_memory[9][1].ENA
we => reg_memory[9][2].ENA
we => reg_memory[9][3].ENA
we => reg_memory[9][4].ENA
we => reg_memory[9][5].ENA
we => reg_memory[9][6].ENA
we => reg_memory[9][7].ENA
we => reg_memory[9][8].ENA
we => reg_memory[9][9].ENA
we => reg_memory[9][10].ENA
we => reg_memory[9][11].ENA
we => reg_memory[9][12].ENA
we => reg_memory[9][13].ENA
we => reg_memory[9][14].ENA
we => reg_memory[9][15].ENA
we => reg_memory[9][16].ENA
we => reg_memory[9][17].ENA
we => reg_memory[9][18].ENA
we => reg_memory[9][19].ENA
we => reg_memory[9][20].ENA
we => reg_memory[9][21].ENA
we => reg_memory[9][22].ENA
we => reg_memory[9][23].ENA
we => reg_memory[9][24].ENA
we => reg_memory[9][25].ENA
we => reg_memory[9][26].ENA
we => reg_memory[9][27].ENA
we => reg_memory[9][28].ENA
we => reg_memory[9][29].ENA
we => reg_memory[9][30].ENA
we => reg_memory[9][31].ENA
we => reg_memory[10][0].ENA
we => reg_memory[10][1].ENA
we => reg_memory[10][2].ENA
we => reg_memory[10][3].ENA
we => reg_memory[10][4].ENA
we => reg_memory[10][5].ENA
we => reg_memory[10][6].ENA
we => reg_memory[10][7].ENA
we => reg_memory[10][8].ENA
we => reg_memory[10][9].ENA
we => reg_memory[10][10].ENA
we => reg_memory[10][11].ENA
we => reg_memory[10][12].ENA
we => reg_memory[10][13].ENA
we => reg_memory[10][14].ENA
we => reg_memory[10][15].ENA
we => reg_memory[10][16].ENA
we => reg_memory[10][17].ENA
we => reg_memory[10][18].ENA
we => reg_memory[10][19].ENA
we => reg_memory[10][20].ENA
we => reg_memory[10][21].ENA
we => reg_memory[10][22].ENA
we => reg_memory[10][23].ENA
we => reg_memory[10][24].ENA
we => reg_memory[10][25].ENA
we => reg_memory[10][26].ENA
we => reg_memory[10][27].ENA
we => reg_memory[10][28].ENA
we => reg_memory[10][29].ENA
we => reg_memory[10][30].ENA
we => reg_memory[10][31].ENA
we => reg_memory[11][0].ENA
we => reg_memory[11][1].ENA
we => reg_memory[11][2].ENA
we => reg_memory[11][3].ENA
we => reg_memory[11][4].ENA
we => reg_memory[11][5].ENA
we => reg_memory[11][6].ENA
we => reg_memory[11][7].ENA
we => reg_memory[11][8].ENA
we => reg_memory[11][9].ENA
we => reg_memory[11][10].ENA
we => reg_memory[11][11].ENA
we => reg_memory[11][12].ENA
we => reg_memory[11][13].ENA
we => reg_memory[11][14].ENA
we => reg_memory[11][15].ENA
we => reg_memory[11][16].ENA
we => reg_memory[11][17].ENA
we => reg_memory[11][18].ENA
we => reg_memory[11][19].ENA
we => reg_memory[11][20].ENA
we => reg_memory[11][21].ENA
we => reg_memory[11][22].ENA
we => reg_memory[11][23].ENA
we => reg_memory[11][24].ENA
we => reg_memory[11][25].ENA
we => reg_memory[11][26].ENA
we => reg_memory[11][27].ENA
we => reg_memory[11][28].ENA
we => reg_memory[11][29].ENA
we => reg_memory[11][30].ENA
we => reg_memory[11][31].ENA
we => reg_memory[12][0].ENA
we => reg_memory[12][1].ENA
we => reg_memory[12][2].ENA
we => reg_memory[12][3].ENA
we => reg_memory[12][4].ENA
we => reg_memory[12][5].ENA
we => reg_memory[12][6].ENA
we => reg_memory[12][7].ENA
we => reg_memory[12][8].ENA
we => reg_memory[12][9].ENA
we => reg_memory[12][10].ENA
we => reg_memory[12][11].ENA
we => reg_memory[12][12].ENA
we => reg_memory[12][13].ENA
we => reg_memory[12][14].ENA
we => reg_memory[12][15].ENA
we => reg_memory[12][16].ENA
we => reg_memory[12][17].ENA
we => reg_memory[12][18].ENA
we => reg_memory[12][19].ENA
we => reg_memory[12][20].ENA
we => reg_memory[12][21].ENA
we => reg_memory[12][22].ENA
we => reg_memory[12][23].ENA
we => reg_memory[12][24].ENA
we => reg_memory[12][25].ENA
we => reg_memory[12][26].ENA
we => reg_memory[12][27].ENA
we => reg_memory[12][28].ENA
we => reg_memory[12][29].ENA
we => reg_memory[12][30].ENA
we => reg_memory[12][31].ENA
we => reg_memory[13][0].ENA
we => reg_memory[13][1].ENA
we => reg_memory[13][2].ENA
we => reg_memory[13][3].ENA
we => reg_memory[13][4].ENA
we => reg_memory[13][5].ENA
we => reg_memory[13][6].ENA
we => reg_memory[13][7].ENA
we => reg_memory[13][8].ENA
we => reg_memory[13][9].ENA
we => reg_memory[13][10].ENA
we => reg_memory[13][11].ENA
we => reg_memory[13][12].ENA
we => reg_memory[13][13].ENA
we => reg_memory[13][14].ENA
we => reg_memory[13][15].ENA
we => reg_memory[13][16].ENA
we => reg_memory[13][17].ENA
we => reg_memory[13][18].ENA
we => reg_memory[13][19].ENA
we => reg_memory[13][20].ENA
we => reg_memory[13][21].ENA
we => reg_memory[13][22].ENA
we => reg_memory[13][23].ENA
we => reg_memory[13][24].ENA
we => reg_memory[13][25].ENA
we => reg_memory[13][26].ENA
we => reg_memory[13][27].ENA
we => reg_memory[13][28].ENA
we => reg_memory[13][29].ENA
we => reg_memory[13][30].ENA
we => reg_memory[13][31].ENA
we => reg_memory[14][0].ENA
we => reg_memory[14][1].ENA
we => reg_memory[14][2].ENA
we => reg_memory[14][3].ENA
we => reg_memory[14][4].ENA
we => reg_memory[14][5].ENA
we => reg_memory[14][6].ENA
we => reg_memory[14][7].ENA
we => reg_memory[14][8].ENA
we => reg_memory[14][9].ENA
we => reg_memory[14][10].ENA
we => reg_memory[14][11].ENA
we => reg_memory[14][12].ENA
we => reg_memory[14][13].ENA
we => reg_memory[14][14].ENA
we => reg_memory[14][15].ENA
we => reg_memory[14][16].ENA
we => reg_memory[14][17].ENA
we => reg_memory[14][18].ENA
we => reg_memory[14][19].ENA
we => reg_memory[14][20].ENA
we => reg_memory[14][21].ENA
we => reg_memory[14][22].ENA
we => reg_memory[14][23].ENA
we => reg_memory[14][24].ENA
we => reg_memory[14][25].ENA
we => reg_memory[14][26].ENA
we => reg_memory[14][27].ENA
we => reg_memory[14][28].ENA
we => reg_memory[14][29].ENA
we => reg_memory[14][30].ENA
we => reg_memory[14][31].ENA
we => reg_memory[15][0].ENA
we => reg_memory[15][1].ENA
we => reg_memory[15][2].ENA
we => reg_memory[15][3].ENA
we => reg_memory[15][4].ENA
we => reg_memory[15][5].ENA
we => reg_memory[15][6].ENA
we => reg_memory[15][7].ENA
we => reg_memory[15][8].ENA
we => reg_memory[15][9].ENA
we => reg_memory[15][10].ENA
we => reg_memory[15][11].ENA
we => reg_memory[15][12].ENA
we => reg_memory[15][13].ENA
we => reg_memory[15][14].ENA
we => reg_memory[15][15].ENA
we => reg_memory[15][16].ENA
we => reg_memory[15][17].ENA
we => reg_memory[15][18].ENA
we => reg_memory[15][19].ENA
we => reg_memory[15][20].ENA
we => reg_memory[15][21].ENA
we => reg_memory[15][22].ENA
we => reg_memory[15][23].ENA
we => reg_memory[15][24].ENA
we => reg_memory[15][25].ENA
we => reg_memory[15][26].ENA
we => reg_memory[15][27].ENA
we => reg_memory[15][28].ENA
we => reg_memory[15][29].ENA
we => reg_memory[15][30].ENA
we => reg_memory[15][31].ENA
we => reg_memory[16][0].ENA
we => reg_memory[16][1].ENA
we => reg_memory[16][2].ENA
we => reg_memory[16][3].ENA
we => reg_memory[16][4].ENA
we => reg_memory[16][5].ENA
we => reg_memory[16][6].ENA
we => reg_memory[16][7].ENA
we => reg_memory[16][8].ENA
we => reg_memory[16][9].ENA
we => reg_memory[16][10].ENA
we => reg_memory[16][11].ENA
we => reg_memory[16][12].ENA
we => reg_memory[16][13].ENA
we => reg_memory[16][14].ENA
we => reg_memory[16][15].ENA
we => reg_memory[16][16].ENA
we => reg_memory[16][17].ENA
we => reg_memory[16][18].ENA
we => reg_memory[16][19].ENA
we => reg_memory[16][20].ENA
we => reg_memory[16][21].ENA
we => reg_memory[16][22].ENA
we => reg_memory[16][23].ENA
we => reg_memory[16][24].ENA
we => reg_memory[16][25].ENA
we => reg_memory[16][26].ENA
we => reg_memory[16][27].ENA
we => reg_memory[16][28].ENA
we => reg_memory[16][29].ENA
we => reg_memory[16][30].ENA
we => reg_memory[16][31].ENA
we => reg_memory[17][0].ENA
we => reg_memory[17][1].ENA
we => reg_memory[17][2].ENA
we => reg_memory[17][3].ENA
we => reg_memory[17][4].ENA
we => reg_memory[17][5].ENA
we => reg_memory[17][6].ENA
we => reg_memory[17][7].ENA
we => reg_memory[17][8].ENA
we => reg_memory[17][9].ENA
we => reg_memory[17][10].ENA
we => reg_memory[17][11].ENA
we => reg_memory[17][12].ENA
we => reg_memory[17][13].ENA
we => reg_memory[17][14].ENA
we => reg_memory[17][15].ENA
we => reg_memory[17][16].ENA
we => reg_memory[17][17].ENA
we => reg_memory[17][18].ENA
we => reg_memory[17][19].ENA
we => reg_memory[17][20].ENA
we => reg_memory[17][21].ENA
we => reg_memory[17][22].ENA
we => reg_memory[17][23].ENA
we => reg_memory[17][24].ENA
we => reg_memory[17][25].ENA
we => reg_memory[17][26].ENA
we => reg_memory[17][27].ENA
we => reg_memory[17][28].ENA
we => reg_memory[17][29].ENA
we => reg_memory[17][30].ENA
we => reg_memory[17][31].ENA
we => reg_memory[18][0].ENA
we => reg_memory[18][1].ENA
we => reg_memory[18][2].ENA
we => reg_memory[18][3].ENA
we => reg_memory[18][4].ENA
we => reg_memory[18][5].ENA
we => reg_memory[18][6].ENA
we => reg_memory[18][7].ENA
we => reg_memory[18][8].ENA
we => reg_memory[18][9].ENA
we => reg_memory[18][10].ENA
we => reg_memory[18][11].ENA
we => reg_memory[18][12].ENA
we => reg_memory[18][13].ENA
we => reg_memory[18][14].ENA
we => reg_memory[18][15].ENA
we => reg_memory[18][16].ENA
we => reg_memory[18][17].ENA
we => reg_memory[18][18].ENA
we => reg_memory[18][19].ENA
we => reg_memory[18][20].ENA
we => reg_memory[18][21].ENA
we => reg_memory[18][22].ENA
we => reg_memory[18][23].ENA
we => reg_memory[18][24].ENA
we => reg_memory[18][25].ENA
we => reg_memory[18][26].ENA
we => reg_memory[18][27].ENA
we => reg_memory[18][28].ENA
we => reg_memory[18][29].ENA
we => reg_memory[18][30].ENA
we => reg_memory[18][31].ENA
we => reg_memory[19][0].ENA
we => reg_memory[19][1].ENA
we => reg_memory[19][2].ENA
we => reg_memory[19][3].ENA
we => reg_memory[19][4].ENA
we => reg_memory[19][5].ENA
we => reg_memory[19][6].ENA
we => reg_memory[19][7].ENA
we => reg_memory[19][8].ENA
we => reg_memory[19][9].ENA
we => reg_memory[19][10].ENA
we => reg_memory[19][11].ENA
we => reg_memory[19][12].ENA
we => reg_memory[19][13].ENA
we => reg_memory[19][14].ENA
we => reg_memory[19][15].ENA
we => reg_memory[19][16].ENA
we => reg_memory[19][17].ENA
we => reg_memory[19][18].ENA
we => reg_memory[19][19].ENA
we => reg_memory[19][20].ENA
we => reg_memory[19][21].ENA
we => reg_memory[19][22].ENA
we => reg_memory[19][23].ENA
we => reg_memory[19][24].ENA
we => reg_memory[19][25].ENA
we => reg_memory[19][26].ENA
we => reg_memory[19][27].ENA
we => reg_memory[19][28].ENA
we => reg_memory[19][29].ENA
we => reg_memory[19][30].ENA
we => reg_memory[19][31].ENA
we => reg_memory[20][0].ENA
we => reg_memory[20][1].ENA
we => reg_memory[20][2].ENA
we => reg_memory[20][3].ENA
we => reg_memory[20][4].ENA
we => reg_memory[20][5].ENA
we => reg_memory[20][6].ENA
we => reg_memory[20][7].ENA
we => reg_memory[20][8].ENA
we => reg_memory[20][9].ENA
we => reg_memory[20][10].ENA
we => reg_memory[20][11].ENA
we => reg_memory[20][12].ENA
we => reg_memory[20][13].ENA
we => reg_memory[20][14].ENA
we => reg_memory[20][15].ENA
we => reg_memory[20][16].ENA
we => reg_memory[20][17].ENA
we => reg_memory[20][18].ENA
we => reg_memory[20][19].ENA
we => reg_memory[20][20].ENA
we => reg_memory[20][21].ENA
we => reg_memory[20][22].ENA
we => reg_memory[20][23].ENA
we => reg_memory[20][24].ENA
we => reg_memory[20][25].ENA
we => reg_memory[20][26].ENA
we => reg_memory[20][27].ENA
we => reg_memory[20][28].ENA
we => reg_memory[20][29].ENA
we => reg_memory[20][30].ENA
we => reg_memory[20][31].ENA
we => reg_memory[21][0].ENA
we => reg_memory[21][1].ENA
we => reg_memory[21][2].ENA
we => reg_memory[21][3].ENA
we => reg_memory[21][4].ENA
we => reg_memory[21][5].ENA
we => reg_memory[21][6].ENA
we => reg_memory[21][7].ENA
we => reg_memory[21][8].ENA
we => reg_memory[21][9].ENA
we => reg_memory[21][10].ENA
we => reg_memory[21][11].ENA
we => reg_memory[21][12].ENA
we => reg_memory[21][13].ENA
we => reg_memory[21][14].ENA
we => reg_memory[21][15].ENA
we => reg_memory[21][16].ENA
we => reg_memory[21][17].ENA
we => reg_memory[21][18].ENA
we => reg_memory[21][19].ENA
we => reg_memory[21][20].ENA
we => reg_memory[21][21].ENA
we => reg_memory[21][22].ENA
we => reg_memory[21][23].ENA
we => reg_memory[21][24].ENA
we => reg_memory[21][25].ENA
we => reg_memory[21][26].ENA
we => reg_memory[21][27].ENA
we => reg_memory[21][28].ENA
we => reg_memory[21][29].ENA
we => reg_memory[21][30].ENA
we => reg_memory[21][31].ENA
we => reg_memory[22][0].ENA
we => reg_memory[22][1].ENA
we => reg_memory[22][2].ENA
we => reg_memory[22][3].ENA
we => reg_memory[22][4].ENA
we => reg_memory[22][5].ENA
we => reg_memory[22][6].ENA
we => reg_memory[22][7].ENA
we => reg_memory[22][8].ENA
we => reg_memory[22][9].ENA
we => reg_memory[22][10].ENA
we => reg_memory[22][11].ENA
we => reg_memory[22][12].ENA
we => reg_memory[22][13].ENA
we => reg_memory[22][14].ENA
we => reg_memory[22][15].ENA
we => reg_memory[22][16].ENA
we => reg_memory[22][17].ENA
we => reg_memory[22][18].ENA
we => reg_memory[22][19].ENA
we => reg_memory[22][20].ENA
we => reg_memory[22][21].ENA
we => reg_memory[22][22].ENA
we => reg_memory[22][23].ENA
we => reg_memory[22][24].ENA
we => reg_memory[22][25].ENA
we => reg_memory[22][26].ENA
we => reg_memory[22][27].ENA
we => reg_memory[22][28].ENA
we => reg_memory[22][29].ENA
we => reg_memory[22][30].ENA
we => reg_memory[22][31].ENA
we => reg_memory[23][0].ENA
we => reg_memory[23][1].ENA
we => reg_memory[23][2].ENA
we => reg_memory[23][3].ENA
we => reg_memory[23][4].ENA
we => reg_memory[23][5].ENA
we => reg_memory[23][6].ENA
we => reg_memory[23][7].ENA
we => reg_memory[23][8].ENA
we => reg_memory[23][9].ENA
we => reg_memory[23][10].ENA
we => reg_memory[23][11].ENA
we => reg_memory[23][12].ENA
we => reg_memory[23][13].ENA
we => reg_memory[23][14].ENA
we => reg_memory[23][15].ENA
we => reg_memory[23][16].ENA
we => reg_memory[23][17].ENA
we => reg_memory[23][18].ENA
we => reg_memory[23][19].ENA
we => reg_memory[23][20].ENA
we => reg_memory[23][21].ENA
we => reg_memory[23][22].ENA
we => reg_memory[23][23].ENA
we => reg_memory[23][24].ENA
we => reg_memory[23][25].ENA
we => reg_memory[23][26].ENA
we => reg_memory[23][27].ENA
we => reg_memory[23][28].ENA
we => reg_memory[23][29].ENA
we => reg_memory[23][30].ENA
we => reg_memory[23][31].ENA
we => reg_memory[24][0].ENA
we => reg_memory[24][1].ENA
we => reg_memory[24][2].ENA
we => reg_memory[24][3].ENA
we => reg_memory[24][4].ENA
we => reg_memory[24][5].ENA
we => reg_memory[24][6].ENA
we => reg_memory[24][7].ENA
we => reg_memory[24][8].ENA
we => reg_memory[24][9].ENA
we => reg_memory[24][10].ENA
we => reg_memory[24][11].ENA
we => reg_memory[24][12].ENA
we => reg_memory[24][13].ENA
we => reg_memory[24][14].ENA
we => reg_memory[24][15].ENA
we => reg_memory[24][16].ENA
we => reg_memory[24][17].ENA
we => reg_memory[24][18].ENA
we => reg_memory[24][19].ENA
we => reg_memory[24][20].ENA
we => reg_memory[24][21].ENA
we => reg_memory[24][22].ENA
we => reg_memory[24][23].ENA
we => reg_memory[24][24].ENA
we => reg_memory[24][25].ENA
we => reg_memory[24][26].ENA
we => reg_memory[24][27].ENA
we => reg_memory[24][28].ENA
we => reg_memory[24][29].ENA
we => reg_memory[24][30].ENA
we => reg_memory[24][31].ENA
we => reg_memory[25][0].ENA
we => reg_memory[25][1].ENA
we => reg_memory[25][2].ENA
we => reg_memory[25][3].ENA
we => reg_memory[25][4].ENA
we => reg_memory[25][5].ENA
we => reg_memory[25][6].ENA
we => reg_memory[25][7].ENA
we => reg_memory[25][8].ENA
we => reg_memory[25][9].ENA
we => reg_memory[25][10].ENA
we => reg_memory[25][11].ENA
we => reg_memory[25][12].ENA
we => reg_memory[25][13].ENA
we => reg_memory[25][14].ENA
we => reg_memory[25][15].ENA
we => reg_memory[25][16].ENA
we => reg_memory[25][17].ENA
we => reg_memory[25][18].ENA
we => reg_memory[25][19].ENA
we => reg_memory[25][20].ENA
we => reg_memory[25][21].ENA
we => reg_memory[25][22].ENA
we => reg_memory[25][23].ENA
we => reg_memory[25][24].ENA
we => reg_memory[25][25].ENA
we => reg_memory[25][26].ENA
we => reg_memory[25][27].ENA
we => reg_memory[25][28].ENA
we => reg_memory[25][29].ENA
we => reg_memory[25][30].ENA
we => reg_memory[25][31].ENA
we => reg_memory[26][0].ENA
we => reg_memory[26][1].ENA
we => reg_memory[26][2].ENA
we => reg_memory[26][3].ENA
we => reg_memory[26][4].ENA
we => reg_memory[26][5].ENA
we => reg_memory[26][6].ENA
we => reg_memory[26][7].ENA
we => reg_memory[26][8].ENA
we => reg_memory[26][9].ENA
we => reg_memory[26][10].ENA
we => reg_memory[26][11].ENA
we => reg_memory[26][12].ENA
we => reg_memory[26][13].ENA
we => reg_memory[26][14].ENA
we => reg_memory[26][15].ENA
we => reg_memory[26][16].ENA
we => reg_memory[26][17].ENA
we => reg_memory[26][18].ENA
we => reg_memory[26][19].ENA
we => reg_memory[26][20].ENA
we => reg_memory[26][21].ENA
we => reg_memory[26][22].ENA
we => reg_memory[26][23].ENA
we => reg_memory[26][24].ENA
we => reg_memory[26][25].ENA
we => reg_memory[26][26].ENA
we => reg_memory[26][27].ENA
we => reg_memory[26][28].ENA
we => reg_memory[26][29].ENA
we => reg_memory[26][30].ENA
we => reg_memory[26][31].ENA
we => reg_memory[27][0].ENA
we => reg_memory[27][1].ENA
we => reg_memory[27][2].ENA
we => reg_memory[27][3].ENA
we => reg_memory[27][4].ENA
we => reg_memory[27][5].ENA
we => reg_memory[27][6].ENA
we => reg_memory[27][7].ENA
we => reg_memory[27][8].ENA
we => reg_memory[27][9].ENA
we => reg_memory[27][10].ENA
we => reg_memory[27][11].ENA
we => reg_memory[27][12].ENA
we => reg_memory[27][13].ENA
we => reg_memory[27][14].ENA
we => reg_memory[27][15].ENA
we => reg_memory[27][16].ENA
we => reg_memory[27][17].ENA
we => reg_memory[27][18].ENA
we => reg_memory[27][19].ENA
we => reg_memory[27][20].ENA
we => reg_memory[27][21].ENA
we => reg_memory[27][22].ENA
we => reg_memory[27][23].ENA
we => reg_memory[27][24].ENA
we => reg_memory[27][25].ENA
we => reg_memory[27][26].ENA
we => reg_memory[27][27].ENA
we => reg_memory[27][28].ENA
we => reg_memory[27][29].ENA
we => reg_memory[27][30].ENA
we => reg_memory[27][31].ENA
we => reg_memory[28][0].ENA
we => reg_memory[28][1].ENA
we => reg_memory[28][2].ENA
we => reg_memory[28][3].ENA
we => reg_memory[28][4].ENA
we => reg_memory[28][5].ENA
we => reg_memory[28][6].ENA
we => reg_memory[28][7].ENA
we => reg_memory[28][8].ENA
we => reg_memory[28][9].ENA
we => reg_memory[28][10].ENA
we => reg_memory[28][11].ENA
we => reg_memory[28][12].ENA
we => reg_memory[28][13].ENA
we => reg_memory[28][14].ENA
we => reg_memory[28][15].ENA
we => reg_memory[28][16].ENA
we => reg_memory[28][17].ENA
we => reg_memory[28][18].ENA
we => reg_memory[28][19].ENA
we => reg_memory[28][20].ENA
we => reg_memory[28][21].ENA
we => reg_memory[28][22].ENA
we => reg_memory[28][23].ENA
we => reg_memory[28][24].ENA
we => reg_memory[28][25].ENA
we => reg_memory[28][26].ENA
we => reg_memory[28][27].ENA
we => reg_memory[28][28].ENA
we => reg_memory[28][29].ENA
we => reg_memory[28][30].ENA
we => reg_memory[28][31].ENA
we => reg_memory[29][0].ENA
we => reg_memory[29][1].ENA
we => reg_memory[29][2].ENA
we => reg_memory[29][3].ENA
we => reg_memory[29][4].ENA
we => reg_memory[29][5].ENA
we => reg_memory[29][6].ENA
we => reg_memory[29][7].ENA
we => reg_memory[29][8].ENA
we => reg_memory[29][9].ENA
we => reg_memory[29][10].ENA
we => reg_memory[29][11].ENA
we => reg_memory[29][12].ENA
we => reg_memory[29][13].ENA
we => reg_memory[29][14].ENA
we => reg_memory[29][15].ENA
we => reg_memory[29][16].ENA
we => reg_memory[29][17].ENA
we => reg_memory[29][18].ENA
we => reg_memory[29][19].ENA
we => reg_memory[29][20].ENA
we => reg_memory[29][21].ENA
we => reg_memory[29][22].ENA
we => reg_memory[29][23].ENA
we => reg_memory[29][24].ENA
we => reg_memory[29][25].ENA
we => reg_memory[29][26].ENA
we => reg_memory[29][27].ENA
we => reg_memory[29][28].ENA
we => reg_memory[29][29].ENA
we => reg_memory[29][30].ENA
we => reg_memory[29][31].ENA
we => reg_memory[30][0].ENA
we => reg_memory[30][1].ENA
we => reg_memory[30][2].ENA
we => reg_memory[30][3].ENA
we => reg_memory[30][4].ENA
we => reg_memory[30][5].ENA
we => reg_memory[30][6].ENA
we => reg_memory[30][7].ENA
we => reg_memory[30][8].ENA
we => reg_memory[30][9].ENA
we => reg_memory[30][10].ENA
we => reg_memory[30][11].ENA
we => reg_memory[30][12].ENA
we => reg_memory[30][13].ENA
we => reg_memory[30][14].ENA
we => reg_memory[30][15].ENA
we => reg_memory[30][16].ENA
we => reg_memory[30][17].ENA
we => reg_memory[30][18].ENA
we => reg_memory[30][19].ENA
we => reg_memory[30][20].ENA
we => reg_memory[30][21].ENA
we => reg_memory[30][22].ENA
we => reg_memory[30][23].ENA
we => reg_memory[30][24].ENA
we => reg_memory[30][25].ENA
we => reg_memory[30][26].ENA
we => reg_memory[30][27].ENA
we => reg_memory[30][28].ENA
we => reg_memory[30][29].ENA
we => reg_memory[30][30].ENA
we => reg_memory[30][31].ENA
we => reg_memory[31][0].ENA
we => reg_memory[31][1].ENA
we => reg_memory[31][2].ENA
we => reg_memory[31][3].ENA
we => reg_memory[31][4].ENA
we => reg_memory[31][5].ENA
we => reg_memory[31][6].ENA
we => reg_memory[31][7].ENA
we => reg_memory[31][8].ENA
we => reg_memory[31][9].ENA
we => reg_memory[31][10].ENA
we => reg_memory[31][11].ENA
we => reg_memory[31][12].ENA
we => reg_memory[31][13].ENA
we => reg_memory[31][14].ENA
we => reg_memory[31][15].ENA
we => reg_memory[31][16].ENA
we => reg_memory[31][17].ENA
we => reg_memory[31][18].ENA
we => reg_memory[31][19].ENA
we => reg_memory[31][20].ENA
we => reg_memory[31][21].ENA
we => reg_memory[31][22].ENA
we => reg_memory[31][23].ENA
we => reg_memory[31][24].ENA
we => reg_memory[31][25].ENA
we => reg_memory[31][26].ENA
we => reg_memory[31][27].ENA
we => reg_memory[31][28].ENA
we => reg_memory[31][29].ENA
we => reg_memory[31][30].ENA
we => reg_memory[31][31].ENA
din[0] => reg_memory.DATAB
din[0] => reg_memory.DATAB
din[0] => reg_memory.DATAB
din[0] => reg_memory.DATAB
din[0] => reg_memory.DATAB
din[0] => reg_memory.DATAB
din[0] => reg_memory.DATAB
din[0] => reg_memory.DATAB
din[0] => reg_memory.DATAB
din[0] => reg_memory.DATAB
din[0] => reg_memory.DATAB
din[0] => reg_memory.DATAB
din[0] => reg_memory.DATAB
din[0] => reg_memory.DATAB
din[0] => reg_memory.DATAB
din[0] => reg_memory.DATAB
din[0] => reg_memory.DATAB
din[0] => reg_memory.DATAB
din[0] => reg_memory.DATAB
din[0] => reg_memory.DATAB
din[0] => reg_memory.DATAB
din[0] => reg_memory.DATAB
din[0] => reg_memory.DATAB
din[0] => reg_memory.DATAB
din[0] => reg_memory.DATAB
din[0] => reg_memory.DATAB
din[0] => reg_memory.DATAB
din[0] => reg_memory.DATAB
din[0] => reg_memory.DATAB
din[0] => reg_memory.DATAB
din[0] => reg_memory.DATAB
din[0] => reg_memory.DATAB
din[1] => reg_memory.DATAB
din[1] => reg_memory.DATAB
din[1] => reg_memory.DATAB
din[1] => reg_memory.DATAB
din[1] => reg_memory.DATAB
din[1] => reg_memory.DATAB
din[1] => reg_memory.DATAB
din[1] => reg_memory.DATAB
din[1] => reg_memory.DATAB
din[1] => reg_memory.DATAB
din[1] => reg_memory.DATAB
din[1] => reg_memory.DATAB
din[1] => reg_memory.DATAB
din[1] => reg_memory.DATAB
din[1] => reg_memory.DATAB
din[1] => reg_memory.DATAB
din[1] => reg_memory.DATAB
din[1] => reg_memory.DATAB
din[1] => reg_memory.DATAB
din[1] => reg_memory.DATAB
din[1] => reg_memory.DATAB
din[1] => reg_memory.DATAB
din[1] => reg_memory.DATAB
din[1] => reg_memory.DATAB
din[1] => reg_memory.DATAB
din[1] => reg_memory.DATAB
din[1] => reg_memory.DATAB
din[1] => reg_memory.DATAB
din[1] => reg_memory.DATAB
din[1] => reg_memory.DATAB
din[1] => reg_memory.DATAB
din[1] => reg_memory.DATAB
din[2] => reg_memory.DATAB
din[2] => reg_memory.DATAB
din[2] => reg_memory.DATAB
din[2] => reg_memory.DATAB
din[2] => reg_memory.DATAB
din[2] => reg_memory.DATAB
din[2] => reg_memory.DATAB
din[2] => reg_memory.DATAB
din[2] => reg_memory.DATAB
din[2] => reg_memory.DATAB
din[2] => reg_memory.DATAB
din[2] => reg_memory.DATAB
din[2] => reg_memory.DATAB
din[2] => reg_memory.DATAB
din[2] => reg_memory.DATAB
din[2] => reg_memory.DATAB
din[2] => reg_memory.DATAB
din[2] => reg_memory.DATAB
din[2] => reg_memory.DATAB
din[2] => reg_memory.DATAB
din[2] => reg_memory.DATAB
din[2] => reg_memory.DATAB
din[2] => reg_memory.DATAB
din[2] => reg_memory.DATAB
din[2] => reg_memory.DATAB
din[2] => reg_memory.DATAB
din[2] => reg_memory.DATAB
din[2] => reg_memory.DATAB
din[2] => reg_memory.DATAB
din[2] => reg_memory.DATAB
din[2] => reg_memory.DATAB
din[2] => reg_memory.DATAB
din[3] => reg_memory.DATAB
din[3] => reg_memory.DATAB
din[3] => reg_memory.DATAB
din[3] => reg_memory.DATAB
din[3] => reg_memory.DATAB
din[3] => reg_memory.DATAB
din[3] => reg_memory.DATAB
din[3] => reg_memory.DATAB
din[3] => reg_memory.DATAB
din[3] => reg_memory.DATAB
din[3] => reg_memory.DATAB
din[3] => reg_memory.DATAB
din[3] => reg_memory.DATAB
din[3] => reg_memory.DATAB
din[3] => reg_memory.DATAB
din[3] => reg_memory.DATAB
din[3] => reg_memory.DATAB
din[3] => reg_memory.DATAB
din[3] => reg_memory.DATAB
din[3] => reg_memory.DATAB
din[3] => reg_memory.DATAB
din[3] => reg_memory.DATAB
din[3] => reg_memory.DATAB
din[3] => reg_memory.DATAB
din[3] => reg_memory.DATAB
din[3] => reg_memory.DATAB
din[3] => reg_memory.DATAB
din[3] => reg_memory.DATAB
din[3] => reg_memory.DATAB
din[3] => reg_memory.DATAB
din[3] => reg_memory.DATAB
din[3] => reg_memory.DATAB
din[4] => reg_memory.DATAB
din[4] => reg_memory.DATAB
din[4] => reg_memory.DATAB
din[4] => reg_memory.DATAB
din[4] => reg_memory.DATAB
din[4] => reg_memory.DATAB
din[4] => reg_memory.DATAB
din[4] => reg_memory.DATAB
din[4] => reg_memory.DATAB
din[4] => reg_memory.DATAB
din[4] => reg_memory.DATAB
din[4] => reg_memory.DATAB
din[4] => reg_memory.DATAB
din[4] => reg_memory.DATAB
din[4] => reg_memory.DATAB
din[4] => reg_memory.DATAB
din[4] => reg_memory.DATAB
din[4] => reg_memory.DATAB
din[4] => reg_memory.DATAB
din[4] => reg_memory.DATAB
din[4] => reg_memory.DATAB
din[4] => reg_memory.DATAB
din[4] => reg_memory.DATAB
din[4] => reg_memory.DATAB
din[4] => reg_memory.DATAB
din[4] => reg_memory.DATAB
din[4] => reg_memory.DATAB
din[4] => reg_memory.DATAB
din[4] => reg_memory.DATAB
din[4] => reg_memory.DATAB
din[4] => reg_memory.DATAB
din[4] => reg_memory.DATAB
din[5] => reg_memory.DATAB
din[5] => reg_memory.DATAB
din[5] => reg_memory.DATAB
din[5] => reg_memory.DATAB
din[5] => reg_memory.DATAB
din[5] => reg_memory.DATAB
din[5] => reg_memory.DATAB
din[5] => reg_memory.DATAB
din[5] => reg_memory.DATAB
din[5] => reg_memory.DATAB
din[5] => reg_memory.DATAB
din[5] => reg_memory.DATAB
din[5] => reg_memory.DATAB
din[5] => reg_memory.DATAB
din[5] => reg_memory.DATAB
din[5] => reg_memory.DATAB
din[5] => reg_memory.DATAB
din[5] => reg_memory.DATAB
din[5] => reg_memory.DATAB
din[5] => reg_memory.DATAB
din[5] => reg_memory.DATAB
din[5] => reg_memory.DATAB
din[5] => reg_memory.DATAB
din[5] => reg_memory.DATAB
din[5] => reg_memory.DATAB
din[5] => reg_memory.DATAB
din[5] => reg_memory.DATAB
din[5] => reg_memory.DATAB
din[5] => reg_memory.DATAB
din[5] => reg_memory.DATAB
din[5] => reg_memory.DATAB
din[5] => reg_memory.DATAB
din[6] => reg_memory.DATAB
din[6] => reg_memory.DATAB
din[6] => reg_memory.DATAB
din[6] => reg_memory.DATAB
din[6] => reg_memory.DATAB
din[6] => reg_memory.DATAB
din[6] => reg_memory.DATAB
din[6] => reg_memory.DATAB
din[6] => reg_memory.DATAB
din[6] => reg_memory.DATAB
din[6] => reg_memory.DATAB
din[6] => reg_memory.DATAB
din[6] => reg_memory.DATAB
din[6] => reg_memory.DATAB
din[6] => reg_memory.DATAB
din[6] => reg_memory.DATAB
din[6] => reg_memory.DATAB
din[6] => reg_memory.DATAB
din[6] => reg_memory.DATAB
din[6] => reg_memory.DATAB
din[6] => reg_memory.DATAB
din[6] => reg_memory.DATAB
din[6] => reg_memory.DATAB
din[6] => reg_memory.DATAB
din[6] => reg_memory.DATAB
din[6] => reg_memory.DATAB
din[6] => reg_memory.DATAB
din[6] => reg_memory.DATAB
din[6] => reg_memory.DATAB
din[6] => reg_memory.DATAB
din[6] => reg_memory.DATAB
din[6] => reg_memory.DATAB
din[7] => reg_memory.DATAB
din[7] => reg_memory.DATAB
din[7] => reg_memory.DATAB
din[7] => reg_memory.DATAB
din[7] => reg_memory.DATAB
din[7] => reg_memory.DATAB
din[7] => reg_memory.DATAB
din[7] => reg_memory.DATAB
din[7] => reg_memory.DATAB
din[7] => reg_memory.DATAB
din[7] => reg_memory.DATAB
din[7] => reg_memory.DATAB
din[7] => reg_memory.DATAB
din[7] => reg_memory.DATAB
din[7] => reg_memory.DATAB
din[7] => reg_memory.DATAB
din[7] => reg_memory.DATAB
din[7] => reg_memory.DATAB
din[7] => reg_memory.DATAB
din[7] => reg_memory.DATAB
din[7] => reg_memory.DATAB
din[7] => reg_memory.DATAB
din[7] => reg_memory.DATAB
din[7] => reg_memory.DATAB
din[7] => reg_memory.DATAB
din[7] => reg_memory.DATAB
din[7] => reg_memory.DATAB
din[7] => reg_memory.DATAB
din[7] => reg_memory.DATAB
din[7] => reg_memory.DATAB
din[7] => reg_memory.DATAB
din[7] => reg_memory.DATAB
din[8] => reg_memory.DATAB
din[8] => reg_memory.DATAB
din[8] => reg_memory.DATAB
din[8] => reg_memory.DATAB
din[8] => reg_memory.DATAB
din[8] => reg_memory.DATAB
din[8] => reg_memory.DATAB
din[8] => reg_memory.DATAB
din[8] => reg_memory.DATAB
din[8] => reg_memory.DATAB
din[8] => reg_memory.DATAB
din[8] => reg_memory.DATAB
din[8] => reg_memory.DATAB
din[8] => reg_memory.DATAB
din[8] => reg_memory.DATAB
din[8] => reg_memory.DATAB
din[8] => reg_memory.DATAB
din[8] => reg_memory.DATAB
din[8] => reg_memory.DATAB
din[8] => reg_memory.DATAB
din[8] => reg_memory.DATAB
din[8] => reg_memory.DATAB
din[8] => reg_memory.DATAB
din[8] => reg_memory.DATAB
din[8] => reg_memory.DATAB
din[8] => reg_memory.DATAB
din[8] => reg_memory.DATAB
din[8] => reg_memory.DATAB
din[8] => reg_memory.DATAB
din[8] => reg_memory.DATAB
din[8] => reg_memory.DATAB
din[8] => reg_memory.DATAB
din[9] => reg_memory.DATAB
din[9] => reg_memory.DATAB
din[9] => reg_memory.DATAB
din[9] => reg_memory.DATAB
din[9] => reg_memory.DATAB
din[9] => reg_memory.DATAB
din[9] => reg_memory.DATAB
din[9] => reg_memory.DATAB
din[9] => reg_memory.DATAB
din[9] => reg_memory.DATAB
din[9] => reg_memory.DATAB
din[9] => reg_memory.DATAB
din[9] => reg_memory.DATAB
din[9] => reg_memory.DATAB
din[9] => reg_memory.DATAB
din[9] => reg_memory.DATAB
din[9] => reg_memory.DATAB
din[9] => reg_memory.DATAB
din[9] => reg_memory.DATAB
din[9] => reg_memory.DATAB
din[9] => reg_memory.DATAB
din[9] => reg_memory.DATAB
din[9] => reg_memory.DATAB
din[9] => reg_memory.DATAB
din[9] => reg_memory.DATAB
din[9] => reg_memory.DATAB
din[9] => reg_memory.DATAB
din[9] => reg_memory.DATAB
din[9] => reg_memory.DATAB
din[9] => reg_memory.DATAB
din[9] => reg_memory.DATAB
din[9] => reg_memory.DATAB
din[10] => reg_memory.DATAB
din[10] => reg_memory.DATAB
din[10] => reg_memory.DATAB
din[10] => reg_memory.DATAB
din[10] => reg_memory.DATAB
din[10] => reg_memory.DATAB
din[10] => reg_memory.DATAB
din[10] => reg_memory.DATAB
din[10] => reg_memory.DATAB
din[10] => reg_memory.DATAB
din[10] => reg_memory.DATAB
din[10] => reg_memory.DATAB
din[10] => reg_memory.DATAB
din[10] => reg_memory.DATAB
din[10] => reg_memory.DATAB
din[10] => reg_memory.DATAB
din[10] => reg_memory.DATAB
din[10] => reg_memory.DATAB
din[10] => reg_memory.DATAB
din[10] => reg_memory.DATAB
din[10] => reg_memory.DATAB
din[10] => reg_memory.DATAB
din[10] => reg_memory.DATAB
din[10] => reg_memory.DATAB
din[10] => reg_memory.DATAB
din[10] => reg_memory.DATAB
din[10] => reg_memory.DATAB
din[10] => reg_memory.DATAB
din[10] => reg_memory.DATAB
din[10] => reg_memory.DATAB
din[10] => reg_memory.DATAB
din[10] => reg_memory.DATAB
din[11] => reg_memory.DATAB
din[11] => reg_memory.DATAB
din[11] => reg_memory.DATAB
din[11] => reg_memory.DATAB
din[11] => reg_memory.DATAB
din[11] => reg_memory.DATAB
din[11] => reg_memory.DATAB
din[11] => reg_memory.DATAB
din[11] => reg_memory.DATAB
din[11] => reg_memory.DATAB
din[11] => reg_memory.DATAB
din[11] => reg_memory.DATAB
din[11] => reg_memory.DATAB
din[11] => reg_memory.DATAB
din[11] => reg_memory.DATAB
din[11] => reg_memory.DATAB
din[11] => reg_memory.DATAB
din[11] => reg_memory.DATAB
din[11] => reg_memory.DATAB
din[11] => reg_memory.DATAB
din[11] => reg_memory.DATAB
din[11] => reg_memory.DATAB
din[11] => reg_memory.DATAB
din[11] => reg_memory.DATAB
din[11] => reg_memory.DATAB
din[11] => reg_memory.DATAB
din[11] => reg_memory.DATAB
din[11] => reg_memory.DATAB
din[11] => reg_memory.DATAB
din[11] => reg_memory.DATAB
din[11] => reg_memory.DATAB
din[11] => reg_memory.DATAB
din[12] => reg_memory.DATAB
din[12] => reg_memory.DATAB
din[12] => reg_memory.DATAB
din[12] => reg_memory.DATAB
din[12] => reg_memory.DATAB
din[12] => reg_memory.DATAB
din[12] => reg_memory.DATAB
din[12] => reg_memory.DATAB
din[12] => reg_memory.DATAB
din[12] => reg_memory.DATAB
din[12] => reg_memory.DATAB
din[12] => reg_memory.DATAB
din[12] => reg_memory.DATAB
din[12] => reg_memory.DATAB
din[12] => reg_memory.DATAB
din[12] => reg_memory.DATAB
din[12] => reg_memory.DATAB
din[12] => reg_memory.DATAB
din[12] => reg_memory.DATAB
din[12] => reg_memory.DATAB
din[12] => reg_memory.DATAB
din[12] => reg_memory.DATAB
din[12] => reg_memory.DATAB
din[12] => reg_memory.DATAB
din[12] => reg_memory.DATAB
din[12] => reg_memory.DATAB
din[12] => reg_memory.DATAB
din[12] => reg_memory.DATAB
din[12] => reg_memory.DATAB
din[12] => reg_memory.DATAB
din[12] => reg_memory.DATAB
din[12] => reg_memory.DATAB
din[13] => reg_memory.DATAB
din[13] => reg_memory.DATAB
din[13] => reg_memory.DATAB
din[13] => reg_memory.DATAB
din[13] => reg_memory.DATAB
din[13] => reg_memory.DATAB
din[13] => reg_memory.DATAB
din[13] => reg_memory.DATAB
din[13] => reg_memory.DATAB
din[13] => reg_memory.DATAB
din[13] => reg_memory.DATAB
din[13] => reg_memory.DATAB
din[13] => reg_memory.DATAB
din[13] => reg_memory.DATAB
din[13] => reg_memory.DATAB
din[13] => reg_memory.DATAB
din[13] => reg_memory.DATAB
din[13] => reg_memory.DATAB
din[13] => reg_memory.DATAB
din[13] => reg_memory.DATAB
din[13] => reg_memory.DATAB
din[13] => reg_memory.DATAB
din[13] => reg_memory.DATAB
din[13] => reg_memory.DATAB
din[13] => reg_memory.DATAB
din[13] => reg_memory.DATAB
din[13] => reg_memory.DATAB
din[13] => reg_memory.DATAB
din[13] => reg_memory.DATAB
din[13] => reg_memory.DATAB
din[13] => reg_memory.DATAB
din[13] => reg_memory.DATAB
din[14] => reg_memory.DATAB
din[14] => reg_memory.DATAB
din[14] => reg_memory.DATAB
din[14] => reg_memory.DATAB
din[14] => reg_memory.DATAB
din[14] => reg_memory.DATAB
din[14] => reg_memory.DATAB
din[14] => reg_memory.DATAB
din[14] => reg_memory.DATAB
din[14] => reg_memory.DATAB
din[14] => reg_memory.DATAB
din[14] => reg_memory.DATAB
din[14] => reg_memory.DATAB
din[14] => reg_memory.DATAB
din[14] => reg_memory.DATAB
din[14] => reg_memory.DATAB
din[14] => reg_memory.DATAB
din[14] => reg_memory.DATAB
din[14] => reg_memory.DATAB
din[14] => reg_memory.DATAB
din[14] => reg_memory.DATAB
din[14] => reg_memory.DATAB
din[14] => reg_memory.DATAB
din[14] => reg_memory.DATAB
din[14] => reg_memory.DATAB
din[14] => reg_memory.DATAB
din[14] => reg_memory.DATAB
din[14] => reg_memory.DATAB
din[14] => reg_memory.DATAB
din[14] => reg_memory.DATAB
din[14] => reg_memory.DATAB
din[14] => reg_memory.DATAB
din[15] => reg_memory.DATAB
din[15] => reg_memory.DATAB
din[15] => reg_memory.DATAB
din[15] => reg_memory.DATAB
din[15] => reg_memory.DATAB
din[15] => reg_memory.DATAB
din[15] => reg_memory.DATAB
din[15] => reg_memory.DATAB
din[15] => reg_memory.DATAB
din[15] => reg_memory.DATAB
din[15] => reg_memory.DATAB
din[15] => reg_memory.DATAB
din[15] => reg_memory.DATAB
din[15] => reg_memory.DATAB
din[15] => reg_memory.DATAB
din[15] => reg_memory.DATAB
din[15] => reg_memory.DATAB
din[15] => reg_memory.DATAB
din[15] => reg_memory.DATAB
din[15] => reg_memory.DATAB
din[15] => reg_memory.DATAB
din[15] => reg_memory.DATAB
din[15] => reg_memory.DATAB
din[15] => reg_memory.DATAB
din[15] => reg_memory.DATAB
din[15] => reg_memory.DATAB
din[15] => reg_memory.DATAB
din[15] => reg_memory.DATAB
din[15] => reg_memory.DATAB
din[15] => reg_memory.DATAB
din[15] => reg_memory.DATAB
din[15] => reg_memory.DATAB
din[16] => reg_memory.DATAB
din[16] => reg_memory.DATAB
din[16] => reg_memory.DATAB
din[16] => reg_memory.DATAB
din[16] => reg_memory.DATAB
din[16] => reg_memory.DATAB
din[16] => reg_memory.DATAB
din[16] => reg_memory.DATAB
din[16] => reg_memory.DATAB
din[16] => reg_memory.DATAB
din[16] => reg_memory.DATAB
din[16] => reg_memory.DATAB
din[16] => reg_memory.DATAB
din[16] => reg_memory.DATAB
din[16] => reg_memory.DATAB
din[16] => reg_memory.DATAB
din[16] => reg_memory.DATAB
din[16] => reg_memory.DATAB
din[16] => reg_memory.DATAB
din[16] => reg_memory.DATAB
din[16] => reg_memory.DATAB
din[16] => reg_memory.DATAB
din[16] => reg_memory.DATAB
din[16] => reg_memory.DATAB
din[16] => reg_memory.DATAB
din[16] => reg_memory.DATAB
din[16] => reg_memory.DATAB
din[16] => reg_memory.DATAB
din[16] => reg_memory.DATAB
din[16] => reg_memory.DATAB
din[16] => reg_memory.DATAB
din[16] => reg_memory.DATAB
din[17] => reg_memory.DATAB
din[17] => reg_memory.DATAB
din[17] => reg_memory.DATAB
din[17] => reg_memory.DATAB
din[17] => reg_memory.DATAB
din[17] => reg_memory.DATAB
din[17] => reg_memory.DATAB
din[17] => reg_memory.DATAB
din[17] => reg_memory.DATAB
din[17] => reg_memory.DATAB
din[17] => reg_memory.DATAB
din[17] => reg_memory.DATAB
din[17] => reg_memory.DATAB
din[17] => reg_memory.DATAB
din[17] => reg_memory.DATAB
din[17] => reg_memory.DATAB
din[17] => reg_memory.DATAB
din[17] => reg_memory.DATAB
din[17] => reg_memory.DATAB
din[17] => reg_memory.DATAB
din[17] => reg_memory.DATAB
din[17] => reg_memory.DATAB
din[17] => reg_memory.DATAB
din[17] => reg_memory.DATAB
din[17] => reg_memory.DATAB
din[17] => reg_memory.DATAB
din[17] => reg_memory.DATAB
din[17] => reg_memory.DATAB
din[17] => reg_memory.DATAB
din[17] => reg_memory.DATAB
din[17] => reg_memory.DATAB
din[17] => reg_memory.DATAB
din[18] => reg_memory.DATAB
din[18] => reg_memory.DATAB
din[18] => reg_memory.DATAB
din[18] => reg_memory.DATAB
din[18] => reg_memory.DATAB
din[18] => reg_memory.DATAB
din[18] => reg_memory.DATAB
din[18] => reg_memory.DATAB
din[18] => reg_memory.DATAB
din[18] => reg_memory.DATAB
din[18] => reg_memory.DATAB
din[18] => reg_memory.DATAB
din[18] => reg_memory.DATAB
din[18] => reg_memory.DATAB
din[18] => reg_memory.DATAB
din[18] => reg_memory.DATAB
din[18] => reg_memory.DATAB
din[18] => reg_memory.DATAB
din[18] => reg_memory.DATAB
din[18] => reg_memory.DATAB
din[18] => reg_memory.DATAB
din[18] => reg_memory.DATAB
din[18] => reg_memory.DATAB
din[18] => reg_memory.DATAB
din[18] => reg_memory.DATAB
din[18] => reg_memory.DATAB
din[18] => reg_memory.DATAB
din[18] => reg_memory.DATAB
din[18] => reg_memory.DATAB
din[18] => reg_memory.DATAB
din[18] => reg_memory.DATAB
din[18] => reg_memory.DATAB
din[19] => reg_memory.DATAB
din[19] => reg_memory.DATAB
din[19] => reg_memory.DATAB
din[19] => reg_memory.DATAB
din[19] => reg_memory.DATAB
din[19] => reg_memory.DATAB
din[19] => reg_memory.DATAB
din[19] => reg_memory.DATAB
din[19] => reg_memory.DATAB
din[19] => reg_memory.DATAB
din[19] => reg_memory.DATAB
din[19] => reg_memory.DATAB
din[19] => reg_memory.DATAB
din[19] => reg_memory.DATAB
din[19] => reg_memory.DATAB
din[19] => reg_memory.DATAB
din[19] => reg_memory.DATAB
din[19] => reg_memory.DATAB
din[19] => reg_memory.DATAB
din[19] => reg_memory.DATAB
din[19] => reg_memory.DATAB
din[19] => reg_memory.DATAB
din[19] => reg_memory.DATAB
din[19] => reg_memory.DATAB
din[19] => reg_memory.DATAB
din[19] => reg_memory.DATAB
din[19] => reg_memory.DATAB
din[19] => reg_memory.DATAB
din[19] => reg_memory.DATAB
din[19] => reg_memory.DATAB
din[19] => reg_memory.DATAB
din[19] => reg_memory.DATAB
din[20] => reg_memory.DATAB
din[20] => reg_memory.DATAB
din[20] => reg_memory.DATAB
din[20] => reg_memory.DATAB
din[20] => reg_memory.DATAB
din[20] => reg_memory.DATAB
din[20] => reg_memory.DATAB
din[20] => reg_memory.DATAB
din[20] => reg_memory.DATAB
din[20] => reg_memory.DATAB
din[20] => reg_memory.DATAB
din[20] => reg_memory.DATAB
din[20] => reg_memory.DATAB
din[20] => reg_memory.DATAB
din[20] => reg_memory.DATAB
din[20] => reg_memory.DATAB
din[20] => reg_memory.DATAB
din[20] => reg_memory.DATAB
din[20] => reg_memory.DATAB
din[20] => reg_memory.DATAB
din[20] => reg_memory.DATAB
din[20] => reg_memory.DATAB
din[20] => reg_memory.DATAB
din[20] => reg_memory.DATAB
din[20] => reg_memory.DATAB
din[20] => reg_memory.DATAB
din[20] => reg_memory.DATAB
din[20] => reg_memory.DATAB
din[20] => reg_memory.DATAB
din[20] => reg_memory.DATAB
din[20] => reg_memory.DATAB
din[20] => reg_memory.DATAB
din[21] => reg_memory.DATAB
din[21] => reg_memory.DATAB
din[21] => reg_memory.DATAB
din[21] => reg_memory.DATAB
din[21] => reg_memory.DATAB
din[21] => reg_memory.DATAB
din[21] => reg_memory.DATAB
din[21] => reg_memory.DATAB
din[21] => reg_memory.DATAB
din[21] => reg_memory.DATAB
din[21] => reg_memory.DATAB
din[21] => reg_memory.DATAB
din[21] => reg_memory.DATAB
din[21] => reg_memory.DATAB
din[21] => reg_memory.DATAB
din[21] => reg_memory.DATAB
din[21] => reg_memory.DATAB
din[21] => reg_memory.DATAB
din[21] => reg_memory.DATAB
din[21] => reg_memory.DATAB
din[21] => reg_memory.DATAB
din[21] => reg_memory.DATAB
din[21] => reg_memory.DATAB
din[21] => reg_memory.DATAB
din[21] => reg_memory.DATAB
din[21] => reg_memory.DATAB
din[21] => reg_memory.DATAB
din[21] => reg_memory.DATAB
din[21] => reg_memory.DATAB
din[21] => reg_memory.DATAB
din[21] => reg_memory.DATAB
din[21] => reg_memory.DATAB
din[22] => reg_memory.DATAB
din[22] => reg_memory.DATAB
din[22] => reg_memory.DATAB
din[22] => reg_memory.DATAB
din[22] => reg_memory.DATAB
din[22] => reg_memory.DATAB
din[22] => reg_memory.DATAB
din[22] => reg_memory.DATAB
din[22] => reg_memory.DATAB
din[22] => reg_memory.DATAB
din[22] => reg_memory.DATAB
din[22] => reg_memory.DATAB
din[22] => reg_memory.DATAB
din[22] => reg_memory.DATAB
din[22] => reg_memory.DATAB
din[22] => reg_memory.DATAB
din[22] => reg_memory.DATAB
din[22] => reg_memory.DATAB
din[22] => reg_memory.DATAB
din[22] => reg_memory.DATAB
din[22] => reg_memory.DATAB
din[22] => reg_memory.DATAB
din[22] => reg_memory.DATAB
din[22] => reg_memory.DATAB
din[22] => reg_memory.DATAB
din[22] => reg_memory.DATAB
din[22] => reg_memory.DATAB
din[22] => reg_memory.DATAB
din[22] => reg_memory.DATAB
din[22] => reg_memory.DATAB
din[22] => reg_memory.DATAB
din[22] => reg_memory.DATAB
din[23] => reg_memory.DATAB
din[23] => reg_memory.DATAB
din[23] => reg_memory.DATAB
din[23] => reg_memory.DATAB
din[23] => reg_memory.DATAB
din[23] => reg_memory.DATAB
din[23] => reg_memory.DATAB
din[23] => reg_memory.DATAB
din[23] => reg_memory.DATAB
din[23] => reg_memory.DATAB
din[23] => reg_memory.DATAB
din[23] => reg_memory.DATAB
din[23] => reg_memory.DATAB
din[23] => reg_memory.DATAB
din[23] => reg_memory.DATAB
din[23] => reg_memory.DATAB
din[23] => reg_memory.DATAB
din[23] => reg_memory.DATAB
din[23] => reg_memory.DATAB
din[23] => reg_memory.DATAB
din[23] => reg_memory.DATAB
din[23] => reg_memory.DATAB
din[23] => reg_memory.DATAB
din[23] => reg_memory.DATAB
din[23] => reg_memory.DATAB
din[23] => reg_memory.DATAB
din[23] => reg_memory.DATAB
din[23] => reg_memory.DATAB
din[23] => reg_memory.DATAB
din[23] => reg_memory.DATAB
din[23] => reg_memory.DATAB
din[23] => reg_memory.DATAB
din[24] => reg_memory.DATAB
din[24] => reg_memory.DATAB
din[24] => reg_memory.DATAB
din[24] => reg_memory.DATAB
din[24] => reg_memory.DATAB
din[24] => reg_memory.DATAB
din[24] => reg_memory.DATAB
din[24] => reg_memory.DATAB
din[24] => reg_memory.DATAB
din[24] => reg_memory.DATAB
din[24] => reg_memory.DATAB
din[24] => reg_memory.DATAB
din[24] => reg_memory.DATAB
din[24] => reg_memory.DATAB
din[24] => reg_memory.DATAB
din[24] => reg_memory.DATAB
din[24] => reg_memory.DATAB
din[24] => reg_memory.DATAB
din[24] => reg_memory.DATAB
din[24] => reg_memory.DATAB
din[24] => reg_memory.DATAB
din[24] => reg_memory.DATAB
din[24] => reg_memory.DATAB
din[24] => reg_memory.DATAB
din[24] => reg_memory.DATAB
din[24] => reg_memory.DATAB
din[24] => reg_memory.DATAB
din[24] => reg_memory.DATAB
din[24] => reg_memory.DATAB
din[24] => reg_memory.DATAB
din[24] => reg_memory.DATAB
din[24] => reg_memory.DATAB
din[25] => reg_memory.DATAB
din[25] => reg_memory.DATAB
din[25] => reg_memory.DATAB
din[25] => reg_memory.DATAB
din[25] => reg_memory.DATAB
din[25] => reg_memory.DATAB
din[25] => reg_memory.DATAB
din[25] => reg_memory.DATAB
din[25] => reg_memory.DATAB
din[25] => reg_memory.DATAB
din[25] => reg_memory.DATAB
din[25] => reg_memory.DATAB
din[25] => reg_memory.DATAB
din[25] => reg_memory.DATAB
din[25] => reg_memory.DATAB
din[25] => reg_memory.DATAB
din[25] => reg_memory.DATAB
din[25] => reg_memory.DATAB
din[25] => reg_memory.DATAB
din[25] => reg_memory.DATAB
din[25] => reg_memory.DATAB
din[25] => reg_memory.DATAB
din[25] => reg_memory.DATAB
din[25] => reg_memory.DATAB
din[25] => reg_memory.DATAB
din[25] => reg_memory.DATAB
din[25] => reg_memory.DATAB
din[25] => reg_memory.DATAB
din[25] => reg_memory.DATAB
din[25] => reg_memory.DATAB
din[25] => reg_memory.DATAB
din[25] => reg_memory.DATAB
din[26] => reg_memory.DATAB
din[26] => reg_memory.DATAB
din[26] => reg_memory.DATAB
din[26] => reg_memory.DATAB
din[26] => reg_memory.DATAB
din[26] => reg_memory.DATAB
din[26] => reg_memory.DATAB
din[26] => reg_memory.DATAB
din[26] => reg_memory.DATAB
din[26] => reg_memory.DATAB
din[26] => reg_memory.DATAB
din[26] => reg_memory.DATAB
din[26] => reg_memory.DATAB
din[26] => reg_memory.DATAB
din[26] => reg_memory.DATAB
din[26] => reg_memory.DATAB
din[26] => reg_memory.DATAB
din[26] => reg_memory.DATAB
din[26] => reg_memory.DATAB
din[26] => reg_memory.DATAB
din[26] => reg_memory.DATAB
din[26] => reg_memory.DATAB
din[26] => reg_memory.DATAB
din[26] => reg_memory.DATAB
din[26] => reg_memory.DATAB
din[26] => reg_memory.DATAB
din[26] => reg_memory.DATAB
din[26] => reg_memory.DATAB
din[26] => reg_memory.DATAB
din[26] => reg_memory.DATAB
din[26] => reg_memory.DATAB
din[26] => reg_memory.DATAB
din[27] => reg_memory.DATAB
din[27] => reg_memory.DATAB
din[27] => reg_memory.DATAB
din[27] => reg_memory.DATAB
din[27] => reg_memory.DATAB
din[27] => reg_memory.DATAB
din[27] => reg_memory.DATAB
din[27] => reg_memory.DATAB
din[27] => reg_memory.DATAB
din[27] => reg_memory.DATAB
din[27] => reg_memory.DATAB
din[27] => reg_memory.DATAB
din[27] => reg_memory.DATAB
din[27] => reg_memory.DATAB
din[27] => reg_memory.DATAB
din[27] => reg_memory.DATAB
din[27] => reg_memory.DATAB
din[27] => reg_memory.DATAB
din[27] => reg_memory.DATAB
din[27] => reg_memory.DATAB
din[27] => reg_memory.DATAB
din[27] => reg_memory.DATAB
din[27] => reg_memory.DATAB
din[27] => reg_memory.DATAB
din[27] => reg_memory.DATAB
din[27] => reg_memory.DATAB
din[27] => reg_memory.DATAB
din[27] => reg_memory.DATAB
din[27] => reg_memory.DATAB
din[27] => reg_memory.DATAB
din[27] => reg_memory.DATAB
din[27] => reg_memory.DATAB
din[28] => reg_memory.DATAB
din[28] => reg_memory.DATAB
din[28] => reg_memory.DATAB
din[28] => reg_memory.DATAB
din[28] => reg_memory.DATAB
din[28] => reg_memory.DATAB
din[28] => reg_memory.DATAB
din[28] => reg_memory.DATAB
din[28] => reg_memory.DATAB
din[28] => reg_memory.DATAB
din[28] => reg_memory.DATAB
din[28] => reg_memory.DATAB
din[28] => reg_memory.DATAB
din[28] => reg_memory.DATAB
din[28] => reg_memory.DATAB
din[28] => reg_memory.DATAB
din[28] => reg_memory.DATAB
din[28] => reg_memory.DATAB
din[28] => reg_memory.DATAB
din[28] => reg_memory.DATAB
din[28] => reg_memory.DATAB
din[28] => reg_memory.DATAB
din[28] => reg_memory.DATAB
din[28] => reg_memory.DATAB
din[28] => reg_memory.DATAB
din[28] => reg_memory.DATAB
din[28] => reg_memory.DATAB
din[28] => reg_memory.DATAB
din[28] => reg_memory.DATAB
din[28] => reg_memory.DATAB
din[28] => reg_memory.DATAB
din[28] => reg_memory.DATAB
din[29] => reg_memory.DATAB
din[29] => reg_memory.DATAB
din[29] => reg_memory.DATAB
din[29] => reg_memory.DATAB
din[29] => reg_memory.DATAB
din[29] => reg_memory.DATAB
din[29] => reg_memory.DATAB
din[29] => reg_memory.DATAB
din[29] => reg_memory.DATAB
din[29] => reg_memory.DATAB
din[29] => reg_memory.DATAB
din[29] => reg_memory.DATAB
din[29] => reg_memory.DATAB
din[29] => reg_memory.DATAB
din[29] => reg_memory.DATAB
din[29] => reg_memory.DATAB
din[29] => reg_memory.DATAB
din[29] => reg_memory.DATAB
din[29] => reg_memory.DATAB
din[29] => reg_memory.DATAB
din[29] => reg_memory.DATAB
din[29] => reg_memory.DATAB
din[29] => reg_memory.DATAB
din[29] => reg_memory.DATAB
din[29] => reg_memory.DATAB
din[29] => reg_memory.DATAB
din[29] => reg_memory.DATAB
din[29] => reg_memory.DATAB
din[29] => reg_memory.DATAB
din[29] => reg_memory.DATAB
din[29] => reg_memory.DATAB
din[29] => reg_memory.DATAB
din[30] => reg_memory.DATAB
din[30] => reg_memory.DATAB
din[30] => reg_memory.DATAB
din[30] => reg_memory.DATAB
din[30] => reg_memory.DATAB
din[30] => reg_memory.DATAB
din[30] => reg_memory.DATAB
din[30] => reg_memory.DATAB
din[30] => reg_memory.DATAB
din[30] => reg_memory.DATAB
din[30] => reg_memory.DATAB
din[30] => reg_memory.DATAB
din[30] => reg_memory.DATAB
din[30] => reg_memory.DATAB
din[30] => reg_memory.DATAB
din[30] => reg_memory.DATAB
din[30] => reg_memory.DATAB
din[30] => reg_memory.DATAB
din[30] => reg_memory.DATAB
din[30] => reg_memory.DATAB
din[30] => reg_memory.DATAB
din[30] => reg_memory.DATAB
din[30] => reg_memory.DATAB
din[30] => reg_memory.DATAB
din[30] => reg_memory.DATAB
din[30] => reg_memory.DATAB
din[30] => reg_memory.DATAB
din[30] => reg_memory.DATAB
din[30] => reg_memory.DATAB
din[30] => reg_memory.DATAB
din[30] => reg_memory.DATAB
din[30] => reg_memory.DATAB
din[31] => reg_memory.DATAB
din[31] => reg_memory.DATAB
din[31] => reg_memory.DATAB
din[31] => reg_memory.DATAB
din[31] => reg_memory.DATAB
din[31] => reg_memory.DATAB
din[31] => reg_memory.DATAB
din[31] => reg_memory.DATAB
din[31] => reg_memory.DATAB
din[31] => reg_memory.DATAB
din[31] => reg_memory.DATAB
din[31] => reg_memory.DATAB
din[31] => reg_memory.DATAB
din[31] => reg_memory.DATAB
din[31] => reg_memory.DATAB
din[31] => reg_memory.DATAB
din[31] => reg_memory.DATAB
din[31] => reg_memory.DATAB
din[31] => reg_memory.DATAB
din[31] => reg_memory.DATAB
din[31] => reg_memory.DATAB
din[31] => reg_memory.DATAB
din[31] => reg_memory.DATAB
din[31] => reg_memory.DATAB
din[31] => reg_memory.DATAB
din[31] => reg_memory.DATAB
din[31] => reg_memory.DATAB
din[31] => reg_memory.DATAB
din[31] => reg_memory.DATAB
din[31] => reg_memory.DATAB
din[31] => reg_memory.DATAB
din[31] => reg_memory.DATAB
rwaddr[0] => Decoder0.IN4
rwaddr[1] => Decoder0.IN3
rwaddr[2] => Decoder0.IN2
rwaddr[3] => Decoder0.IN1
rwaddr[4] => Decoder0.IN0
radata[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
radata[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
radata[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
radata[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
radata[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
radata[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
radata[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
radata[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
radata[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
radata[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
radata[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
radata[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
radata[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
radata[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
radata[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
radata[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
radata[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
radata[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
radata[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
radata[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
radata[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
radata[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
radata[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
radata[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
radata[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
radata[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
radata[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
radata[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
radata[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
radata[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
radata[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
radata[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
rbdata[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
rbdata[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
rbdata[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
rbdata[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
rbdata[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
rbdata[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
rbdata[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
rbdata[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
rbdata[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
rbdata[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
rbdata[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
rbdata[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
rbdata[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
rbdata[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
rbdata[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
rbdata[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
rbdata[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
rbdata[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
rbdata[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
rbdata[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
rbdata[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
rbdata[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
rbdata[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
rbdata[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
rbdata[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
rbdata[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
rbdata[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
rbdata[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
rbdata[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
rbdata[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
rbdata[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
rbdata[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
regaddr[0] => Mux64.IN4
regaddr[0] => Mux65.IN4
regaddr[0] => Mux66.IN4
regaddr[0] => Mux67.IN4
regaddr[0] => Mux68.IN4
regaddr[0] => Mux69.IN4
regaddr[0] => Mux70.IN4
regaddr[0] => Mux71.IN4
regaddr[0] => Mux72.IN4
regaddr[0] => Mux73.IN4
regaddr[0] => Mux74.IN4
regaddr[0] => Mux75.IN4
regaddr[0] => Mux76.IN4
regaddr[0] => Mux77.IN4
regaddr[0] => Mux78.IN4
regaddr[0] => Mux79.IN4
regaddr[0] => Mux80.IN4
regaddr[0] => Mux81.IN4
regaddr[0] => Mux82.IN4
regaddr[0] => Mux83.IN4
regaddr[0] => Mux84.IN4
regaddr[0] => Mux85.IN4
regaddr[0] => Mux86.IN4
regaddr[0] => Mux87.IN4
regaddr[0] => Mux88.IN4
regaddr[0] => Mux89.IN4
regaddr[0] => Mux90.IN4
regaddr[0] => Mux91.IN4
regaddr[0] => Mux92.IN4
regaddr[0] => Mux93.IN4
regaddr[0] => Mux94.IN4
regaddr[0] => Mux95.IN4
regaddr[1] => Mux64.IN3
regaddr[1] => Mux65.IN3
regaddr[1] => Mux66.IN3
regaddr[1] => Mux67.IN3
regaddr[1] => Mux68.IN3
regaddr[1] => Mux69.IN3
regaddr[1] => Mux70.IN3
regaddr[1] => Mux71.IN3
regaddr[1] => Mux72.IN3
regaddr[1] => Mux73.IN3
regaddr[1] => Mux74.IN3
regaddr[1] => Mux75.IN3
regaddr[1] => Mux76.IN3
regaddr[1] => Mux77.IN3
regaddr[1] => Mux78.IN3
regaddr[1] => Mux79.IN3
regaddr[1] => Mux80.IN3
regaddr[1] => Mux81.IN3
regaddr[1] => Mux82.IN3
regaddr[1] => Mux83.IN3
regaddr[1] => Mux84.IN3
regaddr[1] => Mux85.IN3
regaddr[1] => Mux86.IN3
regaddr[1] => Mux87.IN3
regaddr[1] => Mux88.IN3
regaddr[1] => Mux89.IN3
regaddr[1] => Mux90.IN3
regaddr[1] => Mux91.IN3
regaddr[1] => Mux92.IN3
regaddr[1] => Mux93.IN3
regaddr[1] => Mux94.IN3
regaddr[1] => Mux95.IN3
regaddr[2] => Mux64.IN2
regaddr[2] => Mux65.IN2
regaddr[2] => Mux66.IN2
regaddr[2] => Mux67.IN2
regaddr[2] => Mux68.IN2
regaddr[2] => Mux69.IN2
regaddr[2] => Mux70.IN2
regaddr[2] => Mux71.IN2
regaddr[2] => Mux72.IN2
regaddr[2] => Mux73.IN2
regaddr[2] => Mux74.IN2
regaddr[2] => Mux75.IN2
regaddr[2] => Mux76.IN2
regaddr[2] => Mux77.IN2
regaddr[2] => Mux78.IN2
regaddr[2] => Mux79.IN2
regaddr[2] => Mux80.IN2
regaddr[2] => Mux81.IN2
regaddr[2] => Mux82.IN2
regaddr[2] => Mux83.IN2
regaddr[2] => Mux84.IN2
regaddr[2] => Mux85.IN2
regaddr[2] => Mux86.IN2
regaddr[2] => Mux87.IN2
regaddr[2] => Mux88.IN2
regaddr[2] => Mux89.IN2
regaddr[2] => Mux90.IN2
regaddr[2] => Mux91.IN2
regaddr[2] => Mux92.IN2
regaddr[2] => Mux93.IN2
regaddr[2] => Mux94.IN2
regaddr[2] => Mux95.IN2
regaddr[3] => Mux64.IN1
regaddr[3] => Mux65.IN1
regaddr[3] => Mux66.IN1
regaddr[3] => Mux67.IN1
regaddr[3] => Mux68.IN1
regaddr[3] => Mux69.IN1
regaddr[3] => Mux70.IN1
regaddr[3] => Mux71.IN1
regaddr[3] => Mux72.IN1
regaddr[3] => Mux73.IN1
regaddr[3] => Mux74.IN1
regaddr[3] => Mux75.IN1
regaddr[3] => Mux76.IN1
regaddr[3] => Mux77.IN1
regaddr[3] => Mux78.IN1
regaddr[3] => Mux79.IN1
regaddr[3] => Mux80.IN1
regaddr[3] => Mux81.IN1
regaddr[3] => Mux82.IN1
regaddr[3] => Mux83.IN1
regaddr[3] => Mux84.IN1
regaddr[3] => Mux85.IN1
regaddr[3] => Mux86.IN1
regaddr[3] => Mux87.IN1
regaddr[3] => Mux88.IN1
regaddr[3] => Mux89.IN1
regaddr[3] => Mux90.IN1
regaddr[3] => Mux91.IN1
regaddr[3] => Mux92.IN1
regaddr[3] => Mux93.IN1
regaddr[3] => Mux94.IN1
regaddr[3] => Mux95.IN1
regaddr[4] => Mux64.IN0
regaddr[4] => Mux65.IN0
regaddr[4] => Mux66.IN0
regaddr[4] => Mux67.IN0
regaddr[4] => Mux68.IN0
regaddr[4] => Mux69.IN0
regaddr[4] => Mux70.IN0
regaddr[4] => Mux71.IN0
regaddr[4] => Mux72.IN0
regaddr[4] => Mux73.IN0
regaddr[4] => Mux74.IN0
regaddr[4] => Mux75.IN0
regaddr[4] => Mux76.IN0
regaddr[4] => Mux77.IN0
regaddr[4] => Mux78.IN0
regaddr[4] => Mux79.IN0
regaddr[4] => Mux80.IN0
regaddr[4] => Mux81.IN0
regaddr[4] => Mux82.IN0
regaddr[4] => Mux83.IN0
regaddr[4] => Mux84.IN0
regaddr[4] => Mux85.IN0
regaddr[4] => Mux86.IN0
regaddr[4] => Mux87.IN0
regaddr[4] => Mux88.IN0
regaddr[4] => Mux89.IN0
regaddr[4] => Mux90.IN0
regaddr[4] => Mux91.IN0
regaddr[4] => Mux92.IN0
regaddr[4] => Mux93.IN0
regaddr[4] => Mux94.IN0
regaddr[4] => Mux95.IN0
regdata[0] <= Mux95.DB_MAX_OUTPUT_PORT_TYPE
regdata[1] <= Mux94.DB_MAX_OUTPUT_PORT_TYPE
regdata[2] <= Mux93.DB_MAX_OUTPUT_PORT_TYPE
regdata[3] <= Mux92.DB_MAX_OUTPUT_PORT_TYPE
regdata[4] <= Mux91.DB_MAX_OUTPUT_PORT_TYPE
regdata[5] <= Mux90.DB_MAX_OUTPUT_PORT_TYPE
regdata[6] <= Mux89.DB_MAX_OUTPUT_PORT_TYPE
regdata[7] <= Mux88.DB_MAX_OUTPUT_PORT_TYPE
regdata[8] <= Mux87.DB_MAX_OUTPUT_PORT_TYPE
regdata[9] <= Mux86.DB_MAX_OUTPUT_PORT_TYPE
regdata[10] <= Mux85.DB_MAX_OUTPUT_PORT_TYPE
regdata[11] <= Mux84.DB_MAX_OUTPUT_PORT_TYPE
regdata[12] <= Mux83.DB_MAX_OUTPUT_PORT_TYPE
regdata[13] <= Mux82.DB_MAX_OUTPUT_PORT_TYPE
regdata[14] <= Mux81.DB_MAX_OUTPUT_PORT_TYPE
regdata[15] <= Mux80.DB_MAX_OUTPUT_PORT_TYPE
regdata[16] <= Mux79.DB_MAX_OUTPUT_PORT_TYPE
regdata[17] <= Mux78.DB_MAX_OUTPUT_PORT_TYPE
regdata[18] <= Mux77.DB_MAX_OUTPUT_PORT_TYPE
regdata[19] <= Mux76.DB_MAX_OUTPUT_PORT_TYPE
regdata[20] <= Mux75.DB_MAX_OUTPUT_PORT_TYPE
regdata[21] <= Mux74.DB_MAX_OUTPUT_PORT_TYPE
regdata[22] <= Mux73.DB_MAX_OUTPUT_PORT_TYPE
regdata[23] <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
regdata[24] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
regdata[25] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
regdata[26] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
regdata[27] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
regdata[28] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
regdata[29] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
regdata[30] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
regdata[31] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE


|cpt_sys|cpu:cpu_v1|Ex:Exmd
clk => REGWR_Ex~reg0.CLK
clk => MEM2REG_Ex~reg0.CLK
clk => JCALL_Ex~reg0.CLK
clk => JUMP_Ex~reg0.CLK
clk => JRETURN_Ex~reg0.CLK
clk => BRANCHNE_Ex~reg0.CLK
clk => BRANCH_Ex~reg0.CLK
clk => MEMWR_Ex~reg0.CLK
clk => regwr[0]~reg0.CLK
clk => regwr[1]~reg0.CLK
clk => regwr[2]~reg0.CLK
clk => regwr[3]~reg0.CLK
clk => regwr[4]~reg0.CLK
clk => reg_data[0]~reg0.CLK
clk => reg_data[1]~reg0.CLK
clk => reg_data[2]~reg0.CLK
clk => reg_data[3]~reg0.CLK
clk => reg_data[4]~reg0.CLK
clk => reg_data[5]~reg0.CLK
clk => reg_data[6]~reg0.CLK
clk => reg_data[7]~reg0.CLK
clk => reg_data[8]~reg0.CLK
clk => reg_data[9]~reg0.CLK
clk => reg_data[10]~reg0.CLK
clk => reg_data[11]~reg0.CLK
clk => reg_data[12]~reg0.CLK
clk => reg_data[13]~reg0.CLK
clk => reg_data[14]~reg0.CLK
clk => reg_data[15]~reg0.CLK
clk => reg_data[16]~reg0.CLK
clk => reg_data[17]~reg0.CLK
clk => reg_data[18]~reg0.CLK
clk => reg_data[19]~reg0.CLK
clk => reg_data[20]~reg0.CLK
clk => reg_data[21]~reg0.CLK
clk => reg_data[22]~reg0.CLK
clk => reg_data[23]~reg0.CLK
clk => reg_data[24]~reg0.CLK
clk => reg_data[25]~reg0.CLK
clk => reg_data[26]~reg0.CLK
clk => reg_data[27]~reg0.CLK
clk => reg_data[28]~reg0.CLK
clk => reg_data[29]~reg0.CLK
clk => reg_data[30]~reg0.CLK
clk => reg_data[31]~reg0.CLK
clk => zero~reg0.CLK
clk => ALUout[0]~reg0.CLK
clk => ALUout[1]~reg0.CLK
clk => ALUout[2]~reg0.CLK
clk => ALUout[3]~reg0.CLK
clk => ALUout[4]~reg0.CLK
clk => ALUout[5]~reg0.CLK
clk => ALUout[6]~reg0.CLK
clk => ALUout[7]~reg0.CLK
clk => ALUout[8]~reg0.CLK
clk => ALUout[9]~reg0.CLK
clk => ALUout[10]~reg0.CLK
clk => ALUout[11]~reg0.CLK
clk => ALUout[12]~reg0.CLK
clk => ALUout[13]~reg0.CLK
clk => ALUout[14]~reg0.CLK
clk => ALUout[15]~reg0.CLK
clk => ALUout[16]~reg0.CLK
clk => ALUout[17]~reg0.CLK
clk => ALUout[18]~reg0.CLK
clk => ALUout[19]~reg0.CLK
clk => ALUout[20]~reg0.CLK
clk => ALUout[21]~reg0.CLK
clk => ALUout[22]~reg0.CLK
clk => ALUout[23]~reg0.CLK
clk => ALUout[24]~reg0.CLK
clk => ALUout[25]~reg0.CLK
clk => ALUout[26]~reg0.CLK
clk => ALUout[27]~reg0.CLK
clk => ALUout[28]~reg0.CLK
clk => ALUout[29]~reg0.CLK
clk => ALUout[30]~reg0.CLK
clk => ALUout[31]~reg0.CLK
clk => overflow~reg0.CLK
clk => tran_addr[0]~reg0.CLK
clk => tran_addr[1]~reg0.CLK
clk => tran_addr[2]~reg0.CLK
clk => tran_addr[3]~reg0.CLK
clk => tran_addr[4]~reg0.CLK
clk => tran_addr[5]~reg0.CLK
clk => tran_addr[6]~reg0.CLK
clk => tran_addr[7]~reg0.CLK
clk => tran_addr[8]~reg0.CLK
clk => tran_addr[9]~reg0.CLK
clk => tran_addr[10]~reg0.CLK
clk => tran_addr[11]~reg0.CLK
clk => tran_addr[12]~reg0.CLK
clk => tran_addr[13]~reg0.CLK
clk => tran_addr[14]~reg0.CLK
clk => tran_addr[15]~reg0.CLK
clk => tran_addr[16]~reg0.CLK
clk => tran_addr[17]~reg0.CLK
clk => tran_addr[18]~reg0.CLK
clk => tran_addr[19]~reg0.CLK
clk => tran_addr[20]~reg0.CLK
clk => tran_addr[21]~reg0.CLK
clk => tran_addr[22]~reg0.CLK
clk => tran_addr[23]~reg0.CLK
clk => tran_addr[24]~reg0.CLK
clk => tran_addr[25]~reg0.CLK
clk => tran_addr[26]~reg0.CLK
clk => tran_addr[27]~reg0.CLK
clk => tran_addr[28]~reg0.CLK
clk => tran_addr[29]~reg0.CLK
clk => tran_addr[30]~reg0.CLK
clk => tran_addr[31]~reg0.CLK
EXOP => EXOP.IN1
ALUSRC => inA.OUTPUTSELECT
ALUSRC => inA.OUTPUTSELECT
ALUSRC => inA.OUTPUTSELECT
ALUSRC => inA.OUTPUTSELECT
ALUSRC => inA.OUTPUTSELECT
ALUSRC => inA.OUTPUTSELECT
ALUSRC => inA.OUTPUTSELECT
ALUSRC => inA.OUTPUTSELECT
ALUSRC => inA.OUTPUTSELECT
ALUSRC => inA.OUTPUTSELECT
ALUSRC => inA.OUTPUTSELECT
ALUSRC => inA.OUTPUTSELECT
ALUSRC => inA.OUTPUTSELECT
ALUSRC => inA.OUTPUTSELECT
ALUSRC => inA.OUTPUTSELECT
ALUSRC => inA.OUTPUTSELECT
ALUSRC => inA.OUTPUTSELECT
ALUSRC => inA.OUTPUTSELECT
ALUSRC => inA.OUTPUTSELECT
ALUSRC => inA.OUTPUTSELECT
ALUSRC => inA.OUTPUTSELECT
ALUSRC => inA.OUTPUTSELECT
ALUSRC => inA.OUTPUTSELECT
ALUSRC => inA.OUTPUTSELECT
ALUSRC => inA.OUTPUTSELECT
ALUSRC => inA.OUTPUTSELECT
ALUSRC => inA.OUTPUTSELECT
ALUSRC => inA.OUTPUTSELECT
ALUSRC => inA.OUTPUTSELECT
ALUSRC => inA.OUTPUTSELECT
ALUSRC => inA.OUTPUTSELECT
ALUSRC => inA.OUTPUTSELECT
ALUSRC => inB.OUTPUTSELECT
ALUSRC => inB.OUTPUTSELECT
ALUSRC => inB.OUTPUTSELECT
ALUSRC => inB.OUTPUTSELECT
ALUSRC => inB.OUTPUTSELECT
ALUSRC => inB.OUTPUTSELECT
ALUSRC => inB.OUTPUTSELECT
ALUSRC => inB.OUTPUTSELECT
ALUSRC => inB.OUTPUTSELECT
ALUSRC => inB.OUTPUTSELECT
ALUSRC => inB.OUTPUTSELECT
ALUSRC => inB.OUTPUTSELECT
ALUSRC => inB.OUTPUTSELECT
ALUSRC => inB.OUTPUTSELECT
ALUSRC => inB.OUTPUTSELECT
ALUSRC => inB.OUTPUTSELECT
ALUSRC => inB.OUTPUTSELECT
ALUSRC => inB.OUTPUTSELECT
ALUSRC => inB.OUTPUTSELECT
ALUSRC => inB.OUTPUTSELECT
ALUSRC => inB.OUTPUTSELECT
ALUSRC => inB.OUTPUTSELECT
ALUSRC => inB.OUTPUTSELECT
ALUSRC => inB.OUTPUTSELECT
ALUSRC => inB.OUTPUTSELECT
ALUSRC => inB.OUTPUTSELECT
ALUSRC => inB.OUTPUTSELECT
ALUSRC => inB.OUTPUTSELECT
ALUSRC => inB.OUTPUTSELECT
ALUSRC => inB.OUTPUTSELECT
ALUSRC => inB.OUTPUTSELECT
ALUSRC => inB.OUTPUTSELECT
ALUOP[0] => ALUOP[0].IN1
ALUOP[1] => ALUOP[1].IN1
ALUOP[2] => ALUOP[2].IN1
ALUOP[3] => ALUOP[3].IN1
REGDST => regwr.OUTPUTSELECT
REGDST => regwr.OUTPUTSELECT
REGDST => regwr.OUTPUTSELECT
REGDST => regwr.OUTPUTSELECT
REGDST => regwr.OUTPUTSELECT
MEMWR => MEMWR_Ex.DATAA
BRANCH => BRANCH_Ex~reg0.DATAIN
BRANCHNE => BRANCHNE_Ex~reg0.DATAIN
JRETURN => reg_data.OUTPUTSELECT
JRETURN => reg_data.OUTPUTSELECT
JRETURN => reg_data.OUTPUTSELECT
JRETURN => reg_data.OUTPUTSELECT
JRETURN => reg_data.OUTPUTSELECT
JRETURN => reg_data.OUTPUTSELECT
JRETURN => reg_data.OUTPUTSELECT
JRETURN => reg_data.OUTPUTSELECT
JRETURN => reg_data.OUTPUTSELECT
JRETURN => reg_data.OUTPUTSELECT
JRETURN => reg_data.OUTPUTSELECT
JRETURN => reg_data.OUTPUTSELECT
JRETURN => reg_data.OUTPUTSELECT
JRETURN => reg_data.OUTPUTSELECT
JRETURN => reg_data.OUTPUTSELECT
JRETURN => reg_data.OUTPUTSELECT
JRETURN => reg_data.OUTPUTSELECT
JRETURN => reg_data.OUTPUTSELECT
JRETURN => reg_data.OUTPUTSELECT
JRETURN => reg_data.OUTPUTSELECT
JRETURN => reg_data.OUTPUTSELECT
JRETURN => reg_data.OUTPUTSELECT
JRETURN => reg_data.OUTPUTSELECT
JRETURN => reg_data.OUTPUTSELECT
JRETURN => reg_data.OUTPUTSELECT
JRETURN => reg_data.OUTPUTSELECT
JRETURN => reg_data.OUTPUTSELECT
JRETURN => reg_data.OUTPUTSELECT
JRETURN => reg_data.OUTPUTSELECT
JRETURN => reg_data.OUTPUTSELECT
JRETURN => reg_data.OUTPUTSELECT
JRETURN => reg_data.OUTPUTSELECT
JRETURN => JRETURN_Ex~reg0.DATAIN
JUMP => JUMP_Ex~reg0.DATAIN
JCALL => ALUout.OUTPUTSELECT
JCALL => ALUout.OUTPUTSELECT
JCALL => ALUout.OUTPUTSELECT
JCALL => ALUout.OUTPUTSELECT
JCALL => ALUout.OUTPUTSELECT
JCALL => ALUout.OUTPUTSELECT
JCALL => ALUout.OUTPUTSELECT
JCALL => ALUout.OUTPUTSELECT
JCALL => ALUout.OUTPUTSELECT
JCALL => ALUout.OUTPUTSELECT
JCALL => ALUout.OUTPUTSELECT
JCALL => ALUout.OUTPUTSELECT
JCALL => ALUout.OUTPUTSELECT
JCALL => ALUout.OUTPUTSELECT
JCALL => ALUout.OUTPUTSELECT
JCALL => ALUout.OUTPUTSELECT
JCALL => ALUout.OUTPUTSELECT
JCALL => ALUout.OUTPUTSELECT
JCALL => ALUout.OUTPUTSELECT
JCALL => ALUout.OUTPUTSELECT
JCALL => ALUout.OUTPUTSELECT
JCALL => ALUout.OUTPUTSELECT
JCALL => ALUout.OUTPUTSELECT
JCALL => ALUout.OUTPUTSELECT
JCALL => ALUout.OUTPUTSELECT
JCALL => ALUout.OUTPUTSELECT
JCALL => ALUout.OUTPUTSELECT
JCALL => ALUout.OUTPUTSELECT
JCALL => ALUout.OUTPUTSELECT
JCALL => ALUout.OUTPUTSELECT
JCALL => ALUout.OUTPUTSELECT
JCALL => ALUout.OUTPUTSELECT
JCALL => JCALL_Ex~reg0.DATAIN
MEM2REG => MEM2REG_Ex~reg0.DATAIN
REGWR => REGWR_Ex.DATAA
next_pc_id[0] => tran_addr[0]~reg0.DATAIN
next_pc_id[0] => ALUout.DATAB
next_pc_id[1] => tran_addr[1]~reg0.DATAIN
next_pc_id[1] => ALUout.DATAB
next_pc_id[2] => Add0.IN30
next_pc_id[2] => ALUout.DATAB
next_pc_id[3] => Add0.IN29
next_pc_id[3] => ALUout.DATAB
next_pc_id[4] => Add0.IN28
next_pc_id[4] => ALUout.DATAB
next_pc_id[5] => Add0.IN27
next_pc_id[5] => ALUout.DATAB
next_pc_id[6] => Add0.IN26
next_pc_id[6] => ALUout.DATAB
next_pc_id[7] => Add0.IN25
next_pc_id[7] => ALUout.DATAB
next_pc_id[8] => Add0.IN24
next_pc_id[8] => ALUout.DATAB
next_pc_id[9] => Add0.IN23
next_pc_id[9] => ALUout.DATAB
next_pc_id[10] => Add0.IN22
next_pc_id[10] => ALUout.DATAB
next_pc_id[11] => Add0.IN21
next_pc_id[11] => ALUout.DATAB
next_pc_id[12] => Add0.IN20
next_pc_id[12] => ALUout.DATAB
next_pc_id[13] => Add0.IN19
next_pc_id[13] => ALUout.DATAB
next_pc_id[14] => Add0.IN18
next_pc_id[14] => ALUout.DATAB
next_pc_id[15] => Add0.IN17
next_pc_id[15] => ALUout.DATAB
next_pc_id[16] => Add0.IN16
next_pc_id[16] => ALUout.DATAB
next_pc_id[17] => Add0.IN15
next_pc_id[17] => ALUout.DATAB
next_pc_id[18] => Add0.IN14
next_pc_id[18] => ALUout.DATAB
next_pc_id[19] => Add0.IN13
next_pc_id[19] => ALUout.DATAB
next_pc_id[20] => Add0.IN12
next_pc_id[20] => ALUout.DATAB
next_pc_id[21] => Add0.IN11
next_pc_id[21] => ALUout.DATAB
next_pc_id[22] => Add0.IN10
next_pc_id[22] => ALUout.DATAB
next_pc_id[23] => Add0.IN9
next_pc_id[23] => ALUout.DATAB
next_pc_id[24] => Add0.IN8
next_pc_id[24] => ALUout.DATAB
next_pc_id[25] => Add0.IN7
next_pc_id[25] => ALUout.DATAB
next_pc_id[26] => Add0.IN6
next_pc_id[26] => ALUout.DATAB
next_pc_id[27] => Add0.IN5
next_pc_id[27] => ALUout.DATAB
next_pc_id[28] => Add0.IN4
next_pc_id[28] => ALUout.DATAB
next_pc_id[29] => Add0.IN3
next_pc_id[29] => ALUout.DATAB
next_pc_id[30] => Add0.IN2
next_pc_id[30] => ALUout.DATAB
next_pc_id[31] => Add0.IN1
next_pc_id[31] => ALUout.DATAB
bushA[0] => inA.DATAA
bushA[0] => inA.DATAA
bushA[0] => reg_data.DATAB
bushA[1] => inA.DATAA
bushA[1] => inA.DATAA
bushA[1] => reg_data.DATAB
bushA[2] => inA.DATAA
bushA[2] => inA.DATAA
bushA[2] => reg_data.DATAB
bushA[3] => inA.DATAA
bushA[3] => inA.DATAA
bushA[3] => reg_data.DATAB
bushA[4] => inA.DATAA
bushA[4] => inA.DATAA
bushA[4] => reg_data.DATAB
bushA[5] => inA.DATAA
bushA[5] => inA.DATAA
bushA[5] => reg_data.DATAB
bushA[6] => inA.DATAA
bushA[6] => inA.DATAA
bushA[6] => reg_data.DATAB
bushA[7] => inA.DATAA
bushA[7] => inA.DATAA
bushA[7] => reg_data.DATAB
bushA[8] => inA.DATAA
bushA[8] => inA.DATAA
bushA[8] => reg_data.DATAB
bushA[9] => inA.DATAA
bushA[9] => inA.DATAA
bushA[9] => reg_data.DATAB
bushA[10] => inA.DATAA
bushA[10] => inA.DATAA
bushA[10] => reg_data.DATAB
bushA[11] => inA.DATAA
bushA[11] => inA.DATAA
bushA[11] => reg_data.DATAB
bushA[12] => inA.DATAA
bushA[12] => inA.DATAA
bushA[12] => reg_data.DATAB
bushA[13] => inA.DATAA
bushA[13] => inA.DATAA
bushA[13] => reg_data.DATAB
bushA[14] => inA.DATAA
bushA[14] => inA.DATAA
bushA[14] => reg_data.DATAB
bushA[15] => inA.DATAA
bushA[15] => inA.DATAA
bushA[15] => reg_data.DATAB
bushA[16] => inA.DATAA
bushA[16] => inA.DATAA
bushA[16] => reg_data.DATAB
bushA[17] => inA.DATAA
bushA[17] => inA.DATAA
bushA[17] => reg_data.DATAB
bushA[18] => inA.DATAA
bushA[18] => inA.DATAA
bushA[18] => reg_data.DATAB
bushA[19] => inA.DATAA
bushA[19] => inA.DATAA
bushA[19] => reg_data.DATAB
bushA[20] => inA.DATAA
bushA[20] => inA.DATAA
bushA[20] => reg_data.DATAB
bushA[21] => inA.DATAA
bushA[21] => inA.DATAA
bushA[21] => reg_data.DATAB
bushA[22] => inA.DATAA
bushA[22] => inA.DATAA
bushA[22] => reg_data.DATAB
bushA[23] => inA.DATAA
bushA[23] => inA.DATAA
bushA[23] => reg_data.DATAB
bushA[24] => inA.DATAA
bushA[24] => inA.DATAA
bushA[24] => reg_data.DATAB
bushA[25] => inA.DATAA
bushA[25] => inA.DATAA
bushA[25] => reg_data.DATAB
bushA[26] => inA.DATAA
bushA[26] => inA.DATAA
bushA[26] => reg_data.DATAB
bushA[27] => inA.DATAA
bushA[27] => inA.DATAA
bushA[27] => reg_data.DATAB
bushA[28] => inA.DATAA
bushA[28] => inA.DATAA
bushA[28] => reg_data.DATAB
bushA[29] => inA.DATAA
bushA[29] => inA.DATAA
bushA[29] => reg_data.DATAB
bushA[30] => inA.DATAA
bushA[30] => inA.DATAA
bushA[30] => reg_data.DATAB
bushA[31] => inA.DATAA
bushA[31] => inA.DATAA
bushA[31] => reg_data.DATAB
bushB[0] => inB.DATAA
bushB[0] => reg_data.DATAA
bushB[1] => inB.DATAA
bushB[1] => reg_data.DATAA
bushB[2] => inB.DATAA
bushB[2] => reg_data.DATAA
bushB[3] => inB.DATAA
bushB[3] => reg_data.DATAA
bushB[4] => inB.DATAA
bushB[4] => reg_data.DATAA
bushB[5] => inB.DATAA
bushB[5] => reg_data.DATAA
bushB[6] => inB.DATAA
bushB[6] => reg_data.DATAA
bushB[7] => inB.DATAA
bushB[7] => reg_data.DATAA
bushB[8] => inB.DATAA
bushB[8] => reg_data.DATAA
bushB[9] => inB.DATAA
bushB[9] => reg_data.DATAA
bushB[10] => inB.DATAA
bushB[10] => reg_data.DATAA
bushB[11] => inB.DATAA
bushB[11] => reg_data.DATAA
bushB[12] => inB.DATAA
bushB[12] => reg_data.DATAA
bushB[13] => inB.DATAA
bushB[13] => reg_data.DATAA
bushB[14] => inB.DATAA
bushB[14] => reg_data.DATAA
bushB[15] => inB.DATAA
bushB[15] => reg_data.DATAA
bushB[16] => inB.DATAA
bushB[16] => reg_data.DATAA
bushB[17] => inB.DATAA
bushB[17] => reg_data.DATAA
bushB[18] => inB.DATAA
bushB[18] => reg_data.DATAA
bushB[19] => inB.DATAA
bushB[19] => reg_data.DATAA
bushB[20] => inB.DATAA
bushB[20] => reg_data.DATAA
bushB[21] => inB.DATAA
bushB[21] => reg_data.DATAA
bushB[22] => inB.DATAA
bushB[22] => reg_data.DATAA
bushB[23] => inB.DATAA
bushB[23] => reg_data.DATAA
bushB[24] => inB.DATAA
bushB[24] => reg_data.DATAA
bushB[25] => inB.DATAA
bushB[25] => reg_data.DATAA
bushB[26] => inB.DATAA
bushB[26] => reg_data.DATAA
bushB[27] => inB.DATAA
bushB[27] => reg_data.DATAA
bushB[28] => inB.DATAA
bushB[28] => reg_data.DATAA
bushB[29] => inB.DATAA
bushB[29] => reg_data.DATAA
bushB[30] => inB.DATAA
bushB[30] => reg_data.DATAA
bushB[31] => inB.DATAA
bushB[31] => reg_data.DATAA
imm[0] => imm[0].IN1
imm[1] => imm[1].IN1
imm[2] => imm[2].IN1
imm[3] => imm[3].IN1
imm[4] => imm[4].IN1
imm[5] => imm[5].IN1
imm[6] => imm[6].IN1
imm[7] => imm[7].IN1
imm[8] => imm[8].IN1
imm[9] => imm[9].IN1
imm[10] => imm[10].IN1
imm[11] => imm[11].IN1
imm[12] => imm[12].IN1
imm[13] => imm[13].IN1
imm[14] => imm[14].IN1
imm[15] => imm[15].IN1
rt[0] => Equal6.IN4
rt[0] => Equal7.IN4
rt[0] => Equal8.IN4
rt[0] => regwr.DATAA
rt[1] => Equal6.IN3
rt[1] => Equal7.IN3
rt[1] => Equal8.IN3
rt[1] => regwr.DATAA
rt[2] => Equal6.IN2
rt[2] => Equal7.IN2
rt[2] => Equal8.IN2
rt[2] => regwr.DATAA
rt[3] => Equal6.IN1
rt[3] => Equal7.IN1
rt[3] => Equal8.IN1
rt[3] => regwr.DATAA
rt[4] => Equal6.IN0
rt[4] => Equal7.IN0
rt[4] => Equal8.IN0
rt[4] => regwr.DATAA
rd[0] => regwr.DATAB
rd[1] => regwr.DATAB
rd[2] => regwr.DATAB
rd[3] => regwr.DATAB
rd[4] => regwr.DATAB
rs[0] => Equal0.IN4
rs[0] => Equal1.IN4
rs[0] => Equal2.IN4
rs[0] => Equal3.IN4
rs[0] => Equal4.IN4
rs[0] => Equal5.IN4
rs[1] => Equal0.IN3
rs[1] => Equal1.IN3
rs[1] => Equal2.IN3
rs[1] => Equal3.IN3
rs[1] => Equal4.IN3
rs[1] => Equal5.IN3
rs[2] => Equal0.IN2
rs[2] => Equal1.IN2
rs[2] => Equal2.IN2
rs[2] => Equal3.IN2
rs[2] => Equal4.IN2
rs[2] => Equal5.IN2
rs[3] => Equal0.IN1
rs[3] => Equal1.IN1
rs[3] => Equal2.IN1
rs[3] => Equal3.IN1
rs[3] => Equal4.IN1
rs[3] => Equal5.IN1
rs[4] => Equal0.IN0
rs[4] => Equal1.IN0
rs[4] => Equal2.IN0
rs[4] => Equal3.IN0
rs[4] => Equal4.IN0
rs[4] => Equal5.IN0
MEMWR_Ex <= MEMWR_Ex~reg0.DB_MAX_OUTPUT_PORT_TYPE
BRANCH_Ex <= BRANCH_Ex~reg0.DB_MAX_OUTPUT_PORT_TYPE
BRANCHNE_Ex <= BRANCHNE_Ex~reg0.DB_MAX_OUTPUT_PORT_TYPE
JRETURN_Ex <= JRETURN_Ex~reg0.DB_MAX_OUTPUT_PORT_TYPE
JUMP_Ex <= JUMP_Ex~reg0.DB_MAX_OUTPUT_PORT_TYPE
JCALL_Ex <= JCALL_Ex~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM2REG_Ex <= MEM2REG_Ex~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGWR_Ex <= REGWR_Ex~reg0.DB_MAX_OUTPUT_PORT_TYPE
zero <= zero~reg0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= overflow~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUout[0] <= ALUout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUout[1] <= ALUout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUout[2] <= ALUout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUout[3] <= ALUout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUout[4] <= ALUout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUout[5] <= ALUout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUout[6] <= ALUout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUout[7] <= ALUout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUout[8] <= ALUout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUout[9] <= ALUout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUout[10] <= ALUout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUout[11] <= ALUout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUout[12] <= ALUout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUout[13] <= ALUout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUout[14] <= ALUout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUout[15] <= ALUout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUout[16] <= ALUout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUout[17] <= ALUout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUout[18] <= ALUout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUout[19] <= ALUout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUout[20] <= ALUout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUout[21] <= ALUout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUout[22] <= ALUout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUout[23] <= ALUout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUout[24] <= ALUout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUout[25] <= ALUout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUout[26] <= ALUout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUout[27] <= ALUout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUout[28] <= ALUout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUout[29] <= ALUout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUout[30] <= ALUout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ALUout[31] <= ALUout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tran_addr[0] <= tran_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tran_addr[1] <= tran_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tran_addr[2] <= tran_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tran_addr[3] <= tran_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tran_addr[4] <= tran_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tran_addr[5] <= tran_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tran_addr[6] <= tran_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tran_addr[7] <= tran_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tran_addr[8] <= tran_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tran_addr[9] <= tran_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tran_addr[10] <= tran_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tran_addr[11] <= tran_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tran_addr[12] <= tran_addr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tran_addr[13] <= tran_addr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tran_addr[14] <= tran_addr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tran_addr[15] <= tran_addr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tran_addr[16] <= tran_addr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tran_addr[17] <= tran_addr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tran_addr[18] <= tran_addr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tran_addr[19] <= tran_addr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tran_addr[20] <= tran_addr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tran_addr[21] <= tran_addr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tran_addr[22] <= tran_addr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tran_addr[23] <= tran_addr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tran_addr[24] <= tran_addr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tran_addr[25] <= tran_addr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tran_addr[26] <= tran_addr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tran_addr[27] <= tran_addr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tran_addr[28] <= tran_addr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tran_addr[29] <= tran_addr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tran_addr[30] <= tran_addr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
tran_addr[31] <= tran_addr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regwr[0] <= regwr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regwr[1] <= regwr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regwr[2] <= regwr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regwr[3] <= regwr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regwr[4] <= regwr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data[0] <= reg_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data[1] <= reg_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data[2] <= reg_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data[3] <= reg_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data[4] <= reg_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data[5] <= reg_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data[6] <= reg_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data[7] <= reg_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data[8] <= reg_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data[9] <= reg_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data[10] <= reg_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data[11] <= reg_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data[12] <= reg_data[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data[13] <= reg_data[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data[14] <= reg_data[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data[15] <= reg_data[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data[16] <= reg_data[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data[17] <= reg_data[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data[18] <= reg_data[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data[19] <= reg_data[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data[20] <= reg_data[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data[21] <= reg_data[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data[22] <= reg_data[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data[23] <= reg_data[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data[24] <= reg_data[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data[25] <= reg_data[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data[26] <= reg_data[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data[27] <= reg_data[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data[28] <= reg_data[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data[29] <= reg_data[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data[30] <= reg_data[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg_data[31] <= reg_data[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dest_reg_Mem[0] => Equal1.IN9
dest_reg_Mem[0] => Equal4.IN9
dest_reg_Mem[0] => Equal7.IN9
dest_reg_Mem[1] => Equal1.IN8
dest_reg_Mem[1] => Equal4.IN8
dest_reg_Mem[1] => Equal7.IN8
dest_reg_Mem[2] => Equal1.IN7
dest_reg_Mem[2] => Equal4.IN7
dest_reg_Mem[2] => Equal7.IN7
dest_reg_Mem[3] => Equal1.IN6
dest_reg_Mem[3] => Equal4.IN6
dest_reg_Mem[3] => Equal7.IN6
dest_reg_Mem[4] => Equal1.IN5
dest_reg_Mem[4] => Equal4.IN5
dest_reg_Mem[4] => Equal7.IN5
dest_regdata_Mem[0] => inA.DATAB
dest_regdata_Mem[0] => inA.DATAB
dest_regdata_Mem[0] => inB.DATAB
dest_regdata_Mem[1] => inA.DATAB
dest_regdata_Mem[1] => inA.DATAB
dest_regdata_Mem[1] => inB.DATAB
dest_regdata_Mem[2] => inA.DATAB
dest_regdata_Mem[2] => inA.DATAB
dest_regdata_Mem[2] => inB.DATAB
dest_regdata_Mem[3] => inA.DATAB
dest_regdata_Mem[3] => inA.DATAB
dest_regdata_Mem[3] => inB.DATAB
dest_regdata_Mem[4] => inA.DATAB
dest_regdata_Mem[4] => inA.DATAB
dest_regdata_Mem[4] => inB.DATAB
dest_regdata_Mem[5] => inA.DATAB
dest_regdata_Mem[5] => inA.DATAB
dest_regdata_Mem[5] => inB.DATAB
dest_regdata_Mem[6] => inA.DATAB
dest_regdata_Mem[6] => inA.DATAB
dest_regdata_Mem[6] => inB.DATAB
dest_regdata_Mem[7] => inA.DATAB
dest_regdata_Mem[7] => inA.DATAB
dest_regdata_Mem[7] => inB.DATAB
dest_regdata_Mem[8] => inA.DATAB
dest_regdata_Mem[8] => inA.DATAB
dest_regdata_Mem[8] => inB.DATAB
dest_regdata_Mem[9] => inA.DATAB
dest_regdata_Mem[9] => inA.DATAB
dest_regdata_Mem[9] => inB.DATAB
dest_regdata_Mem[10] => inA.DATAB
dest_regdata_Mem[10] => inA.DATAB
dest_regdata_Mem[10] => inB.DATAB
dest_regdata_Mem[11] => inA.DATAB
dest_regdata_Mem[11] => inA.DATAB
dest_regdata_Mem[11] => inB.DATAB
dest_regdata_Mem[12] => inA.DATAB
dest_regdata_Mem[12] => inA.DATAB
dest_regdata_Mem[12] => inB.DATAB
dest_regdata_Mem[13] => inA.DATAB
dest_regdata_Mem[13] => inA.DATAB
dest_regdata_Mem[13] => inB.DATAB
dest_regdata_Mem[14] => inA.DATAB
dest_regdata_Mem[14] => inA.DATAB
dest_regdata_Mem[14] => inB.DATAB
dest_regdata_Mem[15] => inA.DATAB
dest_regdata_Mem[15] => inA.DATAB
dest_regdata_Mem[15] => inB.DATAB
dest_regdata_Mem[16] => inA.DATAB
dest_regdata_Mem[16] => inA.DATAB
dest_regdata_Mem[16] => inB.DATAB
dest_regdata_Mem[17] => inA.DATAB
dest_regdata_Mem[17] => inA.DATAB
dest_regdata_Mem[17] => inB.DATAB
dest_regdata_Mem[18] => inA.DATAB
dest_regdata_Mem[18] => inA.DATAB
dest_regdata_Mem[18] => inB.DATAB
dest_regdata_Mem[19] => inA.DATAB
dest_regdata_Mem[19] => inA.DATAB
dest_regdata_Mem[19] => inB.DATAB
dest_regdata_Mem[20] => inA.DATAB
dest_regdata_Mem[20] => inA.DATAB
dest_regdata_Mem[20] => inB.DATAB
dest_regdata_Mem[21] => inA.DATAB
dest_regdata_Mem[21] => inA.DATAB
dest_regdata_Mem[21] => inB.DATAB
dest_regdata_Mem[22] => inA.DATAB
dest_regdata_Mem[22] => inA.DATAB
dest_regdata_Mem[22] => inB.DATAB
dest_regdata_Mem[23] => inA.DATAB
dest_regdata_Mem[23] => inA.DATAB
dest_regdata_Mem[23] => inB.DATAB
dest_regdata_Mem[24] => inA.DATAB
dest_regdata_Mem[24] => inA.DATAB
dest_regdata_Mem[24] => inB.DATAB
dest_regdata_Mem[25] => inA.DATAB
dest_regdata_Mem[25] => inA.DATAB
dest_regdata_Mem[25] => inB.DATAB
dest_regdata_Mem[26] => inA.DATAB
dest_regdata_Mem[26] => inA.DATAB
dest_regdata_Mem[26] => inB.DATAB
dest_regdata_Mem[27] => inA.DATAB
dest_regdata_Mem[27] => inA.DATAB
dest_regdata_Mem[27] => inB.DATAB
dest_regdata_Mem[28] => inA.DATAB
dest_regdata_Mem[28] => inA.DATAB
dest_regdata_Mem[28] => inB.DATAB
dest_regdata_Mem[29] => inA.DATAB
dest_regdata_Mem[29] => inA.DATAB
dest_regdata_Mem[29] => inB.DATAB
dest_regdata_Mem[30] => inA.DATAB
dest_regdata_Mem[30] => inA.DATAB
dest_regdata_Mem[30] => inB.DATAB
dest_regdata_Mem[31] => inA.DATAB
dest_regdata_Mem[31] => inA.DATAB
dest_regdata_Mem[31] => inB.DATAB
REGWR_Mem => always0.IN1
REGWR_Mem => always0.IN1
REGWR_Mem => always0.IN1
dest_reg_W[0] => Equal2.IN9
dest_reg_W[0] => Equal5.IN9
dest_reg_W[0] => Equal8.IN9
dest_reg_W[1] => Equal2.IN8
dest_reg_W[1] => Equal5.IN8
dest_reg_W[1] => Equal8.IN8
dest_reg_W[2] => Equal2.IN7
dest_reg_W[2] => Equal5.IN7
dest_reg_W[2] => Equal8.IN7
dest_reg_W[3] => Equal2.IN6
dest_reg_W[3] => Equal5.IN6
dest_reg_W[3] => Equal8.IN6
dest_reg_W[4] => Equal2.IN5
dest_reg_W[4] => Equal5.IN5
dest_reg_W[4] => Equal8.IN5
dest_regdata_W[0] => inA.DATAB
dest_regdata_W[0] => inA.DATAB
dest_regdata_W[0] => inB.DATAB
dest_regdata_W[1] => inA.DATAB
dest_regdata_W[1] => inA.DATAB
dest_regdata_W[1] => inB.DATAB
dest_regdata_W[2] => inA.DATAB
dest_regdata_W[2] => inA.DATAB
dest_regdata_W[2] => inB.DATAB
dest_regdata_W[3] => inA.DATAB
dest_regdata_W[3] => inA.DATAB
dest_regdata_W[3] => inB.DATAB
dest_regdata_W[4] => inA.DATAB
dest_regdata_W[4] => inA.DATAB
dest_regdata_W[4] => inB.DATAB
dest_regdata_W[5] => inA.DATAB
dest_regdata_W[5] => inA.DATAB
dest_regdata_W[5] => inB.DATAB
dest_regdata_W[6] => inA.DATAB
dest_regdata_W[6] => inA.DATAB
dest_regdata_W[6] => inB.DATAB
dest_regdata_W[7] => inA.DATAB
dest_regdata_W[7] => inA.DATAB
dest_regdata_W[7] => inB.DATAB
dest_regdata_W[8] => inA.DATAB
dest_regdata_W[8] => inA.DATAB
dest_regdata_W[8] => inB.DATAB
dest_regdata_W[9] => inA.DATAB
dest_regdata_W[9] => inA.DATAB
dest_regdata_W[9] => inB.DATAB
dest_regdata_W[10] => inA.DATAB
dest_regdata_W[10] => inA.DATAB
dest_regdata_W[10] => inB.DATAB
dest_regdata_W[11] => inA.DATAB
dest_regdata_W[11] => inA.DATAB
dest_regdata_W[11] => inB.DATAB
dest_regdata_W[12] => inA.DATAB
dest_regdata_W[12] => inA.DATAB
dest_regdata_W[12] => inB.DATAB
dest_regdata_W[13] => inA.DATAB
dest_regdata_W[13] => inA.DATAB
dest_regdata_W[13] => inB.DATAB
dest_regdata_W[14] => inA.DATAB
dest_regdata_W[14] => inA.DATAB
dest_regdata_W[14] => inB.DATAB
dest_regdata_W[15] => inA.DATAB
dest_regdata_W[15] => inA.DATAB
dest_regdata_W[15] => inB.DATAB
dest_regdata_W[16] => inA.DATAB
dest_regdata_W[16] => inA.DATAB
dest_regdata_W[16] => inB.DATAB
dest_regdata_W[17] => inA.DATAB
dest_regdata_W[17] => inA.DATAB
dest_regdata_W[17] => inB.DATAB
dest_regdata_W[18] => inA.DATAB
dest_regdata_W[18] => inA.DATAB
dest_regdata_W[18] => inB.DATAB
dest_regdata_W[19] => inA.DATAB
dest_regdata_W[19] => inA.DATAB
dest_regdata_W[19] => inB.DATAB
dest_regdata_W[20] => inA.DATAB
dest_regdata_W[20] => inA.DATAB
dest_regdata_W[20] => inB.DATAB
dest_regdata_W[21] => inA.DATAB
dest_regdata_W[21] => inA.DATAB
dest_regdata_W[21] => inB.DATAB
dest_regdata_W[22] => inA.DATAB
dest_regdata_W[22] => inA.DATAB
dest_regdata_W[22] => inB.DATAB
dest_regdata_W[23] => inA.DATAB
dest_regdata_W[23] => inA.DATAB
dest_regdata_W[23] => inB.DATAB
dest_regdata_W[24] => inA.DATAB
dest_regdata_W[24] => inA.DATAB
dest_regdata_W[24] => inB.DATAB
dest_regdata_W[25] => inA.DATAB
dest_regdata_W[25] => inA.DATAB
dest_regdata_W[25] => inB.DATAB
dest_regdata_W[26] => inA.DATAB
dest_regdata_W[26] => inA.DATAB
dest_regdata_W[26] => inB.DATAB
dest_regdata_W[27] => inA.DATAB
dest_regdata_W[27] => inA.DATAB
dest_regdata_W[27] => inB.DATAB
dest_regdata_W[28] => inA.DATAB
dest_regdata_W[28] => inA.DATAB
dest_regdata_W[28] => inB.DATAB
dest_regdata_W[29] => inA.DATAB
dest_regdata_W[29] => inA.DATAB
dest_regdata_W[29] => inB.DATAB
dest_regdata_W[30] => inA.DATAB
dest_regdata_W[30] => inA.DATAB
dest_regdata_W[30] => inB.DATAB
dest_regdata_W[31] => inA.DATAB
dest_regdata_W[31] => inA.DATAB
dest_regdata_W[31] => inB.DATAB
REGWR_W => always0.IN1
REGWR_W => always0.IN1
REGWR_W => always0.IN1
JUMPEN => MEMWR_Ex.OUTPUTSELECT
JUMPEN => REGWR_Ex.OUTPUTSELECT


|cpt_sys|cpu:cpu_v1|Ex:Exmd|ext_sign:ext
EXOP => always0.IN0
imm[0] => ext_imm[0].DATAIN
imm[1] => ext_imm[1].DATAIN
imm[2] => ext_imm[2].DATAIN
imm[3] => ext_imm[3].DATAIN
imm[4] => ext_imm[4].DATAIN
imm[5] => ext_imm[5].DATAIN
imm[6] => ext_imm[6].DATAIN
imm[7] => ext_imm[7].DATAIN
imm[8] => ext_imm[8].DATAIN
imm[9] => ext_imm[9].DATAIN
imm[10] => ext_imm[10].DATAIN
imm[11] => ext_imm[11].DATAIN
imm[12] => ext_imm[12].DATAIN
imm[13] => ext_imm[13].DATAIN
imm[14] => ext_imm[14].DATAIN
imm[15] => always0.IN1
imm[15] => ext_imm[15].DATAIN
ext_imm[0] <= imm[0].DB_MAX_OUTPUT_PORT_TYPE
ext_imm[1] <= imm[1].DB_MAX_OUTPUT_PORT_TYPE
ext_imm[2] <= imm[2].DB_MAX_OUTPUT_PORT_TYPE
ext_imm[3] <= imm[3].DB_MAX_OUTPUT_PORT_TYPE
ext_imm[4] <= imm[4].DB_MAX_OUTPUT_PORT_TYPE
ext_imm[5] <= imm[5].DB_MAX_OUTPUT_PORT_TYPE
ext_imm[6] <= imm[6].DB_MAX_OUTPUT_PORT_TYPE
ext_imm[7] <= imm[7].DB_MAX_OUTPUT_PORT_TYPE
ext_imm[8] <= imm[8].DB_MAX_OUTPUT_PORT_TYPE
ext_imm[9] <= imm[9].DB_MAX_OUTPUT_PORT_TYPE
ext_imm[10] <= imm[10].DB_MAX_OUTPUT_PORT_TYPE
ext_imm[11] <= imm[11].DB_MAX_OUTPUT_PORT_TYPE
ext_imm[12] <= imm[12].DB_MAX_OUTPUT_PORT_TYPE
ext_imm[13] <= imm[13].DB_MAX_OUTPUT_PORT_TYPE
ext_imm[14] <= imm[14].DB_MAX_OUTPUT_PORT_TYPE
ext_imm[15] <= imm[15].DB_MAX_OUTPUT_PORT_TYPE
ext_imm[16] <= always0.DB_MAX_OUTPUT_PORT_TYPE
ext_imm[17] <= always0.DB_MAX_OUTPUT_PORT_TYPE
ext_imm[18] <= always0.DB_MAX_OUTPUT_PORT_TYPE
ext_imm[19] <= always0.DB_MAX_OUTPUT_PORT_TYPE
ext_imm[20] <= always0.DB_MAX_OUTPUT_PORT_TYPE
ext_imm[21] <= always0.DB_MAX_OUTPUT_PORT_TYPE
ext_imm[22] <= always0.DB_MAX_OUTPUT_PORT_TYPE
ext_imm[23] <= always0.DB_MAX_OUTPUT_PORT_TYPE
ext_imm[24] <= always0.DB_MAX_OUTPUT_PORT_TYPE
ext_imm[25] <= always0.DB_MAX_OUTPUT_PORT_TYPE
ext_imm[26] <= always0.DB_MAX_OUTPUT_PORT_TYPE
ext_imm[27] <= always0.DB_MAX_OUTPUT_PORT_TYPE
ext_imm[28] <= always0.DB_MAX_OUTPUT_PORT_TYPE
ext_imm[29] <= always0.DB_MAX_OUTPUT_PORT_TYPE
ext_imm[30] <= always0.DB_MAX_OUTPUT_PORT_TYPE
ext_imm[31] <= always0.DB_MAX_OUTPUT_PORT_TYPE


|cpt_sys|cpu:cpu_v1|Ex:Exmd|alu:alu_cal
ALUOP[0] => Mux0.IN11
ALUOP[0] => Mux1.IN11
ALUOP[0] => Mux2.IN11
ALUOP[0] => Mux3.IN11
ALUOP[0] => Mux4.IN11
ALUOP[0] => Mux5.IN11
ALUOP[0] => Mux6.IN11
ALUOP[0] => Mux7.IN11
ALUOP[0] => Mux8.IN11
ALUOP[0] => Mux9.IN11
ALUOP[0] => Mux10.IN11
ALUOP[0] => Mux11.IN11
ALUOP[0] => Mux12.IN11
ALUOP[0] => Mux13.IN11
ALUOP[0] => Mux14.IN11
ALUOP[0] => Mux15.IN11
ALUOP[0] => Mux16.IN11
ALUOP[0] => Mux17.IN11
ALUOP[0] => Mux18.IN11
ALUOP[0] => Mux19.IN11
ALUOP[0] => Mux20.IN11
ALUOP[0] => Mux21.IN11
ALUOP[0] => Mux22.IN11
ALUOP[0] => Mux23.IN11
ALUOP[0] => Mux24.IN11
ALUOP[0] => Mux25.IN11
ALUOP[0] => Mux26.IN11
ALUOP[0] => Mux27.IN11
ALUOP[0] => Mux28.IN11
ALUOP[0] => Mux29.IN11
ALUOP[0] => Mux30.IN11
ALUOP[0] => Mux31.IN11
ALUOP[0] => Decoder0.IN3
ALUOP[1] => Mux0.IN10
ALUOP[1] => Mux1.IN10
ALUOP[1] => Mux2.IN10
ALUOP[1] => Mux3.IN10
ALUOP[1] => Mux4.IN10
ALUOP[1] => Mux5.IN10
ALUOP[1] => Mux6.IN10
ALUOP[1] => Mux7.IN10
ALUOP[1] => Mux8.IN10
ALUOP[1] => Mux9.IN10
ALUOP[1] => Mux10.IN10
ALUOP[1] => Mux11.IN10
ALUOP[1] => Mux12.IN10
ALUOP[1] => Mux13.IN10
ALUOP[1] => Mux14.IN10
ALUOP[1] => Mux15.IN10
ALUOP[1] => Mux16.IN10
ALUOP[1] => Mux17.IN10
ALUOP[1] => Mux18.IN10
ALUOP[1] => Mux19.IN10
ALUOP[1] => Mux20.IN10
ALUOP[1] => Mux21.IN10
ALUOP[1] => Mux22.IN10
ALUOP[1] => Mux23.IN10
ALUOP[1] => Mux24.IN10
ALUOP[1] => Mux25.IN10
ALUOP[1] => Mux26.IN10
ALUOP[1] => Mux27.IN10
ALUOP[1] => Mux28.IN10
ALUOP[1] => Mux29.IN10
ALUOP[1] => Mux30.IN10
ALUOP[1] => Mux31.IN10
ALUOP[1] => Decoder0.IN2
ALUOP[2] => Mux0.IN9
ALUOP[2] => Mux1.IN9
ALUOP[2] => Mux2.IN9
ALUOP[2] => Mux3.IN9
ALUOP[2] => Mux4.IN9
ALUOP[2] => Mux5.IN9
ALUOP[2] => Mux6.IN9
ALUOP[2] => Mux7.IN9
ALUOP[2] => Mux8.IN9
ALUOP[2] => Mux9.IN9
ALUOP[2] => Mux10.IN9
ALUOP[2] => Mux11.IN9
ALUOP[2] => Mux12.IN9
ALUOP[2] => Mux13.IN9
ALUOP[2] => Mux14.IN9
ALUOP[2] => Mux15.IN9
ALUOP[2] => Mux16.IN9
ALUOP[2] => Mux17.IN9
ALUOP[2] => Mux18.IN9
ALUOP[2] => Mux19.IN9
ALUOP[2] => Mux20.IN9
ALUOP[2] => Mux21.IN9
ALUOP[2] => Mux22.IN9
ALUOP[2] => Mux23.IN9
ALUOP[2] => Mux24.IN9
ALUOP[2] => Mux25.IN9
ALUOP[2] => Mux26.IN9
ALUOP[2] => Mux27.IN9
ALUOP[2] => Mux28.IN9
ALUOP[2] => Mux29.IN9
ALUOP[2] => Mux30.IN9
ALUOP[2] => Mux31.IN9
ALUOP[2] => Decoder0.IN1
ALUOP[3] => Mux0.IN8
ALUOP[3] => Mux1.IN8
ALUOP[3] => Mux2.IN8
ALUOP[3] => Mux3.IN8
ALUOP[3] => Mux4.IN8
ALUOP[3] => Mux5.IN8
ALUOP[3] => Mux6.IN8
ALUOP[3] => Mux7.IN8
ALUOP[3] => Mux8.IN8
ALUOP[3] => Mux9.IN8
ALUOP[3] => Mux10.IN8
ALUOP[3] => Mux11.IN8
ALUOP[3] => Mux12.IN8
ALUOP[3] => Mux13.IN8
ALUOP[3] => Mux14.IN8
ALUOP[3] => Mux15.IN8
ALUOP[3] => Mux16.IN8
ALUOP[3] => Mux17.IN8
ALUOP[3] => Mux18.IN8
ALUOP[3] => Mux19.IN8
ALUOP[3] => Mux20.IN8
ALUOP[3] => Mux21.IN8
ALUOP[3] => Mux22.IN8
ALUOP[3] => Mux23.IN8
ALUOP[3] => Mux24.IN8
ALUOP[3] => Mux25.IN8
ALUOP[3] => Mux26.IN8
ALUOP[3] => Mux27.IN8
ALUOP[3] => Mux28.IN8
ALUOP[3] => Mux29.IN8
ALUOP[3] => Mux30.IN8
ALUOP[3] => Mux31.IN8
ALUOP[3] => Decoder0.IN0
inA[0] => Add0.IN32
inA[0] => Add1.IN64
inA[0] => aluout.IN0
inA[0] => aluout.IN0
inA[0] => aluout.IN0
inA[0] => LessThan0.IN32
inA[0] => ShiftLeft0.IN32
inA[0] => ShiftRight0.IN32
inA[0] => ShiftRight1.IN31
inA[1] => Add0.IN31
inA[1] => Add1.IN63
inA[1] => aluout.IN0
inA[1] => aluout.IN0
inA[1] => aluout.IN0
inA[1] => LessThan0.IN31
inA[1] => ShiftLeft0.IN31
inA[1] => ShiftRight0.IN31
inA[1] => ShiftRight1.IN30
inA[2] => Add0.IN30
inA[2] => Add1.IN62
inA[2] => aluout.IN0
inA[2] => aluout.IN0
inA[2] => aluout.IN0
inA[2] => LessThan0.IN30
inA[2] => ShiftLeft0.IN30
inA[2] => ShiftRight0.IN30
inA[2] => ShiftRight1.IN29
inA[3] => Add0.IN29
inA[3] => Add1.IN61
inA[3] => aluout.IN0
inA[3] => aluout.IN0
inA[3] => aluout.IN0
inA[3] => LessThan0.IN29
inA[3] => ShiftLeft0.IN29
inA[3] => ShiftRight0.IN29
inA[3] => ShiftRight1.IN28
inA[4] => Add0.IN28
inA[4] => Add1.IN60
inA[4] => aluout.IN0
inA[4] => aluout.IN0
inA[4] => aluout.IN0
inA[4] => LessThan0.IN28
inA[4] => ShiftLeft0.IN28
inA[4] => ShiftRight0.IN28
inA[4] => ShiftRight1.IN27
inA[5] => Add0.IN27
inA[5] => Add1.IN59
inA[5] => aluout.IN0
inA[5] => aluout.IN0
inA[5] => aluout.IN0
inA[5] => LessThan0.IN27
inA[5] => ShiftLeft0.IN27
inA[5] => ShiftRight0.IN27
inA[5] => ShiftRight1.IN26
inA[6] => Add0.IN26
inA[6] => Add1.IN58
inA[6] => aluout.IN0
inA[6] => aluout.IN0
inA[6] => aluout.IN0
inA[6] => LessThan0.IN26
inA[6] => ShiftLeft0.IN26
inA[6] => ShiftRight0.IN26
inA[6] => ShiftRight1.IN25
inA[7] => Add0.IN25
inA[7] => Add1.IN57
inA[7] => aluout.IN0
inA[7] => aluout.IN0
inA[7] => aluout.IN0
inA[7] => LessThan0.IN25
inA[7] => ShiftLeft0.IN25
inA[7] => ShiftRight0.IN25
inA[7] => ShiftRight1.IN24
inA[8] => Add0.IN24
inA[8] => Add1.IN56
inA[8] => aluout.IN0
inA[8] => aluout.IN0
inA[8] => aluout.IN0
inA[8] => LessThan0.IN24
inA[8] => ShiftLeft0.IN24
inA[8] => ShiftRight0.IN24
inA[8] => ShiftRight1.IN23
inA[9] => Add0.IN23
inA[9] => Add1.IN55
inA[9] => aluout.IN0
inA[9] => aluout.IN0
inA[9] => aluout.IN0
inA[9] => LessThan0.IN23
inA[9] => ShiftLeft0.IN23
inA[9] => ShiftRight0.IN23
inA[9] => ShiftRight1.IN22
inA[10] => Add0.IN22
inA[10] => Add1.IN54
inA[10] => aluout.IN0
inA[10] => aluout.IN0
inA[10] => aluout.IN0
inA[10] => LessThan0.IN22
inA[10] => ShiftLeft0.IN22
inA[10] => ShiftRight0.IN22
inA[10] => ShiftRight1.IN21
inA[11] => Add0.IN21
inA[11] => Add1.IN53
inA[11] => aluout.IN0
inA[11] => aluout.IN0
inA[11] => aluout.IN0
inA[11] => LessThan0.IN21
inA[11] => ShiftLeft0.IN21
inA[11] => ShiftRight0.IN21
inA[11] => ShiftRight1.IN20
inA[12] => Add0.IN20
inA[12] => Add1.IN52
inA[12] => aluout.IN0
inA[12] => aluout.IN0
inA[12] => aluout.IN0
inA[12] => LessThan0.IN20
inA[12] => ShiftLeft0.IN20
inA[12] => ShiftRight0.IN20
inA[12] => ShiftRight1.IN19
inA[13] => Add0.IN19
inA[13] => Add1.IN51
inA[13] => aluout.IN0
inA[13] => aluout.IN0
inA[13] => aluout.IN0
inA[13] => LessThan0.IN19
inA[13] => ShiftLeft0.IN19
inA[13] => ShiftRight0.IN19
inA[13] => ShiftRight1.IN18
inA[14] => Add0.IN18
inA[14] => Add1.IN50
inA[14] => aluout.IN0
inA[14] => aluout.IN0
inA[14] => aluout.IN0
inA[14] => LessThan0.IN18
inA[14] => ShiftLeft0.IN18
inA[14] => ShiftRight0.IN18
inA[14] => ShiftRight1.IN17
inA[15] => Add0.IN17
inA[15] => Add1.IN49
inA[15] => aluout.IN0
inA[15] => aluout.IN0
inA[15] => aluout.IN0
inA[15] => LessThan0.IN17
inA[15] => ShiftLeft0.IN17
inA[15] => ShiftRight0.IN17
inA[15] => ShiftRight1.IN16
inA[16] => Add0.IN16
inA[16] => Add1.IN48
inA[16] => aluout.IN0
inA[16] => aluout.IN0
inA[16] => aluout.IN0
inA[16] => LessThan0.IN16
inA[16] => ShiftLeft0.IN16
inA[16] => ShiftRight0.IN16
inA[16] => ShiftRight1.IN15
inA[17] => Add0.IN15
inA[17] => Add1.IN47
inA[17] => aluout.IN0
inA[17] => aluout.IN0
inA[17] => aluout.IN0
inA[17] => LessThan0.IN15
inA[17] => ShiftLeft0.IN15
inA[17] => ShiftRight0.IN15
inA[17] => ShiftRight1.IN14
inA[18] => Add0.IN14
inA[18] => Add1.IN46
inA[18] => aluout.IN0
inA[18] => aluout.IN0
inA[18] => aluout.IN0
inA[18] => LessThan0.IN14
inA[18] => ShiftLeft0.IN14
inA[18] => ShiftRight0.IN14
inA[18] => ShiftRight1.IN13
inA[19] => Add0.IN13
inA[19] => Add1.IN45
inA[19] => aluout.IN0
inA[19] => aluout.IN0
inA[19] => aluout.IN0
inA[19] => LessThan0.IN13
inA[19] => ShiftLeft0.IN13
inA[19] => ShiftRight0.IN13
inA[19] => ShiftRight1.IN12
inA[20] => Add0.IN12
inA[20] => Add1.IN44
inA[20] => aluout.IN0
inA[20] => aluout.IN0
inA[20] => aluout.IN0
inA[20] => LessThan0.IN12
inA[20] => ShiftLeft0.IN12
inA[20] => ShiftRight0.IN12
inA[20] => ShiftRight1.IN11
inA[21] => Add0.IN11
inA[21] => Add1.IN43
inA[21] => aluout.IN0
inA[21] => aluout.IN0
inA[21] => aluout.IN0
inA[21] => LessThan0.IN11
inA[21] => ShiftLeft0.IN11
inA[21] => ShiftRight0.IN11
inA[21] => ShiftRight1.IN10
inA[22] => Add0.IN10
inA[22] => Add1.IN42
inA[22] => aluout.IN0
inA[22] => aluout.IN0
inA[22] => aluout.IN0
inA[22] => LessThan0.IN10
inA[22] => ShiftLeft0.IN10
inA[22] => ShiftRight0.IN10
inA[22] => ShiftRight1.IN9
inA[23] => Add0.IN9
inA[23] => Add1.IN41
inA[23] => aluout.IN0
inA[23] => aluout.IN0
inA[23] => aluout.IN0
inA[23] => LessThan0.IN9
inA[23] => ShiftLeft0.IN9
inA[23] => ShiftRight0.IN9
inA[23] => ShiftRight1.IN8
inA[24] => Add0.IN8
inA[24] => Add1.IN40
inA[24] => aluout.IN0
inA[24] => aluout.IN0
inA[24] => aluout.IN0
inA[24] => LessThan0.IN8
inA[24] => ShiftLeft0.IN8
inA[24] => ShiftRight0.IN8
inA[24] => ShiftRight1.IN7
inA[25] => Add0.IN7
inA[25] => Add1.IN39
inA[25] => aluout.IN0
inA[25] => aluout.IN0
inA[25] => aluout.IN0
inA[25] => LessThan0.IN7
inA[25] => ShiftLeft0.IN7
inA[25] => ShiftRight0.IN7
inA[25] => ShiftRight1.IN6
inA[26] => Add0.IN6
inA[26] => Add1.IN38
inA[26] => aluout.IN0
inA[26] => aluout.IN0
inA[26] => aluout.IN0
inA[26] => LessThan0.IN6
inA[26] => ShiftLeft0.IN6
inA[26] => ShiftRight0.IN6
inA[26] => ShiftRight1.IN5
inA[27] => Add0.IN5
inA[27] => Add1.IN37
inA[27] => aluout.IN0
inA[27] => aluout.IN0
inA[27] => aluout.IN0
inA[27] => LessThan0.IN5
inA[27] => ShiftLeft0.IN5
inA[27] => ShiftRight0.IN5
inA[27] => ShiftRight1.IN4
inA[28] => Add0.IN4
inA[28] => Add1.IN36
inA[28] => aluout.IN0
inA[28] => aluout.IN0
inA[28] => aluout.IN0
inA[28] => LessThan0.IN4
inA[28] => ShiftLeft0.IN4
inA[28] => ShiftRight0.IN4
inA[28] => ShiftRight1.IN3
inA[29] => Add0.IN3
inA[29] => Add1.IN35
inA[29] => aluout.IN0
inA[29] => aluout.IN0
inA[29] => aluout.IN0
inA[29] => LessThan0.IN3
inA[29] => ShiftLeft0.IN3
inA[29] => ShiftRight0.IN3
inA[29] => ShiftRight1.IN2
inA[30] => Add0.IN2
inA[30] => Add1.IN34
inA[30] => aluout.IN0
inA[30] => aluout.IN0
inA[30] => aluout.IN0
inA[30] => LessThan0.IN2
inA[30] => ShiftLeft0.IN2
inA[30] => ShiftRight0.IN2
inA[30] => ShiftRight1.IN1
inA[31] => Add0.IN1
inA[31] => Add1.IN33
inA[31] => overflow.IN1
inA[31] => aluout.IN0
inA[31] => aluout.IN0
inA[31] => aluout.IN0
inA[31] => LessThan0.IN1
inA[31] => ShiftLeft0.IN1
inA[31] => ShiftRight0.IN1
inA[31] => ShiftRight1.IN0
inB[0] => Add0.IN64
inB[0] => aluout.IN1
inB[0] => aluout.IN1
inB[0] => aluout.IN1
inB[0] => LessThan0.IN64
inB[0] => ShiftLeft0.IN64
inB[0] => ShiftRight0.IN64
inB[0] => ShiftRight1.IN64
inB[0] => Mux31.IN12
inB[0] => Mux31.IN13
inB[0] => Mux31.IN14
inB[0] => Mux31.IN15
inB[0] => Add1.IN32
inB[1] => Add0.IN63
inB[1] => aluout.IN1
inB[1] => aluout.IN1
inB[1] => aluout.IN1
inB[1] => LessThan0.IN63
inB[1] => ShiftLeft0.IN63
inB[1] => ShiftRight0.IN63
inB[1] => ShiftRight1.IN63
inB[1] => Mux30.IN12
inB[1] => Mux30.IN13
inB[1] => Mux30.IN14
inB[1] => Mux30.IN15
inB[1] => Add1.IN31
inB[2] => Add0.IN62
inB[2] => aluout.IN1
inB[2] => aluout.IN1
inB[2] => aluout.IN1
inB[2] => LessThan0.IN62
inB[2] => ShiftLeft0.IN62
inB[2] => ShiftRight0.IN62
inB[2] => ShiftRight1.IN62
inB[2] => Mux29.IN12
inB[2] => Mux29.IN13
inB[2] => Mux29.IN14
inB[2] => Mux29.IN15
inB[2] => Add1.IN30
inB[3] => Add0.IN61
inB[3] => aluout.IN1
inB[3] => aluout.IN1
inB[3] => aluout.IN1
inB[3] => LessThan0.IN61
inB[3] => ShiftLeft0.IN61
inB[3] => ShiftRight0.IN61
inB[3] => ShiftRight1.IN61
inB[3] => Mux28.IN12
inB[3] => Mux28.IN13
inB[3] => Mux28.IN14
inB[3] => Mux28.IN15
inB[3] => Add1.IN29
inB[4] => Add0.IN60
inB[4] => aluout.IN1
inB[4] => aluout.IN1
inB[4] => aluout.IN1
inB[4] => LessThan0.IN60
inB[4] => ShiftLeft0.IN60
inB[4] => ShiftRight0.IN60
inB[4] => ShiftRight1.IN60
inB[4] => Mux27.IN12
inB[4] => Mux27.IN13
inB[4] => Mux27.IN14
inB[4] => Mux27.IN15
inB[4] => Add1.IN28
inB[5] => Add0.IN59
inB[5] => aluout.IN1
inB[5] => aluout.IN1
inB[5] => aluout.IN1
inB[5] => LessThan0.IN59
inB[5] => ShiftLeft0.IN59
inB[5] => ShiftRight0.IN59
inB[5] => ShiftRight1.IN59
inB[5] => Mux26.IN12
inB[5] => Mux26.IN13
inB[5] => Mux26.IN14
inB[5] => Mux26.IN15
inB[5] => Add1.IN27
inB[6] => Add0.IN58
inB[6] => aluout.IN1
inB[6] => aluout.IN1
inB[6] => aluout.IN1
inB[6] => LessThan0.IN58
inB[6] => ShiftLeft0.IN58
inB[6] => ShiftRight0.IN58
inB[6] => ShiftRight1.IN58
inB[6] => Mux25.IN12
inB[6] => Mux25.IN13
inB[6] => Mux25.IN14
inB[6] => Mux25.IN15
inB[6] => Add1.IN26
inB[7] => Add0.IN57
inB[7] => aluout.IN1
inB[7] => aluout.IN1
inB[7] => aluout.IN1
inB[7] => LessThan0.IN57
inB[7] => ShiftLeft0.IN57
inB[7] => ShiftRight0.IN57
inB[7] => ShiftRight1.IN57
inB[7] => Mux24.IN12
inB[7] => Mux24.IN13
inB[7] => Mux24.IN14
inB[7] => Mux24.IN15
inB[7] => Add1.IN25
inB[8] => Add0.IN56
inB[8] => aluout.IN1
inB[8] => aluout.IN1
inB[8] => aluout.IN1
inB[8] => LessThan0.IN56
inB[8] => ShiftLeft0.IN56
inB[8] => ShiftRight0.IN56
inB[8] => ShiftRight1.IN56
inB[8] => Mux23.IN12
inB[8] => Mux23.IN13
inB[8] => Mux23.IN14
inB[8] => Mux23.IN15
inB[8] => Add1.IN24
inB[9] => Add0.IN55
inB[9] => aluout.IN1
inB[9] => aluout.IN1
inB[9] => aluout.IN1
inB[9] => LessThan0.IN55
inB[9] => ShiftLeft0.IN55
inB[9] => ShiftRight0.IN55
inB[9] => ShiftRight1.IN55
inB[9] => Mux22.IN12
inB[9] => Mux22.IN13
inB[9] => Mux22.IN14
inB[9] => Mux22.IN15
inB[9] => Add1.IN23
inB[10] => Add0.IN54
inB[10] => aluout.IN1
inB[10] => aluout.IN1
inB[10] => aluout.IN1
inB[10] => LessThan0.IN54
inB[10] => ShiftLeft0.IN54
inB[10] => ShiftRight0.IN54
inB[10] => ShiftRight1.IN54
inB[10] => Mux21.IN12
inB[10] => Mux21.IN13
inB[10] => Mux21.IN14
inB[10] => Mux21.IN15
inB[10] => Add1.IN22
inB[11] => Add0.IN53
inB[11] => aluout.IN1
inB[11] => aluout.IN1
inB[11] => aluout.IN1
inB[11] => LessThan0.IN53
inB[11] => ShiftLeft0.IN53
inB[11] => ShiftRight0.IN53
inB[11] => ShiftRight1.IN53
inB[11] => Mux20.IN12
inB[11] => Mux20.IN13
inB[11] => Mux20.IN14
inB[11] => Mux20.IN15
inB[11] => Add1.IN21
inB[12] => Add0.IN52
inB[12] => aluout.IN1
inB[12] => aluout.IN1
inB[12] => aluout.IN1
inB[12] => LessThan0.IN52
inB[12] => ShiftLeft0.IN52
inB[12] => ShiftRight0.IN52
inB[12] => ShiftRight1.IN52
inB[12] => Mux19.IN12
inB[12] => Mux19.IN13
inB[12] => Mux19.IN14
inB[12] => Mux19.IN15
inB[12] => Add1.IN20
inB[13] => Add0.IN51
inB[13] => aluout.IN1
inB[13] => aluout.IN1
inB[13] => aluout.IN1
inB[13] => LessThan0.IN51
inB[13] => ShiftLeft0.IN51
inB[13] => ShiftRight0.IN51
inB[13] => ShiftRight1.IN51
inB[13] => Mux18.IN12
inB[13] => Mux18.IN13
inB[13] => Mux18.IN14
inB[13] => Mux18.IN15
inB[13] => Add1.IN19
inB[14] => Add0.IN50
inB[14] => aluout.IN1
inB[14] => aluout.IN1
inB[14] => aluout.IN1
inB[14] => LessThan0.IN50
inB[14] => ShiftLeft0.IN50
inB[14] => ShiftRight0.IN50
inB[14] => ShiftRight1.IN50
inB[14] => Mux17.IN12
inB[14] => Mux17.IN13
inB[14] => Mux17.IN14
inB[14] => Mux17.IN15
inB[14] => Add1.IN18
inB[15] => Add0.IN49
inB[15] => aluout.IN1
inB[15] => aluout.IN1
inB[15] => aluout.IN1
inB[15] => LessThan0.IN49
inB[15] => ShiftLeft0.IN49
inB[15] => ShiftRight0.IN49
inB[15] => ShiftRight1.IN49
inB[15] => Mux16.IN12
inB[15] => Mux16.IN13
inB[15] => Mux16.IN14
inB[15] => Mux16.IN15
inB[15] => Add1.IN17
inB[16] => Add0.IN48
inB[16] => aluout.IN1
inB[16] => aluout.IN1
inB[16] => aluout.IN1
inB[16] => LessThan0.IN48
inB[16] => ShiftLeft0.IN48
inB[16] => ShiftRight0.IN48
inB[16] => ShiftRight1.IN48
inB[16] => Mux15.IN12
inB[16] => Mux15.IN13
inB[16] => Mux15.IN14
inB[16] => Mux15.IN15
inB[16] => Add1.IN16
inB[17] => Add0.IN47
inB[17] => aluout.IN1
inB[17] => aluout.IN1
inB[17] => aluout.IN1
inB[17] => LessThan0.IN47
inB[17] => ShiftLeft0.IN47
inB[17] => ShiftRight0.IN47
inB[17] => ShiftRight1.IN47
inB[17] => Mux14.IN12
inB[17] => Mux14.IN13
inB[17] => Mux14.IN14
inB[17] => Mux14.IN15
inB[17] => Add1.IN15
inB[18] => Add0.IN46
inB[18] => aluout.IN1
inB[18] => aluout.IN1
inB[18] => aluout.IN1
inB[18] => LessThan0.IN46
inB[18] => ShiftLeft0.IN46
inB[18] => ShiftRight0.IN46
inB[18] => ShiftRight1.IN46
inB[18] => Mux13.IN12
inB[18] => Mux13.IN13
inB[18] => Mux13.IN14
inB[18] => Mux13.IN15
inB[18] => Add1.IN14
inB[19] => Add0.IN45
inB[19] => aluout.IN1
inB[19] => aluout.IN1
inB[19] => aluout.IN1
inB[19] => LessThan0.IN45
inB[19] => ShiftLeft0.IN45
inB[19] => ShiftRight0.IN45
inB[19] => ShiftRight1.IN45
inB[19] => Mux12.IN12
inB[19] => Mux12.IN13
inB[19] => Mux12.IN14
inB[19] => Mux12.IN15
inB[19] => Add1.IN13
inB[20] => Add0.IN44
inB[20] => aluout.IN1
inB[20] => aluout.IN1
inB[20] => aluout.IN1
inB[20] => LessThan0.IN44
inB[20] => ShiftLeft0.IN44
inB[20] => ShiftRight0.IN44
inB[20] => ShiftRight1.IN44
inB[20] => Mux11.IN12
inB[20] => Mux11.IN13
inB[20] => Mux11.IN14
inB[20] => Mux11.IN15
inB[20] => Add1.IN12
inB[21] => Add0.IN43
inB[21] => aluout.IN1
inB[21] => aluout.IN1
inB[21] => aluout.IN1
inB[21] => LessThan0.IN43
inB[21] => ShiftLeft0.IN43
inB[21] => ShiftRight0.IN43
inB[21] => ShiftRight1.IN43
inB[21] => Mux10.IN12
inB[21] => Mux10.IN13
inB[21] => Mux10.IN14
inB[21] => Mux10.IN15
inB[21] => Add1.IN11
inB[22] => Add0.IN42
inB[22] => aluout.IN1
inB[22] => aluout.IN1
inB[22] => aluout.IN1
inB[22] => LessThan0.IN42
inB[22] => ShiftLeft0.IN42
inB[22] => ShiftRight0.IN42
inB[22] => ShiftRight1.IN42
inB[22] => Mux9.IN12
inB[22] => Mux9.IN13
inB[22] => Mux9.IN14
inB[22] => Mux9.IN15
inB[22] => Add1.IN10
inB[23] => Add0.IN41
inB[23] => aluout.IN1
inB[23] => aluout.IN1
inB[23] => aluout.IN1
inB[23] => LessThan0.IN41
inB[23] => ShiftLeft0.IN41
inB[23] => ShiftRight0.IN41
inB[23] => ShiftRight1.IN41
inB[23] => Mux8.IN12
inB[23] => Mux8.IN13
inB[23] => Mux8.IN14
inB[23] => Mux8.IN15
inB[23] => Add1.IN9
inB[24] => Add0.IN40
inB[24] => aluout.IN1
inB[24] => aluout.IN1
inB[24] => aluout.IN1
inB[24] => LessThan0.IN40
inB[24] => ShiftLeft0.IN40
inB[24] => ShiftRight0.IN40
inB[24] => ShiftRight1.IN40
inB[24] => Mux7.IN12
inB[24] => Mux7.IN13
inB[24] => Mux7.IN14
inB[24] => Mux7.IN15
inB[24] => Add1.IN8
inB[25] => Add0.IN39
inB[25] => aluout.IN1
inB[25] => aluout.IN1
inB[25] => aluout.IN1
inB[25] => LessThan0.IN39
inB[25] => ShiftLeft0.IN39
inB[25] => ShiftRight0.IN39
inB[25] => ShiftRight1.IN39
inB[25] => Mux6.IN12
inB[25] => Mux6.IN13
inB[25] => Mux6.IN14
inB[25] => Mux6.IN15
inB[25] => Add1.IN7
inB[26] => Add0.IN38
inB[26] => aluout.IN1
inB[26] => aluout.IN1
inB[26] => aluout.IN1
inB[26] => LessThan0.IN38
inB[26] => ShiftLeft0.IN38
inB[26] => ShiftRight0.IN38
inB[26] => ShiftRight1.IN38
inB[26] => Mux5.IN12
inB[26] => Mux5.IN13
inB[26] => Mux5.IN14
inB[26] => Mux5.IN15
inB[26] => Add1.IN6
inB[27] => Add0.IN37
inB[27] => aluout.IN1
inB[27] => aluout.IN1
inB[27] => aluout.IN1
inB[27] => LessThan0.IN37
inB[27] => ShiftLeft0.IN37
inB[27] => ShiftRight0.IN37
inB[27] => ShiftRight1.IN37
inB[27] => Mux4.IN12
inB[27] => Mux4.IN13
inB[27] => Mux4.IN14
inB[27] => Mux4.IN15
inB[27] => Add1.IN5
inB[28] => Add0.IN36
inB[28] => aluout.IN1
inB[28] => aluout.IN1
inB[28] => aluout.IN1
inB[28] => LessThan0.IN36
inB[28] => ShiftLeft0.IN36
inB[28] => ShiftRight0.IN36
inB[28] => ShiftRight1.IN36
inB[28] => Mux3.IN12
inB[28] => Mux3.IN13
inB[28] => Mux3.IN14
inB[28] => Mux3.IN15
inB[28] => Add1.IN4
inB[29] => Add0.IN35
inB[29] => aluout.IN1
inB[29] => aluout.IN1
inB[29] => aluout.IN1
inB[29] => LessThan0.IN35
inB[29] => ShiftLeft0.IN35
inB[29] => ShiftRight0.IN35
inB[29] => ShiftRight1.IN35
inB[29] => Mux2.IN12
inB[29] => Mux2.IN13
inB[29] => Mux2.IN14
inB[29] => Mux2.IN15
inB[29] => Add1.IN3
inB[30] => Add0.IN34
inB[30] => aluout.IN1
inB[30] => aluout.IN1
inB[30] => aluout.IN1
inB[30] => LessThan0.IN34
inB[30] => ShiftLeft0.IN34
inB[30] => ShiftRight0.IN34
inB[30] => ShiftRight1.IN34
inB[30] => Mux1.IN12
inB[30] => Mux1.IN13
inB[30] => Mux1.IN14
inB[30] => Mux1.IN15
inB[30] => Add1.IN2
inB[31] => Add0.IN33
inB[31] => overflow.IN1
inB[31] => aluout.IN1
inB[31] => aluout.IN1
inB[31] => aluout.IN1
inB[31] => LessThan0.IN33
inB[31] => ShiftLeft0.IN33
inB[31] => ShiftRight0.IN33
inB[31] => ShiftRight1.IN32
inB[31] => ShiftRight1.IN33
inB[31] => Mux0.IN12
inB[31] => Mux0.IN13
inB[31] => Mux0.IN14
inB[31] => Mux0.IN15
inB[31] => Add1.IN1
aluout[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
aluout[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
aluout[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
aluout[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
aluout[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
aluout[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
aluout[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
aluout[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
aluout[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
aluout[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
aluout[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
aluout[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
aluout[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
aluout[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
aluout[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
aluout[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
aluout[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
aluout[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
aluout[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
aluout[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
aluout[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
aluout[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
aluout[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
aluout[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
aluout[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
aluout[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
aluout[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
aluout[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
aluout[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
aluout[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
aluout[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
aluout[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
zero <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
overflow <= Selector0.DB_MAX_OUTPUT_PORT_TYPE


|cpt_sys|cpu:cpu_v1|Mem:Memmd
clk => aluout[0]~reg0.CLK
clk => aluout[1]~reg0.CLK
clk => aluout[2]~reg0.CLK
clk => aluout[3]~reg0.CLK
clk => aluout[4]~reg0.CLK
clk => aluout[5]~reg0.CLK
clk => aluout[6]~reg0.CLK
clk => aluout[7]~reg0.CLK
clk => aluout[8]~reg0.CLK
clk => aluout[9]~reg0.CLK
clk => aluout[10]~reg0.CLK
clk => aluout[11]~reg0.CLK
clk => aluout[12]~reg0.CLK
clk => aluout[13]~reg0.CLK
clk => aluout[14]~reg0.CLK
clk => aluout[15]~reg0.CLK
clk => aluout[16]~reg0.CLK
clk => aluout[17]~reg0.CLK
clk => aluout[18]~reg0.CLK
clk => aluout[19]~reg0.CLK
clk => aluout[20]~reg0.CLK
clk => aluout[21]~reg0.CLK
clk => aluout[22]~reg0.CLK
clk => aluout[23]~reg0.CLK
clk => aluout[24]~reg0.CLK
clk => aluout[25]~reg0.CLK
clk => aluout[26]~reg0.CLK
clk => aluout[27]~reg0.CLK
clk => aluout[28]~reg0.CLK
clk => aluout[29]~reg0.CLK
clk => aluout[30]~reg0.CLK
clk => aluout[31]~reg0.CLK
clk => reg2wr[0]~reg0.CLK
clk => reg2wr[1]~reg0.CLK
clk => reg2wr[2]~reg0.CLK
clk => reg2wr[3]~reg0.CLK
clk => reg2wr[4]~reg0.CLK
clk => MEM2REG_M~reg0.CLK
clk => jump_pc[0]~reg0.CLK
clk => jump_pc[1]~reg0.CLK
clk => jump_pc[2]~reg0.CLK
clk => jump_pc[3]~reg0.CLK
clk => jump_pc[4]~reg0.CLK
clk => jump_pc[5]~reg0.CLK
clk => jump_pc[6]~reg0.CLK
clk => jump_pc[7]~reg0.CLK
clk => jump_pc[8]~reg0.CLK
clk => jump_pc[9]~reg0.CLK
clk => jump_pc[10]~reg0.CLK
clk => jump_pc[11]~reg0.CLK
clk => jump_pc[12]~reg0.CLK
clk => jump_pc[13]~reg0.CLK
clk => jump_pc[14]~reg0.CLK
clk => jump_pc[15]~reg0.CLK
clk => jump_pc[16]~reg0.CLK
clk => jump_pc[17]~reg0.CLK
clk => jump_pc[18]~reg0.CLK
clk => jump_pc[19]~reg0.CLK
clk => jump_pc[20]~reg0.CLK
clk => jump_pc[21]~reg0.CLK
clk => jump_pc[22]~reg0.CLK
clk => jump_pc[23]~reg0.CLK
clk => jump_pc[24]~reg0.CLK
clk => jump_pc[25]~reg0.CLK
clk => jump_pc[26]~reg0.CLK
clk => jump_pc[27]~reg0.CLK
clk => jump_pc[28]~reg0.CLK
clk => jump_pc[29]~reg0.CLK
clk => jump_pc[30]~reg0.CLK
clk => jump_pc[31]~reg0.CLK
clk => JUMPEN~reg0.CLK
clk => REGWR_M~reg0.CLK
clk => rdaddr[0]~reg0.CLK
clk => rdaddr[1]~reg0.CLK
clk => rdaddr[2]~reg0.CLK
clk => rdaddr[3]~reg0.CLK
clk => rdaddr[4]~reg0.CLK
clk => rdaddr[5]~reg0.CLK
clk => rdaddr[6]~reg0.CLK
clk => rdaddr[7]~reg0.CLK
clk => rdaddr[8]~reg0.CLK
clk => rdaddr[9]~reg0.CLK
clk => rdaddr[10]~reg0.CLK
clk => rdaddr[11]~reg0.CLK
clk => rdaddr[12]~reg0.CLK
clk => rdaddr[13]~reg0.CLK
clk => rdaddr[14]~reg0.CLK
clk => rdaddr[15]~reg0.CLK
clk => rdaddr[16]~reg0.CLK
clk => rdaddr[17]~reg0.CLK
clk => rdaddr[18]~reg0.CLK
clk => rdaddr[19]~reg0.CLK
clk => rdaddr[20]~reg0.CLK
clk => rdaddr[21]~reg0.CLK
clk => rdaddr[22]~reg0.CLK
clk => rdaddr[23]~reg0.CLK
clk => rdaddr[24]~reg0.CLK
clk => rdaddr[25]~reg0.CLK
clk => rdaddr[26]~reg0.CLK
clk => rdaddr[27]~reg0.CLK
clk => rdaddr[28]~reg0.CLK
clk => rdaddr[29]~reg0.CLK
clk => rdaddr[30]~reg0.CLK
clk => rdaddr[31]~reg0.CLK
clk => wdata[0]~reg0.CLK
clk => wdata[1]~reg0.CLK
clk => wdata[2]~reg0.CLK
clk => wdata[3]~reg0.CLK
clk => wdata[4]~reg0.CLK
clk => wdata[5]~reg0.CLK
clk => wdata[6]~reg0.CLK
clk => wdata[7]~reg0.CLK
clk => wdata[8]~reg0.CLK
clk => wdata[9]~reg0.CLK
clk => wdata[10]~reg0.CLK
clk => wdata[11]~reg0.CLK
clk => wdata[12]~reg0.CLK
clk => wdata[13]~reg0.CLK
clk => wdata[14]~reg0.CLK
clk => wdata[15]~reg0.CLK
clk => wdata[16]~reg0.CLK
clk => wdata[17]~reg0.CLK
clk => wdata[18]~reg0.CLK
clk => wdata[19]~reg0.CLK
clk => wdata[20]~reg0.CLK
clk => wdata[21]~reg0.CLK
clk => wdata[22]~reg0.CLK
clk => wdata[23]~reg0.CLK
clk => wdata[24]~reg0.CLK
clk => wdata[25]~reg0.CLK
clk => wdata[26]~reg0.CLK
clk => wdata[27]~reg0.CLK
clk => wdata[28]~reg0.CLK
clk => wdata[29]~reg0.CLK
clk => wdata[30]~reg0.CLK
clk => wdata[31]~reg0.CLK
clk => maddr[0]~reg0.CLK
clk => maddr[1]~reg0.CLK
clk => maddr[2]~reg0.CLK
clk => maddr[3]~reg0.CLK
clk => maddr[4]~reg0.CLK
clk => maddr[5]~reg0.CLK
clk => maddr[6]~reg0.CLK
clk => maddr[7]~reg0.CLK
clk => maddr[8]~reg0.CLK
clk => maddr[9]~reg0.CLK
clk => maddr[10]~reg0.CLK
clk => maddr[11]~reg0.CLK
clk => maddr[12]~reg0.CLK
clk => maddr[13]~reg0.CLK
clk => maddr[14]~reg0.CLK
clk => maddr[15]~reg0.CLK
clk => maddr[16]~reg0.CLK
clk => maddr[17]~reg0.CLK
clk => maddr[18]~reg0.CLK
clk => maddr[19]~reg0.CLK
clk => maddr[20]~reg0.CLK
clk => maddr[21]~reg0.CLK
clk => maddr[22]~reg0.CLK
clk => maddr[23]~reg0.CLK
clk => maddr[24]~reg0.CLK
clk => maddr[25]~reg0.CLK
clk => maddr[26]~reg0.CLK
clk => maddr[27]~reg0.CLK
clk => maddr[28]~reg0.CLK
clk => maddr[29]~reg0.CLK
clk => maddr[30]~reg0.CLK
clk => maddr[31]~reg0.CLK
clk => wme~reg0.CLK
MEMWR_Ex => always0.IN1
BRANCH_Ex => always0.IN0
BRANCHNE_Ex => always0.IN0
JRETURN_Ex => JUMPEN.OUTPUTSELECT
JRETURN_Ex => jump_pc.OUTPUTSELECT
JRETURN_Ex => jump_pc.OUTPUTSELECT
JRETURN_Ex => jump_pc.OUTPUTSELECT
JRETURN_Ex => jump_pc.OUTPUTSELECT
JRETURN_Ex => jump_pc.OUTPUTSELECT
JRETURN_Ex => jump_pc.OUTPUTSELECT
JRETURN_Ex => jump_pc.OUTPUTSELECT
JRETURN_Ex => jump_pc.OUTPUTSELECT
JRETURN_Ex => jump_pc.OUTPUTSELECT
JRETURN_Ex => jump_pc.OUTPUTSELECT
JRETURN_Ex => jump_pc.OUTPUTSELECT
JRETURN_Ex => jump_pc.OUTPUTSELECT
JRETURN_Ex => jump_pc.OUTPUTSELECT
JRETURN_Ex => jump_pc.OUTPUTSELECT
JRETURN_Ex => jump_pc.OUTPUTSELECT
JRETURN_Ex => jump_pc.OUTPUTSELECT
JRETURN_Ex => jump_pc.OUTPUTSELECT
JRETURN_Ex => jump_pc.OUTPUTSELECT
JRETURN_Ex => jump_pc.OUTPUTSELECT
JRETURN_Ex => jump_pc.OUTPUTSELECT
JRETURN_Ex => jump_pc.OUTPUTSELECT
JRETURN_Ex => jump_pc.OUTPUTSELECT
JRETURN_Ex => jump_pc.OUTPUTSELECT
JRETURN_Ex => jump_pc.OUTPUTSELECT
JRETURN_Ex => jump_pc.OUTPUTSELECT
JRETURN_Ex => jump_pc.OUTPUTSELECT
JRETURN_Ex => jump_pc.OUTPUTSELECT
JRETURN_Ex => jump_pc.OUTPUTSELECT
JRETURN_Ex => jump_pc.OUTPUTSELECT
JRETURN_Ex => jump_pc.OUTPUTSELECT
JRETURN_Ex => jump_pc.OUTPUTSELECT
JRETURN_Ex => jump_pc.OUTPUTSELECT
JUMP_Ex => always0.IN0
JCALL_Ex => always0.IN1
MEM2REG_Ex => MEM2REG_M~reg0.DATAIN
REGWR_Ex => REGWR_M.DATAA
zero => always0.IN1
zero => always0.IN1
overflow => ~NO_FANOUT~
ALUout[0] => aluout[0]~reg0.DATAIN
ALUout[0] => rdaddr[0]~reg0.DATAIN
ALUout[0] => maddr[0]~reg0.DATAIN
ALUout[1] => aluout[1]~reg0.DATAIN
ALUout[1] => rdaddr[1]~reg0.DATAIN
ALUout[1] => maddr[1]~reg0.DATAIN
ALUout[2] => aluout[2]~reg0.DATAIN
ALUout[2] => rdaddr[2]~reg0.DATAIN
ALUout[2] => maddr[2]~reg0.DATAIN
ALUout[3] => aluout[3]~reg0.DATAIN
ALUout[3] => rdaddr[3]~reg0.DATAIN
ALUout[3] => maddr[3]~reg0.DATAIN
ALUout[4] => aluout[4]~reg0.DATAIN
ALUout[4] => rdaddr[4]~reg0.DATAIN
ALUout[4] => maddr[4]~reg0.DATAIN
ALUout[5] => aluout[5]~reg0.DATAIN
ALUout[5] => rdaddr[5]~reg0.DATAIN
ALUout[5] => maddr[5]~reg0.DATAIN
ALUout[6] => aluout[6]~reg0.DATAIN
ALUout[6] => rdaddr[6]~reg0.DATAIN
ALUout[6] => maddr[6]~reg0.DATAIN
ALUout[7] => aluout[7]~reg0.DATAIN
ALUout[7] => rdaddr[7]~reg0.DATAIN
ALUout[7] => maddr[7]~reg0.DATAIN
ALUout[8] => aluout[8]~reg0.DATAIN
ALUout[8] => rdaddr[8]~reg0.DATAIN
ALUout[8] => maddr[8]~reg0.DATAIN
ALUout[9] => aluout[9]~reg0.DATAIN
ALUout[9] => rdaddr[9]~reg0.DATAIN
ALUout[9] => maddr[9]~reg0.DATAIN
ALUout[10] => aluout[10]~reg0.DATAIN
ALUout[10] => rdaddr[10]~reg0.DATAIN
ALUout[10] => maddr[10]~reg0.DATAIN
ALUout[11] => aluout[11]~reg0.DATAIN
ALUout[11] => rdaddr[11]~reg0.DATAIN
ALUout[11] => maddr[11]~reg0.DATAIN
ALUout[12] => aluout[12]~reg0.DATAIN
ALUout[12] => rdaddr[12]~reg0.DATAIN
ALUout[12] => maddr[12]~reg0.DATAIN
ALUout[13] => aluout[13]~reg0.DATAIN
ALUout[13] => rdaddr[13]~reg0.DATAIN
ALUout[13] => maddr[13]~reg0.DATAIN
ALUout[14] => aluout[14]~reg0.DATAIN
ALUout[14] => rdaddr[14]~reg0.DATAIN
ALUout[14] => maddr[14]~reg0.DATAIN
ALUout[15] => aluout[15]~reg0.DATAIN
ALUout[15] => rdaddr[15]~reg0.DATAIN
ALUout[15] => maddr[15]~reg0.DATAIN
ALUout[16] => aluout[16]~reg0.DATAIN
ALUout[16] => rdaddr[16]~reg0.DATAIN
ALUout[16] => maddr[16]~reg0.DATAIN
ALUout[17] => aluout[17]~reg0.DATAIN
ALUout[17] => rdaddr[17]~reg0.DATAIN
ALUout[17] => maddr[17]~reg0.DATAIN
ALUout[18] => aluout[18]~reg0.DATAIN
ALUout[18] => rdaddr[18]~reg0.DATAIN
ALUout[18] => maddr[18]~reg0.DATAIN
ALUout[19] => aluout[19]~reg0.DATAIN
ALUout[19] => rdaddr[19]~reg0.DATAIN
ALUout[19] => maddr[19]~reg0.DATAIN
ALUout[20] => aluout[20]~reg0.DATAIN
ALUout[20] => rdaddr[20]~reg0.DATAIN
ALUout[20] => maddr[20]~reg0.DATAIN
ALUout[21] => aluout[21]~reg0.DATAIN
ALUout[21] => rdaddr[21]~reg0.DATAIN
ALUout[21] => maddr[21]~reg0.DATAIN
ALUout[22] => aluout[22]~reg0.DATAIN
ALUout[22] => rdaddr[22]~reg0.DATAIN
ALUout[22] => maddr[22]~reg0.DATAIN
ALUout[23] => aluout[23]~reg0.DATAIN
ALUout[23] => rdaddr[23]~reg0.DATAIN
ALUout[23] => maddr[23]~reg0.DATAIN
ALUout[24] => aluout[24]~reg0.DATAIN
ALUout[24] => rdaddr[24]~reg0.DATAIN
ALUout[24] => maddr[24]~reg0.DATAIN
ALUout[25] => aluout[25]~reg0.DATAIN
ALUout[25] => rdaddr[25]~reg0.DATAIN
ALUout[25] => maddr[25]~reg0.DATAIN
ALUout[26] => aluout[26]~reg0.DATAIN
ALUout[26] => rdaddr[26]~reg0.DATAIN
ALUout[26] => maddr[26]~reg0.DATAIN
ALUout[27] => aluout[27]~reg0.DATAIN
ALUout[27] => rdaddr[27]~reg0.DATAIN
ALUout[27] => maddr[27]~reg0.DATAIN
ALUout[28] => aluout[28]~reg0.DATAIN
ALUout[28] => rdaddr[28]~reg0.DATAIN
ALUout[28] => maddr[28]~reg0.DATAIN
ALUout[29] => aluout[29]~reg0.DATAIN
ALUout[29] => rdaddr[29]~reg0.DATAIN
ALUout[29] => maddr[29]~reg0.DATAIN
ALUout[30] => aluout[30]~reg0.DATAIN
ALUout[30] => rdaddr[30]~reg0.DATAIN
ALUout[30] => maddr[30]~reg0.DATAIN
ALUout[31] => aluout[31]~reg0.DATAIN
ALUout[31] => rdaddr[31]~reg0.DATAIN
ALUout[31] => maddr[31]~reg0.DATAIN
tran_addr[0] => jump_pc.DATAB
tran_addr[0] => jump_pc.DATAB
tran_addr[0] => jump_pc.DATAB
tran_addr[1] => jump_pc.DATAB
tran_addr[1] => jump_pc.DATAB
tran_addr[1] => jump_pc.DATAB
tran_addr[2] => jump_pc.DATAB
tran_addr[2] => jump_pc.DATAB
tran_addr[2] => jump_pc.DATAB
tran_addr[3] => jump_pc.DATAB
tran_addr[3] => jump_pc.DATAB
tran_addr[3] => jump_pc.DATAB
tran_addr[4] => jump_pc.DATAB
tran_addr[4] => jump_pc.DATAB
tran_addr[4] => jump_pc.DATAB
tran_addr[5] => jump_pc.DATAB
tran_addr[5] => jump_pc.DATAB
tran_addr[5] => jump_pc.DATAB
tran_addr[6] => jump_pc.DATAB
tran_addr[6] => jump_pc.DATAB
tran_addr[6] => jump_pc.DATAB
tran_addr[7] => jump_pc.DATAB
tran_addr[7] => jump_pc.DATAB
tran_addr[7] => jump_pc.DATAB
tran_addr[8] => jump_pc.DATAB
tran_addr[8] => jump_pc.DATAB
tran_addr[8] => jump_pc.DATAB
tran_addr[9] => jump_pc.DATAB
tran_addr[9] => jump_pc.DATAB
tran_addr[9] => jump_pc.DATAB
tran_addr[10] => jump_pc.DATAB
tran_addr[10] => jump_pc.DATAB
tran_addr[10] => jump_pc.DATAB
tran_addr[11] => jump_pc.DATAB
tran_addr[11] => jump_pc.DATAB
tran_addr[11] => jump_pc.DATAB
tran_addr[12] => jump_pc.DATAB
tran_addr[12] => jump_pc.DATAB
tran_addr[12] => jump_pc.DATAB
tran_addr[13] => jump_pc.DATAB
tran_addr[13] => jump_pc.DATAB
tran_addr[13] => jump_pc.DATAB
tran_addr[14] => jump_pc.DATAB
tran_addr[14] => jump_pc.DATAB
tran_addr[14] => jump_pc.DATAB
tran_addr[15] => jump_pc.DATAB
tran_addr[15] => jump_pc.DATAB
tran_addr[15] => jump_pc.DATAB
tran_addr[16] => jump_pc.DATAB
tran_addr[16] => jump_pc.DATAB
tran_addr[16] => jump_pc.DATAB
tran_addr[17] => jump_pc.DATAB
tran_addr[17] => jump_pc.DATAB
tran_addr[17] => jump_pc.DATAB
tran_addr[18] => jump_pc.DATAB
tran_addr[18] => jump_pc.DATAB
tran_addr[18] => jump_pc.DATAB
tran_addr[19] => jump_pc.DATAB
tran_addr[19] => jump_pc.DATAB
tran_addr[19] => jump_pc.DATAB
tran_addr[20] => jump_pc.DATAB
tran_addr[20] => jump_pc.DATAB
tran_addr[20] => jump_pc.DATAB
tran_addr[21] => jump_pc.DATAB
tran_addr[21] => jump_pc.DATAB
tran_addr[21] => jump_pc.DATAB
tran_addr[22] => jump_pc.DATAB
tran_addr[22] => jump_pc.DATAB
tran_addr[22] => jump_pc.DATAB
tran_addr[23] => jump_pc.DATAB
tran_addr[23] => jump_pc.DATAB
tran_addr[23] => jump_pc.DATAB
tran_addr[24] => jump_pc.DATAB
tran_addr[24] => jump_pc.DATAB
tran_addr[24] => jump_pc.DATAB
tran_addr[25] => jump_pc.DATAB
tran_addr[25] => jump_pc.DATAB
tran_addr[25] => jump_pc.DATAB
tran_addr[26] => jump_pc.DATAB
tran_addr[26] => jump_pc.DATAB
tran_addr[26] => jump_pc.DATAB
tran_addr[27] => jump_pc.DATAB
tran_addr[27] => jump_pc.DATAB
tran_addr[27] => jump_pc.DATAB
tran_addr[28] => jump_pc.DATAB
tran_addr[28] => jump_pc.DATAB
tran_addr[28] => jump_pc.DATAB
tran_addr[29] => jump_pc.DATAB
tran_addr[29] => jump_pc.DATAB
tran_addr[29] => jump_pc.DATAB
tran_addr[30] => jump_pc.DATAB
tran_addr[30] => jump_pc.DATAB
tran_addr[30] => jump_pc.DATAB
tran_addr[31] => jump_pc.DATAB
tran_addr[31] => jump_pc.DATAB
tran_addr[31] => jump_pc.DATAB
regwr[0] => reg2wr[0]~reg0.DATAIN
regwr[1] => reg2wr[1]~reg0.DATAIN
regwr[2] => reg2wr[2]~reg0.DATAIN
regwr[3] => reg2wr[3]~reg0.DATAIN
regwr[4] => reg2wr[4]~reg0.DATAIN
reg_data[0] => jump_pc.DATAB
reg_data[0] => wdata[0]~reg0.DATAIN
reg_data[1] => jump_pc.DATAB
reg_data[1] => wdata[1]~reg0.DATAIN
reg_data[2] => jump_pc.DATAB
reg_data[2] => wdata[2]~reg0.DATAIN
reg_data[3] => jump_pc.DATAB
reg_data[3] => wdata[3]~reg0.DATAIN
reg_data[4] => jump_pc.DATAB
reg_data[4] => wdata[4]~reg0.DATAIN
reg_data[5] => jump_pc.DATAB
reg_data[5] => wdata[5]~reg0.DATAIN
reg_data[6] => jump_pc.DATAB
reg_data[6] => wdata[6]~reg0.DATAIN
reg_data[7] => jump_pc.DATAB
reg_data[7] => wdata[7]~reg0.DATAIN
reg_data[8] => jump_pc.DATAB
reg_data[8] => wdata[8]~reg0.DATAIN
reg_data[9] => jump_pc.DATAB
reg_data[9] => wdata[9]~reg0.DATAIN
reg_data[10] => jump_pc.DATAB
reg_data[10] => wdata[10]~reg0.DATAIN
reg_data[11] => jump_pc.DATAB
reg_data[11] => wdata[11]~reg0.DATAIN
reg_data[12] => jump_pc.DATAB
reg_data[12] => wdata[12]~reg0.DATAIN
reg_data[13] => jump_pc.DATAB
reg_data[13] => wdata[13]~reg0.DATAIN
reg_data[14] => jump_pc.DATAB
reg_data[14] => wdata[14]~reg0.DATAIN
reg_data[15] => jump_pc.DATAB
reg_data[15] => wdata[15]~reg0.DATAIN
reg_data[16] => jump_pc.DATAB
reg_data[16] => wdata[16]~reg0.DATAIN
reg_data[17] => jump_pc.DATAB
reg_data[17] => wdata[17]~reg0.DATAIN
reg_data[18] => jump_pc.DATAB
reg_data[18] => wdata[18]~reg0.DATAIN
reg_data[19] => jump_pc.DATAB
reg_data[19] => wdata[19]~reg0.DATAIN
reg_data[20] => jump_pc.DATAB
reg_data[20] => wdata[20]~reg0.DATAIN
reg_data[21] => jump_pc.DATAB
reg_data[21] => wdata[21]~reg0.DATAIN
reg_data[22] => jump_pc.DATAB
reg_data[22] => wdata[22]~reg0.DATAIN
reg_data[23] => jump_pc.DATAB
reg_data[23] => wdata[23]~reg0.DATAIN
reg_data[24] => jump_pc.DATAB
reg_data[24] => wdata[24]~reg0.DATAIN
reg_data[25] => jump_pc.DATAB
reg_data[25] => wdata[25]~reg0.DATAIN
reg_data[26] => jump_pc.DATAB
reg_data[26] => wdata[26]~reg0.DATAIN
reg_data[27] => jump_pc.DATAB
reg_data[27] => wdata[27]~reg0.DATAIN
reg_data[28] => jump_pc.DATAB
reg_data[28] => wdata[28]~reg0.DATAIN
reg_data[29] => jump_pc.DATAB
reg_data[29] => wdata[29]~reg0.DATAIN
reg_data[30] => jump_pc.DATAB
reg_data[30] => wdata[30]~reg0.DATAIN
reg_data[31] => jump_pc.DATAB
reg_data[31] => wdata[31]~reg0.DATAIN
rdaddr[0] <= rdaddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr[1] <= rdaddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr[2] <= rdaddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr[3] <= rdaddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr[4] <= rdaddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr[5] <= rdaddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr[6] <= rdaddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr[7] <= rdaddr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr[8] <= rdaddr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr[9] <= rdaddr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr[10] <= rdaddr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr[11] <= rdaddr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr[12] <= rdaddr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr[13] <= rdaddr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr[14] <= rdaddr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr[15] <= rdaddr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr[16] <= rdaddr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr[17] <= rdaddr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr[18] <= rdaddr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr[19] <= rdaddr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr[20] <= rdaddr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr[21] <= rdaddr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr[22] <= rdaddr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr[23] <= rdaddr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr[24] <= rdaddr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr[25] <= rdaddr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr[26] <= rdaddr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr[27] <= rdaddr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr[28] <= rdaddr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr[29] <= rdaddr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr[30] <= rdaddr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdaddr[31] <= rdaddr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wme <= wme~reg0.DB_MAX_OUTPUT_PORT_TYPE
maddr[0] <= maddr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maddr[1] <= maddr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maddr[2] <= maddr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maddr[3] <= maddr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maddr[4] <= maddr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maddr[5] <= maddr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maddr[6] <= maddr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maddr[7] <= maddr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maddr[8] <= maddr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maddr[9] <= maddr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maddr[10] <= maddr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maddr[11] <= maddr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maddr[12] <= maddr[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maddr[13] <= maddr[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maddr[14] <= maddr[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maddr[15] <= maddr[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maddr[16] <= maddr[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maddr[17] <= maddr[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maddr[18] <= maddr[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maddr[19] <= maddr[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maddr[20] <= maddr[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maddr[21] <= maddr[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maddr[22] <= maddr[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maddr[23] <= maddr[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maddr[24] <= maddr[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maddr[25] <= maddr[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maddr[26] <= maddr[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maddr[27] <= maddr[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maddr[28] <= maddr[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maddr[29] <= maddr[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maddr[30] <= maddr[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
maddr[31] <= maddr[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[0] <= wdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[1] <= wdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[2] <= wdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[3] <= wdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[4] <= wdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[5] <= wdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[6] <= wdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[7] <= wdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[8] <= wdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[9] <= wdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[10] <= wdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[11] <= wdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[12] <= wdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[13] <= wdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[14] <= wdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[15] <= wdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[16] <= wdata[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[17] <= wdata[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[18] <= wdata[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[19] <= wdata[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[20] <= wdata[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[21] <= wdata[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[22] <= wdata[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[23] <= wdata[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[24] <= wdata[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[25] <= wdata[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[26] <= wdata[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[27] <= wdata[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[28] <= wdata[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[29] <= wdata[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[30] <= wdata[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wdata[31] <= wdata[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
MEM2REG_M <= MEM2REG_M~reg0.DB_MAX_OUTPUT_PORT_TYPE
REGWR_M <= REGWR_M~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2wr[0] <= reg2wr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2wr[1] <= reg2wr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2wr[2] <= reg2wr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2wr[3] <= reg2wr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
reg2wr[4] <= reg2wr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout[0] <= aluout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout[1] <= aluout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout[2] <= aluout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout[3] <= aluout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout[4] <= aluout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout[5] <= aluout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout[6] <= aluout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout[7] <= aluout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout[8] <= aluout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout[9] <= aluout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout[10] <= aluout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout[11] <= aluout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout[12] <= aluout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout[13] <= aluout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout[14] <= aluout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout[15] <= aluout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout[16] <= aluout[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout[17] <= aluout[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout[18] <= aluout[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout[19] <= aluout[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout[20] <= aluout[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout[21] <= aluout[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout[22] <= aluout[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout[23] <= aluout[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout[24] <= aluout[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout[25] <= aluout[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout[26] <= aluout[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout[27] <= aluout[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout[28] <= aluout[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout[29] <= aluout[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout[30] <= aluout[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout[31] <= aluout[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
JUMPEN <= JUMPEN~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_pc[0] <= jump_pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_pc[1] <= jump_pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_pc[2] <= jump_pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_pc[3] <= jump_pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_pc[4] <= jump_pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_pc[5] <= jump_pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_pc[6] <= jump_pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_pc[7] <= jump_pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_pc[8] <= jump_pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_pc[9] <= jump_pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_pc[10] <= jump_pc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_pc[11] <= jump_pc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_pc[12] <= jump_pc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_pc[13] <= jump_pc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_pc[14] <= jump_pc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_pc[15] <= jump_pc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_pc[16] <= jump_pc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_pc[17] <= jump_pc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_pc[18] <= jump_pc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_pc[19] <= jump_pc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_pc[20] <= jump_pc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_pc[21] <= jump_pc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_pc[22] <= jump_pc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_pc[23] <= jump_pc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_pc[24] <= jump_pc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_pc[25] <= jump_pc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_pc[26] <= jump_pc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_pc[27] <= jump_pc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_pc[28] <= jump_pc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_pc[29] <= jump_pc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_pc[30] <= jump_pc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
jump_pc[31] <= jump_pc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|cpt_sys|cpu:cpu_v1|Wr:Wrmd
MEM2REG_M => din.OUTPUTSELECT
MEM2REG_M => din.OUTPUTSELECT
MEM2REG_M => din.OUTPUTSELECT
MEM2REG_M => din.OUTPUTSELECT
MEM2REG_M => din.OUTPUTSELECT
MEM2REG_M => din.OUTPUTSELECT
MEM2REG_M => din.OUTPUTSELECT
MEM2REG_M => din.OUTPUTSELECT
MEM2REG_M => din.OUTPUTSELECT
MEM2REG_M => din.OUTPUTSELECT
MEM2REG_M => din.OUTPUTSELECT
MEM2REG_M => din.OUTPUTSELECT
MEM2REG_M => din.OUTPUTSELECT
MEM2REG_M => din.OUTPUTSELECT
MEM2REG_M => din.OUTPUTSELECT
MEM2REG_M => din.OUTPUTSELECT
MEM2REG_M => din.OUTPUTSELECT
MEM2REG_M => din.OUTPUTSELECT
MEM2REG_M => din.OUTPUTSELECT
MEM2REG_M => din.OUTPUTSELECT
MEM2REG_M => din.OUTPUTSELECT
MEM2REG_M => din.OUTPUTSELECT
MEM2REG_M => din.OUTPUTSELECT
MEM2REG_M => din.OUTPUTSELECT
MEM2REG_M => din.OUTPUTSELECT
MEM2REG_M => din.OUTPUTSELECT
MEM2REG_M => din.OUTPUTSELECT
MEM2REG_M => din.OUTPUTSELECT
MEM2REG_M => din.OUTPUTSELECT
MEM2REG_M => din.OUTPUTSELECT
MEM2REG_M => din.OUTPUTSELECT
MEM2REG_M => din.OUTPUTSELECT
REGWR_M => we.DATAIN
reg2wr[0] => rw[0].DATAIN
reg2wr[1] => rw[1].DATAIN
reg2wr[2] => rw[2].DATAIN
reg2wr[3] => rw[3].DATAIN
reg2wr[4] => rw[4].DATAIN
memdata[0] => din.DATAB
memdata[1] => din.DATAB
memdata[2] => din.DATAB
memdata[3] => din.DATAB
memdata[4] => din.DATAB
memdata[5] => din.DATAB
memdata[6] => din.DATAB
memdata[7] => din.DATAB
memdata[8] => din.DATAB
memdata[9] => din.DATAB
memdata[10] => din.DATAB
memdata[11] => din.DATAB
memdata[12] => din.DATAB
memdata[13] => din.DATAB
memdata[14] => din.DATAB
memdata[15] => din.DATAB
memdata[16] => din.DATAB
memdata[17] => din.DATAB
memdata[18] => din.DATAB
memdata[19] => din.DATAB
memdata[20] => din.DATAB
memdata[21] => din.DATAB
memdata[22] => din.DATAB
memdata[23] => din.DATAB
memdata[24] => din.DATAB
memdata[25] => din.DATAB
memdata[26] => din.DATAB
memdata[27] => din.DATAB
memdata[28] => din.DATAB
memdata[29] => din.DATAB
memdata[30] => din.DATAB
memdata[31] => din.DATAB
aludata[0] => din.DATAA
aludata[1] => din.DATAA
aludata[2] => din.DATAA
aludata[3] => din.DATAA
aludata[4] => din.DATAA
aludata[5] => din.DATAA
aludata[6] => din.DATAA
aludata[7] => din.DATAA
aludata[8] => din.DATAA
aludata[9] => din.DATAA
aludata[10] => din.DATAA
aludata[11] => din.DATAA
aludata[12] => din.DATAA
aludata[13] => din.DATAA
aludata[14] => din.DATAA
aludata[15] => din.DATAA
aludata[16] => din.DATAA
aludata[17] => din.DATAA
aludata[18] => din.DATAA
aludata[19] => din.DATAA
aludata[20] => din.DATAA
aludata[21] => din.DATAA
aludata[22] => din.DATAA
aludata[23] => din.DATAA
aludata[24] => din.DATAA
aludata[25] => din.DATAA
aludata[26] => din.DATAA
aludata[27] => din.DATAA
aludata[28] => din.DATAA
aludata[29] => din.DATAA
aludata[30] => din.DATAA
aludata[31] => din.DATAA
rw[0] <= reg2wr[0].DB_MAX_OUTPUT_PORT_TYPE
rw[1] <= reg2wr[1].DB_MAX_OUTPUT_PORT_TYPE
rw[2] <= reg2wr[2].DB_MAX_OUTPUT_PORT_TYPE
rw[3] <= reg2wr[3].DB_MAX_OUTPUT_PORT_TYPE
rw[4] <= reg2wr[4].DB_MAX_OUTPUT_PORT_TYPE
din[0] <= din.DB_MAX_OUTPUT_PORT_TYPE
din[1] <= din.DB_MAX_OUTPUT_PORT_TYPE
din[2] <= din.DB_MAX_OUTPUT_PORT_TYPE
din[3] <= din.DB_MAX_OUTPUT_PORT_TYPE
din[4] <= din.DB_MAX_OUTPUT_PORT_TYPE
din[5] <= din.DB_MAX_OUTPUT_PORT_TYPE
din[6] <= din.DB_MAX_OUTPUT_PORT_TYPE
din[7] <= din.DB_MAX_OUTPUT_PORT_TYPE
din[8] <= din.DB_MAX_OUTPUT_PORT_TYPE
din[9] <= din.DB_MAX_OUTPUT_PORT_TYPE
din[10] <= din.DB_MAX_OUTPUT_PORT_TYPE
din[11] <= din.DB_MAX_OUTPUT_PORT_TYPE
din[12] <= din.DB_MAX_OUTPUT_PORT_TYPE
din[13] <= din.DB_MAX_OUTPUT_PORT_TYPE
din[14] <= din.DB_MAX_OUTPUT_PORT_TYPE
din[15] <= din.DB_MAX_OUTPUT_PORT_TYPE
din[16] <= din.DB_MAX_OUTPUT_PORT_TYPE
din[17] <= din.DB_MAX_OUTPUT_PORT_TYPE
din[18] <= din.DB_MAX_OUTPUT_PORT_TYPE
din[19] <= din.DB_MAX_OUTPUT_PORT_TYPE
din[20] <= din.DB_MAX_OUTPUT_PORT_TYPE
din[21] <= din.DB_MAX_OUTPUT_PORT_TYPE
din[22] <= din.DB_MAX_OUTPUT_PORT_TYPE
din[23] <= din.DB_MAX_OUTPUT_PORT_TYPE
din[24] <= din.DB_MAX_OUTPUT_PORT_TYPE
din[25] <= din.DB_MAX_OUTPUT_PORT_TYPE
din[26] <= din.DB_MAX_OUTPUT_PORT_TYPE
din[27] <= din.DB_MAX_OUTPUT_PORT_TYPE
din[28] <= din.DB_MAX_OUTPUT_PORT_TYPE
din[29] <= din.DB_MAX_OUTPUT_PORT_TYPE
din[30] <= din.DB_MAX_OUTPUT_PORT_TYPE
din[31] <= din.DB_MAX_OUTPUT_PORT_TYPE
we <= REGWR_M.DB_MAX_OUTPUT_PORT_TYPE


|cpt_sys|hex:hex1
res[0] => Decoder0.IN3
res[1] => Decoder0.IN2
res[2] => Decoder0.IN1
res[3] => Decoder0.IN0
out1[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out1[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out1[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|cpt_sys|hex:hex2
res[0] => Decoder0.IN3
res[1] => Decoder0.IN2
res[2] => Decoder0.IN1
res[3] => Decoder0.IN0
out1[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out1[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out1[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|cpt_sys|hex:hex3
res[0] => Decoder0.IN3
res[1] => Decoder0.IN2
res[2] => Decoder0.IN1
res[3] => Decoder0.IN0
out1[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out1[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out1[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|cpt_sys|hex:hex4
res[0] => Decoder0.IN3
res[1] => Decoder0.IN2
res[2] => Decoder0.IN1
res[3] => Decoder0.IN0
out1[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out1[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out1[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|cpt_sys|hex:hex5
res[0] => Decoder0.IN3
res[1] => Decoder0.IN2
res[2] => Decoder0.IN1
res[3] => Decoder0.IN0
out1[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out1[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out1[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|cpt_sys|hex:hex6
res[0] => Decoder0.IN3
res[1] => Decoder0.IN2
res[2] => Decoder0.IN1
res[3] => Decoder0.IN0
out1[0] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
out1[1] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
out1[2] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
out1[3] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
out1[4] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
out1[5] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
out1[6] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


