sv work ../../../../../rtl/verilog/wb/core/mpsoc_ahb3_spram.sv
sv work ../../../../../rtl/verilog/wb/core/mpsoc_ram_1r1w.sv
sv work ../../../../../rtl/verilog/wb/core/mpsoc_ram_1r1w_generic.sv

sv work ../../../../../bench/verilog/tests/wb/mpsoc_spram_testbench.sv
