{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698346411946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698346411946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 26 15:53:31 2023 " "Processing started: Thu Oct 26 15:53:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698346411946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346411946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VHDL1 -c VHDL1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off VHDL1 -c VHDL1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346411946 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698346412182 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698346412197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file vhdl1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_DE0_TYPES " "Found design unit 1: FPGA_DE0_TYPES" {  } { { "VHDL1.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/VHDL1.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698346421305 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 VHDL1-my_logic " "Found design unit 2: VHDL1-my_logic" {  } { { "VHDL1.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/VHDL1.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698346421305 ""} { "Info" "ISGN_ENTITY_NAME" "1 VHDL1 " "Found entity 1: VHDL1" {  } { { "VHDL1.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/VHDL1.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698346421305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compuerta.vhd 2 1 " "Found 2 design units, including 1 entities, in source file compuerta.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 compuerta-my_and " "Found design unit 1: compuerta-my_and" {  } { { "compuerta.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/compuerta.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698346421305 ""} { "Info" "ISGN_ENTITY_NAME" "1 Compuerta " "Found entity 1: Compuerta" {  } { { "compuerta.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/compuerta.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698346421305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TB-TB1 " "Found design unit 1: TB-TB1" {  } { { "TB.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/TB.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698346421305 ""} { "Info" "ISGN_ENTITY_NAME" "1 TB " "Found entity 1: TB" {  } { { "TB.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/TB.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698346421305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421305 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VHDL1 " "Elaborating entity \"VHDL1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698346421321 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ADC_CH0 VHDL1.vhd(33) " "VHDL Signal Declaration warning at VHDL1.vhd(33): used explicit default value for signal \"ADC_CH0\" because signal was never assigned a value" {  } { { "VHDL1.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/VHDL1.vhd" 33 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1698346421321 "|VHDL1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADC_MESU VHDL1.vhd(34) " "Verilog HDL or VHDL warning at VHDL1.vhd(34): object \"ADC_MESU\" assigned a value but never read" {  } { { "VHDL1.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/VHDL1.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698346421321 "|VHDL1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ADC_CCOM VHDL1.vhd(35) " "Verilog HDL or VHDL warning at VHDL1.vhd(35): object \"ADC_CCOM\" assigned a value but never read" {  } { { "VHDL1.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/VHDL1.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1698346421321 "|VHDL1"}
{ "Warning" "WSGN_SEARCH_FILE" "adc.vhd 2 1 " "Using design file adc.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADC-ADC_128S022 " "Found design unit 1: ADC-ADC_128S022" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698346421336 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADC " "Found entity 1: ADC" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698346421336 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADC ADC:ADC0 " "Elaborating entity \"ADC\" for hierarchy \"ADC:ADC0\"" {  } { { "VHDL1.vhd" "ADC0" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/VHDL1.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST_N adc.vhd(40) " "VHDL Process Statement warning at adc.vhd(40): signal \"RST_N\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "STT adc.vhd(49) " "VHDL Process Statement warning at adc.vhd(49): signal \"STT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ENABLE adc.vhd(57) " "VHDL Process Statement warning at adc.vhd(57): signal \"ENABLE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_ADDR adc.vhd(60) " "VHDL Process Statement warning at adc.vhd(60): signal \"ADC_ADDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_ADDR adc.vhd(61) " "VHDL Process Statement warning at adc.vhd(61): signal \"ADC_ADDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_ADDR adc.vhd(62) " "VHDL Process Statement warning at adc.vhd(62): signal \"ADC_ADDR\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_SCLK adc.vhd(65) " "VHDL Process Statement warning at adc.vhd(65): signal \"ADC_SCLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_SCLK adc.vhd(66) " "VHDL Process Statement warning at adc.vhd(66): signal \"ADC_SCLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_ADDR_REG adc.vhd(67) " "VHDL Process Statement warning at adc.vhd(67): signal \"ADC_ADDR_REG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_ADDR_REG adc.vhd(68) " "VHDL Process Statement warning at adc.vhd(68): signal \"ADC_ADDR_REG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_SCLK adc.vhd(69) " "VHDL Process Statement warning at adc.vhd(69): signal \"ADC_SCLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_VALUE_REG adc.vhd(70) " "VHDL Process Statement warning at adc.vhd(70): signal \"ADC_VALUE_REG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_SDAT adc.vhd(70) " "VHDL Process Statement warning at adc.vhd(70): signal \"ADC_SDAT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BIT_CNT adc.vhd(71) " "VHDL Process Statement warning at adc.vhd(71): signal \"BIT_CNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BIT_CNT adc.vhd(72) " "VHDL Process Statement warning at adc.vhd(72): signal \"BIT_CNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ADC_VALUE_REG adc.vhd(78) " "VHDL Process Statement warning at adc.vhd(78): signal \"ADC_VALUE_REG\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "BIT_CNT adc.vhd(38) " "VHDL Process Statement warning at adc.vhd(38): inferring latch(es) for signal or variable \"BIT_CNT\", which holds its previous value in one or more paths through the process" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ADC_CS_N adc.vhd(38) " "VHDL Process Statement warning at adc.vhd(38): inferring latch(es) for signal or variable \"ADC_CS_N\", which holds its previous value in one or more paths through the process" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ADC_CCOM adc.vhd(38) " "VHDL Process Statement warning at adc.vhd(38): inferring latch(es) for signal or variable \"ADC_CCOM\", which holds its previous value in one or more paths through the process" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ADC_SCLK adc.vhd(38) " "VHDL Process Statement warning at adc.vhd(38): inferring latch(es) for signal or variable \"ADC_SCLK\", which holds its previous value in one or more paths through the process" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ADC_SADDR adc.vhd(38) " "VHDL Process Statement warning at adc.vhd(38): inferring latch(es) for signal or variable \"ADC_SADDR\", which holds its previous value in one or more paths through the process" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "STT adc.vhd(38) " "VHDL Process Statement warning at adc.vhd(38): inferring latch(es) for signal or variable \"STT\", which holds its previous value in one or more paths through the process" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ADC_VALUE_REG adc.vhd(38) " "VHDL Process Statement warning at adc.vhd(38): inferring latch(es) for signal or variable \"ADC_VALUE_REG\", which holds its previous value in one or more paths through the process" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ADC_ADDR_REG adc.vhd(38) " "VHDL Process Statement warning at adc.vhd(38): inferring latch(es) for signal or variable \"ADC_ADDR_REG\", which holds its previous value in one or more paths through the process" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ADC_VALUE adc.vhd(38) " "VHDL Process Statement warning at adc.vhd(38): inferring latch(es) for signal or variable \"ADC_VALUE\", which holds its previous value in one or more paths through the process" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_VALUE\[0\] adc.vhd(38) " "Inferred latch for \"ADC_VALUE\[0\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_VALUE\[1\] adc.vhd(38) " "Inferred latch for \"ADC_VALUE\[1\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_VALUE\[2\] adc.vhd(38) " "Inferred latch for \"ADC_VALUE\[2\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_VALUE\[3\] adc.vhd(38) " "Inferred latch for \"ADC_VALUE\[3\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_VALUE\[4\] adc.vhd(38) " "Inferred latch for \"ADC_VALUE\[4\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_VALUE\[5\] adc.vhd(38) " "Inferred latch for \"ADC_VALUE\[5\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_VALUE\[6\] adc.vhd(38) " "Inferred latch for \"ADC_VALUE\[6\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_VALUE\[7\] adc.vhd(38) " "Inferred latch for \"ADC_VALUE\[7\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_VALUE\[8\] adc.vhd(38) " "Inferred latch for \"ADC_VALUE\[8\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_VALUE\[9\] adc.vhd(38) " "Inferred latch for \"ADC_VALUE\[9\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_VALUE\[10\] adc.vhd(38) " "Inferred latch for \"ADC_VALUE\[10\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_VALUE\[11\] adc.vhd(38) " "Inferred latch for \"ADC_VALUE\[11\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_ADDR_REG\[0\] adc.vhd(38) " "Inferred latch for \"ADC_ADDR_REG\[0\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_ADDR_REG\[1\] adc.vhd(38) " "Inferred latch for \"ADC_ADDR_REG\[1\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_ADDR_REG\[2\] adc.vhd(38) " "Inferred latch for \"ADC_ADDR_REG\[2\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_ADDR_REG\[3\] adc.vhd(38) " "Inferred latch for \"ADC_ADDR_REG\[3\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_ADDR_REG\[4\] adc.vhd(38) " "Inferred latch for \"ADC_ADDR_REG\[4\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_ADDR_REG\[5\] adc.vhd(38) " "Inferred latch for \"ADC_ADDR_REG\[5\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_ADDR_REG\[6\] adc.vhd(38) " "Inferred latch for \"ADC_ADDR_REG\[6\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_ADDR_REG\[7\] adc.vhd(38) " "Inferred latch for \"ADC_ADDR_REG\[7\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_ADDR_REG\[8\] adc.vhd(38) " "Inferred latch for \"ADC_ADDR_REG\[8\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_ADDR_REG\[9\] adc.vhd(38) " "Inferred latch for \"ADC_ADDR_REG\[9\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_ADDR_REG\[10\] adc.vhd(38) " "Inferred latch for \"ADC_ADDR_REG\[10\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_ADDR_REG\[11\] adc.vhd(38) " "Inferred latch for \"ADC_ADDR_REG\[11\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_ADDR_REG\[12\] adc.vhd(38) " "Inferred latch for \"ADC_ADDR_REG\[12\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_ADDR_REG\[13\] adc.vhd(38) " "Inferred latch for \"ADC_ADDR_REG\[13\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_ADDR_REG\[14\] adc.vhd(38) " "Inferred latch for \"ADC_ADDR_REG\[14\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_ADDR_REG\[15\] adc.vhd(38) " "Inferred latch for \"ADC_ADDR_REG\[15\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_VALUE_REG\[0\] adc.vhd(38) " "Inferred latch for \"ADC_VALUE_REG\[0\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_VALUE_REG\[1\] adc.vhd(38) " "Inferred latch for \"ADC_VALUE_REG\[1\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_VALUE_REG\[2\] adc.vhd(38) " "Inferred latch for \"ADC_VALUE_REG\[2\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_VALUE_REG\[3\] adc.vhd(38) " "Inferred latch for \"ADC_VALUE_REG\[3\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_VALUE_REG\[4\] adc.vhd(38) " "Inferred latch for \"ADC_VALUE_REG\[4\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_VALUE_REG\[5\] adc.vhd(38) " "Inferred latch for \"ADC_VALUE_REG\[5\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_VALUE_REG\[6\] adc.vhd(38) " "Inferred latch for \"ADC_VALUE_REG\[6\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_VALUE_REG\[7\] adc.vhd(38) " "Inferred latch for \"ADC_VALUE_REG\[7\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_VALUE_REG\[8\] adc.vhd(38) " "Inferred latch for \"ADC_VALUE_REG\[8\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_VALUE_REG\[9\] adc.vhd(38) " "Inferred latch for \"ADC_VALUE_REG\[9\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_VALUE_REG\[10\] adc.vhd(38) " "Inferred latch for \"ADC_VALUE_REG\[10\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_VALUE_REG\[11\] adc.vhd(38) " "Inferred latch for \"ADC_VALUE_REG\[11\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STT\[0\] adc.vhd(38) " "Inferred latch for \"STT\[0\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STT\[1\] adc.vhd(38) " "Inferred latch for \"STT\[1\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STT\[2\] adc.vhd(38) " "Inferred latch for \"STT\[2\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STT\[3\] adc.vhd(38) " "Inferred latch for \"STT\[3\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_SADDR adc.vhd(38) " "Inferred latch for \"ADC_SADDR\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_SCLK adc.vhd(38) " "Inferred latch for \"ADC_SCLK\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_CCOM adc.vhd(38) " "Inferred latch for \"ADC_CCOM\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADC_CS_N adc.vhd(38) " "Inferred latch for \"ADC_CS_N\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIT_CNT\[0\] adc.vhd(38) " "Inferred latch for \"BIT_CNT\[0\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIT_CNT\[1\] adc.vhd(38) " "Inferred latch for \"BIT_CNT\[1\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIT_CNT\[2\] adc.vhd(38) " "Inferred latch for \"BIT_CNT\[2\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIT_CNT\[3\] adc.vhd(38) " "Inferred latch for \"BIT_CNT\[3\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIT_CNT\[4\] adc.vhd(38) " "Inferred latch for \"BIT_CNT\[4\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BIT_CNT\[5\] adc.vhd(38) " "Inferred latch for \"BIT_CNT\[5\]\" at adc.vhd(38)" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421336 "|VHDL1|ADC:ADC0"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADC:ADC0\|ADC_SADDR " "Latch ADC:ADC0\|ADC_SADDR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ADC:ADC0\|STT\[0\] " "Ports D and ENA on the latch are fed by the same signal ADC:ADC0\|STT\[0\]" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698346421604 ""}  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698346421604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADC:ADC0\|ADC_SCLK " "Latch ADC:ADC0\|ADC_SCLK has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ADC:ADC0\|STT\[0\] " "Ports D and ENA on the latch are fed by the same signal ADC:ADC0\|STT\[0\]" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698346421604 ""}  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698346421604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADC:ADC0\|STT\[0\] " "Latch ADC:ADC0\|STT\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ADC:ADC0\|STT\[0\] " "Ports D and ENA on the latch are fed by the same signal ADC:ADC0\|STT\[0\]" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698346421604 ""}  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698346421604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADC:ADC0\|STT\[1\] " "Latch ADC:ADC0\|STT\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ADC:ADC0\|STT\[0\] " "Ports D and ENA on the latch are fed by the same signal ADC:ADC0\|STT\[0\]" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698346421604 ""}  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698346421604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADC:ADC0\|BIT_CNT\[0\] " "Latch ADC:ADC0\|BIT_CNT\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ADC:ADC0\|STT\[0\] " "Ports D and ENA on the latch are fed by the same signal ADC:ADC0\|STT\[0\]" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698346421604 ""}  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698346421604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADC:ADC0\|BIT_CNT\[1\] " "Latch ADC:ADC0\|BIT_CNT\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ADC:ADC0\|STT\[0\] " "Ports D and ENA on the latch are fed by the same signal ADC:ADC0\|STT\[0\]" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698346421604 ""}  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698346421604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADC:ADC0\|BIT_CNT\[2\] " "Latch ADC:ADC0\|BIT_CNT\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ADC:ADC0\|STT\[0\] " "Ports D and ENA on the latch are fed by the same signal ADC:ADC0\|STT\[0\]" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698346421604 ""}  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698346421604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADC:ADC0\|BIT_CNT\[3\] " "Latch ADC:ADC0\|BIT_CNT\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ADC:ADC0\|STT\[0\] " "Ports D and ENA on the latch are fed by the same signal ADC:ADC0\|STT\[0\]" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698346421604 ""}  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698346421604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADC:ADC0\|BIT_CNT\[4\] " "Latch ADC:ADC0\|BIT_CNT\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ADC:ADC0\|STT\[0\] " "Ports D and ENA on the latch are fed by the same signal ADC:ADC0\|STT\[0\]" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698346421604 ""}  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698346421604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADC:ADC0\|BIT_CNT\[5\] " "Latch ADC:ADC0\|BIT_CNT\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ADC:ADC0\|STT\[0\] " "Ports D and ENA on the latch are fed by the same signal ADC:ADC0\|STT\[0\]" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698346421604 ""}  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698346421604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADC:ADC0\|ADC_ADDR_REG\[13\] " "Latch ADC:ADC0\|ADC_ADDR_REG\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ADC:ADC0\|STT\[0\] " "Ports D and ENA on the latch are fed by the same signal ADC:ADC0\|STT\[0\]" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698346421604 ""}  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698346421604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADC:ADC0\|ADC_ADDR_REG\[12\] " "Latch ADC:ADC0\|ADC_ADDR_REG\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ADC:ADC0\|STT\[0\] " "Ports D and ENA on the latch are fed by the same signal ADC:ADC0\|STT\[0\]" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698346421604 ""}  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698346421604 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ADC:ADC0\|ADC_ADDR_REG\[11\] " "Latch ADC:ADC0\|ADC_ADDR_REG\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ADC:ADC0\|STT\[0\] " "Ports D and ENA on the latch are fed by the same signal ADC:ADC0\|STT\[0\]" {  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1698346421604 ""}  } { { "adc.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/adc.vhd" 38 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1698346421604 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "VHDL1.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/VHDL1.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698346421604 "|VHDL1|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "VHDL1.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/VHDL1.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698346421604 "|VHDL1|LED[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[6\] GND " "Pin \"LED\[6\]\" is stuck at GND" {  } { { "VHDL1.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/VHDL1.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698346421604 "|VHDL1|LED[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "VHDL1.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/VHDL1.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1698346421604 "|VHDL1|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1698346421604 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1698346421651 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_NANO 24 " "Ignored 24 assignments for entity \"DE0_NANO\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_NANO -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698346421839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698346421839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698346421839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698346421839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698346421839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698346421839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698346421839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698346421839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698346421839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698346421839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698346421839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698346421839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698346421839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698346421839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698346421839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698346421839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698346421839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698346421839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698346421839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698346421839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698346421839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698346421839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698346421839 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1698346421839 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1698346421839 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698346421918 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698346421918 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "VHDL1.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/VHDL1.vhd" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698346421934 "|VHDL1|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDAT " "No output dependent on input pin \"ADC_SDAT\"" {  } { { "VHDL1.vhd" "" { Text "C:/Users/mpaur/OneDrive/ITBA/Materias/DSP y FPGA/FPGA/EjemClase/EjemClaseII/EjemVHDL1/VHDL1.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698346421934 "|VHDL1|ADC_SDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1698346421934 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "81 " "Implemented 81 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698346421934 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698346421934 ""} { "Info" "ICUT_CUT_TM_LCELLS" "61 " "Implemented 61 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698346421934 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698346421934 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698346421949 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 26 15:53:41 2023 " "Processing ended: Thu Oct 26 15:53:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698346421949 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698346421949 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698346421949 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698346421949 ""}
