{"vcs1":{"timestamp_begin":1681684867.231832524, "rt":0.65, "ut":0.20, "st":0.14}}
{"vcselab":{"timestamp_begin":1681684867.914372084, "rt":0.81, "ut":0.21, "st":0.12}}
{"link":{"timestamp_begin":1681684868.752792184, "rt":0.66, "ut":0.05, "st":0.33}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681684866.936437140}
{"VCS_COMP_START_TIME": 1681684866.936437140}
{"VCS_COMP_END_TIME": 1681684870.418474532}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340692}}
{"stitch_vcselab": {"peak_mem": 222600}}
