--------------------------------------------------------------------------------
Release 6.3.03i Trace G.38
Copyright (c) 1995-2004 Xilinx, Inc.  All rights reserved.

C:/Xilinx/bin/nt/trce.exe -intstyle ise -e 3 -l 3 -xml output_level_monitor
output_level_monitor.ncd -o output_level_monitor.twr output_level_monitor.pcf


Design file:              output_level_monitor.ncd
Physical constraint file: output_level_monitor.pcf
Device,speed:             xc3s200,-5 (ADVANCED 1.35 2004-11-11)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_i
-------------+------------+------------+------------------+--------+
             |  Setup to  |  Hold to   |                  |  Clock |
Source       | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
-------------+------------+------------+------------------+--------+
mreset_i     |    0.966(R)|    0.547(R)|clk_i_BUFGP       |   0.000|
mute_i       |    4.750(R)|   -0.411(R)|clk_i_BUFGP       |   0.000|
spl_is_zero_i|    4.102(R)|   -0.094(R)|clk_i_BUFGP       |   0.000|
tick_10ms_i  |    4.792(R)|   -1.665(R)|clk_i_BUFGP       |   0.000|
tsg_level_i  |    2.623(R)|   -0.400(R)|clk_i_BUFGP       |   0.000|
-------------+------------+------------+------------------+--------+

Clock clk_i to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  |  Clock |
Destination | to PAD     |Internal Clock(s) |  Phase |
------------+------------+------------------+--------+
output_ok_o |    6.404(R)|clk_i_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |    4.991|         |         |         |
---------------+---------+---------+---------+---------+

Analysis completed Tue Aug 23 10:18:27 2005
--------------------------------------------------------------------------------

Peak Memory Usage: 52 MB
