$date
	Wed Jan 07 20:50:58 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_synch_fifo $end
$var wire 1 ! full $end
$var wire 1 " empty $end
$var wire 8 # data_out [7:0] $end
$var reg 1 $ clk $end
$var reg 8 % data_in [7:0] $end
$var reg 1 & rd_en $end
$var reg 1 ' rst $end
$var reg 1 ( wr_en $end
$scope module dut $end
$var wire 1 $ clk $end
$var wire 8 ) data_in [7:0] $end
$var wire 1 ! full $end
$var wire 1 & rd_en $end
$var wire 1 ' rst $end
$var wire 1 ( wr_en $end
$var wire 1 " empty $end
$var reg 8 * data_out [7:0] $end
$var reg 4 + rd_ptr [3:0] $end
$var reg 4 , wr_ptr [3:0] $end
$var integer 32 - i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 -
b0 ,
b0 +
b0 *
b0 )
0(
0'
0&
b0 %
0$
b0 #
1"
0!
$end
#5000
b1000 -
1$
#10000
0$
1'
#15000
0"
b1 ,
b100100 %
b100100 )
1(
1$
#20000
0$
#25000
b10 ,
b10000001 %
b10000001 )
1$
#30000
0$
#35000
b11 ,
b1001 %
b1001 )
1$
#40000
0$
#45000
b100 ,
b1100011 %
b1100011 )
1$
#50000
0$
#55000
b101 ,
b1101 %
b1101 )
1$
#60000
0$
#65000
0(
1$
#70000
0$
#75000
b1 +
b100100 #
b100100 *
1&
1$
#80000
0$
#85000
b10 +
b10000001 #
b10000001 *
1$
#90000
0$
#95000
b11 +
b1001 #
b1001 *
1$
#100000
0$
#105000
b100 +
b1100011 #
b1100011 *
1$
#110000
0$
#115000
1"
b101 +
b1101 #
b1101 *
1$
#120000
0$
#125000
0&
1$
#130000
0$
#135000
1$
#140000
0$
#145000
1$
#150000
0$
#155000
1$
#160000
0$
#165000
1$
