

================================================================
== Vitis HLS Report for 'gramSchmidt_Pipeline_VITIS_LOOP_36_2'
================================================================
* Date:           Sun Jun 23 03:32:26 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        gramSchmidt
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.579 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      168|      168|  0.840 us|  0.840 us|  168|  168|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_36_2  |      166|      166|        12|          5|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      25|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     112|    -|
|Register             |        -|     -|      151|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      151|     137|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln36_fu_148_p2  |         +|   0|  0|  18|          11|           6|
    |or_ln37_fu_119_p2   |        or|   0|  0|   5|           5|           5|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  25|          17|          13|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  31|          6|    1|          6|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2              |   9|          2|   11|         22|
    |ap_sig_allocacmp_nrm_load         |   9|          2|   32|         64|
    |i_fu_56                           |   9|          2|   11|         22|
    |nrm_fu_52                         |   9|          2|   32|         64|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 112|         24|   92|        188|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |a_load_reg_200                    |  32|   0|   32|          0|
    |ap_CS_fsm                         |   5|   0|    5|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_fu_56                           |  11|   0|   11|          0|
    |mul_reg_211                       |  32|   0|   32|          0|
    |nrm_1_reg_221                     |  32|   0|   32|          0|
    |nrm_fu_52                         |  32|   0|   32|          0|
    |tmp_reg_191                       |   1|   0|    1|          0|
    |tmp_reg_191_pp0_iter1_reg         |   1|   0|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 151|   0|  151|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  gramSchmidt_Pipeline_VITIS_LOOP_36_2|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  gramSchmidt_Pipeline_VITIS_LOOP_36_2|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  gramSchmidt_Pipeline_VITIS_LOOP_36_2|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  gramSchmidt_Pipeline_VITIS_LOOP_36_2|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  gramSchmidt_Pipeline_VITIS_LOOP_36_2|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  gramSchmidt_Pipeline_VITIS_LOOP_36_2|  return value|
|grp_fu_137_p_din0    |  out|   32|  ap_ctrl_hs|  gramSchmidt_Pipeline_VITIS_LOOP_36_2|  return value|
|grp_fu_137_p_din1    |  out|   32|  ap_ctrl_hs|  gramSchmidt_Pipeline_VITIS_LOOP_36_2|  return value|
|grp_fu_137_p_opcode  |  out|    1|  ap_ctrl_hs|  gramSchmidt_Pipeline_VITIS_LOOP_36_2|  return value|
|grp_fu_137_p_dout0   |   in|   32|  ap_ctrl_hs|  gramSchmidt_Pipeline_VITIS_LOOP_36_2|  return value|
|grp_fu_137_p_ce      |  out|    1|  ap_ctrl_hs|  gramSchmidt_Pipeline_VITIS_LOOP_36_2|  return value|
|grp_fu_144_p_din0    |  out|   32|  ap_ctrl_hs|  gramSchmidt_Pipeline_VITIS_LOOP_36_2|  return value|
|grp_fu_144_p_din1    |  out|   32|  ap_ctrl_hs|  gramSchmidt_Pipeline_VITIS_LOOP_36_2|  return value|
|grp_fu_144_p_dout0   |   in|   32|  ap_ctrl_hs|  gramSchmidt_Pipeline_VITIS_LOOP_36_2|  return value|
|grp_fu_144_p_ce      |  out|    1|  ap_ctrl_hs|  gramSchmidt_Pipeline_VITIS_LOOP_36_2|  return value|
|zext_ln42_4          |   in|    5|     ap_none|                           zext_ln42_4|        scalar|
|a_address0           |  out|   10|   ap_memory|                                     a|         array|
|a_ce0                |  out|    1|   ap_memory|                                     a|         array|
|a_q0                 |   in|   32|   ap_memory|                                     a|         array|
|nrm_out              |  out|   32|      ap_vld|                               nrm_out|       pointer|
|nrm_out_ap_vld       |  out|    1|      ap_vld|                               nrm_out|       pointer|
+---------------------+-----+-----+------------+--------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 5, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.88>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%nrm = alloca i32 1" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:35]   --->   Operation 15 'alloca' 'nrm' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:36]   --->   Operation 16 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln42_4_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %zext_ln42_4"   --->   Operation 17 'read' 'zext_ln42_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln36 = store i11 0, i11 %i" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:36]   --->   Operation 19 'store' 'store_ln36' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln35 = store i32 0, i32 %nrm" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:35]   --->   Operation 20 'store' 'store_ln35' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_2 = load i11 %i" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:36]   --->   Operation 22 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %i_2, i32 10" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:36]   --->   Operation 23 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %tmp, void %for.inc.split, void %VITIS_LOOP_40_3.exitStub" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:36]   --->   Operation 24 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln37 = trunc i11 %i_2" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37]   --->   Operation 25 'trunc' 'trunc_ln37' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.12ns)   --->   "%or_ln37 = or i5 %trunc_ln37, i5 %zext_ln42_4_read" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37]   --->   Operation 26 'or' 'or_ln37' <Predicate = (!tmp)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i5 @_ssdm_op_PartSelect.i5.i11.i32.i32, i11 %i_2, i32 5, i32 9" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37]   --->   Operation 27 'partselect' 'tmp_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %tmp_3, i5 %or_ln37" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37]   --->   Operation 28 'bitconcatenate' 'add_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i10 %add_ln" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37]   --->   Operation 29 'zext' 'zext_ln37' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i32 %a, i64 0, i64 %zext_ln37" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37]   --->   Operation 30 'getelementptr' 'a_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.29ns)   --->   "%a_load = load i10 %a_addr" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37]   --->   Operation 31 'load' 'a_load' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 32 [1/1] (0.96ns)   --->   "%add_ln36 = add i11 %i_2, i11 32" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:36]   --->   Operation 32 'add' 'add_ln36' <Predicate = (!tmp)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.46ns)   --->   "%store_ln36 = store i11 %add_ln36, i11 %i" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:36]   --->   Operation 33 'store' 'store_ln36' <Predicate = (!tmp)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 34 [1/2] (1.29ns)   --->   "%a_load = load i10 %a_addr" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37]   --->   Operation 34 'load' 'a_load' <Predicate = (!tmp)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 2.78>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%bitcast_ln37 = bitcast i32 %a_load" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37]   --->   Operation 35 'bitcast' 'bitcast_ln37' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 36 [4/4] (2.78ns)   --->   "%mul = fmul i32 %bitcast_ln37, i32 %bitcast_ln37" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37]   --->   Operation 36 'fmul' 'mul' <Predicate = (!tmp)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.78>
ST_4 : Operation 37 [3/4] (2.78ns)   --->   "%mul = fmul i32 %bitcast_ln37, i32 %bitcast_ln37" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37]   --->   Operation 37 'fmul' 'mul' <Predicate = (!tmp)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.78>
ST_5 : Operation 38 [2/4] (2.78ns)   --->   "%mul = fmul i32 %bitcast_ln37, i32 %bitcast_ln37" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37]   --->   Operation 38 'fmul' 'mul' <Predicate = (!tmp)> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.78>
ST_6 : Operation 39 [1/4] (2.78ns)   --->   "%mul = fmul i32 %bitcast_ln37, i32 %bitcast_ln37" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37]   --->   Operation 39 'fmul' 'mul' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.57>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%nrm_load = load i32 %nrm" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37]   --->   Operation 40 'load' 'nrm_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [5/5] (3.57ns)   --->   "%nrm_1 = fadd i32 %nrm_load, i32 %mul" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37]   --->   Operation 41 'fadd' 'nrm_1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%nrm_load_1 = load i32 %nrm"   --->   Operation 51 'load' 'nrm_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %nrm_out, i32 %nrm_load_1"   --->   Operation 52 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.57>
ST_8 : Operation 42 [4/5] (3.57ns)   --->   "%nrm_1 = fadd i32 %nrm_load, i32 %mul" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37]   --->   Operation 42 'fadd' 'nrm_1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.57>
ST_9 : Operation 43 [3/5] (3.57ns)   --->   "%nrm_1 = fadd i32 %nrm_load, i32 %mul" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37]   --->   Operation 43 'fadd' 'nrm_1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.57>
ST_10 : Operation 44 [2/5] (3.57ns)   --->   "%nrm_1 = fadd i32 %nrm_load, i32 %mul" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37]   --->   Operation 44 'fadd' 'nrm_1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.57>
ST_11 : Operation 45 [1/5] (3.57ns)   --->   "%nrm_1 = fadd i32 %nrm_load, i32 %mul" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:37]   --->   Operation 45 'fadd' 'nrm_1' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 0.46>
ST_12 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln36 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:36]   --->   Operation 46 'specpipeline' 'specpipeline_ln36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 47 [1/1] (0.00ns)   --->   "%speclooptripcount_ln36 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:36]   --->   Operation 47 'speclooptripcount' 'speclooptripcount_ln36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "%specloopname_ln36 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:36]   --->   Operation 48 'specloopname' 'specloopname_ln36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [1/1] (0.46ns)   --->   "%store_ln35 = store i32 %nrm_1, i32 %nrm" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:35]   --->   Operation 49 'store' 'store_ln35' <Predicate = true> <Delay = 0.46>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.inc" [HLS-benchmarks/C-Slow/gramSchmidt/gramSchmidt.cpp:36]   --->   Operation 50 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln42_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ nrm_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
nrm                    (alloca           ) [ 0111111111111]
i                      (alloca           ) [ 0100000000000]
zext_ln42_4_read       (read             ) [ 0000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000]
store_ln36             (store            ) [ 0000000000000]
store_ln35             (store            ) [ 0000000000000]
br_ln0                 (br               ) [ 0000000000000]
i_2                    (load             ) [ 0000000000000]
tmp                    (bitselect        ) [ 0111111100000]
br_ln36                (br               ) [ 0000000000000]
trunc_ln37             (trunc            ) [ 0000000000000]
or_ln37                (or               ) [ 0000000000000]
tmp_3                  (partselect       ) [ 0000000000000]
add_ln                 (bitconcatenate   ) [ 0000000000000]
zext_ln37              (zext             ) [ 0000000000000]
a_addr                 (getelementptr    ) [ 0010000000000]
add_ln36               (add              ) [ 0000000000000]
store_ln36             (store            ) [ 0000000000000]
a_load                 (load             ) [ 0001000000000]
bitcast_ln37           (bitcast          ) [ 0100111000000]
mul                    (fmul             ) [ 0111110111110]
nrm_load               (load             ) [ 0101110011110]
nrm_1                  (fadd             ) [ 0010000000001]
specpipeline_ln36      (specpipeline     ) [ 0000000000000]
speclooptripcount_ln36 (speclooptripcount) [ 0000000000000]
specloopname_ln36      (specloopname     ) [ 0000000000000]
store_ln35             (store            ) [ 0000000000000]
br_ln36                (br               ) [ 0000000000000]
nrm_load_1             (load             ) [ 0000000000000]
write_ln0              (write            ) [ 0000000000000]
ret_ln0                (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln42_4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln42_4"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="nrm_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nrm_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="nrm_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nrm/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="i_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="zext_ln42_4_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="5" slack="0"/>
<pin id="62" dir="0" index="1" bw="5" slack="0"/>
<pin id="63" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln42_4_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln0_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="0" index="2" bw="32" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/7 "/>
</bind>
</comp>

<comp id="73" class="1004" name="a_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="10" slack="0"/>
<pin id="77" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="10" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="1"/>
<pin id="89" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="nrm_1/7 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="store_ln36_store_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="11" slack="0"/>
<pin id="97" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="store_ln35_store_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="32" slack="0"/>
<pin id="102" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="i_2_load_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="11" slack="0"/>
<pin id="106" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="tmp_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="11" slack="0"/>
<pin id="110" dir="0" index="2" bw="5" slack="0"/>
<pin id="111" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="trunc_ln37_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="11" slack="0"/>
<pin id="117" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln37/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="or_ln37_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="5" slack="0"/>
<pin id="121" dir="0" index="1" bw="5" slack="0"/>
<pin id="122" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln37/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="tmp_3_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="5" slack="0"/>
<pin id="127" dir="0" index="1" bw="11" slack="0"/>
<pin id="128" dir="0" index="2" bw="4" slack="0"/>
<pin id="129" dir="0" index="3" bw="5" slack="0"/>
<pin id="130" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="add_ln_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="10" slack="0"/>
<pin id="137" dir="0" index="1" bw="5" slack="0"/>
<pin id="138" dir="0" index="2" bw="5" slack="0"/>
<pin id="139" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="zext_ln37_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="10" slack="0"/>
<pin id="145" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="add_ln36_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="11" slack="0"/>
<pin id="150" dir="0" index="1" bw="7" slack="0"/>
<pin id="151" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln36_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="11" slack="0"/>
<pin id="156" dir="0" index="1" bw="11" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="bitcast_ln37_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln37/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="nrm_load_load_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="6"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nrm_load/7 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln35_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="0" index="1" bw="32" slack="11"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/12 "/>
</bind>
</comp>

<comp id="172" class="1004" name="nrm_load_1_load_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="6"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nrm_load_1/7 "/>
</bind>
</comp>

<comp id="176" class="1005" name="nrm_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="nrm "/>
</bind>
</comp>

<comp id="184" class="1005" name="i_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="11" slack="0"/>
<pin id="186" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="191" class="1005" name="tmp_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="195" class="1005" name="a_addr_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="10" slack="1"/>
<pin id="197" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="200" class="1005" name="a_load_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="205" class="1005" name="bitcast_ln37_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="1"/>
<pin id="207" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln37 "/>
</bind>
</comp>

<comp id="211" class="1005" name="mul_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="216" class="1005" name="nrm_load_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nrm_load "/>
</bind>
</comp>

<comp id="221" class="1005" name="nrm_1_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nrm_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="64"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="50" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="36" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="112"><net_src comp="24" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="104" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="114"><net_src comp="26" pin="0"/><net_sink comp="107" pin=2"/></net>

<net id="118"><net_src comp="104" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="60" pin="2"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="104" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="133"><net_src comp="30" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="125" pin=3"/></net>

<net id="140"><net_src comp="34" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="125" pin="4"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="119" pin="2"/><net_sink comp="135" pin=2"/></net>

<net id="146"><net_src comp="135" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="152"><net_src comp="104" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="38" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="159" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="167"><net_src comp="164" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="175"><net_src comp="172" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="179"><net_src comp="52" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="181"><net_src comp="176" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="182"><net_src comp="176" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="183"><net_src comp="176" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="187"><net_src comp="56" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="94" pin=1"/></net>

<net id="189"><net_src comp="184" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="190"><net_src comp="184" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="194"><net_src comp="107" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="73" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="203"><net_src comp="80" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="208"><net_src comp="159" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="210"><net_src comp="205" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="214"><net_src comp="90" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="219"><net_src comp="164" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="224"><net_src comp="86" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="168" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {}
	Port: nrm_out | {7 }
 - Input state : 
	Port: gramSchmidt_Pipeline_VITIS_LOOP_36_2 : zext_ln42_4 | {1 }
	Port: gramSchmidt_Pipeline_VITIS_LOOP_36_2 : a | {1 2 }
  - Chain level:
	State 1
		store_ln36 : 1
		store_ln35 : 1
		i_2 : 1
		tmp : 2
		br_ln36 : 3
		trunc_ln37 : 2
		or_ln37 : 3
		tmp_3 : 2
		add_ln : 3
		zext_ln37 : 4
		a_addr : 5
		a_load : 6
		add_ln36 : 2
		store_ln36 : 3
	State 2
	State 3
		mul : 1
	State 4
	State 5
	State 6
	State 7
		nrm_1 : 1
		write_ln0 : 1
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   fadd   |          grp_fu_86          |    2    |   205   |   219   |
|----------|-----------------------------|---------|---------|---------|
|   fmul   |          grp_fu_90          |    3    |   143   |    78   |
|----------|-----------------------------|---------|---------|---------|
|    add   |       add_ln36_fu_148       |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|
|    or    |        or_ln37_fu_119       |    0    |    0    |    5    |
|----------|-----------------------------|---------|---------|---------|
|   read   | zext_ln42_4_read_read_fu_60 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |    write_ln0_write_fu_66    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
| bitselect|          tmp_fu_107         |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln37_fu_115      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|         tmp_3_fu_125        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|        add_ln_fu_135        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |       zext_ln37_fu_143      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    5    |   348   |   320   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   a_addr_reg_195   |   10   |
|   a_load_reg_200   |   32   |
|bitcast_ln37_reg_205|   32   |
|      i_reg_184     |   11   |
|     mul_reg_211    |   32   |
|    nrm_1_reg_221   |   32   |
|  nrm_load_reg_216  |   32   |
|     nrm_reg_176    |   32   |
|     tmp_reg_191    |    1   |
+--------------------+--------+
|        Total       |   214  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_80 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_86    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_90    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_90    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   212  ||   1.84  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   320  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   36   |
|  Register |    -   |    -   |   214  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    1   |   562  |   356  |
+-----------+--------+--------+--------+--------+
