Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Aug 12 19:07:12 2025
| Host         : beelink-ser6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7k325t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   615 |
|    Minimum number of control sets                        |   514 |
|    Addition due to synthesis replication                 |   101 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2024 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   615 |
| >= 0 to < 4        |    65 |
| >= 4 to < 6        |   111 |
| >= 6 to < 8        |    76 |
| >= 8 to < 10       |    62 |
| >= 10 to < 12      |    70 |
| >= 12 to < 14      |    16 |
| >= 14 to < 16      |     9 |
| >= 16              |   206 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2982 |          835 |
| No           | No                    | Yes                    |             397 |          141 |
| No           | Yes                   | No                     |            2106 |          769 |
| Yes          | No                    | No                     |           14676 |         3036 |
| Yes          | No                    | Yes                    |             849 |          182 |
| Yes          | Yes                   | No                     |            2414 |          744 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                               Clock Signal                                               |                                                                                                                                                 Enable Signal                                                                                                                                                 |                                                                                                                            Set/Reset Signal                                                                                                                           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                              | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_0                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                  | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                           | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/m_payload_i[255]_i_1_n_0                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                         | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[0]                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                     | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                         |                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                         |                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                         |                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                         |                                                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_6_in                                                                                                                                                | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                       |                1 |              1 |         1.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                                           | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_1_n_0                                                   |                1 |              1 |         1.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[39].FDRE_inst_0[0]                                                                  | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                     |                1 |              1 |         1.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                   |                1 |              2 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                  |                1 |              2 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1] |                1 |              2 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                  |                1 |              2 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_d2                                                                                   |                1 |              2 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/reset                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                  |                1 |              2 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                   |                1 |              2 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                             | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                     |                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                   |                1 |              2 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[1].srl_nx1/push                                                                                                                     |                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/wr_cmd_en_last                                                                                                                                      |                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_regslice/inst/b.b_pipe/m_payload_i[11]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]       |                1 |              2 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[9]_i_1_n_0                                                                                                                                                          | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i[9]_i_1_n_0                                                                                                                                                          | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/rst_d2                                                                                  |                1 |              2 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_d2                                                                                   |                1 |              2 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_d2                                                                                  |                1 |              2 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                     |                1 |              3 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/bhandshake                                                                                                                                                             | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                     |                2 |              3 |         1.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                     |                1 |              3 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                     |                1 |              3 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                     |                1 |              3 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                    |                1 |              3 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                     |                1 |              3 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                     | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | dut/inst_axis_wr_path_new/u_dc_fifo/WrClkRstGen[1]_i_2_n_0                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | dut_3/inst_axis_rd_path_new/u_dc_fifo/Reset0                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | dut/inst_axis_rd_path_new/u_dc_fifo/Reset0                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                                           | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_1_n_0                                                   |                1 |              3 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                    |                1 |              3 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                            | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | dut_2/inst_axis_rd_path_new/u_dc_fifo/Reset0                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | dut_2/inst_axis_wr_path_new/u_dc_fifo/WrClkRstGen[1]_i_2_n_0                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | dut_3/inst_axis_wr_path_new/u_dc_fifo/WrClkRstGen[1]_i_2_n_0                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                    |                1 |              3 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                    |                2 |              3 |         1.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                                           |                                                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]                    |                1 |              3 |         3.00 |
|  clk_40m_int                                                                                             |                                                                                                                                                                                                                                                                                                               | dut/inst_axis_rd_path_new/u_dc_fifo/Reset0                                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  clk_40m_int                                                                                             |                                                                                                                                                                                                                                                                                                               | dut/inst_axis_wr_path_new/u_dc_fifo/WrClkRstGen[1]_i_2_n_0                                                                                                                                                                                                            |                1 |              3 |         3.00 |
|  clk_40m_int                                                                                             |                                                                                                                                                                                                                                                                                                               | dut_2/inst_axis_rd_path_new/u_dc_fifo/Reset0                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  clk_40m_int                                                                                             |                                                                                                                                                                                                                                                                                                               | dut_2/inst_axis_wr_path_new/u_dc_fifo/WrClkRstGen[1]_i_2_n_0                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  clk_40m_int                                                                                             |                                                                                                                                                                                                                                                                                                               | dut_3/inst_axis_wr_path_new/u_dc_fifo/WrClkRstGen[1]_i_2_n_0                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  clk_40m_int                                                                                             |                                                                                                                                                                                                                                                                                                               | dut_3/inst_axis_rd_path_new/u_dc_fifo/Reset0                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                     | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.s_ready_i[3]_i_1__0_n_0                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                                                  |                3 |              4 |         1.33 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                             | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                         |                2 |              4 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.s_ready_i[3]_i_1_n_0                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/rst_mig_7series_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                   |                1 |              4 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                                     |                                                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[3]_i_2_n_0                                                                                                        | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                                                          |                2 |              4 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                    |                2 |              4 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                   |                1 |              4 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                 |                2 |              4 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                 |                2 |              4 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                 |                1 |              4 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                   |                1 |              4 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                 | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1_n_0                                                               |                1 |              4 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                             | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[1]                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                    |                1 |              4 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0                                                                                                            | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt[3]_i_1_n_0                                                          |                2 |              4 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/ctl_lane_cnt_0                                                                                                            | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[1]                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_arst                                                                                 |                1 |              4 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                          | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0[0]                                                                                                                                      |                3 |              4 |         1.33 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_arst                                                                                 |                2 |              4 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                  | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_4[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                       | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0[0]                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_arst                                                                                 |                2 |              4 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_arst                                                                                 |                1 |              4 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                                           |                                                                                                                                                                                                                                                                       |                2 |              4 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                   | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                          |                1 |              4 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                         | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                                      |                1 |              4 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                        |                1 |              4 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                  | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.grant_hot[3]_i_1_n_0                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                 | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_1[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                         | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_6[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                       | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                  | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_arbiter.grant_hot[3]_i_1__0_n_0                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                   | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                               |                2 |              4 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                                       |                1 |              4 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                               |                2 |              4 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                  | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                               |                1 |              4 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                      |                1 |              4 |         4.00 |
|  clk_200m_int                                                                                            |                                                                                                                                                                                                                                                                                                               | sync_reset3_inst/AS[0]                                                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                   | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                               |                2 |              4 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/gen_master_slots[0].w_issuing_cnt_reg[3][0]                                                                                                                                      | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[2].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                   | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                               |                2 |              4 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__1_n_0                                                                                                                                                 | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                   | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[3].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                               |                2 |              4 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                              | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                     |                2 |              4 |         2.00 |
|  clk_50m_int                                                                                             |                                                                                                                                                                                                                                                                                                               | sync_reset3_inst/AS[0]                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  clk_100m_int                                                                                            |                                                                                                                                                                                                                                                                                                               | sync_reset3_inst/AS[0]                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1]_0[0]                                                                                                                                                 | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                     |                3 |              4 |         1.33 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1]_0[0]                                                                                                                                                 | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                           | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                         |                1 |              4 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                 |                2 |              4 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                                                    |                1 |              4 |         4.00 |
|  clk_40m_int                                                                                             |                                                                                                                                                                                                                                                                                                               | sync_reset3_inst/AS[0]                                                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  clk_40m_int                                                                                             | dut/inst_axis_wr_path_new/u_dc_fifo/dvp_de_d1_reg[0]                                                                                                                                                                                                                                                          | sync_reset4_inst/Q[0]                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  clk_40m_int                                                                                             | dut_2/inst_axis_wr_path_new/u_dc_fifo/dvp_de_d1_reg[0]                                                                                                                                                                                                                                                        | sync_reset4_inst/Q[0]                                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  clk_40m_int                                                                                             | dut_3/inst_axis_wr_path_new/u_dc_fifo/dvp_de_d1_reg[0]                                                                                                                                                                                                                                                        | sync_reset4_inst/Q[0]                                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                      | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                          |                2 |              5 |         2.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                              | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                      |                1 |              5 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][3][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0                         | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                 |                2 |              5 |         2.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                              | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                      |                1 |              5 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                            | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                 |                2 |              5 |         2.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                    | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                                   |                4 |              5 |         1.25 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                        | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                               |                2 |              5 |         2.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0                         | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                 |                1 |              5 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                              | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                      |                1 |              5 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                  | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/p_194_in                                                                                                                       | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/s00_couplers/s00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                      |                4 |              5 |         1.25 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                   | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                      |                1 |              5 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                         | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                 |                1 |              5 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/s00_couplers/s00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                    |                4 |              5 |         1.25 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/s01_couplers/s01_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                      |                3 |              5 |         1.67 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/s01_couplers/s01_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                    |                3 |              5 |         1.67 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                  |                1 |              5 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axvalid_reg[0]                                                                                                              |                1 |              5 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axvalid_reg[0]                                                                                                              |                1 |              5 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                    | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___16_n_0                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                              | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                      |                1 |              5 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                 | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[0]                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                  | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                         |                2 |              5 |         2.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___65_n_0                                                                                                                                             |                3 |              5 |         1.67 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                              | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                      |                1 |              5 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                              | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                      |                1 |              5 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                 |                1 |              5 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                                   |                2 |              5 |         2.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                             | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0                                                                                                                                      |                3 |              5 |         1.67 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/s02_couplers/s02_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                      |                3 |              5 |         1.67 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/s02_couplers/s02_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                    |                3 |              5 |         1.67 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/s03_couplers/s03_regslice/inst/w.w_pipe/p_0_in                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/s03_couplers/s03_regslice/inst/aw.aw_pipe/p_1_in                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                              | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                      |                1 |              5 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                     | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                       |                2 |              5 |         2.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][2][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                                   | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0                                                                                                                                      |                4 |              5 |         1.25 |
|  clk_40m_int                                                                                             | rect_1_inst/move_offset_x[5]_i_1_n_0                                                                                                                                                                                                                                                                          | sync_reset4_inst/Q[0]                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                  | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                  | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                 | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                  | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                                   |                4 |              6 |         1.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                  | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                  | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                            | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                  | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                  | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                                   |                4 |              6 |         1.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/rst_mig_7series_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                     | design_1_wrapper_inst/design_1_i/rst_mig_7series_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                        | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                |                2 |              6 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                       | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___17_n_0                                                                                                                                             |                2 |              6 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                                         | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                     |                4 |              6 |         1.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_0                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        |                                                                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/p_194_in                                                                                                                       | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                             |                2 |              6 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[255]_i_1_n_0                                                             |                1 |              6 |         6.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                    | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                       |                3 |              6 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                       | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_3[0]                                                                                                                                  |                1 |              6 |         6.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                             | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0[0]                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                     |                4 |              6 |         1.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                                | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0[0]                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0[0]                                                                                                                                      |                1 |              6 |         6.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                 | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0                                                                                                                                      |                1 |              6 |         6.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                                | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0                                                                                                                                      |                1 |              6 |         6.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                        | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                       | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                               |                2 |              6 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_2/inst_axi_dma/axi_dma_wr_inst/status_fifo_len_reg_i_34_n_0                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_3/inst_axi_dma/axi_dma_wr_inst/m_axi_wdata_reg[255]_i_1_n_0                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_3/inst_axi_dma/axi_dma_wr_inst/active_count_reg[5]_i_1_n_0                                                                                                                                                                                                                                                | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_3/inst_axi_dma/axi_dma_wr_inst/status_fifo_len_reg_i_34_n_0                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_3/inst_axi_dma/axi_dma_wr_inst/out_fifo_wdata_reg_0_31_0_5_i_1_n_0                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_2/inst_axi_dma/axi_dma_rd_inst/m_axis_read_data_tdata_reg[255]_i_1_n_0                                                                                                                                                                                                                                    | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_3/inst_axi_dma/axi_dma_rd_inst/out_fifo_tdata_reg_0_31_0_5_i_1_n_0                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_3/inst_axi_dma/axi_dma_wr_inst/m_axis_write_desc_status_len_next                                                                                                                                                                                                                                          | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_2/inst_axi_dma/axi_dma_rd_inst/out_fifo_tdata_reg_0_31_0_5_i_1_n_0                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_3/inst_axi_dma/axi_dma_rd_inst/m_axis_read_data_tdata_reg[255]_i_1_n_0                                                                                                                                                                                                                                    | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_2/inst_axi_dma/axi_dma_wr_inst/active_count_reg[5]_i_1_n_0                                                                                                                                                                                                                                                | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0                                                                                                                                      |                3 |              6 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                             | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0                                                                                                                                      |                4 |              6 |         1.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                                          | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0[0]                                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_2/inst_axi_dma/axi_dma_wr_inst/m_axis_write_desc_status_len_next                                                                                                                                                                                                                                          | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                       | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                  | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                      |                2 |              6 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_2/inst_axi_dma/axi_dma_wr_inst/m_axi_wdata_reg[255]_i_1_n_0                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                   |                4 |              6 |         1.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_2/inst_axi_dma/axi_dma_wr_inst/out_fifo_wdata_reg_0_31_0_5_i_1_n_0                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                           | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0                                                                                                                                      |                3 |              6 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                              | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                                                      |                3 |              6 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                                       | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0                                                                                                                                      |                2 |              6 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut/inst_axi_dma/axi_dma_wr_inst/status_fifo_len_reg_i_34_n_0                                                                                                                                                                                                                                                 | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_2_n_0                                                                                        | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_1_n_0                                                |                2 |              6 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut/inst_axi_dma/axi_dma_wr_inst/out_fifo_wdata_reg_0_31_0_5_i_1_n_0                                                                                                                                                                                                                                          | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut/inst_axi_dma/axi_dma_wr_inst/active_count_reg[5]_i_1_n_0                                                                                                                                                                                                                                                  | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut/inst_axi_dma/axi_dma_wr_inst/m_axi_wdata_reg[255]_i_1_n_0                                                                                                                                                                                                                                                 | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut/inst_axi_dma/axi_dma_wr_inst/m_axis_write_desc_status_len_next                                                                                                                                                                                                                                            | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut/inst_axi_dma/axi_dma_rd_inst/out_fifo_tdata_reg_0_31_0_5_i_1_n_0                                                                                                                                                                                                                                          | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut/inst_axi_dma/axi_dma_rd_inst/m_axis_read_data_tdata_reg[255]_i_1_n_0                                                                                                                                                                                                                                      | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                   |                4 |              6 |         1.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/dec_cnt[5]_i_1_n_0                                                                                                        | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[1]                                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset                                                                                                         | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[1]                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                         | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[1]                                                                                                                                   |                3 |              6 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset_mc                                                                                                      |                                                                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/inc_cnt                                                                                                                   | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                   |                5 |              6 |         1.20 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dec_cnt                                                                                                              | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_55_out                                                                                                                  | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[1]                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                                                 |                                                                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/stable_pass_cnt                                                                                                           | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset                                                                                                       | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][5]_i_1_n_0                                                 |                2 |              6 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                             | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                           |                2 |              6 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                  | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                                                   |                2 |              6 |         3.00 |
|  clk_40m_int                                                                                             | rect_1_inst/out_vcnt[5]_i_2_n_0                                                                                                                                                                                                                                                                               | rect_1_inst/out_vcnt[5]_i_1_n_0                                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                           |                2 |              7 |         3.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                     |                4 |              7 |         1.75 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                     | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                 |                3 |              8 |         2.67 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                  | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/cmp_err_pb_4to1.genblk1[0].compare_err_pb_reg0                                    |                6 |              8 |         1.33 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                     |                2 |              8 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                                       | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut/inst_axi_dma/axi_dma_rd_inst/m_axis_read_desc_status_error_next                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__0_n_0                            | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                     |                2 |              8 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_2/inst_axis_wr_path_new/u_sync_wr_req/E[0]                                                                                                                                                                                                                                                                | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                   |                3 |              8 |         2.67 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                     |                2 |              8 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                |                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                     |                2 |              8 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut/inst_axis_wr_path_new/u_sync_wr_req/E[0]                                                                                                                                                                                                                                                                  | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1_n_0                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                     |                2 |              8 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut/inst_axi_dma/axi_dma_wr_inst/tag_reg[7]_i_1__0_n_0                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                 |                2 |              8 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_2/inst_axi_dma/axi_dma_rd_inst/axis_user_next                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                             | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                              |                3 |              8 |         2.67 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut/inst_axi_dma/axi_dma_rd_inst/axis_user_next                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                  | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_3/inst_axi_dma/axi_dma_wr_inst/m_axis_write_desc_status_len_next                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                     | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                 |                2 |              8 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_2/inst_axi_dma/axi_dma_rd_inst/m_axis_read_desc_status_error_next                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                 |                3 |              8 |         2.67 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                 |                2 |              8 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_3/inst_axi_dma/axi_dma_rd_inst/m_axis_read_desc_status_error_next                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0                     | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                 |                2 |              8 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_2/inst_axi_dma/axi_dma_wr_inst/tag_reg[7]_i_1__0_n_0                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/A_rst_primitives                                                          |                6 |              8 |         1.33 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_2/inst_axi_dma/axi_dma_wr_inst/m_axis_write_desc_status_len_next                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                   | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                     |                5 |              8 |         1.60 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                     |                5 |              8 |         1.60 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                   | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                     |                4 |              8 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_3/inst_axis_wr_path_new/u_sync_wr_req/E[0]                                                                                                                                                                                                                                                                | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_3/inst_axi_dma/axi_dma_wr_inst/tag_reg[7]_i_1__0_n_0                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                 | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                              |                3 |              8 |         2.67 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                  |                                                                                                                                                                                                                                                                       |                1 |              8 |         8.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_if_empty_r_reg[0]                                                                                                                                  | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                                                          |                2 |              8 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                     | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                 |                2 |              8 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                 |                2 |              8 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__1_n_0                            | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                     |                2 |              8 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_3/inst_axi_dma/axi_dma_rd_inst/axis_user_next                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0                                      |                3 |              8 |         2.67 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut/inst_axi_dma/axi_dma_wr_inst/m_axis_write_desc_status_len_next                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                        | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                     |                2 |              8 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                                     |                2 |              8 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                                      |                4 |              9 |         2.25 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut/inst_axis_rd_path_new/inst_signal_delay2/E[0]                                                                                                                                                                                                                                                             | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                   |                4 |              9 |         2.25 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_3/inst_axi_dma/axi_dma_rd_inst/axis_cmd_valid_next                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_2/inst_axi_dma/axi_dma_rd_inst/axis_cmd_valid_next                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                 | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0                                                                                                                                      |                5 |              9 |         1.80 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                                   |                3 |              9 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                          |                2 |              9 |         4.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_2/inst_axis_rd_path_new/inst_signal_delay2/E[0]                                                                                                                                                                                                                                                           | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                   |                4 |              9 |         2.25 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                                                       |                4 |              9 |         2.25 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                             | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                   |                2 |              9 |         4.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                     | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                   |                2 |              9 |         4.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_3/inst_axis_rd_path_new/inst_signal_delay2/E[0]                                                                                                                                                                                                                                                           | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                                        | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                                   |                2 |              9 |         4.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt                                                                                                                                                        | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                                   |                3 |              9 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut/inst_axi_dma/axi_dma_rd_inst/axis_cmd_valid_next                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__2_n_0               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                 |                3 |             10 |         3.33 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[39].FDRE_inst_0[0]                                                                  | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                     |                3 |             10 |         3.33 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_6_in                                                                                                                                                | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                     |                2 |             10 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg                                                                                            |                6 |             10 |         1.67 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                    |                2 |             10 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                   |                2 |             10 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                    |                2 |             10 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                        | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                   |                2 |             10 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                   |                2 |             10 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg_0[0]                                                                        | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/AR[0]                                                                                                                   |                2 |             10 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                         | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                    |                2 |             10 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/AR[0]                                                                                    |                2 |             10 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/AR[0]                                                                                   |                4 |             10 |         2.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                    |                3 |             10 |         3.33 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                   |                2 |             10 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                   |                2 |             10 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                    |                3 |             10 |         3.33 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                   |                2 |             10 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                        | design_1_wrapper_inst/design_1_i/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                    |                2 |             10 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 | design_1_wrapper_inst/design_1_i/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                    |                3 |             10 |         3.33 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                   |                4 |             10 |         2.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                    |                2 |             10 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                       | design_1_wrapper_inst/design_1_i/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                   |                2 |             10 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                | design_1_wrapper_inst/design_1_i/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                   |                2 |             10 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                        | design_1_wrapper_inst/design_1_i/axi_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                    |                2 |             10 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 | design_1_wrapper_inst/design_1_i/axi_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                    |                2 |             10 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                       | design_1_wrapper_inst/design_1_i/axi_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                   |                2 |             10 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                | design_1_wrapper_inst/design_1_i/axi_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                   |                2 |             10 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                       | design_1_wrapper_inst/design_1_i/axi_interconnect/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                   |                2 |             10 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                | design_1_wrapper_inst/design_1_i/axi_interconnect/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                   |                2 |             10 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                        | design_1_wrapper_inst/design_1_i/axi_interconnect/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                    |                2 |             10 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 | design_1_wrapper_inst/design_1_i/axi_interconnect/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                    |                2 |             10 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                       | design_1_wrapper_inst/design_1_i/axi_interconnect/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                   |                2 |             10 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                | design_1_wrapper_inst/design_1_i/axi_interconnect/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/AR[0]                                                                                   |                2 |             10 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                        | design_1_wrapper_inst/design_1_i/axi_interconnect/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                    |                2 |             10 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 | design_1_wrapper_inst/design_1_i/axi_interconnect/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/AR[0]                                                                                    |                2 |             10 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut/inst_axis_rd_path_new/u_dc_fifo/U1_WrAddrCnt/AddrOut                                                                                                                                                                                                                                                      | dut/inst_axis_rd_path_new/u_dc_fifo/WrClkRst                                                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut/inst_axis_wr_path_new/u_dc_fifo/U2_RdAddrCnt/AddrOut                                                                                                                                                                                                                                                      | dut/inst_axis_wr_path_new/u_dc_fifo/RdClkRst                                                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  clk_40m_int                                                                                             |                                                                                                                                                                                                                                                                                                               | u_hdmi_tx/inst/Inst_TMDSEncoder_blue/q_out_d[9]_i_1__0_n_0                                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut/inst_axis_wr_path_new/u_dc_fifo/RdAddrOut[9]_i_1_n_0                                                                                                                                                                                                                                                      | dut/inst_axis_wr_path_new/u_dc_fifo/RdClkRst                                                                                                                                                                                                                          |                2 |             10 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_2/inst_axis_rd_path_new/u_dc_fifo/U1_WrAddrCnt/AddrOut                                                                                                                                                                                                                                                    | dut_2/inst_axis_rd_path_new/u_dc_fifo/WrClkRst                                                                                                                                                                                                                        |                5 |             10 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_3/inst_axis_rd_path_new/u_dc_fifo/U1_WrAddrCnt/AddrOut                                                                                                                                                                                                                                                    | dut_3/inst_axis_rd_path_new/u_dc_fifo/WrClkRst                                                                                                                                                                                                                        |                4 |             10 |         2.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_2/inst_axis_wr_path_new/u_dc_fifo/U2_RdAddrCnt/AddrOut                                                                                                                                                                                                                                                    | dut_2/inst_axis_wr_path_new/u_dc_fifo/RdClkRst                                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_2/inst_axis_wr_path_new/u_dc_fifo/RdAddrOut[9]_i_1_n_0                                                                                                                                                                                                                                                    | dut_2/inst_axis_wr_path_new/u_dc_fifo/RdClkRst                                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/src_rst                                                                                  |                3 |             10 |         3.33 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_3/inst_axis_wr_path_new/u_dc_fifo/RdAddrOut[9]_i_1_n_0                                                                                                                                                                                                                                                    | dut_3/inst_axis_wr_path_new/u_dc_fifo/RdClkRst                                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  clk_40m_int                                                                                             |                                                                                                                                                                                                                                                                                                               | rect_1_inst/out_hcnt[9]_i_1_n_0                                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  clk_40m_int                                                                                             |                                                                                                                                                                                                                                                                                                               | uivtc_inst/SR[0]                                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  clk_40m_int                                                                                             |                                                                                                                                                                                                                                                                                                               | uivtc_inst/vtc_de_o_reg_0[0]                                                                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  clk_40m_int                                                                                             | dut/inst_axis_rd_path_new/u_dc_fifo/U2_RdAddrCnt/U1_AddrCnt/EmptyReg_reg                                                                                                                                                                                                                                      | dut/inst_axis_rd_path_new/u_dc_fifo/RdClkRst                                                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  clk_40m_int                                                                                             | dut/inst_axis_rd_path_new/u_dc_fifo/U2_RdAddrCnt/AddrOut                                                                                                                                                                                                                                                      | dut/inst_axis_rd_path_new/u_dc_fifo/RdClkRst                                                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_3/inst_axis_wr_path_new/u_dc_fifo/U2_RdAddrCnt/AddrOut                                                                                                                                                                                                                                                    | dut_3/inst_axis_wr_path_new/u_dc_fifo/RdClkRst                                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  clk_40m_int                                                                                             | dut_2/inst_axis_rd_path_new/u_dc_fifo/U2_RdAddrCnt/U1_AddrCnt/EmptyReg_reg                                                                                                                                                                                                                                    | dut_2/inst_axis_rd_path_new/u_dc_fifo/RdClkRst                                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  clk_40m_int                                                                                             | dut_2/inst_axis_rd_path_new/u_dc_fifo/U2_RdAddrCnt/AddrOut                                                                                                                                                                                                                                                    | dut_2/inst_axis_rd_path_new/u_dc_fifo/RdClkRst                                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  clk_40m_int                                                                                             | dut_3/inst_axis_rd_path_new/u_dc_fifo/U2_RdAddrCnt/U1_AddrCnt/EmptyReg_reg                                                                                                                                                                                                                                    | dut_3/inst_axis_rd_path_new/u_dc_fifo/RdClkRst                                                                                                                                                                                                                        |                3 |             10 |         3.33 |
|  clk_40m_int                                                                                             | dut_3/inst_axis_rd_path_new/u_dc_fifo/U2_RdAddrCnt/AddrOut                                                                                                                                                                                                                                                    | dut_3/inst_axis_rd_path_new/u_dc_fifo/RdClkRst                                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                       | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0[0]                                                                                                                                   |                4 |             10 |         2.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                  | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                 |                3 |             10 |         3.33 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                 |                3 |             10 |         3.33 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__1_n_0               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                 |                3 |             10 |         3.33 |
|  clk_40m_int                                                                                             | rect_1_inst/vcnt[9]_i_2__0_n_0                                                                                                                                                                                                                                                                                | sync_reset4_inst/sync_reg_reg[3]_0[0]                                                                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  clk_40m_int                                                                                             | rect_2_inst/vcnt[9]_i_1__0_n_0                                                                                                                                                                                                                                                                                | sync_reset4_inst/sync_reg_reg[3]_0[0]                                                                                                                                                                                                                                 |                4 |             10 |         2.50 |
|  clk_40m_int                                                                                             |                                                                                                                                                                                                                                                                                                               | uivtc_inst/hcnt[10]_i_1_n_0                                                                                                                                                                                                                                           |                3 |             11 |         3.67 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                3 |             11 |         3.67 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_3/inst_axis_rd_path_new/u_dc_fifo/U1_WrAddrCnt/U1_AddrCnt/axis_tready_reg_reg                                                                                                                                                                                                                             | dut_3/inst_axis_rd_path_new/u_dc_fifo/WrClkRst                                                                                                                                                                                                                        |                4 |             11 |         2.75 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                                                       |                3 |             11 |         3.67 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                2 |             11 |         5.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut/inst_axis_rd_path_new/u_dc_fifo/U1_WrAddrCnt/U1_AddrCnt/axis_tready_reg_reg                                                                                                                                                                                                                               | dut/inst_axis_rd_path_new/u_dc_fifo/WrClkRst                                                                                                                                                                                                                          |                2 |             11 |         5.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_2/inst_axis_rd_path_new/u_dc_fifo/U1_WrAddrCnt/U1_AddrCnt/axis_tready_reg_reg                                                                                                                                                                                                                             | dut_2/inst_axis_rd_path_new/u_dc_fifo/WrClkRst                                                                                                                                                                                                                        |                2 |             11 |         5.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                           | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[0]                                                                                                                                  |                5 |             11 |         2.20 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[0]                                                                                                                                  |                4 |             12 |         3.00 |
|  clk_40m_int                                                                                             | dut_3/inst_axis_rd_path_new/u_dc_fifo/U2_RdAddrCnt/U1_AddrCnt/RdFirst_reg                                                                                                                                                                                                                                     | dut_3/inst_axis_rd_path_new/u_dc_fifo/RdClkRst                                                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  clk_40m_int                                                                                             | dut/inst_axis_rd_path_new/u_dc_fifo/U2_RdAddrCnt/U1_AddrCnt/RdFirst_reg                                                                                                                                                                                                                                       | dut/inst_axis_rd_path_new/u_dc_fifo/RdClkRst                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[94]_i_1_n_0                                                              |                4 |             12 |         3.00 |
|  clk_40m_int                                                                                             | dut_2/inst_axis_rd_path_new/u_dc_fifo/U2_RdAddrCnt/U1_AddrCnt/RdFirst_reg                                                                                                                                                                                                                                     | dut_2/inst_axis_rd_path_new/u_dc_fifo/RdClkRst                                                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut/inst_axis_wr_path_new/u_dc_fifo/U2_RdAddrCnt/U1_AddrCnt/fifo_read_flag_reg[0]                                                                                                                                                                                                                             | dut/inst_axis_wr_path_new/u_dc_fifo/RdClkRst                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  clk_40m_int                                                                                             | uivtc_inst/vcnt                                                                                                                                                                                                                                                                                               | uivtc_inst/vcnt[11]_i_1_n_0                                                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_3/inst_axis_wr_path_new/u_dc_fifo/U2_RdAddrCnt/U1_AddrCnt/fifo_read_flag_reg[0]                                                                                                                                                                                                                           | dut_3/inst_axis_wr_path_new/u_dc_fifo/RdClkRst                                                                                                                                                                                                                        |                3 |             12 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                 | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_5                                                                                                                                     |                3 |             12 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0                                                                                                                                      |                4 |             12 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0                                                                                                                                      |                8 |             12 |         1.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_2/inst_axis_wr_path_new/u_dc_fifo/U2_RdAddrCnt/U1_AddrCnt/fifo_read_flag_reg[0]                                                                                                                                                                                                                           | dut_2/inst_axis_wr_path_new/u_dc_fifo/RdClkRst                                                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                                                       |               12 |             12 |         1.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                         | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_5                                                                                                                                     |                3 |             12 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                                   | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                                                      |                3 |             12 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/s_ready_i_reg_0                                                                                                                                 | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                     |                5 |             13 |         2.60 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                |                                                                                                                                                                                                                                                                       |                3 |             14 |         4.67 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_2/inst_axi_dma/axi_dma_wr_inst/status_fifo_len_reg_i_34_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                       |                2 |             14 |         7.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut/inst_axi_dma/axi_dma_wr_inst/status_fifo_len_reg_i_34_n_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                       |                2 |             14 |         7.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_3/inst_axi_dma/axi_dma_wr_inst/status_fifo_len_reg_i_34_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                       |                2 |             14 |         7.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                                                      |                8 |             14 |         1.75 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[1]                                                                                                                                   |                9 |             15 |         1.67 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                                                      |                5 |             15 |         3.00 |
|  clk_200m_int                                                                                            |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                    |                4 |             15 |         3.75 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                      |                9 |             16 |         1.78 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                 |                3 |             16 |         5.33 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[0]                                                                                                                                  |               10 |             16 |         1.60 |
|  clk_40m_int                                                                                             | dut/inst_axis_wr_path_new/u_dc_fifo/E[0]                                                                                                                                                                                                                                                                      | sync_reset4_inst/Q[0]                                                                                                                                                                                                                                                 |                6 |             16 |         2.67 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                       |                2 |             16 |         8.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                     | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_3/inst_axis_rd_path_new/data_count_0                                                                                                                                                                                                                                                                      | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_2/inst_axis_rd_path_new/data_count_0                                                                                                                                                                                                                                                                      | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                   |                2 |             16 |         8.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut/inst_axis_rd_path_new/data_count_0                                                                                                                                                                                                                                                                        | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                   |                3 |             16 |         5.33 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                    |                3 |             18 |         6.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                                                   |                3 |             18 |         6.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                        | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                   |                3 |             18 |         6.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_axi_wvalid_0[0]                                                                                   | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/SR[0]                                                                                   |                3 |             18 |         6.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                         | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/SR[0]                                                                                    |                3 |             18 |         6.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                  |                5 |             20 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_1                                                                                              |                7 |             20 |         2.86 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                        | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_4                                                                                              |                7 |             20 |         2.86 |
|  clk_40m_int                                                                                             | dut/inst_axis_wr_path_new/u_dc_fifo/U1_WrAddrCnt/U1_AddrCnt/E[0]                                                                                                                                                                                                                                              | dut/inst_axis_wr_path_new/u_dc_fifo/WrClkRst                                                                                                                                                                                                                          |                3 |             21 |         7.00 |
|  clk_40m_int                                                                                             | dut_2/inst_axis_wr_path_new/u_dc_fifo/U1_WrAddrCnt/U1_AddrCnt/E[0]                                                                                                                                                                                                                                            | dut_2/inst_axis_wr_path_new/u_dc_fifo/WrClkRst                                                                                                                                                                                                                        |                7 |             21 |         3.00 |
|  clk_40m_int                                                                                             | dut_3/inst_axis_wr_path_new/u_dc_fifo/U1_WrAddrCnt/U1_AddrCnt/E[0]                                                                                                                                                                                                                                            | dut_3/inst_axis_wr_path_new/u_dc_fifo/WrClkRst                                                                                                                                                                                                                        |                6 |             21 |         3.50 |
|  clk_40m_int                                                                                             |                                                                                                                                                                                                                                                                                                               | dut/inst_axis_wr_path_new/u_dc_fifo/WrClkRst                                                                                                                                                                                                                          |                6 |             23 |         3.83 |
|  clk_40m_int                                                                                             |                                                                                                                                                                                                                                                                                                               | dut_2/inst_axis_wr_path_new/u_dc_fifo/WrClkRst                                                                                                                                                                                                                        |                7 |             23 |         3.29 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[0]                                                                                                                                  |                8 |             23 |         2.88 |
|  clk_40m_int                                                                                             |                                                                                                                                                                                                                                                                                                               | dut_3/inst_axis_wr_path_new/u_dc_fifo/WrClkRst                                                                                                                                                                                                                        |                6 |             23 |         3.83 |
|  clk_40m_int                                                                                             |                                                                                                                                                                                                                                                                                                               | dut_2/inst_axis_rd_path_new/u_dc_fifo/RdClkRst                                                                                                                                                                                                                        |                5 |             24 |         4.80 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                                 | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0                                                                                                                                      |                7 |             24 |         3.43 |
|  clk_40m_int                                                                                             |                                                                                                                                                                                                                                                                                                               | dut_3/inst_axis_rd_path_new/u_dc_fifo/RdClkRst                                                                                                                                                                                                                        |                7 |             24 |         3.43 |
|  clk_40m_int                                                                                             |                                                                                                                                                                                                                                                                                                               | dut/inst_axis_rd_path_new/u_dc_fifo/RdClkRst                                                                                                                                                                                                                          |                4 |             24 |         6.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                                        |               12 |             25 |         2.08 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/E[0]                                                                                                                                                                              | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                         |                9 |             25 |         2.78 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0[0]                                                                                                                                      |                9 |             25 |         2.78 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                         |                8 |             26 |         3.25 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                     |                6 |             26 |         4.33 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                   | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                                                     |                5 |             26 |         5.20 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0[0]                                                                                                                                   |               22 |             27 |         1.23 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                         |                9 |             27 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | dut_3/inst_axis_rd_path_new/u_dc_fifo/WrClkRst                                                                                                                                                                                                                        |               10 |             27 |         2.70 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | dut_2/inst_axis_rd_path_new/u_dc_fifo/WrClkRst                                                                                                                                                                                                                        |                8 |             27 |         3.38 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | dut/inst_axis_rd_path_new/u_dc_fifo/WrClkRst                                                                                                                                                                                                                          |                6 |             27 |         4.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_3/inst_axi_dma/axi_dma_rd_inst/input_cycle_count_reg[0]_i_1__0_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                       |                7 |             28 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | dut_2/inst_axis_wr_path_new/u_dc_fifo/RdClkRst                                                                                                                                                                                                                        |                6 |             28 |         4.67 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | dut/inst_axis_wr_path_new/u_dc_fifo/RdClkRst                                                                                                                                                                                                                          |                8 |             28 |         3.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_2/inst_axi_dma/axi_dma_wr_inst/input_cycle_count_reg[27]_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                7 |             28 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut/inst_axi_dma/axi_dma_wr_inst/input_cycle_count_reg[27]_i_1_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                       |                8 |             28 |         3.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_2/inst_axi_dma/axi_dma_rd_inst/input_cycle_count_reg[0]_i_1__0_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                       |                7 |             28 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut/inst_axi_dma/axi_dma_rd_inst/input_cycle_count_reg[0]_i_1__0_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                7 |             28 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_3/inst_axi_dma/axi_dma_wr_inst/input_cycle_count_reg[27]_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                7 |             28 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | dut_3/inst_axis_wr_path_new/u_dc_fifo/RdClkRst                                                                                                                                                                                                                        |                8 |             28 |         3.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                       |               11 |             28 |         2.55 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                       |               10 |             28 |         2.80 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                       |                8 |             28 |         3.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                       |                8 |             28 |         3.50 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_3/inst_axi_dma/axi_dma_rd_inst/output_cycle_count_reg[0]_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                8 |             29 |         3.62 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut/inst_axi_dma/axi_dma_rd_inst/output_cycle_count_reg[0]_i_1_n_0                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                       |                8 |             29 |         3.62 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_2/inst_axi_dma/axi_dma_rd_inst/output_cycle_count_reg[0]_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                8 |             29 |         3.62 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut/inst_axi_dma/axi_dma_wr_inst/output_last_cycle_next                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                8 |             30 |         3.75 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_3/inst_axi_dma/axi_dma_wr_inst/output_last_cycle_next                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |               10 |             30 |         3.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_2/inst_axi_dma/axi_dma_wr_inst/output_last_cycle_next                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                7 |             30 |         4.29 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                                                     |               11 |             31 |         2.82 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0                                                                                                                                      |               10 |             32 |         3.20 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_5                                         |                                                                                                                                                                                                                                                                       |                4 |             32 |         8.00 |
|  clk_40m_int                                                                                             |                                                                                                                                                                                                                                                                                                               | u_hdmi_tx/inst/Inst_TMDSEncoder_red/SR[0]                                                                                                                                                                                                                             |               16 |             32 |         2.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                              | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__7_n_0                                                                                                                                     |               11 |             32 |         2.91 |
|  clk_200m_int                                                                                            |                                                                                                                                                                                                                                                                                                               | sync_reset2_inst/Q[0]                                                                                                                                                                                                                                                 |               14 |             33 |         2.36 |
|  clk_50m_int                                                                                             |                                                                                                                                                                                                                                                                                                               | sync_reset3_inst/Q[0]                                                                                                                                                                                                                                                 |               14 |             33 |         2.36 |
|  clk_100m_int                                                                                            |                                                                                                                                                                                                                                                                                                               | sync_reset1_inst/Q[0]                                                                                                                                                                                                                                                 |               14 |             33 |         2.36 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_3/inst_axi_dma/axi_dma_wr_inst/length_next                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                       |               25 |             34 |         1.36 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_2/inst_axi_dma/axi_dma_wr_inst/length_next                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                       |               27 |             34 |         1.26 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut/inst_axi_dma/axi_dma_wr_inst/length_next                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                       |               23 |             34 |         1.48 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0                                                                                                                                      |               16 |             35 |         2.19 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                  |                                                                                                                                                                                                                                                                       |                9 |             36 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_tmp                                                                   |               14 |             36 |         2.57 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                |                                                                                                                                                                                                                                                                       |               10 |             37 |         3.70 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_3/inst_axi_dma/axi_dma_wr_inst/m_axi_awlen_next                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                8 |             40 |         5.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_2/inst_axi_dma/axi_dma_rd_inst/m_axi_arlen_next                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                       |               11 |             40 |         3.64 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                9 |             40 |         4.44 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_3/inst_axi_dma/axi_dma_rd_inst/m_axi_arlen_next                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                       |               15 |             40 |         2.67 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut/inst_axi_dma/axi_dma_rd_inst/m_axi_arlen_next                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |               13 |             40 |         3.08 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_2/inst_axi_dma/axi_dma_wr_inst/m_axi_awlen_next                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                       |               11 |             40 |         3.64 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut/inst_axi_dma/axi_dma_wr_inst/m_axi_awlen_next                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |               15 |             40 |         2.67 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_0                                                                                                                                     |               17 |             46 |         2.71 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s02_couplers/s02_regslice/inst/ar.ar_pipe/m_payload_i[60]_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                       |               19 |             46 |         2.42 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0                                                                                                                                     |               14 |             46 |         3.29 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s02_couplers/s02_regslice/inst/aw.aw_pipe/m_payload_i[60]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                       |               12 |             46 |         3.83 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                     | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                              |               15 |             46 |         3.07 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s01_couplers/s01_regslice/inst/ar.ar_pipe/m_payload_i[60]_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                       |               10 |             46 |         4.60 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s01_couplers/s01_regslice/inst/aw.aw_pipe/m_payload_i[60]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                       |               10 |             46 |         4.60 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s00_couplers/s00_regslice/inst/aw.aw_pipe/m_payload_i[60]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                       |               18 |             46 |         2.56 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s00_couplers/s00_regslice/inst/ar.ar_pipe/m_payload_i[60]_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                       |               15 |             46 |         3.07 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                     | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                              |               16 |             46 |         2.88 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0                                                                                                                                     |               26 |             47 |         1.81 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_0                                                                                                                                     |               17 |             47 |         2.76 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0                                                                                                                                     |               17 |             47 |         2.76 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_0[0]                                                                                                                                                    |                                                                                                                                                                                                                                                                       |               12 |             48 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                       |                7 |             49 |         7.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[69]_i_1_n_0                                                                        |                                                                                                                                                                                                                                                                       |                7 |             49 |         7.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                        |                                                                                                                                                                                                                                                                       |               11 |             49 |         4.45 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/E[0]                                                                                                                                           |                                                                                                                                                                                                                                                                       |                9 |             49 |         5.44 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_regslice/inst/aw.aw_pipe/m_payload_i[60]_i_1_n_0                                                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                9 |             49 |         5.44 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                                                       |                7 |             56 |         8.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg_1[0]                                                                        |                                                                                                                                                                                                                                                                       |               12 |             57 |         4.75 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                         |                                                                                                                                                                                                                                                                       |               11 |             57 |         5.18 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/E[0]                                                                                                                                           |                                                                                                                                                                                                                                                                       |               13 |             57 |         4.38 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gfwd_rev_pipeline1.storage_data1[69]_i_1__0_n_0                                                                           |                                                                                                                                                                                                                                                                       |               12 |             57 |         4.75 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_regslice/inst/ar.ar_pipe/m_payload_i[60]_i_1__0_n_0                                                                                                                                                                                        |                                                                                                                                                                                                                                                                       |               11 |             57 |         5.18 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_3/inst_axi_dma/axi_dma_wr_inst/op_word_count_next                                                                                                                                                                                                                                                         | dut_3/inst_axi_dma/axi_dma_wr_inst/addr_reg[30]_i_1_n_0                                                                                                                                                                                                               |               16 |             61 |         3.81 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut/inst_axi_dma/axi_dma_wr_inst/op_word_count_next                                                                                                                                                                                                                                                           | dut/inst_axi_dma/axi_dma_wr_inst/addr_reg[30]_i_1_n_0                                                                                                                                                                                                                 |               16 |             62 |         3.88 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_2/inst_axi_dma/axi_dma_wr_inst/op_word_count_next                                                                                                                                                                                                                                                         | dut_2/inst_axi_dma/axi_dma_wr_inst/addr_reg[30]_i_1_n_0                                                                                                                                                                                                               |               16 |             62 |         3.88 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/reset                                                                                                                                                              |               27 |             63 |         2.33 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                                                       |               13 |             64 |         4.92 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[39].FDRE_inst_0[0]                                                                  | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__7_n_0                                                                                                                                     |               16 |             64 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                  |                                                                                                                                                                                                                                                                       |               12 |             64 |         5.33 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                            |                                                                                                                                                                                                                                                                       |               10 |             64 |         6.40 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_pb1157_out                                                                                                      | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0                                               |               11 |             64 |         5.82 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                         |                                                                                                                                                                                                                                                                       |               14 |             64 |         4.57 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut/inst_axi_dma/axi_dma_rd_inst/op_word_count_next                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                       |               16 |             64 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_3/inst_axi_dma/axi_dma_rd_inst/op_word_count_next                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                       |               16 |             64 |         4.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_2/inst_axi_dma/axi_dma_rd_inst/op_word_count_next                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                       |               16 |             64 |         4.00 |
|  clk_40m_int                                                                                             |                                                                                                                                                                                                                                                                                                               | sync_reset4_inst/Q[0]                                                                                                                                                                                                                                                 |               26 |             66 |         2.54 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_6                                         |                                                                                                                                                                                                                                                                       |                9 |             72 |         8.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                                                       |               24 |             83 |         3.46 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                |                                                                                                                                                                                                                                                                       |               11 |             88 |         8.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                                                        |               27 |             91 |         3.37 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                                                                       |               12 |             92 |         7.67 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                                                                       |               12 |             92 |         7.67 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                                                                       |               12 |             92 |         7.67 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[39].FDRE_inst_0[0]                                                                  | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__9_n_0                                                                                                                                     |               23 |             95 |         4.13 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                                                     |               28 |             96 |         3.43 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                                                     |               28 |             96 |         3.43 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                                                     |               30 |             96 |         3.20 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                                                     |               26 |             96 |         3.69 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FF_OUT.USE_FPGA_OUTPUT_PIPELINE.DATA_GEN[39].FDRE_inst_0[0]                                                                  | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__8_n_0                                                                                                                                     |               23 |             96 |         4.17 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 |                                                                                                                                                                                                                                                                       |               12 |             96 |         8.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                                                     |               28 |             96 |         3.43 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                                                       |               12 |             96 |         8.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                                                       |               13 |            100 |         7.69 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                                                       |               13 |            100 |         7.69 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                                                                       |               13 |            100 |         7.69 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                                                       |               13 |            100 |         7.69 |
|  clk_40m_int                                                                                             |                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                       |               76 |            134 |         1.76 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                                   |               79 |            166 |         2.10 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s02_couplers/s02_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                       |               49 |            256 |         5.22 |
|  clk_40m_int                                                                                             | dut_2/inst_axis_wr_path_new/u_dc_fifo/E[0]                                                                                                                                                                                                                                                                    | sync_reset4_inst/Q[0]                                                                                                                                                                                                                                                 |               44 |            256 |         5.82 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s01_couplers/s01_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |               66 |            256 |         3.88 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s01_couplers/s01_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                       |               53 |            256 |         4.83 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                         |                                                                                                                                                                                                                                                                       |               57 |            256 |         4.49 |
|  clk_40m_int                                                                                             | dut_3/inst_axis_wr_path_new/u_dc_fifo/E[0]                                                                                                                                                                                                                                                                    | sync_reset4_inst/Q[0]                                                                                                                                                                                                                                                 |               60 |            256 |         4.27 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                                         |                                                                                                                                                                                                                                                                       |               44 |            256 |         5.82 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                                         |                                                                                                                                                                                                                                                                       |               44 |            256 |         5.82 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s00_couplers/s00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |               47 |            256 |         5.45 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                        |                                                                                                                                                                                                                                                                       |               65 |            256 |         3.94 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s02_couplers/s02_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |               52 |            256 |         4.92 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                         |                                                                                                                                                                                                                                                                       |               86 |            256 |         2.98 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                         |                                                                                                                                                                                                                                                                       |               79 |            256 |         3.24 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                                         |                                                                                                                                                                                                                                                                       |               44 |            256 |         5.82 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |               74 |            256 |         3.46 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s00_couplers/s00_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                       |               40 |            256 |         6.40 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_2/inst_axi_dma/axi_dma_rd_inst/m_axis_read_data_tdata_reg[255]_i_1_n_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |               44 |            257 |         5.84 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_3/inst_axi_dma/axi_dma_rd_inst/m_axis_read_data_tdata_reg[255]_i_1_n_0                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |               44 |            257 |         5.84 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut/inst_axi_dma/axi_dma_rd_inst/m_axis_read_data_tdata_reg[255]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |               44 |            257 |         5.84 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                       |               46 |            265 |         5.76 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_2/inst_axi_dma/axi_dma_wr_inst/m_axi_wdata_reg[255]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                       |               45 |            265 |         5.89 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                                                           |                                                                                                                                                                                                                                                                       |               50 |            265 |         5.30 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_3/inst_axi_dma/axi_dma_wr_inst/m_axi_wdata_reg[255]_i_1_n_0                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                       |               45 |            265 |         5.89 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut/inst_axi_dma/axi_dma_wr_inst/m_axi_wdata_reg[255]_i_1_n_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                       |               45 |            265 |         5.89 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0][0]                           |                                                                                                                                                                                                                                                                       |               40 |            265 |         6.62 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_regslice/inst/r.r_pipe/p_1_in_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                       |               37 |            267 |         7.22 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/load_s1                                                                                                                                         |                                                                                                                                                                                                                                                                       |               72 |            267 |         3.71 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_regslice/inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |               38 |            267 |         7.03 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/s_ready_i_reg[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                       |               40 |            267 |         6.68 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |               74 |            288 |         3.89 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3                                                                                                                                                                         |                                                                                                                                                                                                                                                                       |               54 |            288 |         5.33 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s00_couplers/s00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |               59 |            289 |         4.90 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                        |                                                                                                                                                                                                                                                                       |               66 |            289 |         4.38 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                                        |                                                                                                                                                                                                                                                                       |               49 |            289 |         5.90 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s01_couplers/s01_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |               61 |            289 |         4.74 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                        |                                                                                                                                                                                                                                                                       |               70 |            289 |         4.13 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s02_couplers/s02_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                       |               46 |            289 |         6.28 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                        |                                                                                                                                                                                                                                                                       |               60 |            289 |         4.82 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s02_couplers/s02_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |               53 |            289 |         5.45 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                                        |                                                                                                                                                                                                                                                                       |               49 |            289 |         5.90 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                                        |                                                                                                                                                                                                                                                                       |               49 |            289 |         5.90 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0][0]                          |                                                                                                                                                                                                                                                                       |               42 |            289 |         6.88 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                       |               40 |            289 |         7.22 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/m00_couplers/m00_regslice/inst/w.w_pipe/s_ready_i_reg_0                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |               42 |            289 |         6.88 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                        |                                                                                                                                                                                                                                                                       |               64 |            289 |         4.52 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]_0[0]                                                        |                                                                                                                                                                                                                                                                       |               49 |            289 |         5.90 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s01_couplers/s01_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                       |               59 |            289 |         4.90 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s00_couplers/s00_regslice/inst/w.w_pipe/p_1_in_0                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                       |               58 |            289 |         4.98 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_buf_indx.ram_init_done_r_lcl_reg |                                                                                                                                                                                                                                                                       |               43 |            344 |         8.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut/inst_axi_dma/axi_dma_rd_inst/out_fifo_tdata_reg_0_31_0_5_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                       |               44 |            346 |         7.86 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_2/inst_axi_dma/axi_dma_rd_inst/out_fifo_tdata_reg_0_31_0_5_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                       |               44 |            346 |         7.86 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_3/inst_axi_dma/axi_dma_rd_inst/out_fifo_tdata_reg_0_31_0_5_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                       |               44 |            346 |         7.86 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 |                                                                                                                                                                                                                                                                       |               44 |            352 |         8.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 |                                                                                                                                                                                                                                                                       |               44 |            352 |         8.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                 |                                                                                                                                                                                                                                                                       |               44 |            352 |         8.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut/inst_axi_dma/axi_dma_wr_inst/out_fifo_wdata_reg_0_31_0_5_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                       |               45 |            354 |         7.87 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_2/inst_axi_dma/axi_dma_wr_inst/out_fifo_wdata_reg_0_31_0_5_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                       |               45 |            354 |         7.87 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | dut_3/inst_axi_dma/axi_dma_wr_inst/out_fifo_wdata_reg_0_31_0_5_i_1_n_0                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                       |               45 |            354 |         7.87 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                               |                                                                                                                                                                                                                                                                       |               48 |            384 |         8.00 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                |                                                                                                                                                                                                                                                                       |               49 |            388 |         7.92 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s01_couplers/s01_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                |                                                                                                                                                                                                                                                                       |               49 |            388 |         7.92 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s03_couplers/s03_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                |                                                                                                                                                                                                                                                                       |               49 |            388 |         7.92 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK | design_1_wrapper_inst/design_1_i/axi_interconnect/s02_couplers/s02_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                |                                                                                                                                                                                                                                                                       |               49 |            388 |         7.92 |
|  design_1_wrapper_inst/design_1_i/mig_7series_0/u_design_1_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                       |              761 |           2910 |         3.82 |
+----------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


