/** \file jer2_a0_data_pll.c
 * 
 * DEVICE DATA - PLL
 * 
 * Device Data
 * SW component that maintains per device data
 * For additional details about Device Data Component goto 'dnxc_data_mgmt.h'
 *        
 *     
 * 
 * AUTO-GENERATED BY AUTOCODER!
 * DO NOT EDIT THIS FILE!
 */
/* *INDENT-OFF* */
/*
 * $Copyright: (c) 2018 Broadcom.
 * Broadcom Proprietary and Confidential. All rights reserved.$
 */
#ifdef BSL_LOG_MODULE
#error "BSL_LOG_MODULE redefined"
#endif
#define BSL_LOG_MODULE BSL_LS_BCMDNX_PLL
/**
 * \brief
 * Mark this file as device data internal file
 */
#define DNX_DATA_INTERNAL
/*
 * INCLUDE FILES:
 * {
 */
#include <soc/dnx/dnx_data/auto_generated/dnx_data_internal_pll.h>
#include <soc/dnx/pll/pll.h>
/*
 * }
 */

/*
 * EXTERN FUNCTIONS:
 * {
 */
/*
 * FUNCTIONS:
 * {
 */
/*
 * Submodule: general
 */

/*
 * Features
 */
/**
 * \brief Pointer to function (per device) which set values for feature
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_pll_general_ts_freq_lock_set(
    int unit)
{
    dnxc_data_feature_t *feature;
    int module_index = dnx_data_module_pll;
    int submodule_index = dnx_data_pll_submodule_general;
    int feature_index = dnx_data_pll_general_ts_freq_lock;
    SHR_FUNC_INIT_VARS(unit);

    feature = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].features[feature_index];
    /* Set default value */
    feature->default_data = 1;

    /* Set value */
    feature->data = 1;

    /* Set data flags as supported */
    feature->flags |= DNXC_DATA_F_SUPPORTED;
    /* Property */
    feature->property.name = spn_PHY_1588_DPLL_FREQUENCY_LOCK;
    feature->property.doc = 
        "\n"
        "IEEE1588 DPLL mode\n"
        "Supported values: 0 - phase lock, 1 - frequency lock\n"
        "\n"
    ;
    feature->property.method = dnxc_data_property_method_enable;
    feature->property.method_str = "enable";
    SHR_IF_ERR_EXIT(dnxc_data_mgmt_property_read(unit, &feature->property, -1, &feature->data));
    /* Set data flags as property */
    feature->flags |= (DNXC_DATA_F_PROPERTY);


exit:
    SHR_FUNC_EXIT;
}

/**
 * \brief Pointer to function (per device) which set values for feature
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_pll_general_bs_enable_set(
    int unit)
{
    dnxc_data_feature_t *feature;
    int module_index = dnx_data_module_pll;
    int submodule_index = dnx_data_pll_submodule_general;
    int feature_index = dnx_data_pll_general_bs_enable;
    SHR_FUNC_INIT_VARS(unit);

    feature = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].features[feature_index];
    /* Set default value */
    feature->default_data = 0;

    /* Set value */
    feature->data = 0;

    /* Set data flags as supported */
    feature->flags |= DNXC_DATA_F_SUPPORTED;
    /* Property */
    feature->property.name = spn_BROADSYNC_ENABLE_CLK;
    feature->property.doc = 
        "\n"
        "Broadsync clock enable.\n"
        "Supported values: 0,1 (disable/enable)\n"
        "\n"
    ;
    feature->property.method = dnxc_data_property_method_enable;
    feature->property.method_str = "enable";
    SHR_IF_ERR_EXIT(dnxc_data_mgmt_property_read(unit, &feature->property, -1, &feature->data));
    /* Set data flags as property */
    feature->flags |= (DNXC_DATA_F_PROPERTY);


exit:
    SHR_FUNC_EXIT;
}

/*
 * Defines
 */
/**
 * \brief device level function which set define pll1_ts_ch_0_mdiv
 * define info:
 * TymeSync PLL M-divider for channel 0.
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_pll_general_pll1_ts_ch_0_mdiv_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_pll;
    int submodule_index = dnx_data_pll_submodule_general;
    int define_index = dnx_data_pll_general_define_pll1_ts_ch_0_mdiv;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 6;

    /* Set value */
    define->data = 6;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define pll1_bs_ch_0_mdiv
 * define info:
 * BroadSync PLL M-divider for channel 0
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_pll_general_pll1_bs_ch_0_mdiv_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_pll;
    int submodule_index = dnx_data_pll_submodule_general;
    int define_index = dnx_data_pll_general_define_pll1_bs_ch_0_mdiv;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 60;

    /* Set value */
    define->data = 60;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define pll1_ts_refclk_source_sel
 * define info:
 * Reference clock select for TS PLL.
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_pll_general_pll1_ts_refclk_source_sel_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_pll;
    int submodule_index = dnx_data_pll_submodule_general;
    int define_index = dnx_data_pll_general_define_pll1_ts_refclk_source_sel;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 0;

    /* Set value */
    define->data = 0;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define pll1_bs_refclk_source_sel
 * define info:
 * Reference clock select for BS PLL.
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_pll_general_pll1_bs_refclk_source_sel_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_pll;
    int submodule_index = dnx_data_pll_submodule_general;
    int define_index = dnx_data_pll_general_define_pll1_bs_refclk_source_sel;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 0;

    /* Set value */
    define->data = 0;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define pll1_ndiv_int
 * define info:
 * N divider of PLL1
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_pll_general_pll1_ndiv_int_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_pll;
    int submodule_index = dnx_data_pll_submodule_general;
    int define_index = dnx_data_pll_general_define_pll1_ndiv_int;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 120;

    /* Set value */
    define->data = 120;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define pll1_ch_1_mdiv
 * define info:
 * M-divider for channel 1 of PLL1.
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_pll_general_pll1_ch_1_mdiv_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_pll;
    int submodule_index = dnx_data_pll_submodule_general;
    int define_index = dnx_data_pll_general_define_pll1_ch_1_mdiv;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 12;

    /* Set value */
    define->data = 12;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define pll1_pdiv
 * define info:
 * Pre divider of PLL1
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_pll_general_pll1_pdiv_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_pll;
    int submodule_index = dnx_data_pll_submodule_general;
    int define_index = dnx_data_pll_general_define_pll1_pdiv;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 1;

    /* Set value */
    define->data = 1;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define pll1_output_cml_en
 * define info:
 * Enable output output_cml of PLL1
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_pll_general_pll1_output_cml_en_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_pll;
    int submodule_index = dnx_data_pll_submodule_general;
    int define_index = dnx_data_pll_general_define_pll1_output_cml_en;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 1;

    /* Set value */
    define->data = 1;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define pll1_frefeff
 * define info:
 * Effective reference frequency of PLL1
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_pll_general_pll1_frefeff_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_pll;
    int submodule_index = dnx_data_pll_submodule_general;
    int define_index = dnx_data_pll_general_define_pll1_frefeff;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 25;

    /* Set value */
    define->data = 25;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define pll3_vco_clock
 * define info:
 * Frequency of the Voltage Control Oscilator of PLL3. Used to calculate Pdiv, Ndiv, Mdiv and the Effective Ferquency
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_pll_general_pll3_vco_clock_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_pll;
    int submodule_index = dnx_data_pll_submodule_general;
    int define_index = dnx_data_pll_general_define_pll3_vco_clock;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 6250;

    /* Set value */
    define->data = 6250;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define pll3_kp
 * define info:
 * KP parameter for PLL3 configuration.
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_pll_general_pll3_kp_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_pll;
    int submodule_index = dnx_data_pll_submodule_general;
    int define_index = dnx_data_pll_general_define_pll3_kp;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 5;

    /* Set value */
    define->data = 5;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define pll3_ki
 * define info:
 * Ki parameter for PLL3 configuration.
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_pll_general_pll3_ki_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_pll;
    int submodule_index = dnx_data_pll_submodule_general;
    int define_index = dnx_data_pll_general_define_pll3_ki;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 3;

    /* Set value */
    define->data = 3;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define pll3_en_ctrl
 * define info:
 * Enable control
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_pll_general_pll3_en_ctrl_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_pll;
    int submodule_index = dnx_data_pll_submodule_general;
    int define_index = dnx_data_pll_general_define_pll3_en_ctrl;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 29;

    /* Set value */
    define->data = 29;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define pll3_en_ctrl_byp
 * define info:
 * Enable control for bypass mode
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_pll_general_pll3_en_ctrl_byp_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_pll;
    int submodule_index = dnx_data_pll_submodule_general;
    int define_index = dnx_data_pll_general_define_pll3_en_ctrl_byp;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 93;

    /* Set value */
    define->data = 93;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define pll3_route_ctr_byp
 * define info:
 * Value of route control field when using bypass.
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_pll_general_pll3_route_ctr_byp_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_pll;
    int submodule_index = dnx_data_pll_submodule_general;
    int define_index = dnx_data_pll_general_define_pll3_route_ctr_byp;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 252;

    /* Set value */
    define->data = 252;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define pll3_ref_clock_125
 * define info:
 * Value for 125MHz reference clock.
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_pll_general_pll3_ref_clock_125_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_pll;
    int submodule_index = dnx_data_pll_submodule_general;
    int define_index = dnx_data_pll_general_define_pll3_ref_clock_125;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 125;

    /* Set value */
    define->data = 125;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define pll3_ref_clock_156_25
 * define info:
 * Value for 156MHz reference clock.
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_pll_general_pll3_ref_clock_156_25_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_pll;
    int submodule_index = dnx_data_pll_submodule_general;
    int define_index = dnx_data_pll_general_define_pll3_ref_clock_156_25;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 156;

    /* Set value */
    define->data = 156;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define pll3_ref_clock_312_5
 * define info:
 * Value for 312MHz reference clock.
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_pll_general_pll3_ref_clock_312_5_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_pll;
    int submodule_index = dnx_data_pll_submodule_general;
    int define_index = dnx_data_pll_general_define_pll3_ref_clock_312_5;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 312;

    /* Set value */
    define->data = 312;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define nif_pll_ch_1_mdiv
 * define info:
 * M-divider for channel 1 of NIF PLL.
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_pll_general_nif_pll_ch_1_mdiv_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_pll;
    int submodule_index = dnx_data_pll_submodule_general;
    int define_index = dnx_data_pll_general_define_nif_pll_ch_1_mdiv;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 4;

    /* Set value */
    define->data = 4;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define nif_pll_ch_2_mdiv
 * define info:
 * M-divider for channel 2 of NIF PLL.
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_pll_general_nif_pll_ch_2_mdiv_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_pll;
    int submodule_index = dnx_data_pll_submodule_general;
    int define_index = dnx_data_pll_general_define_nif_pll_ch_2_mdiv;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 5;

    /* Set value */
    define->data = 5;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define nif_pll_ch_3_mdiv
 * define info:
 * M-divider for channel 3 of NIF PLL.
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_pll_general_nif_pll_ch_3_mdiv_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_pll;
    int submodule_index = dnx_data_pll_submodule_general;
    int define_index = dnx_data_pll_general_define_nif_pll_ch_3_mdiv;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 0;

    /* Set value */
    define->data = 0;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define nif_pll_ch_4_mdiv
 * define info:
 * M-divider for channel 4 of NIF PLL.
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_pll_general_nif_pll_ch_4_mdiv_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_pll;
    int submodule_index = dnx_data_pll_submodule_general;
    int define_index = dnx_data_pll_general_define_nif_pll_ch_4_mdiv;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 20;

    /* Set value */
    define->data = 20;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define nif_pll_ch_5_mdiv
 * define info:
 * M-divider for channel 5 of NIF PLL.
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_pll_general_nif_pll_ch_5_mdiv_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_pll;
    int submodule_index = dnx_data_pll_submodule_general;
    int define_index = dnx_data_pll_general_define_nif_pll_ch_5_mdiv;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 11;

    /* Set value */
    define->data = 11;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define fabric_pll_ch_1_mdiv
 * define info:
 * M-divider for channel 1 of FABRIC PLL.
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_pll_general_fabric_pll_ch_1_mdiv_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_pll;
    int submodule_index = dnx_data_pll_submodule_general;
    int define_index = dnx_data_pll_general_define_fabric_pll_ch_1_mdiv;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 0;

    /* Set value */
    define->data = 0;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define fabric_pll_ch_2_mdiv
 * define info:
 * M-divider for channel 2 of FABRIC PLL.
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_pll_general_fabric_pll_ch_2_mdiv_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_pll;
    int submodule_index = dnx_data_pll_submodule_general;
    int define_index = dnx_data_pll_general_define_fabric_pll_ch_2_mdiv;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 20;

    /* Set value */
    define->data = 20;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define fabric_pll_ch_3_mdiv
 * define info:
 * M-divider for channel 3 of FABRIC PLL.
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_pll_general_fabric_pll_ch_3_mdiv_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_pll;
    int submodule_index = dnx_data_pll_submodule_general;
    int define_index = dnx_data_pll_general_define_fabric_pll_ch_3_mdiv;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 7;

    /* Set value */
    define->data = 7;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define fabric_pll_ch_4_mdiv
 * define info:
 * M-divider for channel 4 of FABRIC PLL.
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_pll_general_fabric_pll_ch_4_mdiv_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_pll;
    int submodule_index = dnx_data_pll_submodule_general;
    int define_index = dnx_data_pll_general_define_fabric_pll_ch_4_mdiv;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 40;

    /* Set value */
    define->data = 40;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set define fabric_pll_ch_5_mdiv
 * define info:
 * M-divider for channel 5 of FABRIC PLL.
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_pll_general_fabric_pll_ch_5_mdiv_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_pll;
    int submodule_index = dnx_data_pll_submodule_general;
    int define_index = dnx_data_pll_general_define_fabric_pll_ch_5_mdiv;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 5;

    /* Set value */
    define->data = 5;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;

    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set numeric ts_phase_initial_lo
 * numeric info:
 * Initial phase values low 32
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_pll_general_ts_phase_initial_lo_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_pll;
    int submodule_index = dnx_data_pll_submodule_general;
    int define_index = dnx_data_pll_general_define_ts_phase_initial_lo;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 0x40000000;

    /* Set value */
    define->data = 0x40000000;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;
    /* Property */
    define->property.name = spn_PHY_1588_DPLL_PHASE_INITIAL_LO;
    define->property.doc = 
        "\n"
        "Initial phase values for the IEEE1588 DPLL, lower 32 bits\n"
        "\n"
    ;
    define->property.method = dnxc_data_property_method_range;
    define->property.method_str = "range";
    define->property.range_min = 0;
    define->property.range_max = 4294967295;
    SHR_IF_ERR_EXIT(dnxc_data_mgmt_property_read(unit, &define->property, -1, &define->data));
    /* Set data flags as property */
    define->flags |= (DNXC_DATA_F_PROPERTY);


exit:
    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set numeric ts_phase_initial_hi
 * numeric info:
 * Initial phase values high 32
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - see shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_pll_general_ts_phase_initial_hi_set(
    int unit)
{
    dnxc_data_define_t *define;
    int module_index = dnx_data_module_pll;
    int submodule_index = dnx_data_pll_submodule_general;
    int define_index = dnx_data_pll_general_define_ts_phase_initial_hi;
    SHR_FUNC_INIT_VARS(unit);

    define = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].defines[define_index];
    /* Set default value */
    define->default_data = 0x10000000;

    /* Set value */
    define->data = 0x10000000;

    /* Set data flags as supported */
    define->flags |= DNXC_DATA_F_SUPPORTED;
    /* Property */
    define->property.name = spn_PHY_1588_DPLL_PHASE_INITIAL_HI;
    define->property.doc = 
        "\n"
        "Initial phase values for the IEEE1588 DPLL, higher 32 bits\n"
        "\n"
    ;
    define->property.method = dnxc_data_property_method_range;
    define->property.method_str = "range";
    define->property.range_min = 0;
    define->property.range_max = 4294967295;
    SHR_IF_ERR_EXIT(dnxc_data_mgmt_property_read(unit, &define->property, -1, &define->data));
    /* Set data flags as property */
    define->flags |= (DNXC_DATA_F_PROPERTY);


exit:
    SHR_FUNC_EXIT;
}

/*
 * Tables
 */
/**
 * \brief device level function which set values for table nif_pll_cfg
 * Module - 'pll', Submodule - 'general', table - 'nif_pll_cfg'
 * NIF PLL reference and output frequencies
 * The function set relevant table structure in _dnx_data
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - See shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_pll_general_nif_pll_cfg_set(
    int unit)
{
    int pll_index_index;
    dnx_data_pll_general_nif_pll_cfg_t *data, *default_data;
    dnxc_data_table_t *table;
    int module_index = dnx_data_module_pll;
    int submodule_index = dnx_data_pll_submodule_general;
    int table_index = dnx_data_pll_general_table_nif_pll_cfg;
    SHR_FUNC_INIT_VARS(unit);

    table = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].tables[table_index];
    /* Set data flags as supported */
    table->flags |= DNXC_DATA_F_SUPPORTED;

    /*
     * Set key sizes
     */
    table->keys[0].size = 2;
    table->info_get.key_size[0] = 2;

    /* Info - default values */
    table->values[0].default_val = "DNX_SERDES_REF_CLOCK_312_5";
    table->values[1].default_val = "DNX_SERDES_REF_CLOCK_156_25";
    /* Allocate data buffer */
    DNXC_DATA_ALLOC(table->data, dnx_data_pll_general_nif_pll_cfg_t, (1 * (table->keys[0].size) + 1 /* to store default value */ ), "data of dnx_data_pll_general_table_nif_pll_cfg");

    /* Store Default Values */
    default_data = (dnx_data_pll_general_nif_pll_cfg_t *) dnxc_data_mgmt_table_data_get(unit, table, -1, -1);
    default_data->in_freq = DNX_SERDES_REF_CLOCK_312_5;
    default_data->out_freq = DNX_SERDES_REF_CLOCK_156_25;
    /* Set Default Values */
    for (pll_index_index = 0; pll_index_index < table->keys[0].size; pll_index_index++)
    {
        data = (dnx_data_pll_general_nif_pll_cfg_t *) dnxc_data_mgmt_table_data_get(unit, table, pll_index_index, 0);
        sal_memcpy(data, default_data, table->size_of_values);
    }
    /*
     * Value Property - in_freq
     */
    table->values[0].property.name = spn_SERDES_NIF_CLK_FREQ;
    table->values[0].property.doc =
        "\n"
        "Reference clock frequency for the NIF SerDeses.\n"
        "Supported values:\n"
        "-1= disabled, 0=125MHz, 1=156.25MHz, 2=312.5MHz\n"
        "\n"
    ;
    table->values[0].property.method = dnxc_data_property_method_suffix_direct_map;
    table->values[0].property.method_str = "suffix_direct_map";
    table->values[0].property.suffix = "in";
    table->values[0].property.nof_mapping = 4;
    DNXC_DATA_ALLOC(table->values[0].property.mapping, dnxc_data_property_map_t, table->values[0].property.nof_mapping, "dnx_data_pll_general_nif_pll_cfg_t property mapping");

    table->values[0].property.mapping[0].name = "-1";
    table->values[0].property.mapping[0].val = DNX_SERDES_REF_CLOCK_DISABLE;
    table->values[0].property.mapping[1].name = "0";
    table->values[0].property.mapping[1].val = DNX_SERDES_REF_CLOCK_125;
    table->values[0].property.mapping[2].name = "1";
    table->values[0].property.mapping[2].val = DNX_SERDES_REF_CLOCK_156_25;
    table->values[0].property.mapping[3].name = "2";
    table->values[0].property.mapping[3].val = DNX_SERDES_REF_CLOCK_312_5;
    table->values[0].property.mapping[3].is_default = 1 ;
    for (pll_index_index = 0; pll_index_index < table->keys[0].size; pll_index_index++)
    {
        data = (dnx_data_pll_general_nif_pll_cfg_t *) dnxc_data_mgmt_table_data_get(unit, table, pll_index_index, 0);
        SHR_IF_ERR_EXIT(dnxc_data_mgmt_property_read(unit, &table->values[0].property, pll_index_index, &data->in_freq));
    }
    /*
     * Value Property - out_freq
     */
    table->values[1].property.name = spn_SERDES_NIF_CLK_FREQ;
    table->values[1].property.doc =
        "\n"
        "Output clock frequency for the NIF SerDeses.\n"
        "Supported values:\n"
        "-1= disabled, 0=125MHz, 1=156.25MHz, 2=312.5MHz or 'bypass'=PLL bypassed(input ref clock == output ref clock)\n"
        "\n"
    ;
    table->values[1].property.method = dnxc_data_property_method_suffix_direct_map;
    table->values[1].property.method_str = "suffix_direct_map";
    table->values[1].property.suffix = "out";
    table->values[1].property.nof_mapping = 5;
    DNXC_DATA_ALLOC(table->values[1].property.mapping, dnxc_data_property_map_t, table->values[1].property.nof_mapping, "dnx_data_pll_general_nif_pll_cfg_t property mapping");

    table->values[1].property.mapping[0].name = "bypass";
    table->values[1].property.mapping[0].val = DNX_SERDES_REF_CLOCK_BYPASS;
    table->values[1].property.mapping[1].name = "-1";
    table->values[1].property.mapping[1].val = DNX_SERDES_REF_CLOCK_DISABLE;
    table->values[1].property.mapping[2].name = "0";
    table->values[1].property.mapping[2].val = DNX_SERDES_REF_CLOCK_125;
    table->values[1].property.mapping[3].name = "1";
    table->values[1].property.mapping[3].val = DNX_SERDES_REF_CLOCK_156_25;
    table->values[1].property.mapping[3].is_default = 1 ;
    table->values[1].property.mapping[4].name = "2";
    table->values[1].property.mapping[4].val = DNX_SERDES_REF_CLOCK_312_5;
    for (pll_index_index = 0; pll_index_index < table->keys[0].size; pll_index_index++)
    {
        data = (dnx_data_pll_general_nif_pll_cfg_t *) dnxc_data_mgmt_table_data_get(unit, table, pll_index_index, 0);
        SHR_IF_ERR_EXIT(dnxc_data_mgmt_property_read(unit, &table->values[1].property, pll_index_index, &data->out_freq));
    }
    /* Set data flags as property */
    table->flags |= (DNXC_DATA_F_PROPERTY);

exit:
    SHR_FUNC_EXIT;
}

/**
 * \brief device level function which set values for table fabric_pll_cfg
 * Module - 'pll', Submodule - 'general', table - 'fabric_pll_cfg'
 * Fabric PLL reference and output frequencies
 * The function set relevant table structure in _dnx_data
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - See shr_error_e
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
static shr_error_e
jer2_a0_dnx_data_pll_general_fabric_pll_cfg_set(
    int unit)
{
    int pll_index_index;
    dnx_data_pll_general_fabric_pll_cfg_t *data, *default_data;
    dnxc_data_table_t *table;
    int module_index = dnx_data_module_pll;
    int submodule_index = dnx_data_pll_submodule_general;
    int table_index = dnx_data_pll_general_table_fabric_pll_cfg;
    SHR_FUNC_INIT_VARS(unit);

    table = &_dnxc_data[unit].modules[module_index].submodules[submodule_index].tables[table_index];
    /* Set data flags as supported */
    table->flags |= DNXC_DATA_F_SUPPORTED;

    /*
     * Set key sizes
     */
    table->keys[0].size = 2;
    table->info_get.key_size[0] = 2;

    /* Info - default values */
    table->values[0].default_val = "DNX_SERDES_REF_CLOCK_312_5";
    table->values[1].default_val = "DNX_SERDES_REF_CLOCK_312_5";
    /* Allocate data buffer */
    DNXC_DATA_ALLOC(table->data, dnx_data_pll_general_fabric_pll_cfg_t, (1 * (table->keys[0].size) + 1 /* to store default value */ ), "data of dnx_data_pll_general_table_fabric_pll_cfg");

    /* Store Default Values */
    default_data = (dnx_data_pll_general_fabric_pll_cfg_t *) dnxc_data_mgmt_table_data_get(unit, table, -1, -1);
    default_data->in_freq = DNX_SERDES_REF_CLOCK_312_5;
    default_data->out_freq = DNX_SERDES_REF_CLOCK_312_5;
    /* Set Default Values */
    for (pll_index_index = 0; pll_index_index < table->keys[0].size; pll_index_index++)
    {
        data = (dnx_data_pll_general_fabric_pll_cfg_t *) dnxc_data_mgmt_table_data_get(unit, table, pll_index_index, 0);
        sal_memcpy(data, default_data, table->size_of_values);
    }
    /*
     * Value Property - in_freq
     */
    table->values[0].property.name = spn_SERDES_FABRIC_CLK_FREQ;
    table->values[0].property.doc =
        "\n"
        "Reference clock frequency for the Fabric SerDeses.\n"
        "Supported values:\n"
        "-1= disabled, 0=125MHz, 1=156.25MHz, 2=312.5MHz\n"
        "\n"
    ;
    table->values[0].property.method = dnxc_data_property_method_suffix_direct_map;
    table->values[0].property.method_str = "suffix_direct_map";
    table->values[0].property.suffix = "in";
    table->values[0].property.nof_mapping = 4;
    DNXC_DATA_ALLOC(table->values[0].property.mapping, dnxc_data_property_map_t, table->values[0].property.nof_mapping, "dnx_data_pll_general_fabric_pll_cfg_t property mapping");

    table->values[0].property.mapping[0].name = "-1";
    table->values[0].property.mapping[0].val = DNX_SERDES_REF_CLOCK_DISABLE;
    table->values[0].property.mapping[1].name = "0";
    table->values[0].property.mapping[1].val = DNX_SERDES_REF_CLOCK_125;
    table->values[0].property.mapping[2].name = "1";
    table->values[0].property.mapping[2].val = DNX_SERDES_REF_CLOCK_156_25;
    table->values[0].property.mapping[3].name = "2";
    table->values[0].property.mapping[3].val = DNX_SERDES_REF_CLOCK_312_5;
    table->values[0].property.mapping[3].is_default = 1 ;
    for (pll_index_index = 0; pll_index_index < table->keys[0].size; pll_index_index++)
    {
        data = (dnx_data_pll_general_fabric_pll_cfg_t *) dnxc_data_mgmt_table_data_get(unit, table, pll_index_index, 0);
        SHR_IF_ERR_EXIT(dnxc_data_mgmt_property_read(unit, &table->values[0].property, pll_index_index, &data->in_freq));
    }
    /*
     * Value Property - out_freq
     */
    table->values[1].property.name = spn_SERDES_FABRIC_CLK_FREQ;
    table->values[1].property.doc =
        "\n"
        "Output clock frequency for the Fabric SerDeses.\n"
        "Supported values:\n"
        "-1= disabled, 0=125MHz, 1=156.25MHz, 2=312.5MHz or 'bypass'=PLL bypassed(input ref clock == output ref clock)\n"
        "\n"
    ;
    table->values[1].property.method = dnxc_data_property_method_suffix_direct_map;
    table->values[1].property.method_str = "suffix_direct_map";
    table->values[1].property.suffix = "out";
    table->values[1].property.nof_mapping = 5;
    DNXC_DATA_ALLOC(table->values[1].property.mapping, dnxc_data_property_map_t, table->values[1].property.nof_mapping, "dnx_data_pll_general_fabric_pll_cfg_t property mapping");

    table->values[1].property.mapping[0].name = "bypass";
    table->values[1].property.mapping[0].val = DNX_SERDES_REF_CLOCK_BYPASS;
    table->values[1].property.mapping[1].name = "-1";
    table->values[1].property.mapping[1].val = DNX_SERDES_REF_CLOCK_DISABLE;
    table->values[1].property.mapping[2].name = "0";
    table->values[1].property.mapping[2].val = DNX_SERDES_REF_CLOCK_125;
    table->values[1].property.mapping[3].name = "1";
    table->values[1].property.mapping[3].val = DNX_SERDES_REF_CLOCK_156_25;
    table->values[1].property.mapping[4].name = "2";
    table->values[1].property.mapping[4].val = DNX_SERDES_REF_CLOCK_312_5;
    table->values[1].property.mapping[4].is_default = 1 ;
    for (pll_index_index = 0; pll_index_index < table->keys[0].size; pll_index_index++)
    {
        data = (dnx_data_pll_general_fabric_pll_cfg_t *) dnxc_data_mgmt_table_data_get(unit, table, pll_index_index, 0);
        SHR_IF_ERR_EXIT(dnxc_data_mgmt_property_read(unit, &table->values[1].property, pll_index_index, &data->out_freq));
    }
    /* Set data flags as property */
    table->flags |= (DNXC_DATA_F_PROPERTY);

exit:
    SHR_FUNC_EXIT;
}

/*
 * Device attach func
 */
/**
 * \brief Attach device to module - attach set function to data structure
 * 
 * \param [in] unit - Unit #
 * 
 * \return
 *     err - 
 * \remark
 *   * Auto-generated using device data autocoder
 * \see
 *   * None
 */
shr_error_e
jer2_a0_data_pll_attach(
    int unit)
{
    dnxc_data_module_t *module = NULL;
    dnxc_data_submodule_t *submodule = NULL;
    dnxc_data_define_t *define = NULL;
    dnxc_data_feature_t *feature = NULL;
    dnxc_data_table_t *table = NULL;
    int module_index = dnx_data_module_pll;
    int submodule_index = -1, data_index = -1;
    SHR_FUNC_INIT_VARS(unit);

    COMPILER_REFERENCE(define);
    COMPILER_REFERENCE(feature);
    COMPILER_REFERENCE(table);
    COMPILER_REFERENCE(submodule);
    COMPILER_REFERENCE(data_index);
    COMPILER_REFERENCE(submodule_index);
    module = &_dnxc_data[unit].modules[module_index];
    /*
     * Attach submodule: general
     */
    submodule_index = dnx_data_pll_submodule_general;
    submodule = &module->submodules[submodule_index];

    /*
     * Attach defines: 
     */
    data_index = dnx_data_pll_general_define_pll1_ts_ch_0_mdiv;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_pll_general_pll1_ts_ch_0_mdiv_set;
    data_index = dnx_data_pll_general_define_pll1_bs_ch_0_mdiv;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_pll_general_pll1_bs_ch_0_mdiv_set;
    data_index = dnx_data_pll_general_define_pll1_ts_refclk_source_sel;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_pll_general_pll1_ts_refclk_source_sel_set;
    data_index = dnx_data_pll_general_define_pll1_bs_refclk_source_sel;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_pll_general_pll1_bs_refclk_source_sel_set;
    data_index = dnx_data_pll_general_define_pll1_ndiv_int;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_pll_general_pll1_ndiv_int_set;
    data_index = dnx_data_pll_general_define_pll1_ch_1_mdiv;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_pll_general_pll1_ch_1_mdiv_set;
    data_index = dnx_data_pll_general_define_pll1_pdiv;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_pll_general_pll1_pdiv_set;
    data_index = dnx_data_pll_general_define_pll1_output_cml_en;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_pll_general_pll1_output_cml_en_set;
    data_index = dnx_data_pll_general_define_pll1_frefeff;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_pll_general_pll1_frefeff_set;
    data_index = dnx_data_pll_general_define_pll3_vco_clock;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_pll_general_pll3_vco_clock_set;
    data_index = dnx_data_pll_general_define_pll3_kp;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_pll_general_pll3_kp_set;
    data_index = dnx_data_pll_general_define_pll3_ki;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_pll_general_pll3_ki_set;
    data_index = dnx_data_pll_general_define_pll3_en_ctrl;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_pll_general_pll3_en_ctrl_set;
    data_index = dnx_data_pll_general_define_pll3_en_ctrl_byp;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_pll_general_pll3_en_ctrl_byp_set;
    data_index = dnx_data_pll_general_define_pll3_route_ctr_byp;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_pll_general_pll3_route_ctr_byp_set;
    data_index = dnx_data_pll_general_define_pll3_ref_clock_125;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_pll_general_pll3_ref_clock_125_set;
    data_index = dnx_data_pll_general_define_pll3_ref_clock_156_25;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_pll_general_pll3_ref_clock_156_25_set;
    data_index = dnx_data_pll_general_define_pll3_ref_clock_312_5;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_pll_general_pll3_ref_clock_312_5_set;
    data_index = dnx_data_pll_general_define_nif_pll_ch_1_mdiv;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_pll_general_nif_pll_ch_1_mdiv_set;
    data_index = dnx_data_pll_general_define_nif_pll_ch_2_mdiv;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_pll_general_nif_pll_ch_2_mdiv_set;
    data_index = dnx_data_pll_general_define_nif_pll_ch_3_mdiv;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_pll_general_nif_pll_ch_3_mdiv_set;
    data_index = dnx_data_pll_general_define_nif_pll_ch_4_mdiv;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_pll_general_nif_pll_ch_4_mdiv_set;
    data_index = dnx_data_pll_general_define_nif_pll_ch_5_mdiv;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_pll_general_nif_pll_ch_5_mdiv_set;
    data_index = dnx_data_pll_general_define_fabric_pll_ch_1_mdiv;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_pll_general_fabric_pll_ch_1_mdiv_set;
    data_index = dnx_data_pll_general_define_fabric_pll_ch_2_mdiv;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_pll_general_fabric_pll_ch_2_mdiv_set;
    data_index = dnx_data_pll_general_define_fabric_pll_ch_3_mdiv;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_pll_general_fabric_pll_ch_3_mdiv_set;
    data_index = dnx_data_pll_general_define_fabric_pll_ch_4_mdiv;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_pll_general_fabric_pll_ch_4_mdiv_set;
    data_index = dnx_data_pll_general_define_fabric_pll_ch_5_mdiv;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_pll_general_fabric_pll_ch_5_mdiv_set;
    data_index = dnx_data_pll_general_define_ts_phase_initial_lo;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_pll_general_ts_phase_initial_lo_set;
    data_index = dnx_data_pll_general_define_ts_phase_initial_hi;
    define = &submodule->defines[data_index];
    define->set = jer2_a0_dnx_data_pll_general_ts_phase_initial_hi_set;

    /*
     * Attach features: 
     */
    data_index = dnx_data_pll_general_ts_freq_lock;
    feature = &submodule->features[data_index];
    feature->set = jer2_a0_dnx_data_pll_general_ts_freq_lock_set;
    data_index = dnx_data_pll_general_bs_enable;
    feature = &submodule->features[data_index];
    feature->set = jer2_a0_dnx_data_pll_general_bs_enable_set;

    /*
     * Attach tables: 
     */
    data_index = dnx_data_pll_general_table_nif_pll_cfg;
    table = &submodule->tables[data_index];
    table->set = jer2_a0_dnx_data_pll_general_nif_pll_cfg_set;
    data_index = dnx_data_pll_general_table_fabric_pll_cfg;
    table = &submodule->tables[data_index];
    table->set = jer2_a0_dnx_data_pll_general_fabric_pll_cfg_set;

    SHR_FUNC_EXIT;
}
/* *INDENT-ON* */
