// Seed: 2371056543
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  assign module_1.id_0 = 0;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
endmodule
module module_1 (
    output tri0 id_0,
    input  wire id_1,
    input  wor  id_2
);
  parameter id_4 = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  wand id_5;
  assign id_5 = -1;
endmodule
module module_2 #(
    parameter id_4 = 32'd31
) (
    output wor id_0,
    output uwire id_1,
    input wor id_2,
    output tri0 id_3,
    input supply0 _id_4,
    input tri1 id_5
);
  int [-1 : (  id_4  )] id_7;
  ;
  wire id_8;
  logic [id_4 : -1] id_9;
  logic id_10;
  ;
  final $unsigned(93);
  ;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9
  );
endmodule
