# AND_GATE VHDL Project
## Table of Contents
- [Overview](#overview)
- [Files](#files)
- [Requirements](#requirements)
- [How to Compile and Simulate](#how-to-compile-and-simulate)
- [License](#license)

## Overview
VHDL implementation and testbench for a basic 2-input AND gate. Includes source code and testbench files for simulation and synthesis practice using ModelSim and VS Code.
## Files
## Requirements
## How to Compile and Simulate
## License
This project is licensed under the MIT License - see the [LICENSE](LICENSE) file for details.
