/***************************************************************************
 *VC4VCODEC0 - VC4-generation Video CODEC engine
 ***************************************************************************/
#define VC4VCODEC0_BASE                                   0x7f000000
#define VC4VCODEC0_INDEXWIDTH                             12

#ifdef VC4_LINUX_PORT
#define HW_REGISTER_RW(x) (x & 0xffffff)
#endif

/***************************************************************************
 *DEC_MAINCTL - Decoder Control
 ***************************************************************************/
#define VC4VCODEC0_DEC_MAINCTL                            HW_REGISTER_RW( 0x7f000100 )
   #define VC4VCODEC0_DEC_MAINCTL_MASK                    0x9f1f1ff1
   #define VC4VCODEC0_DEC_MAINCTL_WIDTH                   32
   #define VC4VCODEC0_DEC_MAINCTL_RESET                   0x00000000
   #define VC4VCODEC0_DEC_MAINCTL_USE_2_OFF_BITS          31:31
   #define VC4VCODEC0_DEC_MAINCTL_USE_2_OFF_SET           0x80000000
   #define VC4VCODEC0_DEC_MAINCTL_USE_2_OFF_CLR           0x7fffffff
   #define VC4VCODEC0_DEC_MAINCTL_USE_2_OFF_MSB           31
   #define VC4VCODEC0_DEC_MAINCTL_USE_2_OFF_LSB           31
   #define VC4VCODEC0_DEC_MAINCTL_USE_2_OFF_RESET         0x0

   #define VC4VCODEC0_DEC_MAINCTL_QPC_OFFSET2_BITS        28:24
   #define VC4VCODEC0_DEC_MAINCTL_QPC_OFFSET2_SET         0x1f000000
   #define VC4VCODEC0_DEC_MAINCTL_QPC_OFFSET2_CLR         0xe0ffffff
   #define VC4VCODEC0_DEC_MAINCTL_QPC_OFFSET2_MSB         28
   #define VC4VCODEC0_DEC_MAINCTL_QPC_OFFSET2_LSB         24
   #define VC4VCODEC0_DEC_MAINCTL_QPC_OFFSET2_RESET       0x0

   #define VC4VCODEC0_DEC_MAINCTL_QPC_OFFSET_BITS         20:16
   #define VC4VCODEC0_DEC_MAINCTL_QPC_OFFSET_SET          0x001f0000
   #define VC4VCODEC0_DEC_MAINCTL_QPC_OFFSET_CLR          0xffe0ffff
   #define VC4VCODEC0_DEC_MAINCTL_QPC_OFFSET_MSB          20
   #define VC4VCODEC0_DEC_MAINCTL_QPC_OFFSET_LSB          16
   #define VC4VCODEC0_DEC_MAINCTL_QPC_OFFSET_RESET        0x0

   #define VC4VCODEC0_DEC_MAINCTL_USE_ALT_MOCOMP_BITS     12:12
   #define VC4VCODEC0_DEC_MAINCTL_USE_ALT_MOCOMP_SET      0x00001000
   #define VC4VCODEC0_DEC_MAINCTL_USE_ALT_MOCOMP_CLR      0xffffefff
   #define VC4VCODEC0_DEC_MAINCTL_USE_ALT_MOCOMP_MSB      12
   #define VC4VCODEC0_DEC_MAINCTL_USE_ALT_MOCOMP_LSB      12
   #define VC4VCODEC0_DEC_MAINCTL_USE_ALT_MOCOMP_RESET    0x0

   #define VC4VCODEC0_DEC_MAINCTL_USE_ALT_XFORM_BITS      11:11
   #define VC4VCODEC0_DEC_MAINCTL_USE_ALT_XFORM_SET       0x00000800
   #define VC4VCODEC0_DEC_MAINCTL_USE_ALT_XFORM_CLR       0xfffff7ff
   #define VC4VCODEC0_DEC_MAINCTL_USE_ALT_XFORM_MSB       11
   #define VC4VCODEC0_DEC_MAINCTL_USE_ALT_XFORM_LSB       11
   #define VC4VCODEC0_DEC_MAINCTL_USE_ALT_XFORM_RESET     0x0

   #define VC4VCODEC0_DEC_MAINCTL_BLOCK_PPBUF_AVAIL_BITS  10:10
   #define VC4VCODEC0_DEC_MAINCTL_BLOCK_PPBUF_AVAIL_SET   0x00000400
   #define VC4VCODEC0_DEC_MAINCTL_BLOCK_PPBUF_AVAIL_CLR   0xfffffbff
   #define VC4VCODEC0_DEC_MAINCTL_BLOCK_PPBUF_AVAIL_MSB   10
   #define VC4VCODEC0_DEC_MAINCTL_BLOCK_PPBUF_AVAIL_LSB   10
   #define VC4VCODEC0_DEC_MAINCTL_BLOCK_PPBUF_AVAIL_RESET 0x0

   #define VC4VCODEC0_DEC_MAINCTL_STANDARD_BITS           9:7
   #define VC4VCODEC0_DEC_MAINCTL_STANDARD_SET            0x00000380
   #define VC4VCODEC0_DEC_MAINCTL_STANDARD_CLR            0xfffffc7f
   #define VC4VCODEC0_DEC_MAINCTL_STANDARD_MSB            9
   #define VC4VCODEC0_DEC_MAINCTL_STANDARD_LSB            7
   #define VC4VCODEC0_DEC_MAINCTL_STANDARD_RESET          0x0

   #define VC4VCODEC0_DEC_MAINCTL_PROFILE_BITS            6:4
   #define VC4VCODEC0_DEC_MAINCTL_PROFILE_SET             0x00000070
   #define VC4VCODEC0_DEC_MAINCTL_PROFILE_CLR             0xffffff8f
   #define VC4VCODEC0_DEC_MAINCTL_PROFILE_MSB             6
   #define VC4VCODEC0_DEC_MAINCTL_PROFILE_LSB             4
   #define VC4VCODEC0_DEC_MAINCTL_PROFILE_RESET           0x0

   #define VC4VCODEC0_DEC_MAINCTL_RST_BITS                0:0
   #define VC4VCODEC0_DEC_MAINCTL_RST_SET                 0x00000001
   #define VC4VCODEC0_DEC_MAINCTL_RST_CLR                 0xfffffffe
   #define VC4VCODEC0_DEC_MAINCTL_RST_MSB                 0
   #define VC4VCODEC0_DEC_MAINCTL_RST_LSB                 0
   #define VC4VCODEC0_DEC_MAINCTL_RST_RESET               0x0

/***************************************************************************
 *DEC_SII_PS_FRAMESIZE - Size of the picture being decoded
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_PS_FRAMESIZE                   HW_REGISTER_RW( 0x7f000104 )
   #define VC4VCODEC0_DEC_SII_PS_FRAMESIZE_MASK           0x07ff07ff
   #define VC4VCODEC0_DEC_SII_PS_FRAMESIZE_WIDTH          27
   #define VC4VCODEC0_DEC_SII_PS_FRAMESIZE_RESET          0x00000000
   #define VC4VCODEC0_DEC_SII_PS_FRAMESIZE_LINES_BITS     26:16
   #define VC4VCODEC0_DEC_SII_PS_FRAMESIZE_LINES_SET      0x07ff0000
   #define VC4VCODEC0_DEC_SII_PS_FRAMESIZE_LINES_CLR      0xf800ffff
   #define VC4VCODEC0_DEC_SII_PS_FRAMESIZE_LINES_MSB      26
   #define VC4VCODEC0_DEC_SII_PS_FRAMESIZE_LINES_LSB      16
   #define VC4VCODEC0_DEC_SII_PS_FRAMESIZE_LINES_RESET    0x0

   #define VC4VCODEC0_DEC_SII_PS_FRAMESIZE_PIXELS_BITS    10:0
   #define VC4VCODEC0_DEC_SII_PS_FRAMESIZE_PIXELS_SET     0x000007ff
   #define VC4VCODEC0_DEC_SII_PS_FRAMESIZE_PIXELS_CLR     0xfffff800
   #define VC4VCODEC0_DEC_SII_PS_FRAMESIZE_PIXELS_MSB     10
   #define VC4VCODEC0_DEC_SII_PS_FRAMESIZE_PIXELS_LSB     0
   #define VC4VCODEC0_DEC_SII_PS_FRAMESIZE_PIXELS_RESET   0x0

/***************************************************************************
 *DEC_VERSION - Version of the decoder core
 ***************************************************************************/
#define VC4VCODEC0_DEC_VERSION                            HW_REGISTER_RO( 0x7f000108 )
   #define VC4VCODEC0_DEC_VERSION_MASK                    0xffffffff
   #define VC4VCODEC0_DEC_VERSION_WIDTH                   32
   #define VC4VCODEC0_DEC_VERSION_RESET                   0x00080300
   #define VC4VCODEC0_DEC_VERSION_MAJOR_BITS              31:16
   #define VC4VCODEC0_DEC_VERSION_MAJOR_SET               0xffff0000
   #define VC4VCODEC0_DEC_VERSION_MAJOR_CLR               0x0000ffff
   #define VC4VCODEC0_DEC_VERSION_MAJOR_MSB               31
   #define VC4VCODEC0_DEC_VERSION_MAJOR_LSB               16
   #define VC4VCODEC0_DEC_VERSION_MAJOR_RESET             0x8

   #define VC4VCODEC0_DEC_VERSION_MINOR_BITS              15:8
   #define VC4VCODEC0_DEC_VERSION_MINOR_SET               0x0000ff00
   #define VC4VCODEC0_DEC_VERSION_MINOR_CLR               0xffff00ff
   #define VC4VCODEC0_DEC_VERSION_MINOR_MSB               15
   #define VC4VCODEC0_DEC_VERSION_MINOR_LSB               8
   #define VC4VCODEC0_DEC_VERSION_MINOR_RESET             0x3

   #define VC4VCODEC0_DEC_VERSION_FIX_ID_BITS             7:0
   #define VC4VCODEC0_DEC_VERSION_FIX_ID_SET              0x000000ff
   #define VC4VCODEC0_DEC_VERSION_FIX_ID_CLR              0xffffff00
   #define VC4VCODEC0_DEC_VERSION_FIX_ID_MSB              7
   #define VC4VCODEC0_DEC_VERSION_FIX_ID_LSB              0
   #define VC4VCODEC0_DEC_VERSION_FIX_ID_RESET            0x0

/***************************************************************************
 *DEC_STATUS - Provides back-end decoder processing status
 ***************************************************************************/
#define VC4VCODEC0_DEC_STATUS                             HW_REGISTER_RO( 0x7f000110 )
   #define VC4VCODEC0_DEC_STATUS_MASK                     0xfc3fff00
   #define VC4VCODEC0_DEC_STATUS_WIDTH                    32
   #define VC4VCODEC0_DEC_STATUS_RESET                    0x00000000
   #define VC4VCODEC0_DEC_STATUS_IXFM_BITS                31:30
   #define VC4VCODEC0_DEC_STATUS_IXFM_SET                 0xc0000000
   #define VC4VCODEC0_DEC_STATUS_IXFM_CLR                 0x3fffffff
   #define VC4VCODEC0_DEC_STATUS_IXFM_MSB                 31
   #define VC4VCODEC0_DEC_STATUS_IXFM_LSB                 30
   #define VC4VCODEC0_DEC_STATUS_IXFM_RESET               0x0

   #define VC4VCODEC0_DEC_STATUS_SPRE_BITS                29:28
   #define VC4VCODEC0_DEC_STATUS_SPRE_SET                 0x30000000
   #define VC4VCODEC0_DEC_STATUS_SPRE_CLR                 0xcfffffff
   #define VC4VCODEC0_DEC_STATUS_SPRE_MSB                 29
   #define VC4VCODEC0_DEC_STATUS_SPRE_LSB                 28
   #define VC4VCODEC0_DEC_STATUS_SPRE_RESET               0x0

   #define VC4VCODEC0_DEC_STATUS_MCOM_BITS                27:26
   #define VC4VCODEC0_DEC_STATUS_MCOM_SET                 0x0c000000
   #define VC4VCODEC0_DEC_STATUS_MCOM_CLR                 0xf3ffffff
   #define VC4VCODEC0_DEC_STATUS_MCOM_MSB                 27
   #define VC4VCODEC0_DEC_STATUS_MCOM_LSB                 26
   #define VC4VCODEC0_DEC_STATUS_MCOM_RESET               0x0

   #define VC4VCODEC0_DEC_STATUS_INPBUF_OVERFLOW_BITS     21:16
   #define VC4VCODEC0_DEC_STATUS_INPBUF_OVERFLOW_SET      0x003f0000
   #define VC4VCODEC0_DEC_STATUS_INPBUF_OVERFLOW_CLR      0xffc0ffff
   #define VC4VCODEC0_DEC_STATUS_INPBUF_OVERFLOW_MSB      21
   #define VC4VCODEC0_DEC_STATUS_INPBUF_OVERFLOW_LSB      16
   #define VC4VCODEC0_DEC_STATUS_INPBUF_OVERFLOW_RESET    0x0

   #define VC4VCODEC0_DEC_STATUS_MOCOMP_DATA_AVAIL_BITS   15:15
   #define VC4VCODEC0_DEC_STATUS_MOCOMP_DATA_AVAIL_SET    0x00008000
   #define VC4VCODEC0_DEC_STATUS_MOCOMP_DATA_AVAIL_CLR    0xffff7fff
   #define VC4VCODEC0_DEC_STATUS_MOCOMP_DATA_AVAIL_MSB    15
   #define VC4VCODEC0_DEC_STATUS_MOCOMP_DATA_AVAIL_LSB    15
   #define VC4VCODEC0_DEC_STATUS_MOCOMP_DATA_AVAIL_RESET  0x0

   #define VC4VCODEC0_DEC_STATUS_XFORM_DATA_AVAIL_BITS    14:14
   #define VC4VCODEC0_DEC_STATUS_XFORM_DATA_AVAIL_SET     0x00004000
   #define VC4VCODEC0_DEC_STATUS_XFORM_DATA_AVAIL_CLR     0xffffbfff
   #define VC4VCODEC0_DEC_STATUS_XFORM_DATA_AVAIL_MSB     14
   #define VC4VCODEC0_DEC_STATUS_XFORM_DATA_AVAIL_LSB     14
   #define VC4VCODEC0_DEC_STATUS_XFORM_DATA_AVAIL_RESET   0x0

   #define VC4VCODEC0_DEC_STATUS_OUTPUT_BITS              13:12
   #define VC4VCODEC0_DEC_STATUS_OUTPUT_SET               0x00003000
   #define VC4VCODEC0_DEC_STATUS_OUTPUT_CLR               0xffffcfff
   #define VC4VCODEC0_DEC_STATUS_OUTPUT_MSB               13
   #define VC4VCODEC0_DEC_STATUS_OUTPUT_LSB               12
   #define VC4VCODEC0_DEC_STATUS_OUTPUT_RESET             0x0

   #define VC4VCODEC0_DEC_STATUS_DBLK_BITS                11:10
   #define VC4VCODEC0_DEC_STATUS_DBLK_SET                 0x00000c00
   #define VC4VCODEC0_DEC_STATUS_DBLK_CLR                 0xfffff3ff
   #define VC4VCODEC0_DEC_STATUS_DBLK_MSB                 11
   #define VC4VCODEC0_DEC_STATUS_DBLK_LSB                 10
   #define VC4VCODEC0_DEC_STATUS_DBLK_RESET               0x0

   #define VC4VCODEC0_DEC_STATUS_RECON_BITS               9:8
   #define VC4VCODEC0_DEC_STATUS_RECON_SET                0x00000300
   #define VC4VCODEC0_DEC_STATUS_RECON_CLR                0xfffffcff
   #define VC4VCODEC0_DEC_STATUS_RECON_MSB                9
   #define VC4VCODEC0_DEC_STATUS_RECON_LSB                8
   #define VC4VCODEC0_DEC_STATUS_RECON_RESET              0x0

/***************************************************************************
 *DEC_PMONCTL - Performance Monitoring
 ***************************************************************************/
#define VC4VCODEC0_DEC_PMONCTL                            HW_REGISTER_RW( 0x7f000120 )
   #define VC4VCODEC0_DEC_PMONCTL_MASK                    0x00000f0f
   #define VC4VCODEC0_DEC_PMONCTL_WIDTH                   12
   #define VC4VCODEC0_DEC_PMONCTL_RESET                   0x00000000
   #define VC4VCODEC0_DEC_PMONCTL_CNT1_SEL_BITS           11:8
   #define VC4VCODEC0_DEC_PMONCTL_CNT1_SEL_SET            0x00000f00
   #define VC4VCODEC0_DEC_PMONCTL_CNT1_SEL_CLR            0xfffff0ff
   #define VC4VCODEC0_DEC_PMONCTL_CNT1_SEL_MSB            11
   #define VC4VCODEC0_DEC_PMONCTL_CNT1_SEL_LSB            8
   #define VC4VCODEC0_DEC_PMONCTL_CNT1_SEL_RESET          0x0

   #define VC4VCODEC0_DEC_PMONCTL_CNT0_SEL_BITS           3:0
   #define VC4VCODEC0_DEC_PMONCTL_CNT0_SEL_SET            0x0000000f
   #define VC4VCODEC0_DEC_PMONCTL_CNT0_SEL_CLR            0xfffffff0
   #define VC4VCODEC0_DEC_PMONCTL_CNT0_SEL_MSB            3
   #define VC4VCODEC0_DEC_PMONCTL_CNT0_SEL_LSB            0
   #define VC4VCODEC0_DEC_PMONCTL_CNT0_SEL_RESET          0x0

/***************************************************************************
 *DEC_PMONCNT0 - REG_PMONCNT0
 ***************************************************************************/
#define VC4VCODEC0_DEC_PMONCNT0                           HW_REGISTER_RO( 0x7f000124 )
   #define VC4VCODEC0_DEC_PMONCNT0_MASK                   0xffff0fff
   #define VC4VCODEC0_DEC_PMONCNT0_WIDTH                  32
   #define VC4VCODEC0_DEC_PMONCNT0_RESET                  0x00000000
   #define VC4VCODEC0_DEC_PMONCNT0_DATA_BITS              31:16
   #define VC4VCODEC0_DEC_PMONCNT0_DATA_SET               0xffff0000
   #define VC4VCODEC0_DEC_PMONCNT0_DATA_CLR               0x0000ffff
   #define VC4VCODEC0_DEC_PMONCNT0_DATA_MSB               31
   #define VC4VCODEC0_DEC_PMONCNT0_DATA_LSB               16
   #define VC4VCODEC0_DEC_PMONCNT0_DATA_RESET             0x0

   #define VC4VCODEC0_DEC_PMONCNT0_COUNT_BITS             11:0
   #define VC4VCODEC0_DEC_PMONCNT0_COUNT_SET              0x00000fff
   #define VC4VCODEC0_DEC_PMONCNT0_COUNT_CLR              0xfffff000
   #define VC4VCODEC0_DEC_PMONCNT0_COUNT_MSB              11
   #define VC4VCODEC0_DEC_PMONCNT0_COUNT_LSB              0
   #define VC4VCODEC0_DEC_PMONCNT0_COUNT_RESET            0x0

/***************************************************************************
 *DEC_PMONCNT1 - REG_PMONCNT1
 ***************************************************************************/
#define VC4VCODEC0_DEC_PMONCNT1                           HW_REGISTER_RO( 0x7f000128 )
   #define VC4VCODEC0_DEC_PMONCNT1_MASK                   0xffff0fff
   #define VC4VCODEC0_DEC_PMONCNT1_WIDTH                  32
   #define VC4VCODEC0_DEC_PMONCNT1_RESET                  0x00000000
   #define VC4VCODEC0_DEC_PMONCNT1_DATA_BITS              31:16
   #define VC4VCODEC0_DEC_PMONCNT1_DATA_SET               0xffff0000
   #define VC4VCODEC0_DEC_PMONCNT1_DATA_CLR               0x0000ffff
   #define VC4VCODEC0_DEC_PMONCNT1_DATA_MSB               31
   #define VC4VCODEC0_DEC_PMONCNT1_DATA_LSB               16
   #define VC4VCODEC0_DEC_PMONCNT1_DATA_RESET             0x0

   #define VC4VCODEC0_DEC_PMONCNT1_COUNT_BITS             11:0
   #define VC4VCODEC0_DEC_PMONCNT1_COUNT_SET              0x00000fff
   #define VC4VCODEC0_DEC_PMONCNT1_COUNT_CLR              0xfffff000
   #define VC4VCODEC0_DEC_PMONCNT1_COUNT_MSB              11
   #define VC4VCODEC0_DEC_PMONCNT1_COUNT_LSB              0
   #define VC4VCODEC0_DEC_PMONCNT1_COUNT_RESET            0x0

/***************************************************************************
 *DEC_PMON_MBCTL - REG_PMON_MBCTL
 ***************************************************************************/
#define VC4VCODEC0_DEC_PMON_MBCTL                         HW_REGISTER_RW( 0x7f00012c )
   #define VC4VCODEC0_DEC_PMON_MBCTL_MASK                 0x00000003
   #define VC4VCODEC0_DEC_PMON_MBCTL_WIDTH                2
   #define VC4VCODEC0_DEC_PMON_MBCTL_RESET                0x00000000
   #define VC4VCODEC0_DEC_PMON_MBCTL_SW_PMON_BITS         1:1
   #define VC4VCODEC0_DEC_PMON_MBCTL_SW_PMON_SET          0x00000002
   #define VC4VCODEC0_DEC_PMON_MBCTL_SW_PMON_CLR          0xfffffffd
   #define VC4VCODEC0_DEC_PMON_MBCTL_SW_PMON_MSB          1
   #define VC4VCODEC0_DEC_PMON_MBCTL_SW_PMON_LSB          1
   #define VC4VCODEC0_DEC_PMON_MBCTL_SW_PMON_RESET        0x0

   #define VC4VCODEC0_DEC_PMON_MBCTL_MB_CTL_ENA_BITS      0:0
   #define VC4VCODEC0_DEC_PMON_MBCTL_MB_CTL_ENA_SET       0x00000001
   #define VC4VCODEC0_DEC_PMON_MBCTL_MB_CTL_ENA_CLR       0xfffffffe
   #define VC4VCODEC0_DEC_PMON_MBCTL_MB_CTL_ENA_MSB       0
   #define VC4VCODEC0_DEC_PMON_MBCTL_MB_CTL_ENA_LSB       0
   #define VC4VCODEC0_DEC_PMON_MBCTL_MB_CTL_ENA_RESET     0x0

/***************************************************************************
 *DEC_DBLK_BUFF_CONTROL - DBLK_BUFF_CONTROL
 ***************************************************************************/
#define VC4VCODEC0_DEC_DBLK_BUFF_CONTROL                  HW_REGISTER_RW( 0x7f000130 )
   #define VC4VCODEC0_DEC_DBLK_BUFF_CONTROL_MASK          0x00000001
   #define VC4VCODEC0_DEC_DBLK_BUFF_CONTROL_WIDTH         1
   #define VC4VCODEC0_DEC_DBLK_BUFF_CONTROL_RESET         0x00000001
   #define VC4VCODEC0_DEC_DBLK_BUFF_CONTROL_ENABLE_BITS   0:0
   #define VC4VCODEC0_DEC_DBLK_BUFF_CONTROL_ENABLE_SET    0x00000001
   #define VC4VCODEC0_DEC_DBLK_BUFF_CONTROL_ENABLE_CLR    0xfffffffe
   #define VC4VCODEC0_DEC_DBLK_BUFF_CONTROL_ENABLE_MSB    0
   #define VC4VCODEC0_DEC_DBLK_BUFF_CONTROL_ENABLE_LSB    0
   #define VC4VCODEC0_DEC_DBLK_BUFF_CONTROL_ENABLE_RESET  0x1

/***************************************************************************
 *DEC_MAIN_END - REG_MAIN_END
 ***************************************************************************/
#define VC4VCODEC0_DEC_MAIN_END                           HW_REGISTER_RW( 0x7f0001fc )
   #define VC4VCODEC0_DEC_MAIN_END_MASK                   0x00000000
   #define VC4VCODEC0_DEC_MAIN_END_WIDTH                  0
   #define VC4VCODEC0_DEC_MAIN_END_RESET                  0x00000000
/***************************************************************************
 *DEC_SII_MC_MCOM_CTL - Motion Compensation Control
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_MCOM_CTL                    HW_REGISTER_RW( 0x7f000300 )
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_MASK            0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_WIDTH           32
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_RESET           0x00000000
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_BINTL_BITS      31:31
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_BINTL_SET       0x80000000
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_BINTL_CLR       0x7fffffff
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_BINTL_MSB       31
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_BINTL_LSB       31
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_BINTL_RESET     0x0

   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_BREF_BITS       30:24
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_BREF_SET        0x7f000000
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_BREF_CLR        0x80ffffff
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_BREF_MSB        30
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_BREF_LSB        24
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_BREF_RESET      0x0

   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_AINTL_BITS      23:23
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_AINTL_SET       0x00800000
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_AINTL_CLR       0xff7fffff
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_AINTL_MSB       23
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_AINTL_LSB       23
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_AINTL_RESET     0x0

   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_AREF_BITS       22:16
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_AREF_SET        0x007f0000
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_AREF_CLR        0xff80ffff
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_AREF_MSB        22
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_AREF_LSB        16
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_AREF_RESET      0x0

   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_SUBBLOCK_BITS   15:12
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_SUBBLOCK_SET    0x0000f000
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_SUBBLOCK_CLR    0xffff0fff
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_SUBBLOCK_MSB    15
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_SUBBLOCK_LSB    12
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_SUBBLOCK_RESET  0x0

   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_BBOT_BITS       11:11
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_BBOT_SET        0x00000800
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_BBOT_CLR        0xfffff7ff
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_BBOT_MSB        11
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_BBOT_LSB        11
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_BBOT_RESET      0x0

   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_BFLD_BITS       10:10
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_BFLD_SET        0x00000400
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_BFLD_CLR        0xfffffbff
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_BFLD_MSB        10
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_BFLD_LSB        10
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_BFLD_RESET      0x0

   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_ABOT_BITS       9:9
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_ABOT_SET        0x00000200
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_ABOT_CLR        0xfffffdff
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_ABOT_MSB        9
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_ABOT_LSB        9
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_ABOT_RESET      0x0

   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_AFLD_BITS       8:8
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_AFLD_SET        0x00000100
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_AFLD_CLR        0xfffffeff
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_AFLD_MSB        8
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_AFLD_LSB        8
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_AFLD_RESET      0x0

   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_YSIZE_BITS      7:6
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_YSIZE_SET       0x000000c0
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_YSIZE_CLR       0xffffff3f
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_YSIZE_MSB       7
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_YSIZE_LSB       6
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_YSIZE_RESET     0x0

   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_XSIZE_BITS      5:4
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_XSIZE_SET       0x00000030
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_XSIZE_CLR       0xffffffcf
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_XSIZE_MSB       5
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_XSIZE_LSB       4
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_XSIZE_RESET     0x0

   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_LUMA_BITS       3:3
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_LUMA_SET        0x00000008
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_LUMA_CLR        0xfffffff7
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_LUMA_MSB        3
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_LUMA_LSB        3
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_LUMA_RESET      0x0

   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_FILTER261_BITS  2:2
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_FILTER261_SET   0x00000004
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_FILTER261_CLR   0xfffffffb
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_FILTER261_MSB   2
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_FILTER261_LSB   2
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_FILTER261_RESET 0x0

   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_MDE_BITS        1:1
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_MDE_SET         0x00000002
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_MDE_CLR         0xfffffffd
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_MDE_MSB         1
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_MDE_LSB         1
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_MDE_RESET       0x0

   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_BACK_BITS       0:0
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_BACK_SET        0x00000001
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_BACK_CLR        0xfffffffe
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_BACK_MSB        0
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_BACK_LSB        0
   #define VC4VCODEC0_DEC_SII_MC_MCOM_CTL_BACK_RESET      0x0

/***************************************************************************
 *DEC_SII_MC_MCOM_SRC_A - Motion Compensation Source A
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_MCOM_SRC_A                  HW_REGISTER_RW( 0x7f000304 )
   #define VC4VCODEC0_DEC_SII_MC_MCOM_SRC_A_MASK          0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_MCOM_SRC_A_WIDTH         32
   #define VC4VCODEC0_DEC_SII_MC_MCOM_SRC_A_RESET         0x00000000
   #define VC4VCODEC0_DEC_SII_MC_MCOM_SRC_A_YSRC_BITS     31:16
   #define VC4VCODEC0_DEC_SII_MC_MCOM_SRC_A_YSRC_SET      0xffff0000
   #define VC4VCODEC0_DEC_SII_MC_MCOM_SRC_A_YSRC_CLR      0x0000ffff
   #define VC4VCODEC0_DEC_SII_MC_MCOM_SRC_A_YSRC_MSB      31
   #define VC4VCODEC0_DEC_SII_MC_MCOM_SRC_A_YSRC_LSB      16
   #define VC4VCODEC0_DEC_SII_MC_MCOM_SRC_A_YSRC_RESET    0x0

   #define VC4VCODEC0_DEC_SII_MC_MCOM_SRC_A_XSRC_BITS     15:0
   #define VC4VCODEC0_DEC_SII_MC_MCOM_SRC_A_XSRC_SET      0x0000ffff
   #define VC4VCODEC0_DEC_SII_MC_MCOM_SRC_A_XSRC_CLR      0xffff0000
   #define VC4VCODEC0_DEC_SII_MC_MCOM_SRC_A_XSRC_MSB      15
   #define VC4VCODEC0_DEC_SII_MC_MCOM_SRC_A_XSRC_LSB      0
   #define VC4VCODEC0_DEC_SII_MC_MCOM_SRC_A_XSRC_RESET    0x0

/***************************************************************************
 *DEC_SII_MC_MCOM_SRC_B - Motion Compensation Source
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_MCOM_SRC_B                  HW_REGISTER_RW( 0x7f000308 )
   #define VC4VCODEC0_DEC_SII_MC_MCOM_SRC_B_MASK          0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_MCOM_SRC_B_WIDTH         32
   #define VC4VCODEC0_DEC_SII_MC_MCOM_SRC_B_RESET         0x00000000
   #define VC4VCODEC0_DEC_SII_MC_MCOM_SRC_B_YSRC_BITS     31:16
   #define VC4VCODEC0_DEC_SII_MC_MCOM_SRC_B_YSRC_SET      0xffff0000
   #define VC4VCODEC0_DEC_SII_MC_MCOM_SRC_B_YSRC_CLR      0x0000ffff
   #define VC4VCODEC0_DEC_SII_MC_MCOM_SRC_B_YSRC_MSB      31
   #define VC4VCODEC0_DEC_SII_MC_MCOM_SRC_B_YSRC_LSB      16
   #define VC4VCODEC0_DEC_SII_MC_MCOM_SRC_B_YSRC_RESET    0x0

   #define VC4VCODEC0_DEC_SII_MC_MCOM_SRC_B_XSRC_BITS     15:0
   #define VC4VCODEC0_DEC_SII_MC_MCOM_SRC_B_XSRC_SET      0x0000ffff
   #define VC4VCODEC0_DEC_SII_MC_MCOM_SRC_B_XSRC_CLR      0xffff0000
   #define VC4VCODEC0_DEC_SII_MC_MCOM_SRC_B_XSRC_MSB      15
   #define VC4VCODEC0_DEC_SII_MC_MCOM_SRC_B_XSRC_LSB      0
   #define VC4VCODEC0_DEC_SII_MC_MCOM_SRC_B_XSRC_RESET    0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_VC1_PIC - VC-1 Mocomp  Picture-Level Control
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC                HW_REGISTER_RW( 0x7f00030c )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_MASK        0x2ffffff3
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_WIDTH       30
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_RESET       0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_ALT_PAD_BITS 29:29
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_ALT_PAD_SET 0x20000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_ALT_PAD_CLR 0xdfffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_ALT_PAD_MSB 29
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_ALT_PAD_LSB 29
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_ALT_PAD_RESET 0x0

   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_SHIFT2_BITS 27:22
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_SHIFT2_SET  0x0fc00000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_SHIFT2_CLR  0xf03fffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_SHIFT2_MSB  27
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_SHIFT2_LSB  22
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_SHIFT2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_SCALE2_BITS 21:16
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_SCALE2_SET  0x003f0000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_SCALE2_CLR  0xffc0ffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_SCALE2_MSB  21
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_SCALE2_LSB  16
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_SCALE2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_SHIFT1_BITS 15:10
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_SHIFT1_SET  0x0000fc00
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_SHIFT1_CLR  0xffff03ff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_SHIFT1_MSB  15
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_SHIFT1_LSB  10
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_SHIFT1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_SCALE1_BITS 9:4
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_SCALE1_SET  0x000003f0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_SCALE1_CLR  0xfffffc0f
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_SCALE1_MSB  9
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_SCALE1_LSB  4
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_SCALE1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_BICUBIC_BITS 1:1
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_BICUBIC_SET 0x00000002
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_BICUBIC_CLR 0xfffffffd
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_BICUBIC_MSB 1
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_BICUBIC_LSB 1
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_BICUBIC_RESET 0x0

   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_RND_BITS    0:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_RND_SET     0x00000001
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_RND_CLR     0xfffffffe
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_RND_MSB     0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_RND_LSB     0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_PIC_RND_RESET   0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_VC1_BOT_PIC - VC-1 Mocomp Bottom Pic
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BOT_PIC            HW_REGISTER_RW( 0x7f000310 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BOT_PIC_MASK    0x0ffffff0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BOT_PIC_WIDTH   28
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BOT_PIC_RESET   0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BOT_PIC_SHIFT2_BITS 27:22
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BOT_PIC_SHIFT2_SET 0x0fc00000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BOT_PIC_SHIFT2_CLR 0xf03fffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BOT_PIC_SHIFT2_MSB 27
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BOT_PIC_SHIFT2_LSB 22
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BOT_PIC_SHIFT2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BOT_PIC_SCALE2_BITS 21:16
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BOT_PIC_SCALE2_SET 0x003f0000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BOT_PIC_SCALE2_CLR 0xffc0ffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BOT_PIC_SCALE2_MSB 21
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BOT_PIC_SCALE2_LSB 16
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BOT_PIC_SCALE2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BOT_PIC_SHIFT1_BITS 15:10
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BOT_PIC_SHIFT1_SET 0x0000fc00
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BOT_PIC_SHIFT1_CLR 0xffff03ff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BOT_PIC_SHIFT1_MSB 15
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BOT_PIC_SHIFT1_LSB 10
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BOT_PIC_SHIFT1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BOT_PIC_SCALE1_BITS 9:4
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BOT_PIC_SCALE1_SET 0x000003f0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BOT_PIC_SCALE1_CLR 0xfffffc0f
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BOT_PIC_SCALE1_MSB 9
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BOT_PIC_SCALE1_LSB 4
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BOT_PIC_SCALE1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_SEL - Weighted Prediction Selection
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_SEL                    HW_REGISTER_RW( 0x7f000314 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_SEL_MASK            0x3fffbfff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_SEL_WIDTH           30
   #define VC4VCODEC0_DEC_SII_MC_WPRD_SEL_RESET           0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_SEL_VEC_AWT_SEL0_BITS 29:25
   #define VC4VCODEC0_DEC_SII_MC_WPRD_SEL_VEC_AWT_SEL0_SET 0x3e000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_SEL_VEC_AWT_SEL0_CLR 0xc1ffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_SEL_VEC_AWT_SEL0_MSB 29
   #define VC4VCODEC0_DEC_SII_MC_WPRD_SEL_VEC_AWT_SEL0_LSB 25
   #define VC4VCODEC0_DEC_SII_MC_WPRD_SEL_VEC_AWT_SEL0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_MC_WPRD_SEL_VEC_BWT_SEL0_BITS 24:16
   #define VC4VCODEC0_DEC_SII_MC_WPRD_SEL_VEC_BWT_SEL0_SET 0x01ff0000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_SEL_VEC_BWT_SEL0_CLR 0xfe00ffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_SEL_VEC_BWT_SEL0_MSB 24
   #define VC4VCODEC0_DEC_SII_MC_WPRD_SEL_VEC_BWT_SEL0_LSB 16
   #define VC4VCODEC0_DEC_SII_MC_WPRD_SEL_VEC_BWT_SEL0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_MC_WPRD_SEL_WT1_BITS        15:15
   #define VC4VCODEC0_DEC_SII_MC_WPRD_SEL_WT1_SET         0x00008000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_SEL_WT1_CLR         0xffff7fff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_SEL_WT1_MSB         15
   #define VC4VCODEC0_DEC_SII_MC_WPRD_SEL_WT1_LSB         15
   #define VC4VCODEC0_DEC_SII_MC_WPRD_SEL_WT1_RESET       0x0

   #define VC4VCODEC0_DEC_SII_MC_WPRD_SEL_VEC_AWT_SEL1_BITS 13:9
   #define VC4VCODEC0_DEC_SII_MC_WPRD_SEL_VEC_AWT_SEL1_SET 0x00003e00
   #define VC4VCODEC0_DEC_SII_MC_WPRD_SEL_VEC_AWT_SEL1_CLR 0xffffc1ff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_SEL_VEC_AWT_SEL1_MSB 13
   #define VC4VCODEC0_DEC_SII_MC_WPRD_SEL_VEC_AWT_SEL1_LSB 9
   #define VC4VCODEC0_DEC_SII_MC_WPRD_SEL_VEC_AWT_SEL1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_MC_WPRD_SEL_VEC_BWT_SEL1_BITS 8:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_SEL_VEC_BWT_SEL1_SET 0x000001ff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_SEL_VEC_BWT_SEL1_CLR 0xfffffe00
   #define VC4VCODEC0_DEC_SII_MC_WPRD_SEL_VEC_BWT_SEL1_MSB 8
   #define VC4VCODEC0_DEC_SII_MC_WPRD_SEL_VEC_BWT_SEL1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_SEL_VEC_BWT_SEL1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_VC1_BACK_PIC - VC-1 Mocomp Back Pic
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BACK_PIC           HW_REGISTER_RW( 0x7f000318 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BACK_PIC_MASK   0x0000fff1
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BACK_PIC_WIDTH  16
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BACK_PIC_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BACK_PIC_SHIFT1_BITS 15:10
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BACK_PIC_SHIFT1_SET 0x0000fc00
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BACK_PIC_SHIFT1_CLR 0xffff03ff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BACK_PIC_SHIFT1_MSB 15
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BACK_PIC_SHIFT1_LSB 10
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BACK_PIC_SHIFT1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BACK_PIC_SCALE1_BITS 9:4
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BACK_PIC_SCALE1_SET 0x000003f0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BACK_PIC_SCALE1_CLR 0xfffffc0f
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BACK_PIC_SCALE1_MSB 9
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BACK_PIC_SCALE1_LSB 4
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BACK_PIC_SCALE1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BACK_PIC_BOT_BITS 0:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BACK_PIC_BOT_SET 0x00000001
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BACK_PIC_BOT_CLR 0xfffffffe
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BACK_PIC_BOT_MSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BACK_PIC_BOT_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_VC1_BACK_PIC_BOT_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_MCOM_END - REG_MCOM_END
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_MCOM_END                    HW_REGISTER_RW( 0x7f00031c )
   #define VC4VCODEC0_DEC_SII_MC_MCOM_END_MASK            0x00000000
   #define VC4VCODEC0_DEC_SII_MC_MCOM_END_WIDTH           0
   #define VC4VCODEC0_DEC_SII_MC_MCOM_END_RESET           0x00000000
/***************************************************************************
 *DEC_SII_SP_SPRE_CTL - Spatial Prediction Control
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_SP_SPRE_CTL                    HW_REGISTER_RW( 0x7f000320 )
   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_MASK            0x0003031f
   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_WIDTH           18
   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_RESET           0x00000000
   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_CLU_MODE_BITS   17:16
   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_CLU_MODE_SET    0x00030000
   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_CLU_MODE_CLR    0xfffcffff
   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_CLU_MODE_MSB    17
   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_CLU_MODE_LSB    16
   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_CLU_MODE_RESET  0x0

   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_PRED_TYPE_BITS  9:8
   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_PRED_TYPE_SET   0x00000300
   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_PRED_TYPE_CLR   0xfffffcff
   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_PRED_TYPE_MSB   9
   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_PRED_TYPE_LSB   8
   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_PRED_TYPE_RESET 0x0

   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_CNST_INTRA_BITS 4:4
   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_CNST_INTRA_SET  0x00000010
   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_CNST_INTRA_CLR  0xffffffef
   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_CNST_INTRA_MSB  4
   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_CNST_INTRA_LSB  4
   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_CNST_INTRA_RESET 0x0

   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_U_LFT_BITS      3:3
   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_U_LFT_SET       0x00000008
   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_U_LFT_CLR       0xfffffff7
   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_U_LFT_MSB       3
   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_U_LFT_LSB       3
   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_U_LFT_RESET     0x0

   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_TOP_BITS        2:2
   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_TOP_SET         0x00000004
   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_TOP_CLR         0xfffffffb
   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_TOP_MSB         2
   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_TOP_LSB         2
   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_TOP_RESET       0x0

   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_LEFT_BITS       1:1
   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_LEFT_SET        0x00000002
   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_LEFT_CLR        0xfffffffd
   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_LEFT_MSB        1
   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_LEFT_LSB        1
   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_LEFT_RESET      0x0

   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_U_RT_BITS       0:0
   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_U_RT_SET        0x00000001
   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_U_RT_CLR        0xfffffffe
   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_U_RT_MSB        0
   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_U_RT_LSB        0
   #define VC4VCODEC0_DEC_SII_SP_SPRE_CTL_U_RT_RESET      0x0

/***************************************************************************
 *DEC_SII_SP_SPRE_MODE - Spatial Prediction Luma Mode
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_SP_SPRE_MODE                   HW_REGISTER_RW( 0x7f000324 )
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MASK           0xffffffff
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_WIDTH          32
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_RESET          0x00000000
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE7_BITS     31:28
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE7_SET      0xf0000000
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE7_CLR      0x0fffffff
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE7_MSB      31
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE7_LSB      28
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE7_RESET    0x0

   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE6_BITS     27:24
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE6_SET      0x0f000000
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE6_CLR      0xf0ffffff
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE6_MSB      27
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE6_LSB      24
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE6_RESET    0x0

   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE5_BITS     23:20
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE5_SET      0x00f00000
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE5_CLR      0xff0fffff
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE5_MSB      23
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE5_LSB      20
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE5_RESET    0x0

   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE4_BITS     19:16
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE4_SET      0x000f0000
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE4_CLR      0xfff0ffff
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE4_MSB      19
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE4_LSB      16
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE4_RESET    0x0

   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE3_BITS     15:12
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE3_SET      0x0000f000
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE3_CLR      0xffff0fff
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE3_MSB      15
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE3_LSB      12
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE3_RESET    0x0

   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE2_BITS     11:8
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE2_SET      0x00000f00
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE2_CLR      0xfffff0ff
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE2_MSB      11
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE2_LSB      8
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE2_RESET    0x0

   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE1_BITS     7:4
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE1_SET      0x000000f0
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE1_CLR      0xffffff0f
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE1_MSB      7
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE1_LSB      4
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE1_RESET    0x0

   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE0_BITS     3:0
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE0_SET      0x0000000f
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE0_CLR      0xfffffff0
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE0_MSB      3
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE0_LSB      0
   #define VC4VCODEC0_DEC_SII_SP_SPRE_MODE_MODE0_RESET    0x0

/***************************************************************************
 *DEC_SII_SP_SPRE_END - REG_SPRE_END
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_SP_SPRE_END                    HW_REGISTER_RW( 0x7f00033c )
   #define VC4VCODEC0_DEC_SII_SP_SPRE_END_MASK            0x00000000
   #define VC4VCODEC0_DEC_SII_SP_SPRE_END_WIDTH           0
   #define VC4VCODEC0_DEC_SII_SP_SPRE_END_RESET           0x00000000
/***************************************************************************
 *DEC_SII_MC_WPRD_CTL - Weighted Prediction Control
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_CTL                    HW_REGISTER_RW( 0x7f000340 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_CTL_MASK            0x00007703
   #define VC4VCODEC0_DEC_SII_MC_WPRD_CTL_WIDTH           15
   #define VC4VCODEC0_DEC_SII_MC_WPRD_CTL_RESET           0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_CTL_CHROMA_DENOM_BITS 14:12
   #define VC4VCODEC0_DEC_SII_MC_WPRD_CTL_CHROMA_DENOM_SET 0x00007000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_CTL_CHROMA_DENOM_CLR 0xffff8fff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_CTL_CHROMA_DENOM_MSB 14
   #define VC4VCODEC0_DEC_SII_MC_WPRD_CTL_CHROMA_DENOM_LSB 12
   #define VC4VCODEC0_DEC_SII_MC_WPRD_CTL_CHROMA_DENOM_RESET 0x0

   #define VC4VCODEC0_DEC_SII_MC_WPRD_CTL_LUM_DENOM_BITS  10:8
   #define VC4VCODEC0_DEC_SII_MC_WPRD_CTL_LUM_DENOM_SET   0x00000700
   #define VC4VCODEC0_DEC_SII_MC_WPRD_CTL_LUM_DENOM_CLR   0xfffff8ff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_CTL_LUM_DENOM_MSB   10
   #define VC4VCODEC0_DEC_SII_MC_WPRD_CTL_LUM_DENOM_LSB   8
   #define VC4VCODEC0_DEC_SII_MC_WPRD_CTL_LUM_DENOM_RESET 0x0

   #define VC4VCODEC0_DEC_SII_MC_WPRD_CTL_PRED_TYPE_BITS  1:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_CTL_PRED_TYPE_SET   0x00000003
   #define VC4VCODEC0_DEC_SII_MC_WPRD_CTL_PRED_TYPE_CLR   0xfffffffc
   #define VC4VCODEC0_DEC_SII_MC_WPRD_CTL_PRED_TYPE_MSB   1
   #define VC4VCODEC0_DEC_SII_MC_WPRD_CTL_PRED_TYPE_LSB   0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_CTL_PRED_TYPE_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_END - REG_WPRD_END
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_END                    HW_REGISTER_RW( 0x7f00035c )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_END_MASK            0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_END_WIDTH           0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_END_RESET           0x00000000
/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_0 - REG_IXFM_DQ_4x4_INTRA_Y_0
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_0   HW_REGISTER_RW( 0x7f000400 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_0_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_0_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_0_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_0_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_0_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_0_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_0_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_0_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_0_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_0_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_0_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_0_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_0_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_0_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_0_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_0_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_0_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_0_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_0_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_0_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_0_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_0_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_0_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_0_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_0_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_0_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_0_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_1 - REG_IXFM_DQ_4x4_INTRA_Y_1
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_1   HW_REGISTER_RW( 0x7f000404 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_1_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_1_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_1_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_1_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_1_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_1_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_1_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_1_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_1_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_1_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_1_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_1_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_1_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_1_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_1_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_1_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_1_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_1_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_1_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_1_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_1_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_1_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_1_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_1_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_1_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_1_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_1_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_2 - REG_IXFM_DQ_4x4_INTRA_Y_2
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_2   HW_REGISTER_RW( 0x7f000408 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_2_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_2_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_2_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_2_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_2_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_2_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_2_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_2_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_2_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_2_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_2_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_2_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_2_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_2_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_2_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_2_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_2_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_2_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_2_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_2_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_2_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_2_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_2_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_2_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_2_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_2_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_2_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_3 - REG_IXFM_DQ_4x4_INTRA_Y_3
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_3   HW_REGISTER_RW( 0x7f00040c )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_3_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_3_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_3_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_3_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_3_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_3_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_3_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_3_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_3_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_3_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_3_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_3_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_3_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_3_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_3_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_3_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_3_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_3_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_3_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_3_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_3_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_3_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_3_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_3_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_3_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_3_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_Y_3_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_0 - REG_IXFM_DQ_4x4_INTRA_CB_0
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_0  HW_REGISTER_RW( 0x7f000410 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_0_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_0_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_0_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_0_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_0_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_0_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_0_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_0_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_0_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_0_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_0_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_0_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_0_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_0_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_0_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_0_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_0_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_0_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_0_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_0_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_0_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_0_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_0_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_0_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_0_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_0_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_0_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_1 - REG_IXFM_DQ_4x4_INTRA_CB_1
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_1  HW_REGISTER_RW( 0x7f000414 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_1_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_1_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_1_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_1_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_1_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_1_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_1_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_1_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_1_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_1_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_1_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_1_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_1_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_1_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_1_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_1_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_1_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_1_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_1_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_1_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_1_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_1_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_1_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_1_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_1_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_1_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_1_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_2 - REG_IXFM_DQ_4x4_INTRA_CB_2
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_2  HW_REGISTER_RW( 0x7f000418 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_2_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_2_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_2_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_2_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_2_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_2_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_2_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_2_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_2_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_2_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_2_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_2_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_2_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_2_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_2_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_2_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_2_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_2_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_2_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_2_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_2_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_2_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_2_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_2_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_2_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_2_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_2_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_3 - REG_IXFM_DQ_4x4_INTRA_CB_3
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_3  HW_REGISTER_RW( 0x7f00041c )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_3_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_3_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_3_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_3_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_3_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_3_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_3_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_3_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_3_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_3_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_3_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_3_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_3_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_3_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_3_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_3_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_3_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_3_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_3_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_3_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_3_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_3_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_3_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_3_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_3_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_3_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CB_3_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_0 - REG_IXFM_DQ_4x4_INTRA_CR_0
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_0  HW_REGISTER_RW( 0x7f000420 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_0_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_0_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_0_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_0_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_0_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_0_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_0_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_0_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_0_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_0_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_0_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_0_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_0_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_0_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_0_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_0_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_0_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_0_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_0_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_0_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_0_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_0_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_0_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_0_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_0_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_0_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_0_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_1 - REG_IXFM_DQ_4x4_INTRA_CR_1
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_1  HW_REGISTER_RW( 0x7f000424 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_1_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_1_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_1_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_1_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_1_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_1_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_1_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_1_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_1_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_1_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_1_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_1_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_1_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_1_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_1_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_1_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_1_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_1_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_1_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_1_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_1_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_1_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_1_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_1_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_1_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_1_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_1_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_2 - REG_IXFM_DQ_4x4_INTRA_CR_2
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_2  HW_REGISTER_RW( 0x7f000428 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_2_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_2_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_2_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_2_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_2_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_2_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_2_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_2_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_2_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_2_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_2_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_2_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_2_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_2_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_2_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_2_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_2_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_2_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_2_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_2_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_2_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_2_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_2_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_2_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_2_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_2_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_2_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_3 - REG_IXFM_DQ_4x4_INTRA_CR_3
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_3  HW_REGISTER_RW( 0x7f00042c )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_3_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_3_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_3_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_3_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_3_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_3_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_3_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_3_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_3_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_3_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_3_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_3_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_3_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_3_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_3_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_3_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_3_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_3_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_3_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_3_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_3_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_3_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_3_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_3_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_3_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_3_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTRA_CR_3_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_0 - REG_IXFM_DQ_4x4_INTER_Y_0
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_0   HW_REGISTER_RW( 0x7f000430 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_0_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_0_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_0_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_0_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_0_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_0_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_0_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_0_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_0_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_0_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_0_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_0_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_0_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_0_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_0_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_0_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_0_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_0_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_0_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_0_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_0_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_0_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_0_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_0_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_0_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_0_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_0_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_1 - REG_IXFM_DQ_4x4_INTER_Y_1
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_1   HW_REGISTER_RW( 0x7f000434 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_1_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_1_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_1_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_1_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_1_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_1_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_1_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_1_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_1_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_1_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_1_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_1_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_1_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_1_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_1_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_1_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_1_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_1_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_1_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_1_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_1_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_1_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_1_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_1_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_1_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_1_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_1_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_2 - REG_IXFM_DQ_4x4_INTER_Y_2
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_2   HW_REGISTER_RW( 0x7f000438 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_2_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_2_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_2_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_2_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_2_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_2_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_2_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_2_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_2_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_2_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_2_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_2_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_2_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_2_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_2_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_2_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_2_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_2_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_2_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_2_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_2_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_2_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_2_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_2_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_2_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_2_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_2_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_3 - REG_IXFM_DQ_4x4_INTER_Y_3
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_3   HW_REGISTER_RW( 0x7f00043c )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_3_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_3_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_3_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_3_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_3_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_3_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_3_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_3_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_3_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_3_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_3_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_3_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_3_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_3_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_3_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_3_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_3_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_3_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_3_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_3_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_3_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_3_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_3_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_3_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_3_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_3_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_Y_3_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_0 - REG_IXFM_DQ_4x4_INTER_CB_0
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_0  HW_REGISTER_RW( 0x7f000440 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_0_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_0_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_0_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_0_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_0_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_0_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_0_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_0_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_0_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_0_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_0_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_0_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_0_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_0_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_0_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_0_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_0_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_0_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_0_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_0_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_0_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_0_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_0_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_0_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_0_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_0_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_0_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_1 - REG_IXFM_DQ_4x4_INTER_CB_1
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_1  HW_REGISTER_RW( 0x7f000444 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_1_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_1_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_1_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_1_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_1_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_1_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_1_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_1_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_1_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_1_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_1_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_1_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_1_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_1_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_1_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_1_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_1_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_1_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_1_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_1_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_1_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_1_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_1_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_1_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_1_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_1_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_1_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_2 - REG_IXFM_DQ_4x4_INTER_CB_2
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_2  HW_REGISTER_RW( 0x7f000448 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_2_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_2_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_2_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_2_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_2_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_2_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_2_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_2_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_2_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_2_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_2_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_2_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_2_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_2_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_2_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_2_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_2_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_2_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_2_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_2_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_2_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_2_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_2_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_2_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_2_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_2_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_2_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_3 - REG_IXFM_DQ_4x4_INTER_CB_3
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_3  HW_REGISTER_RW( 0x7f00044c )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_3_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_3_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_3_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_3_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_3_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_3_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_3_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_3_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_3_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_3_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_3_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_3_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_3_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_3_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_3_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_3_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_3_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_3_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_3_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_3_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_3_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_3_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_3_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_3_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_3_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_3_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CB_3_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_0 - REG_IXFM_DQ_4x4_INTER_CR_0
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_0  HW_REGISTER_RW( 0x7f000450 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_0_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_0_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_0_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_0_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_0_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_0_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_0_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_0_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_0_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_0_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_0_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_0_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_0_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_0_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_0_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_0_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_0_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_0_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_0_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_0_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_0_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_0_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_0_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_0_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_0_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_0_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_0_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_1 - REG_IXFM_DQ_4x4_INTER_CR_1
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_1  HW_REGISTER_RW( 0x7f000454 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_1_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_1_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_1_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_1_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_1_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_1_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_1_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_1_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_1_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_1_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_1_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_1_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_1_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_1_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_1_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_1_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_1_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_1_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_1_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_1_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_1_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_1_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_1_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_1_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_1_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_1_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_1_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_2 - REG_IXFM_DQ_4x4_INTER_CR_2
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_2  HW_REGISTER_RW( 0x7f000458 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_2_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_2_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_2_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_2_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_2_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_2_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_2_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_2_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_2_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_2_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_2_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_2_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_2_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_2_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_2_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_2_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_2_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_2_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_2_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_2_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_2_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_2_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_2_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_2_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_2_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_2_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_2_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_3 - REG_IXFM_DQ_4x4_INTER_CR_3
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_3  HW_REGISTER_RW( 0x7f00045c )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_3_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_3_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_3_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_3_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_3_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_3_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_3_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_3_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_3_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_3_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_3_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_3_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_3_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_3_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_3_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_3_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_3_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_3_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_3_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_3_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_3_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_3_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_3_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_3_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_3_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_3_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_4x4_INTER_CR_3_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_0 - REG_IXFM_DQ_8x8_INTRA_Y_0
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_0   HW_REGISTER_RW( 0x7f000500 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_0_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_0_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_0_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_0_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_0_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_0_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_0_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_0_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_0_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_0_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_0_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_0_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_0_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_0_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_0_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_0_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_0_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_0_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_0_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_0_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_0_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_0_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_0_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_0_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_0_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_0_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_0_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_1 - REG_IXFM_DQ_8x8_INTRA_Y_1
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_1   HW_REGISTER_RW( 0x7f000504 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_1_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_1_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_1_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_1_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_1_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_1_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_1_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_1_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_1_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_1_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_1_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_1_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_1_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_1_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_1_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_1_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_1_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_1_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_1_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_1_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_1_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_1_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_1_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_1_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_1_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_1_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_1_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_2 - REG_IXFM_DQ_8x8_INTRA_Y_2
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_2   HW_REGISTER_RW( 0x7f000508 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_2_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_2_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_2_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_2_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_2_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_2_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_2_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_2_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_2_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_2_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_2_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_2_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_2_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_2_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_2_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_2_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_2_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_2_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_2_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_2_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_2_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_2_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_2_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_2_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_2_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_2_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_2_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_3 - REG_IXFM_DQ_8x8_INTRA_Y_3
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_3   HW_REGISTER_RW( 0x7f00050c )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_3_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_3_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_3_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_3_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_3_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_3_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_3_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_3_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_3_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_3_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_3_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_3_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_3_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_3_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_3_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_3_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_3_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_3_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_3_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_3_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_3_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_3_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_3_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_3_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_3_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_3_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_3_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_4 - REG_IXFM_DQ_8x8_INTRA_Y_4
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_4   HW_REGISTER_RW( 0x7f000510 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_4_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_4_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_4_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_4_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_4_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_4_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_4_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_4_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_4_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_4_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_4_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_4_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_4_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_4_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_4_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_4_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_4_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_4_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_4_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_4_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_4_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_4_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_4_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_4_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_4_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_4_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_4_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_5 - REG_IXFM_DQ_8x8_INTRA_Y_5
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_5   HW_REGISTER_RW( 0x7f000514 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_5_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_5_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_5_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_5_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_5_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_5_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_5_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_5_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_5_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_5_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_5_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_5_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_5_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_5_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_5_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_5_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_5_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_5_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_5_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_5_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_5_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_5_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_5_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_5_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_5_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_5_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_5_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_6 - REG_IXFM_DQ_8x8_INTRA_Y_6
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_6   HW_REGISTER_RW( 0x7f000518 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_6_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_6_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_6_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_6_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_6_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_6_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_6_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_6_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_6_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_6_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_6_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_6_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_6_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_6_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_6_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_6_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_6_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_6_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_6_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_6_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_6_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_6_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_6_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_6_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_6_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_6_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_6_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_7 - REG_IXFM_DQ_8x8_INTRA_Y_7
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_7   HW_REGISTER_RW( 0x7f00051c )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_7_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_7_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_7_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_7_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_7_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_7_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_7_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_7_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_7_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_7_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_7_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_7_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_7_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_7_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_7_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_7_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_7_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_7_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_7_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_7_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_7_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_7_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_7_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_7_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_7_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_7_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_7_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_8 - REG_IXFM_DQ_8x8_INTRA_Y_8
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_8   HW_REGISTER_RW( 0x7f000520 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_8_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_8_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_8_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_8_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_8_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_8_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_8_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_8_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_8_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_8_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_8_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_8_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_8_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_8_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_8_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_8_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_8_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_8_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_8_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_8_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_8_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_8_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_8_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_8_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_8_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_8_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_8_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_9 - REG_IXFM_DQ_8x8_INTRA_Y_9
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_9   HW_REGISTER_RW( 0x7f000524 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_9_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_9_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_9_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_9_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_9_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_9_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_9_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_9_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_9_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_9_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_9_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_9_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_9_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_9_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_9_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_9_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_9_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_9_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_9_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_9_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_9_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_9_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_9_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_9_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_9_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_9_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_9_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_a - REG_IXFM_DQ_8x8_INTRA_Y_a
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_a   HW_REGISTER_RW( 0x7f000528 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_a_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_a_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_a_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_a_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_a_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_a_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_a_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_a_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_a_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_a_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_a_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_a_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_a_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_a_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_a_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_a_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_a_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_a_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_a_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_a_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_a_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_a_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_a_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_a_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_a_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_a_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_a_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_b - REG_IXFM_DQ_8x8_INTRA_Y_b
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_b   HW_REGISTER_RW( 0x7f00052c )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_b_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_b_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_b_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_b_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_b_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_b_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_b_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_b_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_b_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_b_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_b_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_b_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_b_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_b_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_b_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_b_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_b_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_b_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_b_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_b_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_b_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_b_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_b_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_b_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_b_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_b_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_b_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_c - REG_IXFM_DQ_8x8_INTRA_Y_c
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_c   HW_REGISTER_RW( 0x7f000530 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_c_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_c_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_c_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_c_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_c_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_c_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_c_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_c_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_c_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_c_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_c_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_c_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_c_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_c_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_c_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_c_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_c_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_c_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_c_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_c_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_c_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_c_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_c_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_c_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_c_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_c_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_c_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_d - REG_IXFM_DQ_8x8_INTRA_Y_d
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_d   HW_REGISTER_RW( 0x7f000534 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_d_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_d_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_d_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_d_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_d_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_d_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_d_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_d_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_d_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_d_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_d_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_d_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_d_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_d_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_d_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_d_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_d_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_d_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_d_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_d_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_d_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_d_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_d_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_d_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_d_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_d_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_d_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_e - REG_IXFM_DQ_8x8_INTRA_Y_e
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_e   HW_REGISTER_RW( 0x7f000538 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_e_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_e_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_e_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_e_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_e_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_e_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_e_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_e_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_e_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_e_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_e_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_e_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_e_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_e_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_e_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_e_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_e_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_e_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_e_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_e_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_e_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_e_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_e_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_e_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_e_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_e_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_e_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_f - REG_IXFM_DQ_8x8_INTRA_Y_f
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_f   HW_REGISTER_RW( 0x7f00053c )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_f_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_f_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_f_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_f_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_f_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_f_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_f_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_f_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_f_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_f_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_f_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_f_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_f_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_f_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_f_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_f_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_f_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_f_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_f_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_f_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_f_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_f_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_f_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_f_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_f_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_f_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTRA_Y_f_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_0 - REG_IXFM_DQ_8x8_INTER_Y_0
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_0   HW_REGISTER_RW( 0x7f000540 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_0_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_0_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_0_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_0_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_0_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_0_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_0_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_0_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_0_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_0_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_0_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_0_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_0_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_0_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_0_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_0_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_0_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_0_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_0_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_0_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_0_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_0_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_0_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_0_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_0_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_0_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_0_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_1 - REG_IXFM_DQ_8x8_INTER_Y_1
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_1   HW_REGISTER_RW( 0x7f000544 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_1_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_1_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_1_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_1_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_1_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_1_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_1_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_1_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_1_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_1_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_1_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_1_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_1_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_1_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_1_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_1_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_1_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_1_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_1_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_1_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_1_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_1_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_1_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_1_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_1_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_1_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_1_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_2 - REG_IXFM_DQ_8x8_INTER_Y_2
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_2   HW_REGISTER_RW( 0x7f000548 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_2_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_2_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_2_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_2_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_2_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_2_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_2_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_2_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_2_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_2_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_2_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_2_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_2_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_2_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_2_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_2_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_2_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_2_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_2_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_2_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_2_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_2_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_2_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_2_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_2_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_2_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_2_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_3 - REG_IXFM_DQ_8x8_INTER_Y_3
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_3   HW_REGISTER_RW( 0x7f00054c )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_3_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_3_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_3_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_3_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_3_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_3_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_3_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_3_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_3_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_3_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_3_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_3_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_3_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_3_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_3_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_3_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_3_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_3_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_3_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_3_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_3_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_3_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_3_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_3_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_3_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_3_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_3_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_4 - REG_IXFM_DQ_8x8_INTER_Y_4
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_4   HW_REGISTER_RW( 0x7f000550 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_4_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_4_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_4_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_4_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_4_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_4_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_4_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_4_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_4_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_4_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_4_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_4_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_4_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_4_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_4_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_4_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_4_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_4_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_4_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_4_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_4_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_4_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_4_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_4_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_4_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_4_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_4_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_5 - REG_IXFM_DQ_8x8_INTER_Y_5
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_5   HW_REGISTER_RW( 0x7f000554 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_5_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_5_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_5_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_5_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_5_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_5_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_5_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_5_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_5_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_5_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_5_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_5_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_5_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_5_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_5_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_5_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_5_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_5_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_5_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_5_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_5_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_5_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_5_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_5_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_5_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_5_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_5_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_6 - REG_IXFM_DQ_8x8_INTER_Y_6
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_6   HW_REGISTER_RW( 0x7f000558 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_6_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_6_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_6_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_6_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_6_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_6_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_6_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_6_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_6_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_6_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_6_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_6_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_6_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_6_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_6_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_6_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_6_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_6_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_6_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_6_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_6_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_6_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_6_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_6_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_6_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_6_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_6_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_7 - REG_IXFM_DQ_8x8_INTER_Y_7
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_7   HW_REGISTER_RW( 0x7f00055c )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_7_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_7_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_7_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_7_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_7_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_7_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_7_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_7_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_7_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_7_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_7_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_7_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_7_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_7_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_7_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_7_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_7_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_7_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_7_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_7_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_7_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_7_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_7_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_7_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_7_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_7_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_7_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_8 - REG_IXFM_DQ_8x8_INTER_Y_8
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_8   HW_REGISTER_RW( 0x7f000560 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_8_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_8_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_8_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_8_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_8_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_8_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_8_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_8_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_8_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_8_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_8_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_8_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_8_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_8_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_8_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_8_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_8_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_8_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_8_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_8_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_8_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_8_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_8_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_8_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_8_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_8_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_8_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_9 - REG_IXFM_DQ_8x8_INTER_Y_9
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_9   HW_REGISTER_RW( 0x7f000564 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_9_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_9_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_9_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_9_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_9_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_9_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_9_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_9_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_9_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_9_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_9_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_9_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_9_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_9_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_9_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_9_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_9_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_9_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_9_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_9_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_9_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_9_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_9_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_9_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_9_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_9_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_9_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_a - REG_IXFM_DQ_8x8_INTER_Y_a
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_a   HW_REGISTER_RW( 0x7f000568 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_a_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_a_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_a_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_a_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_a_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_a_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_a_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_a_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_a_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_a_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_a_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_a_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_a_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_a_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_a_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_a_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_a_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_a_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_a_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_a_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_a_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_a_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_a_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_a_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_a_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_a_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_a_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_b - REG_IXFM_DQ_8x8_INTER_Y_b
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_b   HW_REGISTER_RW( 0x7f00056c )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_b_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_b_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_b_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_b_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_b_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_b_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_b_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_b_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_b_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_b_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_b_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_b_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_b_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_b_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_b_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_b_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_b_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_b_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_b_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_b_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_b_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_b_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_b_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_b_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_b_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_b_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_b_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_c - REG_IXFM_DQ_8x8_INTER_Y_c
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_c   HW_REGISTER_RW( 0x7f000570 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_c_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_c_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_c_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_c_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_c_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_c_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_c_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_c_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_c_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_c_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_c_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_c_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_c_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_c_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_c_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_c_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_c_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_c_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_c_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_c_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_c_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_c_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_c_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_c_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_c_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_c_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_c_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_d - REG_IXFM_DQ_8x8_INTER_Y_d
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_d   HW_REGISTER_RW( 0x7f000574 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_d_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_d_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_d_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_d_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_d_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_d_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_d_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_d_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_d_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_d_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_d_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_d_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_d_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_d_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_d_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_d_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_d_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_d_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_d_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_d_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_d_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_d_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_d_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_d_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_d_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_d_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_d_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_e - REG_IXFM_DQ_8x8_INTER_Y_e
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_e   HW_REGISTER_RW( 0x7f000578 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_e_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_e_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_e_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_e_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_e_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_e_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_e_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_e_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_e_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_e_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_e_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_e_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_e_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_e_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_e_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_e_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_e_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_e_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_e_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_e_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_e_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_e_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_e_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_e_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_e_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_e_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_e_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_f - REG_IXFM_DQ_8x8_INTER_Y_f
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_f   HW_REGISTER_RW( 0x7f00057c )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_f_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_f_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_f_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_f_Quant0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_f_Quant0_SET 0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_f_Quant0_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_f_Quant0_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_f_Quant0_LSB 24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_f_Quant0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_f_Quant1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_f_Quant1_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_f_Quant1_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_f_Quant1_MSB 23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_f_Quant1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_f_Quant1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_f_Quant2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_f_Quant2_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_f_Quant2_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_f_Quant2_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_f_Quant2_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_f_Quant2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_f_Quant3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_f_Quant3_SET 0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_f_Quant3_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_f_Quant3_MSB 7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_f_Quant3_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_8x8_INTER_Y_f_Quant3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_DQ_END - End of decode area
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_END             HW_REGISTER_RW( 0x7f000580 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_END_MASK     0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_END_WIDTH    0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_DQ_END_RESET    0x00000000
/***************************************************************************
 *DEC_AVS_ICEPT - AVS emulation prevention state
 ***************************************************************************/
#define VC4VCODEC0_DEC_AVS_ICEPT                          HW_REGISTER_RW( 0x7f0005a4 )
   #define VC4VCODEC0_DEC_AVS_ICEPT_MASK                  0x11111fff
   #define VC4VCODEC0_DEC_AVS_ICEPT_WIDTH                 29
   #define VC4VCODEC0_DEC_AVS_ICEPT_RESET                 0x00000000
   #define VC4VCODEC0_DEC_AVS_ICEPT_A3_VALID_BITS         28:28
   #define VC4VCODEC0_DEC_AVS_ICEPT_A3_VALID_SET          0x10000000
   #define VC4VCODEC0_DEC_AVS_ICEPT_A3_VALID_CLR          0xefffffff
   #define VC4VCODEC0_DEC_AVS_ICEPT_A3_VALID_MSB          28
   #define VC4VCODEC0_DEC_AVS_ICEPT_A3_VALID_LSB          28
   #define VC4VCODEC0_DEC_AVS_ICEPT_A3_VALID_RESET        0x0

   #define VC4VCODEC0_DEC_AVS_ICEPT_B2_VALID_BITS         24:24
   #define VC4VCODEC0_DEC_AVS_ICEPT_B2_VALID_SET          0x01000000
   #define VC4VCODEC0_DEC_AVS_ICEPT_B2_VALID_CLR          0xfeffffff
   #define VC4VCODEC0_DEC_AVS_ICEPT_B2_VALID_MSB          24
   #define VC4VCODEC0_DEC_AVS_ICEPT_B2_VALID_LSB          24
   #define VC4VCODEC0_DEC_AVS_ICEPT_B2_VALID_RESET        0x0

   #define VC4VCODEC0_DEC_AVS_ICEPT_A2_VALID_BITS         20:20
   #define VC4VCODEC0_DEC_AVS_ICEPT_A2_VALID_SET          0x00100000
   #define VC4VCODEC0_DEC_AVS_ICEPT_A2_VALID_CLR          0xffefffff
   #define VC4VCODEC0_DEC_AVS_ICEPT_A2_VALID_MSB          20
   #define VC4VCODEC0_DEC_AVS_ICEPT_A2_VALID_LSB          20
   #define VC4VCODEC0_DEC_AVS_ICEPT_A2_VALID_RESET        0x0

   #define VC4VCODEC0_DEC_AVS_ICEPT_B1_VALID_BITS         16:16
   #define VC4VCODEC0_DEC_AVS_ICEPT_B1_VALID_SET          0x00010000
   #define VC4VCODEC0_DEC_AVS_ICEPT_B1_VALID_CLR          0xfffeffff
   #define VC4VCODEC0_DEC_AVS_ICEPT_B1_VALID_MSB          16
   #define VC4VCODEC0_DEC_AVS_ICEPT_B1_VALID_LSB          16
   #define VC4VCODEC0_DEC_AVS_ICEPT_B1_VALID_RESET        0x0

   #define VC4VCODEC0_DEC_AVS_ICEPT_A1_VALID_BITS         12:12
   #define VC4VCODEC0_DEC_AVS_ICEPT_A1_VALID_SET          0x00001000
   #define VC4VCODEC0_DEC_AVS_ICEPT_A1_VALID_CLR          0xffffefff
   #define VC4VCODEC0_DEC_AVS_ICEPT_A1_VALID_MSB          12
   #define VC4VCODEC0_DEC_AVS_ICEPT_A1_VALID_LSB          12
   #define VC4VCODEC0_DEC_AVS_ICEPT_A1_VALID_RESET        0x0

   #define VC4VCODEC0_DEC_AVS_ICEPT_A1_DATA_BITS          11:4
   #define VC4VCODEC0_DEC_AVS_ICEPT_A1_DATA_SET           0x00000ff0
   #define VC4VCODEC0_DEC_AVS_ICEPT_A1_DATA_CLR           0xfffff00f
   #define VC4VCODEC0_DEC_AVS_ICEPT_A1_DATA_MSB           11
   #define VC4VCODEC0_DEC_AVS_ICEPT_A1_DATA_LSB           4
   #define VC4VCODEC0_DEC_AVS_ICEPT_A1_DATA_RESET         0x0

   #define VC4VCODEC0_DEC_AVS_ICEPT_A1_STARTCODE_BITS     3:3
   #define VC4VCODEC0_DEC_AVS_ICEPT_A1_STARTCODE_SET      0x00000008
   #define VC4VCODEC0_DEC_AVS_ICEPT_A1_STARTCODE_CLR      0xfffffff7
   #define VC4VCODEC0_DEC_AVS_ICEPT_A1_STARTCODE_MSB      3
   #define VC4VCODEC0_DEC_AVS_ICEPT_A1_STARTCODE_LSB      3
   #define VC4VCODEC0_DEC_AVS_ICEPT_A1_STARTCODE_RESET    0x0

   #define VC4VCODEC0_DEC_AVS_ICEPT_A1_AVS_BITS           2:2
   #define VC4VCODEC0_DEC_AVS_ICEPT_A1_AVS_SET            0x00000004
   #define VC4VCODEC0_DEC_AVS_ICEPT_A1_AVS_CLR            0xfffffffb
   #define VC4VCODEC0_DEC_AVS_ICEPT_A1_AVS_MSB            2
   #define VC4VCODEC0_DEC_AVS_ICEPT_A1_AVS_LSB            2
   #define VC4VCODEC0_DEC_AVS_ICEPT_A1_AVS_RESET          0x0

   #define VC4VCODEC0_DEC_AVS_ICEPT_A1_NUMZEROBYTES_BITS  1:0
   #define VC4VCODEC0_DEC_AVS_ICEPT_A1_NUMZEROBYTES_SET   0x00000003
   #define VC4VCODEC0_DEC_AVS_ICEPT_A1_NUMZEROBYTES_CLR   0xfffffffc
   #define VC4VCODEC0_DEC_AVS_ICEPT_A1_NUMZEROBYTES_MSB   1
   #define VC4VCODEC0_DEC_AVS_ICEPT_A1_NUMZEROBYTES_LSB   0
   #define VC4VCODEC0_DEC_AVS_ICEPT_A1_NUMZEROBYTES_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_CTL - Inverse Transform Control
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL                HW_REGISTER_RW( 0x7f000700 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_MASK        0xff7f1f1f
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_WIDTH       32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_RESET       0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_XFM_BITS    31:30
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_XFM_SET     0xc0000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_XFM_CLR     0x3fffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_XFM_MSB     31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_XFM_LSB     30
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_XFM_RESET   0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_SCAN_BITS   29:29
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_SCAN_SET    0x20000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_SCAN_CLR    0xdfffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_SCAN_MSB    29
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_SCAN_LSB    29
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_SCAN_RESET  0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_USE_QS_TAB_BITS 28:28
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_USE_QS_TAB_SET 0x10000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_USE_QS_TAB_CLR 0xefffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_USE_QS_TAB_MSB 28
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_USE_QS_TAB_LSB 28
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_USE_QS_TAB_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_COEF_ORDER_8X8_BITS 27:27
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_COEF_ORDER_8X8_SET 0x08000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_COEF_ORDER_8X8_CLR 0xf7ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_COEF_ORDER_8X8_MSB 27
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_COEF_ORDER_8X8_LSB 27
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_COEF_ORDER_8X8_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_FLD_BITS    26:26
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_FLD_SET     0x04000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_FLD_CLR     0xfbffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_FLD_MSB     26
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_FLD_LSB     26
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_FLD_RESET   0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_ODD_BITS    25:25
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_ODD_SET     0x02000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_ODD_CLR     0xfdffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_ODD_MSB     25
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_ODD_LSB     25
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_ODD_RESET   0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_TYPE_BITS   24:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_TYPE_SET    0x01000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_TYPE_CLR    0xfeffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_TYPE_MSB    24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_TYPE_LSB    24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_TYPE_RESET  0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_QPY_BITS    22:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_QPY_SET     0x007f0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_QPY_CLR     0xff80ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_QPY_MSB     22
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_QPY_LSB     16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_QPY_RESET   0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_OVERLAPTXM_BIT_SHIFT_BITS 12:12
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_OVERLAPTXM_BIT_SHIFT_SET 0x00001000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_OVERLAPTXM_BIT_SHIFT_CLR 0xffffefff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_OVERLAPTXM_BIT_SHIFT_MSB 12
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_OVERLAPTXM_BIT_SHIFT_LSB 12
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_OVERLAPTXM_BIT_SHIFT_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_NON_UNIFORM_BITS 11:11
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_NON_UNIFORM_SET 0x00000800
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_NON_UNIFORM_CLR 0xfffff7ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_NON_UNIFORM_MSB 11
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_NON_UNIFORM_LSB 11
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_NON_UNIFORM_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_AC_PRED_BITS 10:10
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_AC_PRED_SET 0x00000400
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_AC_PRED_CLR 0xfffffbff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_AC_PRED_MSB 10
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_AC_PRED_LSB 10
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_AC_PRED_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_HALF_QP_BITS 9:9
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_HALF_QP_SET 0x00000200
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_HALF_QP_CLR 0xfffffdff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_HALF_QP_MSB 9
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_HALF_QP_LSB 9
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_HALF_QP_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_TOP_AVAIL_BITS 8:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_TOP_AVAIL_SET 0x00000100
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_TOP_AVAIL_CLR 0xfffffeff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_TOP_AVAIL_MSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_TOP_AVAIL_LSB 8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_TOP_AVAIL_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_CBP_BITS    4:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_CBP_SET     0x0000001f
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_CBP_CLR     0xffffffe0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_CBP_MSB     4
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_CBP_LSB     0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_CTL_CBP_RESET   0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_COEF - Inverse Transform Coefficients
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_COEF               HW_REGISTER_RW( 0x7f000704 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_COEF_MASK       0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_COEF_WIDTH      32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_COEF_RESET      0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_COEF_RUN0_BITS  31:28
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_COEF_RUN0_SET   0xf0000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_COEF_RUN0_CLR   0x0fffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_COEF_RUN0_MSB   31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_COEF_RUN0_LSB   28
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_COEF_RUN0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_COEF_COEF0_BITS 27:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_COEF_COEF0_SET  0x0fff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_COEF_COEF0_CLR  0xf000ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_COEF_COEF0_MSB  27
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_COEF_COEF0_LSB  16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_COEF_COEF0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_COEF_RUN1_BITS  15:12
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_COEF_RUN1_SET   0x0000f000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_COEF_RUN1_CLR   0xffff0fff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_COEF_RUN1_MSB   15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_COEF_RUN1_LSB   12
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_COEF_RUN1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_COEF_COEF1_BITS 11:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_COEF_COEF1_SET  0x00000fff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_COEF_COEF1_CLR  0xfffff000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_COEF_COEF1_MSB  11
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_COEF_COEF1_LSB  0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_COEF_COEF1_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_OUT - Residual buffer IDs
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_OUT                HW_REGISTER_RW( 0x7f000708 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_OUT_MASK        0x0000ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_OUT_WIDTH       16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_OUT_RESET       0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_OUT_PICT1_BITS  15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_OUT_PICT1_SET   0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_OUT_PICT1_CLR   0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_OUT_PICT1_MSB   15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_OUT_PICT1_LSB   8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_OUT_PICT1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_OUT_PICT0_BITS  7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_OUT_PICT0_SET   0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_OUT_PICT0_CLR   0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_OUT_PICT0_MSB   7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_OUT_PICT0_LSB   0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_OUT_PICT0_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_PCM - PCM Pixel data
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_PCM                HW_REGISTER_RW( 0x7f00070c )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_PCM_MASK        0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_PCM_WIDTH       32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_PCM_RESET       0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_PCM_PIXEL0_BITS 31:24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_PCM_PIXEL0_SET  0xff000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_PCM_PIXEL0_CLR  0x00ffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_PCM_PIXEL0_MSB  31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_PCM_PIXEL0_LSB  24
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_PCM_PIXEL0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_PCM_PIXEL1_BITS 23:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_PCM_PIXEL1_SET  0x00ff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_PCM_PIXEL1_CLR  0xff00ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_PCM_PIXEL1_MSB  23
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_PCM_PIXEL1_LSB  16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_PCM_PIXEL1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_PCM_PIXEL2_BITS 15:8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_PCM_PIXEL2_SET  0x0000ff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_PCM_PIXEL2_CLR  0xffff00ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_PCM_PIXEL2_MSB  15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_PCM_PIXEL2_LSB  8
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_PCM_PIXEL2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_PCM_PIXEL3_BITS 7:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_PCM_PIXEL3_SET  0x000000ff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_PCM_PIXEL3_CLR  0xffffff00
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_PCM_PIXEL3_MSB  7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_PCM_PIXEL3_LSB  0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_PCM_PIXEL3_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_264_COEF_NORUN - REG_IXFM_264_COEF_NORUN
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_264_COEF_NORUN     HW_REGISTER_RW( 0x7f000710 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_264_COEF_NORUN_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_264_COEF_NORUN_WIDTH  32
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_264_COEF_NORUN_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_264_COEF_NORUN_COEF1_BITS 31:16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_264_COEF_NORUN_COEF1_SET 0xffff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_264_COEF_NORUN_COEF1_CLR 0x0000ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_264_COEF_NORUN_COEF1_MSB 31
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_264_COEF_NORUN_COEF1_LSB 16
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_264_COEF_NORUN_COEF1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_264_COEF_NORUN_COEF0_BITS 15:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_264_COEF_NORUN_COEF0_SET 0x0000ffff
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_264_COEF_NORUN_COEF0_CLR 0xffff0000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_264_COEF_NORUN_COEF0_MSB 15
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_264_COEF_NORUN_COEF0_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_264_COEF_NORUN_COEF0_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_BLK_SIZE - REG_IXFM_BLK_SIZE
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_BLK_SIZE           HW_REGISTER_RW( 0x7f000714 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_BLK_SIZE_MASK   0x00000007
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_BLK_SIZE_WIDTH  3
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_BLK_SIZE_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_BLK_SIZE_INTRA_BITS 2:2
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_BLK_SIZE_INTRA_SET 0x00000004
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_BLK_SIZE_INTRA_CLR 0xfffffffb
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_BLK_SIZE_INTRA_MSB 2
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_BLK_SIZE_INTRA_LSB 2
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_BLK_SIZE_INTRA_RESET 0x0

   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_BLK_SIZE_SIZE_BITS 1:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_BLK_SIZE_SIZE_SET 0x00000003
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_BLK_SIZE_SIZE_CLR 0xfffffffc
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_BLK_SIZE_SIZE_MSB 1
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_BLK_SIZE_SIZE_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_BLK_SIZE_SIZE_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_SLICE - Slice ID
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_SLICE              HW_REGISTER_RW( 0x7f000718 )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_SLICE_MASK      0x0000007f
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_SLICE_WIDTH     7
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_SLICE_RESET     0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_SLICE_SLICE_ID_BITS 6:0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_SLICE_SLICE_ID_SET 0x0000007f
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_SLICE_SLICE_ID_CLR 0xffffff80
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_SLICE_SLICE_ID_MSB 6
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_SLICE_SLICE_ID_LSB 0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_SLICE_SLICE_ID_RESET 0x0

/***************************************************************************
 *DEC_SII_IZZ_IQ_IXFM_END - REG_IXFM_END
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_END                HW_REGISTER_RW( 0x7f00071c )
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_END_MASK        0x00000000
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_END_WIDTH       0
   #define VC4VCODEC0_DEC_SII_IZZ_IQ_IXFM_END_RESET       0x00000000
/***************************************************************************
 *DEC_SII_DB_DBLK_CTL - Deblocking Control
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_DB_DBLK_CTL                    HW_REGISTER_RW( 0x7f000720 )
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_MASK            0x00007fff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_WIDTH           15
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_RESET           0x00000000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_CTL_EDGE_TOP_BITS 14:14
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_CTL_EDGE_TOP_SET 0x00004000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_CTL_EDGE_TOP_CLR 0xffffbfff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_CTL_EDGE_TOP_MSB 14
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_CTL_EDGE_TOP_LSB 14
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_CTL_EDGE_TOP_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_CTL_EDGE_BOTTOM_BITS 13:13
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_CTL_EDGE_BOTTOM_SET 0x00002000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_CTL_EDGE_BOTTOM_CLR 0xffffdfff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_CTL_EDGE_BOTTOM_MSB 13
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_CTL_EDGE_BOTTOM_LSB 13
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_CTL_EDGE_BOTTOM_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_CSR_DBHZ_CHR_TOP_MVDIFF_BITS 12:12
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_CSR_DBHZ_CHR_TOP_MVDIFF_SET 0x00001000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_CSR_DBHZ_CHR_TOP_MVDIFF_CLR 0xffffefff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_CSR_DBHZ_CHR_TOP_MVDIFF_MSB 12
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_CSR_DBHZ_CHR_TOP_MVDIFF_LSB 12
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_CSR_DBHZ_CHR_TOP_MVDIFF_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_CSR_DBVT_CHR_TOP_MVDIFF_BITS 11:11
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_CSR_DBVT_CHR_TOP_MVDIFF_SET 0x00000800
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_CSR_DBVT_CHR_TOP_MVDIFF_CLR 0xfffff7ff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_CSR_DBVT_CHR_TOP_MVDIFF_MSB 11
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_CSR_DBVT_CHR_TOP_MVDIFF_LSB 11
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_CSR_DBVT_CHR_TOP_MVDIFF_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_CSR_DBHZ_CHR_MVDIFF_BITS 10:10
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_CSR_DBHZ_CHR_MVDIFF_SET 0x00000400
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_CSR_DBHZ_CHR_MVDIFF_CLR 0xfffffbff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_CSR_DBHZ_CHR_MVDIFF_MSB 10
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_CSR_DBHZ_CHR_MVDIFF_LSB 10
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_CSR_DBHZ_CHR_MVDIFF_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_CSR_DBVT_CHR_MVDIFF_BITS 9:9
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_CSR_DBVT_CHR_MVDIFF_SET 0x00000200
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_CSR_DBVT_CHR_MVDIFF_CLR 0xfffffdff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_CSR_DBVT_CHR_MVDIFF_MSB 9
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_CSR_DBVT_CHR_MVDIFF_LSB 9
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_CSR_DBVT_CHR_MVDIFF_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_MPEG_BITS       8:8
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_MPEG_SET        0x00000100
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_MPEG_CLR        0xfffffeff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_MPEG_MSB        8
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_MPEG_LSB        8
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_MPEG_RESET      0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_H264_8X8_BITS   7:7
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_H264_8X8_SET    0x00000080
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_H264_8X8_CLR    0xffffff7f
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_H264_8X8_MSB    7
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_H264_8X8_LSB    7
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_H264_8X8_RESET  0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_MONO_BITS       6:6
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_MONO_SET        0x00000040
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_MONO_CLR        0xffffffbf
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_MONO_MSB        6
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_MONO_LSB        6
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_MONO_RESET      0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_IS_LAST_BITS    5:5
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_IS_LAST_SET     0x00000020
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_IS_LAST_CLR     0xffffffdf
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_IS_LAST_MSB     5
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_IS_LAST_LSB     5
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_IS_LAST_RESET   0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_INTRA_BITS      4:4
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_INTRA_SET       0x00000010
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_INTRA_CLR       0xffffffef
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_INTRA_MSB       4
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_INTRA_LSB       4
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_INTRA_RESET     0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_FLEFT_BITS      3:3
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_FLEFT_SET       0x00000008
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_FLEFT_CLR       0xfffffff7
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_FLEFT_MSB       3
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_FLEFT_LSB       3
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_FLEFT_RESET     0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_FTOP_BITS       2:2
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_FTOP_SET        0x00000004
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_FTOP_CLR        0xfffffffb
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_FTOP_MSB        2
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_FTOP_LSB        2
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_FTOP_RESET      0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_FINT_BITS       1:1
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_FINT_SET        0x00000002
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_FINT_CLR        0xfffffffd
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_FINT_MSB        1
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_FINT_LSB        1
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_FINT_RESET      0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_CES_BITS        0:0
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_CES_SET         0x00000001
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_CES_CLR         0xfffffffe
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_CES_MSB         0
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_CES_LSB         0
   #define VC4VCODEC0_DEC_SII_DB_DBLK_CTL_CES_RESET       0x0

/***************************************************************************
 *DEC_SII_DB_DBLK_OUT - Deblocking Output Control
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_DB_DBLK_OUT                    HW_REGISTER_RW( 0x7f000724 )
   #define VC4VCODEC0_DEC_SII_DB_DBLK_OUT_MASK            0x0001ffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_OUT_WIDTH           17
   #define VC4VCODEC0_DEC_SII_DB_DBLK_OUT_RESET           0x00000000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_OUT_OUT2_BITS       16:16
   #define VC4VCODEC0_DEC_SII_DB_DBLK_OUT_OUT2_SET        0x00010000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_OUT_OUT2_CLR        0xfffeffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_OUT_OUT2_MSB        16
   #define VC4VCODEC0_DEC_SII_DB_DBLK_OUT_OUT2_LSB        16
   #define VC4VCODEC0_DEC_SII_DB_DBLK_OUT_OUT2_RESET      0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_OUT_PICNUM2_BITS    15:8
   #define VC4VCODEC0_DEC_SII_DB_DBLK_OUT_PICNUM2_SET     0x0000ff00
   #define VC4VCODEC0_DEC_SII_DB_DBLK_OUT_PICNUM2_CLR     0xffff00ff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_OUT_PICNUM2_MSB     15
   #define VC4VCODEC0_DEC_SII_DB_DBLK_OUT_PICNUM2_LSB     8
   #define VC4VCODEC0_DEC_SII_DB_DBLK_OUT_PICNUM2_RESET   0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_OUT_PICNUM_BITS     7:0
   #define VC4VCODEC0_DEC_SII_DB_DBLK_OUT_PICNUM_SET      0x000000ff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_OUT_PICNUM_CLR      0xffffff00
   #define VC4VCODEC0_DEC_SII_DB_DBLK_OUT_PICNUM_MSB      7
   #define VC4VCODEC0_DEC_SII_DB_DBLK_OUT_PICNUM_LSB      0
   #define VC4VCODEC0_DEC_SII_DB_DBLK_OUT_PICNUM_RESET    0x0

/***************************************************************************
 *DEC_SII_DB_OLAP_XFORM - REG_OLAP_XFORM - VC-1 only
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM                  HW_REGISTER_RW( 0x7f000728 )
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_MASK          0x3f3f0fff
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_WIDTH         30
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_RESET         0x00000000
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_TOP_V_INTRA_BITS 29:29
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_TOP_V_INTRA_SET 0x20000000
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_TOP_V_INTRA_CLR 0xdfffffff
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_TOP_V_INTRA_MSB 29
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_TOP_V_INTRA_LSB 29
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_TOP_V_INTRA_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_TOP_U_INTRA_BITS 28:28
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_TOP_U_INTRA_SET 0x10000000
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_TOP_U_INTRA_CLR 0xefffffff
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_TOP_U_INTRA_MSB 28
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_TOP_U_INTRA_LSB 28
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_TOP_U_INTRA_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_TOP_L_INTRA_BITS 27:24
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_TOP_L_INTRA_SET 0x0f000000
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_TOP_L_INTRA_CLR 0xf0ffffff
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_TOP_L_INTRA_MSB 27
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_TOP_L_INTRA_LSB 24
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_TOP_L_INTRA_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_V_INTRA_BITS  21:21
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_V_INTRA_SET   0x00200000
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_V_INTRA_CLR   0xffdfffff
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_V_INTRA_MSB   21
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_V_INTRA_LSB   21
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_V_INTRA_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_U_INTRA_BITS  20:20
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_U_INTRA_SET   0x00100000
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_U_INTRA_CLR   0xffefffff
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_U_INTRA_MSB   20
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_U_INTRA_LSB   20
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_U_INTRA_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_LUMA_INTRA_BITS 19:16
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_LUMA_INTRA_SET 0x000f0000
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_LUMA_INTRA_CLR 0xfff0ffff
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_LUMA_INTRA_MSB 19
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_LUMA_INTRA_LSB 16
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_LUMA_INTRA_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_VV_BITS       11:11
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_VV_SET        0x00000800
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_VV_CLR        0xfffff7ff
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_VV_MSB        11
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_VV_LSB        11
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_VV_RESET      0x0

   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_VH_BITS       10:10
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_VH_SET        0x00000400
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_VH_CLR        0xfffffbff
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_VH_MSB        10
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_VH_LSB        10
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_VH_RESET      0x0

   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_UV_BITS       9:9
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_UV_SET        0x00000200
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_UV_CLR        0xfffffdff
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_UV_MSB        9
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_UV_LSB        9
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_UV_RESET      0x0

   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_UH_BITS       8:8
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_UH_SET        0x00000100
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_UH_CLR        0xfffffeff
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_UH_MSB        8
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_UH_LSB        8
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_UH_RESET      0x0

   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_LUMA_VERT_BITS 7:4
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_LUMA_VERT_SET 0x000000f0
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_LUMA_VERT_CLR 0xffffff0f
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_LUMA_VERT_MSB 7
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_LUMA_VERT_LSB 4
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_LUMA_VERT_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_LUMA_HORIZ_BITS 3:0
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_LUMA_HORIZ_SET 0x0000000f
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_LUMA_HORIZ_CLR 0xfffffff0
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_LUMA_HORIZ_MSB 3
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_LUMA_HORIZ_LSB 0
   #define VC4VCODEC0_DEC_SII_DB_OLAP_XFORM_LUMA_HORIZ_RESET 0x0

/***************************************************************************
 *DEC_SII_DB_DBLK_QNT - Deblocking Quantization Data
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_DB_DBLK_QNT                    HW_REGISTER_RW( 0x7f00072c )
   #define VC4VCODEC0_DEC_SII_DB_DBLK_QNT_MASK            0x00ffffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_QNT_WIDTH           24
   #define VC4VCODEC0_DEC_SII_DB_DBLK_QNT_RESET           0x00000000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_QNT_OPV_TOP_TOP_BITS 23:16
   #define VC4VCODEC0_DEC_SII_DB_DBLK_QNT_OPV_TOP_TOP_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_QNT_OPV_TOP_TOP_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_QNT_OPV_TOP_TOP_MSB 23
   #define VC4VCODEC0_DEC_SII_DB_DBLK_QNT_OPV_TOP_TOP_LSB 16
   #define VC4VCODEC0_DEC_SII_DB_DBLK_QNT_OPV_TOP_TOP_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_QNT_OPV_TOP_BITS    15:8
   #define VC4VCODEC0_DEC_SII_DB_DBLK_QNT_OPV_TOP_SET     0x0000ff00
   #define VC4VCODEC0_DEC_SII_DB_DBLK_QNT_OPV_TOP_CLR     0xffff00ff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_QNT_OPV_TOP_MSB     15
   #define VC4VCODEC0_DEC_SII_DB_DBLK_QNT_OPV_TOP_LSB     8
   #define VC4VCODEC0_DEC_SII_DB_DBLK_QNT_OPV_TOP_RESET   0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_QNT_OPV_BITS        7:0
   #define VC4VCODEC0_DEC_SII_DB_DBLK_QNT_OPV_SET         0x000000ff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_QNT_OPV_CLR         0xffffff00
   #define VC4VCODEC0_DEC_SII_DB_DBLK_QNT_OPV_MSB         7
   #define VC4VCODEC0_DEC_SII_DB_DBLK_QNT_OPV_LSB         0
   #define VC4VCODEC0_DEC_SII_DB_DBLK_QNT_OPV_RESET       0x0

/***************************************************************************
 *DEC_SII_DB_DBLK_OFFSET - Deblocking filter offsets (H.264 only)
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_DB_DBLK_OFFSET                 HW_REGISTER_RW( 0x7f000730 )
   #define VC4VCODEC0_DEC_SII_DB_DBLK_OFFSET_MASK         0x0000ffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_OFFSET_WIDTH        16
   #define VC4VCODEC0_DEC_SII_DB_DBLK_OFFSET_RESET        0x00000000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_OFFSET_OFFSETB_BITS 15:8
   #define VC4VCODEC0_DEC_SII_DB_DBLK_OFFSET_OFFSETB_SET  0x0000ff00
   #define VC4VCODEC0_DEC_SII_DB_DBLK_OFFSET_OFFSETB_CLR  0xffff00ff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_OFFSET_OFFSETB_MSB  15
   #define VC4VCODEC0_DEC_SII_DB_DBLK_OFFSET_OFFSETB_LSB  8
   #define VC4VCODEC0_DEC_SII_DB_DBLK_OFFSET_OFFSETB_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_OFFSET_OFFSETA_BITS 7:0
   #define VC4VCODEC0_DEC_SII_DB_DBLK_OFFSET_OFFSETA_SET  0x000000ff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_OFFSET_OFFSETA_CLR  0xffffff00
   #define VC4VCODEC0_DEC_SII_DB_DBLK_OFFSET_OFFSETA_MSB  7
   #define VC4VCODEC0_DEC_SII_DB_DBLK_OFFSET_OFFSETA_LSB  0
   #define VC4VCODEC0_DEC_SII_DB_DBLK_OFFSET_OFFSETA_RESET 0x0

/***************************************************************************
 *DEC_SII_DB_DBLK_TOP_CTX - Deblocking Top Context
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX                HW_REGISTER_RW( 0x7f000734 )
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_MASK        0xffffffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_WIDTH       32
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_RESET       0x00000000
/* union - case H264 [31:00] */
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_TB15_BITS 21:21
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_TB15_SET 0x00200000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_TB15_CLR 0xffdfffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_TB15_MSB 21
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_TB15_LSB 21
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_TB15_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_TB14_BITS 20:20
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_TB14_SET 0x00100000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_TB14_CLR 0xffefffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_TB14_MSB 20
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_TB14_LSB 20
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_TB14_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_TB11_BITS 19:19
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_TB11_SET 0x00080000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_TB11_CLR 0xfff7ffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_TB11_MSB 19
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_TB11_LSB 19
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_TB11_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_TB10_BITS 18:18
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_TB10_SET 0x00040000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_TB10_CLR 0xfffbffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_TB10_MSB 18
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_TB10_LSB 18
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_TB10_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_T_INTRA_BITS 16:16
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_T_INTRA_SET 0x00010000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_T_INTRA_CLR 0xfffeffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_T_INTRA_MSB 16
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_T_INTRA_LSB 16
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_T_INTRA_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_B15_BITS 5:5
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_B15_SET 0x00000020
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_B15_CLR 0xffffffdf
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_B15_MSB 5
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_B15_LSB 5
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_B15_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_B14_BITS 4:4
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_B14_SET 0x00000010
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_B14_CLR 0xffffffef
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_B14_MSB 4
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_B14_LSB 4
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_B14_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_B11_BITS 3:3
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_B11_SET 0x00000008
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_B11_CLR 0xfffffff7
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_B11_MSB 3
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_B11_LSB 3
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_B11_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_B10_BITS 2:2
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_B10_SET 0x00000004
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_B10_CLR 0xfffffffb
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_B10_MSB 2
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_B10_LSB 2
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_B10_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_FIELD_BITS 1:1
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_FIELD_SET 0x00000002
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_FIELD_CLR 0xfffffffd
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_FIELD_MSB 1
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_FIELD_LSB 1
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_FIELD_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_INTRA_BITS 0:0
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_INTRA_SET 0x00000001
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_INTRA_CLR 0xfffffffe
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_INTRA_MSB 0
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_INTRA_LSB 0
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_H264_INTRA_RESET 0x0

/* union - case VC1_0 [31:00] */
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_VV3_BITS 31:31
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_VV3_SET 0x80000000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_VV3_CLR 0x7fffffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_VV3_MSB 31
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_VV3_LSB 31
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_VV3_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_VV2_BITS 30:30
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_VV2_SET 0x40000000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_VV2_CLR 0xbfffffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_VV2_MSB 30
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_VV2_LSB 30
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_VV2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_VV1_BITS 29:29
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_VV1_SET 0x20000000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_VV1_CLR 0xdfffffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_VV1_MSB 29
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_VV1_LSB 29
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_VV1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_VV0_BITS 28:28
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_VV0_SET 0x10000000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_VV0_CLR 0xefffffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_VV0_MSB 28
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_VV0_LSB 28
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_VV0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_UV3_BITS 27:27
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_UV3_SET 0x08000000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_UV3_CLR 0xf7ffffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_UV3_MSB 27
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_UV3_LSB 27
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_UV3_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_UV2_BITS 26:26
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_UV2_SET 0x04000000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_UV2_CLR 0xfbffffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_UV2_MSB 26
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_UV2_LSB 26
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_UV2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_UV1_BITS 25:25
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_UV1_SET 0x02000000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_UV1_CLR 0xfdffffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_UV1_MSB 25
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_UV1_LSB 25
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_UV1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_UV0_BITS 24:24
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_UV0_SET 0x01000000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_UV0_CLR 0xfeffffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_UV0_MSB 24
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_UV0_LSB 24
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_UV0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV15_BITS 23:23
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV15_SET 0x00800000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV15_CLR 0xff7fffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV15_MSB 23
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV15_LSB 23
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV15_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV14_BITS 22:22
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV14_SET 0x00400000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV14_CLR 0xffbfffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV14_MSB 22
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV14_LSB 22
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV14_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV11_BITS 21:21
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV11_SET 0x00200000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV11_CLR 0xffdfffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV11_MSB 21
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV11_LSB 21
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV11_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV10_BITS 20:20
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV10_SET 0x00100000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV10_CLR 0xffefffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV10_MSB 20
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV10_LSB 20
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV10_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV7_BITS 19:19
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV7_SET 0x00080000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV7_CLR 0xfff7ffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV7_MSB 19
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV7_LSB 19
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV7_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV6_BITS 18:18
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV6_SET 0x00040000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV6_CLR 0xfffbffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV6_MSB 18
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV6_LSB 18
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV6_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV3_BITS 17:17
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV3_SET 0x00020000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV3_CLR 0xfffdffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV3_MSB 17
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV3_LSB 17
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV3_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV2_BITS 16:16
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV2_SET 0x00010000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV2_CLR 0xfffeffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV2_MSB 16
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV2_LSB 16
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YV2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_VH3_BITS 15:15
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_VH3_SET 0x00008000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_VH3_CLR 0xffff7fff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_VH3_MSB 15
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_VH3_LSB 15
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_VH3_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_VH2_BITS 14:14
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_VH2_SET 0x00004000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_VH2_CLR 0xffffbfff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_VH2_MSB 14
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_VH2_LSB 14
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_VH2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_UH3_BITS 11:11
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_UH3_SET 0x00000800
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_UH3_CLR 0xfffff7ff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_UH3_MSB 11
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_UH3_LSB 11
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_UH3_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_UH2_BITS 10:10
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_UH2_SET 0x00000400
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_UH2_CLR 0xfffffbff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_UH2_MSB 10
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_UH2_LSB 10
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_UH2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YH15_BITS 7:7
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YH15_SET 0x00000080
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YH15_CLR 0xffffff7f
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YH15_MSB 7
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YH15_LSB 7
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YH15_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YH14_BITS 6:6
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YH14_SET 0x00000040
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YH14_CLR 0xffffffbf
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YH14_MSB 6
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YH14_LSB 6
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YH14_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YH13_BITS 5:5
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YH13_SET 0x00000020
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YH13_CLR 0xffffffdf
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YH13_MSB 5
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YH13_LSB 5
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YH13_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YH12_BITS 4:4
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YH12_SET 0x00000010
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YH12_CLR 0xffffffef
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YH12_MSB 4
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YH12_LSB 4
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_YH12_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_TFLD_BITS 0:0
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_TFLD_SET 0x00000001
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_TFLD_CLR 0xfffffffe
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_TFLD_MSB 0
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_TFLD_LSB 0
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_0_TFLD_RESET 0x0

/* union - case VC1_1 [31:00] */
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_VV3_BITS 31:31
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_VV3_SET 0x80000000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_VV3_CLR 0x7fffffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_VV3_MSB 31
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_VV3_LSB 31
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_VV3_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_VV2_BITS 30:30
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_VV2_SET 0x40000000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_VV2_CLR 0xbfffffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_VV2_MSB 30
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_VV2_LSB 30
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_VV2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_VV1_BITS 29:29
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_VV1_SET 0x20000000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_VV1_CLR 0xdfffffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_VV1_MSB 29
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_VV1_LSB 29
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_VV1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_VV0_BITS 28:28
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_VV0_SET 0x10000000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_VV0_CLR 0xefffffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_VV0_MSB 28
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_VV0_LSB 28
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_VV0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_UV3_BITS 27:27
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_UV3_SET 0x08000000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_UV3_CLR 0xf7ffffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_UV3_MSB 27
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_UV3_LSB 27
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_UV3_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_UV2_BITS 26:26
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_UV2_SET 0x04000000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_UV2_CLR 0xfbffffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_UV2_MSB 26
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_UV2_LSB 26
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_UV2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_UV1_BITS 25:25
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_UV1_SET 0x02000000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_UV1_CLR 0xfdffffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_UV1_MSB 25
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_UV1_LSB 25
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_UV1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_UV0_BITS 24:24
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_UV0_SET 0x01000000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_UV0_CLR 0xfeffffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_UV0_MSB 24
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_UV0_LSB 24
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_UV0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV13_BITS 23:23
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV13_SET 0x00800000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV13_CLR 0xff7fffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV13_MSB 23
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV13_LSB 23
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV13_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV12_BITS 22:22
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV12_SET 0x00400000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV12_CLR 0xffbfffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV12_MSB 22
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV12_LSB 22
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV12_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV9_BITS 21:21
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV9_SET 0x00200000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV9_CLR 0xffdfffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV9_MSB 21
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV9_LSB 21
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV9_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV8_BITS 20:20
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV8_SET 0x00100000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV8_CLR 0xffefffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV8_MSB 20
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV8_LSB 20
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV8_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV5_BITS 19:19
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV5_SET 0x00080000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV5_CLR 0xfff7ffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV5_MSB 19
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV5_LSB 19
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV5_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV4_BITS 18:18
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV4_SET 0x00040000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV4_CLR 0xfffbffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV4_MSB 18
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV4_LSB 18
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV4_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV1_BITS 17:17
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV1_SET 0x00020000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV1_CLR 0xfffdffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV1_MSB 17
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV1_LSB 17
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV0_BITS 16:16
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV0_SET 0x00010000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV0_CLR 0xfffeffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV0_MSB 16
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV0_LSB 16
   #define VC4VCODEC0_DEC_SII_DB_DBLK_TOP_CTX_VC1_1_YV0_RESET 0x0

/***************************************************************************
 *DEC_SII_DB_DBLK_XZERO - Deblocking: Transform has non-zero coefs
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO                  HW_REGISTER_RW( 0x7f000738 )
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_MASK          0x0000ffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_WIDTH         16
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_RESET         0x00000000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B15_BITS      15:15
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B15_SET       0x00008000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B15_CLR       0xffff7fff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B15_MSB       15
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B15_LSB       15
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B15_RESET     0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B14_BITS      14:14
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B14_SET       0x00004000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B14_CLR       0xffffbfff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B14_MSB       14
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B14_LSB       14
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B14_RESET     0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B13_BITS      13:13
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B13_SET       0x00002000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B13_CLR       0xffffdfff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B13_MSB       13
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B13_LSB       13
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B13_RESET     0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B12_BITS      12:12
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B12_SET       0x00001000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B12_CLR       0xffffefff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B12_MSB       12
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B12_LSB       12
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B12_RESET     0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B11_BITS      11:11
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B11_SET       0x00000800
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B11_CLR       0xfffff7ff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B11_MSB       11
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B11_LSB       11
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B11_RESET     0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B10_BITS      10:10
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B10_SET       0x00000400
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B10_CLR       0xfffffbff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B10_MSB       10
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B10_LSB       10
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B10_RESET     0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B9_BITS       9:9
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B9_SET        0x00000200
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B9_CLR        0xfffffdff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B9_MSB        9
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B9_LSB        9
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B9_RESET      0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B8_BITS       8:8
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B8_SET        0x00000100
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B8_CLR        0xfffffeff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B8_MSB        8
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B8_LSB        8
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B8_RESET      0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B7_BITS       7:7
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B7_SET        0x00000080
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B7_CLR        0xffffff7f
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B7_MSB        7
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B7_LSB        7
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B7_RESET      0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B6_BITS       6:6
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B6_SET        0x00000040
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B6_CLR        0xffffffbf
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B6_MSB        6
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B6_LSB        6
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B6_RESET      0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B5_BITS       5:5
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B5_SET        0x00000020
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B5_CLR        0xffffffdf
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B5_MSB        5
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B5_LSB        5
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B5_RESET      0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B4_BITS       4:4
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B4_SET        0x00000010
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B4_CLR        0xffffffef
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B4_MSB        4
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B4_LSB        4
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B4_RESET      0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B3_BITS       3:3
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B3_SET        0x00000008
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B3_CLR        0xfffffff7
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B3_MSB        3
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B3_LSB        3
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B3_RESET      0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B2_BITS       2:2
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B2_SET        0x00000004
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B2_CLR        0xfffffffb
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B2_MSB        2
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B2_LSB        2
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B2_RESET      0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B1_BITS       1:1
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B1_SET        0x00000002
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B1_CLR        0xfffffffd
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B1_MSB        1
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B1_LSB        1
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B1_RESET      0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B0_BITS       0:0
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B0_SET        0x00000001
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B0_CLR        0xfffffffe
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B0_MSB        0
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B0_LSB        0
   #define VC4VCODEC0_DEC_SII_DB_DBLK_XZERO_B0_RESET      0x0

/***************************************************************************
 *DEC_SII_DB_DBLK_MVDIFF - Deblocking Motion Vector Difference
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF                 HW_REGISTER_RW( 0x7f00073c )
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_MASK         0xffffffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_WIDTH        32
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_RESET        0x00000000
/* union - case H264 [31:00] */
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V15_BITS 31:31
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V15_SET 0x80000000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V15_CLR 0x7fffffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V15_MSB 31
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V15_LSB 31
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V15_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V14_BITS 30:30
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V14_SET 0x40000000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V14_CLR 0xbfffffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V14_MSB 30
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V14_LSB 30
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V14_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V13_BITS 29:29
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V13_SET 0x20000000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V13_CLR 0xdfffffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V13_MSB 29
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V13_LSB 29
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V13_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V12_BITS 28:28
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V12_SET 0x10000000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V12_CLR 0xefffffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V12_MSB 28
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V12_LSB 28
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V12_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V11_BITS 27:27
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V11_SET 0x08000000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V11_CLR 0xf7ffffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V11_MSB 27
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V11_LSB 27
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V11_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V10_BITS 26:26
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V10_SET 0x04000000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V10_CLR 0xfbffffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V10_MSB 26
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V10_LSB 26
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V10_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V9_BITS 25:25
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V9_SET  0x02000000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V9_CLR  0xfdffffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V9_MSB  25
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V9_LSB  25
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V9_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V8_BITS 24:24
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V8_SET  0x01000000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V8_CLR  0xfeffffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V8_MSB  24
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V8_LSB  24
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V8_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V7_BITS 23:23
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V7_SET  0x00800000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V7_CLR  0xff7fffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V7_MSB  23
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V7_LSB  23
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V7_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V6_BITS 22:22
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V6_SET  0x00400000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V6_CLR  0xffbfffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V6_MSB  22
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V6_LSB  22
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V6_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V5_BITS 21:21
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V5_SET  0x00200000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V5_CLR  0xffdfffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V5_MSB  21
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V5_LSB  21
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V5_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V4_BITS 20:20
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V4_SET  0x00100000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V4_CLR  0xffefffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V4_MSB  20
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V4_LSB  20
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V4_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V3_BITS 19:19
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V3_SET  0x00080000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V3_CLR  0xfff7ffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V3_MSB  19
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V3_LSB  19
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V3_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V2_BITS 18:18
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V2_SET  0x00040000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V2_CLR  0xfffbffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V2_MSB  18
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V2_LSB  18
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V1_BITS 17:17
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V1_SET  0x00020000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V1_CLR  0xfffdffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V1_MSB  17
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V1_LSB  17
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V0_BITS 16:16
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V0_SET  0x00010000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V0_CLR  0xfffeffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V0_MSB  16
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V0_LSB  16
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_V0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H15_BITS 15:15
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H15_SET 0x00008000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H15_CLR 0xffff7fff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H15_MSB 15
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H15_LSB 15
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H15_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H14_BITS 14:14
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H14_SET 0x00004000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H14_CLR 0xffffbfff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H14_MSB 14
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H14_LSB 14
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H14_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H13_BITS 13:13
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H13_SET 0x00002000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H13_CLR 0xffffdfff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H13_MSB 13
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H13_LSB 13
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H13_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H12_BITS 12:12
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H12_SET 0x00001000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H12_CLR 0xffffefff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H12_MSB 12
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H12_LSB 12
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H12_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H11_BITS 11:11
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H11_SET 0x00000800
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H11_CLR 0xfffff7ff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H11_MSB 11
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H11_LSB 11
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H11_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H10_BITS 10:10
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H10_SET 0x00000400
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H10_CLR 0xfffffbff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H10_MSB 10
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H10_LSB 10
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H10_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H9_BITS 9:9
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H9_SET  0x00000200
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H9_CLR  0xfffffdff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H9_MSB  9
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H9_LSB  9
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H9_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H8_BITS 8:8
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H8_SET  0x00000100
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H8_CLR  0xfffffeff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H8_MSB  8
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H8_LSB  8
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H8_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H7_BITS 7:7
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H7_SET  0x00000080
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H7_CLR  0xffffff7f
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H7_MSB  7
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H7_LSB  7
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H7_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H6_BITS 6:6
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H6_SET  0x00000040
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H6_CLR  0xffffffbf
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H6_MSB  6
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H6_LSB  6
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H6_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H5_BITS 5:5
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H5_SET  0x00000020
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H5_CLR  0xffffffdf
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H5_MSB  5
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H5_LSB  5
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H5_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H4_BITS 4:4
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H4_SET  0x00000010
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H4_CLR  0xffffffef
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H4_MSB  4
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H4_LSB  4
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H4_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H3_BITS 3:3
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H3_SET  0x00000008
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H3_CLR  0xfffffff7
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H3_MSB  3
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H3_LSB  3
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H3_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H2_BITS 2:2
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H2_SET  0x00000004
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H2_CLR  0xfffffffb
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H2_MSB  2
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H2_LSB  2
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H1_BITS 1:1
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H1_SET  0x00000002
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H1_CLR  0xfffffffd
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H1_MSB  1
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H1_LSB  1
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H0_BITS 0:0
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H0_SET  0x00000001
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H0_CLR  0xfffffffe
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H0_MSB  0
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H0_LSB  0
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_H264_H0_RESET 0x0

/* union - case VC1_0 [31:00] */
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V15_BITS 31:31
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V15_SET 0x80000000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V15_CLR 0x7fffffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V15_MSB 31
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V15_LSB 31
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V15_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V14_BITS 30:30
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V14_SET 0x40000000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V14_CLR 0xbfffffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V14_MSB 30
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V14_LSB 30
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V14_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V13_BITS 29:29
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V13_SET 0x20000000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V13_CLR 0xdfffffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V13_MSB 29
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V13_LSB 29
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V13_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V12_BITS 28:28
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V12_SET 0x10000000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V12_CLR 0xefffffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V12_MSB 28
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V12_LSB 28
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V12_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V11_BITS 27:27
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V11_SET 0x08000000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V11_CLR 0xf7ffffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V11_MSB 27
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V11_LSB 27
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V11_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V10_BITS 26:26
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V10_SET 0x04000000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V10_CLR 0xfbffffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V10_MSB 26
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V10_LSB 26
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V10_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V9_BITS 25:25
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V9_SET 0x02000000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V9_CLR 0xfdffffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V9_MSB 25
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V9_LSB 25
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V9_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V8_BITS 24:24
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V8_SET 0x01000000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V8_CLR 0xfeffffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V8_MSB 24
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V8_LSB 24
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V8_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V7_BITS 23:23
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V7_SET 0x00800000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V7_CLR 0xff7fffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V7_MSB 23
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V7_LSB 23
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V7_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V6_BITS 22:22
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V6_SET 0x00400000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V6_CLR 0xffbfffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V6_MSB 22
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V6_LSB 22
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V6_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V5_BITS 21:21
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V5_SET 0x00200000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V5_CLR 0xffdfffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V5_MSB 21
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V5_LSB 21
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V5_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V4_BITS 20:20
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V4_SET 0x00100000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V4_CLR 0xffefffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V4_MSB 20
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V4_LSB 20
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V4_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V3_BITS 19:19
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V3_SET 0x00080000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V3_CLR 0xfff7ffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V3_MSB 19
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V3_LSB 19
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V3_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V2_BITS 18:18
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V2_SET 0x00040000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V2_CLR 0xfffbffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V2_MSB 18
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V2_LSB 18
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V1_BITS 17:17
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V1_SET 0x00020000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V1_CLR 0xfffdffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V1_MSB 17
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V1_LSB 17
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V0_BITS 16:16
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V0_SET 0x00010000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V0_CLR 0xfffeffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V0_MSB 16
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V0_LSB 16
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_V0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H15_BITS 15:15
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H15_SET 0x00008000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H15_CLR 0xffff7fff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H15_MSB 15
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H15_LSB 15
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H15_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H14_BITS 14:14
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H14_SET 0x00004000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H14_CLR 0xffffbfff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H14_MSB 14
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H14_LSB 14
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H14_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H13_BITS 13:13
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H13_SET 0x00002000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H13_CLR 0xffffdfff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H13_MSB 13
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H13_LSB 13
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H13_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H12_BITS 12:12
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H12_SET 0x00001000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H12_CLR 0xffffefff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H12_MSB 12
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H12_LSB 12
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H12_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H11_BITS 11:11
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H11_SET 0x00000800
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H11_CLR 0xfffff7ff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H11_MSB 11
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H11_LSB 11
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H11_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H10_BITS 10:10
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H10_SET 0x00000400
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H10_CLR 0xfffffbff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H10_MSB 10
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H10_LSB 10
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H10_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H9_BITS 9:9
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H9_SET 0x00000200
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H9_CLR 0xfffffdff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H9_MSB 9
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H9_LSB 9
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H9_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H8_BITS 8:8
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H8_SET 0x00000100
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H8_CLR 0xfffffeff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H8_MSB 8
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H8_LSB 8
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H8_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H7_BITS 7:7
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H7_SET 0x00000080
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H7_CLR 0xffffff7f
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H7_MSB 7
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H7_LSB 7
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H7_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H6_BITS 6:6
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H6_SET 0x00000040
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H6_CLR 0xffffffbf
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H6_MSB 6
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H6_LSB 6
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H6_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H5_BITS 5:5
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H5_SET 0x00000020
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H5_CLR 0xffffffdf
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H5_MSB 5
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H5_LSB 5
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H5_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H4_BITS 4:4
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H4_SET 0x00000010
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H4_CLR 0xffffffef
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H4_MSB 4
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H4_LSB 4
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H4_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H3_BITS 3:3
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H3_SET 0x00000008
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H3_CLR 0xfffffff7
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H3_MSB 3
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H3_LSB 3
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H3_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H2_BITS 2:2
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H2_SET 0x00000004
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H2_CLR 0xfffffffb
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H2_MSB 2
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H2_LSB 2
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H1_BITS 1:1
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H1_SET 0x00000002
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H1_CLR 0xfffffffd
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H1_MSB 1
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H1_LSB 1
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H0_BITS 0:0
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H0_SET 0x00000001
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H0_CLR 0xfffffffe
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H0_MSB 0
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H0_LSB 0
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_0_H0_RESET 0x0

/* union - case VC1_1 [31:00] */
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VV3_BITS 27:27
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VV3_SET 0x08000000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VV3_CLR 0xf7ffffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VV3_MSB 27
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VV3_LSB 27
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VV3_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VV2_BITS 26:26
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VV2_SET 0x04000000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VV2_CLR 0xfbffffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VV2_MSB 26
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VV2_LSB 26
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VV2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VV1_BITS 25:25
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VV1_SET 0x02000000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VV1_CLR 0xfdffffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VV1_MSB 25
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VV1_LSB 25
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VV1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VV0_BITS 24:24
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VV0_SET 0x01000000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VV0_CLR 0xfeffffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VV0_MSB 24
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VV0_LSB 24
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VV0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UV3_BITS 19:19
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UV3_SET 0x00080000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UV3_CLR 0xfff7ffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UV3_MSB 19
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UV3_LSB 19
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UV3_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UV2_BITS 18:18
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UV2_SET 0x00040000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UV2_CLR 0xfffbffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UV2_MSB 18
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UV2_LSB 18
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UV2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UV1_BITS 17:17
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UV1_SET 0x00020000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UV1_CLR 0xfffdffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UV1_MSB 17
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UV1_LSB 17
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UV1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UV0_BITS 16:16
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UV0_SET 0x00010000
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UV0_CLR 0xfffeffff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UV0_MSB 16
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UV0_LSB 16
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UV0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VH3_BITS 11:11
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VH3_SET 0x00000800
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VH3_CLR 0xfffff7ff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VH3_MSB 11
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VH3_LSB 11
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VH3_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VH2_BITS 10:10
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VH2_SET 0x00000400
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VH2_CLR 0xfffffbff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VH2_MSB 10
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VH2_LSB 10
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VH2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VH1_BITS 9:9
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VH1_SET 0x00000200
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VH1_CLR 0xfffffdff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VH1_MSB 9
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VH1_LSB 9
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VH1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VH0_BITS 8:8
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VH0_SET 0x00000100
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VH0_CLR 0xfffffeff
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VH0_MSB 8
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VH0_LSB 8
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_VH0_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UH3_BITS 3:3
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UH3_SET 0x00000008
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UH3_CLR 0xfffffff7
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UH3_MSB 3
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UH3_LSB 3
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UH3_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UH2_BITS 2:2
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UH2_SET 0x00000004
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UH2_CLR 0xfffffffb
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UH2_MSB 2
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UH2_LSB 2
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UH2_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UH1_BITS 1:1
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UH1_SET 0x00000002
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UH1_CLR 0xfffffffd
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UH1_MSB 1
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UH1_LSB 1
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UH1_RESET 0x0

   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UH0_BITS 0:0
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UH0_SET 0x00000001
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UH0_CLR 0xfffffffe
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UH0_MSB 0
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UH0_LSB 0
   #define VC4VCODEC0_DEC_SII_DB_DBLK_MVDIFF_VC1_1_UH0_RESET 0x0

/***************************************************************************
 *DEC_SII_COMMON_MB_CTL - Decode Macroblock Control
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_COMMON_MB_CTL                  HW_REGISTER_RW( 0x7f000740 )
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_MASK          0xffffffff
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WIDTH         32
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_RESET         0x00000000
/* union - case WRITE [31:00] */
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_FCM_BITS 27:26
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_FCM_SET 0x0c000000
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_FCM_CLR 0xf3ffffff
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_FCM_MSB 27
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_FCM_LSB 26
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_FCM_RESET 0x0

   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_TYPE_BITS 25:24
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_TYPE_SET 0x03000000
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_TYPE_CLR 0xfcffffff
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_TYPE_MSB 25
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_TYPE_LSB 24
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_TYPE_RESET 0x0

   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_INTRA_MB_BITS 19:19
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_INTRA_MB_SET 0x00080000
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_INTRA_MB_CLR 0xfff7ffff
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_INTRA_MB_MSB 19
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_INTRA_MB_LSB 19
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_INTRA_MB_RESET 0x0

   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_MBAFF_BITS 18:18
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_MBAFF_SET 0x00040000
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_MBAFF_CLR 0xfffbffff
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_MBAFF_MSB 18
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_MBAFF_LSB 18
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_MBAFF_RESET 0x0

   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_TOP_BITS 17:17
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_TOP_SET 0x00020000
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_TOP_CLR 0xfffdffff
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_TOP_MSB 17
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_TOP_LSB 17
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_TOP_RESET 0x0

   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_FLD_BITS 16:16
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_FLD_SET 0x00010000
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_FLD_CLR 0xfffeffff
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_FLD_MSB 16
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_FLD_LSB 16
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_FLD_RESET 0x0

   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_YDESTMB_BITS 14:8
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_YDESTMB_SET 0x00007f00
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_YDESTMB_CLR 0xffff80ff
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_YDESTMB_MSB 14
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_YDESTMB_LSB 8
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_YDESTMB_RESET 0x0

   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_RV_BITS 7:7
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_RV_SET  0x00000080
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_RV_CLR  0xffffff7f
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_RV_MSB  7
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_RV_LSB  7
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_RV_RESET 0x0

   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_XDESTMB_BITS 6:0
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_XDESTMB_SET 0x0000007f
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_XDESTMB_CLR 0xffffff80
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_XDESTMB_MSB 6
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_XDESTMB_LSB 0
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_WRITE_XDESTMB_RESET 0x0

/* union - case READ [31:00] */
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_QRDYA_BITS 14:14
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_QRDYA_SET 0x00004000
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_QRDYA_CLR 0xffffbfff
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_QRDYA_MSB 14
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_QRDYA_LSB 14
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_QRDYA_RESET 0x0

   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_QEMPTYA_BITS 13:13
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_QEMPTYA_SET 0x00002000
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_QEMPTYA_CLR 0xffffdfff
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_QEMPTYA_MSB 13
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_QEMPTYA_LSB 13
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_QEMPTYA_RESET 0x0

   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_QMBENDA_BITS 12:12
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_QMBENDA_SET 0x00001000
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_QMBENDA_CLR 0xffffefff
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_QMBENDA_MSB 12
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_QMBENDA_LSB 12
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_QMBENDA_RESET 0x0

   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_QRDYB_BITS 11:11
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_QRDYB_SET 0x00000800
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_QRDYB_CLR 0xfffff7ff
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_QRDYB_MSB 11
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_QRDYB_LSB 11
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_QRDYB_RESET 0x0

   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_QEMPTYB_BITS 10:10
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_QEMPTYB_SET 0x00000400
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_QEMPTYB_CLR 0xfffffbff
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_QEMPTYB_MSB 10
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_QEMPTYB_LSB 10
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_QEMPTYB_RESET 0x0

   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_QMB_ENDB_BITS 9:9
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_QMB_ENDB_SET 0x00000200
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_QMB_ENDB_CLR 0xfffffdff
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_QMB_ENDB_MSB 9
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_QMB_ENDB_LSB 9
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_QMB_ENDB_RESET 0x0

   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_INTRA_RDY_BITS 8:8
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_INTRA_RDY_SET 0x00000100
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_INTRA_RDY_CLR 0xfffffeff
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_INTRA_RDY_MSB 8
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_INTRA_RDY_LSB 8
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_INTRA_RDY_RESET 0x0

   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_INTRA_EMPTY_BITS 7:7
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_INTRA_EMPTY_SET 0x00000080
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_INTRA_EMPTY_CLR 0xffffff7f
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_INTRA_EMPTY_MSB 7
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_INTRA_EMPTY_LSB 7
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_INTRA_EMPTY_RESET 0x0

   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_INTRA_MBEND_BITS 6:6
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_INTRA_MBEND_SET 0x00000040
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_INTRA_MBEND_CLR 0xffffffbf
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_INTRA_MBEND_MSB 6
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_INTRA_MBEND_LSB 6
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_INTRA_MBEND_RESET 0x0

   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_IXFORM_RDY_BITS 5:5
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_IXFORM_RDY_SET 0x00000020
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_IXFORM_RDY_CLR 0xffffffdf
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_IXFORM_RDY_MSB 5
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_IXFORM_RDY_LSB 5
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_IXFORM_RDY_RESET 0x0

   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_IXFORM_EMPTY_BITS 4:4
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_IXFORM_EMPTY_SET 0x00000010
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_IXFORM_EMPTY_CLR 0xffffffef
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_IXFORM_EMPTY_MSB 4
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_IXFORM_EMPTY_LSB 4
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_IXFORM_EMPTY_RESET 0x0

   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_IXFORM_MBEND_BITS 3:3
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_IXFORM_MBEND_SET 0x00000008
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_IXFORM_MBEND_CLR 0xfffffff7
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_IXFORM_MBEND_MSB 3
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_IXFORM_MBEND_LSB 3
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_IXFORM_MBEND_RESET 0x0

   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_QRDY_BITS 2:2
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_QRDY_SET 0x00000004
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_QRDY_CLR 0xfffffffb
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_QRDY_MSB 2
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_QRDY_LSB 2
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_QRDY_RESET 0x0

   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_XRDY_BITS 1:1
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_XRDY_SET 0x00000002
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_XRDY_CLR 0xfffffffd
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_XRDY_MSB 1
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_XRDY_LSB 1
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_XRDY_RESET 0x0

   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_IRDY_BITS 0:0
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_IRDY_SET 0x00000001
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_IRDY_CLR 0xfffffffe
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_IRDY_MSB 0
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_IRDY_LSB 0
   #define VC4VCODEC0_DEC_SII_COMMON_MB_CTL_READ_IRDY_RESET 0x0

/***************************************************************************
 *DEC_SII_COMMON_END - REG_MB_END
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_COMMON_END                     HW_REGISTER_RW( 0x7f00075c )
   #define VC4VCODEC0_DEC_SII_COMMON_END_MASK             0x00000000
   #define VC4VCODEC0_DEC_SII_COMMON_END_WIDTH            0
   #define VC4VCODEC0_DEC_SII_COMMON_END_RESET            0x00000000
/***************************************************************************
 *DEC_CA_CIN_CTL - Control and status
 ***************************************************************************/
#define VC4VCODEC0_DEC_CA_CIN_CTL                         HW_REGISTER_RW( 0x7f000a00 )
   #define VC4VCODEC0_DEC_CA_CIN_CTL_MASK                 0x01ff003f
   #define VC4VCODEC0_DEC_CA_CIN_CTL_WIDTH                25
   #define VC4VCODEC0_DEC_CA_CIN_CTL_RESET                0x00000000
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_BFULL_BITS    24:24
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_BFULL_SET     0x01000000
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_BFULL_CLR     0xfeffffff
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_BFULL_MSB     24
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_BFULL_LSB     24
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_BFULL_RESET   0x0

   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_PTS_BITS      23:23
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_PTS_SET       0x00800000
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_PTS_CLR       0xff7fffff
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_PTS_MSB       23
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_PTS_LSB       23
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_PTS_RESET     0x0

   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_BCR_BITS      22:22
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_BCR_SET       0x00400000
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_BCR_CLR       0xffbfffff
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_BCR_MSB       22
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_BCR_LSB       22
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_BCR_RESET     0x0

   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_DRIC_BITS     21:21
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_DRIC_SET      0x00200000
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_DRIC_CLR      0xffdfffff
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_DRIC_MSB      21
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_DRIC_LSB      21
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_DRIC_RESET    0x0

   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_FWF_BITS      20:20
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_FWF_SET       0x00100000
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_FWF_CLR       0xffefffff
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_FWF_MSB       20
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_FWF_LSB       20
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_FWF_RESET     0x0

   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_EPA_BITS      19:19
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_EPA_SET       0x00080000
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_EPA_CLR       0xfff7ffff
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_EPA_MSB       19
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_EPA_LSB       19
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_EPA_RESET     0x0

   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_ERR_BITS      18:18
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_ERR_SET       0x00040000
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_ERR_CLR       0xfffbffff
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_ERR_MSB       18
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_ERR_LSB       18
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_ERR_RESET     0x0

   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_FULL_BITS     17:17
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_FULL_SET      0x00020000
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_FULL_CLR      0xfffdffff
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_FULL_MSB      17
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_FULL_LSB      17
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_FULL_RESET    0x0

   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_ACT_BITS      16:16
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_ACT_SET       0x00010000
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_ACT_CLR       0xfffeffff
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_ACT_MSB       16
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_ACT_LSB       16
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_ACT_RESET     0x0

   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_NOBD_BITS     5:5
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_NOBD_SET      0x00000020
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_NOBD_CLR      0xffffffdf
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_NOBD_MSB      5
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_NOBD_LSB      5
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_NOBD_RESET    0x0

   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_FLUSH_BITS    4:4
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_FLUSH_SET     0x00000010
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_FLUSH_CLR     0xffffffef
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_FLUSH_MSB     4
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_FLUSH_LSB     4
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_FLUSH_RESET   0x0

   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_OWRT_BITS     3:3
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_OWRT_SET      0x00000008
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_OWRT_CLR      0xfffffff7
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_OWRT_MSB      3
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_OWRT_LSB      3
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_OWRT_RESET    0x0

   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_MCHN_BITS     2:2
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_MCHN_SET      0x00000004
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_MCHN_CLR      0xfffffffb
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_MCHN_MSB      2
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_MCHN_LSB      2
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_MCHN_RESET    0x0

   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_EMU_BITS      1:1
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_EMU_SET       0x00000002
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_EMU_CLR       0xfffffffd
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_EMU_MSB       1
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_EMU_LSB       1
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_EMU_RESET     0x0

   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_ENA_BITS      0:0
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_ENA_SET       0x00000001
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_ENA_CLR       0xfffffffe
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_ENA_MSB       0
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_ENA_LSB       0
   #define VC4VCODEC0_DEC_CA_CIN_CTL_CI_CTL_ENA_RESET     0x0

/***************************************************************************
 *DEC_CA_CIN_WR_PTR - Next write address
 ***************************************************************************/
#define VC4VCODEC0_DEC_CA_CIN_WR_PTR                      HW_REGISTER_RO( 0x7f000a04 )
   #define VC4VCODEC0_DEC_CA_CIN_WR_PTR_MASK              0xffffffff
   #define VC4VCODEC0_DEC_CA_CIN_WR_PTR_WIDTH             32
   #define VC4VCODEC0_DEC_CA_CIN_WR_PTR_RESET             0x00000000
   #define VC4VCODEC0_DEC_CA_CIN_WR_PTR_NEXT_WADDR_BITS   31:0
   #define VC4VCODEC0_DEC_CA_CIN_WR_PTR_NEXT_WADDR_SET    0xffffffff
   #define VC4VCODEC0_DEC_CA_CIN_WR_PTR_NEXT_WADDR_CLR    0x00000000
   #define VC4VCODEC0_DEC_CA_CIN_WR_PTR_NEXT_WADDR_MSB    31
   #define VC4VCODEC0_DEC_CA_CIN_WR_PTR_NEXT_WADDR_LSB    0
   #define VC4VCODEC0_DEC_CA_CIN_WR_PTR_NEXT_WADDR_RESET  0x0

/***************************************************************************
 *DEC_CA_CIN_RD_PTR - Next read address
 ***************************************************************************/
#define VC4VCODEC0_DEC_CA_CIN_RD_PTR                      HW_REGISTER_RW( 0x7f000a08 )
   #define VC4VCODEC0_DEC_CA_CIN_RD_PTR_MASK              0xffffffff
   #define VC4VCODEC0_DEC_CA_CIN_RD_PTR_WIDTH             32
   #define VC4VCODEC0_DEC_CA_CIN_RD_PTR_RESET             0x00000000
   #define VC4VCODEC0_DEC_CA_CIN_RD_PTR_NEXT_RADDR_BITS   31:0
   #define VC4VCODEC0_DEC_CA_CIN_RD_PTR_NEXT_RADDR_SET    0xffffffff
   #define VC4VCODEC0_DEC_CA_CIN_RD_PTR_NEXT_RADDR_CLR    0x00000000
   #define VC4VCODEC0_DEC_CA_CIN_RD_PTR_NEXT_RADDR_MSB    31
   #define VC4VCODEC0_DEC_CA_CIN_RD_PTR_NEXT_RADDR_LSB    0
   #define VC4VCODEC0_DEC_CA_CIN_RD_PTR_NEXT_RADDR_RESET  0x0

/***************************************************************************
 *DEC_CA_CIN_BASE - Circular buffer base
 ***************************************************************************/
#define VC4VCODEC0_DEC_CA_CIN_BASE                        HW_REGISTER_RW( 0x7f000a0c )
   #define VC4VCODEC0_DEC_CA_CIN_BASE_MASK                0xffffffc0
   #define VC4VCODEC0_DEC_CA_CIN_BASE_WIDTH               32
   #define VC4VCODEC0_DEC_CA_CIN_BASE_RESET               0x00000000
   #define VC4VCODEC0_DEC_CA_CIN_BASE_CB_BASE_BITS        31:6
   #define VC4VCODEC0_DEC_CA_CIN_BASE_CB_BASE_SET         0xffffffc0
   #define VC4VCODEC0_DEC_CA_CIN_BASE_CB_BASE_CLR         0x0000003f
   #define VC4VCODEC0_DEC_CA_CIN_BASE_CB_BASE_MSB         31
   #define VC4VCODEC0_DEC_CA_CIN_BASE_CB_BASE_LSB         6
   #define VC4VCODEC0_DEC_CA_CIN_BASE_CB_BASE_RESET       0x0

/***************************************************************************
 *DEC_CA_CIN_END - Circular buffer end
 ***************************************************************************/
#define VC4VCODEC0_DEC_CA_CIN_END                         HW_REGISTER_RW( 0x7f000a10 )
   #define VC4VCODEC0_DEC_CA_CIN_END_MASK                 0xffffffc0
   #define VC4VCODEC0_DEC_CA_CIN_END_WIDTH                32
   #define VC4VCODEC0_DEC_CA_CIN_END_RESET                0x00000000
   #define VC4VCODEC0_DEC_CA_CIN_END_CB_END_BITS          31:6
   #define VC4VCODEC0_DEC_CA_CIN_END_CB_END_SET           0xffffffc0
   #define VC4VCODEC0_DEC_CA_CIN_END_CB_END_CLR           0x0000003f
   #define VC4VCODEC0_DEC_CA_CIN_END_CB_END_MSB           31
   #define VC4VCODEC0_DEC_CA_CIN_END_CB_END_LSB           6
   #define VC4VCODEC0_DEC_CA_CIN_END_CB_END_RESET         0x0

/***************************************************************************
 *DEC_CIP_CIRC_START - Circular buffer start
 ***************************************************************************/
#define VC4VCODEC0_DEC_CIP_CIRC_START                     HW_REGISTER_RW( 0x7f000a40 )
   #define VC4VCODEC0_DEC_CIP_CIRC_START_MASK             0xffffffe0
   #define VC4VCODEC0_DEC_CIP_CIRC_START_WIDTH            32
   #define VC4VCODEC0_DEC_CIP_CIRC_START_RESET            0x00000000
   #define VC4VCODEC0_DEC_CIP_CIRC_START_CB_START_BITS    31:5
   #define VC4VCODEC0_DEC_CIP_CIRC_START_CB_START_SET     0xffffffe0
   #define VC4VCODEC0_DEC_CIP_CIRC_START_CB_START_CLR     0x0000001f
   #define VC4VCODEC0_DEC_CIP_CIRC_START_CB_START_MSB     31
   #define VC4VCODEC0_DEC_CIP_CIRC_START_CB_START_LSB     5
   #define VC4VCODEC0_DEC_CIP_CIRC_START_CB_START_RESET   0x0

/***************************************************************************
 *DEC_CIP_CIRC_END - Circular buffer end
 ***************************************************************************/
#define VC4VCODEC0_DEC_CIP_CIRC_END                       HW_REGISTER_RW( 0x7f000a44 )
   #define VC4VCODEC0_DEC_CIP_CIRC_END_MASK               0xffffffe0
   #define VC4VCODEC0_DEC_CIP_CIRC_END_WIDTH              32
   #define VC4VCODEC0_DEC_CIP_CIRC_END_RESET              0x00000000
   #define VC4VCODEC0_DEC_CIP_CIRC_END_CB_END_BITS        31:5
   #define VC4VCODEC0_DEC_CIP_CIRC_END_CB_END_SET         0xffffffe0
   #define VC4VCODEC0_DEC_CIP_CIRC_END_CB_END_CLR         0x0000001f
   #define VC4VCODEC0_DEC_CIP_CIRC_END_CB_END_MSB         31
   #define VC4VCODEC0_DEC_CIP_CIRC_END_CB_END_LSB         5
   #define VC4VCODEC0_DEC_CIP_CIRC_END_CB_END_RESET       0x0

/***************************************************************************
 *DEC_CIP_START - Start address
 ***************************************************************************/
#define VC4VCODEC0_DEC_CIP_START                          HW_REGISTER_RW( 0x7f000a48 )
   #define VC4VCODEC0_DEC_CIP_START_MASK                  0xffffffff
   #define VC4VCODEC0_DEC_CIP_START_WIDTH                 32
   #define VC4VCODEC0_DEC_CIP_START_RESET                 0x00000000
   #define VC4VCODEC0_DEC_CIP_START_START_BITS            31:0
   #define VC4VCODEC0_DEC_CIP_START_START_SET             0xffffffff
   #define VC4VCODEC0_DEC_CIP_START_START_CLR             0x00000000
   #define VC4VCODEC0_DEC_CIP_START_START_MSB             31
   #define VC4VCODEC0_DEC_CIP_START_START_LSB             0
   #define VC4VCODEC0_DEC_CIP_START_START_RESET           0x0

/***************************************************************************
 *DEC_CIP_END - End address
 ***************************************************************************/
#define VC4VCODEC0_DEC_CIP_END                            HW_REGISTER_RW( 0x7f000a4c )
   #define VC4VCODEC0_DEC_CIP_END_MASK                    0xffffffff
   #define VC4VCODEC0_DEC_CIP_END_WIDTH                   32
   #define VC4VCODEC0_DEC_CIP_END_RESET                   0x00000000
   #define VC4VCODEC0_DEC_CIP_END_END_BITS                31:0
   #define VC4VCODEC0_DEC_CIP_END_END_SET                 0xffffffff
   #define VC4VCODEC0_DEC_CIP_END_END_CLR                 0x00000000
   #define VC4VCODEC0_DEC_CIP_END_END_MSB                 31
   #define VC4VCODEC0_DEC_CIP_END_END_LSB                 0
   #define VC4VCODEC0_DEC_CIP_END_END_RESET               0x0

/***************************************************************************
 *DEC_CIP_CTL - Control and status
 ***************************************************************************/
#define VC4VCODEC0_DEC_CIP_CTL                            HW_REGISTER_RW( 0x7f000a50 )
   #define VC4VCODEC0_DEC_CIP_CTL_MASK                    0x0000001f
   #define VC4VCODEC0_DEC_CIP_CTL_WIDTH                   5
   #define VC4VCODEC0_DEC_CIP_CTL_RESET                   0x00000006
   #define VC4VCODEC0_DEC_CIP_CTL_MODE_AVS_BITS           4:4
   #define VC4VCODEC0_DEC_CIP_CTL_MODE_AVS_SET            0x00000010
   #define VC4VCODEC0_DEC_CIP_CTL_MODE_AVS_CLR            0xffffffef
   #define VC4VCODEC0_DEC_CIP_CTL_MODE_AVS_MSB            4
   #define VC4VCODEC0_DEC_CIP_CTL_MODE_AVS_LSB            4
   #define VC4VCODEC0_DEC_CIP_CTL_MODE_AVS_RESET          0x0

   #define VC4VCODEC0_DEC_CIP_CTL_CIP_INT_BITS            3:3
   #define VC4VCODEC0_DEC_CIP_CTL_CIP_INT_SET             0x00000008
   #define VC4VCODEC0_DEC_CIP_CTL_CIP_INT_CLR             0xfffffff7
   #define VC4VCODEC0_DEC_CIP_CTL_CIP_INT_MSB             3
   #define VC4VCODEC0_DEC_CIP_CTL_CIP_INT_LSB             3
   #define VC4VCODEC0_DEC_CIP_CTL_CIP_INT_RESET           0x0

   #define VC4VCODEC0_DEC_CIP_CTL_CIP_CTL_DATA_Q_EMPTY_BITS 2:2
   #define VC4VCODEC0_DEC_CIP_CTL_CIP_CTL_DATA_Q_EMPTY_SET 0x00000004
   #define VC4VCODEC0_DEC_CIP_CTL_CIP_CTL_DATA_Q_EMPTY_CLR 0xfffffffb
   #define VC4VCODEC0_DEC_CIP_CTL_CIP_CTL_DATA_Q_EMPTY_MSB 2
   #define VC4VCODEC0_DEC_CIP_CTL_CIP_CTL_DATA_Q_EMPTY_LSB 2
   #define VC4VCODEC0_DEC_CIP_CTL_CIP_CTL_DATA_Q_EMPTY_RESET 0x1

   #define VC4VCODEC0_DEC_CIP_CTL_CIP_CTL_CMD_Q_EMPTY_BITS 1:1
   #define VC4VCODEC0_DEC_CIP_CTL_CIP_CTL_CMD_Q_EMPTY_SET 0x00000002
   #define VC4VCODEC0_DEC_CIP_CTL_CIP_CTL_CMD_Q_EMPTY_CLR 0xfffffffd
   #define VC4VCODEC0_DEC_CIP_CTL_CIP_CTL_CMD_Q_EMPTY_MSB 1
   #define VC4VCODEC0_DEC_CIP_CTL_CIP_CTL_CMD_Q_EMPTY_LSB 1
   #define VC4VCODEC0_DEC_CIP_CTL_CIP_CTL_CMD_Q_EMPTY_RESET 0x1

   #define VC4VCODEC0_DEC_CIP_CTL_CIP_CTL_ENABLE_BITS     0:0
   #define VC4VCODEC0_DEC_CIP_CTL_CIP_CTL_ENABLE_SET      0x00000001
   #define VC4VCODEC0_DEC_CIP_CTL_CIP_CTL_ENABLE_CLR      0xfffffffe
   #define VC4VCODEC0_DEC_CIP_CTL_CIP_CTL_ENABLE_MSB      0
   #define VC4VCODEC0_DEC_CIP_CTL_CIP_CTL_ENABLE_LSB      0
   #define VC4VCODEC0_DEC_CIP_CTL_CIP_CTL_ENABLE_RESET    0x0

/***************************************************************************
 *CABAC_IMG_CTX_LAST - Highest numbered context
 ***************************************************************************/
#define VC4VCODEC0_CABAC_IMG_CTX_LAST                     HW_REGISTER_RW( 0x7f000bbc )
   #define VC4VCODEC0_CABAC_IMG_CTX_LAST_MASK             0x000001ff
   #define VC4VCODEC0_CABAC_IMG_CTX_LAST_WIDTH            9
   #define VC4VCODEC0_CABAC_IMG_CTX_LAST_RESET            0x00000000
   #define VC4VCODEC0_CABAC_IMG_CTX_LAST_CTX_LAST_BITS    8:0
   #define VC4VCODEC0_CABAC_IMG_CTX_LAST_CTX_LAST_SET     0x000001ff
   #define VC4VCODEC0_CABAC_IMG_CTX_LAST_CTX_LAST_CLR     0xfffffe00
   #define VC4VCODEC0_CABAC_IMG_CTX_LAST_CTX_LAST_MSB     8
   #define VC4VCODEC0_CABAC_IMG_CTX_LAST_CTX_LAST_LSB     0
   #define VC4VCODEC0_CABAC_IMG_CTX_LAST_CTX_LAST_RESET   0x0

/***************************************************************************
 *CABAC_RDCONTEXT_BASEADDR - Base address for CABAC read context
 ***************************************************************************/
#define VC4VCODEC0_CABAC_RDCONTEXT_BASEADDR               HW_REGISTER_RW( 0x7f000bd0 )
   #define VC4VCODEC0_CABAC_RDCONTEXT_BASEADDR_MASK       0xfffffff0
   #define VC4VCODEC0_CABAC_RDCONTEXT_BASEADDR_WIDTH      32
   #define VC4VCODEC0_CABAC_RDCONTEXT_BASEADDR_RESET      0x00000000
   #define VC4VCODEC0_CABAC_RDCONTEXT_BASEADDR_ADDR_BITS  31:4
   #define VC4VCODEC0_CABAC_RDCONTEXT_BASEADDR_ADDR_SET   0xfffffff0
   #define VC4VCODEC0_CABAC_RDCONTEXT_BASEADDR_ADDR_CLR   0x0000000f
   #define VC4VCODEC0_CABAC_RDCONTEXT_BASEADDR_ADDR_MSB   31
   #define VC4VCODEC0_CABAC_RDCONTEXT_BASEADDR_ADDR_LSB   4
   #define VC4VCODEC0_CABAC_RDCONTEXT_BASEADDR_ADDR_RESET 0x0

/***************************************************************************
 *CABAC_WRCONTEXT_BASEADDR - Base address for CABAC write context
 ***************************************************************************/
#define VC4VCODEC0_CABAC_WRCONTEXT_BASEADDR               HW_REGISTER_RW( 0x7f000bd4 )
   #define VC4VCODEC0_CABAC_WRCONTEXT_BASEADDR_MASK       0xfffff800
   #define VC4VCODEC0_CABAC_WRCONTEXT_BASEADDR_WIDTH      32
   #define VC4VCODEC0_CABAC_WRCONTEXT_BASEADDR_RESET      0x00000000
   #define VC4VCODEC0_CABAC_WRCONTEXT_BASEADDR_CTX_WADDR_BITS 31:11
   #define VC4VCODEC0_CABAC_WRCONTEXT_BASEADDR_CTX_WADDR_SET 0xfffff800
   #define VC4VCODEC0_CABAC_WRCONTEXT_BASEADDR_CTX_WADDR_CLR 0x000007ff
   #define VC4VCODEC0_CABAC_WRCONTEXT_BASEADDR_CTX_WADDR_MSB 31
   #define VC4VCODEC0_CABAC_WRCONTEXT_BASEADDR_CTX_WADDR_LSB 11
   #define VC4VCODEC0_CABAC_WRCONTEXT_BASEADDR_CTX_WADDR_RESET 0x0

/***************************************************************************
 *DEC_SINT_DMA_ADDR - REG_SINT_DMA_ADDR
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_DMA_ADDR                      HW_REGISTER_RW( 0x7f000c00 )
   #define VC4VCODEC0_DEC_SINT_DMA_ADDR_MASK              0xfffffffc
   #define VC4VCODEC0_DEC_SINT_DMA_ADDR_WIDTH             32
   #define VC4VCODEC0_DEC_SINT_DMA_ADDR_RESET             0x00000000
   #define VC4VCODEC0_DEC_SINT_DMA_ADDR_ADDR_BITS         31:2
   #define VC4VCODEC0_DEC_SINT_DMA_ADDR_ADDR_SET          0xfffffffc
   #define VC4VCODEC0_DEC_SINT_DMA_ADDR_ADDR_CLR          0x00000003
   #define VC4VCODEC0_DEC_SINT_DMA_ADDR_ADDR_MSB          31
   #define VC4VCODEC0_DEC_SINT_DMA_ADDR_ADDR_LSB          2
   #define VC4VCODEC0_DEC_SINT_DMA_ADDR_ADDR_RESET        0x0

/***************************************************************************
 *DEC_SINT_DMA_LEN - REG_SINT_DMA_LEN
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_DMA_LEN                       HW_REGISTER_RW( 0x7f000c04 )
   #define VC4VCODEC0_DEC_SINT_DMA_LEN_MASK               0xffffffe0
   #define VC4VCODEC0_DEC_SINT_DMA_LEN_WIDTH              32
   #define VC4VCODEC0_DEC_SINT_DMA_LEN_RESET              0x00000000
   #define VC4VCODEC0_DEC_SINT_DMA_LEN_LENGTH_BITS        31:5
   #define VC4VCODEC0_DEC_SINT_DMA_LEN_LENGTH_SET         0xffffffe0
   #define VC4VCODEC0_DEC_SINT_DMA_LEN_LENGTH_CLR         0x0000001f
   #define VC4VCODEC0_DEC_SINT_DMA_LEN_LENGTH_MSB         31
   #define VC4VCODEC0_DEC_SINT_DMA_LEN_LENGTH_LSB         5
   #define VC4VCODEC0_DEC_SINT_DMA_LEN_LENGTH_RESET       0x0

/***************************************************************************
 *DEC_SINT_DMA_BASE - REG_SINT_DMA_BASE
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_DMA_BASE                      HW_REGISTER_RW( 0x7f000c08 )
   #define VC4VCODEC0_DEC_SINT_DMA_BASE_MASK              0xffffff01
   #define VC4VCODEC0_DEC_SINT_DMA_BASE_WIDTH             32
   #define VC4VCODEC0_DEC_SINT_DMA_BASE_RESET             0x00000000
   #define VC4VCODEC0_DEC_SINT_DMA_BASE_BASE_BITS         31:8
   #define VC4VCODEC0_DEC_SINT_DMA_BASE_BASE_SET          0xffffff00
   #define VC4VCODEC0_DEC_SINT_DMA_BASE_BASE_CLR          0x000000ff
   #define VC4VCODEC0_DEC_SINT_DMA_BASE_BASE_MSB          31
   #define VC4VCODEC0_DEC_SINT_DMA_BASE_BASE_LSB          8
   #define VC4VCODEC0_DEC_SINT_DMA_BASE_BASE_RESET        0x0

   #define VC4VCODEC0_DEC_SINT_DMA_BASE_ENDIAN_BITS       0:0
   #define VC4VCODEC0_DEC_SINT_DMA_BASE_ENDIAN_SET        0x00000001
   #define VC4VCODEC0_DEC_SINT_DMA_BASE_ENDIAN_CLR        0xfffffffe
   #define VC4VCODEC0_DEC_SINT_DMA_BASE_ENDIAN_MSB        0
   #define VC4VCODEC0_DEC_SINT_DMA_BASE_ENDIAN_LSB        0
   #define VC4VCODEC0_DEC_SINT_DMA_BASE_ENDIAN_RESET      0x0

/***************************************************************************
 *DEC_SINT_DMA_END - REG_SINT_DMA_END
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_DMA_END                       HW_REGISTER_RW( 0x7f000c0c )
   #define VC4VCODEC0_DEC_SINT_DMA_END_MASK               0xffffffff
   #define VC4VCODEC0_DEC_SINT_DMA_END_WIDTH              32
   #define VC4VCODEC0_DEC_SINT_DMA_END_RESET              0x00000000
   #define VC4VCODEC0_DEC_SINT_DMA_END_END_BITS           31:0
   #define VC4VCODEC0_DEC_SINT_DMA_END_END_SET            0xffffffff
   #define VC4VCODEC0_DEC_SINT_DMA_END_END_CLR            0x00000000
   #define VC4VCODEC0_DEC_SINT_DMA_END_END_MSB            31
   #define VC4VCODEC0_DEC_SINT_DMA_END_END_LSB            0
   #define VC4VCODEC0_DEC_SINT_DMA_END_END_RESET          0x0

/***************************************************************************
 *DEC_SINT_STRM_POS - REG_SINT_STRM_POS
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_STRM_POS                      HW_REGISTER_RO( 0x7f000c10 )
   #define VC4VCODEC0_DEC_SINT_STRM_POS_MASK              0xffffffff
   #define VC4VCODEC0_DEC_SINT_STRM_POS_WIDTH             32
   #define VC4VCODEC0_DEC_SINT_STRM_POS_RESET             0x00000000
   #define VC4VCODEC0_DEC_SINT_STRM_POS_BIT_POS_BITS      31:0
   #define VC4VCODEC0_DEC_SINT_STRM_POS_BIT_POS_SET       0xffffffff
   #define VC4VCODEC0_DEC_SINT_STRM_POS_BIT_POS_CLR       0x00000000
   #define VC4VCODEC0_DEC_SINT_STRM_POS_BIT_POS_MSB       31
   #define VC4VCODEC0_DEC_SINT_STRM_POS_BIT_POS_LSB       0
   #define VC4VCODEC0_DEC_SINT_STRM_POS_BIT_POS_RESET     0x0

/***************************************************************************
 *DEC_SINT_STRM_STAT - REG_SINT_STRM_STAT
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_STRM_STAT                     HW_REGISTER_RW( 0x7f000c14 )
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_MASK             0x00070fff
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_WIDTH            19
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_RESET            0x00000000
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_FLUSH_INPUT_BITS 18:18
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_FLUSH_INPUT_SET  0x00040000
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_FLUSH_INPUT_CLR  0xfffbffff
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_FLUSH_INPUT_MSB  18
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_FLUSH_INPUT_LSB  18
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_FLUSH_INPUT_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_STRM_STAT_FLUSH_CTX_BITS   17:17
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_FLUSH_CTX_SET    0x00020000
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_FLUSH_CTX_CLR    0xfffdffff
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_FLUSH_CTX_MSB    17
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_FLUSH_CTX_LSB    17
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_FLUSH_CTX_RESET  0x0

   #define VC4VCODEC0_DEC_SINT_STRM_STAT_RST_BITS         16:16
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_RST_SET          0x00010000
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_RST_CLR          0xfffeffff
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_RST_MSB          16
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_RST_LSB          16
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_RST_RESET        0x0

   #define VC4VCODEC0_DEC_SINT_STRM_STAT_CTX_DMA_ACT_BITS 11:11
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_CTX_DMA_ACT_SET  0x00000800
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_CTX_DMA_ACT_CLR  0xfffff7ff
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_CTX_DMA_ACT_MSB  11
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_CTX_DMA_ACT_LSB  11
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_CTX_DMA_ACT_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_STRM_STAT_MVD_AVAIL_BITS   10:10
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_MVD_AVAIL_SET    0x00000400
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_MVD_AVAIL_CLR    0xfffffbff
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_MVD_AVAIL_MSB    10
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_MVD_AVAIL_LSB    10
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_MVD_AVAIL_RESET  0x0

   #define VC4VCODEC0_DEC_SINT_STRM_STAT_DERR_BITS        9:9
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_DERR_SET         0x00000200
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_DERR_CLR         0xfffffdff
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_DERR_MSB         9
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_DERR_LSB         9
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_DERR_RESET       0x0

   #define VC4VCODEC0_DEC_SINT_STRM_STAT_SERR_BITS        8:8
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_SERR_SET         0x00000100
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_SERR_CLR         0xfffffeff
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_SERR_MSB         8
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_SERR_LSB         8
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_SERR_RESET       0x0

   #define VC4VCODEC0_DEC_SINT_STRM_STAT_CG_PARSE_BITS    7:7
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_CG_PARSE_SET     0x00000080
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_CG_PARSE_CLR     0xffffff7f
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_CG_PARSE_MSB     7
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_CG_PARSE_LSB     7
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_CG_PARSE_RESET   0x0

   #define VC4VCODEC0_DEC_SINT_STRM_STAT_CCAC_BITS        6:6
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_CCAC_SET         0x00000040
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_CCAC_CLR         0xffffffbf
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_CCAC_MSB         6
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_CCAC_LSB         6
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_CCAC_RESET       0x0

   #define VC4VCODEC0_DEC_SINT_STRM_STAT_VCAC_BITS        5:5
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_VCAC_SET         0x00000020
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_VCAC_CLR         0xffffffdf
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_VCAC_MSB         5
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_VCAC_LSB         5
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_VCAC_RESET       0x0

   #define VC4VCODEC0_DEC_SINT_STRM_STAT_VACT_BITS        4:4
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_VACT_SET         0x00000010
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_VACT_CLR         0xffffffef
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_VACT_MSB         4
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_VACT_LSB         4
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_VACT_RESET       0x0

   #define VC4VCODEC0_DEC_SINT_STRM_STAT_DACT_BITS        3:3
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_DACT_SET         0x00000008
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_DACT_CLR         0xfffffff7
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_DACT_MSB         3
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_DACT_LSB         3
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_DACT_RESET       0x0

   #define VC4VCODEC0_DEC_SINT_STRM_STAT_SACT_BITS        2:2
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_SACT_SET         0x00000004
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_SACT_CLR         0xfffffffb
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_SACT_MSB         2
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_SACT_LSB         2
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_SACT_RESET       0x0

   #define VC4VCODEC0_DEC_SINT_STRM_STAT_CACT_BITS        1:1
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_CACT_SET         0x00000002
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_CACT_CLR         0xfffffffd
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_CACT_MSB         1
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_CACT_LSB         1
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_CACT_RESET       0x0

   #define VC4VCODEC0_DEC_SINT_STRM_STAT_SVAL_BITS        0:0
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_SVAL_SET         0x00000001
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_SVAL_CLR         0xfffffffe
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_SVAL_MSB         0
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_SVAL_LSB         0
   #define VC4VCODEC0_DEC_SINT_STRM_STAT_SVAL_RESET       0x0

/***************************************************************************
 *DEC_SINT_IENA - REG_SINT_IENA
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_IENA                          HW_REGISTER_RW( 0x7f000c18 )
   #define VC4VCODEC0_DEC_SINT_IENA_MASK                  0x00000300
   #define VC4VCODEC0_DEC_SINT_IENA_WIDTH                 10
   #define VC4VCODEC0_DEC_SINT_IENA_RESET                 0x00000000
   #define VC4VCODEC0_DEC_SINT_IENA_DERR_BITS             9:9
   #define VC4VCODEC0_DEC_SINT_IENA_DERR_SET              0x00000200
   #define VC4VCODEC0_DEC_SINT_IENA_DERR_CLR              0xfffffdff
   #define VC4VCODEC0_DEC_SINT_IENA_DERR_MSB              9
   #define VC4VCODEC0_DEC_SINT_IENA_DERR_LSB              9
   #define VC4VCODEC0_DEC_SINT_IENA_DERR_RESET            0x0

   #define VC4VCODEC0_DEC_SINT_IENA_SERR_BITS             8:8
   #define VC4VCODEC0_DEC_SINT_IENA_SERR_SET              0x00000100
   #define VC4VCODEC0_DEC_SINT_IENA_SERR_CLR              0xfffffeff
   #define VC4VCODEC0_DEC_SINT_IENA_SERR_MSB              8
   #define VC4VCODEC0_DEC_SINT_IENA_SERR_LSB              8
   #define VC4VCODEC0_DEC_SINT_IENA_SERR_RESET            0x0

/***************************************************************************
 *DEC_SINT_STRM_BITS - REG_SINT_STRM_BITS
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_STRM_BITS                     HW_REGISTER_RO( 0x7f000c1c )
   #define VC4VCODEC0_DEC_SINT_STRM_BITS_MASK             0xffffffff
   #define VC4VCODEC0_DEC_SINT_STRM_BITS_WIDTH            32
   #define VC4VCODEC0_DEC_SINT_STRM_BITS_RESET            0x00000000
   #define VC4VCODEC0_DEC_SINT_STRM_BITS_STREAM_BITS_BITS 31:0
   #define VC4VCODEC0_DEC_SINT_STRM_BITS_STREAM_BITS_SET  0xffffffff
   #define VC4VCODEC0_DEC_SINT_STRM_BITS_STREAM_BITS_CLR  0x00000000
   #define VC4VCODEC0_DEC_SINT_STRM_BITS_STREAM_BITS_MSB  31
   #define VC4VCODEC0_DEC_SINT_STRM_BITS_STREAM_BITS_LSB  0
   #define VC4VCODEC0_DEC_SINT_STRM_BITS_STREAM_BITS_RESET 0x0

/***************************************************************************
 *DEC_SINT_GET_SYMB - REG_SINT_GET_SYMB
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_GET_SYMB                      HW_REGISTER_RW( 0x7f000c20 )
   #define VC4VCODEC0_DEC_SINT_GET_SYMB_MASK              0x0000ffff
   #define VC4VCODEC0_DEC_SINT_GET_SYMB_WIDTH             16
   #define VC4VCODEC0_DEC_SINT_GET_SYMB_RESET             0x00000000
   #define VC4VCODEC0_DEC_SINT_GET_SYMB_TYPE_BITS         15:12
   #define VC4VCODEC0_DEC_SINT_GET_SYMB_TYPE_SET          0x0000f000
   #define VC4VCODEC0_DEC_SINT_GET_SYMB_TYPE_CLR          0xffff0fff
   #define VC4VCODEC0_DEC_SINT_GET_SYMB_TYPE_MSB          15
   #define VC4VCODEC0_DEC_SINT_GET_SYMB_TYPE_LSB          12
   #define VC4VCODEC0_DEC_SINT_GET_SYMB_TYPE_RESET        0x0

   #define VC4VCODEC0_DEC_SINT_GET_SYMB_SUBTYPE_BITS      11:8
   #define VC4VCODEC0_DEC_SINT_GET_SYMB_SUBTYPE_SET       0x00000f00
   #define VC4VCODEC0_DEC_SINT_GET_SYMB_SUBTYPE_CLR       0xfffff0ff
   #define VC4VCODEC0_DEC_SINT_GET_SYMB_SUBTYPE_MSB       11
   #define VC4VCODEC0_DEC_SINT_GET_SYMB_SUBTYPE_LSB       8
   #define VC4VCODEC0_DEC_SINT_GET_SYMB_SUBTYPE_RESET     0x0

   #define VC4VCODEC0_DEC_SINT_GET_SYMB_N_BITS            7:0
   #define VC4VCODEC0_DEC_SINT_GET_SYMB_N_SET             0x000000ff
   #define VC4VCODEC0_DEC_SINT_GET_SYMB_N_CLR             0xffffff00
   #define VC4VCODEC0_DEC_SINT_GET_SYMB_N_MSB             7
   #define VC4VCODEC0_DEC_SINT_GET_SYMB_N_LSB             0
   #define VC4VCODEC0_DEC_SINT_GET_SYMB_N_RESET           0x0

/***************************************************************************
 *DEC_SINT_MPEG_DC - REG_SINT_MPEG_DC
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_MPEG_DC                       HW_REGISTER_RW( 0x7f000c24 )
   #define VC4VCODEC0_DEC_SINT_MPEG_DC_MASK               0x00003fff
   #define VC4VCODEC0_DEC_SINT_MPEG_DC_WIDTH              14
   #define VC4VCODEC0_DEC_SINT_MPEG_DC_RESET              0x00000000
   #define VC4VCODEC0_DEC_SINT_MPEG_DC_COMP_BITS          13:12
   #define VC4VCODEC0_DEC_SINT_MPEG_DC_COMP_SET           0x00003000
   #define VC4VCODEC0_DEC_SINT_MPEG_DC_COMP_CLR           0xffffcfff
   #define VC4VCODEC0_DEC_SINT_MPEG_DC_COMP_MSB           13
   #define VC4VCODEC0_DEC_SINT_MPEG_DC_COMP_LSB           12
   #define VC4VCODEC0_DEC_SINT_MPEG_DC_COMP_RESET         0x0

   #define VC4VCODEC0_DEC_SINT_MPEG_DC_DC_PRED_BITS       11:0
   #define VC4VCODEC0_DEC_SINT_MPEG_DC_DC_PRED_SET        0x00000fff
   #define VC4VCODEC0_DEC_SINT_MPEG_DC_DC_PRED_CLR        0xfffff000
   #define VC4VCODEC0_DEC_SINT_MPEG_DC_DC_PRED_MSB        11
   #define VC4VCODEC0_DEC_SINT_MPEG_DC_DC_PRED_LSB        0
   #define VC4VCODEC0_DEC_SINT_MPEG_DC_DC_PRED_RESET      0x0

/***************************************************************************
 *DEC_SINT_DO_RESID - REG_SINT_DO_RESID
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_DO_RESID                      HW_REGISTER_RW( 0x7f000c28 )
   #define VC4VCODEC0_DEC_SINT_DO_RESID_MASK              0xff3fffff
   #define VC4VCODEC0_DEC_SINT_DO_RESID_WIDTH             32
   #define VC4VCODEC0_DEC_SINT_DO_RESID_RESET             0x00000000
   #define VC4VCODEC0_DEC_SINT_DO_RESID_AVS_BITS          31:31
   #define VC4VCODEC0_DEC_SINT_DO_RESID_AVS_SET           0x80000000
   #define VC4VCODEC0_DEC_SINT_DO_RESID_AVS_CLR           0x7fffffff
   #define VC4VCODEC0_DEC_SINT_DO_RESID_AVS_MSB           31
   #define VC4VCODEC0_DEC_SINT_DO_RESID_AVS_LSB           31
   #define VC4VCODEC0_DEC_SINT_DO_RESID_AVS_RESET         0x0

   #define VC4VCODEC0_DEC_SINT_DO_RESID_DIVX_BITS         30:30
   #define VC4VCODEC0_DEC_SINT_DO_RESID_DIVX_SET          0x40000000
   #define VC4VCODEC0_DEC_SINT_DO_RESID_DIVX_CLR          0xbfffffff
   #define VC4VCODEC0_DEC_SINT_DO_RESID_DIVX_MSB          30
   #define VC4VCODEC0_DEC_SINT_DO_RESID_DIVX_LSB          30
   #define VC4VCODEC0_DEC_SINT_DO_RESID_DIVX_RESET        0x0

   #define VC4VCODEC0_DEC_SINT_DO_RESID_USE_INTRA_DC_VLC_BITS 29:29
   #define VC4VCODEC0_DEC_SINT_DO_RESID_USE_INTRA_DC_VLC_SET 0x20000000
   #define VC4VCODEC0_DEC_SINT_DO_RESID_USE_INTRA_DC_VLC_CLR 0xdfffffff
   #define VC4VCODEC0_DEC_SINT_DO_RESID_USE_INTRA_DC_VLC_MSB 29
   #define VC4VCODEC0_DEC_SINT_DO_RESID_USE_INTRA_DC_VLC_LSB 29
   #define VC4VCODEC0_DEC_SINT_DO_RESID_USE_INTRA_DC_VLC_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_DO_RESID_SHORT_VID_HDR_BITS 28:28
   #define VC4VCODEC0_DEC_SINT_DO_RESID_SHORT_VID_HDR_SET 0x10000000
   #define VC4VCODEC0_DEC_SINT_DO_RESID_SHORT_VID_HDR_CLR 0xefffffff
   #define VC4VCODEC0_DEC_SINT_DO_RESID_SHORT_VID_HDR_MSB 28
   #define VC4VCODEC0_DEC_SINT_DO_RESID_SHORT_VID_HDR_LSB 28
   #define VC4VCODEC0_DEC_SINT_DO_RESID_SHORT_VID_HDR_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_DO_RESID_MPEG4_BITS        27:27
   #define VC4VCODEC0_DEC_SINT_DO_RESID_MPEG4_SET         0x08000000
   #define VC4VCODEC0_DEC_SINT_DO_RESID_MPEG4_CLR         0xf7ffffff
   #define VC4VCODEC0_DEC_SINT_DO_RESID_MPEG4_MSB         27
   #define VC4VCODEC0_DEC_SINT_DO_RESID_MPEG4_LSB         27
   #define VC4VCODEC0_DEC_SINT_DO_RESID_MPEG4_RESET       0x0

   #define VC4VCODEC0_DEC_SINT_DO_RESID_VC_TTMBF_BITS     26:26
   #define VC4VCODEC0_DEC_SINT_DO_RESID_VC_TTMBF_SET      0x04000000
   #define VC4VCODEC0_DEC_SINT_DO_RESID_VC_TTMBF_CLR      0xfbffffff
   #define VC4VCODEC0_DEC_SINT_DO_RESID_VC_TTMBF_MSB      26
   #define VC4VCODEC0_DEC_SINT_DO_RESID_VC_TTMBF_LSB      26
   #define VC4VCODEC0_DEC_SINT_DO_RESID_VC_TTMBF_RESET    0x0

   #define VC4VCODEC0_DEC_SINT_DO_RESID_VC_TTFRMSIZE_BITS 25:24
   #define VC4VCODEC0_DEC_SINT_DO_RESID_VC_TTFRMSIZE_SET  0x03000000
   #define VC4VCODEC0_DEC_SINT_DO_RESID_VC_TTFRMSIZE_CLR  0xfcffffff
   #define VC4VCODEC0_DEC_SINT_DO_RESID_VC_TTFRMSIZE_MSB  25
   #define VC4VCODEC0_DEC_SINT_DO_RESID_VC_TTFRMSIZE_LSB  24
   #define VC4VCODEC0_DEC_SINT_DO_RESID_VC_TTFRMSIZE_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_DO_RESID_VC_DBLK_ENA_BITS  21:21
   #define VC4VCODEC0_DEC_SINT_DO_RESID_VC_DBLK_ENA_SET   0x00200000
   #define VC4VCODEC0_DEC_SINT_DO_RESID_VC_DBLK_ENA_CLR   0xffdfffff
   #define VC4VCODEC0_DEC_SINT_DO_RESID_VC_DBLK_ENA_MSB   21
   #define VC4VCODEC0_DEC_SINT_DO_RESID_VC_DBLK_ENA_LSB   21
   #define VC4VCODEC0_DEC_SINT_DO_RESID_VC_DBLK_ENA_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_DO_RESID_VC_OLAP_ENA_BITS  20:20
   #define VC4VCODEC0_DEC_SINT_DO_RESID_VC_OLAP_ENA_SET   0x00100000
   #define VC4VCODEC0_DEC_SINT_DO_RESID_VC_OLAP_ENA_CLR   0xffefffff
   #define VC4VCODEC0_DEC_SINT_DO_RESID_VC_OLAP_ENA_MSB   20
   #define VC4VCODEC0_DEC_SINT_DO_RESID_VC_OLAP_ENA_LSB   20
   #define VC4VCODEC0_DEC_SINT_DO_RESID_VC_OLAP_ENA_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_DO_RESID_FAST_ENA_BITS     19:19
   #define VC4VCODEC0_DEC_SINT_DO_RESID_FAST_ENA_SET      0x00080000
   #define VC4VCODEC0_DEC_SINT_DO_RESID_FAST_ENA_CLR      0xfff7ffff
   #define VC4VCODEC0_DEC_SINT_DO_RESID_FAST_ENA_MSB      19
   #define VC4VCODEC0_DEC_SINT_DO_RESID_FAST_ENA_LSB      19
   #define VC4VCODEC0_DEC_SINT_DO_RESID_FAST_ENA_RESET    0x0

   #define VC4VCODEC0_DEC_SINT_DO_RESID_SKIP_BITS         18:18
   #define VC4VCODEC0_DEC_SINT_DO_RESID_SKIP_SET          0x00040000
   #define VC4VCODEC0_DEC_SINT_DO_RESID_SKIP_CLR          0xfffbffff
   #define VC4VCODEC0_DEC_SINT_DO_RESID_SKIP_MSB          18
   #define VC4VCODEC0_DEC_SINT_DO_RESID_SKIP_LSB          18
   #define VC4VCODEC0_DEC_SINT_DO_RESID_SKIP_RESET        0x0

   #define VC4VCODEC0_DEC_SINT_DO_RESID_INTRA_264_BITS    17:17
   #define VC4VCODEC0_DEC_SINT_DO_RESID_INTRA_264_SET     0x00020000
   #define VC4VCODEC0_DEC_SINT_DO_RESID_INTRA_264_CLR     0xfffdffff
   #define VC4VCODEC0_DEC_SINT_DO_RESID_INTRA_264_MSB     17
   #define VC4VCODEC0_DEC_SINT_DO_RESID_INTRA_264_LSB     17
   #define VC4VCODEC0_DEC_SINT_DO_RESID_INTRA_264_RESET   0x0

   #define VC4VCODEC0_DEC_SINT_DO_RESID_FETCH_QP_BITS     16:16
   #define VC4VCODEC0_DEC_SINT_DO_RESID_FETCH_QP_SET      0x00010000
   #define VC4VCODEC0_DEC_SINT_DO_RESID_FETCH_QP_CLR      0xfffeffff
   #define VC4VCODEC0_DEC_SINT_DO_RESID_FETCH_QP_MSB      16
   #define VC4VCODEC0_DEC_SINT_DO_RESID_FETCH_QP_LSB      16
   #define VC4VCODEC0_DEC_SINT_DO_RESID_FETCH_QP_RESET    0x0

   #define VC4VCODEC0_DEC_SINT_DO_RESID_TYPE_BITS         15:14
   #define VC4VCODEC0_DEC_SINT_DO_RESID_TYPE_SET          0x0000c000
   #define VC4VCODEC0_DEC_SINT_DO_RESID_TYPE_CLR          0xffff3fff
   #define VC4VCODEC0_DEC_SINT_DO_RESID_TYPE_MSB          15
   #define VC4VCODEC0_DEC_SINT_DO_RESID_TYPE_LSB          14
   #define VC4VCODEC0_DEC_SINT_DO_RESID_TYPE_RESET        0x0

   #define VC4VCODEC0_DEC_SINT_DO_RESID_SUB_TYPE_BITS     13:12
   #define VC4VCODEC0_DEC_SINT_DO_RESID_SUB_TYPE_SET      0x00003000
   #define VC4VCODEC0_DEC_SINT_DO_RESID_SUB_TYPE_CLR      0xffffcfff
   #define VC4VCODEC0_DEC_SINT_DO_RESID_SUB_TYPE_MSB      13
   #define VC4VCODEC0_DEC_SINT_DO_RESID_SUB_TYPE_LSB      12
   #define VC4VCODEC0_DEC_SINT_DO_RESID_SUB_TYPE_RESET    0x0

   #define VC4VCODEC0_DEC_SINT_DO_RESID_SWAP_CBP_BITS     11:11
   #define VC4VCODEC0_DEC_SINT_DO_RESID_SWAP_CBP_SET      0x00000800
   #define VC4VCODEC0_DEC_SINT_DO_RESID_SWAP_CBP_CLR      0xfffff7ff
   #define VC4VCODEC0_DEC_SINT_DO_RESID_SWAP_CBP_MSB      11
   #define VC4VCODEC0_DEC_SINT_DO_RESID_SWAP_CBP_LSB      11
   #define VC4VCODEC0_DEC_SINT_DO_RESID_SWAP_CBP_RESET    0x0

   #define VC4VCODEC0_DEC_SINT_DO_RESID_WR_XNZERO_BITS    10:10
   #define VC4VCODEC0_DEC_SINT_DO_RESID_WR_XNZERO_SET     0x00000400
   #define VC4VCODEC0_DEC_SINT_DO_RESID_WR_XNZERO_CLR     0xfffffbff
   #define VC4VCODEC0_DEC_SINT_DO_RESID_WR_XNZERO_MSB     10
   #define VC4VCODEC0_DEC_SINT_DO_RESID_WR_XNZERO_LSB     10
   #define VC4VCODEC0_DEC_SINT_DO_RESID_WR_XNZERO_RESET   0x0

   #define VC4VCODEC0_DEC_SINT_DO_RESID_DC_PRECISION_BITS 9:8
   #define VC4VCODEC0_DEC_SINT_DO_RESID_DC_PRECISION_SET  0x00000300
   #define VC4VCODEC0_DEC_SINT_DO_RESID_DC_PRECISION_CLR  0xfffffcff
   #define VC4VCODEC0_DEC_SINT_DO_RESID_DC_PRECISION_MSB  9
   #define VC4VCODEC0_DEC_SINT_DO_RESID_DC_PRECISION_LSB  8
   #define VC4VCODEC0_DEC_SINT_DO_RESID_DC_PRECISION_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_DO_RESID_VLC_TABLE1_BITS   7:7
   #define VC4VCODEC0_DEC_SINT_DO_RESID_VLC_TABLE1_SET    0x00000080
   #define VC4VCODEC0_DEC_SINT_DO_RESID_VLC_TABLE1_CLR    0xffffff7f
   #define VC4VCODEC0_DEC_SINT_DO_RESID_VLC_TABLE1_MSB    7
   #define VC4VCODEC0_DEC_SINT_DO_RESID_VLC_TABLE1_LSB    7
   #define VC4VCODEC0_DEC_SINT_DO_RESID_VLC_TABLE1_RESET  0x0

   #define VC4VCODEC0_DEC_SINT_DO_RESID_INTRA_BITS        6:6
   #define VC4VCODEC0_DEC_SINT_DO_RESID_INTRA_SET         0x00000040
   #define VC4VCODEC0_DEC_SINT_DO_RESID_INTRA_CLR         0xffffffbf
   #define VC4VCODEC0_DEC_SINT_DO_RESID_INTRA_MSB         6
   #define VC4VCODEC0_DEC_SINT_DO_RESID_INTRA_LSB         6
   #define VC4VCODEC0_DEC_SINT_DO_RESID_INTRA_RESET       0x0

   #define VC4VCODEC0_DEC_SINT_DO_RESID_CBP_BITS          5:0
   #define VC4VCODEC0_DEC_SINT_DO_RESID_CBP_SET           0x0000003f
   #define VC4VCODEC0_DEC_SINT_DO_RESID_CBP_CLR           0xffffffc0
   #define VC4VCODEC0_DEC_SINT_DO_RESID_CBP_MSB           5
   #define VC4VCODEC0_DEC_SINT_DO_RESID_CBP_LSB           0
   #define VC4VCODEC0_DEC_SINT_DO_RESID_CBP_RESET         0x0

/***************************************************************************
 *DEC_SINT_XNZERO - REG_SINT_XNZERO
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_XNZERO                        HW_REGISTER_RO( 0x7f000c2c )
   #define VC4VCODEC0_DEC_SINT_XNZERO_MASK                0x0000ffff
   #define VC4VCODEC0_DEC_SINT_XNZERO_WIDTH               16
   #define VC4VCODEC0_DEC_SINT_XNZERO_RESET               0x00000000
   #define VC4VCODEC0_DEC_SINT_XNZERO_B15_BITS            15:15
   #define VC4VCODEC0_DEC_SINT_XNZERO_B15_SET             0x00008000
   #define VC4VCODEC0_DEC_SINT_XNZERO_B15_CLR             0xffff7fff
   #define VC4VCODEC0_DEC_SINT_XNZERO_B15_MSB             15
   #define VC4VCODEC0_DEC_SINT_XNZERO_B15_LSB             15
   #define VC4VCODEC0_DEC_SINT_XNZERO_B15_RESET           0x0

   #define VC4VCODEC0_DEC_SINT_XNZERO_B14_BITS            14:14
   #define VC4VCODEC0_DEC_SINT_XNZERO_B14_SET             0x00004000
   #define VC4VCODEC0_DEC_SINT_XNZERO_B14_CLR             0xffffbfff
   #define VC4VCODEC0_DEC_SINT_XNZERO_B14_MSB             14
   #define VC4VCODEC0_DEC_SINT_XNZERO_B14_LSB             14
   #define VC4VCODEC0_DEC_SINT_XNZERO_B14_RESET           0x0

   #define VC4VCODEC0_DEC_SINT_XNZERO_B13_BITS            13:13
   #define VC4VCODEC0_DEC_SINT_XNZERO_B13_SET             0x00002000
   #define VC4VCODEC0_DEC_SINT_XNZERO_B13_CLR             0xffffdfff
   #define VC4VCODEC0_DEC_SINT_XNZERO_B13_MSB             13
   #define VC4VCODEC0_DEC_SINT_XNZERO_B13_LSB             13
   #define VC4VCODEC0_DEC_SINT_XNZERO_B13_RESET           0x0

   #define VC4VCODEC0_DEC_SINT_XNZERO_B12_BITS            12:12
   #define VC4VCODEC0_DEC_SINT_XNZERO_B12_SET             0x00001000
   #define VC4VCODEC0_DEC_SINT_XNZERO_B12_CLR             0xffffefff
   #define VC4VCODEC0_DEC_SINT_XNZERO_B12_MSB             12
   #define VC4VCODEC0_DEC_SINT_XNZERO_B12_LSB             12
   #define VC4VCODEC0_DEC_SINT_XNZERO_B12_RESET           0x0

   #define VC4VCODEC0_DEC_SINT_XNZERO_B11_BITS            11:11
   #define VC4VCODEC0_DEC_SINT_XNZERO_B11_SET             0x00000800
   #define VC4VCODEC0_DEC_SINT_XNZERO_B11_CLR             0xfffff7ff
   #define VC4VCODEC0_DEC_SINT_XNZERO_B11_MSB             11
   #define VC4VCODEC0_DEC_SINT_XNZERO_B11_LSB             11
   #define VC4VCODEC0_DEC_SINT_XNZERO_B11_RESET           0x0

   #define VC4VCODEC0_DEC_SINT_XNZERO_B10_BITS            10:10
   #define VC4VCODEC0_DEC_SINT_XNZERO_B10_SET             0x00000400
   #define VC4VCODEC0_DEC_SINT_XNZERO_B10_CLR             0xfffffbff
   #define VC4VCODEC0_DEC_SINT_XNZERO_B10_MSB             10
   #define VC4VCODEC0_DEC_SINT_XNZERO_B10_LSB             10
   #define VC4VCODEC0_DEC_SINT_XNZERO_B10_RESET           0x0

   #define VC4VCODEC0_DEC_SINT_XNZERO_B9_BITS             9:9
   #define VC4VCODEC0_DEC_SINT_XNZERO_B9_SET              0x00000200
   #define VC4VCODEC0_DEC_SINT_XNZERO_B9_CLR              0xfffffdff
   #define VC4VCODEC0_DEC_SINT_XNZERO_B9_MSB              9
   #define VC4VCODEC0_DEC_SINT_XNZERO_B9_LSB              9
   #define VC4VCODEC0_DEC_SINT_XNZERO_B9_RESET            0x0

   #define VC4VCODEC0_DEC_SINT_XNZERO_B8_BITS             8:8
   #define VC4VCODEC0_DEC_SINT_XNZERO_B8_SET              0x00000100
   #define VC4VCODEC0_DEC_SINT_XNZERO_B8_CLR              0xfffffeff
   #define VC4VCODEC0_DEC_SINT_XNZERO_B8_MSB              8
   #define VC4VCODEC0_DEC_SINT_XNZERO_B8_LSB              8
   #define VC4VCODEC0_DEC_SINT_XNZERO_B8_RESET            0x0

   #define VC4VCODEC0_DEC_SINT_XNZERO_B7_BITS             7:7
   #define VC4VCODEC0_DEC_SINT_XNZERO_B7_SET              0x00000080
   #define VC4VCODEC0_DEC_SINT_XNZERO_B7_CLR              0xffffff7f
   #define VC4VCODEC0_DEC_SINT_XNZERO_B7_MSB              7
   #define VC4VCODEC0_DEC_SINT_XNZERO_B7_LSB              7
   #define VC4VCODEC0_DEC_SINT_XNZERO_B7_RESET            0x0

   #define VC4VCODEC0_DEC_SINT_XNZERO_B6_BITS             6:6
   #define VC4VCODEC0_DEC_SINT_XNZERO_B6_SET              0x00000040
   #define VC4VCODEC0_DEC_SINT_XNZERO_B6_CLR              0xffffffbf
   #define VC4VCODEC0_DEC_SINT_XNZERO_B6_MSB              6
   #define VC4VCODEC0_DEC_SINT_XNZERO_B6_LSB              6
   #define VC4VCODEC0_DEC_SINT_XNZERO_B6_RESET            0x0

   #define VC4VCODEC0_DEC_SINT_XNZERO_B5_BITS             5:5
   #define VC4VCODEC0_DEC_SINT_XNZERO_B5_SET              0x00000020
   #define VC4VCODEC0_DEC_SINT_XNZERO_B5_CLR              0xffffffdf
   #define VC4VCODEC0_DEC_SINT_XNZERO_B5_MSB              5
   #define VC4VCODEC0_DEC_SINT_XNZERO_B5_LSB              5
   #define VC4VCODEC0_DEC_SINT_XNZERO_B5_RESET            0x0

   #define VC4VCODEC0_DEC_SINT_XNZERO_B4_BITS             4:4
   #define VC4VCODEC0_DEC_SINT_XNZERO_B4_SET              0x00000010
   #define VC4VCODEC0_DEC_SINT_XNZERO_B4_CLR              0xffffffef
   #define VC4VCODEC0_DEC_SINT_XNZERO_B4_MSB              4
   #define VC4VCODEC0_DEC_SINT_XNZERO_B4_LSB              4
   #define VC4VCODEC0_DEC_SINT_XNZERO_B4_RESET            0x0

   #define VC4VCODEC0_DEC_SINT_XNZERO_B3_BITS             3:3
   #define VC4VCODEC0_DEC_SINT_XNZERO_B3_SET              0x00000008
   #define VC4VCODEC0_DEC_SINT_XNZERO_B3_CLR              0xfffffff7
   #define VC4VCODEC0_DEC_SINT_XNZERO_B3_MSB              3
   #define VC4VCODEC0_DEC_SINT_XNZERO_B3_LSB              3
   #define VC4VCODEC0_DEC_SINT_XNZERO_B3_RESET            0x0

   #define VC4VCODEC0_DEC_SINT_XNZERO_B2_BITS             2:2
   #define VC4VCODEC0_DEC_SINT_XNZERO_B2_SET              0x00000004
   #define VC4VCODEC0_DEC_SINT_XNZERO_B2_CLR              0xfffffffb
   #define VC4VCODEC0_DEC_SINT_XNZERO_B2_MSB              2
   #define VC4VCODEC0_DEC_SINT_XNZERO_B2_LSB              2
   #define VC4VCODEC0_DEC_SINT_XNZERO_B2_RESET            0x0

   #define VC4VCODEC0_DEC_SINT_XNZERO_B1_BITS             1:1
   #define VC4VCODEC0_DEC_SINT_XNZERO_B1_SET              0x00000002
   #define VC4VCODEC0_DEC_SINT_XNZERO_B1_CLR              0xfffffffd
   #define VC4VCODEC0_DEC_SINT_XNZERO_B1_MSB              1
   #define VC4VCODEC0_DEC_SINT_XNZERO_B1_LSB              1
   #define VC4VCODEC0_DEC_SINT_XNZERO_B1_RESET            0x0

   #define VC4VCODEC0_DEC_SINT_XNZERO_B0_BITS             0:0
   #define VC4VCODEC0_DEC_SINT_XNZERO_B0_SET              0x00000001
   #define VC4VCODEC0_DEC_SINT_XNZERO_B0_CLR              0xfffffffe
   #define VC4VCODEC0_DEC_SINT_XNZERO_B0_MSB              0
   #define VC4VCODEC0_DEC_SINT_XNZERO_B0_LSB              0
   #define VC4VCODEC0_DEC_SINT_XNZERO_B0_RESET            0x0

/***************************************************************************
 *DEC_SINT_VEC_MBTYPE - REG_SINT_VEC_MBTYPE
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_VEC_MBTYPE                    HW_REGISTER_RW( 0x7f000c30 )
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MASK            0xffffffff
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_WIDTH           32
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_RESET           0x00000000
/* union - case H264 [31:00] */
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE3_BITS 24:21
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE3_SET 0x01e00000
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE3_CLR 0xfe1fffff
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE3_MSB 24
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE3_LSB 21
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE3_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE2_BITS 19:16
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE2_SET 0x000f0000
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE2_CLR 0xfff0ffff
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE2_MSB 19
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE2_LSB 16
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE2_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE1_BITS 14:11
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE1_SET 0x00007800
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE1_CLR 0xffff87ff
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE1_MSB 14
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE1_LSB 11
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE1_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE0_BITS 9:6
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE0_SET 0x000003c0
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE0_CLR 0xfffffc3f
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE0_MSB 9
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE0_LSB 6
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE0_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_H264_MB_TYPE_BITS 5:1
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_H264_MB_TYPE_SET 0x0000003e
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_H264_MB_TYPE_CLR 0xffffffc1
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_H264_MB_TYPE_MSB 5
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_H264_MB_TYPE_LSB 1
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_H264_MB_TYPE_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_H264_ISB_BITS   0:0
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_H264_ISB_SET    0x00000001
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_H264_ISB_CLR    0xfffffffe
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_H264_ISB_MSB    0
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_H264_ISB_LSB    0
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_H264_ISB_RESET  0x0

/* union - case VC1 [31:00] */
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_BLK_PAT_BITS 21:16
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_BLK_PAT_SET 0x003f0000
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_BLK_PAT_CLR 0xffc0ffff
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_BLK_PAT_MSB 21
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_BLK_PAT_LSB 16
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_BLK_PAT_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_MB_MODE_BITS 13:8
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_MB_MODE_SET 0x00003f00
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_MB_MODE_CLR 0xffffc0ff
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_MB_MODE_MSB 13
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_MB_MODE_LSB 8
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_MB_MODE_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_BMV_TYPE_BITS 6:5
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_BMV_TYPE_SET 0x00000060
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_BMV_TYPE_CLR 0xffffff9f
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_BMV_TYPE_MSB 6
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_BMV_TYPE_LSB 5
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_BMV_TYPE_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_MVSW_BITS   4:4
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_MVSW_SET    0x00000010
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_MVSW_CLR    0xffffffef
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_MVSW_MSB    4
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_MVSW_LSB    4
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_MVSW_RESET  0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_INTERP_MVP_BITS 3:3
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_INTERP_MVP_SET 0x00000008
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_INTERP_MVP_CLR 0xfffffff7
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_INTERP_MVP_MSB 3
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_INTERP_MVP_LSB 3
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_INTERP_MVP_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_FORWARD_BITS 2:2
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_FORWARD_SET 0x00000004
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_FORWARD_CLR 0xfffffffb
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_FORWARD_MSB 2
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_FORWARD_LSB 2
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_FORWARD_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_DIRECT_BITS 1:1
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_DIRECT_SET  0x00000002
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_DIRECT_CLR  0xfffffffd
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_DIRECT_MSB  1
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_DIRECT_LSB  1
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_DIRECT_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_SKIP_BITS   0:0
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_SKIP_SET    0x00000001
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_SKIP_CLR    0xfffffffe
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_SKIP_MSB    0
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_SKIP_LSB    0
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_VC1_SKIP_RESET  0x0

/* union - case MPEG4 [31:00] */
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_QPEL_BITS 13:13
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_QPEL_SET  0x00002000
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_QPEL_CLR  0xffffdfff
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_QPEL_MSB  13
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_QPEL_LSB  13
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_QPEL_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_GMC_BITS  12:12
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_GMC_SET   0x00001000
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_GMC_CLR   0xffffefff
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_GMC_MSB   12
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_GMC_LSB   12
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_GMC_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_NO_MVD_BITS 11:11
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_NO_MVD_SET 0x00000800
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_NO_MVD_CLR 0xfffff7ff
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_NO_MVD_MSB 11
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_NO_MVD_LSB 11
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_NO_MVD_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_INTRA_BITS 10:10
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_INTRA_SET 0x00000400
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_INTRA_CLR 0xfffffbff
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_INTRA_MSB 10
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_INTRA_LSB 10
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_INTRA_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_FCODE_BACK_BITS 9:7
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_FCODE_BACK_SET 0x00000380
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_FCODE_BACK_CLR 0xfffffc7f
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_FCODE_BACK_MSB 9
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_FCODE_BACK_LSB 7
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_FCODE_BACK_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_FCODE_FWD_BITS 6:4
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_FCODE_FWD_SET 0x00000070
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_FCODE_FWD_CLR 0xffffff8f
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_FCODE_FWD_MSB 6
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_FCODE_FWD_LSB 4
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_FCODE_FWD_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_FOUR_MV_BITS 3:3
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_FOUR_MV_SET 0x00000008
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_FOUR_MV_CLR 0xfffffff7
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_FOUR_MV_MSB 3
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_FOUR_MV_LSB 3
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_FOUR_MV_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_ALT_MV_BITS 2:2
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_ALT_MV_SET 0x00000004
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_ALT_MV_CLR 0xfffffffb
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_ALT_MV_MSB 2
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_ALT_MV_LSB 2
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_ALT_MV_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_DIRECT_BITS 1:1
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_DIRECT_SET 0x00000002
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_DIRECT_CLR 0xfffffffd
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_DIRECT_MSB 1
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_DIRECT_LSB 1
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_DIRECT_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_SKIP_BITS 0:0
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_SKIP_SET  0x00000001
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_SKIP_CLR  0xfffffffe
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_SKIP_MSB  0
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_SKIP_LSB  0
   #define VC4VCODEC0_DEC_SINT_VEC_MBTYPE_MPEG4_SKIP_RESET 0x0

/***************************************************************************
 *DEC_SINT_VEC_RESID - REG_SINT_VEC_RESID
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_VEC_RESID                     HW_REGISTER_RW( 0x7f000c34 )
   #define VC4VCODEC0_DEC_SINT_VEC_RESID_MASK             0xffffffff
   #define VC4VCODEC0_DEC_SINT_VEC_RESID_WIDTH            32
   #define VC4VCODEC0_DEC_SINT_VEC_RESID_RESET            0x00000000
   #define VC4VCODEC0_DEC_SINT_VEC_RESID_Y_RESIDUAL_BITS  31:16
   #define VC4VCODEC0_DEC_SINT_VEC_RESID_Y_RESIDUAL_SET   0xffff0000
   #define VC4VCODEC0_DEC_SINT_VEC_RESID_Y_RESIDUAL_CLR   0x0000ffff
   #define VC4VCODEC0_DEC_SINT_VEC_RESID_Y_RESIDUAL_MSB   31
   #define VC4VCODEC0_DEC_SINT_VEC_RESID_Y_RESIDUAL_LSB   16
   #define VC4VCODEC0_DEC_SINT_VEC_RESID_Y_RESIDUAL_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_RESID_X_RESIDUAL_BITS  15:0
   #define VC4VCODEC0_DEC_SINT_VEC_RESID_X_RESIDUAL_SET   0x0000ffff
   #define VC4VCODEC0_DEC_SINT_VEC_RESID_X_RESIDUAL_CLR   0xffff0000
   #define VC4VCODEC0_DEC_SINT_VEC_RESID_X_RESIDUAL_MSB   15
   #define VC4VCODEC0_DEC_SINT_VEC_RESID_X_RESIDUAL_LSB   0
   #define VC4VCODEC0_DEC_SINT_VEC_RESID_X_RESIDUAL_RESET 0x0

/***************************************************************************
 *DEC_SINT_VEC_DMODE - REG_SINT_VEC_DMODE
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_VEC_DMODE                     HW_REGISTER_RO( 0x7f000c38 )
   #define VC4VCODEC0_DEC_SINT_VEC_DMODE_MASK             0x0000000f
   #define VC4VCODEC0_DEC_SINT_VEC_DMODE_WIDTH            4
   #define VC4VCODEC0_DEC_SINT_VEC_DMODE_RESET            0x00000000
   #define VC4VCODEC0_DEC_SINT_VEC_DMODE_DMODE_BITS       3:0
   #define VC4VCODEC0_DEC_SINT_VEC_DMODE_DMODE_SET        0x0000000f
   #define VC4VCODEC0_DEC_SINT_VEC_DMODE_DMODE_CLR        0xfffffff0
   #define VC4VCODEC0_DEC_SINT_VEC_DMODE_DMODE_MSB        3
   #define VC4VCODEC0_DEC_SINT_VEC_DMODE_DMODE_LSB        0
   #define VC4VCODEC0_DEC_SINT_VEC_DMODE_DMODE_RESET      0x0

/***************************************************************************
 *DEC_SINT_VEC_TOP_LD - REG_SINT_VEC_TOP_LD
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_VEC_TOP_LD                    HW_REGISTER_RW( 0x7f000c3c )
   #define VC4VCODEC0_DEC_SINT_VEC_TOP_LD_MASK            0x00000000
   #define VC4VCODEC0_DEC_SINT_VEC_TOP_LD_WIDTH           0
   #define VC4VCODEC0_DEC_SINT_VEC_TOP_LD_RESET           0x00000000
/***************************************************************************
 *DEC_SINT_VEC_DO_CONST - REG_SINT_VEC_DO_CONST
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_VEC_DO_CONST                  HW_REGISTER_RW( 0x7f000c40 )
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_MASK          0x0fffffb0
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_WIDTH         28
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_RESET         0x00000000
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_DIRECT_FRM2FLD_BITS 27:27
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_DIRECT_FRM2FLD_SET 0x08000000
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_DIRECT_FRM2FLD_CLR 0xf7ffffff
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_DIRECT_FRM2FLD_MSB 27
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_DIRECT_FRM2FLD_LSB 27
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_DIRECT_FRM2FLD_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_WHOLEPEL_8X8_BITS 26:26
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_WHOLEPEL_8X8_SET 0x04000000
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_WHOLEPEL_8X8_CLR 0xfbffffff
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_WHOLEPEL_8X8_MSB 26
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_WHOLEPEL_8X8_LSB 26
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_WHOLEPEL_8X8_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_WHOLEPEL_ALL_BITS 25:25
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_WHOLEPEL_ALL_SET 0x02000000
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_WHOLEPEL_ALL_CLR 0xfdffffff
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_WHOLEPEL_ALL_MSB 25
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_WHOLEPEL_ALL_LSB 25
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_WHOLEPEL_ALL_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_VC1_1REF_IS_BOT_BITS 24:24
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_VC1_1REF_IS_BOT_SET 0x01000000
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_VC1_1REF_IS_BOT_CLR 0xfeffffff
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_VC1_1REF_IS_BOT_MSB 24
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_VC1_1REF_IS_BOT_LSB 24
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_VC1_1REF_IS_BOT_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_REFDIST_BACK_BITS 23:22
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_REFDIST_BACK_SET 0x00c00000
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_REFDIST_BACK_CLR 0xff3fffff
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_REFDIST_BACK_MSB 23
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_REFDIST_BACK_LSB 22
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_REFDIST_BACK_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_REFDIST_FWD_BITS 21:20
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_REFDIST_FWD_SET 0x00300000
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_REFDIST_FWD_CLR 0xffcfffff
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_REFDIST_FWD_MSB 21
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_REFDIST_FWD_LSB 20
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_REFDIST_FWD_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_VC1_2ND_FLD_BITS 19:19
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_VC1_2ND_FLD_SET 0x00080000
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_VC1_2ND_FLD_CLR 0xfff7ffff
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_VC1_2ND_FLD_MSB 19
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_VC1_2ND_FLD_LSB 19
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_VC1_2ND_FLD_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_BACK_IS_INTL_BITS 18:18
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_BACK_IS_INTL_SET 0x00040000
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_BACK_IS_INTL_CLR 0xfffbffff
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_BACK_IS_INTL_MSB 18
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_BACK_IS_INTL_LSB 18
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_BACK_IS_INTL_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_FWD_IS_INTL_BITS 17:17
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_FWD_IS_INTL_SET 0x00020000
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_FWD_IS_INTL_CLR 0xfffdffff
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_FWD_IS_INTL_MSB 17
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_FWD_IS_INTL_LSB 17
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_FWD_IS_INTL_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_VC1_2REF_BITS 16:16
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_VC1_2REF_SET  0x00010000
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_VC1_2REF_CLR  0xfffeffff
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_VC1_2REF_MSB  16
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_VC1_2REF_LSB  16
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_VC1_2REF_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_VC1_BFRACT_GT_HALF_BITS 15:15
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_VC1_BFRACT_GT_HALF_SET 0x00008000
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_VC1_BFRACT_GT_HALF_CLR 0xffff7fff
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_VC1_BFRACT_GT_HALF_MSB 15
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_VC1_BFRACT_GT_HALF_LSB 15
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_VC1_BFRACT_GT_HALF_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_VC1_DMVRANGE_BITS 14:13
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_VC1_DMVRANGE_SET 0x00006000
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_VC1_DMVRANGE_CLR 0xffff9fff
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_VC1_DMVRANGE_MSB 14
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_VC1_DMVRANGE_LSB 13
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_VC1_DMVRANGE_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_VC1_MVRANGE_BITS 12:11
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_VC1_MVRANGE_SET 0x00001800
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_VC1_MVRANGE_CLR 0xffffe7ff
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_VC1_MVRANGE_MSB 12
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_VC1_MVRANGE_LSB 11
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_VC1_MVRANGE_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_VC1_HALFPEL_BITS 10:10
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_VC1_HALFPEL_SET 0x00000400
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_VC1_HALFPEL_CLR 0xfffffbff
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_VC1_HALFPEL_MSB 10
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_VC1_HALFPEL_LSB 10
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_VC1_HALFPEL_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_MVDIFF_BITS   9:9
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_MVDIFF_SET    0x00000200
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_MVDIFF_CLR    0xfffffdff
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_MVDIFF_MSB    9
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_MVDIFF_LSB    9
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_MVDIFF_RESET  0x0

   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_ROLT_BITS     8:8
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_ROLT_SET      0x00000100
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_ROLT_CLR      0xfffffeff
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_ROLT_MSB      8
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_ROLT_LSB      8
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_ROLT_RESET    0x0

   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_LCPY_BITS     7:7
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_LCPY_SET      0x00000080
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_LCPY_CLR      0xffffff7f
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_LCPY_MSB      7
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_LCPY_LSB      7
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_LCPY_RESET    0x0

   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_PSKIP_BITS    5:5
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_PSKIP_SET     0x00000020
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_PSKIP_CLR     0xffffffdf
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_PSKIP_MSB     5
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_PSKIP_LSB     5
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_PSKIP_RESET   0x0

   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_INTRA_BITS    4:4
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_INTRA_SET     0x00000010
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_INTRA_CLR     0xffffffef
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_INTRA_MSB     4
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_INTRA_LSB     4
   #define VC4VCODEC0_DEC_SINT_VEC_DO_CONST_INTRA_RESET   0x0

/***************************************************************************
 *DEC_SINT_VEC_MVDIFF - Deblocking Motion Vector Difference
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_VEC_MVDIFF                    HW_REGISTER_RO( 0x7f000c44 )
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_MASK            0xffffffff
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_WIDTH           32
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_RESET           0x00000000
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V15_BITS        31:31
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V15_SET         0x80000000
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V15_CLR         0x7fffffff
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V15_MSB         31
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V15_LSB         31
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V15_RESET       0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V14_BITS        30:30
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V14_SET         0x40000000
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V14_CLR         0xbfffffff
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V14_MSB         30
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V14_LSB         30
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V14_RESET       0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V13_BITS        29:29
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V13_SET         0x20000000
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V13_CLR         0xdfffffff
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V13_MSB         29
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V13_LSB         29
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V13_RESET       0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V12_BITS        28:28
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V12_SET         0x10000000
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V12_CLR         0xefffffff
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V12_MSB         28
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V12_LSB         28
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V12_RESET       0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V11_BITS        27:27
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V11_SET         0x08000000
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V11_CLR         0xf7ffffff
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V11_MSB         27
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V11_LSB         27
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V11_RESET       0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V10_BITS        26:26
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V10_SET         0x04000000
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V10_CLR         0xfbffffff
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V10_MSB         26
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V10_LSB         26
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V10_RESET       0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V9_BITS         25:25
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V9_SET          0x02000000
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V9_CLR          0xfdffffff
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V9_MSB          25
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V9_LSB          25
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V9_RESET        0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V8_BITS         24:24
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V8_SET          0x01000000
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V8_CLR          0xfeffffff
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V8_MSB          24
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V8_LSB          24
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V8_RESET        0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V7_BITS         23:23
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V7_SET          0x00800000
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V7_CLR          0xff7fffff
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V7_MSB          23
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V7_LSB          23
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V7_RESET        0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V6_BITS         22:22
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V6_SET          0x00400000
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V6_CLR          0xffbfffff
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V6_MSB          22
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V6_LSB          22
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V6_RESET        0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V5_BITS         21:21
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V5_SET          0x00200000
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V5_CLR          0xffdfffff
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V5_MSB          21
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V5_LSB          21
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V5_RESET        0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V4_BITS         20:20
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V4_SET          0x00100000
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V4_CLR          0xffefffff
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V4_MSB          20
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V4_LSB          20
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V4_RESET        0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V3_BITS         19:19
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V3_SET          0x00080000
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V3_CLR          0xfff7ffff
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V3_MSB          19
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V3_LSB          19
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V3_RESET        0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V2_BITS         18:18
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V2_SET          0x00040000
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V2_CLR          0xfffbffff
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V2_MSB          18
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V2_LSB          18
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V2_RESET        0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V1_BITS         17:17
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V1_SET          0x00020000
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V1_CLR          0xfffdffff
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V1_MSB          17
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V1_LSB          17
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V1_RESET        0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V0_BITS         16:16
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V0_SET          0x00010000
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V0_CLR          0xfffeffff
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V0_MSB          16
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V0_LSB          16
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_V0_RESET        0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H15_BITS        15:15
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H15_SET         0x00008000
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H15_CLR         0xffff7fff
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H15_MSB         15
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H15_LSB         15
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H15_RESET       0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H14_BITS        14:14
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H14_SET         0x00004000
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H14_CLR         0xffffbfff
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H14_MSB         14
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H14_LSB         14
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H14_RESET       0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H13_BITS        13:13
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H13_SET         0x00002000
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H13_CLR         0xffffdfff
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H13_MSB         13
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H13_LSB         13
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H13_RESET       0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H12_BITS        12:12
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H12_SET         0x00001000
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H12_CLR         0xffffefff
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H12_MSB         12
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H12_LSB         12
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H12_RESET       0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H11_BITS        11:11
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H11_SET         0x00000800
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H11_CLR         0xfffff7ff
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H11_MSB         11
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H11_LSB         11
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H11_RESET       0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H10_BITS        10:10
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H10_SET         0x00000400
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H10_CLR         0xfffffbff
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H10_MSB         10
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H10_LSB         10
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H10_RESET       0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H9_BITS         9:9
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H9_SET          0x00000200
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H9_CLR          0xfffffdff
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H9_MSB          9
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H9_LSB          9
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H9_RESET        0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H8_BITS         8:8
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H8_SET          0x00000100
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H8_CLR          0xfffffeff
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H8_MSB          8
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H8_LSB          8
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H8_RESET        0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H7_BITS         7:7
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H7_SET          0x00000080
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H7_CLR          0xffffff7f
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H7_MSB          7
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H7_LSB          7
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H7_RESET        0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H6_BITS         6:6
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H6_SET          0x00000040
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H6_CLR          0xffffffbf
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H6_MSB          6
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H6_LSB          6
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H6_RESET        0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H5_BITS         5:5
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H5_SET          0x00000020
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H5_CLR          0xffffffdf
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H5_MSB          5
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H5_LSB          5
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H5_RESET        0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H4_BITS         4:4
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H4_SET          0x00000010
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H4_CLR          0xffffffef
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H4_MSB          4
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H4_LSB          4
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H4_RESET        0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H3_BITS         3:3
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H3_SET          0x00000008
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H3_CLR          0xfffffff7
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H3_MSB          3
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H3_LSB          3
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H3_RESET        0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H2_BITS         2:2
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H2_SET          0x00000004
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H2_CLR          0xfffffffb
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H2_MSB          2
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H2_LSB          2
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H2_RESET        0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H1_BITS         1:1
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H1_SET          0x00000002
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H1_CLR          0xfffffffd
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H1_MSB          1
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H1_LSB          1
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H1_RESET        0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H0_BITS         0:0
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H0_SET          0x00000001
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H0_CLR          0xfffffffe
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H0_MSB          0
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H0_LSB          0
   #define VC4VCODEC0_DEC_SINT_VEC_MVDIFF_H0_RESET        0x0

/***************************************************************************
 *DEC_SINT_VEC_REFIDX - REG_SINT_VEC_REFIDX
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_VEC_REFIDX                    HW_REGISTER_RW( 0x7f000c48 )
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_MASK            0xffffffff
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_WIDTH           32
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_RESET           0x00000000
/* union - case WRITE [31:00] */
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_WRITE_REF_IDX3_BITS 29:24
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_WRITE_REF_IDX3_SET 0x3f000000
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_WRITE_REF_IDX3_CLR 0xc0ffffff
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_WRITE_REF_IDX3_MSB 29
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_WRITE_REF_IDX3_LSB 24
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_WRITE_REF_IDX3_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_WRITE_REF_IDX2_BITS 21:16
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_WRITE_REF_IDX2_SET 0x003f0000
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_WRITE_REF_IDX2_CLR 0xffc0ffff
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_WRITE_REF_IDX2_MSB 21
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_WRITE_REF_IDX2_LSB 16
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_WRITE_REF_IDX2_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_WRITE_REF_IDX1_BITS 13:8
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_WRITE_REF_IDX1_SET 0x00003f00
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_WRITE_REF_IDX1_CLR 0xffffc0ff
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_WRITE_REF_IDX1_MSB 13
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_WRITE_REF_IDX1_LSB 8
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_WRITE_REF_IDX1_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_WRITE_REF_IDX0_BITS 5:0
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_WRITE_REF_IDX0_SET 0x0000003f
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_WRITE_REF_IDX0_CLR 0xffffffc0
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_WRITE_REF_IDX0_MSB 5
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_WRITE_REF_IDX0_LSB 0
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_WRITE_REF_IDX0_RESET 0x0

/* union - case READ [31:00] */
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_READ_REF1_L1_BITS 29:24
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_READ_REF1_L1_SET 0x3f000000
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_READ_REF1_L1_CLR 0xc0ffffff
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_READ_REF1_L1_MSB 29
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_READ_REF1_L1_LSB 24
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_READ_REF1_L1_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_READ_REF1_L0_BITS 21:16
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_READ_REF1_L0_SET 0x003f0000
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_READ_REF1_L0_CLR 0xffc0ffff
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_READ_REF1_L0_MSB 21
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_READ_REF1_L0_LSB 16
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_READ_REF1_L0_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_READ_REF0_L1_BITS 13:8
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_READ_REF0_L1_SET 0x00003f00
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_READ_REF0_L1_CLR 0xffffc0ff
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_READ_REF0_L1_MSB 13
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_READ_REF0_L1_LSB 8
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_READ_REF0_L1_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_READ_REF0_L0_BITS 5:0
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_READ_REF0_L0_SET 0x0000003f
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_READ_REF0_L0_CLR 0xffffffc0
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_READ_REF0_L0_MSB 5
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_READ_REF0_L0_LSB 0
   #define VC4VCODEC0_DEC_SINT_VEC_REFIDX_READ_REF0_L0_RESET 0x0

/***************************************************************************
 *DEC_SINT_VEC_TOPREF - REG_SINT_VEC_TOPREF
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_VEC_TOPREF                    HW_REGISTER_RW( 0x7f000c4c )
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_MASK            0xffffffff
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_WIDTH           32
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_RESET           0x00000000
/* union - case H264 [31:00] */
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_H264_L1_REF_B1_BITS 31:24
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_H264_L1_REF_B1_SET 0xff000000
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_H264_L1_REF_B1_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_H264_L1_REF_B1_MSB 31
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_H264_L1_REF_B1_LSB 24
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_H264_L1_REF_B1_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_H264_L1_REF_B0_BITS 23:16
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_H264_L1_REF_B0_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_H264_L1_REF_B0_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_H264_L1_REF_B0_MSB 23
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_H264_L1_REF_B0_LSB 16
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_H264_L1_REF_B0_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_H264_L0_REF_B1_BITS 15:8
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_H264_L0_REF_B1_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_H264_L0_REF_B1_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_H264_L0_REF_B1_MSB 15
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_H264_L0_REF_B1_LSB 8
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_H264_L0_REF_B1_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_H264_L0_REF_B0_BITS 7:0
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_H264_L0_REF_B0_SET 0x000000ff
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_H264_L0_REF_B0_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_H264_L0_REF_B0_MSB 7
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_H264_L0_REF_B0_LSB 0
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_H264_L0_REF_B0_RESET 0x0

/* union - case VC1 [31:00] */
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_CHR_INTRA_BITS 31:31
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_CHR_INTRA_SET 0x80000000
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_CHR_INTRA_CLR 0x7fffffff
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_CHR_INTRA_MSB 31
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_CHR_INTRA_LSB 31
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_CHR_INTRA_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_IS_FIELD_BITS 30:30
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_IS_FIELD_SET 0x40000000
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_IS_FIELD_CLR 0xbfffffff
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_IS_FIELD_MSB 30
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_IS_FIELD_LSB 30
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_IS_FIELD_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK3BAC_BITS 29:28
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK3BAC_SET 0x30000000
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK3BAC_CLR 0xcfffffff
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK3BAC_MSB 29
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK3BAC_LSB 28
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK3BAC_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK2BAC_BITS 27:24
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK2BAC_SET 0x0f000000
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK2BAC_CLR 0xf0ffffff
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK2BAC_MSB 27
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK2BAC_LSB 24
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK2BAC_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK1BACK_BITS 23:20
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK1BACK_SET 0x00f00000
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK1BACK_CLR 0xff0fffff
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK1BACK_MSB 23
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK1BACK_LSB 20
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK1BACK_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK0BACK_BITS 19:16
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK0BACK_SET 0x000f0000
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK0BACK_CLR 0xfff0ffff
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK0BACK_MSB 19
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK0BACK_LSB 16
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK0BACK_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK3FWD_BITS 15:12
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK3FWD_SET 0x0000f000
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK3FWD_CLR 0xffff0fff
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK3FWD_MSB 15
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK3FWD_LSB 12
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK3FWD_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK2FWD_BITS 11:8
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK2FWD_SET 0x00000f00
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK2FWD_CLR 0xfffff0ff
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK2FWD_MSB 11
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK2FWD_LSB 8
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK2FWD_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK1FWD_BITS 7:4
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK1FWD_SET 0x000000f0
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK1FWD_CLR 0xffffff0f
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK1FWD_MSB 7
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK1FWD_LSB 4
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK1FWD_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK0FWD_BITS 3:0
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK0FWD_SET 0x0000000f
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK0FWD_CLR 0xfffffff0
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK0FWD_MSB 3
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK0FWD_LSB 0
   #define VC4VCODEC0_DEC_SINT_VEC_TOPREF_VC1_BLK0FWD_RESET 0x0

/***************************************************************************
 *DEC_SINT_VEC_TOPTOPREF - REG_SINT_VEC_TOPTOPREF
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_VEC_TOPTOPREF                 HW_REGISTER_RW( 0x7f000c50 )
   #define VC4VCODEC0_DEC_SINT_VEC_TOPTOPREF_MASK         0xff00ff00
   #define VC4VCODEC0_DEC_SINT_VEC_TOPTOPREF_WIDTH        32
   #define VC4VCODEC0_DEC_SINT_VEC_TOPTOPREF_RESET        0x00000000
   #define VC4VCODEC0_DEC_SINT_VEC_TOPTOPREF_L1_PIC_B1_BITS 31:24
   #define VC4VCODEC0_DEC_SINT_VEC_TOPTOPREF_L1_PIC_B1_SET 0xff000000
   #define VC4VCODEC0_DEC_SINT_VEC_TOPTOPREF_L1_PIC_B1_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SINT_VEC_TOPTOPREF_L1_PIC_B1_MSB 31
   #define VC4VCODEC0_DEC_SINT_VEC_TOPTOPREF_L1_PIC_B1_LSB 24
   #define VC4VCODEC0_DEC_SINT_VEC_TOPTOPREF_L1_PIC_B1_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_TOPTOPREF_L0_PIC_B1_BITS 15:8
   #define VC4VCODEC0_DEC_SINT_VEC_TOPTOPREF_L0_PIC_B1_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SINT_VEC_TOPTOPREF_L0_PIC_B1_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SINT_VEC_TOPTOPREF_L0_PIC_B1_MSB 15
   #define VC4VCODEC0_DEC_SINT_VEC_TOPTOPREF_L0_PIC_B1_LSB 8
   #define VC4VCODEC0_DEC_SINT_VEC_TOPTOPREF_L0_PIC_B1_RESET 0x0

/***************************************************************************
 *DEC_SINT_VEC_COL_TYPE - REG_SINT_VEC_COL_TYPE
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE                  HW_REGISTER_RW( 0x7f000c54 )
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_MASK          0xe0000fff
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_WIDTH         32
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_RESET         0x00000000
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_MBAFF_BITS    31:31
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_MBAFF_SET     0x80000000
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_MBAFF_CLR     0x7fffffff
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_MBAFF_MSB     31
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_MBAFF_LSB     31
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_MBAFF_RESET   0x0

   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_TFLD_BITS     30:30
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_TFLD_SET      0x40000000
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_TFLD_CLR      0xbfffffff
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_TFLD_MSB      30
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_TFLD_LSB      30
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_TFLD_RESET    0x0

   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_FIELD_BITS    29:29
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_FIELD_SET     0x20000000
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_FIELD_CLR     0xdfffffff
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_FIELD_MSB     29
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_FIELD_LSB     29
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_FIELD_RESET   0x0

   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_AVS_SPATIAL1_BITS 11:11
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_AVS_SPATIAL1_SET 0x00000800
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_AVS_SPATIAL1_CLR 0xfffff7ff
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_AVS_SPATIAL1_MSB 11
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_AVS_SPATIAL1_LSB 11
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_AVS_SPATIAL1_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_AVS_SPATIAL0_BITS 10:10
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_AVS_SPATIAL0_SET 0x00000400
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_AVS_SPATIAL0_CLR 0xfffffbff
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_AVS_SPATIAL0_MSB 10
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_AVS_SPATIAL0_LSB 10
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_AVS_SPATIAL0_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_SUB3_BITS     9:8
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_SUB3_SET      0x00000300
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_SUB3_CLR      0xfffffcff
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_SUB3_MSB      9
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_SUB3_LSB      8
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_SUB3_RESET    0x0

   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_SUB2_BITS     7:6
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_SUB2_SET      0x000000c0
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_SUB2_CLR      0xffffff3f
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_SUB2_MSB      7
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_SUB2_LSB      6
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_SUB2_RESET    0x0

   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_SUB1_BITS     5:4
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_SUB1_SET      0x00000030
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_SUB1_CLR      0xffffffcf
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_SUB1_MSB      5
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_SUB1_LSB      4
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_SUB1_RESET    0x0

   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_SUB0_BITS     3:2
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_SUB0_SET      0x0000000c
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_SUB0_CLR      0xfffffff3
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_SUB0_MSB      3
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_SUB0_LSB      2
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_SUB0_RESET    0x0

   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_TYPE_BITS     1:0
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_TYPE_SET      0x00000003
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_TYPE_CLR      0xfffffffc
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_TYPE_MSB      1
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_TYPE_LSB      0
   #define VC4VCODEC0_DEC_SINT_VEC_COL_TYPE_TYPE_RESET    0x0

/***************************************************************************
 *DEC_SINT_VEC_COL_REFID - REG_SINT_VEC_COL_REFID
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_VEC_COL_REFID                 HW_REGISTER_RW( 0x7f000c58 )
   #define VC4VCODEC0_DEC_SINT_VEC_COL_REFID_MASK         0x1f1f1f1f
   #define VC4VCODEC0_DEC_SINT_VEC_COL_REFID_WIDTH        29
   #define VC4VCODEC0_DEC_SINT_VEC_COL_REFID_RESET        0x00000000
   #define VC4VCODEC0_DEC_SINT_VEC_COL_REFID_REF_IDX3_BITS 28:24
   #define VC4VCODEC0_DEC_SINT_VEC_COL_REFID_REF_IDX3_SET 0x1f000000
   #define VC4VCODEC0_DEC_SINT_VEC_COL_REFID_REF_IDX3_CLR 0xe0ffffff
   #define VC4VCODEC0_DEC_SINT_VEC_COL_REFID_REF_IDX3_MSB 28
   #define VC4VCODEC0_DEC_SINT_VEC_COL_REFID_REF_IDX3_LSB 24
   #define VC4VCODEC0_DEC_SINT_VEC_COL_REFID_REF_IDX3_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_COL_REFID_REF_IDX2_BITS 20:16
   #define VC4VCODEC0_DEC_SINT_VEC_COL_REFID_REF_IDX2_SET 0x001f0000
   #define VC4VCODEC0_DEC_SINT_VEC_COL_REFID_REF_IDX2_CLR 0xffe0ffff
   #define VC4VCODEC0_DEC_SINT_VEC_COL_REFID_REF_IDX2_MSB 20
   #define VC4VCODEC0_DEC_SINT_VEC_COL_REFID_REF_IDX2_LSB 16
   #define VC4VCODEC0_DEC_SINT_VEC_COL_REFID_REF_IDX2_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_COL_REFID_REF_IDX1_BITS 12:8
   #define VC4VCODEC0_DEC_SINT_VEC_COL_REFID_REF_IDX1_SET 0x00001f00
   #define VC4VCODEC0_DEC_SINT_VEC_COL_REFID_REF_IDX1_CLR 0xffffe0ff
   #define VC4VCODEC0_DEC_SINT_VEC_COL_REFID_REF_IDX1_MSB 12
   #define VC4VCODEC0_DEC_SINT_VEC_COL_REFID_REF_IDX1_LSB 8
   #define VC4VCODEC0_DEC_SINT_VEC_COL_REFID_REF_IDX1_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_COL_REFID_REF_IDX0_BITS 4:0
   #define VC4VCODEC0_DEC_SINT_VEC_COL_REFID_REF_IDX0_SET 0x0000001f
   #define VC4VCODEC0_DEC_SINT_VEC_COL_REFID_REF_IDX0_CLR 0xffffffe0
   #define VC4VCODEC0_DEC_SINT_VEC_COL_REFID_REF_IDX0_MSB 4
   #define VC4VCODEC0_DEC_SINT_VEC_COL_REFID_REF_IDX0_LSB 0
   #define VC4VCODEC0_DEC_SINT_VEC_COL_REFID_REF_IDX0_RESET 0x0

/***************************************************************************
 *DEC_SINT_VEC_TOPPIC - REG_SINT_VEC_TOPPIC
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_VEC_TOPPIC                    HW_REGISTER_RW( 0x7f000c5c )
   #define VC4VCODEC0_DEC_SINT_VEC_TOPPIC_MASK            0xffffffff
   #define VC4VCODEC0_DEC_SINT_VEC_TOPPIC_WIDTH           32
   #define VC4VCODEC0_DEC_SINT_VEC_TOPPIC_RESET           0x00000000
   #define VC4VCODEC0_DEC_SINT_VEC_TOPPIC_L1_PIC_B1_BITS  31:24
   #define VC4VCODEC0_DEC_SINT_VEC_TOPPIC_L1_PIC_B1_SET   0xff000000
   #define VC4VCODEC0_DEC_SINT_VEC_TOPPIC_L1_PIC_B1_CLR   0x00ffffff
   #define VC4VCODEC0_DEC_SINT_VEC_TOPPIC_L1_PIC_B1_MSB   31
   #define VC4VCODEC0_DEC_SINT_VEC_TOPPIC_L1_PIC_B1_LSB   24
   #define VC4VCODEC0_DEC_SINT_VEC_TOPPIC_L1_PIC_B1_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_TOPPIC_L1_PIC_B0_BITS  23:16
   #define VC4VCODEC0_DEC_SINT_VEC_TOPPIC_L1_PIC_B0_SET   0x00ff0000
   #define VC4VCODEC0_DEC_SINT_VEC_TOPPIC_L1_PIC_B0_CLR   0xff00ffff
   #define VC4VCODEC0_DEC_SINT_VEC_TOPPIC_L1_PIC_B0_MSB   23
   #define VC4VCODEC0_DEC_SINT_VEC_TOPPIC_L1_PIC_B0_LSB   16
   #define VC4VCODEC0_DEC_SINT_VEC_TOPPIC_L1_PIC_B0_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_TOPPIC_L0_PIC_B1_BITS  15:8
   #define VC4VCODEC0_DEC_SINT_VEC_TOPPIC_L0_PIC_B1_SET   0x0000ff00
   #define VC4VCODEC0_DEC_SINT_VEC_TOPPIC_L0_PIC_B1_CLR   0xffff00ff
   #define VC4VCODEC0_DEC_SINT_VEC_TOPPIC_L0_PIC_B1_MSB   15
   #define VC4VCODEC0_DEC_SINT_VEC_TOPPIC_L0_PIC_B1_LSB   8
   #define VC4VCODEC0_DEC_SINT_VEC_TOPPIC_L0_PIC_B1_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_TOPPIC_L0_PIC_B0_BITS  7:0
   #define VC4VCODEC0_DEC_SINT_VEC_TOPPIC_L0_PIC_B0_SET   0x000000ff
   #define VC4VCODEC0_DEC_SINT_VEC_TOPPIC_L0_PIC_B0_CLR   0xffffff00
   #define VC4VCODEC0_DEC_SINT_VEC_TOPPIC_L0_PIC_B0_MSB   7
   #define VC4VCODEC0_DEC_SINT_VEC_TOPPIC_L0_PIC_B0_LSB   0
   #define VC4VCODEC0_DEC_SINT_VEC_TOPPIC_L0_PIC_B0_RESET 0x0

/***************************************************************************
 *DEC_SINT_VEC_VC1_INFO - REG_SINT_VEC_VC1_INFO
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO                  HW_REGISTER_RO( 0x7f000c60 )
   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_MASK          0x003f3f3f
   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_WIDTH         22
   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_RESET         0x00000000
   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_INTRA_FLAGS_BITS 21:16
   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_INTRA_FLAGS_SET 0x003f0000
   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_INTRA_FLAGS_CLR 0xffc0ffff
   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_INTRA_FLAGS_MSB 21
   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_INTRA_FLAGS_LSB 16
   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_INTRA_FLAGS_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_CBPCY_BITS    13:8
   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_CBPCY_SET     0x00003f00
   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_CBPCY_CLR     0xffffc0ff
   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_CBPCY_MSB     13
   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_CBPCY_LSB     8
   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_CBPCY_RESET   0x0

   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_BMV_TYPE_BITS 5:4
   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_BMV_TYPE_SET  0x00000030
   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_BMV_TYPE_CLR  0xffffffcf
   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_BMV_TYPE_MSB  5
   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_BMV_TYPE_LSB  4
   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_BMV_TYPE_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_FIELD_4MV_BITS 3:3
   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_FIELD_4MV_SET 0x00000008
   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_FIELD_4MV_CLR 0xfffffff7
   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_FIELD_4MV_MSB 3
   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_FIELD_4MV_LSB 3
   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_FIELD_4MV_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_GET_AC_PRED_BITS 2:2
   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_GET_AC_PRED_SET 0x00000004
   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_GET_AC_PRED_CLR 0xfffffffb
   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_GET_AC_PRED_MSB 2
   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_GET_AC_PRED_LSB 2
   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_GET_AC_PRED_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_COEFS_PRES_BITS 1:1
   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_COEFS_PRES_SET 0x00000002
   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_COEFS_PRES_CLR 0xfffffffd
   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_COEFS_PRES_MSB 1
   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_COEFS_PRES_LSB 1
   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_COEFS_PRES_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_INTRA_BITS    0:0
   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_INTRA_SET     0x00000001
   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_INTRA_CLR     0xfffffffe
   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_INTRA_MSB     0
   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_INTRA_LSB     0
   #define VC4VCODEC0_DEC_SINT_VEC_VC1_INFO_INTRA_RESET   0x0

/***************************************************************************
 *DEC_SINT_VEC_REFPIC - REG_SINT_VEC_REFPIC - H.264 only
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_VEC_REFPIC                    HW_REGISTER_RW( 0x7f000c64 )
   #define VC4VCODEC0_DEC_SINT_VEC_REFPIC_MASK            0x00000007
   #define VC4VCODEC0_DEC_SINT_VEC_REFPIC_WIDTH           3
   #define VC4VCODEC0_DEC_SINT_VEC_REFPIC_RESET           0x00000000
   #define VC4VCODEC0_DEC_SINT_VEC_REFPIC_HWIMPIWT_BITS   2:2
   #define VC4VCODEC0_DEC_SINT_VEC_REFPIC_HWIMPIWT_SET    0x00000004
   #define VC4VCODEC0_DEC_SINT_VEC_REFPIC_HWIMPIWT_CLR    0xfffffffb
   #define VC4VCODEC0_DEC_SINT_VEC_REFPIC_HWIMPIWT_MSB    2
   #define VC4VCODEC0_DEC_SINT_VEC_REFPIC_HWIMPIWT_LSB    2
   #define VC4VCODEC0_DEC_SINT_VEC_REFPIC_HWIMPIWT_RESET  0x0

   #define VC4VCODEC0_DEC_SINT_VEC_REFPIC_USER_REV_BITS   1:1
   #define VC4VCODEC0_DEC_SINT_VEC_REFPIC_USER_REV_SET    0x00000002
   #define VC4VCODEC0_DEC_SINT_VEC_REFPIC_USER_REV_CLR    0xfffffffd
   #define VC4VCODEC0_DEC_SINT_VEC_REFPIC_USER_REV_MSB    1
   #define VC4VCODEC0_DEC_SINT_VEC_REFPIC_USER_REV_LSB    1
   #define VC4VCODEC0_DEC_SINT_VEC_REFPIC_USER_REV_RESET  0x0

   #define VC4VCODEC0_DEC_SINT_VEC_REFPIC_RAM_SEL_BITS    0:0
   #define VC4VCODEC0_DEC_SINT_VEC_REFPIC_RAM_SEL_SET     0x00000001
   #define VC4VCODEC0_DEC_SINT_VEC_REFPIC_RAM_SEL_CLR     0xfffffffe
   #define VC4VCODEC0_DEC_SINT_VEC_REFPIC_RAM_SEL_MSB     0
   #define VC4VCODEC0_DEC_SINT_VEC_REFPIC_RAM_SEL_LSB     0
   #define VC4VCODEC0_DEC_SINT_VEC_REFPIC_RAM_SEL_RESET   0x0

/***************************************************************************
 *DEC_SINT_VEC_COUNT - REG_SINT_VEC_COUNT
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_VEC_COUNT                     HW_REGISTER_RW( 0x7f000c68 )
   #define VC4VCODEC0_DEC_SINT_VEC_COUNT_MASK             0xffffffff
   #define VC4VCODEC0_DEC_SINT_VEC_COUNT_WIDTH            32
   #define VC4VCODEC0_DEC_SINT_VEC_COUNT_RESET            0x00000000
   #define VC4VCODEC0_DEC_SINT_VEC_COUNT_CNT_8X8UA_BITS   31:16
   #define VC4VCODEC0_DEC_SINT_VEC_COUNT_CNT_8X8UA_SET    0xffff0000
   #define VC4VCODEC0_DEC_SINT_VEC_COUNT_CNT_8X8UA_CLR    0x0000ffff
   #define VC4VCODEC0_DEC_SINT_VEC_COUNT_CNT_8X8UA_MSB    31
   #define VC4VCODEC0_DEC_SINT_VEC_COUNT_CNT_8X8UA_LSB    16
   #define VC4VCODEC0_DEC_SINT_VEC_COUNT_CNT_8X8UA_RESET  0x0

   #define VC4VCODEC0_DEC_SINT_VEC_COUNT_CNT_8X8_BITS     15:0
   #define VC4VCODEC0_DEC_SINT_VEC_COUNT_CNT_8X8_SET      0x0000ffff
   #define VC4VCODEC0_DEC_SINT_VEC_COUNT_CNT_8X8_CLR      0xffff0000
   #define VC4VCODEC0_DEC_SINT_VEC_COUNT_CNT_8X8_MSB      15
   #define VC4VCODEC0_DEC_SINT_VEC_COUNT_CNT_8X8_LSB      0
   #define VC4VCODEC0_DEC_SINT_VEC_COUNT_CNT_8X8_RESET    0x0

/***************************************************************************
 *DEC_SINT_VEC_MVD_FIFO - REG_SINT_VEC_MVD_FIFO
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_VEC_MVD_FIFO                  HW_REGISTER_RW( 0x7f000c6c )
   #define VC4VCODEC0_DEC_SINT_VEC_MVD_FIFO_MASK          0xffffffff
   #define VC4VCODEC0_DEC_SINT_VEC_MVD_FIFO_WIDTH         32
   #define VC4VCODEC0_DEC_SINT_VEC_MVD_FIFO_RESET         0x00000000
   #define VC4VCODEC0_DEC_SINT_VEC_MVD_FIFO_DATA_BITS     31:0
   #define VC4VCODEC0_DEC_SINT_VEC_MVD_FIFO_DATA_SET      0xffffffff
   #define VC4VCODEC0_DEC_SINT_VEC_MVD_FIFO_DATA_CLR      0x00000000
   #define VC4VCODEC0_DEC_SINT_VEC_MVD_FIFO_DATA_MSB      31
   #define VC4VCODEC0_DEC_SINT_VEC_MVD_FIFO_DATA_LSB      0
   #define VC4VCODEC0_DEC_SINT_VEC_MVD_FIFO_DATA_RESET    0x0

/***************************************************************************
 *DEC_SINT_DIVX_TABSEL - REG_SINT_DIVX_TABSEL
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_DIVX_TABSEL                   HW_REGISTER_RW( 0x7f000c70 )
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_MASK           0x000001ff
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_WIDTH          9
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_RESET          0x00000000
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_P_FRAME_BITS   8:8
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_P_FRAME_SET    0x00000100
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_P_FRAME_CLR    0xfffffeff
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_P_FRAME_MSB    8
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_P_FRAME_LSB    8
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_P_FRAME_RESET  0x0

   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_I_AC_CHROM_DCT_BITS 7:7
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_I_AC_CHROM_DCT_SET 0x00000080
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_I_AC_CHROM_DCT_CLR 0xffffff7f
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_I_AC_CHROM_DCT_MSB 7
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_I_AC_CHROM_DCT_LSB 7
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_I_AC_CHROM_DCT_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_I_AC_CHROM_DCT_INDEX_BITS 6:6
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_I_AC_CHROM_DCT_INDEX_SET 0x00000040
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_I_AC_CHROM_DCT_INDEX_CLR 0xffffffbf
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_I_AC_CHROM_DCT_INDEX_MSB 6
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_I_AC_CHROM_DCT_INDEX_LSB 6
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_I_AC_CHROM_DCT_INDEX_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_I_AC_LUM_DCT_BITS 5:5
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_I_AC_LUM_DCT_SET 0x00000020
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_I_AC_LUM_DCT_CLR 0xffffffdf
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_I_AC_LUM_DCT_MSB 5
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_I_AC_LUM_DCT_LSB 5
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_I_AC_LUM_DCT_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_I_AC_LUM_DCT_INDEX_BITS 4:4
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_I_AC_LUM_DCT_INDEX_SET 0x00000010
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_I_AC_LUM_DCT_INDEX_CLR 0xffffffef
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_I_AC_LUM_DCT_INDEX_MSB 4
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_I_AC_LUM_DCT_INDEX_LSB 4
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_I_AC_LUM_DCT_INDEX_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_I_DC_DCT_BITS 3:3
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_I_DC_DCT_SET 0x00000008
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_I_DC_DCT_CLR 0xfffffff7
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_I_DC_DCT_MSB 3
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_I_DC_DCT_LSB 3
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_I_DC_DCT_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_P_AC_DCT_BITS 2:2
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_P_AC_DCT_SET 0x00000004
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_P_AC_DCT_CLR 0xfffffffb
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_P_AC_DCT_MSB 2
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_P_AC_DCT_LSB 2
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_P_AC_DCT_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_P_AC_DCT_INDEX_BITS 1:1
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_P_AC_DCT_INDEX_SET 0x00000002
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_P_AC_DCT_INDEX_CLR 0xfffffffd
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_P_AC_DCT_INDEX_MSB 1
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_P_AC_DCT_INDEX_LSB 1
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_P_AC_DCT_INDEX_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_P_DC_DCT_BITS 0:0
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_P_DC_DCT_SET 0x00000001
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_P_DC_DCT_CLR 0xfffffffe
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_P_DC_DCT_MSB 0
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_P_DC_DCT_LSB 0
   #define VC4VCODEC0_DEC_SINT_DIVX_TABSEL_ALT_P_DC_DCT_RESET 0x0

/***************************************************************************
 *DEC_SINT_CTL_AUX - REG_SINT_CTL_AUX
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_CTL_AUX                       HW_REGISTER_RW( 0x7f000c74 )
   #define VC4VCODEC0_DEC_SINT_CTL_AUX_MASK               0x00000003
   #define VC4VCODEC0_DEC_SINT_CTL_AUX_WIDTH              2
   #define VC4VCODEC0_DEC_SINT_CTL_AUX_RESET              0x00000000
   #define VC4VCODEC0_DEC_SINT_CTL_AUX_REF_LD_2BIT_BITS   1:1
   #define VC4VCODEC0_DEC_SINT_CTL_AUX_REF_LD_2BIT_SET    0x00000002
   #define VC4VCODEC0_DEC_SINT_CTL_AUX_REF_LD_2BIT_CLR    0xfffffffd
   #define VC4VCODEC0_DEC_SINT_CTL_AUX_REF_LD_2BIT_MSB    1
   #define VC4VCODEC0_DEC_SINT_CTL_AUX_REF_LD_2BIT_LSB    1
   #define VC4VCODEC0_DEC_SINT_CTL_AUX_REF_LD_2BIT_RESET  0x0

   #define VC4VCODEC0_DEC_SINT_CTL_AUX_AVS_MODE_BITS      0:0
   #define VC4VCODEC0_DEC_SINT_CTL_AUX_AVS_MODE_SET       0x00000001
   #define VC4VCODEC0_DEC_SINT_CTL_AUX_AVS_MODE_CLR       0xfffffffe
   #define VC4VCODEC0_DEC_SINT_CTL_AUX_AVS_MODE_MSB       0
   #define VC4VCODEC0_DEC_SINT_CTL_AUX_AVS_MODE_LSB       0
   #define VC4VCODEC0_DEC_SINT_CTL_AUX_AVS_MODE_RESET     0x0

/***************************************************************************
 *DEC_SINT_VEC_REGEND - REG_SINT_VEC_REGEND
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_VEC_REGEND                    HW_REGISTER_RW( 0x7f000c7c )
   #define VC4VCODEC0_DEC_SINT_VEC_REGEND_MASK            0x00000000
   #define VC4VCODEC0_DEC_SINT_VEC_REGEND_WIDTH           0
   #define VC4VCODEC0_DEC_SINT_VEC_REGEND_RESET           0x00000000
/***************************************************************************
 *DEC_SINT_CTL - REG_SINT_CTL
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_CTL                           HW_REGISTER_RW( 0x7f000c80 )
   #define VC4VCODEC0_DEC_SINT_CTL_MASK                   0xffffefff
   #define VC4VCODEC0_DEC_SINT_CTL_WIDTH                  32
   #define VC4VCODEC0_DEC_SINT_CTL_RESET                  0x00000000
   #define VC4VCODEC0_DEC_SINT_CTL_VC1_BITS               31:31
   #define VC4VCODEC0_DEC_SINT_CTL_VC1_SET                0x80000000
   #define VC4VCODEC0_DEC_SINT_CTL_VC1_CLR                0x7fffffff
   #define VC4VCODEC0_DEC_SINT_CTL_VC1_MSB                31
   #define VC4VCODEC0_DEC_SINT_CTL_VC1_LSB                31
   #define VC4VCODEC0_DEC_SINT_CTL_VC1_RESET              0x0

   #define VC4VCODEC0_DEC_SINT_CTL_REGACC_DISABLE_BITS    30:30
   #define VC4VCODEC0_DEC_SINT_CTL_REGACC_DISABLE_SET     0x40000000
   #define VC4VCODEC0_DEC_SINT_CTL_REGACC_DISABLE_CLR     0xbfffffff
   #define VC4VCODEC0_DEC_SINT_CTL_REGACC_DISABLE_MSB     30
   #define VC4VCODEC0_DEC_SINT_CTL_REGACC_DISABLE_LSB     30
   #define VC4VCODEC0_DEC_SINT_CTL_REGACC_DISABLE_RESET   0x0

   #define VC4VCODEC0_DEC_SINT_CTL_USE_QS_TABLE_BITS      29:29
   #define VC4VCODEC0_DEC_SINT_CTL_USE_QS_TABLE_SET       0x20000000
   #define VC4VCODEC0_DEC_SINT_CTL_USE_QS_TABLE_CLR       0xdfffffff
   #define VC4VCODEC0_DEC_SINT_CTL_USE_QS_TABLE_MSB       29
   #define VC4VCODEC0_DEC_SINT_CTL_USE_QS_TABLE_LSB       29
   #define VC4VCODEC0_DEC_SINT_CTL_USE_QS_TABLE_RESET     0x0

   #define VC4VCODEC0_DEC_SINT_CTL_MPEG4_BITS             28:28
   #define VC4VCODEC0_DEC_SINT_CTL_MPEG4_SET              0x10000000
   #define VC4VCODEC0_DEC_SINT_CTL_MPEG4_CLR              0xefffffff
   #define VC4VCODEC0_DEC_SINT_CTL_MPEG4_MSB              28
   #define VC4VCODEC0_DEC_SINT_CTL_MPEG4_LSB              28
   #define VC4VCODEC0_DEC_SINT_CTL_MPEG4_RESET            0x0

   #define VC4VCODEC0_DEC_SINT_CTL_XFORM_8X8_BITS         27:27
   #define VC4VCODEC0_DEC_SINT_CTL_XFORM_8X8_SET          0x08000000
   #define VC4VCODEC0_DEC_SINT_CTL_XFORM_8X8_CLR          0xf7ffffff
   #define VC4VCODEC0_DEC_SINT_CTL_XFORM_8X8_MSB          27
   #define VC4VCODEC0_DEC_SINT_CTL_XFORM_8X8_LSB          27
   #define VC4VCODEC0_DEC_SINT_CTL_XFORM_8X8_RESET        0x0

   #define VC4VCODEC0_DEC_SINT_CTL_MODE_8X8_BITS          26:26
   #define VC4VCODEC0_DEC_SINT_CTL_MODE_8X8_SET           0x04000000
   #define VC4VCODEC0_DEC_SINT_CTL_MODE_8X8_CLR           0xfbffffff
   #define VC4VCODEC0_DEC_SINT_CTL_MODE_8X8_MSB           26
   #define VC4VCODEC0_DEC_SINT_CTL_MODE_8X8_LSB           26
   #define VC4VCODEC0_DEC_SINT_CTL_MODE_8X8_RESET         0x0

   #define VC4VCODEC0_DEC_SINT_CTL_MONO_MODE_BITS         25:25
   #define VC4VCODEC0_DEC_SINT_CTL_MONO_MODE_SET          0x02000000
   #define VC4VCODEC0_DEC_SINT_CTL_MONO_MODE_CLR          0xfdffffff
   #define VC4VCODEC0_DEC_SINT_CTL_MONO_MODE_MSB          25
   #define VC4VCODEC0_DEC_SINT_CTL_MONO_MODE_LSB          25
   #define VC4VCODEC0_DEC_SINT_CTL_MONO_MODE_RESET        0x0

   #define VC4VCODEC0_DEC_SINT_CTL_DIVX311_BITS           24:24
   #define VC4VCODEC0_DEC_SINT_CTL_DIVX311_SET            0x01000000
   #define VC4VCODEC0_DEC_SINT_CTL_DIVX311_CLR            0xfeffffff
   #define VC4VCODEC0_DEC_SINT_CTL_DIVX311_MSB            24
   #define VC4VCODEC0_DEC_SINT_CTL_DIVX311_LSB            24
   #define VC4VCODEC0_DEC_SINT_CTL_DIVX311_RESET          0x0

   #define VC4VCODEC0_DEC_SINT_CTL_PROFILE_BITS           23:22
   #define VC4VCODEC0_DEC_SINT_CTL_PROFILE_SET            0x00c00000
   #define VC4VCODEC0_DEC_SINT_CTL_PROFILE_CLR            0xff3fffff
   #define VC4VCODEC0_DEC_SINT_CTL_PROFILE_MSB            23
   #define VC4VCODEC0_DEC_SINT_CTL_PROFILE_LSB            22
   #define VC4VCODEC0_DEC_SINT_CTL_PROFILE_RESET          0x0

   #define VC4VCODEC0_DEC_SINT_CTL_IWT_PRED_BITS          21:21
   #define VC4VCODEC0_DEC_SINT_CTL_IWT_PRED_SET           0x00200000
   #define VC4VCODEC0_DEC_SINT_CTL_IWT_PRED_CLR           0xffdfffff
   #define VC4VCODEC0_DEC_SINT_CTL_IWT_PRED_MSB           21
   #define VC4VCODEC0_DEC_SINT_CTL_IWT_PRED_LSB           21
   #define VC4VCODEC0_DEC_SINT_CTL_IWT_PRED_RESET         0x0

   #define VC4VCODEC0_DEC_SINT_CTL_WT_PRED_BITS           20:20
   #define VC4VCODEC0_DEC_SINT_CTL_WT_PRED_SET            0x00100000
   #define VC4VCODEC0_DEC_SINT_CTL_WT_PRED_CLR            0xffefffff
   #define VC4VCODEC0_DEC_SINT_CTL_WT_PRED_MSB            20
   #define VC4VCODEC0_DEC_SINT_CTL_WT_PRED_LSB            20
   #define VC4VCODEC0_DEC_SINT_CTL_WT_PRED_RESET          0x0

   #define VC4VCODEC0_DEC_SINT_CTL_USE_FIELD_PRED_BITS    19:19
   #define VC4VCODEC0_DEC_SINT_CTL_USE_FIELD_PRED_SET     0x00080000
   #define VC4VCODEC0_DEC_SINT_CTL_USE_FIELD_PRED_CLR     0xfff7ffff
   #define VC4VCODEC0_DEC_SINT_CTL_USE_FIELD_PRED_MSB     19
   #define VC4VCODEC0_DEC_SINT_CTL_USE_FIELD_PRED_LSB     19
   #define VC4VCODEC0_DEC_SINT_CTL_USE_FIELD_PRED_RESET   0x0

   #define VC4VCODEC0_DEC_SINT_CTL_BOT_FIELD_BITS         18:18
   #define VC4VCODEC0_DEC_SINT_CTL_BOT_FIELD_SET          0x00040000
   #define VC4VCODEC0_DEC_SINT_CTL_BOT_FIELD_CLR          0xfffbffff
   #define VC4VCODEC0_DEC_SINT_CTL_BOT_FIELD_MSB          18
   #define VC4VCODEC0_DEC_SINT_CTL_BOT_FIELD_LSB          18
   #define VC4VCODEC0_DEC_SINT_CTL_BOT_FIELD_RESET        0x0

   #define VC4VCODEC0_DEC_SINT_CTL_L1_EQ_2_BITS           17:17
   #define VC4VCODEC0_DEC_SINT_CTL_L1_EQ_2_SET            0x00020000
   #define VC4VCODEC0_DEC_SINT_CTL_L1_EQ_2_CLR            0xfffdffff
   #define VC4VCODEC0_DEC_SINT_CTL_L1_EQ_2_MSB            17
   #define VC4VCODEC0_DEC_SINT_CTL_L1_EQ_2_LSB            17
   #define VC4VCODEC0_DEC_SINT_CTL_L1_EQ_2_RESET          0x0

   #define VC4VCODEC0_DEC_SINT_CTL_L1_EQ_1_BITS           16:16
   #define VC4VCODEC0_DEC_SINT_CTL_L1_EQ_1_SET            0x00010000
   #define VC4VCODEC0_DEC_SINT_CTL_L1_EQ_1_CLR            0xfffeffff
   #define VC4VCODEC0_DEC_SINT_CTL_L1_EQ_1_MSB            16
   #define VC4VCODEC0_DEC_SINT_CTL_L1_EQ_1_LSB            16
   #define VC4VCODEC0_DEC_SINT_CTL_L1_EQ_1_RESET          0x0

   #define VC4VCODEC0_DEC_SINT_CTL_L0_EQ_2_BITS           15:15
   #define VC4VCODEC0_DEC_SINT_CTL_L0_EQ_2_SET            0x00008000
   #define VC4VCODEC0_DEC_SINT_CTL_L0_EQ_2_CLR            0xffff7fff
   #define VC4VCODEC0_DEC_SINT_CTL_L0_EQ_2_MSB            15
   #define VC4VCODEC0_DEC_SINT_CTL_L0_EQ_2_LSB            15
   #define VC4VCODEC0_DEC_SINT_CTL_L0_EQ_2_RESET          0x0

   #define VC4VCODEC0_DEC_SINT_CTL_L0_EQ_1_BITS           14:14
   #define VC4VCODEC0_DEC_SINT_CTL_L0_EQ_1_SET            0x00004000
   #define VC4VCODEC0_DEC_SINT_CTL_L0_EQ_1_CLR            0xffffbfff
   #define VC4VCODEC0_DEC_SINT_CTL_L0_EQ_1_MSB            14
   #define VC4VCODEC0_DEC_SINT_CTL_L0_EQ_1_LSB            14
   #define VC4VCODEC0_DEC_SINT_CTL_L0_EQ_1_RESET          0x0

   #define VC4VCODEC0_DEC_SINT_CTL_NEW_SLICE_BITS         13:13
   #define VC4VCODEC0_DEC_SINT_CTL_NEW_SLICE_SET          0x00002000
   #define VC4VCODEC0_DEC_SINT_CTL_NEW_SLICE_CLR          0xffffdfff
   #define VC4VCODEC0_DEC_SINT_CTL_NEW_SLICE_MSB          13
   #define VC4VCODEC0_DEC_SINT_CTL_NEW_SLICE_LSB          13
   #define VC4VCODEC0_DEC_SINT_CTL_NEW_SLICE_RESET        0x0

   #define VC4VCODEC0_DEC_SINT_CTL_DIR_8X8_BITS           11:11
   #define VC4VCODEC0_DEC_SINT_CTL_DIR_8X8_SET            0x00000800
   #define VC4VCODEC0_DEC_SINT_CTL_DIR_8X8_CLR            0xfffff7ff
   #define VC4VCODEC0_DEC_SINT_CTL_DIR_8X8_MSB            11
   #define VC4VCODEC0_DEC_SINT_CTL_DIR_8X8_LSB            11
   #define VC4VCODEC0_DEC_SINT_CTL_DIR_8X8_RESET          0x0

   #define VC4VCODEC0_DEC_SINT_CTL_SPA_DIR_BITS           10:10
   #define VC4VCODEC0_DEC_SINT_CTL_SPA_DIR_SET            0x00000400
   #define VC4VCODEC0_DEC_SINT_CTL_SPA_DIR_CLR            0xfffffbff
   #define VC4VCODEC0_DEC_SINT_CTL_SPA_DIR_MSB            10
   #define VC4VCODEC0_DEC_SINT_CTL_SPA_DIR_LSB            10
   #define VC4VCODEC0_DEC_SINT_CTL_SPA_DIR_RESET          0x0

   #define VC4VCODEC0_DEC_SINT_CTL_PTYPE_BITS             9:8
   #define VC4VCODEC0_DEC_SINT_CTL_PTYPE_SET              0x00000300
   #define VC4VCODEC0_DEC_SINT_CTL_PTYPE_CLR              0xfffffcff
   #define VC4VCODEC0_DEC_SINT_CTL_PTYPE_MSB              9
   #define VC4VCODEC0_DEC_SINT_CTL_PTYPE_LSB              8
   #define VC4VCODEC0_DEC_SINT_CTL_PTYPE_RESET            0x0

   #define VC4VCODEC0_DEC_SINT_CTL_MBAFF_BITS             7:7
   #define VC4VCODEC0_DEC_SINT_CTL_MBAFF_SET              0x00000080
   #define VC4VCODEC0_DEC_SINT_CTL_MBAFF_CLR              0xffffff7f
   #define VC4VCODEC0_DEC_SINT_CTL_MBAFF_MSB              7
   #define VC4VCODEC0_DEC_SINT_CTL_MBAFF_LSB              7
   #define VC4VCODEC0_DEC_SINT_CTL_MBAFF_RESET            0x0

   #define VC4VCODEC0_DEC_SINT_CTL_TFLD_BITS              6:6
   #define VC4VCODEC0_DEC_SINT_CTL_TFLD_SET               0x00000040
   #define VC4VCODEC0_DEC_SINT_CTL_TFLD_CLR               0xffffffbf
   #define VC4VCODEC0_DEC_SINT_CTL_TFLD_MSB               6
   #define VC4VCODEC0_DEC_SINT_CTL_TFLD_LSB               6
   #define VC4VCODEC0_DEC_SINT_CTL_TFLD_RESET             0x0

   #define VC4VCODEC0_DEC_SINT_CTL_FIELD_BITS             5:5
   #define VC4VCODEC0_DEC_SINT_CTL_FIELD_SET              0x00000020
   #define VC4VCODEC0_DEC_SINT_CTL_FIELD_CLR              0xffffffdf
   #define VC4VCODEC0_DEC_SINT_CTL_FIELD_MSB              5
   #define VC4VCODEC0_DEC_SINT_CTL_FIELD_LSB              5
   #define VC4VCODEC0_DEC_SINT_CTL_FIELD_RESET            0x0

   #define VC4VCODEC0_DEC_SINT_CTL_CAVLC_BITS             4:4
   #define VC4VCODEC0_DEC_SINT_CTL_CAVLC_SET              0x00000010
   #define VC4VCODEC0_DEC_SINT_CTL_CAVLC_CLR              0xffffffef
   #define VC4VCODEC0_DEC_SINT_CTL_CAVLC_MSB              4
   #define VC4VCODEC0_DEC_SINT_CTL_CAVLC_LSB              4
   #define VC4VCODEC0_DEC_SINT_CTL_CAVLC_RESET            0x0

   #define VC4VCODEC0_DEC_SINT_CTL_ULEFT_BITS             3:3
   #define VC4VCODEC0_DEC_SINT_CTL_ULEFT_SET              0x00000008
   #define VC4VCODEC0_DEC_SINT_CTL_ULEFT_CLR              0xfffffff7
   #define VC4VCODEC0_DEC_SINT_CTL_ULEFT_MSB              3
   #define VC4VCODEC0_DEC_SINT_CTL_ULEFT_LSB              3
   #define VC4VCODEC0_DEC_SINT_CTL_ULEFT_RESET            0x0

   #define VC4VCODEC0_DEC_SINT_CTL_TOP_BITS               2:2
   #define VC4VCODEC0_DEC_SINT_CTL_TOP_SET                0x00000004
   #define VC4VCODEC0_DEC_SINT_CTL_TOP_CLR                0xfffffffb
   #define VC4VCODEC0_DEC_SINT_CTL_TOP_MSB                2
   #define VC4VCODEC0_DEC_SINT_CTL_TOP_LSB                2
   #define VC4VCODEC0_DEC_SINT_CTL_TOP_RESET              0x0

   #define VC4VCODEC0_DEC_SINT_CTL_LEFT_BITS              1:1
   #define VC4VCODEC0_DEC_SINT_CTL_LEFT_SET               0x00000002
   #define VC4VCODEC0_DEC_SINT_CTL_LEFT_CLR               0xfffffffd
   #define VC4VCODEC0_DEC_SINT_CTL_LEFT_MSB               1
   #define VC4VCODEC0_DEC_SINT_CTL_LEFT_LSB               1
   #define VC4VCODEC0_DEC_SINT_CTL_LEFT_RESET             0x0

   #define VC4VCODEC0_DEC_SINT_CTL_URTAVAIL_BITS          0:0
   #define VC4VCODEC0_DEC_SINT_CTL_URTAVAIL_SET           0x00000001
   #define VC4VCODEC0_DEC_SINT_CTL_URTAVAIL_CLR           0xfffffffe
   #define VC4VCODEC0_DEC_SINT_CTL_URTAVAIL_MSB           0
   #define VC4VCODEC0_DEC_SINT_CTL_URTAVAIL_LSB           0
   #define VC4VCODEC0_DEC_SINT_CTL_URTAVAIL_RESET         0x0

/***************************************************************************
 *DEC_SINT_VLC_TOPCTX - REG_SINT_VLC_TOPCTX
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_VLC_TOPCTX                    HW_REGISTER_RW( 0x7f000c84 )
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_MASK            0xffffffff
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_WIDTH           32
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_RESET           0x00000000
/* union - case VLC [31:00] */
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_V2_BITS     31:28
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_V2_SET      0xf0000000
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_V2_CLR      0x0fffffff
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_V2_MSB      31
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_V2_LSB      28
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_V2_RESET    0x0

   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_V3_BITS     27:24
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_V3_SET      0x0f000000
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_V3_CLR      0xf0ffffff
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_V3_MSB      27
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_V3_LSB      24
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_V3_RESET    0x0

   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_U2_BITS     23:20
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_U2_SET      0x00f00000
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_U2_CLR      0xff0fffff
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_U2_MSB      23
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_U2_LSB      20
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_U2_RESET    0x0

   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_U3_BITS     19:16
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_U3_SET      0x000f0000
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_U3_CLR      0xfff0ffff
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_U3_MSB      19
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_U3_LSB      16
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_U3_RESET    0x0

   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_LUM10_BITS  15:12
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_LUM10_SET   0x0000f000
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_LUM10_CLR   0xffff0fff
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_LUM10_MSB   15
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_LUM10_LSB   12
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_LUM10_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_LUM11_BITS  11:8
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_LUM11_SET   0x00000f00
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_LUM11_CLR   0xfffff0ff
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_LUM11_MSB   11
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_LUM11_LSB   8
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_LUM11_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_LUM14_BITS  7:4
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_LUM14_SET   0x000000f0
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_LUM14_CLR   0xffffff0f
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_LUM14_MSB   7
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_LUM14_LSB   4
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_LUM14_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_LUM15_BITS  3:0
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_LUM15_SET   0x0000000f
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_LUM15_CLR   0xfffffff0
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_LUM15_MSB   3
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_LUM15_LSB   0
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VLC_LUM15_RESET 0x0

/* union - case VC1 [31:00] */
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VC1_TOP_4X4_BITS 24:21
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VC1_TOP_4X4_SET 0x01e00000
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VC1_TOP_4X4_CLR 0xfe1fffff
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VC1_TOP_4X4_MSB 24
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VC1_TOP_4X4_LSB 21
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VC1_TOP_4X4_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VC1_TOP_XNZ_BITS 20:13
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VC1_TOP_XNZ_SET 0x001fe000
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VC1_TOP_XNZ_CLR 0xffe01fff
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VC1_TOP_XNZ_MSB 20
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VC1_TOP_XNZ_LSB 13
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VC1_TOP_XNZ_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VC1_TOP_OLAP_ENB_BITS 12:12
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VC1_TOP_OLAP_ENB_SET 0x00001000
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VC1_TOP_OLAP_ENB_CLR 0xffffefff
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VC1_TOP_OLAP_ENB_MSB 12
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VC1_TOP_OLAP_ENB_LSB 12
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VC1_TOP_OLAP_ENB_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VC1_TOP_INTRA_BITS 11:6
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VC1_TOP_INTRA_SET 0x00000fc0
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VC1_TOP_INTRA_CLR 0xfffff03f
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VC1_TOP_INTRA_MSB 11
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VC1_TOP_INTRA_LSB 6
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VC1_TOP_INTRA_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VC1_TOP_CBP_BITS 5:0
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VC1_TOP_CBP_SET 0x0000003f
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VC1_TOP_CBP_CLR 0xffffffc0
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VC1_TOP_CBP_MSB 5
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VC1_TOP_CBP_LSB 0
   #define VC4VCODEC0_DEC_SINT_VLC_TOPCTX_VC1_TOP_CBP_RESET 0x0

/***************************************************************************
 *DEC_SINT_SLICE_ID - REG_SINT_SLICE_ID
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_SLICE_ID                      HW_REGISTER_RW( 0x7f000c88 )
   #define VC4VCODEC0_DEC_SINT_SLICE_ID_MASK              0x00000fff
   #define VC4VCODEC0_DEC_SINT_SLICE_ID_WIDTH             12
   #define VC4VCODEC0_DEC_SINT_SLICE_ID_RESET             0x00000000
   #define VC4VCODEC0_DEC_SINT_SLICE_ID_SLICE_ID_BITS     11:0
   #define VC4VCODEC0_DEC_SINT_SLICE_ID_SLICE_ID_SET      0x00000fff
   #define VC4VCODEC0_DEC_SINT_SLICE_ID_SLICE_ID_CLR      0xfffff000
   #define VC4VCODEC0_DEC_SINT_SLICE_ID_SLICE_ID_MSB      11
   #define VC4VCODEC0_DEC_SINT_SLICE_ID_SLICE_ID_LSB      0
   #define VC4VCODEC0_DEC_SINT_SLICE_ID_SLICE_ID_RESET    0x0

/***************************************************************************
 *DEC_SINT_QP - REG_SINT_QP
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_QP                            HW_REGISTER_RW( 0x7f000c8c )
   #define VC4VCODEC0_DEC_SINT_QP_MASK                    0x0000003f
   #define VC4VCODEC0_DEC_SINT_QP_WIDTH                   6
   #define VC4VCODEC0_DEC_SINT_QP_RESET                   0x00000000
   #define VC4VCODEC0_DEC_SINT_QP_QP_BITS                 5:0
   #define VC4VCODEC0_DEC_SINT_QP_QP_SET                  0x0000003f
   #define VC4VCODEC0_DEC_SINT_QP_QP_CLR                  0xffffffc0
   #define VC4VCODEC0_DEC_SINT_QP_QP_MSB                  5
   #define VC4VCODEC0_DEC_SINT_QP_QP_LSB                  0
   #define VC4VCODEC0_DEC_SINT_QP_QP_RESET                0x0

/***************************************************************************
 *DEC_SINT_TOP_BASE_ADDR - REG_SINT_TOP_BASE_ADDR
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_TOP_BASE_ADDR                 HW_REGISTER_RW( 0x7f000c90 )
   #define VC4VCODEC0_DEC_SINT_TOP_BASE_ADDR_MASK         0xffffffc0
   #define VC4VCODEC0_DEC_SINT_TOP_BASE_ADDR_WIDTH        32
   #define VC4VCODEC0_DEC_SINT_TOP_BASE_ADDR_RESET        0x00000000
   #define VC4VCODEC0_DEC_SINT_TOP_BASE_ADDR_ADDR_BITS    31:6
   #define VC4VCODEC0_DEC_SINT_TOP_BASE_ADDR_ADDR_SET     0xffffffc0
   #define VC4VCODEC0_DEC_SINT_TOP_BASE_ADDR_ADDR_CLR     0x0000003f
   #define VC4VCODEC0_DEC_SINT_TOP_BASE_ADDR_ADDR_MSB     31
   #define VC4VCODEC0_DEC_SINT_TOP_BASE_ADDR_ADDR_LSB     6
   #define VC4VCODEC0_DEC_SINT_TOP_BASE_ADDR_ADDR_RESET   0x0

/***************************************************************************
 *DEC_SINT_DIRCTX_WR_ADDR - REG_SINT_DIRCTX_WR_ADDR
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_DIRCTX_WR_ADDR                HW_REGISTER_RW( 0x7f000c94 )
   #define VC4VCODEC0_DEC_SINT_DIRCTX_WR_ADDR_MASK        0xffffffff
   #define VC4VCODEC0_DEC_SINT_DIRCTX_WR_ADDR_WIDTH       32
   #define VC4VCODEC0_DEC_SINT_DIRCTX_WR_ADDR_RESET       0x00000000
   #define VC4VCODEC0_DEC_SINT_DIRCTX_WR_ADDR_ADDR_BITS   31:0
   #define VC4VCODEC0_DEC_SINT_DIRCTX_WR_ADDR_ADDR_SET    0xffffffff
   #define VC4VCODEC0_DEC_SINT_DIRCTX_WR_ADDR_ADDR_CLR    0x00000000
   #define VC4VCODEC0_DEC_SINT_DIRCTX_WR_ADDR_ADDR_MSB    31
   #define VC4VCODEC0_DEC_SINT_DIRCTX_WR_ADDR_ADDR_LSB    0
   #define VC4VCODEC0_DEC_SINT_DIRCTX_WR_ADDR_ADDR_RESET  0x0

/***************************************************************************
 *DEC_SINT_TOPCTX_DATA - REG_SINT_TOPCTX_DATA
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_TOPCTX_DATA                   HW_REGISTER_RW( 0x7f000c98 )
   #define VC4VCODEC0_DEC_SINT_TOPCTX_DATA_MASK           0xffffffff
   #define VC4VCODEC0_DEC_SINT_TOPCTX_DATA_WIDTH          32
   #define VC4VCODEC0_DEC_SINT_TOPCTX_DATA_RESET          0x00000000
   #define VC4VCODEC0_DEC_SINT_TOPCTX_DATA_DATA_BITS      31:0
   #define VC4VCODEC0_DEC_SINT_TOPCTX_DATA_DATA_SET       0xffffffff
   #define VC4VCODEC0_DEC_SINT_TOPCTX_DATA_DATA_CLR       0x00000000
   #define VC4VCODEC0_DEC_SINT_TOPCTX_DATA_DATA_MSB       31
   #define VC4VCODEC0_DEC_SINT_TOPCTX_DATA_DATA_LSB       0
   #define VC4VCODEC0_DEC_SINT_TOPCTX_DATA_DATA_RESET     0x0

/***************************************************************************
 *DEC_SINT_XFER_SYMB - REG_SINT_XFER_SYMB
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_XFER_SYMB                     HW_REGISTER_RW( 0x7f000c9c )
   #define VC4VCODEC0_DEC_SINT_XFER_SYMB_MASK             0x0000ffff
   #define VC4VCODEC0_DEC_SINT_XFER_SYMB_WIDTH            16
   #define VC4VCODEC0_DEC_SINT_XFER_SYMB_RESET            0x00000000
   #define VC4VCODEC0_DEC_SINT_XFER_SYMB_TYPE_BITS        15:8
   #define VC4VCODEC0_DEC_SINT_XFER_SYMB_TYPE_SET         0x0000ff00
   #define VC4VCODEC0_DEC_SINT_XFER_SYMB_TYPE_CLR         0xffff00ff
   #define VC4VCODEC0_DEC_SINT_XFER_SYMB_TYPE_MSB         15
   #define VC4VCODEC0_DEC_SINT_XFER_SYMB_TYPE_LSB         8
   #define VC4VCODEC0_DEC_SINT_XFER_SYMB_TYPE_RESET       0x0

   #define VC4VCODEC0_DEC_SINT_XFER_SYMB_N_BITS           7:0
   #define VC4VCODEC0_DEC_SINT_XFER_SYMB_N_SET            0x000000ff
   #define VC4VCODEC0_DEC_SINT_XFER_SYMB_N_CLR            0xffffff00
   #define VC4VCODEC0_DEC_SINT_XFER_SYMB_N_MSB            7
   #define VC4VCODEC0_DEC_SINT_XFER_SYMB_N_LSB            0
   #define VC4VCODEC0_DEC_SINT_XFER_SYMB_N_RESET          0x0

/***************************************************************************
 *DEC_SINT_SMODE_BASE - REG_SINT_SMODE_BASE
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_SMODE_BASE                    HW_REGISTER_RW( 0x7f000ca0 )
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MASK            0xffffffff
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_WIDTH           32
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_RESET           0x00000000
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE0_BITS      31:28
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE0_SET       0xf0000000
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE0_CLR       0x0fffffff
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE0_MSB       31
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE0_LSB       28
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE0_RESET     0x0

   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE1_BITS      27:24
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE1_SET       0x0f000000
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE1_CLR       0xf0ffffff
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE1_MSB       27
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE1_LSB       24
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE1_RESET     0x0

   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE2_BITS      23:20
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE2_SET       0x00f00000
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE2_CLR       0xff0fffff
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE2_MSB       23
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE2_LSB       20
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE2_RESET     0x0

   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE3_BITS      19:16
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE3_SET       0x000f0000
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE3_CLR       0xfff0ffff
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE3_MSB       19
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE3_LSB       16
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE3_RESET     0x0

   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE4_BITS      15:12
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE4_SET       0x0000f000
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE4_CLR       0xffff0fff
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE4_MSB       15
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE4_LSB       12
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE4_RESET     0x0

   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE5_BITS      11:8
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE5_SET       0x00000f00
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE5_CLR       0xfffff0ff
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE5_MSB       11
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE5_LSB       8
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE5_RESET     0x0

   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE6_BITS      7:4
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE6_SET       0x000000f0
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE6_CLR       0xffffff0f
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE6_MSB       7
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE6_LSB       4
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE6_RESET     0x0

   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE7_BITS      3:0
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE7_SET       0x0000000f
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE7_CLR       0xfffffff0
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE7_MSB       3
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE7_LSB       0
   #define VC4VCODEC0_DEC_SINT_SMODE_BASE_MODE7_RESET     0x0

/***************************************************************************
 *DEC_SINT_SMODE_LEFT - REG_SINT_SMODE_LEFT
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_SMODE_LEFT                    HW_REGISTER_RW( 0x7f000ca4 )
   #define VC4VCODEC0_DEC_SINT_SMODE_LEFT_MASK            0x0000ffff
   #define VC4VCODEC0_DEC_SINT_SMODE_LEFT_WIDTH           16
   #define VC4VCODEC0_DEC_SINT_SMODE_LEFT_RESET           0x00000000
   #define VC4VCODEC0_DEC_SINT_SMODE_LEFT_LEFT_MODE5_BITS 15:12
   #define VC4VCODEC0_DEC_SINT_SMODE_LEFT_LEFT_MODE5_SET  0x0000f000
   #define VC4VCODEC0_DEC_SINT_SMODE_LEFT_LEFT_MODE5_CLR  0xffff0fff
   #define VC4VCODEC0_DEC_SINT_SMODE_LEFT_LEFT_MODE5_MSB  15
   #define VC4VCODEC0_DEC_SINT_SMODE_LEFT_LEFT_MODE5_LSB  12
   #define VC4VCODEC0_DEC_SINT_SMODE_LEFT_LEFT_MODE5_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_SMODE_LEFT_LEFT_MODE7_BITS 11:8
   #define VC4VCODEC0_DEC_SINT_SMODE_LEFT_LEFT_MODE7_SET  0x00000f00
   #define VC4VCODEC0_DEC_SINT_SMODE_LEFT_LEFT_MODE7_CLR  0xfffff0ff
   #define VC4VCODEC0_DEC_SINT_SMODE_LEFT_LEFT_MODE7_MSB  11
   #define VC4VCODEC0_DEC_SINT_SMODE_LEFT_LEFT_MODE7_LSB  8
   #define VC4VCODEC0_DEC_SINT_SMODE_LEFT_LEFT_MODE7_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_SMODE_LEFT_LEFT_MODE13_BITS 7:4
   #define VC4VCODEC0_DEC_SINT_SMODE_LEFT_LEFT_MODE13_SET 0x000000f0
   #define VC4VCODEC0_DEC_SINT_SMODE_LEFT_LEFT_MODE13_CLR 0xffffff0f
   #define VC4VCODEC0_DEC_SINT_SMODE_LEFT_LEFT_MODE13_MSB 7
   #define VC4VCODEC0_DEC_SINT_SMODE_LEFT_LEFT_MODE13_LSB 4
   #define VC4VCODEC0_DEC_SINT_SMODE_LEFT_LEFT_MODE13_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_SMODE_LEFT_LEFT_MODE15_BITS 3:0
   #define VC4VCODEC0_DEC_SINT_SMODE_LEFT_LEFT_MODE15_SET 0x0000000f
   #define VC4VCODEC0_DEC_SINT_SMODE_LEFT_LEFT_MODE15_CLR 0xfffffff0
   #define VC4VCODEC0_DEC_SINT_SMODE_LEFT_LEFT_MODE15_MSB 3
   #define VC4VCODEC0_DEC_SINT_SMODE_LEFT_LEFT_MODE15_LSB 0
   #define VC4VCODEC0_DEC_SINT_SMODE_LEFT_LEFT_MODE15_RESET 0x0

/***************************************************************************
 *DEC_SINT_SMODE_TOP - REG_SINT_SMODE_TOP
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_SMODE_TOP                     HW_REGISTER_RW( 0x7f000ca8 )
   #define VC4VCODEC0_DEC_SINT_SMODE_TOP_MASK             0x0000ffff
   #define VC4VCODEC0_DEC_SINT_SMODE_TOP_WIDTH            16
   #define VC4VCODEC0_DEC_SINT_SMODE_TOP_RESET            0x00000000
   #define VC4VCODEC0_DEC_SINT_SMODE_TOP_TOP_MODE10_BITS  15:12
   #define VC4VCODEC0_DEC_SINT_SMODE_TOP_TOP_MODE10_SET   0x0000f000
   #define VC4VCODEC0_DEC_SINT_SMODE_TOP_TOP_MODE10_CLR   0xffff0fff
   #define VC4VCODEC0_DEC_SINT_SMODE_TOP_TOP_MODE10_MSB   15
   #define VC4VCODEC0_DEC_SINT_SMODE_TOP_TOP_MODE10_LSB   12
   #define VC4VCODEC0_DEC_SINT_SMODE_TOP_TOP_MODE10_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_SMODE_TOP_TOP_MODE11_BITS  11:8
   #define VC4VCODEC0_DEC_SINT_SMODE_TOP_TOP_MODE11_SET   0x00000f00
   #define VC4VCODEC0_DEC_SINT_SMODE_TOP_TOP_MODE11_CLR   0xfffff0ff
   #define VC4VCODEC0_DEC_SINT_SMODE_TOP_TOP_MODE11_MSB   11
   #define VC4VCODEC0_DEC_SINT_SMODE_TOP_TOP_MODE11_LSB   8
   #define VC4VCODEC0_DEC_SINT_SMODE_TOP_TOP_MODE11_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_SMODE_TOP_TOP_MODE14_BITS  7:4
   #define VC4VCODEC0_DEC_SINT_SMODE_TOP_TOP_MODE14_SET   0x000000f0
   #define VC4VCODEC0_DEC_SINT_SMODE_TOP_TOP_MODE14_CLR   0xffffff0f
   #define VC4VCODEC0_DEC_SINT_SMODE_TOP_TOP_MODE14_MSB   7
   #define VC4VCODEC0_DEC_SINT_SMODE_TOP_TOP_MODE14_LSB   4
   #define VC4VCODEC0_DEC_SINT_SMODE_TOP_TOP_MODE14_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_SMODE_TOP_TOP_MODE15_BITS  3:0
   #define VC4VCODEC0_DEC_SINT_SMODE_TOP_TOP_MODE15_SET   0x0000000f
   #define VC4VCODEC0_DEC_SINT_SMODE_TOP_TOP_MODE15_CLR   0xfffffff0
   #define VC4VCODEC0_DEC_SINT_SMODE_TOP_TOP_MODE15_MSB   3
   #define VC4VCODEC0_DEC_SINT_SMODE_TOP_TOP_MODE15_LSB   0
   #define VC4VCODEC0_DEC_SINT_SMODE_TOP_TOP_MODE15_RESET 0x0

/***************************************************************************
 *DEC_SINT_SMODE_END - REG_SINT_SMODE_END
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_SMODE_END                     HW_REGISTER_RW( 0x7f000cac )
   #define VC4VCODEC0_DEC_SINT_SMODE_END_MASK             0x00000000
   #define VC4VCODEC0_DEC_SINT_SMODE_END_WIDTH            0
   #define VC4VCODEC0_DEC_SINT_SMODE_END_RESET            0x00000000
/***************************************************************************
 *DEC_SINT_CTX_INIT - REG_SINT_CTX_INIT
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_CTX_INIT                      HW_REGISTER_RW( 0x7f000cb0 )
   #define VC4VCODEC0_DEC_SINT_CTX_INIT_MASK              0x01ffffff
   #define VC4VCODEC0_DEC_SINT_CTX_INIT_WIDTH             25
   #define VC4VCODEC0_DEC_SINT_CTX_INIT_RESET             0x00000000
   #define VC4VCODEC0_DEC_SINT_CTX_INIT_MBAFF_BITS        24:24
   #define VC4VCODEC0_DEC_SINT_CTX_INIT_MBAFF_SET         0x01000000
   #define VC4VCODEC0_DEC_SINT_CTX_INIT_MBAFF_CLR         0xfeffffff
   #define VC4VCODEC0_DEC_SINT_CTX_INIT_MBAFF_MSB         24
   #define VC4VCODEC0_DEC_SINT_CTX_INIT_MBAFF_LSB         24
   #define VC4VCODEC0_DEC_SINT_CTX_INIT_MBAFF_RESET       0x0

   #define VC4VCODEC0_DEC_SINT_CTX_INIT_MBWIDTH_BITS      23:16
   #define VC4VCODEC0_DEC_SINT_CTX_INIT_MBWIDTH_SET       0x00ff0000
   #define VC4VCODEC0_DEC_SINT_CTX_INIT_MBWIDTH_CLR       0xff00ffff
   #define VC4VCODEC0_DEC_SINT_CTX_INIT_MBWIDTH_MSB       23
   #define VC4VCODEC0_DEC_SINT_CTX_INIT_MBWIDTH_LSB       16
   #define VC4VCODEC0_DEC_SINT_CTX_INIT_MBWIDTH_RESET     0x0

   #define VC4VCODEC0_DEC_SINT_CTX_INIT_YPOS_BITS         15:8
   #define VC4VCODEC0_DEC_SINT_CTX_INIT_YPOS_SET          0x0000ff00
   #define VC4VCODEC0_DEC_SINT_CTX_INIT_YPOS_CLR          0xffff00ff
   #define VC4VCODEC0_DEC_SINT_CTX_INIT_YPOS_MSB          15
   #define VC4VCODEC0_DEC_SINT_CTX_INIT_YPOS_LSB          8
   #define VC4VCODEC0_DEC_SINT_CTX_INIT_YPOS_RESET        0x0

   #define VC4VCODEC0_DEC_SINT_CTX_INIT_XPOS_BITS         7:0
   #define VC4VCODEC0_DEC_SINT_CTX_INIT_XPOS_SET          0x000000ff
   #define VC4VCODEC0_DEC_SINT_CTX_INIT_XPOS_CLR          0xffffff00
   #define VC4VCODEC0_DEC_SINT_CTX_INIT_XPOS_MSB          7
   #define VC4VCODEC0_DEC_SINT_CTX_INIT_XPOS_LSB          0
   #define VC4VCODEC0_DEC_SINT_CTX_INIT_XPOS_RESET        0x0

/***************************************************************************
 *DEC_SINT_TOP_CTX - REG_SINT_TOP_CTX
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_TOP_CTX                       HW_REGISTER_RW( 0x7f000cb4 )
   #define VC4VCODEC0_DEC_SINT_TOP_CTX_MASK               0x0000001f
   #define VC4VCODEC0_DEC_SINT_TOP_CTX_WIDTH              5
   #define VC4VCODEC0_DEC_SINT_TOP_CTX_RESET              0x00000000
   #define VC4VCODEC0_DEC_SINT_TOP_CTX_TOP_TOP_BITS       4:4
   #define VC4VCODEC0_DEC_SINT_TOP_CTX_TOP_TOP_SET        0x00000010
   #define VC4VCODEC0_DEC_SINT_TOP_CTX_TOP_TOP_CLR        0xffffffef
   #define VC4VCODEC0_DEC_SINT_TOP_CTX_TOP_TOP_MSB        4
   #define VC4VCODEC0_DEC_SINT_TOP_CTX_TOP_TOP_LSB        4
   #define VC4VCODEC0_DEC_SINT_TOP_CTX_TOP_TOP_RESET      0x0

   #define VC4VCODEC0_DEC_SINT_TOP_CTX_RD_OFFSET_BITS     3:0
   #define VC4VCODEC0_DEC_SINT_TOP_CTX_RD_OFFSET_SET      0x0000000f
   #define VC4VCODEC0_DEC_SINT_TOP_CTX_RD_OFFSET_CLR      0xfffffff0
   #define VC4VCODEC0_DEC_SINT_TOP_CTX_RD_OFFSET_MSB      3
   #define VC4VCODEC0_DEC_SINT_TOP_CTX_RD_OFFSET_LSB      0
   #define VC4VCODEC0_DEC_SINT_TOP_CTX_RD_OFFSET_RESET    0x0

/***************************************************************************
 *DEC_SINT_VC1_TABSEL - REG_SINT_VC1_TABSEL
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_VC1_TABSEL                    HW_REGISTER_RW( 0x7f000cb8 )
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_MASK            0x00ff787f
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_WIDTH           24
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_RESET           0x00000000
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_ESC_LVL_SZ_BITS 23:23
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_ESC_LVL_SZ_SET  0x00800000
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_ESC_LVL_SZ_CLR  0xff7fffff
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_ESC_LVL_SZ_MSB  23
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_ESC_LVL_SZ_LSB  23
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_ESC_LVL_SZ_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_TTYPE_BITS      22:21
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_TTYPE_SET       0x00600000
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_TTYPE_CLR       0xff9fffff
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_TTYPE_MSB       22
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_TTYPE_LSB       21
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_TTYPE_RESET     0x0

   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_INTER_AC_BITS   20:19
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_INTER_AC_SET    0x00180000
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_INTER_AC_CLR    0xffe7ffff
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_INTER_AC_MSB    20
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_INTER_AC_LSB    19
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_INTER_AC_RESET  0x0

   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_Y_INTRA_AC_BITS 18:17
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_Y_INTRA_AC_SET  0x00060000
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_Y_INTRA_AC_CLR  0xfff9ffff
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_Y_INTRA_AC_MSB  18
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_Y_INTRA_AC_LSB  17
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_Y_INTRA_AC_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_DCTABLE_BITS    16:16
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_DCTABLE_SET     0x00010000
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_DCTABLE_CLR     0xfffeffff
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_DCTABLE_MSB     16
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_DCTABLE_LSB     16
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_DCTABLE_RESET   0x0

   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_MBMODE_BITS     14:12
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_MBMODE_SET      0x00007000
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_MBMODE_CLR      0xffff8fff
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_MBMODE_MSB      14
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_MBMODE_LSB      12
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_MBMODE_RESET    0x0

   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_FIELD_2REF_BITS 11:11
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_FIELD_2REF_SET  0x00000800
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_FIELD_2REF_CLR  0xfffff7ff
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_FIELD_2REF_MSB  11
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_FIELD_2REF_LSB  11
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_FIELD_2REF_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_CPPCY_BITS      6:4
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_CPPCY_SET       0x00000070
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_CPPCY_CLR       0xffffff8f
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_CPPCY_MSB       6
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_CPPCY_LSB       4
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_CPPCY_RESET     0x0

   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_FIELD_2MB_PAT_BITS 3:2
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_FIELD_2MB_PAT_SET 0x0000000c
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_FIELD_2MB_PAT_CLR 0xfffffff3
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_FIELD_2MB_PAT_MSB 3
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_FIELD_2MB_PAT_LSB 2
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_FIELD_2MB_PAT_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_FIELD_4MB_PAT_BITS 1:0
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_FIELD_4MB_PAT_SET 0x00000003
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_FIELD_4MB_PAT_CLR 0xfffffffc
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_FIELD_4MB_PAT_MSB 1
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_FIELD_4MB_PAT_LSB 0
   #define VC4VCODEC0_DEC_SINT_VC1_TABSEL_FIELD_4MB_PAT_RESET 0x0

/***************************************************************************
 *DEC_SINT_CNST_INTRA - REG_SINT_CNST_INTRA
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_CNST_INTRA                    HW_REGISTER_RO( 0x7f000cbc )
   #define VC4VCODEC0_DEC_SINT_CNST_INTRA_MASK            0x0000000f
   #define VC4VCODEC0_DEC_SINT_CNST_INTRA_WIDTH           4
   #define VC4VCODEC0_DEC_SINT_CNST_INTRA_RESET           0x00000000
   #define VC4VCODEC0_DEC_SINT_CNST_INTRA_ULFT_AVAIL_BITS 3:3
   #define VC4VCODEC0_DEC_SINT_CNST_INTRA_ULFT_AVAIL_SET  0x00000008
   #define VC4VCODEC0_DEC_SINT_CNST_INTRA_ULFT_AVAIL_CLR  0xfffffff7
   #define VC4VCODEC0_DEC_SINT_CNST_INTRA_ULFT_AVAIL_MSB  3
   #define VC4VCODEC0_DEC_SINT_CNST_INTRA_ULFT_AVAIL_LSB  3
   #define VC4VCODEC0_DEC_SINT_CNST_INTRA_ULFT_AVAIL_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_CNST_INTRA_TOP_AVAIL_BITS  2:2
   #define VC4VCODEC0_DEC_SINT_CNST_INTRA_TOP_AVAIL_SET   0x00000004
   #define VC4VCODEC0_DEC_SINT_CNST_INTRA_TOP_AVAIL_CLR   0xfffffffb
   #define VC4VCODEC0_DEC_SINT_CNST_INTRA_TOP_AVAIL_MSB   2
   #define VC4VCODEC0_DEC_SINT_CNST_INTRA_TOP_AVAIL_LSB   2
   #define VC4VCODEC0_DEC_SINT_CNST_INTRA_TOP_AVAIL_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_CNST_INTRA_LEFT_AVAIL_BITS 1:1
   #define VC4VCODEC0_DEC_SINT_CNST_INTRA_LEFT_AVAIL_SET  0x00000002
   #define VC4VCODEC0_DEC_SINT_CNST_INTRA_LEFT_AVAIL_CLR  0xfffffffd
   #define VC4VCODEC0_DEC_SINT_CNST_INTRA_LEFT_AVAIL_MSB  1
   #define VC4VCODEC0_DEC_SINT_CNST_INTRA_LEFT_AVAIL_LSB  1
   #define VC4VCODEC0_DEC_SINT_CNST_INTRA_LEFT_AVAIL_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_CNST_INTRA_URT_AVAIL_BITS  0:0
   #define VC4VCODEC0_DEC_SINT_CNST_INTRA_URT_AVAIL_SET   0x00000001
   #define VC4VCODEC0_DEC_SINT_CNST_INTRA_URT_AVAIL_CLR   0xfffffffe
   #define VC4VCODEC0_DEC_SINT_CNST_INTRA_URT_AVAIL_MSB   0
   #define VC4VCODEC0_DEC_SINT_CNST_INTRA_URT_AVAIL_LSB   0
   #define VC4VCODEC0_DEC_SINT_CNST_INTRA_URT_AVAIL_RESET 0x0

/***************************************************************************
 *DEC_SINT_OPIC_MEM_BASE - Outpic Lookup
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_OPIC_MEM_BASE                 HW_REGISTER_RW( 0x7f000cc0 )
   #define VC4VCODEC0_DEC_SINT_OPIC_MEM_BASE_MASK         0xffffffff
   #define VC4VCODEC0_DEC_SINT_OPIC_MEM_BASE_WIDTH        32
   #define VC4VCODEC0_DEC_SINT_OPIC_MEM_BASE_RESET        0x00000000
   #define VC4VCODEC0_DEC_SINT_OPIC_MEM_BASE_OUT_PIC3_BITS 31:24
   #define VC4VCODEC0_DEC_SINT_OPIC_MEM_BASE_OUT_PIC3_SET 0xff000000
   #define VC4VCODEC0_DEC_SINT_OPIC_MEM_BASE_OUT_PIC3_CLR 0x00ffffff
   #define VC4VCODEC0_DEC_SINT_OPIC_MEM_BASE_OUT_PIC3_MSB 31
   #define VC4VCODEC0_DEC_SINT_OPIC_MEM_BASE_OUT_PIC3_LSB 24
   #define VC4VCODEC0_DEC_SINT_OPIC_MEM_BASE_OUT_PIC3_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_OPIC_MEM_BASE_OUT_PIC2_BITS 23:16
   #define VC4VCODEC0_DEC_SINT_OPIC_MEM_BASE_OUT_PIC2_SET 0x00ff0000
   #define VC4VCODEC0_DEC_SINT_OPIC_MEM_BASE_OUT_PIC2_CLR 0xff00ffff
   #define VC4VCODEC0_DEC_SINT_OPIC_MEM_BASE_OUT_PIC2_MSB 23
   #define VC4VCODEC0_DEC_SINT_OPIC_MEM_BASE_OUT_PIC2_LSB 16
   #define VC4VCODEC0_DEC_SINT_OPIC_MEM_BASE_OUT_PIC2_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_OPIC_MEM_BASE_OUT_PIC1_BITS 15:8
   #define VC4VCODEC0_DEC_SINT_OPIC_MEM_BASE_OUT_PIC1_SET 0x0000ff00
   #define VC4VCODEC0_DEC_SINT_OPIC_MEM_BASE_OUT_PIC1_CLR 0xffff00ff
   #define VC4VCODEC0_DEC_SINT_OPIC_MEM_BASE_OUT_PIC1_MSB 15
   #define VC4VCODEC0_DEC_SINT_OPIC_MEM_BASE_OUT_PIC1_LSB 8
   #define VC4VCODEC0_DEC_SINT_OPIC_MEM_BASE_OUT_PIC1_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_OPIC_MEM_BASE_OUT_PIC0_BITS 7:0
   #define VC4VCODEC0_DEC_SINT_OPIC_MEM_BASE_OUT_PIC0_SET 0x000000ff
   #define VC4VCODEC0_DEC_SINT_OPIC_MEM_BASE_OUT_PIC0_CLR 0xffffff00
   #define VC4VCODEC0_DEC_SINT_OPIC_MEM_BASE_OUT_PIC0_MSB 7
   #define VC4VCODEC0_DEC_SINT_OPIC_MEM_BASE_OUT_PIC0_LSB 0
   #define VC4VCODEC0_DEC_SINT_OPIC_MEM_BASE_OUT_PIC0_RESET 0x0

/***************************************************************************
 *DEC_SINT_OPIC_MEM_END - REG_SINT_OPIC_MEM_END
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_OPIC_MEM_END                  HW_REGISTER_RW( 0x7f000cfc )
   #define VC4VCODEC0_DEC_SINT_OPIC_MEM_END_MASK          0x00000000
   #define VC4VCODEC0_DEC_SINT_OPIC_MEM_END_WIDTH         0
   #define VC4VCODEC0_DEC_SINT_OPIC_MEM_END_RESET         0x00000000
/***************************************************************************
 *DEC_SINT_VEC_MEM_BASE - Vector Memory
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_VEC_MEM_BASE                  HW_REGISTER_RW( 0x7f000d00 )
   #define VC4VCODEC0_DEC_SINT_VEC_MEM_BASE_MASK          0xffffffff
   #define VC4VCODEC0_DEC_SINT_VEC_MEM_BASE_WIDTH         32
   #define VC4VCODEC0_DEC_SINT_VEC_MEM_BASE_RESET         0x00000000
   #define VC4VCODEC0_DEC_SINT_VEC_MEM_BASE_VECTOR_Y_DELTA_BITS 31:16
   #define VC4VCODEC0_DEC_SINT_VEC_MEM_BASE_VECTOR_Y_DELTA_SET 0xffff0000
   #define VC4VCODEC0_DEC_SINT_VEC_MEM_BASE_VECTOR_Y_DELTA_CLR 0x0000ffff
   #define VC4VCODEC0_DEC_SINT_VEC_MEM_BASE_VECTOR_Y_DELTA_MSB 31
   #define VC4VCODEC0_DEC_SINT_VEC_MEM_BASE_VECTOR_Y_DELTA_LSB 16
   #define VC4VCODEC0_DEC_SINT_VEC_MEM_BASE_VECTOR_Y_DELTA_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_VEC_MEM_BASE_VECTOR_X_DELTA_BITS 15:0
   #define VC4VCODEC0_DEC_SINT_VEC_MEM_BASE_VECTOR_X_DELTA_SET 0x0000ffff
   #define VC4VCODEC0_DEC_SINT_VEC_MEM_BASE_VECTOR_X_DELTA_CLR 0xffff0000
   #define VC4VCODEC0_DEC_SINT_VEC_MEM_BASE_VECTOR_X_DELTA_MSB 15
   #define VC4VCODEC0_DEC_SINT_VEC_MEM_BASE_VECTOR_X_DELTA_LSB 0
   #define VC4VCODEC0_DEC_SINT_VEC_MEM_BASE_VECTOR_X_DELTA_RESET 0x0

/***************************************************************************
 *DEC_SINT_VEC_MEM_END - REG_SINT_VEC_MEM_END
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_VEC_MEM_END                   HW_REGISTER_RW( 0x7f000dfc )
   #define VC4VCODEC0_DEC_SINT_VEC_MEM_END_MASK           0x00000000
   #define VC4VCODEC0_DEC_SINT_VEC_MEM_END_WIDTH          0
   #define VC4VCODEC0_DEC_SINT_VEC_MEM_END_RESET          0x00000000
/***************************************************************************
 *DEC_RVC_CTL - 
 ***************************************************************************/
#define VC4VCODEC0_DEC_RVC_CTL                            HW_REGISTER_RW( 0x7f000e00 )
   #define VC4VCODEC0_DEC_RVC_CTL_MASK                    0x00000001
   #define VC4VCODEC0_DEC_RVC_CTL_WIDTH                   1
   #define VC4VCODEC0_DEC_RVC_CTL_RESET                   0x00000000
   #define VC4VCODEC0_DEC_RVC_CTL_ENA_BITS                0:0
   #define VC4VCODEC0_DEC_RVC_CTL_ENA_SET                 0x00000001
   #define VC4VCODEC0_DEC_RVC_CTL_ENA_CLR                 0xfffffffe
   #define VC4VCODEC0_DEC_RVC_CTL_ENA_MSB                 0
   #define VC4VCODEC0_DEC_RVC_CTL_ENA_LSB                 0
   #define VC4VCODEC0_DEC_RVC_CTL_ENA_RESET               0x0

/***************************************************************************
 *DEC_RVC_PUT - REG_RVC_PUT
 ***************************************************************************/
#define VC4VCODEC0_DEC_RVC_PUT                            HW_REGISTER_RO( 0x7f000e04 )
   #define VC4VCODEC0_DEC_RVC_PUT_MASK                    0xffffffff
   #define VC4VCODEC0_DEC_RVC_PUT_WIDTH                   32
   #define VC4VCODEC0_DEC_RVC_PUT_RESET                   0x00000000
   #define VC4VCODEC0_DEC_RVC_PUT_PUT_PTR_BITS            31:0
   #define VC4VCODEC0_DEC_RVC_PUT_PUT_PTR_SET             0xffffffff
   #define VC4VCODEC0_DEC_RVC_PUT_PUT_PTR_CLR             0x00000000
   #define VC4VCODEC0_DEC_RVC_PUT_PUT_PTR_MSB             31
   #define VC4VCODEC0_DEC_RVC_PUT_PUT_PTR_LSB             0
   #define VC4VCODEC0_DEC_RVC_PUT_PUT_PTR_RESET           0x0

/***************************************************************************
 *DEC_RVC_GET - REG_RVC_GET
 ***************************************************************************/
#define VC4VCODEC0_DEC_RVC_GET                            HW_REGISTER_RW( 0x7f000e08 )
   #define VC4VCODEC0_DEC_RVC_GET_MASK                    0xffffffe0
   #define VC4VCODEC0_DEC_RVC_GET_WIDTH                   32
   #define VC4VCODEC0_DEC_RVC_GET_RESET                   0x00000000
   #define VC4VCODEC0_DEC_RVC_GET_GET_PTR_BITS            31:5
   #define VC4VCODEC0_DEC_RVC_GET_GET_PTR_SET             0xffffffe0
   #define VC4VCODEC0_DEC_RVC_GET_GET_PTR_CLR             0x0000001f
   #define VC4VCODEC0_DEC_RVC_GET_GET_PTR_MSB             31
   #define VC4VCODEC0_DEC_RVC_GET_GET_PTR_LSB             5
   #define VC4VCODEC0_DEC_RVC_GET_GET_PTR_RESET           0x0

/***************************************************************************
 *DEC_RVC_BASE - REG_RVC_BASE
 ***************************************************************************/
#define VC4VCODEC0_DEC_RVC_BASE                           HW_REGISTER_RW( 0x7f000e0c )
   #define VC4VCODEC0_DEC_RVC_BASE_MASK                   0xfff00000
   #define VC4VCODEC0_DEC_RVC_BASE_WIDTH                  32
   #define VC4VCODEC0_DEC_RVC_BASE_RESET                  0x00000000
   #define VC4VCODEC0_DEC_RVC_BASE_BASE_ADDR_BITS         31:20
   #define VC4VCODEC0_DEC_RVC_BASE_BASE_ADDR_SET          0xfff00000
   #define VC4VCODEC0_DEC_RVC_BASE_BASE_ADDR_CLR          0x000fffff
   #define VC4VCODEC0_DEC_RVC_BASE_BASE_ADDR_MSB          31
   #define VC4VCODEC0_DEC_RVC_BASE_BASE_ADDR_LSB          20
   #define VC4VCODEC0_DEC_RVC_BASE_BASE_ADDR_RESET        0x0

/***************************************************************************
 *DEC_RVC_END - REG_RVC_END
 ***************************************************************************/
#define VC4VCODEC0_DEC_RVC_END                            HW_REGISTER_RW( 0x7f000e10 )
   #define VC4VCODEC0_DEC_RVC_END_MASK                    0xfff00000
   #define VC4VCODEC0_DEC_RVC_END_WIDTH                   32
   #define VC4VCODEC0_DEC_RVC_END_RESET                   0x00000000
   #define VC4VCODEC0_DEC_RVC_END_END_ADDR_BITS           31:20
   #define VC4VCODEC0_DEC_RVC_END_END_ADDR_SET            0xfff00000
   #define VC4VCODEC0_DEC_RVC_END_END_ADDR_CLR            0x000fffff
   #define VC4VCODEC0_DEC_RVC_END_END_ADDR_MSB            31
   #define VC4VCODEC0_DEC_RVC_END_END_ADDR_LSB            20
   #define VC4VCODEC0_DEC_RVC_END_END_ADDR_RESET          0x0

/***************************************************************************
 *DEC_RVC_END_END - REG_RVC_END_END
 ***************************************************************************/
#define VC4VCODEC0_DEC_RVC_END_END                        HW_REGISTER_RW( 0x7f000efc )
   #define VC4VCODEC0_DEC_RVC_END_END_MASK                0x00000000
   #define VC4VCODEC0_DEC_RVC_END_END_WIDTH               0
   #define VC4VCODEC0_DEC_RVC_END_END_RESET               0x00000000
/***************************************************************************
 *DEC_VDF_SRST - Decoder Front Soft Reset
 ***************************************************************************/
#define VC4VCODEC0_DEC_VDF_SRST                           HW_REGISTER_RW( 0x7f000f00 )
   #define VC4VCODEC0_DEC_VDF_SRST_MASK                   0x00000007
   #define VC4VCODEC0_DEC_VDF_SRST_WIDTH                  3
   #define VC4VCODEC0_DEC_VDF_SRST_RESET                  0x00000000
   #define VC4VCODEC0_DEC_VDF_SRST_ILSI_SW_RESET_OK_BITS  2:2
   #define VC4VCODEC0_DEC_VDF_SRST_ILSI_SW_RESET_OK_SET   0x00000004
   #define VC4VCODEC0_DEC_VDF_SRST_ILSI_SW_RESET_OK_CLR   0xfffffffb
   #define VC4VCODEC0_DEC_VDF_SRST_ILSI_SW_RESET_OK_MSB   2
   #define VC4VCODEC0_DEC_VDF_SRST_ILSI_SW_RESET_OK_LSB   2
   #define VC4VCODEC0_DEC_VDF_SRST_ILSI_SW_RESET_OK_RESET 0x0

   #define VC4VCODEC0_DEC_VDF_SRST_ILSI_SW_RESET_REQ_BITS 1:1
   #define VC4VCODEC0_DEC_VDF_SRST_ILSI_SW_RESET_REQ_SET  0x00000002
   #define VC4VCODEC0_DEC_VDF_SRST_ILSI_SW_RESET_REQ_CLR  0xfffffffd
   #define VC4VCODEC0_DEC_VDF_SRST_ILSI_SW_RESET_REQ_MSB  1
   #define VC4VCODEC0_DEC_VDF_SRST_ILSI_SW_RESET_REQ_LSB  1
   #define VC4VCODEC0_DEC_VDF_SRST_ILSI_SW_RESET_REQ_RESET 0x0

   #define VC4VCODEC0_DEC_VDF_SRST_ILSI_SRST_BITS         0:0
   #define VC4VCODEC0_DEC_VDF_SRST_ILSI_SRST_SET          0x00000001
   #define VC4VCODEC0_DEC_VDF_SRST_ILSI_SRST_CLR          0xfffffffe
   #define VC4VCODEC0_DEC_VDF_SRST_ILSI_SRST_MSB          0
   #define VC4VCODEC0_DEC_VDF_SRST_ILSI_SRST_LSB          0
   #define VC4VCODEC0_DEC_VDF_SRST_ILSI_SRST_RESET        0x0

/***************************************************************************
 *DEC_MCI_CONTROL - Multi Code In control
 ***************************************************************************/
#define VC4VCODEC0_DEC_MCI_CONTROL                        HW_REGISTER_RW( 0x7f001000 )
   #define VC4VCODEC0_DEC_MCI_CONTROL_MASK                0xffffffff
   #define VC4VCODEC0_DEC_MCI_CONTROL_WIDTH               32
   #define VC4VCODEC0_DEC_MCI_CONTROL_RESET               0x00000000
   #define VC4VCODEC0_DEC_MCI_CONTROL_EMUL_BITS           31:24
   #define VC4VCODEC0_DEC_MCI_CONTROL_EMUL_SET            0xff000000
   #define VC4VCODEC0_DEC_MCI_CONTROL_EMUL_CLR            0x00ffffff
   #define VC4VCODEC0_DEC_MCI_CONTROL_EMUL_MSB            31
   #define VC4VCODEC0_DEC_MCI_CONTROL_EMUL_LSB            24
   #define VC4VCODEC0_DEC_MCI_CONTROL_EMUL_RESET          0x0

   #define VC4VCODEC0_DEC_MCI_CONTROL_MASK_BITS           23:16
   #define VC4VCODEC0_DEC_MCI_CONTROL_MASK_SET            0x00ff0000
   #define VC4VCODEC0_DEC_MCI_CONTROL_MASK_CLR            0xff00ffff
   #define VC4VCODEC0_DEC_MCI_CONTROL_MASK_MSB            23
   #define VC4VCODEC0_DEC_MCI_CONTROL_MASK_LSB            16
   #define VC4VCODEC0_DEC_MCI_CONTROL_MASK_RESET          0x0

   #define VC4VCODEC0_DEC_MCI_CONTROL_CODE_BITS           15:8
   #define VC4VCODEC0_DEC_MCI_CONTROL_CODE_SET            0x0000ff00
   #define VC4VCODEC0_DEC_MCI_CONTROL_CODE_CLR            0xffff00ff
   #define VC4VCODEC0_DEC_MCI_CONTROL_CODE_MSB            15
   #define VC4VCODEC0_DEC_MCI_CONTROL_CODE_LSB            8
   #define VC4VCODEC0_DEC_MCI_CONTROL_CODE_RESET          0x0

   #define VC4VCODEC0_DEC_MCI_CONTROL_AVSMODE_BITS        7:7
   #define VC4VCODEC0_DEC_MCI_CONTROL_AVSMODE_SET         0x00000080
   #define VC4VCODEC0_DEC_MCI_CONTROL_AVSMODE_CLR         0xffffff7f
   #define VC4VCODEC0_DEC_MCI_CONTROL_AVSMODE_MSB         7
   #define VC4VCODEC0_DEC_MCI_CONTROL_AVSMODE_LSB         7
   #define VC4VCODEC0_DEC_MCI_CONTROL_AVSMODE_RESET       0x0

   #define VC4VCODEC0_DEC_MCI_CONTROL_WRITEBACK_BITS      6:6
   #define VC4VCODEC0_DEC_MCI_CONTROL_WRITEBACK_SET       0x00000040
   #define VC4VCODEC0_DEC_MCI_CONTROL_WRITEBACK_CLR       0xffffffbf
   #define VC4VCODEC0_DEC_MCI_CONTROL_WRITEBACK_MSB       6
   #define VC4VCODEC0_DEC_MCI_CONTROL_WRITEBACK_LSB       6
   #define VC4VCODEC0_DEC_MCI_CONTROL_WRITEBACK_RESET     0x0

   #define VC4VCODEC0_DEC_MCI_CONTROL_SENDSTART_BITS      5:5
   #define VC4VCODEC0_DEC_MCI_CONTROL_SENDSTART_SET       0x00000020
   #define VC4VCODEC0_DEC_MCI_CONTROL_SENDSTART_CLR       0xffffffdf
   #define VC4VCODEC0_DEC_MCI_CONTROL_SENDSTART_MSB       5
   #define VC4VCODEC0_DEC_MCI_CONTROL_SENDSTART_LSB       5
   #define VC4VCODEC0_DEC_MCI_CONTROL_SENDSTART_RESET     0x0

   #define VC4VCODEC0_DEC_MCI_CONTROL_COMPLETE_BITS       4:4
   #define VC4VCODEC0_DEC_MCI_CONTROL_COMPLETE_SET        0x00000010
   #define VC4VCODEC0_DEC_MCI_CONTROL_COMPLETE_CLR        0xffffffef
   #define VC4VCODEC0_DEC_MCI_CONTROL_COMPLETE_MSB        4
   #define VC4VCODEC0_DEC_MCI_CONTROL_COMPLETE_LSB        4
   #define VC4VCODEC0_DEC_MCI_CONTROL_COMPLETE_RESET      0x0

   #define VC4VCODEC0_DEC_MCI_CONTROL_STARTBYTE_BITS      3:3
   #define VC4VCODEC0_DEC_MCI_CONTROL_STARTBYTE_SET       0x00000008
   #define VC4VCODEC0_DEC_MCI_CONTROL_STARTBYTE_CLR       0xfffffff7
   #define VC4VCODEC0_DEC_MCI_CONTROL_STARTBYTE_MSB       3
   #define VC4VCODEC0_DEC_MCI_CONTROL_STARTBYTE_LSB       3
   #define VC4VCODEC0_DEC_MCI_CONTROL_STARTBYTE_RESET     0x0

   #define VC4VCODEC0_DEC_MCI_CONTROL_NO_OUTPUT_BITS      2:2
   #define VC4VCODEC0_DEC_MCI_CONTROL_NO_OUTPUT_SET       0x00000004
   #define VC4VCODEC0_DEC_MCI_CONTROL_NO_OUTPUT_CLR       0xfffffffb
   #define VC4VCODEC0_DEC_MCI_CONTROL_NO_OUTPUT_MSB       2
   #define VC4VCODEC0_DEC_MCI_CONTROL_NO_OUTPUT_LSB       2
   #define VC4VCODEC0_DEC_MCI_CONTROL_NO_OUTPUT_RESET     0x0

   #define VC4VCODEC0_DEC_MCI_CONTROL_STRIP_BITS          1:1
   #define VC4VCODEC0_DEC_MCI_CONTROL_STRIP_SET           0x00000002
   #define VC4VCODEC0_DEC_MCI_CONTROL_STRIP_CLR           0xfffffffd
   #define VC4VCODEC0_DEC_MCI_CONTROL_STRIP_MSB           1
   #define VC4VCODEC0_DEC_MCI_CONTROL_STRIP_LSB           1
   #define VC4VCODEC0_DEC_MCI_CONTROL_STRIP_RESET         0x0

   #define VC4VCODEC0_DEC_MCI_CONTROL_INTENABLE_BITS      0:0
   #define VC4VCODEC0_DEC_MCI_CONTROL_INTENABLE_SET       0x00000001
   #define VC4VCODEC0_DEC_MCI_CONTROL_INTENABLE_CLR       0xfffffffe
   #define VC4VCODEC0_DEC_MCI_CONTROL_INTENABLE_MSB       0
   #define VC4VCODEC0_DEC_MCI_CONTROL_INTENABLE_LSB       0
   #define VC4VCODEC0_DEC_MCI_CONTROL_INTENABLE_RESET     0x0

/***************************************************************************
 *DEC_MCI_CONTROL_EXTRA - Multi Code In Control extension
 ***************************************************************************/
#define VC4VCODEC0_DEC_MCI_CONTROL_EXTRA                  HW_REGISTER_RW( 0x7f001004 )
   #define VC4VCODEC0_DEC_MCI_CONTROL_EXTRA_MASK          0x000011ff
   #define VC4VCODEC0_DEC_MCI_CONTROL_EXTRA_WIDTH         13
   #define VC4VCODEC0_DEC_MCI_CONTROL_EXTRA_RESET         0x00000000
   #define VC4VCODEC0_DEC_MCI_CONTROL_EXTRA_EMUL_DISABLE_BITS 12:12
   #define VC4VCODEC0_DEC_MCI_CONTROL_EXTRA_EMUL_DISABLE_SET 0x00001000
   #define VC4VCODEC0_DEC_MCI_CONTROL_EXTRA_EMUL_DISABLE_CLR 0xffffefff
   #define VC4VCODEC0_DEC_MCI_CONTROL_EXTRA_EMUL_DISABLE_MSB 12
   #define VC4VCODEC0_DEC_MCI_CONTROL_EXTRA_EMUL_DISABLE_LSB 12
   #define VC4VCODEC0_DEC_MCI_CONTROL_EXTRA_EMUL_DISABLE_RESET 0x0

   #define VC4VCODEC0_DEC_MCI_CONTROL_EXTRA_ZEROBITS_BITS 8:1
   #define VC4VCODEC0_DEC_MCI_CONTROL_EXTRA_ZEROBITS_SET  0x000001fe
   #define VC4VCODEC0_DEC_MCI_CONTROL_EXTRA_ZEROBITS_CLR  0xfffffe01
   #define VC4VCODEC0_DEC_MCI_CONTROL_EXTRA_ZEROBITS_MSB  8
   #define VC4VCODEC0_DEC_MCI_CONTROL_EXTRA_ZEROBITS_LSB  1
   #define VC4VCODEC0_DEC_MCI_CONTROL_EXTRA_ZEROBITS_RESET 0x0

   #define VC4VCODEC0_DEC_MCI_CONTROL_EXTRA_MEMCPY_BITS   0:0
   #define VC4VCODEC0_DEC_MCI_CONTROL_EXTRA_MEMCPY_SET    0x00000001
   #define VC4VCODEC0_DEC_MCI_CONTROL_EXTRA_MEMCPY_CLR    0xfffffffe
   #define VC4VCODEC0_DEC_MCI_CONTROL_EXTRA_MEMCPY_MSB    0
   #define VC4VCODEC0_DEC_MCI_CONTROL_EXTRA_MEMCPY_LSB    0
   #define VC4VCODEC0_DEC_MCI_CONTROL_EXTRA_MEMCPY_RESET  0x0

/***************************************************************************
 *DEC_MCI_STATUS - Multi Code In status
 ***************************************************************************/
#define VC4VCODEC0_DEC_MCI_STATUS                         HW_REGISTER_RW( 0x7f001008 )
   #define VC4VCODEC0_DEC_MCI_STATUS_MASK                 0x000000ff
   #define VC4VCODEC0_DEC_MCI_STATUS_WIDTH                8
   #define VC4VCODEC0_DEC_MCI_STATUS_RESET                0x00000010
   #define VC4VCODEC0_DEC_MCI_STATUS_WR_REQ_BITS          7:7
   #define VC4VCODEC0_DEC_MCI_STATUS_WR_REQ_SET           0x00000080
   #define VC4VCODEC0_DEC_MCI_STATUS_WR_REQ_CLR           0xffffff7f
   #define VC4VCODEC0_DEC_MCI_STATUS_WR_REQ_MSB           7
   #define VC4VCODEC0_DEC_MCI_STATUS_WR_REQ_LSB           7
   #define VC4VCODEC0_DEC_MCI_STATUS_WR_REQ_RESET         0x0

   #define VC4VCODEC0_DEC_MCI_STATUS_RD_REQ_BITS          6:6
   #define VC4VCODEC0_DEC_MCI_STATUS_RD_REQ_SET           0x00000040
   #define VC4VCODEC0_DEC_MCI_STATUS_RD_REQ_CLR           0xffffffbf
   #define VC4VCODEC0_DEC_MCI_STATUS_RD_REQ_MSB           6
   #define VC4VCODEC0_DEC_MCI_STATUS_RD_REQ_LSB           6
   #define VC4VCODEC0_DEC_MCI_STATUS_RD_REQ_RESET         0x0

   #define VC4VCODEC0_DEC_MCI_STATUS_SD_REQ_BITS          5:5
   #define VC4VCODEC0_DEC_MCI_STATUS_SD_REQ_SET           0x00000020
   #define VC4VCODEC0_DEC_MCI_STATUS_SD_REQ_CLR           0xffffffdf
   #define VC4VCODEC0_DEC_MCI_STATUS_SD_REQ_MSB           5
   #define VC4VCODEC0_DEC_MCI_STATUS_SD_REQ_LSB           5
   #define VC4VCODEC0_DEC_MCI_STATUS_SD_REQ_RESET         0x0

   #define VC4VCODEC0_DEC_MCI_STATUS_AT_MARK_BITS         4:4
   #define VC4VCODEC0_DEC_MCI_STATUS_AT_MARK_SET          0x00000010
   #define VC4VCODEC0_DEC_MCI_STATUS_AT_MARK_CLR          0xffffffef
   #define VC4VCODEC0_DEC_MCI_STATUS_AT_MARK_MSB          4
   #define VC4VCODEC0_DEC_MCI_STATUS_AT_MARK_LSB          4
   #define VC4VCODEC0_DEC_MCI_STATUS_AT_MARK_RESET        0x1

   #define VC4VCODEC0_DEC_MCI_STATUS_INT_DONE_BITS        3:3
   #define VC4VCODEC0_DEC_MCI_STATUS_INT_DONE_SET         0x00000008
   #define VC4VCODEC0_DEC_MCI_STATUS_INT_DONE_CLR         0xfffffff7
   #define VC4VCODEC0_DEC_MCI_STATUS_INT_DONE_MSB         3
   #define VC4VCODEC0_DEC_MCI_STATUS_INT_DONE_LSB         3
   #define VC4VCODEC0_DEC_MCI_STATUS_INT_DONE_RESET       0x0

   #define VC4VCODEC0_DEC_MCI_STATUS_OUT_ACTIVE_BITS      2:2
   #define VC4VCODEC0_DEC_MCI_STATUS_OUT_ACTIVE_SET       0x00000004
   #define VC4VCODEC0_DEC_MCI_STATUS_OUT_ACTIVE_CLR       0xfffffffb
   #define VC4VCODEC0_DEC_MCI_STATUS_OUT_ACTIVE_MSB       2
   #define VC4VCODEC0_DEC_MCI_STATUS_OUT_ACTIVE_LSB       2
   #define VC4VCODEC0_DEC_MCI_STATUS_OUT_ACTIVE_RESET     0x0

   #define VC4VCODEC0_DEC_MCI_STATUS_PROCESS_ACTIVE_BITS  1:1
   #define VC4VCODEC0_DEC_MCI_STATUS_PROCESS_ACTIVE_SET   0x00000002
   #define VC4VCODEC0_DEC_MCI_STATUS_PROCESS_ACTIVE_CLR   0xfffffffd
   #define VC4VCODEC0_DEC_MCI_STATUS_PROCESS_ACTIVE_MSB   1
   #define VC4VCODEC0_DEC_MCI_STATUS_PROCESS_ACTIVE_LSB   1
   #define VC4VCODEC0_DEC_MCI_STATUS_PROCESS_ACTIVE_RESET 0x0

   #define VC4VCODEC0_DEC_MCI_STATUS_IN_ACTIVE_BITS       0:0
   #define VC4VCODEC0_DEC_MCI_STATUS_IN_ACTIVE_SET        0x00000001
   #define VC4VCODEC0_DEC_MCI_STATUS_IN_ACTIVE_CLR        0xfffffffe
   #define VC4VCODEC0_DEC_MCI_STATUS_IN_ACTIVE_MSB        0
   #define VC4VCODEC0_DEC_MCI_STATUS_IN_ACTIVE_LSB        0
   #define VC4VCODEC0_DEC_MCI_STATUS_IN_ACTIVE_RESET      0x0

/***************************************************************************
 *DEC_MCI_USERDATA - Multi Code In user data
 ***************************************************************************/
#define VC4VCODEC0_DEC_MCI_USERDATA                       HW_REGISTER_RW( 0x7f00100c )
   #define VC4VCODEC0_DEC_MCI_USERDATA_MASK               0xffffffff
   #define VC4VCODEC0_DEC_MCI_USERDATA_WIDTH              32
   #define VC4VCODEC0_DEC_MCI_USERDATA_RESET              0x00000000
   #define VC4VCODEC0_DEC_MCI_USERDATA_VALUE_BITS         31:0
   #define VC4VCODEC0_DEC_MCI_USERDATA_VALUE_SET          0xffffffff
   #define VC4VCODEC0_DEC_MCI_USERDATA_VALUE_CLR          0x00000000
   #define VC4VCODEC0_DEC_MCI_USERDATA_VALUE_MSB          31
   #define VC4VCODEC0_DEC_MCI_USERDATA_VALUE_LSB          0
   #define VC4VCODEC0_DEC_MCI_USERDATA_VALUE_RESET        0x0

/***************************************************************************
 *DEC_MCI_WRITEBACK - Multi Code In writeback
 ***************************************************************************/
#define VC4VCODEC0_DEC_MCI_WRITEBACK                      HW_REGISTER_RW( 0x7f001010 )
   #define VC4VCODEC0_DEC_MCI_WRITEBACK_MASK              0x00000001
   #define VC4VCODEC0_DEC_MCI_WRITEBACK_WIDTH             1
   #define VC4VCODEC0_DEC_MCI_WRITEBACK_RESET             0x00000000
   #define VC4VCODEC0_DEC_MCI_WRITEBACK_NONEMPTY_BITS     0:0
   #define VC4VCODEC0_DEC_MCI_WRITEBACK_NONEMPTY_SET      0x00000001
   #define VC4VCODEC0_DEC_MCI_WRITEBACK_NONEMPTY_CLR      0xfffffffe
   #define VC4VCODEC0_DEC_MCI_WRITEBACK_NONEMPTY_MSB      0
   #define VC4VCODEC0_DEC_MCI_WRITEBACK_NONEMPTY_LSB      0
   #define VC4VCODEC0_DEC_MCI_WRITEBACK_NONEMPTY_RESET    0x0

/***************************************************************************
 *DEC_MCI_INADDR - Multi Code In input address
 ***************************************************************************/
#define VC4VCODEC0_DEC_MCI_INADDR                         HW_REGISTER_RW( 0x7f001014 )
   #define VC4VCODEC0_DEC_MCI_INADDR_MASK                 0xffffffff
   #define VC4VCODEC0_DEC_MCI_INADDR_WIDTH                32
   #define VC4VCODEC0_DEC_MCI_INADDR_RESET                0x00000000
   #define VC4VCODEC0_DEC_MCI_INADDR_RADDR_BITS           31:0
   #define VC4VCODEC0_DEC_MCI_INADDR_RADDR_SET            0xffffffff
   #define VC4VCODEC0_DEC_MCI_INADDR_RADDR_CLR            0x00000000
   #define VC4VCODEC0_DEC_MCI_INADDR_RADDR_MSB            31
   #define VC4VCODEC0_DEC_MCI_INADDR_RADDR_LSB            0
   #define VC4VCODEC0_DEC_MCI_INADDR_RADDR_RESET          0x0

/***************************************************************************
 *DEC_MCI_LENGTH - Multi Code In input length
 ***************************************************************************/
#define VC4VCODEC0_DEC_MCI_LENGTH                         HW_REGISTER_RW( 0x7f001018 )
   #define VC4VCODEC0_DEC_MCI_LENGTH_MASK                 0xffffffff
   #define VC4VCODEC0_DEC_MCI_LENGTH_WIDTH                32
   #define VC4VCODEC0_DEC_MCI_LENGTH_RESET                0x00000000
   #define VC4VCODEC0_DEC_MCI_LENGTH_LENGTH_BITS          31:0
   #define VC4VCODEC0_DEC_MCI_LENGTH_LENGTH_SET           0xffffffff
   #define VC4VCODEC0_DEC_MCI_LENGTH_LENGTH_CLR           0x00000000
   #define VC4VCODEC0_DEC_MCI_LENGTH_LENGTH_MSB           31
   #define VC4VCODEC0_DEC_MCI_LENGTH_LENGTH_LSB           0
   #define VC4VCODEC0_DEC_MCI_LENGTH_LENGTH_RESET         0x0

/***************************************************************************
 *DEC_MCI_OUTBASE - Multi Code In output base address
 ***************************************************************************/
#define VC4VCODEC0_DEC_MCI_OUTBASE                        HW_REGISTER_RW( 0x7f00101c )
   #define VC4VCODEC0_DEC_MCI_OUTBASE_MASK                0xffffffff
   #define VC4VCODEC0_DEC_MCI_OUTBASE_WIDTH               32
   #define VC4VCODEC0_DEC_MCI_OUTBASE_RESET               0x00000000
   #define VC4VCODEC0_DEC_MCI_OUTBASE_BASE_BITS           31:12
   #define VC4VCODEC0_DEC_MCI_OUTBASE_BASE_SET            0xfffff000
   #define VC4VCODEC0_DEC_MCI_OUTBASE_BASE_CLR            0x00000fff
   #define VC4VCODEC0_DEC_MCI_OUTBASE_BASE_MSB            31
   #define VC4VCODEC0_DEC_MCI_OUTBASE_BASE_LSB            12
   #define VC4VCODEC0_DEC_MCI_OUTBASE_BASE_RESET          0x0

   #define VC4VCODEC0_DEC_MCI_OUTBASE_LOW_BITS_BITS       11:0
   #define VC4VCODEC0_DEC_MCI_OUTBASE_LOW_BITS_SET        0x00000fff
   #define VC4VCODEC0_DEC_MCI_OUTBASE_LOW_BITS_CLR        0xfffff000
   #define VC4VCODEC0_DEC_MCI_OUTBASE_LOW_BITS_MSB        11
   #define VC4VCODEC0_DEC_MCI_OUTBASE_LOW_BITS_LSB        0
   #define VC4VCODEC0_DEC_MCI_OUTBASE_LOW_BITS_RESET      0x0

/***************************************************************************
 *DEC_MCI_OUTSIZE - Multi Code In output buffer size
 ***************************************************************************/
#define VC4VCODEC0_DEC_MCI_OUTSIZE                        HW_REGISTER_RW( 0x7f001020 )
   #define VC4VCODEC0_DEC_MCI_OUTSIZE_MASK                0xffffffff
   #define VC4VCODEC0_DEC_MCI_OUTSIZE_WIDTH               32
   #define VC4VCODEC0_DEC_MCI_OUTSIZE_RESET               0x00000000
   #define VC4VCODEC0_DEC_MCI_OUTSIZE_SIZE_BITS           31:12
   #define VC4VCODEC0_DEC_MCI_OUTSIZE_SIZE_SET            0xfffff000
   #define VC4VCODEC0_DEC_MCI_OUTSIZE_SIZE_CLR            0x00000fff
   #define VC4VCODEC0_DEC_MCI_OUTSIZE_SIZE_MSB            31
   #define VC4VCODEC0_DEC_MCI_OUTSIZE_SIZE_LSB            12
   #define VC4VCODEC0_DEC_MCI_OUTSIZE_SIZE_RESET          0x0

   #define VC4VCODEC0_DEC_MCI_OUTSIZE_LOW_BITS_BITS       11:0
   #define VC4VCODEC0_DEC_MCI_OUTSIZE_LOW_BITS_SET        0x00000fff
   #define VC4VCODEC0_DEC_MCI_OUTSIZE_LOW_BITS_CLR        0xfffff000
   #define VC4VCODEC0_DEC_MCI_OUTSIZE_LOW_BITS_MSB        11
   #define VC4VCODEC0_DEC_MCI_OUTSIZE_LOW_BITS_LSB        0
   #define VC4VCODEC0_DEC_MCI_OUTSIZE_LOW_BITS_RESET      0x0

/***************************************************************************
 *DEC_MCI_OUTMARKOFFSET - Multi Code In output buffer mark
 ***************************************************************************/
#define VC4VCODEC0_DEC_MCI_OUTMARKOFFSET                  HW_REGISTER_RW( 0x7f001024 )
   #define VC4VCODEC0_DEC_MCI_OUTMARKOFFSET_MASK          0xffffffff
   #define VC4VCODEC0_DEC_MCI_OUTMARKOFFSET_WIDTH         32
   #define VC4VCODEC0_DEC_MCI_OUTMARKOFFSET_RESET         0x00000000
   #define VC4VCODEC0_DEC_MCI_OUTMARKOFFSET_MARK_BITS     31:12
   #define VC4VCODEC0_DEC_MCI_OUTMARKOFFSET_MARK_SET      0xfffff000
   #define VC4VCODEC0_DEC_MCI_OUTMARKOFFSET_MARK_CLR      0x00000fff
   #define VC4VCODEC0_DEC_MCI_OUTMARKOFFSET_MARK_MSB      31
   #define VC4VCODEC0_DEC_MCI_OUTMARKOFFSET_MARK_LSB      12
   #define VC4VCODEC0_DEC_MCI_OUTMARKOFFSET_MARK_RESET    0x0

   #define VC4VCODEC0_DEC_MCI_OUTMARKOFFSET_LOW_BITS_BITS 11:0
   #define VC4VCODEC0_DEC_MCI_OUTMARKOFFSET_LOW_BITS_SET  0x00000fff
   #define VC4VCODEC0_DEC_MCI_OUTMARKOFFSET_LOW_BITS_CLR  0xfffff000
   #define VC4VCODEC0_DEC_MCI_OUTMARKOFFSET_LOW_BITS_MSB  11
   #define VC4VCODEC0_DEC_MCI_OUTMARKOFFSET_LOW_BITS_LSB  0
   #define VC4VCODEC0_DEC_MCI_OUTMARKOFFSET_LOW_BITS_RESET 0x0

/***************************************************************************
 *DEC_MCI_STATE0 - Multi Code In internal state
 ***************************************************************************/
#define VC4VCODEC0_DEC_MCI_STATE0                         HW_REGISTER_RW( 0x7f001028 )
   #define VC4VCODEC0_DEC_MCI_STATE0_MASK                 0xffffffff
   #define VC4VCODEC0_DEC_MCI_STATE0_WIDTH                32
   #define VC4VCODEC0_DEC_MCI_STATE0_RESET                0x00000000
   #define VC4VCODEC0_DEC_MCI_STATE0_MATCH_BITS           31:31
   #define VC4VCODEC0_DEC_MCI_STATE0_MATCH_SET            0x80000000
   #define VC4VCODEC0_DEC_MCI_STATE0_MATCH_CLR            0x7fffffff
   #define VC4VCODEC0_DEC_MCI_STATE0_MATCH_MSB            31
   #define VC4VCODEC0_DEC_MCI_STATE0_MATCH_LSB            31
   #define VC4VCODEC0_DEC_MCI_STATE0_MATCH_RESET          0x0

   #define VC4VCODEC0_DEC_MCI_STATE0_NUMZERO_BITS         30:29
   #define VC4VCODEC0_DEC_MCI_STATE0_NUMZERO_SET          0x60000000
   #define VC4VCODEC0_DEC_MCI_STATE0_NUMZERO_CLR          0x9fffffff
   #define VC4VCODEC0_DEC_MCI_STATE0_NUMZERO_MSB          30
   #define VC4VCODEC0_DEC_MCI_STATE0_NUMZERO_LSB          29
   #define VC4VCODEC0_DEC_MCI_STATE0_NUMZERO_RESET        0x0

   #define VC4VCODEC0_DEC_MCI_STATE0_GOT_NALU_BITS        28:28
   #define VC4VCODEC0_DEC_MCI_STATE0_GOT_NALU_SET         0x10000000
   #define VC4VCODEC0_DEC_MCI_STATE0_GOT_NALU_CLR         0xefffffff
   #define VC4VCODEC0_DEC_MCI_STATE0_GOT_NALU_MSB         28
   #define VC4VCODEC0_DEC_MCI_STATE0_GOT_NALU_LSB         28
   #define VC4VCODEC0_DEC_MCI_STATE0_GOT_NALU_RESET       0x0

   #define VC4VCODEC0_DEC_MCI_STATE0_NALU_COUNT_BITS      27:0
   #define VC4VCODEC0_DEC_MCI_STATE0_NALU_COUNT_SET       0x0fffffff
   #define VC4VCODEC0_DEC_MCI_STATE0_NALU_COUNT_CLR       0xf0000000
   #define VC4VCODEC0_DEC_MCI_STATE0_NALU_COUNT_MSB       27
   #define VC4VCODEC0_DEC_MCI_STATE0_NALU_COUNT_LSB       0
   #define VC4VCODEC0_DEC_MCI_STATE0_NALU_COUNT_RESET     0x0

/***************************************************************************
 *DEC_MCI_STATE1 - Multi Code In internal state
 ***************************************************************************/
#define VC4VCODEC0_DEC_MCI_STATE1                         HW_REGISTER_RW( 0x7f00102c )
   #define VC4VCODEC0_DEC_MCI_STATE1_MASK                 0xffffffff
   #define VC4VCODEC0_DEC_MCI_STATE1_WIDTH                32
   #define VC4VCODEC0_DEC_MCI_STATE1_RESET                0x00000000
   #define VC4VCODEC0_DEC_MCI_STATE1_DATA_BITS            31:0
   #define VC4VCODEC0_DEC_MCI_STATE1_DATA_SET             0xffffffff
   #define VC4VCODEC0_DEC_MCI_STATE1_DATA_CLR             0x00000000
   #define VC4VCODEC0_DEC_MCI_STATE1_DATA_MSB             31
   #define VC4VCODEC0_DEC_MCI_STATE1_DATA_LSB             0
   #define VC4VCODEC0_DEC_MCI_STATE1_DATA_RESET           0x0

/***************************************************************************
 *DEC_MCI_STATE2 - Multi Code In internal state
 ***************************************************************************/
#define VC4VCODEC0_DEC_MCI_STATE2                         HW_REGISTER_RW( 0x7f001030 )
   #define VC4VCODEC0_DEC_MCI_STATE2_MASK                 0xffffffff
   #define VC4VCODEC0_DEC_MCI_STATE2_WIDTH                32
   #define VC4VCODEC0_DEC_MCI_STATE2_RESET                0x00000000
   #define VC4VCODEC0_DEC_MCI_STATE2_DATA_BITS            31:0
   #define VC4VCODEC0_DEC_MCI_STATE2_DATA_SET             0xffffffff
   #define VC4VCODEC0_DEC_MCI_STATE2_DATA_CLR             0x00000000
   #define VC4VCODEC0_DEC_MCI_STATE2_DATA_MSB             31
   #define VC4VCODEC0_DEC_MCI_STATE2_DATA_LSB             0
   #define VC4VCODEC0_DEC_MCI_STATE2_DATA_RESET           0x0

/***************************************************************************
 *DEC_MCI_STATE3 - Multi Code In internal state
 ***************************************************************************/
#define VC4VCODEC0_DEC_MCI_STATE3                         HW_REGISTER_RW( 0x7f001034 )
   #define VC4VCODEC0_DEC_MCI_STATE3_MASK                 0xffffffff
   #define VC4VCODEC0_DEC_MCI_STATE3_WIDTH                32
   #define VC4VCODEC0_DEC_MCI_STATE3_RESET                0x00000000
   #define VC4VCODEC0_DEC_MCI_STATE3_DATA_BITS            31:0
   #define VC4VCODEC0_DEC_MCI_STATE3_DATA_SET             0xffffffff
   #define VC4VCODEC0_DEC_MCI_STATE3_DATA_CLR             0x00000000
   #define VC4VCODEC0_DEC_MCI_STATE3_DATA_MSB             31
   #define VC4VCODEC0_DEC_MCI_STATE3_DATA_LSB             0
   #define VC4VCODEC0_DEC_MCI_STATE3_DATA_RESET           0x0

/***************************************************************************
 *DEC_MCI_STATE4 - Multi Code In internal state
 ***************************************************************************/
#define VC4VCODEC0_DEC_MCI_STATE4                         HW_REGISTER_RW( 0x7f001038 )
   #define VC4VCODEC0_DEC_MCI_STATE4_MASK                 0xffffffff
   #define VC4VCODEC0_DEC_MCI_STATE4_WIDTH                32
   #define VC4VCODEC0_DEC_MCI_STATE4_RESET                0x00000000
   #define VC4VCODEC0_DEC_MCI_STATE4_DATA_BITS            31:0
   #define VC4VCODEC0_DEC_MCI_STATE4_DATA_SET             0xffffffff
   #define VC4VCODEC0_DEC_MCI_STATE4_DATA_CLR             0x00000000
   #define VC4VCODEC0_DEC_MCI_STATE4_DATA_MSB             31
   #define VC4VCODEC0_DEC_MCI_STATE4_DATA_LSB             0
   #define VC4VCODEC0_DEC_MCI_STATE4_DATA_RESET           0x0

/***************************************************************************
 *DEC_MCI_STATE5 - Multi Code In internal state
 ***************************************************************************/
#define VC4VCODEC0_DEC_MCI_STATE5                         HW_REGISTER_RW( 0x7f00103c )
   #define VC4VCODEC0_DEC_MCI_STATE5_MASK                 0xffffffff
   #define VC4VCODEC0_DEC_MCI_STATE5_WIDTH                32
   #define VC4VCODEC0_DEC_MCI_STATE5_RESET                0x00000000
   #define VC4VCODEC0_DEC_MCI_STATE5_DATA_BITS            31:0
   #define VC4VCODEC0_DEC_MCI_STATE5_DATA_SET             0xffffffff
   #define VC4VCODEC0_DEC_MCI_STATE5_DATA_CLR             0x00000000
   #define VC4VCODEC0_DEC_MCI_STATE5_DATA_MSB             31
   #define VC4VCODEC0_DEC_MCI_STATE5_DATA_LSB             0
   #define VC4VCODEC0_DEC_MCI_STATE5_DATA_RESET           0x0

/***************************************************************************
 *DEC_MCI_STATE6 - Multi Code In internal state
 ***************************************************************************/
#define VC4VCODEC0_DEC_MCI_STATE6                         HW_REGISTER_RW( 0x7f001040 )
   #define VC4VCODEC0_DEC_MCI_STATE6_MASK                 0xffffffff
   #define VC4VCODEC0_DEC_MCI_STATE6_WIDTH                32
   #define VC4VCODEC0_DEC_MCI_STATE6_RESET                0x00000000
   #define VC4VCODEC0_DEC_MCI_STATE6_DATA_BITS            31:0
   #define VC4VCODEC0_DEC_MCI_STATE6_DATA_SET             0xffffffff
   #define VC4VCODEC0_DEC_MCI_STATE6_DATA_CLR             0x00000000
   #define VC4VCODEC0_DEC_MCI_STATE6_DATA_MSB             31
   #define VC4VCODEC0_DEC_MCI_STATE6_DATA_LSB             0
   #define VC4VCODEC0_DEC_MCI_STATE6_DATA_RESET           0x0

/***************************************************************************
 *CABAC_CMD_CONVERT_W0 - CABAC_CMD_CONVERT_W0
 ***************************************************************************/
#define VC4VCODEC0_CABAC_CMD_CONVERT_W0                   HW_REGISTER_RW( 0x7f002000 )
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W0_MASK           0xffffffff
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W0_WIDTH          32
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W0_RESET          0x00000000
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W0_RD_ADDR_BITS   31:0
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W0_RD_ADDR_SET    0xffffffff
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W0_RD_ADDR_CLR    0x00000000
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W0_RD_ADDR_MSB    31
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W0_RD_ADDR_LSB    0
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W0_RD_ADDR_RESET  0x0

/***************************************************************************
 *CABAC_CMD_CONVERT_W1 - CABAC_CMD_CONVERT_W1
 ***************************************************************************/
#define VC4VCODEC0_CABAC_CMD_CONVERT_W1                   HW_REGISTER_RW( 0x7f002004 )
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W1_MASK           0xffffffff
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W1_WIDTH          32
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W1_RESET          0x00000000
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W1_MAX_BITS_BITS  31:0
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W1_MAX_BITS_SET   0xffffffff
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W1_MAX_BITS_CLR   0x00000000
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W1_MAX_BITS_MSB   31
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W1_MAX_BITS_LSB   0
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W1_MAX_BITS_RESET 0x0

/***************************************************************************
 *CABAC_CMD_CONVERT_W2 - CABAC_CMD_CONVERT_W2
 ***************************************************************************/
#define VC4VCODEC0_CABAC_CMD_CONVERT_W2                   HW_REGISTER_RW( 0x7f002008 )
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W2_MASK           0xffffffff
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W2_WIDTH          32
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W2_RESET          0x00000000
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W2_START_MBY_BITS 31:24
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W2_START_MBY_SET  0xff000000
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W2_START_MBY_CLR  0x00ffffff
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W2_START_MBY_MSB  31
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W2_START_MBY_LSB  24
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W2_START_MBY_RESET 0x0

   #define VC4VCODEC0_CABAC_CMD_CONVERT_W2_START_MBX_BITS 23:16
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W2_START_MBX_SET  0x00ff0000
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W2_START_MBX_CLR  0xff00ffff
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W2_START_MBX_MSB  23
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W2_START_MBX_LSB  16
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W2_START_MBX_RESET 0x0

   #define VC4VCODEC0_CABAC_CMD_CONVERT_W2_NUM_REF_IDX_L1_BITS 15:10
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W2_NUM_REF_IDX_L1_SET 0x0000fc00
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W2_NUM_REF_IDX_L1_CLR 0xffff03ff
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W2_NUM_REF_IDX_L1_MSB 15
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W2_NUM_REF_IDX_L1_LSB 10
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W2_NUM_REF_IDX_L1_RESET 0x0

   #define VC4VCODEC0_CABAC_CMD_CONVERT_W2_NUM_REF_IDX_L0_BITS 9:4
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W2_NUM_REF_IDX_L0_SET 0x000003f0
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W2_NUM_REF_IDX_L0_CLR 0xfffffc0f
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W2_NUM_REF_IDX_L0_MSB 9
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W2_NUM_REF_IDX_L0_LSB 4
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W2_NUM_REF_IDX_L0_RESET 0x0

   #define VC4VCODEC0_CABAC_CMD_CONVERT_W2_STRUCT_BITS    3:2
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W2_STRUCT_SET     0x0000000c
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W2_STRUCT_CLR     0xfffffff3
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W2_STRUCT_MSB     3
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W2_STRUCT_LSB     2
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W2_STRUCT_RESET   0x0

   #define VC4VCODEC0_CABAC_CMD_CONVERT_W2_TYPE_BITS      1:0
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W2_TYPE_SET       0x00000003
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W2_TYPE_CLR       0xfffffffc
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W2_TYPE_MSB       1
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W2_TYPE_LSB       0
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W2_TYPE_RESET     0x0

/***************************************************************************
 *CABAC_CMD_CONVERT_W3 - CABAC_CMD_CONVERT_W3
 ***************************************************************************/
#define VC4VCODEC0_CABAC_CMD_CONVERT_W3                   HW_REGISTER_RW( 0x7f00200c )
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_MASK           0xffffffff
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_WIDTH          32
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_RESET          0x00000000
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_WID_BITS       31:24
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_WID_SET        0xff000000
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_WID_CLR        0x00ffffff
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_WID_MSB        31
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_WID_LSB        24
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_WID_RESET      0x0

   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_ENC_BITS       23:23
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_ENC_SET        0x00800000
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_ENC_CLR        0xff7fffff
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_ENC_MSB        23
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_ENC_LSB        23
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_ENC_RESET      0x0

   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_8X8MF_BITS     22:22
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_8X8MF_SET      0x00400000
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_8X8MF_CLR      0xffbfffff
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_8X8MF_MSB      22
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_8X8MF_LSB      22
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_8X8MF_RESET    0x0

   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_EP_MODE_BITS   21:20
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_EP_MODE_SET    0x00300000
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_EP_MODE_CLR    0xffcfffff
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_EP_MODE_MSB    21
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_EP_MODE_LSB    20
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_EP_MODE_RESET  0x0

   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_D8X8IF_BITS    19:19
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_D8X8IF_SET     0x00080000
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_D8X8IF_CLR     0xfff7ffff
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_D8X8IF_MSB     19
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_D8X8IF_LSB     19
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_D8X8IF_RESET   0x0

   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_CHROMA_FACTOR_BITS 18:17
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_CHROMA_FACTOR_SET 0x00060000
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_CHROMA_FACTOR_CLR 0xfff9ffff
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_CHROMA_FACTOR_MSB 18
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_CHROMA_FACTOR_LSB 17
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_CHROMA_FACTOR_RESET 0x0

   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_ALIGN64_BITS   16:16
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_ALIGN64_SET    0x00010000
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_ALIGN64_CLR    0xfffeffff
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_ALIGN64_MSB    16
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_ALIGN64_LSB    16
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_ALIGN64_RESET  0x0

   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_WR_CTX_ID_BITS 15:10
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_WR_CTX_ID_SET  0x0000fc00
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_WR_CTX_ID_CLR  0xffff03ff
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_WR_CTX_ID_MSB  15
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_WR_CTX_ID_LSB  10
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_WR_CTX_ID_RESET 0x0

   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_RD_CTX_ID_BITS 9:4
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_RD_CTX_ID_SET  0x000003f0
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_RD_CTX_ID_CLR  0xfffffc0f
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_RD_CTX_ID_MSB  9
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_RD_CTX_ID_LSB  4
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_RD_CTX_ID_RESET 0x0

   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_CMD_BITS       3:0
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_CMD_SET        0x0000000f
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_CMD_CLR        0xfffffff0
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_CMD_MSB        3
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_CMD_LSB        0
   #define VC4VCODEC0_CABAC_CMD_CONVERT_W3_CMD_RESET      0x0

/***************************************************************************
 *CABAC_CMD_INIT_W0 - CABAC_CMD_INIT_W0
 ***************************************************************************/
#define VC4VCODEC0_CABAC_CMD_INIT_W0                      HW_REGISTER_RW( 0x7f002010 )
   #define VC4VCODEC0_CABAC_CMD_INIT_W0_MASK              0xffffffff
   #define VC4VCODEC0_CABAC_CMD_INIT_W0_WIDTH             32
   #define VC4VCODEC0_CABAC_CMD_INIT_W0_RESET             0x00000000
   #define VC4VCODEC0_CABAC_CMD_INIT_W0_RD_ADDR_BITS      31:0
   #define VC4VCODEC0_CABAC_CMD_INIT_W0_RD_ADDR_SET       0xffffffff
   #define VC4VCODEC0_CABAC_CMD_INIT_W0_RD_ADDR_CLR       0x00000000
   #define VC4VCODEC0_CABAC_CMD_INIT_W0_RD_ADDR_MSB       31
   #define VC4VCODEC0_CABAC_CMD_INIT_W0_RD_ADDR_LSB       0
   #define VC4VCODEC0_CABAC_CMD_INIT_W0_RD_ADDR_RESET     0x0

/***************************************************************************
 *CABAC_CMD_INIT_W3 - CABAC_CMD_INIT_W3
 ***************************************************************************/
#define VC4VCODEC0_CABAC_CMD_INIT_W3                      HW_REGISTER_RW( 0x7f00201c )
   #define VC4VCODEC0_CABAC_CMD_INIT_W3_MASK              0xffffffff
   #define VC4VCODEC0_CABAC_CMD_INIT_W3_WIDTH             32
   #define VC4VCODEC0_CABAC_CMD_INIT_W3_RESET             0x00000000
   #define VC4VCODEC0_CABAC_CMD_INIT_W3_RSV10_BITS        31:10
   #define VC4VCODEC0_CABAC_CMD_INIT_W3_RSV10_SET         0xfffffc00
   #define VC4VCODEC0_CABAC_CMD_INIT_W3_RSV10_CLR         0x000003ff
   #define VC4VCODEC0_CABAC_CMD_INIT_W3_RSV10_MSB         31
   #define VC4VCODEC0_CABAC_CMD_INIT_W3_RSV10_LSB         10
   #define VC4VCODEC0_CABAC_CMD_INIT_W3_RSV10_RESET       0x0

   #define VC4VCODEC0_CABAC_CMD_INIT_W3_QP_BITS           9:4
   #define VC4VCODEC0_CABAC_CMD_INIT_W3_QP_SET            0x000003f0
   #define VC4VCODEC0_CABAC_CMD_INIT_W3_QP_CLR            0xfffffc0f
   #define VC4VCODEC0_CABAC_CMD_INIT_W3_QP_MSB            9
   #define VC4VCODEC0_CABAC_CMD_INIT_W3_QP_LSB            4
   #define VC4VCODEC0_CABAC_CMD_INIT_W3_QP_RESET          0x0

   #define VC4VCODEC0_CABAC_CMD_INIT_W3_CMD_BITS          3:0
   #define VC4VCODEC0_CABAC_CMD_INIT_W3_CMD_SET           0x0000000f
   #define VC4VCODEC0_CABAC_CMD_INIT_W3_CMD_CLR           0xfffffff0
   #define VC4VCODEC0_CABAC_CMD_INIT_W3_CMD_MSB           3
   #define VC4VCODEC0_CABAC_CMD_INIT_W3_CMD_LSB           0
   #define VC4VCODEC0_CABAC_CMD_INIT_W3_CMD_RESET         0x0

/***************************************************************************
 *CABAC_CMD_COPY_W0 - CABAC_CMD_COPY_W0
 ***************************************************************************/
#define VC4VCODEC0_CABAC_CMD_COPY_W0                      HW_REGISTER_RW( 0x7f002020 )
   #define VC4VCODEC0_CABAC_CMD_COPY_W0_MASK              0xffffffff
   #define VC4VCODEC0_CABAC_CMD_COPY_W0_WIDTH             32
   #define VC4VCODEC0_CABAC_CMD_COPY_W0_RESET             0x00000000
   #define VC4VCODEC0_CABAC_CMD_COPY_W0_RD_ADDR_BITS      31:0
   #define VC4VCODEC0_CABAC_CMD_COPY_W0_RD_ADDR_SET       0xffffffff
   #define VC4VCODEC0_CABAC_CMD_COPY_W0_RD_ADDR_CLR       0x00000000
   #define VC4VCODEC0_CABAC_CMD_COPY_W0_RD_ADDR_MSB       31
   #define VC4VCODEC0_CABAC_CMD_COPY_W0_RD_ADDR_LSB       0
   #define VC4VCODEC0_CABAC_CMD_COPY_W0_RD_ADDR_RESET     0x0

/***************************************************************************
 *CABAC_CMD_COPY_W1 - CABAC_CMD_COPY_W1
 ***************************************************************************/
#define VC4VCODEC0_CABAC_CMD_COPY_W1                      HW_REGISTER_RW( 0x7f002024 )
   #define VC4VCODEC0_CABAC_CMD_COPY_W1_MASK              0xffffffff
   #define VC4VCODEC0_CABAC_CMD_COPY_W1_WIDTH             32
   #define VC4VCODEC0_CABAC_CMD_COPY_W1_RESET             0x00000000
   #define VC4VCODEC0_CABAC_CMD_COPY_W1_COPY_BITS_BITS    31:0
   #define VC4VCODEC0_CABAC_CMD_COPY_W1_COPY_BITS_SET     0xffffffff
   #define VC4VCODEC0_CABAC_CMD_COPY_W1_COPY_BITS_CLR     0x00000000
   #define VC4VCODEC0_CABAC_CMD_COPY_W1_COPY_BITS_MSB     31
   #define VC4VCODEC0_CABAC_CMD_COPY_W1_COPY_BITS_LSB     0
   #define VC4VCODEC0_CABAC_CMD_COPY_W1_COPY_BITS_RESET   0x0

/***************************************************************************
 *CABAC_CMD_COPY_W3 - CABAC_CMD_COPY_W3
 ***************************************************************************/
#define VC4VCODEC0_CABAC_CMD_COPY_W3                      HW_REGISTER_RW( 0x7f00202c )
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_MASK              0xffffffff
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_WIDTH             32
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_RESET             0x00000000
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_RSV24_BITS        31:24
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_RSV24_SET         0xff000000
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_RSV24_CLR         0x00ffffff
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_RSV24_MSB         31
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_RSV24_LSB         24
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_RSV24_RESET       0x0

   #define VC4VCODEC0_CABAC_CMD_COPY_W3_ENC_BITS          23:23
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_ENC_SET           0x00800000
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_ENC_CLR           0xff7fffff
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_ENC_MSB           23
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_ENC_LSB           23
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_ENC_RESET         0x0

   #define VC4VCODEC0_CABAC_CMD_COPY_W3_RSV22_BITS        22:22
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_RSV22_SET         0x00400000
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_RSV22_CLR         0xffbfffff
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_RSV22_MSB         22
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_RSV22_LSB         22
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_RSV22_RESET       0x0

   #define VC4VCODEC0_CABAC_CMD_COPY_W3_EP_MODE_BITS      21:20
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_EP_MODE_SET       0x00300000
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_EP_MODE_CLR       0xffcfffff
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_EP_MODE_MSB       21
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_EP_MODE_LSB       20
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_EP_MODE_RESET     0x0

   #define VC4VCODEC0_CABAC_CMD_COPY_W3_RSV17_BITS        19:17
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_RSV17_SET         0x000e0000
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_RSV17_CLR         0xfff1ffff
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_RSV17_MSB         19
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_RSV17_LSB         17
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_RSV17_RESET       0x0

   #define VC4VCODEC0_CABAC_CMD_COPY_W3_ALIGN64_BITS      16:16
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_ALIGN64_SET       0x00010000
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_ALIGN64_CLR       0xfffeffff
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_ALIGN64_MSB       16
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_ALIGN64_LSB       16
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_ALIGN64_RESET     0x0

   #define VC4VCODEC0_CABAC_CMD_COPY_W3_WR_CTX_ID_BITS    15:10
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_WR_CTX_ID_SET     0x0000fc00
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_WR_CTX_ID_CLR     0xffff03ff
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_WR_CTX_ID_MSB     15
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_WR_CTX_ID_LSB     10
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_WR_CTX_ID_RESET   0x0

   #define VC4VCODEC0_CABAC_CMD_COPY_W3_RD_CTX_ID_BITS    9:4
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_RD_CTX_ID_SET     0x000003f0
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_RD_CTX_ID_CLR     0xfffffc0f
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_RD_CTX_ID_MSB     9
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_RD_CTX_ID_LSB     4
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_RD_CTX_ID_RESET   0x0

   #define VC4VCODEC0_CABAC_CMD_COPY_W3_CMD_BITS          3:0
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_CMD_SET           0x0000000f
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_CMD_CLR           0xfffffff0
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_CMD_MSB           3
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_CMD_LSB           0
   #define VC4VCODEC0_CABAC_CMD_COPY_W3_CMD_RESET         0x0

/***************************************************************************
 *CABAC_RDCONTEXT_W0 - CABAC_RDCONTEXT_W0
 ***************************************************************************/
#define VC4VCODEC0_CABAC_RDCONTEXT_W0                     HW_REGISTER_RW( 0x7f002030 )
   #define VC4VCODEC0_CABAC_RDCONTEXT_W0_MASK             0xffffffff
   #define VC4VCODEC0_CABAC_RDCONTEXT_W0_WIDTH            32
   #define VC4VCODEC0_CABAC_RDCONTEXT_W0_RESET            0x00000000
   #define VC4VCODEC0_CABAC_RDCONTEXT_W0_BASE_ADDR_BITS   31:0
   #define VC4VCODEC0_CABAC_RDCONTEXT_W0_BASE_ADDR_SET    0xffffffff
   #define VC4VCODEC0_CABAC_RDCONTEXT_W0_BASE_ADDR_CLR    0x00000000
   #define VC4VCODEC0_CABAC_RDCONTEXT_W0_BASE_ADDR_MSB    31
   #define VC4VCODEC0_CABAC_RDCONTEXT_W0_BASE_ADDR_LSB    0
   #define VC4VCODEC0_CABAC_RDCONTEXT_W0_BASE_ADDR_RESET  0x0

/***************************************************************************
 *CABAC_RDCONTEXT_W1 - CABAC_RDCONTEXT_W1
 ***************************************************************************/
#define VC4VCODEC0_CABAC_RDCONTEXT_W1                     HW_REGISTER_RW( 0x7f002034 )
   #define VC4VCODEC0_CABAC_RDCONTEXT_W1_MASK             0xffffffff
   #define VC4VCODEC0_CABAC_RDCONTEXT_W1_WIDTH            32
   #define VC4VCODEC0_CABAC_RDCONTEXT_W1_RESET            0x00000000
   #define VC4VCODEC0_CABAC_RDCONTEXT_W1_END_ADDR_BITS    31:0
   #define VC4VCODEC0_CABAC_RDCONTEXT_W1_END_ADDR_SET     0xffffffff
   #define VC4VCODEC0_CABAC_RDCONTEXT_W1_END_ADDR_CLR     0x00000000
   #define VC4VCODEC0_CABAC_RDCONTEXT_W1_END_ADDR_MSB     31
   #define VC4VCODEC0_CABAC_RDCONTEXT_W1_END_ADDR_LSB     0
   #define VC4VCODEC0_CABAC_RDCONTEXT_W1_END_ADDR_RESET   0x0

/***************************************************************************
 *CABAC_RDCONTEXT_W2 - CABAC_RDCONTEXT_W2
 ***************************************************************************/
#define VC4VCODEC0_CABAC_RDCONTEXT_W2                     HW_REGISTER_RW( 0x7f002038 )
   #define VC4VCODEC0_CABAC_RDCONTEXT_W2_MASK             0xffffffff
   #define VC4VCODEC0_CABAC_RDCONTEXT_W2_WIDTH            32
   #define VC4VCODEC0_CABAC_RDCONTEXT_W2_RESET            0x00000000
   #define VC4VCODEC0_CABAC_RDCONTEXT_W2_MARK_ADDR_BITS   31:0
   #define VC4VCODEC0_CABAC_RDCONTEXT_W2_MARK_ADDR_SET    0xffffffff
   #define VC4VCODEC0_CABAC_RDCONTEXT_W2_MARK_ADDR_CLR    0x00000000
   #define VC4VCODEC0_CABAC_RDCONTEXT_W2_MARK_ADDR_MSB    31
   #define VC4VCODEC0_CABAC_RDCONTEXT_W2_MARK_ADDR_LSB    0
   #define VC4VCODEC0_CABAC_RDCONTEXT_W2_MARK_ADDR_RESET  0x0

/***************************************************************************
 *CABAC_WRCONTEXT_W0 - CABAC_WRCONTEXT_W0
 ***************************************************************************/
#define VC4VCODEC0_CABAC_WRCONTEXT_W0                     HW_REGISTER_RW( 0x7f002040 )
   #define VC4VCODEC0_CABAC_WRCONTEXT_W0_MASK             0xffffffff
   #define VC4VCODEC0_CABAC_WRCONTEXT_W0_WIDTH            32
   #define VC4VCODEC0_CABAC_WRCONTEXT_W0_RESET            0x00000000
   #define VC4VCODEC0_CABAC_WRCONTEXT_W0_BASE_ADDR_BITS   31:0
   #define VC4VCODEC0_CABAC_WRCONTEXT_W0_BASE_ADDR_SET    0xffffffff
   #define VC4VCODEC0_CABAC_WRCONTEXT_W0_BASE_ADDR_CLR    0x00000000
   #define VC4VCODEC0_CABAC_WRCONTEXT_W0_BASE_ADDR_MSB    31
   #define VC4VCODEC0_CABAC_WRCONTEXT_W0_BASE_ADDR_LSB    0
   #define VC4VCODEC0_CABAC_WRCONTEXT_W0_BASE_ADDR_RESET  0x0

/***************************************************************************
 *CABAC_WRCONTEXT_W1 - CABAC_WRCONTEXT_W1
 ***************************************************************************/
#define VC4VCODEC0_CABAC_WRCONTEXT_W1                     HW_REGISTER_RW( 0x7f002044 )
   #define VC4VCODEC0_CABAC_WRCONTEXT_W1_MASK             0xffffffff
   #define VC4VCODEC0_CABAC_WRCONTEXT_W1_WIDTH            32
   #define VC4VCODEC0_CABAC_WRCONTEXT_W1_RESET            0x00000000
   #define VC4VCODEC0_CABAC_WRCONTEXT_W1_END_ADDR_BITS    31:0
   #define VC4VCODEC0_CABAC_WRCONTEXT_W1_END_ADDR_SET     0xffffffff
   #define VC4VCODEC0_CABAC_WRCONTEXT_W1_END_ADDR_CLR     0x00000000
   #define VC4VCODEC0_CABAC_WRCONTEXT_W1_END_ADDR_MSB     31
   #define VC4VCODEC0_CABAC_WRCONTEXT_W1_END_ADDR_LSB     0
   #define VC4VCODEC0_CABAC_WRCONTEXT_W1_END_ADDR_RESET   0x0

/***************************************************************************
 *CABAC_WRCONTEXT_W2 - CABAC_WRCONTEXT_W2
 ***************************************************************************/
#define VC4VCODEC0_CABAC_WRCONTEXT_W2                     HW_REGISTER_RW( 0x7f002048 )
   #define VC4VCODEC0_CABAC_WRCONTEXT_W2_MASK             0xffffffff
   #define VC4VCODEC0_CABAC_WRCONTEXT_W2_WIDTH            32
   #define VC4VCODEC0_CABAC_WRCONTEXT_W2_RESET            0x00000000
   #define VC4VCODEC0_CABAC_WRCONTEXT_W2_NEW_FMT_BITS     31:31
   #define VC4VCODEC0_CABAC_WRCONTEXT_W2_NEW_FMT_SET      0x80000000
   #define VC4VCODEC0_CABAC_WRCONTEXT_W2_NEW_FMT_CLR      0x7fffffff
   #define VC4VCODEC0_CABAC_WRCONTEXT_W2_NEW_FMT_MSB      31
   #define VC4VCODEC0_CABAC_WRCONTEXT_W2_NEW_FMT_LSB      31
   #define VC4VCODEC0_CABAC_WRCONTEXT_W2_NEW_FMT_RESET    0x0

   #define VC4VCODEC0_CABAC_WRCONTEXT_W2_MARK_ADDR_BITS   30:0
   #define VC4VCODEC0_CABAC_WRCONTEXT_W2_MARK_ADDR_SET    0x7fffffff
   #define VC4VCODEC0_CABAC_WRCONTEXT_W2_MARK_ADDR_CLR    0x80000000
   #define VC4VCODEC0_CABAC_WRCONTEXT_W2_MARK_ADDR_MSB    30
   #define VC4VCODEC0_CABAC_WRCONTEXT_W2_MARK_ADDR_LSB    0
   #define VC4VCODEC0_CABAC_WRCONTEXT_W2_MARK_ADDR_RESET  0x0

/***************************************************************************
 *CABAC_WRCONTEXT_W3 - CABAC_WRCONTEXT_W3
 ***************************************************************************/
#define VC4VCODEC0_CABAC_WRCONTEXT_W3                     HW_REGISTER_RW( 0x7f00204c )
   #define VC4VCODEC0_CABAC_WRCONTEXT_W3_MASK             0xffffffff
   #define VC4VCODEC0_CABAC_WRCONTEXT_W3_WIDTH            32
   #define VC4VCODEC0_CABAC_WRCONTEXT_W3_RESET            0x00000000
   #define VC4VCODEC0_CABAC_WRCONTEXT_W3_RSV2_BITS        31:2
   #define VC4VCODEC0_CABAC_WRCONTEXT_W3_RSV2_SET         0xfffffffc
   #define VC4VCODEC0_CABAC_WRCONTEXT_W3_RSV2_CLR         0x00000003
   #define VC4VCODEC0_CABAC_WRCONTEXT_W3_RSV2_MSB         31
   #define VC4VCODEC0_CABAC_WRCONTEXT_W3_RSV2_LSB         2
   #define VC4VCODEC0_CABAC_WRCONTEXT_W3_RSV2_RESET       0x0

   #define VC4VCODEC0_CABAC_WRCONTEXT_W3_SMB_BITS         1:1
   #define VC4VCODEC0_CABAC_WRCONTEXT_W3_SMB_SET          0x00000002
   #define VC4VCODEC0_CABAC_WRCONTEXT_W3_SMB_CLR          0xfffffffd
   #define VC4VCODEC0_CABAC_WRCONTEXT_W3_SMB_MSB          1
   #define VC4VCODEC0_CABAC_WRCONTEXT_W3_SMB_LSB          1
   #define VC4VCODEC0_CABAC_WRCONTEXT_W3_SMB_RESET        0x0

   #define VC4VCODEC0_CABAC_WRCONTEXT_W3_SMA_BITS         0:0
   #define VC4VCODEC0_CABAC_WRCONTEXT_W3_SMA_SET          0x00000001
   #define VC4VCODEC0_CABAC_WRCONTEXT_W3_SMA_CLR          0xfffffffe
   #define VC4VCODEC0_CABAC_WRCONTEXT_W3_SMA_MSB          0
   #define VC4VCODEC0_CABAC_WRCONTEXT_W3_SMA_LSB          0
   #define VC4VCODEC0_CABAC_WRCONTEXT_W3_SMA_RESET        0x0

/***************************************************************************
 *CABAC_WRCONTEXT_W4 - CABAC_WRCONTEXT_W4
 ***************************************************************************/
#define VC4VCODEC0_CABAC_WRCONTEXT_W4                     HW_REGISTER_RW( 0x7f002050 )
   #define VC4VCODEC0_CABAC_WRCONTEXT_W4_MASK             0xffffffff
   #define VC4VCODEC0_CABAC_WRCONTEXT_W4_WIDTH            32
   #define VC4VCODEC0_CABAC_WRCONTEXT_W4_RESET            0x00000000
   #define VC4VCODEC0_CABAC_WRCONTEXT_W4_RSV6_BITS        31:6
   #define VC4VCODEC0_CABAC_WRCONTEXT_W4_RSV6_SET         0xffffffc0
   #define VC4VCODEC0_CABAC_WRCONTEXT_W4_RSV6_CLR         0x0000003f
   #define VC4VCODEC0_CABAC_WRCONTEXT_W4_RSV6_MSB         31
   #define VC4VCODEC0_CABAC_WRCONTEXT_W4_RSV6_LSB         6
   #define VC4VCODEC0_CABAC_WRCONTEXT_W4_RSV6_RESET       0x0

   #define VC4VCODEC0_CABAC_WRCONTEXT_W4_WR_PTR_BITS      5:0
   #define VC4VCODEC0_CABAC_WRCONTEXT_W4_WR_PTR_SET       0x0000003f
   #define VC4VCODEC0_CABAC_WRCONTEXT_W4_WR_PTR_CLR       0xffffffc0
   #define VC4VCODEC0_CABAC_WRCONTEXT_W4_WR_PTR_MSB       5
   #define VC4VCODEC0_CABAC_WRCONTEXT_W4_WR_PTR_LSB       0
   #define VC4VCODEC0_CABAC_WRCONTEXT_W4_WR_PTR_RESET     0x0

/***************************************************************************
 *CABAC_WRCONTEXT_W5 - CABAC_WRCONTEXT_W5
 ***************************************************************************/
#define VC4VCODEC0_CABAC_WRCONTEXT_W5                     HW_REGISTER_RW( 0x7f002054 )
   #define VC4VCODEC0_CABAC_WRCONTEXT_W5_MASK             0xffffffff
   #define VC4VCODEC0_CABAC_WRCONTEXT_W5_WIDTH            32
   #define VC4VCODEC0_CABAC_WRCONTEXT_W5_RESET            0x00000000
   #define VC4VCODEC0_CABAC_WRCONTEXT_W5_RSV6_BITS        31:6
   #define VC4VCODEC0_CABAC_WRCONTEXT_W5_RSV6_SET         0xffffffc0
   #define VC4VCODEC0_CABAC_WRCONTEXT_W5_RSV6_CLR         0x0000003f
   #define VC4VCODEC0_CABAC_WRCONTEXT_W5_RSV6_MSB         31
   #define VC4VCODEC0_CABAC_WRCONTEXT_W5_RSV6_LSB         6
   #define VC4VCODEC0_CABAC_WRCONTEXT_W5_RSV6_RESET       0x0

   #define VC4VCODEC0_CABAC_WRCONTEXT_W5_RD_PTR_BITS      5:0
   #define VC4VCODEC0_CABAC_WRCONTEXT_W5_RD_PTR_SET       0x0000003f
   #define VC4VCODEC0_CABAC_WRCONTEXT_W5_RD_PTR_CLR       0xffffffc0
   #define VC4VCODEC0_CABAC_WRCONTEXT_W5_RD_PTR_MSB       5
   #define VC4VCODEC0_CABAC_WRCONTEXT_W5_RD_PTR_LSB       0
   #define VC4VCODEC0_CABAC_WRCONTEXT_W5_RD_PTR_RESET     0x0

/***************************************************************************
 *CABAC_WRCONTEXT_WX - CABAC_WRCONTEXT_WX
 ***************************************************************************/
#define VC4VCODEC0_CABAC_WRCONTEXT_WX                     HW_REGISTER_RW( 0x7f002058 )
   #define VC4VCODEC0_CABAC_WRCONTEXT_WX_MASK             0xffffffff
   #define VC4VCODEC0_CABAC_WRCONTEXT_WX_WIDTH            32
   #define VC4VCODEC0_CABAC_WRCONTEXT_WX_RESET            0x00000000
   #define VC4VCODEC0_CABAC_WRCONTEXT_WX_ERR_BITS         31:31
   #define VC4VCODEC0_CABAC_WRCONTEXT_WX_ERR_SET          0x80000000
   #define VC4VCODEC0_CABAC_WRCONTEXT_WX_ERR_CLR          0x7fffffff
   #define VC4VCODEC0_CABAC_WRCONTEXT_WX_ERR_MSB          31
   #define VC4VCODEC0_CABAC_WRCONTEXT_WX_ERR_LSB          31
   #define VC4VCODEC0_CABAC_WRCONTEXT_WX_ERR_RESET        0x0

   #define VC4VCODEC0_CABAC_WRCONTEXT_WX_DONE_BITS        30:30
   #define VC4VCODEC0_CABAC_WRCONTEXT_WX_DONE_SET         0x40000000
   #define VC4VCODEC0_CABAC_WRCONTEXT_WX_DONE_CLR         0xbfffffff
   #define VC4VCODEC0_CABAC_WRCONTEXT_WX_DONE_MSB         30
   #define VC4VCODEC0_CABAC_WRCONTEXT_WX_DONE_LSB         30
   #define VC4VCODEC0_CABAC_WRCONTEXT_WX_DONE_RESET       0x0

   #define VC4VCODEC0_CABAC_WRCONTEXT_WX_SLICE_START_BITS 29:0
   #define VC4VCODEC0_CABAC_WRCONTEXT_WX_SLICE_START_SET  0x3fffffff
   #define VC4VCODEC0_CABAC_WRCONTEXT_WX_SLICE_START_CLR  0xc0000000
   #define VC4VCODEC0_CABAC_WRCONTEXT_WX_SLICE_START_MSB  29
   #define VC4VCODEC0_CABAC_WRCONTEXT_WX_SLICE_START_LSB  0
   #define VC4VCODEC0_CABAC_WRCONTEXT_WX_SLICE_START_RESET 0x0

/***************************************************************************
 *CABAC_CHANNEL_WR_POSITION_0 - REG_CABAC_CHANNEL_WR_POSITION_0
 ***************************************************************************/
#define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_0            HW_REGISTER_RW( 0x7f002400 )
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_0_MASK    0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_0_WIDTH   32
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_0_RESET   0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_0_ADDR_BITS 31:0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_0_ADDR_SET 0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_0_ADDR_CLR 0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_0_ADDR_MSB 31
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_0_ADDR_LSB 0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_0_ADDR_RESET 0x0

/***************************************************************************
 *CABAC_CHANNEL_WR_POSITION_1 - REG_CABAC_CHANNEL_WR_POSITION_1
 ***************************************************************************/
#define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_1            HW_REGISTER_RW( 0x7f002404 )
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_1_MASK    0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_1_WIDTH   32
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_1_RESET   0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_1_ADDR_BITS 31:0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_1_ADDR_SET 0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_1_ADDR_CLR 0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_1_ADDR_MSB 31
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_1_ADDR_LSB 0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_1_ADDR_RESET 0x0

/***************************************************************************
 *CABAC_CHANNEL_WR_POSITION_2 - REG_CABAC_CHANNEL_WR_POSITION_2
 ***************************************************************************/
#define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_2            HW_REGISTER_RW( 0x7f002408 )
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_2_MASK    0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_2_WIDTH   32
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_2_RESET   0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_2_ADDR_BITS 31:0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_2_ADDR_SET 0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_2_ADDR_CLR 0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_2_ADDR_MSB 31
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_2_ADDR_LSB 0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_2_ADDR_RESET 0x0

/***************************************************************************
 *CABAC_CHANNEL_WR_POSITION_3 - REG_CABAC_CHANNEL_WR_POSITION_3
 ***************************************************************************/
#define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_3            HW_REGISTER_RW( 0x7f00240c )
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_3_MASK    0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_3_WIDTH   32
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_3_RESET   0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_3_ADDR_BITS 31:0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_3_ADDR_SET 0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_3_ADDR_CLR 0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_3_ADDR_MSB 31
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_3_ADDR_LSB 0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_3_ADDR_RESET 0x0

/***************************************************************************
 *CABAC_CHANNEL_WR_POSITION_4 - REG_CABAC_CHANNEL_WR_POSITION_4
 ***************************************************************************/
#define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_4            HW_REGISTER_RW( 0x7f002410 )
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_4_MASK    0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_4_WIDTH   32
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_4_RESET   0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_4_ADDR_BITS 31:0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_4_ADDR_SET 0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_4_ADDR_CLR 0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_4_ADDR_MSB 31
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_4_ADDR_LSB 0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_4_ADDR_RESET 0x0

/***************************************************************************
 *CABAC_CHANNEL_WR_POSITION_5 - REG_CABAC_CHANNEL_WR_POSITION_5
 ***************************************************************************/
#define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_5            HW_REGISTER_RW( 0x7f002414 )
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_5_MASK    0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_5_WIDTH   32
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_5_RESET   0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_5_ADDR_BITS 31:0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_5_ADDR_SET 0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_5_ADDR_CLR 0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_5_ADDR_MSB 31
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_5_ADDR_LSB 0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_5_ADDR_RESET 0x0

/***************************************************************************
 *CABAC_CHANNEL_WR_POSITION_6 - REG_CABAC_CHANNEL_WR_POSITION_6
 ***************************************************************************/
#define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_6            HW_REGISTER_RW( 0x7f002418 )
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_6_MASK    0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_6_WIDTH   32
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_6_RESET   0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_6_ADDR_BITS 31:0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_6_ADDR_SET 0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_6_ADDR_CLR 0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_6_ADDR_MSB 31
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_6_ADDR_LSB 0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_6_ADDR_RESET 0x0

/***************************************************************************
 *CABAC_CHANNEL_WR_POSITION_7 - REG_CABAC_CHANNEL_WR_POSITION_7
 ***************************************************************************/
#define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_7            HW_REGISTER_RW( 0x7f00241c )
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_7_MASK    0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_7_WIDTH   32
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_7_RESET   0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_7_ADDR_BITS 31:0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_7_ADDR_SET 0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_7_ADDR_CLR 0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_7_ADDR_MSB 31
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_7_ADDR_LSB 0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_7_ADDR_RESET 0x0

/***************************************************************************
 *CABAC_CHANNEL_WR_POSITION_8 - REG_CABAC_CHANNEL_WR_POSITION_8
 ***************************************************************************/
#define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_8            HW_REGISTER_RW( 0x7f002420 )
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_8_MASK    0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_8_WIDTH   32
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_8_RESET   0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_8_ADDR_BITS 31:0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_8_ADDR_SET 0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_8_ADDR_CLR 0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_8_ADDR_MSB 31
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_8_ADDR_LSB 0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_8_ADDR_RESET 0x0

/***************************************************************************
 *CABAC_CHANNEL_WR_POSITION_9 - REG_CABAC_CHANNEL_WR_POSITION_9
 ***************************************************************************/
#define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_9            HW_REGISTER_RW( 0x7f002424 )
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_9_MASK    0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_9_WIDTH   32
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_9_RESET   0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_9_ADDR_BITS 31:0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_9_ADDR_SET 0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_9_ADDR_CLR 0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_9_ADDR_MSB 31
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_9_ADDR_LSB 0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_9_ADDR_RESET 0x0

/***************************************************************************
 *CABAC_CHANNEL_WR_POSITION_10 - REG_CABAC_CHANNEL_WR_POSITION_10
 ***************************************************************************/
#define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_10           HW_REGISTER_RW( 0x7f002428 )
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_10_MASK   0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_10_WIDTH  32
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_10_RESET  0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_10_ADDR_BITS 31:0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_10_ADDR_SET 0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_10_ADDR_CLR 0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_10_ADDR_MSB 31
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_10_ADDR_LSB 0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_10_ADDR_RESET 0x0

/***************************************************************************
 *CABAC_CHANNEL_WR_POSITION_11 - REG_CABAC_CHANNEL_WR_POSITION_11
 ***************************************************************************/
#define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_11           HW_REGISTER_RW( 0x7f00242c )
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_11_MASK   0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_11_WIDTH  32
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_11_RESET  0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_11_ADDR_BITS 31:0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_11_ADDR_SET 0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_11_ADDR_CLR 0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_11_ADDR_MSB 31
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_11_ADDR_LSB 0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_11_ADDR_RESET 0x0

/***************************************************************************
 *CABAC_CHANNEL_WR_POSITION_12 - REG_CABAC_CHANNEL_WR_POSITION_12
 ***************************************************************************/
#define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_12           HW_REGISTER_RW( 0x7f002430 )
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_12_MASK   0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_12_WIDTH  32
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_12_RESET  0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_12_ADDR_BITS 31:0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_12_ADDR_SET 0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_12_ADDR_CLR 0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_12_ADDR_MSB 31
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_12_ADDR_LSB 0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_12_ADDR_RESET 0x0

/***************************************************************************
 *CABAC_CHANNEL_WR_POSITION_13 - REG_CABAC_CHANNEL_WR_POSITION_13
 ***************************************************************************/
#define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_13           HW_REGISTER_RW( 0x7f002434 )
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_13_MASK   0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_13_WIDTH  32
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_13_RESET  0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_13_ADDR_BITS 31:0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_13_ADDR_SET 0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_13_ADDR_CLR 0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_13_ADDR_MSB 31
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_13_ADDR_LSB 0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_13_ADDR_RESET 0x0

/***************************************************************************
 *CABAC_CHANNEL_WR_POSITION_14 - REG_CABAC_CHANNEL_WR_POSITION_14
 ***************************************************************************/
#define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_14           HW_REGISTER_RW( 0x7f002438 )
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_14_MASK   0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_14_WIDTH  32
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_14_RESET  0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_14_ADDR_BITS 31:0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_14_ADDR_SET 0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_14_ADDR_CLR 0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_14_ADDR_MSB 31
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_14_ADDR_LSB 0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_14_ADDR_RESET 0x0

/***************************************************************************
 *CABAC_CHANNEL_WR_POSITION_15 - REG_CABAC_CHANNEL_WR_POSITION_15
 ***************************************************************************/
#define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_15           HW_REGISTER_RW( 0x7f00243c )
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_15_MASK   0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_15_WIDTH  32
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_15_RESET  0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_15_ADDR_BITS 31:0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_15_ADDR_SET 0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_15_ADDR_CLR 0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_15_ADDR_MSB 31
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_15_ADDR_LSB 0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_15_ADDR_RESET 0x0

/***************************************************************************
 *CABAC_CHANNEL_WR_POSITION_16 - REG_CABAC_CHANNEL_WR_POSITION_16
 ***************************************************************************/
#define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_16           HW_REGISTER_RW( 0x7f002440 )
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_16_MASK   0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_16_WIDTH  32
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_16_RESET  0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_16_ADDR_BITS 31:0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_16_ADDR_SET 0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_16_ADDR_CLR 0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_16_ADDR_MSB 31
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_16_ADDR_LSB 0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_16_ADDR_RESET 0x0

/***************************************************************************
 *CABAC_CHANNEL_WR_POSITION_17 - REG_CABAC_CHANNEL_WR_POSITION_17
 ***************************************************************************/
#define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_17           HW_REGISTER_RW( 0x7f002444 )
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_17_MASK   0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_17_WIDTH  32
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_17_RESET  0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_17_ADDR_BITS 31:0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_17_ADDR_SET 0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_17_ADDR_CLR 0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_17_ADDR_MSB 31
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_17_ADDR_LSB 0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_17_ADDR_RESET 0x0

/***************************************************************************
 *CABAC_CHANNEL_WR_POSITION_18 - REG_CABAC_CHANNEL_WR_POSITION_18
 ***************************************************************************/
#define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_18           HW_REGISTER_RW( 0x7f002448 )
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_18_MASK   0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_18_WIDTH  32
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_18_RESET  0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_18_ADDR_BITS 31:0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_18_ADDR_SET 0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_18_ADDR_CLR 0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_18_ADDR_MSB 31
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_18_ADDR_LSB 0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_18_ADDR_RESET 0x0

/***************************************************************************
 *CABAC_CHANNEL_WR_POSITION_19 - REG_CABAC_CHANNEL_WR_POSITION_19
 ***************************************************************************/
#define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_19           HW_REGISTER_RW( 0x7f00244c )
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_19_MASK   0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_19_WIDTH  32
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_19_RESET  0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_19_ADDR_BITS 31:0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_19_ADDR_SET 0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_19_ADDR_CLR 0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_19_ADDR_MSB 31
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_19_ADDR_LSB 0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_19_ADDR_RESET 0x0

/***************************************************************************
 *CABAC_CHANNEL_WR_POSITION_20 - REG_CABAC_CHANNEL_WR_POSITION_20
 ***************************************************************************/
#define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_20           HW_REGISTER_RW( 0x7f002450 )
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_20_MASK   0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_20_WIDTH  32
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_20_RESET  0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_20_ADDR_BITS 31:0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_20_ADDR_SET 0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_20_ADDR_CLR 0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_20_ADDR_MSB 31
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_20_ADDR_LSB 0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_20_ADDR_RESET 0x0

/***************************************************************************
 *CABAC_CHANNEL_WR_POSITION_21 - REG_CABAC_CHANNEL_WR_POSITION_21
 ***************************************************************************/
#define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_21           HW_REGISTER_RW( 0x7f002454 )
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_21_MASK   0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_21_WIDTH  32
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_21_RESET  0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_21_ADDR_BITS 31:0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_21_ADDR_SET 0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_21_ADDR_CLR 0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_21_ADDR_MSB 31
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_21_ADDR_LSB 0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_21_ADDR_RESET 0x0

/***************************************************************************
 *CABAC_CHANNEL_WR_POSITION_22 - REG_CABAC_CHANNEL_WR_POSITION_22
 ***************************************************************************/
#define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_22           HW_REGISTER_RW( 0x7f002458 )
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_22_MASK   0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_22_WIDTH  32
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_22_RESET  0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_22_ADDR_BITS 31:0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_22_ADDR_SET 0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_22_ADDR_CLR 0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_22_ADDR_MSB 31
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_22_ADDR_LSB 0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_22_ADDR_RESET 0x0

/***************************************************************************
 *CABAC_CHANNEL_WR_POSITION_23 - REG_CABAC_CHANNEL_WR_POSITION_23
 ***************************************************************************/
#define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_23           HW_REGISTER_RW( 0x7f00245c )
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_23_MASK   0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_23_WIDTH  32
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_23_RESET  0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_23_ADDR_BITS 31:0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_23_ADDR_SET 0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_23_ADDR_CLR 0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_23_ADDR_MSB 31
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_23_ADDR_LSB 0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_23_ADDR_RESET 0x0

/***************************************************************************
 *CABAC_CHANNEL_WR_POSITION_24 - REG_CABAC_CHANNEL_WR_POSITION_24
 ***************************************************************************/
#define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_24           HW_REGISTER_RW( 0x7f002460 )
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_24_MASK   0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_24_WIDTH  32
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_24_RESET  0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_24_ADDR_BITS 31:0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_24_ADDR_SET 0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_24_ADDR_CLR 0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_24_ADDR_MSB 31
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_24_ADDR_LSB 0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_24_ADDR_RESET 0x0

/***************************************************************************
 *CABAC_CHANNEL_WR_POSITION_25 - REG_CABAC_CHANNEL_WR_POSITION_25
 ***************************************************************************/
#define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_25           HW_REGISTER_RW( 0x7f002464 )
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_25_MASK   0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_25_WIDTH  32
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_25_RESET  0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_25_ADDR_BITS 31:0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_25_ADDR_SET 0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_25_ADDR_CLR 0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_25_ADDR_MSB 31
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_25_ADDR_LSB 0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_25_ADDR_RESET 0x0

/***************************************************************************
 *CABAC_CHANNEL_WR_POSITION_26 - REG_CABAC_CHANNEL_WR_POSITION_26
 ***************************************************************************/
#define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_26           HW_REGISTER_RW( 0x7f002468 )
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_26_MASK   0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_26_WIDTH  32
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_26_RESET  0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_26_ADDR_BITS 31:0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_26_ADDR_SET 0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_26_ADDR_CLR 0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_26_ADDR_MSB 31
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_26_ADDR_LSB 0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_26_ADDR_RESET 0x0

/***************************************************************************
 *CABAC_CHANNEL_WR_POSITION_27 - REG_CABAC_CHANNEL_WR_POSITION_27
 ***************************************************************************/
#define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_27           HW_REGISTER_RW( 0x7f00246c )
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_27_MASK   0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_27_WIDTH  32
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_27_RESET  0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_27_ADDR_BITS 31:0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_27_ADDR_SET 0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_27_ADDR_CLR 0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_27_ADDR_MSB 31
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_27_ADDR_LSB 0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_27_ADDR_RESET 0x0

/***************************************************************************
 *CABAC_CHANNEL_WR_POSITION_28 - REG_CABAC_CHANNEL_WR_POSITION_28
 ***************************************************************************/
#define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_28           HW_REGISTER_RW( 0x7f002470 )
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_28_MASK   0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_28_WIDTH  32
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_28_RESET  0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_28_ADDR_BITS 31:0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_28_ADDR_SET 0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_28_ADDR_CLR 0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_28_ADDR_MSB 31
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_28_ADDR_LSB 0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_28_ADDR_RESET 0x0

/***************************************************************************
 *CABAC_CHANNEL_WR_POSITION_29 - REG_CABAC_CHANNEL_WR_POSITION_29
 ***************************************************************************/
#define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_29           HW_REGISTER_RW( 0x7f002474 )
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_29_MASK   0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_29_WIDTH  32
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_29_RESET  0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_29_ADDR_BITS 31:0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_29_ADDR_SET 0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_29_ADDR_CLR 0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_29_ADDR_MSB 31
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_29_ADDR_LSB 0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_29_ADDR_RESET 0x0

/***************************************************************************
 *CABAC_CHANNEL_WR_POSITION_30 - REG_CABAC_CHANNEL_WR_POSITION_30
 ***************************************************************************/
#define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_30           HW_REGISTER_RW( 0x7f002478 )
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_30_MASK   0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_30_WIDTH  32
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_30_RESET  0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_30_ADDR_BITS 31:0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_30_ADDR_SET 0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_30_ADDR_CLR 0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_30_ADDR_MSB 31
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_30_ADDR_LSB 0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_30_ADDR_RESET 0x0

/***************************************************************************
 *CABAC_CHANNEL_WR_POSITION_31 - REG_CABAC_CHANNEL_WR_POSITION_31
 ***************************************************************************/
#define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_31           HW_REGISTER_RW( 0x7f00247c )
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_31_MASK   0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_31_WIDTH  32
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_31_RESET  0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_31_ADDR_BITS 31:0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_31_ADDR_SET 0xffffffff
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_31_ADDR_CLR 0x00000000
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_31_ADDR_MSB 31
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_31_ADDR_LSB 0
   #define VC4VCODEC0_CABAC_CHANNEL_WR_POSITION_31_ADDR_RESET 0x0

/***************************************************************************
 *CABAC_RDCONTEXT_ID - Current read context ID
 ***************************************************************************/
#define VC4VCODEC0_CABAC_RDCONTEXT_ID                     HW_REGISTER_RW( 0x7f002578 )
   #define VC4VCODEC0_CABAC_RDCONTEXT_ID_MASK             0xffffffff
   #define VC4VCODEC0_CABAC_RDCONTEXT_ID_WIDTH            32
   #define VC4VCODEC0_CABAC_RDCONTEXT_ID_RESET            0x00000000
   #define VC4VCODEC0_CABAC_RDCONTEXT_ID_CTX_RID_BITS     31:0
   #define VC4VCODEC0_CABAC_RDCONTEXT_ID_CTX_RID_SET      0xffffffff
   #define VC4VCODEC0_CABAC_RDCONTEXT_ID_CTX_RID_CLR      0x00000000
   #define VC4VCODEC0_CABAC_RDCONTEXT_ID_CTX_RID_MSB      31
   #define VC4VCODEC0_CABAC_RDCONTEXT_ID_CTX_RID_LSB      0
   #define VC4VCODEC0_CABAC_RDCONTEXT_ID_CTX_RID_RESET    0x0

/***************************************************************************
 *CABAC_RDBUFF_MARKADDR - Read buffer mark address
 ***************************************************************************/
#define VC4VCODEC0_CABAC_RDBUFF_MARKADDR                  HW_REGISTER_RW( 0x7f00257c )
   #define VC4VCODEC0_CABAC_RDBUFF_MARKADDR_MASK          0xffffff80
   #define VC4VCODEC0_CABAC_RDBUFF_MARKADDR_WIDTH         32
   #define VC4VCODEC0_CABAC_RDBUFF_MARKADDR_RESET         0x00000000
   #define VC4VCODEC0_CABAC_RDBUFF_MARKADDR_ADDR_BITS     31:7
   #define VC4VCODEC0_CABAC_RDBUFF_MARKADDR_ADDR_SET      0xffffff80
   #define VC4VCODEC0_CABAC_RDBUFF_MARKADDR_ADDR_CLR      0x0000007f
   #define VC4VCODEC0_CABAC_RDBUFF_MARKADDR_ADDR_MSB      31
   #define VC4VCODEC0_CABAC_RDBUFF_MARKADDR_ADDR_LSB      7
   #define VC4VCODEC0_CABAC_RDBUFF_MARKADDR_ADDR_RESET    0x0

/***************************************************************************
 *CABAC_RDBUFF_ADDR - Read buffer address
 ***************************************************************************/
#define VC4VCODEC0_CABAC_RDBUFF_ADDR                      HW_REGISTER_RW( 0x7f002588 )
   #define VC4VCODEC0_CABAC_RDBUFF_ADDR_MASK              0xffffffff
   #define VC4VCODEC0_CABAC_RDBUFF_ADDR_WIDTH             32
   #define VC4VCODEC0_CABAC_RDBUFF_ADDR_RESET             0x00000000
   #define VC4VCODEC0_CABAC_RDBUFF_ADDR_ADDR_BITS         31:0
   #define VC4VCODEC0_CABAC_RDBUFF_ADDR_ADDR_SET          0xffffffff
   #define VC4VCODEC0_CABAC_RDBUFF_ADDR_ADDR_CLR          0x00000000
   #define VC4VCODEC0_CABAC_RDBUFF_ADDR_ADDR_MSB          31
   #define VC4VCODEC0_CABAC_RDBUFF_ADDR_ADDR_LSB          0
   #define VC4VCODEC0_CABAC_RDBUFF_ADDR_ADDR_RESET        0x0

/***************************************************************************
 *CABAC_RDBUFF_CTL - Read buffer control
 ***************************************************************************/
#define VC4VCODEC0_CABAC_RDBUFF_CTL                       HW_REGISTER_RW( 0x7f00258c )
   #define VC4VCODEC0_CABAC_RDBUFF_CTL_MASK               0x0000001f
   #define VC4VCODEC0_CABAC_RDBUFF_CTL_WIDTH              5
   #define VC4VCODEC0_CABAC_RDBUFF_CTL_RESET              0x00000018
   #define VC4VCODEC0_CABAC_RDBUFF_CTL_DBUFF_AT_MARK_BITS 4:4
   #define VC4VCODEC0_CABAC_RDBUFF_CTL_DBUFF_AT_MARK_SET  0x00000010
   #define VC4VCODEC0_CABAC_RDBUFF_CTL_DBUFF_AT_MARK_CLR  0xffffffef
   #define VC4VCODEC0_CABAC_RDBUFF_CTL_DBUFF_AT_MARK_MSB  4
   #define VC4VCODEC0_CABAC_RDBUFF_CTL_DBUFF_AT_MARK_LSB  4
   #define VC4VCODEC0_CABAC_RDBUFF_CTL_DBUFF_AT_MARK_RESET 0x1

   #define VC4VCODEC0_CABAC_RDBUFF_CTL_DBUFF_NOT_READY_BITS 3:3
   #define VC4VCODEC0_CABAC_RDBUFF_CTL_DBUFF_NOT_READY_SET 0x00000008
   #define VC4VCODEC0_CABAC_RDBUFF_CTL_DBUFF_NOT_READY_CLR 0xfffffff7
   #define VC4VCODEC0_CABAC_RDBUFF_CTL_DBUFF_NOT_READY_MSB 3
   #define VC4VCODEC0_CABAC_RDBUFF_CTL_DBUFF_NOT_READY_LSB 3
   #define VC4VCODEC0_CABAC_RDBUFF_CTL_DBUFF_NOT_READY_RESET 0x1

   #define VC4VCODEC0_CABAC_RDBUFF_CTL_RD_BUFF_WRAP_ENABLE_BITS 2:2
   #define VC4VCODEC0_CABAC_RDBUFF_CTL_RD_BUFF_WRAP_ENABLE_SET 0x00000004
   #define VC4VCODEC0_CABAC_RDBUFF_CTL_RD_BUFF_WRAP_ENABLE_CLR 0xfffffffb
   #define VC4VCODEC0_CABAC_RDBUFF_CTL_RD_BUFF_WRAP_ENABLE_MSB 2
   #define VC4VCODEC0_CABAC_RDBUFF_CTL_RD_BUFF_WRAP_ENABLE_LSB 2
   #define VC4VCODEC0_CABAC_RDBUFF_CTL_RD_BUFF_WRAP_ENABLE_RESET 0x0

   #define VC4VCODEC0_CABAC_RDBUFF_CTL_RD_BUFF_INIT_BITS  1:1
   #define VC4VCODEC0_CABAC_RDBUFF_CTL_RD_BUFF_INIT_SET   0x00000002
   #define VC4VCODEC0_CABAC_RDBUFF_CTL_RD_BUFF_INIT_CLR   0xfffffffd
   #define VC4VCODEC0_CABAC_RDBUFF_CTL_RD_BUFF_INIT_MSB   1
   #define VC4VCODEC0_CABAC_RDBUFF_CTL_RD_BUFF_INIT_LSB   1
   #define VC4VCODEC0_CABAC_RDBUFF_CTL_RD_BUFF_INIT_RESET 0x0

   #define VC4VCODEC0_CABAC_RDBUFF_CTL_RD_BUFF_ENABLE_BITS 0:0
   #define VC4VCODEC0_CABAC_RDBUFF_CTL_RD_BUFF_ENABLE_SET 0x00000001
   #define VC4VCODEC0_CABAC_RDBUFF_CTL_RD_BUFF_ENABLE_CLR 0xfffffffe
   #define VC4VCODEC0_CABAC_RDBUFF_CTL_RD_BUFF_ENABLE_MSB 0
   #define VC4VCODEC0_CABAC_RDBUFF_CTL_RD_BUFF_ENABLE_LSB 0
   #define VC4VCODEC0_CABAC_RDBUFF_CTL_RD_BUFF_ENABLE_RESET 0x0

/***************************************************************************
 *CABAC_RDBUFF_STARTADDR - Read buffer start address
 ***************************************************************************/
#define VC4VCODEC0_CABAC_RDBUFF_STARTADDR                 HW_REGISTER_RW( 0x7f002594 )
   #define VC4VCODEC0_CABAC_RDBUFF_STARTADDR_MASK         0xffffff80
   #define VC4VCODEC0_CABAC_RDBUFF_STARTADDR_WIDTH        32
   #define VC4VCODEC0_CABAC_RDBUFF_STARTADDR_RESET        0x00000000
   #define VC4VCODEC0_CABAC_RDBUFF_STARTADDR_ADDR_BITS    31:7
   #define VC4VCODEC0_CABAC_RDBUFF_STARTADDR_ADDR_SET     0xffffff80
   #define VC4VCODEC0_CABAC_RDBUFF_STARTADDR_ADDR_CLR     0x0000007f
   #define VC4VCODEC0_CABAC_RDBUFF_STARTADDR_ADDR_MSB     31
   #define VC4VCODEC0_CABAC_RDBUFF_STARTADDR_ADDR_LSB     7
   #define VC4VCODEC0_CABAC_RDBUFF_STARTADDR_ADDR_RESET   0x0

/***************************************************************************
 *CABAC_RDBUFF_ENDADDR - Read buffer end address
 ***************************************************************************/
#define VC4VCODEC0_CABAC_RDBUFF_ENDADDR                   HW_REGISTER_RW( 0x7f002598 )
   #define VC4VCODEC0_CABAC_RDBUFF_ENDADDR_MASK           0xffffff80
   #define VC4VCODEC0_CABAC_RDBUFF_ENDADDR_WIDTH          32
   #define VC4VCODEC0_CABAC_RDBUFF_ENDADDR_RESET          0x00000000
   #define VC4VCODEC0_CABAC_RDBUFF_ENDADDR_ADDR_BITS      31:7
   #define VC4VCODEC0_CABAC_RDBUFF_ENDADDR_ADDR_SET       0xffffff80
   #define VC4VCODEC0_CABAC_RDBUFF_ENDADDR_ADDR_CLR       0x0000007f
   #define VC4VCODEC0_CABAC_RDBUFF_ENDADDR_ADDR_MSB       31
   #define VC4VCODEC0_CABAC_RDBUFF_ENDADDR_ADDR_LSB       7
   #define VC4VCODEC0_CABAC_RDBUFF_ENDADDR_ADDR_RESET     0x0

/***************************************************************************
 *CABAC_RDBUFF_STALLCNT - Read buffer stall count
 ***************************************************************************/
#define VC4VCODEC0_CABAC_RDBUFF_STALLCNT                  HW_REGISTER_RO( 0x7f00259c )
   #define VC4VCODEC0_CABAC_RDBUFF_STALLCNT_MASK          0xffffffff
   #define VC4VCODEC0_CABAC_RDBUFF_STALLCNT_WIDTH         32
   #define VC4VCODEC0_CABAC_RDBUFF_STALLCNT_RESET         0x00000000
   #define VC4VCODEC0_CABAC_RDBUFF_STALLCNT_RD_STALL_BITS 31:0
   #define VC4VCODEC0_CABAC_RDBUFF_STALLCNT_RD_STALL_SET  0xffffffff
   #define VC4VCODEC0_CABAC_RDBUFF_STALLCNT_RD_STALL_CLR  0x00000000
   #define VC4VCODEC0_CABAC_RDBUFF_STALLCNT_RD_STALL_MSB  31
   #define VC4VCODEC0_CABAC_RDBUFF_STALLCNT_RD_STALL_LSB  0
   #define VC4VCODEC0_CABAC_RDBUFF_STALLCNT_RD_STALL_RESET 0x0

/***************************************************************************
 *CABAC_WRBUFF_STARTADDR - Write buffer start address
 ***************************************************************************/
#define VC4VCODEC0_CABAC_WRBUFF_STARTADDR                 HW_REGISTER_RW( 0x7f0025a8 )
   #define VC4VCODEC0_CABAC_WRBUFF_STARTADDR_MASK         0xffffff80
   #define VC4VCODEC0_CABAC_WRBUFF_STARTADDR_WIDTH        32
   #define VC4VCODEC0_CABAC_WRBUFF_STARTADDR_RESET        0x00000000
   #define VC4VCODEC0_CABAC_WRBUFF_STARTADDR_ADDR_BITS    31:7
   #define VC4VCODEC0_CABAC_WRBUFF_STARTADDR_ADDR_SET     0xffffff80
   #define VC4VCODEC0_CABAC_WRBUFF_STARTADDR_ADDR_CLR     0x0000007f
   #define VC4VCODEC0_CABAC_WRBUFF_STARTADDR_ADDR_MSB     31
   #define VC4VCODEC0_CABAC_WRBUFF_STARTADDR_ADDR_LSB     7
   #define VC4VCODEC0_CABAC_WRBUFF_STARTADDR_ADDR_RESET   0x0

/***************************************************************************
 *CABAC_WRBUFF_CTL - Write buffer control
 ***************************************************************************/
#define VC4VCODEC0_CABAC_WRBUFF_CTL                       HW_REGISTER_RW( 0x7f0025ac )
   #define VC4VCODEC0_CABAC_WRBUFF_CTL_MASK               0x0000001f
   #define VC4VCODEC0_CABAC_WRBUFF_CTL_WIDTH              5
   #define VC4VCODEC0_CABAC_WRBUFF_CTL_RESET              0x00000018
   #define VC4VCODEC0_CABAC_WRBUFF_CTL_WR_BUFF_AT_MARK_BITS 4:4
   #define VC4VCODEC0_CABAC_WRBUFF_CTL_WR_BUFF_AT_MARK_SET 0x00000010
   #define VC4VCODEC0_CABAC_WRBUFF_CTL_WR_BUFF_AT_MARK_CLR 0xffffffef
   #define VC4VCODEC0_CABAC_WRBUFF_CTL_WR_BUFF_AT_MARK_MSB 4
   #define VC4VCODEC0_CABAC_WRBUFF_CTL_WR_BUFF_AT_MARK_LSB 4
   #define VC4VCODEC0_CABAC_WRBUFF_CTL_WR_BUFF_AT_MARK_RESET 0x1

   #define VC4VCODEC0_CABAC_WRBUFF_CTL_WR_BUFF_NOT_READY_BITS 3:3
   #define VC4VCODEC0_CABAC_WRBUFF_CTL_WR_BUFF_NOT_READY_SET 0x00000008
   #define VC4VCODEC0_CABAC_WRBUFF_CTL_WR_BUFF_NOT_READY_CLR 0xfffffff7
   #define VC4VCODEC0_CABAC_WRBUFF_CTL_WR_BUFF_NOT_READY_MSB 3
   #define VC4VCODEC0_CABAC_WRBUFF_CTL_WR_BUFF_NOT_READY_LSB 3
   #define VC4VCODEC0_CABAC_WRBUFF_CTL_WR_BUFF_NOT_READY_RESET 0x1

   #define VC4VCODEC0_CABAC_WRBUFF_CTL_WR_BUFF_CLOSE_BITS 2:2
   #define VC4VCODEC0_CABAC_WRBUFF_CTL_WR_BUFF_CLOSE_SET  0x00000004
   #define VC4VCODEC0_CABAC_WRBUFF_CTL_WR_BUFF_CLOSE_CLR  0xfffffffb
   #define VC4VCODEC0_CABAC_WRBUFF_CTL_WR_BUFF_CLOSE_MSB  2
   #define VC4VCODEC0_CABAC_WRBUFF_CTL_WR_BUFF_CLOSE_LSB  2
   #define VC4VCODEC0_CABAC_WRBUFF_CTL_WR_BUFF_CLOSE_RESET 0x0

   #define VC4VCODEC0_CABAC_WRBUFF_CTL_WR_BUFF_INIT_BITS  1:1
   #define VC4VCODEC0_CABAC_WRBUFF_CTL_WR_BUFF_INIT_SET   0x00000002
   #define VC4VCODEC0_CABAC_WRBUFF_CTL_WR_BUFF_INIT_CLR   0xfffffffd
   #define VC4VCODEC0_CABAC_WRBUFF_CTL_WR_BUFF_INIT_MSB   1
   #define VC4VCODEC0_CABAC_WRBUFF_CTL_WR_BUFF_INIT_LSB   1
   #define VC4VCODEC0_CABAC_WRBUFF_CTL_WR_BUFF_INIT_RESET 0x0

   #define VC4VCODEC0_CABAC_WRBUFF_CTL_WR_BUFF_ENABLE_BITS 0:0
   #define VC4VCODEC0_CABAC_WRBUFF_CTL_WR_BUFF_ENABLE_SET 0x00000001
   #define VC4VCODEC0_CABAC_WRBUFF_CTL_WR_BUFF_ENABLE_CLR 0xfffffffe
   #define VC4VCODEC0_CABAC_WRBUFF_CTL_WR_BUFF_ENABLE_MSB 0
   #define VC4VCODEC0_CABAC_WRBUFF_CTL_WR_BUFF_ENABLE_LSB 0
   #define VC4VCODEC0_CABAC_WRBUFF_CTL_WR_BUFF_ENABLE_RESET 0x0

/***************************************************************************
 *CABAC_WRBUFF_ENDADDR - Write buffer end address
 ***************************************************************************/
#define VC4VCODEC0_CABAC_WRBUFF_ENDADDR                   HW_REGISTER_RW( 0x7f0025b0 )
   #define VC4VCODEC0_CABAC_WRBUFF_ENDADDR_MASK           0xffffff80
   #define VC4VCODEC0_CABAC_WRBUFF_ENDADDR_WIDTH          32
   #define VC4VCODEC0_CABAC_WRBUFF_ENDADDR_RESET          0x00000000
   #define VC4VCODEC0_CABAC_WRBUFF_ENDADDR_ADDR_BITS      31:7
   #define VC4VCODEC0_CABAC_WRBUFF_ENDADDR_ADDR_SET       0xffffff80
   #define VC4VCODEC0_CABAC_WRBUFF_ENDADDR_ADDR_CLR       0x0000007f
   #define VC4VCODEC0_CABAC_WRBUFF_ENDADDR_ADDR_MSB       31
   #define VC4VCODEC0_CABAC_WRBUFF_ENDADDR_ADDR_LSB       7
   #define VC4VCODEC0_CABAC_WRBUFF_ENDADDR_ADDR_RESET     0x0

/***************************************************************************
 *CABAC_WRBUFF_MARKADDR - Write buffer mark address
 ***************************************************************************/
#define VC4VCODEC0_CABAC_WRBUFF_MARKADDR                  HW_REGISTER_RW( 0x7f0025b4 )
   #define VC4VCODEC0_CABAC_WRBUFF_MARKADDR_MASK          0xffffff80
   #define VC4VCODEC0_CABAC_WRBUFF_MARKADDR_WIDTH         32
   #define VC4VCODEC0_CABAC_WRBUFF_MARKADDR_RESET         0x00000000
   #define VC4VCODEC0_CABAC_WRBUFF_MARKADDR_ADDR_BITS     31:7
   #define VC4VCODEC0_CABAC_WRBUFF_MARKADDR_ADDR_SET      0xffffff80
   #define VC4VCODEC0_CABAC_WRBUFF_MARKADDR_ADDR_CLR      0x0000007f
   #define VC4VCODEC0_CABAC_WRBUFF_MARKADDR_ADDR_MSB      31
   #define VC4VCODEC0_CABAC_WRBUFF_MARKADDR_ADDR_LSB      7
   #define VC4VCODEC0_CABAC_WRBUFF_MARKADDR_ADDR_RESET    0x0

/***************************************************************************
 *CABAC_WRBUFF_STALLCNT - Write buffer stall count
 ***************************************************************************/
#define VC4VCODEC0_CABAC_WRBUFF_STALLCNT                  HW_REGISTER_RO( 0x7f0025b8 )
   #define VC4VCODEC0_CABAC_WRBUFF_STALLCNT_MASK          0xffffffff
   #define VC4VCODEC0_CABAC_WRBUFF_STALLCNT_WIDTH         32
   #define VC4VCODEC0_CABAC_WRBUFF_STALLCNT_RESET         0x00000000
   #define VC4VCODEC0_CABAC_WRBUFF_STALLCNT_WR_STALL_BITS 31:0
   #define VC4VCODEC0_CABAC_WRBUFF_STALLCNT_WR_STALL_SET  0xffffffff
   #define VC4VCODEC0_CABAC_WRBUFF_STALLCNT_WR_STALL_CLR  0x00000000
   #define VC4VCODEC0_CABAC_WRBUFF_STALLCNT_WR_STALL_MSB  31
   #define VC4VCODEC0_CABAC_WRBUFF_STALLCNT_WR_STALL_LSB  0
   #define VC4VCODEC0_CABAC_WRBUFF_STALLCNT_WR_STALL_RESET 0x0

/***************************************************************************
 *CABAC_WRBUFF_ADDR - Write buffer address
 ***************************************************************************/
#define VC4VCODEC0_CABAC_WRBUFF_ADDR                      HW_REGISTER_RW( 0x7f0025bc )
   #define VC4VCODEC0_CABAC_WRBUFF_ADDR_MASK              0xffffffff
   #define VC4VCODEC0_CABAC_WRBUFF_ADDR_WIDTH             32
   #define VC4VCODEC0_CABAC_WRBUFF_ADDR_RESET             0x00000000
   #define VC4VCODEC0_CABAC_WRBUFF_ADDR_IADDR_SADDR_BITS  31:0
   #define VC4VCODEC0_CABAC_WRBUFF_ADDR_IADDR_SADDR_SET   0xffffffff
   #define VC4VCODEC0_CABAC_WRBUFF_ADDR_IADDR_SADDR_CLR   0x00000000
   #define VC4VCODEC0_CABAC_WRBUFF_ADDR_IADDR_SADDR_MSB   31
   #define VC4VCODEC0_CABAC_WRBUFF_ADDR_IADDR_SADDR_LSB   0
   #define VC4VCODEC0_CABAC_WRBUFF_ADDR_IADDR_SADDR_RESET 0x0

/***************************************************************************
 *CABAC_WRCONTEXT_ID - Current write context ID
 ***************************************************************************/
#define VC4VCODEC0_CABAC_WRCONTEXT_ID                     HW_REGISTER_RW( 0x7f0025c0 )
   #define VC4VCODEC0_CABAC_WRCONTEXT_ID_MASK             0xffffffff
   #define VC4VCODEC0_CABAC_WRCONTEXT_ID_WIDTH            32
   #define VC4VCODEC0_CABAC_WRCONTEXT_ID_RESET            0x00000000
   #define VC4VCODEC0_CABAC_WRCONTEXT_ID_CTX_WID_BITS     31:0
   #define VC4VCODEC0_CABAC_WRCONTEXT_ID_CTX_WID_SET      0xffffffff
   #define VC4VCODEC0_CABAC_WRCONTEXT_ID_CTX_WID_CLR      0x00000000
   #define VC4VCODEC0_CABAC_WRCONTEXT_ID_CTX_WID_MSB      31
   #define VC4VCODEC0_CABAC_WRCONTEXT_ID_CTX_WID_LSB      0
   #define VC4VCODEC0_CABAC_WRCONTEXT_ID_CTX_WID_RESET    0x0

/***************************************************************************
 *CABAC_NOTIDLE_CYCLES - Not idle cycles
 ***************************************************************************/
#define VC4VCODEC0_CABAC_NOTIDLE_CYCLES                   HW_REGISTER_RO( 0x7f002620 )
   #define VC4VCODEC0_CABAC_NOTIDLE_CYCLES_MASK           0xffffffff
   #define VC4VCODEC0_CABAC_NOTIDLE_CYCLES_WIDTH          32
   #define VC4VCODEC0_CABAC_NOTIDLE_CYCLES_RESET          0x00000000
   #define VC4VCODEC0_CABAC_NOTIDLE_CYCLES_CYC_CNT_BITS   31:0
   #define VC4VCODEC0_CABAC_NOTIDLE_CYCLES_CYC_CNT_SET    0xffffffff
   #define VC4VCODEC0_CABAC_NOTIDLE_CYCLES_CYC_CNT_CLR    0x00000000
   #define VC4VCODEC0_CABAC_NOTIDLE_CYCLES_CYC_CNT_MSB    31
   #define VC4VCODEC0_CABAC_NOTIDLE_CYCLES_CYC_CNT_LSB    0
   #define VC4VCODEC0_CABAC_NOTIDLE_CYCLES_CYC_CNT_RESET  0x0

/***************************************************************************
 *CABAC_STATE0 - CABAC current state
 ***************************************************************************/
#define VC4VCODEC0_CABAC_STATE0                           HW_REGISTER_RW( 0x7f002630 )
   #define VC4VCODEC0_CABAC_STATE0_MASK                   0xffffffff
   #define VC4VCODEC0_CABAC_STATE0_WIDTH                  32
   #define VC4VCODEC0_CABAC_STATE0_RESET                  0x00000000
   #define VC4VCODEC0_CABAC_STATE0_STATE_BITS             31:0
   #define VC4VCODEC0_CABAC_STATE0_STATE_SET              0xffffffff
   #define VC4VCODEC0_CABAC_STATE0_STATE_CLR              0x00000000
   #define VC4VCODEC0_CABAC_STATE0_STATE_MSB              31
   #define VC4VCODEC0_CABAC_STATE0_STATE_LSB              0
   #define VC4VCODEC0_CABAC_STATE0_STATE_RESET            0x0

/***************************************************************************
 *CABAC_STATE1 - CABAC next state
 ***************************************************************************/
#define VC4VCODEC0_CABAC_STATE1                           HW_REGISTER_RW( 0x7f002634 )
   #define VC4VCODEC0_CABAC_STATE1_MASK                   0xffffffff
   #define VC4VCODEC0_CABAC_STATE1_WIDTH                  32
   #define VC4VCODEC0_CABAC_STATE1_RESET                  0x00000000
   #define VC4VCODEC0_CABAC_STATE1_STATE_BITS             31:0
   #define VC4VCODEC0_CABAC_STATE1_STATE_SET              0xffffffff
   #define VC4VCODEC0_CABAC_STATE1_STATE_CLR              0x00000000
   #define VC4VCODEC0_CABAC_STATE1_STATE_MSB              31
   #define VC4VCODEC0_CABAC_STATE1_STATE_LSB              0
   #define VC4VCODEC0_CABAC_STATE1_STATE_RESET            0x0

/***************************************************************************
 *CABAC_INIT_TBL_CTL - REG_CABAC_INIT_TBL_CTL
 ***************************************************************************/
#define VC4VCODEC0_CABAC_INIT_TBL_CTL                     HW_REGISTER_RW( 0x7f002640 )
   #define VC4VCODEC0_CABAC_INIT_TBL_CTL_MASK             0x00001000
   #define VC4VCODEC0_CABAC_INIT_TBL_CTL_WIDTH            13
   #define VC4VCODEC0_CABAC_INIT_TBL_CTL_RESET            0x00000000
   #define VC4VCODEC0_CABAC_INIT_TBL_CTL_ENABLE_BITS      12:12
   #define VC4VCODEC0_CABAC_INIT_TBL_CTL_ENABLE_SET       0x00001000
   #define VC4VCODEC0_CABAC_INIT_TBL_CTL_ENABLE_CLR       0xffffefff
   #define VC4VCODEC0_CABAC_INIT_TBL_CTL_ENABLE_MSB       12
   #define VC4VCODEC0_CABAC_INIT_TBL_CTL_ENABLE_LSB       12
   #define VC4VCODEC0_CABAC_INIT_TBL_CTL_ENABLE_RESET     0x0

/***************************************************************************
 *CABAC_UPSTRIPE_BASEADDR - Upstripe buffer base address
 ***************************************************************************/
#define VC4VCODEC0_CABAC_UPSTRIPE_BASEADDR                HW_REGISTER_RW( 0x7f002700 )
   #define VC4VCODEC0_CABAC_UPSTRIPE_BASEADDR_MASK        0xffffffff
   #define VC4VCODEC0_CABAC_UPSTRIPE_BASEADDR_WIDTH       32
   #define VC4VCODEC0_CABAC_UPSTRIPE_BASEADDR_RESET       0x00000000
   #define VC4VCODEC0_CABAC_UPSTRIPE_BASEADDR_ADDR_BITS   31:0
   #define VC4VCODEC0_CABAC_UPSTRIPE_BASEADDR_ADDR_SET    0xffffffff
   #define VC4VCODEC0_CABAC_UPSTRIPE_BASEADDR_ADDR_CLR    0x00000000
   #define VC4VCODEC0_CABAC_UPSTRIPE_BASEADDR_ADDR_MSB    31
   #define VC4VCODEC0_CABAC_UPSTRIPE_BASEADDR_ADDR_LSB    0
   #define VC4VCODEC0_CABAC_UPSTRIPE_BASEADDR_ADDR_RESET  0x0

/***************************************************************************
 *CABAC_COMMANDBUFFER_ADDR - Address of CABAC commands
 ***************************************************************************/
#define VC4VCODEC0_CABAC_COMMANDBUFFER_ADDR               HW_REGISTER_RW( 0x7f002710 )
   #define VC4VCODEC0_CABAC_COMMANDBUFFER_ADDR_MASK       0xfffffffc
   #define VC4VCODEC0_CABAC_COMMANDBUFFER_ADDR_WIDTH      32
   #define VC4VCODEC0_CABAC_COMMANDBUFFER_ADDR_RESET      0x00000000
   #define VC4VCODEC0_CABAC_COMMANDBUFFER_ADDR_CMD_ADDR_BITS 31:2
   #define VC4VCODEC0_CABAC_COMMANDBUFFER_ADDR_CMD_ADDR_SET 0xfffffffc
   #define VC4VCODEC0_CABAC_COMMANDBUFFER_ADDR_CMD_ADDR_CLR 0x00000003
   #define VC4VCODEC0_CABAC_COMMANDBUFFER_ADDR_CMD_ADDR_MSB 31
   #define VC4VCODEC0_CABAC_COMMANDBUFFER_ADDR_CMD_ADDR_LSB 2
   #define VC4VCODEC0_CABAC_COMMANDBUFFER_ADDR_CMD_ADDR_RESET 0x0

/***************************************************************************
 *CABAC_COMMANDBUFFER_COUNT - Number of outstanding commands
 ***************************************************************************/
#define VC4VCODEC0_CABAC_COMMANDBUFFER_COUNT              HW_REGISTER_RW( 0x7f002714 )
   #define VC4VCODEC0_CABAC_COMMANDBUFFER_COUNT_MASK      0x000007ff
   #define VC4VCODEC0_CABAC_COMMANDBUFFER_COUNT_WIDTH     11
   #define VC4VCODEC0_CABAC_COMMANDBUFFER_COUNT_RESET     0x00000000
   #define VC4VCODEC0_CABAC_COMMANDBUFFER_COUNT_COUNT_BITS 10:0
   #define VC4VCODEC0_CABAC_COMMANDBUFFER_COUNT_COUNT_SET 0x000007ff
   #define VC4VCODEC0_CABAC_COMMANDBUFFER_COUNT_COUNT_CLR 0xfffff800
   #define VC4VCODEC0_CABAC_COMMANDBUFFER_COUNT_COUNT_MSB 10
   #define VC4VCODEC0_CABAC_COMMANDBUFFER_COUNT_COUNT_LSB 0
   #define VC4VCODEC0_CABAC_COMMANDBUFFER_COUNT_COUNT_RESET 0x0

/***************************************************************************
 *CABAC_COMMANDBUFFER_LOGSIZE - Size of command buffer
 ***************************************************************************/
#define VC4VCODEC0_CABAC_COMMANDBUFFER_LOGSIZE            HW_REGISTER_RW( 0x7f002718 )
   #define VC4VCODEC0_CABAC_COMMANDBUFFER_LOGSIZE_MASK    0xffffffff
   #define VC4VCODEC0_CABAC_COMMANDBUFFER_LOGSIZE_WIDTH   32
   #define VC4VCODEC0_CABAC_COMMANDBUFFER_LOGSIZE_RESET   0x0000000a
   #define VC4VCODEC0_CABAC_COMMANDBUFFER_LOGSIZE_BUF_LOG_SIZE_BITS 31:0
   #define VC4VCODEC0_CABAC_COMMANDBUFFER_LOGSIZE_BUF_LOG_SIZE_SET 0xffffffff
   #define VC4VCODEC0_CABAC_COMMANDBUFFER_LOGSIZE_BUF_LOG_SIZE_CLR 0x00000000
   #define VC4VCODEC0_CABAC_COMMANDBUFFER_LOGSIZE_BUF_LOG_SIZE_MSB 31
   #define VC4VCODEC0_CABAC_COMMANDBUFFER_LOGSIZE_BUF_LOG_SIZE_LSB 0
   #define VC4VCODEC0_CABAC_COMMANDBUFFER_LOGSIZE_BUF_LOG_SIZE_RESET 0xa

/***************************************************************************
 *CABAC_CTL - CABAC Control and status
 ***************************************************************************/
#define VC4VCODEC0_CABAC_CTL                              HW_REGISTER_RW( 0x7f00272c )
   #define VC4VCODEC0_CABAC_CTL_MASK                      0x00000fdf
   #define VC4VCODEC0_CABAC_CTL_WIDTH                     12
   #define VC4VCODEC0_CABAC_CTL_RESET                     0x000003c0
   #define VC4VCODEC0_CABAC_CTL_INT_BITS                  11:11
   #define VC4VCODEC0_CABAC_CTL_INT_SET                   0x00000800
   #define VC4VCODEC0_CABAC_CTL_INT_CLR                   0xfffff7ff
   #define VC4VCODEC0_CABAC_CTL_INT_MSB                   11
   #define VC4VCODEC0_CABAC_CTL_INT_LSB                   11
   #define VC4VCODEC0_CABAC_CTL_INT_RESET                 0x0

   #define VC4VCODEC0_CABAC_CTL_BUSY_BITS                 10:10
   #define VC4VCODEC0_CABAC_CTL_BUSY_SET                  0x00000400
   #define VC4VCODEC0_CABAC_CTL_BUSY_CLR                  0xfffffbff
   #define VC4VCODEC0_CABAC_CTL_BUSY_MSB                  10
   #define VC4VCODEC0_CABAC_CTL_BUSY_LSB                  10
   #define VC4VCODEC0_CABAC_CTL_BUSY_RESET                0x0

   #define VC4VCODEC0_CABAC_CTL_WRNR_BITS                 9:9
   #define VC4VCODEC0_CABAC_CTL_WRNR_SET                  0x00000200
   #define VC4VCODEC0_CABAC_CTL_WRNR_CLR                  0xfffffdff
   #define VC4VCODEC0_CABAC_CTL_WRNR_MSB                  9
   #define VC4VCODEC0_CABAC_CTL_WRNR_LSB                  9
   #define VC4VCODEC0_CABAC_CTL_WRNR_RESET                0x1

   #define VC4VCODEC0_CABAC_CTL_RDNR_BITS                 8:8
   #define VC4VCODEC0_CABAC_CTL_RDNR_SET                  0x00000100
   #define VC4VCODEC0_CABAC_CTL_RDNR_CLR                  0xfffffeff
   #define VC4VCODEC0_CABAC_CTL_RDNR_MSB                  8
   #define VC4VCODEC0_CABAC_CTL_RDNR_LSB                  8
   #define VC4VCODEC0_CABAC_CTL_RDNR_RESET                0x1

   #define VC4VCODEC0_CABAC_CTL_WRMK_BITS                 7:7
   #define VC4VCODEC0_CABAC_CTL_WRMK_SET                  0x00000080
   #define VC4VCODEC0_CABAC_CTL_WRMK_CLR                  0xffffff7f
   #define VC4VCODEC0_CABAC_CTL_WRMK_MSB                  7
   #define VC4VCODEC0_CABAC_CTL_WRMK_LSB                  7
   #define VC4VCODEC0_CABAC_CTL_WRMK_RESET                0x1

   #define VC4VCODEC0_CABAC_CTL_RDMK_BITS                 6:6
   #define VC4VCODEC0_CABAC_CTL_RDMK_SET                  0x00000040
   #define VC4VCODEC0_CABAC_CTL_RDMK_CLR                  0xffffffbf
   #define VC4VCODEC0_CABAC_CTL_RDMK_MSB                  6
   #define VC4VCODEC0_CABAC_CTL_RDMK_LSB                  6
   #define VC4VCODEC0_CABAC_CTL_RDMK_RESET                0x1

   #define VC4VCODEC0_CABAC_CTL_SDQ_BITS                  4:4
   #define VC4VCODEC0_CABAC_CTL_SDQ_SET                   0x00000010
   #define VC4VCODEC0_CABAC_CTL_SDQ_CLR                   0xffffffef
   #define VC4VCODEC0_CABAC_CTL_SDQ_MSB                   4
   #define VC4VCODEC0_CABAC_CTL_SDQ_LSB                   4
   #define VC4VCODEC0_CABAC_CTL_SDQ_RESET                 0x0

   #define VC4VCODEC0_CABAC_CTL_SDWR_BITS                 3:3
   #define VC4VCODEC0_CABAC_CTL_SDWR_SET                  0x00000008
   #define VC4VCODEC0_CABAC_CTL_SDWR_CLR                  0xfffffff7
   #define VC4VCODEC0_CABAC_CTL_SDWR_MSB                  3
   #define VC4VCODEC0_CABAC_CTL_SDWR_LSB                  3
   #define VC4VCODEC0_CABAC_CTL_SDWR_RESET                0x0

   #define VC4VCODEC0_CABAC_CTL_SDACT_BITS                2:2
   #define VC4VCODEC0_CABAC_CTL_SDACT_SET                 0x00000004
   #define VC4VCODEC0_CABAC_CTL_SDACT_CLR                 0xfffffffb
   #define VC4VCODEC0_CABAC_CTL_SDACT_MSB                 2
   #define VC4VCODEC0_CABAC_CTL_SDACT_LSB                 2
   #define VC4VCODEC0_CABAC_CTL_SDACT_RESET               0x0

   #define VC4VCODEC0_CABAC_CTL_SDREQ_BITS                1:1
   #define VC4VCODEC0_CABAC_CTL_SDREQ_SET                 0x00000002
   #define VC4VCODEC0_CABAC_CTL_SDREQ_CLR                 0xfffffffd
   #define VC4VCODEC0_CABAC_CTL_SDREQ_MSB                 1
   #define VC4VCODEC0_CABAC_CTL_SDREQ_LSB                 1
   #define VC4VCODEC0_CABAC_CTL_SDREQ_RESET               0x0

   #define VC4VCODEC0_CABAC_CTL_RESET_BITS                0:0
   #define VC4VCODEC0_CABAC_CTL_RESET_SET                 0x00000001
   #define VC4VCODEC0_CABAC_CTL_RESET_CLR                 0xfffffffe
   #define VC4VCODEC0_CABAC_CTL_RESET_MSB                 0
   #define VC4VCODEC0_CABAC_CTL_RESET_LSB                 0
   #define VC4VCODEC0_CABAC_CTL_RESET_RESET               0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_0 - Weighted Prediction Table for list 0, element 0
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_0          HW_REGISTER_RW( 0x7f003000 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_0_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_0_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_0_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_0_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_0_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_0_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_0_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_0_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_0_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_1 - Weighted Prediction Table for list 0, element 1
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1          HW_REGISTER_RW( 0x7f003004 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_2 - Weighted Prediction Table for list 0, element 2
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2          HW_REGISTER_RW( 0x7f003008 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_3 - Weighted Prediction Table for list 0, element 3
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3          HW_REGISTER_RW( 0x7f00300c )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_4 - Weighted Prediction Table for list 0, element 4
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_4          HW_REGISTER_RW( 0x7f003010 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_4_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_4_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_4_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_4_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_4_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_4_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_4_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_4_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_4_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_5 - Weighted Prediction Table for list 0, element 5
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_5          HW_REGISTER_RW( 0x7f003014 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_5_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_5_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_5_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_5_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_5_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_5_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_5_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_5_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_5_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_6 - Weighted Prediction Table for list 0, element 6
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_6          HW_REGISTER_RW( 0x7f003018 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_6_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_6_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_6_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_6_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_6_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_6_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_6_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_6_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_6_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_7 - Weighted Prediction Table for list 0, element 7
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_7          HW_REGISTER_RW( 0x7f00301c )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_7_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_7_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_7_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_7_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_7_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_7_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_7_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_7_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_7_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_8 - Weighted Prediction Table for list 0, element 8
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_8          HW_REGISTER_RW( 0x7f003020 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_8_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_8_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_8_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_8_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_8_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_8_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_8_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_8_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_8_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_9 - Weighted Prediction Table for list 0, element 9
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_9          HW_REGISTER_RW( 0x7f003024 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_9_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_9_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_9_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_9_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_9_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_9_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_9_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_9_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_9_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_a - Weighted Prediction Table for list 0, element a
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_a          HW_REGISTER_RW( 0x7f003028 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_a_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_a_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_a_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_a_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_a_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_a_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_a_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_a_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_a_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_b - Weighted Prediction Table for list 0, element b
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_b          HW_REGISTER_RW( 0x7f00302c )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_b_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_b_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_b_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_b_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_b_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_b_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_b_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_b_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_b_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_c - Weighted Prediction Table for list 0, element c
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_c          HW_REGISTER_RW( 0x7f003030 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_c_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_c_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_c_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_c_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_c_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_c_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_c_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_c_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_c_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_d - Weighted Prediction Table for list 0, element d
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_d          HW_REGISTER_RW( 0x7f003034 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_d_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_d_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_d_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_d_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_d_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_d_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_d_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_d_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_d_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_e - Weighted Prediction Table for list 0, element e
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_e          HW_REGISTER_RW( 0x7f003038 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_e_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_e_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_e_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_e_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_e_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_e_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_e_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_e_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_e_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_f - Weighted Prediction Table for list 0, element f
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_f          HW_REGISTER_RW( 0x7f00303c )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_f_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_f_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_f_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_f_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_f_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_f_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_f_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_f_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_f_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_10 - Weighted Prediction Table for list 0, element 10
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_10         HW_REGISTER_RW( 0x7f003040 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_10_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_10_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_10_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_10_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_10_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_10_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_10_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_10_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_10_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_11 - Weighted Prediction Table for list 0, element 11
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_11         HW_REGISTER_RW( 0x7f003044 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_11_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_11_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_11_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_11_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_11_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_11_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_11_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_11_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_11_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_12 - Weighted Prediction Table for list 0, element 12
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_12         HW_REGISTER_RW( 0x7f003048 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_12_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_12_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_12_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_12_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_12_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_12_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_12_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_12_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_12_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_13 - Weighted Prediction Table for list 0, element 13
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_13         HW_REGISTER_RW( 0x7f00304c )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_13_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_13_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_13_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_13_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_13_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_13_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_13_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_13_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_13_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_14 - Weighted Prediction Table for list 0, element 14
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_14         HW_REGISTER_RW( 0x7f003050 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_14_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_14_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_14_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_14_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_14_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_14_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_14_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_14_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_14_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_15 - Weighted Prediction Table for list 0, element 15
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_15         HW_REGISTER_RW( 0x7f003054 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_15_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_15_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_15_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_15_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_15_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_15_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_15_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_15_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_15_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_16 - Weighted Prediction Table for list 0, element 16
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_16         HW_REGISTER_RW( 0x7f003058 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_16_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_16_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_16_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_16_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_16_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_16_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_16_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_16_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_16_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_17 - Weighted Prediction Table for list 0, element 17
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_17         HW_REGISTER_RW( 0x7f00305c )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_17_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_17_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_17_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_17_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_17_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_17_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_17_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_17_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_17_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_18 - Weighted Prediction Table for list 0, element 18
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_18         HW_REGISTER_RW( 0x7f003060 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_18_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_18_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_18_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_18_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_18_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_18_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_18_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_18_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_18_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_19 - Weighted Prediction Table for list 0, element 19
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_19         HW_REGISTER_RW( 0x7f003064 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_19_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_19_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_19_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_19_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_19_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_19_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_19_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_19_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_19_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_1a - Weighted Prediction Table for list 0, element 1a
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1a         HW_REGISTER_RW( 0x7f003068 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1a_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1a_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1a_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1a_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1a_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1a_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1a_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1a_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1a_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_1b - Weighted Prediction Table for list 0, element 1b
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1b         HW_REGISTER_RW( 0x7f00306c )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1b_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1b_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1b_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1b_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1b_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1b_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1b_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1b_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1b_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_1c - Weighted Prediction Table for list 0, element 1c
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1c         HW_REGISTER_RW( 0x7f003070 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1c_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1c_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1c_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1c_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1c_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1c_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1c_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1c_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1c_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_1d - Weighted Prediction Table for list 0, element 1d
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1d         HW_REGISTER_RW( 0x7f003074 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1d_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1d_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1d_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1d_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1d_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1d_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1d_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1d_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1d_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_1e - Weighted Prediction Table for list 0, element 1e
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1e         HW_REGISTER_RW( 0x7f003078 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1e_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1e_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1e_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1e_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1e_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1e_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1e_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1e_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1e_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_1f - Weighted Prediction Table for list 0, element 1f
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1f         HW_REGISTER_RW( 0x7f00307c )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1f_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1f_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1f_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1f_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1f_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1f_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1f_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1f_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_1f_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_20 - Weighted Prediction Table for list 0, element 20
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_20         HW_REGISTER_RW( 0x7f003080 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_20_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_20_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_20_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_20_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_20_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_20_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_20_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_20_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_20_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_21 - Weighted Prediction Table for list 0, element 21
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_21         HW_REGISTER_RW( 0x7f003084 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_21_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_21_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_21_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_21_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_21_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_21_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_21_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_21_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_21_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_22 - Weighted Prediction Table for list 0, element 22
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_22         HW_REGISTER_RW( 0x7f003088 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_22_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_22_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_22_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_22_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_22_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_22_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_22_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_22_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_22_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_23 - Weighted Prediction Table for list 0, element 23
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_23         HW_REGISTER_RW( 0x7f00308c )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_23_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_23_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_23_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_23_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_23_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_23_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_23_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_23_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_23_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_24 - Weighted Prediction Table for list 0, element 24
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_24         HW_REGISTER_RW( 0x7f003090 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_24_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_24_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_24_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_24_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_24_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_24_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_24_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_24_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_24_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_25 - Weighted Prediction Table for list 0, element 25
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_25         HW_REGISTER_RW( 0x7f003094 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_25_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_25_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_25_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_25_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_25_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_25_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_25_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_25_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_25_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_26 - Weighted Prediction Table for list 0, element 26
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_26         HW_REGISTER_RW( 0x7f003098 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_26_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_26_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_26_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_26_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_26_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_26_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_26_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_26_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_26_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_27 - Weighted Prediction Table for list 0, element 27
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_27         HW_REGISTER_RW( 0x7f00309c )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_27_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_27_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_27_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_27_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_27_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_27_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_27_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_27_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_27_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_28 - Weighted Prediction Table for list 0, element 28
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_28         HW_REGISTER_RW( 0x7f0030a0 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_28_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_28_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_28_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_28_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_28_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_28_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_28_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_28_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_28_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_29 - Weighted Prediction Table for list 0, element 29
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_29         HW_REGISTER_RW( 0x7f0030a4 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_29_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_29_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_29_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_29_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_29_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_29_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_29_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_29_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_29_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_2a - Weighted Prediction Table for list 0, element 2a
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2a         HW_REGISTER_RW( 0x7f0030a8 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2a_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2a_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2a_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2a_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2a_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2a_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2a_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2a_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2a_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_2b - Weighted Prediction Table for list 0, element 2b
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2b         HW_REGISTER_RW( 0x7f0030ac )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2b_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2b_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2b_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2b_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2b_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2b_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2b_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2b_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2b_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_2c - Weighted Prediction Table for list 0, element 2c
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2c         HW_REGISTER_RW( 0x7f0030b0 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2c_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2c_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2c_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2c_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2c_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2c_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2c_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2c_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2c_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_2d - Weighted Prediction Table for list 0, element 2d
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2d         HW_REGISTER_RW( 0x7f0030b4 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2d_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2d_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2d_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2d_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2d_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2d_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2d_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2d_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2d_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_2e - Weighted Prediction Table for list 0, element 2e
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2e         HW_REGISTER_RW( 0x7f0030b8 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2e_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2e_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2e_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2e_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2e_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2e_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2e_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2e_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2e_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_2f - Weighted Prediction Table for list 0, element 2f
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2f         HW_REGISTER_RW( 0x7f0030bc )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2f_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2f_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2f_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2f_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2f_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2f_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2f_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2f_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_2f_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_30 - Weighted Prediction Table for list 0, element 30
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_30         HW_REGISTER_RW( 0x7f0030c0 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_30_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_30_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_30_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_30_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_30_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_30_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_30_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_30_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_30_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_31 - Weighted Prediction Table for list 0, element 31
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_31         HW_REGISTER_RW( 0x7f0030c4 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_31_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_31_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_31_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_31_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_31_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_31_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_31_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_31_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_31_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_32 - Weighted Prediction Table for list 0, element 32
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_32         HW_REGISTER_RW( 0x7f0030c8 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_32_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_32_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_32_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_32_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_32_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_32_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_32_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_32_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_32_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_33 - Weighted Prediction Table for list 0, element 33
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_33         HW_REGISTER_RW( 0x7f0030cc )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_33_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_33_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_33_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_33_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_33_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_33_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_33_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_33_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_33_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_34 - Weighted Prediction Table for list 0, element 34
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_34         HW_REGISTER_RW( 0x7f0030d0 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_34_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_34_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_34_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_34_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_34_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_34_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_34_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_34_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_34_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_35 - Weighted Prediction Table for list 0, element 35
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_35         HW_REGISTER_RW( 0x7f0030d4 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_35_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_35_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_35_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_35_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_35_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_35_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_35_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_35_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_35_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_36 - Weighted Prediction Table for list 0, element 36
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_36         HW_REGISTER_RW( 0x7f0030d8 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_36_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_36_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_36_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_36_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_36_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_36_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_36_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_36_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_36_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_37 - Weighted Prediction Table for list 0, element 37
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_37         HW_REGISTER_RW( 0x7f0030dc )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_37_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_37_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_37_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_37_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_37_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_37_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_37_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_37_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_37_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_38 - Weighted Prediction Table for list 0, element 38
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_38         HW_REGISTER_RW( 0x7f0030e0 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_38_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_38_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_38_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_38_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_38_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_38_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_38_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_38_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_38_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_39 - Weighted Prediction Table for list 0, element 39
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_39         HW_REGISTER_RW( 0x7f0030e4 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_39_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_39_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_39_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_39_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_39_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_39_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_39_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_39_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_39_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_3a - Weighted Prediction Table for list 0, element 3a
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3a         HW_REGISTER_RW( 0x7f0030e8 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3a_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3a_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3a_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3a_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3a_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3a_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3a_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3a_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3a_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_3b - Weighted Prediction Table for list 0, element 3b
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3b         HW_REGISTER_RW( 0x7f0030ec )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3b_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3b_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3b_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3b_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3b_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3b_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3b_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3b_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3b_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_3c - Weighted Prediction Table for list 0, element 3c
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3c         HW_REGISTER_RW( 0x7f0030f0 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3c_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3c_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3c_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3c_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3c_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3c_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3c_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3c_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3c_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_3d - Weighted Prediction Table for list 0, element 3d
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3d         HW_REGISTER_RW( 0x7f0030f4 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3d_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3d_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3d_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3d_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3d_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3d_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3d_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3d_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3d_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_3e - Weighted Prediction Table for list 0, element 3e
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3e         HW_REGISTER_RW( 0x7f0030f8 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3e_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3e_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3e_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3e_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3e_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3e_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3e_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3e_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3e_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST0_3f - Weighted Prediction Table for list 0, element 3f
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3f         HW_REGISTER_RW( 0x7f0030fc )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3f_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3f_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3f_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3f_WPRD_TABLE_LIST0_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3f_WPRD_TABLE_LIST0_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3f_WPRD_TABLE_LIST0_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3f_WPRD_TABLE_LIST0_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3f_WPRD_TABLE_LIST0_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST0_3f_WPRD_TABLE_LIST0_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_0 - Weighted Prediction Table for list 1, element 0
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_0          HW_REGISTER_RW( 0x7f003100 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_0_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_0_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_0_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_0_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_0_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_0_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_0_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_0_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_0_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_1 - Weighted Prediction Table for list 1, element 1
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1          HW_REGISTER_RW( 0x7f003104 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_2 - Weighted Prediction Table for list 1, element 2
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2          HW_REGISTER_RW( 0x7f003108 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_3 - Weighted Prediction Table for list 1, element 3
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3          HW_REGISTER_RW( 0x7f00310c )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_4 - Weighted Prediction Table for list 1, element 4
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_4          HW_REGISTER_RW( 0x7f003110 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_4_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_4_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_4_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_4_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_4_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_4_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_4_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_4_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_4_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_5 - Weighted Prediction Table for list 1, element 5
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_5          HW_REGISTER_RW( 0x7f003114 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_5_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_5_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_5_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_5_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_5_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_5_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_5_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_5_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_5_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_6 - Weighted Prediction Table for list 1, element 6
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_6          HW_REGISTER_RW( 0x7f003118 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_6_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_6_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_6_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_6_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_6_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_6_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_6_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_6_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_6_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_7 - Weighted Prediction Table for list 1, element 7
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_7          HW_REGISTER_RW( 0x7f00311c )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_7_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_7_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_7_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_7_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_7_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_7_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_7_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_7_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_7_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_8 - Weighted Prediction Table for list 1, element 8
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_8          HW_REGISTER_RW( 0x7f003120 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_8_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_8_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_8_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_8_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_8_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_8_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_8_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_8_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_8_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_9 - Weighted Prediction Table for list 1, element 9
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_9          HW_REGISTER_RW( 0x7f003124 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_9_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_9_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_9_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_9_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_9_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_9_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_9_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_9_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_9_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_a - Weighted Prediction Table for list 1, element a
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_a          HW_REGISTER_RW( 0x7f003128 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_a_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_a_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_a_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_a_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_a_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_a_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_a_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_a_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_a_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_b - Weighted Prediction Table for list 1, element b
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_b          HW_REGISTER_RW( 0x7f00312c )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_b_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_b_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_b_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_b_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_b_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_b_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_b_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_b_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_b_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_c - Weighted Prediction Table for list 1, element c
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_c          HW_REGISTER_RW( 0x7f003130 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_c_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_c_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_c_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_c_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_c_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_c_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_c_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_c_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_c_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_d - Weighted Prediction Table for list 1, element d
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_d          HW_REGISTER_RW( 0x7f003134 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_d_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_d_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_d_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_d_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_d_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_d_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_d_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_d_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_d_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_e - Weighted Prediction Table for list 1, element e
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_e          HW_REGISTER_RW( 0x7f003138 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_e_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_e_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_e_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_e_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_e_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_e_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_e_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_e_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_e_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_f - Weighted Prediction Table for list 1, element f
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_f          HW_REGISTER_RW( 0x7f00313c )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_f_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_f_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_f_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_f_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_f_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_f_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_f_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_f_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_f_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_10 - Weighted Prediction Table for list 1, element 10
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_10         HW_REGISTER_RW( 0x7f003140 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_10_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_10_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_10_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_10_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_10_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_10_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_10_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_10_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_10_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_11 - Weighted Prediction Table for list 1, element 11
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_11         HW_REGISTER_RW( 0x7f003144 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_11_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_11_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_11_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_11_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_11_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_11_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_11_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_11_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_11_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_12 - Weighted Prediction Table for list 1, element 12
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_12         HW_REGISTER_RW( 0x7f003148 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_12_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_12_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_12_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_12_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_12_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_12_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_12_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_12_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_12_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_13 - Weighted Prediction Table for list 1, element 13
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_13         HW_REGISTER_RW( 0x7f00314c )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_13_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_13_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_13_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_13_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_13_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_13_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_13_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_13_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_13_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_14 - Weighted Prediction Table for list 1, element 14
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_14         HW_REGISTER_RW( 0x7f003150 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_14_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_14_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_14_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_14_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_14_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_14_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_14_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_14_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_14_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_15 - Weighted Prediction Table for list 1, element 15
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_15         HW_REGISTER_RW( 0x7f003154 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_15_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_15_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_15_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_15_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_15_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_15_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_15_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_15_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_15_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_16 - Weighted Prediction Table for list 1, element 16
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_16         HW_REGISTER_RW( 0x7f003158 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_16_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_16_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_16_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_16_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_16_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_16_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_16_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_16_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_16_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_17 - Weighted Prediction Table for list 1, element 17
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_17         HW_REGISTER_RW( 0x7f00315c )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_17_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_17_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_17_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_17_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_17_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_17_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_17_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_17_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_17_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_18 - Weighted Prediction Table for list 1, element 18
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_18         HW_REGISTER_RW( 0x7f003160 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_18_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_18_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_18_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_18_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_18_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_18_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_18_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_18_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_18_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_19 - Weighted Prediction Table for list 1, element 19
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_19         HW_REGISTER_RW( 0x7f003164 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_19_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_19_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_19_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_19_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_19_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_19_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_19_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_19_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_19_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_1a - Weighted Prediction Table for list 1, element 1a
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1a         HW_REGISTER_RW( 0x7f003168 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1a_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1a_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1a_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1a_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1a_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1a_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1a_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1a_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1a_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_1b - Weighted Prediction Table for list 1, element 1b
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1b         HW_REGISTER_RW( 0x7f00316c )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1b_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1b_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1b_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1b_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1b_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1b_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1b_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1b_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1b_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_1c - Weighted Prediction Table for list 1, element 1c
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1c         HW_REGISTER_RW( 0x7f003170 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1c_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1c_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1c_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1c_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1c_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1c_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1c_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1c_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1c_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_1d - Weighted Prediction Table for list 1, element 1d
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1d         HW_REGISTER_RW( 0x7f003174 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1d_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1d_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1d_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1d_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1d_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1d_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1d_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1d_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1d_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_1e - Weighted Prediction Table for list 1, element 1e
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1e         HW_REGISTER_RW( 0x7f003178 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1e_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1e_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1e_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1e_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1e_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1e_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1e_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1e_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1e_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_1f - Weighted Prediction Table for list 1, element 1f
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1f         HW_REGISTER_RW( 0x7f00317c )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1f_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1f_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1f_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1f_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1f_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1f_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1f_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1f_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_1f_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_20 - Weighted Prediction Table for list 1, element 20
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_20         HW_REGISTER_RW( 0x7f003180 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_20_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_20_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_20_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_20_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_20_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_20_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_20_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_20_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_20_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_21 - Weighted Prediction Table for list 1, element 21
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_21         HW_REGISTER_RW( 0x7f003184 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_21_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_21_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_21_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_21_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_21_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_21_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_21_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_21_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_21_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_22 - Weighted Prediction Table for list 1, element 22
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_22         HW_REGISTER_RW( 0x7f003188 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_22_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_22_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_22_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_22_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_22_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_22_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_22_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_22_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_22_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_23 - Weighted Prediction Table for list 1, element 23
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_23         HW_REGISTER_RW( 0x7f00318c )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_23_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_23_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_23_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_23_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_23_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_23_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_23_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_23_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_23_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_24 - Weighted Prediction Table for list 1, element 24
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_24         HW_REGISTER_RW( 0x7f003190 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_24_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_24_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_24_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_24_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_24_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_24_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_24_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_24_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_24_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_25 - Weighted Prediction Table for list 1, element 25
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_25         HW_REGISTER_RW( 0x7f003194 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_25_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_25_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_25_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_25_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_25_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_25_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_25_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_25_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_25_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_26 - Weighted Prediction Table for list 1, element 26
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_26         HW_REGISTER_RW( 0x7f003198 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_26_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_26_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_26_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_26_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_26_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_26_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_26_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_26_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_26_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_27 - Weighted Prediction Table for list 1, element 27
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_27         HW_REGISTER_RW( 0x7f00319c )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_27_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_27_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_27_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_27_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_27_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_27_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_27_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_27_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_27_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_28 - Weighted Prediction Table for list 1, element 28
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_28         HW_REGISTER_RW( 0x7f0031a0 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_28_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_28_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_28_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_28_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_28_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_28_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_28_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_28_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_28_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_29 - Weighted Prediction Table for list 1, element 29
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_29         HW_REGISTER_RW( 0x7f0031a4 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_29_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_29_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_29_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_29_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_29_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_29_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_29_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_29_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_29_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_2a - Weighted Prediction Table for list 1, element 2a
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2a         HW_REGISTER_RW( 0x7f0031a8 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2a_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2a_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2a_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2a_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2a_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2a_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2a_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2a_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2a_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_2b - Weighted Prediction Table for list 1, element 2b
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2b         HW_REGISTER_RW( 0x7f0031ac )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2b_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2b_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2b_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2b_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2b_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2b_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2b_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2b_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2b_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_2c - Weighted Prediction Table for list 1, element 2c
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2c         HW_REGISTER_RW( 0x7f0031b0 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2c_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2c_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2c_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2c_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2c_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2c_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2c_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2c_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2c_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_2d - Weighted Prediction Table for list 1, element 2d
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2d         HW_REGISTER_RW( 0x7f0031b4 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2d_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2d_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2d_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2d_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2d_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2d_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2d_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2d_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2d_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_2e - Weighted Prediction Table for list 1, element 2e
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2e         HW_REGISTER_RW( 0x7f0031b8 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2e_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2e_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2e_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2e_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2e_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2e_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2e_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2e_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2e_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_2f - Weighted Prediction Table for list 1, element 2f
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2f         HW_REGISTER_RW( 0x7f0031bc )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2f_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2f_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2f_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2f_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2f_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2f_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2f_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2f_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_2f_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_30 - Weighted Prediction Table for list 1, element 30
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_30         HW_REGISTER_RW( 0x7f0031c0 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_30_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_30_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_30_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_30_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_30_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_30_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_30_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_30_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_30_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_31 - Weighted Prediction Table for list 1, element 31
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_31         HW_REGISTER_RW( 0x7f0031c4 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_31_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_31_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_31_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_31_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_31_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_31_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_31_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_31_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_31_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_32 - Weighted Prediction Table for list 1, element 32
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_32         HW_REGISTER_RW( 0x7f0031c8 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_32_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_32_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_32_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_32_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_32_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_32_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_32_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_32_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_32_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_33 - Weighted Prediction Table for list 1, element 33
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_33         HW_REGISTER_RW( 0x7f0031cc )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_33_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_33_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_33_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_33_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_33_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_33_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_33_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_33_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_33_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_34 - Weighted Prediction Table for list 1, element 34
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_34         HW_REGISTER_RW( 0x7f0031d0 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_34_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_34_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_34_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_34_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_34_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_34_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_34_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_34_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_34_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_35 - Weighted Prediction Table for list 1, element 35
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_35         HW_REGISTER_RW( 0x7f0031d4 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_35_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_35_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_35_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_35_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_35_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_35_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_35_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_35_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_35_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_36 - Weighted Prediction Table for list 1, element 36
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_36         HW_REGISTER_RW( 0x7f0031d8 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_36_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_36_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_36_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_36_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_36_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_36_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_36_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_36_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_36_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_37 - Weighted Prediction Table for list 1, element 37
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_37         HW_REGISTER_RW( 0x7f0031dc )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_37_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_37_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_37_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_37_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_37_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_37_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_37_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_37_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_37_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_38 - Weighted Prediction Table for list 1, element 38
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_38         HW_REGISTER_RW( 0x7f0031e0 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_38_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_38_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_38_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_38_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_38_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_38_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_38_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_38_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_38_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_39 - Weighted Prediction Table for list 1, element 39
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_39         HW_REGISTER_RW( 0x7f0031e4 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_39_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_39_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_39_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_39_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_39_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_39_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_39_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_39_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_39_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_3a - Weighted Prediction Table for list 1, element 3a
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3a         HW_REGISTER_RW( 0x7f0031e8 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3a_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3a_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3a_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3a_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3a_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3a_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3a_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3a_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3a_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_3b - Weighted Prediction Table for list 1, element 3b
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3b         HW_REGISTER_RW( 0x7f0031ec )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3b_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3b_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3b_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3b_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3b_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3b_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3b_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3b_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3b_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_3c - Weighted Prediction Table for list 1, element 3c
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3c         HW_REGISTER_RW( 0x7f0031f0 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3c_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3c_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3c_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3c_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3c_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3c_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3c_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3c_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3c_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_3d - Weighted Prediction Table for list 1, element 3d
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3d         HW_REGISTER_RW( 0x7f0031f4 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3d_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3d_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3d_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3d_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3d_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3d_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3d_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3d_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3d_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_3e - Weighted Prediction Table for list 1, element 3e
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3e         HW_REGISTER_RW( 0x7f0031f8 )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3e_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3e_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3e_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3e_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3e_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3e_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3e_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3e_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3e_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_WPRD_TABLE_LIST1_3f - Weighted Prediction Table for list 1, element 3f
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3f         HW_REGISTER_RW( 0x7f0031fc )
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3f_MASK  0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3f_WIDTH  32
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3f_RESET  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3f_WPRD_TABLE_LIST1_BITS 31:0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3f_WPRD_TABLE_LIST1_SET 0xffffffff
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3f_WPRD_TABLE_LIST1_CLR 0x00000000
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3f_WPRD_TABLE_LIST1_MSB 31
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3f_WPRD_TABLE_LIST1_LSB 0
   #define VC4VCODEC0_DEC_SII_MC_WPRD_TABLE_LIST1_3f_WPRD_TABLE_LIST1_RESET 0x0

/***************************************************************************
 *DEC_SII_MC_MCOM_WPRD_TABLE_END - End of decode area
 ***************************************************************************/
#define VC4VCODEC0_DEC_SII_MC_MCOM_WPRD_TABLE_END         HW_REGISTER_RW( 0x7f003200 )
   #define VC4VCODEC0_DEC_SII_MC_MCOM_WPRD_TABLE_END_MASK  0x00000000
   #define VC4VCODEC0_DEC_SII_MC_MCOM_WPRD_TABLE_END_WIDTH  0
   #define VC4VCODEC0_DEC_SII_MC_MCOM_WPRD_TABLE_END_RESET  0x00000000
/***************************************************************************
 *ENC_SINT_STRM_STAT - REG_SINT_STRM_STAT
 ***************************************************************************/
#define VC4VCODEC0_ENC_SINT_STRM_STAT                     HW_REGISTER_RW( 0x7f008014 )
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_MASK             0x00070fff
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_WIDTH            19
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_RESET            0x00000000
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_FLUSH_INPUT_BITS 18:18
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_FLUSH_INPUT_SET  0x00040000
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_FLUSH_INPUT_CLR  0xfffbffff
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_FLUSH_INPUT_MSB  18
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_FLUSH_INPUT_LSB  18
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_FLUSH_INPUT_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_STRM_STAT_FLUSH_CTX_BITS   17:17
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_FLUSH_CTX_SET    0x00020000
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_FLUSH_CTX_CLR    0xfffdffff
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_FLUSH_CTX_MSB    17
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_FLUSH_CTX_LSB    17
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_FLUSH_CTX_RESET  0x0

   #define VC4VCODEC0_ENC_SINT_STRM_STAT_RST_BITS         16:16
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_RST_SET          0x00010000
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_RST_CLR          0xfffeffff
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_RST_MSB          16
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_RST_LSB          16
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_RST_RESET        0x0

   #define VC4VCODEC0_ENC_SINT_STRM_STAT_CTX_DMA_ACT_BITS 11:11
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_CTX_DMA_ACT_SET  0x00000800
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_CTX_DMA_ACT_CLR  0xfffff7ff
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_CTX_DMA_ACT_MSB  11
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_CTX_DMA_ACT_LSB  11
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_CTX_DMA_ACT_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_STRM_STAT_MVD_AVAIL_BITS   10:10
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_MVD_AVAIL_SET    0x00000400
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_MVD_AVAIL_CLR    0xfffffbff
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_MVD_AVAIL_MSB    10
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_MVD_AVAIL_LSB    10
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_MVD_AVAIL_RESET  0x0

   #define VC4VCODEC0_ENC_SINT_STRM_STAT_DERR_BITS        9:9
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_DERR_SET         0x00000200
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_DERR_CLR         0xfffffdff
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_DERR_MSB         9
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_DERR_LSB         9
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_DERR_RESET       0x0

   #define VC4VCODEC0_ENC_SINT_STRM_STAT_SERR_BITS        8:8
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_SERR_SET         0x00000100
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_SERR_CLR         0xfffffeff
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_SERR_MSB         8
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_SERR_LSB         8
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_SERR_RESET       0x0

   #define VC4VCODEC0_ENC_SINT_STRM_STAT_CG_PARSE_BITS    7:7
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_CG_PARSE_SET     0x00000080
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_CG_PARSE_CLR     0xffffff7f
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_CG_PARSE_MSB     7
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_CG_PARSE_LSB     7
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_CG_PARSE_RESET   0x0

   #define VC4VCODEC0_ENC_SINT_STRM_STAT_CCAC_BITS        6:6
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_CCAC_SET         0x00000040
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_CCAC_CLR         0xffffffbf
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_CCAC_MSB         6
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_CCAC_LSB         6
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_CCAC_RESET       0x0

   #define VC4VCODEC0_ENC_SINT_STRM_STAT_VCAC_BITS        5:5
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_VCAC_SET         0x00000020
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_VCAC_CLR         0xffffffdf
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_VCAC_MSB         5
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_VCAC_LSB         5
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_VCAC_RESET       0x0

   #define VC4VCODEC0_ENC_SINT_STRM_STAT_VACT_BITS        4:4
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_VACT_SET         0x00000010
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_VACT_CLR         0xffffffef
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_VACT_MSB         4
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_VACT_LSB         4
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_VACT_RESET       0x0

   #define VC4VCODEC0_ENC_SINT_STRM_STAT_DACT_BITS        3:3
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_DACT_SET         0x00000008
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_DACT_CLR         0xfffffff7
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_DACT_MSB         3
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_DACT_LSB         3
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_DACT_RESET       0x0

   #define VC4VCODEC0_ENC_SINT_STRM_STAT_SACT_BITS        2:2
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_SACT_SET         0x00000004
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_SACT_CLR         0xfffffffb
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_SACT_MSB         2
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_SACT_LSB         2
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_SACT_RESET       0x0

   #define VC4VCODEC0_ENC_SINT_STRM_STAT_CACT_BITS        1:1
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_CACT_SET         0x00000002
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_CACT_CLR         0xfffffffd
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_CACT_MSB         1
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_CACT_LSB         1
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_CACT_RESET       0x0

   #define VC4VCODEC0_ENC_SINT_STRM_STAT_SVAL_BITS        0:0
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_SVAL_SET         0x00000001
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_SVAL_CLR         0xfffffffe
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_SVAL_MSB         0
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_SVAL_LSB         0
   #define VC4VCODEC0_ENC_SINT_STRM_STAT_SVAL_RESET       0x0

/***************************************************************************
 *ENC_SINT_VEC_MBTYPE - REG_SINT_VEC_MBTYPE
 ***************************************************************************/
#define VC4VCODEC0_ENC_SINT_VEC_MBTYPE                    HW_REGISTER_RW( 0x7f008030 )
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MASK            0xffffffff
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_WIDTH           32
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_RESET           0x00000000
/* union - case H264 [31:00] */
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE3_BITS 24:21
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE3_SET 0x01e00000
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE3_CLR 0xfe1fffff
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE3_MSB 24
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE3_LSB 21
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE3_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE2_BITS 19:16
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE2_SET 0x000f0000
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE2_CLR 0xfff0ffff
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE2_MSB 19
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE2_LSB 16
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE2_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE1_BITS 14:11
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE1_SET 0x00007800
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE1_CLR 0xffff87ff
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE1_MSB 14
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE1_LSB 11
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE1_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE0_BITS 9:6
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE0_SET 0x000003c0
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE0_CLR 0xfffffc3f
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE0_MSB 9
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE0_LSB 6
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_H264_SUB_MB_TYPE0_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_H264_MB_TYPE_BITS 5:1
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_H264_MB_TYPE_SET 0x0000003e
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_H264_MB_TYPE_CLR 0xffffffc1
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_H264_MB_TYPE_MSB 5
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_H264_MB_TYPE_LSB 1
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_H264_MB_TYPE_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_H264_ISB_BITS   0:0
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_H264_ISB_SET    0x00000001
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_H264_ISB_CLR    0xfffffffe
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_H264_ISB_MSB    0
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_H264_ISB_LSB    0
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_H264_ISB_RESET  0x0

/* union - case VC1 [31:00] */
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_BLK_PAT_BITS 21:16
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_BLK_PAT_SET 0x003f0000
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_BLK_PAT_CLR 0xffc0ffff
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_BLK_PAT_MSB 21
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_BLK_PAT_LSB 16
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_BLK_PAT_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_MB_MODE_BITS 13:8
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_MB_MODE_SET 0x00003f00
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_MB_MODE_CLR 0xffffc0ff
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_MB_MODE_MSB 13
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_MB_MODE_LSB 8
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_MB_MODE_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_BMV_TYPE_BITS 6:5
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_BMV_TYPE_SET 0x00000060
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_BMV_TYPE_CLR 0xffffff9f
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_BMV_TYPE_MSB 6
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_BMV_TYPE_LSB 5
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_BMV_TYPE_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_MVSW_BITS   4:4
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_MVSW_SET    0x00000010
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_MVSW_CLR    0xffffffef
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_MVSW_MSB    4
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_MVSW_LSB    4
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_MVSW_RESET  0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_INTERP_MVP_BITS 3:3
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_INTERP_MVP_SET 0x00000008
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_INTERP_MVP_CLR 0xfffffff7
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_INTERP_MVP_MSB 3
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_INTERP_MVP_LSB 3
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_INTERP_MVP_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_FORWARD_BITS 2:2
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_FORWARD_SET 0x00000004
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_FORWARD_CLR 0xfffffffb
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_FORWARD_MSB 2
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_FORWARD_LSB 2
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_FORWARD_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_DIRECT_BITS 1:1
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_DIRECT_SET  0x00000002
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_DIRECT_CLR  0xfffffffd
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_DIRECT_MSB  1
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_DIRECT_LSB  1
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_DIRECT_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_SKIP_BITS   0:0
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_SKIP_SET    0x00000001
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_SKIP_CLR    0xfffffffe
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_SKIP_MSB    0
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_SKIP_LSB    0
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_VC1_SKIP_RESET  0x0

/* union - case MPEG4 [31:00] */
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_QPEL_BITS 13:13
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_QPEL_SET  0x00002000
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_QPEL_CLR  0xffffdfff
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_QPEL_MSB  13
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_QPEL_LSB  13
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_QPEL_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_GMC_BITS  12:12
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_GMC_SET   0x00001000
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_GMC_CLR   0xffffefff
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_GMC_MSB   12
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_GMC_LSB   12
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_GMC_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_NO_MVD_BITS 11:11
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_NO_MVD_SET 0x00000800
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_NO_MVD_CLR 0xfffff7ff
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_NO_MVD_MSB 11
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_NO_MVD_LSB 11
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_NO_MVD_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_INTRA_BITS 10:10
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_INTRA_SET 0x00000400
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_INTRA_CLR 0xfffffbff
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_INTRA_MSB 10
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_INTRA_LSB 10
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_INTRA_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_FCODE_BACK_BITS 9:7
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_FCODE_BACK_SET 0x00000380
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_FCODE_BACK_CLR 0xfffffc7f
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_FCODE_BACK_MSB 9
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_FCODE_BACK_LSB 7
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_FCODE_BACK_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_FCODE_FWD_BITS 6:4
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_FCODE_FWD_SET 0x00000070
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_FCODE_FWD_CLR 0xffffff8f
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_FCODE_FWD_MSB 6
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_FCODE_FWD_LSB 4
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_FCODE_FWD_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_FOUR_MV_BITS 3:3
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_FOUR_MV_SET 0x00000008
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_FOUR_MV_CLR 0xfffffff7
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_FOUR_MV_MSB 3
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_FOUR_MV_LSB 3
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_FOUR_MV_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_ALT_MV_BITS 2:2
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_ALT_MV_SET 0x00000004
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_ALT_MV_CLR 0xfffffffb
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_ALT_MV_MSB 2
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_ALT_MV_LSB 2
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_ALT_MV_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_DIRECT_BITS 1:1
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_DIRECT_SET 0x00000002
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_DIRECT_CLR 0xfffffffd
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_DIRECT_MSB 1
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_DIRECT_LSB 1
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_DIRECT_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_SKIP_BITS 0:0
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_SKIP_SET  0x00000001
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_SKIP_CLR  0xfffffffe
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_SKIP_MSB  0
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_SKIP_LSB  0
   #define VC4VCODEC0_ENC_SINT_VEC_MBTYPE_MPEG4_SKIP_RESET 0x0

/***************************************************************************
 *ENC_SINT_VEC_RESID - REG_SINT_VEC_RESID
 ***************************************************************************/
#define VC4VCODEC0_ENC_SINT_VEC_RESID                     HW_REGISTER_RW( 0x7f008034 )
   #define VC4VCODEC0_ENC_SINT_VEC_RESID_MASK             0xffffffff
   #define VC4VCODEC0_ENC_SINT_VEC_RESID_WIDTH            32
   #define VC4VCODEC0_ENC_SINT_VEC_RESID_RESET            0x00000000
   #define VC4VCODEC0_ENC_SINT_VEC_RESID_Y_RESIDUAL_BITS  31:16
   #define VC4VCODEC0_ENC_SINT_VEC_RESID_Y_RESIDUAL_SET   0xffff0000
   #define VC4VCODEC0_ENC_SINT_VEC_RESID_Y_RESIDUAL_CLR   0x0000ffff
   #define VC4VCODEC0_ENC_SINT_VEC_RESID_Y_RESIDUAL_MSB   31
   #define VC4VCODEC0_ENC_SINT_VEC_RESID_Y_RESIDUAL_LSB   16
   #define VC4VCODEC0_ENC_SINT_VEC_RESID_Y_RESIDUAL_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_RESID_X_RESIDUAL_BITS  15:0
   #define VC4VCODEC0_ENC_SINT_VEC_RESID_X_RESIDUAL_SET   0x0000ffff
   #define VC4VCODEC0_ENC_SINT_VEC_RESID_X_RESIDUAL_CLR   0xffff0000
   #define VC4VCODEC0_ENC_SINT_VEC_RESID_X_RESIDUAL_MSB   15
   #define VC4VCODEC0_ENC_SINT_VEC_RESID_X_RESIDUAL_LSB   0
   #define VC4VCODEC0_ENC_SINT_VEC_RESID_X_RESIDUAL_RESET 0x0

/***************************************************************************
 *ENC_SINT_VEC_DO_CONST - REG_SINT_VEC_DO_CONST
 ***************************************************************************/
#define VC4VCODEC0_ENC_SINT_VEC_DO_CONST                  HW_REGISTER_RW( 0x7f008040 )
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_MASK          0x0fffffb0
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_WIDTH         28
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_RESET         0x00000000
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_DIRECT_FRM2FLD_BITS 27:27
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_DIRECT_FRM2FLD_SET 0x08000000
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_DIRECT_FRM2FLD_CLR 0xf7ffffff
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_DIRECT_FRM2FLD_MSB 27
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_DIRECT_FRM2FLD_LSB 27
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_DIRECT_FRM2FLD_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_WHOLEPEL_8X8_BITS 26:26
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_WHOLEPEL_8X8_SET 0x04000000
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_WHOLEPEL_8X8_CLR 0xfbffffff
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_WHOLEPEL_8X8_MSB 26
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_WHOLEPEL_8X8_LSB 26
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_WHOLEPEL_8X8_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_WHOLEPEL_ALL_BITS 25:25
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_WHOLEPEL_ALL_SET 0x02000000
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_WHOLEPEL_ALL_CLR 0xfdffffff
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_WHOLEPEL_ALL_MSB 25
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_WHOLEPEL_ALL_LSB 25
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_WHOLEPEL_ALL_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_VC1_1REF_IS_BOT_BITS 24:24
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_VC1_1REF_IS_BOT_SET 0x01000000
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_VC1_1REF_IS_BOT_CLR 0xfeffffff
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_VC1_1REF_IS_BOT_MSB 24
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_VC1_1REF_IS_BOT_LSB 24
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_VC1_1REF_IS_BOT_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_REFDIST_BACK_BITS 23:22
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_REFDIST_BACK_SET 0x00c00000
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_REFDIST_BACK_CLR 0xff3fffff
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_REFDIST_BACK_MSB 23
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_REFDIST_BACK_LSB 22
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_REFDIST_BACK_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_REFDIST_FWD_BITS 21:20
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_REFDIST_FWD_SET 0x00300000
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_REFDIST_FWD_CLR 0xffcfffff
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_REFDIST_FWD_MSB 21
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_REFDIST_FWD_LSB 20
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_REFDIST_FWD_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_VC1_2ND_FLD_BITS 19:19
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_VC1_2ND_FLD_SET 0x00080000
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_VC1_2ND_FLD_CLR 0xfff7ffff
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_VC1_2ND_FLD_MSB 19
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_VC1_2ND_FLD_LSB 19
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_VC1_2ND_FLD_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_BACK_IS_INTL_BITS 18:18
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_BACK_IS_INTL_SET 0x00040000
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_BACK_IS_INTL_CLR 0xfffbffff
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_BACK_IS_INTL_MSB 18
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_BACK_IS_INTL_LSB 18
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_BACK_IS_INTL_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_FWD_IS_INTL_BITS 17:17
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_FWD_IS_INTL_SET 0x00020000
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_FWD_IS_INTL_CLR 0xfffdffff
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_FWD_IS_INTL_MSB 17
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_FWD_IS_INTL_LSB 17
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_FWD_IS_INTL_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_VC1_2REF_BITS 16:16
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_VC1_2REF_SET  0x00010000
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_VC1_2REF_CLR  0xfffeffff
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_VC1_2REF_MSB  16
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_VC1_2REF_LSB  16
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_VC1_2REF_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_VC1_BFRACT_GT_HALF_BITS 15:15
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_VC1_BFRACT_GT_HALF_SET 0x00008000
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_VC1_BFRACT_GT_HALF_CLR 0xffff7fff
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_VC1_BFRACT_GT_HALF_MSB 15
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_VC1_BFRACT_GT_HALF_LSB 15
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_VC1_BFRACT_GT_HALF_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_VC1_DMVRANGE_BITS 14:13
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_VC1_DMVRANGE_SET 0x00006000
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_VC1_DMVRANGE_CLR 0xffff9fff
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_VC1_DMVRANGE_MSB 14
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_VC1_DMVRANGE_LSB 13
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_VC1_DMVRANGE_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_VC1_MVRANGE_BITS 12:11
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_VC1_MVRANGE_SET 0x00001800
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_VC1_MVRANGE_CLR 0xffffe7ff
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_VC1_MVRANGE_MSB 12
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_VC1_MVRANGE_LSB 11
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_VC1_MVRANGE_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_VC1_HALFPEL_BITS 10:10
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_VC1_HALFPEL_SET 0x00000400
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_VC1_HALFPEL_CLR 0xfffffbff
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_VC1_HALFPEL_MSB 10
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_VC1_HALFPEL_LSB 10
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_VC1_HALFPEL_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_MVDIFF_BITS   9:9
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_MVDIFF_SET    0x00000200
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_MVDIFF_CLR    0xfffffdff
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_MVDIFF_MSB    9
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_MVDIFF_LSB    9
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_MVDIFF_RESET  0x0

   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_ROLT_BITS     8:8
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_ROLT_SET      0x00000100
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_ROLT_CLR      0xfffffeff
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_ROLT_MSB      8
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_ROLT_LSB      8
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_ROLT_RESET    0x0

   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_LCPY_BITS     7:7
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_LCPY_SET      0x00000080
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_LCPY_CLR      0xffffff7f
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_LCPY_MSB      7
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_LCPY_LSB      7
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_LCPY_RESET    0x0

   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_PSKIP_BITS    5:5
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_PSKIP_SET     0x00000020
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_PSKIP_CLR     0xffffffdf
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_PSKIP_MSB     5
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_PSKIP_LSB     5
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_PSKIP_RESET   0x0

   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_INTRA_BITS    4:4
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_INTRA_SET     0x00000010
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_INTRA_CLR     0xffffffef
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_INTRA_MSB     4
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_INTRA_LSB     4
   #define VC4VCODEC0_ENC_SINT_VEC_DO_CONST_INTRA_RESET   0x0

/***************************************************************************
 *ENC_SINT_VEC_MVDIFF - Deblocking Motion Vector Difference
 ***************************************************************************/
#define VC4VCODEC0_ENC_SINT_VEC_MVDIFF                    HW_REGISTER_RO( 0x7f008044 )
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_MASK            0xffffffff
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_WIDTH           32
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_RESET           0x00000000
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V15_BITS        31:31
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V15_SET         0x80000000
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V15_CLR         0x7fffffff
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V15_MSB         31
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V15_LSB         31
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V15_RESET       0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V14_BITS        30:30
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V14_SET         0x40000000
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V14_CLR         0xbfffffff
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V14_MSB         30
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V14_LSB         30
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V14_RESET       0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V13_BITS        29:29
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V13_SET         0x20000000
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V13_CLR         0xdfffffff
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V13_MSB         29
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V13_LSB         29
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V13_RESET       0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V12_BITS        28:28
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V12_SET         0x10000000
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V12_CLR         0xefffffff
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V12_MSB         28
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V12_LSB         28
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V12_RESET       0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V11_BITS        27:27
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V11_SET         0x08000000
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V11_CLR         0xf7ffffff
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V11_MSB         27
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V11_LSB         27
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V11_RESET       0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V10_BITS        26:26
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V10_SET         0x04000000
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V10_CLR         0xfbffffff
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V10_MSB         26
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V10_LSB         26
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V10_RESET       0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V9_BITS         25:25
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V9_SET          0x02000000
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V9_CLR          0xfdffffff
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V9_MSB          25
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V9_LSB          25
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V9_RESET        0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V8_BITS         24:24
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V8_SET          0x01000000
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V8_CLR          0xfeffffff
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V8_MSB          24
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V8_LSB          24
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V8_RESET        0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V7_BITS         23:23
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V7_SET          0x00800000
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V7_CLR          0xff7fffff
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V7_MSB          23
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V7_LSB          23
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V7_RESET        0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V6_BITS         22:22
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V6_SET          0x00400000
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V6_CLR          0xffbfffff
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V6_MSB          22
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V6_LSB          22
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V6_RESET        0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V5_BITS         21:21
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V5_SET          0x00200000
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V5_CLR          0xffdfffff
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V5_MSB          21
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V5_LSB          21
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V5_RESET        0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V4_BITS         20:20
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V4_SET          0x00100000
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V4_CLR          0xffefffff
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V4_MSB          20
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V4_LSB          20
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V4_RESET        0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V3_BITS         19:19
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V3_SET          0x00080000
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V3_CLR          0xfff7ffff
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V3_MSB          19
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V3_LSB          19
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V3_RESET        0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V2_BITS         18:18
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V2_SET          0x00040000
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V2_CLR          0xfffbffff
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V2_MSB          18
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V2_LSB          18
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V2_RESET        0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V1_BITS         17:17
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V1_SET          0x00020000
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V1_CLR          0xfffdffff
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V1_MSB          17
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V1_LSB          17
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V1_RESET        0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V0_BITS         16:16
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V0_SET          0x00010000
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V0_CLR          0xfffeffff
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V0_MSB          16
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V0_LSB          16
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_V0_RESET        0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H15_BITS        15:15
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H15_SET         0x00008000
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H15_CLR         0xffff7fff
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H15_MSB         15
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H15_LSB         15
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H15_RESET       0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H14_BITS        14:14
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H14_SET         0x00004000
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H14_CLR         0xffffbfff
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H14_MSB         14
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H14_LSB         14
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H14_RESET       0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H13_BITS        13:13
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H13_SET         0x00002000
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H13_CLR         0xffffdfff
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H13_MSB         13
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H13_LSB         13
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H13_RESET       0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H12_BITS        12:12
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H12_SET         0x00001000
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H12_CLR         0xffffefff
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H12_MSB         12
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H12_LSB         12
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H12_RESET       0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H11_BITS        11:11
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H11_SET         0x00000800
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H11_CLR         0xfffff7ff
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H11_MSB         11
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H11_LSB         11
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H11_RESET       0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H10_BITS        10:10
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H10_SET         0x00000400
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H10_CLR         0xfffffbff
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H10_MSB         10
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H10_LSB         10
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H10_RESET       0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H9_BITS         9:9
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H9_SET          0x00000200
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H9_CLR          0xfffffdff
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H9_MSB          9
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H9_LSB          9
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H9_RESET        0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H8_BITS         8:8
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H8_SET          0x00000100
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H8_CLR          0xfffffeff
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H8_MSB          8
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H8_LSB          8
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H8_RESET        0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H7_BITS         7:7
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H7_SET          0x00000080
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H7_CLR          0xffffff7f
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H7_MSB          7
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H7_LSB          7
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H7_RESET        0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H6_BITS         6:6
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H6_SET          0x00000040
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H6_CLR          0xffffffbf
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H6_MSB          6
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H6_LSB          6
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H6_RESET        0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H5_BITS         5:5
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H5_SET          0x00000020
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H5_CLR          0xffffffdf
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H5_MSB          5
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H5_LSB          5
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H5_RESET        0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H4_BITS         4:4
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H4_SET          0x00000010
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H4_CLR          0xffffffef
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H4_MSB          4
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H4_LSB          4
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H4_RESET        0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H3_BITS         3:3
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H3_SET          0x00000008
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H3_CLR          0xfffffff7
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H3_MSB          3
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H3_LSB          3
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H3_RESET        0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H2_BITS         2:2
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H2_SET          0x00000004
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H2_CLR          0xfffffffb
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H2_MSB          2
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H2_LSB          2
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H2_RESET        0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H1_BITS         1:1
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H1_SET          0x00000002
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H1_CLR          0xfffffffd
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H1_MSB          1
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H1_LSB          1
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H1_RESET        0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H0_BITS         0:0
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H0_SET          0x00000001
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H0_CLR          0xfffffffe
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H0_MSB          0
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H0_LSB          0
   #define VC4VCODEC0_ENC_SINT_VEC_MVDIFF_H0_RESET        0x0

/***************************************************************************
 *ENC_SINT_VEC_REFIDX - REG_SINT_VEC_REFIDX
 ***************************************************************************/
#define VC4VCODEC0_ENC_SINT_VEC_REFIDX                    HW_REGISTER_RW( 0x7f008048 )
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_MASK            0xffffffff
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_WIDTH           32
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_RESET           0x00000000
/* union - case WRITE [31:00] */
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_WRITE_REF_IDX3_BITS 29:24
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_WRITE_REF_IDX3_SET 0x3f000000
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_WRITE_REF_IDX3_CLR 0xc0ffffff
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_WRITE_REF_IDX3_MSB 29
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_WRITE_REF_IDX3_LSB 24
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_WRITE_REF_IDX3_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_WRITE_REF_IDX2_BITS 21:16
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_WRITE_REF_IDX2_SET 0x003f0000
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_WRITE_REF_IDX2_CLR 0xffc0ffff
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_WRITE_REF_IDX2_MSB 21
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_WRITE_REF_IDX2_LSB 16
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_WRITE_REF_IDX2_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_WRITE_REF_IDX1_BITS 13:8
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_WRITE_REF_IDX1_SET 0x00003f00
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_WRITE_REF_IDX1_CLR 0xffffc0ff
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_WRITE_REF_IDX1_MSB 13
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_WRITE_REF_IDX1_LSB 8
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_WRITE_REF_IDX1_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_WRITE_REF_IDX0_BITS 5:0
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_WRITE_REF_IDX0_SET 0x0000003f
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_WRITE_REF_IDX0_CLR 0xffffffc0
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_WRITE_REF_IDX0_MSB 5
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_WRITE_REF_IDX0_LSB 0
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_WRITE_REF_IDX0_RESET 0x0

/* union - case READ [31:00] */
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_READ_REF1_L1_BITS 29:24
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_READ_REF1_L1_SET 0x3f000000
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_READ_REF1_L1_CLR 0xc0ffffff
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_READ_REF1_L1_MSB 29
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_READ_REF1_L1_LSB 24
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_READ_REF1_L1_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_READ_REF1_L0_BITS 21:16
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_READ_REF1_L0_SET 0x003f0000
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_READ_REF1_L0_CLR 0xffc0ffff
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_READ_REF1_L0_MSB 21
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_READ_REF1_L0_LSB 16
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_READ_REF1_L0_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_READ_REF0_L1_BITS 13:8
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_READ_REF0_L1_SET 0x00003f00
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_READ_REF0_L1_CLR 0xffffc0ff
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_READ_REF0_L1_MSB 13
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_READ_REF0_L1_LSB 8
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_READ_REF0_L1_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_READ_REF0_L0_BITS 5:0
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_READ_REF0_L0_SET 0x0000003f
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_READ_REF0_L0_CLR 0xffffffc0
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_READ_REF0_L0_MSB 5
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_READ_REF0_L0_LSB 0
   #define VC4VCODEC0_ENC_SINT_VEC_REFIDX_READ_REF0_L0_RESET 0x0

/***************************************************************************
 *ENC_SINT_VEC_TOPREF - REG_SINT_VEC_TOPREF
 ***************************************************************************/
#define VC4VCODEC0_ENC_SINT_VEC_TOPREF                    HW_REGISTER_RW( 0x7f00804c )
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_MASK            0xffffffff
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_WIDTH           32
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_RESET           0x00000000
/* union - case H264 [31:00] */
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_H264_L1_REF_B1_BITS 31:24
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_H264_L1_REF_B1_SET 0xff000000
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_H264_L1_REF_B1_CLR 0x00ffffff
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_H264_L1_REF_B1_MSB 31
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_H264_L1_REF_B1_LSB 24
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_H264_L1_REF_B1_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_H264_L1_REF_B0_BITS 23:16
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_H264_L1_REF_B0_SET 0x00ff0000
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_H264_L1_REF_B0_CLR 0xff00ffff
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_H264_L1_REF_B0_MSB 23
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_H264_L1_REF_B0_LSB 16
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_H264_L1_REF_B0_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_H264_L0_REF_B1_BITS 15:8
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_H264_L0_REF_B1_SET 0x0000ff00
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_H264_L0_REF_B1_CLR 0xffff00ff
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_H264_L0_REF_B1_MSB 15
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_H264_L0_REF_B1_LSB 8
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_H264_L0_REF_B1_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_H264_L0_REF_B0_BITS 7:0
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_H264_L0_REF_B0_SET 0x000000ff
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_H264_L0_REF_B0_CLR 0xffffff00
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_H264_L0_REF_B0_MSB 7
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_H264_L0_REF_B0_LSB 0
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_H264_L0_REF_B0_RESET 0x0

/* union - case VC1 [31:00] */
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_CHR_INTRA_BITS 31:31
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_CHR_INTRA_SET 0x80000000
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_CHR_INTRA_CLR 0x7fffffff
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_CHR_INTRA_MSB 31
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_CHR_INTRA_LSB 31
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_CHR_INTRA_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_IS_FIELD_BITS 30:30
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_IS_FIELD_SET 0x40000000
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_IS_FIELD_CLR 0xbfffffff
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_IS_FIELD_MSB 30
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_IS_FIELD_LSB 30
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_IS_FIELD_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK3BAC_BITS 29:28
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK3BAC_SET 0x30000000
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK3BAC_CLR 0xcfffffff
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK3BAC_MSB 29
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK3BAC_LSB 28
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK3BAC_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK2BAC_BITS 27:24
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK2BAC_SET 0x0f000000
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK2BAC_CLR 0xf0ffffff
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK2BAC_MSB 27
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK2BAC_LSB 24
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK2BAC_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK1BACK_BITS 23:20
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK1BACK_SET 0x00f00000
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK1BACK_CLR 0xff0fffff
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK1BACK_MSB 23
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK1BACK_LSB 20
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK1BACK_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK0BACK_BITS 19:16
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK0BACK_SET 0x000f0000
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK0BACK_CLR 0xfff0ffff
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK0BACK_MSB 19
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK0BACK_LSB 16
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK0BACK_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK3FWD_BITS 15:12
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK3FWD_SET 0x0000f000
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK3FWD_CLR 0xffff0fff
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK3FWD_MSB 15
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK3FWD_LSB 12
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK3FWD_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK2FWD_BITS 11:8
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK2FWD_SET 0x00000f00
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK2FWD_CLR 0xfffff0ff
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK2FWD_MSB 11
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK2FWD_LSB 8
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK2FWD_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK1FWD_BITS 7:4
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK1FWD_SET 0x000000f0
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK1FWD_CLR 0xffffff0f
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK1FWD_MSB 7
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK1FWD_LSB 4
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK1FWD_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK0FWD_BITS 3:0
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK0FWD_SET 0x0000000f
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK0FWD_CLR 0xfffffff0
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK0FWD_MSB 3
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK0FWD_LSB 0
   #define VC4VCODEC0_ENC_SINT_VEC_TOPREF_VC1_BLK0FWD_RESET 0x0

/***************************************************************************
 *ENC_SINT_VEC_TOPPIC - REG_SINT_VEC_TOPPIC
 ***************************************************************************/
#define VC4VCODEC0_ENC_SINT_VEC_TOPPIC                    HW_REGISTER_RW( 0x7f00805c )
   #define VC4VCODEC0_ENC_SINT_VEC_TOPPIC_MASK            0xffffffff
   #define VC4VCODEC0_ENC_SINT_VEC_TOPPIC_WIDTH           32
   #define VC4VCODEC0_ENC_SINT_VEC_TOPPIC_RESET           0x00000000
   #define VC4VCODEC0_ENC_SINT_VEC_TOPPIC_L1_PIC_B1_BITS  31:24
   #define VC4VCODEC0_ENC_SINT_VEC_TOPPIC_L1_PIC_B1_SET   0xff000000
   #define VC4VCODEC0_ENC_SINT_VEC_TOPPIC_L1_PIC_B1_CLR   0x00ffffff
   #define VC4VCODEC0_ENC_SINT_VEC_TOPPIC_L1_PIC_B1_MSB   31
   #define VC4VCODEC0_ENC_SINT_VEC_TOPPIC_L1_PIC_B1_LSB   24
   #define VC4VCODEC0_ENC_SINT_VEC_TOPPIC_L1_PIC_B1_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_TOPPIC_L1_PIC_B0_BITS  23:16
   #define VC4VCODEC0_ENC_SINT_VEC_TOPPIC_L1_PIC_B0_SET   0x00ff0000
   #define VC4VCODEC0_ENC_SINT_VEC_TOPPIC_L1_PIC_B0_CLR   0xff00ffff
   #define VC4VCODEC0_ENC_SINT_VEC_TOPPIC_L1_PIC_B0_MSB   23
   #define VC4VCODEC0_ENC_SINT_VEC_TOPPIC_L1_PIC_B0_LSB   16
   #define VC4VCODEC0_ENC_SINT_VEC_TOPPIC_L1_PIC_B0_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_TOPPIC_L0_PIC_B1_BITS  15:8
   #define VC4VCODEC0_ENC_SINT_VEC_TOPPIC_L0_PIC_B1_SET   0x0000ff00
   #define VC4VCODEC0_ENC_SINT_VEC_TOPPIC_L0_PIC_B1_CLR   0xffff00ff
   #define VC4VCODEC0_ENC_SINT_VEC_TOPPIC_L0_PIC_B1_MSB   15
   #define VC4VCODEC0_ENC_SINT_VEC_TOPPIC_L0_PIC_B1_LSB   8
   #define VC4VCODEC0_ENC_SINT_VEC_TOPPIC_L0_PIC_B1_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_TOPPIC_L0_PIC_B0_BITS  7:0
   #define VC4VCODEC0_ENC_SINT_VEC_TOPPIC_L0_PIC_B0_SET   0x000000ff
   #define VC4VCODEC0_ENC_SINT_VEC_TOPPIC_L0_PIC_B0_CLR   0xffffff00
   #define VC4VCODEC0_ENC_SINT_VEC_TOPPIC_L0_PIC_B0_MSB   7
   #define VC4VCODEC0_ENC_SINT_VEC_TOPPIC_L0_PIC_B0_LSB   0
   #define VC4VCODEC0_ENC_SINT_VEC_TOPPIC_L0_PIC_B0_RESET 0x0

/***************************************************************************
 *ENC_SINT_VEC_REFPIC - REG_SINT_VEC_REFPIC - H.264 only
 ***************************************************************************/
#define VC4VCODEC0_ENC_SINT_VEC_REFPIC                    HW_REGISTER_RW( 0x7f008064 )
   #define VC4VCODEC0_ENC_SINT_VEC_REFPIC_MASK            0x00000007
   #define VC4VCODEC0_ENC_SINT_VEC_REFPIC_WIDTH           3
   #define VC4VCODEC0_ENC_SINT_VEC_REFPIC_RESET           0x00000000
   #define VC4VCODEC0_ENC_SINT_VEC_REFPIC_HWIMPIWT_BITS   2:2
   #define VC4VCODEC0_ENC_SINT_VEC_REFPIC_HWIMPIWT_SET    0x00000004
   #define VC4VCODEC0_ENC_SINT_VEC_REFPIC_HWIMPIWT_CLR    0xfffffffb
   #define VC4VCODEC0_ENC_SINT_VEC_REFPIC_HWIMPIWT_MSB    2
   #define VC4VCODEC0_ENC_SINT_VEC_REFPIC_HWIMPIWT_LSB    2
   #define VC4VCODEC0_ENC_SINT_VEC_REFPIC_HWIMPIWT_RESET  0x0

   #define VC4VCODEC0_ENC_SINT_VEC_REFPIC_USER_REV_BITS   1:1
   #define VC4VCODEC0_ENC_SINT_VEC_REFPIC_USER_REV_SET    0x00000002
   #define VC4VCODEC0_ENC_SINT_VEC_REFPIC_USER_REV_CLR    0xfffffffd
   #define VC4VCODEC0_ENC_SINT_VEC_REFPIC_USER_REV_MSB    1
   #define VC4VCODEC0_ENC_SINT_VEC_REFPIC_USER_REV_LSB    1
   #define VC4VCODEC0_ENC_SINT_VEC_REFPIC_USER_REV_RESET  0x0

   #define VC4VCODEC0_ENC_SINT_VEC_REFPIC_RAM_SEL_BITS    0:0
   #define VC4VCODEC0_ENC_SINT_VEC_REFPIC_RAM_SEL_SET     0x00000001
   #define VC4VCODEC0_ENC_SINT_VEC_REFPIC_RAM_SEL_CLR     0xfffffffe
   #define VC4VCODEC0_ENC_SINT_VEC_REFPIC_RAM_SEL_MSB     0
   #define VC4VCODEC0_ENC_SINT_VEC_REFPIC_RAM_SEL_LSB     0
   #define VC4VCODEC0_ENC_SINT_VEC_REFPIC_RAM_SEL_RESET   0x0

/***************************************************************************
 *ENC_SINT_VEC_MVD_FIFO - REG_SINT_VEC_MVD_FIFO
 ***************************************************************************/
#define VC4VCODEC0_ENC_SINT_VEC_MVD_FIFO                  HW_REGISTER_RW( 0x7f00806c )
   #define VC4VCODEC0_ENC_SINT_VEC_MVD_FIFO_MASK          0xffffffff
   #define VC4VCODEC0_ENC_SINT_VEC_MVD_FIFO_WIDTH         32
   #define VC4VCODEC0_ENC_SINT_VEC_MVD_FIFO_RESET         0x00000000
   #define VC4VCODEC0_ENC_SINT_VEC_MVD_FIFO_DATA_BITS     31:0
   #define VC4VCODEC0_ENC_SINT_VEC_MVD_FIFO_DATA_SET      0xffffffff
   #define VC4VCODEC0_ENC_SINT_VEC_MVD_FIFO_DATA_CLR      0x00000000
   #define VC4VCODEC0_ENC_SINT_VEC_MVD_FIFO_DATA_MSB      31
   #define VC4VCODEC0_ENC_SINT_VEC_MVD_FIFO_DATA_LSB      0
   #define VC4VCODEC0_ENC_SINT_VEC_MVD_FIFO_DATA_RESET    0x0

/***************************************************************************
 *ENC_SINT_CTL - REG_SINT_CTL
 ***************************************************************************/
#define VC4VCODEC0_ENC_SINT_CTL                           HW_REGISTER_RW( 0x7f008080 )
   #define VC4VCODEC0_ENC_SINT_CTL_MASK                   0xffffefff
   #define VC4VCODEC0_ENC_SINT_CTL_WIDTH                  32
   #define VC4VCODEC0_ENC_SINT_CTL_RESET                  0x00000000
   #define VC4VCODEC0_ENC_SINT_CTL_VC1_BITS               31:31
   #define VC4VCODEC0_ENC_SINT_CTL_VC1_SET                0x80000000
   #define VC4VCODEC0_ENC_SINT_CTL_VC1_CLR                0x7fffffff
   #define VC4VCODEC0_ENC_SINT_CTL_VC1_MSB                31
   #define VC4VCODEC0_ENC_SINT_CTL_VC1_LSB                31
   #define VC4VCODEC0_ENC_SINT_CTL_VC1_RESET              0x0

   #define VC4VCODEC0_ENC_SINT_CTL_REGACC_DISABLE_BITS    30:30
   #define VC4VCODEC0_ENC_SINT_CTL_REGACC_DISABLE_SET     0x40000000
   #define VC4VCODEC0_ENC_SINT_CTL_REGACC_DISABLE_CLR     0xbfffffff
   #define VC4VCODEC0_ENC_SINT_CTL_REGACC_DISABLE_MSB     30
   #define VC4VCODEC0_ENC_SINT_CTL_REGACC_DISABLE_LSB     30
   #define VC4VCODEC0_ENC_SINT_CTL_REGACC_DISABLE_RESET   0x0

   #define VC4VCODEC0_ENC_SINT_CTL_USE_QS_TABLE_BITS      29:29
   #define VC4VCODEC0_ENC_SINT_CTL_USE_QS_TABLE_SET       0x20000000
   #define VC4VCODEC0_ENC_SINT_CTL_USE_QS_TABLE_CLR       0xdfffffff
   #define VC4VCODEC0_ENC_SINT_CTL_USE_QS_TABLE_MSB       29
   #define VC4VCODEC0_ENC_SINT_CTL_USE_QS_TABLE_LSB       29
   #define VC4VCODEC0_ENC_SINT_CTL_USE_QS_TABLE_RESET     0x0

   #define VC4VCODEC0_ENC_SINT_CTL_MPEG4_BITS             28:28
   #define VC4VCODEC0_ENC_SINT_CTL_MPEG4_SET              0x10000000
   #define VC4VCODEC0_ENC_SINT_CTL_MPEG4_CLR              0xefffffff
   #define VC4VCODEC0_ENC_SINT_CTL_MPEG4_MSB              28
   #define VC4VCODEC0_ENC_SINT_CTL_MPEG4_LSB              28
   #define VC4VCODEC0_ENC_SINT_CTL_MPEG4_RESET            0x0

   #define VC4VCODEC0_ENC_SINT_CTL_XFORM_8X8_BITS         27:27
   #define VC4VCODEC0_ENC_SINT_CTL_XFORM_8X8_SET          0x08000000
   #define VC4VCODEC0_ENC_SINT_CTL_XFORM_8X8_CLR          0xf7ffffff
   #define VC4VCODEC0_ENC_SINT_CTL_XFORM_8X8_MSB          27
   #define VC4VCODEC0_ENC_SINT_CTL_XFORM_8X8_LSB          27
   #define VC4VCODEC0_ENC_SINT_CTL_XFORM_8X8_RESET        0x0

   #define VC4VCODEC0_ENC_SINT_CTL_MODE_8X8_BITS          26:26
   #define VC4VCODEC0_ENC_SINT_CTL_MODE_8X8_SET           0x04000000
   #define VC4VCODEC0_ENC_SINT_CTL_MODE_8X8_CLR           0xfbffffff
   #define VC4VCODEC0_ENC_SINT_CTL_MODE_8X8_MSB           26
   #define VC4VCODEC0_ENC_SINT_CTL_MODE_8X8_LSB           26
   #define VC4VCODEC0_ENC_SINT_CTL_MODE_8X8_RESET         0x0

   #define VC4VCODEC0_ENC_SINT_CTL_MONO_MODE_BITS         25:25
   #define VC4VCODEC0_ENC_SINT_CTL_MONO_MODE_SET          0x02000000
   #define VC4VCODEC0_ENC_SINT_CTL_MONO_MODE_CLR          0xfdffffff
   #define VC4VCODEC0_ENC_SINT_CTL_MONO_MODE_MSB          25
   #define VC4VCODEC0_ENC_SINT_CTL_MONO_MODE_LSB          25
   #define VC4VCODEC0_ENC_SINT_CTL_MONO_MODE_RESET        0x0

   #define VC4VCODEC0_ENC_SINT_CTL_DIVX311_BITS           24:24
   #define VC4VCODEC0_ENC_SINT_CTL_DIVX311_SET            0x01000000
   #define VC4VCODEC0_ENC_SINT_CTL_DIVX311_CLR            0xfeffffff
   #define VC4VCODEC0_ENC_SINT_CTL_DIVX311_MSB            24
   #define VC4VCODEC0_ENC_SINT_CTL_DIVX311_LSB            24
   #define VC4VCODEC0_ENC_SINT_CTL_DIVX311_RESET          0x0

   #define VC4VCODEC0_ENC_SINT_CTL_PROFILE_BITS           23:22
   #define VC4VCODEC0_ENC_SINT_CTL_PROFILE_SET            0x00c00000
   #define VC4VCODEC0_ENC_SINT_CTL_PROFILE_CLR            0xff3fffff
   #define VC4VCODEC0_ENC_SINT_CTL_PROFILE_MSB            23
   #define VC4VCODEC0_ENC_SINT_CTL_PROFILE_LSB            22
   #define VC4VCODEC0_ENC_SINT_CTL_PROFILE_RESET          0x0

   #define VC4VCODEC0_ENC_SINT_CTL_IWT_PRED_BITS          21:21
   #define VC4VCODEC0_ENC_SINT_CTL_IWT_PRED_SET           0x00200000
   #define VC4VCODEC0_ENC_SINT_CTL_IWT_PRED_CLR           0xffdfffff
   #define VC4VCODEC0_ENC_SINT_CTL_IWT_PRED_MSB           21
   #define VC4VCODEC0_ENC_SINT_CTL_IWT_PRED_LSB           21
   #define VC4VCODEC0_ENC_SINT_CTL_IWT_PRED_RESET         0x0

   #define VC4VCODEC0_ENC_SINT_CTL_WT_PRED_BITS           20:20
   #define VC4VCODEC0_ENC_SINT_CTL_WT_PRED_SET            0x00100000
   #define VC4VCODEC0_ENC_SINT_CTL_WT_PRED_CLR            0xffefffff
   #define VC4VCODEC0_ENC_SINT_CTL_WT_PRED_MSB            20
   #define VC4VCODEC0_ENC_SINT_CTL_WT_PRED_LSB            20
   #define VC4VCODEC0_ENC_SINT_CTL_WT_PRED_RESET          0x0

   #define VC4VCODEC0_ENC_SINT_CTL_USE_FIELD_PRED_BITS    19:19
   #define VC4VCODEC0_ENC_SINT_CTL_USE_FIELD_PRED_SET     0x00080000
   #define VC4VCODEC0_ENC_SINT_CTL_USE_FIELD_PRED_CLR     0xfff7ffff
   #define VC4VCODEC0_ENC_SINT_CTL_USE_FIELD_PRED_MSB     19
   #define VC4VCODEC0_ENC_SINT_CTL_USE_FIELD_PRED_LSB     19
   #define VC4VCODEC0_ENC_SINT_CTL_USE_FIELD_PRED_RESET   0x0

   #define VC4VCODEC0_ENC_SINT_CTL_BOT_FIELD_BITS         18:18
   #define VC4VCODEC0_ENC_SINT_CTL_BOT_FIELD_SET          0x00040000
   #define VC4VCODEC0_ENC_SINT_CTL_BOT_FIELD_CLR          0xfffbffff
   #define VC4VCODEC0_ENC_SINT_CTL_BOT_FIELD_MSB          18
   #define VC4VCODEC0_ENC_SINT_CTL_BOT_FIELD_LSB          18
   #define VC4VCODEC0_ENC_SINT_CTL_BOT_FIELD_RESET        0x0

   #define VC4VCODEC0_ENC_SINT_CTL_L1_EQ_2_BITS           17:17
   #define VC4VCODEC0_ENC_SINT_CTL_L1_EQ_2_SET            0x00020000
   #define VC4VCODEC0_ENC_SINT_CTL_L1_EQ_2_CLR            0xfffdffff
   #define VC4VCODEC0_ENC_SINT_CTL_L1_EQ_2_MSB            17
   #define VC4VCODEC0_ENC_SINT_CTL_L1_EQ_2_LSB            17
   #define VC4VCODEC0_ENC_SINT_CTL_L1_EQ_2_RESET          0x0

   #define VC4VCODEC0_ENC_SINT_CTL_L1_EQ_1_BITS           16:16
   #define VC4VCODEC0_ENC_SINT_CTL_L1_EQ_1_SET            0x00010000
   #define VC4VCODEC0_ENC_SINT_CTL_L1_EQ_1_CLR            0xfffeffff
   #define VC4VCODEC0_ENC_SINT_CTL_L1_EQ_1_MSB            16
   #define VC4VCODEC0_ENC_SINT_CTL_L1_EQ_1_LSB            16
   #define VC4VCODEC0_ENC_SINT_CTL_L1_EQ_1_RESET          0x0

   #define VC4VCODEC0_ENC_SINT_CTL_L0_EQ_2_BITS           15:15
   #define VC4VCODEC0_ENC_SINT_CTL_L0_EQ_2_SET            0x00008000
   #define VC4VCODEC0_ENC_SINT_CTL_L0_EQ_2_CLR            0xffff7fff
   #define VC4VCODEC0_ENC_SINT_CTL_L0_EQ_2_MSB            15
   #define VC4VCODEC0_ENC_SINT_CTL_L0_EQ_2_LSB            15
   #define VC4VCODEC0_ENC_SINT_CTL_L0_EQ_2_RESET          0x0

   #define VC4VCODEC0_ENC_SINT_CTL_L0_EQ_1_BITS           14:14
   #define VC4VCODEC0_ENC_SINT_CTL_L0_EQ_1_SET            0x00004000
   #define VC4VCODEC0_ENC_SINT_CTL_L0_EQ_1_CLR            0xffffbfff
   #define VC4VCODEC0_ENC_SINT_CTL_L0_EQ_1_MSB            14
   #define VC4VCODEC0_ENC_SINT_CTL_L0_EQ_1_LSB            14
   #define VC4VCODEC0_ENC_SINT_CTL_L0_EQ_1_RESET          0x0

   #define VC4VCODEC0_ENC_SINT_CTL_NEW_SLICE_BITS         13:13
   #define VC4VCODEC0_ENC_SINT_CTL_NEW_SLICE_SET          0x00002000
   #define VC4VCODEC0_ENC_SINT_CTL_NEW_SLICE_CLR          0xffffdfff
   #define VC4VCODEC0_ENC_SINT_CTL_NEW_SLICE_MSB          13
   #define VC4VCODEC0_ENC_SINT_CTL_NEW_SLICE_LSB          13
   #define VC4VCODEC0_ENC_SINT_CTL_NEW_SLICE_RESET        0x0

   #define VC4VCODEC0_ENC_SINT_CTL_DIR_8X8_BITS           11:11
   #define VC4VCODEC0_ENC_SINT_CTL_DIR_8X8_SET            0x00000800
   #define VC4VCODEC0_ENC_SINT_CTL_DIR_8X8_CLR            0xfffff7ff
   #define VC4VCODEC0_ENC_SINT_CTL_DIR_8X8_MSB            11
   #define VC4VCODEC0_ENC_SINT_CTL_DIR_8X8_LSB            11
   #define VC4VCODEC0_ENC_SINT_CTL_DIR_8X8_RESET          0x0

   #define VC4VCODEC0_ENC_SINT_CTL_SPA_DIR_BITS           10:10
   #define VC4VCODEC0_ENC_SINT_CTL_SPA_DIR_SET            0x00000400
   #define VC4VCODEC0_ENC_SINT_CTL_SPA_DIR_CLR            0xfffffbff
   #define VC4VCODEC0_ENC_SINT_CTL_SPA_DIR_MSB            10
   #define VC4VCODEC0_ENC_SINT_CTL_SPA_DIR_LSB            10
   #define VC4VCODEC0_ENC_SINT_CTL_SPA_DIR_RESET          0x0

   #define VC4VCODEC0_ENC_SINT_CTL_PTYPE_BITS             9:8
   #define VC4VCODEC0_ENC_SINT_CTL_PTYPE_SET              0x00000300
   #define VC4VCODEC0_ENC_SINT_CTL_PTYPE_CLR              0xfffffcff
   #define VC4VCODEC0_ENC_SINT_CTL_PTYPE_MSB              9
   #define VC4VCODEC0_ENC_SINT_CTL_PTYPE_LSB              8
   #define VC4VCODEC0_ENC_SINT_CTL_PTYPE_RESET            0x0

   #define VC4VCODEC0_ENC_SINT_CTL_MBAFF_BITS             7:7
   #define VC4VCODEC0_ENC_SINT_CTL_MBAFF_SET              0x00000080
   #define VC4VCODEC0_ENC_SINT_CTL_MBAFF_CLR              0xffffff7f
   #define VC4VCODEC0_ENC_SINT_CTL_MBAFF_MSB              7
   #define VC4VCODEC0_ENC_SINT_CTL_MBAFF_LSB              7
   #define VC4VCODEC0_ENC_SINT_CTL_MBAFF_RESET            0x0

   #define VC4VCODEC0_ENC_SINT_CTL_TFLD_BITS              6:6
   #define VC4VCODEC0_ENC_SINT_CTL_TFLD_SET               0x00000040
   #define VC4VCODEC0_ENC_SINT_CTL_TFLD_CLR               0xffffffbf
   #define VC4VCODEC0_ENC_SINT_CTL_TFLD_MSB               6
   #define VC4VCODEC0_ENC_SINT_CTL_TFLD_LSB               6
   #define VC4VCODEC0_ENC_SINT_CTL_TFLD_RESET             0x0

   #define VC4VCODEC0_ENC_SINT_CTL_FIELD_BITS             5:5
   #define VC4VCODEC0_ENC_SINT_CTL_FIELD_SET              0x00000020
   #define VC4VCODEC0_ENC_SINT_CTL_FIELD_CLR              0xffffffdf
   #define VC4VCODEC0_ENC_SINT_CTL_FIELD_MSB              5
   #define VC4VCODEC0_ENC_SINT_CTL_FIELD_LSB              5
   #define VC4VCODEC0_ENC_SINT_CTL_FIELD_RESET            0x0

   #define VC4VCODEC0_ENC_SINT_CTL_CAVLC_BITS             4:4
   #define VC4VCODEC0_ENC_SINT_CTL_CAVLC_SET              0x00000010
   #define VC4VCODEC0_ENC_SINT_CTL_CAVLC_CLR              0xffffffef
   #define VC4VCODEC0_ENC_SINT_CTL_CAVLC_MSB              4
   #define VC4VCODEC0_ENC_SINT_CTL_CAVLC_LSB              4
   #define VC4VCODEC0_ENC_SINT_CTL_CAVLC_RESET            0x0

   #define VC4VCODEC0_ENC_SINT_CTL_ULEFT_BITS             3:3
   #define VC4VCODEC0_ENC_SINT_CTL_ULEFT_SET              0x00000008
   #define VC4VCODEC0_ENC_SINT_CTL_ULEFT_CLR              0xfffffff7
   #define VC4VCODEC0_ENC_SINT_CTL_ULEFT_MSB              3
   #define VC4VCODEC0_ENC_SINT_CTL_ULEFT_LSB              3
   #define VC4VCODEC0_ENC_SINT_CTL_ULEFT_RESET            0x0

   #define VC4VCODEC0_ENC_SINT_CTL_TOP_BITS               2:2
   #define VC4VCODEC0_ENC_SINT_CTL_TOP_SET                0x00000004
   #define VC4VCODEC0_ENC_SINT_CTL_TOP_CLR                0xfffffffb
   #define VC4VCODEC0_ENC_SINT_CTL_TOP_MSB                2
   #define VC4VCODEC0_ENC_SINT_CTL_TOP_LSB                2
   #define VC4VCODEC0_ENC_SINT_CTL_TOP_RESET              0x0

   #define VC4VCODEC0_ENC_SINT_CTL_LEFT_BITS              1:1
   #define VC4VCODEC0_ENC_SINT_CTL_LEFT_SET               0x00000002
   #define VC4VCODEC0_ENC_SINT_CTL_LEFT_CLR               0xfffffffd
   #define VC4VCODEC0_ENC_SINT_CTL_LEFT_MSB               1
   #define VC4VCODEC0_ENC_SINT_CTL_LEFT_LSB               1
   #define VC4VCODEC0_ENC_SINT_CTL_LEFT_RESET             0x0

   #define VC4VCODEC0_ENC_SINT_CTL_URTAVAIL_BITS          0:0
   #define VC4VCODEC0_ENC_SINT_CTL_URTAVAIL_SET           0x00000001
   #define VC4VCODEC0_ENC_SINT_CTL_URTAVAIL_CLR           0xfffffffe
   #define VC4VCODEC0_ENC_SINT_CTL_URTAVAIL_MSB           0
   #define VC4VCODEC0_ENC_SINT_CTL_URTAVAIL_LSB           0
   #define VC4VCODEC0_ENC_SINT_CTL_URTAVAIL_RESET         0x0

/***************************************************************************
 *ENC_SINT_OPIC_MEM_BASE - Outpic Lookup
 ***************************************************************************/
#define VC4VCODEC0_ENC_SINT_OPIC_MEM_BASE                 HW_REGISTER_RW( 0x7f0080c0 )
   #define VC4VCODEC0_ENC_SINT_OPIC_MEM_BASE_MASK         0xffffffff
   #define VC4VCODEC0_ENC_SINT_OPIC_MEM_BASE_WIDTH        32
   #define VC4VCODEC0_ENC_SINT_OPIC_MEM_BASE_RESET        0x00000000
   #define VC4VCODEC0_ENC_SINT_OPIC_MEM_BASE_OUT_PIC3_BITS 31:24
   #define VC4VCODEC0_ENC_SINT_OPIC_MEM_BASE_OUT_PIC3_SET 0xff000000
   #define VC4VCODEC0_ENC_SINT_OPIC_MEM_BASE_OUT_PIC3_CLR 0x00ffffff
   #define VC4VCODEC0_ENC_SINT_OPIC_MEM_BASE_OUT_PIC3_MSB 31
   #define VC4VCODEC0_ENC_SINT_OPIC_MEM_BASE_OUT_PIC3_LSB 24
   #define VC4VCODEC0_ENC_SINT_OPIC_MEM_BASE_OUT_PIC3_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_OPIC_MEM_BASE_OUT_PIC2_BITS 23:16
   #define VC4VCODEC0_ENC_SINT_OPIC_MEM_BASE_OUT_PIC2_SET 0x00ff0000
   #define VC4VCODEC0_ENC_SINT_OPIC_MEM_BASE_OUT_PIC2_CLR 0xff00ffff
   #define VC4VCODEC0_ENC_SINT_OPIC_MEM_BASE_OUT_PIC2_MSB 23
   #define VC4VCODEC0_ENC_SINT_OPIC_MEM_BASE_OUT_PIC2_LSB 16
   #define VC4VCODEC0_ENC_SINT_OPIC_MEM_BASE_OUT_PIC2_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_OPIC_MEM_BASE_OUT_PIC1_BITS 15:8
   #define VC4VCODEC0_ENC_SINT_OPIC_MEM_BASE_OUT_PIC1_SET 0x0000ff00
   #define VC4VCODEC0_ENC_SINT_OPIC_MEM_BASE_OUT_PIC1_CLR 0xffff00ff
   #define VC4VCODEC0_ENC_SINT_OPIC_MEM_BASE_OUT_PIC1_MSB 15
   #define VC4VCODEC0_ENC_SINT_OPIC_MEM_BASE_OUT_PIC1_LSB 8
   #define VC4VCODEC0_ENC_SINT_OPIC_MEM_BASE_OUT_PIC1_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_OPIC_MEM_BASE_OUT_PIC0_BITS 7:0
   #define VC4VCODEC0_ENC_SINT_OPIC_MEM_BASE_OUT_PIC0_SET 0x000000ff
   #define VC4VCODEC0_ENC_SINT_OPIC_MEM_BASE_OUT_PIC0_CLR 0xffffff00
   #define VC4VCODEC0_ENC_SINT_OPIC_MEM_BASE_OUT_PIC0_MSB 7
   #define VC4VCODEC0_ENC_SINT_OPIC_MEM_BASE_OUT_PIC0_LSB 0
   #define VC4VCODEC0_ENC_SINT_OPIC_MEM_BASE_OUT_PIC0_RESET 0x0

/***************************************************************************
 *ENC_SINT_OPIC_MEM_END - REG_SINT_OPIC_MEM_END
 ***************************************************************************/
#define VC4VCODEC0_ENC_SINT_OPIC_MEM_END                  HW_REGISTER_RW( 0x7f0080fc )
   #define VC4VCODEC0_ENC_SINT_OPIC_MEM_END_MASK          0x00000000
   #define VC4VCODEC0_ENC_SINT_OPIC_MEM_END_WIDTH         0
   #define VC4VCODEC0_ENC_SINT_OPIC_MEM_END_RESET         0x00000000
/***************************************************************************
 *ENC_SINT_VEC_MEM_BASE - Vector Memory
 ***************************************************************************/
#define VC4VCODEC0_ENC_SINT_VEC_MEM_BASE                  HW_REGISTER_RW( 0x7f008100 )
   #define VC4VCODEC0_ENC_SINT_VEC_MEM_BASE_MASK          0xffffffff
   #define VC4VCODEC0_ENC_SINT_VEC_MEM_BASE_WIDTH         32
   #define VC4VCODEC0_ENC_SINT_VEC_MEM_BASE_RESET         0x00000000
   #define VC4VCODEC0_ENC_SINT_VEC_MEM_BASE_VECTOR_Y_DELTA_BITS 31:16
   #define VC4VCODEC0_ENC_SINT_VEC_MEM_BASE_VECTOR_Y_DELTA_SET 0xffff0000
   #define VC4VCODEC0_ENC_SINT_VEC_MEM_BASE_VECTOR_Y_DELTA_CLR 0x0000ffff
   #define VC4VCODEC0_ENC_SINT_VEC_MEM_BASE_VECTOR_Y_DELTA_MSB 31
   #define VC4VCODEC0_ENC_SINT_VEC_MEM_BASE_VECTOR_Y_DELTA_LSB 16
   #define VC4VCODEC0_ENC_SINT_VEC_MEM_BASE_VECTOR_Y_DELTA_RESET 0x0

   #define VC4VCODEC0_ENC_SINT_VEC_MEM_BASE_VECTOR_X_DELTA_BITS 15:0
   #define VC4VCODEC0_ENC_SINT_VEC_MEM_BASE_VECTOR_X_DELTA_SET 0x0000ffff
   #define VC4VCODEC0_ENC_SINT_VEC_MEM_BASE_VECTOR_X_DELTA_CLR 0xffff0000
   #define VC4VCODEC0_ENC_SINT_VEC_MEM_BASE_VECTOR_X_DELTA_MSB 15
   #define VC4VCODEC0_ENC_SINT_VEC_MEM_BASE_VECTOR_X_DELTA_LSB 0
   #define VC4VCODEC0_ENC_SINT_VEC_MEM_BASE_VECTOR_X_DELTA_RESET 0x0

/***************************************************************************
 *ENC_SINT_VEC_MEM_END - REG_SINT_VEC_MEM_END
 ***************************************************************************/
#define VC4VCODEC0_ENC_SINT_VEC_MEM_END                   HW_REGISTER_RW( 0x7f0081fc )
   #define VC4VCODEC0_ENC_SINT_VEC_MEM_END_MASK           0x00000000
   #define VC4VCODEC0_ENC_SINT_VEC_MEM_END_WIDTH          0
   #define VC4VCODEC0_ENC_SINT_VEC_MEM_END_RESET          0x00000000
/***************************************************************************
 *DEC_SINT_OLOOP_DMA_ADDR - DEC_SINT_DMA_ADDR
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_OLOOP_DMA_ADDR                HW_REGISTER_RW( 0x7f00cc00 )
   #define VC4VCODEC0_DEC_SINT_OLOOP_DMA_ADDR_MASK        0xfffffffc
   #define VC4VCODEC0_DEC_SINT_OLOOP_DMA_ADDR_WIDTH       32
   #define VC4VCODEC0_DEC_SINT_OLOOP_DMA_ADDR_RESET       0x00000000
   #define VC4VCODEC0_DEC_SINT_OLOOP_DMA_ADDR_ADDR_BITS   31:2
   #define VC4VCODEC0_DEC_SINT_OLOOP_DMA_ADDR_ADDR_SET    0xfffffffc
   #define VC4VCODEC0_DEC_SINT_OLOOP_DMA_ADDR_ADDR_CLR    0x00000003
   #define VC4VCODEC0_DEC_SINT_OLOOP_DMA_ADDR_ADDR_MSB    31
   #define VC4VCODEC0_DEC_SINT_OLOOP_DMA_ADDR_ADDR_LSB    2
   #define VC4VCODEC0_DEC_SINT_OLOOP_DMA_ADDR_ADDR_RESET  0x0

/***************************************************************************
 *DEC_SINT_OLOOP_DMA_LEN - DEC_SINT_DMA_LEN
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_OLOOP_DMA_LEN                 HW_REGISTER_RW( 0x7f00cc04 )
   #define VC4VCODEC0_DEC_SINT_OLOOP_DMA_LEN_MASK         0xffffffe0
   #define VC4VCODEC0_DEC_SINT_OLOOP_DMA_LEN_WIDTH        32
   #define VC4VCODEC0_DEC_SINT_OLOOP_DMA_LEN_RESET        0x00000000
   #define VC4VCODEC0_DEC_SINT_OLOOP_DMA_LEN_LENGTH_BITS  31:5
   #define VC4VCODEC0_DEC_SINT_OLOOP_DMA_LEN_LENGTH_SET   0xffffffe0
   #define VC4VCODEC0_DEC_SINT_OLOOP_DMA_LEN_LENGTH_CLR   0x0000001f
   #define VC4VCODEC0_DEC_SINT_OLOOP_DMA_LEN_LENGTH_MSB   31
   #define VC4VCODEC0_DEC_SINT_OLOOP_DMA_LEN_LENGTH_LSB   5
   #define VC4VCODEC0_DEC_SINT_OLOOP_DMA_LEN_LENGTH_RESET 0x0

/***************************************************************************
 *DEC_SINT_OLOOP_DMA_BASE - DEC_SINT_DMA_BASE
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_OLOOP_DMA_BASE                HW_REGISTER_RW( 0x7f00cc08 )
   #define VC4VCODEC0_DEC_SINT_OLOOP_DMA_BASE_MASK        0xffffff01
   #define VC4VCODEC0_DEC_SINT_OLOOP_DMA_BASE_WIDTH       32
   #define VC4VCODEC0_DEC_SINT_OLOOP_DMA_BASE_RESET       0x00000000
   #define VC4VCODEC0_DEC_SINT_OLOOP_DMA_BASE_BASE_BITS   31:8
   #define VC4VCODEC0_DEC_SINT_OLOOP_DMA_BASE_BASE_SET    0xffffff00
   #define VC4VCODEC0_DEC_SINT_OLOOP_DMA_BASE_BASE_CLR    0x000000ff
   #define VC4VCODEC0_DEC_SINT_OLOOP_DMA_BASE_BASE_MSB    31
   #define VC4VCODEC0_DEC_SINT_OLOOP_DMA_BASE_BASE_LSB    8
   #define VC4VCODEC0_DEC_SINT_OLOOP_DMA_BASE_BASE_RESET  0x0

   #define VC4VCODEC0_DEC_SINT_OLOOP_DMA_BASE_ENDIAN_BITS 0:0
   #define VC4VCODEC0_DEC_SINT_OLOOP_DMA_BASE_ENDIAN_SET  0x00000001
   #define VC4VCODEC0_DEC_SINT_OLOOP_DMA_BASE_ENDIAN_CLR  0xfffffffe
   #define VC4VCODEC0_DEC_SINT_OLOOP_DMA_BASE_ENDIAN_MSB  0
   #define VC4VCODEC0_DEC_SINT_OLOOP_DMA_BASE_ENDIAN_LSB  0
   #define VC4VCODEC0_DEC_SINT_OLOOP_DMA_BASE_ENDIAN_RESET 0x0

/***************************************************************************
 *DEC_SINT_OLOOP_DMA_END - DEC_SINT_DMA_END
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_OLOOP_DMA_END                 HW_REGISTER_RW( 0x7f00cc0c )
   #define VC4VCODEC0_DEC_SINT_OLOOP_DMA_END_MASK         0xffffffff
   #define VC4VCODEC0_DEC_SINT_OLOOP_DMA_END_WIDTH        32
   #define VC4VCODEC0_DEC_SINT_OLOOP_DMA_END_RESET        0x00000000
   #define VC4VCODEC0_DEC_SINT_OLOOP_DMA_END_END_BITS     31:0
   #define VC4VCODEC0_DEC_SINT_OLOOP_DMA_END_END_SET      0xffffffff
   #define VC4VCODEC0_DEC_SINT_OLOOP_DMA_END_END_CLR      0x00000000
   #define VC4VCODEC0_DEC_SINT_OLOOP_DMA_END_END_MSB      31
   #define VC4VCODEC0_DEC_SINT_OLOOP_DMA_END_END_LSB      0
   #define VC4VCODEC0_DEC_SINT_OLOOP_DMA_END_END_RESET    0x0

/***************************************************************************
 *DEC_SINT_OLOOP_STRM_POS - DEC_SINT_STRM_POS
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_OLOOP_STRM_POS                HW_REGISTER_RW( 0x7f00cc10 )
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_POS_MASK        0xffffffff
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_POS_WIDTH       32
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_POS_RESET       0x00000000
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_POS_BIT_POS_BITS 31:0
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_POS_BIT_POS_SET 0xffffffff
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_POS_BIT_POS_CLR 0x00000000
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_POS_BIT_POS_MSB 31
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_POS_BIT_POS_LSB 0
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_POS_BIT_POS_RESET 0x0

/***************************************************************************
 *DEC_SINT_OLOOP_STRM_STAT - DEC_SINT_STRM_STAT
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_OLOOP_STRM_STAT               HW_REGISTER_RW( 0x7f00cc14 )
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_STAT_MASK       0x00050309
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_STAT_WIDTH      19
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_STAT_RESET      0x00000000
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_STAT_FLUSH_INPUT_BITS 18:18
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_STAT_FLUSH_INPUT_SET 0x00040000
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_STAT_FLUSH_INPUT_CLR 0xfffbffff
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_STAT_FLUSH_INPUT_MSB 18
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_STAT_FLUSH_INPUT_LSB 18
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_STAT_FLUSH_INPUT_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_STAT_RST_BITS   16:16
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_STAT_RST_SET    0x00010000
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_STAT_RST_CLR    0xfffeffff
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_STAT_RST_MSB    16
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_STAT_RST_LSB    16
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_STAT_RST_RESET  0x0

   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_STAT_DERR_BITS  9:9
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_STAT_DERR_SET   0x00000200
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_STAT_DERR_CLR   0xfffffdff
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_STAT_DERR_MSB   9
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_STAT_DERR_LSB   9
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_STAT_DERR_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_STAT_SERR_BITS  8:8
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_STAT_SERR_SET   0x00000100
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_STAT_SERR_CLR   0xfffffeff
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_STAT_SERR_MSB   8
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_STAT_SERR_LSB   8
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_STAT_SERR_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_STAT_DACT_BITS  3:3
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_STAT_DACT_SET   0x00000008
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_STAT_DACT_CLR   0xfffffff7
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_STAT_DACT_MSB   3
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_STAT_DACT_LSB   3
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_STAT_DACT_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_STAT_SVAL_BITS  0:0
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_STAT_SVAL_SET   0x00000001
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_STAT_SVAL_CLR   0xfffffffe
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_STAT_SVAL_MSB   0
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_STAT_SVAL_LSB   0
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_STAT_SVAL_RESET 0x0

/***************************************************************************
 *DEC_SINT_OLOOP_IENA - DEC_SINT_IENA
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_OLOOP_IENA                    HW_REGISTER_RW( 0x7f00cc18 )
   #define VC4VCODEC0_DEC_SINT_OLOOP_IENA_MASK            0x00000300
   #define VC4VCODEC0_DEC_SINT_OLOOP_IENA_WIDTH           10
   #define VC4VCODEC0_DEC_SINT_OLOOP_IENA_RESET           0x00000000
   #define VC4VCODEC0_DEC_SINT_OLOOP_IENA_DERR_BITS       9:9
   #define VC4VCODEC0_DEC_SINT_OLOOP_IENA_DERR_SET        0x00000200
   #define VC4VCODEC0_DEC_SINT_OLOOP_IENA_DERR_CLR        0xfffffdff
   #define VC4VCODEC0_DEC_SINT_OLOOP_IENA_DERR_MSB        9
   #define VC4VCODEC0_DEC_SINT_OLOOP_IENA_DERR_LSB        9
   #define VC4VCODEC0_DEC_SINT_OLOOP_IENA_DERR_RESET      0x0

   #define VC4VCODEC0_DEC_SINT_OLOOP_IENA_SERR_BITS       8:8
   #define VC4VCODEC0_DEC_SINT_OLOOP_IENA_SERR_SET        0x00000100
   #define VC4VCODEC0_DEC_SINT_OLOOP_IENA_SERR_CLR        0xfffffeff
   #define VC4VCODEC0_DEC_SINT_OLOOP_IENA_SERR_MSB        8
   #define VC4VCODEC0_DEC_SINT_OLOOP_IENA_SERR_LSB        8
   #define VC4VCODEC0_DEC_SINT_OLOOP_IENA_SERR_RESET      0x0

/***************************************************************************
 *DEC_SINT_OLOOP_STRM_BITS - DEC_SINT_STRM_BITS
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_OLOOP_STRM_BITS               HW_REGISTER_RW( 0x7f00cc1c )
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_BITS_MASK       0xffffffff
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_BITS_WIDTH      32
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_BITS_RESET      0x00000000
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_BITS_STREAM_BITS_BITS 31:0
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_BITS_STREAM_BITS_SET 0xffffffff
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_BITS_STREAM_BITS_CLR 0x00000000
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_BITS_STREAM_BITS_MSB 31
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_BITS_STREAM_BITS_LSB 0
   #define VC4VCODEC0_DEC_SINT_OLOOP_STRM_BITS_STREAM_BITS_RESET 0x0

/***************************************************************************
 *DEC_SINT_OLOOP_GET_SYMB - DEC_SINT_GET_SYMB
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_OLOOP_GET_SYMB                HW_REGISTER_RW( 0x7f00cc20 )
   #define VC4VCODEC0_DEC_SINT_OLOOP_GET_SYMB_MASK        0x0000ffff
   #define VC4VCODEC0_DEC_SINT_OLOOP_GET_SYMB_WIDTH       16
   #define VC4VCODEC0_DEC_SINT_OLOOP_GET_SYMB_RESET       0x00000000
   #define VC4VCODEC0_DEC_SINT_OLOOP_GET_SYMB_TYPE_BITS   15:12
   #define VC4VCODEC0_DEC_SINT_OLOOP_GET_SYMB_TYPE_SET    0x0000f000
   #define VC4VCODEC0_DEC_SINT_OLOOP_GET_SYMB_TYPE_CLR    0xffff0fff
   #define VC4VCODEC0_DEC_SINT_OLOOP_GET_SYMB_TYPE_MSB    15
   #define VC4VCODEC0_DEC_SINT_OLOOP_GET_SYMB_TYPE_LSB    12
   #define VC4VCODEC0_DEC_SINT_OLOOP_GET_SYMB_TYPE_RESET  0x0

   #define VC4VCODEC0_DEC_SINT_OLOOP_GET_SYMB_SUBTYPE_BITS 11:8
   #define VC4VCODEC0_DEC_SINT_OLOOP_GET_SYMB_SUBTYPE_SET 0x00000f00
   #define VC4VCODEC0_DEC_SINT_OLOOP_GET_SYMB_SUBTYPE_CLR 0xfffff0ff
   #define VC4VCODEC0_DEC_SINT_OLOOP_GET_SYMB_SUBTYPE_MSB 11
   #define VC4VCODEC0_DEC_SINT_OLOOP_GET_SYMB_SUBTYPE_LSB 8
   #define VC4VCODEC0_DEC_SINT_OLOOP_GET_SYMB_SUBTYPE_RESET 0x0

   #define VC4VCODEC0_DEC_SINT_OLOOP_GET_SYMB_N_BITS      7:0
   #define VC4VCODEC0_DEC_SINT_OLOOP_GET_SYMB_N_SET       0x000000ff
   #define VC4VCODEC0_DEC_SINT_OLOOP_GET_SYMB_N_CLR       0xffffff00
   #define VC4VCODEC0_DEC_SINT_OLOOP_GET_SYMB_N_MSB       7
   #define VC4VCODEC0_DEC_SINT_OLOOP_GET_SYMB_N_LSB       0
   #define VC4VCODEC0_DEC_SINT_OLOOP_GET_SYMB_N_RESET     0x0

/***************************************************************************
 *DEC_SINT_OLOOP_END - DEC_OLOOP_END
 ***************************************************************************/
#define VC4VCODEC0_DEC_SINT_OLOOP_END                     HW_REGISTER_RW( 0x7f00ccfc )
   #define VC4VCODEC0_DEC_SINT_OLOOP_END_MASK             0x00000000
   #define VC4VCODEC0_DEC_SINT_OLOOP_END_WIDTH            0
   #define VC4VCODEC0_DEC_SINT_OLOOP_END_RESET            0x00000000
/***************************************************************************
 *MMIU_SD_PARAM - Picture Parameters and SDRAM timing controls
 ***************************************************************************/
#define VC4VCODEC0_MMIU_SD_PARAM                          HW_REGISTER_RW( 0x7f040804 )
   #define VC4VCODEC0_MMIU_SD_PARAM_MASK                  0xffff7fff
   #define VC4VCODEC0_MMIU_SD_PARAM_WIDTH                 32
   #define VC4VCODEC0_MMIU_SD_PARAM_RESET                 0x00000000
   #define VC4VCODEC0_MMIU_SD_PARAM_PMEMRDENA_BITS        31:31
   #define VC4VCODEC0_MMIU_SD_PARAM_PMEMRDENA_SET         0x80000000
   #define VC4VCODEC0_MMIU_SD_PARAM_PMEMRDENA_CLR         0x7fffffff
   #define VC4VCODEC0_MMIU_SD_PARAM_PMEMRDENA_MSB         31
   #define VC4VCODEC0_MMIU_SD_PARAM_PMEMRDENA_LSB         31
   #define VC4VCODEC0_MMIU_SD_PARAM_PMEMRDENA_RESET       0x0

   #define VC4VCODEC0_MMIU_SD_PARAM_DIS_BTERM_BITS        30:30
   #define VC4VCODEC0_MMIU_SD_PARAM_DIS_BTERM_SET         0x40000000
   #define VC4VCODEC0_MMIU_SD_PARAM_DIS_BTERM_CLR         0xbfffffff
   #define VC4VCODEC0_MMIU_SD_PARAM_DIS_BTERM_MSB         30
   #define VC4VCODEC0_MMIU_SD_PARAM_DIS_BTERM_LSB         30
   #define VC4VCODEC0_MMIU_SD_PARAM_DIS_BTERM_RESET       0x0

   #define VC4VCODEC0_MMIU_SD_PARAM_IS_RAM32_BITS         29:29
   #define VC4VCODEC0_MMIU_SD_PARAM_IS_RAM32_SET          0x20000000
   #define VC4VCODEC0_MMIU_SD_PARAM_IS_RAM32_CLR          0xdfffffff
   #define VC4VCODEC0_MMIU_SD_PARAM_IS_RAM32_MSB          29
   #define VC4VCODEC0_MMIU_SD_PARAM_IS_RAM32_LSB          29
   #define VC4VCODEC0_MMIU_SD_PARAM_IS_RAM32_RESET        0x0

   #define VC4VCODEC0_MMIU_SD_PARAM_USECHRHT_BITS         28:28
   #define VC4VCODEC0_MMIU_SD_PARAM_USECHRHT_SET          0x10000000
   #define VC4VCODEC0_MMIU_SD_PARAM_USECHRHT_CLR          0xefffffff
   #define VC4VCODEC0_MMIU_SD_PARAM_USECHRHT_MSB          28
   #define VC4VCODEC0_MMIU_SD_PARAM_USECHRHT_LSB          28
   #define VC4VCODEC0_MMIU_SD_PARAM_USECHRHT_RESET        0x0

   #define VC4VCODEC0_MMIU_SD_PARAM_TRDWR_BITS            27:26
   #define VC4VCODEC0_MMIU_SD_PARAM_TRDWR_SET             0x0c000000
   #define VC4VCODEC0_MMIU_SD_PARAM_TRDWR_CLR             0xf3ffffff
   #define VC4VCODEC0_MMIU_SD_PARAM_TRDWR_MSB             27
   #define VC4VCODEC0_MMIU_SD_PARAM_TRDWR_LSB             26
   #define VC4VCODEC0_MMIU_SD_PARAM_TRDWR_RESET           0x0

   #define VC4VCODEC0_MMIU_SD_PARAM_SCRATCH_BITS          25:25
   #define VC4VCODEC0_MMIU_SD_PARAM_SCRATCH_SET           0x02000000
   #define VC4VCODEC0_MMIU_SD_PARAM_SCRATCH_CLR           0xfdffffff
   #define VC4VCODEC0_MMIU_SD_PARAM_SCRATCH_MSB           25
   #define VC4VCODEC0_MMIU_SD_PARAM_SCRATCH_LSB           25
   #define VC4VCODEC0_MMIU_SD_PARAM_SCRATCH_RESET         0x0

   #define VC4VCODEC0_MMIU_SD_PARAM_SD_COL_BITS_BITS      24:23
   #define VC4VCODEC0_MMIU_SD_PARAM_SD_COL_BITS_SET       0x01800000
   #define VC4VCODEC0_MMIU_SD_PARAM_SD_COL_BITS_CLR       0xfe7fffff
   #define VC4VCODEC0_MMIU_SD_PARAM_SD_COL_BITS_MSB       24
   #define VC4VCODEC0_MMIU_SD_PARAM_SD_COL_BITS_LSB       23
   #define VC4VCODEC0_MMIU_SD_PARAM_SD_COL_BITS_RESET     0x0

   #define VC4VCODEC0_MMIU_SD_PARAM_TRFC_BITS             22:19
   #define VC4VCODEC0_MMIU_SD_PARAM_TRFC_SET              0x00780000
   #define VC4VCODEC0_MMIU_SD_PARAM_TRFC_CLR              0xff87ffff
   #define VC4VCODEC0_MMIU_SD_PARAM_TRFC_MSB              22
   #define VC4VCODEC0_MMIU_SD_PARAM_TRFC_LSB              19
   #define VC4VCODEC0_MMIU_SD_PARAM_TRFC_RESET            0x0

   #define VC4VCODEC0_MMIU_SD_PARAM_TWTR_BITS             18:16
   #define VC4VCODEC0_MMIU_SD_PARAM_TWTR_SET              0x00070000
   #define VC4VCODEC0_MMIU_SD_PARAM_TWTR_CLR              0xfff8ffff
   #define VC4VCODEC0_MMIU_SD_PARAM_TWTR_MSB              18
   #define VC4VCODEC0_MMIU_SD_PARAM_TWTR_LSB              16
   #define VC4VCODEC0_MMIU_SD_PARAM_TWTR_RESET            0x0

   #define VC4VCODEC0_MMIU_SD_PARAM_TWR_BITS              14:12
   #define VC4VCODEC0_MMIU_SD_PARAM_TWR_SET               0x00007000
   #define VC4VCODEC0_MMIU_SD_PARAM_TWR_CLR               0xffff8fff
   #define VC4VCODEC0_MMIU_SD_PARAM_TWR_MSB               14
   #define VC4VCODEC0_MMIU_SD_PARAM_TWR_LSB               12
   #define VC4VCODEC0_MMIU_SD_PARAM_TWR_RESET             0x0

   #define VC4VCODEC0_MMIU_SD_PARAM_TRRD_BITS             11:10
   #define VC4VCODEC0_MMIU_SD_PARAM_TRRD_SET              0x00000c00
   #define VC4VCODEC0_MMIU_SD_PARAM_TRRD_CLR              0xfffff3ff
   #define VC4VCODEC0_MMIU_SD_PARAM_TRRD_MSB              11
   #define VC4VCODEC0_MMIU_SD_PARAM_TRRD_LSB              10
   #define VC4VCODEC0_MMIU_SD_PARAM_TRRD_RESET            0x0

   #define VC4VCODEC0_MMIU_SD_PARAM_TRP_BITS              9:7
   #define VC4VCODEC0_MMIU_SD_PARAM_TRP_SET               0x00000380
   #define VC4VCODEC0_MMIU_SD_PARAM_TRP_CLR               0xfffffc7f
   #define VC4VCODEC0_MMIU_SD_PARAM_TRP_MSB               9
   #define VC4VCODEC0_MMIU_SD_PARAM_TRP_LSB               7
   #define VC4VCODEC0_MMIU_SD_PARAM_TRP_RESET             0x0

   #define VC4VCODEC0_MMIU_SD_PARAM_TRCD_BITS             6:4
   #define VC4VCODEC0_MMIU_SD_PARAM_TRCD_SET              0x00000070
   #define VC4VCODEC0_MMIU_SD_PARAM_TRCD_CLR              0xffffff8f
   #define VC4VCODEC0_MMIU_SD_PARAM_TRCD_MSB              6
   #define VC4VCODEC0_MMIU_SD_PARAM_TRCD_LSB              4
   #define VC4VCODEC0_MMIU_SD_PARAM_TRCD_RESET            0x0

   #define VC4VCODEC0_MMIU_SD_PARAM_TRAS_BITS             3:0
   #define VC4VCODEC0_MMIU_SD_PARAM_TRAS_SET              0x0000000f
   #define VC4VCODEC0_MMIU_SD_PARAM_TRAS_CLR              0xfffffff0
   #define VC4VCODEC0_MMIU_SD_PARAM_TRAS_MSB              3
   #define VC4VCODEC0_MMIU_SD_PARAM_TRAS_LSB              0
   #define VC4VCODEC0_MMIU_SD_PARAM_TRAS_RESET            0x0

/***************************************************************************
 *MMIU_SD_STRIPE_NEW - Picture stripe dimensions
 ***************************************************************************/
#define VC4VCODEC0_MMIU_SD_STRIPE_NEW                     HW_REGISTER_RW( 0x7f040900 )
   #define VC4VCODEC0_MMIU_SD_STRIPE_NEW_MASK             0x07ff1fff
   #define VC4VCODEC0_MMIU_SD_STRIPE_NEW_WIDTH            27
   #define VC4VCODEC0_MMIU_SD_STRIPE_NEW_RESET            0x00000000
   #define VC4VCODEC0_MMIU_SD_STRIPE_NEW_CHROMAHEIGHT_BITS 26:16
   #define VC4VCODEC0_MMIU_SD_STRIPE_NEW_CHROMAHEIGHT_SET 0x07ff0000
   #define VC4VCODEC0_MMIU_SD_STRIPE_NEW_CHROMAHEIGHT_CLR 0xf800ffff
   #define VC4VCODEC0_MMIU_SD_STRIPE_NEW_CHROMAHEIGHT_MSB 26
   #define VC4VCODEC0_MMIU_SD_STRIPE_NEW_CHROMAHEIGHT_LSB 16
   #define VC4VCODEC0_MMIU_SD_STRIPE_NEW_CHROMAHEIGHT_RESET 0x0

   #define VC4VCODEC0_MMIU_SD_STRIPE_NEW_LUMAHEIGHT_BITS  12:2
   #define VC4VCODEC0_MMIU_SD_STRIPE_NEW_LUMAHEIGHT_SET   0x00001ffc
   #define VC4VCODEC0_MMIU_SD_STRIPE_NEW_LUMAHEIGHT_CLR   0xffffe003
   #define VC4VCODEC0_MMIU_SD_STRIPE_NEW_LUMAHEIGHT_MSB   12
   #define VC4VCODEC0_MMIU_SD_STRIPE_NEW_LUMAHEIGHT_LSB   2
   #define VC4VCODEC0_MMIU_SD_STRIPE_NEW_LUMAHEIGHT_RESET 0x0

   #define VC4VCODEC0_MMIU_SD_STRIPE_NEW_WID_BITS         1:0
   #define VC4VCODEC0_MMIU_SD_STRIPE_NEW_WID_SET          0x00000003
   #define VC4VCODEC0_MMIU_SD_STRIPE_NEW_WID_CLR          0xfffffffc
   #define VC4VCODEC0_MMIU_SD_STRIPE_NEW_WID_MSB          1
   #define VC4VCODEC0_MMIU_SD_STRIPE_NEW_WID_LSB          0
   #define VC4VCODEC0_MMIU_SD_STRIPE_NEW_WID_RESET        0x0

/***************************************************************************
 *MMIU_SD_PICT_BASE_NEW - Picture base addresses
 ***************************************************************************/
#define VC4VCODEC0_MMIU_SD_PICT_BASE_NEW                  HW_REGISTER_RW( 0x7f040c00 )
   #define VC4VCODEC0_MMIU_SD_PICT_BASE_NEW_MASK          0xffffffff
   #define VC4VCODEC0_MMIU_SD_PICT_BASE_NEW_WIDTH         32
   #define VC4VCODEC0_MMIU_SD_PICT_BASE_NEW_RESET         0x00000000
   #define VC4VCODEC0_MMIU_SD_PICT_BASE_NEW_BASE_ADDR_BITS 31:0
   #define VC4VCODEC0_MMIU_SD_PICT_BASE_NEW_BASE_ADDR_SET 0xffffffff
   #define VC4VCODEC0_MMIU_SD_PICT_BASE_NEW_BASE_ADDR_CLR 0x00000000
   #define VC4VCODEC0_MMIU_SD_PICT_BASE_NEW_BASE_ADDR_MSB 31
   #define VC4VCODEC0_MMIU_SD_PICT_BASE_NEW_BASE_ADDR_LSB 0
   #define VC4VCODEC0_MMIU_SD_PICT_BASE_NEW_BASE_ADDR_RESET 0x0

/***************************************************************************
 *VCE_DATA_MEM_BASE - Location 0 of the VCE local data memory
 ***************************************************************************/
#define VC4VCODEC0_VCE_DATA_MEM_BASE                      HW_REGISTER_RW( 0x7f100000 )
   #define VC4VCODEC0_VCE_DATA_MEM_BASE_MASK              0xffffffff
   #define VC4VCODEC0_VCE_DATA_MEM_BASE_WIDTH             32
   #define VC4VCODEC0_VCE_DATA_MEM_BASE_RESET             0x00000000
   #define VC4VCODEC0_VCE_DATA_MEM_BASE_VALUE_BITS        31:0
   #define VC4VCODEC0_VCE_DATA_MEM_BASE_VALUE_SET         0xffffffff
   #define VC4VCODEC0_VCE_DATA_MEM_BASE_VALUE_CLR         0x00000000
   #define VC4VCODEC0_VCE_DATA_MEM_BASE_VALUE_MSB         31
   #define VC4VCODEC0_VCE_DATA_MEM_BASE_VALUE_LSB         0
   #define VC4VCODEC0_VCE_DATA_MEM_BASE_VALUE_RESET       0x0

/***************************************************************************
 *VCE_PROGRAM_MEM_BASE - Location 0 of the VCE local program memory
 ***************************************************************************/
#define VC4VCODEC0_VCE_PROGRAM_MEM_BASE                   HW_REGISTER_RW( 0x7f110000 )
   #define VC4VCODEC0_VCE_PROGRAM_MEM_BASE_MASK           0xffffffff
   #define VC4VCODEC0_VCE_PROGRAM_MEM_BASE_WIDTH          32
   #define VC4VCODEC0_VCE_PROGRAM_MEM_BASE_RESET          0x00000000
   #define VC4VCODEC0_VCE_PROGRAM_MEM_BASE_VALUE_BITS     31:0
   #define VC4VCODEC0_VCE_PROGRAM_MEM_BASE_VALUE_SET      0xffffffff
   #define VC4VCODEC0_VCE_PROGRAM_MEM_BASE_VALUE_CLR      0x00000000
   #define VC4VCODEC0_VCE_PROGRAM_MEM_BASE_VALUE_MSB      31
   #define VC4VCODEC0_VCE_PROGRAM_MEM_BASE_VALUE_LSB      0
   #define VC4VCODEC0_VCE_PROGRAM_MEM_BASE_VALUE_RESET    0x0

/***************************************************************************
 *VCE_REGISTERS_BASE - Location 0 of the VCE general purpose register file
 ***************************************************************************/
#define VC4VCODEC0_VCE_REGISTERS_BASE                     HW_REGISTER_RW( 0x7f120000 )
   #define VC4VCODEC0_VCE_REGISTERS_BASE_MASK             0xffffffff
   #define VC4VCODEC0_VCE_REGISTERS_BASE_WIDTH            32
   #define VC4VCODEC0_VCE_REGISTERS_BASE_RESET            0x00000000
   #define VC4VCODEC0_VCE_REGISTERS_BASE_VALUE_BITS       31:0
   #define VC4VCODEC0_VCE_REGISTERS_BASE_VALUE_SET        0xffffffff
   #define VC4VCODEC0_VCE_REGISTERS_BASE_VALUE_CLR        0x00000000
   #define VC4VCODEC0_VCE_REGISTERS_BASE_VALUE_MSB        31
   #define VC4VCODEC0_VCE_REGISTERS_BASE_VALUE_LSB        0
   #define VC4VCODEC0_VCE_REGISTERS_BASE_VALUE_RESET      0x0

/***************************************************************************
 *VCE_STATUS - VCE Status register
 ***************************************************************************/
#define VC4VCODEC0_VCE_STATUS                             HW_REGISTER_RO( 0x7f140000 )
   #define VC4VCODEC0_VCE_STATUS_MASK                     0x831f0fff
   #define VC4VCODEC0_VCE_STATUS_WIDTH                    32
   #define VC4VCODEC0_VCE_STATUS_RESET                    0x001200ff
   #define VC4VCODEC0_VCE_STATUS_INTERRUPT_BITS           31:31
   #define VC4VCODEC0_VCE_STATUS_INTERRUPT_SET            0x80000000
   #define VC4VCODEC0_VCE_STATUS_INTERRUPT_CLR            0x7fffffff
   #define VC4VCODEC0_VCE_STATUS_INTERRUPT_MSB            31
   #define VC4VCODEC0_VCE_STATUS_INTERRUPT_LSB            31
   #define VC4VCODEC0_VCE_STATUS_INTERRUPT_RESET          0x0

   #define VC4VCODEC0_VCE_STATUS_NANOFLAG_BITS            25:25
   #define VC4VCODEC0_VCE_STATUS_NANOFLAG_SET             0x02000000
   #define VC4VCODEC0_VCE_STATUS_NANOFLAG_CLR             0xfdffffff
   #define VC4VCODEC0_VCE_STATUS_NANOFLAG_MSB             25
   #define VC4VCODEC0_VCE_STATUS_NANOFLAG_LSB             25
   #define VC4VCODEC0_VCE_STATUS_NANOFLAG_RESET           0x0

   #define VC4VCODEC0_VCE_STATUS_RUNNING_BITS             24:24
   #define VC4VCODEC0_VCE_STATUS_RUNNING_SET              0x01000000
   #define VC4VCODEC0_VCE_STATUS_RUNNING_CLR              0xfeffffff
   #define VC4VCODEC0_VCE_STATUS_RUNNING_MSB              24
   #define VC4VCODEC0_VCE_STATUS_RUNNING_LSB              24
   #define VC4VCODEC0_VCE_STATUS_RUNNING_RESET            0x0

   #define VC4VCODEC0_VCE_STATUS_STOP_REASON_BITS         20:16
   #define VC4VCODEC0_VCE_STATUS_STOP_REASON_SET          0x001f0000
   #define VC4VCODEC0_VCE_STATUS_STOP_REASON_CLR          0xffe0ffff
   #define VC4VCODEC0_VCE_STATUS_STOP_REASON_MSB          20
   #define VC4VCODEC0_VCE_STATUS_STOP_REASON_LSB          16
   #define VC4VCODEC0_VCE_STATUS_STOP_REASON_RESET        0x12
   #define VC4VCODEC0_VCE_STATUS_STOP_REASON_BKPT         0
   #define VC4VCODEC0_VCE_STATUS_STOP_REASON_USER1        1
   #define VC4VCODEC0_VCE_STATUS_STOP_REASON_USER2        2
   #define VC4VCODEC0_VCE_STATUS_STOP_REASON_USER3        3
   #define VC4VCODEC0_VCE_STATUS_STOP_REASON_USER4        4
   #define VC4VCODEC0_VCE_STATUS_STOP_REASON_USER5        5
   #define VC4VCODEC0_VCE_STATUS_STOP_REASON_USER6        6
   #define VC4VCODEC0_VCE_STATUS_STOP_REASON_USER7        7
   #define VC4VCODEC0_VCE_STATUS_STOP_REASON_DMAIN        8
   #define VC4VCODEC0_VCE_STATUS_STOP_REASON_DMAOUT       9
   #define VC4VCODEC0_VCE_STATUS_STOP_REASON_MEMSYNC      10
   #define VC4VCODEC0_VCE_STATUS_STOP_REASON_SLEEP        11
   #define VC4VCODEC0_VCE_STATUS_STOP_REASON_STOPPED      16
   #define VC4VCODEC0_VCE_STATUS_STOP_REASON_RUNNING      17
   #define VC4VCODEC0_VCE_STATUS_STOP_REASON_INRESET      18
   #define VC4VCODEC0_VCE_STATUS_STOP_REASON_SINGLE       19

   #define VC4VCODEC0_VCE_STATUS_BUSY_SLEEP_BITS          11:11
   #define VC4VCODEC0_VCE_STATUS_BUSY_SLEEP_SET           0x00000800
   #define VC4VCODEC0_VCE_STATUS_BUSY_SLEEP_CLR           0xfffff7ff
   #define VC4VCODEC0_VCE_STATUS_BUSY_SLEEP_MSB           11
   #define VC4VCODEC0_VCE_STATUS_BUSY_SLEEP_LSB           11
   #define VC4VCODEC0_VCE_STATUS_BUSY_SLEEP_RESET         0x0

   #define VC4VCODEC0_VCE_STATUS_BUSY_MEMSYNC_BITS        10:10
   #define VC4VCODEC0_VCE_STATUS_BUSY_MEMSYNC_SET         0x00000400
   #define VC4VCODEC0_VCE_STATUS_BUSY_MEMSYNC_CLR         0xfffffbff
   #define VC4VCODEC0_VCE_STATUS_BUSY_MEMSYNC_MSB         10
   #define VC4VCODEC0_VCE_STATUS_BUSY_MEMSYNC_LSB         10
   #define VC4VCODEC0_VCE_STATUS_BUSY_MEMSYNC_RESET       0x0

   #define VC4VCODEC0_VCE_STATUS_BUSY_DMAOUT_BITS         9:9
   #define VC4VCODEC0_VCE_STATUS_BUSY_DMAOUT_SET          0x00000200
   #define VC4VCODEC0_VCE_STATUS_BUSY_DMAOUT_CLR          0xfffffdff
   #define VC4VCODEC0_VCE_STATUS_BUSY_DMAOUT_MSB          9
   #define VC4VCODEC0_VCE_STATUS_BUSY_DMAOUT_LSB          9
   #define VC4VCODEC0_VCE_STATUS_BUSY_DMAOUT_RESET        0x0

   #define VC4VCODEC0_VCE_STATUS_BUSY_DMAIN_BITS          8:8
   #define VC4VCODEC0_VCE_STATUS_BUSY_DMAIN_SET           0x00000100
   #define VC4VCODEC0_VCE_STATUS_BUSY_DMAIN_CLR           0xfffffeff
   #define VC4VCODEC0_VCE_STATUS_BUSY_DMAIN_MSB           8
   #define VC4VCODEC0_VCE_STATUS_BUSY_DMAIN_LSB           8
   #define VC4VCODEC0_VCE_STATUS_BUSY_DMAIN_RESET         0x0

   #define VC4VCODEC0_VCE_STATUS_BUSY_USER_BITS           7:1
   #define VC4VCODEC0_VCE_STATUS_BUSY_USER_SET            0x000000fe
   #define VC4VCODEC0_VCE_STATUS_BUSY_USER_CLR            0xffffff01
   #define VC4VCODEC0_VCE_STATUS_BUSY_USER_MSB            7
   #define VC4VCODEC0_VCE_STATUS_BUSY_USER_LSB            1
   #define VC4VCODEC0_VCE_STATUS_BUSY_USER_RESET          0x7f

   #define VC4VCODEC0_VCE_STATUS_BUSY_BKPT_BITS           0:0
   #define VC4VCODEC0_VCE_STATUS_BUSY_BKPT_SET            0x00000001
   #define VC4VCODEC0_VCE_STATUS_BUSY_BKPT_CLR            0xfffffffe
   #define VC4VCODEC0_VCE_STATUS_BUSY_BKPT_MSB            0
   #define VC4VCODEC0_VCE_STATUS_BUSY_BKPT_LSB            0
   #define VC4VCODEC0_VCE_STATUS_BUSY_BKPT_RESET          0x1

/***************************************************************************
 *VCE_VERSION - VCE_VERSION register
 ***************************************************************************/
#define VC4VCODEC0_VCE_VERSION                            HW_REGISTER_RO( 0x7f140004 )
   #define VC4VCODEC0_VCE_VERSION_MASK                    0xffffffff
   #define VC4VCODEC0_VCE_VERSION_WIDTH                   32
   #define VC4VCODEC0_VCE_VERSION_RESET                   0x00000000
   #define VC4VCODEC0_VCE_VERSION_VALUE_BITS              31:0
   #define VC4VCODEC0_VCE_VERSION_VALUE_SET               0xffffffff
   #define VC4VCODEC0_VCE_VERSION_VALUE_CLR               0x00000000
   #define VC4VCODEC0_VCE_VERSION_VALUE_MSB               31
   #define VC4VCODEC0_VCE_VERSION_VALUE_LSB               0
   #define VC4VCODEC0_VCE_VERSION_VALUE_RESET             0x0

/***************************************************************************
 *VCE_PC_PF0 - VCE_PC_PF0 register
 ***************************************************************************/
#define VC4VCODEC0_VCE_PC_PF0                             HW_REGISTER_RW( 0x7f140008 )
   #define VC4VCODEC0_VCE_PC_PF0_MASK                     0x00003ffc
   #define VC4VCODEC0_VCE_PC_PF0_WIDTH                    14
   #define VC4VCODEC0_VCE_PC_PF0_RESET                    0x00000000
   #define VC4VCODEC0_VCE_PC_PF0_VALUE_BITS               13:2
   #define VC4VCODEC0_VCE_PC_PF0_VALUE_SET                0x00003ffc
   #define VC4VCODEC0_VCE_PC_PF0_VALUE_CLR                0xffffc003
   #define VC4VCODEC0_VCE_PC_PF0_VALUE_MSB                13
   #define VC4VCODEC0_VCE_PC_PF0_VALUE_LSB                2
   #define VC4VCODEC0_VCE_PC_PF0_VALUE_RESET              0x0

/***************************************************************************
 *VCE_PC_IF0 - VCE_PC_IF0 register
 ***************************************************************************/
#define VC4VCODEC0_VCE_PC_IF0                             HW_REGISTER_RO( 0x7f14000c )
   #define VC4VCODEC0_VCE_PC_IF0_MASK                     0xffffffff
   #define VC4VCODEC0_VCE_PC_IF0_WIDTH                    32
   #define VC4VCODEC0_VCE_PC_IF0_RESET                    0x00000000
   #define VC4VCODEC0_VCE_PC_IF0_VALUE_BITS               31:0
   #define VC4VCODEC0_VCE_PC_IF0_VALUE_SET                0xffffffff
   #define VC4VCODEC0_VCE_PC_IF0_VALUE_CLR                0x00000000
   #define VC4VCODEC0_VCE_PC_IF0_VALUE_MSB                31
   #define VC4VCODEC0_VCE_PC_IF0_VALUE_LSB                0
   #define VC4VCODEC0_VCE_PC_IF0_VALUE_RESET              0x0

/***************************************************************************
 *VCE_PC_RD0 - VCE_PC_RD0 register
 ***************************************************************************/
#define VC4VCODEC0_VCE_PC_RD0                             HW_REGISTER_RO( 0x7f140010 )
   #define VC4VCODEC0_VCE_PC_RD0_MASK                     0xffffffff
   #define VC4VCODEC0_VCE_PC_RD0_WIDTH                    32
   #define VC4VCODEC0_VCE_PC_RD0_RESET                    0x00000000
   #define VC4VCODEC0_VCE_PC_RD0_VALUE_BITS               31:0
   #define VC4VCODEC0_VCE_PC_RD0_VALUE_SET                0xffffffff
   #define VC4VCODEC0_VCE_PC_RD0_VALUE_CLR                0x00000000
   #define VC4VCODEC0_VCE_PC_RD0_VALUE_MSB                31
   #define VC4VCODEC0_VCE_PC_RD0_VALUE_LSB                0
   #define VC4VCODEC0_VCE_PC_RD0_VALUE_RESET              0x0

/***************************************************************************
 *VCE_PC_EX0 - VCE_PC_EX0 register
 ***************************************************************************/
#define VC4VCODEC0_VCE_PC_EX0                             HW_REGISTER_RO( 0x7f140014 )
   #define VC4VCODEC0_VCE_PC_EX0_MASK                     0xffffffff
   #define VC4VCODEC0_VCE_PC_EX0_WIDTH                    32
   #define VC4VCODEC0_VCE_PC_EX0_RESET                    0x00000000
   #define VC4VCODEC0_VCE_PC_EX0_VALUE_BITS               31:0
   #define VC4VCODEC0_VCE_PC_EX0_VALUE_SET                0xffffffff
   #define VC4VCODEC0_VCE_PC_EX0_VALUE_CLR                0x00000000
   #define VC4VCODEC0_VCE_PC_EX0_VALUE_MSB                31
   #define VC4VCODEC0_VCE_PC_EX0_VALUE_LSB                0
   #define VC4VCODEC0_VCE_PC_EX0_VALUE_RESET              0x0

/***************************************************************************
 *VCE_CONTROL - VCE Control register
 ***************************************************************************/
#define VC4VCODEC0_VCE_CONTROL                            HW_REGISTER_RW( 0x7f140020 )
   #define VC4VCODEC0_VCE_CONTROL_MASK                    0x00000003
   #define VC4VCODEC0_VCE_CONTROL_WIDTH                   2
   #define VC4VCODEC0_VCE_CONTROL_RESET                   0x00000000
   #define VC4VCODEC0_VCE_CONTROL_CMD_BITS                1:0
   #define VC4VCODEC0_VCE_CONTROL_CMD_SET                 0x00000003
   #define VC4VCODEC0_VCE_CONTROL_CMD_CLR                 0xfffffffc
   #define VC4VCODEC0_VCE_CONTROL_CMD_MSB                 1
   #define VC4VCODEC0_VCE_CONTROL_CMD_LSB                 0
   #define VC4VCODEC0_VCE_CONTROL_CMD_RESET               0x0
   #define VC4VCODEC0_VCE_CONTROL_CMD_CLEAR_RUN           0
   #define VC4VCODEC0_VCE_CONTROL_CMD_SET_RUN             1
   #define VC4VCODEC0_VCE_CONTROL_CMD_SINGLE_STEP         3

/***************************************************************************
 *VCE_SEMA_CLEAR - VCE_SEMA_CLEAR register
 ***************************************************************************/
#define VC4VCODEC0_VCE_SEMA_CLEAR                         HW_REGISTER_RW( 0x7f140024 )
   #define VC4VCODEC0_VCE_SEMA_CLEAR_MASK                 0x820000ff
   #define VC4VCODEC0_VCE_SEMA_CLEAR_WIDTH                32
   #define VC4VCODEC0_VCE_SEMA_CLEAR_RESET                0x00000000
   #define VC4VCODEC0_VCE_SEMA_CLEAR_CLR_INTERRUPT_BITS   31:31
   #define VC4VCODEC0_VCE_SEMA_CLEAR_CLR_INTERRUPT_SET    0x80000000
   #define VC4VCODEC0_VCE_SEMA_CLEAR_CLR_INTERRUPT_CLR    0x7fffffff
   #define VC4VCODEC0_VCE_SEMA_CLEAR_CLR_INTERRUPT_MSB    31
   #define VC4VCODEC0_VCE_SEMA_CLEAR_CLR_INTERRUPT_LSB    31
   #define VC4VCODEC0_VCE_SEMA_CLEAR_CLR_INTERRUPT_RESET  0x0

   #define VC4VCODEC0_VCE_SEMA_CLEAR_CLR_NANOFLAG_BITS    25:25
   #define VC4VCODEC0_VCE_SEMA_CLEAR_CLR_NANOFLAG_SET     0x02000000
   #define VC4VCODEC0_VCE_SEMA_CLEAR_CLR_NANOFLAG_CLR     0xfdffffff
   #define VC4VCODEC0_VCE_SEMA_CLEAR_CLR_NANOFLAG_MSB     25
   #define VC4VCODEC0_VCE_SEMA_CLEAR_CLR_NANOFLAG_LSB     25
   #define VC4VCODEC0_VCE_SEMA_CLEAR_CLR_NANOFLAG_RESET   0x0

   #define VC4VCODEC0_VCE_SEMA_CLEAR_CLR_USER_BITS        7:1
   #define VC4VCODEC0_VCE_SEMA_CLEAR_CLR_USER_SET         0x000000fe
   #define VC4VCODEC0_VCE_SEMA_CLEAR_CLR_USER_CLR         0xffffff01
   #define VC4VCODEC0_VCE_SEMA_CLEAR_CLR_USER_MSB         7
   #define VC4VCODEC0_VCE_SEMA_CLEAR_CLR_USER_LSB         1
   #define VC4VCODEC0_VCE_SEMA_CLEAR_CLR_USER_RESET       0x0

   #define VC4VCODEC0_VCE_SEMA_CLEAR_CLR_BKPT_BITS        0:0
   #define VC4VCODEC0_VCE_SEMA_CLEAR_CLR_BKPT_SET         0x00000001
   #define VC4VCODEC0_VCE_SEMA_CLEAR_CLR_BKPT_CLR         0xfffffffe
   #define VC4VCODEC0_VCE_SEMA_CLEAR_CLR_BKPT_MSB         0
   #define VC4VCODEC0_VCE_SEMA_CLEAR_CLR_BKPT_LSB         0
   #define VC4VCODEC0_VCE_SEMA_CLEAR_CLR_BKPT_RESET       0x0

/***************************************************************************
 *VCE_SEMA_SET - VCE_SEMA_SET register
 ***************************************************************************/
#define VC4VCODEC0_VCE_SEMA_SET                           HW_REGISTER_RW( 0x7f140028 )
   #define VC4VCODEC0_VCE_SEMA_SET_MASK                   0x020000ff
   #define VC4VCODEC0_VCE_SEMA_SET_WIDTH                  26
   #define VC4VCODEC0_VCE_SEMA_SET_RESET                  0x00000000
   #define VC4VCODEC0_VCE_SEMA_SET_SET_NANOFLAG_BITS      25:25
   #define VC4VCODEC0_VCE_SEMA_SET_SET_NANOFLAG_SET       0x02000000
   #define VC4VCODEC0_VCE_SEMA_SET_SET_NANOFLAG_CLR       0xfdffffff
   #define VC4VCODEC0_VCE_SEMA_SET_SET_NANOFLAG_MSB       25
   #define VC4VCODEC0_VCE_SEMA_SET_SET_NANOFLAG_LSB       25
   #define VC4VCODEC0_VCE_SEMA_SET_SET_NANOFLAG_RESET     0x0

   #define VC4VCODEC0_VCE_SEMA_SET_SET_USER_BITS          7:1
   #define VC4VCODEC0_VCE_SEMA_SET_SET_USER_SET           0x000000fe
   #define VC4VCODEC0_VCE_SEMA_SET_SET_USER_CLR           0xffffff01
   #define VC4VCODEC0_VCE_SEMA_SET_SET_USER_MSB           7
   #define VC4VCODEC0_VCE_SEMA_SET_SET_USER_LSB           1
   #define VC4VCODEC0_VCE_SEMA_SET_SET_USER_RESET         0x0

   #define VC4VCODEC0_VCE_SEMA_SET_SET_BKPT_BITS          0:0
   #define VC4VCODEC0_VCE_SEMA_SET_SET_BKPT_SET           0x00000001
   #define VC4VCODEC0_VCE_SEMA_SET_SET_BKPT_CLR           0xfffffffe
   #define VC4VCODEC0_VCE_SEMA_SET_SET_BKPT_MSB           0
   #define VC4VCODEC0_VCE_SEMA_SET_SET_BKPT_LSB           0
   #define VC4VCODEC0_VCE_SEMA_SET_SET_BKPT_RESET         0x0

/***************************************************************************
 *VCE_BAD_ADDR - VCE_BAD_ADDR register
 ***************************************************************************/
#define VC4VCODEC0_VCE_BAD_ADDR                           HW_REGISTER_RO( 0x7f140030 )
   #define VC4VCODEC0_VCE_BAD_ADDR_MASK                   0xffffffff
   #define VC4VCODEC0_VCE_BAD_ADDR_WIDTH                  32
   #define VC4VCODEC0_VCE_BAD_ADDR_RESET                  0x00000000
   #define VC4VCODEC0_VCE_BAD_ADDR_OUT_OF_RANGE_BITS      31:31
   #define VC4VCODEC0_VCE_BAD_ADDR_OUT_OF_RANGE_SET       0x80000000
   #define VC4VCODEC0_VCE_BAD_ADDR_OUT_OF_RANGE_CLR       0x7fffffff
   #define VC4VCODEC0_VCE_BAD_ADDR_OUT_OF_RANGE_MSB       31
   #define VC4VCODEC0_VCE_BAD_ADDR_OUT_OF_RANGE_LSB       31
   #define VC4VCODEC0_VCE_BAD_ADDR_OUT_OF_RANGE_RESET     0x0

   #define VC4VCODEC0_VCE_BAD_ADDR_INSTR_ERR_BITS         30:30
   #define VC4VCODEC0_VCE_BAD_ADDR_INSTR_ERR_SET          0x40000000
   #define VC4VCODEC0_VCE_BAD_ADDR_INSTR_ERR_CLR          0xbfffffff
   #define VC4VCODEC0_VCE_BAD_ADDR_INSTR_ERR_MSB          30
   #define VC4VCODEC0_VCE_BAD_ADDR_INSTR_ERR_LSB          30
   #define VC4VCODEC0_VCE_BAD_ADDR_INSTR_ERR_RESET        0x0

   #define VC4VCODEC0_VCE_BAD_ADDR_BANG_IN_ERR_BITS       29:29
   #define VC4VCODEC0_VCE_BAD_ADDR_BANG_IN_ERR_SET        0x20000000
   #define VC4VCODEC0_VCE_BAD_ADDR_BANG_IN_ERR_CLR        0xdfffffff
   #define VC4VCODEC0_VCE_BAD_ADDR_BANG_IN_ERR_MSB        29
   #define VC4VCODEC0_VCE_BAD_ADDR_BANG_IN_ERR_LSB        29
   #define VC4VCODEC0_VCE_BAD_ADDR_BANG_IN_ERR_RESET      0x0

   #define VC4VCODEC0_VCE_BAD_ADDR_BANG_OUT_ERR_BITS      28:28
   #define VC4VCODEC0_VCE_BAD_ADDR_BANG_OUT_ERR_SET       0x10000000
   #define VC4VCODEC0_VCE_BAD_ADDR_BANG_OUT_ERR_CLR       0xefffffff
   #define VC4VCODEC0_VCE_BAD_ADDR_BANG_OUT_ERR_MSB       28
   #define VC4VCODEC0_VCE_BAD_ADDR_BANG_OUT_ERR_LSB       28
   #define VC4VCODEC0_VCE_BAD_ADDR_BANG_OUT_ERR_RESET     0x0

   #define VC4VCODEC0_VCE_BAD_ADDR_DMA_IN_ERR_BITS        27:27
   #define VC4VCODEC0_VCE_BAD_ADDR_DMA_IN_ERR_SET         0x08000000
   #define VC4VCODEC0_VCE_BAD_ADDR_DMA_IN_ERR_CLR         0xf7ffffff
   #define VC4VCODEC0_VCE_BAD_ADDR_DMA_IN_ERR_MSB         27
   #define VC4VCODEC0_VCE_BAD_ADDR_DMA_IN_ERR_LSB         27
   #define VC4VCODEC0_VCE_BAD_ADDR_DMA_IN_ERR_RESET       0x0

   #define VC4VCODEC0_VCE_BAD_ADDR_DMA_OUT_ERR_BITS       26:26
   #define VC4VCODEC0_VCE_BAD_ADDR_DMA_OUT_ERR_SET        0x04000000
   #define VC4VCODEC0_VCE_BAD_ADDR_DMA_OUT_ERR_CLR        0xfbffffff
   #define VC4VCODEC0_VCE_BAD_ADDR_DMA_OUT_ERR_MSB        26
   #define VC4VCODEC0_VCE_BAD_ADDR_DMA_OUT_ERR_LSB        26
   #define VC4VCODEC0_VCE_BAD_ADDR_DMA_OUT_ERR_RESET      0x0

   #define VC4VCODEC0_VCE_BAD_ADDR_DMAINIT_ERR_BITS       25:25
   #define VC4VCODEC0_VCE_BAD_ADDR_DMAINIT_ERR_SET        0x02000000
   #define VC4VCODEC0_VCE_BAD_ADDR_DMAINIT_ERR_CLR        0xfdffffff
   #define VC4VCODEC0_VCE_BAD_ADDR_DMAINIT_ERR_MSB        25
   #define VC4VCODEC0_VCE_BAD_ADDR_DMAINIT_ERR_LSB        25
   #define VC4VCODEC0_VCE_BAD_ADDR_DMAINIT_ERR_RESET      0x0

   #define VC4VCODEC0_VCE_BAD_ADDR_SD_ACCESS_ERR_BITS     24:24
   #define VC4VCODEC0_VCE_BAD_ADDR_SD_ACCESS_ERR_SET      0x01000000
   #define VC4VCODEC0_VCE_BAD_ADDR_SD_ACCESS_ERR_CLR      0xfeffffff
   #define VC4VCODEC0_VCE_BAD_ADDR_SD_ACCESS_ERR_MSB      24
   #define VC4VCODEC0_VCE_BAD_ADDR_SD_ACCESS_ERR_LSB      24
   #define VC4VCODEC0_VCE_BAD_ADDR_SD_ACCESS_ERR_RESET    0x0

   #define VC4VCODEC0_VCE_BAD_ADDR_DMEM_ADDR_BITS         23:0
   #define VC4VCODEC0_VCE_BAD_ADDR_DMEM_ADDR_SET          0x00ffffff
   #define VC4VCODEC0_VCE_BAD_ADDR_DMEM_ADDR_CLR          0xff000000
   #define VC4VCODEC0_VCE_BAD_ADDR_DMEM_ADDR_MSB          23
   #define VC4VCODEC0_VCE_BAD_ADDR_DMEM_ADDR_LSB          0
   #define VC4VCODEC0_VCE_BAD_ADDR_DMEM_ADDR_RESET        0x0

/***************************************************************************
 *VCE_PC_ERR - VCE_PC_ERR register
 ***************************************************************************/
#define VC4VCODEC0_VCE_PC_ERR                             HW_REGISTER_RO( 0x7f140034 )
   #define VC4VCODEC0_VCE_PC_ERR_MASK                     0xffffffff
   #define VC4VCODEC0_VCE_PC_ERR_WIDTH                    32
   #define VC4VCODEC0_VCE_PC_ERR_RESET                    0x00000000
   #define VC4VCODEC0_VCE_PC_ERR_PC_BITS                  31:0
   #define VC4VCODEC0_VCE_PC_ERR_PC_SET                   0xffffffff
   #define VC4VCODEC0_VCE_PC_ERR_PC_CLR                   0x00000000
   #define VC4VCODEC0_VCE_PC_ERR_PC_MSB                   31
   #define VC4VCODEC0_VCE_PC_ERR_PC_LSB                   0
   #define VC4VCODEC0_VCE_PC_ERR_PC_RESET                 0x0

/***************************************************************************
 *ENC_CME_CURY - Memory address from which to load Cur Luma
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_CURY                           HW_REGISTER_RW( 0x7f400300 )
   #define VC4VCODEC0_ENC_CME_CURY_MASK                   0xfffffff0
   #define VC4VCODEC0_ENC_CME_CURY_WIDTH                  32
   #define VC4VCODEC0_ENC_CME_CURY_RESET                  0x00000000
   #define VC4VCODEC0_ENC_CME_CURY_LOAD1Y_BITS            31:4
   #define VC4VCODEC0_ENC_CME_CURY_LOAD1Y_SET             0xfffffff0
   #define VC4VCODEC0_ENC_CME_CURY_LOAD1Y_CLR             0x0000000f
   #define VC4VCODEC0_ENC_CME_CURY_LOAD1Y_MSB             31
   #define VC4VCODEC0_ENC_CME_CURY_LOAD1Y_LSB             4
   #define VC4VCODEC0_ENC_CME_CURY_LOAD1Y_RESET           0x0

/***************************************************************************
 *ENC_CME_CURC - Memory address from which to load Cur Chroma
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_CURC                           HW_REGISTER_RW( 0x7f400304 )
   #define VC4VCODEC0_ENC_CME_CURC_MASK                   0xfffffff0
   #define VC4VCODEC0_ENC_CME_CURC_WIDTH                  32
   #define VC4VCODEC0_ENC_CME_CURC_RESET                  0x00000000
   #define VC4VCODEC0_ENC_CME_CURC_LOAD1C_BITS            31:4
   #define VC4VCODEC0_ENC_CME_CURC_LOAD1C_SET             0xfffffff0
   #define VC4VCODEC0_ENC_CME_CURC_LOAD1C_CLR             0x0000000f
   #define VC4VCODEC0_ENC_CME_CURC_LOAD1C_MSB             31
   #define VC4VCODEC0_ENC_CME_CURC_LOAD1C_LSB             4
   #define VC4VCODEC0_ENC_CME_CURC_LOAD1C_RESET           0x0

/***************************************************************************
 *ENC_CME_REFY - Memory address from which to load Ref Luma
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_REFY                           HW_REGISTER_RW( 0x7f400308 )
   #define VC4VCODEC0_ENC_CME_REFY_MASK                   0xfffffff0
   #define VC4VCODEC0_ENC_CME_REFY_WIDTH                  32
   #define VC4VCODEC0_ENC_CME_REFY_RESET                  0x00000000
   #define VC4VCODEC0_ENC_CME_REFY_LOAD2Y_BITS            31:4
   #define VC4VCODEC0_ENC_CME_REFY_LOAD2Y_SET             0xfffffff0
   #define VC4VCODEC0_ENC_CME_REFY_LOAD2Y_CLR             0x0000000f
   #define VC4VCODEC0_ENC_CME_REFY_LOAD2Y_MSB             31
   #define VC4VCODEC0_ENC_CME_REFY_LOAD2Y_LSB             4
   #define VC4VCODEC0_ENC_CME_REFY_LOAD2Y_RESET           0x0

/***************************************************************************
 *ENC_CME_REFC - Memory address from which to load Ref Chroma
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_REFC                           HW_REGISTER_RW( 0x7f40030c )
   #define VC4VCODEC0_ENC_CME_REFC_MASK                   0xfffffff0
   #define VC4VCODEC0_ENC_CME_REFC_WIDTH                  32
   #define VC4VCODEC0_ENC_CME_REFC_RESET                  0x00000000
   #define VC4VCODEC0_ENC_CME_REFC_LOAD2C_BITS            31:4
   #define VC4VCODEC0_ENC_CME_REFC_LOAD2C_SET             0xfffffff0
   #define VC4VCODEC0_ENC_CME_REFC_LOAD2C_CLR             0x0000000f
   #define VC4VCODEC0_ENC_CME_REFC_LOAD2C_MSB             31
   #define VC4VCODEC0_ENC_CME_REFC_LOAD2C_LSB             4
   #define VC4VCODEC0_ENC_CME_REFC_LOAD2C_RESET           0x0

/***************************************************************************
 *ENC_CME_LOADCTRL - Load State Machine control / status
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_LOADCTRL                       HW_REGISTER_RW( 0x7f400310 )
   #define VC4VCODEC0_ENC_CME_LOADCTRL_MASK               0xfffffffb
   #define VC4VCODEC0_ENC_CME_LOADCTRL_WIDTH              32
   #define VC4VCODEC0_ENC_CME_LOADCTRL_RESET              0x00000000
   #define VC4VCODEC0_ENC_CME_LOADCTRL_VCB_BITS           31:30
   #define VC4VCODEC0_ENC_CME_LOADCTRL_VCB_SET            0xc0000000
   #define VC4VCODEC0_ENC_CME_LOADCTRL_VCB_CLR            0x3fffffff
   #define VC4VCODEC0_ENC_CME_LOADCTRL_VCB_MSB            31
   #define VC4VCODEC0_ENC_CME_LOADCTRL_VCB_LSB            30
   #define VC4VCODEC0_ENC_CME_LOADCTRL_VCB_RESET          0x0

   #define VC4VCODEC0_ENC_CME_LOADCTRL_HCB_BITS           29:28
   #define VC4VCODEC0_ENC_CME_LOADCTRL_HCB_SET            0x30000000
   #define VC4VCODEC0_ENC_CME_LOADCTRL_HCB_CLR            0xcfffffff
   #define VC4VCODEC0_ENC_CME_LOADCTRL_HCB_MSB            29
   #define VC4VCODEC0_ENC_CME_LOADCTRL_HCB_LSB            28
   #define VC4VCODEC0_ENC_CME_LOADCTRL_HCB_RESET          0x0

   #define VC4VCODEC0_ENC_CME_LOADCTRL_REF_HPOS_BITS      27:26
   #define VC4VCODEC0_ENC_CME_LOADCTRL_REF_HPOS_SET       0x0c000000
   #define VC4VCODEC0_ENC_CME_LOADCTRL_REF_HPOS_CLR       0xf3ffffff
   #define VC4VCODEC0_ENC_CME_LOADCTRL_REF_HPOS_MSB       27
   #define VC4VCODEC0_ENC_CME_LOADCTRL_REF_HPOS_LSB       26
   #define VC4VCODEC0_ENC_CME_LOADCTRL_REF_HPOS_RESET     0x0

   #define VC4VCODEC0_ENC_CME_LOADCTRL_REF_VPOS_BITS      25:22
   #define VC4VCODEC0_ENC_CME_LOADCTRL_REF_VPOS_SET       0x03c00000
   #define VC4VCODEC0_ENC_CME_LOADCTRL_REF_VPOS_CLR       0xfc3fffff
   #define VC4VCODEC0_ENC_CME_LOADCTRL_REF_VPOS_MSB       25
   #define VC4VCODEC0_ENC_CME_LOADCTRL_REF_VPOS_LSB       22
   #define VC4VCODEC0_ENC_CME_LOADCTRL_REF_VPOS_RESET     0x0

   #define VC4VCODEC0_ENC_CME_LOADCTRL_REF_HEIGHT_BITS    21:18
   #define VC4VCODEC0_ENC_CME_LOADCTRL_REF_HEIGHT_SET     0x003c0000
   #define VC4VCODEC0_ENC_CME_LOADCTRL_REF_HEIGHT_CLR     0xffc3ffff
   #define VC4VCODEC0_ENC_CME_LOADCTRL_REF_HEIGHT_MSB     21
   #define VC4VCODEC0_ENC_CME_LOADCTRL_REF_HEIGHT_LSB     18
   #define VC4VCODEC0_ENC_CME_LOADCTRL_REF_HEIGHT_RESET   0x0

   #define VC4VCODEC0_ENC_CME_LOADCTRL_CUR_HPOS_BITS      17:16
   #define VC4VCODEC0_ENC_CME_LOADCTRL_CUR_HPOS_SET       0x00030000
   #define VC4VCODEC0_ENC_CME_LOADCTRL_CUR_HPOS_CLR       0xfffcffff
   #define VC4VCODEC0_ENC_CME_LOADCTRL_CUR_HPOS_MSB       17
   #define VC4VCODEC0_ENC_CME_LOADCTRL_CUR_HPOS_LSB       16
   #define VC4VCODEC0_ENC_CME_LOADCTRL_CUR_HPOS_RESET     0x0

   #define VC4VCODEC0_ENC_CME_LOADCTRL_CUR_VPOS_BITS      15:12
   #define VC4VCODEC0_ENC_CME_LOADCTRL_CUR_VPOS_SET       0x0000f000
   #define VC4VCODEC0_ENC_CME_LOADCTRL_CUR_VPOS_CLR       0xffff0fff
   #define VC4VCODEC0_ENC_CME_LOADCTRL_CUR_VPOS_MSB       15
   #define VC4VCODEC0_ENC_CME_LOADCTRL_CUR_VPOS_LSB       12
   #define VC4VCODEC0_ENC_CME_LOADCTRL_CUR_VPOS_RESET     0x0

   #define VC4VCODEC0_ENC_CME_LOADCTRL_CUR_HEIGHT_BITS    11:8
   #define VC4VCODEC0_ENC_CME_LOADCTRL_CUR_HEIGHT_SET     0x00000f00
   #define VC4VCODEC0_ENC_CME_LOADCTRL_CUR_HEIGHT_CLR     0xfffff0ff
   #define VC4VCODEC0_ENC_CME_LOADCTRL_CUR_HEIGHT_MSB     11
   #define VC4VCODEC0_ENC_CME_LOADCTRL_CUR_HEIGHT_LSB     8
   #define VC4VCODEC0_ENC_CME_LOADCTRL_CUR_HEIGHT_RESET   0x0

   #define VC4VCODEC0_ENC_CME_LOADCTRL_DO_REFC_BITS       7:7
   #define VC4VCODEC0_ENC_CME_LOADCTRL_DO_REFC_SET        0x00000080
   #define VC4VCODEC0_ENC_CME_LOADCTRL_DO_REFC_CLR        0xffffff7f
   #define VC4VCODEC0_ENC_CME_LOADCTRL_DO_REFC_MSB        7
   #define VC4VCODEC0_ENC_CME_LOADCTRL_DO_REFC_LSB        7
   #define VC4VCODEC0_ENC_CME_LOADCTRL_DO_REFC_RESET      0x0

   #define VC4VCODEC0_ENC_CME_LOADCTRL_DO_REFY_BITS       6:6
   #define VC4VCODEC0_ENC_CME_LOADCTRL_DO_REFY_SET        0x00000040
   #define VC4VCODEC0_ENC_CME_LOADCTRL_DO_REFY_CLR        0xffffffbf
   #define VC4VCODEC0_ENC_CME_LOADCTRL_DO_REFY_MSB        6
   #define VC4VCODEC0_ENC_CME_LOADCTRL_DO_REFY_LSB        6
   #define VC4VCODEC0_ENC_CME_LOADCTRL_DO_REFY_RESET      0x0

   #define VC4VCODEC0_ENC_CME_LOADCTRL_DO_CURC_BITS       5:5
   #define VC4VCODEC0_ENC_CME_LOADCTRL_DO_CURC_SET        0x00000020
   #define VC4VCODEC0_ENC_CME_LOADCTRL_DO_CURC_CLR        0xffffffdf
   #define VC4VCODEC0_ENC_CME_LOADCTRL_DO_CURC_MSB        5
   #define VC4VCODEC0_ENC_CME_LOADCTRL_DO_CURC_LSB        5
   #define VC4VCODEC0_ENC_CME_LOADCTRL_DO_CURC_RESET      0x0

   #define VC4VCODEC0_ENC_CME_LOADCTRL_DO_CURY_BITS       4:4
   #define VC4VCODEC0_ENC_CME_LOADCTRL_DO_CURY_SET        0x00000010
   #define VC4VCODEC0_ENC_CME_LOADCTRL_DO_CURY_CLR        0xffffffef
   #define VC4VCODEC0_ENC_CME_LOADCTRL_DO_CURY_MSB        4
   #define VC4VCODEC0_ENC_CME_LOADCTRL_DO_CURY_LSB        4
   #define VC4VCODEC0_ENC_CME_LOADCTRL_DO_CURY_RESET      0x0

   #define VC4VCODEC0_ENC_CME_LOADCTRL_VPITCH_BITS        3:3
   #define VC4VCODEC0_ENC_CME_LOADCTRL_VPITCH_SET         0x00000008
   #define VC4VCODEC0_ENC_CME_LOADCTRL_VPITCH_CLR         0xfffffff7
   #define VC4VCODEC0_ENC_CME_LOADCTRL_VPITCH_MSB         3
   #define VC4VCODEC0_ENC_CME_LOADCTRL_VPITCH_LSB         3
   #define VC4VCODEC0_ENC_CME_LOADCTRL_VPITCH_RESET       0x0

   #define VC4VCODEC0_ENC_CME_LOADCTRL_BUSY_BITS          1:1
   #define VC4VCODEC0_ENC_CME_LOADCTRL_BUSY_SET           0x00000002
   #define VC4VCODEC0_ENC_CME_LOADCTRL_BUSY_CLR           0xfffffffd
   #define VC4VCODEC0_ENC_CME_LOADCTRL_BUSY_MSB           1
   #define VC4VCODEC0_ENC_CME_LOADCTRL_BUSY_LSB           1
   #define VC4VCODEC0_ENC_CME_LOADCTRL_BUSY_RESET         0x0

   #define VC4VCODEC0_ENC_CME_LOADCTRL_GO_BITS            0:0
   #define VC4VCODEC0_ENC_CME_LOADCTRL_GO_SET             0x00000001
   #define VC4VCODEC0_ENC_CME_LOADCTRL_GO_CLR             0xfffffffe
   #define VC4VCODEC0_ENC_CME_LOADCTRL_GO_MSB             0
   #define VC4VCODEC0_ENC_CME_LOADCTRL_GO_LSB             0
   #define VC4VCODEC0_ENC_CME_LOADCTRL_GO_RESET           0x0

/***************************************************************************
 *ENC_CME_SEARCHCTRL - Search State Machine control / status
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_SEARCHCTRL                     HW_REGISTER_RW( 0x7f400314 )
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_MASK             0xfdc0fff3
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_WIDTH            32
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_RESET            0x00000000
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_VCB_BITS         31:30
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_VCB_SET          0xc0000000
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_VCB_CLR          0x3fffffff
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_VCB_MSB          31
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_VCB_LSB          30
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_VCB_RESET        0x0

   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_HCB_BITS         29:28
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_HCB_SET          0x30000000
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_HCB_CLR          0xcfffffff
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_HCB_MSB          29
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_HCB_LSB          28
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_HCB_RESET        0x0

   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_ALT_CMB_BITS     27:26
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_ALT_CMB_SET      0x0c000000
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_ALT_CMB_CLR      0xf3ffffff
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_ALT_CMB_MSB      27
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_ALT_CMB_LSB      26
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_ALT_CMB_RESET    0x0

   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_IGNOREC_BITS     24:24
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_IGNOREC_SET      0x01000000
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_IGNOREC_CLR      0xfeffffff
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_IGNOREC_MSB      24
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_IGNOREC_LSB      24
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_IGNOREC_RESET    0x0

   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_DO_DUMP_BITS     23:23
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_DO_DUMP_SET      0x00800000
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_DO_DUMP_CLR      0xff7fffff
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_DO_DUMP_MSB      23
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_DO_DUMP_LSB      23
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_DO_DUMP_RESET    0x0

   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_HREXT_BITS       22:22
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_HREXT_SET        0x00400000
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_HREXT_CLR        0xffbfffff
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_HREXT_MSB        22
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_HREXT_LSB        22
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_HREXT_RESET      0x0

   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_VRADIUS_BITS     15:14
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_VRADIUS_SET      0x0000c000
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_VRADIUS_CLR      0xffff3fff
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_VRADIUS_MSB      15
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_VRADIUS_LSB      14
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_VRADIUS_RESET    0x0

   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_HRADIUS_BITS     13:12
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_HRADIUS_SET      0x00003000
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_HRADIUS_CLR      0xffffcfff
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_HRADIUS_MSB      13
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_HRADIUS_LSB      12
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_HRADIUS_RESET    0x0

   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_VLIMIT_BITS      11:9
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_VLIMIT_SET       0x00000e00
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_VLIMIT_CLR       0xfffff1ff
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_VLIMIT_MSB       11
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_VLIMIT_LSB       9
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_VLIMIT_RESET     0x0

   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_HLIMIT_BITS      8:6
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_HLIMIT_SET       0x000001c0
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_HLIMIT_CLR       0xfffffe3f
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_HLIMIT_MSB       8
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_HLIMIT_LSB       6
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_HLIMIT_RESET     0x0

   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_TOP_BITS         5:5
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_TOP_SET          0x00000020
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_TOP_CLR          0xffffffdf
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_TOP_MSB          5
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_TOP_LSB          5
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_TOP_RESET        0x0

   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_LEFT_BITS        4:4
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_LEFT_SET         0x00000010
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_LEFT_CLR         0xffffffef
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_LEFT_MSB         4
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_LEFT_LSB         4
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_LEFT_RESET       0x0

   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_BUSY_BITS        1:1
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_BUSY_SET         0x00000002
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_BUSY_CLR         0xfffffffd
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_BUSY_MSB         1
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_BUSY_LSB         1
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_BUSY_RESET       0x0

   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_GO_BITS          0:0
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_GO_SET           0x00000001
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_GO_CLR           0xfffffffe
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_GO_MSB           0
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_GO_LSB           0
   #define VC4VCODEC0_ENC_CME_SEARCHCTRL_GO_RESET         0x0

/***************************************************************************
 *ENC_CME_PITCH - Memory pitch to use in variable pitch mode
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_PITCH                          HW_REGISTER_RW( 0x7f400318 )
   #define VC4VCODEC0_ENC_CME_PITCH_MASK                  0x00000ff0
   #define VC4VCODEC0_ENC_CME_PITCH_WIDTH                 12
   #define VC4VCODEC0_ENC_CME_PITCH_RESET                 0x00000080
   #define VC4VCODEC0_ENC_CME_PITCH_PITCH_BITS            11:4
   #define VC4VCODEC0_ENC_CME_PITCH_PITCH_SET             0x00000ff0
   #define VC4VCODEC0_ENC_CME_PITCH_PITCH_CLR             0xfffff00f
   #define VC4VCODEC0_ENC_CME_PITCH_PITCH_MSB             11
   #define VC4VCODEC0_ENC_CME_PITCH_PITCH_LSB             4
   #define VC4VCODEC0_ENC_CME_PITCH_PITCH_RESET           0x8

/***************************************************************************
 *ENC_CME_TOTSAD - Accumulates total SAD. Write to clear.
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_TOTSAD                         HW_REGISTER_RW( 0x7f40031c )
   #define VC4VCODEC0_ENC_CME_TOTSAD_MASK                 0x00000000
   #define VC4VCODEC0_ENC_CME_TOTSAD_WIDTH                0
   #define VC4VCODEC0_ENC_CME_TOTSAD_RESET                0x00000000
/***************************************************************************
 *ENC_CME_INTCS - Interrupt control and status
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_INTCS                          HW_REGISTER_RW( 0x7f400320 )
   #define VC4VCODEC0_ENC_CME_INTCS_MASK                  0xf000000f
   #define VC4VCODEC0_ENC_CME_INTCS_WIDTH                 32
   #define VC4VCODEC0_ENC_CME_INTCS_RESET                 0x00000000
   #define VC4VCODEC0_ENC_CME_INTCS_ANY_BUSY_BITS         31:31
   #define VC4VCODEC0_ENC_CME_INTCS_ANY_BUSY_SET          0x80000000
   #define VC4VCODEC0_ENC_CME_INTCS_ANY_BUSY_CLR          0x7fffffff
   #define VC4VCODEC0_ENC_CME_INTCS_ANY_BUSY_MSB          31
   #define VC4VCODEC0_ENC_CME_INTCS_ANY_BUSY_LSB          31
   #define VC4VCODEC0_ENC_CME_INTCS_ANY_BUSY_RESET        0x0

   #define VC4VCODEC0_ENC_CME_INTCS_AUTO_BUSY_BITS        30:30
   #define VC4VCODEC0_ENC_CME_INTCS_AUTO_BUSY_SET         0x40000000
   #define VC4VCODEC0_ENC_CME_INTCS_AUTO_BUSY_CLR         0xbfffffff
   #define VC4VCODEC0_ENC_CME_INTCS_AUTO_BUSY_MSB         30
   #define VC4VCODEC0_ENC_CME_INTCS_AUTO_BUSY_LSB         30
   #define VC4VCODEC0_ENC_CME_INTCS_AUTO_BUSY_RESET       0x0

   #define VC4VCODEC0_ENC_CME_INTCS_SEARCH_BUSY_BITS      29:29
   #define VC4VCODEC0_ENC_CME_INTCS_SEARCH_BUSY_SET       0x20000000
   #define VC4VCODEC0_ENC_CME_INTCS_SEARCH_BUSY_CLR       0xdfffffff
   #define VC4VCODEC0_ENC_CME_INTCS_SEARCH_BUSY_MSB       29
   #define VC4VCODEC0_ENC_CME_INTCS_SEARCH_BUSY_LSB       29
   #define VC4VCODEC0_ENC_CME_INTCS_SEARCH_BUSY_RESET     0x0

   #define VC4VCODEC0_ENC_CME_INTCS_LOAD_BUSY_BITS        28:28
   #define VC4VCODEC0_ENC_CME_INTCS_LOAD_BUSY_SET         0x10000000
   #define VC4VCODEC0_ENC_CME_INTCS_LOAD_BUSY_CLR         0xefffffff
   #define VC4VCODEC0_ENC_CME_INTCS_LOAD_BUSY_MSB         28
   #define VC4VCODEC0_ENC_CME_INTCS_LOAD_BUSY_LSB         28
   #define VC4VCODEC0_ENC_CME_INTCS_LOAD_BUSY_RESET       0x0

   #define VC4VCODEC0_ENC_CME_INTCS_EI_ANY_BITS           3:3
   #define VC4VCODEC0_ENC_CME_INTCS_EI_ANY_SET            0x00000008
   #define VC4VCODEC0_ENC_CME_INTCS_EI_ANY_CLR            0xfffffff7
   #define VC4VCODEC0_ENC_CME_INTCS_EI_ANY_MSB            3
   #define VC4VCODEC0_ENC_CME_INTCS_EI_ANY_LSB            3
   #define VC4VCODEC0_ENC_CME_INTCS_EI_ANY_RESET          0x0

   #define VC4VCODEC0_ENC_CME_INTCS_EI_AUTO_BITS          2:2
   #define VC4VCODEC0_ENC_CME_INTCS_EI_AUTO_SET           0x00000004
   #define VC4VCODEC0_ENC_CME_INTCS_EI_AUTO_CLR           0xfffffffb
   #define VC4VCODEC0_ENC_CME_INTCS_EI_AUTO_MSB           2
   #define VC4VCODEC0_ENC_CME_INTCS_EI_AUTO_LSB           2
   #define VC4VCODEC0_ENC_CME_INTCS_EI_AUTO_RESET         0x0

   #define VC4VCODEC0_ENC_CME_INTCS_EI_SEARCH_BITS        1:1
   #define VC4VCODEC0_ENC_CME_INTCS_EI_SEARCH_SET         0x00000002
   #define VC4VCODEC0_ENC_CME_INTCS_EI_SEARCH_CLR         0xfffffffd
   #define VC4VCODEC0_ENC_CME_INTCS_EI_SEARCH_MSB         1
   #define VC4VCODEC0_ENC_CME_INTCS_EI_SEARCH_LSB         1
   #define VC4VCODEC0_ENC_CME_INTCS_EI_SEARCH_RESET       0x0

   #define VC4VCODEC0_ENC_CME_INTCS_EI_LOAD_BITS          0:0
   #define VC4VCODEC0_ENC_CME_INTCS_EI_LOAD_SET           0x00000001
   #define VC4VCODEC0_ENC_CME_INTCS_EI_LOAD_CLR           0xfffffffe
   #define VC4VCODEC0_ENC_CME_INTCS_EI_LOAD_MSB           0
   #define VC4VCODEC0_ENC_CME_INTCS_EI_LOAD_LSB           0
   #define VC4VCODEC0_ENC_CME_INTCS_EI_LOAD_RESET         0x0

/***************************************************************************
 *ENC_CME_BIAS - Bias control (replaces Lambda)
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_BIAS                           HW_REGISTER_RW( 0x7f400324 )
   #define VC4VCODEC0_ENC_CME_BIAS_MASK                   0x0000ffff
   #define VC4VCODEC0_ENC_CME_BIAS_WIDTH                  16
   #define VC4VCODEC0_ENC_CME_BIAS_RESET                  0x00000101
   #define VC4VCODEC0_ENC_CME_BIAS_NZCOST_BITS            15:8
   #define VC4VCODEC0_ENC_CME_BIAS_NZCOST_SET             0x0000ff00
   #define VC4VCODEC0_ENC_CME_BIAS_NZCOST_CLR             0xffff00ff
   #define VC4VCODEC0_ENC_CME_BIAS_NZCOST_MSB             15
   #define VC4VCODEC0_ENC_CME_BIAS_NZCOST_LSB             8
   #define VC4VCODEC0_ENC_CME_BIAS_NZCOST_RESET           0x1

   #define VC4VCODEC0_ENC_CME_BIAS_LAMBDA_BITS            7:0
   #define VC4VCODEC0_ENC_CME_BIAS_LAMBDA_SET             0x000000ff
   #define VC4VCODEC0_ENC_CME_BIAS_LAMBDA_CLR             0xffffff00
   #define VC4VCODEC0_ENC_CME_BIAS_LAMBDA_MSB             7
   #define VC4VCODEC0_ENC_CME_BIAS_LAMBDA_LSB             0
   #define VC4VCODEC0_ENC_CME_BIAS_LAMBDA_RESET           0x1

/***************************************************************************
 *ENC_CME_DUMPADDR - Memory address to dump the output vectors
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_DUMPADDR                       HW_REGISTER_RW( 0x7f400328 )
   #define VC4VCODEC0_ENC_CME_DUMPADDR_MASK               0xfffffffc
   #define VC4VCODEC0_ENC_CME_DUMPADDR_WIDTH              32
   #define VC4VCODEC0_ENC_CME_DUMPADDR_RESET              0x00000000
   #define VC4VCODEC0_ENC_CME_DUMPADDR_DUMPADDR_BITS      31:2
   #define VC4VCODEC0_ENC_CME_DUMPADDR_DUMPADDR_SET       0xfffffffc
   #define VC4VCODEC0_ENC_CME_DUMPADDR_DUMPADDR_CLR       0x00000003
   #define VC4VCODEC0_ENC_CME_DUMPADDR_DUMPADDR_MSB       31
   #define VC4VCODEC0_ENC_CME_DUMPADDR_DUMPADDR_LSB       2
   #define VC4VCODEC0_ENC_CME_DUMPADDR_DUMPADDR_RESET     0x0

/***************************************************************************
 *ENC_CME_DUMPSTRIDE - Defines address offsets of successive outputs
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_DUMPSTRIDE                     HW_REGISTER_RW( 0x7f40032c )
   #define VC4VCODEC0_ENC_CME_DUMPSTRIDE_MASK             0xfffcfffc
   #define VC4VCODEC0_ENC_CME_DUMPSTRIDE_WIDTH            32
   #define VC4VCODEC0_ENC_CME_DUMPSTRIDE_RESET            0x00000000
   #define VC4VCODEC0_ENC_CME_DUMPSTRIDE_VSTRIDE_BITS     31:18
   #define VC4VCODEC0_ENC_CME_DUMPSTRIDE_VSTRIDE_SET      0xfffc0000
   #define VC4VCODEC0_ENC_CME_DUMPSTRIDE_VSTRIDE_CLR      0x0003ffff
   #define VC4VCODEC0_ENC_CME_DUMPSTRIDE_VSTRIDE_MSB      31
   #define VC4VCODEC0_ENC_CME_DUMPSTRIDE_VSTRIDE_LSB      18
   #define VC4VCODEC0_ENC_CME_DUMPSTRIDE_VSTRIDE_RESET    0x0

   #define VC4VCODEC0_ENC_CME_DUMPSTRIDE_HSTRIDE_BITS     15:2
   #define VC4VCODEC0_ENC_CME_DUMPSTRIDE_HSTRIDE_SET      0x0000fffc
   #define VC4VCODEC0_ENC_CME_DUMPSTRIDE_HSTRIDE_CLR      0xffff0003
   #define VC4VCODEC0_ENC_CME_DUMPSTRIDE_HSTRIDE_MSB      15
   #define VC4VCODEC0_ENC_CME_DUMPSTRIDE_HSTRIDE_LSB      2
   #define VC4VCODEC0_ENC_CME_DUMPSTRIDE_HSTRIDE_RESET    0x0

/***************************************************************************
 *ENC_CME_AUTOSTRIPE - Encodes strip type and height, for automation
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_AUTOSTRIPE                     HW_REGISTER_RW( 0x7f400330 )
   #define VC4VCODEC0_ENC_CME_AUTOSTRIPE_MASK             0xffffffff
   #define VC4VCODEC0_ENC_CME_AUTOSTRIPE_WIDTH            32
   #define VC4VCODEC0_ENC_CME_AUTOSTRIPE_RESET            0x00000000
   #define VC4VCODEC0_ENC_CME_AUTOSTRIPE_STRIPSKIP_C_BITS 31:17
   #define VC4VCODEC0_ENC_CME_AUTOSTRIPE_STRIPSKIP_C_SET  0xfffe0000
   #define VC4VCODEC0_ENC_CME_AUTOSTRIPE_STRIPSKIP_C_CLR  0x0001ffff
   #define VC4VCODEC0_ENC_CME_AUTOSTRIPE_STRIPSKIP_C_MSB  31
   #define VC4VCODEC0_ENC_CME_AUTOSTRIPE_STRIPSKIP_C_LSB  17
   #define VC4VCODEC0_ENC_CME_AUTOSTRIPE_STRIPSKIP_C_RESET 0x0

   #define VC4VCODEC0_ENC_CME_AUTOSTRIPE_STRIPSKIP_Y_BITS 16:2
   #define VC4VCODEC0_ENC_CME_AUTOSTRIPE_STRIPSKIP_Y_SET  0x0001fffc
   #define VC4VCODEC0_ENC_CME_AUTOSTRIPE_STRIPSKIP_Y_CLR  0xfffe0003
   #define VC4VCODEC0_ENC_CME_AUTOSTRIPE_STRIPSKIP_Y_MSB  16
   #define VC4VCODEC0_ENC_CME_AUTOSTRIPE_STRIPSKIP_Y_LSB  2
   #define VC4VCODEC0_ENC_CME_AUTOSTRIPE_STRIPSKIP_Y_RESET 0x0

   #define VC4VCODEC0_ENC_CME_AUTOSTRIPE_STRIPTYPE_BITS   1:0
   #define VC4VCODEC0_ENC_CME_AUTOSTRIPE_STRIPTYPE_SET    0x00000003
   #define VC4VCODEC0_ENC_CME_AUTOSTRIPE_STRIPTYPE_CLR    0xfffffffc
   #define VC4VCODEC0_ENC_CME_AUTOSTRIPE_STRIPTYPE_MSB    1
   #define VC4VCODEC0_ENC_CME_AUTOSTRIPE_STRIPTYPE_LSB    0
   #define VC4VCODEC0_ENC_CME_AUTOSTRIPE_STRIPTYPE_RESET  0x0

/***************************************************************************
 *ENC_CME_AUTOCTRL - CME Automation control
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_AUTOCTRL                       HW_REGISTER_RW( 0x7f400334 )
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_MASK               0xfffff03d
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_WIDTH              32
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_RESET              0x00000000
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_HEIGHT_MB_BITS     31:24
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_HEIGHT_MB_SET      0xff000000
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_HEIGHT_MB_CLR      0x00ffffff
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_HEIGHT_MB_MSB      31
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_HEIGHT_MB_LSB      24
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_HEIGHT_MB_RESET    0x0

   #define VC4VCODEC0_ENC_CME_AUTOCTRL_WIDTH_MB_BITS      23:16
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_WIDTH_MB_SET       0x00ff0000
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_WIDTH_MB_CLR       0xff00ffff
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_WIDTH_MB_MSB       23
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_WIDTH_MB_LSB       16
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_WIDTH_MB_RESET     0x0

   #define VC4VCODEC0_ENC_CME_AUTOCTRL_VRADIUS_BITS       15:14
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_VRADIUS_SET        0x0000c000
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_VRADIUS_CLR        0xffff3fff
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_VRADIUS_MSB        15
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_VRADIUS_LSB        14
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_VRADIUS_RESET      0x0

   #define VC4VCODEC0_ENC_CME_AUTOCTRL_HRADIUS_BITS       13:12
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_HRADIUS_SET        0x00003000
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_HRADIUS_CLR        0xffffcfff
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_HRADIUS_MSB        13
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_HRADIUS_LSB        12
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_HRADIUS_RESET      0x0

   #define VC4VCODEC0_ENC_CME_AUTOCTRL_AUTO_HREXT_BITS    5:5
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_AUTO_HREXT_SET     0x00000020
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_AUTO_HREXT_CLR     0xffffffdf
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_AUTO_HREXT_MSB     5
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_AUTO_HREXT_LSB     5
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_AUTO_HREXT_RESET   0x0

   #define VC4VCODEC0_ENC_CME_AUTOCTRL_AUTO_IGNOREC_BITS  4:4
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_AUTO_IGNOREC_SET   0x00000010
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_AUTO_IGNOREC_CLR   0xffffffef
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_AUTO_IGNOREC_MSB   4
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_AUTO_IGNOREC_LSB   4
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_AUTO_IGNOREC_RESET 0x0

   #define VC4VCODEC0_ENC_CME_AUTOCTRL_VPITCH_BITS        3:3
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_VPITCH_SET         0x00000008
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_VPITCH_CLR         0xfffffff7
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_VPITCH_MSB         3
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_VPITCH_LSB         3
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_VPITCH_RESET       0x0

   #define VC4VCODEC0_ENC_CME_AUTOCTRL_ABORT_BITS         2:2
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_ABORT_SET          0x00000004
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_ABORT_CLR          0xfffffffb
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_ABORT_MSB          2
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_ABORT_LSB          2
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_ABORT_RESET        0x0

   #define VC4VCODEC0_ENC_CME_AUTOCTRL_GO_BITS            0:0
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_GO_SET             0x00000001
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_GO_CLR             0xfffffffe
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_GO_MSB             0
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_GO_LSB             0
   #define VC4VCODEC0_ENC_CME_AUTOCTRL_GO_RESET           0x0

/***************************************************************************
 *ENC_CME_AUTOSTATUS - CME Automation status
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_AUTOSTATUS                     HW_REGISTER_RO( 0x7f400338 )
   #define VC4VCODEC0_ENC_CME_AUTOSTATUS_MASK             0xfffffffc
   #define VC4VCODEC0_ENC_CME_AUTOSTATUS_WIDTH            32
   #define VC4VCODEC0_ENC_CME_AUTOSTATUS_RESET            0x00000000
   #define VC4VCODEC0_ENC_CME_AUTOSTATUS_ANY_BUSY_BITS    31:31
   #define VC4VCODEC0_ENC_CME_AUTOSTATUS_ANY_BUSY_SET     0x80000000
   #define VC4VCODEC0_ENC_CME_AUTOSTATUS_ANY_BUSY_CLR     0x7fffffff
   #define VC4VCODEC0_ENC_CME_AUTOSTATUS_ANY_BUSY_MSB     31
   #define VC4VCODEC0_ENC_CME_AUTOSTATUS_ANY_BUSY_LSB     31
   #define VC4VCODEC0_ENC_CME_AUTOSTATUS_ANY_BUSY_RESET   0x0

   #define VC4VCODEC0_ENC_CME_AUTOSTATUS_AUTO_DEBUG_BITS  30:7
   #define VC4VCODEC0_ENC_CME_AUTOSTATUS_AUTO_DEBUG_SET   0x7fffff80
   #define VC4VCODEC0_ENC_CME_AUTOSTATUS_AUTO_DEBUG_CLR   0x8000007f
   #define VC4VCODEC0_ENC_CME_AUTOSTATUS_AUTO_DEBUG_MSB   30
   #define VC4VCODEC0_ENC_CME_AUTOSTATUS_AUTO_DEBUG_LSB   7
   #define VC4VCODEC0_ENC_CME_AUTOSTATUS_AUTO_DEBUG_RESET 0x0

   #define VC4VCODEC0_ENC_CME_AUTOSTATUS_PROGRESS_BITS    6:2
   #define VC4VCODEC0_ENC_CME_AUTOSTATUS_PROGRESS_SET     0x0000007c
   #define VC4VCODEC0_ENC_CME_AUTOSTATUS_PROGRESS_CLR     0xffffff83
   #define VC4VCODEC0_ENC_CME_AUTOSTATUS_PROGRESS_MSB     6
   #define VC4VCODEC0_ENC_CME_AUTOSTATUS_PROGRESS_LSB     2
   #define VC4VCODEC0_ENC_CME_AUTOSTATUS_PROGRESS_RESET   0x0

/***************************************************************************
 *ENC_CME_AUTOLIMIT - CME Automation rate control
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_AUTOLIMIT                      HW_REGISTER_RW( 0x7f40033c )
   #define VC4VCODEC0_ENC_CME_AUTOLIMIT_MASK              0x000001ff
   #define VC4VCODEC0_ENC_CME_AUTOLIMIT_WIDTH             9
   #define VC4VCODEC0_ENC_CME_AUTOLIMIT_RESET             0x00000100
   #define VC4VCODEC0_ENC_CME_AUTOLIMIT_ROWS_BITS         8:0
   #define VC4VCODEC0_ENC_CME_AUTOLIMIT_ROWS_SET          0x000001ff
   #define VC4VCODEC0_ENC_CME_AUTOLIMIT_ROWS_CLR          0xfffffe00
   #define VC4VCODEC0_ENC_CME_AUTOLIMIT_ROWS_MSB          8
   #define VC4VCODEC0_ENC_CME_AUTOLIMIT_ROWS_LSB          0
   #define VC4VCODEC0_ENC_CME_AUTOLIMIT_ROWS_RESET        0x100

/***************************************************************************
 *ENC_CME_RESULTS_0 - Best SADs and vectors (16.8.8)
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_RESULTS_0                      HW_REGISTER_RO( 0x7f400340 )
   #define VC4VCODEC0_ENC_CME_RESULTS_0_MASK              0xffffffff
   #define VC4VCODEC0_ENC_CME_RESULTS_0_WIDTH             32
   #define VC4VCODEC0_ENC_CME_RESULTS_0_RESET             0x00000000
   #define VC4VCODEC0_ENC_CME_RESULTS_0_INVALID_BITS      31:31
   #define VC4VCODEC0_ENC_CME_RESULTS_0_INVALID_SET       0x80000000
   #define VC4VCODEC0_ENC_CME_RESULTS_0_INVALID_CLR       0x7fffffff
   #define VC4VCODEC0_ENC_CME_RESULTS_0_INVALID_MSB       31
   #define VC4VCODEC0_ENC_CME_RESULTS_0_INVALID_LSB       31
   #define VC4VCODEC0_ENC_CME_RESULTS_0_INVALID_RESET     0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_0_SAD_BITS          30:16
   #define VC4VCODEC0_ENC_CME_RESULTS_0_SAD_SET           0x7fff0000
   #define VC4VCODEC0_ENC_CME_RESULTS_0_SAD_CLR           0x8000ffff
   #define VC4VCODEC0_ENC_CME_RESULTS_0_SAD_MSB           30
   #define VC4VCODEC0_ENC_CME_RESULTS_0_SAD_LSB           16
   #define VC4VCODEC0_ENC_CME_RESULTS_0_SAD_RESET         0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_0_VOFF_BITS         15:8
   #define VC4VCODEC0_ENC_CME_RESULTS_0_VOFF_SET          0x0000ff00
   #define VC4VCODEC0_ENC_CME_RESULTS_0_VOFF_CLR          0xffff00ff
   #define VC4VCODEC0_ENC_CME_RESULTS_0_VOFF_MSB          15
   #define VC4VCODEC0_ENC_CME_RESULTS_0_VOFF_LSB          8
   #define VC4VCODEC0_ENC_CME_RESULTS_0_VOFF_RESET        0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_0_HOFF_BITS         7:0
   #define VC4VCODEC0_ENC_CME_RESULTS_0_HOFF_SET          0x000000ff
   #define VC4VCODEC0_ENC_CME_RESULTS_0_HOFF_CLR          0xffffff00
   #define VC4VCODEC0_ENC_CME_RESULTS_0_HOFF_MSB          7
   #define VC4VCODEC0_ENC_CME_RESULTS_0_HOFF_LSB          0
   #define VC4VCODEC0_ENC_CME_RESULTS_0_HOFF_RESET        0x0

/***************************************************************************
 *ENC_CME_RESULTS_1 - Best SADs and vectors (16.8.8)
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_RESULTS_1                      HW_REGISTER_RO( 0x7f400344 )
   #define VC4VCODEC0_ENC_CME_RESULTS_1_MASK              0xffffffff
   #define VC4VCODEC0_ENC_CME_RESULTS_1_WIDTH             32
   #define VC4VCODEC0_ENC_CME_RESULTS_1_RESET             0x00000000
   #define VC4VCODEC0_ENC_CME_RESULTS_1_INVALID_BITS      31:31
   #define VC4VCODEC0_ENC_CME_RESULTS_1_INVALID_SET       0x80000000
   #define VC4VCODEC0_ENC_CME_RESULTS_1_INVALID_CLR       0x7fffffff
   #define VC4VCODEC0_ENC_CME_RESULTS_1_INVALID_MSB       31
   #define VC4VCODEC0_ENC_CME_RESULTS_1_INVALID_LSB       31
   #define VC4VCODEC0_ENC_CME_RESULTS_1_INVALID_RESET     0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_1_SAD_BITS          30:16
   #define VC4VCODEC0_ENC_CME_RESULTS_1_SAD_SET           0x7fff0000
   #define VC4VCODEC0_ENC_CME_RESULTS_1_SAD_CLR           0x8000ffff
   #define VC4VCODEC0_ENC_CME_RESULTS_1_SAD_MSB           30
   #define VC4VCODEC0_ENC_CME_RESULTS_1_SAD_LSB           16
   #define VC4VCODEC0_ENC_CME_RESULTS_1_SAD_RESET         0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_1_VOFF_BITS         15:8
   #define VC4VCODEC0_ENC_CME_RESULTS_1_VOFF_SET          0x0000ff00
   #define VC4VCODEC0_ENC_CME_RESULTS_1_VOFF_CLR          0xffff00ff
   #define VC4VCODEC0_ENC_CME_RESULTS_1_VOFF_MSB          15
   #define VC4VCODEC0_ENC_CME_RESULTS_1_VOFF_LSB          8
   #define VC4VCODEC0_ENC_CME_RESULTS_1_VOFF_RESET        0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_1_HOFF_BITS         7:0
   #define VC4VCODEC0_ENC_CME_RESULTS_1_HOFF_SET          0x000000ff
   #define VC4VCODEC0_ENC_CME_RESULTS_1_HOFF_CLR          0xffffff00
   #define VC4VCODEC0_ENC_CME_RESULTS_1_HOFF_MSB          7
   #define VC4VCODEC0_ENC_CME_RESULTS_1_HOFF_LSB          0
   #define VC4VCODEC0_ENC_CME_RESULTS_1_HOFF_RESET        0x0

/***************************************************************************
 *ENC_CME_RESULTS_2 - Best SADs and vectors (16.8.8)
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_RESULTS_2                      HW_REGISTER_RO( 0x7f400348 )
   #define VC4VCODEC0_ENC_CME_RESULTS_2_MASK              0xffffffff
   #define VC4VCODEC0_ENC_CME_RESULTS_2_WIDTH             32
   #define VC4VCODEC0_ENC_CME_RESULTS_2_RESET             0x00000000
   #define VC4VCODEC0_ENC_CME_RESULTS_2_INVALID_BITS      31:31
   #define VC4VCODEC0_ENC_CME_RESULTS_2_INVALID_SET       0x80000000
   #define VC4VCODEC0_ENC_CME_RESULTS_2_INVALID_CLR       0x7fffffff
   #define VC4VCODEC0_ENC_CME_RESULTS_2_INVALID_MSB       31
   #define VC4VCODEC0_ENC_CME_RESULTS_2_INVALID_LSB       31
   #define VC4VCODEC0_ENC_CME_RESULTS_2_INVALID_RESET     0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_2_SAD_BITS          30:16
   #define VC4VCODEC0_ENC_CME_RESULTS_2_SAD_SET           0x7fff0000
   #define VC4VCODEC0_ENC_CME_RESULTS_2_SAD_CLR           0x8000ffff
   #define VC4VCODEC0_ENC_CME_RESULTS_2_SAD_MSB           30
   #define VC4VCODEC0_ENC_CME_RESULTS_2_SAD_LSB           16
   #define VC4VCODEC0_ENC_CME_RESULTS_2_SAD_RESET         0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_2_VOFF_BITS         15:8
   #define VC4VCODEC0_ENC_CME_RESULTS_2_VOFF_SET          0x0000ff00
   #define VC4VCODEC0_ENC_CME_RESULTS_2_VOFF_CLR          0xffff00ff
   #define VC4VCODEC0_ENC_CME_RESULTS_2_VOFF_MSB          15
   #define VC4VCODEC0_ENC_CME_RESULTS_2_VOFF_LSB          8
   #define VC4VCODEC0_ENC_CME_RESULTS_2_VOFF_RESET        0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_2_HOFF_BITS         7:0
   #define VC4VCODEC0_ENC_CME_RESULTS_2_HOFF_SET          0x000000ff
   #define VC4VCODEC0_ENC_CME_RESULTS_2_HOFF_CLR          0xffffff00
   #define VC4VCODEC0_ENC_CME_RESULTS_2_HOFF_MSB          7
   #define VC4VCODEC0_ENC_CME_RESULTS_2_HOFF_LSB          0
   #define VC4VCODEC0_ENC_CME_RESULTS_2_HOFF_RESET        0x0

/***************************************************************************
 *ENC_CME_RESULTS_3 - Best SADs and vectors (16.8.8)
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_RESULTS_3                      HW_REGISTER_RO( 0x7f40034c )
   #define VC4VCODEC0_ENC_CME_RESULTS_3_MASK              0xffffffff
   #define VC4VCODEC0_ENC_CME_RESULTS_3_WIDTH             32
   #define VC4VCODEC0_ENC_CME_RESULTS_3_RESET             0x00000000
   #define VC4VCODEC0_ENC_CME_RESULTS_3_INVALID_BITS      31:31
   #define VC4VCODEC0_ENC_CME_RESULTS_3_INVALID_SET       0x80000000
   #define VC4VCODEC0_ENC_CME_RESULTS_3_INVALID_CLR       0x7fffffff
   #define VC4VCODEC0_ENC_CME_RESULTS_3_INVALID_MSB       31
   #define VC4VCODEC0_ENC_CME_RESULTS_3_INVALID_LSB       31
   #define VC4VCODEC0_ENC_CME_RESULTS_3_INVALID_RESET     0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_3_SAD_BITS          30:16
   #define VC4VCODEC0_ENC_CME_RESULTS_3_SAD_SET           0x7fff0000
   #define VC4VCODEC0_ENC_CME_RESULTS_3_SAD_CLR           0x8000ffff
   #define VC4VCODEC0_ENC_CME_RESULTS_3_SAD_MSB           30
   #define VC4VCODEC0_ENC_CME_RESULTS_3_SAD_LSB           16
   #define VC4VCODEC0_ENC_CME_RESULTS_3_SAD_RESET         0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_3_VOFF_BITS         15:8
   #define VC4VCODEC0_ENC_CME_RESULTS_3_VOFF_SET          0x0000ff00
   #define VC4VCODEC0_ENC_CME_RESULTS_3_VOFF_CLR          0xffff00ff
   #define VC4VCODEC0_ENC_CME_RESULTS_3_VOFF_MSB          15
   #define VC4VCODEC0_ENC_CME_RESULTS_3_VOFF_LSB          8
   #define VC4VCODEC0_ENC_CME_RESULTS_3_VOFF_RESET        0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_3_HOFF_BITS         7:0
   #define VC4VCODEC0_ENC_CME_RESULTS_3_HOFF_SET          0x000000ff
   #define VC4VCODEC0_ENC_CME_RESULTS_3_HOFF_CLR          0xffffff00
   #define VC4VCODEC0_ENC_CME_RESULTS_3_HOFF_MSB          7
   #define VC4VCODEC0_ENC_CME_RESULTS_3_HOFF_LSB          0
   #define VC4VCODEC0_ENC_CME_RESULTS_3_HOFF_RESET        0x0

/***************************************************************************
 *ENC_CME_RESULTS_4 - Best SADs and vectors (16.8.8)
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_RESULTS_4                      HW_REGISTER_RO( 0x7f400350 )
   #define VC4VCODEC0_ENC_CME_RESULTS_4_MASK              0xffffffff
   #define VC4VCODEC0_ENC_CME_RESULTS_4_WIDTH             32
   #define VC4VCODEC0_ENC_CME_RESULTS_4_RESET             0x00000000
   #define VC4VCODEC0_ENC_CME_RESULTS_4_INVALID_BITS      31:31
   #define VC4VCODEC0_ENC_CME_RESULTS_4_INVALID_SET       0x80000000
   #define VC4VCODEC0_ENC_CME_RESULTS_4_INVALID_CLR       0x7fffffff
   #define VC4VCODEC0_ENC_CME_RESULTS_4_INVALID_MSB       31
   #define VC4VCODEC0_ENC_CME_RESULTS_4_INVALID_LSB       31
   #define VC4VCODEC0_ENC_CME_RESULTS_4_INVALID_RESET     0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_4_SAD_BITS          30:16
   #define VC4VCODEC0_ENC_CME_RESULTS_4_SAD_SET           0x7fff0000
   #define VC4VCODEC0_ENC_CME_RESULTS_4_SAD_CLR           0x8000ffff
   #define VC4VCODEC0_ENC_CME_RESULTS_4_SAD_MSB           30
   #define VC4VCODEC0_ENC_CME_RESULTS_4_SAD_LSB           16
   #define VC4VCODEC0_ENC_CME_RESULTS_4_SAD_RESET         0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_4_VOFF_BITS         15:8
   #define VC4VCODEC0_ENC_CME_RESULTS_4_VOFF_SET          0x0000ff00
   #define VC4VCODEC0_ENC_CME_RESULTS_4_VOFF_CLR          0xffff00ff
   #define VC4VCODEC0_ENC_CME_RESULTS_4_VOFF_MSB          15
   #define VC4VCODEC0_ENC_CME_RESULTS_4_VOFF_LSB          8
   #define VC4VCODEC0_ENC_CME_RESULTS_4_VOFF_RESET        0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_4_HOFF_BITS         7:0
   #define VC4VCODEC0_ENC_CME_RESULTS_4_HOFF_SET          0x000000ff
   #define VC4VCODEC0_ENC_CME_RESULTS_4_HOFF_CLR          0xffffff00
   #define VC4VCODEC0_ENC_CME_RESULTS_4_HOFF_MSB          7
   #define VC4VCODEC0_ENC_CME_RESULTS_4_HOFF_LSB          0
   #define VC4VCODEC0_ENC_CME_RESULTS_4_HOFF_RESET        0x0

/***************************************************************************
 *ENC_CME_RESULTS_5 - Best SADs and vectors (16.8.8)
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_RESULTS_5                      HW_REGISTER_RO( 0x7f400354 )
   #define VC4VCODEC0_ENC_CME_RESULTS_5_MASK              0xffffffff
   #define VC4VCODEC0_ENC_CME_RESULTS_5_WIDTH             32
   #define VC4VCODEC0_ENC_CME_RESULTS_5_RESET             0x00000000
   #define VC4VCODEC0_ENC_CME_RESULTS_5_INVALID_BITS      31:31
   #define VC4VCODEC0_ENC_CME_RESULTS_5_INVALID_SET       0x80000000
   #define VC4VCODEC0_ENC_CME_RESULTS_5_INVALID_CLR       0x7fffffff
   #define VC4VCODEC0_ENC_CME_RESULTS_5_INVALID_MSB       31
   #define VC4VCODEC0_ENC_CME_RESULTS_5_INVALID_LSB       31
   #define VC4VCODEC0_ENC_CME_RESULTS_5_INVALID_RESET     0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_5_SAD_BITS          30:16
   #define VC4VCODEC0_ENC_CME_RESULTS_5_SAD_SET           0x7fff0000
   #define VC4VCODEC0_ENC_CME_RESULTS_5_SAD_CLR           0x8000ffff
   #define VC4VCODEC0_ENC_CME_RESULTS_5_SAD_MSB           30
   #define VC4VCODEC0_ENC_CME_RESULTS_5_SAD_LSB           16
   #define VC4VCODEC0_ENC_CME_RESULTS_5_SAD_RESET         0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_5_VOFF_BITS         15:8
   #define VC4VCODEC0_ENC_CME_RESULTS_5_VOFF_SET          0x0000ff00
   #define VC4VCODEC0_ENC_CME_RESULTS_5_VOFF_CLR          0xffff00ff
   #define VC4VCODEC0_ENC_CME_RESULTS_5_VOFF_MSB          15
   #define VC4VCODEC0_ENC_CME_RESULTS_5_VOFF_LSB          8
   #define VC4VCODEC0_ENC_CME_RESULTS_5_VOFF_RESET        0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_5_HOFF_BITS         7:0
   #define VC4VCODEC0_ENC_CME_RESULTS_5_HOFF_SET          0x000000ff
   #define VC4VCODEC0_ENC_CME_RESULTS_5_HOFF_CLR          0xffffff00
   #define VC4VCODEC0_ENC_CME_RESULTS_5_HOFF_MSB          7
   #define VC4VCODEC0_ENC_CME_RESULTS_5_HOFF_LSB          0
   #define VC4VCODEC0_ENC_CME_RESULTS_5_HOFF_RESET        0x0

/***************************************************************************
 *ENC_CME_RESULTS_6 - Best SADs and vectors (16.8.8)
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_RESULTS_6                      HW_REGISTER_RO( 0x7f400358 )
   #define VC4VCODEC0_ENC_CME_RESULTS_6_MASK              0xffffffff
   #define VC4VCODEC0_ENC_CME_RESULTS_6_WIDTH             32
   #define VC4VCODEC0_ENC_CME_RESULTS_6_RESET             0x00000000
   #define VC4VCODEC0_ENC_CME_RESULTS_6_INVALID_BITS      31:31
   #define VC4VCODEC0_ENC_CME_RESULTS_6_INVALID_SET       0x80000000
   #define VC4VCODEC0_ENC_CME_RESULTS_6_INVALID_CLR       0x7fffffff
   #define VC4VCODEC0_ENC_CME_RESULTS_6_INVALID_MSB       31
   #define VC4VCODEC0_ENC_CME_RESULTS_6_INVALID_LSB       31
   #define VC4VCODEC0_ENC_CME_RESULTS_6_INVALID_RESET     0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_6_SAD_BITS          30:16
   #define VC4VCODEC0_ENC_CME_RESULTS_6_SAD_SET           0x7fff0000
   #define VC4VCODEC0_ENC_CME_RESULTS_6_SAD_CLR           0x8000ffff
   #define VC4VCODEC0_ENC_CME_RESULTS_6_SAD_MSB           30
   #define VC4VCODEC0_ENC_CME_RESULTS_6_SAD_LSB           16
   #define VC4VCODEC0_ENC_CME_RESULTS_6_SAD_RESET         0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_6_VOFF_BITS         15:8
   #define VC4VCODEC0_ENC_CME_RESULTS_6_VOFF_SET          0x0000ff00
   #define VC4VCODEC0_ENC_CME_RESULTS_6_VOFF_CLR          0xffff00ff
   #define VC4VCODEC0_ENC_CME_RESULTS_6_VOFF_MSB          15
   #define VC4VCODEC0_ENC_CME_RESULTS_6_VOFF_LSB          8
   #define VC4VCODEC0_ENC_CME_RESULTS_6_VOFF_RESET        0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_6_HOFF_BITS         7:0
   #define VC4VCODEC0_ENC_CME_RESULTS_6_HOFF_SET          0x000000ff
   #define VC4VCODEC0_ENC_CME_RESULTS_6_HOFF_CLR          0xffffff00
   #define VC4VCODEC0_ENC_CME_RESULTS_6_HOFF_MSB          7
   #define VC4VCODEC0_ENC_CME_RESULTS_6_HOFF_LSB          0
   #define VC4VCODEC0_ENC_CME_RESULTS_6_HOFF_RESET        0x0

/***************************************************************************
 *ENC_CME_RESULTS_7 - Best SADs and vectors (16.8.8)
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_RESULTS_7                      HW_REGISTER_RO( 0x7f40035c )
   #define VC4VCODEC0_ENC_CME_RESULTS_7_MASK              0xffffffff
   #define VC4VCODEC0_ENC_CME_RESULTS_7_WIDTH             32
   #define VC4VCODEC0_ENC_CME_RESULTS_7_RESET             0x00000000
   #define VC4VCODEC0_ENC_CME_RESULTS_7_INVALID_BITS      31:31
   #define VC4VCODEC0_ENC_CME_RESULTS_7_INVALID_SET       0x80000000
   #define VC4VCODEC0_ENC_CME_RESULTS_7_INVALID_CLR       0x7fffffff
   #define VC4VCODEC0_ENC_CME_RESULTS_7_INVALID_MSB       31
   #define VC4VCODEC0_ENC_CME_RESULTS_7_INVALID_LSB       31
   #define VC4VCODEC0_ENC_CME_RESULTS_7_INVALID_RESET     0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_7_SAD_BITS          30:16
   #define VC4VCODEC0_ENC_CME_RESULTS_7_SAD_SET           0x7fff0000
   #define VC4VCODEC0_ENC_CME_RESULTS_7_SAD_CLR           0x8000ffff
   #define VC4VCODEC0_ENC_CME_RESULTS_7_SAD_MSB           30
   #define VC4VCODEC0_ENC_CME_RESULTS_7_SAD_LSB           16
   #define VC4VCODEC0_ENC_CME_RESULTS_7_SAD_RESET         0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_7_VOFF_BITS         15:8
   #define VC4VCODEC0_ENC_CME_RESULTS_7_VOFF_SET          0x0000ff00
   #define VC4VCODEC0_ENC_CME_RESULTS_7_VOFF_CLR          0xffff00ff
   #define VC4VCODEC0_ENC_CME_RESULTS_7_VOFF_MSB          15
   #define VC4VCODEC0_ENC_CME_RESULTS_7_VOFF_LSB          8
   #define VC4VCODEC0_ENC_CME_RESULTS_7_VOFF_RESET        0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_7_HOFF_BITS         7:0
   #define VC4VCODEC0_ENC_CME_RESULTS_7_HOFF_SET          0x000000ff
   #define VC4VCODEC0_ENC_CME_RESULTS_7_HOFF_CLR          0xffffff00
   #define VC4VCODEC0_ENC_CME_RESULTS_7_HOFF_MSB          7
   #define VC4VCODEC0_ENC_CME_RESULTS_7_HOFF_LSB          0
   #define VC4VCODEC0_ENC_CME_RESULTS_7_HOFF_RESET        0x0

/***************************************************************************
 *ENC_CME_RESULTS_8 - Best SADs and vectors (16.8.8)
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_RESULTS_8                      HW_REGISTER_RO( 0x7f400360 )
   #define VC4VCODEC0_ENC_CME_RESULTS_8_MASK              0xffffffff
   #define VC4VCODEC0_ENC_CME_RESULTS_8_WIDTH             32
   #define VC4VCODEC0_ENC_CME_RESULTS_8_RESET             0x00000000
   #define VC4VCODEC0_ENC_CME_RESULTS_8_INVALID_BITS      31:31
   #define VC4VCODEC0_ENC_CME_RESULTS_8_INVALID_SET       0x80000000
   #define VC4VCODEC0_ENC_CME_RESULTS_8_INVALID_CLR       0x7fffffff
   #define VC4VCODEC0_ENC_CME_RESULTS_8_INVALID_MSB       31
   #define VC4VCODEC0_ENC_CME_RESULTS_8_INVALID_LSB       31
   #define VC4VCODEC0_ENC_CME_RESULTS_8_INVALID_RESET     0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_8_SAD_BITS          30:16
   #define VC4VCODEC0_ENC_CME_RESULTS_8_SAD_SET           0x7fff0000
   #define VC4VCODEC0_ENC_CME_RESULTS_8_SAD_CLR           0x8000ffff
   #define VC4VCODEC0_ENC_CME_RESULTS_8_SAD_MSB           30
   #define VC4VCODEC0_ENC_CME_RESULTS_8_SAD_LSB           16
   #define VC4VCODEC0_ENC_CME_RESULTS_8_SAD_RESET         0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_8_VOFF_BITS         15:8
   #define VC4VCODEC0_ENC_CME_RESULTS_8_VOFF_SET          0x0000ff00
   #define VC4VCODEC0_ENC_CME_RESULTS_8_VOFF_CLR          0xffff00ff
   #define VC4VCODEC0_ENC_CME_RESULTS_8_VOFF_MSB          15
   #define VC4VCODEC0_ENC_CME_RESULTS_8_VOFF_LSB          8
   #define VC4VCODEC0_ENC_CME_RESULTS_8_VOFF_RESET        0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_8_HOFF_BITS         7:0
   #define VC4VCODEC0_ENC_CME_RESULTS_8_HOFF_SET          0x000000ff
   #define VC4VCODEC0_ENC_CME_RESULTS_8_HOFF_CLR          0xffffff00
   #define VC4VCODEC0_ENC_CME_RESULTS_8_HOFF_MSB          7
   #define VC4VCODEC0_ENC_CME_RESULTS_8_HOFF_LSB          0
   #define VC4VCODEC0_ENC_CME_RESULTS_8_HOFF_RESET        0x0

/***************************************************************************
 *ENC_CME_RESULTS_9 - Best SADs and vectors (16.8.8)
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_RESULTS_9                      HW_REGISTER_RO( 0x7f400364 )
   #define VC4VCODEC0_ENC_CME_RESULTS_9_MASK              0xffffffff
   #define VC4VCODEC0_ENC_CME_RESULTS_9_WIDTH             32
   #define VC4VCODEC0_ENC_CME_RESULTS_9_RESET             0x00000000
   #define VC4VCODEC0_ENC_CME_RESULTS_9_INVALID_BITS      31:31
   #define VC4VCODEC0_ENC_CME_RESULTS_9_INVALID_SET       0x80000000
   #define VC4VCODEC0_ENC_CME_RESULTS_9_INVALID_CLR       0x7fffffff
   #define VC4VCODEC0_ENC_CME_RESULTS_9_INVALID_MSB       31
   #define VC4VCODEC0_ENC_CME_RESULTS_9_INVALID_LSB       31
   #define VC4VCODEC0_ENC_CME_RESULTS_9_INVALID_RESET     0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_9_SAD_BITS          30:16
   #define VC4VCODEC0_ENC_CME_RESULTS_9_SAD_SET           0x7fff0000
   #define VC4VCODEC0_ENC_CME_RESULTS_9_SAD_CLR           0x8000ffff
   #define VC4VCODEC0_ENC_CME_RESULTS_9_SAD_MSB           30
   #define VC4VCODEC0_ENC_CME_RESULTS_9_SAD_LSB           16
   #define VC4VCODEC0_ENC_CME_RESULTS_9_SAD_RESET         0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_9_VOFF_BITS         15:8
   #define VC4VCODEC0_ENC_CME_RESULTS_9_VOFF_SET          0x0000ff00
   #define VC4VCODEC0_ENC_CME_RESULTS_9_VOFF_CLR          0xffff00ff
   #define VC4VCODEC0_ENC_CME_RESULTS_9_VOFF_MSB          15
   #define VC4VCODEC0_ENC_CME_RESULTS_9_VOFF_LSB          8
   #define VC4VCODEC0_ENC_CME_RESULTS_9_VOFF_RESET        0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_9_HOFF_BITS         7:0
   #define VC4VCODEC0_ENC_CME_RESULTS_9_HOFF_SET          0x000000ff
   #define VC4VCODEC0_ENC_CME_RESULTS_9_HOFF_CLR          0xffffff00
   #define VC4VCODEC0_ENC_CME_RESULTS_9_HOFF_MSB          7
   #define VC4VCODEC0_ENC_CME_RESULTS_9_HOFF_LSB          0
   #define VC4VCODEC0_ENC_CME_RESULTS_9_HOFF_RESET        0x0

/***************************************************************************
 *ENC_CME_RESULTS_10 - Best SADs and vectors (16.8.8)
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_RESULTS_10                     HW_REGISTER_RO( 0x7f400368 )
   #define VC4VCODEC0_ENC_CME_RESULTS_10_MASK             0xffffffff
   #define VC4VCODEC0_ENC_CME_RESULTS_10_WIDTH            32
   #define VC4VCODEC0_ENC_CME_RESULTS_10_RESET            0x00000000
   #define VC4VCODEC0_ENC_CME_RESULTS_10_INVALID_BITS     31:31
   #define VC4VCODEC0_ENC_CME_RESULTS_10_INVALID_SET      0x80000000
   #define VC4VCODEC0_ENC_CME_RESULTS_10_INVALID_CLR      0x7fffffff
   #define VC4VCODEC0_ENC_CME_RESULTS_10_INVALID_MSB      31
   #define VC4VCODEC0_ENC_CME_RESULTS_10_INVALID_LSB      31
   #define VC4VCODEC0_ENC_CME_RESULTS_10_INVALID_RESET    0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_10_SAD_BITS         30:16
   #define VC4VCODEC0_ENC_CME_RESULTS_10_SAD_SET          0x7fff0000
   #define VC4VCODEC0_ENC_CME_RESULTS_10_SAD_CLR          0x8000ffff
   #define VC4VCODEC0_ENC_CME_RESULTS_10_SAD_MSB          30
   #define VC4VCODEC0_ENC_CME_RESULTS_10_SAD_LSB          16
   #define VC4VCODEC0_ENC_CME_RESULTS_10_SAD_RESET        0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_10_VOFF_BITS        15:8
   #define VC4VCODEC0_ENC_CME_RESULTS_10_VOFF_SET         0x0000ff00
   #define VC4VCODEC0_ENC_CME_RESULTS_10_VOFF_CLR         0xffff00ff
   #define VC4VCODEC0_ENC_CME_RESULTS_10_VOFF_MSB         15
   #define VC4VCODEC0_ENC_CME_RESULTS_10_VOFF_LSB         8
   #define VC4VCODEC0_ENC_CME_RESULTS_10_VOFF_RESET       0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_10_HOFF_BITS        7:0
   #define VC4VCODEC0_ENC_CME_RESULTS_10_HOFF_SET         0x000000ff
   #define VC4VCODEC0_ENC_CME_RESULTS_10_HOFF_CLR         0xffffff00
   #define VC4VCODEC0_ENC_CME_RESULTS_10_HOFF_MSB         7
   #define VC4VCODEC0_ENC_CME_RESULTS_10_HOFF_LSB         0
   #define VC4VCODEC0_ENC_CME_RESULTS_10_HOFF_RESET       0x0

/***************************************************************************
 *ENC_CME_RESULTS_11 - Best SADs and vectors (16.8.8)
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_RESULTS_11                     HW_REGISTER_RO( 0x7f40036c )
   #define VC4VCODEC0_ENC_CME_RESULTS_11_MASK             0xffffffff
   #define VC4VCODEC0_ENC_CME_RESULTS_11_WIDTH            32
   #define VC4VCODEC0_ENC_CME_RESULTS_11_RESET            0x00000000
   #define VC4VCODEC0_ENC_CME_RESULTS_11_INVALID_BITS     31:31
   #define VC4VCODEC0_ENC_CME_RESULTS_11_INVALID_SET      0x80000000
   #define VC4VCODEC0_ENC_CME_RESULTS_11_INVALID_CLR      0x7fffffff
   #define VC4VCODEC0_ENC_CME_RESULTS_11_INVALID_MSB      31
   #define VC4VCODEC0_ENC_CME_RESULTS_11_INVALID_LSB      31
   #define VC4VCODEC0_ENC_CME_RESULTS_11_INVALID_RESET    0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_11_SAD_BITS         30:16
   #define VC4VCODEC0_ENC_CME_RESULTS_11_SAD_SET          0x7fff0000
   #define VC4VCODEC0_ENC_CME_RESULTS_11_SAD_CLR          0x8000ffff
   #define VC4VCODEC0_ENC_CME_RESULTS_11_SAD_MSB          30
   #define VC4VCODEC0_ENC_CME_RESULTS_11_SAD_LSB          16
   #define VC4VCODEC0_ENC_CME_RESULTS_11_SAD_RESET        0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_11_VOFF_BITS        15:8
   #define VC4VCODEC0_ENC_CME_RESULTS_11_VOFF_SET         0x0000ff00
   #define VC4VCODEC0_ENC_CME_RESULTS_11_VOFF_CLR         0xffff00ff
   #define VC4VCODEC0_ENC_CME_RESULTS_11_VOFF_MSB         15
   #define VC4VCODEC0_ENC_CME_RESULTS_11_VOFF_LSB         8
   #define VC4VCODEC0_ENC_CME_RESULTS_11_VOFF_RESET       0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_11_HOFF_BITS        7:0
   #define VC4VCODEC0_ENC_CME_RESULTS_11_HOFF_SET         0x000000ff
   #define VC4VCODEC0_ENC_CME_RESULTS_11_HOFF_CLR         0xffffff00
   #define VC4VCODEC0_ENC_CME_RESULTS_11_HOFF_MSB         7
   #define VC4VCODEC0_ENC_CME_RESULTS_11_HOFF_LSB         0
   #define VC4VCODEC0_ENC_CME_RESULTS_11_HOFF_RESET       0x0

/***************************************************************************
 *ENC_CME_RESULTS_12 - Best SADs and vectors (16.8.8)
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_RESULTS_12                     HW_REGISTER_RO( 0x7f400370 )
   #define VC4VCODEC0_ENC_CME_RESULTS_12_MASK             0xffffffff
   #define VC4VCODEC0_ENC_CME_RESULTS_12_WIDTH            32
   #define VC4VCODEC0_ENC_CME_RESULTS_12_RESET            0x00000000
   #define VC4VCODEC0_ENC_CME_RESULTS_12_INVALID_BITS     31:31
   #define VC4VCODEC0_ENC_CME_RESULTS_12_INVALID_SET      0x80000000
   #define VC4VCODEC0_ENC_CME_RESULTS_12_INVALID_CLR      0x7fffffff
   #define VC4VCODEC0_ENC_CME_RESULTS_12_INVALID_MSB      31
   #define VC4VCODEC0_ENC_CME_RESULTS_12_INVALID_LSB      31
   #define VC4VCODEC0_ENC_CME_RESULTS_12_INVALID_RESET    0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_12_SAD_BITS         30:16
   #define VC4VCODEC0_ENC_CME_RESULTS_12_SAD_SET          0x7fff0000
   #define VC4VCODEC0_ENC_CME_RESULTS_12_SAD_CLR          0x8000ffff
   #define VC4VCODEC0_ENC_CME_RESULTS_12_SAD_MSB          30
   #define VC4VCODEC0_ENC_CME_RESULTS_12_SAD_LSB          16
   #define VC4VCODEC0_ENC_CME_RESULTS_12_SAD_RESET        0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_12_VOFF_BITS        15:8
   #define VC4VCODEC0_ENC_CME_RESULTS_12_VOFF_SET         0x0000ff00
   #define VC4VCODEC0_ENC_CME_RESULTS_12_VOFF_CLR         0xffff00ff
   #define VC4VCODEC0_ENC_CME_RESULTS_12_VOFF_MSB         15
   #define VC4VCODEC0_ENC_CME_RESULTS_12_VOFF_LSB         8
   #define VC4VCODEC0_ENC_CME_RESULTS_12_VOFF_RESET       0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_12_HOFF_BITS        7:0
   #define VC4VCODEC0_ENC_CME_RESULTS_12_HOFF_SET         0x000000ff
   #define VC4VCODEC0_ENC_CME_RESULTS_12_HOFF_CLR         0xffffff00
   #define VC4VCODEC0_ENC_CME_RESULTS_12_HOFF_MSB         7
   #define VC4VCODEC0_ENC_CME_RESULTS_12_HOFF_LSB         0
   #define VC4VCODEC0_ENC_CME_RESULTS_12_HOFF_RESET       0x0

/***************************************************************************
 *ENC_CME_RESULTS_13 - Best SADs and vectors (16.8.8)
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_RESULTS_13                     HW_REGISTER_RO( 0x7f400374 )
   #define VC4VCODEC0_ENC_CME_RESULTS_13_MASK             0xffffffff
   #define VC4VCODEC0_ENC_CME_RESULTS_13_WIDTH            32
   #define VC4VCODEC0_ENC_CME_RESULTS_13_RESET            0x00000000
   #define VC4VCODEC0_ENC_CME_RESULTS_13_INVALID_BITS     31:31
   #define VC4VCODEC0_ENC_CME_RESULTS_13_INVALID_SET      0x80000000
   #define VC4VCODEC0_ENC_CME_RESULTS_13_INVALID_CLR      0x7fffffff
   #define VC4VCODEC0_ENC_CME_RESULTS_13_INVALID_MSB      31
   #define VC4VCODEC0_ENC_CME_RESULTS_13_INVALID_LSB      31
   #define VC4VCODEC0_ENC_CME_RESULTS_13_INVALID_RESET    0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_13_SAD_BITS         30:16
   #define VC4VCODEC0_ENC_CME_RESULTS_13_SAD_SET          0x7fff0000
   #define VC4VCODEC0_ENC_CME_RESULTS_13_SAD_CLR          0x8000ffff
   #define VC4VCODEC0_ENC_CME_RESULTS_13_SAD_MSB          30
   #define VC4VCODEC0_ENC_CME_RESULTS_13_SAD_LSB          16
   #define VC4VCODEC0_ENC_CME_RESULTS_13_SAD_RESET        0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_13_VOFF_BITS        15:8
   #define VC4VCODEC0_ENC_CME_RESULTS_13_VOFF_SET         0x0000ff00
   #define VC4VCODEC0_ENC_CME_RESULTS_13_VOFF_CLR         0xffff00ff
   #define VC4VCODEC0_ENC_CME_RESULTS_13_VOFF_MSB         15
   #define VC4VCODEC0_ENC_CME_RESULTS_13_VOFF_LSB         8
   #define VC4VCODEC0_ENC_CME_RESULTS_13_VOFF_RESET       0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_13_HOFF_BITS        7:0
   #define VC4VCODEC0_ENC_CME_RESULTS_13_HOFF_SET         0x000000ff
   #define VC4VCODEC0_ENC_CME_RESULTS_13_HOFF_CLR         0xffffff00
   #define VC4VCODEC0_ENC_CME_RESULTS_13_HOFF_MSB         7
   #define VC4VCODEC0_ENC_CME_RESULTS_13_HOFF_LSB         0
   #define VC4VCODEC0_ENC_CME_RESULTS_13_HOFF_RESET       0x0

/***************************************************************************
 *ENC_CME_RESULTS_14 - Best SADs and vectors (16.8.8)
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_RESULTS_14                     HW_REGISTER_RO( 0x7f400378 )
   #define VC4VCODEC0_ENC_CME_RESULTS_14_MASK             0xffffffff
   #define VC4VCODEC0_ENC_CME_RESULTS_14_WIDTH            32
   #define VC4VCODEC0_ENC_CME_RESULTS_14_RESET            0x00000000
   #define VC4VCODEC0_ENC_CME_RESULTS_14_INVALID_BITS     31:31
   #define VC4VCODEC0_ENC_CME_RESULTS_14_INVALID_SET      0x80000000
   #define VC4VCODEC0_ENC_CME_RESULTS_14_INVALID_CLR      0x7fffffff
   #define VC4VCODEC0_ENC_CME_RESULTS_14_INVALID_MSB      31
   #define VC4VCODEC0_ENC_CME_RESULTS_14_INVALID_LSB      31
   #define VC4VCODEC0_ENC_CME_RESULTS_14_INVALID_RESET    0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_14_SAD_BITS         30:16
   #define VC4VCODEC0_ENC_CME_RESULTS_14_SAD_SET          0x7fff0000
   #define VC4VCODEC0_ENC_CME_RESULTS_14_SAD_CLR          0x8000ffff
   #define VC4VCODEC0_ENC_CME_RESULTS_14_SAD_MSB          30
   #define VC4VCODEC0_ENC_CME_RESULTS_14_SAD_LSB          16
   #define VC4VCODEC0_ENC_CME_RESULTS_14_SAD_RESET        0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_14_VOFF_BITS        15:8
   #define VC4VCODEC0_ENC_CME_RESULTS_14_VOFF_SET         0x0000ff00
   #define VC4VCODEC0_ENC_CME_RESULTS_14_VOFF_CLR         0xffff00ff
   #define VC4VCODEC0_ENC_CME_RESULTS_14_VOFF_MSB         15
   #define VC4VCODEC0_ENC_CME_RESULTS_14_VOFF_LSB         8
   #define VC4VCODEC0_ENC_CME_RESULTS_14_VOFF_RESET       0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_14_HOFF_BITS        7:0
   #define VC4VCODEC0_ENC_CME_RESULTS_14_HOFF_SET         0x000000ff
   #define VC4VCODEC0_ENC_CME_RESULTS_14_HOFF_CLR         0xffffff00
   #define VC4VCODEC0_ENC_CME_RESULTS_14_HOFF_MSB         7
   #define VC4VCODEC0_ENC_CME_RESULTS_14_HOFF_LSB         0
   #define VC4VCODEC0_ENC_CME_RESULTS_14_HOFF_RESET       0x0

/***************************************************************************
 *ENC_CME_RESULTS_15 - Best SADs and vectors (16.8.8)
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_RESULTS_15                     HW_REGISTER_RO( 0x7f40037c )
   #define VC4VCODEC0_ENC_CME_RESULTS_15_MASK             0xffffffff
   #define VC4VCODEC0_ENC_CME_RESULTS_15_WIDTH            32
   #define VC4VCODEC0_ENC_CME_RESULTS_15_RESET            0x00000000
   #define VC4VCODEC0_ENC_CME_RESULTS_15_INVALID_BITS     31:31
   #define VC4VCODEC0_ENC_CME_RESULTS_15_INVALID_SET      0x80000000
   #define VC4VCODEC0_ENC_CME_RESULTS_15_INVALID_CLR      0x7fffffff
   #define VC4VCODEC0_ENC_CME_RESULTS_15_INVALID_MSB      31
   #define VC4VCODEC0_ENC_CME_RESULTS_15_INVALID_LSB      31
   #define VC4VCODEC0_ENC_CME_RESULTS_15_INVALID_RESET    0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_15_SAD_BITS         30:16
   #define VC4VCODEC0_ENC_CME_RESULTS_15_SAD_SET          0x7fff0000
   #define VC4VCODEC0_ENC_CME_RESULTS_15_SAD_CLR          0x8000ffff
   #define VC4VCODEC0_ENC_CME_RESULTS_15_SAD_MSB          30
   #define VC4VCODEC0_ENC_CME_RESULTS_15_SAD_LSB          16
   #define VC4VCODEC0_ENC_CME_RESULTS_15_SAD_RESET        0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_15_VOFF_BITS        15:8
   #define VC4VCODEC0_ENC_CME_RESULTS_15_VOFF_SET         0x0000ff00
   #define VC4VCODEC0_ENC_CME_RESULTS_15_VOFF_CLR         0xffff00ff
   #define VC4VCODEC0_ENC_CME_RESULTS_15_VOFF_MSB         15
   #define VC4VCODEC0_ENC_CME_RESULTS_15_VOFF_LSB         8
   #define VC4VCODEC0_ENC_CME_RESULTS_15_VOFF_RESET       0x0

   #define VC4VCODEC0_ENC_CME_RESULTS_15_HOFF_BITS        7:0
   #define VC4VCODEC0_ENC_CME_RESULTS_15_HOFF_SET         0x000000ff
   #define VC4VCODEC0_ENC_CME_RESULTS_15_HOFF_CLR         0xffffff00
   #define VC4VCODEC0_ENC_CME_RESULTS_15_HOFF_MSB         7
   #define VC4VCODEC0_ENC_CME_RESULTS_15_HOFF_LSB         0
   #define VC4VCODEC0_ENC_CME_RESULTS_15_HOFF_RESET       0x0

/***************************************************************************
 *ENC_CME_VERSION - CME hardware version
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_VERSION                        HW_REGISTER_RO( 0x7f4003bc )
   #define VC4VCODEC0_ENC_CME_VERSION_MASK                0xffffffff
   #define VC4VCODEC0_ENC_CME_VERSION_WIDTH               32
   #define VC4VCODEC0_ENC_CME_VERSION_RESET               0x0000ce2b
   #define VC4VCODEC0_ENC_CME_VERSION_VERSION_BITS        31:0
   #define VC4VCODEC0_ENC_CME_VERSION_VERSION_SET         0xffffffff
   #define VC4VCODEC0_ENC_CME_VERSION_VERSION_CLR         0x00000000
   #define VC4VCODEC0_ENC_CME_VERSION_VERSION_MSB         31
   #define VC4VCODEC0_ENC_CME_VERSION_VERSION_LSB         0
   #define VC4VCODEC0_ENC_CME_VERSION_VERSION_RESET       0xce2b

/***************************************************************************
 *ENC_CME_YXRESULTS_0 - Best vectors in 16.16 bit format
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_YXRESULTS_0                    HW_REGISTER_RO( 0x7f4003c0 )
   #define VC4VCODEC0_ENC_CME_YXRESULTS_0_MASK            0xffffffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_0_WIDTH           32
   #define VC4VCODEC0_ENC_CME_YXRESULTS_0_RESET           0x00000000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_0_VOFF_BITS       31:16
   #define VC4VCODEC0_ENC_CME_YXRESULTS_0_VOFF_SET        0xffff0000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_0_VOFF_CLR        0x0000ffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_0_VOFF_MSB        31
   #define VC4VCODEC0_ENC_CME_YXRESULTS_0_VOFF_LSB        16
   #define VC4VCODEC0_ENC_CME_YXRESULTS_0_VOFF_RESET      0x0

   #define VC4VCODEC0_ENC_CME_YXRESULTS_0_HOFF_BITS       15:0
   #define VC4VCODEC0_ENC_CME_YXRESULTS_0_HOFF_SET        0x0000ffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_0_HOFF_CLR        0xffff0000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_0_HOFF_MSB        15
   #define VC4VCODEC0_ENC_CME_YXRESULTS_0_HOFF_LSB        0
   #define VC4VCODEC0_ENC_CME_YXRESULTS_0_HOFF_RESET      0x0

/***************************************************************************
 *ENC_CME_YXRESULTS_1 - Best vectors in 16.16 bit format
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_YXRESULTS_1                    HW_REGISTER_RO( 0x7f4003c4 )
   #define VC4VCODEC0_ENC_CME_YXRESULTS_1_MASK            0xffffffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_1_WIDTH           32
   #define VC4VCODEC0_ENC_CME_YXRESULTS_1_RESET           0x00000000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_1_VOFF_BITS       31:16
   #define VC4VCODEC0_ENC_CME_YXRESULTS_1_VOFF_SET        0xffff0000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_1_VOFF_CLR        0x0000ffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_1_VOFF_MSB        31
   #define VC4VCODEC0_ENC_CME_YXRESULTS_1_VOFF_LSB        16
   #define VC4VCODEC0_ENC_CME_YXRESULTS_1_VOFF_RESET      0x0

   #define VC4VCODEC0_ENC_CME_YXRESULTS_1_HOFF_BITS       15:0
   #define VC4VCODEC0_ENC_CME_YXRESULTS_1_HOFF_SET        0x0000ffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_1_HOFF_CLR        0xffff0000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_1_HOFF_MSB        15
   #define VC4VCODEC0_ENC_CME_YXRESULTS_1_HOFF_LSB        0
   #define VC4VCODEC0_ENC_CME_YXRESULTS_1_HOFF_RESET      0x0

/***************************************************************************
 *ENC_CME_YXRESULTS_2 - Best vectors in 16.16 bit format
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_YXRESULTS_2                    HW_REGISTER_RO( 0x7f4003c8 )
   #define VC4VCODEC0_ENC_CME_YXRESULTS_2_MASK            0xffffffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_2_WIDTH           32
   #define VC4VCODEC0_ENC_CME_YXRESULTS_2_RESET           0x00000000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_2_VOFF_BITS       31:16
   #define VC4VCODEC0_ENC_CME_YXRESULTS_2_VOFF_SET        0xffff0000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_2_VOFF_CLR        0x0000ffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_2_VOFF_MSB        31
   #define VC4VCODEC0_ENC_CME_YXRESULTS_2_VOFF_LSB        16
   #define VC4VCODEC0_ENC_CME_YXRESULTS_2_VOFF_RESET      0x0

   #define VC4VCODEC0_ENC_CME_YXRESULTS_2_HOFF_BITS       15:0
   #define VC4VCODEC0_ENC_CME_YXRESULTS_2_HOFF_SET        0x0000ffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_2_HOFF_CLR        0xffff0000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_2_HOFF_MSB        15
   #define VC4VCODEC0_ENC_CME_YXRESULTS_2_HOFF_LSB        0
   #define VC4VCODEC0_ENC_CME_YXRESULTS_2_HOFF_RESET      0x0

/***************************************************************************
 *ENC_CME_YXRESULTS_3 - Best vectors in 16.16 bit format
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_YXRESULTS_3                    HW_REGISTER_RO( 0x7f4003cc )
   #define VC4VCODEC0_ENC_CME_YXRESULTS_3_MASK            0xffffffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_3_WIDTH           32
   #define VC4VCODEC0_ENC_CME_YXRESULTS_3_RESET           0x00000000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_3_VOFF_BITS       31:16
   #define VC4VCODEC0_ENC_CME_YXRESULTS_3_VOFF_SET        0xffff0000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_3_VOFF_CLR        0x0000ffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_3_VOFF_MSB        31
   #define VC4VCODEC0_ENC_CME_YXRESULTS_3_VOFF_LSB        16
   #define VC4VCODEC0_ENC_CME_YXRESULTS_3_VOFF_RESET      0x0

   #define VC4VCODEC0_ENC_CME_YXRESULTS_3_HOFF_BITS       15:0
   #define VC4VCODEC0_ENC_CME_YXRESULTS_3_HOFF_SET        0x0000ffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_3_HOFF_CLR        0xffff0000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_3_HOFF_MSB        15
   #define VC4VCODEC0_ENC_CME_YXRESULTS_3_HOFF_LSB        0
   #define VC4VCODEC0_ENC_CME_YXRESULTS_3_HOFF_RESET      0x0

/***************************************************************************
 *ENC_CME_YXRESULTS_4 - Best vectors in 16.16 bit format
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_YXRESULTS_4                    HW_REGISTER_RO( 0x7f4003d0 )
   #define VC4VCODEC0_ENC_CME_YXRESULTS_4_MASK            0xffffffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_4_WIDTH           32
   #define VC4VCODEC0_ENC_CME_YXRESULTS_4_RESET           0x00000000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_4_VOFF_BITS       31:16
   #define VC4VCODEC0_ENC_CME_YXRESULTS_4_VOFF_SET        0xffff0000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_4_VOFF_CLR        0x0000ffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_4_VOFF_MSB        31
   #define VC4VCODEC0_ENC_CME_YXRESULTS_4_VOFF_LSB        16
   #define VC4VCODEC0_ENC_CME_YXRESULTS_4_VOFF_RESET      0x0

   #define VC4VCODEC0_ENC_CME_YXRESULTS_4_HOFF_BITS       15:0
   #define VC4VCODEC0_ENC_CME_YXRESULTS_4_HOFF_SET        0x0000ffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_4_HOFF_CLR        0xffff0000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_4_HOFF_MSB        15
   #define VC4VCODEC0_ENC_CME_YXRESULTS_4_HOFF_LSB        0
   #define VC4VCODEC0_ENC_CME_YXRESULTS_4_HOFF_RESET      0x0

/***************************************************************************
 *ENC_CME_YXRESULTS_5 - Best vectors in 16.16 bit format
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_YXRESULTS_5                    HW_REGISTER_RO( 0x7f4003d4 )
   #define VC4VCODEC0_ENC_CME_YXRESULTS_5_MASK            0xffffffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_5_WIDTH           32
   #define VC4VCODEC0_ENC_CME_YXRESULTS_5_RESET           0x00000000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_5_VOFF_BITS       31:16
   #define VC4VCODEC0_ENC_CME_YXRESULTS_5_VOFF_SET        0xffff0000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_5_VOFF_CLR        0x0000ffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_5_VOFF_MSB        31
   #define VC4VCODEC0_ENC_CME_YXRESULTS_5_VOFF_LSB        16
   #define VC4VCODEC0_ENC_CME_YXRESULTS_5_VOFF_RESET      0x0

   #define VC4VCODEC0_ENC_CME_YXRESULTS_5_HOFF_BITS       15:0
   #define VC4VCODEC0_ENC_CME_YXRESULTS_5_HOFF_SET        0x0000ffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_5_HOFF_CLR        0xffff0000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_5_HOFF_MSB        15
   #define VC4VCODEC0_ENC_CME_YXRESULTS_5_HOFF_LSB        0
   #define VC4VCODEC0_ENC_CME_YXRESULTS_5_HOFF_RESET      0x0

/***************************************************************************
 *ENC_CME_YXRESULTS_6 - Best vectors in 16.16 bit format
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_YXRESULTS_6                    HW_REGISTER_RO( 0x7f4003d8 )
   #define VC4VCODEC0_ENC_CME_YXRESULTS_6_MASK            0xffffffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_6_WIDTH           32
   #define VC4VCODEC0_ENC_CME_YXRESULTS_6_RESET           0x00000000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_6_VOFF_BITS       31:16
   #define VC4VCODEC0_ENC_CME_YXRESULTS_6_VOFF_SET        0xffff0000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_6_VOFF_CLR        0x0000ffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_6_VOFF_MSB        31
   #define VC4VCODEC0_ENC_CME_YXRESULTS_6_VOFF_LSB        16
   #define VC4VCODEC0_ENC_CME_YXRESULTS_6_VOFF_RESET      0x0

   #define VC4VCODEC0_ENC_CME_YXRESULTS_6_HOFF_BITS       15:0
   #define VC4VCODEC0_ENC_CME_YXRESULTS_6_HOFF_SET        0x0000ffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_6_HOFF_CLR        0xffff0000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_6_HOFF_MSB        15
   #define VC4VCODEC0_ENC_CME_YXRESULTS_6_HOFF_LSB        0
   #define VC4VCODEC0_ENC_CME_YXRESULTS_6_HOFF_RESET      0x0

/***************************************************************************
 *ENC_CME_YXRESULTS_7 - Best vectors in 16.16 bit format
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_YXRESULTS_7                    HW_REGISTER_RO( 0x7f4003dc )
   #define VC4VCODEC0_ENC_CME_YXRESULTS_7_MASK            0xffffffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_7_WIDTH           32
   #define VC4VCODEC0_ENC_CME_YXRESULTS_7_RESET           0x00000000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_7_VOFF_BITS       31:16
   #define VC4VCODEC0_ENC_CME_YXRESULTS_7_VOFF_SET        0xffff0000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_7_VOFF_CLR        0x0000ffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_7_VOFF_MSB        31
   #define VC4VCODEC0_ENC_CME_YXRESULTS_7_VOFF_LSB        16
   #define VC4VCODEC0_ENC_CME_YXRESULTS_7_VOFF_RESET      0x0

   #define VC4VCODEC0_ENC_CME_YXRESULTS_7_HOFF_BITS       15:0
   #define VC4VCODEC0_ENC_CME_YXRESULTS_7_HOFF_SET        0x0000ffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_7_HOFF_CLR        0xffff0000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_7_HOFF_MSB        15
   #define VC4VCODEC0_ENC_CME_YXRESULTS_7_HOFF_LSB        0
   #define VC4VCODEC0_ENC_CME_YXRESULTS_7_HOFF_RESET      0x0

/***************************************************************************
 *ENC_CME_YXRESULTS_8 - Best vectors in 16.16 bit format
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_YXRESULTS_8                    HW_REGISTER_RO( 0x7f4003e0 )
   #define VC4VCODEC0_ENC_CME_YXRESULTS_8_MASK            0xffffffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_8_WIDTH           32
   #define VC4VCODEC0_ENC_CME_YXRESULTS_8_RESET           0x00000000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_8_VOFF_BITS       31:16
   #define VC4VCODEC0_ENC_CME_YXRESULTS_8_VOFF_SET        0xffff0000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_8_VOFF_CLR        0x0000ffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_8_VOFF_MSB        31
   #define VC4VCODEC0_ENC_CME_YXRESULTS_8_VOFF_LSB        16
   #define VC4VCODEC0_ENC_CME_YXRESULTS_8_VOFF_RESET      0x0

   #define VC4VCODEC0_ENC_CME_YXRESULTS_8_HOFF_BITS       15:0
   #define VC4VCODEC0_ENC_CME_YXRESULTS_8_HOFF_SET        0x0000ffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_8_HOFF_CLR        0xffff0000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_8_HOFF_MSB        15
   #define VC4VCODEC0_ENC_CME_YXRESULTS_8_HOFF_LSB        0
   #define VC4VCODEC0_ENC_CME_YXRESULTS_8_HOFF_RESET      0x0

/***************************************************************************
 *ENC_CME_YXRESULTS_9 - Best vectors in 16.16 bit format
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_YXRESULTS_9                    HW_REGISTER_RO( 0x7f4003e4 )
   #define VC4VCODEC0_ENC_CME_YXRESULTS_9_MASK            0xffffffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_9_WIDTH           32
   #define VC4VCODEC0_ENC_CME_YXRESULTS_9_RESET           0x00000000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_9_VOFF_BITS       31:16
   #define VC4VCODEC0_ENC_CME_YXRESULTS_9_VOFF_SET        0xffff0000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_9_VOFF_CLR        0x0000ffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_9_VOFF_MSB        31
   #define VC4VCODEC0_ENC_CME_YXRESULTS_9_VOFF_LSB        16
   #define VC4VCODEC0_ENC_CME_YXRESULTS_9_VOFF_RESET      0x0

   #define VC4VCODEC0_ENC_CME_YXRESULTS_9_HOFF_BITS       15:0
   #define VC4VCODEC0_ENC_CME_YXRESULTS_9_HOFF_SET        0x0000ffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_9_HOFF_CLR        0xffff0000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_9_HOFF_MSB        15
   #define VC4VCODEC0_ENC_CME_YXRESULTS_9_HOFF_LSB        0
   #define VC4VCODEC0_ENC_CME_YXRESULTS_9_HOFF_RESET      0x0

/***************************************************************************
 *ENC_CME_YXRESULTS_10 - Best vectors in 16.16 bit format
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_YXRESULTS_10                   HW_REGISTER_RO( 0x7f4003e8 )
   #define VC4VCODEC0_ENC_CME_YXRESULTS_10_MASK           0xffffffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_10_WIDTH          32
   #define VC4VCODEC0_ENC_CME_YXRESULTS_10_RESET          0x00000000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_10_VOFF_BITS      31:16
   #define VC4VCODEC0_ENC_CME_YXRESULTS_10_VOFF_SET       0xffff0000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_10_VOFF_CLR       0x0000ffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_10_VOFF_MSB       31
   #define VC4VCODEC0_ENC_CME_YXRESULTS_10_VOFF_LSB       16
   #define VC4VCODEC0_ENC_CME_YXRESULTS_10_VOFF_RESET     0x0

   #define VC4VCODEC0_ENC_CME_YXRESULTS_10_HOFF_BITS      15:0
   #define VC4VCODEC0_ENC_CME_YXRESULTS_10_HOFF_SET       0x0000ffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_10_HOFF_CLR       0xffff0000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_10_HOFF_MSB       15
   #define VC4VCODEC0_ENC_CME_YXRESULTS_10_HOFF_LSB       0
   #define VC4VCODEC0_ENC_CME_YXRESULTS_10_HOFF_RESET     0x0

/***************************************************************************
 *ENC_CME_YXRESULTS_11 - Best vectors in 16.16 bit format
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_YXRESULTS_11                   HW_REGISTER_RO( 0x7f4003ec )
   #define VC4VCODEC0_ENC_CME_YXRESULTS_11_MASK           0xffffffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_11_WIDTH          32
   #define VC4VCODEC0_ENC_CME_YXRESULTS_11_RESET          0x00000000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_11_VOFF_BITS      31:16
   #define VC4VCODEC0_ENC_CME_YXRESULTS_11_VOFF_SET       0xffff0000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_11_VOFF_CLR       0x0000ffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_11_VOFF_MSB       31
   #define VC4VCODEC0_ENC_CME_YXRESULTS_11_VOFF_LSB       16
   #define VC4VCODEC0_ENC_CME_YXRESULTS_11_VOFF_RESET     0x0

   #define VC4VCODEC0_ENC_CME_YXRESULTS_11_HOFF_BITS      15:0
   #define VC4VCODEC0_ENC_CME_YXRESULTS_11_HOFF_SET       0x0000ffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_11_HOFF_CLR       0xffff0000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_11_HOFF_MSB       15
   #define VC4VCODEC0_ENC_CME_YXRESULTS_11_HOFF_LSB       0
   #define VC4VCODEC0_ENC_CME_YXRESULTS_11_HOFF_RESET     0x0

/***************************************************************************
 *ENC_CME_YXRESULTS_12 - Best vectors in 16.16 bit format
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_YXRESULTS_12                   HW_REGISTER_RO( 0x7f4003f0 )
   #define VC4VCODEC0_ENC_CME_YXRESULTS_12_MASK           0xffffffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_12_WIDTH          32
   #define VC4VCODEC0_ENC_CME_YXRESULTS_12_RESET          0x00000000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_12_VOFF_BITS      31:16
   #define VC4VCODEC0_ENC_CME_YXRESULTS_12_VOFF_SET       0xffff0000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_12_VOFF_CLR       0x0000ffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_12_VOFF_MSB       31
   #define VC4VCODEC0_ENC_CME_YXRESULTS_12_VOFF_LSB       16
   #define VC4VCODEC0_ENC_CME_YXRESULTS_12_VOFF_RESET     0x0

   #define VC4VCODEC0_ENC_CME_YXRESULTS_12_HOFF_BITS      15:0
   #define VC4VCODEC0_ENC_CME_YXRESULTS_12_HOFF_SET       0x0000ffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_12_HOFF_CLR       0xffff0000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_12_HOFF_MSB       15
   #define VC4VCODEC0_ENC_CME_YXRESULTS_12_HOFF_LSB       0
   #define VC4VCODEC0_ENC_CME_YXRESULTS_12_HOFF_RESET     0x0

/***************************************************************************
 *ENC_CME_YXRESULTS_13 - Best vectors in 16.16 bit format
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_YXRESULTS_13                   HW_REGISTER_RO( 0x7f4003f4 )
   #define VC4VCODEC0_ENC_CME_YXRESULTS_13_MASK           0xffffffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_13_WIDTH          32
   #define VC4VCODEC0_ENC_CME_YXRESULTS_13_RESET          0x00000000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_13_VOFF_BITS      31:16
   #define VC4VCODEC0_ENC_CME_YXRESULTS_13_VOFF_SET       0xffff0000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_13_VOFF_CLR       0x0000ffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_13_VOFF_MSB       31
   #define VC4VCODEC0_ENC_CME_YXRESULTS_13_VOFF_LSB       16
   #define VC4VCODEC0_ENC_CME_YXRESULTS_13_VOFF_RESET     0x0

   #define VC4VCODEC0_ENC_CME_YXRESULTS_13_HOFF_BITS      15:0
   #define VC4VCODEC0_ENC_CME_YXRESULTS_13_HOFF_SET       0x0000ffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_13_HOFF_CLR       0xffff0000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_13_HOFF_MSB       15
   #define VC4VCODEC0_ENC_CME_YXRESULTS_13_HOFF_LSB       0
   #define VC4VCODEC0_ENC_CME_YXRESULTS_13_HOFF_RESET     0x0

/***************************************************************************
 *ENC_CME_YXRESULTS_14 - Best vectors in 16.16 bit format
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_YXRESULTS_14                   HW_REGISTER_RO( 0x7f4003f8 )
   #define VC4VCODEC0_ENC_CME_YXRESULTS_14_MASK           0xffffffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_14_WIDTH          32
   #define VC4VCODEC0_ENC_CME_YXRESULTS_14_RESET          0x00000000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_14_VOFF_BITS      31:16
   #define VC4VCODEC0_ENC_CME_YXRESULTS_14_VOFF_SET       0xffff0000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_14_VOFF_CLR       0x0000ffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_14_VOFF_MSB       31
   #define VC4VCODEC0_ENC_CME_YXRESULTS_14_VOFF_LSB       16
   #define VC4VCODEC0_ENC_CME_YXRESULTS_14_VOFF_RESET     0x0

   #define VC4VCODEC0_ENC_CME_YXRESULTS_14_HOFF_BITS      15:0
   #define VC4VCODEC0_ENC_CME_YXRESULTS_14_HOFF_SET       0x0000ffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_14_HOFF_CLR       0xffff0000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_14_HOFF_MSB       15
   #define VC4VCODEC0_ENC_CME_YXRESULTS_14_HOFF_LSB       0
   #define VC4VCODEC0_ENC_CME_YXRESULTS_14_HOFF_RESET     0x0

/***************************************************************************
 *ENC_CME_YXRESULTS_15 - Best vectors in 16.16 bit format
 ***************************************************************************/
#define VC4VCODEC0_ENC_CME_YXRESULTS_15                   HW_REGISTER_RO( 0x7f4003fc )
   #define VC4VCODEC0_ENC_CME_YXRESULTS_15_MASK           0xffffffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_15_WIDTH          32
   #define VC4VCODEC0_ENC_CME_YXRESULTS_15_RESET          0x00000000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_15_VOFF_BITS      31:16
   #define VC4VCODEC0_ENC_CME_YXRESULTS_15_VOFF_SET       0xffff0000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_15_VOFF_CLR       0x0000ffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_15_VOFF_MSB       31
   #define VC4VCODEC0_ENC_CME_YXRESULTS_15_VOFF_LSB       16
   #define VC4VCODEC0_ENC_CME_YXRESULTS_15_VOFF_RESET     0x0

   #define VC4VCODEC0_ENC_CME_YXRESULTS_15_HOFF_BITS      15:0
   #define VC4VCODEC0_ENC_CME_YXRESULTS_15_HOFF_SET       0x0000ffff
   #define VC4VCODEC0_ENC_CME_YXRESULTS_15_HOFF_CLR       0xffff0000
   #define VC4VCODEC0_ENC_CME_YXRESULTS_15_HOFF_MSB       15
   #define VC4VCODEC0_ENC_CME_YXRESULTS_15_HOFF_LSB       0
   #define VC4VCODEC0_ENC_CME_YXRESULTS_15_HOFF_RESET     0x0

/***************************************************************************
 *TOPCTL_CNTL - Video Codec Control
 ***************************************************************************/
#define VC4VCODEC0_TOPCTL_CNTL                            HW_REGISTER_RW( 0x7f4408b0 )
   #define VC4VCODEC0_TOPCTL_CNTL_MASK                    0xffffffff
   #define VC4VCODEC0_TOPCTL_CNTL_WIDTH                   32
   #define VC4VCODEC0_TOPCTL_CNTL_RESET                   0x00000000
   #define VC4VCODEC0_TOPCTL_CNTL_USEENC_BITS             31:31
   #define VC4VCODEC0_TOPCTL_CNTL_USEENC_SET              0x80000000
   #define VC4VCODEC0_TOPCTL_CNTL_USEENC_CLR              0x7fffffff
   #define VC4VCODEC0_TOPCTL_CNTL_USEENC_MSB              31
   #define VC4VCODEC0_TOPCTL_CNTL_USEENC_LSB              31
   #define VC4VCODEC0_TOPCTL_CNTL_USEENC_RESET            0x0

   #define VC4VCODEC0_TOPCTL_CNTL_USEBIAS_BITS            30:30
   #define VC4VCODEC0_TOPCTL_CNTL_USEBIAS_SET             0x40000000
   #define VC4VCODEC0_TOPCTL_CNTL_USEBIAS_CLR             0xbfffffff
   #define VC4VCODEC0_TOPCTL_CNTL_USEBIAS_MSB             30
   #define VC4VCODEC0_TOPCTL_CNTL_USEBIAS_LSB             30
   #define VC4VCODEC0_TOPCTL_CNTL_USEBIAS_RESET           0x0

   #define VC4VCODEC0_TOPCTL_CNTL_BIASPIC_BITS            29:22
   #define VC4VCODEC0_TOPCTL_CNTL_BIASPIC_SET             0x3fc00000
   #define VC4VCODEC0_TOPCTL_CNTL_BIASPIC_CLR             0xc03fffff
   #define VC4VCODEC0_TOPCTL_CNTL_BIASPIC_MSB             29
   #define VC4VCODEC0_TOPCTL_CNTL_BIASPIC_LSB             22
   #define VC4VCODEC0_TOPCTL_CNTL_BIASPIC_RESET           0x0

   #define VC4VCODEC0_TOPCTL_CNTL_BIASY_BITS              21:11
   #define VC4VCODEC0_TOPCTL_CNTL_BIASY_SET               0x003ff800
   #define VC4VCODEC0_TOPCTL_CNTL_BIASY_CLR               0xffc007ff
   #define VC4VCODEC0_TOPCTL_CNTL_BIASY_MSB               21
   #define VC4VCODEC0_TOPCTL_CNTL_BIASY_LSB               11
   #define VC4VCODEC0_TOPCTL_CNTL_BIASY_RESET             0x0

   #define VC4VCODEC0_TOPCTL_CNTL_BIASX_BITS              10:0
   #define VC4VCODEC0_TOPCTL_CNTL_BIASX_SET               0x000007ff
   #define VC4VCODEC0_TOPCTL_CNTL_BIASX_CLR               0xfffff800
   #define VC4VCODEC0_TOPCTL_CNTL_BIASX_MSB               10
   #define VC4VCODEC0_TOPCTL_CNTL_BIASX_LSB               0
   #define VC4VCODEC0_TOPCTL_CNTL_BIASX_RESET             0x0

/***************************************************************************
 *TOPCTL_VCSIGNAL0 - Video Codec Signals 0
 ***************************************************************************/
#define VC4VCODEC0_TOPCTL_VCSIGNAL0                       HW_REGISTER_RO( 0x7f4408b4 )
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_MASK               0xffffffff
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_WIDTH              32
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_RESET              0x00000000
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_UNUSED_BITS        31:27
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_UNUSED_SET         0xf8000000
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_UNUSED_CLR         0x07ffffff
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_UNUSED_MSB         31
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_UNUSED_LSB         27
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_UNUSED_RESET       0x0

   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_VCE_BITS           26:26
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_VCE_SET            0x04000000
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_VCE_CLR            0xfbffffff
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_VCE_MSB            26
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_VCE_LSB            26
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_VCE_RESET          0x0

   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_ALLRDY_BITS        25:25
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_ALLRDY_SET         0x02000000
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_ALLRDY_CLR         0xfdffffff
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_ALLRDY_MSB         25
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_ALLRDY_LSB         25
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_ALLRDY_RESET       0x0

   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_DCDERROR_BITS      24:24
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_DCDERROR_SET       0x01000000
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_DCDERROR_CLR       0xfeffffff
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_DCDERROR_MSB       24
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_DCDERROR_LSB       24
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_DCDERROR_RESET     0x0

   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_STRMERROR_BITS     23:23
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_STRMERROR_SET      0x00800000
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_STRMERROR_CLR      0xff7fffff
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_STRMERROR_MSB      23
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_STRMERROR_LSB      23
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_STRMERROR_RESET    0x0

   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_CTXDMAACT_BITS 22:22
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_CTXDMAACT_SET  0x00400000
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_CTXDMAACT_CLR  0xffbfffff
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_CTXDMAACT_MSB  22
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_CTXDMAACT_LSB  22
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_CTXDMAACT_RESET 0x0

   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_MVDVALID_BITS      21:21
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_MVDVALID_SET       0x00200000
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_MVDVALID_CLR       0xffdfffff
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_MVDVALID_MSB       21
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_MVDVALID_LSB       21
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_MVDVALID_RESET     0x0

   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_CGPARSE_BITS   20:20
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_CGPARSE_SET    0x00100000
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_CGPARSE_CLR    0xffefffff
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_CGPARSE_MSB    20
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_CGPARSE_LSB    20
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_CGPARSE_RESET  0x0

   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_VGCNST_BITS    19:19
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_VGCNST_SET     0x00080000
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_VGCNST_CLR     0xfff7ffff
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_VGCNST_MSB     19
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_VGCNST_LSB     19
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_VGCNST_RESET   0x0

   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_CGCNST_BITS    18:18
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_CGCNST_SET     0x00040000
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_CGCNST_CLR     0xfffbffff
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_CGCNST_MSB     18
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_CGCNST_LSB     18
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_CGCNST_RESET   0x0

   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_VGACTIVE_BITS  17:17
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_VGACTIVE_SET   0x00020000
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_VGACTIVE_CLR   0xfffdffff
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_VGACTIVE_MSB   17
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_VGACTIVE_LSB   17
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_VGACTIVE_RESET 0x0

   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_DMAACTIVE_BITS 16:16
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_DMAACTIVE_SET  0x00010000
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_DMAACTIVE_CLR  0xfffeffff
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_DMAACTIVE_MSB  16
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_DMAACTIVE_LSB  16
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_DMAACTIVE_RESET 0x0

   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_SMODEACT_BITS  15:15
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_SMODEACT_SET   0x00008000
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_SMODEACT_CLR   0xffff7fff
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_SMODEACT_MSB   15
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_SMODEACT_LSB   15
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_SMODEACT_RESET 0x0

   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_CGACTIVE_BITS  14:14
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_CGACTIVE_SET   0x00004000
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_CGACTIVE_CLR   0xffffbfff
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_CGACTIVE_MSB   14
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_CGACTIVE_LSB   14
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_NOT_CGACTIVE_RESET 0x0

   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_VALID_BITS         13:13
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_VALID_SET          0x00002000
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_VALID_CLR          0xffffdfff
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_VALID_MSB          13
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_VALID_LSB          13
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_VALID_RESET        0x0

   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_RECON_RDY_BITS     12:12
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_RECON_RDY_SET      0x00001000
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_RECON_RDY_CLR      0xffffefff
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_RECON_RDY_MSB      12
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_RECON_RDY_LSB      12
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_RECON_RDY_RESET    0x0

   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_RECON_DONE_BITS    11:11
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_RECON_DONE_SET     0x00000800
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_RECON_DONE_CLR     0xfffff7ff
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_RECON_DONE_MSB     11
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_RECON_DONE_LSB     11
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_RECON_DONE_RESET   0x0

   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_DBLK_DONE_BITS     10:10
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_DBLK_DONE_SET      0x00000400
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_DBLK_DONE_CLR      0xfffffbff
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_DBLK_DONE_MSB      10
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_DBLK_DONE_LSB      10
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_DBLK_DONE_RESET    0x0

   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_DBLK_RDY_BITS      9:9
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_DBLK_RDY_SET       0x00000200
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_DBLK_RDY_CLR       0xfffffdff
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_DBLK_RDY_MSB       9
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_DBLK_RDY_LSB       9
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_DBLK_RDY_RESET     0x0

   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_IXFM_DONE_BITS     8:8
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_IXFM_DONE_SET      0x00000100
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_IXFM_DONE_CLR      0xfffffeff
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_IXFM_DONE_MSB      8
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_IXFM_DONE_LSB      8
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_IXFM_DONE_RESET    0x0

   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_IXFM_RDY_BITS      7:7
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_IXFM_RDY_SET       0x00000080
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_IXFM_RDY_CLR       0xffffff7f
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_IXFM_RDY_MSB       7
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_IXFM_RDY_LSB       7
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_IXFM_RDY_RESET     0x0

   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_SPRE_DONE_BITS     6:6
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_SPRE_DONE_SET      0x00000040
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_SPRE_DONE_CLR      0xffffffbf
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_SPRE_DONE_MSB      6
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_SPRE_DONE_LSB      6
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_SPRE_DONE_RESET    0x0

   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_SPRE_RDY_BITS      5:5
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_SPRE_RDY_SET       0x00000020
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_SPRE_RDY_CLR       0xffffffdf
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_SPRE_RDY_MSB       5
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_SPRE_RDY_LSB       5
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_SPRE_RDY_RESET     0x0

   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_MOCOMP_DONE_BITS   4:4
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_MOCOMP_DONE_SET    0x00000010
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_MOCOMP_DONE_CLR    0xffffffef
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_MOCOMP_DONE_MSB    4
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_MOCOMP_DONE_LSB    4
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_MOCOMP_DONE_RESET  0x0

   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_MOCOMP_RDY_BITS    3:3
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_MOCOMP_RDY_SET     0x00000008
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_MOCOMP_RDY_CLR     0xfffffff7
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_MOCOMP_RDY_MSB     3
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_MOCOMP_RDY_LSB     3
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_MOCOMP_RDY_RESET   0x0

   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_MPEG4_Q_DONE_BITS  2:2
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_MPEG4_Q_DONE_SET   0x00000004
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_MPEG4_Q_DONE_CLR   0xfffffffb
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_MPEG4_Q_DONE_MSB   2
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_MPEG4_Q_DONE_LSB   2
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_MPEG4_Q_DONE_RESET 0x0

   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_MPEG4_RP_DONE_BITS 1:1
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_MPEG4_RP_DONE_SET  0x00000002
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_MPEG4_RP_DONE_CLR  0xfffffffd
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_MPEG4_RP_DONE_MSB  1
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_MPEG4_RP_DONE_LSB  1
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_MPEG4_RP_DONE_RESET 0x0

   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_MPEG4_R_DONE_BITS  0:0
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_MPEG4_R_DONE_SET   0x00000001
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_MPEG4_R_DONE_CLR   0xfffffffe
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_MPEG4_R_DONE_MSB   0
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_MPEG4_R_DONE_LSB   0
   #define VC4VCODEC0_TOPCTL_VCSIGNAL0_MPEG4_R_DONE_RESET 0x0

/***************************************************************************
 *TOPCTL_VCINTMASK0 - Video Codec Signals 0 Mask
 ***************************************************************************/
#define VC4VCODEC0_TOPCTL_VCINTMASK0                      HW_REGISTER_RW( 0x7f4408b8 )
   #define VC4VCODEC0_TOPCTL_VCINTMASK0_MASK              0xffffffff
   #define VC4VCODEC0_TOPCTL_VCINTMASK0_WIDTH             32
   #define VC4VCODEC0_TOPCTL_VCINTMASK0_RESET             0x00000000
   #define VC4VCODEC0_TOPCTL_VCINTMASK0_MASK_BITS         31:0
   #define VC4VCODEC0_TOPCTL_VCINTMASK0_MASK_SET          0xffffffff
   #define VC4VCODEC0_TOPCTL_VCINTMASK0_MASK_CLR          0x00000000
   #define VC4VCODEC0_TOPCTL_VCINTMASK0_MASK_MSB          31
   #define VC4VCODEC0_TOPCTL_VCINTMASK0_MASK_LSB          0
   #define VC4VCODEC0_TOPCTL_VCINTMASK0_MASK_RESET        0x0

/***************************************************************************
 *TOPCTL_VCSIGNAL1 - Video Codec Signals 1
 ***************************************************************************/
#define VC4VCODEC0_TOPCTL_VCSIGNAL1                       HW_REGISTER_RO( 0x7f4408bc )
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_MASK               0xffffffff
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_WIDTH              32
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_RESET              0x00000000
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_UNUSED_31_14_BITS  31:14
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_UNUSED_31_14_SET   0xffffc000
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_UNUSED_31_14_CLR   0x00003fff
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_UNUSED_31_14_MSB   31
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_UNUSED_31_14_LSB   14
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_UNUSED_31_14_RESET 0x0

   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_FME_L1_1_DONE_BITS 13:13
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_FME_L1_1_DONE_SET  0x00002000
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_FME_L1_1_DONE_CLR  0xffffdfff
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_FME_L1_1_DONE_MSB  13
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_FME_L1_1_DONE_LSB  13
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_FME_L1_1_DONE_RESET 0x0

   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_FME_L1_0_DONE_BITS 12:12
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_FME_L1_0_DONE_SET  0x00001000
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_FME_L1_0_DONE_CLR  0xffffefff
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_FME_L1_0_DONE_MSB  12
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_FME_L1_0_DONE_LSB  12
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_FME_L1_0_DONE_RESET 0x0

   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_FME_L0_1_DONE_BITS 11:11
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_FME_L0_1_DONE_SET  0x00000800
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_FME_L0_1_DONE_CLR  0xfffff7ff
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_FME_L0_1_DONE_MSB  11
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_FME_L0_1_DONE_LSB  11
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_FME_L0_1_DONE_RESET 0x0

   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_FME_L0_0_DONE_BITS 10:10
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_FME_L0_0_DONE_SET  0x00000400
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_FME_L0_0_DONE_CLR  0xfffffbff
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_FME_L0_0_DONE_MSB  10
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_FME_L0_0_DONE_LSB  10
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_FME_L0_0_DONE_RESET 0x0

   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_AUTOMODEDONE_BITS  9:9
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_AUTOMODEDONE_SET   0x00000200
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_AUTOMODEDONE_CLR   0xfffffdff
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_AUTOMODEDONE_MSB   9
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_AUTOMODEDONE_LSB   9
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_AUTOMODEDONE_RESET 0x0

   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_UNUSED_8_BITS      8:8
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_UNUSED_8_SET       0x00000100
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_UNUSED_8_CLR       0xfffffeff
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_UNUSED_8_MSB       8
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_UNUSED_8_LSB       8
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_UNUSED_8_RESET     0x0

   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_RECONDONE_BITS     7:7
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_RECONDONE_SET      0x00000080
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_RECONDONE_CLR      0xffffff7f
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_RECONDONE_MSB      7
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_RECONDONE_LSB      7
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_RECONDONE_RESET    0x0

   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_UNUSED_6_4_BITS    6:4
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_UNUSED_6_4_SET     0x00000070
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_UNUSED_6_4_CLR     0xffffff8f
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_UNUSED_6_4_MSB     6
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_UNUSED_6_4_LSB     4
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_UNUSED_6_4_RESET   0x0

   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_CMEDMADONE_BITS    3:3
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_CMEDMADONE_SET     0x00000008
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_CMEDMADONE_CLR     0xfffffff7
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_CMEDMADONE_MSB     3
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_CMEDMADONE_LSB     3
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_CMEDMADONE_RESET   0x0

   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_UNUSED_2_BITS      2:2
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_UNUSED_2_SET       0x00000004
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_UNUSED_2_CLR       0xfffffffb
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_UNUSED_2_MSB       2
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_UNUSED_2_LSB       2
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_UNUSED_2_RESET     0x0

   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_FMEOUTRDY_BITS     1:1
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_FMEOUTRDY_SET      0x00000002
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_FMEOUTRDY_CLR      0xfffffffd
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_FMEOUTRDY_MSB      1
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_FMEOUTRDY_LSB      1
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_FMEOUTRDY_RESET    0x0

   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_FMEINRDY_BITS      0:0
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_FMEINRDY_SET       0x00000001
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_FMEINRDY_CLR       0xfffffffe
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_FMEINRDY_MSB       0
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_FMEINRDY_LSB       0
   #define VC4VCODEC0_TOPCTL_VCSIGNAL1_FMEINRDY_RESET     0x0

/***************************************************************************
 *TOPCTL_VCINTMASK1 - Video Codec Signals 1 Mask
 ***************************************************************************/
#define VC4VCODEC0_TOPCTL_VCINTMASK1                      HW_REGISTER_RW( 0x7f4408c0 )
   #define VC4VCODEC0_TOPCTL_VCINTMASK1_MASK              0xffffffff
   #define VC4VCODEC0_TOPCTL_VCINTMASK1_WIDTH             32
   #define VC4VCODEC0_TOPCTL_VCINTMASK1_RESET             0x00000000
   #define VC4VCODEC0_TOPCTL_VCINTMASK1_MASK_BITS         31:0
   #define VC4VCODEC0_TOPCTL_VCINTMASK1_MASK_SET          0xffffffff
   #define VC4VCODEC0_TOPCTL_VCINTMASK1_MASK_CLR          0x00000000
   #define VC4VCODEC0_TOPCTL_VCINTMASK1_MASK_MSB          31
   #define VC4VCODEC0_TOPCTL_VCINTMASK1_MASK_LSB          0
   #define VC4VCODEC0_TOPCTL_VCINTMASK1_MASK_RESET        0x0

/***************************************************************************
 *MMIU_AXI_SETTINGS - AXI Settings register
 ***************************************************************************/
#define VC4VCODEC0_MMIU_AXI_SETTINGS                      HW_REGISTER_RW( 0x7f4408c4 )
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_MASK              0xffffffff
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_WIDTH             32
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_RESET             0x00000800
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_ARB2SD_CLIENT_ID_BITS 31:26
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_ARB2SD_CLIENT_ID_SET 0xfc000000
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_ARB2SD_CLIENT_ID_CLR 0x03ffffff
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_ARB2SD_CLIENT_ID_MSB 31
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_ARB2SD_CLIENT_ID_LSB 26
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_ARB2SD_CLIENT_ID_RESET 0x0

   #define VC4VCODEC0_MMIU_AXI_SETTINGS_CNT_AXI_WR_BITS   25:19
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_CNT_AXI_WR_SET    0x03f80000
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_CNT_AXI_WR_CLR    0xfc07ffff
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_CNT_AXI_WR_MSB    25
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_CNT_AXI_WR_LSB    19
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_CNT_AXI_WR_RESET  0x0

   #define VC4VCODEC0_MMIU_AXI_SETTINGS_SD_STATE_BITS     18:15
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_SD_STATE_SET      0x00078000
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_SD_STATE_CLR      0xfff87fff
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_SD_STATE_MSB      18
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_SD_STATE_LSB      15
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_SD_STATE_RESET    0x0

   #define VC4VCODEC0_MMIU_AXI_SETTINGS_AXI2SD_STATE_BITS 14:14
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_AXI2SD_STATE_SET  0x00004000
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_AXI2SD_STATE_CLR  0xffffbfff
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_AXI2SD_STATE_MSB  14
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_AXI2SD_STATE_LSB  14
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_AXI2SD_STATE_RESET 0x0

   #define VC4VCODEC0_MMIU_AXI_SETTINGS_REQUEST_CHANNEL_IDLE_BITS 13:13
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_REQUEST_CHANNEL_IDLE_SET 0x00002000
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_REQUEST_CHANNEL_IDLE_CLR 0xffffdfff
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_REQUEST_CHANNEL_IDLE_MSB 13
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_REQUEST_CHANNEL_IDLE_LSB 13
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_REQUEST_CHANNEL_IDLE_RESET 0x0

   #define VC4VCODEC0_MMIU_AXI_SETTINGS_TAG_AV_DEBUG_BITS 12:12
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_TAG_AV_DEBUG_SET  0x00001000
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_TAG_AV_DEBUG_CLR  0xffffefff
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_TAG_AV_DEBUG_MSB  12
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_TAG_AV_DEBUG_LSB  12
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_TAG_AV_DEBUG_RESET 0x0

   #define VC4VCODEC0_MMIU_AXI_SETTINGS_ENABLE_READ_DURING_WRITE_BITS 11:11
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_ENABLE_READ_DURING_WRITE_SET 0x00000800
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_ENABLE_READ_DURING_WRITE_CLR 0xfffff7ff
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_ENABLE_READ_DURING_WRITE_MSB 11
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_ENABLE_READ_DURING_WRITE_LSB 11
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_ENABLE_READ_DURING_WRITE_RESET 0x1

   #define VC4VCODEC0_MMIU_AXI_SETTINGS_ENABLE_PIXACCEL_BITS 10:10
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_ENABLE_PIXACCEL_SET 0x00000400
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_ENABLE_PIXACCEL_CLR 0xfffffbff
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_ENABLE_PIXACCEL_MSB 10
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_ENABLE_PIXACCEL_LSB 10
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_ENABLE_PIXACCEL_RESET 0x0

   #define VC4VCODEC0_MMIU_AXI_SETTINGS_ENABLE_WRITESTROBES_BITS 9:9
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_ENABLE_WRITESTROBES_SET 0x00000200
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_ENABLE_WRITESTROBES_CLR 0xfffffdff
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_ENABLE_WRITESTROBES_MSB 9
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_ENABLE_WRITESTROBES_LSB 9
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_ENABLE_WRITESTROBES_RESET 0x0

   #define VC4VCODEC0_MMIU_AXI_SETTINGS_WRITE_AXI_ID_SETUP_BITS 8:8
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_WRITE_AXI_ID_SETUP_SET 0x00000100
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_WRITE_AXI_ID_SETUP_CLR 0xfffffeff
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_WRITE_AXI_ID_SETUP_MSB 8
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_WRITE_AXI_ID_SETUP_LSB 8
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_WRITE_AXI_ID_SETUP_RESET 0x0

   #define VC4VCODEC0_MMIU_AXI_SETTINGS_IDSETUP_BITS      7:0
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_IDSETUP_SET       0x000000ff
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_IDSETUP_CLR       0xffffff00
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_IDSETUP_MSB       7
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_IDSETUP_LSB       0
   #define VC4VCODEC0_MMIU_AXI_SETTINGS_IDSETUP_RESET     0x0

/***************************************************************************
 *CACHE_CTL - Video Codec Cache Control
 ***************************************************************************/
#define VC4VCODEC0_CACHE_CTL                              HW_REGISTER_RW( 0x7f4408cc )
   #define VC4VCODEC0_CACHE_CTL_MASK                      0xffffffff
   #define VC4VCODEC0_CACHE_CTL_WIDTH                     32
   #define VC4VCODEC0_CACHE_CTL_RESET                     0x00000000
   #define VC4VCODEC0_CACHE_CTL_TOPBITS_BITS              31:1
   #define VC4VCODEC0_CACHE_CTL_TOPBITS_SET               0xfffffffe
   #define VC4VCODEC0_CACHE_CTL_TOPBITS_CLR               0x00000001
   #define VC4VCODEC0_CACHE_CTL_TOPBITS_MSB               31
   #define VC4VCODEC0_CACHE_CTL_TOPBITS_LSB               1
   #define VC4VCODEC0_CACHE_CTL_TOPBITS_RESET             0x0

   #define VC4VCODEC0_CACHE_CTL_FLUSH_BITS                0:0
   #define VC4VCODEC0_CACHE_CTL_FLUSH_SET                 0x00000001
   #define VC4VCODEC0_CACHE_CTL_FLUSH_CLR                 0xfffffffe
   #define VC4VCODEC0_CACHE_CTL_FLUSH_MSB                 0
   #define VC4VCODEC0_CACHE_CTL_FLUSH_LSB                 0
   #define VC4VCODEC0_CACHE_CTL_FLUSH_RESET               0x0

/***************************************************************************
 *CACHE_HIT - Video Codec Cache Hits
 ***************************************************************************/
#define VC4VCODEC0_CACHE_HIT                              HW_REGISTER_RW( 0x7f4408d0 )
   #define VC4VCODEC0_CACHE_HIT_MASK                      0xffffffff
   #define VC4VCODEC0_CACHE_HIT_WIDTH                     32
   #define VC4VCODEC0_CACHE_HIT_RESET                     0x00000000
   #define VC4VCODEC0_CACHE_HIT_HITS_BITS                 31:0
   #define VC4VCODEC0_CACHE_HIT_HITS_SET                  0xffffffff
   #define VC4VCODEC0_CACHE_HIT_HITS_CLR                  0x00000000
   #define VC4VCODEC0_CACHE_HIT_HITS_MSB                  31
   #define VC4VCODEC0_CACHE_HIT_HITS_LSB                  0
   #define VC4VCODEC0_CACHE_HIT_HITS_RESET                0x0

/***************************************************************************
 *CACHE_MISS - Video Codec Cache Misses
 ***************************************************************************/
#define VC4VCODEC0_CACHE_MISS                             HW_REGISTER_RW( 0x7f4408d4 )
   #define VC4VCODEC0_CACHE_MISS_MASK                     0xffffffff
   #define VC4VCODEC0_CACHE_MISS_WIDTH                    32
   #define VC4VCODEC0_CACHE_MISS_RESET                    0x00000000
   #define VC4VCODEC0_CACHE_MISS_MISSES_BITS              31:0
   #define VC4VCODEC0_CACHE_MISS_MISSES_SET               0xffffffff
   #define VC4VCODEC0_CACHE_MISS_MISSES_CLR               0x00000000
   #define VC4VCODEC0_CACHE_MISS_MISSES_MSB               31
   #define VC4VCODEC0_CACHE_MISS_MISSES_LSB               0
   #define VC4VCODEC0_CACHE_MISS_MISSES_RESET             0x0

/***************************************************************************
 *CACHE_SETUP - Video Codec Cache Setup
 ***************************************************************************/
#define VC4VCODEC0_CACHE_SETUP                            HW_REGISTER_RW( 0x7f4408d8 )
   #define VC4VCODEC0_CACHE_SETUP_MASK                    0x0000fff7
   #define VC4VCODEC0_CACHE_SETUP_WIDTH                   16
   #define VC4VCODEC0_CACHE_SETUP_RESET                   0x00000000
   #define VC4VCODEC0_CACHE_SETUP_AXIPOS_BITS             15:12
   #define VC4VCODEC0_CACHE_SETUP_AXIPOS_SET              0x0000f000
   #define VC4VCODEC0_CACHE_SETUP_AXIPOS_CLR              0xffff0fff
   #define VC4VCODEC0_CACHE_SETUP_AXIPOS_MSB              15
   #define VC4VCODEC0_CACHE_SETUP_AXIPOS_LSB              12
   #define VC4VCODEC0_CACHE_SETUP_AXIPOS_RESET            0x0

   #define VC4VCODEC0_CACHE_SETUP_AXIOFFSET_BITS          11:8
   #define VC4VCODEC0_CACHE_SETUP_AXIOFFSET_SET           0x00000f00
   #define VC4VCODEC0_CACHE_SETUP_AXIOFFSET_CLR           0xfffff0ff
   #define VC4VCODEC0_CACHE_SETUP_AXIOFFSET_MSB           11
   #define VC4VCODEC0_CACHE_SETUP_AXIOFFSET_LSB           8
   #define VC4VCODEC0_CACHE_SETUP_AXIOFFSET_RESET         0x0

   #define VC4VCODEC0_CACHE_SETUP_AXILEN_BITS             7:4
   #define VC4VCODEC0_CACHE_SETUP_AXILEN_SET              0x000000f0
   #define VC4VCODEC0_CACHE_SETUP_AXILEN_CLR              0xffffff0f
   #define VC4VCODEC0_CACHE_SETUP_AXILEN_MSB              7
   #define VC4VCODEC0_CACHE_SETUP_AXILEN_LSB              4
   #define VC4VCODEC0_CACHE_SETUP_AXILEN_RESET            0x0

   #define VC4VCODEC0_CACHE_SETUP_TOGGLECHROMA_BITS       2:2
   #define VC4VCODEC0_CACHE_SETUP_TOGGLECHROMA_SET        0x00000004
   #define VC4VCODEC0_CACHE_SETUP_TOGGLECHROMA_CLR        0xfffffffb
   #define VC4VCODEC0_CACHE_SETUP_TOGGLECHROMA_MSB        2
   #define VC4VCODEC0_CACHE_SETUP_TOGGLECHROMA_LSB        2
   #define VC4VCODEC0_CACHE_SETUP_TOGGLECHROMA_RESET      0x0

   #define VC4VCODEC0_CACHE_SETUP_STATS_BITS              1:1
   #define VC4VCODEC0_CACHE_SETUP_STATS_SET               0x00000002
   #define VC4VCODEC0_CACHE_SETUP_STATS_CLR               0xfffffffd
   #define VC4VCODEC0_CACHE_SETUP_STATS_MSB               1
   #define VC4VCODEC0_CACHE_SETUP_STATS_LSB               1
   #define VC4VCODEC0_CACHE_SETUP_STATS_RESET             0x0

   #define VC4VCODEC0_CACHE_SETUP_FLUSHING_BITS           0:0
   #define VC4VCODEC0_CACHE_SETUP_FLUSHING_SET            0x00000001
   #define VC4VCODEC0_CACHE_SETUP_FLUSHING_CLR            0xfffffffe
   #define VC4VCODEC0_CACHE_SETUP_FLUSHING_MSB            0
   #define VC4VCODEC0_CACHE_SETUP_FLUSHING_LSB            0
   #define VC4VCODEC0_CACHE_SETUP_FLUSHING_RESET          0x0

/***************************************************************************
 *MMIU_AXI_IDSTATUS0 - Status of outstanding AXI transactions
 ***************************************************************************/
#define VC4VCODEC0_MMIU_AXI_IDSTATUS0                     HW_REGISTER_RO( 0x7f4408e0 )
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_MASK             0xffffffff
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_WIDTH            32
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RESET            0x00000000
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_PENDING_3_BITS 31:31
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_PENDING_3_SET 0x80000000
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_PENDING_3_CLR 0x7fffffff
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_PENDING_3_MSB 31
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_PENDING_3_LSB 31
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_PENDING_3_RESET 0x0

   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALID_3_BITS 30:30
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALID_3_SET  0x40000000
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALID_3_CLR  0xbfffffff
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALID_3_MSB  30
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALID_3_LSB  30
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALID_3_RESET 0x0

   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALUE_3_BITS 29:24
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALUE_3_SET  0x3f000000
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALUE_3_CLR  0xc0ffffff
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALUE_3_MSB  29
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALUE_3_LSB  24
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALUE_3_RESET 0x0

   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_PENDING_2_BITS 23:23
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_PENDING_2_SET 0x00800000
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_PENDING_2_CLR 0xff7fffff
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_PENDING_2_MSB 23
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_PENDING_2_LSB 23
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_PENDING_2_RESET 0x0

   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALID_2_BITS 22:22
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALID_2_SET  0x00400000
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALID_2_CLR  0xffbfffff
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALID_2_MSB  22
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALID_2_LSB  22
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALID_2_RESET 0x0

   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALUE_2_BITS 21:16
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALUE_2_SET  0x003f0000
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALUE_2_CLR  0xffc0ffff
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALUE_2_MSB  21
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALUE_2_LSB  16
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALUE_2_RESET 0x0

   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_PENDING_1_BITS 15:15
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_PENDING_1_SET 0x00008000
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_PENDING_1_CLR 0xffff7fff
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_PENDING_1_MSB 15
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_PENDING_1_LSB 15
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_PENDING_1_RESET 0x0

   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALID_1_BITS 14:14
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALID_1_SET  0x00004000
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALID_1_CLR  0xffffbfff
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALID_1_MSB  14
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALID_1_LSB  14
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALID_1_RESET 0x0

   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALUE_1_BITS 13:8
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALUE_1_SET  0x00003f00
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALUE_1_CLR  0xffffc0ff
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALUE_1_MSB  13
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALUE_1_LSB  8
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALUE_1_RESET 0x0

   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_PENDING_0_BITS 7:7
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_PENDING_0_SET 0x00000080
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_PENDING_0_CLR 0xffffff7f
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_PENDING_0_MSB 7
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_PENDING_0_LSB 7
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_PENDING_0_RESET 0x0

   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALID_0_BITS 6:6
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALID_0_SET  0x00000040
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALID_0_CLR  0xffffffbf
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALID_0_MSB  6
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALID_0_LSB  6
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALID_0_RESET 0x0

   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALUE_0_BITS 5:0
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALUE_0_SET  0x0000003f
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALUE_0_CLR  0xffffffc0
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALUE_0_MSB  5
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALUE_0_LSB  0
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS0_RXD_VALUE_0_RESET 0x0

/***************************************************************************
 *MMIU_AXI_IDSTATUS1 - Status of outstanding AXI transactions
 ***************************************************************************/
#define VC4VCODEC0_MMIU_AXI_IDSTATUS1                     HW_REGISTER_RO( 0x7f4408e4 )
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_MASK             0xffffffff
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_WIDTH            32
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RESET            0x00000000
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_PENDING_7_BITS 31:31
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_PENDING_7_SET 0x80000000
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_PENDING_7_CLR 0x7fffffff
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_PENDING_7_MSB 31
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_PENDING_7_LSB 31
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_PENDING_7_RESET 0x0

   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALID_7_BITS 30:30
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALID_7_SET  0x40000000
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALID_7_CLR  0xbfffffff
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALID_7_MSB  30
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALID_7_LSB  30
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALID_7_RESET 0x0

   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALUE_7_BITS 29:24
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALUE_7_SET  0x3f000000
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALUE_7_CLR  0xc0ffffff
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALUE_7_MSB  29
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALUE_7_LSB  24
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALUE_7_RESET 0x0

   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_PENDING_6_BITS 23:23
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_PENDING_6_SET 0x00800000
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_PENDING_6_CLR 0xff7fffff
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_PENDING_6_MSB 23
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_PENDING_6_LSB 23
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_PENDING_6_RESET 0x0

   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALID_6_BITS 22:22
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALID_6_SET  0x00400000
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALID_6_CLR  0xffbfffff
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALID_6_MSB  22
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALID_6_LSB  22
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALID_6_RESET 0x0

   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALUE_6_BITS 21:16
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALUE_6_SET  0x003f0000
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALUE_6_CLR  0xffc0ffff
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALUE_6_MSB  21
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALUE_6_LSB  16
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALUE_6_RESET 0x0

   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_PENDING_5_BITS 15:15
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_PENDING_5_SET 0x00008000
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_PENDING_5_CLR 0xffff7fff
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_PENDING_5_MSB 15
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_PENDING_5_LSB 15
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_PENDING_5_RESET 0x0

   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALID_5_BITS 14:14
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALID_5_SET  0x00004000
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALID_5_CLR  0xffffbfff
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALID_5_MSB  14
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALID_5_LSB  14
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALID_5_RESET 0x0

   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALUE_5_BITS 13:8
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALUE_5_SET  0x00003f00
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALUE_5_CLR  0xffffc0ff
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALUE_5_MSB  13
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALUE_5_LSB  8
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALUE_5_RESET 0x0

   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_PENDING_4_BITS 7:7
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_PENDING_4_SET 0x00000080
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_PENDING_4_CLR 0xffffff7f
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_PENDING_4_MSB 7
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_PENDING_4_LSB 7
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_PENDING_4_RESET 0x0

   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALID_4_BITS 6:6
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALID_4_SET  0x00000040
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALID_4_CLR  0xffffffbf
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALID_4_MSB  6
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALID_4_LSB  6
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALID_4_RESET 0x0

   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALUE_4_BITS 5:0
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALUE_4_SET  0x0000003f
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALUE_4_CLR  0xffffffc0
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALUE_4_MSB  5
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALUE_4_LSB  0
   #define VC4VCODEC0_MMIU_AXI_IDSTATUS1_RXD_VALUE_4_RESET 0x0

/***************************************************************************
 *ENC_MIU_R_BASE - Encoder residual output base address
 ***************************************************************************/
#define VC4VCODEC0_ENC_MIU_R_BASE                         HW_REGISTER_RW( 0x7f500000 )
   #define VC4VCODEC0_ENC_MIU_R_BASE_MASK                 0xffffffff
   #define VC4VCODEC0_ENC_MIU_R_BASE_WIDTH                32
   #define VC4VCODEC0_ENC_MIU_R_BASE_RESET                0x00000000
   #define VC4VCODEC0_ENC_MIU_R_BASE_R_BASE_BITS          31:2
   #define VC4VCODEC0_ENC_MIU_R_BASE_R_BASE_SET           0xfffffffc
   #define VC4VCODEC0_ENC_MIU_R_BASE_R_BASE_CLR           0x00000003
   #define VC4VCODEC0_ENC_MIU_R_BASE_R_BASE_MSB           31
   #define VC4VCODEC0_ENC_MIU_R_BASE_R_BASE_LSB           2
   #define VC4VCODEC0_ENC_MIU_R_BASE_R_BASE_RESET         0x0

   #define VC4VCODEC0_ENC_MIU_R_BASE_DUMP_BITS            1:1
   #define VC4VCODEC0_ENC_MIU_R_BASE_DUMP_SET             0x00000002
   #define VC4VCODEC0_ENC_MIU_R_BASE_DUMP_CLR             0xfffffffd
   #define VC4VCODEC0_ENC_MIU_R_BASE_DUMP_MSB             1
   #define VC4VCODEC0_ENC_MIU_R_BASE_DUMP_LSB             1
   #define VC4VCODEC0_ENC_MIU_R_BASE_DUMP_RESET           0x0

   #define VC4VCODEC0_ENC_MIU_R_BASE_START_BITS           0:0
   #define VC4VCODEC0_ENC_MIU_R_BASE_START_SET            0x00000001
   #define VC4VCODEC0_ENC_MIU_R_BASE_START_CLR            0xfffffffe
   #define VC4VCODEC0_ENC_MIU_R_BASE_START_MSB            0
   #define VC4VCODEC0_ENC_MIU_R_BASE_START_LSB            0
   #define VC4VCODEC0_ENC_MIU_R_BASE_START_RESET          0x0

/***************************************************************************
 *ENC_MIU_CMB_BASE - Encoder current MB output base address
 ***************************************************************************/
#define VC4VCODEC0_ENC_MIU_CMB_BASE                       HW_REGISTER_RW( 0x7f500004 )
   #define VC4VCODEC0_ENC_MIU_CMB_BASE_MASK               0xffffffff
   #define VC4VCODEC0_ENC_MIU_CMB_BASE_WIDTH              32
   #define VC4VCODEC0_ENC_MIU_CMB_BASE_RESET              0x00000000
   #define VC4VCODEC0_ENC_MIU_CMB_BASE_CMB_BASE_BITS      31:2
   #define VC4VCODEC0_ENC_MIU_CMB_BASE_CMB_BASE_SET       0xfffffffc
   #define VC4VCODEC0_ENC_MIU_CMB_BASE_CMB_BASE_CLR       0x00000003
   #define VC4VCODEC0_ENC_MIU_CMB_BASE_CMB_BASE_MSB       31
   #define VC4VCODEC0_ENC_MIU_CMB_BASE_CMB_BASE_LSB       2
   #define VC4VCODEC0_ENC_MIU_CMB_BASE_CMB_BASE_RESET     0x0

   #define VC4VCODEC0_ENC_MIU_CMB_BASE_DUMP_BITS          1:1
   #define VC4VCODEC0_ENC_MIU_CMB_BASE_DUMP_SET           0x00000002
   #define VC4VCODEC0_ENC_MIU_CMB_BASE_DUMP_CLR           0xfffffffd
   #define VC4VCODEC0_ENC_MIU_CMB_BASE_DUMP_MSB           1
   #define VC4VCODEC0_ENC_MIU_CMB_BASE_DUMP_LSB           1
   #define VC4VCODEC0_ENC_MIU_CMB_BASE_DUMP_RESET         0x0

   #define VC4VCODEC0_ENC_MIU_CMB_BASE_START_BITS         0:0
   #define VC4VCODEC0_ENC_MIU_CMB_BASE_START_SET          0x00000001
   #define VC4VCODEC0_ENC_MIU_CMB_BASE_START_CLR          0xfffffffe
   #define VC4VCODEC0_ENC_MIU_CMB_BASE_START_MSB          0
   #define VC4VCODEC0_ENC_MIU_CMB_BASE_START_LSB          0
   #define VC4VCODEC0_ENC_MIU_CMB_BASE_START_RESET        0x0

/***************************************************************************
 *ENC_MIU_RP_BASE - Encoder reconstructed residual input base address
 ***************************************************************************/
#define VC4VCODEC0_ENC_MIU_RP_BASE                        HW_REGISTER_RW( 0x7f500008 )
   #define VC4VCODEC0_ENC_MIU_RP_BASE_MASK                0xffffffff
   #define VC4VCODEC0_ENC_MIU_RP_BASE_WIDTH               32
   #define VC4VCODEC0_ENC_MIU_RP_BASE_RESET               0x00000000
   #define VC4VCODEC0_ENC_MIU_RP_BASE_CMB_BASE_BITS       31:2
   #define VC4VCODEC0_ENC_MIU_RP_BASE_CMB_BASE_SET        0xfffffffc
   #define VC4VCODEC0_ENC_MIU_RP_BASE_CMB_BASE_CLR        0x00000003
   #define VC4VCODEC0_ENC_MIU_RP_BASE_CMB_BASE_MSB        31
   #define VC4VCODEC0_ENC_MIU_RP_BASE_CMB_BASE_LSB        2
   #define VC4VCODEC0_ENC_MIU_RP_BASE_CMB_BASE_RESET      0x0

   #define VC4VCODEC0_ENC_MIU_RP_BASE_DUMP_BITS           1:1
   #define VC4VCODEC0_ENC_MIU_RP_BASE_DUMP_SET            0x00000002
   #define VC4VCODEC0_ENC_MIU_RP_BASE_DUMP_CLR            0xfffffffd
   #define VC4VCODEC0_ENC_MIU_RP_BASE_DUMP_MSB            1
   #define VC4VCODEC0_ENC_MIU_RP_BASE_DUMP_LSB            1
   #define VC4VCODEC0_ENC_MIU_RP_BASE_DUMP_RESET          0x0

   #define VC4VCODEC0_ENC_MIU_RP_BASE_START_BITS          0:0
   #define VC4VCODEC0_ENC_MIU_RP_BASE_START_SET           0x00000001
   #define VC4VCODEC0_ENC_MIU_RP_BASE_START_CLR           0xfffffffe
   #define VC4VCODEC0_ENC_MIU_RP_BASE_START_MSB           0
   #define VC4VCODEC0_ENC_MIU_RP_BASE_START_LSB           0
   #define VC4VCODEC0_ENC_MIU_RP_BASE_START_RESET         0x0

/***************************************************************************
 *ENC_MIU_Q_BASE - Encoder quantized residual input base address
 ***************************************************************************/
#define VC4VCODEC0_ENC_MIU_Q_BASE                         HW_REGISTER_RW( 0x7f50000c )
   #define VC4VCODEC0_ENC_MIU_Q_BASE_MASK                 0xffffffff
   #define VC4VCODEC0_ENC_MIU_Q_BASE_WIDTH                32
   #define VC4VCODEC0_ENC_MIU_Q_BASE_RESET                0x00000000
   #define VC4VCODEC0_ENC_MIU_Q_BASE_CMB_BASE_BITS        31:2
   #define VC4VCODEC0_ENC_MIU_Q_BASE_CMB_BASE_SET         0xfffffffc
   #define VC4VCODEC0_ENC_MIU_Q_BASE_CMB_BASE_CLR         0x00000003
   #define VC4VCODEC0_ENC_MIU_Q_BASE_CMB_BASE_MSB         31
   #define VC4VCODEC0_ENC_MIU_Q_BASE_CMB_BASE_LSB         2
   #define VC4VCODEC0_ENC_MIU_Q_BASE_CMB_BASE_RESET       0x0

   #define VC4VCODEC0_ENC_MIU_Q_BASE_DUMP_BITS            1:1
   #define VC4VCODEC0_ENC_MIU_Q_BASE_DUMP_SET             0x00000002
   #define VC4VCODEC0_ENC_MIU_Q_BASE_DUMP_CLR             0xfffffffd
   #define VC4VCODEC0_ENC_MIU_Q_BASE_DUMP_MSB             1
   #define VC4VCODEC0_ENC_MIU_Q_BASE_DUMP_LSB             1
   #define VC4VCODEC0_ENC_MIU_Q_BASE_DUMP_RESET           0x0

   #define VC4VCODEC0_ENC_MIU_Q_BASE_START_BITS           0:0
   #define VC4VCODEC0_ENC_MIU_Q_BASE_START_SET            0x00000001
   #define VC4VCODEC0_ENC_MIU_Q_BASE_START_CLR            0xfffffffe
   #define VC4VCODEC0_ENC_MIU_Q_BASE_START_MSB            0
   #define VC4VCODEC0_ENC_MIU_Q_BASE_START_LSB            0
   #define VC4VCODEC0_ENC_MIU_Q_BASE_START_RESET          0x0

/***************************************************************************
 *ENC_MIU_DEBUG - MPEG4AXI debug (status)
 ***************************************************************************/
#define VC4VCODEC0_ENC_MIU_DEBUG                          HW_REGISTER_RO( 0x7f500010 )
   #define VC4VCODEC0_ENC_MIU_DEBUG_MASK                  0xffffffff
   #define VC4VCODEC0_ENC_MIU_DEBUG_WIDTH                 32
   #define VC4VCODEC0_ENC_MIU_DEBUG_RESET                 0x00000000
   #define VC4VCODEC0_ENC_MIU_DEBUG_GOT_CMB_ACK_BITS      31:31
   #define VC4VCODEC0_ENC_MIU_DEBUG_GOT_CMB_ACK_SET       0x80000000
   #define VC4VCODEC0_ENC_MIU_DEBUG_GOT_CMB_ACK_CLR       0x7fffffff
   #define VC4VCODEC0_ENC_MIU_DEBUG_GOT_CMB_ACK_MSB       31
   #define VC4VCODEC0_ENC_MIU_DEBUG_GOT_CMB_ACK_LSB       31
   #define VC4VCODEC0_ENC_MIU_DEBUG_GOT_CMB_ACK_RESET     0x0

   #define VC4VCODEC0_ENC_MIU_DEBUG_GOT_CMB_VALID_BITS    30:30
   #define VC4VCODEC0_ENC_MIU_DEBUG_GOT_CMB_VALID_SET     0x40000000
   #define VC4VCODEC0_ENC_MIU_DEBUG_GOT_CMB_VALID_CLR     0xbfffffff
   #define VC4VCODEC0_ENC_MIU_DEBUG_GOT_CMB_VALID_MSB     30
   #define VC4VCODEC0_ENC_MIU_DEBUG_GOT_CMB_VALID_LSB     30
   #define VC4VCODEC0_ENC_MIU_DEBUG_GOT_CMB_VALID_RESET   0x0

   #define VC4VCODEC0_ENC_MIU_DEBUG_GOT_RESIDUAL_ACK_BITS 29:29
   #define VC4VCODEC0_ENC_MIU_DEBUG_GOT_RESIDUAL_ACK_SET  0x20000000
   #define VC4VCODEC0_ENC_MIU_DEBUG_GOT_RESIDUAL_ACK_CLR  0xdfffffff
   #define VC4VCODEC0_ENC_MIU_DEBUG_GOT_RESIDUAL_ACK_MSB  29
   #define VC4VCODEC0_ENC_MIU_DEBUG_GOT_RESIDUAL_ACK_LSB  29
   #define VC4VCODEC0_ENC_MIU_DEBUG_GOT_RESIDUAL_ACK_RESET 0x0

   #define VC4VCODEC0_ENC_MIU_DEBUG_GOT_RESIDUAL_VALID_BITS 28:28
   #define VC4VCODEC0_ENC_MIU_DEBUG_GOT_RESIDUAL_VALID_SET 0x10000000
   #define VC4VCODEC0_ENC_MIU_DEBUG_GOT_RESIDUAL_VALID_CLR 0xefffffff
   #define VC4VCODEC0_ENC_MIU_DEBUG_GOT_RESIDUAL_VALID_MSB 28
   #define VC4VCODEC0_ENC_MIU_DEBUG_GOT_RESIDUAL_VALID_LSB 28
   #define VC4VCODEC0_ENC_MIU_DEBUG_GOT_RESIDUAL_VALID_RESET 0x0

   #define VC4VCODEC0_ENC_MIU_DEBUG_RPRIME_VALID_BITS     27:27
   #define VC4VCODEC0_ENC_MIU_DEBUG_RPRIME_VALID_SET      0x08000000
   #define VC4VCODEC0_ENC_MIU_DEBUG_RPRIME_VALID_CLR      0xf7ffffff
   #define VC4VCODEC0_ENC_MIU_DEBUG_RPRIME_VALID_MSB      27
   #define VC4VCODEC0_ENC_MIU_DEBUG_RPRIME_VALID_LSB      27
   #define VC4VCODEC0_ENC_MIU_DEBUG_RPRIME_VALID_RESET    0x0

   #define VC4VCODEC0_ENC_MIU_DEBUG_QUANT_VALID_BITS      26:26
   #define VC4VCODEC0_ENC_MIU_DEBUG_QUANT_VALID_SET       0x04000000
   #define VC4VCODEC0_ENC_MIU_DEBUG_QUANT_VALID_CLR       0xfbffffff
   #define VC4VCODEC0_ENC_MIU_DEBUG_QUANT_VALID_MSB       26
   #define VC4VCODEC0_ENC_MIU_DEBUG_QUANT_VALID_LSB       26
   #define VC4VCODEC0_ENC_MIU_DEBUG_QUANT_VALID_RESET     0x0

   #define VC4VCODEC0_ENC_MIU_DEBUG_CMB_ACK_BITS          25:25
   #define VC4VCODEC0_ENC_MIU_DEBUG_CMB_ACK_SET           0x02000000
   #define VC4VCODEC0_ENC_MIU_DEBUG_CMB_ACK_CLR           0xfdffffff
   #define VC4VCODEC0_ENC_MIU_DEBUG_CMB_ACK_MSB           25
   #define VC4VCODEC0_ENC_MIU_DEBUG_CMB_ACK_LSB           25
   #define VC4VCODEC0_ENC_MIU_DEBUG_CMB_ACK_RESET         0x0

   #define VC4VCODEC0_ENC_MIU_DEBUG_CMB_VALID_BITS        24:24
   #define VC4VCODEC0_ENC_MIU_DEBUG_CMB_VALID_SET         0x01000000
   #define VC4VCODEC0_ENC_MIU_DEBUG_CMB_VALID_CLR         0xfeffffff
   #define VC4VCODEC0_ENC_MIU_DEBUG_CMB_VALID_MSB         24
   #define VC4VCODEC0_ENC_MIU_DEBUG_CMB_VALID_LSB         24
   #define VC4VCODEC0_ENC_MIU_DEBUG_CMB_VALID_RESET       0x0

   #define VC4VCODEC0_ENC_MIU_DEBUG_CMB_REQ_BITS          23:23
   #define VC4VCODEC0_ENC_MIU_DEBUG_CMB_REQ_SET           0x00800000
   #define VC4VCODEC0_ENC_MIU_DEBUG_CMB_REQ_CLR           0xff7fffff
   #define VC4VCODEC0_ENC_MIU_DEBUG_CMB_REQ_MSB           23
   #define VC4VCODEC0_ENC_MIU_DEBUG_CMB_REQ_LSB           23
   #define VC4VCODEC0_ENC_MIU_DEBUG_CMB_REQ_RESET         0x0

   #define VC4VCODEC0_ENC_MIU_DEBUG_RESIDUAL_ACK_BITS     22:22
   #define VC4VCODEC0_ENC_MIU_DEBUG_RESIDUAL_ACK_SET      0x00400000
   #define VC4VCODEC0_ENC_MIU_DEBUG_RESIDUAL_ACK_CLR      0xffbfffff
   #define VC4VCODEC0_ENC_MIU_DEBUG_RESIDUAL_ACK_MSB      22
   #define VC4VCODEC0_ENC_MIU_DEBUG_RESIDUAL_ACK_LSB      22
   #define VC4VCODEC0_ENC_MIU_DEBUG_RESIDUAL_ACK_RESET    0x0

   #define VC4VCODEC0_ENC_MIU_DEBUG_RESIDUAL_VALID_BITS   21:21
   #define VC4VCODEC0_ENC_MIU_DEBUG_RESIDUAL_VALID_SET    0x00200000
   #define VC4VCODEC0_ENC_MIU_DEBUG_RESIDUAL_VALID_CLR    0xffdfffff
   #define VC4VCODEC0_ENC_MIU_DEBUG_RESIDUAL_VALID_MSB    21
   #define VC4VCODEC0_ENC_MIU_DEBUG_RESIDUAL_VALID_LSB    21
   #define VC4VCODEC0_ENC_MIU_DEBUG_RESIDUAL_VALID_RESET  0x0

   #define VC4VCODEC0_ENC_MIU_DEBUG_RESIDUAL_REQ_BITS     20:20
   #define VC4VCODEC0_ENC_MIU_DEBUG_RESIDUAL_REQ_SET      0x00100000
   #define VC4VCODEC0_ENC_MIU_DEBUG_RESIDUAL_REQ_CLR      0xffefffff
   #define VC4VCODEC0_ENC_MIU_DEBUG_RESIDUAL_REQ_MSB      20
   #define VC4VCODEC0_ENC_MIU_DEBUG_RESIDUAL_REQ_LSB      20
   #define VC4VCODEC0_ENC_MIU_DEBUG_RESIDUAL_REQ_RESET    0x0

   #define VC4VCODEC0_ENC_MIU_DEBUG_FIFO_FULL_BITS        19:19
   #define VC4VCODEC0_ENC_MIU_DEBUG_FIFO_FULL_SET         0x00080000
   #define VC4VCODEC0_ENC_MIU_DEBUG_FIFO_FULL_CLR         0xfff7ffff
   #define VC4VCODEC0_ENC_MIU_DEBUG_FIFO_FULL_MSB         19
   #define VC4VCODEC0_ENC_MIU_DEBUG_FIFO_FULL_LSB         19
   #define VC4VCODEC0_ENC_MIU_DEBUG_FIFO_FULL_RESET       0x0

   #define VC4VCODEC0_ENC_MIU_DEBUG_FIFO_AFULL_BITS       18:18
   #define VC4VCODEC0_ENC_MIU_DEBUG_FIFO_AFULL_SET        0x00040000
   #define VC4VCODEC0_ENC_MIU_DEBUG_FIFO_AFULL_CLR        0xfffbffff
   #define VC4VCODEC0_ENC_MIU_DEBUG_FIFO_AFULL_MSB        18
   #define VC4VCODEC0_ENC_MIU_DEBUG_FIFO_AFULL_LSB        18
   #define VC4VCODEC0_ENC_MIU_DEBUG_FIFO_AFULL_RESET      0x0

   #define VC4VCODEC0_ENC_MIU_DEBUG_FIFO_NOTAEMPTY_BITS   17:17
   #define VC4VCODEC0_ENC_MIU_DEBUG_FIFO_NOTAEMPTY_SET    0x00020000
   #define VC4VCODEC0_ENC_MIU_DEBUG_FIFO_NOTAEMPTY_CLR    0xfffdffff
   #define VC4VCODEC0_ENC_MIU_DEBUG_FIFO_NOTAEMPTY_MSB    17
   #define VC4VCODEC0_ENC_MIU_DEBUG_FIFO_NOTAEMPTY_LSB    17
   #define VC4VCODEC0_ENC_MIU_DEBUG_FIFO_NOTAEMPTY_RESET  0x0

   #define VC4VCODEC0_ENC_MIU_DEBUG_FIFO_EMPTY_BITS       16:16
   #define VC4VCODEC0_ENC_MIU_DEBUG_FIFO_EMPTY_SET        0x00010000
   #define VC4VCODEC0_ENC_MIU_DEBUG_FIFO_EMPTY_CLR        0xfffeffff
   #define VC4VCODEC0_ENC_MIU_DEBUG_FIFO_EMPTY_MSB        16
   #define VC4VCODEC0_ENC_MIU_DEBUG_FIFO_EMPTY_LSB        16
   #define VC4VCODEC0_ENC_MIU_DEBUG_FIFO_EMPTY_RESET      0x0

   #define VC4VCODEC0_ENC_MIU_DEBUG_AXI_PENDING_BITS      15:15
   #define VC4VCODEC0_ENC_MIU_DEBUG_AXI_PENDING_SET       0x00008000
   #define VC4VCODEC0_ENC_MIU_DEBUG_AXI_PENDING_CLR       0xffff7fff
   #define VC4VCODEC0_ENC_MIU_DEBUG_AXI_PENDING_MSB       15
   #define VC4VCODEC0_ENC_MIU_DEBUG_AXI_PENDING_LSB       15
   #define VC4VCODEC0_ENC_MIU_DEBUG_AXI_PENDING_RESET     0x0

   #define VC4VCODEC0_ENC_MIU_DEBUG_WRITE_CNT_BITS        14:12
   #define VC4VCODEC0_ENC_MIU_DEBUG_WRITE_CNT_SET         0x00007000
   #define VC4VCODEC0_ENC_MIU_DEBUG_WRITE_CNT_CLR         0xffff8fff
   #define VC4VCODEC0_ENC_MIU_DEBUG_WRITE_CNT_MSB         14
   #define VC4VCODEC0_ENC_MIU_DEBUG_WRITE_CNT_LSB         12
   #define VC4VCODEC0_ENC_MIU_DEBUG_WRITE_CNT_RESET       0x0

   #define VC4VCODEC0_ENC_MIU_DEBUG_BURST_CNT_BITS        11:10
   #define VC4VCODEC0_ENC_MIU_DEBUG_BURST_CNT_SET         0x00000c00
   #define VC4VCODEC0_ENC_MIU_DEBUG_BURST_CNT_CLR         0xfffff3ff
   #define VC4VCODEC0_ENC_MIU_DEBUG_BURST_CNT_MSB         11
   #define VC4VCODEC0_ENC_MIU_DEBUG_BURST_CNT_LSB         10
   #define VC4VCODEC0_ENC_MIU_DEBUG_BURST_CNT_RESET       0x0

   #define VC4VCODEC0_ENC_MIU_DEBUG_CNT_BITS              9:3
   #define VC4VCODEC0_ENC_MIU_DEBUG_CNT_SET               0x000003f8
   #define VC4VCODEC0_ENC_MIU_DEBUG_CNT_CLR               0xfffffc07
   #define VC4VCODEC0_ENC_MIU_DEBUG_CNT_MSB               9
   #define VC4VCODEC0_ENC_MIU_DEBUG_CNT_LSB               3
   #define VC4VCODEC0_ENC_MIU_DEBUG_CNT_RESET             0x0

   #define VC4VCODEC0_ENC_MIU_DEBUG_STATE_BITS            2:0
   #define VC4VCODEC0_ENC_MIU_DEBUG_STATE_SET             0x00000007
   #define VC4VCODEC0_ENC_MIU_DEBUG_STATE_CLR             0xfffffff8
   #define VC4VCODEC0_ENC_MIU_DEBUG_STATE_MSB             2
   #define VC4VCODEC0_ENC_MIU_DEBUG_STATE_LSB             0
   #define VC4VCODEC0_ENC_MIU_DEBUG_STATE_RESET           0x0

/***************************************************************************
 *ENC_SP_IFRAME_CTL - Encoder control
 ***************************************************************************/
#define VC4VCODEC0_ENC_SP_IFRAME_CTL                      HW_REGISTER_RW( 0x7f500100 )
   #define VC4VCODEC0_ENC_SP_IFRAME_CTL_MASK              0xffff07ff
   #define VC4VCODEC0_ENC_SP_IFRAME_CTL_WIDTH             32
   #define VC4VCODEC0_ENC_SP_IFRAME_CTL_RESET             0x00000000
   #define VC4VCODEC0_ENC_SP_IFRAME_CTL_DB_DONE_BITS      31:31
   #define VC4VCODEC0_ENC_SP_IFRAME_CTL_DB_DONE_SET       0x80000000
   #define VC4VCODEC0_ENC_SP_IFRAME_CTL_DB_DONE_CLR       0x7fffffff
   #define VC4VCODEC0_ENC_SP_IFRAME_CTL_DB_DONE_MSB       31
   #define VC4VCODEC0_ENC_SP_IFRAME_CTL_DB_DONE_LSB       31
   #define VC4VCODEC0_ENC_SP_IFRAME_CTL_DB_DONE_RESET     0x0

   #define VC4VCODEC0_ENC_SP_IFRAME_CTL_DB_RDY_BITS       30:30
   #define VC4VCODEC0_ENC_SP_IFRAME_CTL_DB_RDY_SET        0x40000000
   #define VC4VCODEC0_ENC_SP_IFRAME_CTL_DB_RDY_CLR        0xbfffffff
   #define VC4VCODEC0_ENC_SP_IFRAME_CTL_DB_RDY_MSB        30
   #define VC4VCODEC0_ENC_SP_IFRAME_CTL_DB_RDY_LSB        30
   #define VC4VCODEC0_ENC_SP_IFRAME_CTL_DB_RDY_RESET      0x0

   #define VC4VCODEC0_ENC_SP_IFRAME_CTL_ENC_STD_BITS      29:27
   #define VC4VCODEC0_ENC_SP_IFRAME_CTL_ENC_STD_SET       0x38000000
   #define VC4VCODEC0_ENC_SP_IFRAME_CTL_ENC_STD_CLR       0xc7ffffff
   #define VC4VCODEC0_ENC_SP_IFRAME_CTL_ENC_STD_MSB       29
   #define VC4VCODEC0_ENC_SP_IFRAME_CTL_ENC_STD_LSB       27
   #define VC4VCODEC0_ENC_SP_IFRAME_CTL_ENC_STD_RESET     0x0

   #define VC4VCODEC0_ENC_SP_IFRAME_CTL_IMG_LINES_BITS    26:16
   #define VC4VCODEC0_ENC_SP_IFRAME_CTL_IMG_LINES_SET     0x07ff0000
   #define VC4VCODEC0_ENC_SP_IFRAME_CTL_IMG_LINES_CLR     0xf800ffff
   #define VC4VCODEC0_ENC_SP_IFRAME_CTL_IMG_LINES_MSB     26
   #define VC4VCODEC0_ENC_SP_IFRAME_CTL_IMG_LINES_LSB     16
   #define VC4VCODEC0_ENC_SP_IFRAME_CTL_IMG_LINES_RESET   0x0

   #define VC4VCODEC0_ENC_SP_IFRAME_CTL_IMG_WIDTH_BITS    10:0
   #define VC4VCODEC0_ENC_SP_IFRAME_CTL_IMG_WIDTH_SET     0x000007ff
   #define VC4VCODEC0_ENC_SP_IFRAME_CTL_IMG_WIDTH_CLR     0xfffff800
   #define VC4VCODEC0_ENC_SP_IFRAME_CTL_IMG_WIDTH_MSB     10
   #define VC4VCODEC0_ENC_SP_IFRAME_CTL_IMG_WIDTH_LSB     0
   #define VC4VCODEC0_ENC_SP_IFRAME_CTL_IMG_WIDTH_RESET   0x0

/***************************************************************************
 *ENC_SP_IFRAME_MPEG - MPEG mode control
 ***************************************************************************/
#define VC4VCODEC0_ENC_SP_IFRAME_MPEG                     HW_REGISTER_RW( 0x7f500104 )
   #define VC4VCODEC0_ENC_SP_IFRAME_MPEG_MASK             0x00000007
   #define VC4VCODEC0_ENC_SP_IFRAME_MPEG_WIDTH            3
   #define VC4VCODEC0_ENC_SP_IFRAME_MPEG_RESET            0x00000000
   #define VC4VCODEC0_ENC_SP_IFRAME_MPEG_CMB_MODE_BITS    2:2
   #define VC4VCODEC0_ENC_SP_IFRAME_MPEG_CMB_MODE_SET     0x00000004
   #define VC4VCODEC0_ENC_SP_IFRAME_MPEG_CMB_MODE_CLR     0xfffffffb
   #define VC4VCODEC0_ENC_SP_IFRAME_MPEG_CMB_MODE_MSB     2
   #define VC4VCODEC0_ENC_SP_IFRAME_MPEG_CMB_MODE_LSB     2
   #define VC4VCODEC0_ENC_SP_IFRAME_MPEG_CMB_MODE_RESET   0x0

   #define VC4VCODEC0_ENC_SP_IFRAME_MPEG_RECON_MODE_BITS  1:1
   #define VC4VCODEC0_ENC_SP_IFRAME_MPEG_RECON_MODE_SET   0x00000002
   #define VC4VCODEC0_ENC_SP_IFRAME_MPEG_RECON_MODE_CLR   0xfffffffd
   #define VC4VCODEC0_ENC_SP_IFRAME_MPEG_RECON_MODE_MSB   1
   #define VC4VCODEC0_ENC_SP_IFRAME_MPEG_RECON_MODE_LSB   1
   #define VC4VCODEC0_ENC_SP_IFRAME_MPEG_RECON_MODE_RESET 0x0

   #define VC4VCODEC0_ENC_SP_IFRAME_MPEG_MPEG_MODE_BITS   0:0
   #define VC4VCODEC0_ENC_SP_IFRAME_MPEG_MPEG_MODE_SET    0x00000001
   #define VC4VCODEC0_ENC_SP_IFRAME_MPEG_MPEG_MODE_CLR    0xfffffffe
   #define VC4VCODEC0_ENC_SP_IFRAME_MPEG_MPEG_MODE_MSB    0
   #define VC4VCODEC0_ENC_SP_IFRAME_MPEG_MPEG_MODE_LSB    0
   #define VC4VCODEC0_ENC_SP_IFRAME_MPEG_MPEG_MODE_RESET  0x0

/***************************************************************************
 *ENC_SG_PUTSYM - Put Symbol type
 ***************************************************************************/
#define VC4VCODEC0_ENC_SG_PUTSYM                          HW_REGISTER_RW( 0x7f500e00 )
   #define VC4VCODEC0_ENC_SG_PUTSYM_MASK                  0x0000ffff
   #define VC4VCODEC0_ENC_SG_PUTSYM_WIDTH                 16
   #define VC4VCODEC0_ENC_SG_PUTSYM_RESET                 0x00000000
   #define VC4VCODEC0_ENC_SG_PUTSYM_TYPE_BITS             15:12
   #define VC4VCODEC0_ENC_SG_PUTSYM_TYPE_SET              0x0000f000
   #define VC4VCODEC0_ENC_SG_PUTSYM_TYPE_CLR              0xffff0fff
   #define VC4VCODEC0_ENC_SG_PUTSYM_TYPE_MSB              15
   #define VC4VCODEC0_ENC_SG_PUTSYM_TYPE_LSB              12
   #define VC4VCODEC0_ENC_SG_PUTSYM_TYPE_RESET            0x0
   #define VC4VCODEC0_ENC_SG_PUTSYM_TYPE_NBITS            0
   #define VC4VCODEC0_ENC_SG_PUTSYM_TYPE_EXP_GOLOMB       1
   #define VC4VCODEC0_ENC_SG_PUTSYM_TYPE_MPEG_INFO        2
   #define VC4VCODEC0_ENC_SG_PUTSYM_TYPE_MPEG_COEF        3
   #define VC4VCODEC0_ENC_SG_PUTSYM_TYPE_H264_INFO        4
   #define VC4VCODEC0_ENC_SG_PUTSYM_TYPE_H264_COEF        5
   #define VC4VCODEC0_ENC_SG_PUTSYM_TYPE_SP4X4_MODE       6
   #define VC4VCODEC0_ENC_SG_PUTSYM_TYPE_INIT             7
   #define VC4VCODEC0_ENC_SG_PUTSYM_TYPE_FLUSH            8
   #define VC4VCODEC0_ENC_SG_PUTSYM_TYPE_PAUSE            9

/* union - case EXP_GOLOMB [11:08] */
   #define VC4VCODEC0_ENC_SG_PUTSYM_EXP_GOLOMB_SUBTYPE_BITS 11:8
   #define VC4VCODEC0_ENC_SG_PUTSYM_EXP_GOLOMB_SUBTYPE_SET 0x00000f00
   #define VC4VCODEC0_ENC_SG_PUTSYM_EXP_GOLOMB_SUBTYPE_CLR 0xfffff0ff
   #define VC4VCODEC0_ENC_SG_PUTSYM_EXP_GOLOMB_SUBTYPE_MSB 11
   #define VC4VCODEC0_ENC_SG_PUTSYM_EXP_GOLOMB_SUBTYPE_LSB 8
   #define VC4VCODEC0_ENC_SG_PUTSYM_EXP_GOLOMB_SUBTYPE_RESET 0x0
   #define VC4VCODEC0_ENC_SG_PUTSYM_EXP_GOLOMB_SUBTYPE_UNSIGNED 0
   #define VC4VCODEC0_ENC_SG_PUTSYM_EXP_GOLOMB_SUBTYPE_SIGNED 1

/* union - case MPEG_INFO [11:08] */
   #define VC4VCODEC0_ENC_SG_PUTSYM_MPEG_INFO_SUBTYPE_BITS 11:8
   #define VC4VCODEC0_ENC_SG_PUTSYM_MPEG_INFO_SUBTYPE_SET 0x00000f00
   #define VC4VCODEC0_ENC_SG_PUTSYM_MPEG_INFO_SUBTYPE_CLR 0xfffff0ff
   #define VC4VCODEC0_ENC_SG_PUTSYM_MPEG_INFO_SUBTYPE_MSB 11
   #define VC4VCODEC0_ENC_SG_PUTSYM_MPEG_INFO_SUBTYPE_LSB 8
   #define VC4VCODEC0_ENC_SG_PUTSYM_MPEG_INFO_SUBTYPE_RESET 0x0
   #define VC4VCODEC0_ENC_SG_PUTSYM_MPEG_INFO_SUBTYPE_MBTYPE_IFRAME 0
   #define VC4VCODEC0_ENC_SG_PUTSYM_MPEG_INFO_SUBTYPE_MBTYPE_PFRAME 1
   #define VC4VCODEC0_ENC_SG_PUTSYM_MPEG_INFO_SUBTYPE_MBTYPE_BFRAME 2
   #define VC4VCODEC0_ENC_SG_PUTSYM_MPEG_INFO_SUBTYPE_MBADDR 3
   #define VC4VCODEC0_ENC_SG_PUTSYM_MPEG_INFO_SUBTYPE_CBP 4
   #define VC4VCODEC0_ENC_SG_PUTSYM_MPEG_INFO_SUBTYPE_MOTION_CODE 5
   #define VC4VCODEC0_ENC_SG_PUTSYM_MPEG_INFO_SUBTYPE_DM_VECTOR 6

/* union - case H264_INFO [11:08] */
   #define VC4VCODEC0_ENC_SG_PUTSYM_H264_INFO_SUBTYPE_BITS 11:8
   #define VC4VCODEC0_ENC_SG_PUTSYM_H264_INFO_SUBTYPE_SET 0x00000f00
   #define VC4VCODEC0_ENC_SG_PUTSYM_H264_INFO_SUBTYPE_CLR 0xfffff0ff
   #define VC4VCODEC0_ENC_SG_PUTSYM_H264_INFO_SUBTYPE_MSB 11
   #define VC4VCODEC0_ENC_SG_PUTSYM_H264_INFO_SUBTYPE_LSB 8
   #define VC4VCODEC0_ENC_SG_PUTSYM_H264_INFO_SUBTYPE_RESET 0x0
   #define VC4VCODEC0_ENC_SG_PUTSYM_H264_INFO_SUBTYPE_MBTYPE_I 0
   #define VC4VCODEC0_ENC_SG_PUTSYM_H264_INFO_SUBTYPE_MBTYPE_P 1
   #define VC4VCODEC0_ENC_SG_PUTSYM_H264_INFO_SUBTYPE_MBTYPE_B 2
   #define VC4VCODEC0_ENC_SG_PUTSYM_H264_INFO_SUBTYPE_SUB_MBTYPE_P 3
   #define VC4VCODEC0_ENC_SG_PUTSYM_H264_INFO_SUBTYPE_SUB_MBTYPE_B 4
   #define VC4VCODEC0_ENC_SG_PUTSYM_H264_INFO_SUBTYPE_MVD 5
   #define VC4VCODEC0_ENC_SG_PUTSYM_H264_INFO_SUBTYPE_TU  6
   #define VC4VCODEC0_ENC_SG_PUTSYM_H264_INFO_SUBTYPE_CBP 7

/* union - case SP4X4_MODE [11:08] */
   #define VC4VCODEC0_ENC_SG_PUTSYM_SP4X4_MODE_SUBTYPE_BITS 11:8
   #define VC4VCODEC0_ENC_SG_PUTSYM_SP4X4_MODE_SUBTYPE_SET 0x00000f00
   #define VC4VCODEC0_ENC_SG_PUTSYM_SP4X4_MODE_SUBTYPE_CLR 0xfffff0ff
   #define VC4VCODEC0_ENC_SG_PUTSYM_SP4X4_MODE_SUBTYPE_MSB 11
   #define VC4VCODEC0_ENC_SG_PUTSYM_SP4X4_MODE_SUBTYPE_LSB 8
   #define VC4VCODEC0_ENC_SG_PUTSYM_SP4X4_MODE_SUBTYPE_RESET 0x0
   #define VC4VCODEC0_ENC_SG_PUTSYM_SP4X4_MODE_SUBTYPE_CAVLC 0
   #define VC4VCODEC0_ENC_SG_PUTSYM_SP4X4_MODE_SUBTYPE_CABAC 1

/* union - case default [11:08] */
   #define VC4VCODEC0_ENC_SG_PUTSYM_default_UNUSED_BITS   11:8
   #define VC4VCODEC0_ENC_SG_PUTSYM_default_UNUSED_SET    0x00000f00
   #define VC4VCODEC0_ENC_SG_PUTSYM_default_UNUSED_CLR    0xfffff0ff
   #define VC4VCODEC0_ENC_SG_PUTSYM_default_UNUSED_MSB    11
   #define VC4VCODEC0_ENC_SG_PUTSYM_default_UNUSED_LSB    8
   #define VC4VCODEC0_ENC_SG_PUTSYM_default_UNUSED_RESET  0x0

   #define VC4VCODEC0_ENC_SG_PUTSYM_N_BITS                7:0
   #define VC4VCODEC0_ENC_SG_PUTSYM_N_SET                 0x000000ff
   #define VC4VCODEC0_ENC_SG_PUTSYM_N_CLR                 0xffffff00
   #define VC4VCODEC0_ENC_SG_PUTSYM_N_MSB                 7
   #define VC4VCODEC0_ENC_SG_PUTSYM_N_LSB                 0
   #define VC4VCODEC0_ENC_SG_PUTSYM_N_RESET               0x0

/***************************************************************************
 *ENC_SG_SYMBOL - Symbol value
 ***************************************************************************/
#define VC4VCODEC0_ENC_SG_SYMBOL                          HW_REGISTER_RW( 0x7f500e04 )
   #define VC4VCODEC0_ENC_SG_SYMBOL_MASK                  0x0007ffff
   #define VC4VCODEC0_ENC_SG_SYMBOL_WIDTH                 19
   #define VC4VCODEC0_ENC_SG_SYMBOL_RESET                 0x00000000
   #define VC4VCODEC0_ENC_SG_SYMBOL_VALUE_BITS            18:0
   #define VC4VCODEC0_ENC_SG_SYMBOL_VALUE_SET             0x0007ffff
   #define VC4VCODEC0_ENC_SG_SYMBOL_VALUE_CLR             0xfff80000
   #define VC4VCODEC0_ENC_SG_SYMBOL_VALUE_MSB             18
   #define VC4VCODEC0_ENC_SG_SYMBOL_VALUE_LSB             0
   #define VC4VCODEC0_ENC_SG_SYMBOL_VALUE_RESET           0x0

/***************************************************************************
 *ENC_SG_BUF_ADDR - Current address
 ***************************************************************************/
#define VC4VCODEC0_ENC_SG_BUF_ADDR                        HW_REGISTER_RW( 0x7f500e08 )
   #define VC4VCODEC0_ENC_SG_BUF_ADDR_MASK                0xfffffff8
   #define VC4VCODEC0_ENC_SG_BUF_ADDR_WIDTH               32
   #define VC4VCODEC0_ENC_SG_BUF_ADDR_RESET               0x00000000
   #define VC4VCODEC0_ENC_SG_BUF_ADDR_ADDR_BITS           31:3
   #define VC4VCODEC0_ENC_SG_BUF_ADDR_ADDR_SET            0xfffffff8
   #define VC4VCODEC0_ENC_SG_BUF_ADDR_ADDR_CLR            0x00000007
   #define VC4VCODEC0_ENC_SG_BUF_ADDR_ADDR_MSB            31
   #define VC4VCODEC0_ENC_SG_BUF_ADDR_ADDR_LSB            3
   #define VC4VCODEC0_ENC_SG_BUF_ADDR_ADDR_RESET          0x0

/***************************************************************************
 *ENC_SG_BUF_START_ADDR - Circular buffer first byte
 ***************************************************************************/
#define VC4VCODEC0_ENC_SG_BUF_START_ADDR                  HW_REGISTER_RW( 0x7f500e0c )
   #define VC4VCODEC0_ENC_SG_BUF_START_ADDR_MASK          0xffffff81
   #define VC4VCODEC0_ENC_SG_BUF_START_ADDR_WIDTH         32
   #define VC4VCODEC0_ENC_SG_BUF_START_ADDR_RESET         0x00000000
   #define VC4VCODEC0_ENC_SG_BUF_START_ADDR_ADDR_BITS     31:7
   #define VC4VCODEC0_ENC_SG_BUF_START_ADDR_ADDR_SET      0xffffff80
   #define VC4VCODEC0_ENC_SG_BUF_START_ADDR_ADDR_CLR      0x0000007f
   #define VC4VCODEC0_ENC_SG_BUF_START_ADDR_ADDR_MSB      31
   #define VC4VCODEC0_ENC_SG_BUF_START_ADDR_ADDR_LSB      7
   #define VC4VCODEC0_ENC_SG_BUF_START_ADDR_ADDR_RESET    0x0

   #define VC4VCODEC0_ENC_SG_BUF_START_ADDR_FIFO_SELECT_AFULL_BITS 0:0
   #define VC4VCODEC0_ENC_SG_BUF_START_ADDR_FIFO_SELECT_AFULL_SET 0x00000001
   #define VC4VCODEC0_ENC_SG_BUF_START_ADDR_FIFO_SELECT_AFULL_CLR 0xfffffffe
   #define VC4VCODEC0_ENC_SG_BUF_START_ADDR_FIFO_SELECT_AFULL_MSB 0
   #define VC4VCODEC0_ENC_SG_BUF_START_ADDR_FIFO_SELECT_AFULL_LSB 0
   #define VC4VCODEC0_ENC_SG_BUF_START_ADDR_FIFO_SELECT_AFULL_RESET 0x0

/***************************************************************************
 *ENC_SG_BUF_END_ADDR - Circular buffer end byte
 ***************************************************************************/
#define VC4VCODEC0_ENC_SG_BUF_END_ADDR                    HW_REGISTER_RW( 0x7f500e10 )
   #define VC4VCODEC0_ENC_SG_BUF_END_ADDR_MASK            0xffffff80
   #define VC4VCODEC0_ENC_SG_BUF_END_ADDR_WIDTH           32
   #define VC4VCODEC0_ENC_SG_BUF_END_ADDR_RESET           0x00000000
   #define VC4VCODEC0_ENC_SG_BUF_END_ADDR_ADDR_BITS       31:7
   #define VC4VCODEC0_ENC_SG_BUF_END_ADDR_ADDR_SET        0xffffff80
   #define VC4VCODEC0_ENC_SG_BUF_END_ADDR_ADDR_CLR        0x0000007f
   #define VC4VCODEC0_ENC_SG_BUF_END_ADDR_ADDR_MSB        31
   #define VC4VCODEC0_ENC_SG_BUF_END_ADDR_ADDR_LSB        7
   #define VC4VCODEC0_ENC_SG_BUF_END_ADDR_ADDR_RESET      0x0

/***************************************************************************
 *ENC_SG_BUF_MARK_ADDR - Circular buffer stall address
 ***************************************************************************/
#define VC4VCODEC0_ENC_SG_BUF_MARK_ADDR                   HW_REGISTER_RW( 0x7f500e14 )
   #define VC4VCODEC0_ENC_SG_BUF_MARK_ADDR_MASK           0xffffff80
   #define VC4VCODEC0_ENC_SG_BUF_MARK_ADDR_WIDTH          32
   #define VC4VCODEC0_ENC_SG_BUF_MARK_ADDR_RESET          0x00000000
   #define VC4VCODEC0_ENC_SG_BUF_MARK_ADDR_ADDR_BITS      31:7
   #define VC4VCODEC0_ENC_SG_BUF_MARK_ADDR_ADDR_SET       0xffffff80
   #define VC4VCODEC0_ENC_SG_BUF_MARK_ADDR_ADDR_CLR       0x0000007f
   #define VC4VCODEC0_ENC_SG_BUF_MARK_ADDR_ADDR_MSB       31
   #define VC4VCODEC0_ENC_SG_BUF_MARK_ADDR_ADDR_LSB       7
   #define VC4VCODEC0_ENC_SG_BUF_MARK_ADDR_ADDR_RESET     0x0

/***************************************************************************
 *ENC_SG_DO_RESID - Process residual coefficients
 ***************************************************************************/
#define VC4VCODEC0_ENC_SG_DO_RESID                        HW_REGISTER_RW( 0x7f500e18 )
   #define VC4VCODEC0_ENC_SG_DO_RESID_MASK                0x0000ffff
   #define VC4VCODEC0_ENC_SG_DO_RESID_WIDTH               16
   #define VC4VCODEC0_ENC_SG_DO_RESID_RESET               0x00000000
   #define VC4VCODEC0_ENC_SG_DO_RESID_TYPE_BITS           15:14
   #define VC4VCODEC0_ENC_SG_DO_RESID_TYPE_SET            0x0000c000
   #define VC4VCODEC0_ENC_SG_DO_RESID_TYPE_CLR            0xffff3fff
   #define VC4VCODEC0_ENC_SG_DO_RESID_TYPE_MSB            15
   #define VC4VCODEC0_ENC_SG_DO_RESID_TYPE_LSB            14
   #define VC4VCODEC0_ENC_SG_DO_RESID_TYPE_RESET          0x0
   #define VC4VCODEC0_ENC_SG_DO_RESID_TYPE_RESERVED_FOR_MPEG 0
   #define VC4VCODEC0_ENC_SG_DO_RESID_TYPE_CAVLC          1
   #define VC4VCODEC0_ENC_SG_DO_RESID_TYPE_CABAC          2
   #define VC4VCODEC0_ENC_SG_DO_RESID_TYPE_RESERVED_FOR_PCM 3

   #define VC4VCODEC0_ENC_SG_DO_RESID_MB_IS_TOP_BITS      13:13
   #define VC4VCODEC0_ENC_SG_DO_RESID_MB_IS_TOP_SET       0x00002000
   #define VC4VCODEC0_ENC_SG_DO_RESID_MB_IS_TOP_CLR       0xffffdfff
   #define VC4VCODEC0_ENC_SG_DO_RESID_MB_IS_TOP_MSB       13
   #define VC4VCODEC0_ENC_SG_DO_RESID_MB_IS_TOP_LSB       13
   #define VC4VCODEC0_ENC_SG_DO_RESID_MB_IS_TOP_RESET     0x0

   #define VC4VCODEC0_ENC_SG_DO_RESID_MB_IS_FIELD_BITS    12:12
   #define VC4VCODEC0_ENC_SG_DO_RESID_MB_IS_FIELD_SET     0x00001000
   #define VC4VCODEC0_ENC_SG_DO_RESID_MB_IS_FIELD_CLR     0xffffefff
   #define VC4VCODEC0_ENC_SG_DO_RESID_MB_IS_FIELD_MSB     12
   #define VC4VCODEC0_ENC_SG_DO_RESID_MB_IS_FIELD_LSB     12
   #define VC4VCODEC0_ENC_SG_DO_RESID_MB_IS_FIELD_RESET   0x0

   #define VC4VCODEC0_ENC_SG_DO_RESID_DOING_MBAFF_BITS    11:11
   #define VC4VCODEC0_ENC_SG_DO_RESID_DOING_MBAFF_SET     0x00000800
   #define VC4VCODEC0_ENC_SG_DO_RESID_DOING_MBAFF_CLR     0xfffff7ff
   #define VC4VCODEC0_ENC_SG_DO_RESID_DOING_MBAFF_MSB     11
   #define VC4VCODEC0_ENC_SG_DO_RESID_DOING_MBAFF_LSB     11
   #define VC4VCODEC0_ENC_SG_DO_RESID_DOING_MBAFF_RESET   0x0

   #define VC4VCODEC0_ENC_SG_DO_RESID_LEFT_MB_IS_FIELD_BITS 10:10
   #define VC4VCODEC0_ENC_SG_DO_RESID_LEFT_MB_IS_FIELD_SET 0x00000400
   #define VC4VCODEC0_ENC_SG_DO_RESID_LEFT_MB_IS_FIELD_CLR 0xfffffbff
   #define VC4VCODEC0_ENC_SG_DO_RESID_LEFT_MB_IS_FIELD_MSB 10
   #define VC4VCODEC0_ENC_SG_DO_RESID_LEFT_MB_IS_FIELD_LSB 10
   #define VC4VCODEC0_ENC_SG_DO_RESID_LEFT_MB_IS_FIELD_RESET 0x0

   #define VC4VCODEC0_ENC_SG_DO_RESID_TOP_AVAILABLE_BITS  9:9
   #define VC4VCODEC0_ENC_SG_DO_RESID_TOP_AVAILABLE_SET   0x00000200
   #define VC4VCODEC0_ENC_SG_DO_RESID_TOP_AVAILABLE_CLR   0xfffffdff
   #define VC4VCODEC0_ENC_SG_DO_RESID_TOP_AVAILABLE_MSB   9
   #define VC4VCODEC0_ENC_SG_DO_RESID_TOP_AVAILABLE_LSB   9
   #define VC4VCODEC0_ENC_SG_DO_RESID_TOP_AVAILABLE_RESET 0x0

   #define VC4VCODEC0_ENC_SG_DO_RESID_LEFT_AVAILABLE_BITS 8:8
   #define VC4VCODEC0_ENC_SG_DO_RESID_LEFT_AVAILABLE_SET  0x00000100
   #define VC4VCODEC0_ENC_SG_DO_RESID_LEFT_AVAILABLE_CLR  0xfffffeff
   #define VC4VCODEC0_ENC_SG_DO_RESID_LEFT_AVAILABLE_MSB  8
   #define VC4VCODEC0_ENC_SG_DO_RESID_LEFT_AVAILABLE_LSB  8
   #define VC4VCODEC0_ENC_SG_DO_RESID_LEFT_AVAILABLE_RESET 0x0

   #define VC4VCODEC0_ENC_SG_DO_RESID_BUSY_BITS           7:7
   #define VC4VCODEC0_ENC_SG_DO_RESID_BUSY_SET            0x00000080
   #define VC4VCODEC0_ENC_SG_DO_RESID_BUSY_CLR            0xffffff7f
   #define VC4VCODEC0_ENC_SG_DO_RESID_BUSY_MSB            7
   #define VC4VCODEC0_ENC_SG_DO_RESID_BUSY_LSB            7
   #define VC4VCODEC0_ENC_SG_DO_RESID_BUSY_RESET          0x0

   #define VC4VCODEC0_ENC_SG_DO_RESID_I16_BITS            6:6
   #define VC4VCODEC0_ENC_SG_DO_RESID_I16_SET             0x00000040
   #define VC4VCODEC0_ENC_SG_DO_RESID_I16_CLR             0xffffffbf
   #define VC4VCODEC0_ENC_SG_DO_RESID_I16_MSB             6
   #define VC4VCODEC0_ENC_SG_DO_RESID_I16_LSB             6
   #define VC4VCODEC0_ENC_SG_DO_RESID_I16_RESET           0x0

   #define VC4VCODEC0_ENC_SG_DO_RESID_CBP_BITS            5:0
   #define VC4VCODEC0_ENC_SG_DO_RESID_CBP_SET             0x0000003f
   #define VC4VCODEC0_ENC_SG_DO_RESID_CBP_CLR             0xffffffc0
   #define VC4VCODEC0_ENC_SG_DO_RESID_CBP_MSB             5
   #define VC4VCODEC0_ENC_SG_DO_RESID_CBP_LSB             0
   #define VC4VCODEC0_ENC_SG_DO_RESID_CBP_RESET           0x0

/***************************************************************************
 *ENC_SG_BUF_STALL_COUNT - Buffer Stall Count
 ***************************************************************************/
#define VC4VCODEC0_ENC_SG_BUF_STALL_COUNT                 HW_REGISTER_RO( 0x7f500e1c )
   #define VC4VCODEC0_ENC_SG_BUF_STALL_COUNT_MASK         0xffffffff
   #define VC4VCODEC0_ENC_SG_BUF_STALL_COUNT_WIDTH        32
   #define VC4VCODEC0_ENC_SG_BUF_STALL_COUNT_RESET        0x00000000
   #define VC4VCODEC0_ENC_SG_BUF_STALL_COUNT_COUNT_BITS   31:0
   #define VC4VCODEC0_ENC_SG_BUF_STALL_COUNT_COUNT_SET    0xffffffff
   #define VC4VCODEC0_ENC_SG_BUF_STALL_COUNT_COUNT_CLR    0x00000000
   #define VC4VCODEC0_ENC_SG_BUF_STALL_COUNT_COUNT_MSB    31
   #define VC4VCODEC0_ENC_SG_BUF_STALL_COUNT_COUNT_LSB    0
   #define VC4VCODEC0_ENC_SG_BUF_STALL_COUNT_COUNT_RESET  0x0

/***************************************************************************
 *ENC_SG_BUF_BITS_WRITTEN - Number of bits written
 ***************************************************************************/
#define VC4VCODEC0_ENC_SG_BUF_BITS_WRITTEN                HW_REGISTER_RW( 0x7f500e20 )
   #define VC4VCODEC0_ENC_SG_BUF_BITS_WRITTEN_MASK        0xffffffff
   #define VC4VCODEC0_ENC_SG_BUF_BITS_WRITTEN_WIDTH       32
   #define VC4VCODEC0_ENC_SG_BUF_BITS_WRITTEN_RESET       0x00000000
   #define VC4VCODEC0_ENC_SG_BUF_BITS_WRITTEN_COUNT_BITS  31:0
   #define VC4VCODEC0_ENC_SG_BUF_BITS_WRITTEN_COUNT_SET   0xffffffff
   #define VC4VCODEC0_ENC_SG_BUF_BITS_WRITTEN_COUNT_CLR   0x00000000
   #define VC4VCODEC0_ENC_SG_BUF_BITS_WRITTEN_COUNT_MSB   31
   #define VC4VCODEC0_ENC_SG_BUF_BITS_WRITTEN_COUNT_LSB   0
   #define VC4VCODEC0_ENC_SG_BUF_BITS_WRITTEN_COUNT_RESET 0x0

/***************************************************************************
 *ENC_SG_TOP_CTX - CAVLC Top context, previously read from ENC_SG_TOP_CTX_FIFO
 ***************************************************************************/
#define VC4VCODEC0_ENC_SG_TOP_CTX                         HW_REGISTER_RW( 0x7f500e24 )
   #define VC4VCODEC0_ENC_SG_TOP_CTX_MASK                 0xffffffff
   #define VC4VCODEC0_ENC_SG_TOP_CTX_WIDTH                32
   #define VC4VCODEC0_ENC_SG_TOP_CTX_RESET                0x00000000
   #define VC4VCODEC0_ENC_SG_TOP_CTX_CTX_BITS             31:0
   #define VC4VCODEC0_ENC_SG_TOP_CTX_CTX_SET              0xffffffff
   #define VC4VCODEC0_ENC_SG_TOP_CTX_CTX_CLR              0x00000000
   #define VC4VCODEC0_ENC_SG_TOP_CTX_CTX_MSB              31
   #define VC4VCODEC0_ENC_SG_TOP_CTX_CTX_LSB              0
   #define VC4VCODEC0_ENC_SG_TOP_CTX_CTX_RESET            0x0

/***************************************************************************
 *ENC_SG_FAST_PUTSYM - Combined type/value
 ***************************************************************************/
#define VC4VCODEC0_ENC_SG_FAST_PUTSYM                     HW_REGISTER_RW( 0x7f500e28 )
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_MASK             0xffffffff
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_WIDTH            32
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_RESET            0x00000000
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_TYPE_BITS        31:28
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_TYPE_SET         0xf0000000
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_TYPE_CLR         0x0fffffff
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_TYPE_MSB         31
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_TYPE_LSB         28
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_TYPE_RESET       0x0
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_TYPE_NBITS       0
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_TYPE_EXP_GOLOMB  1
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_TYPE_MPEG_INFO   2
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_TYPE_MPEG_COEF   3
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_TYPE_H264_INFO   4
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_TYPE_H264_COEF   5
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_TYPE_SP4X4_MODE  6
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_TYPE_INIT        7
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_TYPE_FLUSH       8
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_TYPE_PAUSE       9

/* union - case EXP_GOLOMB [27:25] */
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_EXP_GOLOMB_SUBTYPE_BITS 27:25
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_EXP_GOLOMB_SUBTYPE_SET 0x0e000000
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_EXP_GOLOMB_SUBTYPE_CLR 0xf1ffffff
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_EXP_GOLOMB_SUBTYPE_MSB 27
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_EXP_GOLOMB_SUBTYPE_LSB 25
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_EXP_GOLOMB_SUBTYPE_RESET 0x0
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_EXP_GOLOMB_SUBTYPE_UNSIGNED 0
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_EXP_GOLOMB_SUBTYPE_SIGNED 1

/* union - case MPEG_INFO [27:25] */
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_MPEG_INFO_SUBTYPE_BITS 27:25
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_MPEG_INFO_SUBTYPE_SET 0x0e000000
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_MPEG_INFO_SUBTYPE_CLR 0xf1ffffff
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_MPEG_INFO_SUBTYPE_MSB 27
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_MPEG_INFO_SUBTYPE_LSB 25
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_MPEG_INFO_SUBTYPE_RESET 0x0
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_MPEG_INFO_SUBTYPE_MBTYPE_IFRAME 0
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_MPEG_INFO_SUBTYPE_MBTYPE_PFRAME 1
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_MPEG_INFO_SUBTYPE_MBTYPE_BFRAME 2
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_MPEG_INFO_SUBTYPE_MBADDR 3
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_MPEG_INFO_SUBTYPE_CBP 4
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_MPEG_INFO_SUBTYPE_MOTION_CODE 5
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_MPEG_INFO_SUBTYPE_DM_VECTOR 6

/* union - case H264_INFO [27:25] */
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_H264_INFO_SUBTYPE_BITS 27:25
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_H264_INFO_SUBTYPE_SET 0x0e000000
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_H264_INFO_SUBTYPE_CLR 0xf1ffffff
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_H264_INFO_SUBTYPE_MSB 27
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_H264_INFO_SUBTYPE_LSB 25
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_H264_INFO_SUBTYPE_RESET 0x0
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_H264_INFO_SUBTYPE_MBTYPE_I 0
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_H264_INFO_SUBTYPE_MBTYPE_P 1
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_H264_INFO_SUBTYPE_MBTYPE_B 2
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_H264_INFO_SUBTYPE_SUB_MBTYPE_P 3
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_H264_INFO_SUBTYPE_SUB_MBTYPE_B 4
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_H264_INFO_SUBTYPE_MVD 5
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_H264_INFO_SUBTYPE_TU 6
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_H264_INFO_SUBTYPE_CBP 7

/* union - case SP4X4_MODE [27:25] */
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_SP4X4_MODE_SUBTYPE_BITS 27:25
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_SP4X4_MODE_SUBTYPE_SET 0x0e000000
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_SP4X4_MODE_SUBTYPE_CLR 0xf1ffffff
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_SP4X4_MODE_SUBTYPE_MSB 27
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_SP4X4_MODE_SUBTYPE_LSB 25
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_SP4X4_MODE_SUBTYPE_RESET 0x0
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_SP4X4_MODE_SUBTYPE_CAVLC 0
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_SP4X4_MODE_SUBTYPE_CABAC 1

/* union - case default [27:25] */
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_default_UNUSED_BITS 27:25
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_default_UNUSED_SET 0x0e000000
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_default_UNUSED_CLR 0xf1ffffff
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_default_UNUSED_MSB 27
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_default_UNUSED_LSB 25
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_default_UNUSED_RESET 0x0

   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_N_BITS           24:19
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_N_SET            0x01f80000
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_N_CLR            0xfe07ffff
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_N_MSB            24
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_N_LSB            19
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_N_RESET          0x0

   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_VALUE_BITS       18:0
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_VALUE_SET        0x0007ffff
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_VALUE_CLR        0xfff80000
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_VALUE_MSB        18
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_VALUE_LSB        0
   #define VC4VCODEC0_ENC_SG_FAST_PUTSYM_VALUE_RESET      0x0

/***************************************************************************
 *ENC_SG_POSTED_FAST_PUTSYM - Posted Combined type/value
 ***************************************************************************/
#define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM              HW_REGISTER_RW( 0x7f500e2c )
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_MASK      0xffffffff
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_WIDTH     32
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_RESET     0x00000000
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_TYPE_BITS 31:28
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_TYPE_SET  0xf0000000
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_TYPE_CLR  0x0fffffff
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_TYPE_MSB  31
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_TYPE_LSB  28
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_TYPE_RESET 0x0
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_TYPE_NBITS 0
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_TYPE_EXP_GOLOMB 1
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_TYPE_MPEG_INFO 2
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_TYPE_MPEG_COEF 3
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_TYPE_H264_INFO 4
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_TYPE_H264_COEF 5
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_TYPE_SP4X4_MODE 6
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_TYPE_INIT 7
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_TYPE_FLUSH 8
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_TYPE_PAUSE 9

/* union - case EXP_GOLOMB [27:25] */
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_EXP_GOLOMB_SUBTYPE_BITS 27:25
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_EXP_GOLOMB_SUBTYPE_SET 0x0e000000
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_EXP_GOLOMB_SUBTYPE_CLR 0xf1ffffff
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_EXP_GOLOMB_SUBTYPE_MSB 27
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_EXP_GOLOMB_SUBTYPE_LSB 25
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_EXP_GOLOMB_SUBTYPE_RESET 0x0
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_EXP_GOLOMB_SUBTYPE_UNSIGNED 0
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_EXP_GOLOMB_SUBTYPE_SIGNED 1

/* union - case MPEG_INFO [27:25] */
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_MPEG_INFO_SUBTYPE_BITS 27:25
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_MPEG_INFO_SUBTYPE_SET 0x0e000000
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_MPEG_INFO_SUBTYPE_CLR 0xf1ffffff
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_MPEG_INFO_SUBTYPE_MSB 27
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_MPEG_INFO_SUBTYPE_LSB 25
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_MPEG_INFO_SUBTYPE_RESET 0x0
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_MPEG_INFO_SUBTYPE_MBTYPE_IFRAME 0
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_MPEG_INFO_SUBTYPE_MBTYPE_PFRAME 1
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_MPEG_INFO_SUBTYPE_MBTYPE_BFRAME 2
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_MPEG_INFO_SUBTYPE_MBADDR 3
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_MPEG_INFO_SUBTYPE_CBP 4
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_MPEG_INFO_SUBTYPE_MOTION_CODE 5
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_MPEG_INFO_SUBTYPE_DM_VECTOR 6

/* union - case H264_INFO [27:25] */
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_H264_INFO_SUBTYPE_BITS 27:25
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_H264_INFO_SUBTYPE_SET 0x0e000000
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_H264_INFO_SUBTYPE_CLR 0xf1ffffff
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_H264_INFO_SUBTYPE_MSB 27
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_H264_INFO_SUBTYPE_LSB 25
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_H264_INFO_SUBTYPE_RESET 0x0
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_H264_INFO_SUBTYPE_MBTYPE_I 0
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_H264_INFO_SUBTYPE_MBTYPE_P 1
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_H264_INFO_SUBTYPE_MBTYPE_B 2
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_H264_INFO_SUBTYPE_SUB_MBTYPE_P 3
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_H264_INFO_SUBTYPE_SUB_MBTYPE_B 4
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_H264_INFO_SUBTYPE_MVD 5
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_H264_INFO_SUBTYPE_TU 6
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_H264_INFO_SUBTYPE_CBP 7

/* union - case SP4X4_MODE [27:25] */
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_SP4X4_MODE_SUBTYPE_BITS 27:25
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_SP4X4_MODE_SUBTYPE_SET 0x0e000000
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_SP4X4_MODE_SUBTYPE_CLR 0xf1ffffff
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_SP4X4_MODE_SUBTYPE_MSB 27
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_SP4X4_MODE_SUBTYPE_LSB 25
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_SP4X4_MODE_SUBTYPE_RESET 0x0
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_SP4X4_MODE_SUBTYPE_CAVLC 0
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_SP4X4_MODE_SUBTYPE_CABAC 1

/* union - case default [27:25] */
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_default_UNUSED_BITS 27:25
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_default_UNUSED_SET 0x0e000000
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_default_UNUSED_CLR 0xf1ffffff
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_default_UNUSED_MSB 27
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_default_UNUSED_LSB 25
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_default_UNUSED_RESET 0x0

   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_N_BITS    24:19
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_N_SET     0x01f80000
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_N_CLR     0xfe07ffff
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_N_MSB     24
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_N_LSB     19
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_N_RESET   0x0

   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_VALUE_BITS 18:0
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_VALUE_SET 0x0007ffff
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_VALUE_CLR 0xfff80000
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_VALUE_MSB 18
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_VALUE_LSB 0
   #define VC4VCODEC0_ENC_SG_POSTED_FAST_PUTSYM_VALUE_RESET 0x0

/***************************************************************************
 *ENC_SG_POSTED_PUTSYM - Posted Put Symbol type
 ***************************************************************************/
#define VC4VCODEC0_ENC_SG_POSTED_PUTSYM                   HW_REGISTER_RW( 0x7f500e30 )
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_MASK           0x0000ffff
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_WIDTH          16
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_RESET          0x00000000
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_TYPE_BITS      15:12
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_TYPE_SET       0x0000f000
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_TYPE_CLR       0xffff0fff
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_TYPE_MSB       15
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_TYPE_LSB       12
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_TYPE_RESET     0x0
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_TYPE_NBITS     0
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_TYPE_EXP_GOLOMB 1
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_TYPE_MPEG_INFO 2
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_TYPE_MPEG_COEF 3
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_TYPE_H264_INFO 4
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_TYPE_H264_COEF 5
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_TYPE_SP4X4_MODE 6
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_TYPE_INIT      7
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_TYPE_FLUSH     8
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_TYPE_PAUSE     9

/* union - case EXP_GOLOMB [11:08] */
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_EXP_GOLOMB_SUBTYPE_BITS 11:8
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_EXP_GOLOMB_SUBTYPE_SET 0x00000f00
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_EXP_GOLOMB_SUBTYPE_CLR 0xfffff0ff
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_EXP_GOLOMB_SUBTYPE_MSB 11
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_EXP_GOLOMB_SUBTYPE_LSB 8
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_EXP_GOLOMB_SUBTYPE_RESET 0x0
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_EXP_GOLOMB_SUBTYPE_UNSIGNED 0
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_EXP_GOLOMB_SUBTYPE_SIGNED 1

/* union - case MPEG_INFO [11:08] */
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_MPEG_INFO_SUBTYPE_BITS 11:8
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_MPEG_INFO_SUBTYPE_SET 0x00000f00
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_MPEG_INFO_SUBTYPE_CLR 0xfffff0ff
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_MPEG_INFO_SUBTYPE_MSB 11
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_MPEG_INFO_SUBTYPE_LSB 8
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_MPEG_INFO_SUBTYPE_RESET 0x0
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_MPEG_INFO_SUBTYPE_MBTYPE_IFRAME 0
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_MPEG_INFO_SUBTYPE_MBTYPE_PFRAME 1
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_MPEG_INFO_SUBTYPE_MBTYPE_BFRAME 2
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_MPEG_INFO_SUBTYPE_MBADDR 3
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_MPEG_INFO_SUBTYPE_CBP 4
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_MPEG_INFO_SUBTYPE_MOTION_CODE 5
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_MPEG_INFO_SUBTYPE_DM_VECTOR 6

/* union - case H264_INFO [11:08] */
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_H264_INFO_SUBTYPE_BITS 11:8
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_H264_INFO_SUBTYPE_SET 0x00000f00
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_H264_INFO_SUBTYPE_CLR 0xfffff0ff
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_H264_INFO_SUBTYPE_MSB 11
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_H264_INFO_SUBTYPE_LSB 8
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_H264_INFO_SUBTYPE_RESET 0x0
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_H264_INFO_SUBTYPE_MBTYPE_I 0
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_H264_INFO_SUBTYPE_MBTYPE_P 1
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_H264_INFO_SUBTYPE_MBTYPE_B 2
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_H264_INFO_SUBTYPE_SUB_MBTYPE_P 3
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_H264_INFO_SUBTYPE_SUB_MBTYPE_B 4
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_H264_INFO_SUBTYPE_MVD 5
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_H264_INFO_SUBTYPE_TU 6
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_H264_INFO_SUBTYPE_CBP 7

/* union - case SP4X4_MODE [11:08] */
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_SP4X4_MODE_SUBTYPE_BITS 11:8
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_SP4X4_MODE_SUBTYPE_SET 0x00000f00
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_SP4X4_MODE_SUBTYPE_CLR 0xfffff0ff
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_SP4X4_MODE_SUBTYPE_MSB 11
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_SP4X4_MODE_SUBTYPE_LSB 8
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_SP4X4_MODE_SUBTYPE_RESET 0x0
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_SP4X4_MODE_SUBTYPE_CAVLC 0
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_SP4X4_MODE_SUBTYPE_CABAC 1

/* union - case default [11:08] */
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_default_UNUSED_BITS 11:8
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_default_UNUSED_SET 0x00000f00
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_default_UNUSED_CLR 0xfffff0ff
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_default_UNUSED_MSB 11
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_default_UNUSED_LSB 8
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_default_UNUSED_RESET 0x0

   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_N_BITS         7:0
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_N_SET          0x000000ff
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_N_CLR          0xffffff00
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_N_MSB          7
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_N_LSB          0
   #define VC4VCODEC0_ENC_SG_POSTED_PUTSYM_N_RESET        0x0

/***************************************************************************
 *ENC_SG_POSTED_SYMBOL - Posted Symbol value
 ***************************************************************************/
#define VC4VCODEC0_ENC_SG_POSTED_SYMBOL                   HW_REGISTER_RW( 0x7f500e34 )
   #define VC4VCODEC0_ENC_SG_POSTED_SYMBOL_MASK           0x0007ffff
   #define VC4VCODEC0_ENC_SG_POSTED_SYMBOL_WIDTH          19
   #define VC4VCODEC0_ENC_SG_POSTED_SYMBOL_RESET          0x00000000
   #define VC4VCODEC0_ENC_SG_POSTED_SYMBOL_VALUE_BITS     18:0
   #define VC4VCODEC0_ENC_SG_POSTED_SYMBOL_VALUE_SET      0x0007ffff
   #define VC4VCODEC0_ENC_SG_POSTED_SYMBOL_VALUE_CLR      0xfff80000
   #define VC4VCODEC0_ENC_SG_POSTED_SYMBOL_VALUE_MSB      18
   #define VC4VCODEC0_ENC_SG_POSTED_SYMBOL_VALUE_LSB      0
   #define VC4VCODEC0_ENC_SG_POSTED_SYMBOL_VALUE_RESET    0x0

/***************************************************************************
 *ENC_SG_POSTED_DO_RESID - Posted Process residual coefficients
 ***************************************************************************/
#define VC4VCODEC0_ENC_SG_POSTED_DO_RESID                 HW_REGISTER_RW( 0x7f500e38 )
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_MASK         0x0000ff7f
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_WIDTH        16
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_RESET        0x00000000
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_TYPE_BITS    15:14
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_TYPE_SET     0x0000c000
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_TYPE_CLR     0xffff3fff
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_TYPE_MSB     15
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_TYPE_LSB     14
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_TYPE_RESET   0x0
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_TYPE_RESERVED_FOR_MPEG 0
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_TYPE_CAVLC   1
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_TYPE_CABAC   2
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_TYPE_RESERVED_FOR_PCM 3

   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_MB_IS_TOP_BITS 13:13
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_MB_IS_TOP_SET 0x00002000
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_MB_IS_TOP_CLR 0xffffdfff
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_MB_IS_TOP_MSB 13
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_MB_IS_TOP_LSB 13
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_MB_IS_TOP_RESET 0x0

   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_MB_IS_FIELD_BITS 12:12
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_MB_IS_FIELD_SET 0x00001000
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_MB_IS_FIELD_CLR 0xffffefff
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_MB_IS_FIELD_MSB 12
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_MB_IS_FIELD_LSB 12
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_MB_IS_FIELD_RESET 0x0

   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_DOING_MBAFF_BITS 11:11
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_DOING_MBAFF_SET 0x00000800
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_DOING_MBAFF_CLR 0xfffff7ff
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_DOING_MBAFF_MSB 11
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_DOING_MBAFF_LSB 11
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_DOING_MBAFF_RESET 0x0

   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_LEFT_MB_IS_FIELD_BITS 10:10
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_LEFT_MB_IS_FIELD_SET 0x00000400
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_LEFT_MB_IS_FIELD_CLR 0xfffffbff
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_LEFT_MB_IS_FIELD_MSB 10
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_LEFT_MB_IS_FIELD_LSB 10
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_LEFT_MB_IS_FIELD_RESET 0x0

   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_TOP_AVAILABLE_BITS 9:9
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_TOP_AVAILABLE_SET 0x00000200
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_TOP_AVAILABLE_CLR 0xfffffdff
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_TOP_AVAILABLE_MSB 9
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_TOP_AVAILABLE_LSB 9
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_TOP_AVAILABLE_RESET 0x0

   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_LEFT_AVAILABLE_BITS 8:8
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_LEFT_AVAILABLE_SET 0x00000100
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_LEFT_AVAILABLE_CLR 0xfffffeff
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_LEFT_AVAILABLE_MSB 8
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_LEFT_AVAILABLE_LSB 8
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_LEFT_AVAILABLE_RESET 0x0

   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_I16_BITS     6:6
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_I16_SET      0x00000040
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_I16_CLR      0xffffffbf
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_I16_MSB      6
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_I16_LSB      6
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_I16_RESET    0x0

   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_CBP_BITS     5:0
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_CBP_SET      0x0000003f
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_CBP_CLR      0xffffffc0
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_CBP_MSB      5
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_CBP_LSB      0
   #define VC4VCODEC0_ENC_SG_POSTED_DO_RESID_CBP_RESET    0x0

/***************************************************************************
 *ENC_SG_POSTED_TOP_CTX - Posted CAVLC Top context
 ***************************************************************************/
#define VC4VCODEC0_ENC_SG_POSTED_TOP_CTX                  HW_REGISTER_RW( 0x7f500e3c )
   #define VC4VCODEC0_ENC_SG_POSTED_TOP_CTX_MASK          0xffffffff
   #define VC4VCODEC0_ENC_SG_POSTED_TOP_CTX_WIDTH         32
   #define VC4VCODEC0_ENC_SG_POSTED_TOP_CTX_RESET         0x00000000
   #define VC4VCODEC0_ENC_SG_POSTED_TOP_CTX_CTX_BITS      31:0
   #define VC4VCODEC0_ENC_SG_POSTED_TOP_CTX_CTX_SET       0xffffffff
   #define VC4VCODEC0_ENC_SG_POSTED_TOP_CTX_CTX_CLR       0x00000000
   #define VC4VCODEC0_ENC_SG_POSTED_TOP_CTX_CTX_MSB       31
   #define VC4VCODEC0_ENC_SG_POSTED_TOP_CTX_CTX_LSB       0
   #define VC4VCODEC0_ENC_SG_POSTED_TOP_CTX_CTX_RESET     0x0

/***************************************************************************
 *ENC_SG_TOP_CTX_FIFO - CAVLC Top context FIFO
 ***************************************************************************/
#define VC4VCODEC0_ENC_SG_TOP_CTX_FIFO                    HW_REGISTER_RO( 0x7f500e40 )
   #define VC4VCODEC0_ENC_SG_TOP_CTX_FIFO_MASK            0xffffffff
   #define VC4VCODEC0_ENC_SG_TOP_CTX_FIFO_WIDTH           32
   #define VC4VCODEC0_ENC_SG_TOP_CTX_FIFO_RESET           0x00000000
   #define VC4VCODEC0_ENC_SG_TOP_CTX_FIFO_CTX_BITS        31:0
   #define VC4VCODEC0_ENC_SG_TOP_CTX_FIFO_CTX_SET         0xffffffff
   #define VC4VCODEC0_ENC_SG_TOP_CTX_FIFO_CTX_CLR         0x00000000
   #define VC4VCODEC0_ENC_SG_TOP_CTX_FIFO_CTX_MSB         31
   #define VC4VCODEC0_ENC_SG_TOP_CTX_FIFO_CTX_LSB         0
   #define VC4VCODEC0_ENC_SG_TOP_CTX_FIFO_CTX_RESET       0x0

/***************************************************************************
 *ENC_SG_STATUS - Entropy Status
 ***************************************************************************/
#define VC4VCODEC0_ENC_SG_STATUS                          HW_REGISTER_RW( 0x7f500e44 )
   #define VC4VCODEC0_ENC_SG_STATUS_MASK                  0x0000003f
   #define VC4VCODEC0_ENC_SG_STATUS_WIDTH                 6
   #define VC4VCODEC0_ENC_SG_STATUS_RESET                 0x00000022
   #define VC4VCODEC0_ENC_SG_STATUS_BUFF_ENABLE_BITS      5:5
   #define VC4VCODEC0_ENC_SG_STATUS_BUFF_ENABLE_SET       0x00000020
   #define VC4VCODEC0_ENC_SG_STATUS_BUFF_ENABLE_CLR       0xffffffdf
   #define VC4VCODEC0_ENC_SG_STATUS_BUFF_ENABLE_MSB       5
   #define VC4VCODEC0_ENC_SG_STATUS_BUFF_ENABLE_LSB       5
   #define VC4VCODEC0_ENC_SG_STATUS_BUFF_ENABLE_RESET     0x1

   #define VC4VCODEC0_ENC_SG_STATUS_SD_REQ_BITS           4:4
   #define VC4VCODEC0_ENC_SG_STATUS_SD_REQ_SET            0x00000010
   #define VC4VCODEC0_ENC_SG_STATUS_SD_REQ_CLR            0xffffffef
   #define VC4VCODEC0_ENC_SG_STATUS_SD_REQ_MSB            4
   #define VC4VCODEC0_ENC_SG_STATUS_SD_REQ_LSB            4
   #define VC4VCODEC0_ENC_SG_STATUS_SD_REQ_RESET          0x0

   #define VC4VCODEC0_ENC_SG_STATUS_BUFF_PAUSE_BITS       3:3
   #define VC4VCODEC0_ENC_SG_STATUS_BUFF_PAUSE_SET        0x00000008
   #define VC4VCODEC0_ENC_SG_STATUS_BUFF_PAUSE_CLR        0xfffffff7
   #define VC4VCODEC0_ENC_SG_STATUS_BUFF_PAUSE_MSB        3
   #define VC4VCODEC0_ENC_SG_STATUS_BUFF_PAUSE_LSB        3
   #define VC4VCODEC0_ENC_SG_STATUS_BUFF_PAUSE_RESET      0x0

   #define VC4VCODEC0_ENC_SG_STATUS_SG2_FIFO_SELECTED_FULL_BITS 2:2
   #define VC4VCODEC0_ENC_SG_STATUS_SG2_FIFO_SELECTED_FULL_SET 0x00000004
   #define VC4VCODEC0_ENC_SG_STATUS_SG2_FIFO_SELECTED_FULL_CLR 0xfffffffb
   #define VC4VCODEC0_ENC_SG_STATUS_SG2_FIFO_SELECTED_FULL_MSB 2
   #define VC4VCODEC0_ENC_SG_STATUS_SG2_FIFO_SELECTED_FULL_LSB 2
   #define VC4VCODEC0_ENC_SG_STATUS_SG2_FIFO_SELECTED_FULL_RESET 0x0

   #define VC4VCODEC0_ENC_SG_STATUS_BUFF_NOT_READY_BITS   1:1
   #define VC4VCODEC0_ENC_SG_STATUS_BUFF_NOT_READY_SET    0x00000002
   #define VC4VCODEC0_ENC_SG_STATUS_BUFF_NOT_READY_CLR    0xfffffffd
   #define VC4VCODEC0_ENC_SG_STATUS_BUFF_NOT_READY_MSB    1
   #define VC4VCODEC0_ENC_SG_STATUS_BUFF_NOT_READY_LSB    1
   #define VC4VCODEC0_ENC_SG_STATUS_BUFF_NOT_READY_RESET  0x1

   #define VC4VCODEC0_ENC_SG_STATUS_BUFF_CLOSE_BITS       0:0
   #define VC4VCODEC0_ENC_SG_STATUS_BUFF_CLOSE_SET        0x00000001
   #define VC4VCODEC0_ENC_SG_STATUS_BUFF_CLOSE_CLR        0xfffffffe
   #define VC4VCODEC0_ENC_SG_STATUS_BUFF_CLOSE_MSB        0
   #define VC4VCODEC0_ENC_SG_STATUS_BUFF_CLOSE_LSB        0
   #define VC4VCODEC0_ENC_SG_STATUS_BUFF_CLOSE_RESET      0x0

/***************************************************************************
 *ENC_SG_DBUFF_HEAD_HI - Symbol Generator Internal State
 ***************************************************************************/
#define VC4VCODEC0_ENC_SG_DBUFF_HEAD_HI                   HW_REGISTER_RW( 0x7f500e4c )
   #define VC4VCODEC0_ENC_SG_DBUFF_HEAD_HI_MASK           0xffffffff
   #define VC4VCODEC0_ENC_SG_DBUFF_HEAD_HI_WIDTH          32
   #define VC4VCODEC0_ENC_SG_DBUFF_HEAD_HI_RESET          0x00000000
   #define VC4VCODEC0_ENC_SG_DBUFF_HEAD_HI_DATA_BITS      31:0
   #define VC4VCODEC0_ENC_SG_DBUFF_HEAD_HI_DATA_SET       0xffffffff
   #define VC4VCODEC0_ENC_SG_DBUFF_HEAD_HI_DATA_CLR       0x00000000
   #define VC4VCODEC0_ENC_SG_DBUFF_HEAD_HI_DATA_MSB       31
   #define VC4VCODEC0_ENC_SG_DBUFF_HEAD_HI_DATA_LSB       0
   #define VC4VCODEC0_ENC_SG_DBUFF_HEAD_HI_DATA_RESET     0x0

/***************************************************************************
 *ENC_SG_DBUFF_HEAD_LO - Symbol Generator Internal State
 ***************************************************************************/
#define VC4VCODEC0_ENC_SG_DBUFF_HEAD_LO                   HW_REGISTER_RW( 0x7f500e50 )
   #define VC4VCODEC0_ENC_SG_DBUFF_HEAD_LO_MASK           0xffffffff
   #define VC4VCODEC0_ENC_SG_DBUFF_HEAD_LO_WIDTH          32
   #define VC4VCODEC0_ENC_SG_DBUFF_HEAD_LO_RESET          0x00000000
   #define VC4VCODEC0_ENC_SG_DBUFF_HEAD_LO_DATA_BITS      31:0
   #define VC4VCODEC0_ENC_SG_DBUFF_HEAD_LO_DATA_SET       0xffffffff
   #define VC4VCODEC0_ENC_SG_DBUFF_HEAD_LO_DATA_CLR       0x00000000
   #define VC4VCODEC0_ENC_SG_DBUFF_HEAD_LO_DATA_MSB       31
   #define VC4VCODEC0_ENC_SG_DBUFF_HEAD_LO_DATA_LSB       0
   #define VC4VCODEC0_ENC_SG_DBUFF_HEAD_LO_DATA_RESET     0x0

/***************************************************************************
 *ENC_SG_DBUFF_BITS_VALID - Symbol Generator Internal State
 ***************************************************************************/
#define VC4VCODEC0_ENC_SG_DBUFF_BITS_VALID                HW_REGISTER_RW( 0x7f500e54 )
   #define VC4VCODEC0_ENC_SG_DBUFF_BITS_VALID_MASK        0x0000003f
   #define VC4VCODEC0_ENC_SG_DBUFF_BITS_VALID_WIDTH       6
   #define VC4VCODEC0_ENC_SG_DBUFF_BITS_VALID_RESET       0x00000000
   #define VC4VCODEC0_ENC_SG_DBUFF_BITS_VALID_COUNT_BITS  5:0
   #define VC4VCODEC0_ENC_SG_DBUFF_BITS_VALID_COUNT_SET   0x0000003f
   #define VC4VCODEC0_ENC_SG_DBUFF_BITS_VALID_COUNT_CLR   0xffffffc0
   #define VC4VCODEC0_ENC_SG_DBUFF_BITS_VALID_COUNT_MSB   5
   #define VC4VCODEC0_ENC_SG_DBUFF_BITS_VALID_COUNT_LSB   0
   #define VC4VCODEC0_ENC_SG_DBUFF_BITS_VALID_COUNT_RESET 0x0

/***************************************************************************
 *TOPCTL_GCKENAA - Module level clock enables for decoder
 ***************************************************************************/
#define VC4VCODEC0_TOPCTL_GCKENAA                         HW_REGISTER_RW( 0x7f500e80 )
   #define VC4VCODEC0_TOPCTL_GCKENAA_MASK                 0x1fffffff
   #define VC4VCODEC0_TOPCTL_GCKENAA_WIDTH                29
   #define VC4VCODEC0_TOPCTL_GCKENAA_RESET                0x1fffffff
   #define VC4VCODEC0_TOPCTL_GCKENAA_MCIN_BITS            28:28
   #define VC4VCODEC0_TOPCTL_GCKENAA_MCIN_SET             0x10000000
   #define VC4VCODEC0_TOPCTL_GCKENAA_MCIN_CLR             0xefffffff
   #define VC4VCODEC0_TOPCTL_GCKENAA_MCIN_MSB             28
   #define VC4VCODEC0_TOPCTL_GCKENAA_MCIN_LSB             28
   #define VC4VCODEC0_TOPCTL_GCKENAA_MCIN_RESET           0x1

   #define VC4VCODEC0_TOPCTL_GCKENAA_VDF2VDB_BITS         27:27
   #define VC4VCODEC0_TOPCTL_GCKENAA_VDF2VDB_SET          0x08000000
   #define VC4VCODEC0_TOPCTL_GCKENAA_VDF2VDB_CLR          0xf7ffffff
   #define VC4VCODEC0_TOPCTL_GCKENAA_VDF2VDB_MSB          27
   #define VC4VCODEC0_TOPCTL_GCKENAA_VDF2VDB_LSB          27
   #define VC4VCODEC0_TOPCTL_GCKENAA_VDF2VDB_RESET        0x1

   #define VC4VCODEC0_TOPCTL_GCKENAA_PP_BITS              26:26
   #define VC4VCODEC0_TOPCTL_GCKENAA_PP_SET               0x04000000
   #define VC4VCODEC0_TOPCTL_GCKENAA_PP_CLR               0xfbffffff
   #define VC4VCODEC0_TOPCTL_GCKENAA_PP_MSB               26
   #define VC4VCODEC0_TOPCTL_GCKENAA_PP_LSB               26
   #define VC4VCODEC0_TOPCTL_GCKENAA_PP_RESET             0x1

   #define VC4VCODEC0_TOPCTL_GCKENAA_STR_BITS             25:18
   #define VC4VCODEC0_TOPCTL_GCKENAA_STR_SET              0x03fc0000
   #define VC4VCODEC0_TOPCTL_GCKENAA_STR_CLR              0xfc03ffff
   #define VC4VCODEC0_TOPCTL_GCKENAA_STR_MSB              25
   #define VC4VCODEC0_TOPCTL_GCKENAA_STR_LSB              18
   #define VC4VCODEC0_TOPCTL_GCKENAA_STR_RESET            0xff

   #define VC4VCODEC0_TOPCTL_GCKENAA_IXVC1_BITS           17:17
   #define VC4VCODEC0_TOPCTL_GCKENAA_IXVC1_SET            0x00020000
   #define VC4VCODEC0_TOPCTL_GCKENAA_IXVC1_CLR            0xfffdffff
   #define VC4VCODEC0_TOPCTL_GCKENAA_IXVC1_MSB            17
   #define VC4VCODEC0_TOPCTL_GCKENAA_IXVC1_LSB            17
   #define VC4VCODEC0_TOPCTL_GCKENAA_IXVC1_RESET          0x1

   #define VC4VCODEC0_TOPCTL_GCKENAA_IXMP4_BITS           16:16
   #define VC4VCODEC0_TOPCTL_GCKENAA_IXMP4_SET            0x00010000
   #define VC4VCODEC0_TOPCTL_GCKENAA_IXMP4_CLR            0xfffeffff
   #define VC4VCODEC0_TOPCTL_GCKENAA_IXMP4_MSB            16
   #define VC4VCODEC0_TOPCTL_GCKENAA_IXMP4_LSB            16
   #define VC4VCODEC0_TOPCTL_GCKENAA_IXMP4_RESET          0x1

   #define VC4VCODEC0_TOPCTL_GCKENAA_IXDCT_BITS           15:15
   #define VC4VCODEC0_TOPCTL_GCKENAA_IXDCT_SET            0x00008000
   #define VC4VCODEC0_TOPCTL_GCKENAA_IXDCT_CLR            0xffff7fff
   #define VC4VCODEC0_TOPCTL_GCKENAA_IXDCT_MSB            15
   #define VC4VCODEC0_TOPCTL_GCKENAA_IXDCT_LSB            15
   #define VC4VCODEC0_TOPCTL_GCKENAA_IXDCT_RESET          0x1

   #define VC4VCODEC0_TOPCTL_GCKENAA_IX264_BITS           14:14
   #define VC4VCODEC0_TOPCTL_GCKENAA_IX264_SET            0x00004000
   #define VC4VCODEC0_TOPCTL_GCKENAA_IX264_CLR            0xffffbfff
   #define VC4VCODEC0_TOPCTL_GCKENAA_IX264_MSB            14
   #define VC4VCODEC0_TOPCTL_GCKENAA_IX264_LSB            14
   #define VC4VCODEC0_TOPCTL_GCKENAA_IX264_RESET          0x1

   #define VC4VCODEC0_TOPCTL_GCKENAA_MCVC1_BITS           13:13
   #define VC4VCODEC0_TOPCTL_GCKENAA_MCVC1_SET            0x00002000
   #define VC4VCODEC0_TOPCTL_GCKENAA_MCVC1_CLR            0xffffdfff
   #define VC4VCODEC0_TOPCTL_GCKENAA_MCVC1_MSB            13
   #define VC4VCODEC0_TOPCTL_GCKENAA_MCVC1_LSB            13
   #define VC4VCODEC0_TOPCTL_GCKENAA_MCVC1_RESET          0x1

   #define VC4VCODEC0_TOPCTL_GCKENAA_MC264_BITS           12:12
   #define VC4VCODEC0_TOPCTL_GCKENAA_MC264_SET            0x00001000
   #define VC4VCODEC0_TOPCTL_GCKENAA_MC264_CLR            0xffffefff
   #define VC4VCODEC0_TOPCTL_GCKENAA_MC264_MSB            12
   #define VC4VCODEC0_TOPCTL_GCKENAA_MC264_LSB            12
   #define VC4VCODEC0_TOPCTL_GCKENAA_MC264_RESET          0x1

   #define VC4VCODEC0_TOPCTL_GCKENAA_OL_BITS              11:11
   #define VC4VCODEC0_TOPCTL_GCKENAA_OL_SET               0x00000800
   #define VC4VCODEC0_TOPCTL_GCKENAA_OL_CLR               0xfffff7ff
   #define VC4VCODEC0_TOPCTL_GCKENAA_OL_MSB               11
   #define VC4VCODEC0_TOPCTL_GCKENAA_OL_LSB               11
   #define VC4VCODEC0_TOPCTL_GCKENAA_OL_RESET             0x1

   #define VC4VCODEC0_TOPCTL_GCKENAA_IL_BITS              10:10
   #define VC4VCODEC0_TOPCTL_GCKENAA_IL_SET               0x00000400
   #define VC4VCODEC0_TOPCTL_GCKENAA_IL_CLR               0xfffffbff
   #define VC4VCODEC0_TOPCTL_GCKENAA_IL_MSB               10
   #define VC4VCODEC0_TOPCTL_GCKENAA_IL_LSB               10
   #define VC4VCODEC0_TOPCTL_GCKENAA_IL_RESET             0x1

   #define VC4VCODEC0_TOPCTL_GCKENAA_RVC_BITS             9:9
   #define VC4VCODEC0_TOPCTL_GCKENAA_RVC_SET              0x00000200
   #define VC4VCODEC0_TOPCTL_GCKENAA_RVC_CLR              0xfffffdff
   #define VC4VCODEC0_TOPCTL_GCKENAA_RVC_MSB              9
   #define VC4VCODEC0_TOPCTL_GCKENAA_RVC_LSB              9
   #define VC4VCODEC0_TOPCTL_GCKENAA_RVC_RESET            0x1

   #define VC4VCODEC0_TOPCTL_GCKENAA_MVD_BITS             8:8
   #define VC4VCODEC0_TOPCTL_GCKENAA_MVD_SET              0x00000100
   #define VC4VCODEC0_TOPCTL_GCKENAA_MVD_CLR              0xfffffeff
   #define VC4VCODEC0_TOPCTL_GCKENAA_MVD_MSB              8
   #define VC4VCODEC0_TOPCTL_GCKENAA_MVD_LSB              8
   #define VC4VCODEC0_TOPCTL_GCKENAA_MVD_RESET            0x1

   #define VC4VCODEC0_TOPCTL_GCKENAA_DBLK_BITS            7:7
   #define VC4VCODEC0_TOPCTL_GCKENAA_DBLK_SET             0x00000080
   #define VC4VCODEC0_TOPCTL_GCKENAA_DBLK_CLR             0xffffff7f
   #define VC4VCODEC0_TOPCTL_GCKENAA_DBLK_MSB             7
   #define VC4VCODEC0_TOPCTL_GCKENAA_DBLK_LSB             7
   #define VC4VCODEC0_TOPCTL_GCKENAA_DBLK_RESET           0x1

   #define VC4VCODEC0_TOPCTL_GCKENAA_VDB_BITS             6:6
   #define VC4VCODEC0_TOPCTL_GCKENAA_VDB_SET              0x00000040
   #define VC4VCODEC0_TOPCTL_GCKENAA_VDB_CLR              0xffffffbf
   #define VC4VCODEC0_TOPCTL_GCKENAA_VDB_MSB              6
   #define VC4VCODEC0_TOPCTL_GCKENAA_VDB_LSB              6
   #define VC4VCODEC0_TOPCTL_GCKENAA_VDB_RESET            0x1

   #define VC4VCODEC0_TOPCTL_GCKENAA_VDF_BITS             5:5
   #define VC4VCODEC0_TOPCTL_GCKENAA_VDF_SET              0x00000020
   #define VC4VCODEC0_TOPCTL_GCKENAA_VDF_CLR              0xffffffdf
   #define VC4VCODEC0_TOPCTL_GCKENAA_VDF_MSB              5
   #define VC4VCODEC0_TOPCTL_GCKENAA_VDF_LSB              5
   #define VC4VCODEC0_TOPCTL_GCKENAA_VDF_RESET            0x1

   #define VC4VCODEC0_TOPCTL_GCKENAA_CABAC_BITS           4:4
   #define VC4VCODEC0_TOPCTL_GCKENAA_CABAC_SET            0x00000010
   #define VC4VCODEC0_TOPCTL_GCKENAA_CABAC_CLR            0xffffffef
   #define VC4VCODEC0_TOPCTL_GCKENAA_CABAC_MSB            4
   #define VC4VCODEC0_TOPCTL_GCKENAA_CABAC_LSB            4
   #define VC4VCODEC0_TOPCTL_GCKENAA_CABAC_RESET          0x1

   #define VC4VCODEC0_TOPCTL_GCKENAA_CME_BITS             3:3
   #define VC4VCODEC0_TOPCTL_GCKENAA_CME_SET              0x00000008
   #define VC4VCODEC0_TOPCTL_GCKENAA_CME_CLR              0xfffffff7
   #define VC4VCODEC0_TOPCTL_GCKENAA_CME_MSB              3
   #define VC4VCODEC0_TOPCTL_GCKENAA_CME_LSB              3
   #define VC4VCODEC0_TOPCTL_GCKENAA_CME_RESET            0x1

   #define VC4VCODEC0_TOPCTL_GCKENAA_MP4A_BITS            2:2
   #define VC4VCODEC0_TOPCTL_GCKENAA_MP4A_SET             0x00000004
   #define VC4VCODEC0_TOPCTL_GCKENAA_MP4A_CLR             0xfffffffb
   #define VC4VCODEC0_TOPCTL_GCKENAA_MP4A_MSB             2
   #define VC4VCODEC0_TOPCTL_GCKENAA_MP4A_LSB             2
   #define VC4VCODEC0_TOPCTL_GCKENAA_MP4A_RESET           0x1

   #define VC4VCODEC0_TOPCTL_GCKENAA_CIN_BITS             1:1
   #define VC4VCODEC0_TOPCTL_GCKENAA_CIN_SET              0x00000002
   #define VC4VCODEC0_TOPCTL_GCKENAA_CIN_CLR              0xfffffffd
   #define VC4VCODEC0_TOPCTL_GCKENAA_CIN_MSB              1
   #define VC4VCODEC0_TOPCTL_GCKENAA_CIN_LSB              1
   #define VC4VCODEC0_TOPCTL_GCKENAA_CIN_RESET            0x1

   #define VC4VCODEC0_TOPCTL_GCKENAA_IS_BITS              0:0
   #define VC4VCODEC0_TOPCTL_GCKENAA_IS_SET               0x00000001
   #define VC4VCODEC0_TOPCTL_GCKENAA_IS_CLR               0xfffffffe
   #define VC4VCODEC0_TOPCTL_GCKENAA_IS_MSB               0
   #define VC4VCODEC0_TOPCTL_GCKENAA_IS_LSB               0
   #define VC4VCODEC0_TOPCTL_GCKENAA_IS_RESET             0x1

/***************************************************************************
 *TOPCTL_GCKENAB - Module level clock enables for encoder
 ***************************************************************************/
#define VC4VCODEC0_TOPCTL_GCKENAB                         HW_REGISTER_RW( 0x7f500e84 )
   #define VC4VCODEC0_TOPCTL_GCKENAB_MASK                 0x00000ffe
   #define VC4VCODEC0_TOPCTL_GCKENAB_WIDTH                12
   #define VC4VCODEC0_TOPCTL_GCKENAB_RESET                0x00000ffe
   #define VC4VCODEC0_TOPCTL_GCKENAB_I16X16_BITS          11:11
   #define VC4VCODEC0_TOPCTL_GCKENAB_I16X16_SET           0x00000800
   #define VC4VCODEC0_TOPCTL_GCKENAB_I16X16_CLR           0xfffff7ff
   #define VC4VCODEC0_TOPCTL_GCKENAB_I16X16_MSB           11
   #define VC4VCODEC0_TOPCTL_GCKENAB_I16X16_LSB           11
   #define VC4VCODEC0_TOPCTL_GCKENAB_I16X16_RESET         0x1

   #define VC4VCODEC0_TOPCTL_GCKENAB_I8X8_BITS            10:10
   #define VC4VCODEC0_TOPCTL_GCKENAB_I8X8_SET             0x00000400
   #define VC4VCODEC0_TOPCTL_GCKENAB_I8X8_CLR             0xfffffbff
   #define VC4VCODEC0_TOPCTL_GCKENAB_I8X8_MSB             10
   #define VC4VCODEC0_TOPCTL_GCKENAB_I8X8_LSB             10
   #define VC4VCODEC0_TOPCTL_GCKENAB_I8X8_RESET           0x1

   #define VC4VCODEC0_TOPCTL_GCKENAB_I4X4_BITS            9:9
   #define VC4VCODEC0_TOPCTL_GCKENAB_I4X4_SET             0x00000200
   #define VC4VCODEC0_TOPCTL_GCKENAB_I4X4_CLR             0xfffffdff
   #define VC4VCODEC0_TOPCTL_GCKENAB_I4X4_MSB             9
   #define VC4VCODEC0_TOPCTL_GCKENAB_I4X4_LSB             9
   #define VC4VCODEC0_TOPCTL_GCKENAB_I4X4_RESET           0x1

   #define VC4VCODEC0_TOPCTL_GCKENAB_XFORM_BITS           8:8
   #define VC4VCODEC0_TOPCTL_GCKENAB_XFORM_SET            0x00000100
   #define VC4VCODEC0_TOPCTL_GCKENAB_XFORM_CLR            0xfffffeff
   #define VC4VCODEC0_TOPCTL_GCKENAB_XFORM_MSB            8
   #define VC4VCODEC0_TOPCTL_GCKENAB_XFORM_LSB            8
   #define VC4VCODEC0_TOPCTL_GCKENAB_XFORM_RESET          0x1

   #define VC4VCODEC0_TOPCTL_GCKENAB_FREXT_BITS           7:7
   #define VC4VCODEC0_TOPCTL_GCKENAB_FREXT_SET            0x00000080
   #define VC4VCODEC0_TOPCTL_GCKENAB_FREXT_CLR            0xffffff7f
   #define VC4VCODEC0_TOPCTL_GCKENAB_FREXT_MSB            7
   #define VC4VCODEC0_TOPCTL_GCKENAB_FREXT_LSB            7
   #define VC4VCODEC0_TOPCTL_GCKENAB_FREXT_RESET          0x1

   #define VC4VCODEC0_TOPCTL_GCKENAB_MID_ENC_BITS         6:6
   #define VC4VCODEC0_TOPCTL_GCKENAB_MID_ENC_SET          0x00000040
   #define VC4VCODEC0_TOPCTL_GCKENAB_MID_ENC_CLR          0xffffffbf
   #define VC4VCODEC0_TOPCTL_GCKENAB_MID_ENC_MSB          6
   #define VC4VCODEC0_TOPCTL_GCKENAB_MID_ENC_LSB          6
   #define VC4VCODEC0_TOPCTL_GCKENAB_MID_ENC_RESET        0x1

   #define VC4VCODEC0_TOPCTL_GCKENAB_ENTROPY_BITS         5:5
   #define VC4VCODEC0_TOPCTL_GCKENAB_ENTROPY_SET          0x00000020
   #define VC4VCODEC0_TOPCTL_GCKENAB_ENTROPY_CLR          0xffffffdf
   #define VC4VCODEC0_TOPCTL_GCKENAB_ENTROPY_MSB          5
   #define VC4VCODEC0_TOPCTL_GCKENAB_ENTROPY_LSB          5
   #define VC4VCODEC0_TOPCTL_GCKENAB_ENTROPY_RESET        0x1

   #define VC4VCODEC0_TOPCTL_GCKENAB_MC_BITS              4:4
   #define VC4VCODEC0_TOPCTL_GCKENAB_MC_SET               0x00000010
   #define VC4VCODEC0_TOPCTL_GCKENAB_MC_CLR               0xffffffef
   #define VC4VCODEC0_TOPCTL_GCKENAB_MC_MSB               4
   #define VC4VCODEC0_TOPCTL_GCKENAB_MC_LSB               4
   #define VC4VCODEC0_TOPCTL_GCKENAB_MC_RESET             0x1

   #define VC4VCODEC0_TOPCTL_GCKENAB_MVP_BITS             3:3
   #define VC4VCODEC0_TOPCTL_GCKENAB_MVP_SET              0x00000008
   #define VC4VCODEC0_TOPCTL_GCKENAB_MVP_CLR              0xfffffff7
   #define VC4VCODEC0_TOPCTL_GCKENAB_MVP_MSB              3
   #define VC4VCODEC0_TOPCTL_GCKENAB_MVP_LSB              3
   #define VC4VCODEC0_TOPCTL_GCKENAB_MVP_RESET            0x1

   #define VC4VCODEC0_TOPCTL_GCKENAB_MEB_BITS             2:2
   #define VC4VCODEC0_TOPCTL_GCKENAB_MEB_SET              0x00000004
   #define VC4VCODEC0_TOPCTL_GCKENAB_MEB_CLR              0xfffffffb
   #define VC4VCODEC0_TOPCTL_GCKENAB_MEB_MSB              2
   #define VC4VCODEC0_TOPCTL_GCKENAB_MEB_LSB              2
   #define VC4VCODEC0_TOPCTL_GCKENAB_MEB_RESET            0x1

   #define VC4VCODEC0_TOPCTL_GCKENAB_FME_BITS             1:1
   #define VC4VCODEC0_TOPCTL_GCKENAB_FME_SET              0x00000002
   #define VC4VCODEC0_TOPCTL_GCKENAB_FME_CLR              0xfffffffd
   #define VC4VCODEC0_TOPCTL_GCKENAB_FME_MSB              1
   #define VC4VCODEC0_TOPCTL_GCKENAB_FME_LSB              1
   #define VC4VCODEC0_TOPCTL_GCKENAB_FME_RESET            0x1

/***************************************************************************
 *MMIU_AXI_SETUP_ADDR - Module level AXI arbiter setup
 ***************************************************************************/
#define VC4VCODEC0_MMIU_AXI_SETUP_ADDR                    HW_REGISTER_RW( 0x7f500e88 )
   #define VC4VCODEC0_MMIU_AXI_SETUP_ADDR_MASK            0xffffffff
   #define VC4VCODEC0_MMIU_AXI_SETUP_ADDR_WIDTH           32
   #define VC4VCODEC0_MMIU_AXI_SETUP_ADDR_RESET           0x00000000
   #define VC4VCODEC0_MMIU_AXI_SETUP_ADDR_AXI_ARBITER_PRIORITY_BITS 31:16
   #define VC4VCODEC0_MMIU_AXI_SETUP_ADDR_AXI_ARBITER_PRIORITY_SET 0xffff0000
   #define VC4VCODEC0_MMIU_AXI_SETUP_ADDR_AXI_ARBITER_PRIORITY_CLR 0x0000ffff
   #define VC4VCODEC0_MMIU_AXI_SETUP_ADDR_AXI_ARBITER_PRIORITY_MSB 31
   #define VC4VCODEC0_MMIU_AXI_SETUP_ADDR_AXI_ARBITER_PRIORITY_LSB 16
   #define VC4VCODEC0_MMIU_AXI_SETUP_ADDR_AXI_ARBITER_PRIORITY_RESET 0x0

   #define VC4VCODEC0_MMIU_AXI_SETUP_ADDR_AXI_ARBITER_CONTROL_BITS 15:0
   #define VC4VCODEC0_MMIU_AXI_SETUP_ADDR_AXI_ARBITER_CONTROL_SET 0x0000ffff
   #define VC4VCODEC0_MMIU_AXI_SETUP_ADDR_AXI_ARBITER_CONTROL_CLR 0xffff0000
   #define VC4VCODEC0_MMIU_AXI_SETUP_ADDR_AXI_ARBITER_CONTROL_MSB 15
   #define VC4VCODEC0_MMIU_AXI_SETUP_ADDR_AXI_ARBITER_CONTROL_LSB 0
   #define VC4VCODEC0_MMIU_AXI_SETUP_ADDR_AXI_ARBITER_CONTROL_RESET 0x0

/***************************************************************************
 *ENC_XFM_RN_MBADDR - Reconstruction position
 ***************************************************************************/
#define VC4VCODEC0_ENC_XFM_RN_MBADDR                      HW_REGISTER_RW( 0x7f503000 )
   #define VC4VCODEC0_ENC_XFM_RN_MBADDR_MASK              0x0000007f
   #define VC4VCODEC0_ENC_XFM_RN_MBADDR_WIDTH             7
   #define VC4VCODEC0_ENC_XFM_RN_MBADDR_RESET             0x00000000
   #define VC4VCODEC0_ENC_XFM_RN_MBADDR_XPOS_BITS         6:0
   #define VC4VCODEC0_ENC_XFM_RN_MBADDR_XPOS_SET          0x0000007f
   #define VC4VCODEC0_ENC_XFM_RN_MBADDR_XPOS_CLR          0xffffff80
   #define VC4VCODEC0_ENC_XFM_RN_MBADDR_XPOS_MSB          6
   #define VC4VCODEC0_ENC_XFM_RN_MBADDR_XPOS_LSB          0
   #define VC4VCODEC0_ENC_XFM_RN_MBADDR_XPOS_RESET        0x0

/***************************************************************************
 *ENC_XFM_RN_DONE - Reconstruction status
 ***************************************************************************/
#define VC4VCODEC0_ENC_XFM_RN_DONE                        HW_REGISTER_RO( 0x7f503004 )
   #define VC4VCODEC0_ENC_XFM_RN_DONE_MASK                0x00000001
   #define VC4VCODEC0_ENC_XFM_RN_DONE_WIDTH               1
   #define VC4VCODEC0_ENC_XFM_RN_DONE_RESET               0x00000000
   #define VC4VCODEC0_ENC_XFM_RN_DONE_DONE_BITS           0:0
   #define VC4VCODEC0_ENC_XFM_RN_DONE_DONE_SET            0x00000001
   #define VC4VCODEC0_ENC_XFM_RN_DONE_DONE_CLR            0xfffffffe
   #define VC4VCODEC0_ENC_XFM_RN_DONE_DONE_MSB            0
   #define VC4VCODEC0_ENC_XFM_RN_DONE_DONE_LSB            0
   #define VC4VCODEC0_ENC_XFM_RN_DONE_DONE_RESET          0x0

/***************************************************************************
 *ENC_SP_START - Spatial Predictor Control and Status
 ***************************************************************************/
#define VC4VCODEC0_ENC_SP_START                           HW_REGISTER_RW( 0x7f504000 )
   #define VC4VCODEC0_ENC_SP_START_MASK                   0x00000007
   #define VC4VCODEC0_ENC_SP_START_WIDTH                  3
   #define VC4VCODEC0_ENC_SP_START_RESET                  0x00000000
   #define VC4VCODEC0_ENC_SP_START_START8X8_BITS          2:2
   #define VC4VCODEC0_ENC_SP_START_START8X8_SET           0x00000004
   #define VC4VCODEC0_ENC_SP_START_START8X8_CLR           0xfffffffb
   #define VC4VCODEC0_ENC_SP_START_START8X8_MSB           2
   #define VC4VCODEC0_ENC_SP_START_START8X8_LSB           2
   #define VC4VCODEC0_ENC_SP_START_START8X8_RESET         0x0

   #define VC4VCODEC0_ENC_SP_START_START16X16_BITS        1:1
   #define VC4VCODEC0_ENC_SP_START_START16X16_SET         0x00000002
   #define VC4VCODEC0_ENC_SP_START_START16X16_CLR         0xfffffffd
   #define VC4VCODEC0_ENC_SP_START_START16X16_MSB         1
   #define VC4VCODEC0_ENC_SP_START_START16X16_LSB         1
   #define VC4VCODEC0_ENC_SP_START_START16X16_RESET       0x0

   #define VC4VCODEC0_ENC_SP_START_START4X4_BITS          0:0
   #define VC4VCODEC0_ENC_SP_START_START4X4_SET           0x00000001
   #define VC4VCODEC0_ENC_SP_START_START4X4_CLR           0xfffffffe
   #define VC4VCODEC0_ENC_SP_START_START4X4_MSB           0
   #define VC4VCODEC0_ENC_SP_START_START4X4_LSB           0
   #define VC4VCODEC0_ENC_SP_START_START4X4_RESET         0x0

/***************************************************************************
 *ENC_SP_MBADDR - Position and availability
 ***************************************************************************/
#define VC4VCODEC0_ENC_SP_MBADDR                          HW_REGISTER_RW( 0x7f504004 )
   #define VC4VCODEC0_ENC_SP_MBADDR_MASK                  0x00f77fff
   #define VC4VCODEC0_ENC_SP_MBADDR_WIDTH                 24
   #define VC4VCODEC0_ENC_SP_MBADDR_RESET                 0x00000000
   #define VC4VCODEC0_ENC_SP_MBADDR_CONSTRAINED_INTRA_PRED_BITS 23:23
   #define VC4VCODEC0_ENC_SP_MBADDR_CONSTRAINED_INTRA_PRED_SET 0x00800000
   #define VC4VCODEC0_ENC_SP_MBADDR_CONSTRAINED_INTRA_PRED_CLR 0xff7fffff
   #define VC4VCODEC0_ENC_SP_MBADDR_CONSTRAINED_INTRA_PRED_MSB 23
   #define VC4VCODEC0_ENC_SP_MBADDR_CONSTRAINED_INTRA_PRED_LSB 23
   #define VC4VCODEC0_ENC_SP_MBADDR_CONSTRAINED_INTRA_PRED_RESET 0x0

   #define VC4VCODEC0_ENC_SP_MBADDR_ISCABAC_BITS          22:22
   #define VC4VCODEC0_ENC_SP_MBADDR_ISCABAC_SET           0x00400000
   #define VC4VCODEC0_ENC_SP_MBADDR_ISCABAC_CLR           0xffbfffff
   #define VC4VCODEC0_ENC_SP_MBADDR_ISCABAC_MSB           22
   #define VC4VCODEC0_ENC_SP_MBADDR_ISCABAC_LSB           22
   #define VC4VCODEC0_ENC_SP_MBADDR_ISCABAC_RESET         0x0

   #define VC4VCODEC0_ENC_SP_MBADDR_RESPECTMODES_BITS     21:21
   #define VC4VCODEC0_ENC_SP_MBADDR_RESPECTMODES_SET      0x00200000
   #define VC4VCODEC0_ENC_SP_MBADDR_RESPECTMODES_CLR      0xffdfffff
   #define VC4VCODEC0_ENC_SP_MBADDR_RESPECTMODES_MSB      21
   #define VC4VCODEC0_ENC_SP_MBADDR_RESPECTMODES_LSB      21
   #define VC4VCODEC0_ENC_SP_MBADDR_RESPECTMODES_RESET    0x0

   #define VC4VCODEC0_ENC_SP_MBADDR_GOFASTER_BITS         20:20
   #define VC4VCODEC0_ENC_SP_MBADDR_GOFASTER_SET          0x00100000
   #define VC4VCODEC0_ENC_SP_MBADDR_GOFASTER_CLR          0xffefffff
   #define VC4VCODEC0_ENC_SP_MBADDR_GOFASTER_MSB          20
   #define VC4VCODEC0_ENC_SP_MBADDR_GOFASTER_LSB          20
   #define VC4VCODEC0_ENC_SP_MBADDR_GOFASTER_RESET        0x0

   #define VC4VCODEC0_ENC_SP_MBADDR_LEFTISINTRA8X8_BITS   18:18
   #define VC4VCODEC0_ENC_SP_MBADDR_LEFTISINTRA8X8_SET    0x00040000
   #define VC4VCODEC0_ENC_SP_MBADDR_LEFTISINTRA8X8_CLR    0xfffbffff
   #define VC4VCODEC0_ENC_SP_MBADDR_LEFTISINTRA8X8_MSB    18
   #define VC4VCODEC0_ENC_SP_MBADDR_LEFTISINTRA8X8_LSB    18
   #define VC4VCODEC0_ENC_SP_MBADDR_LEFTISINTRA8X8_RESET  0x0

   #define VC4VCODEC0_ENC_SP_MBADDR_LEFTISINTRA16X16_BITS 17:17
   #define VC4VCODEC0_ENC_SP_MBADDR_LEFTISINTRA16X16_SET  0x00020000
   #define VC4VCODEC0_ENC_SP_MBADDR_LEFTISINTRA16X16_CLR  0xfffdffff
   #define VC4VCODEC0_ENC_SP_MBADDR_LEFTISINTRA16X16_MSB  17
   #define VC4VCODEC0_ENC_SP_MBADDR_LEFTISINTRA16X16_LSB  17
   #define VC4VCODEC0_ENC_SP_MBADDR_LEFTISINTRA16X16_RESET 0x0

   #define VC4VCODEC0_ENC_SP_MBADDR_TOPISINTRA16X16_BITS  16:16
   #define VC4VCODEC0_ENC_SP_MBADDR_TOPISINTRA16X16_SET   0x00010000
   #define VC4VCODEC0_ENC_SP_MBADDR_TOPISINTRA16X16_CLR   0xfffeffff
   #define VC4VCODEC0_ENC_SP_MBADDR_TOPISINTRA16X16_MSB   16
   #define VC4VCODEC0_ENC_SP_MBADDR_TOPISINTRA16X16_LSB   16
   #define VC4VCODEC0_ENC_SP_MBADDR_TOPISINTRA16X16_RESET 0x0

   #define VC4VCODEC0_ENC_SP_MBADDR_XPOS_BITS             14:8
   #define VC4VCODEC0_ENC_SP_MBADDR_XPOS_SET              0x00007f00
   #define VC4VCODEC0_ENC_SP_MBADDR_XPOS_CLR              0xffff80ff
   #define VC4VCODEC0_ENC_SP_MBADDR_XPOS_MSB              14
   #define VC4VCODEC0_ENC_SP_MBADDR_XPOS_LSB              8
   #define VC4VCODEC0_ENC_SP_MBADDR_XPOS_RESET            0x0

   #define VC4VCODEC0_ENC_SP_MBADDR_SADCOSTING_BITS       7:7
   #define VC4VCODEC0_ENC_SP_MBADDR_SADCOSTING_SET        0x00000080
   #define VC4VCODEC0_ENC_SP_MBADDR_SADCOSTING_CLR        0xffffff7f
   #define VC4VCODEC0_ENC_SP_MBADDR_SADCOSTING_MSB        7
   #define VC4VCODEC0_ENC_SP_MBADDR_SADCOSTING_LSB        7
   #define VC4VCODEC0_ENC_SP_MBADDR_SADCOSTING_RESET      0x0

   #define VC4VCODEC0_ENC_SP_MBADDR_FOLLOWCHROMA_BITS     6:6
   #define VC4VCODEC0_ENC_SP_MBADDR_FOLLOWCHROMA_SET      0x00000040
   #define VC4VCODEC0_ENC_SP_MBADDR_FOLLOWCHROMA_CLR      0xffffffbf
   #define VC4VCODEC0_ENC_SP_MBADDR_FOLLOWCHROMA_MSB      6
   #define VC4VCODEC0_ENC_SP_MBADDR_FOLLOWCHROMA_LSB      6
   #define VC4VCODEC0_ENC_SP_MBADDR_FOLLOWCHROMA_RESET    0x0

   #define VC4VCODEC0_ENC_SP_MBADDR_LEFTISINTER_BITS      5:5
   #define VC4VCODEC0_ENC_SP_MBADDR_LEFTISINTER_SET       0x00000020
   #define VC4VCODEC0_ENC_SP_MBADDR_LEFTISINTER_CLR       0xffffffdf
   #define VC4VCODEC0_ENC_SP_MBADDR_LEFTISINTER_MSB       5
   #define VC4VCODEC0_ENC_SP_MBADDR_LEFTISINTER_LSB       5
   #define VC4VCODEC0_ENC_SP_MBADDR_LEFTISINTER_RESET     0x0

   #define VC4VCODEC0_ENC_SP_MBADDR_TOPISINTER_BITS       4:4
   #define VC4VCODEC0_ENC_SP_MBADDR_TOPISINTER_SET        0x00000010
   #define VC4VCODEC0_ENC_SP_MBADDR_TOPISINTER_CLR        0xffffffef
   #define VC4VCODEC0_ENC_SP_MBADDR_TOPISINTER_MSB        4
   #define VC4VCODEC0_ENC_SP_MBADDR_TOPISINTER_LSB        4
   #define VC4VCODEC0_ENC_SP_MBADDR_TOPISINTER_RESET      0x0

   #define VC4VCODEC0_ENC_SP_MBADDR_TLAVAIL_BITS          3:3
   #define VC4VCODEC0_ENC_SP_MBADDR_TLAVAIL_SET           0x00000008
   #define VC4VCODEC0_ENC_SP_MBADDR_TLAVAIL_CLR           0xfffffff7
   #define VC4VCODEC0_ENC_SP_MBADDR_TLAVAIL_MSB           3
   #define VC4VCODEC0_ENC_SP_MBADDR_TLAVAIL_LSB           3
   #define VC4VCODEC0_ENC_SP_MBADDR_TLAVAIL_RESET         0x0

   #define VC4VCODEC0_ENC_SP_MBADDR_LEFTAVAIL_BITS        2:2
   #define VC4VCODEC0_ENC_SP_MBADDR_LEFTAVAIL_SET         0x00000004
   #define VC4VCODEC0_ENC_SP_MBADDR_LEFTAVAIL_CLR         0xfffffffb
   #define VC4VCODEC0_ENC_SP_MBADDR_LEFTAVAIL_MSB         2
   #define VC4VCODEC0_ENC_SP_MBADDR_LEFTAVAIL_LSB         2
   #define VC4VCODEC0_ENC_SP_MBADDR_LEFTAVAIL_RESET       0x0

   #define VC4VCODEC0_ENC_SP_MBADDR_TOPAVAIL_BITS         1:1
   #define VC4VCODEC0_ENC_SP_MBADDR_TOPAVAIL_SET          0x00000002
   #define VC4VCODEC0_ENC_SP_MBADDR_TOPAVAIL_CLR          0xfffffffd
   #define VC4VCODEC0_ENC_SP_MBADDR_TOPAVAIL_MSB          1
   #define VC4VCODEC0_ENC_SP_MBADDR_TOPAVAIL_LSB          1
   #define VC4VCODEC0_ENC_SP_MBADDR_TOPAVAIL_RESET        0x0

   #define VC4VCODEC0_ENC_SP_MBADDR_TRAVAIL_BITS          0:0
   #define VC4VCODEC0_ENC_SP_MBADDR_TRAVAIL_SET           0x00000001
   #define VC4VCODEC0_ENC_SP_MBADDR_TRAVAIL_CLR           0xfffffffe
   #define VC4VCODEC0_ENC_SP_MBADDR_TRAVAIL_MSB           0
   #define VC4VCODEC0_ENC_SP_MBADDR_TRAVAIL_LSB           0
   #define VC4VCODEC0_ENC_SP_MBADDR_TRAVAIL_RESET         0x0

/***************************************************************************
 *ENC_SP_MODE4X4_L - 4x4 SP enabled modes (low)
 ***************************************************************************/
#define VC4VCODEC0_ENC_SP_MODE4X4_L                       HW_REGISTER_RW( 0x7f504008 )
   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MASK               0xffffffff
   #define VC4VCODEC0_ENC_SP_MODE4X4_L_WIDTH              32
   #define VC4VCODEC0_ENC_SP_MODE4X4_L_RESET              0x00000000
   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MODE6A_BITS        31:30
   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MODE6A_SET         0xc0000000
   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MODE6A_CLR         0x3fffffff
   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MODE6A_MSB         31
   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MODE6A_LSB         30
   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MODE6A_RESET       0x0

   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MODE5_BITS         29:25
   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MODE5_SET          0x3e000000
   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MODE5_CLR          0xc1ffffff
   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MODE5_MSB          29
   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MODE5_LSB          25
   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MODE5_RESET        0x0

   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MODE4_BITS         24:20
   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MODE4_SET          0x01f00000
   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MODE4_CLR          0xfe0fffff
   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MODE4_MSB          24
   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MODE4_LSB          20
   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MODE4_RESET        0x0

   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MODE3_BITS         19:15
   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MODE3_SET          0x000f8000
   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MODE3_CLR          0xfff07fff
   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MODE3_MSB          19
   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MODE3_LSB          15
   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MODE3_RESET        0x0

   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MODE2_BITS         14:10
   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MODE2_SET          0x00007c00
   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MODE2_CLR          0xffff83ff
   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MODE2_MSB          14
   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MODE2_LSB          10
   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MODE2_RESET        0x0

   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MODE1_BITS         9:5
   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MODE1_SET          0x000003e0
   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MODE1_CLR          0xfffffc1f
   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MODE1_MSB          9
   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MODE1_LSB          5
   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MODE1_RESET        0x0

   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MODE0_BITS         4:0
   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MODE0_SET          0x0000001f
   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MODE0_CLR          0xffffffe0
   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MODE0_MSB          4
   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MODE0_LSB          0
   #define VC4VCODEC0_ENC_SP_MODE4X4_L_MODE0_RESET        0x0

/***************************************************************************
 *ENC_SP_MODE4X4_H - 4x4 SP enabled modes (high)
 ***************************************************************************/
#define VC4VCODEC0_ENC_SP_MODE4X4_H                       HW_REGISTER_RW( 0x7f50400c )
   #define VC4VCODEC0_ENC_SP_MODE4X4_H_MASK               0x00001fff
   #define VC4VCODEC0_ENC_SP_MODE4X4_H_WIDTH              13
   #define VC4VCODEC0_ENC_SP_MODE4X4_H_RESET              0x00000000
   #define VC4VCODEC0_ENC_SP_MODE4X4_H_MODE8_BITS         12:8
   #define VC4VCODEC0_ENC_SP_MODE4X4_H_MODE8_SET          0x00001f00
   #define VC4VCODEC0_ENC_SP_MODE4X4_H_MODE8_CLR          0xffffe0ff
   #define VC4VCODEC0_ENC_SP_MODE4X4_H_MODE8_MSB          12
   #define VC4VCODEC0_ENC_SP_MODE4X4_H_MODE8_LSB          8
   #define VC4VCODEC0_ENC_SP_MODE4X4_H_MODE8_RESET        0x0

   #define VC4VCODEC0_ENC_SP_MODE4X4_H_MODE7_BITS         7:3
   #define VC4VCODEC0_ENC_SP_MODE4X4_H_MODE7_SET          0x000000f8
   #define VC4VCODEC0_ENC_SP_MODE4X4_H_MODE7_CLR          0xffffff07
   #define VC4VCODEC0_ENC_SP_MODE4X4_H_MODE7_MSB          7
   #define VC4VCODEC0_ENC_SP_MODE4X4_H_MODE7_LSB          3
   #define VC4VCODEC0_ENC_SP_MODE4X4_H_MODE7_RESET        0x0

   #define VC4VCODEC0_ENC_SP_MODE4X4_H_MODE6B_BITS        2:0
   #define VC4VCODEC0_ENC_SP_MODE4X4_H_MODE6B_SET         0x00000007
   #define VC4VCODEC0_ENC_SP_MODE4X4_H_MODE6B_CLR         0xfffffff8
   #define VC4VCODEC0_ENC_SP_MODE4X4_H_MODE6B_MSB         2
   #define VC4VCODEC0_ENC_SP_MODE4X4_H_MODE6B_LSB         0
   #define VC4VCODEC0_ENC_SP_MODE4X4_H_MODE6B_RESET       0x0

/***************************************************************************
 *ENC_SP_MODE16X16 - 16x16 SP enabled modes
 ***************************************************************************/
#define VC4VCODEC0_ENC_SP_MODE16X16                       HW_REGISTER_RW( 0x7f504010 )
   #define VC4VCODEC0_ENC_SP_MODE16X16_MASK               0x00000fff
   #define VC4VCODEC0_ENC_SP_MODE16X16_WIDTH              12
   #define VC4VCODEC0_ENC_SP_MODE16X16_RESET              0x00000000
   #define VC4VCODEC0_ENC_SP_MODE16X16_MODE3_BITS         11:9
   #define VC4VCODEC0_ENC_SP_MODE16X16_MODE3_SET          0x00000e00
   #define VC4VCODEC0_ENC_SP_MODE16X16_MODE3_CLR          0xfffff1ff
   #define VC4VCODEC0_ENC_SP_MODE16X16_MODE3_MSB          11
   #define VC4VCODEC0_ENC_SP_MODE16X16_MODE3_LSB          9
   #define VC4VCODEC0_ENC_SP_MODE16X16_MODE3_RESET        0x0

   #define VC4VCODEC0_ENC_SP_MODE16X16_MODE2_BITS         8:6
   #define VC4VCODEC0_ENC_SP_MODE16X16_MODE2_SET          0x000001c0
   #define VC4VCODEC0_ENC_SP_MODE16X16_MODE2_CLR          0xfffffe3f
   #define VC4VCODEC0_ENC_SP_MODE16X16_MODE2_MSB          8
   #define VC4VCODEC0_ENC_SP_MODE16X16_MODE2_LSB          6
   #define VC4VCODEC0_ENC_SP_MODE16X16_MODE2_RESET        0x0

   #define VC4VCODEC0_ENC_SP_MODE16X16_MODE1_BITS         5:3
   #define VC4VCODEC0_ENC_SP_MODE16X16_MODE1_SET          0x00000038
   #define VC4VCODEC0_ENC_SP_MODE16X16_MODE1_CLR          0xffffffc7
   #define VC4VCODEC0_ENC_SP_MODE16X16_MODE1_MSB          5
   #define VC4VCODEC0_ENC_SP_MODE16X16_MODE1_LSB          3
   #define VC4VCODEC0_ENC_SP_MODE16X16_MODE1_RESET        0x0

   #define VC4VCODEC0_ENC_SP_MODE16X16_MODE0_BITS         2:0
   #define VC4VCODEC0_ENC_SP_MODE16X16_MODE0_SET          0x00000007
   #define VC4VCODEC0_ENC_SP_MODE16X16_MODE0_CLR          0xfffffff8
   #define VC4VCODEC0_ENC_SP_MODE16X16_MODE0_MSB          2
   #define VC4VCODEC0_ENC_SP_MODE16X16_MODE0_LSB          0
   #define VC4VCODEC0_ENC_SP_MODE16X16_MODE0_RESET        0x0

/***************************************************************************
 *ENC_SP_QP - SP Quantiser value
 ***************************************************************************/
#define VC4VCODEC0_ENC_SP_QP                              HW_REGISTER_RW( 0x7f504064 )
   #define VC4VCODEC0_ENC_SP_QP_MASK                      0x00003f7f
   #define VC4VCODEC0_ENC_SP_QP_WIDTH                     14
   #define VC4VCODEC0_ENC_SP_QP_RESET                     0x00000000
   #define VC4VCODEC0_ENC_SP_QP_QP8X8_BITS                13:8
   #define VC4VCODEC0_ENC_SP_QP_QP8X8_SET                 0x00003f00
   #define VC4VCODEC0_ENC_SP_QP_QP8X8_CLR                 0xffffc0ff
   #define VC4VCODEC0_ENC_SP_QP_QP8X8_MSB                 13
   #define VC4VCODEC0_ENC_SP_QP_QP8X8_LSB                 8
   #define VC4VCODEC0_ENC_SP_QP_QP8X8_RESET               0x0

   #define VC4VCODEC0_ENC_SP_QP_IFRAME_BITS               6:6
   #define VC4VCODEC0_ENC_SP_QP_IFRAME_SET                0x00000040
   #define VC4VCODEC0_ENC_SP_QP_IFRAME_CLR                0xffffffbf
   #define VC4VCODEC0_ENC_SP_QP_IFRAME_MSB                6
   #define VC4VCODEC0_ENC_SP_QP_IFRAME_LSB                6
   #define VC4VCODEC0_ENC_SP_QP_IFRAME_RESET              0x0

   #define VC4VCODEC0_ENC_SP_QP_QP_BITS                   5:0
   #define VC4VCODEC0_ENC_SP_QP_QP_SET                    0x0000003f
   #define VC4VCODEC0_ENC_SP_QP_QP_CLR                    0xffffffc0
   #define VC4VCODEC0_ENC_SP_QP_QP_MSB                    5
   #define VC4VCODEC0_ENC_SP_QP_QP_LSB                    0
   #define VC4VCODEC0_ENC_SP_QP_QP_RESET                  0x0

/***************************************************************************
 *ENC_SP_LAMBDA - SP Lambda
 ***************************************************************************/
#define VC4VCODEC0_ENC_SP_LAMBDA                          HW_REGISTER_RW( 0x7f504068 )
   #define VC4VCODEC0_ENC_SP_LAMBDA_MASK                  0x0000ffff
   #define VC4VCODEC0_ENC_SP_LAMBDA_WIDTH                 16
   #define VC4VCODEC0_ENC_SP_LAMBDA_RESET                 0x00000000
   #define VC4VCODEC0_ENC_SP_LAMBDA_LAMBDA_BITS           15:0
   #define VC4VCODEC0_ENC_SP_LAMBDA_LAMBDA_SET            0x0000ffff
   #define VC4VCODEC0_ENC_SP_LAMBDA_LAMBDA_CLR            0xffff0000
   #define VC4VCODEC0_ENC_SP_LAMBDA_LAMBDA_MSB            15
   #define VC4VCODEC0_ENC_SP_LAMBDA_LAMBDA_LSB            0
   #define VC4VCODEC0_ENC_SP_LAMBDA_LAMBDA_RESET          0x0

/***************************************************************************
 *ENC_SP_COST4X4 - 4x4 lowest cost
 ***************************************************************************/
#define VC4VCODEC0_ENC_SP_COST4X4                         HW_REGISTER_RO( 0x7f50406c )
   #define VC4VCODEC0_ENC_SP_COST4X4_MASK                 0xffffffff
   #define VC4VCODEC0_ENC_SP_COST4X4_WIDTH                32
   #define VC4VCODEC0_ENC_SP_COST4X4_RESET                0x00000000
   #define VC4VCODEC0_ENC_SP_COST4X4_COST_BITS            31:0
   #define VC4VCODEC0_ENC_SP_COST4X4_COST_SET             0xffffffff
   #define VC4VCODEC0_ENC_SP_COST4X4_COST_CLR             0x00000000
   #define VC4VCODEC0_ENC_SP_COST4X4_COST_MSB             31
   #define VC4VCODEC0_ENC_SP_COST4X4_COST_LSB             0
   #define VC4VCODEC0_ENC_SP_COST4X4_COST_RESET           0x0

/***************************************************************************
 *ENC_SP_COST16X16 - 16x16 lowest cost
 ***************************************************************************/
#define VC4VCODEC0_ENC_SP_COST16X16                       HW_REGISTER_RO( 0x7f504070 )
   #define VC4VCODEC0_ENC_SP_COST16X16_MASK               0xffffffff
   #define VC4VCODEC0_ENC_SP_COST16X16_WIDTH              32
   #define VC4VCODEC0_ENC_SP_COST16X16_RESET              0x00000000
   #define VC4VCODEC0_ENC_SP_COST16X16_COST_BITS          31:0
   #define VC4VCODEC0_ENC_SP_COST16X16_COST_SET           0xffffffff
   #define VC4VCODEC0_ENC_SP_COST16X16_COST_CLR           0x00000000
   #define VC4VCODEC0_ENC_SP_COST16X16_COST_MSB           31
   #define VC4VCODEC0_ENC_SP_COST16X16_COST_LSB           0
   #define VC4VCODEC0_ENC_SP_COST16X16_COST_RESET         0x0

/***************************************************************************
 *ENC_SP_COST8X8 - 8x8 lowest cost
 ***************************************************************************/
#define VC4VCODEC0_ENC_SP_COST8X8                         HW_REGISTER_RO( 0x7f504074 )
   #define VC4VCODEC0_ENC_SP_COST8X8_MASK                 0xffffffff
   #define VC4VCODEC0_ENC_SP_COST8X8_WIDTH                32
   #define VC4VCODEC0_ENC_SP_COST8X8_RESET                0x00000000
   #define VC4VCODEC0_ENC_SP_COST8X8_COST_BITS            31:0
   #define VC4VCODEC0_ENC_SP_COST8X8_COST_SET             0xffffffff
   #define VC4VCODEC0_ENC_SP_COST8X8_COST_CLR             0x00000000
   #define VC4VCODEC0_ENC_SP_COST8X8_COST_MSB             31
   #define VC4VCODEC0_ENC_SP_COST8X8_COST_LSB             0
   #define VC4VCODEC0_ENC_SP_COST8X8_COST_RESET           0x0

/***************************************************************************
 *ENC_SP_EDGE_MODE_TOP - SP modes for MB above the current MB
 ***************************************************************************/
#define VC4VCODEC0_ENC_SP_EDGE_MODE_TOP                   HW_REGISTER_RW( 0x7f50407c )
   #define VC4VCODEC0_ENC_SP_EDGE_MODE_TOP_MASK           0x0000ffff
   #define VC4VCODEC0_ENC_SP_EDGE_MODE_TOP_WIDTH          16
   #define VC4VCODEC0_ENC_SP_EDGE_MODE_TOP_RESET          0x00000000
   #define VC4VCODEC0_ENC_SP_EDGE_MODE_TOP_TOPMODES_BITS  15:0
   #define VC4VCODEC0_ENC_SP_EDGE_MODE_TOP_TOPMODES_SET   0x0000ffff
   #define VC4VCODEC0_ENC_SP_EDGE_MODE_TOP_TOPMODES_CLR   0xffff0000
   #define VC4VCODEC0_ENC_SP_EDGE_MODE_TOP_TOPMODES_MSB   15
   #define VC4VCODEC0_ENC_SP_EDGE_MODE_TOP_TOPMODES_LSB   0
   #define VC4VCODEC0_ENC_SP_EDGE_MODE_TOP_TOPMODES_RESET 0x0

/***************************************************************************
 *ENC_SP_BESTMODE_LUMA16X16 - Best modes for 16x16
 ***************************************************************************/
#define VC4VCODEC0_ENC_SP_BESTMODE_LUMA16X16              HW_REGISTER_RO( 0x7f5040c0 )
   #define VC4VCODEC0_ENC_SP_BESTMODE_LUMA16X16_MASK      0x00000003
   #define VC4VCODEC0_ENC_SP_BESTMODE_LUMA16X16_WIDTH     2
   #define VC4VCODEC0_ENC_SP_BESTMODE_LUMA16X16_RESET     0x00000000
   #define VC4VCODEC0_ENC_SP_BESTMODE_LUMA16X16_MODE_BITS 1:0
   #define VC4VCODEC0_ENC_SP_BESTMODE_LUMA16X16_MODE_SET  0x00000003
   #define VC4VCODEC0_ENC_SP_BESTMODE_LUMA16X16_MODE_CLR  0xfffffffc
   #define VC4VCODEC0_ENC_SP_BESTMODE_LUMA16X16_MODE_MSB  1
   #define VC4VCODEC0_ENC_SP_BESTMODE_LUMA16X16_MODE_LSB  0
   #define VC4VCODEC0_ENC_SP_BESTMODE_LUMA16X16_MODE_RESET 0x0

/***************************************************************************
 *ENC_SP_BESTMODE_CHROMA - Best mode for chroma
 ***************************************************************************/
#define VC4VCODEC0_ENC_SP_BESTMODE_CHROMA                 HW_REGISTER_RO( 0x7f5040c4 )
   #define VC4VCODEC0_ENC_SP_BESTMODE_CHROMA_MASK         0x00000003
   #define VC4VCODEC0_ENC_SP_BESTMODE_CHROMA_WIDTH        2
   #define VC4VCODEC0_ENC_SP_BESTMODE_CHROMA_RESET        0x00000000
   #define VC4VCODEC0_ENC_SP_BESTMODE_CHROMA_MODE_BITS    1:0
   #define VC4VCODEC0_ENC_SP_BESTMODE_CHROMA_MODE_SET     0x00000003
   #define VC4VCODEC0_ENC_SP_BESTMODE_CHROMA_MODE_CLR     0xfffffffc
   #define VC4VCODEC0_ENC_SP_BESTMODE_CHROMA_MODE_MSB     1
   #define VC4VCODEC0_ENC_SP_BESTMODE_CHROMA_MODE_LSB     0
   #define VC4VCODEC0_ENC_SP_BESTMODE_CHROMA_MODE_RESET   0x0

/***************************************************************************
 *ENC_SP_LAMBDA8X8 - Lambda for 8x8 SP
 ***************************************************************************/
#define VC4VCODEC0_ENC_SP_LAMBDA8X8                       HW_REGISTER_RW( 0x7f504b00 )
   #define VC4VCODEC0_ENC_SP_LAMBDA8X8_MASK               0x0000ffff
   #define VC4VCODEC0_ENC_SP_LAMBDA8X8_WIDTH              16
   #define VC4VCODEC0_ENC_SP_LAMBDA8X8_RESET              0x00000000
   #define VC4VCODEC0_ENC_SP_LAMBDA8X8_LAMBDA_BITS        15:0
   #define VC4VCODEC0_ENC_SP_LAMBDA8X8_LAMBDA_SET         0x0000ffff
   #define VC4VCODEC0_ENC_SP_LAMBDA8X8_LAMBDA_CLR         0xffff0000
   #define VC4VCODEC0_ENC_SP_LAMBDA8X8_LAMBDA_MSB         15
   #define VC4VCODEC0_ENC_SP_LAMBDA8X8_LAMBDA_LSB         0
   #define VC4VCODEC0_ENC_SP_LAMBDA8X8_LAMBDA_RESET       0x0

/***************************************************************************
 *ENC_SP_COST_LUMA8X8 - 8x8 SP luma cost
 ***************************************************************************/
#define VC4VCODEC0_ENC_SP_COST_LUMA8X8                    HW_REGISTER_RO( 0x7f504b04 )
   #define VC4VCODEC0_ENC_SP_COST_LUMA8X8_MASK            0xffffffff
   #define VC4VCODEC0_ENC_SP_COST_LUMA8X8_WIDTH           32
   #define VC4VCODEC0_ENC_SP_COST_LUMA8X8_RESET           0x00000000
   #define VC4VCODEC0_ENC_SP_COST_LUMA8X8_COSTLUMA8X8_BITS 31:0
   #define VC4VCODEC0_ENC_SP_COST_LUMA8X8_COSTLUMA8X8_SET 0xffffffff
   #define VC4VCODEC0_ENC_SP_COST_LUMA8X8_COSTLUMA8X8_CLR 0x00000000
   #define VC4VCODEC0_ENC_SP_COST_LUMA8X8_COSTLUMA8X8_MSB 31
   #define VC4VCODEC0_ENC_SP_COST_LUMA8X8_COSTLUMA8X8_LSB 0
   #define VC4VCODEC0_ENC_SP_COST_LUMA8X8_COSTLUMA8X8_RESET 0x0

/***************************************************************************
 *ENC_SP_BESTMODE_LUMA8X8 - Best mode for luma 8x8
 ***************************************************************************/
#define VC4VCODEC0_ENC_SP_BESTMODE_LUMA8X8                HW_REGISTER_RO( 0x7f504b08 )
   #define VC4VCODEC0_ENC_SP_BESTMODE_LUMA8X8_MASK        0x0000ffff
   #define VC4VCODEC0_ENC_SP_BESTMODE_LUMA8X8_WIDTH       16
   #define VC4VCODEC0_ENC_SP_BESTMODE_LUMA8X8_RESET       0x00000000
   #define VC4VCODEC0_ENC_SP_BESTMODE_LUMA8X8_MODES_LUMA8X8_BITS 15:0
   #define VC4VCODEC0_ENC_SP_BESTMODE_LUMA8X8_MODES_LUMA8X8_SET 0x0000ffff
   #define VC4VCODEC0_ENC_SP_BESTMODE_LUMA8X8_MODES_LUMA8X8_CLR 0xffff0000
   #define VC4VCODEC0_ENC_SP_BESTMODE_LUMA8X8_MODES_LUMA8X8_MSB 15
   #define VC4VCODEC0_ENC_SP_BESTMODE_LUMA8X8_MODES_LUMA8X8_LSB 0
   #define VC4VCODEC0_ENC_SP_BESTMODE_LUMA8X8_MODES_LUMA8X8_RESET 0x0

/***************************************************************************
 *ENC_SP_BESTMODE_LUMA4X4_PACK0 - 4x4 SP Bestmode Luma - for EEDE
 ***************************************************************************/
#define VC4VCODEC0_ENC_SP_BESTMODE_LUMA4X4_PACK0          HW_REGISTER_RO( 0x7f504b10 )
   #define VC4VCODEC0_ENC_SP_BESTMODE_LUMA4X4_PACK0_MASK  0xffffffff
   #define VC4VCODEC0_ENC_SP_BESTMODE_LUMA4X4_PACK0_WIDTH  32
   #define VC4VCODEC0_ENC_SP_BESTMODE_LUMA4X4_PACK0_RESET  0x00000000
   #define VC4VCODEC0_ENC_SP_BESTMODE_LUMA4X4_PACK0_BEST_MODE4X4_BITS 31:0
   #define VC4VCODEC0_ENC_SP_BESTMODE_LUMA4X4_PACK0_BEST_MODE4X4_SET 0xffffffff
   #define VC4VCODEC0_ENC_SP_BESTMODE_LUMA4X4_PACK0_BEST_MODE4X4_CLR 0x00000000
   #define VC4VCODEC0_ENC_SP_BESTMODE_LUMA4X4_PACK0_BEST_MODE4X4_MSB 31
   #define VC4VCODEC0_ENC_SP_BESTMODE_LUMA4X4_PACK0_BEST_MODE4X4_LSB 0
   #define VC4VCODEC0_ENC_SP_BESTMODE_LUMA4X4_PACK0_BEST_MODE4X4_RESET 0x0

/***************************************************************************
 *ENC_SP_BESTMODE_LUMA4X4_PACK1 - 4x4 SP Bestmode Luma - for EEDE
 ***************************************************************************/
#define VC4VCODEC0_ENC_SP_BESTMODE_LUMA4X4_PACK1          HW_REGISTER_RO( 0x7f504b14 )
   #define VC4VCODEC0_ENC_SP_BESTMODE_LUMA4X4_PACK1_MASK  0xffffffff
   #define VC4VCODEC0_ENC_SP_BESTMODE_LUMA4X4_PACK1_WIDTH  32
   #define VC4VCODEC0_ENC_SP_BESTMODE_LUMA4X4_PACK1_RESET  0x00000000
   #define VC4VCODEC0_ENC_SP_BESTMODE_LUMA4X4_PACK1_BEST_MODE4X4_BITS 31:0
   #define VC4VCODEC0_ENC_SP_BESTMODE_LUMA4X4_PACK1_BEST_MODE4X4_SET 0xffffffff
   #define VC4VCODEC0_ENC_SP_BESTMODE_LUMA4X4_PACK1_BEST_MODE4X4_CLR 0x00000000
   #define VC4VCODEC0_ENC_SP_BESTMODE_LUMA4X4_PACK1_BEST_MODE4X4_MSB 31
   #define VC4VCODEC0_ENC_SP_BESTMODE_LUMA4X4_PACK1_BEST_MODE4X4_LSB 0
   #define VC4VCODEC0_ENC_SP_BESTMODE_LUMA4X4_PACK1_BEST_MODE4X4_RESET 0x0

/***************************************************************************
 *ENC_SP_MODE8X8_L - 8x8 SP enabled modes (low)
 ***************************************************************************/
#define VC4VCODEC0_ENC_SP_MODE8X8_L                       HW_REGISTER_RW( 0x7f504b20 )
   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MASK               0xffffffff
   #define VC4VCODEC0_ENC_SP_MODE8X8_L_WIDTH              32
   #define VC4VCODEC0_ENC_SP_MODE8X8_L_RESET              0x00000000
   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MODE6A_BITS        31:30
   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MODE6A_SET         0xc0000000
   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MODE6A_CLR         0x3fffffff
   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MODE6A_MSB         31
   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MODE6A_LSB         30
   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MODE6A_RESET       0x0

   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MODE5_BITS         29:25
   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MODE5_SET          0x3e000000
   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MODE5_CLR          0xc1ffffff
   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MODE5_MSB          29
   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MODE5_LSB          25
   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MODE5_RESET        0x0

   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MODE4_BITS         24:20
   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MODE4_SET          0x01f00000
   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MODE4_CLR          0xfe0fffff
   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MODE4_MSB          24
   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MODE4_LSB          20
   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MODE4_RESET        0x0

   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MODE3_BITS         19:15
   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MODE3_SET          0x000f8000
   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MODE3_CLR          0xfff07fff
   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MODE3_MSB          19
   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MODE3_LSB          15
   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MODE3_RESET        0x0

   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MODE2_BITS         14:10
   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MODE2_SET          0x00007c00
   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MODE2_CLR          0xffff83ff
   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MODE2_MSB          14
   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MODE2_LSB          10
   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MODE2_RESET        0x0

   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MODE1_BITS         9:5
   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MODE1_SET          0x000003e0
   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MODE1_CLR          0xfffffc1f
   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MODE1_MSB          9
   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MODE1_LSB          5
   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MODE1_RESET        0x0

   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MODE0_BITS         4:0
   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MODE0_SET          0x0000001f
   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MODE0_CLR          0xffffffe0
   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MODE0_MSB          4
   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MODE0_LSB          0
   #define VC4VCODEC0_ENC_SP_MODE8X8_L_MODE0_RESET        0x0

/***************************************************************************
 *ENC_SP_MODE8X8_H - 8x8 SP enabled modes (high)
 ***************************************************************************/
#define VC4VCODEC0_ENC_SP_MODE8X8_H                       HW_REGISTER_RW( 0x7f504b24 )
   #define VC4VCODEC0_ENC_SP_MODE8X8_H_MASK               0x00001fff
   #define VC4VCODEC0_ENC_SP_MODE8X8_H_WIDTH              13
   #define VC4VCODEC0_ENC_SP_MODE8X8_H_RESET              0x00000000
   #define VC4VCODEC0_ENC_SP_MODE8X8_H_MODE8_BITS         12:8
   #define VC4VCODEC0_ENC_SP_MODE8X8_H_MODE8_SET          0x00001f00
   #define VC4VCODEC0_ENC_SP_MODE8X8_H_MODE8_CLR          0xffffe0ff
   #define VC4VCODEC0_ENC_SP_MODE8X8_H_MODE8_MSB          12
   #define VC4VCODEC0_ENC_SP_MODE8X8_H_MODE8_LSB          8
   #define VC4VCODEC0_ENC_SP_MODE8X8_H_MODE8_RESET        0x0

   #define VC4VCODEC0_ENC_SP_MODE8X8_H_MODE7_BITS         7:3
   #define VC4VCODEC0_ENC_SP_MODE8X8_H_MODE7_SET          0x000000f8
   #define VC4VCODEC0_ENC_SP_MODE8X8_H_MODE7_CLR          0xffffff07
   #define VC4VCODEC0_ENC_SP_MODE8X8_H_MODE7_MSB          7
   #define VC4VCODEC0_ENC_SP_MODE8X8_H_MODE7_LSB          3
   #define VC4VCODEC0_ENC_SP_MODE8X8_H_MODE7_RESET        0x0

   #define VC4VCODEC0_ENC_SP_MODE8X8_H_MODE6B_BITS        2:0
   #define VC4VCODEC0_ENC_SP_MODE8X8_H_MODE6B_SET         0x00000007
   #define VC4VCODEC0_ENC_SP_MODE8X8_H_MODE6B_CLR         0xfffffff8
   #define VC4VCODEC0_ENC_SP_MODE8X8_H_MODE6B_MSB         2
   #define VC4VCODEC0_ENC_SP_MODE8X8_H_MODE6B_LSB         0
   #define VC4VCODEC0_ENC_SP_MODE8X8_H_MODE6B_RESET       0x0

/***************************************************************************
 *ENC_SP_BITPACKS0 - Bitpacks for 4x4 SP direction choices
 ***************************************************************************/
#define VC4VCODEC0_ENC_SP_BITPACKS0                       HW_REGISTER_RO( 0x7f504b28 )
   #define VC4VCODEC0_ENC_SP_BITPACKS0_MASK               0xffffffff
   #define VC4VCODEC0_ENC_SP_BITPACKS0_WIDTH              32
   #define VC4VCODEC0_ENC_SP_BITPACKS0_RESET              0x00000000
   #define VC4VCODEC0_ENC_SP_BITPACKS0_BITPACKS_BITS      31:0
   #define VC4VCODEC0_ENC_SP_BITPACKS0_BITPACKS_SET       0xffffffff
   #define VC4VCODEC0_ENC_SP_BITPACKS0_BITPACKS_CLR       0x00000000
   #define VC4VCODEC0_ENC_SP_BITPACKS0_BITPACKS_MSB       31
   #define VC4VCODEC0_ENC_SP_BITPACKS0_BITPACKS_LSB       0
   #define VC4VCODEC0_ENC_SP_BITPACKS0_BITPACKS_RESET     0x0

/***************************************************************************
 *ENC_SP_BITPACKS1 - Bitpacks for 4x4 SP direction choices
 ***************************************************************************/
#define VC4VCODEC0_ENC_SP_BITPACKS1                       HW_REGISTER_RO( 0x7f504b2c )
   #define VC4VCODEC0_ENC_SP_BITPACKS1_MASK               0xffffffff
   #define VC4VCODEC0_ENC_SP_BITPACKS1_WIDTH              32
   #define VC4VCODEC0_ENC_SP_BITPACKS1_RESET              0x00000000
   #define VC4VCODEC0_ENC_SP_BITPACKS1_BITPACKS_BITS      31:0
   #define VC4VCODEC0_ENC_SP_BITPACKS1_BITPACKS_SET       0xffffffff
   #define VC4VCODEC0_ENC_SP_BITPACKS1_BITPACKS_CLR       0x00000000
   #define VC4VCODEC0_ENC_SP_BITPACKS1_BITPACKS_MSB       31
   #define VC4VCODEC0_ENC_SP_BITPACKS1_BITPACKS_LSB       0
   #define VC4VCODEC0_ENC_SP_BITPACKS1_BITPACKS_RESET     0x0

/***************************************************************************
 *ENC_SP_BITPACKS2 - Bitpacks for 4x4 SP direction choices
 ***************************************************************************/
#define VC4VCODEC0_ENC_SP_BITPACKS2                       HW_REGISTER_RO( 0x7f504b30 )
   #define VC4VCODEC0_ENC_SP_BITPACKS2_MASK               0xffffffff
   #define VC4VCODEC0_ENC_SP_BITPACKS2_WIDTH              32
   #define VC4VCODEC0_ENC_SP_BITPACKS2_RESET              0x00000000
   #define VC4VCODEC0_ENC_SP_BITPACKS2_BITPACKS_BITS      31:0
   #define VC4VCODEC0_ENC_SP_BITPACKS2_BITPACKS_SET       0xffffffff
   #define VC4VCODEC0_ENC_SP_BITPACKS2_BITPACKS_CLR       0x00000000
   #define VC4VCODEC0_ENC_SP_BITPACKS2_BITPACKS_MSB       31
   #define VC4VCODEC0_ENC_SP_BITPACKS2_BITPACKS_LSB       0
   #define VC4VCODEC0_ENC_SP_BITPACKS2_BITPACKS_RESET     0x0

/***************************************************************************
 *ENC_SP_BITPACKS3 - Bitpacks for 4x4 SP direction choices
 ***************************************************************************/
#define VC4VCODEC0_ENC_SP_BITPACKS3                       HW_REGISTER_RO( 0x7f504b34 )
   #define VC4VCODEC0_ENC_SP_BITPACKS3_MASK               0xffffffff
   #define VC4VCODEC0_ENC_SP_BITPACKS3_WIDTH              32
   #define VC4VCODEC0_ENC_SP_BITPACKS3_RESET              0x00000000
   #define VC4VCODEC0_ENC_SP_BITPACKS3_BITPACKS_BITS      31:0
   #define VC4VCODEC0_ENC_SP_BITPACKS3_BITPACKS_SET       0xffffffff
   #define VC4VCODEC0_ENC_SP_BITPACKS3_BITPACKS_CLR       0x00000000
   #define VC4VCODEC0_ENC_SP_BITPACKS3_BITPACKS_MSB       31
   #define VC4VCODEC0_ENC_SP_BITPACKS3_BITPACKS_LSB       0
   #define VC4VCODEC0_ENC_SP_BITPACKS3_BITPACKS_RESET     0x0

/***************************************************************************
 *ENC_SP_TOP_MODE_LUMA4X4 - SP 4x4 modes for this MB to write back to ENC_SP_TOPMODE on next row
 ***************************************************************************/
#define VC4VCODEC0_ENC_SP_TOP_MODE_LUMA4X4                HW_REGISTER_RO( 0x7f504b38 )
   #define VC4VCODEC0_ENC_SP_TOP_MODE_LUMA4X4_MASK        0x0000ffff
   #define VC4VCODEC0_ENC_SP_TOP_MODE_LUMA4X4_WIDTH       16
   #define VC4VCODEC0_ENC_SP_TOP_MODE_LUMA4X4_RESET       0x00000000
   #define VC4VCODEC0_ENC_SP_TOP_MODE_LUMA4X4_BESTMODES_BITS 15:0
   #define VC4VCODEC0_ENC_SP_TOP_MODE_LUMA4X4_BESTMODES_SET 0x0000ffff
   #define VC4VCODEC0_ENC_SP_TOP_MODE_LUMA4X4_BESTMODES_CLR 0xffff0000
   #define VC4VCODEC0_ENC_SP_TOP_MODE_LUMA4X4_BESTMODES_MSB 15
   #define VC4VCODEC0_ENC_SP_TOP_MODE_LUMA4X4_BESTMODES_LSB 0
   #define VC4VCODEC0_ENC_SP_TOP_MODE_LUMA4X4_BESTMODES_RESET 0x0

/***************************************************************************
 *ENC_SP_TOP_MODE_LUMA8X8 - SP 8x8 modes for this MB to write back to ENC_SP_TOPMODE on next row
 ***************************************************************************/
#define VC4VCODEC0_ENC_SP_TOP_MODE_LUMA8X8                HW_REGISTER_RO( 0x7f504b3c )
   #define VC4VCODEC0_ENC_SP_TOP_MODE_LUMA8X8_MASK        0x0000ffff
   #define VC4VCODEC0_ENC_SP_TOP_MODE_LUMA8X8_WIDTH       16
   #define VC4VCODEC0_ENC_SP_TOP_MODE_LUMA8X8_RESET       0x00000000
   #define VC4VCODEC0_ENC_SP_TOP_MODE_LUMA8X8_BESTMODES_BITS 15:0
   #define VC4VCODEC0_ENC_SP_TOP_MODE_LUMA8X8_BESTMODES_SET 0x0000ffff
   #define VC4VCODEC0_ENC_SP_TOP_MODE_LUMA8X8_BESTMODES_CLR 0xffff0000
   #define VC4VCODEC0_ENC_SP_TOP_MODE_LUMA8X8_BESTMODES_MSB 15
   #define VC4VCODEC0_ENC_SP_TOP_MODE_LUMA8X8_BESTMODES_LSB 0
   #define VC4VCODEC0_ENC_SP_TOP_MODE_LUMA8X8_BESTMODES_RESET 0x0

/***************************************************************************
 *ENC_SP_BITPACKS8X8 - Bitpacks for 8x8 SP direction choices
 ***************************************************************************/
#define VC4VCODEC0_ENC_SP_BITPACKS8X8                     HW_REGISTER_RO( 0x7f504b40 )
   #define VC4VCODEC0_ENC_SP_BITPACKS8X8_MASK             0xffffffff
   #define VC4VCODEC0_ENC_SP_BITPACKS8X8_WIDTH            32
   #define VC4VCODEC0_ENC_SP_BITPACKS8X8_RESET            0x00000000
   #define VC4VCODEC0_ENC_SP_BITPACKS8X8_BITPACKS_BITS    31:0
   #define VC4VCODEC0_ENC_SP_BITPACKS8X8_BITPACKS_SET     0xffffffff
   #define VC4VCODEC0_ENC_SP_BITPACKS8X8_BITPACKS_CLR     0x00000000
   #define VC4VCODEC0_ENC_SP_BITPACKS8X8_BITPACKS_MSB     31
   #define VC4VCODEC0_ENC_SP_BITPACKS8X8_BITPACKS_LSB     0
   #define VC4VCODEC0_ENC_SP_BITPACKS8X8_BITPACKS_RESET   0x0

/***************************************************************************
 *ENC_FME_COST0 - Luma cost for pass 0
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_COST0                          HW_REGISTER_RO( 0x7f506004 )
   #define VC4VCODEC0_ENC_FME_COST0_MASK                  0xffffffff
   #define VC4VCODEC0_ENC_FME_COST0_WIDTH                 32
   #define VC4VCODEC0_ENC_FME_COST0_RESET                 0x00000000
   #define VC4VCODEC0_ENC_FME_COST0_COST_BITS             31:0
   #define VC4VCODEC0_ENC_FME_COST0_COST_SET              0xffffffff
   #define VC4VCODEC0_ENC_FME_COST0_COST_CLR              0x00000000
   #define VC4VCODEC0_ENC_FME_COST0_COST_MSB              31
   #define VC4VCODEC0_ENC_FME_COST0_COST_LSB              0
   #define VC4VCODEC0_ENC_FME_COST0_COST_RESET            0x0

/***************************************************************************
 *ENC_FME_COST1 - Luma cost for pass 1
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_COST1                          HW_REGISTER_RO( 0x7f506008 )
   #define VC4VCODEC0_ENC_FME_COST1_MASK                  0xffffffff
   #define VC4VCODEC0_ENC_FME_COST1_WIDTH                 32
   #define VC4VCODEC0_ENC_FME_COST1_RESET                 0x00000000
   #define VC4VCODEC0_ENC_FME_COST1_COST_BITS             31:0
   #define VC4VCODEC0_ENC_FME_COST1_COST_SET              0xffffffff
   #define VC4VCODEC0_ENC_FME_COST1_COST_CLR              0x00000000
   #define VC4VCODEC0_ENC_FME_COST1_COST_MSB              31
   #define VC4VCODEC0_ENC_FME_COST1_COST_LSB              0
   #define VC4VCODEC0_ENC_FME_COST1_COST_RESET            0x0

/***************************************************************************
 *ENC_FME_COST0_UV - UV cost for pass 0
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_COST0_UV                       HW_REGISTER_RO( 0x7f50600c )
   #define VC4VCODEC0_ENC_FME_COST0_UV_MASK               0xffffffff
   #define VC4VCODEC0_ENC_FME_COST0_UV_WIDTH              32
   #define VC4VCODEC0_ENC_FME_COST0_UV_RESET              0x00000000
   #define VC4VCODEC0_ENC_FME_COST0_UV_COST_BITS          31:0
   #define VC4VCODEC0_ENC_FME_COST0_UV_COST_SET           0xffffffff
   #define VC4VCODEC0_ENC_FME_COST0_UV_COST_CLR           0x00000000
   #define VC4VCODEC0_ENC_FME_COST0_UV_COST_MSB           31
   #define VC4VCODEC0_ENC_FME_COST0_UV_COST_LSB           0
   #define VC4VCODEC0_ENC_FME_COST0_UV_COST_RESET         0x0

/***************************************************************************
 *ENC_FME_COST1_UV - UV cost for pass 1
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_COST1_UV                       HW_REGISTER_RO( 0x7f506010 )
   #define VC4VCODEC0_ENC_FME_COST1_UV_MASK               0xffffffff
   #define VC4VCODEC0_ENC_FME_COST1_UV_WIDTH              32
   #define VC4VCODEC0_ENC_FME_COST1_UV_RESET              0x00000000
   #define VC4VCODEC0_ENC_FME_COST1_UV_COST_BITS          31:0
   #define VC4VCODEC0_ENC_FME_COST1_UV_COST_SET           0xffffffff
   #define VC4VCODEC0_ENC_FME_COST1_UV_COST_CLR           0x00000000
   #define VC4VCODEC0_ENC_FME_COST1_UV_COST_MSB           31
   #define VC4VCODEC0_ENC_FME_COST1_UV_COST_LSB           0
   #define VC4VCODEC0_ENC_FME_COST1_UV_COST_RESET         0x0

/***************************************************************************
 *ENC_XFM_MBMUX_QP - MBMux quantiser value
 ***************************************************************************/
#define VC4VCODEC0_ENC_XFM_MBMUX_QP                       HW_REGISTER_RW( 0x7f508000 )
   #define VC4VCODEC0_ENC_XFM_MBMUX_QP_MASK               0x0003ff7f
   #define VC4VCODEC0_ENC_XFM_MBMUX_QP_WIDTH              18
   #define VC4VCODEC0_ENC_XFM_MBMUX_QP_RESET              0x00000000
   #define VC4VCODEC0_ENC_XFM_MBMUX_QP_QPV_OFFSET_BITS    17:13
   #define VC4VCODEC0_ENC_XFM_MBMUX_QP_QPV_OFFSET_SET     0x0003e000
   #define VC4VCODEC0_ENC_XFM_MBMUX_QP_QPV_OFFSET_CLR     0xfffc1fff
   #define VC4VCODEC0_ENC_XFM_MBMUX_QP_QPV_OFFSET_MSB     17
   #define VC4VCODEC0_ENC_XFM_MBMUX_QP_QPV_OFFSET_LSB     13
   #define VC4VCODEC0_ENC_XFM_MBMUX_QP_QPV_OFFSET_RESET   0x0

   #define VC4VCODEC0_ENC_XFM_MBMUX_QP_QPU_OFFSET_BITS    12:8
   #define VC4VCODEC0_ENC_XFM_MBMUX_QP_QPU_OFFSET_SET     0x00001f00
   #define VC4VCODEC0_ENC_XFM_MBMUX_QP_QPU_OFFSET_CLR     0xffffe0ff
   #define VC4VCODEC0_ENC_XFM_MBMUX_QP_QPU_OFFSET_MSB     12
   #define VC4VCODEC0_ENC_XFM_MBMUX_QP_QPU_OFFSET_LSB     8
   #define VC4VCODEC0_ENC_XFM_MBMUX_QP_QPU_OFFSET_RESET   0x0

   #define VC4VCODEC0_ENC_XFM_MBMUX_QP_IFRAME_BITS        6:6
   #define VC4VCODEC0_ENC_XFM_MBMUX_QP_IFRAME_SET         0x00000040
   #define VC4VCODEC0_ENC_XFM_MBMUX_QP_IFRAME_CLR         0xffffffbf
   #define VC4VCODEC0_ENC_XFM_MBMUX_QP_IFRAME_MSB         6
   #define VC4VCODEC0_ENC_XFM_MBMUX_QP_IFRAME_LSB         6
   #define VC4VCODEC0_ENC_XFM_MBMUX_QP_IFRAME_RESET       0x0

   #define VC4VCODEC0_ENC_XFM_MBMUX_QP_QP_BITS            5:0
   #define VC4VCODEC0_ENC_XFM_MBMUX_QP_QP_SET             0x0000003f
   #define VC4VCODEC0_ENC_XFM_MBMUX_QP_QP_CLR             0xffffffc0
   #define VC4VCODEC0_ENC_XFM_MBMUX_QP_QP_MSB             5
   #define VC4VCODEC0_ENC_XFM_MBMUX_QP_QP_LSB             0
   #define VC4VCODEC0_ENC_XFM_MBMUX_QP_QP_RESET           0x0

/***************************************************************************
 *ENC_XFM_MBMUX_MBMODE - Macroblock mode
 ***************************************************************************/
#define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE                   HW_REGISTER_RW( 0x7f508004 )
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_MASK           0x801f3f1f
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_WIDTH          32
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_RESET          0x00000000
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_XFORM8X8_BITS  31:31
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_XFORM8X8_SET   0x80000000
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_XFORM8X8_CLR   0x7fffffff
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_XFORM8X8_MSB   31
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_XFORM8X8_LSB   31
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_XFORM8X8_RESET 0x0

   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP8X8ENA_BITS  20:20
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP8X8ENA_SET   0x00100000
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP8X8ENA_CLR   0xffefffff
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP8X8ENA_MSB   20
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP8X8ENA_LSB   20
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP8X8ENA_RESET 0x0

   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_MCPASS1ENA_BITS 19:19
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_MCPASS1ENA_SET 0x00080000
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_MCPASS1ENA_CLR 0xfff7ffff
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_MCPASS1ENA_MSB 19
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_MCPASS1ENA_LSB 19
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_MCPASS1ENA_RESET 0x0

   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_MCPASS0ENA_BITS 18:18
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_MCPASS0ENA_SET 0x00040000
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_MCPASS0ENA_CLR 0xfffbffff
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_MCPASS0ENA_MSB 18
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_MCPASS0ENA_LSB 18
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_MCPASS0ENA_RESET 0x0

   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP16X16ENA_BITS 17:17
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP16X16ENA_SET 0x00020000
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP16X16ENA_CLR 0xfffdffff
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP16X16ENA_MSB 17
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP16X16ENA_LSB 17
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP16X16ENA_RESET 0x0

   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP4X4ENA_BITS  16:16
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP4X4ENA_SET   0x00010000
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP4X4ENA_CLR   0xfffeffff
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP4X4ENA_MSB   16
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP4X4ENA_LSB   16
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP4X4ENA_RESET 0x0

   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP8X8READY_BITS 13:13
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP8X8READY_SET 0x00002000
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP8X8READY_CLR 0xffffdfff
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP8X8READY_MSB 13
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP8X8READY_LSB 13
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP8X8READY_RESET 0x0

   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_MCPASS1READY_BITS 12:12
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_MCPASS1READY_SET 0x00001000
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_MCPASS1READY_CLR 0xffffefff
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_MCPASS1READY_MSB 12
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_MCPASS1READY_LSB 12
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_MCPASS1READY_RESET 0x0

   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_MCPASS0READY_BITS 11:11
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_MCPASS0READY_SET 0x00000800
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_MCPASS0READY_CLR 0xfffff7ff
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_MCPASS0READY_MSB 11
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_MCPASS0READY_LSB 11
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_MCPASS0READY_RESET 0x0

   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP16X16READY_BITS 10:10
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP16X16READY_SET 0x00000400
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP16X16READY_CLR 0xfffffbff
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP16X16READY_MSB 10
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP16X16READY_LSB 10
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP16X16READY_RESET 0x0

   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP4X4READY_BITS 9:9
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP4X4READY_SET 0x00000200
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP4X4READY_CLR 0xfffffdff
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP4X4READY_MSB 9
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP4X4READY_LSB 9
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP4X4READY_RESET 0x0

   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_HWREADY_BITS   8:8
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_HWREADY_SET    0x00000100
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_HWREADY_CLR    0xfffffeff
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_HWREADY_MSB    8
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_HWREADY_LSB    8
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_HWREADY_RESET  0x0

   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP8X8_BITS     4:4
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP8X8_SET      0x00000010
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP8X8_CLR      0xffffffef
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP8X8_MSB      4
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP8X8_LSB      4
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP8X8_RESET    0x0

   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_MCPASS1_BITS   3:3
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_MCPASS1_SET    0x00000008
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_MCPASS1_CLR    0xfffffff7
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_MCPASS1_MSB    3
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_MCPASS1_LSB    3
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_MCPASS1_RESET  0x0

   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_MCPASS0_BITS   2:2
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_MCPASS0_SET    0x00000004
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_MCPASS0_CLR    0xfffffffb
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_MCPASS0_MSB    2
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_MCPASS0_LSB    2
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_MCPASS0_RESET  0x0

   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP16X16_BITS   1:1
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP16X16_SET    0x00000002
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP16X16_CLR    0xfffffffd
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP16X16_MSB    1
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP16X16_LSB    1
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP16X16_RESET  0x0

   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP4X4_BITS     0:0
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP4X4_SET      0x00000001
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP4X4_CLR      0xfffffffe
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP4X4_MSB      0
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP4X4_LSB      0
   #define VC4VCODEC0_ENC_XFM_MBMUX_MBMODE_SP4X4_RESET    0x0

/***************************************************************************
 *ENC_XFM_MBMUX_CBF - Coefficient bit flag
 ***************************************************************************/
#define VC4VCODEC0_ENC_XFM_MBMUX_CBF                      HW_REGISTER_RO( 0x7f508008 )
   #define VC4VCODEC0_ENC_XFM_MBMUX_CBF_MASK              0x00ffffff
   #define VC4VCODEC0_ENC_XFM_MBMUX_CBF_WIDTH             24
   #define VC4VCODEC0_ENC_XFM_MBMUX_CBF_RESET             0x00000000
   #define VC4VCODEC0_ENC_XFM_MBMUX_CBF_CBF_BITS          23:0
   #define VC4VCODEC0_ENC_XFM_MBMUX_CBF_CBF_SET           0x00ffffff
   #define VC4VCODEC0_ENC_XFM_MBMUX_CBF_CBF_CLR           0xff000000
   #define VC4VCODEC0_ENC_XFM_MBMUX_CBF_CBF_MSB           23
   #define VC4VCODEC0_ENC_XFM_MBMUX_CBF_CBF_LSB           0
   #define VC4VCODEC0_ENC_XFM_MBMUX_CBF_CBF_RESET         0x0

/***************************************************************************
 *ENC_XFM_MBMUX_CHROMA_ZAP_A - Chroma AC Coefficient Zeroing Control A
 ***************************************************************************/
#define VC4VCODEC0_ENC_XFM_MBMUX_CHROMA_ZAP_A             HW_REGISTER_RW( 0x7f508010 )
   #define VC4VCODEC0_ENC_XFM_MBMUX_CHROMA_ZAP_A_MASK     0x00ffffff
   #define VC4VCODEC0_ENC_XFM_MBMUX_CHROMA_ZAP_A_WIDTH    24
   #define VC4VCODEC0_ENC_XFM_MBMUX_CHROMA_ZAP_A_RESET    0x00000000
   #define VC4VCODEC0_ENC_XFM_MBMUX_CHROMA_ZAP_A_THRESH_BITS 23:16
   #define VC4VCODEC0_ENC_XFM_MBMUX_CHROMA_ZAP_A_THRESH_SET 0x00ff0000
   #define VC4VCODEC0_ENC_XFM_MBMUX_CHROMA_ZAP_A_THRESH_CLR 0xff00ffff
   #define VC4VCODEC0_ENC_XFM_MBMUX_CHROMA_ZAP_A_THRESH_MSB 23
   #define VC4VCODEC0_ENC_XFM_MBMUX_CHROMA_ZAP_A_THRESH_LSB 16
   #define VC4VCODEC0_ENC_XFM_MBMUX_CHROMA_ZAP_A_THRESH_RESET 0x0

   #define VC4VCODEC0_ENC_XFM_MBMUX_CHROMA_ZAP_A_MATRIX_BITS 15:0
   #define VC4VCODEC0_ENC_XFM_MBMUX_CHROMA_ZAP_A_MATRIX_SET 0x0000ffff
   #define VC4VCODEC0_ENC_XFM_MBMUX_CHROMA_ZAP_A_MATRIX_CLR 0xffff0000
   #define VC4VCODEC0_ENC_XFM_MBMUX_CHROMA_ZAP_A_MATRIX_MSB 15
   #define VC4VCODEC0_ENC_XFM_MBMUX_CHROMA_ZAP_A_MATRIX_LSB 0
   #define VC4VCODEC0_ENC_XFM_MBMUX_CHROMA_ZAP_A_MATRIX_RESET 0x0

/***************************************************************************
 *ENC_XFM_MBMUX_CHROMA_ZAP_B - Chroma AC Coefficient Zeroing Control B
 ***************************************************************************/
#define VC4VCODEC0_ENC_XFM_MBMUX_CHROMA_ZAP_B             HW_REGISTER_RW( 0x7f508014 )
   #define VC4VCODEC0_ENC_XFM_MBMUX_CHROMA_ZAP_B_MASK     0x00ffffff
   #define VC4VCODEC0_ENC_XFM_MBMUX_CHROMA_ZAP_B_WIDTH    24
   #define VC4VCODEC0_ENC_XFM_MBMUX_CHROMA_ZAP_B_RESET    0x00000000
   #define VC4VCODEC0_ENC_XFM_MBMUX_CHROMA_ZAP_B_THRESH_BITS 23:16
   #define VC4VCODEC0_ENC_XFM_MBMUX_CHROMA_ZAP_B_THRESH_SET 0x00ff0000
   #define VC4VCODEC0_ENC_XFM_MBMUX_CHROMA_ZAP_B_THRESH_CLR 0xff00ffff
   #define VC4VCODEC0_ENC_XFM_MBMUX_CHROMA_ZAP_B_THRESH_MSB 23
   #define VC4VCODEC0_ENC_XFM_MBMUX_CHROMA_ZAP_B_THRESH_LSB 16
   #define VC4VCODEC0_ENC_XFM_MBMUX_CHROMA_ZAP_B_THRESH_RESET 0x0

   #define VC4VCODEC0_ENC_XFM_MBMUX_CHROMA_ZAP_B_MATRIX_BITS 15:0
   #define VC4VCODEC0_ENC_XFM_MBMUX_CHROMA_ZAP_B_MATRIX_SET 0x0000ffff
   #define VC4VCODEC0_ENC_XFM_MBMUX_CHROMA_ZAP_B_MATRIX_CLR 0xffff0000
   #define VC4VCODEC0_ENC_XFM_MBMUX_CHROMA_ZAP_B_MATRIX_MSB 15
   #define VC4VCODEC0_ENC_XFM_MBMUX_CHROMA_ZAP_B_MATRIX_LSB 0
   #define VC4VCODEC0_ENC_XFM_MBMUX_CHROMA_ZAP_B_MATRIX_RESET 0x0

/***************************************************************************
 *ENC_XFM_MBMUX_RND_LUMA_INTER - Luma Inter 4x4 Block AC Coefficient Rounding Factor
 ***************************************************************************/
#define VC4VCODEC0_ENC_XFM_MBMUX_RND_LUMA_INTER           HW_REGISTER_RW( 0x7f508018 )
   #define VC4VCODEC0_ENC_XFM_MBMUX_RND_LUMA_INTER_MASK   0x007fffff
   #define VC4VCODEC0_ENC_XFM_MBMUX_RND_LUMA_INTER_WIDTH  23
   #define VC4VCODEC0_ENC_XFM_MBMUX_RND_LUMA_INTER_RESET  0x00155555
   #define VC4VCODEC0_ENC_XFM_MBMUX_RND_LUMA_INTER_RNDFACT_BITS 22:0
   #define VC4VCODEC0_ENC_XFM_MBMUX_RND_LUMA_INTER_RNDFACT_SET 0x007fffff
   #define VC4VCODEC0_ENC_XFM_MBMUX_RND_LUMA_INTER_RNDFACT_CLR 0xff800000
   #define VC4VCODEC0_ENC_XFM_MBMUX_RND_LUMA_INTER_RNDFACT_MSB 22
   #define VC4VCODEC0_ENC_XFM_MBMUX_RND_LUMA_INTER_RNDFACT_LSB 0
   #define VC4VCODEC0_ENC_XFM_MBMUX_RND_LUMA_INTER_RNDFACT_RESET 0x155555

/***************************************************************************
 *ENC_XFM_MBMUX_RND_LUMA_INTRA - Luma Intra 4x4 Block AC Coefficient Rounding Factor
 ***************************************************************************/
#define VC4VCODEC0_ENC_XFM_MBMUX_RND_LUMA_INTRA           HW_REGISTER_RW( 0x7f50801c )
   #define VC4VCODEC0_ENC_XFM_MBMUX_RND_LUMA_INTRA_MASK   0x007fffff
   #define VC4VCODEC0_ENC_XFM_MBMUX_RND_LUMA_INTRA_WIDTH  23
   #define VC4VCODEC0_ENC_XFM_MBMUX_RND_LUMA_INTRA_RESET  0x002aaaab
   #define VC4VCODEC0_ENC_XFM_MBMUX_RND_LUMA_INTRA_RNDFACT_BITS 22:0
   #define VC4VCODEC0_ENC_XFM_MBMUX_RND_LUMA_INTRA_RNDFACT_SET 0x007fffff
   #define VC4VCODEC0_ENC_XFM_MBMUX_RND_LUMA_INTRA_RNDFACT_CLR 0xff800000
   #define VC4VCODEC0_ENC_XFM_MBMUX_RND_LUMA_INTRA_RNDFACT_MSB 22
   #define VC4VCODEC0_ENC_XFM_MBMUX_RND_LUMA_INTRA_RNDFACT_LSB 0
   #define VC4VCODEC0_ENC_XFM_MBMUX_RND_LUMA_INTRA_RNDFACT_RESET 0x2aaaab

/***************************************************************************
 *ENC_XFM_MBMUX_RND_CHROMA_INTER - Chroma Inter 4x4 Block AC Coefficient Rounding Factor
 ***************************************************************************/
#define VC4VCODEC0_ENC_XFM_MBMUX_RND_CHROMA_INTER         HW_REGISTER_RW( 0x7f508020 )
   #define VC4VCODEC0_ENC_XFM_MBMUX_RND_CHROMA_INTER_MASK  0x007fffff
   #define VC4VCODEC0_ENC_XFM_MBMUX_RND_CHROMA_INTER_WIDTH  23
   #define VC4VCODEC0_ENC_XFM_MBMUX_RND_CHROMA_INTER_RESET  0x00155555
   #define VC4VCODEC0_ENC_XFM_MBMUX_RND_CHROMA_INTER_RNDFACT_BITS 22:0
   #define VC4VCODEC0_ENC_XFM_MBMUX_RND_CHROMA_INTER_RNDFACT_SET 0x007fffff
   #define VC4VCODEC0_ENC_XFM_MBMUX_RND_CHROMA_INTER_RNDFACT_CLR 0xff800000
   #define VC4VCODEC0_ENC_XFM_MBMUX_RND_CHROMA_INTER_RNDFACT_MSB 22
   #define VC4VCODEC0_ENC_XFM_MBMUX_RND_CHROMA_INTER_RNDFACT_LSB 0
   #define VC4VCODEC0_ENC_XFM_MBMUX_RND_CHROMA_INTER_RNDFACT_RESET 0x155555

/***************************************************************************
 *ENC_XFM_MBMUX_RND_CHROMA_INTRA - Chroma Intra 4x4 Block AC Coefficient Rounding Factor
 ***************************************************************************/
#define VC4VCODEC0_ENC_XFM_MBMUX_RND_CHROMA_INTRA         HW_REGISTER_RW( 0x7f508024 )
   #define VC4VCODEC0_ENC_XFM_MBMUX_RND_CHROMA_INTRA_MASK  0x007fffff
   #define VC4VCODEC0_ENC_XFM_MBMUX_RND_CHROMA_INTRA_WIDTH  23
   #define VC4VCODEC0_ENC_XFM_MBMUX_RND_CHROMA_INTRA_RESET  0x002aaaab
   #define VC4VCODEC0_ENC_XFM_MBMUX_RND_CHROMA_INTRA_RNDFACT_BITS 22:0
   #define VC4VCODEC0_ENC_XFM_MBMUX_RND_CHROMA_INTRA_RNDFACT_SET 0x007fffff
   #define VC4VCODEC0_ENC_XFM_MBMUX_RND_CHROMA_INTRA_RNDFACT_CLR 0xff800000
   #define VC4VCODEC0_ENC_XFM_MBMUX_RND_CHROMA_INTRA_RNDFACT_MSB 22
   #define VC4VCODEC0_ENC_XFM_MBMUX_RND_CHROMA_INTRA_RNDFACT_LSB 0
   #define VC4VCODEC0_ENC_XFM_MBMUX_RND_CHROMA_INTRA_RNDFACT_RESET 0x2aaaab

/***************************************************************************
 *ENC_XFM_MBMUX_CBP - Coded Block Pattern
 ***************************************************************************/
#define VC4VCODEC0_ENC_XFM_MBMUX_CBP                      HW_REGISTER_RO( 0x7f508038 )
   #define VC4VCODEC0_ENC_XFM_MBMUX_CBP_MASK              0x0000003f
   #define VC4VCODEC0_ENC_XFM_MBMUX_CBP_WIDTH             6
   #define VC4VCODEC0_ENC_XFM_MBMUX_CBP_RESET             0x00000000
   #define VC4VCODEC0_ENC_XFM_MBMUX_CBP_CHROMA_AC_BITS    5:5
   #define VC4VCODEC0_ENC_XFM_MBMUX_CBP_CHROMA_AC_SET     0x00000020
   #define VC4VCODEC0_ENC_XFM_MBMUX_CBP_CHROMA_AC_CLR     0xffffffdf
   #define VC4VCODEC0_ENC_XFM_MBMUX_CBP_CHROMA_AC_MSB     5
   #define VC4VCODEC0_ENC_XFM_MBMUX_CBP_CHROMA_AC_LSB     5
   #define VC4VCODEC0_ENC_XFM_MBMUX_CBP_CHROMA_AC_RESET   0x0

   #define VC4VCODEC0_ENC_XFM_MBMUX_CBP_CHROMA_DC_BITS    4:4
   #define VC4VCODEC0_ENC_XFM_MBMUX_CBP_CHROMA_DC_SET     0x00000010
   #define VC4VCODEC0_ENC_XFM_MBMUX_CBP_CHROMA_DC_CLR     0xffffffef
   #define VC4VCODEC0_ENC_XFM_MBMUX_CBP_CHROMA_DC_MSB     4
   #define VC4VCODEC0_ENC_XFM_MBMUX_CBP_CHROMA_DC_LSB     4
   #define VC4VCODEC0_ENC_XFM_MBMUX_CBP_CHROMA_DC_RESET   0x0

   #define VC4VCODEC0_ENC_XFM_MBMUX_CBP_LUMA_BITS         3:0
   #define VC4VCODEC0_ENC_XFM_MBMUX_CBP_LUMA_SET          0x0000000f
   #define VC4VCODEC0_ENC_XFM_MBMUX_CBP_LUMA_CLR          0xfffffff0
   #define VC4VCODEC0_ENC_XFM_MBMUX_CBP_LUMA_MSB          3
   #define VC4VCODEC0_ENC_XFM_MBMUX_CBP_LUMA_LSB          0
   #define VC4VCODEC0_ENC_XFM_MBMUX_CBP_LUMA_RESET        0x0

/***************************************************************************
 *ENC_XFM_MBMUX_TOP_CBF - Coded Block Pattern
 ***************************************************************************/
#define VC4VCODEC0_ENC_XFM_MBMUX_TOP_CBF                  HW_REGISTER_RO( 0x7f50803c )
   #define VC4VCODEC0_ENC_XFM_MBMUX_TOP_CBF_MASK          0x0000003d
   #define VC4VCODEC0_ENC_XFM_MBMUX_TOP_CBF_WIDTH         6
   #define VC4VCODEC0_ENC_XFM_MBMUX_TOP_CBF_RESET         0x00000000
   #define VC4VCODEC0_ENC_XFM_MBMUX_TOP_CBF_CBF_B15_BITS  5:5
   #define VC4VCODEC0_ENC_XFM_MBMUX_TOP_CBF_CBF_B15_SET   0x00000020
   #define VC4VCODEC0_ENC_XFM_MBMUX_TOP_CBF_CBF_B15_CLR   0xffffffdf
   #define VC4VCODEC0_ENC_XFM_MBMUX_TOP_CBF_CBF_B15_MSB   5
   #define VC4VCODEC0_ENC_XFM_MBMUX_TOP_CBF_CBF_B15_LSB   5
   #define VC4VCODEC0_ENC_XFM_MBMUX_TOP_CBF_CBF_B15_RESET 0x0

   #define VC4VCODEC0_ENC_XFM_MBMUX_TOP_CBF_CBF_B14_BITS  4:4
   #define VC4VCODEC0_ENC_XFM_MBMUX_TOP_CBF_CBF_B14_SET   0x00000010
   #define VC4VCODEC0_ENC_XFM_MBMUX_TOP_CBF_CBF_B14_CLR   0xffffffef
   #define VC4VCODEC0_ENC_XFM_MBMUX_TOP_CBF_CBF_B14_MSB   4
   #define VC4VCODEC0_ENC_XFM_MBMUX_TOP_CBF_CBF_B14_LSB   4
   #define VC4VCODEC0_ENC_XFM_MBMUX_TOP_CBF_CBF_B14_RESET 0x0

   #define VC4VCODEC0_ENC_XFM_MBMUX_TOP_CBF_CBF_B11_BITS  3:3
   #define VC4VCODEC0_ENC_XFM_MBMUX_TOP_CBF_CBF_B11_SET   0x00000008
   #define VC4VCODEC0_ENC_XFM_MBMUX_TOP_CBF_CBF_B11_CLR   0xfffffff7
   #define VC4VCODEC0_ENC_XFM_MBMUX_TOP_CBF_CBF_B11_MSB   3
   #define VC4VCODEC0_ENC_XFM_MBMUX_TOP_CBF_CBF_B11_LSB   3
   #define VC4VCODEC0_ENC_XFM_MBMUX_TOP_CBF_CBF_B11_RESET 0x0

   #define VC4VCODEC0_ENC_XFM_MBMUX_TOP_CBF_CBF_B10_BITS  2:2
   #define VC4VCODEC0_ENC_XFM_MBMUX_TOP_CBF_CBF_B10_SET   0x00000004
   #define VC4VCODEC0_ENC_XFM_MBMUX_TOP_CBF_CBF_B10_CLR   0xfffffffb
   #define VC4VCODEC0_ENC_XFM_MBMUX_TOP_CBF_CBF_B10_MSB   2
   #define VC4VCODEC0_ENC_XFM_MBMUX_TOP_CBF_CBF_B10_LSB   2
   #define VC4VCODEC0_ENC_XFM_MBMUX_TOP_CBF_CBF_B10_RESET 0x0

   #define VC4VCODEC0_ENC_XFM_MBMUX_TOP_CBF_IS_INTRA_BITS 0:0
   #define VC4VCODEC0_ENC_XFM_MBMUX_TOP_CBF_IS_INTRA_SET  0x00000001
   #define VC4VCODEC0_ENC_XFM_MBMUX_TOP_CBF_IS_INTRA_CLR  0xfffffffe
   #define VC4VCODEC0_ENC_XFM_MBMUX_TOP_CBF_IS_INTRA_MSB  0
   #define VC4VCODEC0_ENC_XFM_MBMUX_TOP_CBF_IS_INTRA_LSB  0
   #define VC4VCODEC0_ENC_XFM_MBMUX_TOP_CBF_IS_INTRA_RESET 0x0

/***************************************************************************
 *ENC_XFM_MBMUX_ROUND_CONTROL - Rounding modes for I/P frames, inter/intra, 4x4, 8x8, 16x16 and luma/chroma
 ***************************************************************************/
#define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL            HW_REGISTER_RW( 0x7f508040 )
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_MASK    0x00001fff
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_WIDTH   13
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_RESET   0x0000104d
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_REORDER_TRANSFORM_BITS 12:12
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_REORDER_TRANSFORM_SET 0x00001000
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_REORDER_TRANSFORM_CLR 0xffffefff
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_REORDER_TRANSFORM_MSB 12
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_REORDER_TRANSFORM_LSB 12
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_REORDER_TRANSFORM_RESET 0x1

   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_MC_16X16C_BITS 11:11
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_MC_16X16C_SET 0x00000800
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_MC_16X16C_CLR 0xfffff7ff
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_MC_16X16C_MSB 11
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_MC_16X16C_LSB 11
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_MC_16X16C_RESET 0x0

   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_MC_16X16L_BITS 10:10
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_MC_16X16L_SET 0x00000400
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_MC_16X16L_CLR 0xfffffbff
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_MC_16X16L_MSB 10
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_MC_16X16L_LSB 10
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_MC_16X16L_RESET 0x0

   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_MC_8X8L_BITS 9:9
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_MC_8X8L_SET 0x00000200
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_MC_8X8L_CLR 0xfffffdff
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_MC_8X8L_MSB 9
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_MC_8X8L_LSB 9
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_MC_8X8L_RESET 0x0

   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_MC_4X4L_BITS 8:8
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_MC_4X4L_SET 0x00000100
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_MC_4X4L_CLR 0xfffffeff
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_MC_4X4L_MSB 8
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_MC_4X4L_LSB 8
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_MC_4X4L_RESET 0x0

   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_SP_16X16C_BITS 7:7
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_SP_16X16C_SET 0x00000080
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_SP_16X16C_CLR 0xffffff7f
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_SP_16X16C_MSB 7
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_SP_16X16C_LSB 7
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_SP_16X16C_RESET 0x0

   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_SP_16X16L_BITS 6:6
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_SP_16X16L_SET 0x00000040
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_SP_16X16L_CLR 0xffffffbf
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_SP_16X16L_MSB 6
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_SP_16X16L_LSB 6
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_SP_16X16L_RESET 0x1

   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_SP8X8L_BITS 5:5
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_SP8X8L_SET 0x00000020
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_SP8X8L_CLR 0xffffffdf
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_SP8X8L_MSB 5
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_SP8X8L_LSB 5
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_SP8X8L_RESET 0x0

   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_SP4X4L_BITS 4:4
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_SP4X4L_SET 0x00000010
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_SP4X4L_CLR 0xffffffef
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_SP4X4L_MSB 4
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_SP4X4L_LSB 4
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_P_SP4X4L_RESET 0x0

   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_I16X16C_BITS 3:3
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_I16X16C_SET 0x00000008
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_I16X16C_CLR 0xfffffff7
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_I16X16C_MSB 3
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_I16X16C_LSB 3
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_I16X16C_RESET 0x1

   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_I16X16L_BITS 2:2
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_I16X16L_SET 0x00000004
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_I16X16L_CLR 0xfffffffb
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_I16X16L_MSB 2
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_I16X16L_LSB 2
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_I16X16L_RESET 0x1

   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_I8X8L_BITS 1:1
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_I8X8L_SET 0x00000002
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_I8X8L_CLR 0xfffffffd
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_I8X8L_MSB 1
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_I8X8L_LSB 1
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_I8X8L_RESET 0x0

   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_I4X4L_BITS 0:0
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_I4X4L_SET 0x00000001
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_I4X4L_CLR 0xfffffffe
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_I4X4L_MSB 0
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_I4X4L_LSB 0
   #define VC4VCODEC0_ENC_XFM_MBMUX_ROUND_CONTROL_P_CTRL_I4X4L_RESET 0x1

/***************************************************************************
 *BG_INSTR_DCT_WRITE - DCT_WRITE command
 ***************************************************************************/
#define VC4VCODEC0_BG_INSTR_DCT_WRITE                     HW_REGISTER_RW( 0x7f5f0000 )
   #define VC4VCODEC0_BG_INSTR_DCT_WRITE_MASK             0x00000001
   #define VC4VCODEC0_BG_INSTR_DCT_WRITE_WIDTH            1
   #define VC4VCODEC0_BG_INSTR_DCT_WRITE_RESET            0x00000000
   #define VC4VCODEC0_BG_INSTR_DCT_WRITE_DCT_WRITE_BITS   0:0
   #define VC4VCODEC0_BG_INSTR_DCT_WRITE_DCT_WRITE_SET    0x00000001
   #define VC4VCODEC0_BG_INSTR_DCT_WRITE_DCT_WRITE_CLR    0xfffffffe
   #define VC4VCODEC0_BG_INSTR_DCT_WRITE_DCT_WRITE_MSB    0
   #define VC4VCODEC0_BG_INSTR_DCT_WRITE_DCT_WRITE_LSB    0
   #define VC4VCODEC0_BG_INSTR_DCT_WRITE_DCT_WRITE_RESET  0x0

/***************************************************************************
 *BG_INSTR_PUTAC_RESET_REG - PUT AC command
 ***************************************************************************/
#define VC4VCODEC0_BG_INSTR_PUTAC_RESET_REG               HW_REGISTER_RW( 0x7f5f0004 )
   #define VC4VCODEC0_BG_INSTR_PUTAC_RESET_REG_MASK       0x00000001
   #define VC4VCODEC0_BG_INSTR_PUTAC_RESET_REG_WIDTH      1
   #define VC4VCODEC0_BG_INSTR_PUTAC_RESET_REG_RESET      0x00000000
   #define VC4VCODEC0_BG_INSTR_PUTAC_RESET_REG_PUTAC_RESET_BITS 0:0
   #define VC4VCODEC0_BG_INSTR_PUTAC_RESET_REG_PUTAC_RESET_SET 0x00000001
   #define VC4VCODEC0_BG_INSTR_PUTAC_RESET_REG_PUTAC_RESET_CLR 0xfffffffe
   #define VC4VCODEC0_BG_INSTR_PUTAC_RESET_REG_PUTAC_RESET_MSB 0
   #define VC4VCODEC0_BG_INSTR_PUTAC_RESET_REG_PUTAC_RESET_LSB 0
   #define VC4VCODEC0_BG_INSTR_PUTAC_RESET_REG_PUTAC_RESET_RESET 0x0

/***************************************************************************
 *BG_INSTR_INIT_MPEGTYPE - INIT MPEGTYPE
 ***************************************************************************/
#define VC4VCODEC0_BG_INSTR_INIT_MPEGTYPE                 HW_REGISTER_RW( 0x7f5f0008 )
   #define VC4VCODEC0_BG_INSTR_INIT_MPEGTYPE_MASK         0x0000001f
   #define VC4VCODEC0_BG_INSTR_INIT_MPEGTYPE_WIDTH        5
   #define VC4VCODEC0_BG_INSTR_INIT_MPEGTYPE_RESET        0x00000000
   #define VC4VCODEC0_BG_INSTR_INIT_MPEGTYPE_CBP_MODE_BITS 4:4
   #define VC4VCODEC0_BG_INSTR_INIT_MPEGTYPE_CBP_MODE_SET 0x00000010
   #define VC4VCODEC0_BG_INSTR_INIT_MPEGTYPE_CBP_MODE_CLR 0xffffffef
   #define VC4VCODEC0_BG_INSTR_INIT_MPEGTYPE_CBP_MODE_MSB 4
   #define VC4VCODEC0_BG_INSTR_INIT_MPEGTYPE_CBP_MODE_LSB 4
   #define VC4VCODEC0_BG_INSTR_INIT_MPEGTYPE_CBP_MODE_RESET 0x0

   #define VC4VCODEC0_BG_INSTR_INIT_MPEGTYPE_INTRA_BITS   3:3
   #define VC4VCODEC0_BG_INSTR_INIT_MPEGTYPE_INTRA_SET    0x00000008
   #define VC4VCODEC0_BG_INSTR_INIT_MPEGTYPE_INTRA_CLR    0xfffffff7
   #define VC4VCODEC0_BG_INSTR_INIT_MPEGTYPE_INTRA_MSB    3
   #define VC4VCODEC0_BG_INSTR_INIT_MPEGTYPE_INTRA_LSB    3
   #define VC4VCODEC0_BG_INSTR_INIT_MPEGTYPE_INTRA_RESET  0x0

   #define VC4VCODEC0_BG_INSTR_INIT_MPEGTYPE_MPEG4_BITS   2:2
   #define VC4VCODEC0_BG_INSTR_INIT_MPEGTYPE_MPEG4_SET    0x00000004
   #define VC4VCODEC0_BG_INSTR_INIT_MPEGTYPE_MPEG4_CLR    0xfffffffb
   #define VC4VCODEC0_BG_INSTR_INIT_MPEGTYPE_MPEG4_MSB    2
   #define VC4VCODEC0_BG_INSTR_INIT_MPEGTYPE_MPEG4_LSB    2
   #define VC4VCODEC0_BG_INSTR_INIT_MPEGTYPE_MPEG4_RESET  0x0

   #define VC4VCODEC0_BG_INSTR_INIT_MPEGTYPE_MPEG2_BITS   1:1
   #define VC4VCODEC0_BG_INSTR_INIT_MPEGTYPE_MPEG2_SET    0x00000002
   #define VC4VCODEC0_BG_INSTR_INIT_MPEGTYPE_MPEG2_CLR    0xfffffffd
   #define VC4VCODEC0_BG_INSTR_INIT_MPEGTYPE_MPEG2_MSB    1
   #define VC4VCODEC0_BG_INSTR_INIT_MPEGTYPE_MPEG2_LSB    1
   #define VC4VCODEC0_BG_INSTR_INIT_MPEGTYPE_MPEG2_RESET  0x0

   #define VC4VCODEC0_BG_INSTR_INIT_MPEGTYPE_MPEG1_BITS   0:0
   #define VC4VCODEC0_BG_INSTR_INIT_MPEGTYPE_MPEG1_SET    0x00000001
   #define VC4VCODEC0_BG_INSTR_INIT_MPEGTYPE_MPEG1_CLR    0xfffffffe
   #define VC4VCODEC0_BG_INSTR_INIT_MPEGTYPE_MPEG1_MSB    0
   #define VC4VCODEC0_BG_INSTR_INIT_MPEGTYPE_MPEG1_LSB    0
   #define VC4VCODEC0_BG_INSTR_INIT_MPEGTYPE_MPEG1_RESET  0x0

/***************************************************************************
 *BG_INSTR_INTRA_MAXRUN - INTRA MAX RUN
 ***************************************************************************/
#define VC4VCODEC0_BG_INSTR_INTRA_MAXRUN                  HW_REGISTER_RW( 0x7f5f000c )
   #define VC4VCODEC0_BG_INSTR_INTRA_MAXRUN_MASK          0x0000003f
   #define VC4VCODEC0_BG_INSTR_INTRA_MAXRUN_WIDTH         6
   #define VC4VCODEC0_BG_INSTR_INTRA_MAXRUN_RESET         0x00000000
   #define VC4VCODEC0_BG_INSTR_INTRA_MAXRUN_MAXRUN_VALUE_BITS 5:0
   #define VC4VCODEC0_BG_INSTR_INTRA_MAXRUN_MAXRUN_VALUE_SET 0x0000003f
   #define VC4VCODEC0_BG_INSTR_INTRA_MAXRUN_MAXRUN_VALUE_CLR 0xffffffc0
   #define VC4VCODEC0_BG_INSTR_INTRA_MAXRUN_MAXRUN_VALUE_MSB 5
   #define VC4VCODEC0_BG_INSTR_INTRA_MAXRUN_MAXRUN_VALUE_LSB 0
   #define VC4VCODEC0_BG_INSTR_INTRA_MAXRUN_MAXRUN_VALUE_RESET 0x0

/***************************************************************************
 *BG_INSTR_INTER_MAXRUN - INTER MAX RUN
 ***************************************************************************/
#define VC4VCODEC0_BG_INSTR_INTER_MAXRUN                  HW_REGISTER_RW( 0x7f5f0010 )
   #define VC4VCODEC0_BG_INSTR_INTER_MAXRUN_MASK          0x0000003f
   #define VC4VCODEC0_BG_INSTR_INTER_MAXRUN_WIDTH         6
   #define VC4VCODEC0_BG_INSTR_INTER_MAXRUN_RESET         0x00000000
   #define VC4VCODEC0_BG_INSTR_INTER_MAXRUN_MAXRUN_VALUE_BITS 5:0
   #define VC4VCODEC0_BG_INSTR_INTER_MAXRUN_MAXRUN_VALUE_SET 0x0000003f
   #define VC4VCODEC0_BG_INSTR_INTER_MAXRUN_MAXRUN_VALUE_CLR 0xffffffc0
   #define VC4VCODEC0_BG_INSTR_INTER_MAXRUN_MAXRUN_VALUE_MSB 5
   #define VC4VCODEC0_BG_INSTR_INTER_MAXRUN_MAXRUN_VALUE_LSB 0
   #define VC4VCODEC0_BG_INSTR_INTER_MAXRUN_MAXRUN_VALUE_RESET 0x0

/***************************************************************************
 *BG_INSTR_INTRA_LAST_MAXRUN - INTRA LAST MAX RUN
 ***************************************************************************/
#define VC4VCODEC0_BG_INSTR_INTRA_LAST_MAXRUN             HW_REGISTER_RW( 0x7f5f0014 )
   #define VC4VCODEC0_BG_INSTR_INTRA_LAST_MAXRUN_MASK     0x0000003f
   #define VC4VCODEC0_BG_INSTR_INTRA_LAST_MAXRUN_WIDTH    6
   #define VC4VCODEC0_BG_INSTR_INTRA_LAST_MAXRUN_RESET    0x00000000
   #define VC4VCODEC0_BG_INSTR_INTRA_LAST_MAXRUN_MAXRUN_VALUE_BITS 5:0
   #define VC4VCODEC0_BG_INSTR_INTRA_LAST_MAXRUN_MAXRUN_VALUE_SET 0x0000003f
   #define VC4VCODEC0_BG_INSTR_INTRA_LAST_MAXRUN_MAXRUN_VALUE_CLR 0xffffffc0
   #define VC4VCODEC0_BG_INSTR_INTRA_LAST_MAXRUN_MAXRUN_VALUE_MSB 5
   #define VC4VCODEC0_BG_INSTR_INTRA_LAST_MAXRUN_MAXRUN_VALUE_LSB 0
   #define VC4VCODEC0_BG_INSTR_INTRA_LAST_MAXRUN_MAXRUN_VALUE_RESET 0x0

/***************************************************************************
 *BG_INSTR_INTER_LAST_MAXRUN - INTER LAST MAX RUN
 ***************************************************************************/
#define VC4VCODEC0_BG_INSTR_INTER_LAST_MAXRUN             HW_REGISTER_RW( 0x7f5f0018 )
   #define VC4VCODEC0_BG_INSTR_INTER_LAST_MAXRUN_MASK     0x0000003f
   #define VC4VCODEC0_BG_INSTR_INTER_LAST_MAXRUN_WIDTH    6
   #define VC4VCODEC0_BG_INSTR_INTER_LAST_MAXRUN_RESET    0x00000000
   #define VC4VCODEC0_BG_INSTR_INTER_LAST_MAXRUN_MAXRUN_VALUE_BITS 5:0
   #define VC4VCODEC0_BG_INSTR_INTER_LAST_MAXRUN_MAXRUN_VALUE_SET 0x0000003f
   #define VC4VCODEC0_BG_INSTR_INTER_LAST_MAXRUN_MAXRUN_VALUE_CLR 0xffffffc0
   #define VC4VCODEC0_BG_INSTR_INTER_LAST_MAXRUN_MAXRUN_VALUE_MSB 5
   #define VC4VCODEC0_BG_INSTR_INTER_LAST_MAXRUN_MAXRUN_VALUE_LSB 0
   #define VC4VCODEC0_BG_INSTR_INTER_LAST_MAXRUN_MAXRUN_VALUE_RESET 0x0

/***************************************************************************
 *BG_INSTR_INTRA_MAXLEVEL - INTRA MAX LEVEL
 ***************************************************************************/
#define VC4VCODEC0_BG_INSTR_INTRA_MAXLEVEL                HW_REGISTER_RW( 0x7f5f001c )
   #define VC4VCODEC0_BG_INSTR_INTRA_MAXLEVEL_MASK        0x0000003f
   #define VC4VCODEC0_BG_INSTR_INTRA_MAXLEVEL_WIDTH       6
   #define VC4VCODEC0_BG_INSTR_INTRA_MAXLEVEL_RESET       0x00000000
   #define VC4VCODEC0_BG_INSTR_INTRA_MAXLEVEL_MAX_LEVEL_VALUE_BITS 5:0
   #define VC4VCODEC0_BG_INSTR_INTRA_MAXLEVEL_MAX_LEVEL_VALUE_SET 0x0000003f
   #define VC4VCODEC0_BG_INSTR_INTRA_MAXLEVEL_MAX_LEVEL_VALUE_CLR 0xffffffc0
   #define VC4VCODEC0_BG_INSTR_INTRA_MAXLEVEL_MAX_LEVEL_VALUE_MSB 5
   #define VC4VCODEC0_BG_INSTR_INTRA_MAXLEVEL_MAX_LEVEL_VALUE_LSB 0
   #define VC4VCODEC0_BG_INSTR_INTRA_MAXLEVEL_MAX_LEVEL_VALUE_RESET 0x0

/***************************************************************************
 *BG_INSTR_INTER_MAXLEVEL - INTER MAX LEVEL
 ***************************************************************************/
#define VC4VCODEC0_BG_INSTR_INTER_MAXLEVEL                HW_REGISTER_RW( 0x7f5f0020 )
   #define VC4VCODEC0_BG_INSTR_INTER_MAXLEVEL_MASK        0x0000003f
   #define VC4VCODEC0_BG_INSTR_INTER_MAXLEVEL_WIDTH       6
   #define VC4VCODEC0_BG_INSTR_INTER_MAXLEVEL_RESET       0x00000000
   #define VC4VCODEC0_BG_INSTR_INTER_MAXLEVEL_MAX_LEVEL_VALUE_BITS 5:0
   #define VC4VCODEC0_BG_INSTR_INTER_MAXLEVEL_MAX_LEVEL_VALUE_SET 0x0000003f
   #define VC4VCODEC0_BG_INSTR_INTER_MAXLEVEL_MAX_LEVEL_VALUE_CLR 0xffffffc0
   #define VC4VCODEC0_BG_INSTR_INTER_MAXLEVEL_MAX_LEVEL_VALUE_MSB 5
   #define VC4VCODEC0_BG_INSTR_INTER_MAXLEVEL_MAX_LEVEL_VALUE_LSB 0
   #define VC4VCODEC0_BG_INSTR_INTER_MAXLEVEL_MAX_LEVEL_VALUE_RESET 0x0

/***************************************************************************
 *BG_INSTR_INTRA_LAST_MAXLEVEL - INTRA LAST MAX LEVEL
 ***************************************************************************/
#define VC4VCODEC0_BG_INSTR_INTRA_LAST_MAXLEVEL           HW_REGISTER_RW( 0x7f5f0024 )
   #define VC4VCODEC0_BG_INSTR_INTRA_LAST_MAXLEVEL_MASK   0x0000003f
   #define VC4VCODEC0_BG_INSTR_INTRA_LAST_MAXLEVEL_WIDTH  6
   #define VC4VCODEC0_BG_INSTR_INTRA_LAST_MAXLEVEL_RESET  0x00000000
   #define VC4VCODEC0_BG_INSTR_INTRA_LAST_MAXLEVEL_MAX_LEVEL_VALUE_BITS 5:0
   #define VC4VCODEC0_BG_INSTR_INTRA_LAST_MAXLEVEL_MAX_LEVEL_VALUE_SET 0x0000003f
   #define VC4VCODEC0_BG_INSTR_INTRA_LAST_MAXLEVEL_MAX_LEVEL_VALUE_CLR 0xffffffc0
   #define VC4VCODEC0_BG_INSTR_INTRA_LAST_MAXLEVEL_MAX_LEVEL_VALUE_MSB 5
   #define VC4VCODEC0_BG_INSTR_INTRA_LAST_MAXLEVEL_MAX_LEVEL_VALUE_LSB 0
   #define VC4VCODEC0_BG_INSTR_INTRA_LAST_MAXLEVEL_MAX_LEVEL_VALUE_RESET 0x0

/***************************************************************************
 *BG_INSTR_INTER_LAST_MAXLEVEL - INTER LAST MAX LEVEL
 ***************************************************************************/
#define VC4VCODEC0_BG_INSTR_INTER_LAST_MAXLEVEL           HW_REGISTER_RW( 0x7f5f0028 )
   #define VC4VCODEC0_BG_INSTR_INTER_LAST_MAXLEVEL_MASK   0x0000003f
   #define VC4VCODEC0_BG_INSTR_INTER_LAST_MAXLEVEL_WIDTH  6
   #define VC4VCODEC0_BG_INSTR_INTER_LAST_MAXLEVEL_RESET  0x00000000
   #define VC4VCODEC0_BG_INSTR_INTER_LAST_MAXLEVEL_MAX_LEVEL_VALUE_BITS 5:0
   #define VC4VCODEC0_BG_INSTR_INTER_LAST_MAXLEVEL_MAX_LEVEL_VALUE_SET 0x0000003f
   #define VC4VCODEC0_BG_INSTR_INTER_LAST_MAXLEVEL_MAX_LEVEL_VALUE_CLR 0xffffffc0
   #define VC4VCODEC0_BG_INSTR_INTER_LAST_MAXLEVEL_MAX_LEVEL_VALUE_MSB 5
   #define VC4VCODEC0_BG_INSTR_INTER_LAST_MAXLEVEL_MAX_LEVEL_VALUE_LSB 0
   #define VC4VCODEC0_BG_INSTR_INTER_LAST_MAXLEVEL_MAX_LEVEL_VALUE_RESET 0x0

/***************************************************************************
 *BG_INSTR_INTRA_RUN_RAM_BASE - INTRA RUN RAM BASE
 ***************************************************************************/
#define VC4VCODEC0_BG_INSTR_INTRA_RUN_RAM_BASE            HW_REGISTER_RW( 0x7f5f002c )
   #define VC4VCODEC0_BG_INSTR_INTRA_RUN_RAM_BASE_MASK    0x000001ff
   #define VC4VCODEC0_BG_INSTR_INTRA_RUN_RAM_BASE_WIDTH   9
   #define VC4VCODEC0_BG_INSTR_INTRA_RUN_RAM_BASE_RESET   0x00000000
   #define VC4VCODEC0_BG_INSTR_INTRA_RUN_RAM_BASE_RAM_BASE_VALUE_BITS 8:0
   #define VC4VCODEC0_BG_INSTR_INTRA_RUN_RAM_BASE_RAM_BASE_VALUE_SET 0x000001ff
   #define VC4VCODEC0_BG_INSTR_INTRA_RUN_RAM_BASE_RAM_BASE_VALUE_CLR 0xfffffe00
   #define VC4VCODEC0_BG_INSTR_INTRA_RUN_RAM_BASE_RAM_BASE_VALUE_MSB 8
   #define VC4VCODEC0_BG_INSTR_INTRA_RUN_RAM_BASE_RAM_BASE_VALUE_LSB 0
   #define VC4VCODEC0_BG_INSTR_INTRA_RUN_RAM_BASE_RAM_BASE_VALUE_RESET 0x0

/***************************************************************************
 *BG_INSTR_INTER_RUN_RAM_BASE - INTER RUN RAM BASE
 ***************************************************************************/
#define VC4VCODEC0_BG_INSTR_INTER_RUN_RAM_BASE            HW_REGISTER_RW( 0x7f5f0030 )
   #define VC4VCODEC0_BG_INSTR_INTER_RUN_RAM_BASE_MASK    0x000001ff
   #define VC4VCODEC0_BG_INSTR_INTER_RUN_RAM_BASE_WIDTH   9
   #define VC4VCODEC0_BG_INSTR_INTER_RUN_RAM_BASE_RESET   0x00000000
   #define VC4VCODEC0_BG_INSTR_INTER_RUN_RAM_BASE_RAM_BASE_VALUE_BITS 8:0
   #define VC4VCODEC0_BG_INSTR_INTER_RUN_RAM_BASE_RAM_BASE_VALUE_SET 0x000001ff
   #define VC4VCODEC0_BG_INSTR_INTER_RUN_RAM_BASE_RAM_BASE_VALUE_CLR 0xfffffe00
   #define VC4VCODEC0_BG_INSTR_INTER_RUN_RAM_BASE_RAM_BASE_VALUE_MSB 8
   #define VC4VCODEC0_BG_INSTR_INTER_RUN_RAM_BASE_RAM_BASE_VALUE_LSB 0
   #define VC4VCODEC0_BG_INSTR_INTER_RUN_RAM_BASE_RAM_BASE_VALUE_RESET 0x0

/***************************************************************************
 *BG_INSTR_INTRA_LAST_RUN_RAM_BASE - INTRA LAST RUN RAM BASE
 ***************************************************************************/
#define VC4VCODEC0_BG_INSTR_INTRA_LAST_RUN_RAM_BASE       HW_REGISTER_RW( 0x7f5f0034 )
   #define VC4VCODEC0_BG_INSTR_INTRA_LAST_RUN_RAM_BASE_MASK  0x000001ff
   #define VC4VCODEC0_BG_INSTR_INTRA_LAST_RUN_RAM_BASE_WIDTH  9
   #define VC4VCODEC0_BG_INSTR_INTRA_LAST_RUN_RAM_BASE_RESET  0x00000000
   #define VC4VCODEC0_BG_INSTR_INTRA_LAST_RUN_RAM_BASE_RAM_BASE_VALUE_BITS 8:0
   #define VC4VCODEC0_BG_INSTR_INTRA_LAST_RUN_RAM_BASE_RAM_BASE_VALUE_SET 0x000001ff
   #define VC4VCODEC0_BG_INSTR_INTRA_LAST_RUN_RAM_BASE_RAM_BASE_VALUE_CLR 0xfffffe00
   #define VC4VCODEC0_BG_INSTR_INTRA_LAST_RUN_RAM_BASE_RAM_BASE_VALUE_MSB 8
   #define VC4VCODEC0_BG_INSTR_INTRA_LAST_RUN_RAM_BASE_RAM_BASE_VALUE_LSB 0
   #define VC4VCODEC0_BG_INSTR_INTRA_LAST_RUN_RAM_BASE_RAM_BASE_VALUE_RESET 0x0

/***************************************************************************
 *BG_INSTR_INTER_LAST_RUN_RAM_BASE - INTER LAST RUN RAM BASE
 ***************************************************************************/
#define VC4VCODEC0_BG_INSTR_INTER_LAST_RUN_RAM_BASE       HW_REGISTER_RW( 0x7f5f0038 )
   #define VC4VCODEC0_BG_INSTR_INTER_LAST_RUN_RAM_BASE_MASK  0x000001ff
   #define VC4VCODEC0_BG_INSTR_INTER_LAST_RUN_RAM_BASE_WIDTH  9
   #define VC4VCODEC0_BG_INSTR_INTER_LAST_RUN_RAM_BASE_RESET  0x00000000
   #define VC4VCODEC0_BG_INSTR_INTER_LAST_RUN_RAM_BASE_RAM_BASE_VALUE_BITS 8:0
   #define VC4VCODEC0_BG_INSTR_INTER_LAST_RUN_RAM_BASE_RAM_BASE_VALUE_SET 0x000001ff
   #define VC4VCODEC0_BG_INSTR_INTER_LAST_RUN_RAM_BASE_RAM_BASE_VALUE_CLR 0xfffffe00
   #define VC4VCODEC0_BG_INSTR_INTER_LAST_RUN_RAM_BASE_RAM_BASE_VALUE_MSB 8
   #define VC4VCODEC0_BG_INSTR_INTER_LAST_RUN_RAM_BASE_RAM_BASE_VALUE_LSB 0
   #define VC4VCODEC0_BG_INSTR_INTER_LAST_RUN_RAM_BASE_RAM_BASE_VALUE_RESET 0x0

/***************************************************************************
 *BG_INSTR_INTRA_LEVEL_RAM_BASE - INTRA LEVEL RAM BASE
 ***************************************************************************/
#define VC4VCODEC0_BG_INSTR_INTRA_LEVEL_RAM_BASE          HW_REGISTER_RW( 0x7f5f003c )
   #define VC4VCODEC0_BG_INSTR_INTRA_LEVEL_RAM_BASE_MASK  0x000001ff
   #define VC4VCODEC0_BG_INSTR_INTRA_LEVEL_RAM_BASE_WIDTH  9
   #define VC4VCODEC0_BG_INSTR_INTRA_LEVEL_RAM_BASE_RESET  0x00000000
   #define VC4VCODEC0_BG_INSTR_INTRA_LEVEL_RAM_BASE_RAM_BASE_VALUE_BITS 8:0
   #define VC4VCODEC0_BG_INSTR_INTRA_LEVEL_RAM_BASE_RAM_BASE_VALUE_SET 0x000001ff
   #define VC4VCODEC0_BG_INSTR_INTRA_LEVEL_RAM_BASE_RAM_BASE_VALUE_CLR 0xfffffe00
   #define VC4VCODEC0_BG_INSTR_INTRA_LEVEL_RAM_BASE_RAM_BASE_VALUE_MSB 8
   #define VC4VCODEC0_BG_INSTR_INTRA_LEVEL_RAM_BASE_RAM_BASE_VALUE_LSB 0
   #define VC4VCODEC0_BG_INSTR_INTRA_LEVEL_RAM_BASE_RAM_BASE_VALUE_RESET 0x0

/***************************************************************************
 *BG_INSTR_INTER_LEVEL_RAM_BASE - INTER LEVEL RAM BASE
 ***************************************************************************/
#define VC4VCODEC0_BG_INSTR_INTER_LEVEL_RAM_BASE          HW_REGISTER_RW( 0x7f5f0040 )
   #define VC4VCODEC0_BG_INSTR_INTER_LEVEL_RAM_BASE_MASK  0x000001ff
   #define VC4VCODEC0_BG_INSTR_INTER_LEVEL_RAM_BASE_WIDTH  9
   #define VC4VCODEC0_BG_INSTR_INTER_LEVEL_RAM_BASE_RESET  0x00000000
   #define VC4VCODEC0_BG_INSTR_INTER_LEVEL_RAM_BASE_RAM_BASE_VALUE_BITS 8:0
   #define VC4VCODEC0_BG_INSTR_INTER_LEVEL_RAM_BASE_RAM_BASE_VALUE_SET 0x000001ff
   #define VC4VCODEC0_BG_INSTR_INTER_LEVEL_RAM_BASE_RAM_BASE_VALUE_CLR 0xfffffe00
   #define VC4VCODEC0_BG_INSTR_INTER_LEVEL_RAM_BASE_RAM_BASE_VALUE_MSB 8
   #define VC4VCODEC0_BG_INSTR_INTER_LEVEL_RAM_BASE_RAM_BASE_VALUE_LSB 0
   #define VC4VCODEC0_BG_INSTR_INTER_LEVEL_RAM_BASE_RAM_BASE_VALUE_RESET 0x0

/***************************************************************************
 *BG_INSTR_INTRA_LAST_LEVEL_RAM_BASE - INTRA LAST LEVEL RAM BASE
 ***************************************************************************/
#define VC4VCODEC0_BG_INSTR_INTRA_LAST_LEVEL_RAM_BASE     HW_REGISTER_RW( 0x7f5f0044 )
   #define VC4VCODEC0_BG_INSTR_INTRA_LAST_LEVEL_RAM_BASE_MASK  0x000001ff
   #define VC4VCODEC0_BG_INSTR_INTRA_LAST_LEVEL_RAM_BASE_WIDTH  9
   #define VC4VCODEC0_BG_INSTR_INTRA_LAST_LEVEL_RAM_BASE_RESET  0x00000000
   #define VC4VCODEC0_BG_INSTR_INTRA_LAST_LEVEL_RAM_BASE_RAM_BASE_VALUE_BITS 8:0
   #define VC4VCODEC0_BG_INSTR_INTRA_LAST_LEVEL_RAM_BASE_RAM_BASE_VALUE_SET 0x000001ff
   #define VC4VCODEC0_BG_INSTR_INTRA_LAST_LEVEL_RAM_BASE_RAM_BASE_VALUE_CLR 0xfffffe00
   #define VC4VCODEC0_BG_INSTR_INTRA_LAST_LEVEL_RAM_BASE_RAM_BASE_VALUE_MSB 8
   #define VC4VCODEC0_BG_INSTR_INTRA_LAST_LEVEL_RAM_BASE_RAM_BASE_VALUE_LSB 0
   #define VC4VCODEC0_BG_INSTR_INTRA_LAST_LEVEL_RAM_BASE_RAM_BASE_VALUE_RESET 0x0

/***************************************************************************
 *BG_INSTR_INTER_LAST_LEVEL_RAM_BASE - INTER LAST LEVEL RAM BASE
 ***************************************************************************/
#define VC4VCODEC0_BG_INSTR_INTER_LAST_LEVEL_RAM_BASE     HW_REGISTER_RW( 0x7f5f0048 )
   #define VC4VCODEC0_BG_INSTR_INTER_LAST_LEVEL_RAM_BASE_MASK  0x000001ff
   #define VC4VCODEC0_BG_INSTR_INTER_LAST_LEVEL_RAM_BASE_WIDTH  9
   #define VC4VCODEC0_BG_INSTR_INTER_LAST_LEVEL_RAM_BASE_RESET  0x00000000
   #define VC4VCODEC0_BG_INSTR_INTER_LAST_LEVEL_RAM_BASE_RAM_BASE_VALUE_BITS 8:0
   #define VC4VCODEC0_BG_INSTR_INTER_LAST_LEVEL_RAM_BASE_RAM_BASE_VALUE_SET 0x000001ff
   #define VC4VCODEC0_BG_INSTR_INTER_LAST_LEVEL_RAM_BASE_RAM_BASE_VALUE_CLR 0xfffffe00
   #define VC4VCODEC0_BG_INSTR_INTER_LAST_LEVEL_RAM_BASE_RAM_BASE_VALUE_MSB 8
   #define VC4VCODEC0_BG_INSTR_INTER_LAST_LEVEL_RAM_BASE_RAM_BASE_VALUE_LSB 0
   #define VC4VCODEC0_BG_INSTR_INTER_LAST_LEVEL_RAM_BASE_RAM_BASE_VALUE_RESET 0x0

/***************************************************************************
 *BG_INSTR_LAST_AC_LEVEL - LAST AC LEVEL
 ***************************************************************************/
#define VC4VCODEC0_BG_INSTR_LAST_AC_LEVEL                 HW_REGISTER_RW( 0x7f5f004c )
   #define VC4VCODEC0_BG_INSTR_LAST_AC_LEVEL_MASK         0x0000007f
   #define VC4VCODEC0_BG_INSTR_LAST_AC_LEVEL_WIDTH        7
   #define VC4VCODEC0_BG_INSTR_LAST_AC_LEVEL_RESET        0x00000000
   #define VC4VCODEC0_BG_INSTR_LAST_AC_LEVEL_LAST_AC_LEVEL_BITS 6:0
   #define VC4VCODEC0_BG_INSTR_LAST_AC_LEVEL_LAST_AC_LEVEL_SET 0x0000007f
   #define VC4VCODEC0_BG_INSTR_LAST_AC_LEVEL_LAST_AC_LEVEL_CLR 0xffffff80
   #define VC4VCODEC0_BG_INSTR_LAST_AC_LEVEL_LAST_AC_LEVEL_MSB 6
   #define VC4VCODEC0_BG_INSTR_LAST_AC_LEVEL_LAST_AC_LEVEL_LSB 0
   #define VC4VCODEC0_BG_INSTR_LAST_AC_LEVEL_LAST_AC_LEVEL_RESET 0x0

/***************************************************************************
 *BG_INSTR_DSP_STOP_ADDR - DSP STOP ADDRESS
 ***************************************************************************/
#define VC4VCODEC0_BG_INSTR_DSP_STOP_ADDR                 HW_REGISTER_RW( 0x7f5f0050 )
   #define VC4VCODEC0_BG_INSTR_DSP_STOP_ADDR_MASK         0x0000007f
   #define VC4VCODEC0_BG_INSTR_DSP_STOP_ADDR_WIDTH        7
   #define VC4VCODEC0_BG_INSTR_DSP_STOP_ADDR_RESET        0x00000000
   #define VC4VCODEC0_BG_INSTR_DSP_STOP_ADDR_DSP_STOP_ADDR_BITS 6:0
   #define VC4VCODEC0_BG_INSTR_DSP_STOP_ADDR_DSP_STOP_ADDR_SET 0x0000007f
   #define VC4VCODEC0_BG_INSTR_DSP_STOP_ADDR_DSP_STOP_ADDR_CLR 0xffffff80
   #define VC4VCODEC0_BG_INSTR_DSP_STOP_ADDR_DSP_STOP_ADDR_MSB 6
   #define VC4VCODEC0_BG_INSTR_DSP_STOP_ADDR_DSP_STOP_ADDR_LSB 0
   #define VC4VCODEC0_BG_INSTR_DSP_STOP_ADDR_DSP_STOP_ADDR_RESET 0x0

/***************************************************************************
 *BG_INSTR_CBP_REG - CBP REG VALUE
 ***************************************************************************/
#define VC4VCODEC0_BG_INSTR_CBP_REG                       HW_REGISTER_RW( 0x7f5f0054 )
   #define VC4VCODEC0_BG_INSTR_CBP_REG_MASK               0x0000003f
   #define VC4VCODEC0_BG_INSTR_CBP_REG_WIDTH              6
   #define VC4VCODEC0_BG_INSTR_CBP_REG_RESET              0x00000000
   #define VC4VCODEC0_BG_INSTR_CBP_REG_CBP_REG_BITS       5:0
   #define VC4VCODEC0_BG_INSTR_CBP_REG_CBP_REG_SET        0x0000003f
   #define VC4VCODEC0_BG_INSTR_CBP_REG_CBP_REG_CLR        0xffffffc0
   #define VC4VCODEC0_BG_INSTR_CBP_REG_CBP_REG_MSB        5
   #define VC4VCODEC0_BG_INSTR_CBP_REG_CBP_REG_LSB        0
   #define VC4VCODEC0_BG_INSTR_CBP_REG_CBP_REG_RESET      0x0

/***************************************************************************
 *BG_INSTR_PUTBIT_COUNTER - PUTBIT COUNTER
 ***************************************************************************/
#define VC4VCODEC0_BG_INSTR_PUTBIT_COUNTER                HW_REGISTER_RW( 0x7f5f0058 )
   #define VC4VCODEC0_BG_INSTR_PUTBIT_COUNTER_MASK        0xffffffff
   #define VC4VCODEC0_BG_INSTR_PUTBIT_COUNTER_WIDTH       32
   #define VC4VCODEC0_BG_INSTR_PUTBIT_COUNTER_RESET       0x00000000
   #define VC4VCODEC0_BG_INSTR_PUTBIT_COUNTER_BIT_COUNTER_VALUE_BITS 31:0
   #define VC4VCODEC0_BG_INSTR_PUTBIT_COUNTER_BIT_COUNTER_VALUE_SET 0xffffffff
   #define VC4VCODEC0_BG_INSTR_PUTBIT_COUNTER_BIT_COUNTER_VALUE_CLR 0x00000000
   #define VC4VCODEC0_BG_INSTR_PUTBIT_COUNTER_BIT_COUNTER_VALUE_MSB 31
   #define VC4VCODEC0_BG_INSTR_PUTBIT_COUNTER_BIT_COUNTER_VALUE_LSB 0
   #define VC4VCODEC0_BG_INSTR_PUTBIT_COUNTER_BIT_COUNTER_VALUE_RESET 0x0

/***************************************************************************
 *BG_INSTR_INIT_COMMAND - INIT COMMAND
 ***************************************************************************/
#define VC4VCODEC0_BG_INSTR_INIT_COMMAND                  HW_REGISTER_RW( 0x7f5f005c )
   #define VC4VCODEC0_BG_INSTR_INIT_COMMAND_MASK          0x00000001
   #define VC4VCODEC0_BG_INSTR_INIT_COMMAND_WIDTH         1
   #define VC4VCODEC0_BG_INSTR_INIT_COMMAND_RESET         0x00000000
   #define VC4VCODEC0_BG_INSTR_INIT_COMMAND_INIT_BITS     0:0
   #define VC4VCODEC0_BG_INSTR_INIT_COMMAND_INIT_SET      0x00000001
   #define VC4VCODEC0_BG_INSTR_INIT_COMMAND_INIT_CLR      0xfffffffe
   #define VC4VCODEC0_BG_INSTR_INIT_COMMAND_INIT_MSB      0
   #define VC4VCODEC0_BG_INSTR_INIT_COMMAND_INIT_LSB      0
   #define VC4VCODEC0_BG_INSTR_INIT_COMMAND_INIT_RESET    0x0

/***************************************************************************
 *BG_INSTR_OUT_POINTER - READ OUTPOINTER VALUE
 ***************************************************************************/
#define VC4VCODEC0_BG_INSTR_OUT_POINTER                   HW_REGISTER_RW( 0x7f5f0060 )
   #define VC4VCODEC0_BG_INSTR_OUT_POINTER_MASK           0x0000003f
   #define VC4VCODEC0_BG_INSTR_OUT_POINTER_WIDTH          6
   #define VC4VCODEC0_BG_INSTR_OUT_POINTER_RESET          0x00000000
   #define VC4VCODEC0_BG_INSTR_OUT_POINTER_OUT_POINTER_BITS 5:0
   #define VC4VCODEC0_BG_INSTR_OUT_POINTER_OUT_POINTER_SET 0x0000003f
   #define VC4VCODEC0_BG_INSTR_OUT_POINTER_OUT_POINTER_CLR 0xffffffc0
   #define VC4VCODEC0_BG_INSTR_OUT_POINTER_OUT_POINTER_MSB 5
   #define VC4VCODEC0_BG_INSTR_OUT_POINTER_OUT_POINTER_LSB 0
   #define VC4VCODEC0_BG_INSTR_OUT_POINTER_OUT_POINTER_RESET 0x0

/***************************************************************************
 *BG_INSTR_PUTBIT_10 - PUT BIT COMMAND
 ***************************************************************************/
#define VC4VCODEC0_BG_INSTR_PUTBIT_10                     HW_REGISTER_RW( 0x7f5f0064 )
   #define VC4VCODEC0_BG_INSTR_PUTBIT_10_MASK             0x0000ffff
   #define VC4VCODEC0_BG_INSTR_PUTBIT_10_WIDTH            16
   #define VC4VCODEC0_BG_INSTR_PUTBIT_10_RESET            0x00000000
   #define VC4VCODEC0_BG_INSTR_PUTBIT_10_CLEN_BITS        15:10
   #define VC4VCODEC0_BG_INSTR_PUTBIT_10_CLEN_SET         0x0000fc00
   #define VC4VCODEC0_BG_INSTR_PUTBIT_10_CLEN_CLR         0xffff03ff
   #define VC4VCODEC0_BG_INSTR_PUTBIT_10_CLEN_MSB         15
   #define VC4VCODEC0_BG_INSTR_PUTBIT_10_CLEN_LSB         10
   #define VC4VCODEC0_BG_INSTR_PUTBIT_10_CLEN_RESET       0x0

   #define VC4VCODEC0_BG_INSTR_PUTBIT_10_CWORD_BITS       9:0
   #define VC4VCODEC0_BG_INSTR_PUTBIT_10_CWORD_SET        0x000003ff
   #define VC4VCODEC0_BG_INSTR_PUTBIT_10_CWORD_CLR        0xfffffc00
   #define VC4VCODEC0_BG_INSTR_PUTBIT_10_CWORD_MSB        9
   #define VC4VCODEC0_BG_INSTR_PUTBIT_10_CWORD_LSB        0
   #define VC4VCODEC0_BG_INSTR_PUTBIT_10_CWORD_RESET      0x0

/***************************************************************************
 *BG_INSTR_PUTBIT_16 - PUT BIT COMMAND
 ***************************************************************************/
#define VC4VCODEC0_BG_INSTR_PUTBIT_16                     HW_REGISTER_RW( 0x7f5f0068 )
   #define VC4VCODEC0_BG_INSTR_PUTBIT_16_MASK             0x003fffff
   #define VC4VCODEC0_BG_INSTR_PUTBIT_16_WIDTH            22
   #define VC4VCODEC0_BG_INSTR_PUTBIT_16_RESET            0x00000000
   #define VC4VCODEC0_BG_INSTR_PUTBIT_16_CLEN_BITS        21:16
   #define VC4VCODEC0_BG_INSTR_PUTBIT_16_CLEN_SET         0x003f0000
   #define VC4VCODEC0_BG_INSTR_PUTBIT_16_CLEN_CLR         0xffc0ffff
   #define VC4VCODEC0_BG_INSTR_PUTBIT_16_CLEN_MSB         21
   #define VC4VCODEC0_BG_INSTR_PUTBIT_16_CLEN_LSB         16
   #define VC4VCODEC0_BG_INSTR_PUTBIT_16_CLEN_RESET       0x0

   #define VC4VCODEC0_BG_INSTR_PUTBIT_16_CWORD_BITS       15:0
   #define VC4VCODEC0_BG_INSTR_PUTBIT_16_CWORD_SET        0x0000ffff
   #define VC4VCODEC0_BG_INSTR_PUTBIT_16_CWORD_CLR        0xffff0000
   #define VC4VCODEC0_BG_INSTR_PUTBIT_16_CWORD_MSB        15
   #define VC4VCODEC0_BG_INSTR_PUTBIT_16_CWORD_LSB        0
   #define VC4VCODEC0_BG_INSTR_PUTBIT_16_CWORD_RESET      0x0

/***************************************************************************
 *BG_INSTR_PUTAC - PUT AC
 ***************************************************************************/
#define VC4VCODEC0_BG_INSTR_PUTAC                         HW_REGISTER_RW( 0x7f5f006c )
   #define VC4VCODEC0_BG_INSTR_PUTAC_MASK                 0x000001ff
   #define VC4VCODEC0_BG_INSTR_PUTAC_WIDTH                9
   #define VC4VCODEC0_BG_INSTR_PUTAC_RESET                0x00000000
   #define VC4VCODEC0_BG_INSTR_PUTAC_DCT_RD_ADDRESS_BITS  8:0
   #define VC4VCODEC0_BG_INSTR_PUTAC_DCT_RD_ADDRESS_SET   0x000001ff
   #define VC4VCODEC0_BG_INSTR_PUTAC_DCT_RD_ADDRESS_CLR   0xfffffe00
   #define VC4VCODEC0_BG_INSTR_PUTAC_DCT_RD_ADDRESS_MSB   8
   #define VC4VCODEC0_BG_INSTR_PUTAC_DCT_RD_ADDRESS_LSB   0
   #define VC4VCODEC0_BG_INSTR_PUTAC_DCT_RD_ADDRESS_RESET 0x0

/***************************************************************************
 *BG_INSTR_EXECSTATUS - EXEC STATUS
 ***************************************************************************/
#define VC4VCODEC0_BG_INSTR_EXECSTATUS                    HW_REGISTER_RW( 0x7f5f0070 )
   #define VC4VCODEC0_BG_INSTR_EXECSTATUS_MASK            0x00000001
   #define VC4VCODEC0_BG_INSTR_EXECSTATUS_WIDTH           1
   #define VC4VCODEC0_BG_INSTR_EXECSTATUS_RESET           0x00000000
   #define VC4VCODEC0_BG_INSTR_EXECSTATUS_EXEC_STATUS_BITS 0:0
   #define VC4VCODEC0_BG_INSTR_EXECSTATUS_EXEC_STATUS_SET 0x00000001
   #define VC4VCODEC0_BG_INSTR_EXECSTATUS_EXEC_STATUS_CLR 0xfffffffe
   #define VC4VCODEC0_BG_INSTR_EXECSTATUS_EXEC_STATUS_MSB 0
   #define VC4VCODEC0_BG_INSTR_EXECSTATUS_EXEC_STATUS_LSB 0
   #define VC4VCODEC0_BG_INSTR_EXECSTATUS_EXEC_STATUS_RESET 0x0

/***************************************************************************
 *BG_INSTR_REVISION_ID - Letter Box Generator Revision register
 ***************************************************************************/
#define VC4VCODEC0_BG_INSTR_REVISION_ID                   HW_REGISTER_RW( 0x7f5f0074 )
   #define VC4VCODEC0_BG_INSTR_REVISION_ID_MASK           0x000000ff
   #define VC4VCODEC0_BG_INSTR_REVISION_ID_WIDTH          8
   #define VC4VCODEC0_BG_INSTR_REVISION_ID_RESET          0x00000000
   #define VC4VCODEC0_BG_INSTR_REVISION_ID_MAJOR_BITS     7:4
   #define VC4VCODEC0_BG_INSTR_REVISION_ID_MAJOR_SET      0x000000f0
   #define VC4VCODEC0_BG_INSTR_REVISION_ID_MAJOR_CLR      0xffffff0f
   #define VC4VCODEC0_BG_INSTR_REVISION_ID_MAJOR_MSB      7
   #define VC4VCODEC0_BG_INSTR_REVISION_ID_MAJOR_LSB      4
   #define VC4VCODEC0_BG_INSTR_REVISION_ID_MAJOR_RESET    0x0

   #define VC4VCODEC0_BG_INSTR_REVISION_ID_MINOR_BITS     3:0
   #define VC4VCODEC0_BG_INSTR_REVISION_ID_MINOR_SET      0x0000000f
   #define VC4VCODEC0_BG_INSTR_REVISION_ID_MINOR_CLR      0xfffffff0
   #define VC4VCODEC0_BG_INSTR_REVISION_ID_MINOR_MSB      3
   #define VC4VCODEC0_BG_INSTR_REVISION_ID_MINOR_LSB      0
   #define VC4VCODEC0_BG_INSTR_REVISION_ID_MINOR_RESET    0x0

/***************************************************************************
 *BG_INSTR_PUTAC_ACCEL - PUTAC_ACCEL
 ***************************************************************************/
#define VC4VCODEC0_BG_INSTR_PUTAC_ACCEL                   HW_REGISTER_RW( 0x7f5f0078 )
   #define VC4VCODEC0_BG_INSTR_PUTAC_ACCEL_MASK           0xffffffff
   #define VC4VCODEC0_BG_INSTR_PUTAC_ACCEL_WIDTH          32
   #define VC4VCODEC0_BG_INSTR_PUTAC_ACCEL_RESET          0x00000000
   #define VC4VCODEC0_BG_INSTR_PUTAC_ACCEL_PUTAC_ACCEL_BITS 31:0
   #define VC4VCODEC0_BG_INSTR_PUTAC_ACCEL_PUTAC_ACCEL_SET 0xffffffff
   #define VC4VCODEC0_BG_INSTR_PUTAC_ACCEL_PUTAC_ACCEL_CLR 0x00000000
   #define VC4VCODEC0_BG_INSTR_PUTAC_ACCEL_PUTAC_ACCEL_MSB 31
   #define VC4VCODEC0_BG_INSTR_PUTAC_ACCEL_PUTAC_ACCEL_LSB 0
   #define VC4VCODEC0_BG_INSTR_PUTAC_ACCEL_PUTAC_ACCEL_RESET 0x0

/***************************************************************************
 *BG_DCTRAM_0 - DCT Memory Location 0
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_0                            HW_REGISTER_RW( 0x7f5f3000 )
   #define VC4VCODEC0_BG_DCTRAM_0_MASK                    0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_0_WIDTH                   12
   #define VC4VCODEC0_BG_DCTRAM_0_RESET                   0x00000000
   #define VC4VCODEC0_BG_DCTRAM_0_DATA_BITS               11:0
   #define VC4VCODEC0_BG_DCTRAM_0_DATA_SET                0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_0_DATA_CLR                0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_0_DATA_MSB                11
   #define VC4VCODEC0_BG_DCTRAM_0_DATA_LSB                0
   #define VC4VCODEC0_BG_DCTRAM_0_DATA_RESET              0x0

/***************************************************************************
 *BG_DCTRAM_1 - DCT Memory Location 1
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_1                            HW_REGISTER_RW( 0x7f5f3004 )
   #define VC4VCODEC0_BG_DCTRAM_1_MASK                    0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_1_WIDTH                   12
   #define VC4VCODEC0_BG_DCTRAM_1_RESET                   0x00000000
   #define VC4VCODEC0_BG_DCTRAM_1_DATA_BITS               11:0
   #define VC4VCODEC0_BG_DCTRAM_1_DATA_SET                0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_1_DATA_CLR                0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_1_DATA_MSB                11
   #define VC4VCODEC0_BG_DCTRAM_1_DATA_LSB                0
   #define VC4VCODEC0_BG_DCTRAM_1_DATA_RESET              0x0

/***************************************************************************
 *BG_DCTRAM_2 - DCT Memory Location 2
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_2                            HW_REGISTER_RW( 0x7f5f3008 )
   #define VC4VCODEC0_BG_DCTRAM_2_MASK                    0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_2_WIDTH                   12
   #define VC4VCODEC0_BG_DCTRAM_2_RESET                   0x00000000
   #define VC4VCODEC0_BG_DCTRAM_2_DATA_BITS               11:0
   #define VC4VCODEC0_BG_DCTRAM_2_DATA_SET                0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_2_DATA_CLR                0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_2_DATA_MSB                11
   #define VC4VCODEC0_BG_DCTRAM_2_DATA_LSB                0
   #define VC4VCODEC0_BG_DCTRAM_2_DATA_RESET              0x0

/***************************************************************************
 *BG_DCTRAM_3 - DCT Memory Location 3
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_3                            HW_REGISTER_RW( 0x7f5f300c )
   #define VC4VCODEC0_BG_DCTRAM_3_MASK                    0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_3_WIDTH                   12
   #define VC4VCODEC0_BG_DCTRAM_3_RESET                   0x00000000
   #define VC4VCODEC0_BG_DCTRAM_3_DATA_BITS               11:0
   #define VC4VCODEC0_BG_DCTRAM_3_DATA_SET                0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_3_DATA_CLR                0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_3_DATA_MSB                11
   #define VC4VCODEC0_BG_DCTRAM_3_DATA_LSB                0
   #define VC4VCODEC0_BG_DCTRAM_3_DATA_RESET              0x0

/***************************************************************************
 *BG_DCTRAM_4 - DCT Memory Location 4
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_4                            HW_REGISTER_RW( 0x7f5f3010 )
   #define VC4VCODEC0_BG_DCTRAM_4_MASK                    0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_4_WIDTH                   12
   #define VC4VCODEC0_BG_DCTRAM_4_RESET                   0x00000000
   #define VC4VCODEC0_BG_DCTRAM_4_DATA_BITS               11:0
   #define VC4VCODEC0_BG_DCTRAM_4_DATA_SET                0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_4_DATA_CLR                0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_4_DATA_MSB                11
   #define VC4VCODEC0_BG_DCTRAM_4_DATA_LSB                0
   #define VC4VCODEC0_BG_DCTRAM_4_DATA_RESET              0x0

/***************************************************************************
 *BG_DCTRAM_5 - DCT Memory Location 5
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_5                            HW_REGISTER_RW( 0x7f5f3014 )
   #define VC4VCODEC0_BG_DCTRAM_5_MASK                    0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_5_WIDTH                   12
   #define VC4VCODEC0_BG_DCTRAM_5_RESET                   0x00000000
   #define VC4VCODEC0_BG_DCTRAM_5_DATA_BITS               11:0
   #define VC4VCODEC0_BG_DCTRAM_5_DATA_SET                0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_5_DATA_CLR                0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_5_DATA_MSB                11
   #define VC4VCODEC0_BG_DCTRAM_5_DATA_LSB                0
   #define VC4VCODEC0_BG_DCTRAM_5_DATA_RESET              0x0

/***************************************************************************
 *BG_DCTRAM_6 - DCT Memory Location 6
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_6                            HW_REGISTER_RW( 0x7f5f3018 )
   #define VC4VCODEC0_BG_DCTRAM_6_MASK                    0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_6_WIDTH                   12
   #define VC4VCODEC0_BG_DCTRAM_6_RESET                   0x00000000
   #define VC4VCODEC0_BG_DCTRAM_6_DATA_BITS               11:0
   #define VC4VCODEC0_BG_DCTRAM_6_DATA_SET                0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_6_DATA_CLR                0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_6_DATA_MSB                11
   #define VC4VCODEC0_BG_DCTRAM_6_DATA_LSB                0
   #define VC4VCODEC0_BG_DCTRAM_6_DATA_RESET              0x0

/***************************************************************************
 *BG_DCTRAM_7 - DCT Memory Location 7
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_7                            HW_REGISTER_RW( 0x7f5f301c )
   #define VC4VCODEC0_BG_DCTRAM_7_MASK                    0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_7_WIDTH                   12
   #define VC4VCODEC0_BG_DCTRAM_7_RESET                   0x00000000
   #define VC4VCODEC0_BG_DCTRAM_7_DATA_BITS               11:0
   #define VC4VCODEC0_BG_DCTRAM_7_DATA_SET                0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_7_DATA_CLR                0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_7_DATA_MSB                11
   #define VC4VCODEC0_BG_DCTRAM_7_DATA_LSB                0
   #define VC4VCODEC0_BG_DCTRAM_7_DATA_RESET              0x0

/***************************************************************************
 *BG_DCTRAM_8 - DCT Memory Location 8
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_8                            HW_REGISTER_RW( 0x7f5f3020 )
   #define VC4VCODEC0_BG_DCTRAM_8_MASK                    0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_8_WIDTH                   12
   #define VC4VCODEC0_BG_DCTRAM_8_RESET                   0x00000000
   #define VC4VCODEC0_BG_DCTRAM_8_DATA_BITS               11:0
   #define VC4VCODEC0_BG_DCTRAM_8_DATA_SET                0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_8_DATA_CLR                0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_8_DATA_MSB                11
   #define VC4VCODEC0_BG_DCTRAM_8_DATA_LSB                0
   #define VC4VCODEC0_BG_DCTRAM_8_DATA_RESET              0x0

/***************************************************************************
 *BG_DCTRAM_9 - DCT Memory Location 9
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_9                            HW_REGISTER_RW( 0x7f5f3024 )
   #define VC4VCODEC0_BG_DCTRAM_9_MASK                    0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_9_WIDTH                   12
   #define VC4VCODEC0_BG_DCTRAM_9_RESET                   0x00000000
   #define VC4VCODEC0_BG_DCTRAM_9_DATA_BITS               11:0
   #define VC4VCODEC0_BG_DCTRAM_9_DATA_SET                0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_9_DATA_CLR                0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_9_DATA_MSB                11
   #define VC4VCODEC0_BG_DCTRAM_9_DATA_LSB                0
   #define VC4VCODEC0_BG_DCTRAM_9_DATA_RESET              0x0

/***************************************************************************
 *BG_DCTRAM_10 - DCT Memory Location 10
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_10                           HW_REGISTER_RW( 0x7f5f3028 )
   #define VC4VCODEC0_BG_DCTRAM_10_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_10_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_10_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_10_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_10_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_10_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_10_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_10_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_10_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_11 - DCT Memory Location 11
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_11                           HW_REGISTER_RW( 0x7f5f302c )
   #define VC4VCODEC0_BG_DCTRAM_11_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_11_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_11_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_11_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_11_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_11_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_11_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_11_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_11_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_12 - DCT Memory Location 12
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_12                           HW_REGISTER_RW( 0x7f5f3030 )
   #define VC4VCODEC0_BG_DCTRAM_12_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_12_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_12_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_12_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_12_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_12_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_12_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_12_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_12_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_13 - DCT Memory Location 13
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_13                           HW_REGISTER_RW( 0x7f5f3034 )
   #define VC4VCODEC0_BG_DCTRAM_13_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_13_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_13_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_13_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_13_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_13_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_13_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_13_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_13_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_14 - DCT Memory Location 14
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_14                           HW_REGISTER_RW( 0x7f5f3038 )
   #define VC4VCODEC0_BG_DCTRAM_14_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_14_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_14_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_14_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_14_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_14_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_14_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_14_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_14_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_15 - DCT Memory Location 15
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_15                           HW_REGISTER_RW( 0x7f5f303c )
   #define VC4VCODEC0_BG_DCTRAM_15_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_15_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_15_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_15_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_15_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_15_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_15_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_15_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_15_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_16 - DCT Memory Location 16
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_16                           HW_REGISTER_RW( 0x7f5f3040 )
   #define VC4VCODEC0_BG_DCTRAM_16_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_16_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_16_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_16_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_16_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_16_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_16_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_16_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_16_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_17 - DCT Memory Location 17
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_17                           HW_REGISTER_RW( 0x7f5f3044 )
   #define VC4VCODEC0_BG_DCTRAM_17_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_17_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_17_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_17_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_17_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_17_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_17_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_17_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_17_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_18 - DCT Memory Location 18
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_18                           HW_REGISTER_RW( 0x7f5f3048 )
   #define VC4VCODEC0_BG_DCTRAM_18_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_18_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_18_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_18_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_18_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_18_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_18_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_18_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_18_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_19 - DCT Memory Location 19
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_19                           HW_REGISTER_RW( 0x7f5f304c )
   #define VC4VCODEC0_BG_DCTRAM_19_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_19_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_19_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_19_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_19_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_19_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_19_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_19_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_19_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_20 - DCT Memory Location 20
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_20                           HW_REGISTER_RW( 0x7f5f3050 )
   #define VC4VCODEC0_BG_DCTRAM_20_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_20_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_20_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_20_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_20_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_20_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_20_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_20_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_20_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_21 - DCT Memory Location 21
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_21                           HW_REGISTER_RW( 0x7f5f3054 )
   #define VC4VCODEC0_BG_DCTRAM_21_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_21_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_21_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_21_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_21_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_21_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_21_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_21_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_21_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_22 - DCT Memory Location 22
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_22                           HW_REGISTER_RW( 0x7f5f3058 )
   #define VC4VCODEC0_BG_DCTRAM_22_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_22_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_22_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_22_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_22_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_22_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_22_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_22_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_22_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_23 - DCT Memory Location 23
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_23                           HW_REGISTER_RW( 0x7f5f305c )
   #define VC4VCODEC0_BG_DCTRAM_23_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_23_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_23_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_23_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_23_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_23_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_23_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_23_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_23_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_24 - DCT Memory Location 24
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_24                           HW_REGISTER_RW( 0x7f5f3060 )
   #define VC4VCODEC0_BG_DCTRAM_24_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_24_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_24_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_24_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_24_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_24_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_24_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_24_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_24_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_25 - DCT Memory Location 25
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_25                           HW_REGISTER_RW( 0x7f5f3064 )
   #define VC4VCODEC0_BG_DCTRAM_25_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_25_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_25_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_25_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_25_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_25_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_25_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_25_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_25_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_26 - DCT Memory Location 26
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_26                           HW_REGISTER_RW( 0x7f5f3068 )
   #define VC4VCODEC0_BG_DCTRAM_26_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_26_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_26_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_26_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_26_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_26_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_26_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_26_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_26_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_27 - DCT Memory Location 27
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_27                           HW_REGISTER_RW( 0x7f5f306c )
   #define VC4VCODEC0_BG_DCTRAM_27_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_27_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_27_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_27_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_27_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_27_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_27_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_27_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_27_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_28 - DCT Memory Location 28
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_28                           HW_REGISTER_RW( 0x7f5f3070 )
   #define VC4VCODEC0_BG_DCTRAM_28_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_28_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_28_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_28_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_28_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_28_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_28_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_28_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_28_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_29 - DCT Memory Location 29
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_29                           HW_REGISTER_RW( 0x7f5f3074 )
   #define VC4VCODEC0_BG_DCTRAM_29_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_29_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_29_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_29_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_29_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_29_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_29_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_29_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_29_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_30 - DCT Memory Location 30
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_30                           HW_REGISTER_RW( 0x7f5f3078 )
   #define VC4VCODEC0_BG_DCTRAM_30_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_30_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_30_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_30_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_30_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_30_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_30_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_30_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_30_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_31 - DCT Memory Location 31
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_31                           HW_REGISTER_RW( 0x7f5f307c )
   #define VC4VCODEC0_BG_DCTRAM_31_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_31_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_31_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_31_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_31_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_31_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_31_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_31_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_31_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_32 - DCT Memory Location 32
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_32                           HW_REGISTER_RW( 0x7f5f3080 )
   #define VC4VCODEC0_BG_DCTRAM_32_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_32_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_32_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_32_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_32_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_32_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_32_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_32_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_32_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_33 - DCT Memory Location 33
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_33                           HW_REGISTER_RW( 0x7f5f3084 )
   #define VC4VCODEC0_BG_DCTRAM_33_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_33_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_33_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_33_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_33_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_33_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_33_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_33_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_33_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_34 - DCT Memory Location 34
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_34                           HW_REGISTER_RW( 0x7f5f3088 )
   #define VC4VCODEC0_BG_DCTRAM_34_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_34_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_34_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_34_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_34_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_34_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_34_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_34_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_34_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_35 - DCT Memory Location 35
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_35                           HW_REGISTER_RW( 0x7f5f308c )
   #define VC4VCODEC0_BG_DCTRAM_35_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_35_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_35_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_35_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_35_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_35_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_35_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_35_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_35_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_36 - DCT Memory Location 36
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_36                           HW_REGISTER_RW( 0x7f5f3090 )
   #define VC4VCODEC0_BG_DCTRAM_36_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_36_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_36_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_36_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_36_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_36_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_36_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_36_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_36_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_37 - DCT Memory Location 37
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_37                           HW_REGISTER_RW( 0x7f5f3094 )
   #define VC4VCODEC0_BG_DCTRAM_37_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_37_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_37_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_37_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_37_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_37_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_37_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_37_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_37_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_38 - DCT Memory Location 38
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_38                           HW_REGISTER_RW( 0x7f5f3098 )
   #define VC4VCODEC0_BG_DCTRAM_38_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_38_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_38_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_38_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_38_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_38_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_38_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_38_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_38_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_39 - DCT Memory Location 39
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_39                           HW_REGISTER_RW( 0x7f5f309c )
   #define VC4VCODEC0_BG_DCTRAM_39_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_39_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_39_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_39_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_39_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_39_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_39_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_39_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_39_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_40 - DCT Memory Location 40
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_40                           HW_REGISTER_RW( 0x7f5f30a0 )
   #define VC4VCODEC0_BG_DCTRAM_40_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_40_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_40_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_40_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_40_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_40_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_40_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_40_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_40_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_41 - DCT Memory Location 41
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_41                           HW_REGISTER_RW( 0x7f5f30a4 )
   #define VC4VCODEC0_BG_DCTRAM_41_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_41_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_41_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_41_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_41_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_41_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_41_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_41_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_41_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_42 - DCT Memory Location 42
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_42                           HW_REGISTER_RW( 0x7f5f30a8 )
   #define VC4VCODEC0_BG_DCTRAM_42_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_42_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_42_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_42_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_42_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_42_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_42_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_42_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_42_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_43 - DCT Memory Location 43
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_43                           HW_REGISTER_RW( 0x7f5f30ac )
   #define VC4VCODEC0_BG_DCTRAM_43_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_43_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_43_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_43_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_43_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_43_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_43_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_43_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_43_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_44 - DCT Memory Location 44
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_44                           HW_REGISTER_RW( 0x7f5f30b0 )
   #define VC4VCODEC0_BG_DCTRAM_44_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_44_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_44_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_44_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_44_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_44_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_44_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_44_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_44_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_45 - DCT Memory Location 45
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_45                           HW_REGISTER_RW( 0x7f5f30b4 )
   #define VC4VCODEC0_BG_DCTRAM_45_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_45_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_45_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_45_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_45_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_45_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_45_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_45_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_45_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_46 - DCT Memory Location 46
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_46                           HW_REGISTER_RW( 0x7f5f30b8 )
   #define VC4VCODEC0_BG_DCTRAM_46_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_46_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_46_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_46_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_46_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_46_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_46_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_46_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_46_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_47 - DCT Memory Location 47
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_47                           HW_REGISTER_RW( 0x7f5f30bc )
   #define VC4VCODEC0_BG_DCTRAM_47_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_47_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_47_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_47_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_47_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_47_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_47_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_47_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_47_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_48 - DCT Memory Location 48
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_48                           HW_REGISTER_RW( 0x7f5f30c0 )
   #define VC4VCODEC0_BG_DCTRAM_48_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_48_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_48_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_48_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_48_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_48_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_48_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_48_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_48_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_49 - DCT Memory Location 49
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_49                           HW_REGISTER_RW( 0x7f5f30c4 )
   #define VC4VCODEC0_BG_DCTRAM_49_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_49_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_49_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_49_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_49_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_49_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_49_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_49_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_49_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_50 - DCT Memory Location 50
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_50                           HW_REGISTER_RW( 0x7f5f30c8 )
   #define VC4VCODEC0_BG_DCTRAM_50_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_50_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_50_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_50_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_50_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_50_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_50_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_50_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_50_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_51 - DCT Memory Location 51
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_51                           HW_REGISTER_RW( 0x7f5f30cc )
   #define VC4VCODEC0_BG_DCTRAM_51_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_51_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_51_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_51_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_51_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_51_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_51_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_51_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_51_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_52 - DCT Memory Location 52
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_52                           HW_REGISTER_RW( 0x7f5f30d0 )
   #define VC4VCODEC0_BG_DCTRAM_52_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_52_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_52_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_52_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_52_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_52_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_52_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_52_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_52_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_53 - DCT Memory Location 53
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_53                           HW_REGISTER_RW( 0x7f5f30d4 )
   #define VC4VCODEC0_BG_DCTRAM_53_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_53_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_53_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_53_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_53_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_53_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_53_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_53_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_53_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_54 - DCT Memory Location 54
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_54                           HW_REGISTER_RW( 0x7f5f30d8 )
   #define VC4VCODEC0_BG_DCTRAM_54_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_54_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_54_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_54_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_54_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_54_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_54_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_54_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_54_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_55 - DCT Memory Location 55
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_55                           HW_REGISTER_RW( 0x7f5f30dc )
   #define VC4VCODEC0_BG_DCTRAM_55_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_55_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_55_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_55_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_55_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_55_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_55_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_55_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_55_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_56 - DCT Memory Location 56
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_56                           HW_REGISTER_RW( 0x7f5f30e0 )
   #define VC4VCODEC0_BG_DCTRAM_56_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_56_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_56_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_56_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_56_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_56_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_56_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_56_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_56_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_57 - DCT Memory Location 57
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_57                           HW_REGISTER_RW( 0x7f5f30e4 )
   #define VC4VCODEC0_BG_DCTRAM_57_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_57_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_57_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_57_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_57_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_57_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_57_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_57_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_57_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_58 - DCT Memory Location 58
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_58                           HW_REGISTER_RW( 0x7f5f30e8 )
   #define VC4VCODEC0_BG_DCTRAM_58_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_58_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_58_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_58_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_58_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_58_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_58_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_58_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_58_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_59 - DCT Memory Location 59
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_59                           HW_REGISTER_RW( 0x7f5f30ec )
   #define VC4VCODEC0_BG_DCTRAM_59_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_59_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_59_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_59_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_59_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_59_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_59_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_59_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_59_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_60 - DCT Memory Location 60
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_60                           HW_REGISTER_RW( 0x7f5f30f0 )
   #define VC4VCODEC0_BG_DCTRAM_60_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_60_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_60_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_60_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_60_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_60_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_60_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_60_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_60_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_61 - DCT Memory Location 61
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_61                           HW_REGISTER_RW( 0x7f5f30f4 )
   #define VC4VCODEC0_BG_DCTRAM_61_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_61_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_61_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_61_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_61_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_61_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_61_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_61_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_61_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_62 - DCT Memory Location 62
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_62                           HW_REGISTER_RW( 0x7f5f30f8 )
   #define VC4VCODEC0_BG_DCTRAM_62_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_62_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_62_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_62_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_62_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_62_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_62_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_62_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_62_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_63 - DCT Memory Location 63
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_63                           HW_REGISTER_RW( 0x7f5f30fc )
   #define VC4VCODEC0_BG_DCTRAM_63_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_63_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_63_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_63_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_63_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_63_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_63_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_63_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_63_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_64 - DCT Memory Location 64
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_64                           HW_REGISTER_RW( 0x7f5f3100 )
   #define VC4VCODEC0_BG_DCTRAM_64_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_64_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_64_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_64_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_64_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_64_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_64_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_64_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_64_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_65 - DCT Memory Location 65
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_65                           HW_REGISTER_RW( 0x7f5f3104 )
   #define VC4VCODEC0_BG_DCTRAM_65_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_65_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_65_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_65_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_65_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_65_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_65_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_65_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_65_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_66 - DCT Memory Location 66
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_66                           HW_REGISTER_RW( 0x7f5f3108 )
   #define VC4VCODEC0_BG_DCTRAM_66_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_66_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_66_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_66_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_66_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_66_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_66_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_66_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_66_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_67 - DCT Memory Location 67
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_67                           HW_REGISTER_RW( 0x7f5f310c )
   #define VC4VCODEC0_BG_DCTRAM_67_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_67_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_67_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_67_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_67_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_67_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_67_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_67_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_67_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_68 - DCT Memory Location 68
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_68                           HW_REGISTER_RW( 0x7f5f3110 )
   #define VC4VCODEC0_BG_DCTRAM_68_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_68_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_68_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_68_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_68_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_68_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_68_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_68_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_68_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_69 - DCT Memory Location 69
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_69                           HW_REGISTER_RW( 0x7f5f3114 )
   #define VC4VCODEC0_BG_DCTRAM_69_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_69_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_69_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_69_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_69_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_69_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_69_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_69_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_69_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_70 - DCT Memory Location 70
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_70                           HW_REGISTER_RW( 0x7f5f3118 )
   #define VC4VCODEC0_BG_DCTRAM_70_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_70_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_70_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_70_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_70_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_70_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_70_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_70_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_70_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_71 - DCT Memory Location 71
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_71                           HW_REGISTER_RW( 0x7f5f311c )
   #define VC4VCODEC0_BG_DCTRAM_71_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_71_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_71_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_71_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_71_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_71_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_71_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_71_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_71_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_72 - DCT Memory Location 72
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_72                           HW_REGISTER_RW( 0x7f5f3120 )
   #define VC4VCODEC0_BG_DCTRAM_72_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_72_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_72_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_72_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_72_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_72_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_72_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_72_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_72_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_73 - DCT Memory Location 73
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_73                           HW_REGISTER_RW( 0x7f5f3124 )
   #define VC4VCODEC0_BG_DCTRAM_73_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_73_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_73_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_73_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_73_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_73_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_73_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_73_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_73_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_74 - DCT Memory Location 74
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_74                           HW_REGISTER_RW( 0x7f5f3128 )
   #define VC4VCODEC0_BG_DCTRAM_74_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_74_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_74_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_74_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_74_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_74_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_74_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_74_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_74_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_75 - DCT Memory Location 75
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_75                           HW_REGISTER_RW( 0x7f5f312c )
   #define VC4VCODEC0_BG_DCTRAM_75_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_75_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_75_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_75_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_75_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_75_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_75_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_75_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_75_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_76 - DCT Memory Location 76
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_76                           HW_REGISTER_RW( 0x7f5f3130 )
   #define VC4VCODEC0_BG_DCTRAM_76_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_76_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_76_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_76_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_76_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_76_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_76_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_76_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_76_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_77 - DCT Memory Location 77
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_77                           HW_REGISTER_RW( 0x7f5f3134 )
   #define VC4VCODEC0_BG_DCTRAM_77_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_77_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_77_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_77_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_77_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_77_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_77_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_77_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_77_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_78 - DCT Memory Location 78
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_78                           HW_REGISTER_RW( 0x7f5f3138 )
   #define VC4VCODEC0_BG_DCTRAM_78_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_78_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_78_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_78_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_78_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_78_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_78_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_78_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_78_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_79 - DCT Memory Location 79
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_79                           HW_REGISTER_RW( 0x7f5f313c )
   #define VC4VCODEC0_BG_DCTRAM_79_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_79_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_79_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_79_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_79_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_79_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_79_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_79_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_79_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_80 - DCT Memory Location 80
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_80                           HW_REGISTER_RW( 0x7f5f3140 )
   #define VC4VCODEC0_BG_DCTRAM_80_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_80_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_80_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_80_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_80_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_80_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_80_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_80_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_80_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_81 - DCT Memory Location 81
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_81                           HW_REGISTER_RW( 0x7f5f3144 )
   #define VC4VCODEC0_BG_DCTRAM_81_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_81_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_81_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_81_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_81_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_81_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_81_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_81_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_81_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_82 - DCT Memory Location 82
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_82                           HW_REGISTER_RW( 0x7f5f3148 )
   #define VC4VCODEC0_BG_DCTRAM_82_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_82_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_82_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_82_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_82_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_82_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_82_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_82_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_82_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_83 - DCT Memory Location 83
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_83                           HW_REGISTER_RW( 0x7f5f314c )
   #define VC4VCODEC0_BG_DCTRAM_83_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_83_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_83_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_83_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_83_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_83_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_83_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_83_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_83_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_84 - DCT Memory Location 84
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_84                           HW_REGISTER_RW( 0x7f5f3150 )
   #define VC4VCODEC0_BG_DCTRAM_84_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_84_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_84_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_84_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_84_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_84_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_84_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_84_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_84_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_85 - DCT Memory Location 85
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_85                           HW_REGISTER_RW( 0x7f5f3154 )
   #define VC4VCODEC0_BG_DCTRAM_85_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_85_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_85_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_85_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_85_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_85_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_85_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_85_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_85_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_86 - DCT Memory Location 86
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_86                           HW_REGISTER_RW( 0x7f5f3158 )
   #define VC4VCODEC0_BG_DCTRAM_86_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_86_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_86_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_86_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_86_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_86_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_86_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_86_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_86_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_87 - DCT Memory Location 87
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_87                           HW_REGISTER_RW( 0x7f5f315c )
   #define VC4VCODEC0_BG_DCTRAM_87_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_87_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_87_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_87_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_87_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_87_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_87_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_87_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_87_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_88 - DCT Memory Location 88
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_88                           HW_REGISTER_RW( 0x7f5f3160 )
   #define VC4VCODEC0_BG_DCTRAM_88_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_88_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_88_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_88_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_88_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_88_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_88_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_88_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_88_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_89 - DCT Memory Location 89
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_89                           HW_REGISTER_RW( 0x7f5f3164 )
   #define VC4VCODEC0_BG_DCTRAM_89_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_89_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_89_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_89_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_89_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_89_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_89_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_89_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_89_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_90 - DCT Memory Location 90
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_90                           HW_REGISTER_RW( 0x7f5f3168 )
   #define VC4VCODEC0_BG_DCTRAM_90_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_90_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_90_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_90_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_90_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_90_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_90_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_90_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_90_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_91 - DCT Memory Location 91
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_91                           HW_REGISTER_RW( 0x7f5f316c )
   #define VC4VCODEC0_BG_DCTRAM_91_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_91_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_91_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_91_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_91_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_91_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_91_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_91_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_91_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_92 - DCT Memory Location 92
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_92                           HW_REGISTER_RW( 0x7f5f3170 )
   #define VC4VCODEC0_BG_DCTRAM_92_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_92_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_92_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_92_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_92_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_92_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_92_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_92_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_92_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_93 - DCT Memory Location 93
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_93                           HW_REGISTER_RW( 0x7f5f3174 )
   #define VC4VCODEC0_BG_DCTRAM_93_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_93_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_93_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_93_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_93_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_93_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_93_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_93_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_93_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_94 - DCT Memory Location 94
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_94                           HW_REGISTER_RW( 0x7f5f3178 )
   #define VC4VCODEC0_BG_DCTRAM_94_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_94_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_94_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_94_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_94_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_94_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_94_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_94_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_94_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_95 - DCT Memory Location 95
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_95                           HW_REGISTER_RW( 0x7f5f317c )
   #define VC4VCODEC0_BG_DCTRAM_95_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_95_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_95_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_95_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_95_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_95_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_95_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_95_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_95_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_96 - DCT Memory Location 96
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_96                           HW_REGISTER_RW( 0x7f5f3180 )
   #define VC4VCODEC0_BG_DCTRAM_96_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_96_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_96_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_96_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_96_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_96_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_96_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_96_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_96_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_97 - DCT Memory Location 97
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_97                           HW_REGISTER_RW( 0x7f5f3184 )
   #define VC4VCODEC0_BG_DCTRAM_97_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_97_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_97_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_97_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_97_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_97_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_97_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_97_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_97_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_98 - DCT Memory Location 98
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_98                           HW_REGISTER_RW( 0x7f5f3188 )
   #define VC4VCODEC0_BG_DCTRAM_98_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_98_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_98_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_98_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_98_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_98_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_98_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_98_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_98_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_99 - DCT Memory Location 99
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_99                           HW_REGISTER_RW( 0x7f5f318c )
   #define VC4VCODEC0_BG_DCTRAM_99_MASK                   0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_99_WIDTH                  12
   #define VC4VCODEC0_BG_DCTRAM_99_RESET                  0x00000000
   #define VC4VCODEC0_BG_DCTRAM_99_DATA_BITS              11:0
   #define VC4VCODEC0_BG_DCTRAM_99_DATA_SET               0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_99_DATA_CLR               0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_99_DATA_MSB               11
   #define VC4VCODEC0_BG_DCTRAM_99_DATA_LSB               0
   #define VC4VCODEC0_BG_DCTRAM_99_DATA_RESET             0x0

/***************************************************************************
 *BG_DCTRAM_100 - DCT Memory Location 100
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_100                          HW_REGISTER_RW( 0x7f5f3190 )
   #define VC4VCODEC0_BG_DCTRAM_100_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_100_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_100_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_100_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_100_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_100_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_100_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_100_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_100_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_101 - DCT Memory Location 101
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_101                          HW_REGISTER_RW( 0x7f5f3194 )
   #define VC4VCODEC0_BG_DCTRAM_101_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_101_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_101_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_101_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_101_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_101_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_101_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_101_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_101_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_102 - DCT Memory Location 102
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_102                          HW_REGISTER_RW( 0x7f5f3198 )
   #define VC4VCODEC0_BG_DCTRAM_102_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_102_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_102_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_102_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_102_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_102_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_102_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_102_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_102_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_103 - DCT Memory Location 103
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_103                          HW_REGISTER_RW( 0x7f5f319c )
   #define VC4VCODEC0_BG_DCTRAM_103_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_103_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_103_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_103_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_103_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_103_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_103_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_103_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_103_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_104 - DCT Memory Location 104
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_104                          HW_REGISTER_RW( 0x7f5f31a0 )
   #define VC4VCODEC0_BG_DCTRAM_104_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_104_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_104_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_104_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_104_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_104_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_104_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_104_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_104_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_105 - DCT Memory Location 105
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_105                          HW_REGISTER_RW( 0x7f5f31a4 )
   #define VC4VCODEC0_BG_DCTRAM_105_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_105_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_105_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_105_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_105_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_105_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_105_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_105_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_105_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_106 - DCT Memory Location 106
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_106                          HW_REGISTER_RW( 0x7f5f31a8 )
   #define VC4VCODEC0_BG_DCTRAM_106_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_106_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_106_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_106_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_106_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_106_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_106_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_106_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_106_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_107 - DCT Memory Location 107
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_107                          HW_REGISTER_RW( 0x7f5f31ac )
   #define VC4VCODEC0_BG_DCTRAM_107_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_107_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_107_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_107_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_107_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_107_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_107_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_107_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_107_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_108 - DCT Memory Location 108
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_108                          HW_REGISTER_RW( 0x7f5f31b0 )
   #define VC4VCODEC0_BG_DCTRAM_108_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_108_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_108_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_108_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_108_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_108_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_108_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_108_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_108_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_109 - DCT Memory Location 109
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_109                          HW_REGISTER_RW( 0x7f5f31b4 )
   #define VC4VCODEC0_BG_DCTRAM_109_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_109_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_109_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_109_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_109_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_109_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_109_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_109_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_109_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_110 - DCT Memory Location 110
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_110                          HW_REGISTER_RW( 0x7f5f31b8 )
   #define VC4VCODEC0_BG_DCTRAM_110_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_110_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_110_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_110_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_110_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_110_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_110_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_110_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_110_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_111 - DCT Memory Location 111
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_111                          HW_REGISTER_RW( 0x7f5f31bc )
   #define VC4VCODEC0_BG_DCTRAM_111_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_111_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_111_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_111_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_111_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_111_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_111_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_111_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_111_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_112 - DCT Memory Location 112
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_112                          HW_REGISTER_RW( 0x7f5f31c0 )
   #define VC4VCODEC0_BG_DCTRAM_112_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_112_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_112_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_112_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_112_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_112_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_112_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_112_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_112_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_113 - DCT Memory Location 113
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_113                          HW_REGISTER_RW( 0x7f5f31c4 )
   #define VC4VCODEC0_BG_DCTRAM_113_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_113_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_113_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_113_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_113_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_113_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_113_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_113_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_113_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_114 - DCT Memory Location 114
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_114                          HW_REGISTER_RW( 0x7f5f31c8 )
   #define VC4VCODEC0_BG_DCTRAM_114_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_114_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_114_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_114_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_114_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_114_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_114_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_114_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_114_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_115 - DCT Memory Location 115
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_115                          HW_REGISTER_RW( 0x7f5f31cc )
   #define VC4VCODEC0_BG_DCTRAM_115_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_115_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_115_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_115_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_115_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_115_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_115_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_115_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_115_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_116 - DCT Memory Location 116
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_116                          HW_REGISTER_RW( 0x7f5f31d0 )
   #define VC4VCODEC0_BG_DCTRAM_116_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_116_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_116_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_116_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_116_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_116_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_116_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_116_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_116_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_117 - DCT Memory Location 117
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_117                          HW_REGISTER_RW( 0x7f5f31d4 )
   #define VC4VCODEC0_BG_DCTRAM_117_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_117_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_117_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_117_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_117_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_117_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_117_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_117_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_117_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_118 - DCT Memory Location 118
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_118                          HW_REGISTER_RW( 0x7f5f31d8 )
   #define VC4VCODEC0_BG_DCTRAM_118_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_118_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_118_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_118_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_118_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_118_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_118_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_118_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_118_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_119 - DCT Memory Location 119
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_119                          HW_REGISTER_RW( 0x7f5f31dc )
   #define VC4VCODEC0_BG_DCTRAM_119_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_119_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_119_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_119_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_119_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_119_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_119_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_119_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_119_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_120 - DCT Memory Location 120
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_120                          HW_REGISTER_RW( 0x7f5f31e0 )
   #define VC4VCODEC0_BG_DCTRAM_120_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_120_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_120_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_120_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_120_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_120_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_120_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_120_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_120_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_121 - DCT Memory Location 121
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_121                          HW_REGISTER_RW( 0x7f5f31e4 )
   #define VC4VCODEC0_BG_DCTRAM_121_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_121_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_121_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_121_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_121_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_121_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_121_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_121_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_121_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_122 - DCT Memory Location 122
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_122                          HW_REGISTER_RW( 0x7f5f31e8 )
   #define VC4VCODEC0_BG_DCTRAM_122_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_122_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_122_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_122_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_122_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_122_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_122_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_122_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_122_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_123 - DCT Memory Location 123
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_123                          HW_REGISTER_RW( 0x7f5f31ec )
   #define VC4VCODEC0_BG_DCTRAM_123_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_123_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_123_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_123_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_123_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_123_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_123_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_123_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_123_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_124 - DCT Memory Location 124
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_124                          HW_REGISTER_RW( 0x7f5f31f0 )
   #define VC4VCODEC0_BG_DCTRAM_124_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_124_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_124_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_124_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_124_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_124_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_124_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_124_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_124_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_125 - DCT Memory Location 125
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_125                          HW_REGISTER_RW( 0x7f5f31f4 )
   #define VC4VCODEC0_BG_DCTRAM_125_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_125_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_125_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_125_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_125_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_125_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_125_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_125_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_125_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_126 - DCT Memory Location 126
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_126                          HW_REGISTER_RW( 0x7f5f31f8 )
   #define VC4VCODEC0_BG_DCTRAM_126_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_126_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_126_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_126_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_126_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_126_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_126_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_126_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_126_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_127 - DCT Memory Location 127
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_127                          HW_REGISTER_RW( 0x7f5f31fc )
   #define VC4VCODEC0_BG_DCTRAM_127_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_127_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_127_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_127_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_127_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_127_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_127_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_127_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_127_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_128 - DCT Memory Location 128
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_128                          HW_REGISTER_RW( 0x7f5f3200 )
   #define VC4VCODEC0_BG_DCTRAM_128_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_128_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_128_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_128_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_128_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_128_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_128_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_128_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_128_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_129 - DCT Memory Location 129
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_129                          HW_REGISTER_RW( 0x7f5f3204 )
   #define VC4VCODEC0_BG_DCTRAM_129_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_129_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_129_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_129_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_129_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_129_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_129_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_129_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_129_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_130 - DCT Memory Location 130
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_130                          HW_REGISTER_RW( 0x7f5f3208 )
   #define VC4VCODEC0_BG_DCTRAM_130_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_130_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_130_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_130_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_130_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_130_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_130_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_130_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_130_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_131 - DCT Memory Location 131
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_131                          HW_REGISTER_RW( 0x7f5f320c )
   #define VC4VCODEC0_BG_DCTRAM_131_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_131_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_131_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_131_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_131_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_131_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_131_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_131_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_131_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_132 - DCT Memory Location 132
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_132                          HW_REGISTER_RW( 0x7f5f3210 )
   #define VC4VCODEC0_BG_DCTRAM_132_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_132_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_132_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_132_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_132_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_132_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_132_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_132_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_132_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_133 - DCT Memory Location 133
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_133                          HW_REGISTER_RW( 0x7f5f3214 )
   #define VC4VCODEC0_BG_DCTRAM_133_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_133_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_133_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_133_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_133_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_133_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_133_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_133_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_133_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_134 - DCT Memory Location 134
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_134                          HW_REGISTER_RW( 0x7f5f3218 )
   #define VC4VCODEC0_BG_DCTRAM_134_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_134_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_134_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_134_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_134_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_134_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_134_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_134_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_134_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_135 - DCT Memory Location 135
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_135                          HW_REGISTER_RW( 0x7f5f321c )
   #define VC4VCODEC0_BG_DCTRAM_135_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_135_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_135_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_135_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_135_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_135_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_135_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_135_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_135_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_136 - DCT Memory Location 136
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_136                          HW_REGISTER_RW( 0x7f5f3220 )
   #define VC4VCODEC0_BG_DCTRAM_136_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_136_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_136_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_136_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_136_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_136_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_136_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_136_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_136_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_137 - DCT Memory Location 137
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_137                          HW_REGISTER_RW( 0x7f5f3224 )
   #define VC4VCODEC0_BG_DCTRAM_137_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_137_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_137_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_137_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_137_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_137_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_137_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_137_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_137_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_138 - DCT Memory Location 138
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_138                          HW_REGISTER_RW( 0x7f5f3228 )
   #define VC4VCODEC0_BG_DCTRAM_138_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_138_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_138_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_138_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_138_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_138_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_138_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_138_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_138_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_139 - DCT Memory Location 139
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_139                          HW_REGISTER_RW( 0x7f5f322c )
   #define VC4VCODEC0_BG_DCTRAM_139_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_139_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_139_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_139_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_139_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_139_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_139_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_139_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_139_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_140 - DCT Memory Location 140
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_140                          HW_REGISTER_RW( 0x7f5f3230 )
   #define VC4VCODEC0_BG_DCTRAM_140_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_140_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_140_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_140_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_140_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_140_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_140_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_140_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_140_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_141 - DCT Memory Location 141
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_141                          HW_REGISTER_RW( 0x7f5f3234 )
   #define VC4VCODEC0_BG_DCTRAM_141_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_141_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_141_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_141_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_141_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_141_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_141_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_141_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_141_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_142 - DCT Memory Location 142
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_142                          HW_REGISTER_RW( 0x7f5f3238 )
   #define VC4VCODEC0_BG_DCTRAM_142_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_142_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_142_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_142_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_142_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_142_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_142_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_142_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_142_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_143 - DCT Memory Location 143
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_143                          HW_REGISTER_RW( 0x7f5f323c )
   #define VC4VCODEC0_BG_DCTRAM_143_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_143_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_143_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_143_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_143_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_143_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_143_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_143_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_143_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_144 - DCT Memory Location 144
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_144                          HW_REGISTER_RW( 0x7f5f3240 )
   #define VC4VCODEC0_BG_DCTRAM_144_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_144_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_144_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_144_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_144_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_144_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_144_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_144_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_144_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_145 - DCT Memory Location 145
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_145                          HW_REGISTER_RW( 0x7f5f3244 )
   #define VC4VCODEC0_BG_DCTRAM_145_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_145_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_145_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_145_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_145_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_145_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_145_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_145_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_145_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_146 - DCT Memory Location 146
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_146                          HW_REGISTER_RW( 0x7f5f3248 )
   #define VC4VCODEC0_BG_DCTRAM_146_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_146_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_146_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_146_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_146_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_146_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_146_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_146_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_146_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_147 - DCT Memory Location 147
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_147                          HW_REGISTER_RW( 0x7f5f324c )
   #define VC4VCODEC0_BG_DCTRAM_147_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_147_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_147_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_147_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_147_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_147_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_147_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_147_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_147_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_148 - DCT Memory Location 148
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_148                          HW_REGISTER_RW( 0x7f5f3250 )
   #define VC4VCODEC0_BG_DCTRAM_148_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_148_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_148_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_148_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_148_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_148_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_148_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_148_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_148_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_149 - DCT Memory Location 149
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_149                          HW_REGISTER_RW( 0x7f5f3254 )
   #define VC4VCODEC0_BG_DCTRAM_149_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_149_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_149_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_149_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_149_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_149_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_149_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_149_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_149_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_150 - DCT Memory Location 150
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_150                          HW_REGISTER_RW( 0x7f5f3258 )
   #define VC4VCODEC0_BG_DCTRAM_150_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_150_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_150_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_150_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_150_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_150_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_150_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_150_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_150_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_151 - DCT Memory Location 151
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_151                          HW_REGISTER_RW( 0x7f5f325c )
   #define VC4VCODEC0_BG_DCTRAM_151_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_151_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_151_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_151_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_151_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_151_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_151_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_151_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_151_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_152 - DCT Memory Location 152
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_152                          HW_REGISTER_RW( 0x7f5f3260 )
   #define VC4VCODEC0_BG_DCTRAM_152_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_152_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_152_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_152_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_152_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_152_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_152_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_152_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_152_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_153 - DCT Memory Location 153
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_153                          HW_REGISTER_RW( 0x7f5f3264 )
   #define VC4VCODEC0_BG_DCTRAM_153_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_153_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_153_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_153_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_153_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_153_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_153_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_153_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_153_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_154 - DCT Memory Location 154
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_154                          HW_REGISTER_RW( 0x7f5f3268 )
   #define VC4VCODEC0_BG_DCTRAM_154_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_154_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_154_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_154_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_154_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_154_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_154_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_154_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_154_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_155 - DCT Memory Location 155
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_155                          HW_REGISTER_RW( 0x7f5f326c )
   #define VC4VCODEC0_BG_DCTRAM_155_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_155_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_155_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_155_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_155_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_155_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_155_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_155_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_155_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_156 - DCT Memory Location 156
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_156                          HW_REGISTER_RW( 0x7f5f3270 )
   #define VC4VCODEC0_BG_DCTRAM_156_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_156_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_156_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_156_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_156_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_156_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_156_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_156_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_156_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_157 - DCT Memory Location 157
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_157                          HW_REGISTER_RW( 0x7f5f3274 )
   #define VC4VCODEC0_BG_DCTRAM_157_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_157_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_157_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_157_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_157_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_157_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_157_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_157_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_157_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_158 - DCT Memory Location 158
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_158                          HW_REGISTER_RW( 0x7f5f3278 )
   #define VC4VCODEC0_BG_DCTRAM_158_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_158_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_158_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_158_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_158_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_158_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_158_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_158_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_158_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_159 - DCT Memory Location 159
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_159                          HW_REGISTER_RW( 0x7f5f327c )
   #define VC4VCODEC0_BG_DCTRAM_159_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_159_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_159_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_159_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_159_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_159_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_159_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_159_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_159_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_160 - DCT Memory Location 160
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_160                          HW_REGISTER_RW( 0x7f5f3280 )
   #define VC4VCODEC0_BG_DCTRAM_160_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_160_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_160_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_160_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_160_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_160_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_160_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_160_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_160_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_161 - DCT Memory Location 161
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_161                          HW_REGISTER_RW( 0x7f5f3284 )
   #define VC4VCODEC0_BG_DCTRAM_161_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_161_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_161_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_161_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_161_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_161_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_161_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_161_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_161_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_162 - DCT Memory Location 162
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_162                          HW_REGISTER_RW( 0x7f5f3288 )
   #define VC4VCODEC0_BG_DCTRAM_162_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_162_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_162_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_162_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_162_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_162_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_162_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_162_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_162_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_163 - DCT Memory Location 163
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_163                          HW_REGISTER_RW( 0x7f5f328c )
   #define VC4VCODEC0_BG_DCTRAM_163_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_163_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_163_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_163_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_163_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_163_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_163_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_163_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_163_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_164 - DCT Memory Location 164
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_164                          HW_REGISTER_RW( 0x7f5f3290 )
   #define VC4VCODEC0_BG_DCTRAM_164_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_164_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_164_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_164_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_164_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_164_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_164_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_164_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_164_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_165 - DCT Memory Location 165
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_165                          HW_REGISTER_RW( 0x7f5f3294 )
   #define VC4VCODEC0_BG_DCTRAM_165_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_165_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_165_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_165_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_165_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_165_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_165_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_165_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_165_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_166 - DCT Memory Location 166
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_166                          HW_REGISTER_RW( 0x7f5f3298 )
   #define VC4VCODEC0_BG_DCTRAM_166_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_166_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_166_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_166_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_166_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_166_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_166_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_166_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_166_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_167 - DCT Memory Location 167
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_167                          HW_REGISTER_RW( 0x7f5f329c )
   #define VC4VCODEC0_BG_DCTRAM_167_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_167_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_167_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_167_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_167_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_167_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_167_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_167_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_167_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_168 - DCT Memory Location 168
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_168                          HW_REGISTER_RW( 0x7f5f32a0 )
   #define VC4VCODEC0_BG_DCTRAM_168_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_168_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_168_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_168_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_168_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_168_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_168_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_168_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_168_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_169 - DCT Memory Location 169
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_169                          HW_REGISTER_RW( 0x7f5f32a4 )
   #define VC4VCODEC0_BG_DCTRAM_169_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_169_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_169_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_169_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_169_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_169_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_169_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_169_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_169_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_170 - DCT Memory Location 170
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_170                          HW_REGISTER_RW( 0x7f5f32a8 )
   #define VC4VCODEC0_BG_DCTRAM_170_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_170_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_170_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_170_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_170_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_170_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_170_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_170_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_170_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_171 - DCT Memory Location 171
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_171                          HW_REGISTER_RW( 0x7f5f32ac )
   #define VC4VCODEC0_BG_DCTRAM_171_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_171_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_171_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_171_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_171_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_171_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_171_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_171_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_171_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_172 - DCT Memory Location 172
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_172                          HW_REGISTER_RW( 0x7f5f32b0 )
   #define VC4VCODEC0_BG_DCTRAM_172_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_172_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_172_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_172_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_172_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_172_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_172_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_172_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_172_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_173 - DCT Memory Location 173
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_173                          HW_REGISTER_RW( 0x7f5f32b4 )
   #define VC4VCODEC0_BG_DCTRAM_173_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_173_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_173_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_173_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_173_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_173_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_173_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_173_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_173_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_174 - DCT Memory Location 174
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_174                          HW_REGISTER_RW( 0x7f5f32b8 )
   #define VC4VCODEC0_BG_DCTRAM_174_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_174_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_174_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_174_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_174_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_174_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_174_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_174_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_174_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_175 - DCT Memory Location 175
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_175                          HW_REGISTER_RW( 0x7f5f32bc )
   #define VC4VCODEC0_BG_DCTRAM_175_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_175_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_175_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_175_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_175_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_175_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_175_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_175_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_175_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_176 - DCT Memory Location 176
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_176                          HW_REGISTER_RW( 0x7f5f32c0 )
   #define VC4VCODEC0_BG_DCTRAM_176_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_176_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_176_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_176_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_176_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_176_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_176_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_176_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_176_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_177 - DCT Memory Location 177
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_177                          HW_REGISTER_RW( 0x7f5f32c4 )
   #define VC4VCODEC0_BG_DCTRAM_177_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_177_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_177_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_177_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_177_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_177_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_177_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_177_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_177_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_178 - DCT Memory Location 178
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_178                          HW_REGISTER_RW( 0x7f5f32c8 )
   #define VC4VCODEC0_BG_DCTRAM_178_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_178_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_178_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_178_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_178_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_178_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_178_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_178_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_178_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_179 - DCT Memory Location 179
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_179                          HW_REGISTER_RW( 0x7f5f32cc )
   #define VC4VCODEC0_BG_DCTRAM_179_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_179_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_179_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_179_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_179_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_179_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_179_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_179_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_179_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_180 - DCT Memory Location 180
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_180                          HW_REGISTER_RW( 0x7f5f32d0 )
   #define VC4VCODEC0_BG_DCTRAM_180_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_180_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_180_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_180_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_180_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_180_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_180_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_180_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_180_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_181 - DCT Memory Location 181
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_181                          HW_REGISTER_RW( 0x7f5f32d4 )
   #define VC4VCODEC0_BG_DCTRAM_181_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_181_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_181_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_181_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_181_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_181_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_181_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_181_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_181_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_182 - DCT Memory Location 182
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_182                          HW_REGISTER_RW( 0x7f5f32d8 )
   #define VC4VCODEC0_BG_DCTRAM_182_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_182_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_182_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_182_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_182_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_182_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_182_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_182_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_182_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_183 - DCT Memory Location 183
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_183                          HW_REGISTER_RW( 0x7f5f32dc )
   #define VC4VCODEC0_BG_DCTRAM_183_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_183_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_183_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_183_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_183_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_183_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_183_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_183_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_183_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_184 - DCT Memory Location 184
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_184                          HW_REGISTER_RW( 0x7f5f32e0 )
   #define VC4VCODEC0_BG_DCTRAM_184_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_184_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_184_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_184_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_184_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_184_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_184_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_184_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_184_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_185 - DCT Memory Location 185
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_185                          HW_REGISTER_RW( 0x7f5f32e4 )
   #define VC4VCODEC0_BG_DCTRAM_185_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_185_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_185_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_185_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_185_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_185_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_185_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_185_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_185_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_186 - DCT Memory Location 186
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_186                          HW_REGISTER_RW( 0x7f5f32e8 )
   #define VC4VCODEC0_BG_DCTRAM_186_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_186_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_186_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_186_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_186_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_186_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_186_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_186_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_186_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_187 - DCT Memory Location 187
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_187                          HW_REGISTER_RW( 0x7f5f32ec )
   #define VC4VCODEC0_BG_DCTRAM_187_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_187_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_187_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_187_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_187_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_187_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_187_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_187_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_187_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_188 - DCT Memory Location 188
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_188                          HW_REGISTER_RW( 0x7f5f32f0 )
   #define VC4VCODEC0_BG_DCTRAM_188_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_188_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_188_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_188_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_188_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_188_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_188_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_188_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_188_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_189 - DCT Memory Location 189
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_189                          HW_REGISTER_RW( 0x7f5f32f4 )
   #define VC4VCODEC0_BG_DCTRAM_189_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_189_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_189_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_189_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_189_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_189_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_189_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_189_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_189_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_190 - DCT Memory Location 190
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_190                          HW_REGISTER_RW( 0x7f5f32f8 )
   #define VC4VCODEC0_BG_DCTRAM_190_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_190_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_190_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_190_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_190_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_190_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_190_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_190_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_190_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_191 - DCT Memory Location 191
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_191                          HW_REGISTER_RW( 0x7f5f32fc )
   #define VC4VCODEC0_BG_DCTRAM_191_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_191_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_191_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_191_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_191_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_191_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_191_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_191_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_191_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_192 - DCT Memory Location 192
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_192                          HW_REGISTER_RW( 0x7f5f3300 )
   #define VC4VCODEC0_BG_DCTRAM_192_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_192_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_192_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_192_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_192_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_192_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_192_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_192_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_192_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_193 - DCT Memory Location 193
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_193                          HW_REGISTER_RW( 0x7f5f3304 )
   #define VC4VCODEC0_BG_DCTRAM_193_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_193_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_193_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_193_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_193_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_193_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_193_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_193_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_193_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_194 - DCT Memory Location 194
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_194                          HW_REGISTER_RW( 0x7f5f3308 )
   #define VC4VCODEC0_BG_DCTRAM_194_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_194_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_194_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_194_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_194_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_194_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_194_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_194_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_194_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_195 - DCT Memory Location 195
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_195                          HW_REGISTER_RW( 0x7f5f330c )
   #define VC4VCODEC0_BG_DCTRAM_195_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_195_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_195_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_195_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_195_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_195_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_195_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_195_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_195_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_196 - DCT Memory Location 196
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_196                          HW_REGISTER_RW( 0x7f5f3310 )
   #define VC4VCODEC0_BG_DCTRAM_196_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_196_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_196_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_196_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_196_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_196_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_196_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_196_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_196_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_197 - DCT Memory Location 197
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_197                          HW_REGISTER_RW( 0x7f5f3314 )
   #define VC4VCODEC0_BG_DCTRAM_197_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_197_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_197_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_197_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_197_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_197_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_197_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_197_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_197_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_198 - DCT Memory Location 198
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_198                          HW_REGISTER_RW( 0x7f5f3318 )
   #define VC4VCODEC0_BG_DCTRAM_198_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_198_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_198_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_198_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_198_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_198_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_198_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_198_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_198_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_199 - DCT Memory Location 199
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_199                          HW_REGISTER_RW( 0x7f5f331c )
   #define VC4VCODEC0_BG_DCTRAM_199_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_199_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_199_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_199_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_199_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_199_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_199_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_199_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_199_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_200 - DCT Memory Location 200
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_200                          HW_REGISTER_RW( 0x7f5f3320 )
   #define VC4VCODEC0_BG_DCTRAM_200_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_200_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_200_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_200_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_200_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_200_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_200_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_200_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_200_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_201 - DCT Memory Location 201
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_201                          HW_REGISTER_RW( 0x7f5f3324 )
   #define VC4VCODEC0_BG_DCTRAM_201_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_201_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_201_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_201_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_201_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_201_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_201_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_201_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_201_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_202 - DCT Memory Location 202
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_202                          HW_REGISTER_RW( 0x7f5f3328 )
   #define VC4VCODEC0_BG_DCTRAM_202_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_202_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_202_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_202_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_202_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_202_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_202_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_202_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_202_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_203 - DCT Memory Location 203
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_203                          HW_REGISTER_RW( 0x7f5f332c )
   #define VC4VCODEC0_BG_DCTRAM_203_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_203_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_203_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_203_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_203_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_203_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_203_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_203_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_203_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_204 - DCT Memory Location 204
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_204                          HW_REGISTER_RW( 0x7f5f3330 )
   #define VC4VCODEC0_BG_DCTRAM_204_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_204_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_204_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_204_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_204_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_204_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_204_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_204_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_204_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_205 - DCT Memory Location 205
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_205                          HW_REGISTER_RW( 0x7f5f3334 )
   #define VC4VCODEC0_BG_DCTRAM_205_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_205_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_205_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_205_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_205_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_205_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_205_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_205_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_205_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_206 - DCT Memory Location 206
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_206                          HW_REGISTER_RW( 0x7f5f3338 )
   #define VC4VCODEC0_BG_DCTRAM_206_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_206_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_206_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_206_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_206_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_206_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_206_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_206_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_206_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_207 - DCT Memory Location 207
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_207                          HW_REGISTER_RW( 0x7f5f333c )
   #define VC4VCODEC0_BG_DCTRAM_207_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_207_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_207_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_207_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_207_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_207_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_207_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_207_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_207_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_208 - DCT Memory Location 208
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_208                          HW_REGISTER_RW( 0x7f5f3340 )
   #define VC4VCODEC0_BG_DCTRAM_208_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_208_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_208_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_208_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_208_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_208_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_208_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_208_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_208_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_209 - DCT Memory Location 209
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_209                          HW_REGISTER_RW( 0x7f5f3344 )
   #define VC4VCODEC0_BG_DCTRAM_209_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_209_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_209_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_209_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_209_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_209_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_209_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_209_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_209_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_210 - DCT Memory Location 210
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_210                          HW_REGISTER_RW( 0x7f5f3348 )
   #define VC4VCODEC0_BG_DCTRAM_210_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_210_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_210_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_210_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_210_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_210_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_210_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_210_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_210_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_211 - DCT Memory Location 211
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_211                          HW_REGISTER_RW( 0x7f5f334c )
   #define VC4VCODEC0_BG_DCTRAM_211_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_211_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_211_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_211_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_211_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_211_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_211_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_211_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_211_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_212 - DCT Memory Location 212
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_212                          HW_REGISTER_RW( 0x7f5f3350 )
   #define VC4VCODEC0_BG_DCTRAM_212_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_212_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_212_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_212_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_212_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_212_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_212_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_212_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_212_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_213 - DCT Memory Location 213
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_213                          HW_REGISTER_RW( 0x7f5f3354 )
   #define VC4VCODEC0_BG_DCTRAM_213_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_213_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_213_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_213_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_213_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_213_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_213_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_213_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_213_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_214 - DCT Memory Location 214
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_214                          HW_REGISTER_RW( 0x7f5f3358 )
   #define VC4VCODEC0_BG_DCTRAM_214_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_214_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_214_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_214_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_214_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_214_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_214_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_214_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_214_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_215 - DCT Memory Location 215
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_215                          HW_REGISTER_RW( 0x7f5f335c )
   #define VC4VCODEC0_BG_DCTRAM_215_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_215_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_215_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_215_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_215_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_215_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_215_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_215_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_215_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_216 - DCT Memory Location 216
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_216                          HW_REGISTER_RW( 0x7f5f3360 )
   #define VC4VCODEC0_BG_DCTRAM_216_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_216_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_216_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_216_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_216_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_216_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_216_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_216_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_216_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_217 - DCT Memory Location 217
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_217                          HW_REGISTER_RW( 0x7f5f3364 )
   #define VC4VCODEC0_BG_DCTRAM_217_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_217_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_217_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_217_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_217_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_217_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_217_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_217_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_217_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_218 - DCT Memory Location 218
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_218                          HW_REGISTER_RW( 0x7f5f3368 )
   #define VC4VCODEC0_BG_DCTRAM_218_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_218_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_218_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_218_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_218_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_218_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_218_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_218_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_218_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_219 - DCT Memory Location 219
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_219                          HW_REGISTER_RW( 0x7f5f336c )
   #define VC4VCODEC0_BG_DCTRAM_219_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_219_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_219_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_219_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_219_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_219_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_219_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_219_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_219_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_220 - DCT Memory Location 220
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_220                          HW_REGISTER_RW( 0x7f5f3370 )
   #define VC4VCODEC0_BG_DCTRAM_220_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_220_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_220_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_220_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_220_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_220_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_220_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_220_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_220_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_221 - DCT Memory Location 221
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_221                          HW_REGISTER_RW( 0x7f5f3374 )
   #define VC4VCODEC0_BG_DCTRAM_221_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_221_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_221_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_221_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_221_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_221_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_221_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_221_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_221_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_222 - DCT Memory Location 222
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_222                          HW_REGISTER_RW( 0x7f5f3378 )
   #define VC4VCODEC0_BG_DCTRAM_222_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_222_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_222_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_222_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_222_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_222_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_222_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_222_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_222_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_223 - DCT Memory Location 223
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_223                          HW_REGISTER_RW( 0x7f5f337c )
   #define VC4VCODEC0_BG_DCTRAM_223_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_223_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_223_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_223_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_223_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_223_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_223_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_223_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_223_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_224 - DCT Memory Location 224
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_224                          HW_REGISTER_RW( 0x7f5f3380 )
   #define VC4VCODEC0_BG_DCTRAM_224_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_224_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_224_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_224_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_224_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_224_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_224_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_224_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_224_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_225 - DCT Memory Location 225
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_225                          HW_REGISTER_RW( 0x7f5f3384 )
   #define VC4VCODEC0_BG_DCTRAM_225_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_225_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_225_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_225_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_225_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_225_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_225_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_225_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_225_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_226 - DCT Memory Location 226
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_226                          HW_REGISTER_RW( 0x7f5f3388 )
   #define VC4VCODEC0_BG_DCTRAM_226_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_226_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_226_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_226_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_226_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_226_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_226_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_226_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_226_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_227 - DCT Memory Location 227
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_227                          HW_REGISTER_RW( 0x7f5f338c )
   #define VC4VCODEC0_BG_DCTRAM_227_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_227_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_227_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_227_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_227_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_227_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_227_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_227_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_227_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_228 - DCT Memory Location 228
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_228                          HW_REGISTER_RW( 0x7f5f3390 )
   #define VC4VCODEC0_BG_DCTRAM_228_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_228_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_228_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_228_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_228_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_228_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_228_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_228_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_228_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_229 - DCT Memory Location 229
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_229                          HW_REGISTER_RW( 0x7f5f3394 )
   #define VC4VCODEC0_BG_DCTRAM_229_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_229_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_229_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_229_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_229_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_229_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_229_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_229_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_229_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_230 - DCT Memory Location 230
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_230                          HW_REGISTER_RW( 0x7f5f3398 )
   #define VC4VCODEC0_BG_DCTRAM_230_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_230_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_230_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_230_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_230_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_230_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_230_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_230_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_230_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_231 - DCT Memory Location 231
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_231                          HW_REGISTER_RW( 0x7f5f339c )
   #define VC4VCODEC0_BG_DCTRAM_231_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_231_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_231_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_231_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_231_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_231_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_231_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_231_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_231_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_232 - DCT Memory Location 232
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_232                          HW_REGISTER_RW( 0x7f5f33a0 )
   #define VC4VCODEC0_BG_DCTRAM_232_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_232_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_232_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_232_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_232_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_232_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_232_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_232_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_232_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_233 - DCT Memory Location 233
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_233                          HW_REGISTER_RW( 0x7f5f33a4 )
   #define VC4VCODEC0_BG_DCTRAM_233_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_233_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_233_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_233_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_233_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_233_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_233_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_233_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_233_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_234 - DCT Memory Location 234
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_234                          HW_REGISTER_RW( 0x7f5f33a8 )
   #define VC4VCODEC0_BG_DCTRAM_234_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_234_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_234_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_234_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_234_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_234_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_234_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_234_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_234_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_235 - DCT Memory Location 235
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_235                          HW_REGISTER_RW( 0x7f5f33ac )
   #define VC4VCODEC0_BG_DCTRAM_235_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_235_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_235_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_235_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_235_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_235_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_235_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_235_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_235_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_236 - DCT Memory Location 236
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_236                          HW_REGISTER_RW( 0x7f5f33b0 )
   #define VC4VCODEC0_BG_DCTRAM_236_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_236_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_236_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_236_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_236_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_236_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_236_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_236_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_236_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_237 - DCT Memory Location 237
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_237                          HW_REGISTER_RW( 0x7f5f33b4 )
   #define VC4VCODEC0_BG_DCTRAM_237_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_237_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_237_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_237_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_237_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_237_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_237_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_237_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_237_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_238 - DCT Memory Location 238
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_238                          HW_REGISTER_RW( 0x7f5f33b8 )
   #define VC4VCODEC0_BG_DCTRAM_238_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_238_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_238_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_238_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_238_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_238_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_238_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_238_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_238_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_239 - DCT Memory Location 239
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_239                          HW_REGISTER_RW( 0x7f5f33bc )
   #define VC4VCODEC0_BG_DCTRAM_239_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_239_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_239_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_239_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_239_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_239_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_239_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_239_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_239_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_240 - DCT Memory Location 240
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_240                          HW_REGISTER_RW( 0x7f5f33c0 )
   #define VC4VCODEC0_BG_DCTRAM_240_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_240_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_240_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_240_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_240_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_240_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_240_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_240_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_240_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_241 - DCT Memory Location 241
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_241                          HW_REGISTER_RW( 0x7f5f33c4 )
   #define VC4VCODEC0_BG_DCTRAM_241_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_241_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_241_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_241_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_241_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_241_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_241_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_241_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_241_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_242 - DCT Memory Location 242
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_242                          HW_REGISTER_RW( 0x7f5f33c8 )
   #define VC4VCODEC0_BG_DCTRAM_242_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_242_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_242_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_242_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_242_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_242_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_242_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_242_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_242_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_243 - DCT Memory Location 243
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_243                          HW_REGISTER_RW( 0x7f5f33cc )
   #define VC4VCODEC0_BG_DCTRAM_243_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_243_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_243_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_243_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_243_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_243_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_243_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_243_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_243_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_244 - DCT Memory Location 244
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_244                          HW_REGISTER_RW( 0x7f5f33d0 )
   #define VC4VCODEC0_BG_DCTRAM_244_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_244_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_244_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_244_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_244_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_244_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_244_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_244_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_244_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_245 - DCT Memory Location 245
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_245                          HW_REGISTER_RW( 0x7f5f33d4 )
   #define VC4VCODEC0_BG_DCTRAM_245_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_245_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_245_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_245_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_245_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_245_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_245_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_245_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_245_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_246 - DCT Memory Location 246
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_246                          HW_REGISTER_RW( 0x7f5f33d8 )
   #define VC4VCODEC0_BG_DCTRAM_246_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_246_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_246_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_246_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_246_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_246_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_246_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_246_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_246_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_247 - DCT Memory Location 247
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_247                          HW_REGISTER_RW( 0x7f5f33dc )
   #define VC4VCODEC0_BG_DCTRAM_247_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_247_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_247_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_247_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_247_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_247_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_247_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_247_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_247_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_248 - DCT Memory Location 248
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_248                          HW_REGISTER_RW( 0x7f5f33e0 )
   #define VC4VCODEC0_BG_DCTRAM_248_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_248_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_248_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_248_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_248_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_248_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_248_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_248_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_248_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_249 - DCT Memory Location 249
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_249                          HW_REGISTER_RW( 0x7f5f33e4 )
   #define VC4VCODEC0_BG_DCTRAM_249_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_249_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_249_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_249_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_249_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_249_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_249_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_249_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_249_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_250 - DCT Memory Location 250
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_250                          HW_REGISTER_RW( 0x7f5f33e8 )
   #define VC4VCODEC0_BG_DCTRAM_250_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_250_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_250_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_250_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_250_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_250_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_250_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_250_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_250_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_251 - DCT Memory Location 251
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_251                          HW_REGISTER_RW( 0x7f5f33ec )
   #define VC4VCODEC0_BG_DCTRAM_251_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_251_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_251_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_251_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_251_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_251_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_251_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_251_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_251_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_252 - DCT Memory Location 252
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_252                          HW_REGISTER_RW( 0x7f5f33f0 )
   #define VC4VCODEC0_BG_DCTRAM_252_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_252_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_252_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_252_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_252_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_252_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_252_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_252_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_252_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_253 - DCT Memory Location 253
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_253                          HW_REGISTER_RW( 0x7f5f33f4 )
   #define VC4VCODEC0_BG_DCTRAM_253_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_253_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_253_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_253_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_253_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_253_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_253_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_253_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_253_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_254 - DCT Memory Location 254
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_254                          HW_REGISTER_RW( 0x7f5f33f8 )
   #define VC4VCODEC0_BG_DCTRAM_254_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_254_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_254_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_254_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_254_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_254_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_254_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_254_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_254_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_255 - DCT Memory Location 255
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_255                          HW_REGISTER_RW( 0x7f5f33fc )
   #define VC4VCODEC0_BG_DCTRAM_255_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_255_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_255_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_255_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_255_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_255_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_255_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_255_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_255_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_256 - DCT Memory Location 256
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_256                          HW_REGISTER_RW( 0x7f5f3400 )
   #define VC4VCODEC0_BG_DCTRAM_256_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_256_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_256_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_256_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_256_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_256_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_256_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_256_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_256_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_257 - DCT Memory Location 257
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_257                          HW_REGISTER_RW( 0x7f5f3404 )
   #define VC4VCODEC0_BG_DCTRAM_257_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_257_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_257_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_257_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_257_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_257_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_257_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_257_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_257_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_258 - DCT Memory Location 258
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_258                          HW_REGISTER_RW( 0x7f5f3408 )
   #define VC4VCODEC0_BG_DCTRAM_258_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_258_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_258_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_258_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_258_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_258_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_258_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_258_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_258_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_259 - DCT Memory Location 259
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_259                          HW_REGISTER_RW( 0x7f5f340c )
   #define VC4VCODEC0_BG_DCTRAM_259_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_259_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_259_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_259_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_259_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_259_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_259_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_259_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_259_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_260 - DCT Memory Location 260
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_260                          HW_REGISTER_RW( 0x7f5f3410 )
   #define VC4VCODEC0_BG_DCTRAM_260_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_260_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_260_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_260_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_260_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_260_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_260_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_260_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_260_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_261 - DCT Memory Location 261
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_261                          HW_REGISTER_RW( 0x7f5f3414 )
   #define VC4VCODEC0_BG_DCTRAM_261_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_261_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_261_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_261_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_261_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_261_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_261_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_261_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_261_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_262 - DCT Memory Location 262
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_262                          HW_REGISTER_RW( 0x7f5f3418 )
   #define VC4VCODEC0_BG_DCTRAM_262_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_262_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_262_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_262_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_262_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_262_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_262_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_262_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_262_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_263 - DCT Memory Location 263
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_263                          HW_REGISTER_RW( 0x7f5f341c )
   #define VC4VCODEC0_BG_DCTRAM_263_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_263_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_263_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_263_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_263_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_263_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_263_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_263_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_263_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_264 - DCT Memory Location 264
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_264                          HW_REGISTER_RW( 0x7f5f3420 )
   #define VC4VCODEC0_BG_DCTRAM_264_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_264_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_264_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_264_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_264_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_264_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_264_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_264_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_264_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_265 - DCT Memory Location 265
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_265                          HW_REGISTER_RW( 0x7f5f3424 )
   #define VC4VCODEC0_BG_DCTRAM_265_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_265_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_265_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_265_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_265_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_265_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_265_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_265_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_265_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_266 - DCT Memory Location 266
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_266                          HW_REGISTER_RW( 0x7f5f3428 )
   #define VC4VCODEC0_BG_DCTRAM_266_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_266_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_266_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_266_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_266_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_266_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_266_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_266_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_266_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_267 - DCT Memory Location 267
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_267                          HW_REGISTER_RW( 0x7f5f342c )
   #define VC4VCODEC0_BG_DCTRAM_267_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_267_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_267_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_267_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_267_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_267_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_267_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_267_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_267_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_268 - DCT Memory Location 268
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_268                          HW_REGISTER_RW( 0x7f5f3430 )
   #define VC4VCODEC0_BG_DCTRAM_268_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_268_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_268_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_268_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_268_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_268_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_268_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_268_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_268_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_269 - DCT Memory Location 269
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_269                          HW_REGISTER_RW( 0x7f5f3434 )
   #define VC4VCODEC0_BG_DCTRAM_269_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_269_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_269_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_269_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_269_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_269_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_269_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_269_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_269_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_270 - DCT Memory Location 270
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_270                          HW_REGISTER_RW( 0x7f5f3438 )
   #define VC4VCODEC0_BG_DCTRAM_270_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_270_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_270_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_270_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_270_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_270_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_270_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_270_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_270_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_271 - DCT Memory Location 271
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_271                          HW_REGISTER_RW( 0x7f5f343c )
   #define VC4VCODEC0_BG_DCTRAM_271_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_271_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_271_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_271_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_271_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_271_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_271_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_271_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_271_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_272 - DCT Memory Location 272
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_272                          HW_REGISTER_RW( 0x7f5f3440 )
   #define VC4VCODEC0_BG_DCTRAM_272_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_272_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_272_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_272_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_272_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_272_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_272_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_272_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_272_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_273 - DCT Memory Location 273
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_273                          HW_REGISTER_RW( 0x7f5f3444 )
   #define VC4VCODEC0_BG_DCTRAM_273_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_273_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_273_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_273_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_273_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_273_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_273_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_273_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_273_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_274 - DCT Memory Location 274
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_274                          HW_REGISTER_RW( 0x7f5f3448 )
   #define VC4VCODEC0_BG_DCTRAM_274_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_274_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_274_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_274_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_274_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_274_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_274_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_274_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_274_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_275 - DCT Memory Location 275
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_275                          HW_REGISTER_RW( 0x7f5f344c )
   #define VC4VCODEC0_BG_DCTRAM_275_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_275_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_275_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_275_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_275_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_275_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_275_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_275_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_275_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_276 - DCT Memory Location 276
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_276                          HW_REGISTER_RW( 0x7f5f3450 )
   #define VC4VCODEC0_BG_DCTRAM_276_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_276_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_276_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_276_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_276_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_276_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_276_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_276_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_276_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_277 - DCT Memory Location 277
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_277                          HW_REGISTER_RW( 0x7f5f3454 )
   #define VC4VCODEC0_BG_DCTRAM_277_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_277_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_277_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_277_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_277_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_277_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_277_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_277_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_277_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_278 - DCT Memory Location 278
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_278                          HW_REGISTER_RW( 0x7f5f3458 )
   #define VC4VCODEC0_BG_DCTRAM_278_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_278_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_278_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_278_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_278_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_278_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_278_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_278_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_278_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_279 - DCT Memory Location 279
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_279                          HW_REGISTER_RW( 0x7f5f345c )
   #define VC4VCODEC0_BG_DCTRAM_279_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_279_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_279_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_279_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_279_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_279_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_279_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_279_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_279_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_280 - DCT Memory Location 280
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_280                          HW_REGISTER_RW( 0x7f5f3460 )
   #define VC4VCODEC0_BG_DCTRAM_280_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_280_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_280_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_280_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_280_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_280_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_280_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_280_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_280_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_281 - DCT Memory Location 281
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_281                          HW_REGISTER_RW( 0x7f5f3464 )
   #define VC4VCODEC0_BG_DCTRAM_281_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_281_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_281_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_281_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_281_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_281_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_281_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_281_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_281_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_282 - DCT Memory Location 282
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_282                          HW_REGISTER_RW( 0x7f5f3468 )
   #define VC4VCODEC0_BG_DCTRAM_282_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_282_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_282_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_282_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_282_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_282_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_282_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_282_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_282_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_283 - DCT Memory Location 283
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_283                          HW_REGISTER_RW( 0x7f5f346c )
   #define VC4VCODEC0_BG_DCTRAM_283_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_283_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_283_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_283_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_283_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_283_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_283_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_283_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_283_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_284 - DCT Memory Location 284
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_284                          HW_REGISTER_RW( 0x7f5f3470 )
   #define VC4VCODEC0_BG_DCTRAM_284_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_284_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_284_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_284_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_284_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_284_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_284_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_284_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_284_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_285 - DCT Memory Location 285
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_285                          HW_REGISTER_RW( 0x7f5f3474 )
   #define VC4VCODEC0_BG_DCTRAM_285_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_285_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_285_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_285_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_285_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_285_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_285_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_285_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_285_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_286 - DCT Memory Location 286
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_286                          HW_REGISTER_RW( 0x7f5f3478 )
   #define VC4VCODEC0_BG_DCTRAM_286_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_286_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_286_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_286_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_286_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_286_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_286_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_286_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_286_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_287 - DCT Memory Location 287
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_287                          HW_REGISTER_RW( 0x7f5f347c )
   #define VC4VCODEC0_BG_DCTRAM_287_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_287_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_287_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_287_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_287_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_287_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_287_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_287_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_287_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_288 - DCT Memory Location 288
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_288                          HW_REGISTER_RW( 0x7f5f3480 )
   #define VC4VCODEC0_BG_DCTRAM_288_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_288_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_288_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_288_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_288_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_288_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_288_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_288_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_288_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_289 - DCT Memory Location 289
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_289                          HW_REGISTER_RW( 0x7f5f3484 )
   #define VC4VCODEC0_BG_DCTRAM_289_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_289_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_289_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_289_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_289_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_289_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_289_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_289_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_289_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_290 - DCT Memory Location 290
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_290                          HW_REGISTER_RW( 0x7f5f3488 )
   #define VC4VCODEC0_BG_DCTRAM_290_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_290_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_290_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_290_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_290_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_290_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_290_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_290_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_290_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_291 - DCT Memory Location 291
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_291                          HW_REGISTER_RW( 0x7f5f348c )
   #define VC4VCODEC0_BG_DCTRAM_291_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_291_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_291_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_291_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_291_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_291_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_291_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_291_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_291_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_292 - DCT Memory Location 292
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_292                          HW_REGISTER_RW( 0x7f5f3490 )
   #define VC4VCODEC0_BG_DCTRAM_292_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_292_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_292_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_292_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_292_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_292_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_292_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_292_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_292_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_293 - DCT Memory Location 293
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_293                          HW_REGISTER_RW( 0x7f5f3494 )
   #define VC4VCODEC0_BG_DCTRAM_293_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_293_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_293_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_293_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_293_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_293_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_293_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_293_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_293_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_294 - DCT Memory Location 294
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_294                          HW_REGISTER_RW( 0x7f5f3498 )
   #define VC4VCODEC0_BG_DCTRAM_294_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_294_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_294_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_294_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_294_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_294_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_294_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_294_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_294_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_295 - DCT Memory Location 295
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_295                          HW_REGISTER_RW( 0x7f5f349c )
   #define VC4VCODEC0_BG_DCTRAM_295_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_295_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_295_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_295_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_295_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_295_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_295_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_295_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_295_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_296 - DCT Memory Location 296
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_296                          HW_REGISTER_RW( 0x7f5f34a0 )
   #define VC4VCODEC0_BG_DCTRAM_296_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_296_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_296_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_296_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_296_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_296_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_296_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_296_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_296_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_297 - DCT Memory Location 297
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_297                          HW_REGISTER_RW( 0x7f5f34a4 )
   #define VC4VCODEC0_BG_DCTRAM_297_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_297_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_297_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_297_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_297_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_297_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_297_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_297_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_297_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_298 - DCT Memory Location 298
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_298                          HW_REGISTER_RW( 0x7f5f34a8 )
   #define VC4VCODEC0_BG_DCTRAM_298_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_298_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_298_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_298_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_298_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_298_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_298_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_298_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_298_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_299 - DCT Memory Location 299
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_299                          HW_REGISTER_RW( 0x7f5f34ac )
   #define VC4VCODEC0_BG_DCTRAM_299_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_299_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_299_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_299_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_299_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_299_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_299_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_299_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_299_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_300 - DCT Memory Location 300
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_300                          HW_REGISTER_RW( 0x7f5f34b0 )
   #define VC4VCODEC0_BG_DCTRAM_300_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_300_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_300_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_300_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_300_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_300_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_300_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_300_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_300_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_301 - DCT Memory Location 301
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_301                          HW_REGISTER_RW( 0x7f5f34b4 )
   #define VC4VCODEC0_BG_DCTRAM_301_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_301_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_301_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_301_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_301_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_301_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_301_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_301_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_301_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_302 - DCT Memory Location 302
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_302                          HW_REGISTER_RW( 0x7f5f34b8 )
   #define VC4VCODEC0_BG_DCTRAM_302_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_302_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_302_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_302_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_302_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_302_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_302_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_302_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_302_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_303 - DCT Memory Location 303
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_303                          HW_REGISTER_RW( 0x7f5f34bc )
   #define VC4VCODEC0_BG_DCTRAM_303_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_303_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_303_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_303_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_303_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_303_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_303_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_303_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_303_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_304 - DCT Memory Location 304
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_304                          HW_REGISTER_RW( 0x7f5f34c0 )
   #define VC4VCODEC0_BG_DCTRAM_304_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_304_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_304_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_304_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_304_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_304_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_304_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_304_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_304_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_305 - DCT Memory Location 305
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_305                          HW_REGISTER_RW( 0x7f5f34c4 )
   #define VC4VCODEC0_BG_DCTRAM_305_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_305_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_305_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_305_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_305_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_305_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_305_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_305_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_305_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_306 - DCT Memory Location 306
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_306                          HW_REGISTER_RW( 0x7f5f34c8 )
   #define VC4VCODEC0_BG_DCTRAM_306_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_306_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_306_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_306_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_306_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_306_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_306_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_306_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_306_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_307 - DCT Memory Location 307
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_307                          HW_REGISTER_RW( 0x7f5f34cc )
   #define VC4VCODEC0_BG_DCTRAM_307_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_307_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_307_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_307_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_307_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_307_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_307_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_307_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_307_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_308 - DCT Memory Location 308
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_308                          HW_REGISTER_RW( 0x7f5f34d0 )
   #define VC4VCODEC0_BG_DCTRAM_308_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_308_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_308_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_308_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_308_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_308_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_308_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_308_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_308_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_309 - DCT Memory Location 309
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_309                          HW_REGISTER_RW( 0x7f5f34d4 )
   #define VC4VCODEC0_BG_DCTRAM_309_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_309_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_309_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_309_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_309_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_309_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_309_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_309_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_309_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_310 - DCT Memory Location 310
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_310                          HW_REGISTER_RW( 0x7f5f34d8 )
   #define VC4VCODEC0_BG_DCTRAM_310_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_310_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_310_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_310_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_310_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_310_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_310_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_310_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_310_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_311 - DCT Memory Location 311
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_311                          HW_REGISTER_RW( 0x7f5f34dc )
   #define VC4VCODEC0_BG_DCTRAM_311_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_311_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_311_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_311_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_311_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_311_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_311_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_311_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_311_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_312 - DCT Memory Location 312
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_312                          HW_REGISTER_RW( 0x7f5f34e0 )
   #define VC4VCODEC0_BG_DCTRAM_312_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_312_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_312_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_312_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_312_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_312_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_312_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_312_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_312_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_313 - DCT Memory Location 313
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_313                          HW_REGISTER_RW( 0x7f5f34e4 )
   #define VC4VCODEC0_BG_DCTRAM_313_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_313_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_313_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_313_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_313_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_313_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_313_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_313_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_313_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_314 - DCT Memory Location 314
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_314                          HW_REGISTER_RW( 0x7f5f34e8 )
   #define VC4VCODEC0_BG_DCTRAM_314_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_314_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_314_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_314_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_314_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_314_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_314_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_314_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_314_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_315 - DCT Memory Location 315
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_315                          HW_REGISTER_RW( 0x7f5f34ec )
   #define VC4VCODEC0_BG_DCTRAM_315_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_315_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_315_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_315_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_315_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_315_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_315_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_315_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_315_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_316 - DCT Memory Location 316
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_316                          HW_REGISTER_RW( 0x7f5f34f0 )
   #define VC4VCODEC0_BG_DCTRAM_316_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_316_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_316_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_316_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_316_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_316_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_316_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_316_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_316_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_317 - DCT Memory Location 317
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_317                          HW_REGISTER_RW( 0x7f5f34f4 )
   #define VC4VCODEC0_BG_DCTRAM_317_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_317_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_317_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_317_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_317_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_317_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_317_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_317_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_317_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_318 - DCT Memory Location 318
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_318                          HW_REGISTER_RW( 0x7f5f34f8 )
   #define VC4VCODEC0_BG_DCTRAM_318_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_318_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_318_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_318_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_318_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_318_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_318_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_318_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_318_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_319 - DCT Memory Location 319
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_319                          HW_REGISTER_RW( 0x7f5f34fc )
   #define VC4VCODEC0_BG_DCTRAM_319_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_319_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_319_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_319_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_319_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_319_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_319_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_319_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_319_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_320 - DCT Memory Location 320
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_320                          HW_REGISTER_RW( 0x7f5f3500 )
   #define VC4VCODEC0_BG_DCTRAM_320_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_320_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_320_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_320_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_320_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_320_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_320_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_320_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_320_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_321 - DCT Memory Location 321
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_321                          HW_REGISTER_RW( 0x7f5f3504 )
   #define VC4VCODEC0_BG_DCTRAM_321_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_321_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_321_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_321_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_321_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_321_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_321_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_321_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_321_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_322 - DCT Memory Location 322
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_322                          HW_REGISTER_RW( 0x7f5f3508 )
   #define VC4VCODEC0_BG_DCTRAM_322_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_322_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_322_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_322_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_322_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_322_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_322_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_322_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_322_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_323 - DCT Memory Location 323
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_323                          HW_REGISTER_RW( 0x7f5f350c )
   #define VC4VCODEC0_BG_DCTRAM_323_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_323_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_323_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_323_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_323_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_323_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_323_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_323_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_323_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_324 - DCT Memory Location 324
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_324                          HW_REGISTER_RW( 0x7f5f3510 )
   #define VC4VCODEC0_BG_DCTRAM_324_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_324_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_324_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_324_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_324_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_324_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_324_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_324_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_324_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_325 - DCT Memory Location 325
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_325                          HW_REGISTER_RW( 0x7f5f3514 )
   #define VC4VCODEC0_BG_DCTRAM_325_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_325_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_325_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_325_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_325_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_325_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_325_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_325_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_325_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_326 - DCT Memory Location 326
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_326                          HW_REGISTER_RW( 0x7f5f3518 )
   #define VC4VCODEC0_BG_DCTRAM_326_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_326_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_326_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_326_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_326_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_326_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_326_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_326_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_326_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_327 - DCT Memory Location 327
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_327                          HW_REGISTER_RW( 0x7f5f351c )
   #define VC4VCODEC0_BG_DCTRAM_327_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_327_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_327_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_327_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_327_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_327_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_327_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_327_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_327_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_328 - DCT Memory Location 328
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_328                          HW_REGISTER_RW( 0x7f5f3520 )
   #define VC4VCODEC0_BG_DCTRAM_328_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_328_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_328_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_328_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_328_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_328_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_328_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_328_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_328_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_329 - DCT Memory Location 329
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_329                          HW_REGISTER_RW( 0x7f5f3524 )
   #define VC4VCODEC0_BG_DCTRAM_329_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_329_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_329_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_329_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_329_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_329_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_329_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_329_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_329_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_330 - DCT Memory Location 330
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_330                          HW_REGISTER_RW( 0x7f5f3528 )
   #define VC4VCODEC0_BG_DCTRAM_330_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_330_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_330_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_330_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_330_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_330_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_330_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_330_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_330_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_331 - DCT Memory Location 331
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_331                          HW_REGISTER_RW( 0x7f5f352c )
   #define VC4VCODEC0_BG_DCTRAM_331_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_331_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_331_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_331_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_331_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_331_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_331_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_331_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_331_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_332 - DCT Memory Location 332
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_332                          HW_REGISTER_RW( 0x7f5f3530 )
   #define VC4VCODEC0_BG_DCTRAM_332_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_332_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_332_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_332_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_332_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_332_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_332_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_332_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_332_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_333 - DCT Memory Location 333
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_333                          HW_REGISTER_RW( 0x7f5f3534 )
   #define VC4VCODEC0_BG_DCTRAM_333_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_333_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_333_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_333_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_333_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_333_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_333_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_333_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_333_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_334 - DCT Memory Location 334
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_334                          HW_REGISTER_RW( 0x7f5f3538 )
   #define VC4VCODEC0_BG_DCTRAM_334_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_334_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_334_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_334_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_334_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_334_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_334_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_334_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_334_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_335 - DCT Memory Location 335
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_335                          HW_REGISTER_RW( 0x7f5f353c )
   #define VC4VCODEC0_BG_DCTRAM_335_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_335_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_335_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_335_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_335_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_335_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_335_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_335_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_335_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_336 - DCT Memory Location 336
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_336                          HW_REGISTER_RW( 0x7f5f3540 )
   #define VC4VCODEC0_BG_DCTRAM_336_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_336_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_336_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_336_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_336_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_336_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_336_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_336_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_336_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_337 - DCT Memory Location 337
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_337                          HW_REGISTER_RW( 0x7f5f3544 )
   #define VC4VCODEC0_BG_DCTRAM_337_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_337_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_337_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_337_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_337_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_337_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_337_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_337_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_337_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_338 - DCT Memory Location 338
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_338                          HW_REGISTER_RW( 0x7f5f3548 )
   #define VC4VCODEC0_BG_DCTRAM_338_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_338_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_338_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_338_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_338_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_338_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_338_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_338_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_338_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_339 - DCT Memory Location 339
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_339                          HW_REGISTER_RW( 0x7f5f354c )
   #define VC4VCODEC0_BG_DCTRAM_339_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_339_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_339_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_339_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_339_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_339_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_339_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_339_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_339_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_340 - DCT Memory Location 340
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_340                          HW_REGISTER_RW( 0x7f5f3550 )
   #define VC4VCODEC0_BG_DCTRAM_340_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_340_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_340_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_340_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_340_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_340_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_340_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_340_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_340_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_341 - DCT Memory Location 341
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_341                          HW_REGISTER_RW( 0x7f5f3554 )
   #define VC4VCODEC0_BG_DCTRAM_341_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_341_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_341_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_341_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_341_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_341_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_341_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_341_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_341_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_342 - DCT Memory Location 342
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_342                          HW_REGISTER_RW( 0x7f5f3558 )
   #define VC4VCODEC0_BG_DCTRAM_342_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_342_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_342_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_342_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_342_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_342_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_342_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_342_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_342_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_343 - DCT Memory Location 343
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_343                          HW_REGISTER_RW( 0x7f5f355c )
   #define VC4VCODEC0_BG_DCTRAM_343_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_343_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_343_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_343_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_343_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_343_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_343_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_343_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_343_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_344 - DCT Memory Location 344
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_344                          HW_REGISTER_RW( 0x7f5f3560 )
   #define VC4VCODEC0_BG_DCTRAM_344_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_344_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_344_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_344_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_344_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_344_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_344_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_344_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_344_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_345 - DCT Memory Location 345
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_345                          HW_REGISTER_RW( 0x7f5f3564 )
   #define VC4VCODEC0_BG_DCTRAM_345_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_345_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_345_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_345_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_345_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_345_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_345_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_345_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_345_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_346 - DCT Memory Location 346
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_346                          HW_REGISTER_RW( 0x7f5f3568 )
   #define VC4VCODEC0_BG_DCTRAM_346_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_346_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_346_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_346_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_346_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_346_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_346_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_346_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_346_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_347 - DCT Memory Location 347
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_347                          HW_REGISTER_RW( 0x7f5f356c )
   #define VC4VCODEC0_BG_DCTRAM_347_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_347_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_347_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_347_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_347_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_347_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_347_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_347_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_347_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_348 - DCT Memory Location 348
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_348                          HW_REGISTER_RW( 0x7f5f3570 )
   #define VC4VCODEC0_BG_DCTRAM_348_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_348_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_348_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_348_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_348_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_348_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_348_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_348_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_348_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_349 - DCT Memory Location 349
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_349                          HW_REGISTER_RW( 0x7f5f3574 )
   #define VC4VCODEC0_BG_DCTRAM_349_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_349_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_349_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_349_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_349_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_349_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_349_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_349_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_349_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_350 - DCT Memory Location 350
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_350                          HW_REGISTER_RW( 0x7f5f3578 )
   #define VC4VCODEC0_BG_DCTRAM_350_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_350_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_350_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_350_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_350_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_350_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_350_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_350_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_350_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_351 - DCT Memory Location 351
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_351                          HW_REGISTER_RW( 0x7f5f357c )
   #define VC4VCODEC0_BG_DCTRAM_351_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_351_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_351_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_351_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_351_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_351_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_351_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_351_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_351_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_352 - DCT Memory Location 352
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_352                          HW_REGISTER_RW( 0x7f5f3580 )
   #define VC4VCODEC0_BG_DCTRAM_352_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_352_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_352_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_352_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_352_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_352_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_352_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_352_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_352_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_353 - DCT Memory Location 353
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_353                          HW_REGISTER_RW( 0x7f5f3584 )
   #define VC4VCODEC0_BG_DCTRAM_353_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_353_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_353_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_353_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_353_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_353_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_353_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_353_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_353_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_354 - DCT Memory Location 354
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_354                          HW_REGISTER_RW( 0x7f5f3588 )
   #define VC4VCODEC0_BG_DCTRAM_354_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_354_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_354_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_354_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_354_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_354_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_354_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_354_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_354_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_355 - DCT Memory Location 355
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_355                          HW_REGISTER_RW( 0x7f5f358c )
   #define VC4VCODEC0_BG_DCTRAM_355_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_355_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_355_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_355_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_355_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_355_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_355_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_355_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_355_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_356 - DCT Memory Location 356
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_356                          HW_REGISTER_RW( 0x7f5f3590 )
   #define VC4VCODEC0_BG_DCTRAM_356_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_356_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_356_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_356_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_356_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_356_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_356_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_356_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_356_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_357 - DCT Memory Location 357
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_357                          HW_REGISTER_RW( 0x7f5f3594 )
   #define VC4VCODEC0_BG_DCTRAM_357_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_357_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_357_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_357_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_357_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_357_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_357_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_357_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_357_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_358 - DCT Memory Location 358
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_358                          HW_REGISTER_RW( 0x7f5f3598 )
   #define VC4VCODEC0_BG_DCTRAM_358_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_358_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_358_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_358_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_358_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_358_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_358_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_358_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_358_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_359 - DCT Memory Location 359
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_359                          HW_REGISTER_RW( 0x7f5f359c )
   #define VC4VCODEC0_BG_DCTRAM_359_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_359_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_359_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_359_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_359_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_359_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_359_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_359_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_359_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_360 - DCT Memory Location 360
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_360                          HW_REGISTER_RW( 0x7f5f35a0 )
   #define VC4VCODEC0_BG_DCTRAM_360_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_360_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_360_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_360_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_360_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_360_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_360_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_360_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_360_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_361 - DCT Memory Location 361
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_361                          HW_REGISTER_RW( 0x7f5f35a4 )
   #define VC4VCODEC0_BG_DCTRAM_361_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_361_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_361_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_361_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_361_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_361_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_361_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_361_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_361_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_362 - DCT Memory Location 362
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_362                          HW_REGISTER_RW( 0x7f5f35a8 )
   #define VC4VCODEC0_BG_DCTRAM_362_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_362_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_362_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_362_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_362_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_362_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_362_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_362_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_362_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_363 - DCT Memory Location 363
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_363                          HW_REGISTER_RW( 0x7f5f35ac )
   #define VC4VCODEC0_BG_DCTRAM_363_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_363_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_363_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_363_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_363_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_363_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_363_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_363_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_363_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_364 - DCT Memory Location 364
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_364                          HW_REGISTER_RW( 0x7f5f35b0 )
   #define VC4VCODEC0_BG_DCTRAM_364_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_364_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_364_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_364_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_364_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_364_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_364_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_364_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_364_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_365 - DCT Memory Location 365
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_365                          HW_REGISTER_RW( 0x7f5f35b4 )
   #define VC4VCODEC0_BG_DCTRAM_365_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_365_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_365_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_365_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_365_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_365_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_365_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_365_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_365_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_366 - DCT Memory Location 366
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_366                          HW_REGISTER_RW( 0x7f5f35b8 )
   #define VC4VCODEC0_BG_DCTRAM_366_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_366_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_366_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_366_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_366_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_366_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_366_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_366_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_366_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_367 - DCT Memory Location 367
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_367                          HW_REGISTER_RW( 0x7f5f35bc )
   #define VC4VCODEC0_BG_DCTRAM_367_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_367_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_367_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_367_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_367_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_367_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_367_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_367_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_367_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_368 - DCT Memory Location 368
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_368                          HW_REGISTER_RW( 0x7f5f35c0 )
   #define VC4VCODEC0_BG_DCTRAM_368_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_368_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_368_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_368_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_368_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_368_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_368_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_368_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_368_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_369 - DCT Memory Location 369
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_369                          HW_REGISTER_RW( 0x7f5f35c4 )
   #define VC4VCODEC0_BG_DCTRAM_369_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_369_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_369_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_369_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_369_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_369_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_369_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_369_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_369_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_370 - DCT Memory Location 370
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_370                          HW_REGISTER_RW( 0x7f5f35c8 )
   #define VC4VCODEC0_BG_DCTRAM_370_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_370_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_370_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_370_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_370_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_370_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_370_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_370_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_370_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_371 - DCT Memory Location 371
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_371                          HW_REGISTER_RW( 0x7f5f35cc )
   #define VC4VCODEC0_BG_DCTRAM_371_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_371_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_371_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_371_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_371_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_371_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_371_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_371_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_371_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_372 - DCT Memory Location 372
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_372                          HW_REGISTER_RW( 0x7f5f35d0 )
   #define VC4VCODEC0_BG_DCTRAM_372_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_372_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_372_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_372_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_372_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_372_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_372_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_372_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_372_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_373 - DCT Memory Location 373
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_373                          HW_REGISTER_RW( 0x7f5f35d4 )
   #define VC4VCODEC0_BG_DCTRAM_373_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_373_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_373_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_373_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_373_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_373_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_373_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_373_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_373_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_374 - DCT Memory Location 374
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_374                          HW_REGISTER_RW( 0x7f5f35d8 )
   #define VC4VCODEC0_BG_DCTRAM_374_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_374_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_374_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_374_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_374_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_374_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_374_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_374_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_374_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_375 - DCT Memory Location 375
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_375                          HW_REGISTER_RW( 0x7f5f35dc )
   #define VC4VCODEC0_BG_DCTRAM_375_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_375_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_375_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_375_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_375_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_375_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_375_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_375_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_375_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_376 - DCT Memory Location 376
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_376                          HW_REGISTER_RW( 0x7f5f35e0 )
   #define VC4VCODEC0_BG_DCTRAM_376_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_376_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_376_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_376_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_376_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_376_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_376_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_376_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_376_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_377 - DCT Memory Location 377
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_377                          HW_REGISTER_RW( 0x7f5f35e4 )
   #define VC4VCODEC0_BG_DCTRAM_377_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_377_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_377_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_377_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_377_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_377_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_377_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_377_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_377_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_378 - DCT Memory Location 378
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_378                          HW_REGISTER_RW( 0x7f5f35e8 )
   #define VC4VCODEC0_BG_DCTRAM_378_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_378_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_378_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_378_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_378_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_378_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_378_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_378_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_378_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_379 - DCT Memory Location 379
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_379                          HW_REGISTER_RW( 0x7f5f35ec )
   #define VC4VCODEC0_BG_DCTRAM_379_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_379_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_379_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_379_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_379_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_379_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_379_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_379_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_379_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_380 - DCT Memory Location 380
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_380                          HW_REGISTER_RW( 0x7f5f35f0 )
   #define VC4VCODEC0_BG_DCTRAM_380_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_380_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_380_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_380_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_380_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_380_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_380_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_380_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_380_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_381 - DCT Memory Location 381
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_381                          HW_REGISTER_RW( 0x7f5f35f4 )
   #define VC4VCODEC0_BG_DCTRAM_381_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_381_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_381_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_381_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_381_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_381_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_381_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_381_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_381_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_382 - DCT Memory Location 382
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_382                          HW_REGISTER_RW( 0x7f5f35f8 )
   #define VC4VCODEC0_BG_DCTRAM_382_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_382_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_382_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_382_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_382_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_382_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_382_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_382_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_382_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_383 - DCT Memory Location 383
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_383                          HW_REGISTER_RW( 0x7f5f35fc )
   #define VC4VCODEC0_BG_DCTRAM_383_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_383_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_383_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_383_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_383_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_383_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_383_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_383_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_383_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_384 - DCT Memory Location 384
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_384                          HW_REGISTER_RW( 0x7f5f3600 )
   #define VC4VCODEC0_BG_DCTRAM_384_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_384_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_384_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_384_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_384_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_384_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_384_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_384_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_384_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_385 - DCT Memory Location 385
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_385                          HW_REGISTER_RW( 0x7f5f3604 )
   #define VC4VCODEC0_BG_DCTRAM_385_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_385_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_385_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_385_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_385_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_385_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_385_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_385_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_385_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_386 - DCT Memory Location 386
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_386                          HW_REGISTER_RW( 0x7f5f3608 )
   #define VC4VCODEC0_BG_DCTRAM_386_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_386_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_386_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_386_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_386_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_386_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_386_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_386_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_386_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_387 - DCT Memory Location 387
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_387                          HW_REGISTER_RW( 0x7f5f360c )
   #define VC4VCODEC0_BG_DCTRAM_387_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_387_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_387_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_387_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_387_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_387_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_387_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_387_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_387_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_388 - DCT Memory Location 388
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_388                          HW_REGISTER_RW( 0x7f5f3610 )
   #define VC4VCODEC0_BG_DCTRAM_388_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_388_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_388_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_388_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_388_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_388_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_388_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_388_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_388_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_389 - DCT Memory Location 389
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_389                          HW_REGISTER_RW( 0x7f5f3614 )
   #define VC4VCODEC0_BG_DCTRAM_389_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_389_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_389_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_389_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_389_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_389_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_389_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_389_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_389_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_390 - DCT Memory Location 390
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_390                          HW_REGISTER_RW( 0x7f5f3618 )
   #define VC4VCODEC0_BG_DCTRAM_390_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_390_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_390_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_390_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_390_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_390_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_390_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_390_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_390_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_391 - DCT Memory Location 391
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_391                          HW_REGISTER_RW( 0x7f5f361c )
   #define VC4VCODEC0_BG_DCTRAM_391_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_391_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_391_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_391_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_391_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_391_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_391_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_391_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_391_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_392 - DCT Memory Location 392
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_392                          HW_REGISTER_RW( 0x7f5f3620 )
   #define VC4VCODEC0_BG_DCTRAM_392_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_392_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_392_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_392_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_392_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_392_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_392_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_392_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_392_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_393 - DCT Memory Location 393
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_393                          HW_REGISTER_RW( 0x7f5f3624 )
   #define VC4VCODEC0_BG_DCTRAM_393_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_393_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_393_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_393_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_393_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_393_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_393_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_393_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_393_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_394 - DCT Memory Location 394
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_394                          HW_REGISTER_RW( 0x7f5f3628 )
   #define VC4VCODEC0_BG_DCTRAM_394_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_394_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_394_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_394_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_394_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_394_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_394_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_394_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_394_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_395 - DCT Memory Location 395
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_395                          HW_REGISTER_RW( 0x7f5f362c )
   #define VC4VCODEC0_BG_DCTRAM_395_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_395_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_395_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_395_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_395_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_395_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_395_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_395_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_395_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_396 - DCT Memory Location 396
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_396                          HW_REGISTER_RW( 0x7f5f3630 )
   #define VC4VCODEC0_BG_DCTRAM_396_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_396_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_396_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_396_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_396_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_396_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_396_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_396_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_396_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_397 - DCT Memory Location 397
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_397                          HW_REGISTER_RW( 0x7f5f3634 )
   #define VC4VCODEC0_BG_DCTRAM_397_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_397_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_397_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_397_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_397_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_397_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_397_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_397_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_397_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_398 - DCT Memory Location 398
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_398                          HW_REGISTER_RW( 0x7f5f3638 )
   #define VC4VCODEC0_BG_DCTRAM_398_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_398_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_398_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_398_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_398_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_398_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_398_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_398_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_398_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_399 - DCT Memory Location 399
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_399                          HW_REGISTER_RW( 0x7f5f363c )
   #define VC4VCODEC0_BG_DCTRAM_399_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_399_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_399_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_399_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_399_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_399_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_399_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_399_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_399_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_400 - DCT Memory Location 400
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_400                          HW_REGISTER_RW( 0x7f5f3640 )
   #define VC4VCODEC0_BG_DCTRAM_400_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_400_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_400_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_400_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_400_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_400_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_400_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_400_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_400_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_401 - DCT Memory Location 401
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_401                          HW_REGISTER_RW( 0x7f5f3644 )
   #define VC4VCODEC0_BG_DCTRAM_401_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_401_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_401_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_401_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_401_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_401_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_401_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_401_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_401_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_402 - DCT Memory Location 402
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_402                          HW_REGISTER_RW( 0x7f5f3648 )
   #define VC4VCODEC0_BG_DCTRAM_402_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_402_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_402_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_402_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_402_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_402_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_402_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_402_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_402_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_403 - DCT Memory Location 403
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_403                          HW_REGISTER_RW( 0x7f5f364c )
   #define VC4VCODEC0_BG_DCTRAM_403_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_403_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_403_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_403_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_403_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_403_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_403_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_403_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_403_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_404 - DCT Memory Location 404
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_404                          HW_REGISTER_RW( 0x7f5f3650 )
   #define VC4VCODEC0_BG_DCTRAM_404_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_404_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_404_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_404_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_404_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_404_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_404_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_404_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_404_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_405 - DCT Memory Location 405
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_405                          HW_REGISTER_RW( 0x7f5f3654 )
   #define VC4VCODEC0_BG_DCTRAM_405_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_405_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_405_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_405_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_405_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_405_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_405_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_405_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_405_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_406 - DCT Memory Location 406
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_406                          HW_REGISTER_RW( 0x7f5f3658 )
   #define VC4VCODEC0_BG_DCTRAM_406_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_406_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_406_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_406_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_406_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_406_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_406_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_406_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_406_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_407 - DCT Memory Location 407
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_407                          HW_REGISTER_RW( 0x7f5f365c )
   #define VC4VCODEC0_BG_DCTRAM_407_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_407_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_407_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_407_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_407_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_407_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_407_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_407_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_407_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_408 - DCT Memory Location 408
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_408                          HW_REGISTER_RW( 0x7f5f3660 )
   #define VC4VCODEC0_BG_DCTRAM_408_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_408_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_408_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_408_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_408_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_408_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_408_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_408_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_408_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_409 - DCT Memory Location 409
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_409                          HW_REGISTER_RW( 0x7f5f3664 )
   #define VC4VCODEC0_BG_DCTRAM_409_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_409_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_409_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_409_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_409_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_409_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_409_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_409_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_409_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_410 - DCT Memory Location 410
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_410                          HW_REGISTER_RW( 0x7f5f3668 )
   #define VC4VCODEC0_BG_DCTRAM_410_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_410_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_410_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_410_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_410_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_410_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_410_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_410_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_410_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_411 - DCT Memory Location 411
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_411                          HW_REGISTER_RW( 0x7f5f366c )
   #define VC4VCODEC0_BG_DCTRAM_411_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_411_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_411_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_411_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_411_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_411_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_411_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_411_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_411_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_412 - DCT Memory Location 412
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_412                          HW_REGISTER_RW( 0x7f5f3670 )
   #define VC4VCODEC0_BG_DCTRAM_412_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_412_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_412_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_412_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_412_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_412_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_412_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_412_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_412_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_413 - DCT Memory Location 413
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_413                          HW_REGISTER_RW( 0x7f5f3674 )
   #define VC4VCODEC0_BG_DCTRAM_413_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_413_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_413_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_413_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_413_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_413_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_413_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_413_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_413_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_414 - DCT Memory Location 414
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_414                          HW_REGISTER_RW( 0x7f5f3678 )
   #define VC4VCODEC0_BG_DCTRAM_414_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_414_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_414_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_414_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_414_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_414_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_414_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_414_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_414_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_415 - DCT Memory Location 415
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_415                          HW_REGISTER_RW( 0x7f5f367c )
   #define VC4VCODEC0_BG_DCTRAM_415_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_415_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_415_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_415_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_415_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_415_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_415_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_415_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_415_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_416 - DCT Memory Location 416
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_416                          HW_REGISTER_RW( 0x7f5f3680 )
   #define VC4VCODEC0_BG_DCTRAM_416_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_416_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_416_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_416_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_416_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_416_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_416_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_416_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_416_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_417 - DCT Memory Location 417
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_417                          HW_REGISTER_RW( 0x7f5f3684 )
   #define VC4VCODEC0_BG_DCTRAM_417_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_417_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_417_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_417_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_417_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_417_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_417_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_417_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_417_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_418 - DCT Memory Location 418
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_418                          HW_REGISTER_RW( 0x7f5f3688 )
   #define VC4VCODEC0_BG_DCTRAM_418_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_418_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_418_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_418_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_418_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_418_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_418_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_418_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_418_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_419 - DCT Memory Location 419
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_419                          HW_REGISTER_RW( 0x7f5f368c )
   #define VC4VCODEC0_BG_DCTRAM_419_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_419_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_419_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_419_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_419_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_419_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_419_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_419_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_419_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_420 - DCT Memory Location 420
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_420                          HW_REGISTER_RW( 0x7f5f3690 )
   #define VC4VCODEC0_BG_DCTRAM_420_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_420_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_420_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_420_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_420_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_420_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_420_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_420_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_420_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_421 - DCT Memory Location 421
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_421                          HW_REGISTER_RW( 0x7f5f3694 )
   #define VC4VCODEC0_BG_DCTRAM_421_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_421_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_421_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_421_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_421_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_421_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_421_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_421_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_421_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_422 - DCT Memory Location 422
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_422                          HW_REGISTER_RW( 0x7f5f3698 )
   #define VC4VCODEC0_BG_DCTRAM_422_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_422_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_422_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_422_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_422_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_422_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_422_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_422_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_422_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_423 - DCT Memory Location 423
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_423                          HW_REGISTER_RW( 0x7f5f369c )
   #define VC4VCODEC0_BG_DCTRAM_423_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_423_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_423_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_423_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_423_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_423_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_423_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_423_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_423_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_424 - DCT Memory Location 424
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_424                          HW_REGISTER_RW( 0x7f5f36a0 )
   #define VC4VCODEC0_BG_DCTRAM_424_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_424_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_424_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_424_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_424_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_424_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_424_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_424_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_424_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_425 - DCT Memory Location 425
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_425                          HW_REGISTER_RW( 0x7f5f36a4 )
   #define VC4VCODEC0_BG_DCTRAM_425_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_425_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_425_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_425_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_425_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_425_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_425_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_425_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_425_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_426 - DCT Memory Location 426
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_426                          HW_REGISTER_RW( 0x7f5f36a8 )
   #define VC4VCODEC0_BG_DCTRAM_426_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_426_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_426_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_426_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_426_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_426_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_426_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_426_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_426_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_427 - DCT Memory Location 427
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_427                          HW_REGISTER_RW( 0x7f5f36ac )
   #define VC4VCODEC0_BG_DCTRAM_427_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_427_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_427_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_427_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_427_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_427_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_427_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_427_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_427_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_428 - DCT Memory Location 428
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_428                          HW_REGISTER_RW( 0x7f5f36b0 )
   #define VC4VCODEC0_BG_DCTRAM_428_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_428_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_428_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_428_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_428_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_428_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_428_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_428_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_428_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_429 - DCT Memory Location 429
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_429                          HW_REGISTER_RW( 0x7f5f36b4 )
   #define VC4VCODEC0_BG_DCTRAM_429_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_429_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_429_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_429_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_429_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_429_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_429_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_429_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_429_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_430 - DCT Memory Location 430
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_430                          HW_REGISTER_RW( 0x7f5f36b8 )
   #define VC4VCODEC0_BG_DCTRAM_430_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_430_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_430_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_430_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_430_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_430_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_430_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_430_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_430_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_431 - DCT Memory Location 431
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_431                          HW_REGISTER_RW( 0x7f5f36bc )
   #define VC4VCODEC0_BG_DCTRAM_431_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_431_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_431_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_431_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_431_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_431_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_431_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_431_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_431_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_432 - DCT Memory Location 432
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_432                          HW_REGISTER_RW( 0x7f5f36c0 )
   #define VC4VCODEC0_BG_DCTRAM_432_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_432_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_432_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_432_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_432_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_432_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_432_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_432_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_432_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_433 - DCT Memory Location 433
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_433                          HW_REGISTER_RW( 0x7f5f36c4 )
   #define VC4VCODEC0_BG_DCTRAM_433_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_433_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_433_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_433_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_433_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_433_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_433_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_433_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_433_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_434 - DCT Memory Location 434
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_434                          HW_REGISTER_RW( 0x7f5f36c8 )
   #define VC4VCODEC0_BG_DCTRAM_434_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_434_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_434_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_434_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_434_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_434_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_434_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_434_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_434_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_435 - DCT Memory Location 435
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_435                          HW_REGISTER_RW( 0x7f5f36cc )
   #define VC4VCODEC0_BG_DCTRAM_435_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_435_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_435_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_435_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_435_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_435_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_435_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_435_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_435_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_436 - DCT Memory Location 436
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_436                          HW_REGISTER_RW( 0x7f5f36d0 )
   #define VC4VCODEC0_BG_DCTRAM_436_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_436_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_436_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_436_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_436_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_436_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_436_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_436_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_436_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_437 - DCT Memory Location 437
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_437                          HW_REGISTER_RW( 0x7f5f36d4 )
   #define VC4VCODEC0_BG_DCTRAM_437_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_437_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_437_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_437_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_437_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_437_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_437_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_437_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_437_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_438 - DCT Memory Location 438
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_438                          HW_REGISTER_RW( 0x7f5f36d8 )
   #define VC4VCODEC0_BG_DCTRAM_438_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_438_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_438_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_438_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_438_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_438_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_438_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_438_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_438_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_439 - DCT Memory Location 439
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_439                          HW_REGISTER_RW( 0x7f5f36dc )
   #define VC4VCODEC0_BG_DCTRAM_439_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_439_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_439_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_439_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_439_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_439_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_439_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_439_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_439_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_440 - DCT Memory Location 440
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_440                          HW_REGISTER_RW( 0x7f5f36e0 )
   #define VC4VCODEC0_BG_DCTRAM_440_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_440_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_440_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_440_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_440_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_440_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_440_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_440_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_440_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_441 - DCT Memory Location 441
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_441                          HW_REGISTER_RW( 0x7f5f36e4 )
   #define VC4VCODEC0_BG_DCTRAM_441_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_441_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_441_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_441_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_441_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_441_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_441_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_441_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_441_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_442 - DCT Memory Location 442
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_442                          HW_REGISTER_RW( 0x7f5f36e8 )
   #define VC4VCODEC0_BG_DCTRAM_442_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_442_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_442_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_442_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_442_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_442_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_442_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_442_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_442_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_443 - DCT Memory Location 443
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_443                          HW_REGISTER_RW( 0x7f5f36ec )
   #define VC4VCODEC0_BG_DCTRAM_443_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_443_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_443_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_443_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_443_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_443_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_443_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_443_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_443_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_444 - DCT Memory Location 444
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_444                          HW_REGISTER_RW( 0x7f5f36f0 )
   #define VC4VCODEC0_BG_DCTRAM_444_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_444_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_444_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_444_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_444_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_444_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_444_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_444_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_444_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_445 - DCT Memory Location 445
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_445                          HW_REGISTER_RW( 0x7f5f36f4 )
   #define VC4VCODEC0_BG_DCTRAM_445_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_445_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_445_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_445_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_445_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_445_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_445_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_445_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_445_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_446 - DCT Memory Location 446
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_446                          HW_REGISTER_RW( 0x7f5f36f8 )
   #define VC4VCODEC0_BG_DCTRAM_446_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_446_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_446_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_446_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_446_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_446_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_446_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_446_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_446_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_447 - DCT Memory Location 447
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_447                          HW_REGISTER_RW( 0x7f5f36fc )
   #define VC4VCODEC0_BG_DCTRAM_447_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_447_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_447_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_447_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_447_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_447_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_447_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_447_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_447_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_448 - DCT Memory Location 448
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_448                          HW_REGISTER_RW( 0x7f5f3700 )
   #define VC4VCODEC0_BG_DCTRAM_448_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_448_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_448_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_448_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_448_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_448_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_448_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_448_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_448_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_449 - DCT Memory Location 449
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_449                          HW_REGISTER_RW( 0x7f5f3704 )
   #define VC4VCODEC0_BG_DCTRAM_449_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_449_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_449_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_449_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_449_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_449_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_449_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_449_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_449_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_450 - DCT Memory Location 450
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_450                          HW_REGISTER_RW( 0x7f5f3708 )
   #define VC4VCODEC0_BG_DCTRAM_450_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_450_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_450_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_450_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_450_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_450_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_450_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_450_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_450_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_451 - DCT Memory Location 451
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_451                          HW_REGISTER_RW( 0x7f5f370c )
   #define VC4VCODEC0_BG_DCTRAM_451_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_451_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_451_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_451_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_451_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_451_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_451_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_451_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_451_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_452 - DCT Memory Location 452
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_452                          HW_REGISTER_RW( 0x7f5f3710 )
   #define VC4VCODEC0_BG_DCTRAM_452_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_452_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_452_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_452_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_452_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_452_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_452_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_452_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_452_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_453 - DCT Memory Location 453
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_453                          HW_REGISTER_RW( 0x7f5f3714 )
   #define VC4VCODEC0_BG_DCTRAM_453_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_453_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_453_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_453_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_453_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_453_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_453_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_453_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_453_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_454 - DCT Memory Location 454
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_454                          HW_REGISTER_RW( 0x7f5f3718 )
   #define VC4VCODEC0_BG_DCTRAM_454_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_454_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_454_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_454_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_454_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_454_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_454_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_454_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_454_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_455 - DCT Memory Location 455
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_455                          HW_REGISTER_RW( 0x7f5f371c )
   #define VC4VCODEC0_BG_DCTRAM_455_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_455_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_455_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_455_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_455_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_455_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_455_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_455_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_455_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_456 - DCT Memory Location 456
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_456                          HW_REGISTER_RW( 0x7f5f3720 )
   #define VC4VCODEC0_BG_DCTRAM_456_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_456_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_456_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_456_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_456_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_456_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_456_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_456_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_456_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_457 - DCT Memory Location 457
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_457                          HW_REGISTER_RW( 0x7f5f3724 )
   #define VC4VCODEC0_BG_DCTRAM_457_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_457_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_457_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_457_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_457_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_457_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_457_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_457_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_457_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_458 - DCT Memory Location 458
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_458                          HW_REGISTER_RW( 0x7f5f3728 )
   #define VC4VCODEC0_BG_DCTRAM_458_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_458_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_458_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_458_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_458_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_458_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_458_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_458_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_458_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_459 - DCT Memory Location 459
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_459                          HW_REGISTER_RW( 0x7f5f372c )
   #define VC4VCODEC0_BG_DCTRAM_459_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_459_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_459_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_459_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_459_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_459_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_459_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_459_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_459_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_460 - DCT Memory Location 460
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_460                          HW_REGISTER_RW( 0x7f5f3730 )
   #define VC4VCODEC0_BG_DCTRAM_460_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_460_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_460_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_460_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_460_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_460_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_460_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_460_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_460_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_461 - DCT Memory Location 461
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_461                          HW_REGISTER_RW( 0x7f5f3734 )
   #define VC4VCODEC0_BG_DCTRAM_461_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_461_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_461_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_461_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_461_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_461_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_461_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_461_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_461_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_462 - DCT Memory Location 462
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_462                          HW_REGISTER_RW( 0x7f5f3738 )
   #define VC4VCODEC0_BG_DCTRAM_462_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_462_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_462_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_462_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_462_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_462_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_462_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_462_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_462_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_463 - DCT Memory Location 463
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_463                          HW_REGISTER_RW( 0x7f5f373c )
   #define VC4VCODEC0_BG_DCTRAM_463_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_463_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_463_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_463_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_463_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_463_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_463_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_463_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_463_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_464 - DCT Memory Location 464
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_464                          HW_REGISTER_RW( 0x7f5f3740 )
   #define VC4VCODEC0_BG_DCTRAM_464_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_464_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_464_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_464_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_464_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_464_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_464_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_464_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_464_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_465 - DCT Memory Location 465
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_465                          HW_REGISTER_RW( 0x7f5f3744 )
   #define VC4VCODEC0_BG_DCTRAM_465_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_465_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_465_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_465_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_465_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_465_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_465_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_465_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_465_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_466 - DCT Memory Location 466
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_466                          HW_REGISTER_RW( 0x7f5f3748 )
   #define VC4VCODEC0_BG_DCTRAM_466_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_466_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_466_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_466_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_466_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_466_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_466_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_466_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_466_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_467 - DCT Memory Location 467
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_467                          HW_REGISTER_RW( 0x7f5f374c )
   #define VC4VCODEC0_BG_DCTRAM_467_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_467_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_467_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_467_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_467_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_467_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_467_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_467_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_467_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_468 - DCT Memory Location 468
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_468                          HW_REGISTER_RW( 0x7f5f3750 )
   #define VC4VCODEC0_BG_DCTRAM_468_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_468_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_468_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_468_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_468_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_468_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_468_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_468_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_468_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_469 - DCT Memory Location 469
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_469                          HW_REGISTER_RW( 0x7f5f3754 )
   #define VC4VCODEC0_BG_DCTRAM_469_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_469_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_469_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_469_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_469_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_469_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_469_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_469_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_469_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_470 - DCT Memory Location 470
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_470                          HW_REGISTER_RW( 0x7f5f3758 )
   #define VC4VCODEC0_BG_DCTRAM_470_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_470_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_470_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_470_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_470_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_470_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_470_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_470_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_470_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_471 - DCT Memory Location 471
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_471                          HW_REGISTER_RW( 0x7f5f375c )
   #define VC4VCODEC0_BG_DCTRAM_471_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_471_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_471_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_471_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_471_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_471_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_471_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_471_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_471_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_472 - DCT Memory Location 472
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_472                          HW_REGISTER_RW( 0x7f5f3760 )
   #define VC4VCODEC0_BG_DCTRAM_472_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_472_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_472_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_472_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_472_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_472_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_472_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_472_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_472_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_473 - DCT Memory Location 473
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_473                          HW_REGISTER_RW( 0x7f5f3764 )
   #define VC4VCODEC0_BG_DCTRAM_473_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_473_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_473_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_473_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_473_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_473_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_473_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_473_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_473_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_474 - DCT Memory Location 474
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_474                          HW_REGISTER_RW( 0x7f5f3768 )
   #define VC4VCODEC0_BG_DCTRAM_474_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_474_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_474_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_474_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_474_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_474_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_474_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_474_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_474_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_475 - DCT Memory Location 475
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_475                          HW_REGISTER_RW( 0x7f5f376c )
   #define VC4VCODEC0_BG_DCTRAM_475_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_475_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_475_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_475_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_475_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_475_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_475_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_475_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_475_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_476 - DCT Memory Location 476
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_476                          HW_REGISTER_RW( 0x7f5f3770 )
   #define VC4VCODEC0_BG_DCTRAM_476_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_476_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_476_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_476_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_476_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_476_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_476_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_476_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_476_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_477 - DCT Memory Location 477
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_477                          HW_REGISTER_RW( 0x7f5f3774 )
   #define VC4VCODEC0_BG_DCTRAM_477_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_477_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_477_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_477_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_477_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_477_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_477_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_477_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_477_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_478 - DCT Memory Location 478
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_478                          HW_REGISTER_RW( 0x7f5f3778 )
   #define VC4VCODEC0_BG_DCTRAM_478_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_478_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_478_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_478_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_478_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_478_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_478_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_478_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_478_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_479 - DCT Memory Location 479
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_479                          HW_REGISTER_RW( 0x7f5f377c )
   #define VC4VCODEC0_BG_DCTRAM_479_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_479_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_479_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_479_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_479_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_479_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_479_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_479_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_479_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_480 - DCT Memory Location 480
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_480                          HW_REGISTER_RW( 0x7f5f3780 )
   #define VC4VCODEC0_BG_DCTRAM_480_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_480_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_480_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_480_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_480_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_480_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_480_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_480_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_480_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_481 - DCT Memory Location 481
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_481                          HW_REGISTER_RW( 0x7f5f3784 )
   #define VC4VCODEC0_BG_DCTRAM_481_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_481_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_481_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_481_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_481_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_481_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_481_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_481_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_481_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_482 - DCT Memory Location 482
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_482                          HW_REGISTER_RW( 0x7f5f3788 )
   #define VC4VCODEC0_BG_DCTRAM_482_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_482_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_482_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_482_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_482_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_482_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_482_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_482_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_482_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_483 - DCT Memory Location 483
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_483                          HW_REGISTER_RW( 0x7f5f378c )
   #define VC4VCODEC0_BG_DCTRAM_483_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_483_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_483_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_483_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_483_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_483_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_483_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_483_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_483_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_484 - DCT Memory Location 484
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_484                          HW_REGISTER_RW( 0x7f5f3790 )
   #define VC4VCODEC0_BG_DCTRAM_484_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_484_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_484_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_484_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_484_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_484_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_484_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_484_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_484_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_485 - DCT Memory Location 485
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_485                          HW_REGISTER_RW( 0x7f5f3794 )
   #define VC4VCODEC0_BG_DCTRAM_485_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_485_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_485_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_485_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_485_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_485_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_485_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_485_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_485_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_486 - DCT Memory Location 486
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_486                          HW_REGISTER_RW( 0x7f5f3798 )
   #define VC4VCODEC0_BG_DCTRAM_486_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_486_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_486_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_486_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_486_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_486_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_486_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_486_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_486_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_487 - DCT Memory Location 487
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_487                          HW_REGISTER_RW( 0x7f5f379c )
   #define VC4VCODEC0_BG_DCTRAM_487_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_487_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_487_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_487_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_487_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_487_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_487_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_487_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_487_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_488 - DCT Memory Location 488
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_488                          HW_REGISTER_RW( 0x7f5f37a0 )
   #define VC4VCODEC0_BG_DCTRAM_488_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_488_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_488_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_488_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_488_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_488_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_488_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_488_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_488_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_489 - DCT Memory Location 489
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_489                          HW_REGISTER_RW( 0x7f5f37a4 )
   #define VC4VCODEC0_BG_DCTRAM_489_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_489_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_489_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_489_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_489_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_489_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_489_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_489_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_489_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_490 - DCT Memory Location 490
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_490                          HW_REGISTER_RW( 0x7f5f37a8 )
   #define VC4VCODEC0_BG_DCTRAM_490_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_490_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_490_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_490_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_490_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_490_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_490_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_490_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_490_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_491 - DCT Memory Location 491
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_491                          HW_REGISTER_RW( 0x7f5f37ac )
   #define VC4VCODEC0_BG_DCTRAM_491_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_491_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_491_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_491_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_491_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_491_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_491_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_491_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_491_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_492 - DCT Memory Location 492
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_492                          HW_REGISTER_RW( 0x7f5f37b0 )
   #define VC4VCODEC0_BG_DCTRAM_492_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_492_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_492_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_492_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_492_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_492_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_492_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_492_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_492_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_493 - DCT Memory Location 493
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_493                          HW_REGISTER_RW( 0x7f5f37b4 )
   #define VC4VCODEC0_BG_DCTRAM_493_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_493_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_493_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_493_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_493_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_493_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_493_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_493_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_493_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_494 - DCT Memory Location 494
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_494                          HW_REGISTER_RW( 0x7f5f37b8 )
   #define VC4VCODEC0_BG_DCTRAM_494_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_494_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_494_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_494_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_494_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_494_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_494_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_494_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_494_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_495 - DCT Memory Location 495
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_495                          HW_REGISTER_RW( 0x7f5f37bc )
   #define VC4VCODEC0_BG_DCTRAM_495_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_495_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_495_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_495_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_495_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_495_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_495_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_495_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_495_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_496 - DCT Memory Location 496
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_496                          HW_REGISTER_RW( 0x7f5f37c0 )
   #define VC4VCODEC0_BG_DCTRAM_496_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_496_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_496_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_496_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_496_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_496_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_496_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_496_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_496_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_497 - DCT Memory Location 497
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_497                          HW_REGISTER_RW( 0x7f5f37c4 )
   #define VC4VCODEC0_BG_DCTRAM_497_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_497_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_497_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_497_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_497_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_497_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_497_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_497_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_497_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_498 - DCT Memory Location 498
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_498                          HW_REGISTER_RW( 0x7f5f37c8 )
   #define VC4VCODEC0_BG_DCTRAM_498_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_498_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_498_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_498_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_498_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_498_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_498_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_498_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_498_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_499 - DCT Memory Location 499
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_499                          HW_REGISTER_RW( 0x7f5f37cc )
   #define VC4VCODEC0_BG_DCTRAM_499_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_499_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_499_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_499_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_499_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_499_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_499_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_499_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_499_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_500 - DCT Memory Location 500
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_500                          HW_REGISTER_RW( 0x7f5f37d0 )
   #define VC4VCODEC0_BG_DCTRAM_500_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_500_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_500_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_500_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_500_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_500_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_500_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_500_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_500_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_501 - DCT Memory Location 501
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_501                          HW_REGISTER_RW( 0x7f5f37d4 )
   #define VC4VCODEC0_BG_DCTRAM_501_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_501_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_501_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_501_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_501_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_501_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_501_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_501_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_501_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_502 - DCT Memory Location 502
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_502                          HW_REGISTER_RW( 0x7f5f37d8 )
   #define VC4VCODEC0_BG_DCTRAM_502_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_502_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_502_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_502_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_502_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_502_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_502_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_502_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_502_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_503 - DCT Memory Location 503
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_503                          HW_REGISTER_RW( 0x7f5f37dc )
   #define VC4VCODEC0_BG_DCTRAM_503_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_503_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_503_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_503_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_503_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_503_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_503_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_503_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_503_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_504 - DCT Memory Location 504
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_504                          HW_REGISTER_RW( 0x7f5f37e0 )
   #define VC4VCODEC0_BG_DCTRAM_504_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_504_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_504_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_504_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_504_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_504_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_504_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_504_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_504_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_505 - DCT Memory Location 505
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_505                          HW_REGISTER_RW( 0x7f5f37e4 )
   #define VC4VCODEC0_BG_DCTRAM_505_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_505_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_505_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_505_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_505_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_505_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_505_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_505_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_505_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_506 - DCT Memory Location 506
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_506                          HW_REGISTER_RW( 0x7f5f37e8 )
   #define VC4VCODEC0_BG_DCTRAM_506_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_506_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_506_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_506_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_506_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_506_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_506_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_506_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_506_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_507 - DCT Memory Location 507
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_507                          HW_REGISTER_RW( 0x7f5f37ec )
   #define VC4VCODEC0_BG_DCTRAM_507_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_507_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_507_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_507_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_507_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_507_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_507_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_507_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_507_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_508 - DCT Memory Location 508
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_508                          HW_REGISTER_RW( 0x7f5f37f0 )
   #define VC4VCODEC0_BG_DCTRAM_508_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_508_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_508_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_508_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_508_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_508_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_508_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_508_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_508_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_509 - DCT Memory Location 509
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_509                          HW_REGISTER_RW( 0x7f5f37f4 )
   #define VC4VCODEC0_BG_DCTRAM_509_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_509_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_509_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_509_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_509_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_509_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_509_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_509_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_509_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_510 - DCT Memory Location 510
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_510                          HW_REGISTER_RW( 0x7f5f37f8 )
   #define VC4VCODEC0_BG_DCTRAM_510_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_510_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_510_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_510_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_510_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_510_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_510_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_510_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_510_DATA_RESET            0x0

/***************************************************************************
 *BG_DCTRAM_511 - DCT Memory Location 511
 ***************************************************************************/
#define VC4VCODEC0_BG_DCTRAM_511                          HW_REGISTER_RW( 0x7f5f37fc )
   #define VC4VCODEC0_BG_DCTRAM_511_MASK                  0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_511_WIDTH                 12
   #define VC4VCODEC0_BG_DCTRAM_511_RESET                 0x00000000
   #define VC4VCODEC0_BG_DCTRAM_511_DATA_BITS             11:0
   #define VC4VCODEC0_BG_DCTRAM_511_DATA_SET              0x00000fff
   #define VC4VCODEC0_BG_DCTRAM_511_DATA_CLR              0xfffff000
   #define VC4VCODEC0_BG_DCTRAM_511_DATA_MSB              11
   #define VC4VCODEC0_BG_DCTRAM_511_DATA_LSB              0
   #define VC4VCODEC0_BG_DCTRAM_511_DATA_RESET            0x0

/***************************************************************************
 *ENC_FME_CTL - FME control register
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_CTL                            HW_REGISTER_RW( 0x7f600400 )
   #define VC4VCODEC0_ENC_FME_CTL_MASK                    0x00001ffe
   #define VC4VCODEC0_ENC_FME_CTL_WIDTH                   13
   #define VC4VCODEC0_ENC_FME_CTL_RESET                   0x00000000
   #define VC4VCODEC0_ENC_FME_CTL_CHECK_A33F_BITS         12:12
   #define VC4VCODEC0_ENC_FME_CTL_CHECK_A33F_SET          0x00001000
   #define VC4VCODEC0_ENC_FME_CTL_CHECK_A33F_CLR          0xffffefff
   #define VC4VCODEC0_ENC_FME_CTL_CHECK_A33F_MSB          12
   #define VC4VCODEC0_ENC_FME_CTL_CHECK_A33F_LSB          12
   #define VC4VCODEC0_ENC_FME_CTL_CHECK_A33F_RESET        0x0

   #define VC4VCODEC0_ENC_FME_CTL_ABORT_BITS              11:11
   #define VC4VCODEC0_ENC_FME_CTL_ABORT_SET               0x00000800
   #define VC4VCODEC0_ENC_FME_CTL_ABORT_CLR               0xfffff7ff
   #define VC4VCODEC0_ENC_FME_CTL_ABORT_MSB               11
   #define VC4VCODEC0_ENC_FME_CTL_ABORT_LSB               11
   #define VC4VCODEC0_ENC_FME_CTL_ABORT_RESET             0x0

   #define VC4VCODEC0_ENC_FME_CTL_AUTO_PREDICTION_BITS    10:10
   #define VC4VCODEC0_ENC_FME_CTL_AUTO_PREDICTION_SET     0x00000400
   #define VC4VCODEC0_ENC_FME_CTL_AUTO_PREDICTION_CLR     0xfffffbff
   #define VC4VCODEC0_ENC_FME_CTL_AUTO_PREDICTION_MSB     10
   #define VC4VCODEC0_ENC_FME_CTL_AUTO_PREDICTION_LSB     10
   #define VC4VCODEC0_ENC_FME_CTL_AUTO_PREDICTION_RESET   0x0

   #define VC4VCODEC0_ENC_FME_CTL_AUTO_CANDIDATE_BITS     9:9
   #define VC4VCODEC0_ENC_FME_CTL_AUTO_CANDIDATE_SET      0x00000200
   #define VC4VCODEC0_ENC_FME_CTL_AUTO_CANDIDATE_CLR      0xfffffdff
   #define VC4VCODEC0_ENC_FME_CTL_AUTO_CANDIDATE_MSB      9
   #define VC4VCODEC0_ENC_FME_CTL_AUTO_CANDIDATE_LSB      9
   #define VC4VCODEC0_ENC_FME_CTL_AUTO_CANDIDATE_RESET    0x0

   #define VC4VCODEC0_ENC_FME_CTL_VSKIP_QPEL_BITS         8:8
   #define VC4VCODEC0_ENC_FME_CTL_VSKIP_QPEL_SET          0x00000100
   #define VC4VCODEC0_ENC_FME_CTL_VSKIP_QPEL_CLR          0xfffffeff
   #define VC4VCODEC0_ENC_FME_CTL_VSKIP_QPEL_MSB          8
   #define VC4VCODEC0_ENC_FME_CTL_VSKIP_QPEL_LSB          8
   #define VC4VCODEC0_ENC_FME_CTL_VSKIP_QPEL_RESET        0x0

   #define VC4VCODEC0_ENC_FME_CTL_HSKIP_QPEL_BITS         7:7
   #define VC4VCODEC0_ENC_FME_CTL_HSKIP_QPEL_SET          0x00000080
   #define VC4VCODEC0_ENC_FME_CTL_HSKIP_QPEL_CLR          0xffffff7f
   #define VC4VCODEC0_ENC_FME_CTL_HSKIP_QPEL_MSB          7
   #define VC4VCODEC0_ENC_FME_CTL_HSKIP_QPEL_LSB          7
   #define VC4VCODEC0_ENC_FME_CTL_HSKIP_QPEL_RESET        0x0

   #define VC4VCODEC0_ENC_FME_CTL_IGNORE_OFFSCREEN_BITS   6:6
   #define VC4VCODEC0_ENC_FME_CTL_IGNORE_OFFSCREEN_SET    0x00000040
   #define VC4VCODEC0_ENC_FME_CTL_IGNORE_OFFSCREEN_CLR    0xffffffbf
   #define VC4VCODEC0_ENC_FME_CTL_IGNORE_OFFSCREEN_MSB    6
   #define VC4VCODEC0_ENC_FME_CTL_IGNORE_OFFSCREEN_LSB    6
   #define VC4VCODEC0_ENC_FME_CTL_IGNORE_OFFSCREEN_RESET  0x0

   #define VC4VCODEC0_ENC_FME_CTL_LIST_INDEX_BITS         5:5
   #define VC4VCODEC0_ENC_FME_CTL_LIST_INDEX_SET          0x00000020
   #define VC4VCODEC0_ENC_FME_CTL_LIST_INDEX_CLR          0xffffffdf
   #define VC4VCODEC0_ENC_FME_CTL_LIST_INDEX_MSB          5
   #define VC4VCODEC0_ENC_FME_CTL_LIST_INDEX_LSB          5
   #define VC4VCODEC0_ENC_FME_CTL_LIST_INDEX_RESET        0x0

   #define VC4VCODEC0_ENC_FME_CTL_REF_INDEX_BITS          4:4
   #define VC4VCODEC0_ENC_FME_CTL_REF_INDEX_SET           0x00000010
   #define VC4VCODEC0_ENC_FME_CTL_REF_INDEX_CLR           0xffffffef
   #define VC4VCODEC0_ENC_FME_CTL_REF_INDEX_MSB           4
   #define VC4VCODEC0_ENC_FME_CTL_REF_INDEX_LSB           4
   #define VC4VCODEC0_ENC_FME_CTL_REF_INDEX_RESET         0x0

   #define VC4VCODEC0_ENC_FME_CTL_HOSTRAM_BITS            3:3
   #define VC4VCODEC0_ENC_FME_CTL_HOSTRAM_SET             0x00000008
   #define VC4VCODEC0_ENC_FME_CTL_HOSTRAM_CLR             0xfffffff7
   #define VC4VCODEC0_ENC_FME_CTL_HOSTRAM_MSB             3
   #define VC4VCODEC0_ENC_FME_CTL_HOSTRAM_LSB             3
   #define VC4VCODEC0_ENC_FME_CTL_HOSTRAM_RESET           0x0

   #define VC4VCODEC0_ENC_FME_CTL_SWAP_BITS               2:2
   #define VC4VCODEC0_ENC_FME_CTL_SWAP_SET                0x00000004
   #define VC4VCODEC0_ENC_FME_CTL_SWAP_CLR                0xfffffffb
   #define VC4VCODEC0_ENC_FME_CTL_SWAP_MSB                2
   #define VC4VCODEC0_ENC_FME_CTL_SWAP_LSB                2
   #define VC4VCODEC0_ENC_FME_CTL_SWAP_RESET              0x0

   #define VC4VCODEC0_ENC_FME_CTL_ENABLE_BITS             1:1
   #define VC4VCODEC0_ENC_FME_CTL_ENABLE_SET              0x00000002
   #define VC4VCODEC0_ENC_FME_CTL_ENABLE_CLR              0xfffffffd
   #define VC4VCODEC0_ENC_FME_CTL_ENABLE_MSB              1
   #define VC4VCODEC0_ENC_FME_CTL_ENABLE_LSB              1
   #define VC4VCODEC0_ENC_FME_CTL_ENABLE_RESET            0x0

/***************************************************************************
 *ENC_FME_CUR - Current MB location
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_CUR                            HW_REGISTER_RW( 0x7f600404 )
   #define VC4VCODEC0_ENC_FME_CUR_MASK                    0x00ffffff
   #define VC4VCODEC0_ENC_FME_CUR_WIDTH                   24
   #define VC4VCODEC0_ENC_FME_CUR_RESET                   0x00000000
   #define VC4VCODEC0_ENC_FME_CUR_Y_POSITION_BITS         23:12
   #define VC4VCODEC0_ENC_FME_CUR_Y_POSITION_SET          0x00fff000
   #define VC4VCODEC0_ENC_FME_CUR_Y_POSITION_CLR          0xff000fff
   #define VC4VCODEC0_ENC_FME_CUR_Y_POSITION_MSB          23
   #define VC4VCODEC0_ENC_FME_CUR_Y_POSITION_LSB          12
   #define VC4VCODEC0_ENC_FME_CUR_Y_POSITION_RESET        0x0

   #define VC4VCODEC0_ENC_FME_CUR_X_POSITION_BITS         11:0
   #define VC4VCODEC0_ENC_FME_CUR_X_POSITION_SET          0x00000fff
   #define VC4VCODEC0_ENC_FME_CUR_X_POSITION_CLR          0xfffff000
   #define VC4VCODEC0_ENC_FME_CUR_X_POSITION_MSB          11
   #define VC4VCODEC0_ENC_FME_CUR_X_POSITION_LSB          0
   #define VC4VCODEC0_ENC_FME_CUR_X_POSITION_RESET        0x0

/***************************************************************************
 *ENC_FME_REFVECTOR - Candidate vector
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_REFVECTOR                      HW_REGISTER_RW( 0x7f60040c )
   #define VC4VCODEC0_ENC_FME_REFVECTOR_MASK              0xffffffff
   #define VC4VCODEC0_ENC_FME_REFVECTOR_WIDTH             32
   #define VC4VCODEC0_ENC_FME_REFVECTOR_RESET             0x00000000
   #define VC4VCODEC0_ENC_FME_REFVECTOR_Y_COMPONENT_BITS  31:16
   #define VC4VCODEC0_ENC_FME_REFVECTOR_Y_COMPONENT_SET   0xffff0000
   #define VC4VCODEC0_ENC_FME_REFVECTOR_Y_COMPONENT_CLR   0x0000ffff
   #define VC4VCODEC0_ENC_FME_REFVECTOR_Y_COMPONENT_MSB   31
   #define VC4VCODEC0_ENC_FME_REFVECTOR_Y_COMPONENT_LSB   16
   #define VC4VCODEC0_ENC_FME_REFVECTOR_Y_COMPONENT_RESET 0x0

   #define VC4VCODEC0_ENC_FME_REFVECTOR_X_COMPONENT_BITS  15:0
   #define VC4VCODEC0_ENC_FME_REFVECTOR_X_COMPONENT_SET   0x0000ffff
   #define VC4VCODEC0_ENC_FME_REFVECTOR_X_COMPONENT_CLR   0xffff0000
   #define VC4VCODEC0_ENC_FME_REFVECTOR_X_COMPONENT_MSB   15
   #define VC4VCODEC0_ENC_FME_REFVECTOR_X_COMPONENT_LSB   0
   #define VC4VCODEC0_ENC_FME_REFVECTOR_X_COMPONENT_RESET 0x0

/***************************************************************************
 *ENC_FME_MVPA - Predicted A motion vector
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MVPA                           HW_REGISTER_RW( 0x7f600410 )
   #define VC4VCODEC0_ENC_FME_MVPA_MASK                   0xffffffff
   #define VC4VCODEC0_ENC_FME_MVPA_WIDTH                  32
   #define VC4VCODEC0_ENC_FME_MVPA_RESET                  0x00000000
   #define VC4VCODEC0_ENC_FME_MVPA_Y_COMPONENT_BITS       31:16
   #define VC4VCODEC0_ENC_FME_MVPA_Y_COMPONENT_SET        0xffff0000
   #define VC4VCODEC0_ENC_FME_MVPA_Y_COMPONENT_CLR        0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVPA_Y_COMPONENT_MSB        31
   #define VC4VCODEC0_ENC_FME_MVPA_Y_COMPONENT_LSB        16
   #define VC4VCODEC0_ENC_FME_MVPA_Y_COMPONENT_RESET      0x0

   #define VC4VCODEC0_ENC_FME_MVPA_X_COMPONENT_BITS       15:0
   #define VC4VCODEC0_ENC_FME_MVPA_X_COMPONENT_SET        0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVPA_X_COMPONENT_CLR        0xffff0000
   #define VC4VCODEC0_ENC_FME_MVPA_X_COMPONENT_MSB        15
   #define VC4VCODEC0_ENC_FME_MVPA_X_COMPONENT_LSB        0
   #define VC4VCODEC0_ENC_FME_MVPA_X_COMPONENT_RESET      0x0

/***************************************************************************
 *ENC_FME_MVPB - Predicted B motion vector
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MVPB                           HW_REGISTER_RW( 0x7f600414 )
   #define VC4VCODEC0_ENC_FME_MVPB_MASK                   0xffffffff
   #define VC4VCODEC0_ENC_FME_MVPB_WIDTH                  32
   #define VC4VCODEC0_ENC_FME_MVPB_RESET                  0x00000000
   #define VC4VCODEC0_ENC_FME_MVPB_Y_COMPONENT_BITS       31:16
   #define VC4VCODEC0_ENC_FME_MVPB_Y_COMPONENT_SET        0xffff0000
   #define VC4VCODEC0_ENC_FME_MVPB_Y_COMPONENT_CLR        0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVPB_Y_COMPONENT_MSB        31
   #define VC4VCODEC0_ENC_FME_MVPB_Y_COMPONENT_LSB        16
   #define VC4VCODEC0_ENC_FME_MVPB_Y_COMPONENT_RESET      0x0

   #define VC4VCODEC0_ENC_FME_MVPB_X_COMPONENT_BITS       15:0
   #define VC4VCODEC0_ENC_FME_MVPB_X_COMPONENT_SET        0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVPB_X_COMPONENT_CLR        0xffff0000
   #define VC4VCODEC0_ENC_FME_MVPB_X_COMPONENT_MSB        15
   #define VC4VCODEC0_ENC_FME_MVPB_X_COMPONENT_LSB        0
   #define VC4VCODEC0_ENC_FME_MVPB_X_COMPONENT_RESET      0x0

/***************************************************************************
 *ENC_FME_MVPC - Predicted C motion vector
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MVPC                           HW_REGISTER_RW( 0x7f600418 )
   #define VC4VCODEC0_ENC_FME_MVPC_MASK                   0xffffffff
   #define VC4VCODEC0_ENC_FME_MVPC_WIDTH                  32
   #define VC4VCODEC0_ENC_FME_MVPC_RESET                  0x00000000
   #define VC4VCODEC0_ENC_FME_MVPC_Y_COMPONENT_BITS       31:16
   #define VC4VCODEC0_ENC_FME_MVPC_Y_COMPONENT_SET        0xffff0000
   #define VC4VCODEC0_ENC_FME_MVPC_Y_COMPONENT_CLR        0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVPC_Y_COMPONENT_MSB        31
   #define VC4VCODEC0_ENC_FME_MVPC_Y_COMPONENT_LSB        16
   #define VC4VCODEC0_ENC_FME_MVPC_Y_COMPONENT_RESET      0x0

   #define VC4VCODEC0_ENC_FME_MVPC_X_COMPONENT_BITS       15:0
   #define VC4VCODEC0_ENC_FME_MVPC_X_COMPONENT_SET        0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVPC_X_COMPONENT_CLR        0xffff0000
   #define VC4VCODEC0_ENC_FME_MVPC_X_COMPONENT_MSB        15
   #define VC4VCODEC0_ENC_FME_MVPC_X_COMPONENT_LSB        0
   #define VC4VCODEC0_ENC_FME_MVPC_X_COMPONENT_RESET      0x0

/***************************************************************************
 *ENC_FME_LAMBDA - Lambda value
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_LAMBDA                         HW_REGISTER_RW( 0x7f60041c )
   #define VC4VCODEC0_ENC_FME_LAMBDA_MASK                 0x0000ffff
   #define VC4VCODEC0_ENC_FME_LAMBDA_WIDTH                16
   #define VC4VCODEC0_ENC_FME_LAMBDA_RESET                0x00000000
   #define VC4VCODEC0_ENC_FME_LAMBDA_LAMBDA_BITS          15:0
   #define VC4VCODEC0_ENC_FME_LAMBDA_LAMBDA_SET           0x0000ffff
   #define VC4VCODEC0_ENC_FME_LAMBDA_LAMBDA_CLR           0xffff0000
   #define VC4VCODEC0_ENC_FME_LAMBDA_LAMBDA_MSB           15
   #define VC4VCODEC0_ENC_FME_LAMBDA_LAMBDA_LSB           0
   #define VC4VCODEC0_ENC_FME_LAMBDA_LAMBDA_RESET         0x0

/***************************************************************************
 *ENC_FME_IMGSIZE - Size of image
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_IMGSIZE                        HW_REGISTER_RW( 0x7f600420 )
   #define VC4VCODEC0_ENC_FME_IMGSIZE_MASK                0x07f007f0
   #define VC4VCODEC0_ENC_FME_IMGSIZE_WIDTH               27
   #define VC4VCODEC0_ENC_FME_IMGSIZE_RESET               0x00000000
   #define VC4VCODEC0_ENC_FME_IMGSIZE_IMG_HEIGHT_BITS     26:20
   #define VC4VCODEC0_ENC_FME_IMGSIZE_IMG_HEIGHT_SET      0x07f00000
   #define VC4VCODEC0_ENC_FME_IMGSIZE_IMG_HEIGHT_CLR      0xf80fffff
   #define VC4VCODEC0_ENC_FME_IMGSIZE_IMG_HEIGHT_MSB      26
   #define VC4VCODEC0_ENC_FME_IMGSIZE_IMG_HEIGHT_LSB      20
   #define VC4VCODEC0_ENC_FME_IMGSIZE_IMG_HEIGHT_RESET    0x0

   #define VC4VCODEC0_ENC_FME_IMGSIZE_IMG_WIDTH_BITS      10:4
   #define VC4VCODEC0_ENC_FME_IMGSIZE_IMG_WIDTH_SET       0x000007f0
   #define VC4VCODEC0_ENC_FME_IMGSIZE_IMG_WIDTH_CLR       0xfffff80f
   #define VC4VCODEC0_ENC_FME_IMGSIZE_IMG_WIDTH_MSB       10
   #define VC4VCODEC0_ENC_FME_IMGSIZE_IMG_WIDTH_LSB       4
   #define VC4VCODEC0_ENC_FME_IMGSIZE_IMG_WIDTH_RESET     0x0

/***************************************************************************
 *ENC_FME_SEARCHSIZE - Horizontal and vertical search range size
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_SEARCHSIZE                     HW_REGISTER_RW( 0x7f600424 )
   #define VC4VCODEC0_ENC_FME_SEARCHSIZE_MASK             0x0000ffff
   #define VC4VCODEC0_ENC_FME_SEARCHSIZE_WIDTH            16
   #define VC4VCODEC0_ENC_FME_SEARCHSIZE_RESET            0x00007777
   #define VC4VCODEC0_ENC_FME_SEARCHSIZE_DY_NEG_BITS      15:12
   #define VC4VCODEC0_ENC_FME_SEARCHSIZE_DY_NEG_SET       0x0000f000
   #define VC4VCODEC0_ENC_FME_SEARCHSIZE_DY_NEG_CLR       0xffff0fff
   #define VC4VCODEC0_ENC_FME_SEARCHSIZE_DY_NEG_MSB       15
   #define VC4VCODEC0_ENC_FME_SEARCHSIZE_DY_NEG_LSB       12
   #define VC4VCODEC0_ENC_FME_SEARCHSIZE_DY_NEG_RESET     0x7

   #define VC4VCODEC0_ENC_FME_SEARCHSIZE_DY_POS_BITS      11:8
   #define VC4VCODEC0_ENC_FME_SEARCHSIZE_DY_POS_SET       0x00000f00
   #define VC4VCODEC0_ENC_FME_SEARCHSIZE_DY_POS_CLR       0xfffff0ff
   #define VC4VCODEC0_ENC_FME_SEARCHSIZE_DY_POS_MSB       11
   #define VC4VCODEC0_ENC_FME_SEARCHSIZE_DY_POS_LSB       8
   #define VC4VCODEC0_ENC_FME_SEARCHSIZE_DY_POS_RESET     0x7

   #define VC4VCODEC0_ENC_FME_SEARCHSIZE_DX_NEG_BITS      7:4
   #define VC4VCODEC0_ENC_FME_SEARCHSIZE_DX_NEG_SET       0x000000f0
   #define VC4VCODEC0_ENC_FME_SEARCHSIZE_DX_NEG_CLR       0xffffff0f
   #define VC4VCODEC0_ENC_FME_SEARCHSIZE_DX_NEG_MSB       7
   #define VC4VCODEC0_ENC_FME_SEARCHSIZE_DX_NEG_LSB       4
   #define VC4VCODEC0_ENC_FME_SEARCHSIZE_DX_NEG_RESET     0x7

   #define VC4VCODEC0_ENC_FME_SEARCHSIZE_DX_POS_BITS      3:0
   #define VC4VCODEC0_ENC_FME_SEARCHSIZE_DX_POS_SET       0x0000000f
   #define VC4VCODEC0_ENC_FME_SEARCHSIZE_DX_POS_CLR       0xfffffff0
   #define VC4VCODEC0_ENC_FME_SEARCHSIZE_DX_POS_MSB       3
   #define VC4VCODEC0_ENC_FME_SEARCHSIZE_DX_POS_LSB       0
   #define VC4VCODEC0_ENC_FME_SEARCHSIZE_DX_POS_RESET     0x7

/***************************************************************************
 *ENC_FME_STATUS - FME Status
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_STATUS                         HW_REGISTER_RO( 0x7f600428 )
   #define VC4VCODEC0_ENC_FME_STATUS_MASK                 0x0000007f
   #define VC4VCODEC0_ENC_FME_STATUS_WIDTH                7
   #define VC4VCODEC0_ENC_FME_STATUS_RESET                0x00000001
   #define VC4VCODEC0_ENC_FME_STATUS_F1L1_DONE_BITS       6:6
   #define VC4VCODEC0_ENC_FME_STATUS_F1L1_DONE_SET        0x00000040
   #define VC4VCODEC0_ENC_FME_STATUS_F1L1_DONE_CLR        0xffffffbf
   #define VC4VCODEC0_ENC_FME_STATUS_F1L1_DONE_MSB        6
   #define VC4VCODEC0_ENC_FME_STATUS_F1L1_DONE_LSB        6
   #define VC4VCODEC0_ENC_FME_STATUS_F1L1_DONE_RESET      0x0

   #define VC4VCODEC0_ENC_FME_STATUS_F0L1_DONE_BITS       5:5
   #define VC4VCODEC0_ENC_FME_STATUS_F0L1_DONE_SET        0x00000020
   #define VC4VCODEC0_ENC_FME_STATUS_F0L1_DONE_CLR        0xffffffdf
   #define VC4VCODEC0_ENC_FME_STATUS_F0L1_DONE_MSB        5
   #define VC4VCODEC0_ENC_FME_STATUS_F0L1_DONE_LSB        5
   #define VC4VCODEC0_ENC_FME_STATUS_F0L1_DONE_RESET      0x0

   #define VC4VCODEC0_ENC_FME_STATUS_F1L0_DONE_BITS       4:4
   #define VC4VCODEC0_ENC_FME_STATUS_F1L0_DONE_SET        0x00000010
   #define VC4VCODEC0_ENC_FME_STATUS_F1L0_DONE_CLR        0xffffffef
   #define VC4VCODEC0_ENC_FME_STATUS_F1L0_DONE_MSB        4
   #define VC4VCODEC0_ENC_FME_STATUS_F1L0_DONE_LSB        4
   #define VC4VCODEC0_ENC_FME_STATUS_F1L0_DONE_RESET      0x0

   #define VC4VCODEC0_ENC_FME_STATUS_F0L0_DONE_BITS       3:3
   #define VC4VCODEC0_ENC_FME_STATUS_F0L0_DONE_SET        0x00000008
   #define VC4VCODEC0_ENC_FME_STATUS_F0L0_DONE_CLR        0xfffffff7
   #define VC4VCODEC0_ENC_FME_STATUS_F0L0_DONE_MSB        3
   #define VC4VCODEC0_ENC_FME_STATUS_F0L0_DONE_LSB        3
   #define VC4VCODEC0_ENC_FME_STATUS_F0L0_DONE_RESET      0x0

   #define VC4VCODEC0_ENC_FME_STATUS_BIDIR_RDY_BITS       2:2
   #define VC4VCODEC0_ENC_FME_STATUS_BIDIR_RDY_SET        0x00000004
   #define VC4VCODEC0_ENC_FME_STATUS_BIDIR_RDY_CLR        0xfffffffb
   #define VC4VCODEC0_ENC_FME_STATUS_BIDIR_RDY_MSB        2
   #define VC4VCODEC0_ENC_FME_STATUS_BIDIR_RDY_LSB        2
   #define VC4VCODEC0_ENC_FME_STATUS_BIDIR_RDY_RESET      0x0

   #define VC4VCODEC0_ENC_FME_STATUS_FME_RDY_BITS         1:1
   #define VC4VCODEC0_ENC_FME_STATUS_FME_RDY_SET          0x00000002
   #define VC4VCODEC0_ENC_FME_STATUS_FME_RDY_CLR          0xfffffffd
   #define VC4VCODEC0_ENC_FME_STATUS_FME_RDY_MSB          1
   #define VC4VCODEC0_ENC_FME_STATUS_FME_RDY_LSB          1
   #define VC4VCODEC0_ENC_FME_STATUS_FME_RDY_RESET        0x0

   #define VC4VCODEC0_ENC_FME_STATUS_IN_RDY_BITS          0:0
   #define VC4VCODEC0_ENC_FME_STATUS_IN_RDY_SET           0x00000001
   #define VC4VCODEC0_ENC_FME_STATUS_IN_RDY_CLR           0xfffffffe
   #define VC4VCODEC0_ENC_FME_STATUS_IN_RDY_MSB           0
   #define VC4VCODEC0_ENC_FME_STATUS_IN_RDY_LSB           0
   #define VC4VCODEC0_ENC_FME_STATUS_IN_RDY_RESET         0x1

/***************************************************************************
 *ENC_FME_VECTOR_L0_0 - Best 16x16 vector for list 0 ref 0
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_VECTOR_L0_0                    HW_REGISTER_RO( 0x7f600430 )
   #define VC4VCODEC0_ENC_FME_VECTOR_L0_0_MASK            0xffffffff
   #define VC4VCODEC0_ENC_FME_VECTOR_L0_0_WIDTH           32
   #define VC4VCODEC0_ENC_FME_VECTOR_L0_0_RESET           0x00000000
   #define VC4VCODEC0_ENC_FME_VECTOR_L0_0_Y_COMPONENT_BITS 31:16
   #define VC4VCODEC0_ENC_FME_VECTOR_L0_0_Y_COMPONENT_SET 0xffff0000
   #define VC4VCODEC0_ENC_FME_VECTOR_L0_0_Y_COMPONENT_CLR 0x0000ffff
   #define VC4VCODEC0_ENC_FME_VECTOR_L0_0_Y_COMPONENT_MSB 31
   #define VC4VCODEC0_ENC_FME_VECTOR_L0_0_Y_COMPONENT_LSB 16
   #define VC4VCODEC0_ENC_FME_VECTOR_L0_0_Y_COMPONENT_RESET 0x0

   #define VC4VCODEC0_ENC_FME_VECTOR_L0_0_X_COMPONENT_BITS 15:0
   #define VC4VCODEC0_ENC_FME_VECTOR_L0_0_X_COMPONENT_SET 0x0000ffff
   #define VC4VCODEC0_ENC_FME_VECTOR_L0_0_X_COMPONENT_CLR 0xffff0000
   #define VC4VCODEC0_ENC_FME_VECTOR_L0_0_X_COMPONENT_MSB 15
   #define VC4VCODEC0_ENC_FME_VECTOR_L0_0_X_COMPONENT_LSB 0
   #define VC4VCODEC0_ENC_FME_VECTOR_L0_0_X_COMPONENT_RESET 0x0

/***************************************************************************
 *ENC_FME_VECTOR_L0_1 - Best 16x16 vector for list 0 ref 1
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_VECTOR_L0_1                    HW_REGISTER_RO( 0x7f600434 )
   #define VC4VCODEC0_ENC_FME_VECTOR_L0_1_MASK            0xffffffff
   #define VC4VCODEC0_ENC_FME_VECTOR_L0_1_WIDTH           32
   #define VC4VCODEC0_ENC_FME_VECTOR_L0_1_RESET           0x00000000
   #define VC4VCODEC0_ENC_FME_VECTOR_L0_1_Y_COMPONENT_BITS 31:16
   #define VC4VCODEC0_ENC_FME_VECTOR_L0_1_Y_COMPONENT_SET 0xffff0000
   #define VC4VCODEC0_ENC_FME_VECTOR_L0_1_Y_COMPONENT_CLR 0x0000ffff
   #define VC4VCODEC0_ENC_FME_VECTOR_L0_1_Y_COMPONENT_MSB 31
   #define VC4VCODEC0_ENC_FME_VECTOR_L0_1_Y_COMPONENT_LSB 16
   #define VC4VCODEC0_ENC_FME_VECTOR_L0_1_Y_COMPONENT_RESET 0x0

   #define VC4VCODEC0_ENC_FME_VECTOR_L0_1_X_COMPONENT_BITS 15:0
   #define VC4VCODEC0_ENC_FME_VECTOR_L0_1_X_COMPONENT_SET 0x0000ffff
   #define VC4VCODEC0_ENC_FME_VECTOR_L0_1_X_COMPONENT_CLR 0xffff0000
   #define VC4VCODEC0_ENC_FME_VECTOR_L0_1_X_COMPONENT_MSB 15
   #define VC4VCODEC0_ENC_FME_VECTOR_L0_1_X_COMPONENT_LSB 0
   #define VC4VCODEC0_ENC_FME_VECTOR_L0_1_X_COMPONENT_RESET 0x0

/***************************************************************************
 *ENC_FME_VECTOR_L1_0 - Best 16x16 vector for list 1 ref 0
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_VECTOR_L1_0                    HW_REGISTER_RO( 0x7f600438 )
   #define VC4VCODEC0_ENC_FME_VECTOR_L1_0_MASK            0xffffffff
   #define VC4VCODEC0_ENC_FME_VECTOR_L1_0_WIDTH           32
   #define VC4VCODEC0_ENC_FME_VECTOR_L1_0_RESET           0x00000000
   #define VC4VCODEC0_ENC_FME_VECTOR_L1_0_Y_COMPONENT_BITS 31:16
   #define VC4VCODEC0_ENC_FME_VECTOR_L1_0_Y_COMPONENT_SET 0xffff0000
   #define VC4VCODEC0_ENC_FME_VECTOR_L1_0_Y_COMPONENT_CLR 0x0000ffff
   #define VC4VCODEC0_ENC_FME_VECTOR_L1_0_Y_COMPONENT_MSB 31
   #define VC4VCODEC0_ENC_FME_VECTOR_L1_0_Y_COMPONENT_LSB 16
   #define VC4VCODEC0_ENC_FME_VECTOR_L1_0_Y_COMPONENT_RESET 0x0

   #define VC4VCODEC0_ENC_FME_VECTOR_L1_0_X_COMPONENT_BITS 15:0
   #define VC4VCODEC0_ENC_FME_VECTOR_L1_0_X_COMPONENT_SET 0x0000ffff
   #define VC4VCODEC0_ENC_FME_VECTOR_L1_0_X_COMPONENT_CLR 0xffff0000
   #define VC4VCODEC0_ENC_FME_VECTOR_L1_0_X_COMPONENT_MSB 15
   #define VC4VCODEC0_ENC_FME_VECTOR_L1_0_X_COMPONENT_LSB 0
   #define VC4VCODEC0_ENC_FME_VECTOR_L1_0_X_COMPONENT_RESET 0x0

/***************************************************************************
 *ENC_FME_VECTOR_L1_1 - Best 16x16 vector for list 1 ref 1
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_VECTOR_L1_1                    HW_REGISTER_RO( 0x7f60043c )
   #define VC4VCODEC0_ENC_FME_VECTOR_L1_1_MASK            0xffffffff
   #define VC4VCODEC0_ENC_FME_VECTOR_L1_1_WIDTH           32
   #define VC4VCODEC0_ENC_FME_VECTOR_L1_1_RESET           0x00000000
   #define VC4VCODEC0_ENC_FME_VECTOR_L1_1_Y_COMPONENT_BITS 31:16
   #define VC4VCODEC0_ENC_FME_VECTOR_L1_1_Y_COMPONENT_SET 0xffff0000
   #define VC4VCODEC0_ENC_FME_VECTOR_L1_1_Y_COMPONENT_CLR 0x0000ffff
   #define VC4VCODEC0_ENC_FME_VECTOR_L1_1_Y_COMPONENT_MSB 31
   #define VC4VCODEC0_ENC_FME_VECTOR_L1_1_Y_COMPONENT_LSB 16
   #define VC4VCODEC0_ENC_FME_VECTOR_L1_1_Y_COMPONENT_RESET 0x0

   #define VC4VCODEC0_ENC_FME_VECTOR_L1_1_X_COMPONENT_BITS 15:0
   #define VC4VCODEC0_ENC_FME_VECTOR_L1_1_X_COMPONENT_SET 0x0000ffff
   #define VC4VCODEC0_ENC_FME_VECTOR_L1_1_X_COMPONENT_CLR 0xffff0000
   #define VC4VCODEC0_ENC_FME_VECTOR_L1_1_X_COMPONENT_MSB 15
   #define VC4VCODEC0_ENC_FME_VECTOR_L1_1_X_COMPONENT_LSB 0
   #define VC4VCODEC0_ENC_FME_VECTOR_L1_1_X_COMPONENT_RESET 0x0

/***************************************************************************
 *ENC_FME_AUTOAUX - Auxiliary flags for FME Automation candidates
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_AUTOAUX                        HW_REGISTER_RW( 0x7f600440 )
   #define VC4VCODEC0_ENC_FME_AUTOAUX_MASK                0x0000ffff
   #define VC4VCODEC0_ENC_FME_AUTOAUX_WIDTH               16
   #define VC4VCODEC0_ENC_FME_AUTOAUX_RESET               0x00000000
   #define VC4VCODEC0_ENC_FME_AUTOAUX_VSKIPQ3_BITS        15:15
   #define VC4VCODEC0_ENC_FME_AUTOAUX_VSKIPQ3_SET         0x00008000
   #define VC4VCODEC0_ENC_FME_AUTOAUX_VSKIPQ3_CLR         0xffff7fff
   #define VC4VCODEC0_ENC_FME_AUTOAUX_VSKIPQ3_MSB         15
   #define VC4VCODEC0_ENC_FME_AUTOAUX_VSKIPQ3_LSB         15
   #define VC4VCODEC0_ENC_FME_AUTOAUX_VSKIPQ3_RESET       0x0

   #define VC4VCODEC0_ENC_FME_AUTOAUX_HSKIPQ3_BITS        14:14
   #define VC4VCODEC0_ENC_FME_AUTOAUX_HSKIPQ3_SET         0x00004000
   #define VC4VCODEC0_ENC_FME_AUTOAUX_HSKIPQ3_CLR         0xffffbfff
   #define VC4VCODEC0_ENC_FME_AUTOAUX_HSKIPQ3_MSB         14
   #define VC4VCODEC0_ENC_FME_AUTOAUX_HSKIPQ3_LSB         14
   #define VC4VCODEC0_ENC_FME_AUTOAUX_HSKIPQ3_RESET       0x0

   #define VC4VCODEC0_ENC_FME_AUTOAUX_LIST3_BITS          13:13
   #define VC4VCODEC0_ENC_FME_AUTOAUX_LIST3_SET           0x00002000
   #define VC4VCODEC0_ENC_FME_AUTOAUX_LIST3_CLR           0xffffdfff
   #define VC4VCODEC0_ENC_FME_AUTOAUX_LIST3_MSB           13
   #define VC4VCODEC0_ENC_FME_AUTOAUX_LIST3_LSB           13
   #define VC4VCODEC0_ENC_FME_AUTOAUX_LIST3_RESET         0x0

   #define VC4VCODEC0_ENC_FME_AUTOAUX_REF3_BITS           12:12
   #define VC4VCODEC0_ENC_FME_AUTOAUX_REF3_SET            0x00001000
   #define VC4VCODEC0_ENC_FME_AUTOAUX_REF3_CLR            0xffffefff
   #define VC4VCODEC0_ENC_FME_AUTOAUX_REF3_MSB            12
   #define VC4VCODEC0_ENC_FME_AUTOAUX_REF3_LSB            12
   #define VC4VCODEC0_ENC_FME_AUTOAUX_REF3_RESET          0x0

   #define VC4VCODEC0_ENC_FME_AUTOAUX_VSKIPQ2_BITS        11:11
   #define VC4VCODEC0_ENC_FME_AUTOAUX_VSKIPQ2_SET         0x00000800
   #define VC4VCODEC0_ENC_FME_AUTOAUX_VSKIPQ2_CLR         0xfffff7ff
   #define VC4VCODEC0_ENC_FME_AUTOAUX_VSKIPQ2_MSB         11
   #define VC4VCODEC0_ENC_FME_AUTOAUX_VSKIPQ2_LSB         11
   #define VC4VCODEC0_ENC_FME_AUTOAUX_VSKIPQ2_RESET       0x0

   #define VC4VCODEC0_ENC_FME_AUTOAUX_HSKIPQ2_BITS        10:10
   #define VC4VCODEC0_ENC_FME_AUTOAUX_HSKIPQ2_SET         0x00000400
   #define VC4VCODEC0_ENC_FME_AUTOAUX_HSKIPQ2_CLR         0xfffffbff
   #define VC4VCODEC0_ENC_FME_AUTOAUX_HSKIPQ2_MSB         10
   #define VC4VCODEC0_ENC_FME_AUTOAUX_HSKIPQ2_LSB         10
   #define VC4VCODEC0_ENC_FME_AUTOAUX_HSKIPQ2_RESET       0x0

   #define VC4VCODEC0_ENC_FME_AUTOAUX_LIST2_BITS          9:9
   #define VC4VCODEC0_ENC_FME_AUTOAUX_LIST2_SET           0x00000200
   #define VC4VCODEC0_ENC_FME_AUTOAUX_LIST2_CLR           0xfffffdff
   #define VC4VCODEC0_ENC_FME_AUTOAUX_LIST2_MSB           9
   #define VC4VCODEC0_ENC_FME_AUTOAUX_LIST2_LSB           9
   #define VC4VCODEC0_ENC_FME_AUTOAUX_LIST2_RESET         0x0

   #define VC4VCODEC0_ENC_FME_AUTOAUX_REF2_BITS           8:8
   #define VC4VCODEC0_ENC_FME_AUTOAUX_REF2_SET            0x00000100
   #define VC4VCODEC0_ENC_FME_AUTOAUX_REF2_CLR            0xfffffeff
   #define VC4VCODEC0_ENC_FME_AUTOAUX_REF2_MSB            8
   #define VC4VCODEC0_ENC_FME_AUTOAUX_REF2_LSB            8
   #define VC4VCODEC0_ENC_FME_AUTOAUX_REF2_RESET          0x0

   #define VC4VCODEC0_ENC_FME_AUTOAUX_VSKIPQ1_BITS        7:7
   #define VC4VCODEC0_ENC_FME_AUTOAUX_VSKIPQ1_SET         0x00000080
   #define VC4VCODEC0_ENC_FME_AUTOAUX_VSKIPQ1_CLR         0xffffff7f
   #define VC4VCODEC0_ENC_FME_AUTOAUX_VSKIPQ1_MSB         7
   #define VC4VCODEC0_ENC_FME_AUTOAUX_VSKIPQ1_LSB         7
   #define VC4VCODEC0_ENC_FME_AUTOAUX_VSKIPQ1_RESET       0x0

   #define VC4VCODEC0_ENC_FME_AUTOAUX_HSKIPQ1_BITS        6:6
   #define VC4VCODEC0_ENC_FME_AUTOAUX_HSKIPQ1_SET         0x00000040
   #define VC4VCODEC0_ENC_FME_AUTOAUX_HSKIPQ1_CLR         0xffffffbf
   #define VC4VCODEC0_ENC_FME_AUTOAUX_HSKIPQ1_MSB         6
   #define VC4VCODEC0_ENC_FME_AUTOAUX_HSKIPQ1_LSB         6
   #define VC4VCODEC0_ENC_FME_AUTOAUX_HSKIPQ1_RESET       0x0

   #define VC4VCODEC0_ENC_FME_AUTOAUX_LIST1_BITS          5:5
   #define VC4VCODEC0_ENC_FME_AUTOAUX_LIST1_SET           0x00000020
   #define VC4VCODEC0_ENC_FME_AUTOAUX_LIST1_CLR           0xffffffdf
   #define VC4VCODEC0_ENC_FME_AUTOAUX_LIST1_MSB           5
   #define VC4VCODEC0_ENC_FME_AUTOAUX_LIST1_LSB           5
   #define VC4VCODEC0_ENC_FME_AUTOAUX_LIST1_RESET         0x0

   #define VC4VCODEC0_ENC_FME_AUTOAUX_REF1_BITS           4:4
   #define VC4VCODEC0_ENC_FME_AUTOAUX_REF1_SET            0x00000010
   #define VC4VCODEC0_ENC_FME_AUTOAUX_REF1_CLR            0xffffffef
   #define VC4VCODEC0_ENC_FME_AUTOAUX_REF1_MSB            4
   #define VC4VCODEC0_ENC_FME_AUTOAUX_REF1_LSB            4
   #define VC4VCODEC0_ENC_FME_AUTOAUX_REF1_RESET          0x0

   #define VC4VCODEC0_ENC_FME_AUTOAUX_VSKIPQ0_BITS        3:3
   #define VC4VCODEC0_ENC_FME_AUTOAUX_VSKIPQ0_SET         0x00000008
   #define VC4VCODEC0_ENC_FME_AUTOAUX_VSKIPQ0_CLR         0xfffffff7
   #define VC4VCODEC0_ENC_FME_AUTOAUX_VSKIPQ0_MSB         3
   #define VC4VCODEC0_ENC_FME_AUTOAUX_VSKIPQ0_LSB         3
   #define VC4VCODEC0_ENC_FME_AUTOAUX_VSKIPQ0_RESET       0x0

   #define VC4VCODEC0_ENC_FME_AUTOAUX_HSKIPQ0_BITS        2:2
   #define VC4VCODEC0_ENC_FME_AUTOAUX_HSKIPQ0_SET         0x00000004
   #define VC4VCODEC0_ENC_FME_AUTOAUX_HSKIPQ0_CLR         0xfffffffb
   #define VC4VCODEC0_ENC_FME_AUTOAUX_HSKIPQ0_MSB         2
   #define VC4VCODEC0_ENC_FME_AUTOAUX_HSKIPQ0_LSB         2
   #define VC4VCODEC0_ENC_FME_AUTOAUX_HSKIPQ0_RESET       0x0

   #define VC4VCODEC0_ENC_FME_AUTOAUX_LIST0_BITS          1:1
   #define VC4VCODEC0_ENC_FME_AUTOAUX_LIST0_SET           0x00000002
   #define VC4VCODEC0_ENC_FME_AUTOAUX_LIST0_CLR           0xfffffffd
   #define VC4VCODEC0_ENC_FME_AUTOAUX_LIST0_MSB           1
   #define VC4VCODEC0_ENC_FME_AUTOAUX_LIST0_LSB           1
   #define VC4VCODEC0_ENC_FME_AUTOAUX_LIST0_RESET         0x0

   #define VC4VCODEC0_ENC_FME_AUTOAUX_REF0_BITS           0:0
   #define VC4VCODEC0_ENC_FME_AUTOAUX_REF0_SET            0x00000001
   #define VC4VCODEC0_ENC_FME_AUTOAUX_REF0_CLR            0xfffffffe
   #define VC4VCODEC0_ENC_FME_AUTOAUX_REF0_MSB            0
   #define VC4VCODEC0_ENC_FME_AUTOAUX_REF0_LSB            0
   #define VC4VCODEC0_ENC_FME_AUTOAUX_REF0_RESET          0x0

/***************************************************************************
 *ENC_FME_CAND_LIMIT - Clip FME candidate vectors within specified limits
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_CAND_LIMIT                     HW_REGISTER_RW( 0x7f600444 )
   #define VC4VCODEC0_ENC_FME_CAND_LIMIT_MASK             0xffffffff
   #define VC4VCODEC0_ENC_FME_CAND_LIMIT_WIDTH            32
   #define VC4VCODEC0_ENC_FME_CAND_LIMIT_RESET            0x88788878
   #define VC4VCODEC0_ENC_FME_CAND_LIMIT_MIN_Y_BITS       31:24
   #define VC4VCODEC0_ENC_FME_CAND_LIMIT_MIN_Y_SET        0xff000000
   #define VC4VCODEC0_ENC_FME_CAND_LIMIT_MIN_Y_CLR        0x00ffffff
   #define VC4VCODEC0_ENC_FME_CAND_LIMIT_MIN_Y_MSB        31
   #define VC4VCODEC0_ENC_FME_CAND_LIMIT_MIN_Y_LSB        24
   #define VC4VCODEC0_ENC_FME_CAND_LIMIT_MIN_Y_RESET      0x88

   #define VC4VCODEC0_ENC_FME_CAND_LIMIT_MAX_Y_BITS       23:16
   #define VC4VCODEC0_ENC_FME_CAND_LIMIT_MAX_Y_SET        0x00ff0000
   #define VC4VCODEC0_ENC_FME_CAND_LIMIT_MAX_Y_CLR        0xff00ffff
   #define VC4VCODEC0_ENC_FME_CAND_LIMIT_MAX_Y_MSB        23
   #define VC4VCODEC0_ENC_FME_CAND_LIMIT_MAX_Y_LSB        16
   #define VC4VCODEC0_ENC_FME_CAND_LIMIT_MAX_Y_RESET      0x78

   #define VC4VCODEC0_ENC_FME_CAND_LIMIT_MIN_X_BITS       15:8
   #define VC4VCODEC0_ENC_FME_CAND_LIMIT_MIN_X_SET        0x0000ff00
   #define VC4VCODEC0_ENC_FME_CAND_LIMIT_MIN_X_CLR        0xffff00ff
   #define VC4VCODEC0_ENC_FME_CAND_LIMIT_MIN_X_MSB        15
   #define VC4VCODEC0_ENC_FME_CAND_LIMIT_MIN_X_LSB        8
   #define VC4VCODEC0_ENC_FME_CAND_LIMIT_MIN_X_RESET      0x88

   #define VC4VCODEC0_ENC_FME_CAND_LIMIT_MAX_X_BITS       7:0
   #define VC4VCODEC0_ENC_FME_CAND_LIMIT_MAX_X_SET        0x000000ff
   #define VC4VCODEC0_ENC_FME_CAND_LIMIT_MAX_X_CLR        0xffffff00
   #define VC4VCODEC0_ENC_FME_CAND_LIMIT_MAX_X_MSB        7
   #define VC4VCODEC0_ENC_FME_CAND_LIMIT_MAX_X_LSB        0
   #define VC4VCODEC0_ENC_FME_CAND_LIMIT_MAX_X_RESET      0x78

/***************************************************************************
 *ENC_FME_STRIPE - FME stripe setup
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_STRIPE                         HW_REGISTER_RW( 0x7f600448 )
   #define VC4VCODEC0_ENC_FME_STRIPE_MASK                 0x0ff03fc3
   #define VC4VCODEC0_ENC_FME_STRIPE_WIDTH                28
   #define VC4VCODEC0_ENC_FME_STRIPE_RESET                0x00000000
   #define VC4VCODEC0_ENC_FME_STRIPE_HEIGHT_UV_MB_BITS    27:20
   #define VC4VCODEC0_ENC_FME_STRIPE_HEIGHT_UV_MB_SET     0x0ff00000
   #define VC4VCODEC0_ENC_FME_STRIPE_HEIGHT_UV_MB_CLR     0xf00fffff
   #define VC4VCODEC0_ENC_FME_STRIPE_HEIGHT_UV_MB_MSB     27
   #define VC4VCODEC0_ENC_FME_STRIPE_HEIGHT_UV_MB_LSB     20
   #define VC4VCODEC0_ENC_FME_STRIPE_HEIGHT_UV_MB_RESET   0x0

   #define VC4VCODEC0_ENC_FME_STRIPE_HEIGHT_MB_BITS       13:6
   #define VC4VCODEC0_ENC_FME_STRIPE_HEIGHT_MB_SET        0x00003fc0
   #define VC4VCODEC0_ENC_FME_STRIPE_HEIGHT_MB_CLR        0xffffc03f
   #define VC4VCODEC0_ENC_FME_STRIPE_HEIGHT_MB_MSB        13
   #define VC4VCODEC0_ENC_FME_STRIPE_HEIGHT_MB_LSB        6
   #define VC4VCODEC0_ENC_FME_STRIPE_HEIGHT_MB_RESET      0x0

   #define VC4VCODEC0_ENC_FME_STRIPE_PITCH_BITS           1:0
   #define VC4VCODEC0_ENC_FME_STRIPE_PITCH_SET            0x00000003
   #define VC4VCODEC0_ENC_FME_STRIPE_PITCH_CLR            0xfffffffc
   #define VC4VCODEC0_ENC_FME_STRIPE_PITCH_MSB            1
   #define VC4VCODEC0_ENC_FME_STRIPE_PITCH_LSB            0
   #define VC4VCODEC0_ENC_FME_STRIPE_PITCH_RESET          0x0

/***************************************************************************
 *ENC_CMB_CURBASE - Luma current frame base pointer
 ***************************************************************************/
#define VC4VCODEC0_ENC_CMB_CURBASE                        HW_REGISTER_RW( 0x7f60044c )
   #define VC4VCODEC0_ENC_CMB_CURBASE_MASK                0xfffffff0
   #define VC4VCODEC0_ENC_CMB_CURBASE_WIDTH               32
   #define VC4VCODEC0_ENC_CMB_CURBASE_RESET               0x00000000
   #define VC4VCODEC0_ENC_CMB_CURBASE_PTR_BITS            31:4
   #define VC4VCODEC0_ENC_CMB_CURBASE_PTR_SET             0xfffffff0
   #define VC4VCODEC0_ENC_CMB_CURBASE_PTR_CLR             0x0000000f
   #define VC4VCODEC0_ENC_CMB_CURBASE_PTR_MSB             31
   #define VC4VCODEC0_ENC_CMB_CURBASE_PTR_LSB             4
   #define VC4VCODEC0_ENC_CMB_CURBASE_PTR_RESET           0x0

/***************************************************************************
 *ENC_FME_REFBASE0 - FME list 0 ref 0 base pointer
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_REFBASE0                       HW_REGISTER_RW( 0x7f600450 )
   #define VC4VCODEC0_ENC_FME_REFBASE0_MASK               0xfffffff0
   #define VC4VCODEC0_ENC_FME_REFBASE0_WIDTH              32
   #define VC4VCODEC0_ENC_FME_REFBASE0_RESET              0x00000000
   #define VC4VCODEC0_ENC_FME_REFBASE0_PTR_BITS           31:4
   #define VC4VCODEC0_ENC_FME_REFBASE0_PTR_SET            0xfffffff0
   #define VC4VCODEC0_ENC_FME_REFBASE0_PTR_CLR            0x0000000f
   #define VC4VCODEC0_ENC_FME_REFBASE0_PTR_MSB            31
   #define VC4VCODEC0_ENC_FME_REFBASE0_PTR_LSB            4
   #define VC4VCODEC0_ENC_FME_REFBASE0_PTR_RESET          0x0

/***************************************************************************
 *ENC_FME_REFBASE1 - FME list 0 ref 1 base pointer
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_REFBASE1                       HW_REGISTER_RW( 0x7f600454 )
   #define VC4VCODEC0_ENC_FME_REFBASE1_MASK               0xfffffff0
   #define VC4VCODEC0_ENC_FME_REFBASE1_WIDTH              32
   #define VC4VCODEC0_ENC_FME_REFBASE1_RESET              0x00000000
   #define VC4VCODEC0_ENC_FME_REFBASE1_PTR_BITS           31:4
   #define VC4VCODEC0_ENC_FME_REFBASE1_PTR_SET            0xfffffff0
   #define VC4VCODEC0_ENC_FME_REFBASE1_PTR_CLR            0x0000000f
   #define VC4VCODEC0_ENC_FME_REFBASE1_PTR_MSB            31
   #define VC4VCODEC0_ENC_FME_REFBASE1_PTR_LSB            4
   #define VC4VCODEC0_ENC_FME_REFBASE1_PTR_RESET          0x0

/***************************************************************************
 *ENC_FME_REFBASE2 - FME list 1 ref 0 base pointer
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_REFBASE2                       HW_REGISTER_RW( 0x7f600458 )
   #define VC4VCODEC0_ENC_FME_REFBASE2_MASK               0xfffffff0
   #define VC4VCODEC0_ENC_FME_REFBASE2_WIDTH              32
   #define VC4VCODEC0_ENC_FME_REFBASE2_RESET              0x00000000
   #define VC4VCODEC0_ENC_FME_REFBASE2_PTR_BITS           31:4
   #define VC4VCODEC0_ENC_FME_REFBASE2_PTR_SET            0xfffffff0
   #define VC4VCODEC0_ENC_FME_REFBASE2_PTR_CLR            0x0000000f
   #define VC4VCODEC0_ENC_FME_REFBASE2_PTR_MSB            31
   #define VC4VCODEC0_ENC_FME_REFBASE2_PTR_LSB            4
   #define VC4VCODEC0_ENC_FME_REFBASE2_PTR_RESET          0x0

/***************************************************************************
 *ENC_FME_REFBASE3 - FME list 1 ref 1 base pointer
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_REFBASE3                       HW_REGISTER_RW( 0x7f60045c )
   #define VC4VCODEC0_ENC_FME_REFBASE3_MASK               0xfffffff0
   #define VC4VCODEC0_ENC_FME_REFBASE3_WIDTH              32
   #define VC4VCODEC0_ENC_FME_REFBASE3_RESET              0x00000000
   #define VC4VCODEC0_ENC_FME_REFBASE3_PTR_BITS           31:4
   #define VC4VCODEC0_ENC_FME_REFBASE3_PTR_SET            0xfffffff0
   #define VC4VCODEC0_ENC_FME_REFBASE3_PTR_CLR            0x0000000f
   #define VC4VCODEC0_ENC_FME_REFBASE3_PTR_MSB            31
   #define VC4VCODEC0_ENC_FME_REFBASE3_PTR_LSB            4
   #define VC4VCODEC0_ENC_FME_REFBASE3_PTR_RESET          0x0

/***************************************************************************
 *ENC_CMB_CURBASE_UV - Chroma current frame base pointer
 ***************************************************************************/
#define VC4VCODEC0_ENC_CMB_CURBASE_UV                     HW_REGISTER_RW( 0x7f600460 )
   #define VC4VCODEC0_ENC_CMB_CURBASE_UV_MASK             0xfffffff0
   #define VC4VCODEC0_ENC_CMB_CURBASE_UV_WIDTH            32
   #define VC4VCODEC0_ENC_CMB_CURBASE_UV_RESET            0x00000000
   #define VC4VCODEC0_ENC_CMB_CURBASE_UV_PTR_BITS         31:4
   #define VC4VCODEC0_ENC_CMB_CURBASE_UV_PTR_SET          0xfffffff0
   #define VC4VCODEC0_ENC_CMB_CURBASE_UV_PTR_CLR          0x0000000f
   #define VC4VCODEC0_ENC_CMB_CURBASE_UV_PTR_MSB          31
   #define VC4VCODEC0_ENC_CMB_CURBASE_UV_PTR_LSB          4
   #define VC4VCODEC0_ENC_CMB_CURBASE_UV_PTR_RESET        0x0

/***************************************************************************
 *ENC_CMB_CTL - Current Macroblock Buffer Control
 ***************************************************************************/
#define VC4VCODEC0_ENC_CMB_CTL                            HW_REGISTER_RW( 0x7f600464 )
   #define VC4VCODEC0_ENC_CMB_CTL_MASK                    0xffffffff
   #define VC4VCODEC0_ENC_CMB_CTL_WIDTH                   32
   #define VC4VCODEC0_ENC_CMB_CTL_RESET                   0x00000000
   #define VC4VCODEC0_ENC_CMB_CTL_COUNT_BITS              31:16
   #define VC4VCODEC0_ENC_CMB_CTL_COUNT_SET               0xffff0000
   #define VC4VCODEC0_ENC_CMB_CTL_COUNT_CLR               0x0000ffff
   #define VC4VCODEC0_ENC_CMB_CTL_COUNT_MSB               31
   #define VC4VCODEC0_ENC_CMB_CTL_COUNT_LSB               16
   #define VC4VCODEC0_ENC_CMB_CTL_COUNT_RESET             0x0

   #define VC4VCODEC0_ENC_CMB_CTL_Y_BITS                  15:8
   #define VC4VCODEC0_ENC_CMB_CTL_Y_SET                   0x0000ff00
   #define VC4VCODEC0_ENC_CMB_CTL_Y_CLR                   0xffff00ff
   #define VC4VCODEC0_ENC_CMB_CTL_Y_MSB                   15
   #define VC4VCODEC0_ENC_CMB_CTL_Y_LSB                   8
   #define VC4VCODEC0_ENC_CMB_CTL_Y_RESET                 0x0

   #define VC4VCODEC0_ENC_CMB_CTL_X_BITS                  7:0
   #define VC4VCODEC0_ENC_CMB_CTL_X_SET                   0x000000ff
   #define VC4VCODEC0_ENC_CMB_CTL_X_CLR                   0xffffff00
   #define VC4VCODEC0_ENC_CMB_CTL_X_MSB                   7
   #define VC4VCODEC0_ENC_CMB_CTL_X_LSB                   0
   #define VC4VCODEC0_ENC_CMB_CTL_X_RESET                 0x0

/***************************************************************************
 *ENC_CMB_SETTINGS - Current Macroblock Buffer Settings
 ***************************************************************************/
#define VC4VCODEC0_ENC_CMB_SETTINGS                       HW_REGISTER_RW( 0x7f600468 )
   #define VC4VCODEC0_ENC_CMB_SETTINGS_MASK               0x0000000f
   #define VC4VCODEC0_ENC_CMB_SETTINGS_WIDTH              4
   #define VC4VCODEC0_ENC_CMB_SETTINGS_RESET              0x00000000
   #define VC4VCODEC0_ENC_CMB_SETTINGS_ENABLE_FME_BITS    3:3
   #define VC4VCODEC0_ENC_CMB_SETTINGS_ENABLE_FME_SET     0x00000008
   #define VC4VCODEC0_ENC_CMB_SETTINGS_ENABLE_FME_CLR     0xfffffff7
   #define VC4VCODEC0_ENC_CMB_SETTINGS_ENABLE_FME_MSB     3
   #define VC4VCODEC0_ENC_CMB_SETTINGS_ENABLE_FME_LSB     3
   #define VC4VCODEC0_ENC_CMB_SETTINGS_ENABLE_FME_RESET   0x0

   #define VC4VCODEC0_ENC_CMB_SETTINGS_ENABLE_INTRA_BITS  2:2
   #define VC4VCODEC0_ENC_CMB_SETTINGS_ENABLE_INTRA_SET   0x00000004
   #define VC4VCODEC0_ENC_CMB_SETTINGS_ENABLE_INTRA_CLR   0xfffffffb
   #define VC4VCODEC0_ENC_CMB_SETTINGS_ENABLE_INTRA_MSB   2
   #define VC4VCODEC0_ENC_CMB_SETTINGS_ENABLE_INTRA_LSB   2
   #define VC4VCODEC0_ENC_CMB_SETTINGS_ENABLE_INTRA_RESET 0x0

   #define VC4VCODEC0_ENC_CMB_SETTINGS_ENABLE_INTER_BITS  1:1
   #define VC4VCODEC0_ENC_CMB_SETTINGS_ENABLE_INTER_SET   0x00000002
   #define VC4VCODEC0_ENC_CMB_SETTINGS_ENABLE_INTER_CLR   0xfffffffd
   #define VC4VCODEC0_ENC_CMB_SETTINGS_ENABLE_INTER_MSB   1
   #define VC4VCODEC0_ENC_CMB_SETTINGS_ENABLE_INTER_LSB   1
   #define VC4VCODEC0_ENC_CMB_SETTINGS_ENABLE_INTER_RESET 0x0

   #define VC4VCODEC0_ENC_CMB_SETTINGS_ENABLE_RECON_BITS  0:0
   #define VC4VCODEC0_ENC_CMB_SETTINGS_ENABLE_RECON_SET   0x00000001
   #define VC4VCODEC0_ENC_CMB_SETTINGS_ENABLE_RECON_CLR   0xfffffffe
   #define VC4VCODEC0_ENC_CMB_SETTINGS_ENABLE_RECON_MSB   0
   #define VC4VCODEC0_ENC_CMB_SETTINGS_ENABLE_RECON_LSB   0
   #define VC4VCODEC0_ENC_CMB_SETTINGS_ENABLE_RECON_RESET 0x0

/***************************************************************************
 *ENC_FME_AUTOROWADDR - FME automation candidate data row-start address
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_AUTOROWADDR                    HW_REGISTER_RW( 0x7f60046c )
   #define VC4VCODEC0_ENC_FME_AUTOROWADDR_MASK            0xfffffffc
   #define VC4VCODEC0_ENC_FME_AUTOROWADDR_WIDTH           32
   #define VC4VCODEC0_ENC_FME_AUTOROWADDR_RESET           0x00000000
   #define VC4VCODEC0_ENC_FME_AUTOROWADDR_ADDRBITS_BITS   31:2
   #define VC4VCODEC0_ENC_FME_AUTOROWADDR_ADDRBITS_SET    0xfffffffc
   #define VC4VCODEC0_ENC_FME_AUTOROWADDR_ADDRBITS_CLR    0x00000003
   #define VC4VCODEC0_ENC_FME_AUTOROWADDR_ADDRBITS_MSB    31
   #define VC4VCODEC0_ENC_FME_AUTOROWADDR_ADDRBITS_LSB    2
   #define VC4VCODEC0_ENC_FME_AUTOROWADDR_ADDRBITS_RESET  0x0

/***************************************************************************
 *ENC_FME_AUTOFMT - FME automation candidate data format
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_AUTOFMT                        HW_REGISTER_RW( 0x7f600470 )
   #define VC4VCODEC0_ENC_FME_AUTOFMT_MASK                0xfffcffff
   #define VC4VCODEC0_ENC_FME_AUTOFMT_WIDTH               32
   #define VC4VCODEC0_ENC_FME_AUTOFMT_RESET               0x00000000
   #define VC4VCODEC0_ENC_FME_AUTOFMT_VSTRIDE_BITS        31:18
   #define VC4VCODEC0_ENC_FME_AUTOFMT_VSTRIDE_SET         0xfffc0000
   #define VC4VCODEC0_ENC_FME_AUTOFMT_VSTRIDE_CLR         0x0003ffff
   #define VC4VCODEC0_ENC_FME_AUTOFMT_VSTRIDE_MSB         31
   #define VC4VCODEC0_ENC_FME_AUTOFMT_VSTRIDE_LSB         18
   #define VC4VCODEC0_ENC_FME_AUTOFMT_VSTRIDE_RESET       0x0

   #define VC4VCODEC0_ENC_FME_AUTOFMT_HSTRIDE_BITS        15:2
   #define VC4VCODEC0_ENC_FME_AUTOFMT_HSTRIDE_SET         0x0000fffc
   #define VC4VCODEC0_ENC_FME_AUTOFMT_HSTRIDE_CLR         0xffff0003
   #define VC4VCODEC0_ENC_FME_AUTOFMT_HSTRIDE_MSB         15
   #define VC4VCODEC0_ENC_FME_AUTOFMT_HSTRIDE_LSB         2
   #define VC4VCODEC0_ENC_FME_AUTOFMT_HSTRIDE_RESET       0x0

   #define VC4VCODEC0_ENC_FME_AUTOFMT_CAND_PER_MB_BITS    1:0
   #define VC4VCODEC0_ENC_FME_AUTOFMT_CAND_PER_MB_SET     0x00000003
   #define VC4VCODEC0_ENC_FME_AUTOFMT_CAND_PER_MB_CLR     0xfffffffc
   #define VC4VCODEC0_ENC_FME_AUTOFMT_CAND_PER_MB_MSB     1
   #define VC4VCODEC0_ENC_FME_AUTOFMT_CAND_PER_MB_LSB     0
   #define VC4VCODEC0_ENC_FME_AUTOFMT_CAND_PER_MB_RESET   0x0

/***************************************************************************
 *ENC_FME_AUTOADDR - FME automation candidate data base address
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_AUTOADDR                       HW_REGISTER_RW( 0x7f600474 )
   #define VC4VCODEC0_ENC_FME_AUTOADDR_MASK               0xfffffffc
   #define VC4VCODEC0_ENC_FME_AUTOADDR_WIDTH              32
   #define VC4VCODEC0_ENC_FME_AUTOADDR_RESET              0x00000000
   #define VC4VCODEC0_ENC_FME_AUTOADDR_ADDRBITS_BITS      31:2
   #define VC4VCODEC0_ENC_FME_AUTOADDR_ADDRBITS_SET       0xfffffffc
   #define VC4VCODEC0_ENC_FME_AUTOADDR_ADDRBITS_CLR       0x00000003
   #define VC4VCODEC0_ENC_FME_AUTOADDR_ADDRBITS_MSB       31
   #define VC4VCODEC0_ENC_FME_AUTOADDR_ADDRBITS_LSB       2
   #define VC4VCODEC0_ENC_FME_AUTOADDR_ADDRBITS_RESET     0x0

/***************************************************************************
 *ENC_FME_AUTOCTRL - FME automation control
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_AUTOCTRL                       HW_REGISTER_RW( 0x7f600478 )
   #define VC4VCODEC0_ENC_FME_AUTOCTRL_MASK               0xff7f3fff
   #define VC4VCODEC0_ENC_FME_AUTOCTRL_WIDTH              32
   #define VC4VCODEC0_ENC_FME_AUTOCTRL_RESET              0x00000000
   #define VC4VCODEC0_ENC_FME_AUTOCTRL_CME_INTERLOCK_BITS 31:31
   #define VC4VCODEC0_ENC_FME_AUTOCTRL_CME_INTERLOCK_SET  0x80000000
   #define VC4VCODEC0_ENC_FME_AUTOCTRL_CME_INTERLOCK_CLR  0x7fffffff
   #define VC4VCODEC0_ENC_FME_AUTOCTRL_CME_INTERLOCK_MSB  31
   #define VC4VCODEC0_ENC_FME_AUTOCTRL_CME_INTERLOCK_LSB  31
   #define VC4VCODEC0_ENC_FME_AUTOCTRL_CME_INTERLOCK_RESET 0x0

   #define VC4VCODEC0_ENC_FME_AUTOCTRL_YPOS_BITS          30:24
   #define VC4VCODEC0_ENC_FME_AUTOCTRL_YPOS_SET           0x7f000000
   #define VC4VCODEC0_ENC_FME_AUTOCTRL_YPOS_CLR           0x80ffffff
   #define VC4VCODEC0_ENC_FME_AUTOCTRL_YPOS_MSB           30
   #define VC4VCODEC0_ENC_FME_AUTOCTRL_YPOS_LSB           24
   #define VC4VCODEC0_ENC_FME_AUTOCTRL_YPOS_RESET         0x0

   #define VC4VCODEC0_ENC_FME_AUTOCTRL_XPOS_BITS          22:16
   #define VC4VCODEC0_ENC_FME_AUTOCTRL_XPOS_SET           0x007f0000
   #define VC4VCODEC0_ENC_FME_AUTOCTRL_XPOS_CLR           0xff80ffff
   #define VC4VCODEC0_ENC_FME_AUTOCTRL_XPOS_MSB           22
   #define VC4VCODEC0_ENC_FME_AUTOCTRL_XPOS_LSB           16
   #define VC4VCODEC0_ENC_FME_AUTOCTRL_XPOS_RESET         0x0

   #define VC4VCODEC0_ENC_FME_AUTOCTRL_MBCOUNT_BITS       13:0
   #define VC4VCODEC0_ENC_FME_AUTOCTRL_MBCOUNT_SET        0x00003fff
   #define VC4VCODEC0_ENC_FME_AUTOCTRL_MBCOUNT_CLR        0xffffc000
   #define VC4VCODEC0_ENC_FME_AUTOCTRL_MBCOUNT_MSB        13
   #define VC4VCODEC0_ENC_FME_AUTOCTRL_MBCOUNT_LSB        0
   #define VC4VCODEC0_ENC_FME_AUTOCTRL_MBCOUNT_RESET      0x0

/***************************************************************************
 *ENC_FME_VERSION - FME hardware version code
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_VERSION                        HW_REGISTER_RO( 0x7f60047c )
   #define VC4VCODEC0_ENC_FME_VERSION_MASK                0xffffffff
   #define VC4VCODEC0_ENC_FME_VERSION_WIDTH               32
   #define VC4VCODEC0_ENC_FME_VERSION_RESET               0x00000000
   #define VC4VCODEC0_ENC_FME_VERSION_VERSION_BITS        31:0
   #define VC4VCODEC0_ENC_FME_VERSION_VERSION_SET         0xffffffff
   #define VC4VCODEC0_ENC_FME_VERSION_VERSION_CLR         0x00000000
   #define VC4VCODEC0_ENC_FME_VERSION_VERSION_MSB         31
   #define VC4VCODEC0_ENC_FME_VERSION_VERSION_LSB         0
   #define VC4VCODEC0_ENC_FME_VERSION_VERSION_RESET       0x0

/***************************************************************************
 *ENC_FME_MVP_AREFINDEX - A reference index values
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MVP_AREFINDEX                  HW_REGISTER_RW( 0x7f600500 )
   #define VC4VCODEC0_ENC_FME_MVP_AREFINDEX_MASK          0xffffffff
   #define VC4VCODEC0_ENC_FME_MVP_AREFINDEX_WIDTH         32
   #define VC4VCODEC0_ENC_FME_MVP_AREFINDEX_RESET         0x00000000
   #define VC4VCODEC0_ENC_FME_MVP_AREFINDEX_REFA_P3L1_BITS 31:24
   #define VC4VCODEC0_ENC_FME_MVP_AREFINDEX_REFA_P3L1_SET 0xff000000
   #define VC4VCODEC0_ENC_FME_MVP_AREFINDEX_REFA_P3L1_CLR 0x00ffffff
   #define VC4VCODEC0_ENC_FME_MVP_AREFINDEX_REFA_P3L1_MSB 31
   #define VC4VCODEC0_ENC_FME_MVP_AREFINDEX_REFA_P3L1_LSB 24
   #define VC4VCODEC0_ENC_FME_MVP_AREFINDEX_REFA_P3L1_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_AREFINDEX_REFA_P3L0_BITS 23:16
   #define VC4VCODEC0_ENC_FME_MVP_AREFINDEX_REFA_P3L0_SET 0x00ff0000
   #define VC4VCODEC0_ENC_FME_MVP_AREFINDEX_REFA_P3L0_CLR 0xff00ffff
   #define VC4VCODEC0_ENC_FME_MVP_AREFINDEX_REFA_P3L0_MSB 23
   #define VC4VCODEC0_ENC_FME_MVP_AREFINDEX_REFA_P3L0_LSB 16
   #define VC4VCODEC0_ENC_FME_MVP_AREFINDEX_REFA_P3L0_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_AREFINDEX_REFA_P1L1_BITS 15:8
   #define VC4VCODEC0_ENC_FME_MVP_AREFINDEX_REFA_P1L1_SET 0x0000ff00
   #define VC4VCODEC0_ENC_FME_MVP_AREFINDEX_REFA_P1L1_CLR 0xffff00ff
   #define VC4VCODEC0_ENC_FME_MVP_AREFINDEX_REFA_P1L1_MSB 15
   #define VC4VCODEC0_ENC_FME_MVP_AREFINDEX_REFA_P1L1_LSB 8
   #define VC4VCODEC0_ENC_FME_MVP_AREFINDEX_REFA_P1L1_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_AREFINDEX_REFA_P1L0_BITS 7:0
   #define VC4VCODEC0_ENC_FME_MVP_AREFINDEX_REFA_P1L0_SET 0x000000ff
   #define VC4VCODEC0_ENC_FME_MVP_AREFINDEX_REFA_P1L0_CLR 0xffffff00
   #define VC4VCODEC0_ENC_FME_MVP_AREFINDEX_REFA_P1L0_MSB 7
   #define VC4VCODEC0_ENC_FME_MVP_AREFINDEX_REFA_P1L0_LSB 0
   #define VC4VCODEC0_ENC_FME_MVP_AREFINDEX_REFA_P1L0_RESET 0x0

/***************************************************************************
 *ENC_FME_MVP_VECT_A00 - A Vector for block 0, list 0
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MVP_VECT_A00                   HW_REGISTER_RW( 0x7f600504 )
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A00_MASK           0xffffffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A00_WIDTH          32
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A00_RESET          0x00000000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A00_Y_COMPONENT_BITS 31:16
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A00_Y_COMPONENT_SET 0xffff0000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A00_Y_COMPONENT_CLR 0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A00_Y_COMPONENT_MSB 31
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A00_Y_COMPONENT_LSB 16
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A00_Y_COMPONENT_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_VECT_A00_X_COMPONENT_BITS 15:0
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A00_X_COMPONENT_SET 0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A00_X_COMPONENT_CLR 0xffff0000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A00_X_COMPONENT_MSB 15
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A00_X_COMPONENT_LSB 0
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A00_X_COMPONENT_RESET 0x0

/***************************************************************************
 *ENC_FME_MVP_VECT_A01 - A Vector for block 0, list 1
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MVP_VECT_A01                   HW_REGISTER_RW( 0x7f600508 )
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A01_MASK           0xffffffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A01_WIDTH          32
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A01_RESET          0x00000000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A01_Y_COMPONENT_BITS 31:16
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A01_Y_COMPONENT_SET 0xffff0000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A01_Y_COMPONENT_CLR 0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A01_Y_COMPONENT_MSB 31
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A01_Y_COMPONENT_LSB 16
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A01_Y_COMPONENT_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_VECT_A01_X_COMPONENT_BITS 15:0
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A01_X_COMPONENT_SET 0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A01_X_COMPONENT_CLR 0xffff0000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A01_X_COMPONENT_MSB 15
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A01_X_COMPONENT_LSB 0
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A01_X_COMPONENT_RESET 0x0

/***************************************************************************
 *ENC_FME_MVP_VECT_A10 - A Vector for block 1, list 0
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MVP_VECT_A10                   HW_REGISTER_RW( 0x7f60050c )
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A10_MASK           0xffffffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A10_WIDTH          32
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A10_RESET          0x00000000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A10_Y_COMPONENT_BITS 31:16
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A10_Y_COMPONENT_SET 0xffff0000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A10_Y_COMPONENT_CLR 0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A10_Y_COMPONENT_MSB 31
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A10_Y_COMPONENT_LSB 16
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A10_Y_COMPONENT_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_VECT_A10_X_COMPONENT_BITS 15:0
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A10_X_COMPONENT_SET 0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A10_X_COMPONENT_CLR 0xffff0000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A10_X_COMPONENT_MSB 15
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A10_X_COMPONENT_LSB 0
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A10_X_COMPONENT_RESET 0x0

/***************************************************************************
 *ENC_FME_MVP_VECT_A11 - A Vector for block 1, list 1
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MVP_VECT_A11                   HW_REGISTER_RW( 0x7f600510 )
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A11_MASK           0xffffffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A11_WIDTH          32
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A11_RESET          0x00000000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A11_Y_COMPONENT_BITS 31:16
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A11_Y_COMPONENT_SET 0xffff0000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A11_Y_COMPONENT_CLR 0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A11_Y_COMPONENT_MSB 31
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A11_Y_COMPONENT_LSB 16
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A11_Y_COMPONENT_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_VECT_A11_X_COMPONENT_BITS 15:0
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A11_X_COMPONENT_SET 0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A11_X_COMPONENT_CLR 0xffff0000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A11_X_COMPONENT_MSB 15
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A11_X_COMPONENT_LSB 0
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A11_X_COMPONENT_RESET 0x0

/***************************************************************************
 *ENC_FME_MVP_VECT_A20 - A Vector for block 2, list 0
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MVP_VECT_A20                   HW_REGISTER_RW( 0x7f600514 )
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A20_MASK           0xffffffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A20_WIDTH          32
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A20_RESET          0x00000000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A20_Y_COMPONENT_BITS 31:16
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A20_Y_COMPONENT_SET 0xffff0000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A20_Y_COMPONENT_CLR 0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A20_Y_COMPONENT_MSB 31
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A20_Y_COMPONENT_LSB 16
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A20_Y_COMPONENT_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_VECT_A20_X_COMPONENT_BITS 15:0
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A20_X_COMPONENT_SET 0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A20_X_COMPONENT_CLR 0xffff0000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A20_X_COMPONENT_MSB 15
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A20_X_COMPONENT_LSB 0
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A20_X_COMPONENT_RESET 0x0

/***************************************************************************
 *ENC_FME_MVP_VECT_A21 - A Vector for block 2, list 1
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MVP_VECT_A21                   HW_REGISTER_RW( 0x7f600518 )
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A21_MASK           0xffffffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A21_WIDTH          32
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A21_RESET          0x00000000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A21_Y_COMPONENT_BITS 31:16
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A21_Y_COMPONENT_SET 0xffff0000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A21_Y_COMPONENT_CLR 0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A21_Y_COMPONENT_MSB 31
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A21_Y_COMPONENT_LSB 16
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A21_Y_COMPONENT_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_VECT_A21_X_COMPONENT_BITS 15:0
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A21_X_COMPONENT_SET 0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A21_X_COMPONENT_CLR 0xffff0000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A21_X_COMPONENT_MSB 15
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A21_X_COMPONENT_LSB 0
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A21_X_COMPONENT_RESET 0x0

/***************************************************************************
 *ENC_FME_MVP_VECT_A30 - A Vector for block 3, list 0
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MVP_VECT_A30                   HW_REGISTER_RW( 0x7f60051c )
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A30_MASK           0xffffffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A30_WIDTH          32
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A30_RESET          0x00000000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A30_Y_COMPONENT_BITS 31:16
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A30_Y_COMPONENT_SET 0xffff0000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A30_Y_COMPONENT_CLR 0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A30_Y_COMPONENT_MSB 31
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A30_Y_COMPONENT_LSB 16
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A30_Y_COMPONENT_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_VECT_A30_X_COMPONENT_BITS 15:0
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A30_X_COMPONENT_SET 0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A30_X_COMPONENT_CLR 0xffff0000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A30_X_COMPONENT_MSB 15
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A30_X_COMPONENT_LSB 0
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A30_X_COMPONENT_RESET 0x0

/***************************************************************************
 *ENC_FME_MVP_VECT_A31 - A Vector for block 3, list 1
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MVP_VECT_A31                   HW_REGISTER_RW( 0x7f600520 )
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A31_MASK           0xffffffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A31_WIDTH          32
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A31_RESET          0x00000000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A31_Y_COMPONENT_BITS 31:16
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A31_Y_COMPONENT_SET 0xffff0000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A31_Y_COMPONENT_CLR 0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A31_Y_COMPONENT_MSB 31
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A31_Y_COMPONENT_LSB 16
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A31_Y_COMPONENT_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_VECT_A31_X_COMPONENT_BITS 15:0
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A31_X_COMPONENT_SET 0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A31_X_COMPONENT_CLR 0xffff0000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A31_X_COMPONENT_MSB 15
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A31_X_COMPONENT_LSB 0
   #define VC4VCODEC0_ENC_FME_MVP_VECT_A31_X_COMPONENT_RESET 0x0

/***************************************************************************
 *ENC_FME_MVP_BREFINDEX - B reference index values
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MVP_BREFINDEX                  HW_REGISTER_RW( 0x7f600524 )
   #define VC4VCODEC0_ENC_FME_MVP_BREFINDEX_MASK          0xffffffff
   #define VC4VCODEC0_ENC_FME_MVP_BREFINDEX_WIDTH         32
   #define VC4VCODEC0_ENC_FME_MVP_BREFINDEX_RESET         0x00000000
   #define VC4VCODEC0_ENC_FME_MVP_BREFINDEX_REFA_P3L1_BITS 31:24
   #define VC4VCODEC0_ENC_FME_MVP_BREFINDEX_REFA_P3L1_SET 0xff000000
   #define VC4VCODEC0_ENC_FME_MVP_BREFINDEX_REFA_P3L1_CLR 0x00ffffff
   #define VC4VCODEC0_ENC_FME_MVP_BREFINDEX_REFA_P3L1_MSB 31
   #define VC4VCODEC0_ENC_FME_MVP_BREFINDEX_REFA_P3L1_LSB 24
   #define VC4VCODEC0_ENC_FME_MVP_BREFINDEX_REFA_P3L1_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_BREFINDEX_REFA_P3L0_BITS 23:16
   #define VC4VCODEC0_ENC_FME_MVP_BREFINDEX_REFA_P3L0_SET 0x00ff0000
   #define VC4VCODEC0_ENC_FME_MVP_BREFINDEX_REFA_P3L0_CLR 0xff00ffff
   #define VC4VCODEC0_ENC_FME_MVP_BREFINDEX_REFA_P3L0_MSB 23
   #define VC4VCODEC0_ENC_FME_MVP_BREFINDEX_REFA_P3L0_LSB 16
   #define VC4VCODEC0_ENC_FME_MVP_BREFINDEX_REFA_P3L0_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_BREFINDEX_REFA_P1L1_BITS 15:8
   #define VC4VCODEC0_ENC_FME_MVP_BREFINDEX_REFA_P1L1_SET 0x0000ff00
   #define VC4VCODEC0_ENC_FME_MVP_BREFINDEX_REFA_P1L1_CLR 0xffff00ff
   #define VC4VCODEC0_ENC_FME_MVP_BREFINDEX_REFA_P1L1_MSB 15
   #define VC4VCODEC0_ENC_FME_MVP_BREFINDEX_REFA_P1L1_LSB 8
   #define VC4VCODEC0_ENC_FME_MVP_BREFINDEX_REFA_P1L1_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_BREFINDEX_REFA_P1L0_BITS 7:0
   #define VC4VCODEC0_ENC_FME_MVP_BREFINDEX_REFA_P1L0_SET 0x000000ff
   #define VC4VCODEC0_ENC_FME_MVP_BREFINDEX_REFA_P1L0_CLR 0xffffff00
   #define VC4VCODEC0_ENC_FME_MVP_BREFINDEX_REFA_P1L0_MSB 7
   #define VC4VCODEC0_ENC_FME_MVP_BREFINDEX_REFA_P1L0_LSB 0
   #define VC4VCODEC0_ENC_FME_MVP_BREFINDEX_REFA_P1L0_RESET 0x0

/***************************************************************************
 *ENC_FME_MVP_VECT_B00 - B Vector for block 0, list 0
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MVP_VECT_B00                   HW_REGISTER_RW( 0x7f600528 )
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B00_MASK           0xffffffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B00_WIDTH          32
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B00_RESET          0x00000000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B00_Y_COMPONENT_BITS 31:16
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B00_Y_COMPONENT_SET 0xffff0000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B00_Y_COMPONENT_CLR 0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B00_Y_COMPONENT_MSB 31
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B00_Y_COMPONENT_LSB 16
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B00_Y_COMPONENT_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_VECT_B00_X_COMPONENT_BITS 15:0
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B00_X_COMPONENT_SET 0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B00_X_COMPONENT_CLR 0xffff0000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B00_X_COMPONENT_MSB 15
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B00_X_COMPONENT_LSB 0
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B00_X_COMPONENT_RESET 0x0

/***************************************************************************
 *ENC_FME_MVP_VECT_B01 - B Vector for block 0, list 1
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MVP_VECT_B01                   HW_REGISTER_RW( 0x7f60052c )
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B01_MASK           0xffffffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B01_WIDTH          32
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B01_RESET          0x00000000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B01_Y_COMPONENT_BITS 31:16
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B01_Y_COMPONENT_SET 0xffff0000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B01_Y_COMPONENT_CLR 0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B01_Y_COMPONENT_MSB 31
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B01_Y_COMPONENT_LSB 16
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B01_Y_COMPONENT_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_VECT_B01_X_COMPONENT_BITS 15:0
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B01_X_COMPONENT_SET 0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B01_X_COMPONENT_CLR 0xffff0000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B01_X_COMPONENT_MSB 15
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B01_X_COMPONENT_LSB 0
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B01_X_COMPONENT_RESET 0x0

/***************************************************************************
 *ENC_FME_MVP_VECT_B10 - B Vector for block 1, list 0
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MVP_VECT_B10                   HW_REGISTER_RW( 0x7f600530 )
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B10_MASK           0xffffffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B10_WIDTH          32
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B10_RESET          0x00000000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B10_Y_COMPONENT_BITS 31:16
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B10_Y_COMPONENT_SET 0xffff0000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B10_Y_COMPONENT_CLR 0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B10_Y_COMPONENT_MSB 31
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B10_Y_COMPONENT_LSB 16
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B10_Y_COMPONENT_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_VECT_B10_X_COMPONENT_BITS 15:0
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B10_X_COMPONENT_SET 0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B10_X_COMPONENT_CLR 0xffff0000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B10_X_COMPONENT_MSB 15
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B10_X_COMPONENT_LSB 0
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B10_X_COMPONENT_RESET 0x0

/***************************************************************************
 *ENC_FME_MVP_VECT_B11 - B Vector for block 1, list 1
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MVP_VECT_B11                   HW_REGISTER_RW( 0x7f600534 )
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B11_MASK           0xffffffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B11_WIDTH          32
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B11_RESET          0x00000000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B11_Y_COMPONENT_BITS 31:16
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B11_Y_COMPONENT_SET 0xffff0000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B11_Y_COMPONENT_CLR 0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B11_Y_COMPONENT_MSB 31
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B11_Y_COMPONENT_LSB 16
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B11_Y_COMPONENT_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_VECT_B11_X_COMPONENT_BITS 15:0
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B11_X_COMPONENT_SET 0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B11_X_COMPONENT_CLR 0xffff0000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B11_X_COMPONENT_MSB 15
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B11_X_COMPONENT_LSB 0
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B11_X_COMPONENT_RESET 0x0

/***************************************************************************
 *ENC_FME_MVP_VECT_B20 - B Vector for block 2, list 0
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MVP_VECT_B20                   HW_REGISTER_RW( 0x7f600538 )
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B20_MASK           0xffffffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B20_WIDTH          32
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B20_RESET          0x00000000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B20_Y_COMPONENT_BITS 31:16
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B20_Y_COMPONENT_SET 0xffff0000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B20_Y_COMPONENT_CLR 0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B20_Y_COMPONENT_MSB 31
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B20_Y_COMPONENT_LSB 16
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B20_Y_COMPONENT_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_VECT_B20_X_COMPONENT_BITS 15:0
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B20_X_COMPONENT_SET 0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B20_X_COMPONENT_CLR 0xffff0000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B20_X_COMPONENT_MSB 15
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B20_X_COMPONENT_LSB 0
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B20_X_COMPONENT_RESET 0x0

/***************************************************************************
 *ENC_FME_MVP_VECT_B21 - B Vector for block 2, list 1
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MVP_VECT_B21                   HW_REGISTER_RW( 0x7f60053c )
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B21_MASK           0xffffffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B21_WIDTH          32
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B21_RESET          0x00000000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B21_Y_COMPONENT_BITS 31:16
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B21_Y_COMPONENT_SET 0xffff0000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B21_Y_COMPONENT_CLR 0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B21_Y_COMPONENT_MSB 31
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B21_Y_COMPONENT_LSB 16
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B21_Y_COMPONENT_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_VECT_B21_X_COMPONENT_BITS 15:0
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B21_X_COMPONENT_SET 0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B21_X_COMPONENT_CLR 0xffff0000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B21_X_COMPONENT_MSB 15
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B21_X_COMPONENT_LSB 0
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B21_X_COMPONENT_RESET 0x0

/***************************************************************************
 *ENC_FME_MVP_VECT_B30 - B Vector for block 3, list 0
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MVP_VECT_B30                   HW_REGISTER_RW( 0x7f600540 )
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B30_MASK           0xffffffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B30_WIDTH          32
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B30_RESET          0x00000000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B30_Y_COMPONENT_BITS 31:16
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B30_Y_COMPONENT_SET 0xffff0000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B30_Y_COMPONENT_CLR 0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B30_Y_COMPONENT_MSB 31
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B30_Y_COMPONENT_LSB 16
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B30_Y_COMPONENT_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_VECT_B30_X_COMPONENT_BITS 15:0
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B30_X_COMPONENT_SET 0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B30_X_COMPONENT_CLR 0xffff0000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B30_X_COMPONENT_MSB 15
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B30_X_COMPONENT_LSB 0
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B30_X_COMPONENT_RESET 0x0

/***************************************************************************
 *ENC_FME_MVP_VECT_B31 - B Vector for block 3, list 1
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MVP_VECT_B31                   HW_REGISTER_RW( 0x7f600544 )
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B31_MASK           0xffffffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B31_WIDTH          32
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B31_RESET          0x00000000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B31_Y_COMPONENT_BITS 31:16
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B31_Y_COMPONENT_SET 0xffff0000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B31_Y_COMPONENT_CLR 0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B31_Y_COMPONENT_MSB 31
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B31_Y_COMPONENT_LSB 16
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B31_Y_COMPONENT_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_VECT_B31_X_COMPONENT_BITS 15:0
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B31_X_COMPONENT_SET 0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B31_X_COMPONENT_CLR 0xffff0000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B31_X_COMPONENT_MSB 15
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B31_X_COMPONENT_LSB 0
   #define VC4VCODEC0_ENC_FME_MVP_VECT_B31_X_COMPONENT_RESET 0x0

/***************************************************************************
 *ENC_FME_MVP_CREFINDEX - C reference index values
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MVP_CREFINDEX                  HW_REGISTER_RW( 0x7f600548 )
   #define VC4VCODEC0_ENC_FME_MVP_CREFINDEX_MASK          0xffffffff
   #define VC4VCODEC0_ENC_FME_MVP_CREFINDEX_WIDTH         32
   #define VC4VCODEC0_ENC_FME_MVP_CREFINDEX_RESET         0x00000000
   #define VC4VCODEC0_ENC_FME_MVP_CREFINDEX_SCRATCH_BITS  31:19
   #define VC4VCODEC0_ENC_FME_MVP_CREFINDEX_SCRATCH_SET   0xfff80000
   #define VC4VCODEC0_ENC_FME_MVP_CREFINDEX_SCRATCH_CLR   0x0007ffff
   #define VC4VCODEC0_ENC_FME_MVP_CREFINDEX_SCRATCH_MSB   31
   #define VC4VCODEC0_ENC_FME_MVP_CREFINDEX_SCRATCH_LSB   19
   #define VC4VCODEC0_ENC_FME_MVP_CREFINDEX_SCRATCH_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_CREFINDEX_AT_TOP_BITS   18:18
   #define VC4VCODEC0_ENC_FME_MVP_CREFINDEX_AT_TOP_SET    0x00040000
   #define VC4VCODEC0_ENC_FME_MVP_CREFINDEX_AT_TOP_CLR    0xfffbffff
   #define VC4VCODEC0_ENC_FME_MVP_CREFINDEX_AT_TOP_MSB    18
   #define VC4VCODEC0_ENC_FME_MVP_CREFINDEX_AT_TOP_LSB    18
   #define VC4VCODEC0_ENC_FME_MVP_CREFINDEX_AT_TOP_RESET  0x0

   #define VC4VCODEC0_ENC_FME_MVP_CREFINDEX_AT_RIGHT_BITS 17:17
   #define VC4VCODEC0_ENC_FME_MVP_CREFINDEX_AT_RIGHT_SET  0x00020000
   #define VC4VCODEC0_ENC_FME_MVP_CREFINDEX_AT_RIGHT_CLR  0xfffdffff
   #define VC4VCODEC0_ENC_FME_MVP_CREFINDEX_AT_RIGHT_MSB  17
   #define VC4VCODEC0_ENC_FME_MVP_CREFINDEX_AT_RIGHT_LSB  17
   #define VC4VCODEC0_ENC_FME_MVP_CREFINDEX_AT_RIGHT_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_CREFINDEX_AT_LEFT_BITS  16:16
   #define VC4VCODEC0_ENC_FME_MVP_CREFINDEX_AT_LEFT_SET   0x00010000
   #define VC4VCODEC0_ENC_FME_MVP_CREFINDEX_AT_LEFT_CLR   0xfffeffff
   #define VC4VCODEC0_ENC_FME_MVP_CREFINDEX_AT_LEFT_MSB   16
   #define VC4VCODEC0_ENC_FME_MVP_CREFINDEX_AT_LEFT_LSB   16
   #define VC4VCODEC0_ENC_FME_MVP_CREFINDEX_AT_LEFT_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_CREFINDEX_REFC_P2L1_BITS 15:8
   #define VC4VCODEC0_ENC_FME_MVP_CREFINDEX_REFC_P2L1_SET 0x0000ff00
   #define VC4VCODEC0_ENC_FME_MVP_CREFINDEX_REFC_P2L1_CLR 0xffff00ff
   #define VC4VCODEC0_ENC_FME_MVP_CREFINDEX_REFC_P2L1_MSB 15
   #define VC4VCODEC0_ENC_FME_MVP_CREFINDEX_REFC_P2L1_LSB 8
   #define VC4VCODEC0_ENC_FME_MVP_CREFINDEX_REFC_P2L1_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_CREFINDEX_REFC_P2L0_BITS 7:0
   #define VC4VCODEC0_ENC_FME_MVP_CREFINDEX_REFC_P2L0_SET 0x000000ff
   #define VC4VCODEC0_ENC_FME_MVP_CREFINDEX_REFC_P2L0_CLR 0xffffff00
   #define VC4VCODEC0_ENC_FME_MVP_CREFINDEX_REFC_P2L0_MSB 7
   #define VC4VCODEC0_ENC_FME_MVP_CREFINDEX_REFC_P2L0_LSB 0
   #define VC4VCODEC0_ENC_FME_MVP_CREFINDEX_REFC_P2L0_RESET 0x0

/***************************************************************************
 *ENC_FME_MVP_VECT_C00 - C Vector for block 0, list 0
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MVP_VECT_C00                   HW_REGISTER_RO( 0x7f60054c )
   #define VC4VCODEC0_ENC_FME_MVP_VECT_C00_MASK           0xffffffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_C00_WIDTH          32
   #define VC4VCODEC0_ENC_FME_MVP_VECT_C00_RESET          0x00000000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_C00_Y_COMPONENT_BITS 31:16
   #define VC4VCODEC0_ENC_FME_MVP_VECT_C00_Y_COMPONENT_SET 0xffff0000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_C00_Y_COMPONENT_CLR 0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_C00_Y_COMPONENT_MSB 31
   #define VC4VCODEC0_ENC_FME_MVP_VECT_C00_Y_COMPONENT_LSB 16
   #define VC4VCODEC0_ENC_FME_MVP_VECT_C00_Y_COMPONENT_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_VECT_C00_X_COMPONENT_BITS 15:0
   #define VC4VCODEC0_ENC_FME_MVP_VECT_C00_X_COMPONENT_SET 0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_C00_X_COMPONENT_CLR 0xffff0000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_C00_X_COMPONENT_MSB 15
   #define VC4VCODEC0_ENC_FME_MVP_VECT_C00_X_COMPONENT_LSB 0
   #define VC4VCODEC0_ENC_FME_MVP_VECT_C00_X_COMPONENT_RESET 0x0

/***************************************************************************
 *ENC_FME_MVP_VECT_C01 - C Vector for block 0, list 1
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MVP_VECT_C01                   HW_REGISTER_RO( 0x7f600550 )
   #define VC4VCODEC0_ENC_FME_MVP_VECT_C01_MASK           0xffffffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_C01_WIDTH          32
   #define VC4VCODEC0_ENC_FME_MVP_VECT_C01_RESET          0x00000000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_C01_Y_COMPONENT_BITS 31:16
   #define VC4VCODEC0_ENC_FME_MVP_VECT_C01_Y_COMPONENT_SET 0xffff0000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_C01_Y_COMPONENT_CLR 0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_C01_Y_COMPONENT_MSB 31
   #define VC4VCODEC0_ENC_FME_MVP_VECT_C01_Y_COMPONENT_LSB 16
   #define VC4VCODEC0_ENC_FME_MVP_VECT_C01_Y_COMPONENT_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_VECT_C01_X_COMPONENT_BITS 15:0
   #define VC4VCODEC0_ENC_FME_MVP_VECT_C01_X_COMPONENT_SET 0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_VECT_C01_X_COMPONENT_CLR 0xffff0000
   #define VC4VCODEC0_ENC_FME_MVP_VECT_C01_X_COMPONENT_MSB 15
   #define VC4VCODEC0_ENC_FME_MVP_VECT_C01_X_COMPONENT_LSB 0
   #define VC4VCODEC0_ENC_FME_MVP_VECT_C01_X_COMPONENT_RESET 0x0

/***************************************************************************
 *ENC_FME_MVP_MODE - Macroblock mode
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MVP_MODE                       HW_REGISTER_RW( 0x7f600554 )
   #define VC4VCODEC0_ENC_FME_MVP_MODE_MASK               0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_MODE_WIDTH              16
   #define VC4VCODEC0_ENC_FME_MVP_MODE_RESET              0x00000000
   #define VC4VCODEC0_ENC_FME_MVP_MODE_MB_MODE_BITS       15:14
   #define VC4VCODEC0_ENC_FME_MVP_MODE_MB_MODE_SET        0x0000c000
   #define VC4VCODEC0_ENC_FME_MVP_MODE_MB_MODE_CLR        0xffff3fff
   #define VC4VCODEC0_ENC_FME_MVP_MODE_MB_MODE_MSB        15
   #define VC4VCODEC0_ENC_FME_MVP_MODE_MB_MODE_LSB        14
   #define VC4VCODEC0_ENC_FME_MVP_MODE_MB_MODE_RESET      0x0

   #define VC4VCODEC0_ENC_FME_MVP_MODE_PARTITION_INDEX_BITS 13:12
   #define VC4VCODEC0_ENC_FME_MVP_MODE_PARTITION_INDEX_SET 0x00003000
   #define VC4VCODEC0_ENC_FME_MVP_MODE_PARTITION_INDEX_CLR 0xffffcfff
   #define VC4VCODEC0_ENC_FME_MVP_MODE_PARTITION_INDEX_MSB 13
   #define VC4VCODEC0_ENC_FME_MVP_MODE_PARTITION_INDEX_LSB 12
   #define VC4VCODEC0_ENC_FME_MVP_MODE_PARTITION_INDEX_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_MODE_PARTITION_MODE_BITS 11:10
   #define VC4VCODEC0_ENC_FME_MVP_MODE_PARTITION_MODE_SET 0x00000c00
   #define VC4VCODEC0_ENC_FME_MVP_MODE_PARTITION_MODE_CLR 0xfffff3ff
   #define VC4VCODEC0_ENC_FME_MVP_MODE_PARTITION_MODE_MSB 11
   #define VC4VCODEC0_ENC_FME_MVP_MODE_PARTITION_MODE_LSB 10
   #define VC4VCODEC0_ENC_FME_MVP_MODE_PARTITION_MODE_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_MODE_LIST_INDEX_BITS    9:8
   #define VC4VCODEC0_ENC_FME_MVP_MODE_LIST_INDEX_SET     0x00000300
   #define VC4VCODEC0_ENC_FME_MVP_MODE_LIST_INDEX_CLR     0xfffffcff
   #define VC4VCODEC0_ENC_FME_MVP_MODE_LIST_INDEX_MSB     9
   #define VC4VCODEC0_ENC_FME_MVP_MODE_LIST_INDEX_LSB     8
   #define VC4VCODEC0_ENC_FME_MVP_MODE_LIST_INDEX_RESET   0x0

   #define VC4VCODEC0_ENC_FME_MVP_MODE_REF_BITS           7:0
   #define VC4VCODEC0_ENC_FME_MVP_MODE_REF_SET            0x000000ff
   #define VC4VCODEC0_ENC_FME_MVP_MODE_REF_CLR            0xffffff00
   #define VC4VCODEC0_ENC_FME_MVP_MODE_REF_MSB            7
   #define VC4VCODEC0_ENC_FME_MVP_MODE_REF_LSB            0
   #define VC4VCODEC0_ENC_FME_MVP_MODE_REF_RESET          0x0

/***************************************************************************
 *ENC_FME_MVP_CURPAR - Current partition mode
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MVP_CURPAR                     HW_REGISTER_RW( 0x7f600558 )
   #define VC4VCODEC0_ENC_FME_MVP_CURPAR_MASK             0x0003ffff
   #define VC4VCODEC0_ENC_FME_MVP_CURPAR_WIDTH            18
   #define VC4VCODEC0_ENC_FME_MVP_CURPAR_RESET            0x00000000
   #define VC4VCODEC0_ENC_FME_MVP_CURPAR_PARTITION_MODE_BITS 17:16
   #define VC4VCODEC0_ENC_FME_MVP_CURPAR_PARTITION_MODE_SET 0x00030000
   #define VC4VCODEC0_ENC_FME_MVP_CURPAR_PARTITION_MODE_CLR 0xfffcffff
   #define VC4VCODEC0_ENC_FME_MVP_CURPAR_PARTITION_MODE_MSB 17
   #define VC4VCODEC0_ENC_FME_MVP_CURPAR_PARTITION_MODE_LSB 16
   #define VC4VCODEC0_ENC_FME_MVP_CURPAR_PARTITION_MODE_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_CURPAR_REF_INDEX_1_BITS 15:8
   #define VC4VCODEC0_ENC_FME_MVP_CURPAR_REF_INDEX_1_SET  0x0000ff00
   #define VC4VCODEC0_ENC_FME_MVP_CURPAR_REF_INDEX_1_CLR  0xffff00ff
   #define VC4VCODEC0_ENC_FME_MVP_CURPAR_REF_INDEX_1_MSB  15
   #define VC4VCODEC0_ENC_FME_MVP_CURPAR_REF_INDEX_1_LSB  8
   #define VC4VCODEC0_ENC_FME_MVP_CURPAR_REF_INDEX_1_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_CURPAR_REF_INDEX_0_BITS 7:0
   #define VC4VCODEC0_ENC_FME_MVP_CURPAR_REF_INDEX_0_SET  0x000000ff
   #define VC4VCODEC0_ENC_FME_MVP_CURPAR_REF_INDEX_0_CLR  0xffffff00
   #define VC4VCODEC0_ENC_FME_MVP_CURPAR_REF_INDEX_0_MSB  7
   #define VC4VCODEC0_ENC_FME_MVP_CURPAR_REF_INDEX_0_LSB  0
   #define VC4VCODEC0_ENC_FME_MVP_CURPAR_REF_INDEX_0_RESET 0x0

/***************************************************************************
 *ENC_FME_MVP_MVP - Predicted motion vector
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MVP_MVP                        HW_REGISTER_RO( 0x7f60055c )
   #define VC4VCODEC0_ENC_FME_MVP_MVP_MASK                0xffffffff
   #define VC4VCODEC0_ENC_FME_MVP_MVP_WIDTH               32
   #define VC4VCODEC0_ENC_FME_MVP_MVP_RESET               0x00000000
   #define VC4VCODEC0_ENC_FME_MVP_MVP_Y_COMPONENT_BITS    31:16
   #define VC4VCODEC0_ENC_FME_MVP_MVP_Y_COMPONENT_SET     0xffff0000
   #define VC4VCODEC0_ENC_FME_MVP_MVP_Y_COMPONENT_CLR     0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_MVP_Y_COMPONENT_MSB     31
   #define VC4VCODEC0_ENC_FME_MVP_MVP_Y_COMPONENT_LSB     16
   #define VC4VCODEC0_ENC_FME_MVP_MVP_Y_COMPONENT_RESET   0x0

   #define VC4VCODEC0_ENC_FME_MVP_MVP_X_COMPONENT_BITS    15:0
   #define VC4VCODEC0_ENC_FME_MVP_MVP_X_COMPONENT_SET     0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_MVP_X_COMPONENT_CLR     0xffff0000
   #define VC4VCODEC0_ENC_FME_MVP_MVP_X_COMPONENT_MSB     15
   #define VC4VCODEC0_ENC_FME_MVP_MVP_X_COMPONENT_LSB     0
   #define VC4VCODEC0_ENC_FME_MVP_MVP_X_COMPONENT_RESET   0x0

/***************************************************************************
 *ENC_FME_MVP_MVD - Motion vector delta
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MVP_MVD                        HW_REGISTER_RO( 0x7f600560 )
   #define VC4VCODEC0_ENC_FME_MVP_MVD_MASK                0xffffffff
   #define VC4VCODEC0_ENC_FME_MVP_MVD_WIDTH               32
   #define VC4VCODEC0_ENC_FME_MVP_MVD_RESET               0x00000000
   #define VC4VCODEC0_ENC_FME_MVP_MVD_Y_COMPONENT_BITS    31:16
   #define VC4VCODEC0_ENC_FME_MVP_MVD_Y_COMPONENT_SET     0xffff0000
   #define VC4VCODEC0_ENC_FME_MVP_MVD_Y_COMPONENT_CLR     0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_MVD_Y_COMPONENT_MSB     31
   #define VC4VCODEC0_ENC_FME_MVP_MVD_Y_COMPONENT_LSB     16
   #define VC4VCODEC0_ENC_FME_MVP_MVD_Y_COMPONENT_RESET   0x0

   #define VC4VCODEC0_ENC_FME_MVP_MVD_X_COMPONENT_BITS    15:0
   #define VC4VCODEC0_ENC_FME_MVP_MVD_X_COMPONENT_SET     0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_MVD_X_COMPONENT_CLR     0xffff0000
   #define VC4VCODEC0_ENC_FME_MVP_MVD_X_COMPONENT_MSB     15
   #define VC4VCODEC0_ENC_FME_MVP_MVD_X_COMPONENT_LSB     0
   #define VC4VCODEC0_ENC_FME_MVP_MVD_X_COMPONENT_RESET   0x0

/***************************************************************************
 *ENC_FME_MVP_COST - Mode cost
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MVP_COST                       HW_REGISTER_RO( 0x7f600564 )
   #define VC4VCODEC0_ENC_FME_MVP_COST_MASK               0xffffffff
   #define VC4VCODEC0_ENC_FME_MVP_COST_WIDTH              32
   #define VC4VCODEC0_ENC_FME_MVP_COST_RESET              0x00000000
   #define VC4VCODEC0_ENC_FME_MVP_COST_SAD_BITS           31:16
   #define VC4VCODEC0_ENC_FME_MVP_COST_SAD_SET            0xffff0000
   #define VC4VCODEC0_ENC_FME_MVP_COST_SAD_CLR            0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_COST_SAD_MSB            31
   #define VC4VCODEC0_ENC_FME_MVP_COST_SAD_LSB            16
   #define VC4VCODEC0_ENC_FME_MVP_COST_SAD_RESET          0x0

   #define VC4VCODEC0_ENC_FME_MVP_COST_VECTOR_COST_BITS   15:0
   #define VC4VCODEC0_ENC_FME_MVP_COST_VECTOR_COST_SET    0x0000ffff
   #define VC4VCODEC0_ENC_FME_MVP_COST_VECTOR_COST_CLR    0xffff0000
   #define VC4VCODEC0_ENC_FME_MVP_COST_VECTOR_COST_MSB    15
   #define VC4VCODEC0_ENC_FME_MVP_COST_VECTOR_COST_LSB    0
   #define VC4VCODEC0_ENC_FME_MVP_COST_VECTOR_COST_RESET  0x0

/***************************************************************************
 *ENC_FME_MVP_AUTOCTL - Auto mode control
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MVP_AUTOCTL                    HW_REGISTER_RW( 0x7f600568 )
   #define VC4VCODEC0_ENC_FME_MVP_AUTOCTL_MASK            0x0000001f
   #define VC4VCODEC0_ENC_FME_MVP_AUTOCTL_WIDTH           5
   #define VC4VCODEC0_ENC_FME_MVP_AUTOCTL_RESET           0x00000000
   #define VC4VCODEC0_ENC_FME_MVP_AUTOCTL_ENABLE_SUBMODES_BITS 4:4
   #define VC4VCODEC0_ENC_FME_MVP_AUTOCTL_ENABLE_SUBMODES_SET 0x00000010
   #define VC4VCODEC0_ENC_FME_MVP_AUTOCTL_ENABLE_SUBMODES_CLR 0xffffffef
   #define VC4VCODEC0_ENC_FME_MVP_AUTOCTL_ENABLE_SUBMODES_MSB 4
   #define VC4VCODEC0_ENC_FME_MVP_AUTOCTL_ENABLE_SUBMODES_LSB 4
   #define VC4VCODEC0_ENC_FME_MVP_AUTOCTL_ENABLE_SUBMODES_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_AUTOCTL_ENABLE_LISTREF_11_BITS 3:3
   #define VC4VCODEC0_ENC_FME_MVP_AUTOCTL_ENABLE_LISTREF_11_SET 0x00000008
   #define VC4VCODEC0_ENC_FME_MVP_AUTOCTL_ENABLE_LISTREF_11_CLR 0xfffffff7
   #define VC4VCODEC0_ENC_FME_MVP_AUTOCTL_ENABLE_LISTREF_11_MSB 3
   #define VC4VCODEC0_ENC_FME_MVP_AUTOCTL_ENABLE_LISTREF_11_LSB 3
   #define VC4VCODEC0_ENC_FME_MVP_AUTOCTL_ENABLE_LISTREF_11_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_AUTOCTL_ENABLE_LISTREF_10_BITS 2:2
   #define VC4VCODEC0_ENC_FME_MVP_AUTOCTL_ENABLE_LISTREF_10_SET 0x00000004
   #define VC4VCODEC0_ENC_FME_MVP_AUTOCTL_ENABLE_LISTREF_10_CLR 0xfffffffb
   #define VC4VCODEC0_ENC_FME_MVP_AUTOCTL_ENABLE_LISTREF_10_MSB 2
   #define VC4VCODEC0_ENC_FME_MVP_AUTOCTL_ENABLE_LISTREF_10_LSB 2
   #define VC4VCODEC0_ENC_FME_MVP_AUTOCTL_ENABLE_LISTREF_10_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_AUTOCTL_ENABLE_LISTREF_01_BITS 1:1
   #define VC4VCODEC0_ENC_FME_MVP_AUTOCTL_ENABLE_LISTREF_01_SET 0x00000002
   #define VC4VCODEC0_ENC_FME_MVP_AUTOCTL_ENABLE_LISTREF_01_CLR 0xfffffffd
   #define VC4VCODEC0_ENC_FME_MVP_AUTOCTL_ENABLE_LISTREF_01_MSB 1
   #define VC4VCODEC0_ENC_FME_MVP_AUTOCTL_ENABLE_LISTREF_01_LSB 1
   #define VC4VCODEC0_ENC_FME_MVP_AUTOCTL_ENABLE_LISTREF_01_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_AUTOCTL_ENABLE_LISTREF_00_BITS 0:0
   #define VC4VCODEC0_ENC_FME_MVP_AUTOCTL_ENABLE_LISTREF_00_SET 0x00000001
   #define VC4VCODEC0_ENC_FME_MVP_AUTOCTL_ENABLE_LISTREF_00_CLR 0xfffffffe
   #define VC4VCODEC0_ENC_FME_MVP_AUTOCTL_ENABLE_LISTREF_00_MSB 0
   #define VC4VCODEC0_ENC_FME_MVP_AUTOCTL_ENABLE_LISTREF_00_LSB 0
   #define VC4VCODEC0_ENC_FME_MVP_AUTOCTL_ENABLE_LISTREF_00_RESET 0x0

/***************************************************************************
 *ENC_FME_MVP_AUTORESULT - Auto mode result
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MVP_AUTORESULT                 HW_REGISTER_RO( 0x7f60056c )
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_MASK         0x8003ffff
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_WIDTH        32
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_RESET        0x00000000
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BUSY_BITS    31:31
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BUSY_SET     0x80000000
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BUSY_CLR     0x7fffffff
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BUSY_MSB     31
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BUSY_LSB     31
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BUSY_RESET   0x0

   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTMODE_BITS 17:16
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTMODE_SET 0x00030000
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTMODE_CLR 0xfffcffff
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTMODE_MSB 17
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTMODE_LSB 16
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTMODE_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTSUBMODE_3_BITS 15:14
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTSUBMODE_3_SET 0x0000c000
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTSUBMODE_3_CLR 0xffff3fff
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTSUBMODE_3_MSB 15
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTSUBMODE_3_LSB 14
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTSUBMODE_3_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTSUBMODE_2_BITS 13:12
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTSUBMODE_2_SET 0x00003000
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTSUBMODE_2_CLR 0xffffcfff
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTSUBMODE_2_MSB 13
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTSUBMODE_2_LSB 12
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTSUBMODE_2_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTSUBMODE_1_BITS 11:10
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTSUBMODE_1_SET 0x00000c00
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTSUBMODE_1_CLR 0xfffff3ff
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTSUBMODE_1_MSB 11
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTSUBMODE_1_LSB 10
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTSUBMODE_1_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTSUBMODE_0_BITS 9:8
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTSUBMODE_0_SET 0x00000300
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTSUBMODE_0_CLR 0xfffffcff
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTSUBMODE_0_MSB 9
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTSUBMODE_0_LSB 8
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTSUBMODE_0_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTLISTREF_3_BITS 7:6
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTLISTREF_3_SET 0x000000c0
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTLISTREF_3_CLR 0xffffff3f
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTLISTREF_3_MSB 7
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTLISTREF_3_LSB 6
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTLISTREF_3_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTLISTREF_2_BITS 5:4
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTLISTREF_2_SET 0x00000030
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTLISTREF_2_CLR 0xffffffcf
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTLISTREF_2_MSB 5
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTLISTREF_2_LSB 4
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTLISTREF_2_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTLISTREF_1_BITS 3:2
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTLISTREF_1_SET 0x0000000c
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTLISTREF_1_CLR 0xfffffff3
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTLISTREF_1_MSB 3
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTLISTREF_1_LSB 2
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTLISTREF_1_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTLISTREF_0_BITS 1:0
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTLISTREF_0_SET 0x00000003
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTLISTREF_0_CLR 0xfffffffc
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTLISTREF_0_MSB 1
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTLISTREF_0_LSB 0
   #define VC4VCODEC0_ENC_FME_MVP_AUTORESULT_BESTLISTREF_0_RESET 0x0

/***************************************************************************
 *ENC_FME_IDX_COST00 - Extra cost for choosing 00
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_IDX_COST00                     HW_REGISTER_RW( 0x7f600570 )
   #define VC4VCODEC0_ENC_FME_IDX_COST00_MASK             0x000fff00
   #define VC4VCODEC0_ENC_FME_IDX_COST00_WIDTH            20
   #define VC4VCODEC0_ENC_FME_IDX_COST00_RESET            0x00000000
   #define VC4VCODEC0_ENC_FME_IDX_COST00_IDXCOST_BITS     19:8
   #define VC4VCODEC0_ENC_FME_IDX_COST00_IDXCOST_SET      0x000fff00
   #define VC4VCODEC0_ENC_FME_IDX_COST00_IDXCOST_CLR      0xfff000ff
   #define VC4VCODEC0_ENC_FME_IDX_COST00_IDXCOST_MSB      19
   #define VC4VCODEC0_ENC_FME_IDX_COST00_IDXCOST_LSB      8
   #define VC4VCODEC0_ENC_FME_IDX_COST00_IDXCOST_RESET    0x0

/***************************************************************************
 *ENC_FME_IDX_COST01 - Extra cost for choosing 01
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_IDX_COST01                     HW_REGISTER_RW( 0x7f600574 )
   #define VC4VCODEC0_ENC_FME_IDX_COST01_MASK             0x000fff00
   #define VC4VCODEC0_ENC_FME_IDX_COST01_WIDTH            20
   #define VC4VCODEC0_ENC_FME_IDX_COST01_RESET            0x00000000
   #define VC4VCODEC0_ENC_FME_IDX_COST01_IDXCOST_BITS     19:8
   #define VC4VCODEC0_ENC_FME_IDX_COST01_IDXCOST_SET      0x000fff00
   #define VC4VCODEC0_ENC_FME_IDX_COST01_IDXCOST_CLR      0xfff000ff
   #define VC4VCODEC0_ENC_FME_IDX_COST01_IDXCOST_MSB      19
   #define VC4VCODEC0_ENC_FME_IDX_COST01_IDXCOST_LSB      8
   #define VC4VCODEC0_ENC_FME_IDX_COST01_IDXCOST_RESET    0x0

/***************************************************************************
 *ENC_FME_IDX_COST10 - Extra cost for choosing 10
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_IDX_COST10                     HW_REGISTER_RW( 0x7f600578 )
   #define VC4VCODEC0_ENC_FME_IDX_COST10_MASK             0x000fff00
   #define VC4VCODEC0_ENC_FME_IDX_COST10_WIDTH            20
   #define VC4VCODEC0_ENC_FME_IDX_COST10_RESET            0x00000000
   #define VC4VCODEC0_ENC_FME_IDX_COST10_IDXCOST_BITS     19:8
   #define VC4VCODEC0_ENC_FME_IDX_COST10_IDXCOST_SET      0x000fff00
   #define VC4VCODEC0_ENC_FME_IDX_COST10_IDXCOST_CLR      0xfff000ff
   #define VC4VCODEC0_ENC_FME_IDX_COST10_IDXCOST_MSB      19
   #define VC4VCODEC0_ENC_FME_IDX_COST10_IDXCOST_LSB      8
   #define VC4VCODEC0_ENC_FME_IDX_COST10_IDXCOST_RESET    0x0

/***************************************************************************
 *ENC_FME_IDX_COST11 - Extra cost for choosing 11
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_IDX_COST11                     HW_REGISTER_RW( 0x7f60057c )
   #define VC4VCODEC0_ENC_FME_IDX_COST11_MASK             0x000fff00
   #define VC4VCODEC0_ENC_FME_IDX_COST11_WIDTH            20
   #define VC4VCODEC0_ENC_FME_IDX_COST11_RESET            0x00000000
   #define VC4VCODEC0_ENC_FME_IDX_COST11_IDXCOST_BITS     19:8
   #define VC4VCODEC0_ENC_FME_IDX_COST11_IDXCOST_SET      0x000fff00
   #define VC4VCODEC0_ENC_FME_IDX_COST11_IDXCOST_CLR      0xfff000ff
   #define VC4VCODEC0_ENC_FME_IDX_COST11_IDXCOST_MSB      19
   #define VC4VCODEC0_ENC_FME_IDX_COST11_IDXCOST_LSB      8
   #define VC4VCODEC0_ENC_FME_IDX_COST11_IDXCOST_RESET    0x0

/***************************************************************************
 *ENC_FME_SUBMODE_COST000 - Extra cost for submode 000
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_SUBMODE_COST000                HW_REGISTER_RW( 0x7f600580 )
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST000_MASK        0x000fff00
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST000_WIDTH       20
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST000_RESET       0x00000000
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST000_SUBMODECOST_BITS 19:8
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST000_SUBMODECOST_SET 0x000fff00
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST000_SUBMODECOST_CLR 0xfff000ff
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST000_SUBMODECOST_MSB 19
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST000_SUBMODECOST_LSB 8
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST000_SUBMODECOST_RESET 0x0

/***************************************************************************
 *ENC_FME_SUBMODE_COST001 - Extra cost for submode 001
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_SUBMODE_COST001                HW_REGISTER_RW( 0x7f600584 )
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST001_MASK        0x000fff00
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST001_WIDTH       20
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST001_RESET       0x00000000
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST001_SUBMODECOST_BITS 19:8
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST001_SUBMODECOST_SET 0x000fff00
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST001_SUBMODECOST_CLR 0xfff000ff
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST001_SUBMODECOST_MSB 19
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST001_SUBMODECOST_LSB 8
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST001_SUBMODECOST_RESET 0x0

/***************************************************************************
 *ENC_FME_SUBMODE_COST010 - Extra cost for submode 010
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_SUBMODE_COST010                HW_REGISTER_RW( 0x7f600588 )
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST010_MASK        0x000fff00
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST010_WIDTH       20
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST010_RESET       0x00000000
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST010_SUBMODECOST_BITS 19:8
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST010_SUBMODECOST_SET 0x000fff00
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST010_SUBMODECOST_CLR 0xfff000ff
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST010_SUBMODECOST_MSB 19
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST010_SUBMODECOST_LSB 8
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST010_SUBMODECOST_RESET 0x0

/***************************************************************************
 *ENC_FME_SUBMODE_COST011 - Extra cost for submode 011
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_SUBMODE_COST011                HW_REGISTER_RW( 0x7f60058c )
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST011_MASK        0x000fff00
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST011_WIDTH       20
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST011_RESET       0x00000000
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST011_SUBMODECOST_BITS 19:8
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST011_SUBMODECOST_SET 0x000fff00
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST011_SUBMODECOST_CLR 0xfff000ff
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST011_SUBMODECOST_MSB 19
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST011_SUBMODECOST_LSB 8
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST011_SUBMODECOST_RESET 0x0

/***************************************************************************
 *ENC_FME_SUBMODE_COST100 - Extra cost for submode 100
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_SUBMODE_COST100                HW_REGISTER_RW( 0x7f600590 )
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST100_MASK        0x000fff00
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST100_WIDTH       20
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST100_RESET       0x00000000
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST100_SUBMODECOST_BITS 19:8
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST100_SUBMODECOST_SET 0x000fff00
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST100_SUBMODECOST_CLR 0xfff000ff
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST100_SUBMODECOST_MSB 19
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST100_SUBMODECOST_LSB 8
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST100_SUBMODECOST_RESET 0x0

/***************************************************************************
 *ENC_FME_SUBMODE_COST101 - Extra cost for submode 101
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_SUBMODE_COST101                HW_REGISTER_RW( 0x7f600594 )
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST101_MASK        0x000fff00
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST101_WIDTH       20
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST101_RESET       0x00000000
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST101_SUBMODECOST_BITS 19:8
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST101_SUBMODECOST_SET 0x000fff00
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST101_SUBMODECOST_CLR 0xfff000ff
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST101_SUBMODECOST_MSB 19
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST101_SUBMODECOST_LSB 8
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST101_SUBMODECOST_RESET 0x0

/***************************************************************************
 *ENC_FME_SUBMODE_COST110 - Extra cost for submode 110
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_SUBMODE_COST110                HW_REGISTER_RW( 0x7f600598 )
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST110_MASK        0x000fff00
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST110_WIDTH       20
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST110_RESET       0x00000000
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST110_SUBMODECOST_BITS 19:8
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST110_SUBMODECOST_SET 0x000fff00
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST110_SUBMODECOST_CLR 0xfff000ff
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST110_SUBMODECOST_MSB 19
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST110_SUBMODECOST_LSB 8
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST110_SUBMODECOST_RESET 0x0

/***************************************************************************
 *ENC_FME_SUBMODE_COST111 - Extra cost for submode 111
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_SUBMODE_COST111                HW_REGISTER_RW( 0x7f60059c )
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST111_MASK        0x000fff00
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST111_WIDTH       20
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST111_RESET       0x00000000
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST111_SUBMODECOST_BITS 19:8
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST111_SUBMODECOST_SET 0x000fff00
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST111_SUBMODECOST_CLR 0xfff000ff
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST111_SUBMODECOST_MSB 19
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST111_SUBMODECOST_LSB 8
   #define VC4VCODEC0_ENC_FME_SUBMODE_COST111_SUBMODECOST_RESET 0x0

/***************************************************************************
 *ENC_FME_BEST_COST - Best automode cost
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_BEST_COST                      HW_REGISTER_RO( 0x7f6005a0 )
   #define VC4VCODEC0_ENC_FME_BEST_COST_MASK              0x0001ffff
   #define VC4VCODEC0_ENC_FME_BEST_COST_WIDTH             17
   #define VC4VCODEC0_ENC_FME_BEST_COST_RESET             0x00000000
   #define VC4VCODEC0_ENC_FME_BEST_COST_COST_BITS         16:0
   #define VC4VCODEC0_ENC_FME_BEST_COST_COST_SET          0x0001ffff
   #define VC4VCODEC0_ENC_FME_BEST_COST_COST_CLR          0xfffe0000
   #define VC4VCODEC0_ENC_FME_BEST_COST_COST_MSB          16
   #define VC4VCODEC0_ENC_FME_BEST_COST_COST_LSB          0
   #define VC4VCODEC0_ENC_FME_BEST_COST_COST_RESET        0x0

/***************************************************************************
 *ENC_FME_VECTORS_16X16 - FME Vectors 16x16 Base Address
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_VECTORS_16X16                  HW_REGISTER_RO( 0x7f600800 )
   #define VC4VCODEC0_ENC_FME_VECTORS_16X16_MASK          0xffffffff
   #define VC4VCODEC0_ENC_FME_VECTORS_16X16_WIDTH         32
   #define VC4VCODEC0_ENC_FME_VECTORS_16X16_RESET         0x00000000
   #define VC4VCODEC0_ENC_FME_VECTORS_16X16_Y_COMP_BITS   31:16
   #define VC4VCODEC0_ENC_FME_VECTORS_16X16_Y_COMP_SET    0xffff0000
   #define VC4VCODEC0_ENC_FME_VECTORS_16X16_Y_COMP_CLR    0x0000ffff
   #define VC4VCODEC0_ENC_FME_VECTORS_16X16_Y_COMP_MSB    31
   #define VC4VCODEC0_ENC_FME_VECTORS_16X16_Y_COMP_LSB    16
   #define VC4VCODEC0_ENC_FME_VECTORS_16X16_Y_COMP_RESET  0x0

   #define VC4VCODEC0_ENC_FME_VECTORS_16X16_X_COMP_BITS   15:0
   #define VC4VCODEC0_ENC_FME_VECTORS_16X16_X_COMP_SET    0x0000ffff
   #define VC4VCODEC0_ENC_FME_VECTORS_16X16_X_COMP_CLR    0xffff0000
   #define VC4VCODEC0_ENC_FME_VECTORS_16X16_X_COMP_MSB    15
   #define VC4VCODEC0_ENC_FME_VECTORS_16X16_X_COMP_LSB    0
   #define VC4VCODEC0_ENC_FME_VECTORS_16X16_X_COMP_RESET  0x0

/***************************************************************************
 *ENC_FME_VECTORS_16X8 - FME Vectors 16x8 Base Address
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_VECTORS_16X8                   HW_REGISTER_RO( 0x7f600810 )
   #define VC4VCODEC0_ENC_FME_VECTORS_16X8_MASK           0xffffffff
   #define VC4VCODEC0_ENC_FME_VECTORS_16X8_WIDTH          32
   #define VC4VCODEC0_ENC_FME_VECTORS_16X8_RESET          0x00000000
   #define VC4VCODEC0_ENC_FME_VECTORS_16X8_Y_COMP_BITS    31:16
   #define VC4VCODEC0_ENC_FME_VECTORS_16X8_Y_COMP_SET     0xffff0000
   #define VC4VCODEC0_ENC_FME_VECTORS_16X8_Y_COMP_CLR     0x0000ffff
   #define VC4VCODEC0_ENC_FME_VECTORS_16X8_Y_COMP_MSB     31
   #define VC4VCODEC0_ENC_FME_VECTORS_16X8_Y_COMP_LSB     16
   #define VC4VCODEC0_ENC_FME_VECTORS_16X8_Y_COMP_RESET   0x0

   #define VC4VCODEC0_ENC_FME_VECTORS_16X8_X_COMP_BITS    15:0
   #define VC4VCODEC0_ENC_FME_VECTORS_16X8_X_COMP_SET     0x0000ffff
   #define VC4VCODEC0_ENC_FME_VECTORS_16X8_X_COMP_CLR     0xffff0000
   #define VC4VCODEC0_ENC_FME_VECTORS_16X8_X_COMP_MSB     15
   #define VC4VCODEC0_ENC_FME_VECTORS_16X8_X_COMP_LSB     0
   #define VC4VCODEC0_ENC_FME_VECTORS_16X8_X_COMP_RESET   0x0

/***************************************************************************
 *ENC_FME_VECTORS_8X16 - FME Vectors 8x16 Base Address
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_VECTORS_8X16                   HW_REGISTER_RO( 0x7f600830 )
   #define VC4VCODEC0_ENC_FME_VECTORS_8X16_MASK           0xffffffff
   #define VC4VCODEC0_ENC_FME_VECTORS_8X16_WIDTH          32
   #define VC4VCODEC0_ENC_FME_VECTORS_8X16_RESET          0x00000000
   #define VC4VCODEC0_ENC_FME_VECTORS_8X16_Y_COMP_BITS    31:16
   #define VC4VCODEC0_ENC_FME_VECTORS_8X16_Y_COMP_SET     0xffff0000
   #define VC4VCODEC0_ENC_FME_VECTORS_8X16_Y_COMP_CLR     0x0000ffff
   #define VC4VCODEC0_ENC_FME_VECTORS_8X16_Y_COMP_MSB     31
   #define VC4VCODEC0_ENC_FME_VECTORS_8X16_Y_COMP_LSB     16
   #define VC4VCODEC0_ENC_FME_VECTORS_8X16_Y_COMP_RESET   0x0

   #define VC4VCODEC0_ENC_FME_VECTORS_8X16_X_COMP_BITS    15:0
   #define VC4VCODEC0_ENC_FME_VECTORS_8X16_X_COMP_SET     0x0000ffff
   #define VC4VCODEC0_ENC_FME_VECTORS_8X16_X_COMP_CLR     0xffff0000
   #define VC4VCODEC0_ENC_FME_VECTORS_8X16_X_COMP_MSB     15
   #define VC4VCODEC0_ENC_FME_VECTORS_8X16_X_COMP_LSB     0
   #define VC4VCODEC0_ENC_FME_VECTORS_8X16_X_COMP_RESET   0x0

/***************************************************************************
 *ENC_FME_VECTORS_8X8 - FME Vectors 8x8 Base Address
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_VECTORS_8X8                    HW_REGISTER_RO( 0x7f600850 )
   #define VC4VCODEC0_ENC_FME_VECTORS_8X8_MASK            0xffffffff
   #define VC4VCODEC0_ENC_FME_VECTORS_8X8_WIDTH           32
   #define VC4VCODEC0_ENC_FME_VECTORS_8X8_RESET           0x00000000
   #define VC4VCODEC0_ENC_FME_VECTORS_8X8_Y_COMP_BITS     31:16
   #define VC4VCODEC0_ENC_FME_VECTORS_8X8_Y_COMP_SET      0xffff0000
   #define VC4VCODEC0_ENC_FME_VECTORS_8X8_Y_COMP_CLR      0x0000ffff
   #define VC4VCODEC0_ENC_FME_VECTORS_8X8_Y_COMP_MSB      31
   #define VC4VCODEC0_ENC_FME_VECTORS_8X8_Y_COMP_LSB      16
   #define VC4VCODEC0_ENC_FME_VECTORS_8X8_Y_COMP_RESET    0x0

   #define VC4VCODEC0_ENC_FME_VECTORS_8X8_X_COMP_BITS     15:0
   #define VC4VCODEC0_ENC_FME_VECTORS_8X8_X_COMP_SET      0x0000ffff
   #define VC4VCODEC0_ENC_FME_VECTORS_8X8_X_COMP_CLR      0xffff0000
   #define VC4VCODEC0_ENC_FME_VECTORS_8X8_X_COMP_MSB      15
   #define VC4VCODEC0_ENC_FME_VECTORS_8X8_X_COMP_LSB      0
   #define VC4VCODEC0_ENC_FME_VECTORS_8X8_X_COMP_RESET    0x0

/***************************************************************************
 *ENC_FME_VECTORS_8X4 - FME Vectors 8x4 Base Address
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_VECTORS_8X4                    HW_REGISTER_RO( 0x7f600860 )
   #define VC4VCODEC0_ENC_FME_VECTORS_8X4_MASK            0xffffffff
   #define VC4VCODEC0_ENC_FME_VECTORS_8X4_WIDTH           32
   #define VC4VCODEC0_ENC_FME_VECTORS_8X4_RESET           0x00000000
   #define VC4VCODEC0_ENC_FME_VECTORS_8X4_Y_COMP_BITS     31:16
   #define VC4VCODEC0_ENC_FME_VECTORS_8X4_Y_COMP_SET      0xffff0000
   #define VC4VCODEC0_ENC_FME_VECTORS_8X4_Y_COMP_CLR      0x0000ffff
   #define VC4VCODEC0_ENC_FME_VECTORS_8X4_Y_COMP_MSB      31
   #define VC4VCODEC0_ENC_FME_VECTORS_8X4_Y_COMP_LSB      16
   #define VC4VCODEC0_ENC_FME_VECTORS_8X4_Y_COMP_RESET    0x0

   #define VC4VCODEC0_ENC_FME_VECTORS_8X4_X_COMP_BITS     15:0
   #define VC4VCODEC0_ENC_FME_VECTORS_8X4_X_COMP_SET      0x0000ffff
   #define VC4VCODEC0_ENC_FME_VECTORS_8X4_X_COMP_CLR      0xffff0000
   #define VC4VCODEC0_ENC_FME_VECTORS_8X4_X_COMP_MSB      15
   #define VC4VCODEC0_ENC_FME_VECTORS_8X4_X_COMP_LSB      0
   #define VC4VCODEC0_ENC_FME_VECTORS_8X4_X_COMP_RESET    0x0

/***************************************************************************
 *ENC_FME_VECTORS_4x8 - FME Vectors 4x8 Base Address
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_VECTORS_4x8                    HW_REGISTER_RO( 0x7f600880 )
   #define VC4VCODEC0_ENC_FME_VECTORS_4x8_MASK            0xffffffff
   #define VC4VCODEC0_ENC_FME_VECTORS_4x8_WIDTH           32
   #define VC4VCODEC0_ENC_FME_VECTORS_4x8_RESET           0x00000000
   #define VC4VCODEC0_ENC_FME_VECTORS_4x8_Y_COMP_BITS     31:16
   #define VC4VCODEC0_ENC_FME_VECTORS_4x8_Y_COMP_SET      0xffff0000
   #define VC4VCODEC0_ENC_FME_VECTORS_4x8_Y_COMP_CLR      0x0000ffff
   #define VC4VCODEC0_ENC_FME_VECTORS_4x8_Y_COMP_MSB      31
   #define VC4VCODEC0_ENC_FME_VECTORS_4x8_Y_COMP_LSB      16
   #define VC4VCODEC0_ENC_FME_VECTORS_4x8_Y_COMP_RESET    0x0

   #define VC4VCODEC0_ENC_FME_VECTORS_4x8_X_COMP_BITS     15:0
   #define VC4VCODEC0_ENC_FME_VECTORS_4x8_X_COMP_SET      0x0000ffff
   #define VC4VCODEC0_ENC_FME_VECTORS_4x8_X_COMP_CLR      0xffff0000
   #define VC4VCODEC0_ENC_FME_VECTORS_4x8_X_COMP_MSB      15
   #define VC4VCODEC0_ENC_FME_VECTORS_4x8_X_COMP_LSB      0
   #define VC4VCODEC0_ENC_FME_VECTORS_4x8_X_COMP_RESET    0x0

/***************************************************************************
 *ENC_FME_VECTORS_4x4 - FME Vectors 4x4 Base Address
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_VECTORS_4x4                    HW_REGISTER_RO( 0x7f6008a0 )
   #define VC4VCODEC0_ENC_FME_VECTORS_4x4_MASK            0xffffffff
   #define VC4VCODEC0_ENC_FME_VECTORS_4x4_WIDTH           32
   #define VC4VCODEC0_ENC_FME_VECTORS_4x4_RESET           0x00000000
   #define VC4VCODEC0_ENC_FME_VECTORS_4x4_Y_COMP_BITS     31:16
   #define VC4VCODEC0_ENC_FME_VECTORS_4x4_Y_COMP_SET      0xffff0000
   #define VC4VCODEC0_ENC_FME_VECTORS_4x4_Y_COMP_CLR      0x0000ffff
   #define VC4VCODEC0_ENC_FME_VECTORS_4x4_Y_COMP_MSB      31
   #define VC4VCODEC0_ENC_FME_VECTORS_4x4_Y_COMP_LSB      16
   #define VC4VCODEC0_ENC_FME_VECTORS_4x4_Y_COMP_RESET    0x0

   #define VC4VCODEC0_ENC_FME_VECTORS_4x4_X_COMP_BITS     15:0
   #define VC4VCODEC0_ENC_FME_VECTORS_4x4_X_COMP_SET      0x0000ffff
   #define VC4VCODEC0_ENC_FME_VECTORS_4x4_X_COMP_CLR      0xffff0000
   #define VC4VCODEC0_ENC_FME_VECTORS_4x4_X_COMP_MSB      15
   #define VC4VCODEC0_ENC_FME_VECTORS_4x4_X_COMP_LSB      0
   #define VC4VCODEC0_ENC_FME_VECTORS_4x4_X_COMP_RESET    0x0

/***************************************************************************
 *ENC_FME_SAD_MEM_BASE - FME SADs Base Address
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_SAD_MEM_BASE                   HW_REGISTER_RO( 0x7f600c00 )
   #define VC4VCODEC0_ENC_FME_SAD_MEM_BASE_MASK           0x0000ffff
   #define VC4VCODEC0_ENC_FME_SAD_MEM_BASE_WIDTH          16
   #define VC4VCODEC0_ENC_FME_SAD_MEM_BASE_RESET          0x00000000
   #define VC4VCODEC0_ENC_FME_SAD_MEM_BASE_SAD_BITS       15:0
   #define VC4VCODEC0_ENC_FME_SAD_MEM_BASE_SAD_SET        0x0000ffff
   #define VC4VCODEC0_ENC_FME_SAD_MEM_BASE_SAD_CLR        0xffff0000
   #define VC4VCODEC0_ENC_FME_SAD_MEM_BASE_SAD_MSB        15
   #define VC4VCODEC0_ENC_FME_SAD_MEM_BASE_SAD_LSB        0
   #define VC4VCODEC0_ENC_FME_SAD_MEM_BASE_SAD_RESET      0x0

/***************************************************************************
 *ENC_FME_MINIMODE_CTL - Minimode macroblock level control
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MINIMODE_CTL                   HW_REGISTER_RW( 0x7f601000 )
   #define VC4VCODEC0_ENC_FME_MINIMODE_CTL_MASK           0x00000003
   #define VC4VCODEC0_ENC_FME_MINIMODE_CTL_WIDTH          2
   #define VC4VCODEC0_ENC_FME_MINIMODE_CTL_RESET          0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_CTL_SLICE_BOUNDARY_BITS 1:1
   #define VC4VCODEC0_ENC_FME_MINIMODE_CTL_SLICE_BOUNDARY_SET 0x00000002
   #define VC4VCODEC0_ENC_FME_MINIMODE_CTL_SLICE_BOUNDARY_CLR 0xfffffffd
   #define VC4VCODEC0_ENC_FME_MINIMODE_CTL_SLICE_BOUNDARY_MSB 1
   #define VC4VCODEC0_ENC_FME_MINIMODE_CTL_SLICE_BOUNDARY_LSB 1
   #define VC4VCODEC0_ENC_FME_MINIMODE_CTL_SLICE_BOUNDARY_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MINIMODE_CTL_USE_INTER_BITS 0:0
   #define VC4VCODEC0_ENC_FME_MINIMODE_CTL_USE_INTER_SET  0x00000001
   #define VC4VCODEC0_ENC_FME_MINIMODE_CTL_USE_INTER_CLR  0xfffffffe
   #define VC4VCODEC0_ENC_FME_MINIMODE_CTL_USE_INTER_MSB  0
   #define VC4VCODEC0_ENC_FME_MINIMODE_CTL_USE_INTER_LSB  0
   #define VC4VCODEC0_ENC_FME_MINIMODE_CTL_USE_INTER_RESET 0x0

/***************************************************************************
 *ENC_FME_MINIMODE_MODEMASK - Minimode modes to test
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MINIMODE_MODEMASK              HW_REGISTER_RW( 0x7f601008 )
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODEMASK_MASK      0x0000000f
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODEMASK_WIDTH     4
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODEMASK_RESET     0x0000000f
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODEMASK_TEST_8X8_BITS 3:3
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODEMASK_TEST_8X8_SET 0x00000008
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODEMASK_TEST_8X8_CLR 0xfffffff7
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODEMASK_TEST_8X8_MSB 3
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODEMASK_TEST_8X8_LSB 3
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODEMASK_TEST_8X8_RESET 0x1

   #define VC4VCODEC0_ENC_FME_MINIMODE_MODEMASK_TEST__8X16_BITS 2:2
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODEMASK_TEST__8X16_SET 0x00000004
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODEMASK_TEST__8X16_CLR 0xfffffffb
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODEMASK_TEST__8X16_MSB 2
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODEMASK_TEST__8X16_LSB 2
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODEMASK_TEST__8X16_RESET 0x1

   #define VC4VCODEC0_ENC_FME_MINIMODE_MODEMASK_TEST_16X8_BITS 1:1
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODEMASK_TEST_16X8_SET 0x00000002
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODEMASK_TEST_16X8_CLR 0xfffffffd
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODEMASK_TEST_16X8_MSB 1
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODEMASK_TEST_16X8_LSB 1
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODEMASK_TEST_16X8_RESET 0x1

   #define VC4VCODEC0_ENC_FME_MINIMODE_MODEMASK_TEST__16X16_BITS 0:0
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODEMASK_TEST__16X16_SET 0x00000001
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODEMASK_TEST__16X16_CLR 0xfffffffe
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODEMASK_TEST__16X16_MSB 0
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODEMASK_TEST__16X16_LSB 0
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODEMASK_TEST__16X16_RESET 0x1

/***************************************************************************
 *ENC_FME_MINIMODE_EXTRACOST_00 - Mode cost
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_00          HW_REGISTER_RW( 0x7f60100c )
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_00_MASK  0x00003ffe
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_00_WIDTH  14
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_00_RESET  0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_00_COST_BITS 13:1
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_00_COST_SET 0x00003ffe
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_00_COST_CLR 0xffffc001
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_00_COST_MSB 13
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_00_COST_LSB 1
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_00_COST_RESET 0x0

/***************************************************************************
 *ENC_FME_MINIMODE_EXTRACOST_01 - Mode cost
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_01          HW_REGISTER_RW( 0x7f601010 )
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_01_MASK  0x00003ffe
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_01_WIDTH  14
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_01_RESET  0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_01_COST_BITS 13:1
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_01_COST_SET 0x00003ffe
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_01_COST_CLR 0xffffc001
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_01_COST_MSB 13
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_01_COST_LSB 1
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_01_COST_RESET 0x0

/***************************************************************************
 *ENC_FME_MINIMODE_EXTRACOST_10 - Mode cost
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_10          HW_REGISTER_RW( 0x7f601014 )
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_10_MASK  0x00003ffe
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_10_WIDTH  14
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_10_RESET  0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_10_COST_BITS 13:1
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_10_COST_SET 0x00003ffe
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_10_COST_CLR 0xffffc001
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_10_COST_MSB 13
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_10_COST_LSB 1
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_10_COST_RESET 0x0

/***************************************************************************
 *ENC_FME_MINIMODE_EXTRACOST_11 - Mode cost
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_11          HW_REGISTER_RW( 0x7f601018 )
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_11_MASK  0x00003ffe
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_11_WIDTH  14
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_11_RESET  0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_11_COST_BITS 13:1
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_11_COST_SET 0x00003ffe
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_11_COST_CLR 0xffffc001
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_11_COST_MSB 13
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_11_COST_LSB 1
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_11_COST_RESET 0x0

/***************************************************************************
 *ENC_FME_MINIMODE_EXTRACOST_MODE1 - Mode Cost
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_MODE1       HW_REGISTER_RW( 0x7f60101c )
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_MODE1_MASK  0x00003ffe
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_MODE1_WIDTH  14
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_MODE1_RESET  0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_MODE1_COST_BITS 13:1
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_MODE1_COST_SET 0x00003ffe
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_MODE1_COST_CLR 0xffffc001
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_MODE1_COST_MSB 13
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_MODE1_COST_LSB 1
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_MODE1_COST_RESET 0x0

/***************************************************************************
 *ENC_FME_MINIMODE_EXTRACOST_MODE2 - Mode Cost
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_MODE2       HW_REGISTER_RW( 0x7f601020 )
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_MODE2_MASK  0x00003ffe
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_MODE2_WIDTH  14
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_MODE2_RESET  0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_MODE2_COST_BITS 13:1
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_MODE2_COST_SET 0x00003ffe
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_MODE2_COST_CLR 0xffffc001
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_MODE2_COST_MSB 13
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_MODE2_COST_LSB 1
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_MODE2_COST_RESET 0x0

/***************************************************************************
 *ENC_FME_MINIMODE_EXTRACOST_MODE3 - Mode Cost
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_MODE3       HW_REGISTER_RW( 0x7f601024 )
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_MODE3_MASK  0x00003ffe
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_MODE3_WIDTH  14
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_MODE3_RESET  0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_MODE3_COST_BITS 13:1
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_MODE3_COST_SET 0x00003ffe
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_MODE3_COST_CLR 0xffffc001
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_MODE3_COST_MSB 13
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_MODE3_COST_LSB 1
   #define VC4VCODEC0_ENC_FME_MINIMODE_EXTRACOST_MODE3_COST_RESET 0x0

/***************************************************************************
 *ENC_FME_MINIMODE_VECTORCOST - Lambda weighted cost of residuals
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MINIMODE_VECTORCOST            HW_REGISTER_RO( 0x7f601028 )
   #define VC4VCODEC0_ENC_FME_MINIMODE_VECTORCOST_MASK    0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_VECTORCOST_WIDTH   32
   #define VC4VCODEC0_ENC_FME_MINIMODE_VECTORCOST_RESET   0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_VECTORCOST_COST_BITS 31:0
   #define VC4VCODEC0_ENC_FME_MINIMODE_VECTORCOST_COST_SET 0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_VECTORCOST_COST_CLR 0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_VECTORCOST_COST_MSB 31
   #define VC4VCODEC0_ENC_FME_MINIMODE_VECTORCOST_COST_LSB 0
   #define VC4VCODEC0_ENC_FME_MINIMODE_VECTORCOST_COST_RESET 0x0

/***************************************************************************
 *ENC_FME_MINIMODE_MODE - Macroblock level status of minimode acceleration
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MINIMODE_MODE                  HW_REGISTER_RO( 0x7f60102c )
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODE_MASK          0x8000001f
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODE_WIDTH         32
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODE_RESET         0x80000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODE_INVALID_BITS  31:31
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODE_INVALID_SET   0x80000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODE_INVALID_CLR   0x7fffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODE_INVALID_MSB   31
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODE_INVALID_LSB   31
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODE_INVALID_RESET 0x1

   #define VC4VCODEC0_ENC_FME_MINIMODE_MODE_SKIP_BITS     4:4
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODE_SKIP_SET      0x00000010
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODE_SKIP_CLR      0xffffffef
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODE_SKIP_MSB      4
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODE_SKIP_LSB      4
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODE_SKIP_RESET    0x0

   #define VC4VCODEC0_ENC_FME_MINIMODE_MODE_LISTREF_BITS  3:2
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODE_LISTREF_SET   0x0000000c
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODE_LISTREF_CLR   0xfffffff3
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODE_LISTREF_MSB   3
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODE_LISTREF_LSB   2
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODE_LISTREF_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MINIMODE_MODE_MODE_BITS     1:0
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODE_MODE_SET      0x00000003
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODE_MODE_CLR      0xfffffffc
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODE_MODE_MSB      1
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODE_MODE_LSB      0
   #define VC4VCODEC0_ENC_FME_MINIMODE_MODE_MODE_RESET    0x0

/***************************************************************************
 *ENC_FME_MINIMODE_MVDIFF - Motion vector differences
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MINIMODE_MVDIFF                HW_REGISTER_RO( 0x7f601030 )
   #define VC4VCODEC0_ENC_FME_MINIMODE_MVDIFF_MASK        0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_MVDIFF_WIDTH       32
   #define VC4VCODEC0_ENC_FME_MINIMODE_MVDIFF_RESET       0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_MVDIFF_VALUE_BITS  31:0
   #define VC4VCODEC0_ENC_FME_MINIMODE_MVDIFF_VALUE_SET   0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_MVDIFF_VALUE_CLR   0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_MVDIFF_VALUE_MSB   31
   #define VC4VCODEC0_ENC_FME_MINIMODE_MVDIFF_VALUE_LSB   0
   #define VC4VCODEC0_ENC_FME_MINIMODE_MVDIFF_VALUE_RESET 0x0

/***************************************************************************
 *ENC_FME_MINIMODE_SETTINGS - Frame level control of minimode
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS              HW_REGISTER_RW( 0x7f601034 )
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_MASK      0x000001ff
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_WIDTH     9
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_RESET     0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_SLICE_BOUNDARY_BITS 8:8
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_SLICE_BOUNDARY_SET 0x00000100
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_SLICE_BOUNDARY_CLR 0xfffffeff
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_SLICE_BOUNDARY_MSB 8
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_SLICE_BOUNDARY_LSB 8
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_SLICE_BOUNDARY_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_MASK_FME_ABOVE_BITS 7:7
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_MASK_FME_ABOVE_SET 0x00000080
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_MASK_FME_ABOVE_CLR 0xffffff7f
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_MASK_FME_ABOVE_MSB 7
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_MASK_FME_ABOVE_LSB 7
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_MASK_FME_ABOVE_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_MASK_A_BITS 6:6
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_MASK_A_SET 0x00000040
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_MASK_A_CLR 0xffffffbf
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_MASK_A_MSB 6
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_MASK_A_LSB 6
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_MASK_A_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_MASK_B_BITS 5:5
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_MASK_B_SET 0x00000020
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_MASK_B_CLR 0xffffffdf
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_MASK_B_MSB 5
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_MASK_B_LSB 5
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_MASK_B_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_MASK_C_BITS 4:4
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_MASK_C_SET 0x00000010
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_MASK_C_CLR 0xffffffef
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_MASK_C_MSB 4
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_MASK_C_LSB 4
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_MASK_C_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_MASK_D_BITS 3:3
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_MASK_D_SET 0x00000008
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_MASK_D_CLR 0xfffffff7
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_MASK_D_MSB 3
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_MASK_D_LSB 3
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_MASK_D_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_WANT_RAW_BITS 2:2
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_WANT_RAW_SET 0x00000004
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_WANT_RAW_CLR 0xfffffffb
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_WANT_RAW_MSB 2
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_WANT_RAW_LSB 2
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_WANT_RAW_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_AUTOSENDMVS_BITS 1:1
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_AUTOSENDMVS_SET 0x00000002
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_AUTOSENDMVS_CLR 0xfffffffd
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_AUTOSENDMVS_MSB 1
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_AUTOSENDMVS_LSB 1
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_AUTOSENDMVS_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_ENABLE_BITS 0:0
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_ENABLE_SET 0x00000001
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_ENABLE_CLR 0xfffffffe
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_ENABLE_MSB 0
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_ENABLE_LSB 0
   #define VC4VCODEC0_ENC_FME_MINIMODE_SETTINGS_ENABLE_RESET 0x0

/***************************************************************************
 *ENC_FME_MINIMODE_MB_CTL_BASE - Value to autosend to mb_ctl
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MINIMODE_MB_CTL_BASE           HW_REGISTER_RW( 0x7f601038 )
   #define VC4VCODEC0_ENC_FME_MINIMODE_MB_CTL_BASE_MASK   0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_MB_CTL_BASE_WIDTH  32
   #define VC4VCODEC0_ENC_FME_MINIMODE_MB_CTL_BASE_RESET  0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_MB_CTL_BASE_VALUE_BITS 31:0
   #define VC4VCODEC0_ENC_FME_MINIMODE_MB_CTL_BASE_VALUE_SET 0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_MB_CTL_BASE_VALUE_CLR 0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_MB_CTL_BASE_VALUE_MSB 31
   #define VC4VCODEC0_ENC_FME_MINIMODE_MB_CTL_BASE_VALUE_LSB 0
   #define VC4VCODEC0_ENC_FME_MINIMODE_MB_CTL_BASE_VALUE_RESET 0x0

/***************************************************************************
 *ENC_FME_MINIMODE_PASS1_CHOICE - Chosen ListReference and Mode from Pass1
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MINIMODE_PASS1_CHOICE          HW_REGISTER_RO( 0x7f60103c )
   #define VC4VCODEC0_ENC_FME_MINIMODE_PASS1_CHOICE_MASK  0x0000000f
   #define VC4VCODEC0_ENC_FME_MINIMODE_PASS1_CHOICE_WIDTH  4
   #define VC4VCODEC0_ENC_FME_MINIMODE_PASS1_CHOICE_RESET  0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_PASS1_CHOICE_LIST_BITS 3:3
   #define VC4VCODEC0_ENC_FME_MINIMODE_PASS1_CHOICE_LIST_SET 0x00000008
   #define VC4VCODEC0_ENC_FME_MINIMODE_PASS1_CHOICE_LIST_CLR 0xfffffff7
   #define VC4VCODEC0_ENC_FME_MINIMODE_PASS1_CHOICE_LIST_MSB 3
   #define VC4VCODEC0_ENC_FME_MINIMODE_PASS1_CHOICE_LIST_LSB 3
   #define VC4VCODEC0_ENC_FME_MINIMODE_PASS1_CHOICE_LIST_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MINIMODE_PASS1_CHOICE_REFERENCE_BITS 2:2
   #define VC4VCODEC0_ENC_FME_MINIMODE_PASS1_CHOICE_REFERENCE_SET 0x00000004
   #define VC4VCODEC0_ENC_FME_MINIMODE_PASS1_CHOICE_REFERENCE_CLR 0xfffffffb
   #define VC4VCODEC0_ENC_FME_MINIMODE_PASS1_CHOICE_REFERENCE_MSB 2
   #define VC4VCODEC0_ENC_FME_MINIMODE_PASS1_CHOICE_REFERENCE_LSB 2
   #define VC4VCODEC0_ENC_FME_MINIMODE_PASS1_CHOICE_REFERENCE_RESET 0x0

   #define VC4VCODEC0_ENC_FME_MINIMODE_PASS1_CHOICE_MODE_BITS 1:0
   #define VC4VCODEC0_ENC_FME_MINIMODE_PASS1_CHOICE_MODE_SET 0x00000003
   #define VC4VCODEC0_ENC_FME_MINIMODE_PASS1_CHOICE_MODE_CLR 0xfffffffc
   #define VC4VCODEC0_ENC_FME_MINIMODE_PASS1_CHOICE_MODE_MSB 1
   #define VC4VCODEC0_ENC_FME_MINIMODE_PASS1_CHOICE_MODE_LSB 0
   #define VC4VCODEC0_ENC_FME_MINIMODE_PASS1_CHOICE_MODE_RESET 0x0

/***************************************************************************
 *ENC_FME_MINIMODE_CAVLCX0 - Bitpacks encoding motion vector residuals
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCX0               HW_REGISTER_RO( 0x7f601040 )
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCX0_MASK       0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCX0_WIDTH      32
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCX0_RESET      0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCX0_VALUE_BITS 31:0
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCX0_VALUE_SET  0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCX0_VALUE_CLR  0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCX0_VALUE_MSB  31
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCX0_VALUE_LSB  0
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCX0_VALUE_RESET 0x0

/***************************************************************************
 *ENC_FME_MINIMODE_CAVLCY0 - Bitpacks encoding motion vector residuals
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCY0               HW_REGISTER_RO( 0x7f601044 )
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCY0_MASK       0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCY0_WIDTH      32
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCY0_RESET      0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCY0_VALUE_BITS 31:0
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCY0_VALUE_SET  0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCY0_VALUE_CLR  0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCY0_VALUE_MSB  31
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCY0_VALUE_LSB  0
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCY0_VALUE_RESET 0x0

/***************************************************************************
 *ENC_FME_MINIMODE_CAVLCX1 - Bitpacks encoding motion vector residuals
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCX1               HW_REGISTER_RO( 0x7f601048 )
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCX1_MASK       0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCX1_WIDTH      32
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCX1_RESET      0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCX1_VALUE_BITS 31:0
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCX1_VALUE_SET  0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCX1_VALUE_CLR  0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCX1_VALUE_MSB  31
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCX1_VALUE_LSB  0
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCX1_VALUE_RESET 0x0

/***************************************************************************
 *ENC_FME_MINIMODE_CAVLCY1 - Bitpacks encoding motion vector residuals
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCY1               HW_REGISTER_RO( 0x7f60104c )
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCY1_MASK       0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCY1_WIDTH      32
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCY1_RESET      0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCY1_VALUE_BITS 31:0
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCY1_VALUE_SET  0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCY1_VALUE_CLR  0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCY1_VALUE_MSB  31
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCY1_VALUE_LSB  0
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCY1_VALUE_RESET 0x0

/***************************************************************************
 *ENC_FME_MINIMODE_CAVLCX2 - Bitpacks encoding motion vector residuals
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCX2               HW_REGISTER_RO( 0x7f601050 )
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCX2_MASK       0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCX2_WIDTH      32
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCX2_RESET      0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCX2_VALUE_BITS 31:0
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCX2_VALUE_SET  0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCX2_VALUE_CLR  0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCX2_VALUE_MSB  31
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCX2_VALUE_LSB  0
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCX2_VALUE_RESET 0x0

/***************************************************************************
 *ENC_FME_MINIMODE_CAVLCY2 - Bitpacks encoding motion vector residuals
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCY2               HW_REGISTER_RO( 0x7f601054 )
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCY2_MASK       0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCY2_WIDTH      32
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCY2_RESET      0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCY2_VALUE_BITS 31:0
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCY2_VALUE_SET  0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCY2_VALUE_CLR  0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCY2_VALUE_MSB  31
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCY2_VALUE_LSB  0
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCY2_VALUE_RESET 0x0

/***************************************************************************
 *ENC_FME_MINIMODE_CAVLCX3 - Bitpacks encoding motion vector residuals
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCX3               HW_REGISTER_RO( 0x7f601058 )
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCX3_MASK       0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCX3_WIDTH      32
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCX3_RESET      0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCX3_VALUE_BITS 31:0
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCX3_VALUE_SET  0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCX3_VALUE_CLR  0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCX3_VALUE_MSB  31
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCX3_VALUE_LSB  0
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCX3_VALUE_RESET 0x0

/***************************************************************************
 *ENC_FME_MINIMODE_CAVLCY3 - Bitpacks encoding motion vector residuals
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCY3               HW_REGISTER_RO( 0x7f60105c )
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCY3_MASK       0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCY3_WIDTH      32
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCY3_RESET      0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCY3_VALUE_BITS 31:0
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCY3_VALUE_SET  0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCY3_VALUE_CLR  0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCY3_VALUE_MSB  31
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCY3_VALUE_LSB  0
   #define VC4VCODEC0_ENC_FME_MINIMODE_CAVLCY3_VALUE_RESET 0x0

/***************************************************************************
 *ENC_FME_MINIMODE_CABACX0 - Bitpacks encoding motion vector residuals
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MINIMODE_CABACX0               HW_REGISTER_RO( 0x7f601080 )
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACX0_MASK       0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACX0_WIDTH      32
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACX0_RESET      0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACX0_VALUE_BITS 31:0
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACX0_VALUE_SET  0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACX0_VALUE_CLR  0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACX0_VALUE_MSB  31
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACX0_VALUE_LSB  0
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACX0_VALUE_RESET 0x0

/***************************************************************************
 *ENC_FME_MINIMODE_CABACY0 - Bitpacks encoding motion vector residuals
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MINIMODE_CABACY0               HW_REGISTER_RO( 0x7f601084 )
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACY0_MASK       0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACY0_WIDTH      32
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACY0_RESET      0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACY0_VALUE_BITS 31:0
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACY0_VALUE_SET  0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACY0_VALUE_CLR  0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACY0_VALUE_MSB  31
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACY0_VALUE_LSB  0
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACY0_VALUE_RESET 0x0

/***************************************************************************
 *ENC_FME_MINIMODE_CABACX1 - Bitpacks encoding motion vector residuals
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MINIMODE_CABACX1               HW_REGISTER_RO( 0x7f601088 )
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACX1_MASK       0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACX1_WIDTH      32
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACX1_RESET      0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACX1_VALUE_BITS 31:0
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACX1_VALUE_SET  0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACX1_VALUE_CLR  0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACX1_VALUE_MSB  31
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACX1_VALUE_LSB  0
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACX1_VALUE_RESET 0x0

/***************************************************************************
 *ENC_FME_MINIMODE_CABACY1 - Bitpacks encoding motion vector residuals
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MINIMODE_CABACY1               HW_REGISTER_RO( 0x7f60108c )
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACY1_MASK       0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACY1_WIDTH      32
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACY1_RESET      0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACY1_VALUE_BITS 31:0
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACY1_VALUE_SET  0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACY1_VALUE_CLR  0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACY1_VALUE_MSB  31
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACY1_VALUE_LSB  0
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACY1_VALUE_RESET 0x0

/***************************************************************************
 *ENC_FME_MINIMODE_CABACX2 - Bitpacks encoding motion vector residuals
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MINIMODE_CABACX2               HW_REGISTER_RO( 0x7f601090 )
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACX2_MASK       0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACX2_WIDTH      32
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACX2_RESET      0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACX2_VALUE_BITS 31:0
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACX2_VALUE_SET  0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACX2_VALUE_CLR  0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACX2_VALUE_MSB  31
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACX2_VALUE_LSB  0
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACX2_VALUE_RESET 0x0

/***************************************************************************
 *ENC_FME_MINIMODE_CABACY2 - Bitpacks encoding motion vector residuals
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MINIMODE_CABACY2               HW_REGISTER_RO( 0x7f601094 )
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACY2_MASK       0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACY2_WIDTH      32
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACY2_RESET      0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACY2_VALUE_BITS 31:0
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACY2_VALUE_SET  0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACY2_VALUE_CLR  0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACY2_VALUE_MSB  31
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACY2_VALUE_LSB  0
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACY2_VALUE_RESET 0x0

/***************************************************************************
 *ENC_FME_MINIMODE_CABACX3 - Bitpacks encoding motion vector residuals
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MINIMODE_CABACX3               HW_REGISTER_RO( 0x7f601098 )
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACX3_MASK       0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACX3_WIDTH      32
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACX3_RESET      0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACX3_VALUE_BITS 31:0
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACX3_VALUE_SET  0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACX3_VALUE_CLR  0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACX3_VALUE_MSB  31
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACX3_VALUE_LSB  0
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACX3_VALUE_RESET 0x0

/***************************************************************************
 *ENC_FME_MINIMODE_CABACY3 - Bitpacks encoding motion vector residuals
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MINIMODE_CABACY3               HW_REGISTER_RO( 0x7f60109c )
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACY3_MASK       0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACY3_WIDTH      32
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACY3_RESET      0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACY3_VALUE_BITS 31:0
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACY3_VALUE_SET  0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACY3_VALUE_CLR  0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACY3_VALUE_MSB  31
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACY3_VALUE_LSB  0
   #define VC4VCODEC0_ENC_FME_MINIMODE_CABACY3_VALUE_RESET 0x0

/***************************************************************************
 *ENC_FME_MINIMODE_MCOMCTL00 - Value to write to DEC_MCOM_CTL for list 0, ref 0
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MINIMODE_MCOMCTL00             HW_REGISTER_RW( 0x7f6010c0 )
   #define VC4VCODEC0_ENC_FME_MINIMODE_MCOMCTL00_MASK     0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_MCOMCTL00_WIDTH    32
   #define VC4VCODEC0_ENC_FME_MINIMODE_MCOMCTL00_RESET    0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_MCOMCTL00_VALUE_BITS 31:0
   #define VC4VCODEC0_ENC_FME_MINIMODE_MCOMCTL00_VALUE_SET 0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_MCOMCTL00_VALUE_CLR 0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_MCOMCTL00_VALUE_MSB 31
   #define VC4VCODEC0_ENC_FME_MINIMODE_MCOMCTL00_VALUE_LSB 0
   #define VC4VCODEC0_ENC_FME_MINIMODE_MCOMCTL00_VALUE_RESET 0x0

/***************************************************************************
 *ENC_FME_MINIMODE_MCOMCTL01 - Value to write to DEC_MCOM_CTL for list 0, ref 1
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MINIMODE_MCOMCTL01             HW_REGISTER_RW( 0x7f6010c4 )
   #define VC4VCODEC0_ENC_FME_MINIMODE_MCOMCTL01_MASK     0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_MCOMCTL01_WIDTH    32
   #define VC4VCODEC0_ENC_FME_MINIMODE_MCOMCTL01_RESET    0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_MCOMCTL01_VALUE_BITS 31:0
   #define VC4VCODEC0_ENC_FME_MINIMODE_MCOMCTL01_VALUE_SET 0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_MCOMCTL01_VALUE_CLR 0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_MCOMCTL01_VALUE_MSB 31
   #define VC4VCODEC0_ENC_FME_MINIMODE_MCOMCTL01_VALUE_LSB 0
   #define VC4VCODEC0_ENC_FME_MINIMODE_MCOMCTL01_VALUE_RESET 0x0

/***************************************************************************
 *ENC_FME_MINIMODE_MCOMCTL10 - Value to write to DEC_MCOM_CTL for list 1, ref 0
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MINIMODE_MCOMCTL10             HW_REGISTER_RW( 0x7f6010c8 )
   #define VC4VCODEC0_ENC_FME_MINIMODE_MCOMCTL10_MASK     0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_MCOMCTL10_WIDTH    32
   #define VC4VCODEC0_ENC_FME_MINIMODE_MCOMCTL10_RESET    0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_MCOMCTL10_VALUE_BITS 31:0
   #define VC4VCODEC0_ENC_FME_MINIMODE_MCOMCTL10_VALUE_SET 0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_MCOMCTL10_VALUE_CLR 0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_MCOMCTL10_VALUE_MSB 31
   #define VC4VCODEC0_ENC_FME_MINIMODE_MCOMCTL10_VALUE_LSB 0
   #define VC4VCODEC0_ENC_FME_MINIMODE_MCOMCTL10_VALUE_RESET 0x0

/***************************************************************************
 *ENC_FME_MINIMODE_MCOMCTL11 - Value to write to DEC_MCOM_CTL for list 1, ref 1
 ***************************************************************************/
#define VC4VCODEC0_ENC_FME_MINIMODE_MCOMCTL11             HW_REGISTER_RW( 0x7f6010cc )
   #define VC4VCODEC0_ENC_FME_MINIMODE_MCOMCTL11_MASK     0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_MCOMCTL11_WIDTH    32
   #define VC4VCODEC0_ENC_FME_MINIMODE_MCOMCTL11_RESET    0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_MCOMCTL11_VALUE_BITS 31:0
   #define VC4VCODEC0_ENC_FME_MINIMODE_MCOMCTL11_VALUE_SET 0xffffffff
   #define VC4VCODEC0_ENC_FME_MINIMODE_MCOMCTL11_VALUE_CLR 0x00000000
   #define VC4VCODEC0_ENC_FME_MINIMODE_MCOMCTL11_VALUE_MSB 31
   #define VC4VCODEC0_ENC_FME_MINIMODE_MCOMCTL11_VALUE_LSB 0
   #define VC4VCODEC0_ENC_FME_MINIMODE_MCOMCTL11_VALUE_RESET 0x0


