
STM32F401xC Drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004948  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000039c  08004ae8  08004ae8  00005ae8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004e84  08004e84  000061cc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004e84  08004e84  00005e84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004e8c  08004e8c  000061cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004e8c  08004e8c  00005e8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004e90  08004e90  00005e90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001cc  20000000  08004e94  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000024c  200001cc  08005060  000061cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000418  08005060  00006418  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000061cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004516  00000000  00000000  000061fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001338  00000000  00000000  0000a712  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000004d8  00000000  00000000  0000ba50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000038b  00000000  00000000  0000bf28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002bb4  00000000  00000000  0000c2b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000038f1  00000000  00000000  0000ee67  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0001154e  00000000  00000000  00012758  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00023ca6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000021b0  00000000  00000000  00023cec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000092  00000000  00000000  00025e9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001cc 	.word	0x200001cc
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08004ad0 	.word	0x08004ad0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d0 	.word	0x200001d0
 80001dc:	08004ad0 	.word	0x08004ad0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <HAL_Delay_ms>:
#define TEST_LED_PORT		GPIOA
#define TEST_LED_PIN		GPIO_PIN_0

// Simple blocking delay helper
void HAL_Delay_ms(volatile uint32_t ms)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	b085      	sub	sp, #20
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
	for(volatile uint32_t i = 0; i < ms; i++)
 8000c00:	2300      	movs	r3, #0
 8000c02:	60fb      	str	r3, [r7, #12]
 8000c04:	e00c      	b.n	8000c20 <HAL_Delay_ms+0x28>
	{
		for(volatile uint32_t j = 0; j < 2000; j++);
 8000c06:	2300      	movs	r3, #0
 8000c08:	60bb      	str	r3, [r7, #8]
 8000c0a:	e002      	b.n	8000c12 <HAL_Delay_ms+0x1a>
 8000c0c:	68bb      	ldr	r3, [r7, #8]
 8000c0e:	3301      	adds	r3, #1
 8000c10:	60bb      	str	r3, [r7, #8]
 8000c12:	68bb      	ldr	r3, [r7, #8]
 8000c14:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8000c18:	d3f8      	bcc.n	8000c0c <HAL_Delay_ms+0x14>
	for(volatile uint32_t i = 0; i < ms; i++)
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	3301      	adds	r3, #1
 8000c1e:	60fb      	str	r3, [r7, #12]
 8000c20:	68fa      	ldr	r2, [r7, #12]
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	429a      	cmp	r2, r3
 8000c26:	d3ee      	bcc.n	8000c06 <HAL_Delay_ms+0xe>
	}
}
 8000c28:	bf00      	nop
 8000c2a:	bf00      	nop
 8000c2c:	3714      	adds	r7, #20
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c34:	4770      	bx	lr
	...

08000c38 <main>:

int main(void)
{
 8000c38:	b5b0      	push	{r4, r5, r7, lr}
 8000c3a:	b098      	sub	sp, #96	@ 0x60
 8000c3c:	af00      	add	r7, sp, #0
	// 1. Enable Clocks
	RCC_GPIOA_CLK_EN();
 8000c3e:	4b6e      	ldr	r3, [pc, #440]	@ (8000df8 <main+0x1c0>)
 8000c40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c42:	4a6d      	ldr	r2, [pc, #436]	@ (8000df8 <main+0x1c0>)
 8000c44:	f043 0301 	orr.w	r3, r3, #1
 8000c48:	6313      	str	r3, [r2, #48]	@ 0x30
	RCC_SPI1_CLK_EN();
 8000c4a:	4b6b      	ldr	r3, [pc, #428]	@ (8000df8 <main+0x1c0>)
 8000c4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c4e:	4a6a      	ldr	r2, [pc, #424]	@ (8000df8 <main+0x1c0>)
 8000c50:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000c54:	6453      	str	r3, [r2, #68]	@ 0x44

	// 2. Init Test LED (PA0)
	GPIO_PinConfig_t led_config;
	led_config.GPIO_PinNumber = TEST_LED_PIN;
 8000c56:	2300      	movs	r3, #0
 8000c58:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
	led_config.GPIO_MODE = GPIO_MODE_OP;
 8000c5c:	2301      	movs	r3, #1
 8000c5e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
	led_config.GPIO_TYPE = GPIO_TYPE_PP;
 8000c62:	2300      	movs	r3, #0
 8000c64:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
	led_config.GPIO_Output_Speed = GPIO_SPEED_LOW;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	f8a7 3058 	strh.w	r3, [r7, #88]	@ 0x58
	led_config.GPIO_PU_PD = GPIO_PU_PD_NONE;
 8000c6e:	2300      	movs	r3, #0
 8000c70:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
	MCAL_GPIO_Init(TEST_LED_PORT, &led_config);
 8000c74:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000c78:	4619      	mov	r1, r3
 8000c7a:	4860      	ldr	r0, [pc, #384]	@ (8000dfc <main+0x1c4>)
 8000c7c:	f001 f96e 	bl	8001f5c <MCAL_GPIO_Init>
	MCAL_GPIO_WritePin(TEST_LED_PORT, TEST_LED_PIN, GPIO_PIN_RST);
 8000c80:	2200      	movs	r2, #0
 8000c82:	2100      	movs	r1, #0
 8000c84:	485d      	ldr	r0, [pc, #372]	@ (8000dfc <main+0x1c4>)
 8000c86:	f001 fa68 	bl	800215a <MCAL_GPIO_WritePin>

	// 3. Configure SPI
	SPI_PinConfig_t spi_config;
	spi_config.SPI_Mode = SPI_MODE_Master;
 8000c8a:	2304      	movs	r3, #4
 8000c8c:	86bb      	strh	r3, [r7, #52]	@ 0x34
	spi_config.SPI_Communication_Mode = SPI_Communication_MODE_2Lines;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	86fb      	strh	r3, [r7, #54]	@ 0x36
	spi_config.SPI_DataSize = SPI_MODE_8Bit;
 8000c92:	2300      	movs	r3, #0
 8000c94:	877b      	strh	r3, [r7, #58]	@ 0x3a
	spi_config.SPI_FrameFormat = SPI_FrameFormat_MSB;
 8000c96:	2300      	movs	r3, #0
 8000c98:	873b      	strh	r3, [r7, #56]	@ 0x38
	spi_config.SPI_BaudRatePrescaler = SPI_BaudRate_Prescaler_8;
 8000c9a:	2310      	movs	r3, #16
 8000c9c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
	spi_config.SPI_CPOL = SPI_CPOL_Idle_0;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
	spi_config.SPI_CPHA = SPI_CPHA_FirstEdge;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	87bb      	strh	r3, [r7, #60]	@ 0x3c
	spi_config.SPI_NSS = SPI_NSS_SW_SSI_EN;
 8000ca8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000cac:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
	spi_config.SPI_IRQ_Enable = SPI_IRQ_EN_None;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
	spi_config.P_IRQ_CallBack = NULL;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	64bb      	str	r3, [r7, #72]	@ 0x48

	// 4. Init nRF Driver
	HAL_NRF24L01_Init(SPI1, &spi_config);
 8000cba:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	484f      	ldr	r0, [pc, #316]	@ (8000e00 <main+0x1c8>)
 8000cc2:	f000 fac2 	bl	800124a <HAL_NRF24L01_Init>

	// 5. Configure nRF Settings
	uint8_t address[] = "omar1";
 8000cc6:	4a4f      	ldr	r2, [pc, #316]	@ (8000e04 <main+0x1cc>)
 8000cc8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000ccc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000cd0:	6018      	str	r0, [r3, #0]
 8000cd2:	3304      	adds	r3, #4
 8000cd4:	8019      	strh	r1, [r3, #0]
	uint8_t payload_width = 32;
 8000cd6:	2320      	movs	r3, #32
 8000cd8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
	uint8_t rf_channel = 76;
 8000cdc:	234c      	movs	r3, #76	@ 0x4c
 8000cde:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a

	// --- FIX 1: DATA RATE (1Mbps) ---
	uint8_t rf_setup_val = 0x00;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
	HAL_NRF24L01_Write(RF_SETUP, &rf_setup_val, 1, CLOSE);
 8000ce8:	f107 0129 	add.w	r1, r7, #41	@ 0x29
 8000cec:	2300      	movs	r3, #0
 8000cee:	2201      	movs	r2, #1
 8000cf0:	2006      	movs	r0, #6
 8000cf2:	f000 fa7a 	bl	80011ea <HAL_NRF24L01_Write>

	// --- FIX 2: CRC MATCHING (2 Bytes) ---
	// Read current CONFIG
	uint8_t config_val = 0;
 8000cf6:	2300      	movs	r3, #0
 8000cf8:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	HAL_NRF24L01_Read(CONFIG, &config_val, 1, CLOSE);
 8000cfc:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8000d00:	2300      	movs	r3, #0
 8000d02:	2201      	movs	r2, #1
 8000d04:	2000      	movs	r0, #0
 8000d06:	f000 fa41 	bl	800118c <HAL_NRF24L01_Read>
	// Set Bit 2 (CRCO) to 1 for 2-byte CRC
	config_val |= (1 << 2);
 8000d0a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000d0e:	f043 0304 	orr.w	r3, r3, #4
 8000d12:	b2db      	uxtb	r3, r3
 8000d14:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
	HAL_NRF24L01_Write(CONFIG, &config_val, 1, CLOSE);
 8000d18:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	2201      	movs	r2, #1
 8000d20:	2000      	movs	r0, #0
 8000d22:	f000 fa62 	bl	80011ea <HAL_NRF24L01_Write>

	// Standard Config
	HAL_NRF24L01_Write(TX_ADDR, address, 5, CLOSE);
 8000d26:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	2205      	movs	r2, #5
 8000d2e:	2010      	movs	r0, #16
 8000d30:	f000 fa5b 	bl	80011ea <HAL_NRF24L01_Write>
	HAL_NRF24L01_Write(RX_ADDR_P0, address, 5, CLOSE);
 8000d34:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8000d38:	2300      	movs	r3, #0
 8000d3a:	2205      	movs	r2, #5
 8000d3c:	200a      	movs	r0, #10
 8000d3e:	f000 fa54 	bl	80011ea <HAL_NRF24L01_Write>
	HAL_NRF24L01_Write(RX_PW_P0, &payload_width, 1, CLOSE);
 8000d42:	f107 012b 	add.w	r1, r7, #43	@ 0x2b
 8000d46:	2300      	movs	r3, #0
 8000d48:	2201      	movs	r2, #1
 8000d4a:	2011      	movs	r0, #17
 8000d4c:	f000 fa4d 	bl	80011ea <HAL_NRF24L01_Write>
	HAL_NRF24L01_Write(RF_CH, &rf_channel, 1, CLOSE);
 8000d50:	f107 012a 	add.w	r1, r7, #42	@ 0x2a
 8000d54:	2300      	movs	r3, #0
 8000d56:	2201      	movs	r2, #1
 8000d58:	2005      	movs	r0, #5
 8000d5a:	f000 fa46 	bl	80011ea <HAL_NRF24L01_Write>

	uint8_t en_bits = 1;
 8000d5e:	2301      	movs	r3, #1
 8000d60:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	HAL_NRF24L01_Write(EN_RXADDR, &en_bits, 1, CLOSE);
 8000d64:	f107 0127 	add.w	r1, r7, #39	@ 0x27
 8000d68:	2300      	movs	r3, #0
 8000d6a:	2201      	movs	r2, #1
 8000d6c:	2002      	movs	r0, #2
 8000d6e:	f000 fa3c 	bl	80011ea <HAL_NRF24L01_Write>
	HAL_NRF24L01_Write(EN_AA, &en_bits, 1, CLOSE);
 8000d72:	f107 0127 	add.w	r1, r7, #39	@ 0x27
 8000d76:	2300      	movs	r3, #0
 8000d78:	2201      	movs	r2, #1
 8000d7a:	2001      	movs	r0, #1
 8000d7c:	f000 fa35 	bl	80011ea <HAL_NRF24L01_Write>

	// 6. Payload
	uint8_t tx_payload[32] = "Hello from STM32! (CRC Fixed)";
 8000d80:	4b21      	ldr	r3, [pc, #132]	@ (8000e08 <main+0x1d0>)
 8000d82:	1d3c      	adds	r4, r7, #4
 8000d84:	461d      	mov	r5, r3
 8000d86:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000d88:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000d8a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000d8e:	c407      	stmia	r4!, {r0, r1, r2}
 8000d90:	8023      	strh	r3, [r4, #0]
 8000d92:	2300      	movs	r3, #0
 8000d94:	847b      	strh	r3, [r7, #34]	@ 0x22

	// 7. TX Mode
	HAL_NRF24L01_Device(TRANSMITTER, NO_RESET);
 8000d96:	2100      	movs	r1, #0
 8000d98:	2000      	movs	r0, #0
 8000d9a:	f000 fa69 	bl	8001270 <HAL_NRF24L01_Device>

	// 8. Loop
	while(1)
	{
		uint8_t tx_status = HAL_NRF24L01_Transmit(tx_payload, payload_width, ACK_MODE);
 8000d9e:	f897 102b 	ldrb.w	r1, [r7, #43]	@ 0x2b
 8000da2:	1d3b      	adds	r3, r7, #4
 8000da4:	2200      	movs	r2, #0
 8000da6:	4618      	mov	r0, r3
 8000da8:	f000 faaa 	bl	8001300 <HAL_NRF24L01_Transmit>
 8000dac:	4603      	mov	r3, r0
 8000dae:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

		if (tx_status == TRANSMIT_DONE)
 8000db2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8000db6:	2b01      	cmp	r3, #1
 8000db8:	d118      	bne.n	8000dec <main+0x1b4>
		{
			// Blink Fast Twice on Success
			MCAL_GPIO_TogglePin(TEST_LED_PORT, TEST_LED_PIN);
 8000dba:	2100      	movs	r1, #0
 8000dbc:	480f      	ldr	r0, [pc, #60]	@ (8000dfc <main+0x1c4>)
 8000dbe:	f001 f9f1 	bl	80021a4 <MCAL_GPIO_TogglePin>
			HAL_Delay_ms(50);
 8000dc2:	2032      	movs	r0, #50	@ 0x32
 8000dc4:	f7ff ff18 	bl	8000bf8 <HAL_Delay_ms>
			MCAL_GPIO_TogglePin(TEST_LED_PORT, TEST_LED_PIN);
 8000dc8:	2100      	movs	r1, #0
 8000dca:	480c      	ldr	r0, [pc, #48]	@ (8000dfc <main+0x1c4>)
 8000dcc:	f001 f9ea 	bl	80021a4 <MCAL_GPIO_TogglePin>
			HAL_Delay_ms(50);
 8000dd0:	2032      	movs	r0, #50	@ 0x32
 8000dd2:	f7ff ff11 	bl	8000bf8 <HAL_Delay_ms>
			MCAL_GPIO_TogglePin(TEST_LED_PORT, TEST_LED_PIN);
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	4808      	ldr	r0, [pc, #32]	@ (8000dfc <main+0x1c4>)
 8000dda:	f001 f9e3 	bl	80021a4 <MCAL_GPIO_TogglePin>
			HAL_Delay_ms(50);
 8000dde:	2032      	movs	r0, #50	@ 0x32
 8000de0:	f7ff ff0a 	bl	8000bf8 <HAL_Delay_ms>
			MCAL_GPIO_TogglePin(TEST_LED_PORT, TEST_LED_PIN);
 8000de4:	2100      	movs	r1, #0
 8000de6:	4805      	ldr	r0, [pc, #20]	@ (8000dfc <main+0x1c4>)
 8000de8:	f001 f9dc 	bl	80021a4 <MCAL_GPIO_TogglePin>
		}

		HAL_Delay_ms(1000);
 8000dec:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000df0:	f7ff ff02 	bl	8000bf8 <HAL_Delay_ms>
	{
 8000df4:	e7d3      	b.n	8000d9e <main+0x166>
 8000df6:	bf00      	nop
 8000df8:	40023800 	.word	0x40023800
 8000dfc:	40020000 	.word	0x40020000
 8000e00:	40013000 	.word	0x40013000
 8000e04:	08004ae8 	.word	0x08004ae8
 8000e08:	08004af0 	.word	0x08004af0

08000e0c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	af00      	add	r7, sp, #0
  return 1;
 8000e10:	2301      	movs	r3, #1
}
 8000e12:	4618      	mov	r0, r3
 8000e14:	46bd      	mov	sp, r7
 8000e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1a:	4770      	bx	lr

08000e1c <_kill>:

int _kill(int pid, int sig)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b082      	sub	sp, #8
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
 8000e24:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000e26:	f001 ff7f 	bl	8002d28 <__errno>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	2216      	movs	r2, #22
 8000e2e:	601a      	str	r2, [r3, #0]
  return -1;
 8000e30:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e34:	4618      	mov	r0, r3
 8000e36:	3708      	adds	r7, #8
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd80      	pop	{r7, pc}

08000e3c <_exit>:

void _exit (int status)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b082      	sub	sp, #8
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000e44:	f04f 31ff 	mov.w	r1, #4294967295
 8000e48:	6878      	ldr	r0, [r7, #4]
 8000e4a:	f7ff ffe7 	bl	8000e1c <_kill>
  while (1) {}    /* Make sure we hang here */
 8000e4e:	bf00      	nop
 8000e50:	e7fd      	b.n	8000e4e <_exit+0x12>

08000e52 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e52:	b580      	push	{r7, lr}
 8000e54:	b086      	sub	sp, #24
 8000e56:	af00      	add	r7, sp, #0
 8000e58:	60f8      	str	r0, [r7, #12]
 8000e5a:	60b9      	str	r1, [r7, #8]
 8000e5c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e5e:	2300      	movs	r3, #0
 8000e60:	617b      	str	r3, [r7, #20]
 8000e62:	e00a      	b.n	8000e7a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e64:	f3af 8000 	nop.w
 8000e68:	4601      	mov	r1, r0
 8000e6a:	68bb      	ldr	r3, [r7, #8]
 8000e6c:	1c5a      	adds	r2, r3, #1
 8000e6e:	60ba      	str	r2, [r7, #8]
 8000e70:	b2ca      	uxtb	r2, r1
 8000e72:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e74:	697b      	ldr	r3, [r7, #20]
 8000e76:	3301      	adds	r3, #1
 8000e78:	617b      	str	r3, [r7, #20]
 8000e7a:	697a      	ldr	r2, [r7, #20]
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	dbf0      	blt.n	8000e64 <_read+0x12>
  }

  return len;
 8000e82:	687b      	ldr	r3, [r7, #4]
}
 8000e84:	4618      	mov	r0, r3
 8000e86:	3718      	adds	r7, #24
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	bd80      	pop	{r7, pc}

08000e8c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b086      	sub	sp, #24
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	60f8      	str	r0, [r7, #12]
 8000e94:	60b9      	str	r1, [r7, #8]
 8000e96:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e98:	2300      	movs	r3, #0
 8000e9a:	617b      	str	r3, [r7, #20]
 8000e9c:	e009      	b.n	8000eb2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000e9e:	68bb      	ldr	r3, [r7, #8]
 8000ea0:	1c5a      	adds	r2, r3, #1
 8000ea2:	60ba      	str	r2, [r7, #8]
 8000ea4:	781b      	ldrb	r3, [r3, #0]
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000eac:	697b      	ldr	r3, [r7, #20]
 8000eae:	3301      	adds	r3, #1
 8000eb0:	617b      	str	r3, [r7, #20]
 8000eb2:	697a      	ldr	r2, [r7, #20]
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	429a      	cmp	r2, r3
 8000eb8:	dbf1      	blt.n	8000e9e <_write+0x12>
  }
  return len;
 8000eba:	687b      	ldr	r3, [r7, #4]
}
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	3718      	adds	r7, #24
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}

08000ec4 <_close>:

int _close(int file)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b083      	sub	sp, #12
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ecc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	370c      	adds	r7, #12
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eda:	4770      	bx	lr

08000edc <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000edc:	b480      	push	{r7}
 8000ede:	b083      	sub	sp, #12
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
 8000ee4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000eec:	605a      	str	r2, [r3, #4]
  return 0;
 8000eee:	2300      	movs	r3, #0
}
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	370c      	adds	r7, #12
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efa:	4770      	bx	lr

08000efc <_isatty>:

int _isatty(int file)
{
 8000efc:	b480      	push	{r7}
 8000efe:	b083      	sub	sp, #12
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000f04:	2301      	movs	r3, #1
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	370c      	adds	r7, #12
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr

08000f12 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000f12:	b480      	push	{r7}
 8000f14:	b085      	sub	sp, #20
 8000f16:	af00      	add	r7, sp, #0
 8000f18:	60f8      	str	r0, [r7, #12]
 8000f1a:	60b9      	str	r1, [r7, #8]
 8000f1c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000f1e:	2300      	movs	r3, #0
}
 8000f20:	4618      	mov	r0, r3
 8000f22:	3714      	adds	r7, #20
 8000f24:	46bd      	mov	sp, r7
 8000f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f2a:	4770      	bx	lr

08000f2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	b086      	sub	sp, #24
 8000f30:	af00      	add	r7, sp, #0
 8000f32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f34:	4a14      	ldr	r2, [pc, #80]	@ (8000f88 <_sbrk+0x5c>)
 8000f36:	4b15      	ldr	r3, [pc, #84]	@ (8000f8c <_sbrk+0x60>)
 8000f38:	1ad3      	subs	r3, r2, r3
 8000f3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f3c:	697b      	ldr	r3, [r7, #20]
 8000f3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f40:	4b13      	ldr	r3, [pc, #76]	@ (8000f90 <_sbrk+0x64>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	2b00      	cmp	r3, #0
 8000f46:	d102      	bne.n	8000f4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f48:	4b11      	ldr	r3, [pc, #68]	@ (8000f90 <_sbrk+0x64>)
 8000f4a:	4a12      	ldr	r2, [pc, #72]	@ (8000f94 <_sbrk+0x68>)
 8000f4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f4e:	4b10      	ldr	r3, [pc, #64]	@ (8000f90 <_sbrk+0x64>)
 8000f50:	681a      	ldr	r2, [r3, #0]
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	4413      	add	r3, r2
 8000f56:	693a      	ldr	r2, [r7, #16]
 8000f58:	429a      	cmp	r2, r3
 8000f5a:	d207      	bcs.n	8000f6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f5c:	f001 fee4 	bl	8002d28 <__errno>
 8000f60:	4603      	mov	r3, r0
 8000f62:	220c      	movs	r2, #12
 8000f64:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f66:	f04f 33ff 	mov.w	r3, #4294967295
 8000f6a:	e009      	b.n	8000f80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f6c:	4b08      	ldr	r3, [pc, #32]	@ (8000f90 <_sbrk+0x64>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f72:	4b07      	ldr	r3, [pc, #28]	@ (8000f90 <_sbrk+0x64>)
 8000f74:	681a      	ldr	r2, [r3, #0]
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	4413      	add	r3, r2
 8000f7a:	4a05      	ldr	r2, [pc, #20]	@ (8000f90 <_sbrk+0x64>)
 8000f7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f7e:	68fb      	ldr	r3, [r7, #12]
}
 8000f80:	4618      	mov	r0, r3
 8000f82:	3718      	adds	r7, #24
 8000f84:	46bd      	mov	sp, r7
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	20010000 	.word	0x20010000
 8000f8c:	00000400 	.word	0x00000400
 8000f90:	200001e8 	.word	0x200001e8
 8000f94:	20000418 	.word	0x20000418

08000f98 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000f98:	480d      	ldr	r0, [pc, #52]	@ (8000fd0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000f9a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000f9c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000fa0:	480c      	ldr	r0, [pc, #48]	@ (8000fd4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000fa2:	490d      	ldr	r1, [pc, #52]	@ (8000fd8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000fa4:	4a0d      	ldr	r2, [pc, #52]	@ (8000fdc <LoopForever+0xe>)
  movs r3, #0
 8000fa6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000fa8:	e002      	b.n	8000fb0 <LoopCopyDataInit>

08000faa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000faa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000fac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000fae:	3304      	adds	r3, #4

08000fb0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000fb0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000fb2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000fb4:	d3f9      	bcc.n	8000faa <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000fb6:	4a0a      	ldr	r2, [pc, #40]	@ (8000fe0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000fb8:	4c0a      	ldr	r4, [pc, #40]	@ (8000fe4 <LoopForever+0x16>)
  movs r3, #0
 8000fba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000fbc:	e001      	b.n	8000fc2 <LoopFillZerobss>

08000fbe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000fbe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000fc0:	3204      	adds	r2, #4

08000fc2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000fc2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000fc4:	d3fb      	bcc.n	8000fbe <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000fc6:	f001 feb5 	bl	8002d34 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000fca:	f7ff fe35 	bl	8000c38 <main>

08000fce <LoopForever>:

LoopForever:
  b LoopForever
 8000fce:	e7fe      	b.n	8000fce <LoopForever>
  ldr   r0, =_estack
 8000fd0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000fd4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000fd8:	200001cc 	.word	0x200001cc
  ldr r2, =_sidata
 8000fdc:	08004e94 	.word	0x08004e94
  ldr r2, =_sbss
 8000fe0:	200001cc 	.word	0x200001cc
  ldr r4, =_ebss
 8000fe4:	20000418 	.word	0x20000418

08000fe8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000fe8:	e7fe      	b.n	8000fe8 <ADC_IRQHandler>
	...

08000fec <NRF_CSN_Select>:

/**
 * @brief  Selects the NRF chip (CSN = LOW)
 */
static void NRF_CSN_Select(void)
    {
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0
    MCAL_GPIO_WritePin(NRF_CSN_PORT, NRF_CSN_PIN, GPIO_PIN_RST);
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	2104      	movs	r1, #4
 8000ff4:	4802      	ldr	r0, [pc, #8]	@ (8001000 <NRF_CSN_Select+0x14>)
 8000ff6:	f001 f8b0 	bl	800215a <MCAL_GPIO_WritePin>
    }
 8000ffa:	bf00      	nop
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	40020000 	.word	0x40020000

08001004 <NRF_CSN_Unselect>:

/**
 * @brief  Deselects the NRF chip (CSN = HIGH)
 */
static void NRF_CSN_Unselect(void)
    {
 8001004:	b580      	push	{r7, lr}
 8001006:	af00      	add	r7, sp, #0
    MCAL_GPIO_WritePin(NRF_CSN_PORT, NRF_CSN_PIN, GPIO_PIN_SET);
 8001008:	2201      	movs	r2, #1
 800100a:	2104      	movs	r1, #4
 800100c:	4802      	ldr	r0, [pc, #8]	@ (8001018 <NRF_CSN_Unselect+0x14>)
 800100e:	f001 f8a4 	bl	800215a <MCAL_GPIO_WritePin>
    }
 8001012:	bf00      	nop
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	40020000 	.word	0x40020000

0800101c <NRF_CE_Enable>:

/**
 * @brief  Enables the NRF chip (CE = HIGH)
 */
static void NRF_CE_Enable(void)
    {
 800101c:	b580      	push	{r7, lr}
 800101e:	af00      	add	r7, sp, #0
    MCAL_GPIO_WritePin(NRF_CE_PORT, NRF_CE_PIN, GPIO_PIN_SET);
 8001020:	2201      	movs	r2, #1
 8001022:	2103      	movs	r1, #3
 8001024:	4802      	ldr	r0, [pc, #8]	@ (8001030 <NRF_CE_Enable+0x14>)
 8001026:	f001 f898 	bl	800215a <MCAL_GPIO_WritePin>
    }
 800102a:	bf00      	nop
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	40020000 	.word	0x40020000

08001034 <NRF_CE_Disable>:

/**
 * @brief  Disables the NRF chip (CE = LOW)
 */
static void NRF_CE_Disable(void)
    {
 8001034:	b580      	push	{r7, lr}
 8001036:	af00      	add	r7, sp, #0
    MCAL_GPIO_WritePin(NRF_CE_PORT, NRF_CE_PIN, GPIO_PIN_RST);
 8001038:	2200      	movs	r2, #0
 800103a:	2103      	movs	r1, #3
 800103c:	4802      	ldr	r0, [pc, #8]	@ (8001048 <NRF_CE_Disable+0x14>)
 800103e:	f001 f88c 	bl	800215a <MCAL_GPIO_WritePin>
    }
 8001042:	bf00      	nop
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	40020000 	.word	0x40020000

0800104c <NRF_SPI_TransceiveByte>:
/**
 * @brief  Transmits and receives a single byte over SPI using your driver
 * @retval The byte received from the SPI bus
 */
static uint8_t NRF_SPI_TransceiveByte(uint8_t data)
    {
 800104c:	b580      	push	{r7, lr}
 800104e:	b084      	sub	sp, #16
 8001050:	af00      	add	r7, sp, #0
 8001052:	4603      	mov	r3, r0
 8001054:	71fb      	strb	r3, [r7, #7]
    uint8_t buffer = data;
 8001056:	79fb      	ldrb	r3, [r7, #7]
 8001058:	73fb      	strb	r3, [r7, #15]
    // Use your SPI driver's Transceive function
    // This function relies on the G_SPIx global var set by MCAL_SPI_Init
    MCAL_SPI_Transceive(&buffer, Polling_Enable);
 800105a:	f107 030f 	add.w	r3, r7, #15
 800105e:	2100      	movs	r1, #0
 8001060:	4618      	mov	r0, r3
 8001062:	f000 fd4f 	bl	8001b04 <MCAL_SPI_Transceive>
    return buffer;
 8001066:	7bfb      	ldrb	r3, [r7, #15]
    }
 8001068:	4618      	mov	r0, r3
 800106a:	3710      	adds	r7, #16
 800106c:	46bd      	mov	sp, r7
 800106e:	bd80      	pop	{r7, pc}

08001070 <HAL_NRF24L01_SelectDevice_Init>:
/**
 * @brief  Initializes the GPIO pins for CE and CSN
 * @note   This is the "select device" init part.
 */
static void HAL_NRF24L01_SelectDevice_Init(void)
    {
 8001070:	b580      	push	{r7, lr}
 8001072:	b084      	sub	sp, #16
 8001074:	af00      	add	r7, sp, #0
    GPIO_PinConfig_t Pin_Config;

    // 1. Configure CSN pin (PA4) as GPIO Output
    // Your MCAL_SPI_Init configures this as AF, we must override it
    // to be a software-controlled GPIO Output.
    Pin_Config.GPIO_PinNumber = NRF_CSN_PIN;
 8001076:	2304      	movs	r3, #4
 8001078:	803b      	strh	r3, [r7, #0]
    Pin_Config.GPIO_MODE = GPIO_MODE_OP; // General Purpose Output
 800107a:	2301      	movs	r3, #1
 800107c:	807b      	strh	r3, [r7, #2]
    Pin_Config.GPIO_TYPE = GPIO_TYPE_PP; // Push-Pull
 800107e:	2300      	movs	r3, #0
 8001080:	813b      	strh	r3, [r7, #8]
    Pin_Config.GPIO_Output_Speed = GPIO_SPEED_HIGH;
 8001082:	2302      	movs	r3, #2
 8001084:	81bb      	strh	r3, [r7, #12]
    Pin_Config.GPIO_PU_PD = GPIO_PU_PD_PU; // Pull-up
 8001086:	2301      	movs	r3, #1
 8001088:	817b      	strh	r3, [r7, #10]
    MCAL_GPIO_Init(NRF_CSN_PORT, &Pin_Config);
 800108a:	463b      	mov	r3, r7
 800108c:	4619      	mov	r1, r3
 800108e:	480d      	ldr	r0, [pc, #52]	@ (80010c4 <HAL_NRF24L01_SelectDevice_Init+0x54>)
 8001090:	f000 ff64 	bl	8001f5c <MCAL_GPIO_Init>

    // 2. Configure CE pin (PA3) as GPIO Output
    Pin_Config.GPIO_PinNumber = NRF_CE_PIN;
 8001094:	2303      	movs	r3, #3
 8001096:	803b      	strh	r3, [r7, #0]
    Pin_Config.GPIO_MODE = GPIO_MODE_OP;
 8001098:	2301      	movs	r3, #1
 800109a:	807b      	strh	r3, [r7, #2]
    Pin_Config.GPIO_TYPE = GPIO_TYPE_PP;
 800109c:	2300      	movs	r3, #0
 800109e:	813b      	strh	r3, [r7, #8]
    Pin_Config.GPIO_Output_Speed = GPIO_SPEED_HIGH;
 80010a0:	2302      	movs	r3, #2
 80010a2:	81bb      	strh	r3, [r7, #12]
    Pin_Config.GPIO_PU_PD = GPIO_PU_PD_NONE; // No pull
 80010a4:	2300      	movs	r3, #0
 80010a6:	817b      	strh	r3, [r7, #10]
    MCAL_GPIO_Init(NRF_CE_PORT, &Pin_Config);
 80010a8:	463b      	mov	r3, r7
 80010aa:	4619      	mov	r1, r3
 80010ac:	4805      	ldr	r0, [pc, #20]	@ (80010c4 <HAL_NRF24L01_SelectDevice_Init+0x54>)
 80010ae:	f000 ff55 	bl	8001f5c <MCAL_GPIO_Init>

    // 3. Set initial states
    NRF_CE_Disable();
 80010b2:	f7ff ffbf 	bl	8001034 <NRF_CE_Disable>
    NRF_CSN_Unselect();
 80010b6:	f7ff ffa5 	bl	8001004 <NRF_CSN_Unselect>
    }
 80010ba:	bf00      	nop
 80010bc:	3710      	adds	r7, #16
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	40020000 	.word	0x40020000

080010c8 <HAL_NRF24L01_Write_Cmd>:

/**
 * @brief  Writes a single-byte command to the NRF
 */
static void HAL_NRF24L01_Write_Cmd(uint8_t cmd)
    {
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b082      	sub	sp, #8
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	4603      	mov	r3, r0
 80010d0:	71fb      	strb	r3, [r7, #7]
    NRF_CSN_Select();
 80010d2:	f7ff ff8b 	bl	8000fec <NRF_CSN_Select>
    NRF_SPI_TransceiveByte(cmd);
 80010d6:	79fb      	ldrb	r3, [r7, #7]
 80010d8:	4618      	mov	r0, r3
 80010da:	f7ff ffb7 	bl	800104c <NRF_SPI_TransceiveByte>
    NRF_CSN_Unselect();
 80010de:	f7ff ff91 	bl	8001004 <NRF_CSN_Unselect>
    }
 80010e2:	bf00      	nop
 80010e4:	3708      	adds	r7, #8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}

080010ea <HAL_NRF24L01_Reset>:

/**
 * @brief  Resets the NRF registers to their default values
 */
static void HAL_NRF24L01_Reset(void)
    {
 80010ea:	b580      	push	{r7, lr}
 80010ec:	b082      	sub	sp, #8
 80010ee:	af00      	add	r7, sp, #0
    uint8_t temp;

    NRF_CE_Disable();
 80010f0:	f7ff ffa0 	bl	8001034 <NRF_CE_Disable>
    NRF_CSN_Unselect();
 80010f4:	f7ff ff86 	bl	8001004 <NRF_CSN_Unselect>

    // Reset all registers to default (values from reference code)
    temp = 0x08; // CONFIG_REGISTER_DEFAULT
 80010f8:	2308      	movs	r3, #8
 80010fa:	71fb      	strb	r3, [r7, #7]
    HAL_NRF24L01_Write(CONFIG, &temp, 1, CLOSE);
 80010fc:	1df9      	adds	r1, r7, #7
 80010fe:	2300      	movs	r3, #0
 8001100:	2201      	movs	r2, #1
 8001102:	2000      	movs	r0, #0
 8001104:	f000 f871 	bl	80011ea <HAL_NRF24L01_Write>
    temp = 0x3F; // EN_AA_REGISTER_DEFAULT
 8001108:	233f      	movs	r3, #63	@ 0x3f
 800110a:	71fb      	strb	r3, [r7, #7]
    HAL_NRF24L01_Write(EN_AA, &temp, 1, CLOSE);
 800110c:	1df9      	adds	r1, r7, #7
 800110e:	2300      	movs	r3, #0
 8001110:	2201      	movs	r2, #1
 8001112:	2001      	movs	r0, #1
 8001114:	f000 f869 	bl	80011ea <HAL_NRF24L01_Write>
    temp = 0x00; // EN_RXADDR_REGISTER_DEFAULT
 8001118:	2300      	movs	r3, #0
 800111a:	71fb      	strb	r3, [r7, #7]
    HAL_NRF24L01_Write(EN_RXADDR, &temp, 1, CLOSE);
 800111c:	1df9      	adds	r1, r7, #7
 800111e:	2300      	movs	r3, #0
 8001120:	2201      	movs	r2, #1
 8001122:	2002      	movs	r0, #2
 8001124:	f000 f861 	bl	80011ea <HAL_NRF24L01_Write>
    temp = 0x03; // SETUP_AW_REGISTER_DEFAULT
 8001128:	2303      	movs	r3, #3
 800112a:	71fb      	strb	r3, [r7, #7]
    HAL_NRF24L01_Write(SETUP_AW, &temp, 1, CLOSE);
 800112c:	1df9      	adds	r1, r7, #7
 800112e:	2300      	movs	r3, #0
 8001130:	2201      	movs	r2, #1
 8001132:	2003      	movs	r0, #3
 8001134:	f000 f859 	bl	80011ea <HAL_NRF24L01_Write>
    temp = 0x02; // RF_CH_REGISTER_DEFAULT
 8001138:	2302      	movs	r3, #2
 800113a:	71fb      	strb	r3, [r7, #7]
    HAL_NRF24L01_Write(RF_CH, &temp, 1, CLOSE);
 800113c:	1df9      	adds	r1, r7, #7
 800113e:	2300      	movs	r3, #0
 8001140:	2201      	movs	r2, #1
 8001142:	2005      	movs	r0, #5
 8001144:	f000 f851 	bl	80011ea <HAL_NRF24L01_Write>
    temp = 0x0E; // RF_SETUP_REGISTER_DEFAULT
 8001148:	230e      	movs	r3, #14
 800114a:	71fb      	strb	r3, [r7, #7]
    HAL_NRF24L01_Write(RF_SETUP, &temp, 1, CLOSE);
 800114c:	1df9      	adds	r1, r7, #7
 800114e:	2300      	movs	r3, #0
 8001150:	2201      	movs	r2, #1
 8001152:	2006      	movs	r0, #6
 8001154:	f000 f849 	bl	80011ea <HAL_NRF24L01_Write>
    temp = 0x0E; // STATUS_REGISTER_DEFAULT
 8001158:	230e      	movs	r3, #14
 800115a:	71fb      	strb	r3, [r7, #7]
    HAL_NRF24L01_Write(STATUS, &temp, 1, CLOSE);
 800115c:	1df9      	adds	r1, r7, #7
 800115e:	2300      	movs	r3, #0
 8001160:	2201      	movs	r2, #1
 8001162:	2007      	movs	r0, #7
 8001164:	f000 f841 	bl	80011ea <HAL_NRF24L01_Write>

    // Clear status flags by writing 1 to them
    temp = (1 << RX_DR) | (1 << TX_DS) | (1 << MAX_RT);
 8001168:	2370      	movs	r3, #112	@ 0x70
 800116a:	71fb      	strb	r3, [r7, #7]
    HAL_NRF24L01_Write(STATUS, &temp, 1, CLOSE);
 800116c:	1df9      	adds	r1, r7, #7
 800116e:	2300      	movs	r3, #0
 8001170:	2201      	movs	r2, #1
 8001172:	2007      	movs	r0, #7
 8001174:	f000 f839 	bl	80011ea <HAL_NRF24L01_Write>

    // Flush FIFOs
    HAL_NRF24L01_Write_Cmd(FLUSH_TX);
 8001178:	20e1      	movs	r0, #225	@ 0xe1
 800117a:	f7ff ffa5 	bl	80010c8 <HAL_NRF24L01_Write_Cmd>
    HAL_NRF24L01_Write_Cmd(FLUSH_RX);
 800117e:	20e2      	movs	r0, #226	@ 0xe2
 8001180:	f7ff ffa2 	bl	80010c8 <HAL_NRF24L01_Write_Cmd>
    }
 8001184:	bf00      	nop
 8001186:	3708      	adds	r7, #8
 8001188:	46bd      	mov	sp, r7
 800118a:	bd80      	pop	{r7, pc}

0800118c <HAL_NRF24L01_Read>:
 * @param [in] 	- datalength: Number of bytes to read
 * @param [in] 	- spi_state: CLOSE (1) to release CSN, OPEN (0) to keep it selected
 * @retval 		- none
 */
void HAL_NRF24L01_Read(uint8_t address, uint8_t *data, uint8_t datalength, uint8_t spi_state)
    {
 800118c:	b590      	push	{r4, r7, lr}
 800118e:	b085      	sub	sp, #20
 8001190:	af00      	add	r7, sp, #0
 8001192:	6039      	str	r1, [r7, #0]
 8001194:	4611      	mov	r1, r2
 8001196:	461a      	mov	r2, r3
 8001198:	4603      	mov	r3, r0
 800119a:	71fb      	strb	r3, [r7, #7]
 800119c:	460b      	mov	r3, r1
 800119e:	71bb      	strb	r3, [r7, #6]
 80011a0:	4613      	mov	r3, r2
 80011a2:	717b      	strb	r3, [r7, #5]
    uint8_t cmd = R_REGISTER | address;
 80011a4:	79fb      	ldrb	r3, [r7, #7]
 80011a6:	73bb      	strb	r3, [r7, #14]
    uint8_t i;

    NRF_CSN_Select();
 80011a8:	f7ff ff20 	bl	8000fec <NRF_CSN_Select>
    NRF_SPI_TransceiveByte(cmd); // Send Read command + register address
 80011ac:	7bbb      	ldrb	r3, [r7, #14]
 80011ae:	4618      	mov	r0, r3
 80011b0:	f7ff ff4c 	bl	800104c <NRF_SPI_TransceiveByte>

    for(i = 0; i < datalength; i++)
 80011b4:	2300      	movs	r3, #0
 80011b6:	73fb      	strb	r3, [r7, #15]
 80011b8:	e00a      	b.n	80011d0 <HAL_NRF24L01_Read+0x44>
	{
	data[i] = NRF_SPI_TransceiveByte(NOP); // Clock in data by sending NOPs
 80011ba:	7bfb      	ldrb	r3, [r7, #15]
 80011bc:	683a      	ldr	r2, [r7, #0]
 80011be:	18d4      	adds	r4, r2, r3
 80011c0:	20ff      	movs	r0, #255	@ 0xff
 80011c2:	f7ff ff43 	bl	800104c <NRF_SPI_TransceiveByte>
 80011c6:	4603      	mov	r3, r0
 80011c8:	7023      	strb	r3, [r4, #0]
    for(i = 0; i < datalength; i++)
 80011ca:	7bfb      	ldrb	r3, [r7, #15]
 80011cc:	3301      	adds	r3, #1
 80011ce:	73fb      	strb	r3, [r7, #15]
 80011d0:	7bfa      	ldrb	r2, [r7, #15]
 80011d2:	79bb      	ldrb	r3, [r7, #6]
 80011d4:	429a      	cmp	r2, r3
 80011d6:	d3f0      	bcc.n	80011ba <HAL_NRF24L01_Read+0x2e>
	}

    if(spi_state == CLOSE)
 80011d8:	797b      	ldrb	r3, [r7, #5]
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d101      	bne.n	80011e2 <HAL_NRF24L01_Read+0x56>
	{
	NRF_CSN_Unselect();
 80011de:	f7ff ff11 	bl	8001004 <NRF_CSN_Unselect>
	}
    }
 80011e2:	bf00      	nop
 80011e4:	3714      	adds	r7, #20
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd90      	pop	{r4, r7, pc}

080011ea <HAL_NRF24L01_Write>:
 * @param [in] 	- datalength: Number of bytes to write
 * @param [in] 	- spi_state: CLOSE (1) to release CSN, OPEN (0) to keep it selected
 * @retval 		- none
 */
void HAL_NRF24L01_Write(uint8_t address, uint8_t *data, uint8_t datalength, uint8_t spi_state)
    {
 80011ea:	b580      	push	{r7, lr}
 80011ec:	b084      	sub	sp, #16
 80011ee:	af00      	add	r7, sp, #0
 80011f0:	6039      	str	r1, [r7, #0]
 80011f2:	4611      	mov	r1, r2
 80011f4:	461a      	mov	r2, r3
 80011f6:	4603      	mov	r3, r0
 80011f8:	71fb      	strb	r3, [r7, #7]
 80011fa:	460b      	mov	r3, r1
 80011fc:	71bb      	strb	r3, [r7, #6]
 80011fe:	4613      	mov	r3, r2
 8001200:	717b      	strb	r3, [r7, #5]
    uint8_t cmd = W_REGISTER | address;
 8001202:	79fb      	ldrb	r3, [r7, #7]
 8001204:	f043 0320 	orr.w	r3, r3, #32
 8001208:	73bb      	strb	r3, [r7, #14]
    uint8_t i;

    NRF_CSN_Select();
 800120a:	f7ff feef 	bl	8000fec <NRF_CSN_Select>
    NRF_SPI_TransceiveByte(cmd); // Send Write command + register address
 800120e:	7bbb      	ldrb	r3, [r7, #14]
 8001210:	4618      	mov	r0, r3
 8001212:	f7ff ff1b 	bl	800104c <NRF_SPI_TransceiveByte>

    for(i = 0; i < datalength; i++)
 8001216:	2300      	movs	r3, #0
 8001218:	73fb      	strb	r3, [r7, #15]
 800121a:	e009      	b.n	8001230 <HAL_NRF24L01_Write+0x46>
	{
	NRF_SPI_TransceiveByte(data[i]); // Clock out data
 800121c:	7bfb      	ldrb	r3, [r7, #15]
 800121e:	683a      	ldr	r2, [r7, #0]
 8001220:	4413      	add	r3, r2
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	4618      	mov	r0, r3
 8001226:	f7ff ff11 	bl	800104c <NRF_SPI_TransceiveByte>
    for(i = 0; i < datalength; i++)
 800122a:	7bfb      	ldrb	r3, [r7, #15]
 800122c:	3301      	adds	r3, #1
 800122e:	73fb      	strb	r3, [r7, #15]
 8001230:	7bfa      	ldrb	r2, [r7, #15]
 8001232:	79bb      	ldrb	r3, [r7, #6]
 8001234:	429a      	cmp	r2, r3
 8001236:	d3f1      	bcc.n	800121c <HAL_NRF24L01_Write+0x32>
	}

    if(spi_state == CLOSE)
 8001238:	797b      	ldrb	r3, [r7, #5]
 800123a:	2b00      	cmp	r3, #0
 800123c:	d101      	bne.n	8001242 <HAL_NRF24L01_Write+0x58>
	{
	NRF_CSN_Unselect();
 800123e:	f7ff fee1 	bl	8001004 <NRF_CSN_Unselect>
	}
    }
 8001242:	bf00      	nop
 8001244:	3710      	adds	r7, #16
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}

0800124a <HAL_NRF24L01_Init>:
 * @retval 		- none
 * @note			- This function calls your MCAL_SPI_Init and then
 * initializes CE/CSN pins.
 */
void HAL_NRF24L01_Init(SPI_Typedef *SPIx, SPI_PinConfig_t *SPI_Config)
    {
 800124a:	b580      	push	{r7, lr}
 800124c:	b082      	sub	sp, #8
 800124e:	af00      	add	r7, sp, #0
 8001250:	6078      	str	r0, [r7, #4]
 8001252:	6039      	str	r1, [r7, #0]
    // 1. Initialize the SPI peripheral using your driver
    // This will set up MOSI, MISO, SCK, and set the G_SPIx global var
    MCAL_SPI_Init(SPIx, SPI_Config);
 8001254:	6839      	ldr	r1, [r7, #0]
 8001256:	6878      	ldr	r0, [r7, #4]
 8001258:	f000 fb7c 	bl	8001954 <MCAL_SPI_Init>

    // 2. Initialize CE and CSN pins (the "select device" pins)
    // This will re-configure CSN (NSS) as a GPIO Output
    HAL_NRF24L01_SelectDevice_Init();
 800125c:	f7ff ff08 	bl	8001070 <HAL_NRF24L01_SelectDevice_Init>

    // 3. Basic startup delay for NRF to power on
    MCAL_SysTicK_SetDelay_ms(StartUp_Delay);
 8001260:	2096      	movs	r0, #150	@ 0x96
 8001262:	f000 fd61 	bl	8001d28 <MCAL_SysTicK_SetDelay_ms>
    }
 8001266:	bf00      	nop
 8001268:	3708      	adds	r7, #8
 800126a:	46bd      	mov	sp, r7
 800126c:	bd80      	pop	{r7, pc}
	...

08001270 <HAL_NRF24L01_Device>:
 * @param [in]  	- DeviceMode: TRANSMITTER (0) or RECEIVER (1)
 * @param [in] 	- ResetState: RESET (1) or NO_RESET (0)
 * @retval 		- none
 */
void HAL_NRF24L01_Device(uint8_t DeviceMode, uint8_t ResetState)
    {
 8001270:	b580      	push	{r7, lr}
 8001272:	b084      	sub	sp, #16
 8001274:	af00      	add	r7, sp, #0
 8001276:	4603      	mov	r3, r0
 8001278:	460a      	mov	r2, r1
 800127a:	71fb      	strb	r3, [r7, #7]
 800127c:	4613      	mov	r3, r2
 800127e:	71bb      	strb	r3, [r7, #6]
    uint8_t config_val;

    if (ResetState == RESET)
 8001280:	79bb      	ldrb	r3, [r7, #6]
 8001282:	2b01      	cmp	r3, #1
 8001284:	d101      	bne.n	800128a <HAL_NRF24L01_Device+0x1a>
	{
	HAL_NRF24L01_Reset();
 8001286:	f7ff ff30 	bl	80010ea <HAL_NRF24L01_Reset>
	}

    MCAL_SysTicK_SetDelay_ms(PWR_Down_Delay);
 800128a:	2002      	movs	r0, #2
 800128c:	f000 fd4c 	bl	8001d28 <MCAL_SysTicK_SetDelay_ms>

    // Read current config
    HAL_NRF24L01_Read(CONFIG, &config_val, 1, CLOSE);
 8001290:	f107 010f 	add.w	r1, r7, #15
 8001294:	2300      	movs	r3, #0
 8001296:	2201      	movs	r2, #1
 8001298:	2000      	movs	r0, #0
 800129a:	f7ff ff77 	bl	800118c <HAL_NRF24L01_Read>

    // Set PWR_UP bit to enter Standby-I mode
    config_val |= (1 << PWR_UP);
 800129e:	7bfb      	ldrb	r3, [r7, #15]
 80012a0:	f043 0302 	orr.w	r3, r3, #2
 80012a4:	b2db      	uxtb	r3, r3
 80012a6:	73fb      	strb	r3, [r7, #15]

    if (DeviceMode == TRANSMITTER)
 80012a8:	79fb      	ldrb	r3, [r7, #7]
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d10a      	bne.n	80012c4 <HAL_NRF24L01_Device+0x54>
	{
	// Set as PTX (PRIM_RX = 0)
	config_val &= ~(1 << PRIM_RX);
 80012ae:	7bfb      	ldrb	r3, [r7, #15]
 80012b0:	f023 0301 	bic.w	r3, r3, #1
 80012b4:	b2db      	uxtb	r3, r3
 80012b6:	73fb      	strb	r3, [r7, #15]
	G_Current_Mode = PTX;
 80012b8:	4b10      	ldr	r3, [pc, #64]	@ (80012fc <HAL_NRF24L01_Device+0x8c>)
 80012ba:	2203      	movs	r2, #3
 80012bc:	701a      	strb	r2, [r3, #0]
	NRF_CE_Disable(); // CE is pulsed high only when transmitting
 80012be:	f7ff feb9 	bl	8001034 <NRF_CE_Disable>
 80012c2:	e009      	b.n	80012d8 <HAL_NRF24L01_Device+0x68>
	}
    else // RECEIVER
	{
	// Set as PRX (PRIM_RX = 1)
	config_val |= (1 << PRIM_RX);
 80012c4:	7bfb      	ldrb	r3, [r7, #15]
 80012c6:	f043 0301 	orr.w	r3, r3, #1
 80012ca:	b2db      	uxtb	r3, r3
 80012cc:	73fb      	strb	r3, [r7, #15]
	G_Current_Mode = PRX;
 80012ce:	4b0b      	ldr	r3, [pc, #44]	@ (80012fc <HAL_NRF24L01_Device+0x8c>)
 80012d0:	2204      	movs	r2, #4
 80012d2:	701a      	strb	r2, [r3, #0]
	NRF_CE_Enable(); // CE stays high to listen
 80012d4:	f7ff fea2 	bl	800101c <NRF_CE_Enable>
	}

    // Write new config
    HAL_NRF24L01_Write(CONFIG, &config_val, 1, CLOSE);
 80012d8:	f107 010f 	add.w	r1, r7, #15
 80012dc:	2300      	movs	r3, #0
 80012de:	2201      	movs	r2, #1
 80012e0:	2000      	movs	r0, #0
 80012e2:	f7ff ff82 	bl	80011ea <HAL_NRF24L01_Write>
    G_Current_Mode = DeviceMode;
 80012e6:	4a05      	ldr	r2, [pc, #20]	@ (80012fc <HAL_NRF24L01_Device+0x8c>)
 80012e8:	79fb      	ldrb	r3, [r7, #7]
 80012ea:	7013      	strb	r3, [r2, #0]

    // Wait for oscillator to stabilize (Tpd2stby)
    MCAL_SysTicK_SetDelay_ms(StandBy_Delay);
 80012ec:	2002      	movs	r0, #2
 80012ee:	f000 fd1b 	bl	8001d28 <MCAL_SysTicK_SetDelay_ms>
    }
 80012f2:	bf00      	nop
 80012f4:	3710      	adds	r7, #16
 80012f6:	46bd      	mov	sp, r7
 80012f8:	bd80      	pop	{r7, pc}
 80012fa:	bf00      	nop
 80012fc:	20000000 	.word	0x20000000

08001300 <HAL_NRF24L01_Transmit>:
 * @param [in]  	- payload: Pointer to the data buffer
 * @param [in] 	- payload_width: Number of bytes to send (1-32)
 * @param [in] 	- ack_mode: ACK_MODE (0) or NO_ACK_MODE (1)
 * @retval 		- uint8_t: TRANSMIT_DONE, TRANSMIT_FAILED
 */
uint8_t HAL_NRF24L01_Transmit(uint8_t *payload, uint8_t payload_width, uint8_t ack_mode){
 8001300:	b580      	push	{r7, lr}
 8001302:	b084      	sub	sp, #16
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
 8001308:	460b      	mov	r3, r1
 800130a:	70fb      	strb	r3, [r7, #3]
 800130c:	4613      	mov	r3, r2
 800130e:	70bb      	strb	r3, [r7, #2]
    uint8_t status;
    uint8_t cmd;
    uint8_t i;

    if (G_Current_Mode != TRANSMITTER)
 8001310:	4b37      	ldr	r3, [pc, #220]	@ (80013f0 <HAL_NRF24L01_Transmit+0xf0>)
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d001      	beq.n	800131c <HAL_NRF24L01_Transmit+0x1c>
	return TRANSMIT_FAIL; // Must be in PTX mode
 8001318:	2300      	movs	r3, #0
 800131a:	e064      	b.n	80013e6 <HAL_NRF24L01_Transmit+0xe6>

    // 1. Check if TX FIFO is full (using the new unique name)
    HAL_NRF24L01_Read(STATUS, &status, 1, CLOSE);
 800131c:	f107 010d 	add.w	r1, r7, #13
 8001320:	2300      	movs	r3, #0
 8001322:	2201      	movs	r2, #1
 8001324:	2007      	movs	r0, #7
 8001326:	f7ff ff31 	bl	800118c <HAL_NRF24L01_Read>
    if (status & (1 << STATUS_TX_FULL))
 800132a:	7b7b      	ldrb	r3, [r7, #13]
 800132c:	f003 0301 	and.w	r3, r3, #1
 8001330:	2b00      	cmp	r3, #0
 8001332:	d001      	beq.n	8001338 <HAL_NRF24L01_Transmit+0x38>
	{
	return TRANSMIT_FAIL; // TX FIFO is full, can't send
 8001334:	2300      	movs	r3, #0
 8001336:	e056      	b.n	80013e6 <HAL_NRF24L01_Transmit+0xe6>
	}

    // 2. Select payload command (with or without ACK)
    if (ack_mode == NO_ACK_MODE)
 8001338:	78bb      	ldrb	r3, [r7, #2]
 800133a:	2b01      	cmp	r3, #1
 800133c:	d102      	bne.n	8001344 <HAL_NRF24L01_Transmit+0x44>
	{
	cmd = W_TX_PAYLOAD_NOACK;
 800133e:	2358      	movs	r3, #88	@ 0x58
 8001340:	73fb      	strb	r3, [r7, #15]
 8001342:	e001      	b.n	8001348 <HAL_NRF24L01_Transmit+0x48>
	}
    else
	{
	cmd = W_TX_PAYLOAD;
 8001344:	23a0      	movs	r3, #160	@ 0xa0
 8001346:	73fb      	strb	r3, [r7, #15]
	}

    // 3. Load payload into TX FIFO
    NRF_CSN_Select();
 8001348:	f7ff fe50 	bl	8000fec <NRF_CSN_Select>
    NRF_SPI_TransceiveByte(cmd); // Send TX Payload command
 800134c:	7bfb      	ldrb	r3, [r7, #15]
 800134e:	4618      	mov	r0, r3
 8001350:	f7ff fe7c 	bl	800104c <NRF_SPI_TransceiveByte>
    for (i = 0; i < payload_width; i++)
 8001354:	2300      	movs	r3, #0
 8001356:	73bb      	strb	r3, [r7, #14]
 8001358:	e009      	b.n	800136e <HAL_NRF24L01_Transmit+0x6e>
	{
	NRF_SPI_TransceiveByte(payload[i]); // Send payload bytes
 800135a:	7bbb      	ldrb	r3, [r7, #14]
 800135c:	687a      	ldr	r2, [r7, #4]
 800135e:	4413      	add	r3, r2
 8001360:	781b      	ldrb	r3, [r3, #0]
 8001362:	4618      	mov	r0, r3
 8001364:	f7ff fe72 	bl	800104c <NRF_SPI_TransceiveByte>
    for (i = 0; i < payload_width; i++)
 8001368:	7bbb      	ldrb	r3, [r7, #14]
 800136a:	3301      	adds	r3, #1
 800136c:	73bb      	strb	r3, [r7, #14]
 800136e:	7bba      	ldrb	r2, [r7, #14]
 8001370:	78fb      	ldrb	r3, [r7, #3]
 8001372:	429a      	cmp	r2, r3
 8001374:	d3f1      	bcc.n	800135a <HAL_NRF24L01_Transmit+0x5a>
	}
    NRF_CSN_Unselect();
 8001376:	f7ff fe45 	bl	8001004 <NRF_CSN_Unselect>

    // 4. Pulse CE high for > 10us to start transmission
    NRF_CE_Enable();
 800137a:	f7ff fe4f 	bl	800101c <NRF_CE_Enable>
    MCAL_SysTicK_SetDelay_ms(1);
 800137e:	2001      	movs	r0, #1
 8001380:	f000 fcd2 	bl	8001d28 <MCAL_SysTicK_SetDelay_ms>
    NRF_CE_Disable();
 8001384:	f7ff fe56 	bl	8001034 <NRF_CE_Disable>

    // 5. Wait for transmission to complete (blocking poll)
    while(1)
	{
	HAL_NRF24L01_Read(STATUS, &status, 1, CLOSE);
 8001388:	f107 010d 	add.w	r1, r7, #13
 800138c:	2300      	movs	r3, #0
 800138e:	2201      	movs	r2, #1
 8001390:	2007      	movs	r0, #7
 8001392:	f7ff fefb 	bl	800118c <HAL_NRF24L01_Read>

	if (status & (1 << TX_DS))
 8001396:	7b7b      	ldrb	r3, [r7, #13]
 8001398:	f003 0320 	and.w	r3, r3, #32
 800139c:	2b00      	cmp	r3, #0
 800139e:	d00d      	beq.n	80013bc <HAL_NRF24L01_Transmit+0xbc>
	    {
	    // Success! Clear the flag
	    status |= (1 << TX_DS);
 80013a0:	7b7b      	ldrb	r3, [r7, #13]
 80013a2:	f043 0320 	orr.w	r3, r3, #32
 80013a6:	b2db      	uxtb	r3, r3
 80013a8:	737b      	strb	r3, [r7, #13]
	    HAL_NRF24L01_Write(STATUS, &status, 1, CLOSE);
 80013aa:	f107 010d 	add.w	r1, r7, #13
 80013ae:	2300      	movs	r3, #0
 80013b0:	2201      	movs	r2, #1
 80013b2:	2007      	movs	r0, #7
 80013b4:	f7ff ff19 	bl	80011ea <HAL_NRF24L01_Write>
	    return TRANSMIT_DONE;
 80013b8:	2301      	movs	r3, #1
 80013ba:	e014      	b.n	80013e6 <HAL_NRF24L01_Transmit+0xe6>
	    }

	if (status & (1 << MAX_RT))
 80013bc:	7b7b      	ldrb	r3, [r7, #13]
 80013be:	f003 0310 	and.w	r3, r3, #16
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d0e0      	beq.n	8001388 <HAL_NRF24L01_Transmit+0x88>
	    {
	    // Failed (Max Retransmits). Clear the flag.
	    status |= (1 << MAX_RT);
 80013c6:	7b7b      	ldrb	r3, [r7, #13]
 80013c8:	f043 0310 	orr.w	r3, r3, #16
 80013cc:	b2db      	uxtb	r3, r3
 80013ce:	737b      	strb	r3, [r7, #13]
	    HAL_NRF24L01_Write(STATUS, &status, 1, CLOSE);
 80013d0:	f107 010d 	add.w	r1, r7, #13
 80013d4:	2300      	movs	r3, #0
 80013d6:	2201      	movs	r2, #1
 80013d8:	2007      	movs	r0, #7
 80013da:	f7ff ff06 	bl	80011ea <HAL_NRF24L01_Write>
	    HAL_NRF24L01_Write_Cmd(FLUSH_TX); // Flush TX FIFO
 80013de:	20e1      	movs	r0, #225	@ 0xe1
 80013e0:	f7ff fe72 	bl	80010c8 <HAL_NRF24L01_Write_Cmd>
	    return TRANSMIT_FAILED;
 80013e4:	23ff      	movs	r3, #255	@ 0xff
	    }
	}
}
 80013e6:	4618      	mov	r0, r3
 80013e8:	3710      	adds	r7, #16
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	20000000 	.word	0x20000000

080013f4 <EXTI0_IRQHandler>:
/*
 * ===================================
 * 			 ISR  Functions
 * ===================================
 */
void EXTI0_IRQHandler(void){
 80013f4:	b580      	push	{r7, lr}
 80013f6:	af00      	add	r7, sp, #0
	// Clear PR Register by writing 1 in it
	EXTI->PR |= (1 << 0);
 80013f8:	4b05      	ldr	r3, [pc, #20]	@ (8001410 <EXTI0_IRQHandler+0x1c>)
 80013fa:	695b      	ldr	r3, [r3, #20]
 80013fc:	4a04      	ldr	r2, [pc, #16]	@ (8001410 <EXTI0_IRQHandler+0x1c>)
 80013fe:	f043 0301 	orr.w	r3, r3, #1
 8001402:	6153      	str	r3, [r2, #20]
	G_IRQ_CallBack[0]();
 8001404:	4b03      	ldr	r3, [pc, #12]	@ (8001414 <EXTI0_IRQHandler+0x20>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4798      	blx	r3
}
 800140a:	bf00      	nop
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	40013c00 	.word	0x40013c00
 8001414:	200001ec 	.word	0x200001ec

08001418 <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void){
 8001418:	b580      	push	{r7, lr}
 800141a:	af00      	add	r7, sp, #0
	// Clear PR Register by writing 1 in it
	EXTI->PR |= (1 << 1);
 800141c:	4b05      	ldr	r3, [pc, #20]	@ (8001434 <EXTI1_IRQHandler+0x1c>)
 800141e:	695b      	ldr	r3, [r3, #20]
 8001420:	4a04      	ldr	r2, [pc, #16]	@ (8001434 <EXTI1_IRQHandler+0x1c>)
 8001422:	f043 0302 	orr.w	r3, r3, #2
 8001426:	6153      	str	r3, [r2, #20]
	G_IRQ_CallBack[1]();
 8001428:	4b03      	ldr	r3, [pc, #12]	@ (8001438 <EXTI1_IRQHandler+0x20>)
 800142a:	685b      	ldr	r3, [r3, #4]
 800142c:	4798      	blx	r3
}
 800142e:	bf00      	nop
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	40013c00 	.word	0x40013c00
 8001438:	200001ec 	.word	0x200001ec

0800143c <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void){
 800143c:	b580      	push	{r7, lr}
 800143e:	af00      	add	r7, sp, #0
	// Clear PR Register by writing 1 in it
	EXTI->PR |= (1 << 2);
 8001440:	4b05      	ldr	r3, [pc, #20]	@ (8001458 <EXTI2_IRQHandler+0x1c>)
 8001442:	695b      	ldr	r3, [r3, #20]
 8001444:	4a04      	ldr	r2, [pc, #16]	@ (8001458 <EXTI2_IRQHandler+0x1c>)
 8001446:	f043 0304 	orr.w	r3, r3, #4
 800144a:	6153      	str	r3, [r2, #20]
	G_IRQ_CallBack[2]();
 800144c:	4b03      	ldr	r3, [pc, #12]	@ (800145c <EXTI2_IRQHandler+0x20>)
 800144e:	689b      	ldr	r3, [r3, #8]
 8001450:	4798      	blx	r3
}
 8001452:	bf00      	nop
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	40013c00 	.word	0x40013c00
 800145c:	200001ec 	.word	0x200001ec

08001460 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void){
 8001460:	b580      	push	{r7, lr}
 8001462:	af00      	add	r7, sp, #0
	// Clear PR Register by writing 1 in it
	EXTI->PR |= (1 << 3);
 8001464:	4b05      	ldr	r3, [pc, #20]	@ (800147c <EXTI3_IRQHandler+0x1c>)
 8001466:	695b      	ldr	r3, [r3, #20]
 8001468:	4a04      	ldr	r2, [pc, #16]	@ (800147c <EXTI3_IRQHandler+0x1c>)
 800146a:	f043 0308 	orr.w	r3, r3, #8
 800146e:	6153      	str	r3, [r2, #20]
	G_IRQ_CallBack[3]();
 8001470:	4b03      	ldr	r3, [pc, #12]	@ (8001480 <EXTI3_IRQHandler+0x20>)
 8001472:	68db      	ldr	r3, [r3, #12]
 8001474:	4798      	blx	r3
}
 8001476:	bf00      	nop
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	40013c00 	.word	0x40013c00
 8001480:	200001ec 	.word	0x200001ec

08001484 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void){
 8001484:	b580      	push	{r7, lr}
 8001486:	af00      	add	r7, sp, #0
	// Clear PR Register by writing 1 in it
	EXTI->PR |= (1 << 4);
 8001488:	4b05      	ldr	r3, [pc, #20]	@ (80014a0 <EXTI4_IRQHandler+0x1c>)
 800148a:	695b      	ldr	r3, [r3, #20]
 800148c:	4a04      	ldr	r2, [pc, #16]	@ (80014a0 <EXTI4_IRQHandler+0x1c>)
 800148e:	f043 0310 	orr.w	r3, r3, #16
 8001492:	6153      	str	r3, [r2, #20]
	G_IRQ_CallBack[4]();
 8001494:	4b03      	ldr	r3, [pc, #12]	@ (80014a4 <EXTI4_IRQHandler+0x20>)
 8001496:	691b      	ldr	r3, [r3, #16]
 8001498:	4798      	blx	r3
}
 800149a:	bf00      	nop
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	40013c00 	.word	0x40013c00
 80014a4:	200001ec 	.word	0x200001ec

080014a8 <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler(void){
 80014a8:	b580      	push	{r7, lr}
 80014aa:	af00      	add	r7, sp, #0
	if (EXTI->PR & 1 << 5 ) {	EXTI->PR |=  (1 << 5)    ; G_IRQ_CallBack[5]() ;   }
 80014ac:	4b26      	ldr	r3, [pc, #152]	@ (8001548 <EXTI9_5_IRQHandler+0xa0>)
 80014ae:	695b      	ldr	r3, [r3, #20]
 80014b0:	f003 0320 	and.w	r3, r3, #32
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d008      	beq.n	80014ca <EXTI9_5_IRQHandler+0x22>
 80014b8:	4b23      	ldr	r3, [pc, #140]	@ (8001548 <EXTI9_5_IRQHandler+0xa0>)
 80014ba:	695b      	ldr	r3, [r3, #20]
 80014bc:	4a22      	ldr	r2, [pc, #136]	@ (8001548 <EXTI9_5_IRQHandler+0xa0>)
 80014be:	f043 0320 	orr.w	r3, r3, #32
 80014c2:	6153      	str	r3, [r2, #20]
 80014c4:	4b21      	ldr	r3, [pc, #132]	@ (800154c <EXTI9_5_IRQHandler+0xa4>)
 80014c6:	695b      	ldr	r3, [r3, #20]
 80014c8:	4798      	blx	r3
	if (EXTI->PR & 1 << 6 ) {	EXTI->PR |=  (1 << 6)    ; G_IRQ_CallBack[6]() ;   }
 80014ca:	4b1f      	ldr	r3, [pc, #124]	@ (8001548 <EXTI9_5_IRQHandler+0xa0>)
 80014cc:	695b      	ldr	r3, [r3, #20]
 80014ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d008      	beq.n	80014e8 <EXTI9_5_IRQHandler+0x40>
 80014d6:	4b1c      	ldr	r3, [pc, #112]	@ (8001548 <EXTI9_5_IRQHandler+0xa0>)
 80014d8:	695b      	ldr	r3, [r3, #20]
 80014da:	4a1b      	ldr	r2, [pc, #108]	@ (8001548 <EXTI9_5_IRQHandler+0xa0>)
 80014dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80014e0:	6153      	str	r3, [r2, #20]
 80014e2:	4b1a      	ldr	r3, [pc, #104]	@ (800154c <EXTI9_5_IRQHandler+0xa4>)
 80014e4:	699b      	ldr	r3, [r3, #24]
 80014e6:	4798      	blx	r3
	if (EXTI->PR & 1 << 7 ) {	EXTI->PR |=  (1 << 7)    ; G_IRQ_CallBack[7]() ;   }
 80014e8:	4b17      	ldr	r3, [pc, #92]	@ (8001548 <EXTI9_5_IRQHandler+0xa0>)
 80014ea:	695b      	ldr	r3, [r3, #20]
 80014ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d008      	beq.n	8001506 <EXTI9_5_IRQHandler+0x5e>
 80014f4:	4b14      	ldr	r3, [pc, #80]	@ (8001548 <EXTI9_5_IRQHandler+0xa0>)
 80014f6:	695b      	ldr	r3, [r3, #20]
 80014f8:	4a13      	ldr	r2, [pc, #76]	@ (8001548 <EXTI9_5_IRQHandler+0xa0>)
 80014fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014fe:	6153      	str	r3, [r2, #20]
 8001500:	4b12      	ldr	r3, [pc, #72]	@ (800154c <EXTI9_5_IRQHandler+0xa4>)
 8001502:	69db      	ldr	r3, [r3, #28]
 8001504:	4798      	blx	r3
	if (EXTI->PR & 1 << 8 ) {	EXTI->PR |=  (1 << 8)    ; G_IRQ_CallBack[8]() ;   }
 8001506:	4b10      	ldr	r3, [pc, #64]	@ (8001548 <EXTI9_5_IRQHandler+0xa0>)
 8001508:	695b      	ldr	r3, [r3, #20]
 800150a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800150e:	2b00      	cmp	r3, #0
 8001510:	d008      	beq.n	8001524 <EXTI9_5_IRQHandler+0x7c>
 8001512:	4b0d      	ldr	r3, [pc, #52]	@ (8001548 <EXTI9_5_IRQHandler+0xa0>)
 8001514:	695b      	ldr	r3, [r3, #20]
 8001516:	4a0c      	ldr	r2, [pc, #48]	@ (8001548 <EXTI9_5_IRQHandler+0xa0>)
 8001518:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800151c:	6153      	str	r3, [r2, #20]
 800151e:	4b0b      	ldr	r3, [pc, #44]	@ (800154c <EXTI9_5_IRQHandler+0xa4>)
 8001520:	6a1b      	ldr	r3, [r3, #32]
 8001522:	4798      	blx	r3
	if (EXTI->PR & 1 << 9 ) {	EXTI->PR |=  (1 << 9)    ; G_IRQ_CallBack[9]() ;   }
 8001524:	4b08      	ldr	r3, [pc, #32]	@ (8001548 <EXTI9_5_IRQHandler+0xa0>)
 8001526:	695b      	ldr	r3, [r3, #20]
 8001528:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800152c:	2b00      	cmp	r3, #0
 800152e:	d008      	beq.n	8001542 <EXTI9_5_IRQHandler+0x9a>
 8001530:	4b05      	ldr	r3, [pc, #20]	@ (8001548 <EXTI9_5_IRQHandler+0xa0>)
 8001532:	695b      	ldr	r3, [r3, #20]
 8001534:	4a04      	ldr	r2, [pc, #16]	@ (8001548 <EXTI9_5_IRQHandler+0xa0>)
 8001536:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800153a:	6153      	str	r3, [r2, #20]
 800153c:	4b03      	ldr	r3, [pc, #12]	@ (800154c <EXTI9_5_IRQHandler+0xa4>)
 800153e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001540:	4798      	blx	r3
}
 8001542:	bf00      	nop
 8001544:	bd80      	pop	{r7, pc}
 8001546:	bf00      	nop
 8001548:	40013c00 	.word	0x40013c00
 800154c:	200001ec 	.word	0x200001ec

08001550 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void){
 8001550:	b580      	push	{r7, lr}
 8001552:	af00      	add	r7, sp, #0
	if (EXTI->PR & 1 << 10 ) {	EXTI->PR |=  (1 << 10)    ; G_IRQ_CallBack[10]() ;   }
 8001554:	4b2d      	ldr	r3, [pc, #180]	@ (800160c <EXTI15_10_IRQHandler+0xbc>)
 8001556:	695b      	ldr	r3, [r3, #20]
 8001558:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800155c:	2b00      	cmp	r3, #0
 800155e:	d008      	beq.n	8001572 <EXTI15_10_IRQHandler+0x22>
 8001560:	4b2a      	ldr	r3, [pc, #168]	@ (800160c <EXTI15_10_IRQHandler+0xbc>)
 8001562:	695b      	ldr	r3, [r3, #20]
 8001564:	4a29      	ldr	r2, [pc, #164]	@ (800160c <EXTI15_10_IRQHandler+0xbc>)
 8001566:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800156a:	6153      	str	r3, [r2, #20]
 800156c:	4b28      	ldr	r3, [pc, #160]	@ (8001610 <EXTI15_10_IRQHandler+0xc0>)
 800156e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001570:	4798      	blx	r3
	if (EXTI->PR & 1 << 11 ) {	EXTI->PR |=  (1 << 11)    ; G_IRQ_CallBack[11]() ;   }
 8001572:	4b26      	ldr	r3, [pc, #152]	@ (800160c <EXTI15_10_IRQHandler+0xbc>)
 8001574:	695b      	ldr	r3, [r3, #20]
 8001576:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800157a:	2b00      	cmp	r3, #0
 800157c:	d008      	beq.n	8001590 <EXTI15_10_IRQHandler+0x40>
 800157e:	4b23      	ldr	r3, [pc, #140]	@ (800160c <EXTI15_10_IRQHandler+0xbc>)
 8001580:	695b      	ldr	r3, [r3, #20]
 8001582:	4a22      	ldr	r2, [pc, #136]	@ (800160c <EXTI15_10_IRQHandler+0xbc>)
 8001584:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001588:	6153      	str	r3, [r2, #20]
 800158a:	4b21      	ldr	r3, [pc, #132]	@ (8001610 <EXTI15_10_IRQHandler+0xc0>)
 800158c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800158e:	4798      	blx	r3
	if (EXTI->PR & 1 << 12 ) {	EXTI->PR |=  (1 << 12)    ; G_IRQ_CallBack[12]() ;   }
 8001590:	4b1e      	ldr	r3, [pc, #120]	@ (800160c <EXTI15_10_IRQHandler+0xbc>)
 8001592:	695b      	ldr	r3, [r3, #20]
 8001594:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001598:	2b00      	cmp	r3, #0
 800159a:	d008      	beq.n	80015ae <EXTI15_10_IRQHandler+0x5e>
 800159c:	4b1b      	ldr	r3, [pc, #108]	@ (800160c <EXTI15_10_IRQHandler+0xbc>)
 800159e:	695b      	ldr	r3, [r3, #20]
 80015a0:	4a1a      	ldr	r2, [pc, #104]	@ (800160c <EXTI15_10_IRQHandler+0xbc>)
 80015a2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80015a6:	6153      	str	r3, [r2, #20]
 80015a8:	4b19      	ldr	r3, [pc, #100]	@ (8001610 <EXTI15_10_IRQHandler+0xc0>)
 80015aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015ac:	4798      	blx	r3
	if (EXTI->PR & 1 << 13 ) {	EXTI->PR |=  (1 << 13)    ; G_IRQ_CallBack[13]() ;   }
 80015ae:	4b17      	ldr	r3, [pc, #92]	@ (800160c <EXTI15_10_IRQHandler+0xbc>)
 80015b0:	695b      	ldr	r3, [r3, #20]
 80015b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d008      	beq.n	80015cc <EXTI15_10_IRQHandler+0x7c>
 80015ba:	4b14      	ldr	r3, [pc, #80]	@ (800160c <EXTI15_10_IRQHandler+0xbc>)
 80015bc:	695b      	ldr	r3, [r3, #20]
 80015be:	4a13      	ldr	r2, [pc, #76]	@ (800160c <EXTI15_10_IRQHandler+0xbc>)
 80015c0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80015c4:	6153      	str	r3, [r2, #20]
 80015c6:	4b12      	ldr	r3, [pc, #72]	@ (8001610 <EXTI15_10_IRQHandler+0xc0>)
 80015c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80015ca:	4798      	blx	r3
	if (EXTI->PR & 1 << 14 ) {	EXTI->PR |=  (1 << 14)    ; G_IRQ_CallBack[14]() ;   }
 80015cc:	4b0f      	ldr	r3, [pc, #60]	@ (800160c <EXTI15_10_IRQHandler+0xbc>)
 80015ce:	695b      	ldr	r3, [r3, #20]
 80015d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d008      	beq.n	80015ea <EXTI15_10_IRQHandler+0x9a>
 80015d8:	4b0c      	ldr	r3, [pc, #48]	@ (800160c <EXTI15_10_IRQHandler+0xbc>)
 80015da:	695b      	ldr	r3, [r3, #20]
 80015dc:	4a0b      	ldr	r2, [pc, #44]	@ (800160c <EXTI15_10_IRQHandler+0xbc>)
 80015de:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80015e2:	6153      	str	r3, [r2, #20]
 80015e4:	4b0a      	ldr	r3, [pc, #40]	@ (8001610 <EXTI15_10_IRQHandler+0xc0>)
 80015e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80015e8:	4798      	blx	r3
	if (EXTI->PR & 1 << 15 ) {	EXTI->PR |=  (1 << 15)    ; G_IRQ_CallBack[15]() ;   }
 80015ea:	4b08      	ldr	r3, [pc, #32]	@ (800160c <EXTI15_10_IRQHandler+0xbc>)
 80015ec:	695b      	ldr	r3, [r3, #20]
 80015ee:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d008      	beq.n	8001608 <EXTI15_10_IRQHandler+0xb8>
 80015f6:	4b05      	ldr	r3, [pc, #20]	@ (800160c <EXTI15_10_IRQHandler+0xbc>)
 80015f8:	695b      	ldr	r3, [r3, #20]
 80015fa:	4a04      	ldr	r2, [pc, #16]	@ (800160c <EXTI15_10_IRQHandler+0xbc>)
 80015fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001600:	6153      	str	r3, [r2, #20]
 8001602:	4b03      	ldr	r3, [pc, #12]	@ (8001610 <EXTI15_10_IRQHandler+0xc0>)
 8001604:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001606:	4798      	blx	r3
}
 8001608:	bf00      	nop
 800160a:	bd80      	pop	{r7, pc}
 800160c:	40013c00 	.word	0x40013c00
 8001610:	200001ec 	.word	0x200001ec

08001614 <I2C1_ER_IRQHandler>:
/*
 * ========================================================================
 * 				 				  ISR
 * ========================================================================
 */
void I2C1_ER_IRQHandler (void){
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0

}
 8001618:	bf00      	nop
 800161a:	46bd      	mov	sp, r7
 800161c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001620:	4770      	bx	lr
	...

08001624 <I2C1_EV_IRQHandler>:

void I2C1_EV_IRQHandler (void){
 8001624:	b580      	push	{r7, lr}
 8001626:	b086      	sub	sp, #24
 8001628:	af00      	add	r7, sp, #0
    volatile uint32_t dummy_read = 0 ;
 800162a:	2300      	movs	r3, #0
 800162c:	607b      	str	r3, [r7, #4]
    I2C_TypeDef* I2Cx = I2C1 ;
 800162e:	4b37      	ldr	r3, [pc, #220]	@ (800170c <I2C1_EV_IRQHandler+0xe8>)
 8001630:	617b      	str	r3, [r7, #20]

    // Interrupt handling for both master and slave mode of a device
    uint32_t temp1, temp2, temp3;

    temp1   = I2Cx->CR2 & (I2C_CR2_ITEVTEN) ;
 8001632:	697b      	ldr	r3, [r7, #20]
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800163a:	613b      	str	r3, [r7, #16]
    temp2   = I2Cx->CR2 & (I2C_CR2_ITBUFEN) ;
 800163c:	697b      	ldr	r3, [r7, #20]
 800163e:	685b      	ldr	r3, [r3, #4]
 8001640:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001644:	60fb      	str	r3, [r7, #12]
    temp3   = I2Cx->SR1 & (I2C_SR1_STOPF);
 8001646:	697b      	ldr	r3, [r7, #20]
 8001648:	695b      	ldr	r3, [r3, #20]
 800164a:	f003 0310 	and.w	r3, r3, #16
 800164e:	60bb      	str	r3, [r7, #8]


    // Handle For interrupt generated by STOPF event
    // Note : Stop detection flag is applicable only slave mode
    if(temp1 && temp3){
 8001650:	693b      	ldr	r3, [r7, #16]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d00a      	beq.n	800166c <I2C1_EV_IRQHandler+0x48>
 8001656:	68bb      	ldr	r3, [r7, #8]
 8001658:	2b00      	cmp	r3, #0
 800165a:	d007      	beq.n	800166c <I2C1_EV_IRQHandler+0x48>
	// STOF flag is set
	// Clear the STOPF ( i.e 1) read SR1 2) Write to CR1 )
	I2Cx->CR1 |= 0x0000;
 800165c:	697b      	ldr	r3, [r7, #20]
 800165e:	681a      	ldr	r2, [r3, #0]
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	601a      	str	r2, [r3, #0]
	SlaveStates(I2Cx,Slave_EV_STOPF);
 8001664:	2100      	movs	r1, #0
 8001666:	6978      	ldr	r0, [r7, #20]
 8001668:	f000 f860 	bl	800172c <SlaveStates>
    }

    temp3  = I2Cx->SR1 & (I2C_SR1_ADDR);
 800166c:	697b      	ldr	r3, [r7, #20]
 800166e:	695b      	ldr	r3, [r3, #20]
 8001670:	f003 0302 	and.w	r3, r3, #2
 8001674:	60bb      	str	r3, [r7, #8]

    // Handle For interrupt generated by ADDR event
    // Note : When master mode : Address is sent
    // When Slave mode   : Address matched with own address
    if(temp1 && temp3){
 8001676:	693b      	ldr	r3, [r7, #16]
 8001678:	2b00      	cmp	r3, #0
 800167a:	d012      	beq.n	80016a2 <I2C1_EV_IRQHandler+0x7e>
 800167c:	68bb      	ldr	r3, [r7, #8]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d00f      	beq.n	80016a2 <I2C1_EV_IRQHandler+0x7e>
	// Interrupt is generated because of ADDR event
	// Check for device mode
	if(I2Cx->SR2 & ( I2C_SR2_MSL)){
 8001682:	697b      	ldr	r3, [r7, #20]
 8001684:	699b      	ldr	r3, [r3, #24]
 8001686:	f003 0301 	and.w	r3, r3, #1
 800168a:	2b00      	cmp	r3, #0
 800168c:	d109      	bne.n	80016a2 <I2C1_EV_IRQHandler+0x7e>
	    /* master */
	}
	else{
	    // Slave mode
	    // Clear the ADDR flag ( read SR1 , read SR2)
	    dummy_read = I2Cx->SR1;
 800168e:	697b      	ldr	r3, [r7, #20]
 8001690:	695b      	ldr	r3, [r3, #20]
 8001692:	607b      	str	r3, [r7, #4]
	    dummy_read = I2Cx->SR2;
 8001694:	697b      	ldr	r3, [r7, #20]
 8001696:	699b      	ldr	r3, [r3, #24]
 8001698:	607b      	str	r3, [r7, #4]
	    SlaveStates(I2Cx,Slave_EV_ADDR_Sent);
 800169a:	2101      	movs	r1, #1
 800169c:	6978      	ldr	r0, [r7, #20]
 800169e:	f000 f845 	bl	800172c <SlaveStates>
	}
    }

    temp3  = I2Cx->SR1 & ( I2C_SR1_TXE);
 80016a2:	697b      	ldr	r3, [r7, #20]
 80016a4:	695b      	ldr	r3, [r3, #20]
 80016a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80016aa:	60bb      	str	r3, [r7, #8]

    // Handle For interrupt generated by TXE event
    if(temp1 && temp2 && temp3){
 80016ac:	693b      	ldr	r3, [r7, #16]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d00f      	beq.n	80016d2 <I2C1_EV_IRQHandler+0xae>
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d00c      	beq.n	80016d2 <I2C1_EV_IRQHandler+0xae>
 80016b8:	68bb      	ldr	r3, [r7, #8]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d009      	beq.n	80016d2 <I2C1_EV_IRQHandler+0xae>
	// Check for device mode
	if(I2Cx->SR2 & (I2C_SR2_MSL)){
 80016be:	697b      	ldr	r3, [r7, #20]
 80016c0:	699b      	ldr	r3, [r3, #24]
 80016c2:	f003 0301 	and.w	r3, r3, #1
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d103      	bne.n	80016d2 <I2C1_EV_IRQHandler+0xae>
	    /* The device is master */
	}
	else{
	    // Slave
	    SlaveStates(I2Cx,Slave_EV_TxE);
 80016ca:	2104      	movs	r1, #4
 80016cc:	6978      	ldr	r0, [r7, #20]
 80016ce:	f000 f82d 	bl	800172c <SlaveStates>
	}
    }

    temp3  = I2Cx->SR1 & ( I2C_SR1_RXNE);
 80016d2:	697b      	ldr	r3, [r7, #20]
 80016d4:	695b      	ldr	r3, [r3, #20]
 80016d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80016da:	60bb      	str	r3, [r7, #8]

    // Handle For interrupt generated by 	SB=1, cleared by reading SR1 register followed by writing DR register with Address.
    if(temp1 && temp2 && temp3){
 80016dc:	693b      	ldr	r3, [r7, #16]
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d00f      	beq.n	8001702 <I2C1_EV_IRQHandler+0xde>
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d00c      	beq.n	8001702 <I2C1_EV_IRQHandler+0xde>
 80016e8:	68bb      	ldr	r3, [r7, #8]
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d009      	beq.n	8001702 <I2C1_EV_IRQHandler+0xde>
	// Check device mode .
	if(I2Cx->SR2 & ( I2C_SR2_MSL)){
 80016ee:	697b      	ldr	r3, [r7, #20]
 80016f0:	699b      	ldr	r3, [r3, #24]
 80016f2:	f003 0301 	and.w	r3, r3, #1
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d103      	bne.n	8001702 <I2C1_EV_IRQHandler+0xde>
	    /* The device is master */
	}
	else{
	    // Slave
	    SlaveStates(I2Cx,Slave_EV_RxNE);
 80016fa:	2103      	movs	r1, #3
 80016fc:	6978      	ldr	r0, [r7, #20]
 80016fe:	f000 f815 	bl	800172c <SlaveStates>
	}
    }
}
 8001702:	bf00      	nop
 8001704:	3718      	adds	r7, #24
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	40005400 	.word	0x40005400

08001710 <I2C2_ER_IRQHandler>:

void I2C2_ER_IRQHandler (void){
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0

}
 8001714:	bf00      	nop
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr

0800171e <I2C2_EV_IRQHandler>:

void I2C2_EV_IRQHandler (void){
 800171e:	b480      	push	{r7}
 8001720:	af00      	add	r7, sp, #0

}
 8001722:	bf00      	nop
 8001724:	46bd      	mov	sp, r7
 8001726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172a:	4770      	bx	lr

0800172c <SlaveStates>:
    }
    }
    return BitStatus;
}

static void SlaveStates (I2C_TypeDef* I2Cx  ,Slave_State state){
 800172c:	b580      	push	{r7, lr}
 800172e:	b084      	sub	sp, #16
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
 8001734:	460b      	mov	r3, r1
 8001736:	70fb      	strb	r3, [r7, #3]

    uint8_t index = 0;
 8001738:	2300      	movs	r3, #0
 800173a:	73fb      	strb	r3, [r7, #15]

    if(I2Cx == I2C1){
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	4a3c      	ldr	r2, [pc, #240]	@ (8001830 <SlaveStates+0x104>)
 8001740:	4293      	cmp	r3, r2
 8001742:	d102      	bne.n	800174a <SlaveStates+0x1e>
	index = I2C1_Index;
 8001744:	2300      	movs	r3, #0
 8001746:	73fb      	strb	r3, [r7, #15]
 8001748:	e00c      	b.n	8001764 <SlaveStates+0x38>
    }
    else if(I2Cx == I2C2){
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	4a39      	ldr	r2, [pc, #228]	@ (8001834 <SlaveStates+0x108>)
 800174e:	4293      	cmp	r3, r2
 8001750:	d102      	bne.n	8001758 <SlaveStates+0x2c>
	index = I2C2_Index;
 8001752:	2301      	movs	r3, #1
 8001754:	73fb      	strb	r3, [r7, #15]
 8001756:	e005      	b.n	8001764 <SlaveStates+0x38>
    }
    else if(I2Cx == I2C3){
 8001758:	687b      	ldr	r3, [r7, #4]
 800175a:	4a37      	ldr	r2, [pc, #220]	@ (8001838 <SlaveStates+0x10c>)
 800175c:	4293      	cmp	r3, r2
 800175e:	d101      	bne.n	8001764 <SlaveStates+0x38>
	index = I2C3_Index;
 8001760:	2302      	movs	r3, #2
 8001762:	73fb      	strb	r3, [r7, #15]
    }

    switch(state){
 8001764:	78fb      	ldrb	r3, [r7, #3]
 8001766:	2b05      	cmp	r3, #5
 8001768:	d85d      	bhi.n	8001826 <SlaveStates+0xfa>
 800176a:	a201      	add	r2, pc, #4	@ (adr r2, 8001770 <SlaveStates+0x44>)
 800176c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001770:	08001795 	.word	0x08001795
 8001774:	080017b9 	.word	0x080017b9
 8001778:	08001827 	.word	0x08001827
 800177c:	080017f5 	.word	0x080017f5
 8001780:	080017d1 	.word	0x080017d1
 8001784:	08001789 	.word	0x08001789

    case Slave_ERR_AF:{
    // Make sure that the slave is really in transmitter mode
    if(I2Cx->SR2 & ( I2C_SR2_TRA))
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	699b      	ldr	r3, [r3, #24]
 800178c:	f003 0304 	and.w	r3, r3, #4
 8001790:	2b00      	cmp	r3, #0
 8001792:	d141      	bne.n	8001818 <SlaveStates+0xec>
	break ;
    }

    case Slave_EV_STOPF:{
    // Make sure that the slave is really in transmitter mode
    if(I2Cx->SR2 & ( I2C_SR2_TRA))
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	699b      	ldr	r3, [r3, #24]
 8001798:	f003 0304 	and.w	r3, r3, #4
 800179c:	2b00      	cmp	r3, #0
 800179e:	d03d      	beq.n	800181c <SlaveStates+0xf0>
	// Notify APP that the Stop Condition is sent by the master
	G_I2C_Config [index].P_Slave_Event_CallBack (Slave_EV_STOPF) ;
 80017a0:	7bfa      	ldrb	r2, [r7, #15]
 80017a2:	4926      	ldr	r1, [pc, #152]	@ (800183c <SlaveStates+0x110>)
 80017a4:	4613      	mov	r3, r2
 80017a6:	009b      	lsls	r3, r3, #2
 80017a8:	4413      	add	r3, r2
 80017aa:	00db      	lsls	r3, r3, #3
 80017ac:	440b      	add	r3, r1
 80017ae:	3324      	adds	r3, #36	@ 0x24
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	2000      	movs	r0, #0
 80017b4:	4798      	blx	r3
    break ;
 80017b6:	e031      	b.n	800181c <SlaveStates+0xf0>
    }

    case Slave_EV_ADDR_Sent:{
    // Notify APP that the Stop Condition is sent by the master
    G_I2C_Config [index].P_Slave_Event_CallBack (Slave_EV_ADDR_Sent) ;
 80017b8:	7bfa      	ldrb	r2, [r7, #15]
 80017ba:	4920      	ldr	r1, [pc, #128]	@ (800183c <SlaveStates+0x110>)
 80017bc:	4613      	mov	r3, r2
 80017be:	009b      	lsls	r3, r3, #2
 80017c0:	4413      	add	r3, r2
 80017c2:	00db      	lsls	r3, r3, #3
 80017c4:	440b      	add	r3, r1
 80017c6:	3324      	adds	r3, #36	@ 0x24
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	2001      	movs	r0, #1
 80017cc:	4798      	blx	r3
    break ;
 80017ce:	e02a      	b.n	8001826 <SlaveStates+0xfa>
    }

    case Slave_EV_TxE:
	{
	// Make sure that the slave is really in transmitter mode
	if(I2Cx->SR2 & ( I2C_SR2_TRA))
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	699b      	ldr	r3, [r3, #24]
 80017d4:	f003 0304 	and.w	r3, r3, #4
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d021      	beq.n	8001820 <SlaveStates+0xf4>
	    // The APP layer should send the data (MCAL_I2C_SlaveSendData ) in this state
	    G_I2C_Config [index].P_Slave_Event_CallBack (Slave_EV_TxE) ;
 80017dc:	7bfa      	ldrb	r2, [r7, #15]
 80017de:	4917      	ldr	r1, [pc, #92]	@ (800183c <SlaveStates+0x110>)
 80017e0:	4613      	mov	r3, r2
 80017e2:	009b      	lsls	r3, r3, #2
 80017e4:	4413      	add	r3, r2
 80017e6:	00db      	lsls	r3, r3, #3
 80017e8:	440b      	add	r3, r1
 80017ea:	3324      	adds	r3, #36	@ 0x24
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	2004      	movs	r0, #4
 80017f0:	4798      	blx	r3
	break ;
 80017f2:	e015      	b.n	8001820 <SlaveStates+0xf4>
	}
    case Slave_EV_RxNE:{
    //make sure that the slave is really in receiver mode
    if(!(I2Cx->SR2 & ( I2C_SR2_TRA)))
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	699b      	ldr	r3, [r3, #24]
 80017f8:	f003 0304 	and.w	r3, r3, #4
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d111      	bne.n	8001824 <SlaveStates+0xf8>
	//the APP layer should read the data (MCAL_I2C_SlaveReceiveData ) in this state
	G_I2C_Config [index].P_Slave_Event_CallBack (Slave_EV_RxNE) ;
 8001800:	7bfa      	ldrb	r2, [r7, #15]
 8001802:	490e      	ldr	r1, [pc, #56]	@ (800183c <SlaveStates+0x110>)
 8001804:	4613      	mov	r3, r2
 8001806:	009b      	lsls	r3, r3, #2
 8001808:	4413      	add	r3, r2
 800180a:	00db      	lsls	r3, r3, #3
 800180c:	440b      	add	r3, r1
 800180e:	3324      	adds	r3, #36	@ 0x24
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	2003      	movs	r0, #3
 8001814:	4798      	blx	r3
    break ;
 8001816:	e005      	b.n	8001824 <SlaveStates+0xf8>
	break ;
 8001818:	bf00      	nop
 800181a:	e004      	b.n	8001826 <SlaveStates+0xfa>
    break ;
 800181c:	bf00      	nop
 800181e:	e002      	b.n	8001826 <SlaveStates+0xfa>
	break ;
 8001820:	bf00      	nop
 8001822:	e000      	b.n	8001826 <SlaveStates+0xfa>
    break ;
 8001824:	bf00      	nop
    }
    }
}
 8001826:	bf00      	nop
 8001828:	3710      	adds	r7, #16
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	40005400 	.word	0x40005400
 8001834:	40005800 	.word	0x40005800
 8001838:	40005c00 	.word	0x40005c00
 800183c:	2000022c 	.word	0x2000022c

08001840 <SPI1_IRQHandler>:
/*
 * ========================================================================
 * 				 				  ISR
 * ========================================================================
 */
void SPI1_IRQHandler(void){
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
	S_SPI_IRQ_SRC irq_src;

	irq_src.TXE  = ((SPI1->SR &  (1<<1)) >> 1);
 8001846:	4b13      	ldr	r3, [pc, #76]	@ (8001894 <SPI1_IRQHandler+0x54>)
 8001848:	689b      	ldr	r3, [r3, #8]
 800184a:	085b      	lsrs	r3, r3, #1
 800184c:	f003 0301 	and.w	r3, r3, #1
 8001850:	b2da      	uxtb	r2, r3
 8001852:	793b      	ldrb	r3, [r7, #4]
 8001854:	f362 0300 	bfi	r3, r2, #0, #1
 8001858:	713b      	strb	r3, [r7, #4]
	irq_src.RXNE = ((SPI1->SR &  (1<<0)) >> 0);
 800185a:	4b0e      	ldr	r3, [pc, #56]	@ (8001894 <SPI1_IRQHandler+0x54>)
 800185c:	689b      	ldr	r3, [r3, #8]
 800185e:	f003 0301 	and.w	r3, r3, #1
 8001862:	b2da      	uxtb	r2, r3
 8001864:	793b      	ldrb	r3, [r7, #4]
 8001866:	f362 0341 	bfi	r3, r2, #1, #1
 800186a:	713b      	strb	r3, [r7, #4]
	irq_src.ERRI = ((SPI1->SR &  (1<<4)) >> 4);
 800186c:	4b09      	ldr	r3, [pc, #36]	@ (8001894 <SPI1_IRQHandler+0x54>)
 800186e:	689b      	ldr	r3, [r3, #8]
 8001870:	091b      	lsrs	r3, r3, #4
 8001872:	f003 0301 	and.w	r3, r3, #1
 8001876:	b2da      	uxtb	r2, r3
 8001878:	793b      	ldrb	r3, [r7, #4]
 800187a:	f362 0382 	bfi	r3, r2, #2, #1
 800187e:	713b      	strb	r3, [r7, #4]

	G_SPI_Config[SPI1_Index]->P_IRQ_CallBack(irq_src);
 8001880:	4b05      	ldr	r3, [pc, #20]	@ (8001898 <SPI1_IRQHandler+0x58>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	695b      	ldr	r3, [r3, #20]
 8001886:	7938      	ldrb	r0, [r7, #4]
 8001888:	4798      	blx	r3
}
 800188a:	bf00      	nop
 800188c:	3708      	adds	r7, #8
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	40013000 	.word	0x40013000
 8001898:	200002a4 	.word	0x200002a4

0800189c <SPI2_IRQHandler>:

void SPI2_IRQHandler(void){
 800189c:	b580      	push	{r7, lr}
 800189e:	b082      	sub	sp, #8
 80018a0:	af00      	add	r7, sp, #0
	S_SPI_IRQ_SRC irq_src;

	irq_src.TXE  = ((SPI2->SR &  (1<<1)) >> 1);
 80018a2:	4b13      	ldr	r3, [pc, #76]	@ (80018f0 <SPI2_IRQHandler+0x54>)
 80018a4:	689b      	ldr	r3, [r3, #8]
 80018a6:	085b      	lsrs	r3, r3, #1
 80018a8:	f003 0301 	and.w	r3, r3, #1
 80018ac:	b2da      	uxtb	r2, r3
 80018ae:	793b      	ldrb	r3, [r7, #4]
 80018b0:	f362 0300 	bfi	r3, r2, #0, #1
 80018b4:	713b      	strb	r3, [r7, #4]
	irq_src.RXNE = ((SPI2->SR &  (1<<0)) >> 0);
 80018b6:	4b0e      	ldr	r3, [pc, #56]	@ (80018f0 <SPI2_IRQHandler+0x54>)
 80018b8:	689b      	ldr	r3, [r3, #8]
 80018ba:	f003 0301 	and.w	r3, r3, #1
 80018be:	b2da      	uxtb	r2, r3
 80018c0:	793b      	ldrb	r3, [r7, #4]
 80018c2:	f362 0341 	bfi	r3, r2, #1, #1
 80018c6:	713b      	strb	r3, [r7, #4]
	irq_src.ERRI = ((SPI2->SR &  (1<<4)) >> 4);
 80018c8:	4b09      	ldr	r3, [pc, #36]	@ (80018f0 <SPI2_IRQHandler+0x54>)
 80018ca:	689b      	ldr	r3, [r3, #8]
 80018cc:	091b      	lsrs	r3, r3, #4
 80018ce:	f003 0301 	and.w	r3, r3, #1
 80018d2:	b2da      	uxtb	r2, r3
 80018d4:	793b      	ldrb	r3, [r7, #4]
 80018d6:	f362 0382 	bfi	r3, r2, #2, #1
 80018da:	713b      	strb	r3, [r7, #4]

	G_SPI_Config[SPI2_Index]->P_IRQ_CallBack(irq_src);
 80018dc:	4b05      	ldr	r3, [pc, #20]	@ (80018f4 <SPI2_IRQHandler+0x58>)
 80018de:	685b      	ldr	r3, [r3, #4]
 80018e0:	695b      	ldr	r3, [r3, #20]
 80018e2:	7938      	ldrb	r0, [r7, #4]
 80018e4:	4798      	blx	r3
}
 80018e6:	bf00      	nop
 80018e8:	3708      	adds	r7, #8
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	40003800 	.word	0x40003800
 80018f4:	200002a4 	.word	0x200002a4

080018f8 <SPI3_IRQHandler>:

void SPI3_IRQHandler(void){
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
	S_SPI_IRQ_SRC irq_src;

	irq_src.TXE  = ((SPI3->SR &  (1<<1)) >> 1);
 80018fe:	4b13      	ldr	r3, [pc, #76]	@ (800194c <SPI3_IRQHandler+0x54>)
 8001900:	689b      	ldr	r3, [r3, #8]
 8001902:	085b      	lsrs	r3, r3, #1
 8001904:	f003 0301 	and.w	r3, r3, #1
 8001908:	b2da      	uxtb	r2, r3
 800190a:	793b      	ldrb	r3, [r7, #4]
 800190c:	f362 0300 	bfi	r3, r2, #0, #1
 8001910:	713b      	strb	r3, [r7, #4]
	irq_src.RXNE = ((SPI3->SR &  (1<<0)) >> 0);
 8001912:	4b0e      	ldr	r3, [pc, #56]	@ (800194c <SPI3_IRQHandler+0x54>)
 8001914:	689b      	ldr	r3, [r3, #8]
 8001916:	f003 0301 	and.w	r3, r3, #1
 800191a:	b2da      	uxtb	r2, r3
 800191c:	793b      	ldrb	r3, [r7, #4]
 800191e:	f362 0341 	bfi	r3, r2, #1, #1
 8001922:	713b      	strb	r3, [r7, #4]
	irq_src.ERRI = ((SPI3->SR &  (1<<4)) >> 4);
 8001924:	4b09      	ldr	r3, [pc, #36]	@ (800194c <SPI3_IRQHandler+0x54>)
 8001926:	689b      	ldr	r3, [r3, #8]
 8001928:	091b      	lsrs	r3, r3, #4
 800192a:	f003 0301 	and.w	r3, r3, #1
 800192e:	b2da      	uxtb	r2, r3
 8001930:	793b      	ldrb	r3, [r7, #4]
 8001932:	f362 0382 	bfi	r3, r2, #2, #1
 8001936:	713b      	strb	r3, [r7, #4]

	G_SPI_Config[SPI3_Index]->P_IRQ_CallBack(irq_src);
 8001938:	4b05      	ldr	r3, [pc, #20]	@ (8001950 <SPI3_IRQHandler+0x58>)
 800193a:	689b      	ldr	r3, [r3, #8]
 800193c:	695b      	ldr	r3, [r3, #20]
 800193e:	7938      	ldrb	r0, [r7, #4]
 8001940:	4798      	blx	r3
}
 8001942:	bf00      	nop
 8001944:	3708      	adds	r7, #8
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	40003c00 	.word	0x40003c00
 8001950:	200002a4 	.word	0x200002a4

08001954 <MCAL_SPI_Init>:
/*
 * =================================================
 * 		   APIs Supported by "SPI DRIVER"
 * =================================================
 */
void MCAL_SPI_Init(SPI_Typedef *SPIx, SPI_PinConfig_t *SPI_Config){
 8001954:	b580      	push	{r7, lr}
 8001956:	b084      	sub	sp, #16
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
 800195c:	6039      	str	r1, [r7, #0]
	G_SPIx = SPIx;
 800195e:	4a61      	ldr	r2, [pc, #388]	@ (8001ae4 <MCAL_SPI_Init+0x190>)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6013      	str	r3, [r2, #0]

	// Safety Registers
	uint16_t temp_CR1 = 0;
 8001964:	2300      	movs	r3, #0
 8001966:	81fb      	strh	r3, [r7, #14]
	uint16_t temp_CR2 = 0;
 8001968:	2300      	movs	r3, #0
 800196a:	81bb      	strh	r3, [r7, #12]

	// Enable SPI Clock
	if(SPIx == SPI1){
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	4a5e      	ldr	r2, [pc, #376]	@ (8001ae8 <MCAL_SPI_Init+0x194>)
 8001970:	4293      	cmp	r3, r2
 8001972:	d10f      	bne.n	8001994 <MCAL_SPI_Init+0x40>
		G_SPI_Config[SPI1_Index] = SPI_Config;
 8001974:	4a5d      	ldr	r2, [pc, #372]	@ (8001aec <MCAL_SPI_Init+0x198>)
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	6013      	str	r3, [r2, #0]
		RCC_SPI1_CLK_EN();
 800197a:	4b5d      	ldr	r3, [pc, #372]	@ (8001af0 <MCAL_SPI_Init+0x19c>)
 800197c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800197e:	4a5c      	ldr	r2, [pc, #368]	@ (8001af0 <MCAL_SPI_Init+0x19c>)
 8001980:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001984:	6453      	str	r3, [r2, #68]	@ 0x44
		MCAL_SPI_SetPins(SPI1);
 8001986:	4858      	ldr	r0, [pc, #352]	@ (8001ae8 <MCAL_SPI_Init+0x194>)
 8001988:	f000 f8ec 	bl	8001b64 <MCAL_SPI_SetPins>
		G_SPI_Index = SPI1_Index;
 800198c:	4b59      	ldr	r3, [pc, #356]	@ (8001af4 <MCAL_SPI_Init+0x1a0>)
 800198e:	2200      	movs	r2, #0
 8001990:	701a      	strb	r2, [r3, #0]
 8001992:	e026      	b.n	80019e2 <MCAL_SPI_Init+0x8e>
	}
	else if(SPIx == SPI2){
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	4a58      	ldr	r2, [pc, #352]	@ (8001af8 <MCAL_SPI_Init+0x1a4>)
 8001998:	4293      	cmp	r3, r2
 800199a:	d10f      	bne.n	80019bc <MCAL_SPI_Init+0x68>
		G_SPI_Config[SPI2_Index] = SPI_Config;
 800199c:	4a53      	ldr	r2, [pc, #332]	@ (8001aec <MCAL_SPI_Init+0x198>)
 800199e:	683b      	ldr	r3, [r7, #0]
 80019a0:	6053      	str	r3, [r2, #4]
		RCC_SPI1_CLK_EN();
 80019a2:	4b53      	ldr	r3, [pc, #332]	@ (8001af0 <MCAL_SPI_Init+0x19c>)
 80019a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019a6:	4a52      	ldr	r2, [pc, #328]	@ (8001af0 <MCAL_SPI_Init+0x19c>)
 80019a8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80019ac:	6453      	str	r3, [r2, #68]	@ 0x44
		MCAL_SPI_SetPins(SPI2);
 80019ae:	4852      	ldr	r0, [pc, #328]	@ (8001af8 <MCAL_SPI_Init+0x1a4>)
 80019b0:	f000 f8d8 	bl	8001b64 <MCAL_SPI_SetPins>
		G_SPI_Index = SPI2_Index;
 80019b4:	4b4f      	ldr	r3, [pc, #316]	@ (8001af4 <MCAL_SPI_Init+0x1a0>)
 80019b6:	2201      	movs	r2, #1
 80019b8:	701a      	strb	r2, [r3, #0]
 80019ba:	e012      	b.n	80019e2 <MCAL_SPI_Init+0x8e>
	}
	else if(SPIx == SPI3){
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	4a4f      	ldr	r2, [pc, #316]	@ (8001afc <MCAL_SPI_Init+0x1a8>)
 80019c0:	4293      	cmp	r3, r2
 80019c2:	d10e      	bne.n	80019e2 <MCAL_SPI_Init+0x8e>
		G_SPI_Config[SPI3_Index] = SPI_Config;
 80019c4:	4a49      	ldr	r2, [pc, #292]	@ (8001aec <MCAL_SPI_Init+0x198>)
 80019c6:	683b      	ldr	r3, [r7, #0]
 80019c8:	6093      	str	r3, [r2, #8]
		RCC_SPI3_CLK_EN();
 80019ca:	4b49      	ldr	r3, [pc, #292]	@ (8001af0 <MCAL_SPI_Init+0x19c>)
 80019cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ce:	4a48      	ldr	r2, [pc, #288]	@ (8001af0 <MCAL_SPI_Init+0x19c>)
 80019d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80019d4:	6413      	str	r3, [r2, #64]	@ 0x40
		MCAL_SPI_SetPins(SPI3);
 80019d6:	4849      	ldr	r0, [pc, #292]	@ (8001afc <MCAL_SPI_Init+0x1a8>)
 80019d8:	f000 f8c4 	bl	8001b64 <MCAL_SPI_SetPins>
		G_SPI_Index = SPI3_Index;
 80019dc:	4b45      	ldr	r3, [pc, #276]	@ (8001af4 <MCAL_SPI_Init+0x1a0>)
 80019de:	2202      	movs	r2, #2
 80019e0:	701a      	strb	r2, [r3, #0]
	}

	SPIx->CR1 = 0;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2200      	movs	r2, #0
 80019e6:	601a      	str	r2, [r3, #0]
	SPIx->CR2 = 0;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	2200      	movs	r2, #0
 80019ec:	605a      	str	r2, [r3, #4]

	// Choose SPI Mode
	temp_CR1 |= SPI_Config->SPI_Mode;
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	881a      	ldrh	r2, [r3, #0]
 80019f2:	89fb      	ldrh	r3, [r7, #14]
 80019f4:	4313      	orrs	r3, r2
 80019f6:	81fb      	strh	r3, [r7, #14]

	// Set Communication Mode
	temp_CR1 |= SPI_Config->SPI_Communication_Mode;
 80019f8:	683b      	ldr	r3, [r7, #0]
 80019fa:	885a      	ldrh	r2, [r3, #2]
 80019fc:	89fb      	ldrh	r3, [r7, #14]
 80019fe:	4313      	orrs	r3, r2
 8001a00:	81fb      	strh	r3, [r7, #14]

	// Set Frame Format
	temp_CR1 |= SPI_Config->SPI_FrameFormat;
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	889a      	ldrh	r2, [r3, #4]
 8001a06:	89fb      	ldrh	r3, [r7, #14]
 8001a08:	4313      	orrs	r3, r2
 8001a0a:	81fb      	strh	r3, [r7, #14]

	// Select Data Size
	temp_CR1 |= SPI_Config->SPI_DataSize;
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	88da      	ldrh	r2, [r3, #6]
 8001a10:	89fb      	ldrh	r3, [r7, #14]
 8001a12:	4313      	orrs	r3, r2
 8001a14:	81fb      	strh	r3, [r7, #14]

	// Set Clock Phase
	temp_CR1 |= SPI_Config->SPI_CPHA;
 8001a16:	683b      	ldr	r3, [r7, #0]
 8001a18:	891a      	ldrh	r2, [r3, #8]
 8001a1a:	89fb      	ldrh	r3, [r7, #14]
 8001a1c:	4313      	orrs	r3, r2
 8001a1e:	81fb      	strh	r3, [r7, #14]

	// Set Clock Polarity
	temp_CR1 |= SPI_Config->SPI_CPOL;
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	895a      	ldrh	r2, [r3, #10]
 8001a24:	89fb      	ldrh	r3, [r7, #14]
 8001a26:	4313      	orrs	r3, r2
 8001a28:	81fb      	strh	r3, [r7, #14]

	// Set NSS (HW or SW)
	if(SPI_NSS_HW_Master_SS_OutPut_DIS == (SPI_Config->SPI_NSS)){
 8001a2a:	683b      	ldr	r3, [r7, #0]
 8001a2c:	899b      	ldrh	r3, [r3, #12]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d10a      	bne.n	8001a48 <MCAL_SPI_Init+0xf4>
		temp_CR2 &= ~(SPI_Config->SPI_NSS);
 8001a32:	683b      	ldr	r3, [r7, #0]
 8001a34:	899b      	ldrh	r3, [r3, #12]
 8001a36:	b21b      	sxth	r3, r3
 8001a38:	43db      	mvns	r3, r3
 8001a3a:	b21a      	sxth	r2, r3
 8001a3c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001a40:	4013      	ands	r3, r2
 8001a42:	b21b      	sxth	r3, r3
 8001a44:	81bb      	strh	r3, [r7, #12]
 8001a46:	e00e      	b.n	8001a66 <MCAL_SPI_Init+0x112>
	}
	else if(SPI_NSS_HW_Master_SS_OutPut_EN == (SPI_Config->SPI_NSS)){
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	899b      	ldrh	r3, [r3, #12]
 8001a4c:	2b04      	cmp	r3, #4
 8001a4e:	d105      	bne.n	8001a5c <MCAL_SPI_Init+0x108>
		temp_CR2 |= (SPI_Config->SPI_NSS);
 8001a50:	683b      	ldr	r3, [r7, #0]
 8001a52:	899a      	ldrh	r2, [r3, #12]
 8001a54:	89bb      	ldrh	r3, [r7, #12]
 8001a56:	4313      	orrs	r3, r2
 8001a58:	81bb      	strh	r3, [r7, #12]
 8001a5a:	e004      	b.n	8001a66 <MCAL_SPI_Init+0x112>
	}
	else{
		temp_CR1 |= (SPI_Config->SPI_NSS);
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	899a      	ldrh	r2, [r3, #12]
 8001a60:	89fb      	ldrh	r3, [r7, #14]
 8001a62:	4313      	orrs	r3, r2
 8001a64:	81fb      	strh	r3, [r7, #14]
	}

	// Set BaudRate
	temp_CR1 |= SPI_Config->SPI_BaudRatePrescaler;
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	89da      	ldrh	r2, [r3, #14]
 8001a6a:	89fb      	ldrh	r3, [r7, #14]
 8001a6c:	4313      	orrs	r3, r2
 8001a6e:	81fb      	strh	r3, [r7, #14]

	// Enable / Disable Interrupt
	if(SPI_IRQ_EN_None != (SPI_Config->SPI_IRQ_Enable)){
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	8a1b      	ldrh	r3, [r3, #16]
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d024      	beq.n	8001ac2 <MCAL_SPI_Init+0x16e>
		temp_CR2 |= SPI_Config->SPI_IRQ_Enable;
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	8a1a      	ldrh	r2, [r3, #16]
 8001a7c:	89bb      	ldrh	r3, [r7, #12]
 8001a7e:	4313      	orrs	r3, r2
 8001a80:	81bb      	strh	r3, [r7, #12]
		if(SPIx == SPI1){
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	4a18      	ldr	r2, [pc, #96]	@ (8001ae8 <MCAL_SPI_Init+0x194>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d106      	bne.n	8001a98 <MCAL_SPI_Init+0x144>
			NVIC_IRQ_SPI1_EN();
 8001a8a:	4b1d      	ldr	r3, [pc, #116]	@ (8001b00 <MCAL_SPI_Init+0x1ac>)
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	4a1c      	ldr	r2, [pc, #112]	@ (8001b00 <MCAL_SPI_Init+0x1ac>)
 8001a90:	f043 0308 	orr.w	r3, r3, #8
 8001a94:	6013      	str	r3, [r2, #0]
 8001a96:	e014      	b.n	8001ac2 <MCAL_SPI_Init+0x16e>
		}
		else if(SPIx == SPI2){
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	4a17      	ldr	r2, [pc, #92]	@ (8001af8 <MCAL_SPI_Init+0x1a4>)
 8001a9c:	4293      	cmp	r3, r2
 8001a9e:	d106      	bne.n	8001aae <MCAL_SPI_Init+0x15a>
			NVIC_IRQ_SPI2_EN();
 8001aa0:	4b17      	ldr	r3, [pc, #92]	@ (8001b00 <MCAL_SPI_Init+0x1ac>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	4a16      	ldr	r2, [pc, #88]	@ (8001b00 <MCAL_SPI_Init+0x1ac>)
 8001aa6:	f043 0310 	orr.w	r3, r3, #16
 8001aaa:	6013      	str	r3, [r2, #0]
 8001aac:	e009      	b.n	8001ac2 <MCAL_SPI_Init+0x16e>
		}
		else if(SPIx == SPI3){
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	4a12      	ldr	r2, [pc, #72]	@ (8001afc <MCAL_SPI_Init+0x1a8>)
 8001ab2:	4293      	cmp	r3, r2
 8001ab4:	d105      	bne.n	8001ac2 <MCAL_SPI_Init+0x16e>
			NVIC_IRQ_SPI3_EN();
 8001ab6:	4b12      	ldr	r3, [pc, #72]	@ (8001b00 <MCAL_SPI_Init+0x1ac>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	4a11      	ldr	r2, [pc, #68]	@ (8001b00 <MCAL_SPI_Init+0x1ac>)
 8001abc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001ac0:	6013      	str	r3, [r2, #0]
		}
	}

	SPIx->CR1 = temp_CR1;
 8001ac2:	89fa      	ldrh	r2, [r7, #14]
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	601a      	str	r2, [r3, #0]
	SPIx->CR2 = temp_CR2;
 8001ac8:	89ba      	ldrh	r2, [r7, #12]
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	605a      	str	r2, [r3, #4]


	// Enable SPI
	SPIx->CR1 |= (1 << 6);
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	601a      	str	r2, [r3, #0]
}
 8001ada:	bf00      	nop
 8001adc:	3710      	adds	r7, #16
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	200002b4 	.word	0x200002b4
 8001ae8:	40013000 	.word	0x40013000
 8001aec:	200002a4 	.word	0x200002a4
 8001af0:	40023800 	.word	0x40023800
 8001af4:	200002b0 	.word	0x200002b0
 8001af8:	40003800 	.word	0x40003800
 8001afc:	40003c00 	.word	0x40003c00
 8001b00:	e000e104 	.word	0xe000e104

08001b04 <MCAL_SPI_Transceive>:
		/* To Do */
	}
}

void MCAL_SPI_Transceive(uint8_t *PxBuffer, Polling_Mechanism_t pollin_status)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b083      	sub	sp, #12
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
 8001b0c:	460b      	mov	r3, r1
 8001b0e:	70fb      	strb	r3, [r7, #3]
    // 1. Wait for TX Buffer Empty
    if (Polling_Enable == pollin_status)
 8001b10:	78fb      	ldrb	r3, [r7, #3]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d107      	bne.n	8001b26 <MCAL_SPI_Transceive+0x22>
    {
        while(!(G_SPIx->SR & (1 << 1)));
 8001b16:	bf00      	nop
 8001b18:	4b11      	ldr	r3, [pc, #68]	@ (8001b60 <MCAL_SPI_Transceive+0x5c>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	689b      	ldr	r3, [r3, #8]
 8001b1e:	f003 0302 	and.w	r3, r3, #2
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d0f8      	beq.n	8001b18 <MCAL_SPI_Transceive+0x14>
    }

    // 2. Send Data
    G_SPIx->DR = (*PxBuffer);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	781a      	ldrb	r2, [r3, #0]
 8001b2a:	4b0d      	ldr	r3, [pc, #52]	@ (8001b60 <MCAL_SPI_Transceive+0x5c>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	60da      	str	r2, [r3, #12]

    // 3. Wait for RX Buffer Not Empty (Data received from nRF)
    if (Polling_Enable == pollin_status)
 8001b30:	78fb      	ldrb	r3, [r7, #3]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d107      	bne.n	8001b46 <MCAL_SPI_Transceive+0x42>
    {
        while(!(G_SPIx->SR & (1 << 0)));
 8001b36:	bf00      	nop
 8001b38:	4b09      	ldr	r3, [pc, #36]	@ (8001b60 <MCAL_SPI_Transceive+0x5c>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	689b      	ldr	r3, [r3, #8]
 8001b3e:	f003 0301 	and.w	r3, r3, #1
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d0f8      	beq.n	8001b38 <MCAL_SPI_Transceive+0x34>
    }

    // 4. READ the data (This clears the RXNE flag and gets the value)
    (*PxBuffer) = G_SPIx->DR;
 8001b46:	4b06      	ldr	r3, [pc, #24]	@ (8001b60 <MCAL_SPI_Transceive+0x5c>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	68db      	ldr	r3, [r3, #12]
 8001b4c:	b2da      	uxtb	r2, r3
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	701a      	strb	r2, [r3, #0]
}
 8001b52:	bf00      	nop
 8001b54:	370c      	adds	r7, #12
 8001b56:	46bd      	mov	sp, r7
 8001b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5c:	4770      	bx	lr
 8001b5e:	bf00      	nop
 8001b60:	200002b4 	.word	0x200002b4

08001b64 <MCAL_SPI_SetPins>:

static void MCAL_SPI_SetPins(SPI_Typedef *SPIx){
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b086      	sub	sp, #24
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
	GPIO_PinConfig_t Pin_Config;

	// ========================================================
	// [FIX] Initialize common settings to prevent garbage values
	// ========================================================
	Pin_Config.GPIO_TYPE = GPIO_TYPE_PP;        // Push-Pull (Critical for clean signals)
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	823b      	strh	r3, [r7, #16]
	Pin_Config.GPIO_Output_Speed = GPIO_SPEED_HIGH; // High Speed for SPI communication
 8001b70:	2302      	movs	r3, #2
 8001b72:	82bb      	strh	r3, [r7, #20]
	Pin_Config.GPIO_PU_PD = GPIO_PU_PD_NONE;    // No Pull-up/down (Let the driver drive the line)
 8001b74:	2300      	movs	r3, #0
 8001b76:	827b      	strh	r3, [r7, #18]
	// ========================================================

	if(SPIx == SPI1){
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	4a50      	ldr	r2, [pc, #320]	@ (8001cbc <MCAL_SPI_SetPins+0x158>)
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d130      	bne.n	8001be2 <MCAL_SPI_SetPins+0x7e>
		// MISO ===> PA6
		// SCK  ===> PA5
		// NSS  ===> PA4

		// MOSI ===> A7
		Pin_Config.GPIO_PinNumber = GPIO_PIN_7;
 8001b80:	2307      	movs	r3, #7
 8001b82:	813b      	strh	r3, [r7, #8]
		Pin_Config.GPIO_MODE = GPIO_MODE_AF;
 8001b84:	2302      	movs	r3, #2
 8001b86:	817b      	strh	r3, [r7, #10]
		Pin_Config.GPIO_AFx = GPIO_AF5;
 8001b88:	2305      	movs	r3, #5
 8001b8a:	60fb      	str	r3, [r7, #12]
		MCAL_GPIO_Init(GPIOA, &Pin_Config);
 8001b8c:	f107 0308 	add.w	r3, r7, #8
 8001b90:	4619      	mov	r1, r3
 8001b92:	484b      	ldr	r0, [pc, #300]	@ (8001cc0 <MCAL_SPI_SetPins+0x15c>)
 8001b94:	f000 f9e2 	bl	8001f5c <MCAL_GPIO_Init>

		// MISO ===> A6
		Pin_Config.GPIO_PinNumber = GPIO_PIN_6;
 8001b98:	2306      	movs	r3, #6
 8001b9a:	813b      	strh	r3, [r7, #8]
		Pin_Config.GPIO_MODE = GPIO_MODE_AF;
 8001b9c:	2302      	movs	r3, #2
 8001b9e:	817b      	strh	r3, [r7, #10]
		Pin_Config.GPIO_AFx = GPIO_AF5;
 8001ba0:	2305      	movs	r3, #5
 8001ba2:	60fb      	str	r3, [r7, #12]
		MCAL_GPIO_Init(GPIOA, &Pin_Config);
 8001ba4:	f107 0308 	add.w	r3, r7, #8
 8001ba8:	4619      	mov	r1, r3
 8001baa:	4845      	ldr	r0, [pc, #276]	@ (8001cc0 <MCAL_SPI_SetPins+0x15c>)
 8001bac:	f000 f9d6 	bl	8001f5c <MCAL_GPIO_Init>

		// SCK  ===> A5
		Pin_Config.GPIO_PinNumber = GPIO_PIN_5;
 8001bb0:	2305      	movs	r3, #5
 8001bb2:	813b      	strh	r3, [r7, #8]
		Pin_Config.GPIO_MODE = GPIO_MODE_AF;
 8001bb4:	2302      	movs	r3, #2
 8001bb6:	817b      	strh	r3, [r7, #10]
		Pin_Config.GPIO_AFx = GPIO_AF5;
 8001bb8:	2305      	movs	r3, #5
 8001bba:	60fb      	str	r3, [r7, #12]
		MCAL_GPIO_Init(GPIOA, &Pin_Config);
 8001bbc:	f107 0308 	add.w	r3, r7, #8
 8001bc0:	4619      	mov	r1, r3
 8001bc2:	483f      	ldr	r0, [pc, #252]	@ (8001cc0 <MCAL_SPI_SetPins+0x15c>)
 8001bc4:	f000 f9ca 	bl	8001f5c <MCAL_GPIO_Init>

		// NSS  ===> A4
		Pin_Config.GPIO_PinNumber = GPIO_PIN_4;
 8001bc8:	2304      	movs	r3, #4
 8001bca:	813b      	strh	r3, [r7, #8]
		Pin_Config.GPIO_MODE = GPIO_MODE_AF;
 8001bcc:	2302      	movs	r3, #2
 8001bce:	817b      	strh	r3, [r7, #10]
		Pin_Config.GPIO_AFx = GPIO_AF5;
 8001bd0:	2305      	movs	r3, #5
 8001bd2:	60fb      	str	r3, [r7, #12]
		MCAL_GPIO_Init(GPIOA, &Pin_Config);
 8001bd4:	f107 0308 	add.w	r3, r7, #8
 8001bd8:	4619      	mov	r1, r3
 8001bda:	4839      	ldr	r0, [pc, #228]	@ (8001cc0 <MCAL_SPI_SetPins+0x15c>)
 8001bdc:	f000 f9be 	bl	8001f5c <MCAL_GPIO_Init>
		Pin_Config.GPIO_PinNumber = GPIO_PIN_15;
		Pin_Config.GPIO_MODE = GPIO_MODE_AF;
		Pin_Config.GPIO_AFx = GPIO_AF5;
		MCAL_GPIO_Init(GPIOA, &Pin_Config);
	}
}
 8001be0:	e068      	b.n	8001cb4 <MCAL_SPI_SetPins+0x150>
	else if(SPIx == SPI2){
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	4a37      	ldr	r2, [pc, #220]	@ (8001cc4 <MCAL_SPI_SetPins+0x160>)
 8001be6:	4293      	cmp	r3, r2
 8001be8:	d130      	bne.n	8001c4c <MCAL_SPI_SetPins+0xe8>
		Pin_Config.GPIO_PinNumber = GPIO_PIN_15;
 8001bea:	230e      	movs	r3, #14
 8001bec:	813b      	strh	r3, [r7, #8]
		Pin_Config.GPIO_MODE = GPIO_MODE_AF;
 8001bee:	2302      	movs	r3, #2
 8001bf0:	817b      	strh	r3, [r7, #10]
		Pin_Config.GPIO_AFx = GPIO_AF5;
 8001bf2:	2305      	movs	r3, #5
 8001bf4:	60fb      	str	r3, [r7, #12]
		MCAL_GPIO_Init(GPIOB, &Pin_Config);
 8001bf6:	f107 0308 	add.w	r3, r7, #8
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	4832      	ldr	r0, [pc, #200]	@ (8001cc8 <MCAL_SPI_SetPins+0x164>)
 8001bfe:	f000 f9ad 	bl	8001f5c <MCAL_GPIO_Init>
		Pin_Config.GPIO_PinNumber = GPIO_PIN_14;
 8001c02:	230d      	movs	r3, #13
 8001c04:	813b      	strh	r3, [r7, #8]
		Pin_Config.GPIO_MODE = GPIO_MODE_AF;
 8001c06:	2302      	movs	r3, #2
 8001c08:	817b      	strh	r3, [r7, #10]
		Pin_Config.GPIO_AFx = GPIO_AF5;
 8001c0a:	2305      	movs	r3, #5
 8001c0c:	60fb      	str	r3, [r7, #12]
		MCAL_GPIO_Init(GPIOB, &Pin_Config);
 8001c0e:	f107 0308 	add.w	r3, r7, #8
 8001c12:	4619      	mov	r1, r3
 8001c14:	482c      	ldr	r0, [pc, #176]	@ (8001cc8 <MCAL_SPI_SetPins+0x164>)
 8001c16:	f000 f9a1 	bl	8001f5c <MCAL_GPIO_Init>
		Pin_Config.GPIO_PinNumber = GPIO_PIN_13;
 8001c1a:	230c      	movs	r3, #12
 8001c1c:	813b      	strh	r3, [r7, #8]
		Pin_Config.GPIO_MODE = GPIO_MODE_AF;
 8001c1e:	2302      	movs	r3, #2
 8001c20:	817b      	strh	r3, [r7, #10]
		Pin_Config.GPIO_AFx = GPIO_AF5;
 8001c22:	2305      	movs	r3, #5
 8001c24:	60fb      	str	r3, [r7, #12]
		MCAL_GPIO_Init(GPIOB, &Pin_Config);
 8001c26:	f107 0308 	add.w	r3, r7, #8
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	4826      	ldr	r0, [pc, #152]	@ (8001cc8 <MCAL_SPI_SetPins+0x164>)
 8001c2e:	f000 f995 	bl	8001f5c <MCAL_GPIO_Init>
		Pin_Config.GPIO_PinNumber = GPIO_PIN_12;
 8001c32:	230c      	movs	r3, #12
 8001c34:	813b      	strh	r3, [r7, #8]
		Pin_Config.GPIO_MODE = GPIO_MODE_AF;
 8001c36:	2302      	movs	r3, #2
 8001c38:	817b      	strh	r3, [r7, #10]
		Pin_Config.GPIO_AFx = GPIO_AF5;
 8001c3a:	2305      	movs	r3, #5
 8001c3c:	60fb      	str	r3, [r7, #12]
		MCAL_GPIO_Init(GPIOB, &Pin_Config);
 8001c3e:	f107 0308 	add.w	r3, r7, #8
 8001c42:	4619      	mov	r1, r3
 8001c44:	4820      	ldr	r0, [pc, #128]	@ (8001cc8 <MCAL_SPI_SetPins+0x164>)
 8001c46:	f000 f989 	bl	8001f5c <MCAL_GPIO_Init>
}
 8001c4a:	e033      	b.n	8001cb4 <MCAL_SPI_SetPins+0x150>
	else if(SPIx == SPI3){
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	4a1f      	ldr	r2, [pc, #124]	@ (8001ccc <MCAL_SPI_SetPins+0x168>)
 8001c50:	4293      	cmp	r3, r2
 8001c52:	d12f      	bne.n	8001cb4 <MCAL_SPI_SetPins+0x150>
		Pin_Config.GPIO_PinNumber = GPIO_PIN_5;
 8001c54:	2305      	movs	r3, #5
 8001c56:	813b      	strh	r3, [r7, #8]
		Pin_Config.GPIO_MODE = GPIO_MODE_AF;
 8001c58:	2302      	movs	r3, #2
 8001c5a:	817b      	strh	r3, [r7, #10]
		Pin_Config.GPIO_AFx = GPIO_AF5;
 8001c5c:	2305      	movs	r3, #5
 8001c5e:	60fb      	str	r3, [r7, #12]
		MCAL_GPIO_Init(GPIOB, &Pin_Config);
 8001c60:	f107 0308 	add.w	r3, r7, #8
 8001c64:	4619      	mov	r1, r3
 8001c66:	4818      	ldr	r0, [pc, #96]	@ (8001cc8 <MCAL_SPI_SetPins+0x164>)
 8001c68:	f000 f978 	bl	8001f5c <MCAL_GPIO_Init>
		Pin_Config.GPIO_PinNumber = GPIO_PIN_4;
 8001c6c:	2304      	movs	r3, #4
 8001c6e:	813b      	strh	r3, [r7, #8]
		Pin_Config.GPIO_MODE = GPIO_MODE_AF;
 8001c70:	2302      	movs	r3, #2
 8001c72:	817b      	strh	r3, [r7, #10]
		Pin_Config.GPIO_AFx = GPIO_AF5;
 8001c74:	2305      	movs	r3, #5
 8001c76:	60fb      	str	r3, [r7, #12]
		MCAL_GPIO_Init(GPIOB, &Pin_Config);
 8001c78:	f107 0308 	add.w	r3, r7, #8
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	4812      	ldr	r0, [pc, #72]	@ (8001cc8 <MCAL_SPI_SetPins+0x164>)
 8001c80:	f000 f96c 	bl	8001f5c <MCAL_GPIO_Init>
		Pin_Config.GPIO_PinNumber = GPIO_PIN_3;
 8001c84:	2303      	movs	r3, #3
 8001c86:	813b      	strh	r3, [r7, #8]
		Pin_Config.GPIO_MODE = GPIO_MODE_AF;
 8001c88:	2302      	movs	r3, #2
 8001c8a:	817b      	strh	r3, [r7, #10]
		Pin_Config.GPIO_AFx = GPIO_AF5;
 8001c8c:	2305      	movs	r3, #5
 8001c8e:	60fb      	str	r3, [r7, #12]
		MCAL_GPIO_Init(GPIOB, &Pin_Config);
 8001c90:	f107 0308 	add.w	r3, r7, #8
 8001c94:	4619      	mov	r1, r3
 8001c96:	480c      	ldr	r0, [pc, #48]	@ (8001cc8 <MCAL_SPI_SetPins+0x164>)
 8001c98:	f000 f960 	bl	8001f5c <MCAL_GPIO_Init>
		Pin_Config.GPIO_PinNumber = GPIO_PIN_15;
 8001c9c:	230e      	movs	r3, #14
 8001c9e:	813b      	strh	r3, [r7, #8]
		Pin_Config.GPIO_MODE = GPIO_MODE_AF;
 8001ca0:	2302      	movs	r3, #2
 8001ca2:	817b      	strh	r3, [r7, #10]
		Pin_Config.GPIO_AFx = GPIO_AF5;
 8001ca4:	2305      	movs	r3, #5
 8001ca6:	60fb      	str	r3, [r7, #12]
		MCAL_GPIO_Init(GPIOA, &Pin_Config);
 8001ca8:	f107 0308 	add.w	r3, r7, #8
 8001cac:	4619      	mov	r1, r3
 8001cae:	4804      	ldr	r0, [pc, #16]	@ (8001cc0 <MCAL_SPI_SetPins+0x15c>)
 8001cb0:	f000 f954 	bl	8001f5c <MCAL_GPIO_Init>
}
 8001cb4:	bf00      	nop
 8001cb6:	3718      	adds	r7, #24
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	bd80      	pop	{r7, pc}
 8001cbc:	40013000 	.word	0x40013000
 8001cc0:	40020000 	.word	0x40020000
 8001cc4:	40003800 	.word	0x40003800
 8001cc8:	40020400 	.word	0x40020400
 8001ccc:	40003c00 	.word	0x40003c00

08001cd0 <MCAL_SysTicK_StartTimer>:
    else if(SysTick_CLK_AHB_8 == (SysTick_CFG->SysTick_CLKSource)){
	SysTick->CTRL &= ~(1 << 2);
    }
}

void MCAL_SysTicK_StartTimer(uint32_t ReloadValue){
 8001cd0:	b480      	push	{r7}
 8001cd2:	b083      	sub	sp, #12
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
    // Load Timer with ReloadValue
    SysTick->LOAD = ReloadValue;
 8001cd8:	4a08      	ldr	r2, [pc, #32]	@ (8001cfc <MCAL_SysTicK_StartTimer+0x2c>)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6053      	str	r3, [r2, #4]

    // Reset Timer
    SysTick->VAL = 0;
 8001cde:	4b07      	ldr	r3, [pc, #28]	@ (8001cfc <MCAL_SysTicK_StartTimer+0x2c>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	609a      	str	r2, [r3, #8]

    // Start Timer
    SysTick->CTRL |= (1 << 0);
 8001ce4:	4b05      	ldr	r3, [pc, #20]	@ (8001cfc <MCAL_SysTicK_StartTimer+0x2c>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a04      	ldr	r2, [pc, #16]	@ (8001cfc <MCAL_SysTicK_StartTimer+0x2c>)
 8001cea:	f043 0301 	orr.w	r3, r3, #1
 8001cee:	6013      	str	r3, [r2, #0]
}
 8001cf0:	bf00      	nop
 8001cf2:	370c      	adds	r7, #12
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfa:	4770      	bx	lr
 8001cfc:	e000e010 	.word	0xe000e010

08001d00 <MCAL_SysTicK_StopTimer>:

void MCAL_SysTicK_StopTimer(void){
 8001d00:	b480      	push	{r7}
 8001d02:	af00      	add	r7, sp, #0
    // Stop SysTick Counter
    SysTick->CTRL &= ~(1 << 0);
 8001d04:	4b06      	ldr	r3, [pc, #24]	@ (8001d20 <MCAL_SysTicK_StopTimer+0x20>)
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a05      	ldr	r2, [pc, #20]	@ (8001d20 <MCAL_SysTicK_StopTimer+0x20>)
 8001d0a:	f023 0301 	bic.w	r3, r3, #1
 8001d0e:	6013      	str	r3, [r2, #0]

    // Reset Timer
    SysTick->VAL = 0;
 8001d10:	4b03      	ldr	r3, [pc, #12]	@ (8001d20 <MCAL_SysTicK_StopTimer+0x20>)
 8001d12:	2200      	movs	r2, #0
 8001d14:	609a      	str	r2, [r3, #8]
}
 8001d16:	bf00      	nop
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1e:	4770      	bx	lr
 8001d20:	e000e010 	.word	0xe000e010
 8001d24:	00000000 	.word	0x00000000

08001d28 <MCAL_SysTicK_SetDelay_ms>:

void MCAL_SysTicK_SetDelay_ms(uint32_t Delay_Time_ms){
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	b084      	sub	sp, #16
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
    // When Select  Clock Source = 25Mhz / 8
    uint32_t ticks = (uint32_t)(Delay_Time_ms * 3125.0);
 8001d30:	6878      	ldr	r0, [r7, #4]
 8001d32:	f7fe fbef 	bl	8000514 <__aeabi_ui2d>
 8001d36:	a315      	add	r3, pc, #84	@ (adr r3, 8001d8c <MCAL_SysTicK_SetDelay_ms+0x64>)
 8001d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d3c:	f7fe fc64 	bl	8000608 <__aeabi_dmul>
 8001d40:	4602      	mov	r2, r0
 8001d42:	460b      	mov	r3, r1
 8001d44:	4610      	mov	r0, r2
 8001d46:	4619      	mov	r1, r3
 8001d48:	f7fe ff36 	bl	8000bb8 <__aeabi_d2uiz>
 8001d4c:	4603      	mov	r3, r0
 8001d4e:	60fb      	str	r3, [r7, #12]

    // Reset Timer
    SysTick->VAL = 0;
 8001d50:	4b0d      	ldr	r3, [pc, #52]	@ (8001d88 <MCAL_SysTicK_SetDelay_ms+0x60>)
 8001d52:	2200      	movs	r2, #0
 8001d54:	609a      	str	r2, [r3, #8]

    if((ticks >= 0x00000001) && (ticks < 0x00FFFFFF)){
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d010      	beq.n	8001d7e <MCAL_SysTicK_SetDelay_ms+0x56>
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d20b      	bcs.n	8001d7e <MCAL_SysTicK_SetDelay_ms+0x56>
	MCAL_SysTicK_StartTimer(ticks);
 8001d66:	68f8      	ldr	r0, [r7, #12]
 8001d68:	f7ff ffb2 	bl	8001cd0 <MCAL_SysTicK_StartTimer>

	// Wait till Timer Flag is raised
	while(0 == GET_BIT(SysTick->CTRL, COUNTFLAG));
 8001d6c:	bf00      	nop
 8001d6e:	4b06      	ldr	r3, [pc, #24]	@ (8001d88 <MCAL_SysTicK_SetDelay_ms+0x60>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d0f9      	beq.n	8001d6e <MCAL_SysTicK_SetDelay_ms+0x46>
	MCAL_SysTicK_StopTimer();
 8001d7a:	f7ff ffc1 	bl	8001d00 <MCAL_SysTicK_StopTimer>
    }
}
 8001d7e:	bf00      	nop
 8001d80:	3710      	adds	r7, #16
 8001d82:	46bd      	mov	sp, r7
 8001d84:	bd80      	pop	{r7, pc}
 8001d86:	bf00      	nop
 8001d88:	e000e010 	.word	0xe000e010
 8001d8c:	00000000 	.word	0x00000000
 8001d90:	40a86a00 	.word	0x40a86a00

08001d94 <SysTick_Handler>:
    if((ticks >= 0x00000001) && (ticks < 0x00FFFFFF)){
	MCAL_SysTicK_StartTimer(ticks);
    }
}

void SysTick_Handler(void){
 8001d94:	b580      	push	{r7, lr}
 8001d96:	af00      	add	r7, sp, #0
    if(GP_Function_CallBack != NULL){
 8001d98:	4b07      	ldr	r3, [pc, #28]	@ (8001db8 <SysTick_Handler+0x24>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d002      	beq.n	8001da6 <SysTick_Handler+0x12>
	GP_Function_CallBack();
 8001da0:	4b05      	ldr	r3, [pc, #20]	@ (8001db8 <SysTick_Handler+0x24>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4798      	blx	r3
    }

    if(1 == G_SingleFlag){
 8001da6:	4b05      	ldr	r3, [pc, #20]	@ (8001dbc <SysTick_Handler+0x28>)
 8001da8:	781b      	ldrb	r3, [r3, #0]
 8001daa:	2b01      	cmp	r3, #1
 8001dac:	d101      	bne.n	8001db2 <SysTick_Handler+0x1e>
	MCAL_SysTicK_StopTimer();
 8001dae:	f7ff ffa7 	bl	8001d00 <MCAL_SysTicK_StopTimer>
    }
}
 8001db2:	bf00      	nop
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	200002b8 	.word	0x200002b8
 8001dbc:	200002bc 	.word	0x200002bc

08001dc0 <TIM2_IRQHandler>:

    // Wait for timer interrupt to clear flag
    while(delay_flag);
}

void TIM2_IRQHandler(){
 8001dc0:	b480      	push	{r7}
 8001dc2:	af00      	add	r7, sp, #0
    // Clear Update Interrupt Flag
    if(G_Timer->SR & (1<<0)){
 8001dc4:	4b12      	ldr	r3, [pc, #72]	@ (8001e10 <TIM2_IRQHandler+0x50>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	691b      	ldr	r3, [r3, #16]
 8001dca:	f003 0301 	and.w	r3, r3, #1
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d018      	beq.n	8001e04 <TIM2_IRQHandler+0x44>
        G_Timer->SR &= ~(1<<0);
 8001dd2:	4b0f      	ldr	r3, [pc, #60]	@ (8001e10 <TIM2_IRQHandler+0x50>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	691a      	ldr	r2, [r3, #16]
 8001dd8:	4b0d      	ldr	r3, [pc, #52]	@ (8001e10 <TIM2_IRQHandler+0x50>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f022 0201 	bic.w	r2, r2, #1
 8001de0:	611a      	str	r2, [r3, #16]

        // Clear delay flag
        delay_flag = 0;
 8001de2:	4b0c      	ldr	r3, [pc, #48]	@ (8001e14 <TIM2_IRQHandler+0x54>)
 8001de4:	2200      	movs	r2, #0
 8001de6:	701a      	strb	r2, [r3, #0]

        // Timer off
        G_Timer->CR1 &= ~(1<<0);
 8001de8:	4b09      	ldr	r3, [pc, #36]	@ (8001e10 <TIM2_IRQHandler+0x50>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	4b08      	ldr	r3, [pc, #32]	@ (8001e10 <TIM2_IRQHandler+0x50>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f022 0201 	bic.w	r2, r2, #1
 8001df6:	601a      	str	r2, [r3, #0]

        // Disable Interrupt
        NVIC_IRQ_TIMER2_DIS();
 8001df8:	4b07      	ldr	r3, [pc, #28]	@ (8001e18 <TIM2_IRQHandler+0x58>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	4a06      	ldr	r2, [pc, #24]	@ (8001e18 <TIM2_IRQHandler+0x58>)
 8001dfe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e02:	6013      	str	r3, [r2, #0]
    }
}
 8001e04:	bf00      	nop
 8001e06:	46bd      	mov	sp, r7
 8001e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0c:	4770      	bx	lr
 8001e0e:	bf00      	nop
 8001e10:	200002c0 	.word	0x200002c0
 8001e14:	200002c4 	.word	0x200002c4
 8001e18:	e000e180 	.word	0xe000e180

08001e1c <TIM3_IRQHandler>:

void TIM3_IRQHandler(){
 8001e1c:	b480      	push	{r7}
 8001e1e:	af00      	add	r7, sp, #0
    G_Timer->SR &= ~(1<<0);  // Clear interrupt flag
 8001e20:	4b0e      	ldr	r3, [pc, #56]	@ (8001e5c <TIM3_IRQHandler+0x40>)
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	691a      	ldr	r2, [r3, #16]
 8001e26:	4b0d      	ldr	r3, [pc, #52]	@ (8001e5c <TIM3_IRQHandler+0x40>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f022 0201 	bic.w	r2, r2, #1
 8001e2e:	611a      	str	r2, [r3, #16]
    delay_flag = 0;
 8001e30:	4b0b      	ldr	r3, [pc, #44]	@ (8001e60 <TIM3_IRQHandler+0x44>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	701a      	strb	r2, [r3, #0]
    NVIC_IRQ_TIMER3_DIS();
 8001e36:	4b0b      	ldr	r3, [pc, #44]	@ (8001e64 <TIM3_IRQHandler+0x48>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	4a0a      	ldr	r2, [pc, #40]	@ (8001e64 <TIM3_IRQHandler+0x48>)
 8001e3c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001e40:	6013      	str	r3, [r2, #0]
    G_Timer->CR1 &= ~(1<<0); // Timer off
 8001e42:	4b06      	ldr	r3, [pc, #24]	@ (8001e5c <TIM3_IRQHandler+0x40>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	681a      	ldr	r2, [r3, #0]
 8001e48:	4b04      	ldr	r3, [pc, #16]	@ (8001e5c <TIM3_IRQHandler+0x40>)
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f022 0201 	bic.w	r2, r2, #1
 8001e50:	601a      	str	r2, [r3, #0]
}
 8001e52:	bf00      	nop
 8001e54:	46bd      	mov	sp, r7
 8001e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e5a:	4770      	bx	lr
 8001e5c:	200002c0 	.word	0x200002c0
 8001e60:	200002c4 	.word	0x200002c4
 8001e64:	e000e180 	.word	0xe000e180

08001e68 <TIM4_IRQHandler>:

void TIM4_IRQHandler(){
 8001e68:	b480      	push	{r7}
 8001e6a:	af00      	add	r7, sp, #0
    G_Timer->SR &= ~(1<<0);
 8001e6c:	4b0e      	ldr	r3, [pc, #56]	@ (8001ea8 <TIM4_IRQHandler+0x40>)
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	691a      	ldr	r2, [r3, #16]
 8001e72:	4b0d      	ldr	r3, [pc, #52]	@ (8001ea8 <TIM4_IRQHandler+0x40>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f022 0201 	bic.w	r2, r2, #1
 8001e7a:	611a      	str	r2, [r3, #16]
    delay_flag = 0;
 8001e7c:	4b0b      	ldr	r3, [pc, #44]	@ (8001eac <TIM4_IRQHandler+0x44>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	701a      	strb	r2, [r3, #0]
    NVIC_IRQ_TIMER4_DIS();
 8001e82:	4b0b      	ldr	r3, [pc, #44]	@ (8001eb0 <TIM4_IRQHandler+0x48>)
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	4a0a      	ldr	r2, [pc, #40]	@ (8001eb0 <TIM4_IRQHandler+0x48>)
 8001e88:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8001e8c:	6013      	str	r3, [r2, #0]
    G_Timer->CR1 &= ~(1<<0);
 8001e8e:	4b06      	ldr	r3, [pc, #24]	@ (8001ea8 <TIM4_IRQHandler+0x40>)
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	681a      	ldr	r2, [r3, #0]
 8001e94:	4b04      	ldr	r3, [pc, #16]	@ (8001ea8 <TIM4_IRQHandler+0x40>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	f022 0201 	bic.w	r2, r2, #1
 8001e9c:	601a      	str	r2, [r3, #0]
}
 8001e9e:	bf00      	nop
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea6:	4770      	bx	lr
 8001ea8:	200002c0 	.word	0x200002c0
 8001eac:	200002c4 	.word	0x200002c4
 8001eb0:	e000e180 	.word	0xe000e180

08001eb4 <TIM5_IRQHandler>:

void TIM5_IRQHandler(){
 8001eb4:	b480      	push	{r7}
 8001eb6:	af00      	add	r7, sp, #0
    G_Timer->SR &= ~(1<<0);
 8001eb8:	4b0e      	ldr	r3, [pc, #56]	@ (8001ef4 <TIM5_IRQHandler+0x40>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	691a      	ldr	r2, [r3, #16]
 8001ebe:	4b0d      	ldr	r3, [pc, #52]	@ (8001ef4 <TIM5_IRQHandler+0x40>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f022 0201 	bic.w	r2, r2, #1
 8001ec6:	611a      	str	r2, [r3, #16]
    delay_flag = 0;
 8001ec8:	4b0b      	ldr	r3, [pc, #44]	@ (8001ef8 <TIM5_IRQHandler+0x44>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	701a      	strb	r2, [r3, #0]
    NVIC_IRQ_TIMER5_DIS();
 8001ece:	4b0b      	ldr	r3, [pc, #44]	@ (8001efc <TIM5_IRQHandler+0x48>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4a0a      	ldr	r2, [pc, #40]	@ (8001efc <TIM5_IRQHandler+0x48>)
 8001ed4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ed8:	6013      	str	r3, [r2, #0]
    G_Timer->CR1 &= ~(1<<0);
 8001eda:	4b06      	ldr	r3, [pc, #24]	@ (8001ef4 <TIM5_IRQHandler+0x40>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	681a      	ldr	r2, [r3, #0]
 8001ee0:	4b04      	ldr	r3, [pc, #16]	@ (8001ef4 <TIM5_IRQHandler+0x40>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	f022 0201 	bic.w	r2, r2, #1
 8001ee8:	601a      	str	r2, [r3, #0]
}
 8001eea:	bf00      	nop
 8001eec:	46bd      	mov	sp, r7
 8001eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef2:	4770      	bx	lr
 8001ef4:	200002c0 	.word	0x200002c0
 8001ef8:	200002c4 	.word	0x200002c4
 8001efc:	e000e184 	.word	0xe000e184

08001f00 <USART1_IRQHandler>:
/*
 * ========================================================================
 * 				 				  ISR
 * ========================================================================
 */
void USART1_IRQHandler(void){
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b082      	sub	sp, #8
 8001f04:	af00      	add	r7, sp, #0
    S_USART_IRQ_SRC irq_src;

    irq_src.TXE  = ((USART1->SR &  (1<<7)) >> 7);
 8001f06:	4b13      	ldr	r3, [pc, #76]	@ (8001f54 <USART1_IRQHandler+0x54>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	09db      	lsrs	r3, r3, #7
 8001f0c:	f003 0301 	and.w	r3, r3, #1
 8001f10:	b2da      	uxtb	r2, r3
 8001f12:	793b      	ldrb	r3, [r7, #4]
 8001f14:	f362 0300 	bfi	r3, r2, #0, #1
 8001f18:	713b      	strb	r3, [r7, #4]
    irq_src.RXNE = ((USART1->SR &  (1<<5)) >> 5);
 8001f1a:	4b0e      	ldr	r3, [pc, #56]	@ (8001f54 <USART1_IRQHandler+0x54>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	095b      	lsrs	r3, r3, #5
 8001f20:	f003 0301 	and.w	r3, r3, #1
 8001f24:	b2da      	uxtb	r2, r3
 8001f26:	793b      	ldrb	r3, [r7, #4]
 8001f28:	f362 0341 	bfi	r3, r2, #1, #1
 8001f2c:	713b      	strb	r3, [r7, #4]
    irq_src.TCE  = ((USART1->SR &  (1<<6)) >> 6);
 8001f2e:	4b09      	ldr	r3, [pc, #36]	@ (8001f54 <USART1_IRQHandler+0x54>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	099b      	lsrs	r3, r3, #6
 8001f34:	f003 0301 	and.w	r3, r3, #1
 8001f38:	b2da      	uxtb	r2, r3
 8001f3a:	793b      	ldrb	r3, [r7, #4]
 8001f3c:	f362 0382 	bfi	r3, r2, #2, #1
 8001f40:	713b      	strb	r3, [r7, #4]

    G_UART_config->P_IRQ_CallBack(irq_src);
 8001f42:	4b05      	ldr	r3, [pc, #20]	@ (8001f58 <USART1_IRQHandler+0x58>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	68db      	ldr	r3, [r3, #12]
 8001f48:	7938      	ldrb	r0, [r7, #4]
 8001f4a:	4798      	blx	r3
}
 8001f4c:	bf00      	nop
 8001f4e:	3708      	adds	r7, #8
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	40011000 	.word	0x40011000
 8001f58:	200002c8 	.word	0x200002c8

08001f5c <MCAL_GPIO_Init>:
  * @param [in]  	- GPIOx: x can be (A....E depends on device) to select GPIO Peripherals
  * @param [in] 	- pinConfig: pointer to GPIO_PinConfig_t structure that contains the config info for pin
  * @retval 		- none
  * Note 			- stm32f103xx have GPIO A,B,C,D,E but this package has only A and B fully and some of C and D
  */
void MCAL_GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_PinConfig_t *PinConfig){
 8001f5c:	b480      	push	{r7}
 8001f5e:	b085      	sub	sp, #20
 8001f60:	af00      	add	r7, sp, #0
 8001f62:	6078      	str	r0, [r7, #4]
 8001f64:	6039      	str	r1, [r7, #0]
    uint32_t pin = PinConfig->GPIO_PinNumber;
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	881b      	ldrh	r3, [r3, #0]
 8001f6a:	60fb      	str	r3, [r7, #12]

    // Clear old data from registers
    GPIOx->MODER   &= ~(0x3 << (2 * pin));
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	68fa      	ldr	r2, [r7, #12]
 8001f72:	0052      	lsls	r2, r2, #1
 8001f74:	2103      	movs	r1, #3
 8001f76:	fa01 f202 	lsl.w	r2, r1, r2
 8001f7a:	43d2      	mvns	r2, r2
 8001f7c:	401a      	ands	r2, r3
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	601a      	str	r2, [r3, #0]
    GPIOx->OTYPER  &= ~(1   << pin);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	685b      	ldr	r3, [r3, #4]
 8001f86:	2101      	movs	r1, #1
 8001f88:	68fa      	ldr	r2, [r7, #12]
 8001f8a:	fa01 f202 	lsl.w	r2, r1, r2
 8001f8e:	43d2      	mvns	r2, r2
 8001f90:	401a      	ands	r2, r3
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	605a      	str	r2, [r3, #4]
    GPIOx->OSPEEDR &= ~(0x3 << (2 * pin));
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	689b      	ldr	r3, [r3, #8]
 8001f9a:	68fa      	ldr	r2, [r7, #12]
 8001f9c:	0052      	lsls	r2, r2, #1
 8001f9e:	2103      	movs	r1, #3
 8001fa0:	fa01 f202 	lsl.w	r2, r1, r2
 8001fa4:	43d2      	mvns	r2, r2
 8001fa6:	401a      	ands	r2, r3
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	609a      	str	r2, [r3, #8]
    GPIOx->PUPDR   &= ~(0x3 << (2 * pin));
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	68db      	ldr	r3, [r3, #12]
 8001fb0:	68fa      	ldr	r2, [r7, #12]
 8001fb2:	0052      	lsls	r2, r2, #1
 8001fb4:	2103      	movs	r1, #3
 8001fb6:	fa01 f202 	lsl.w	r2, r1, r2
 8001fba:	43d2      	mvns	r2, r2
 8001fbc:	401a      	ands	r2, r3
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	60da      	str	r2, [r3, #12]

    // Set new config
    switch (PinConfig->GPIO_MODE)
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	885b      	ldrh	r3, [r3, #2]
 8001fc6:	2b03      	cmp	r3, #3
 8001fc8:	f000 809c 	beq.w	8002104 <MCAL_GPIO_Init+0x1a8>
 8001fcc:	2b03      	cmp	r3, #3
 8001fce:	f300 80b0 	bgt.w	8002132 <MCAL_GPIO_Init+0x1d6>
 8001fd2:	2b01      	cmp	r3, #1
 8001fd4:	d002      	beq.n	8001fdc <MCAL_GPIO_Init+0x80>
 8001fd6:	2b02      	cmp	r3, #2
 8001fd8:	d02e      	beq.n	8002038 <MCAL_GPIO_Init+0xdc>
 8001fda:	e0aa      	b.n	8002132 <MCAL_GPIO_Init+0x1d6>
    {
    case GPIO_MODE_OP:   // General purpose output
        GPIOx->MODER   |= (0x1 << (2 * pin));   // 01
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	68fa      	ldr	r2, [r7, #12]
 8001fe2:	0052      	lsls	r2, r2, #1
 8001fe4:	2101      	movs	r1, #1
 8001fe6:	fa01 f202 	lsl.w	r2, r1, r2
 8001fea:	431a      	orrs	r2, r3
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	601a      	str	r2, [r3, #0]
        GPIOx->OTYPER  |= (PinConfig->GPIO_TYPE << pin);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	685b      	ldr	r3, [r3, #4]
 8001ff4:	683a      	ldr	r2, [r7, #0]
 8001ff6:	8912      	ldrh	r2, [r2, #8]
 8001ff8:	4611      	mov	r1, r2
 8001ffa:	68fa      	ldr	r2, [r7, #12]
 8001ffc:	fa01 f202 	lsl.w	r2, r1, r2
 8002000:	431a      	orrs	r2, r3
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	605a      	str	r2, [r3, #4]
        GPIOx->OSPEEDR |= (PinConfig->GPIO_Output_Speed << (2 * pin));
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	689b      	ldr	r3, [r3, #8]
 800200a:	683a      	ldr	r2, [r7, #0]
 800200c:	8992      	ldrh	r2, [r2, #12]
 800200e:	4611      	mov	r1, r2
 8002010:	68fa      	ldr	r2, [r7, #12]
 8002012:	0052      	lsls	r2, r2, #1
 8002014:	fa01 f202 	lsl.w	r2, r1, r2
 8002018:	431a      	orrs	r2, r3
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	609a      	str	r2, [r3, #8]
        GPIOx->PUPDR   |= (PinConfig->GPIO_PU_PD << (2 * pin));
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	68db      	ldr	r3, [r3, #12]
 8002022:	683a      	ldr	r2, [r7, #0]
 8002024:	8952      	ldrh	r2, [r2, #10]
 8002026:	4611      	mov	r1, r2
 8002028:	68fa      	ldr	r2, [r7, #12]
 800202a:	0052      	lsls	r2, r2, #1
 800202c:	fa01 f202 	lsl.w	r2, r1, r2
 8002030:	431a      	orrs	r2, r3
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	60da      	str	r2, [r3, #12]
        break;
 8002036:	e08a      	b.n	800214e <MCAL_GPIO_Init+0x1f2>

    case GPIO_MODE_AF:   // Alternate function
        GPIOx->MODER   |= (0x2 << (2 * pin));   // 10
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	68fa      	ldr	r2, [r7, #12]
 800203e:	0052      	lsls	r2, r2, #1
 8002040:	2102      	movs	r1, #2
 8002042:	fa01 f202 	lsl.w	r2, r1, r2
 8002046:	431a      	orrs	r2, r3
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	601a      	str	r2, [r3, #0]
        GPIOx->OTYPER  |= (PinConfig->GPIO_TYPE << pin);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	683a      	ldr	r2, [r7, #0]
 8002052:	8912      	ldrh	r2, [r2, #8]
 8002054:	4611      	mov	r1, r2
 8002056:	68fa      	ldr	r2, [r7, #12]
 8002058:	fa01 f202 	lsl.w	r2, r1, r2
 800205c:	431a      	orrs	r2, r3
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	605a      	str	r2, [r3, #4]
        GPIOx->OSPEEDR |= (PinConfig->GPIO_Output_Speed << (2 * pin));
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	689b      	ldr	r3, [r3, #8]
 8002066:	683a      	ldr	r2, [r7, #0]
 8002068:	8992      	ldrh	r2, [r2, #12]
 800206a:	4611      	mov	r1, r2
 800206c:	68fa      	ldr	r2, [r7, #12]
 800206e:	0052      	lsls	r2, r2, #1
 8002070:	fa01 f202 	lsl.w	r2, r1, r2
 8002074:	431a      	orrs	r2, r3
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	609a      	str	r2, [r3, #8]
        GPIOx->PUPDR   |= (PinConfig->GPIO_PU_PD << (2 * pin));
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	68db      	ldr	r3, [r3, #12]
 800207e:	683a      	ldr	r2, [r7, #0]
 8002080:	8952      	ldrh	r2, [r2, #10]
 8002082:	4611      	mov	r1, r2
 8002084:	68fa      	ldr	r2, [r7, #12]
 8002086:	0052      	lsls	r2, r2, #1
 8002088:	fa01 f202 	lsl.w	r2, r1, r2
 800208c:	431a      	orrs	r2, r3
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	60da      	str	r2, [r3, #12]

        // Configure AF (AFRL [0..7], AFRH [8..15])
        if (pin < 8) {
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	2b07      	cmp	r3, #7
 8002096:	d816      	bhi.n	80020c6 <MCAL_GPIO_Init+0x16a>
            GPIOx->AFR[0] &= ~(0xF << (4 * pin));
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	6a1b      	ldr	r3, [r3, #32]
 800209c:	68fa      	ldr	r2, [r7, #12]
 800209e:	0092      	lsls	r2, r2, #2
 80020a0:	210f      	movs	r1, #15
 80020a2:	fa01 f202 	lsl.w	r2, r1, r2
 80020a6:	43d2      	mvns	r2, r2
 80020a8:	401a      	ands	r2, r3
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	621a      	str	r2, [r3, #32]
            GPIOx->AFR[0] |= (PinConfig->GPIO_AFx << (4 * pin));
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	6a1a      	ldr	r2, [r3, #32]
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	6859      	ldr	r1, [r3, #4]
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	009b      	lsls	r3, r3, #2
 80020ba:	fa01 f303 	lsl.w	r3, r1, r3
 80020be:	431a      	orrs	r2, r3
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	621a      	str	r2, [r3, #32]
        }
        else if((pin >= 8) && (pin < 16)){
            GPIOx->AFR[1] &= ~(0xF << (4 * (pin - 8)));
            GPIOx->AFR[1] |= (PinConfig->GPIO_AFx << (4 * (pin - 8)));
        }
        break;
 80020c4:	e042      	b.n	800214c <MCAL_GPIO_Init+0x1f0>
        else if((pin >= 8) && (pin < 16)){
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	2b07      	cmp	r3, #7
 80020ca:	d93f      	bls.n	800214c <MCAL_GPIO_Init+0x1f0>
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	2b0f      	cmp	r3, #15
 80020d0:	d83c      	bhi.n	800214c <MCAL_GPIO_Init+0x1f0>
            GPIOx->AFR[1] &= ~(0xF << (4 * (pin - 8)));
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020d6:	68fa      	ldr	r2, [r7, #12]
 80020d8:	3a08      	subs	r2, #8
 80020da:	0092      	lsls	r2, r2, #2
 80020dc:	210f      	movs	r1, #15
 80020de:	fa01 f202 	lsl.w	r2, r1, r2
 80020e2:	43d2      	mvns	r2, r2
 80020e4:	401a      	ands	r2, r3
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	625a      	str	r2, [r3, #36]	@ 0x24
            GPIOx->AFR[1] |= (PinConfig->GPIO_AFx << (4 * (pin - 8)));
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	6859      	ldr	r1, [r3, #4]
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	3b08      	subs	r3, #8
 80020f6:	009b      	lsls	r3, r3, #2
 80020f8:	fa01 f303 	lsl.w	r3, r1, r3
 80020fc:	431a      	orrs	r2, r3
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	625a      	str	r2, [r3, #36]	@ 0x24
        break;
 8002102:	e023      	b.n	800214c <MCAL_GPIO_Init+0x1f0>

    case GPIO_MODE_Analog:   // Analog
        GPIOx->MODER   |= (0x3 << (2 * pin));   // 11
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	68fa      	ldr	r2, [r7, #12]
 800210a:	0052      	lsls	r2, r2, #1
 800210c:	2103      	movs	r1, #3
 800210e:	fa01 f202 	lsl.w	r2, r1, r2
 8002112:	431a      	orrs	r2, r3
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	601a      	str	r2, [r3, #0]
        GPIOx->PUPDR   |= (PinConfig->GPIO_PU_PD << (2 * pin));
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	68db      	ldr	r3, [r3, #12]
 800211c:	683a      	ldr	r2, [r7, #0]
 800211e:	8952      	ldrh	r2, [r2, #10]
 8002120:	4611      	mov	r1, r2
 8002122:	68fa      	ldr	r2, [r7, #12]
 8002124:	0052      	lsls	r2, r2, #1
 8002126:	fa01 f202 	lsl.w	r2, r1, r2
 800212a:	431a      	orrs	r2, r3
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	60da      	str	r2, [r3, #12]
        break;
 8002130:	e00d      	b.n	800214e <MCAL_GPIO_Init+0x1f2>

    case GPIO_MODE_IP:   // Input
    default:
        // Input mode (00)
        GPIOx->PUPDR   |= (PinConfig->GPIO_PU_PD << (2 * pin));
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	68db      	ldr	r3, [r3, #12]
 8002136:	683a      	ldr	r2, [r7, #0]
 8002138:	8952      	ldrh	r2, [r2, #10]
 800213a:	4611      	mov	r1, r2
 800213c:	68fa      	ldr	r2, [r7, #12]
 800213e:	0052      	lsls	r2, r2, #1
 8002140:	fa01 f202 	lsl.w	r2, r1, r2
 8002144:	431a      	orrs	r2, r3
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	60da      	str	r2, [r3, #12]
        break;
 800214a:	e000      	b.n	800214e <MCAL_GPIO_Init+0x1f2>
        break;
 800214c:	bf00      	nop
    }
}
 800214e:	bf00      	nop
 8002150:	3714      	adds	r7, #20
 8002152:	46bd      	mov	sp, r7
 8002154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002158:	4770      	bx	lr

0800215a <MCAL_GPIO_WritePin>:
  * @param [in]  	- pinNo: can be (0...15 depends on GPIOx) to select pin number
  * @param [in]  	- Value: the sate of the pin (can be two values based on @ref GPIO_PIN_state)
  * @retval 		- None
  * Note 			- None
  */
void MCAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t PinNumber, uint16_t value){
 800215a:	b480      	push	{r7}
 800215c:	b083      	sub	sp, #12
 800215e:	af00      	add	r7, sp, #0
 8002160:	6078      	str	r0, [r7, #4]
 8002162:	460b      	mov	r3, r1
 8002164:	807b      	strh	r3, [r7, #2]
 8002166:	4613      	mov	r3, r2
 8002168:	803b      	strh	r3, [r7, #0]
	if(value == GPIO_PIN_SET){
 800216a:	883b      	ldrh	r3, [r7, #0]
 800216c:	2b01      	cmp	r3, #1
 800216e:	d109      	bne.n	8002184 <MCAL_GPIO_WritePin+0x2a>
		// BSy: Port x Set bit y (y= 0 .. 15)
		// These bits are write-only and can be accessed in Word mode only.
		// 0: No action on the corresponding ODRx bit
		// 1: Set the corresponding ODRx bit
        GPIOx->ODR |= (1 << PinNumber);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	695b      	ldr	r3, [r3, #20]
 8002174:	887a      	ldrh	r2, [r7, #2]
 8002176:	2101      	movs	r1, #1
 8002178:	fa01 f202 	lsl.w	r2, r1, r2
 800217c:	431a      	orrs	r2, r3
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	615a      	str	r2, [r3, #20]
		// These bits are write-only and can be accessed in Word mode only.
		// 0: No action on the corresponding ODRx bit
		// 1: Reset the corresponding ODRx bit
        GPIOx->ODR &= ~(1 << PinNumber);
	}
}
 8002182:	e009      	b.n	8002198 <MCAL_GPIO_WritePin+0x3e>
        GPIOx->ODR &= ~(1 << PinNumber);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	695b      	ldr	r3, [r3, #20]
 8002188:	887a      	ldrh	r2, [r7, #2]
 800218a:	2101      	movs	r1, #1
 800218c:	fa01 f202 	lsl.w	r2, r1, r2
 8002190:	43d2      	mvns	r2, r2
 8002192:	401a      	ands	r2, r3
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	615a      	str	r2, [r3, #20]
}
 8002198:	bf00      	nop
 800219a:	370c      	adds	r7, #12
 800219c:	46bd      	mov	sp, r7
 800219e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a2:	4770      	bx	lr

080021a4 <MCAL_GPIO_TogglePin>:
  * @param [in]  	- GPIOx: x can be (A....E depends on device) to select GPIO Peripherals
  * @param [in]  	- pinNo: can be (0...15 depends on GPIOx) to select pin number
  * @retval 		- None
  * Note 			- None
  */
void MCAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t PinNumber){
 80021a4:	b480      	push	{r7}
 80021a6:	b083      	sub	sp, #12
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
 80021ac:	460b      	mov	r3, r1
 80021ae:	807b      	strh	r3, [r7, #2]
	GPIOx->ODR ^= (uint32_t)(1 << PinNumber);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	695b      	ldr	r3, [r3, #20]
 80021b4:	887a      	ldrh	r2, [r7, #2]
 80021b6:	2101      	movs	r1, #1
 80021b8:	fa01 f202 	lsl.w	r2, r1, r2
 80021bc:	405a      	eors	r2, r3
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	615a      	str	r2, [r3, #20]
}
 80021c2:	bf00      	nop
 80021c4:	370c      	adds	r7, #12
 80021c6:	46bd      	mov	sp, r7
 80021c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021cc:	4770      	bx	lr

080021ce <__cvt>:
 80021ce:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80021d2:	ec57 6b10 	vmov	r6, r7, d0
 80021d6:	2f00      	cmp	r7, #0
 80021d8:	460c      	mov	r4, r1
 80021da:	4619      	mov	r1, r3
 80021dc:	463b      	mov	r3, r7
 80021de:	bfbb      	ittet	lt
 80021e0:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80021e4:	461f      	movlt	r7, r3
 80021e6:	2300      	movge	r3, #0
 80021e8:	232d      	movlt	r3, #45	@ 0x2d
 80021ea:	700b      	strb	r3, [r1, #0]
 80021ec:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80021ee:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80021f2:	4691      	mov	r9, r2
 80021f4:	f023 0820 	bic.w	r8, r3, #32
 80021f8:	bfbc      	itt	lt
 80021fa:	4632      	movlt	r2, r6
 80021fc:	4616      	movlt	r6, r2
 80021fe:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8002202:	d005      	beq.n	8002210 <__cvt+0x42>
 8002204:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8002208:	d100      	bne.n	800220c <__cvt+0x3e>
 800220a:	3401      	adds	r4, #1
 800220c:	2102      	movs	r1, #2
 800220e:	e000      	b.n	8002212 <__cvt+0x44>
 8002210:	2103      	movs	r1, #3
 8002212:	ab03      	add	r3, sp, #12
 8002214:	9301      	str	r3, [sp, #4]
 8002216:	ab02      	add	r3, sp, #8
 8002218:	9300      	str	r3, [sp, #0]
 800221a:	ec47 6b10 	vmov	d0, r6, r7
 800221e:	4653      	mov	r3, sl
 8002220:	4622      	mov	r2, r4
 8002222:	f000 fe39 	bl	8002e98 <_dtoa_r>
 8002226:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800222a:	4605      	mov	r5, r0
 800222c:	d119      	bne.n	8002262 <__cvt+0x94>
 800222e:	f019 0f01 	tst.w	r9, #1
 8002232:	d00e      	beq.n	8002252 <__cvt+0x84>
 8002234:	eb00 0904 	add.w	r9, r0, r4
 8002238:	2200      	movs	r2, #0
 800223a:	2300      	movs	r3, #0
 800223c:	4630      	mov	r0, r6
 800223e:	4639      	mov	r1, r7
 8002240:	f7fe fc4a 	bl	8000ad8 <__aeabi_dcmpeq>
 8002244:	b108      	cbz	r0, 800224a <__cvt+0x7c>
 8002246:	f8cd 900c 	str.w	r9, [sp, #12]
 800224a:	2230      	movs	r2, #48	@ 0x30
 800224c:	9b03      	ldr	r3, [sp, #12]
 800224e:	454b      	cmp	r3, r9
 8002250:	d31e      	bcc.n	8002290 <__cvt+0xc2>
 8002252:	9b03      	ldr	r3, [sp, #12]
 8002254:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8002256:	1b5b      	subs	r3, r3, r5
 8002258:	4628      	mov	r0, r5
 800225a:	6013      	str	r3, [r2, #0]
 800225c:	b004      	add	sp, #16
 800225e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002262:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8002266:	eb00 0904 	add.w	r9, r0, r4
 800226a:	d1e5      	bne.n	8002238 <__cvt+0x6a>
 800226c:	7803      	ldrb	r3, [r0, #0]
 800226e:	2b30      	cmp	r3, #48	@ 0x30
 8002270:	d10a      	bne.n	8002288 <__cvt+0xba>
 8002272:	2200      	movs	r2, #0
 8002274:	2300      	movs	r3, #0
 8002276:	4630      	mov	r0, r6
 8002278:	4639      	mov	r1, r7
 800227a:	f7fe fc2d 	bl	8000ad8 <__aeabi_dcmpeq>
 800227e:	b918      	cbnz	r0, 8002288 <__cvt+0xba>
 8002280:	f1c4 0401 	rsb	r4, r4, #1
 8002284:	f8ca 4000 	str.w	r4, [sl]
 8002288:	f8da 3000 	ldr.w	r3, [sl]
 800228c:	4499      	add	r9, r3
 800228e:	e7d3      	b.n	8002238 <__cvt+0x6a>
 8002290:	1c59      	adds	r1, r3, #1
 8002292:	9103      	str	r1, [sp, #12]
 8002294:	701a      	strb	r2, [r3, #0]
 8002296:	e7d9      	b.n	800224c <__cvt+0x7e>

08002298 <__exponent>:
 8002298:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800229a:	2900      	cmp	r1, #0
 800229c:	bfba      	itte	lt
 800229e:	4249      	neglt	r1, r1
 80022a0:	232d      	movlt	r3, #45	@ 0x2d
 80022a2:	232b      	movge	r3, #43	@ 0x2b
 80022a4:	2909      	cmp	r1, #9
 80022a6:	7002      	strb	r2, [r0, #0]
 80022a8:	7043      	strb	r3, [r0, #1]
 80022aa:	dd29      	ble.n	8002300 <__exponent+0x68>
 80022ac:	f10d 0307 	add.w	r3, sp, #7
 80022b0:	461d      	mov	r5, r3
 80022b2:	270a      	movs	r7, #10
 80022b4:	461a      	mov	r2, r3
 80022b6:	fbb1 f6f7 	udiv	r6, r1, r7
 80022ba:	fb07 1416 	mls	r4, r7, r6, r1
 80022be:	3430      	adds	r4, #48	@ 0x30
 80022c0:	f802 4c01 	strb.w	r4, [r2, #-1]
 80022c4:	460c      	mov	r4, r1
 80022c6:	2c63      	cmp	r4, #99	@ 0x63
 80022c8:	f103 33ff 	add.w	r3, r3, #4294967295
 80022cc:	4631      	mov	r1, r6
 80022ce:	dcf1      	bgt.n	80022b4 <__exponent+0x1c>
 80022d0:	3130      	adds	r1, #48	@ 0x30
 80022d2:	1e94      	subs	r4, r2, #2
 80022d4:	f803 1c01 	strb.w	r1, [r3, #-1]
 80022d8:	1c41      	adds	r1, r0, #1
 80022da:	4623      	mov	r3, r4
 80022dc:	42ab      	cmp	r3, r5
 80022de:	d30a      	bcc.n	80022f6 <__exponent+0x5e>
 80022e0:	f10d 0309 	add.w	r3, sp, #9
 80022e4:	1a9b      	subs	r3, r3, r2
 80022e6:	42ac      	cmp	r4, r5
 80022e8:	bf88      	it	hi
 80022ea:	2300      	movhi	r3, #0
 80022ec:	3302      	adds	r3, #2
 80022ee:	4403      	add	r3, r0
 80022f0:	1a18      	subs	r0, r3, r0
 80022f2:	b003      	add	sp, #12
 80022f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022f6:	f813 6b01 	ldrb.w	r6, [r3], #1
 80022fa:	f801 6f01 	strb.w	r6, [r1, #1]!
 80022fe:	e7ed      	b.n	80022dc <__exponent+0x44>
 8002300:	2330      	movs	r3, #48	@ 0x30
 8002302:	3130      	adds	r1, #48	@ 0x30
 8002304:	7083      	strb	r3, [r0, #2]
 8002306:	70c1      	strb	r1, [r0, #3]
 8002308:	1d03      	adds	r3, r0, #4
 800230a:	e7f1      	b.n	80022f0 <__exponent+0x58>

0800230c <_printf_float>:
 800230c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002310:	b08d      	sub	sp, #52	@ 0x34
 8002312:	460c      	mov	r4, r1
 8002314:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8002318:	4616      	mov	r6, r2
 800231a:	461f      	mov	r7, r3
 800231c:	4605      	mov	r5, r0
 800231e:	f000 fcb9 	bl	8002c94 <_localeconv_r>
 8002322:	6803      	ldr	r3, [r0, #0]
 8002324:	9304      	str	r3, [sp, #16]
 8002326:	4618      	mov	r0, r3
 8002328:	f7fd ffaa 	bl	8000280 <strlen>
 800232c:	2300      	movs	r3, #0
 800232e:	930a      	str	r3, [sp, #40]	@ 0x28
 8002330:	f8d8 3000 	ldr.w	r3, [r8]
 8002334:	9005      	str	r0, [sp, #20]
 8002336:	3307      	adds	r3, #7
 8002338:	f023 0307 	bic.w	r3, r3, #7
 800233c:	f103 0208 	add.w	r2, r3, #8
 8002340:	f894 a018 	ldrb.w	sl, [r4, #24]
 8002344:	f8d4 b000 	ldr.w	fp, [r4]
 8002348:	f8c8 2000 	str.w	r2, [r8]
 800234c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8002350:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8002354:	9307      	str	r3, [sp, #28]
 8002356:	f8cd 8018 	str.w	r8, [sp, #24]
 800235a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800235e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002362:	4b9c      	ldr	r3, [pc, #624]	@ (80025d4 <_printf_float+0x2c8>)
 8002364:	f04f 32ff 	mov.w	r2, #4294967295
 8002368:	f7fe fbe8 	bl	8000b3c <__aeabi_dcmpun>
 800236c:	bb70      	cbnz	r0, 80023cc <_printf_float+0xc0>
 800236e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8002372:	4b98      	ldr	r3, [pc, #608]	@ (80025d4 <_printf_float+0x2c8>)
 8002374:	f04f 32ff 	mov.w	r2, #4294967295
 8002378:	f7fe fbc2 	bl	8000b00 <__aeabi_dcmple>
 800237c:	bb30      	cbnz	r0, 80023cc <_printf_float+0xc0>
 800237e:	2200      	movs	r2, #0
 8002380:	2300      	movs	r3, #0
 8002382:	4640      	mov	r0, r8
 8002384:	4649      	mov	r1, r9
 8002386:	f7fe fbb1 	bl	8000aec <__aeabi_dcmplt>
 800238a:	b110      	cbz	r0, 8002392 <_printf_float+0x86>
 800238c:	232d      	movs	r3, #45	@ 0x2d
 800238e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002392:	4a91      	ldr	r2, [pc, #580]	@ (80025d8 <_printf_float+0x2cc>)
 8002394:	4b91      	ldr	r3, [pc, #580]	@ (80025dc <_printf_float+0x2d0>)
 8002396:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800239a:	bf8c      	ite	hi
 800239c:	4690      	movhi	r8, r2
 800239e:	4698      	movls	r8, r3
 80023a0:	2303      	movs	r3, #3
 80023a2:	6123      	str	r3, [r4, #16]
 80023a4:	f02b 0304 	bic.w	r3, fp, #4
 80023a8:	6023      	str	r3, [r4, #0]
 80023aa:	f04f 0900 	mov.w	r9, #0
 80023ae:	9700      	str	r7, [sp, #0]
 80023b0:	4633      	mov	r3, r6
 80023b2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80023b4:	4621      	mov	r1, r4
 80023b6:	4628      	mov	r0, r5
 80023b8:	f000 f9d2 	bl	8002760 <_printf_common>
 80023bc:	3001      	adds	r0, #1
 80023be:	f040 808d 	bne.w	80024dc <_printf_float+0x1d0>
 80023c2:	f04f 30ff 	mov.w	r0, #4294967295
 80023c6:	b00d      	add	sp, #52	@ 0x34
 80023c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80023cc:	4642      	mov	r2, r8
 80023ce:	464b      	mov	r3, r9
 80023d0:	4640      	mov	r0, r8
 80023d2:	4649      	mov	r1, r9
 80023d4:	f7fe fbb2 	bl	8000b3c <__aeabi_dcmpun>
 80023d8:	b140      	cbz	r0, 80023ec <_printf_float+0xe0>
 80023da:	464b      	mov	r3, r9
 80023dc:	2b00      	cmp	r3, #0
 80023de:	bfbc      	itt	lt
 80023e0:	232d      	movlt	r3, #45	@ 0x2d
 80023e2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80023e6:	4a7e      	ldr	r2, [pc, #504]	@ (80025e0 <_printf_float+0x2d4>)
 80023e8:	4b7e      	ldr	r3, [pc, #504]	@ (80025e4 <_printf_float+0x2d8>)
 80023ea:	e7d4      	b.n	8002396 <_printf_float+0x8a>
 80023ec:	6863      	ldr	r3, [r4, #4]
 80023ee:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80023f2:	9206      	str	r2, [sp, #24]
 80023f4:	1c5a      	adds	r2, r3, #1
 80023f6:	d13b      	bne.n	8002470 <_printf_float+0x164>
 80023f8:	2306      	movs	r3, #6
 80023fa:	6063      	str	r3, [r4, #4]
 80023fc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8002400:	2300      	movs	r3, #0
 8002402:	6022      	str	r2, [r4, #0]
 8002404:	9303      	str	r3, [sp, #12]
 8002406:	ab0a      	add	r3, sp, #40	@ 0x28
 8002408:	e9cd a301 	strd	sl, r3, [sp, #4]
 800240c:	ab09      	add	r3, sp, #36	@ 0x24
 800240e:	9300      	str	r3, [sp, #0]
 8002410:	6861      	ldr	r1, [r4, #4]
 8002412:	ec49 8b10 	vmov	d0, r8, r9
 8002416:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800241a:	4628      	mov	r0, r5
 800241c:	f7ff fed7 	bl	80021ce <__cvt>
 8002420:	9b06      	ldr	r3, [sp, #24]
 8002422:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8002424:	2b47      	cmp	r3, #71	@ 0x47
 8002426:	4680      	mov	r8, r0
 8002428:	d129      	bne.n	800247e <_printf_float+0x172>
 800242a:	1cc8      	adds	r0, r1, #3
 800242c:	db02      	blt.n	8002434 <_printf_float+0x128>
 800242e:	6863      	ldr	r3, [r4, #4]
 8002430:	4299      	cmp	r1, r3
 8002432:	dd41      	ble.n	80024b8 <_printf_float+0x1ac>
 8002434:	f1aa 0a02 	sub.w	sl, sl, #2
 8002438:	fa5f fa8a 	uxtb.w	sl, sl
 800243c:	3901      	subs	r1, #1
 800243e:	4652      	mov	r2, sl
 8002440:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8002444:	9109      	str	r1, [sp, #36]	@ 0x24
 8002446:	f7ff ff27 	bl	8002298 <__exponent>
 800244a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800244c:	1813      	adds	r3, r2, r0
 800244e:	2a01      	cmp	r2, #1
 8002450:	4681      	mov	r9, r0
 8002452:	6123      	str	r3, [r4, #16]
 8002454:	dc02      	bgt.n	800245c <_printf_float+0x150>
 8002456:	6822      	ldr	r2, [r4, #0]
 8002458:	07d2      	lsls	r2, r2, #31
 800245a:	d501      	bpl.n	8002460 <_printf_float+0x154>
 800245c:	3301      	adds	r3, #1
 800245e:	6123      	str	r3, [r4, #16]
 8002460:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8002464:	2b00      	cmp	r3, #0
 8002466:	d0a2      	beq.n	80023ae <_printf_float+0xa2>
 8002468:	232d      	movs	r3, #45	@ 0x2d
 800246a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800246e:	e79e      	b.n	80023ae <_printf_float+0xa2>
 8002470:	9a06      	ldr	r2, [sp, #24]
 8002472:	2a47      	cmp	r2, #71	@ 0x47
 8002474:	d1c2      	bne.n	80023fc <_printf_float+0xf0>
 8002476:	2b00      	cmp	r3, #0
 8002478:	d1c0      	bne.n	80023fc <_printf_float+0xf0>
 800247a:	2301      	movs	r3, #1
 800247c:	e7bd      	b.n	80023fa <_printf_float+0xee>
 800247e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8002482:	d9db      	bls.n	800243c <_printf_float+0x130>
 8002484:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8002488:	d118      	bne.n	80024bc <_printf_float+0x1b0>
 800248a:	2900      	cmp	r1, #0
 800248c:	6863      	ldr	r3, [r4, #4]
 800248e:	dd0b      	ble.n	80024a8 <_printf_float+0x19c>
 8002490:	6121      	str	r1, [r4, #16]
 8002492:	b913      	cbnz	r3, 800249a <_printf_float+0x18e>
 8002494:	6822      	ldr	r2, [r4, #0]
 8002496:	07d0      	lsls	r0, r2, #31
 8002498:	d502      	bpl.n	80024a0 <_printf_float+0x194>
 800249a:	3301      	adds	r3, #1
 800249c:	440b      	add	r3, r1
 800249e:	6123      	str	r3, [r4, #16]
 80024a0:	65a1      	str	r1, [r4, #88]	@ 0x58
 80024a2:	f04f 0900 	mov.w	r9, #0
 80024a6:	e7db      	b.n	8002460 <_printf_float+0x154>
 80024a8:	b913      	cbnz	r3, 80024b0 <_printf_float+0x1a4>
 80024aa:	6822      	ldr	r2, [r4, #0]
 80024ac:	07d2      	lsls	r2, r2, #31
 80024ae:	d501      	bpl.n	80024b4 <_printf_float+0x1a8>
 80024b0:	3302      	adds	r3, #2
 80024b2:	e7f4      	b.n	800249e <_printf_float+0x192>
 80024b4:	2301      	movs	r3, #1
 80024b6:	e7f2      	b.n	800249e <_printf_float+0x192>
 80024b8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80024bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80024be:	4299      	cmp	r1, r3
 80024c0:	db05      	blt.n	80024ce <_printf_float+0x1c2>
 80024c2:	6823      	ldr	r3, [r4, #0]
 80024c4:	6121      	str	r1, [r4, #16]
 80024c6:	07d8      	lsls	r0, r3, #31
 80024c8:	d5ea      	bpl.n	80024a0 <_printf_float+0x194>
 80024ca:	1c4b      	adds	r3, r1, #1
 80024cc:	e7e7      	b.n	800249e <_printf_float+0x192>
 80024ce:	2900      	cmp	r1, #0
 80024d0:	bfd4      	ite	le
 80024d2:	f1c1 0202 	rsble	r2, r1, #2
 80024d6:	2201      	movgt	r2, #1
 80024d8:	4413      	add	r3, r2
 80024da:	e7e0      	b.n	800249e <_printf_float+0x192>
 80024dc:	6823      	ldr	r3, [r4, #0]
 80024de:	055a      	lsls	r2, r3, #21
 80024e0:	d407      	bmi.n	80024f2 <_printf_float+0x1e6>
 80024e2:	6923      	ldr	r3, [r4, #16]
 80024e4:	4642      	mov	r2, r8
 80024e6:	4631      	mov	r1, r6
 80024e8:	4628      	mov	r0, r5
 80024ea:	47b8      	blx	r7
 80024ec:	3001      	adds	r0, #1
 80024ee:	d12b      	bne.n	8002548 <_printf_float+0x23c>
 80024f0:	e767      	b.n	80023c2 <_printf_float+0xb6>
 80024f2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80024f6:	f240 80dd 	bls.w	80026b4 <_printf_float+0x3a8>
 80024fa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80024fe:	2200      	movs	r2, #0
 8002500:	2300      	movs	r3, #0
 8002502:	f7fe fae9 	bl	8000ad8 <__aeabi_dcmpeq>
 8002506:	2800      	cmp	r0, #0
 8002508:	d033      	beq.n	8002572 <_printf_float+0x266>
 800250a:	4a37      	ldr	r2, [pc, #220]	@ (80025e8 <_printf_float+0x2dc>)
 800250c:	2301      	movs	r3, #1
 800250e:	4631      	mov	r1, r6
 8002510:	4628      	mov	r0, r5
 8002512:	47b8      	blx	r7
 8002514:	3001      	adds	r0, #1
 8002516:	f43f af54 	beq.w	80023c2 <_printf_float+0xb6>
 800251a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800251e:	4543      	cmp	r3, r8
 8002520:	db02      	blt.n	8002528 <_printf_float+0x21c>
 8002522:	6823      	ldr	r3, [r4, #0]
 8002524:	07d8      	lsls	r0, r3, #31
 8002526:	d50f      	bpl.n	8002548 <_printf_float+0x23c>
 8002528:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800252c:	4631      	mov	r1, r6
 800252e:	4628      	mov	r0, r5
 8002530:	47b8      	blx	r7
 8002532:	3001      	adds	r0, #1
 8002534:	f43f af45 	beq.w	80023c2 <_printf_float+0xb6>
 8002538:	f04f 0900 	mov.w	r9, #0
 800253c:	f108 38ff 	add.w	r8, r8, #4294967295
 8002540:	f104 0a1a 	add.w	sl, r4, #26
 8002544:	45c8      	cmp	r8, r9
 8002546:	dc09      	bgt.n	800255c <_printf_float+0x250>
 8002548:	6823      	ldr	r3, [r4, #0]
 800254a:	079b      	lsls	r3, r3, #30
 800254c:	f100 8103 	bmi.w	8002756 <_printf_float+0x44a>
 8002550:	68e0      	ldr	r0, [r4, #12]
 8002552:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8002554:	4298      	cmp	r0, r3
 8002556:	bfb8      	it	lt
 8002558:	4618      	movlt	r0, r3
 800255a:	e734      	b.n	80023c6 <_printf_float+0xba>
 800255c:	2301      	movs	r3, #1
 800255e:	4652      	mov	r2, sl
 8002560:	4631      	mov	r1, r6
 8002562:	4628      	mov	r0, r5
 8002564:	47b8      	blx	r7
 8002566:	3001      	adds	r0, #1
 8002568:	f43f af2b 	beq.w	80023c2 <_printf_float+0xb6>
 800256c:	f109 0901 	add.w	r9, r9, #1
 8002570:	e7e8      	b.n	8002544 <_printf_float+0x238>
 8002572:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002574:	2b00      	cmp	r3, #0
 8002576:	dc39      	bgt.n	80025ec <_printf_float+0x2e0>
 8002578:	4a1b      	ldr	r2, [pc, #108]	@ (80025e8 <_printf_float+0x2dc>)
 800257a:	2301      	movs	r3, #1
 800257c:	4631      	mov	r1, r6
 800257e:	4628      	mov	r0, r5
 8002580:	47b8      	blx	r7
 8002582:	3001      	adds	r0, #1
 8002584:	f43f af1d 	beq.w	80023c2 <_printf_float+0xb6>
 8002588:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800258c:	ea59 0303 	orrs.w	r3, r9, r3
 8002590:	d102      	bne.n	8002598 <_printf_float+0x28c>
 8002592:	6823      	ldr	r3, [r4, #0]
 8002594:	07d9      	lsls	r1, r3, #31
 8002596:	d5d7      	bpl.n	8002548 <_printf_float+0x23c>
 8002598:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800259c:	4631      	mov	r1, r6
 800259e:	4628      	mov	r0, r5
 80025a0:	47b8      	blx	r7
 80025a2:	3001      	adds	r0, #1
 80025a4:	f43f af0d 	beq.w	80023c2 <_printf_float+0xb6>
 80025a8:	f04f 0a00 	mov.w	sl, #0
 80025ac:	f104 0b1a 	add.w	fp, r4, #26
 80025b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80025b2:	425b      	negs	r3, r3
 80025b4:	4553      	cmp	r3, sl
 80025b6:	dc01      	bgt.n	80025bc <_printf_float+0x2b0>
 80025b8:	464b      	mov	r3, r9
 80025ba:	e793      	b.n	80024e4 <_printf_float+0x1d8>
 80025bc:	2301      	movs	r3, #1
 80025be:	465a      	mov	r2, fp
 80025c0:	4631      	mov	r1, r6
 80025c2:	4628      	mov	r0, r5
 80025c4:	47b8      	blx	r7
 80025c6:	3001      	adds	r0, #1
 80025c8:	f43f aefb 	beq.w	80023c2 <_printf_float+0xb6>
 80025cc:	f10a 0a01 	add.w	sl, sl, #1
 80025d0:	e7ee      	b.n	80025b0 <_printf_float+0x2a4>
 80025d2:	bf00      	nop
 80025d4:	7fefffff 	.word	0x7fefffff
 80025d8:	08004b14 	.word	0x08004b14
 80025dc:	08004b10 	.word	0x08004b10
 80025e0:	08004b1c 	.word	0x08004b1c
 80025e4:	08004b18 	.word	0x08004b18
 80025e8:	08004b20 	.word	0x08004b20
 80025ec:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80025ee:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80025f2:	4553      	cmp	r3, sl
 80025f4:	bfa8      	it	ge
 80025f6:	4653      	movge	r3, sl
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	4699      	mov	r9, r3
 80025fc:	dc36      	bgt.n	800266c <_printf_float+0x360>
 80025fe:	f04f 0b00 	mov.w	fp, #0
 8002602:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002606:	f104 021a 	add.w	r2, r4, #26
 800260a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800260c:	9306      	str	r3, [sp, #24]
 800260e:	eba3 0309 	sub.w	r3, r3, r9
 8002612:	455b      	cmp	r3, fp
 8002614:	dc31      	bgt.n	800267a <_printf_float+0x36e>
 8002616:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002618:	459a      	cmp	sl, r3
 800261a:	dc3a      	bgt.n	8002692 <_printf_float+0x386>
 800261c:	6823      	ldr	r3, [r4, #0]
 800261e:	07da      	lsls	r2, r3, #31
 8002620:	d437      	bmi.n	8002692 <_printf_float+0x386>
 8002622:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002624:	ebaa 0903 	sub.w	r9, sl, r3
 8002628:	9b06      	ldr	r3, [sp, #24]
 800262a:	ebaa 0303 	sub.w	r3, sl, r3
 800262e:	4599      	cmp	r9, r3
 8002630:	bfa8      	it	ge
 8002632:	4699      	movge	r9, r3
 8002634:	f1b9 0f00 	cmp.w	r9, #0
 8002638:	dc33      	bgt.n	80026a2 <_printf_float+0x396>
 800263a:	f04f 0800 	mov.w	r8, #0
 800263e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8002642:	f104 0b1a 	add.w	fp, r4, #26
 8002646:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002648:	ebaa 0303 	sub.w	r3, sl, r3
 800264c:	eba3 0309 	sub.w	r3, r3, r9
 8002650:	4543      	cmp	r3, r8
 8002652:	f77f af79 	ble.w	8002548 <_printf_float+0x23c>
 8002656:	2301      	movs	r3, #1
 8002658:	465a      	mov	r2, fp
 800265a:	4631      	mov	r1, r6
 800265c:	4628      	mov	r0, r5
 800265e:	47b8      	blx	r7
 8002660:	3001      	adds	r0, #1
 8002662:	f43f aeae 	beq.w	80023c2 <_printf_float+0xb6>
 8002666:	f108 0801 	add.w	r8, r8, #1
 800266a:	e7ec      	b.n	8002646 <_printf_float+0x33a>
 800266c:	4642      	mov	r2, r8
 800266e:	4631      	mov	r1, r6
 8002670:	4628      	mov	r0, r5
 8002672:	47b8      	blx	r7
 8002674:	3001      	adds	r0, #1
 8002676:	d1c2      	bne.n	80025fe <_printf_float+0x2f2>
 8002678:	e6a3      	b.n	80023c2 <_printf_float+0xb6>
 800267a:	2301      	movs	r3, #1
 800267c:	4631      	mov	r1, r6
 800267e:	4628      	mov	r0, r5
 8002680:	9206      	str	r2, [sp, #24]
 8002682:	47b8      	blx	r7
 8002684:	3001      	adds	r0, #1
 8002686:	f43f ae9c 	beq.w	80023c2 <_printf_float+0xb6>
 800268a:	9a06      	ldr	r2, [sp, #24]
 800268c:	f10b 0b01 	add.w	fp, fp, #1
 8002690:	e7bb      	b.n	800260a <_printf_float+0x2fe>
 8002692:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002696:	4631      	mov	r1, r6
 8002698:	4628      	mov	r0, r5
 800269a:	47b8      	blx	r7
 800269c:	3001      	adds	r0, #1
 800269e:	d1c0      	bne.n	8002622 <_printf_float+0x316>
 80026a0:	e68f      	b.n	80023c2 <_printf_float+0xb6>
 80026a2:	9a06      	ldr	r2, [sp, #24]
 80026a4:	464b      	mov	r3, r9
 80026a6:	4442      	add	r2, r8
 80026a8:	4631      	mov	r1, r6
 80026aa:	4628      	mov	r0, r5
 80026ac:	47b8      	blx	r7
 80026ae:	3001      	adds	r0, #1
 80026b0:	d1c3      	bne.n	800263a <_printf_float+0x32e>
 80026b2:	e686      	b.n	80023c2 <_printf_float+0xb6>
 80026b4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80026b8:	f1ba 0f01 	cmp.w	sl, #1
 80026bc:	dc01      	bgt.n	80026c2 <_printf_float+0x3b6>
 80026be:	07db      	lsls	r3, r3, #31
 80026c0:	d536      	bpl.n	8002730 <_printf_float+0x424>
 80026c2:	2301      	movs	r3, #1
 80026c4:	4642      	mov	r2, r8
 80026c6:	4631      	mov	r1, r6
 80026c8:	4628      	mov	r0, r5
 80026ca:	47b8      	blx	r7
 80026cc:	3001      	adds	r0, #1
 80026ce:	f43f ae78 	beq.w	80023c2 <_printf_float+0xb6>
 80026d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80026d6:	4631      	mov	r1, r6
 80026d8:	4628      	mov	r0, r5
 80026da:	47b8      	blx	r7
 80026dc:	3001      	adds	r0, #1
 80026de:	f43f ae70 	beq.w	80023c2 <_printf_float+0xb6>
 80026e2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80026e6:	2200      	movs	r2, #0
 80026e8:	2300      	movs	r3, #0
 80026ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 80026ee:	f7fe f9f3 	bl	8000ad8 <__aeabi_dcmpeq>
 80026f2:	b9c0      	cbnz	r0, 8002726 <_printf_float+0x41a>
 80026f4:	4653      	mov	r3, sl
 80026f6:	f108 0201 	add.w	r2, r8, #1
 80026fa:	4631      	mov	r1, r6
 80026fc:	4628      	mov	r0, r5
 80026fe:	47b8      	blx	r7
 8002700:	3001      	adds	r0, #1
 8002702:	d10c      	bne.n	800271e <_printf_float+0x412>
 8002704:	e65d      	b.n	80023c2 <_printf_float+0xb6>
 8002706:	2301      	movs	r3, #1
 8002708:	465a      	mov	r2, fp
 800270a:	4631      	mov	r1, r6
 800270c:	4628      	mov	r0, r5
 800270e:	47b8      	blx	r7
 8002710:	3001      	adds	r0, #1
 8002712:	f43f ae56 	beq.w	80023c2 <_printf_float+0xb6>
 8002716:	f108 0801 	add.w	r8, r8, #1
 800271a:	45d0      	cmp	r8, sl
 800271c:	dbf3      	blt.n	8002706 <_printf_float+0x3fa>
 800271e:	464b      	mov	r3, r9
 8002720:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8002724:	e6df      	b.n	80024e6 <_printf_float+0x1da>
 8002726:	f04f 0800 	mov.w	r8, #0
 800272a:	f104 0b1a 	add.w	fp, r4, #26
 800272e:	e7f4      	b.n	800271a <_printf_float+0x40e>
 8002730:	2301      	movs	r3, #1
 8002732:	4642      	mov	r2, r8
 8002734:	e7e1      	b.n	80026fa <_printf_float+0x3ee>
 8002736:	2301      	movs	r3, #1
 8002738:	464a      	mov	r2, r9
 800273a:	4631      	mov	r1, r6
 800273c:	4628      	mov	r0, r5
 800273e:	47b8      	blx	r7
 8002740:	3001      	adds	r0, #1
 8002742:	f43f ae3e 	beq.w	80023c2 <_printf_float+0xb6>
 8002746:	f108 0801 	add.w	r8, r8, #1
 800274a:	68e3      	ldr	r3, [r4, #12]
 800274c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800274e:	1a5b      	subs	r3, r3, r1
 8002750:	4543      	cmp	r3, r8
 8002752:	dcf0      	bgt.n	8002736 <_printf_float+0x42a>
 8002754:	e6fc      	b.n	8002550 <_printf_float+0x244>
 8002756:	f04f 0800 	mov.w	r8, #0
 800275a:	f104 0919 	add.w	r9, r4, #25
 800275e:	e7f4      	b.n	800274a <_printf_float+0x43e>

08002760 <_printf_common>:
 8002760:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002764:	4616      	mov	r6, r2
 8002766:	4698      	mov	r8, r3
 8002768:	688a      	ldr	r2, [r1, #8]
 800276a:	690b      	ldr	r3, [r1, #16]
 800276c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002770:	4293      	cmp	r3, r2
 8002772:	bfb8      	it	lt
 8002774:	4613      	movlt	r3, r2
 8002776:	6033      	str	r3, [r6, #0]
 8002778:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800277c:	4607      	mov	r7, r0
 800277e:	460c      	mov	r4, r1
 8002780:	b10a      	cbz	r2, 8002786 <_printf_common+0x26>
 8002782:	3301      	adds	r3, #1
 8002784:	6033      	str	r3, [r6, #0]
 8002786:	6823      	ldr	r3, [r4, #0]
 8002788:	0699      	lsls	r1, r3, #26
 800278a:	bf42      	ittt	mi
 800278c:	6833      	ldrmi	r3, [r6, #0]
 800278e:	3302      	addmi	r3, #2
 8002790:	6033      	strmi	r3, [r6, #0]
 8002792:	6825      	ldr	r5, [r4, #0]
 8002794:	f015 0506 	ands.w	r5, r5, #6
 8002798:	d106      	bne.n	80027a8 <_printf_common+0x48>
 800279a:	f104 0a19 	add.w	sl, r4, #25
 800279e:	68e3      	ldr	r3, [r4, #12]
 80027a0:	6832      	ldr	r2, [r6, #0]
 80027a2:	1a9b      	subs	r3, r3, r2
 80027a4:	42ab      	cmp	r3, r5
 80027a6:	dc26      	bgt.n	80027f6 <_printf_common+0x96>
 80027a8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80027ac:	6822      	ldr	r2, [r4, #0]
 80027ae:	3b00      	subs	r3, #0
 80027b0:	bf18      	it	ne
 80027b2:	2301      	movne	r3, #1
 80027b4:	0692      	lsls	r2, r2, #26
 80027b6:	d42b      	bmi.n	8002810 <_printf_common+0xb0>
 80027b8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80027bc:	4641      	mov	r1, r8
 80027be:	4638      	mov	r0, r7
 80027c0:	47c8      	blx	r9
 80027c2:	3001      	adds	r0, #1
 80027c4:	d01e      	beq.n	8002804 <_printf_common+0xa4>
 80027c6:	6823      	ldr	r3, [r4, #0]
 80027c8:	6922      	ldr	r2, [r4, #16]
 80027ca:	f003 0306 	and.w	r3, r3, #6
 80027ce:	2b04      	cmp	r3, #4
 80027d0:	bf02      	ittt	eq
 80027d2:	68e5      	ldreq	r5, [r4, #12]
 80027d4:	6833      	ldreq	r3, [r6, #0]
 80027d6:	1aed      	subeq	r5, r5, r3
 80027d8:	68a3      	ldr	r3, [r4, #8]
 80027da:	bf0c      	ite	eq
 80027dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80027e0:	2500      	movne	r5, #0
 80027e2:	4293      	cmp	r3, r2
 80027e4:	bfc4      	itt	gt
 80027e6:	1a9b      	subgt	r3, r3, r2
 80027e8:	18ed      	addgt	r5, r5, r3
 80027ea:	2600      	movs	r6, #0
 80027ec:	341a      	adds	r4, #26
 80027ee:	42b5      	cmp	r5, r6
 80027f0:	d11a      	bne.n	8002828 <_printf_common+0xc8>
 80027f2:	2000      	movs	r0, #0
 80027f4:	e008      	b.n	8002808 <_printf_common+0xa8>
 80027f6:	2301      	movs	r3, #1
 80027f8:	4652      	mov	r2, sl
 80027fa:	4641      	mov	r1, r8
 80027fc:	4638      	mov	r0, r7
 80027fe:	47c8      	blx	r9
 8002800:	3001      	adds	r0, #1
 8002802:	d103      	bne.n	800280c <_printf_common+0xac>
 8002804:	f04f 30ff 	mov.w	r0, #4294967295
 8002808:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800280c:	3501      	adds	r5, #1
 800280e:	e7c6      	b.n	800279e <_printf_common+0x3e>
 8002810:	18e1      	adds	r1, r4, r3
 8002812:	1c5a      	adds	r2, r3, #1
 8002814:	2030      	movs	r0, #48	@ 0x30
 8002816:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800281a:	4422      	add	r2, r4
 800281c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002820:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002824:	3302      	adds	r3, #2
 8002826:	e7c7      	b.n	80027b8 <_printf_common+0x58>
 8002828:	2301      	movs	r3, #1
 800282a:	4622      	mov	r2, r4
 800282c:	4641      	mov	r1, r8
 800282e:	4638      	mov	r0, r7
 8002830:	47c8      	blx	r9
 8002832:	3001      	adds	r0, #1
 8002834:	d0e6      	beq.n	8002804 <_printf_common+0xa4>
 8002836:	3601      	adds	r6, #1
 8002838:	e7d9      	b.n	80027ee <_printf_common+0x8e>
	...

0800283c <_printf_i>:
 800283c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002840:	7e0f      	ldrb	r7, [r1, #24]
 8002842:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002844:	2f78      	cmp	r7, #120	@ 0x78
 8002846:	4691      	mov	r9, r2
 8002848:	4680      	mov	r8, r0
 800284a:	460c      	mov	r4, r1
 800284c:	469a      	mov	sl, r3
 800284e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002852:	d807      	bhi.n	8002864 <_printf_i+0x28>
 8002854:	2f62      	cmp	r7, #98	@ 0x62
 8002856:	d80a      	bhi.n	800286e <_printf_i+0x32>
 8002858:	2f00      	cmp	r7, #0
 800285a:	f000 80d1 	beq.w	8002a00 <_printf_i+0x1c4>
 800285e:	2f58      	cmp	r7, #88	@ 0x58
 8002860:	f000 80b8 	beq.w	80029d4 <_printf_i+0x198>
 8002864:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002868:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800286c:	e03a      	b.n	80028e4 <_printf_i+0xa8>
 800286e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002872:	2b15      	cmp	r3, #21
 8002874:	d8f6      	bhi.n	8002864 <_printf_i+0x28>
 8002876:	a101      	add	r1, pc, #4	@ (adr r1, 800287c <_printf_i+0x40>)
 8002878:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800287c:	080028d5 	.word	0x080028d5
 8002880:	080028e9 	.word	0x080028e9
 8002884:	08002865 	.word	0x08002865
 8002888:	08002865 	.word	0x08002865
 800288c:	08002865 	.word	0x08002865
 8002890:	08002865 	.word	0x08002865
 8002894:	080028e9 	.word	0x080028e9
 8002898:	08002865 	.word	0x08002865
 800289c:	08002865 	.word	0x08002865
 80028a0:	08002865 	.word	0x08002865
 80028a4:	08002865 	.word	0x08002865
 80028a8:	080029e7 	.word	0x080029e7
 80028ac:	08002913 	.word	0x08002913
 80028b0:	080029a1 	.word	0x080029a1
 80028b4:	08002865 	.word	0x08002865
 80028b8:	08002865 	.word	0x08002865
 80028bc:	08002a09 	.word	0x08002a09
 80028c0:	08002865 	.word	0x08002865
 80028c4:	08002913 	.word	0x08002913
 80028c8:	08002865 	.word	0x08002865
 80028cc:	08002865 	.word	0x08002865
 80028d0:	080029a9 	.word	0x080029a9
 80028d4:	6833      	ldr	r3, [r6, #0]
 80028d6:	1d1a      	adds	r2, r3, #4
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	6032      	str	r2, [r6, #0]
 80028dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80028e0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80028e4:	2301      	movs	r3, #1
 80028e6:	e09c      	b.n	8002a22 <_printf_i+0x1e6>
 80028e8:	6833      	ldr	r3, [r6, #0]
 80028ea:	6820      	ldr	r0, [r4, #0]
 80028ec:	1d19      	adds	r1, r3, #4
 80028ee:	6031      	str	r1, [r6, #0]
 80028f0:	0606      	lsls	r6, r0, #24
 80028f2:	d501      	bpl.n	80028f8 <_printf_i+0xbc>
 80028f4:	681d      	ldr	r5, [r3, #0]
 80028f6:	e003      	b.n	8002900 <_printf_i+0xc4>
 80028f8:	0645      	lsls	r5, r0, #25
 80028fa:	d5fb      	bpl.n	80028f4 <_printf_i+0xb8>
 80028fc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002900:	2d00      	cmp	r5, #0
 8002902:	da03      	bge.n	800290c <_printf_i+0xd0>
 8002904:	232d      	movs	r3, #45	@ 0x2d
 8002906:	426d      	negs	r5, r5
 8002908:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800290c:	4858      	ldr	r0, [pc, #352]	@ (8002a70 <_printf_i+0x234>)
 800290e:	230a      	movs	r3, #10
 8002910:	e011      	b.n	8002936 <_printf_i+0xfa>
 8002912:	6821      	ldr	r1, [r4, #0]
 8002914:	6833      	ldr	r3, [r6, #0]
 8002916:	0608      	lsls	r0, r1, #24
 8002918:	f853 5b04 	ldr.w	r5, [r3], #4
 800291c:	d402      	bmi.n	8002924 <_printf_i+0xe8>
 800291e:	0649      	lsls	r1, r1, #25
 8002920:	bf48      	it	mi
 8002922:	b2ad      	uxthmi	r5, r5
 8002924:	2f6f      	cmp	r7, #111	@ 0x6f
 8002926:	4852      	ldr	r0, [pc, #328]	@ (8002a70 <_printf_i+0x234>)
 8002928:	6033      	str	r3, [r6, #0]
 800292a:	bf14      	ite	ne
 800292c:	230a      	movne	r3, #10
 800292e:	2308      	moveq	r3, #8
 8002930:	2100      	movs	r1, #0
 8002932:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002936:	6866      	ldr	r6, [r4, #4]
 8002938:	60a6      	str	r6, [r4, #8]
 800293a:	2e00      	cmp	r6, #0
 800293c:	db05      	blt.n	800294a <_printf_i+0x10e>
 800293e:	6821      	ldr	r1, [r4, #0]
 8002940:	432e      	orrs	r6, r5
 8002942:	f021 0104 	bic.w	r1, r1, #4
 8002946:	6021      	str	r1, [r4, #0]
 8002948:	d04b      	beq.n	80029e2 <_printf_i+0x1a6>
 800294a:	4616      	mov	r6, r2
 800294c:	fbb5 f1f3 	udiv	r1, r5, r3
 8002950:	fb03 5711 	mls	r7, r3, r1, r5
 8002954:	5dc7      	ldrb	r7, [r0, r7]
 8002956:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800295a:	462f      	mov	r7, r5
 800295c:	42bb      	cmp	r3, r7
 800295e:	460d      	mov	r5, r1
 8002960:	d9f4      	bls.n	800294c <_printf_i+0x110>
 8002962:	2b08      	cmp	r3, #8
 8002964:	d10b      	bne.n	800297e <_printf_i+0x142>
 8002966:	6823      	ldr	r3, [r4, #0]
 8002968:	07df      	lsls	r7, r3, #31
 800296a:	d508      	bpl.n	800297e <_printf_i+0x142>
 800296c:	6923      	ldr	r3, [r4, #16]
 800296e:	6861      	ldr	r1, [r4, #4]
 8002970:	4299      	cmp	r1, r3
 8002972:	bfde      	ittt	le
 8002974:	2330      	movle	r3, #48	@ 0x30
 8002976:	f806 3c01 	strble.w	r3, [r6, #-1]
 800297a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800297e:	1b92      	subs	r2, r2, r6
 8002980:	6122      	str	r2, [r4, #16]
 8002982:	f8cd a000 	str.w	sl, [sp]
 8002986:	464b      	mov	r3, r9
 8002988:	aa03      	add	r2, sp, #12
 800298a:	4621      	mov	r1, r4
 800298c:	4640      	mov	r0, r8
 800298e:	f7ff fee7 	bl	8002760 <_printf_common>
 8002992:	3001      	adds	r0, #1
 8002994:	d14a      	bne.n	8002a2c <_printf_i+0x1f0>
 8002996:	f04f 30ff 	mov.w	r0, #4294967295
 800299a:	b004      	add	sp, #16
 800299c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80029a0:	6823      	ldr	r3, [r4, #0]
 80029a2:	f043 0320 	orr.w	r3, r3, #32
 80029a6:	6023      	str	r3, [r4, #0]
 80029a8:	4832      	ldr	r0, [pc, #200]	@ (8002a74 <_printf_i+0x238>)
 80029aa:	2778      	movs	r7, #120	@ 0x78
 80029ac:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80029b0:	6823      	ldr	r3, [r4, #0]
 80029b2:	6831      	ldr	r1, [r6, #0]
 80029b4:	061f      	lsls	r7, r3, #24
 80029b6:	f851 5b04 	ldr.w	r5, [r1], #4
 80029ba:	d402      	bmi.n	80029c2 <_printf_i+0x186>
 80029bc:	065f      	lsls	r7, r3, #25
 80029be:	bf48      	it	mi
 80029c0:	b2ad      	uxthmi	r5, r5
 80029c2:	6031      	str	r1, [r6, #0]
 80029c4:	07d9      	lsls	r1, r3, #31
 80029c6:	bf44      	itt	mi
 80029c8:	f043 0320 	orrmi.w	r3, r3, #32
 80029cc:	6023      	strmi	r3, [r4, #0]
 80029ce:	b11d      	cbz	r5, 80029d8 <_printf_i+0x19c>
 80029d0:	2310      	movs	r3, #16
 80029d2:	e7ad      	b.n	8002930 <_printf_i+0xf4>
 80029d4:	4826      	ldr	r0, [pc, #152]	@ (8002a70 <_printf_i+0x234>)
 80029d6:	e7e9      	b.n	80029ac <_printf_i+0x170>
 80029d8:	6823      	ldr	r3, [r4, #0]
 80029da:	f023 0320 	bic.w	r3, r3, #32
 80029de:	6023      	str	r3, [r4, #0]
 80029e0:	e7f6      	b.n	80029d0 <_printf_i+0x194>
 80029e2:	4616      	mov	r6, r2
 80029e4:	e7bd      	b.n	8002962 <_printf_i+0x126>
 80029e6:	6833      	ldr	r3, [r6, #0]
 80029e8:	6825      	ldr	r5, [r4, #0]
 80029ea:	6961      	ldr	r1, [r4, #20]
 80029ec:	1d18      	adds	r0, r3, #4
 80029ee:	6030      	str	r0, [r6, #0]
 80029f0:	062e      	lsls	r6, r5, #24
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	d501      	bpl.n	80029fa <_printf_i+0x1be>
 80029f6:	6019      	str	r1, [r3, #0]
 80029f8:	e002      	b.n	8002a00 <_printf_i+0x1c4>
 80029fa:	0668      	lsls	r0, r5, #25
 80029fc:	d5fb      	bpl.n	80029f6 <_printf_i+0x1ba>
 80029fe:	8019      	strh	r1, [r3, #0]
 8002a00:	2300      	movs	r3, #0
 8002a02:	6123      	str	r3, [r4, #16]
 8002a04:	4616      	mov	r6, r2
 8002a06:	e7bc      	b.n	8002982 <_printf_i+0x146>
 8002a08:	6833      	ldr	r3, [r6, #0]
 8002a0a:	1d1a      	adds	r2, r3, #4
 8002a0c:	6032      	str	r2, [r6, #0]
 8002a0e:	681e      	ldr	r6, [r3, #0]
 8002a10:	6862      	ldr	r2, [r4, #4]
 8002a12:	2100      	movs	r1, #0
 8002a14:	4630      	mov	r0, r6
 8002a16:	f7fd fbe3 	bl	80001e0 <memchr>
 8002a1a:	b108      	cbz	r0, 8002a20 <_printf_i+0x1e4>
 8002a1c:	1b80      	subs	r0, r0, r6
 8002a1e:	6060      	str	r0, [r4, #4]
 8002a20:	6863      	ldr	r3, [r4, #4]
 8002a22:	6123      	str	r3, [r4, #16]
 8002a24:	2300      	movs	r3, #0
 8002a26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002a2a:	e7aa      	b.n	8002982 <_printf_i+0x146>
 8002a2c:	6923      	ldr	r3, [r4, #16]
 8002a2e:	4632      	mov	r2, r6
 8002a30:	4649      	mov	r1, r9
 8002a32:	4640      	mov	r0, r8
 8002a34:	47d0      	blx	sl
 8002a36:	3001      	adds	r0, #1
 8002a38:	d0ad      	beq.n	8002996 <_printf_i+0x15a>
 8002a3a:	6823      	ldr	r3, [r4, #0]
 8002a3c:	079b      	lsls	r3, r3, #30
 8002a3e:	d413      	bmi.n	8002a68 <_printf_i+0x22c>
 8002a40:	68e0      	ldr	r0, [r4, #12]
 8002a42:	9b03      	ldr	r3, [sp, #12]
 8002a44:	4298      	cmp	r0, r3
 8002a46:	bfb8      	it	lt
 8002a48:	4618      	movlt	r0, r3
 8002a4a:	e7a6      	b.n	800299a <_printf_i+0x15e>
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	4632      	mov	r2, r6
 8002a50:	4649      	mov	r1, r9
 8002a52:	4640      	mov	r0, r8
 8002a54:	47d0      	blx	sl
 8002a56:	3001      	adds	r0, #1
 8002a58:	d09d      	beq.n	8002996 <_printf_i+0x15a>
 8002a5a:	3501      	adds	r5, #1
 8002a5c:	68e3      	ldr	r3, [r4, #12]
 8002a5e:	9903      	ldr	r1, [sp, #12]
 8002a60:	1a5b      	subs	r3, r3, r1
 8002a62:	42ab      	cmp	r3, r5
 8002a64:	dcf2      	bgt.n	8002a4c <_printf_i+0x210>
 8002a66:	e7eb      	b.n	8002a40 <_printf_i+0x204>
 8002a68:	2500      	movs	r5, #0
 8002a6a:	f104 0619 	add.w	r6, r4, #25
 8002a6e:	e7f5      	b.n	8002a5c <_printf_i+0x220>
 8002a70:	08004b22 	.word	0x08004b22
 8002a74:	08004b33 	.word	0x08004b33

08002a78 <std>:
 8002a78:	2300      	movs	r3, #0
 8002a7a:	b510      	push	{r4, lr}
 8002a7c:	4604      	mov	r4, r0
 8002a7e:	e9c0 3300 	strd	r3, r3, [r0]
 8002a82:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002a86:	6083      	str	r3, [r0, #8]
 8002a88:	8181      	strh	r1, [r0, #12]
 8002a8a:	6643      	str	r3, [r0, #100]	@ 0x64
 8002a8c:	81c2      	strh	r2, [r0, #14]
 8002a8e:	6183      	str	r3, [r0, #24]
 8002a90:	4619      	mov	r1, r3
 8002a92:	2208      	movs	r2, #8
 8002a94:	305c      	adds	r0, #92	@ 0x5c
 8002a96:	f000 f8f4 	bl	8002c82 <memset>
 8002a9a:	4b0d      	ldr	r3, [pc, #52]	@ (8002ad0 <std+0x58>)
 8002a9c:	6263      	str	r3, [r4, #36]	@ 0x24
 8002a9e:	4b0d      	ldr	r3, [pc, #52]	@ (8002ad4 <std+0x5c>)
 8002aa0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002aa2:	4b0d      	ldr	r3, [pc, #52]	@ (8002ad8 <std+0x60>)
 8002aa4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002aa6:	4b0d      	ldr	r3, [pc, #52]	@ (8002adc <std+0x64>)
 8002aa8:	6323      	str	r3, [r4, #48]	@ 0x30
 8002aaa:	4b0d      	ldr	r3, [pc, #52]	@ (8002ae0 <std+0x68>)
 8002aac:	6224      	str	r4, [r4, #32]
 8002aae:	429c      	cmp	r4, r3
 8002ab0:	d006      	beq.n	8002ac0 <std+0x48>
 8002ab2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002ab6:	4294      	cmp	r4, r2
 8002ab8:	d002      	beq.n	8002ac0 <std+0x48>
 8002aba:	33d0      	adds	r3, #208	@ 0xd0
 8002abc:	429c      	cmp	r4, r3
 8002abe:	d105      	bne.n	8002acc <std+0x54>
 8002ac0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002ac4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002ac8:	f000 b958 	b.w	8002d7c <__retarget_lock_init_recursive>
 8002acc:	bd10      	pop	{r4, pc}
 8002ace:	bf00      	nop
 8002ad0:	08002bfd 	.word	0x08002bfd
 8002ad4:	08002c1f 	.word	0x08002c1f
 8002ad8:	08002c57 	.word	0x08002c57
 8002adc:	08002c7b 	.word	0x08002c7b
 8002ae0:	200002cc 	.word	0x200002cc

08002ae4 <stdio_exit_handler>:
 8002ae4:	4a02      	ldr	r2, [pc, #8]	@ (8002af0 <stdio_exit_handler+0xc>)
 8002ae6:	4903      	ldr	r1, [pc, #12]	@ (8002af4 <stdio_exit_handler+0x10>)
 8002ae8:	4803      	ldr	r0, [pc, #12]	@ (8002af8 <stdio_exit_handler+0x14>)
 8002aea:	f000 b869 	b.w	8002bc0 <_fwalk_sglue>
 8002aee:	bf00      	nop
 8002af0:	20000004 	.word	0x20000004
 8002af4:	08004435 	.word	0x08004435
 8002af8:	20000014 	.word	0x20000014

08002afc <cleanup_stdio>:
 8002afc:	6841      	ldr	r1, [r0, #4]
 8002afe:	4b0c      	ldr	r3, [pc, #48]	@ (8002b30 <cleanup_stdio+0x34>)
 8002b00:	4299      	cmp	r1, r3
 8002b02:	b510      	push	{r4, lr}
 8002b04:	4604      	mov	r4, r0
 8002b06:	d001      	beq.n	8002b0c <cleanup_stdio+0x10>
 8002b08:	f001 fc94 	bl	8004434 <_fflush_r>
 8002b0c:	68a1      	ldr	r1, [r4, #8]
 8002b0e:	4b09      	ldr	r3, [pc, #36]	@ (8002b34 <cleanup_stdio+0x38>)
 8002b10:	4299      	cmp	r1, r3
 8002b12:	d002      	beq.n	8002b1a <cleanup_stdio+0x1e>
 8002b14:	4620      	mov	r0, r4
 8002b16:	f001 fc8d 	bl	8004434 <_fflush_r>
 8002b1a:	68e1      	ldr	r1, [r4, #12]
 8002b1c:	4b06      	ldr	r3, [pc, #24]	@ (8002b38 <cleanup_stdio+0x3c>)
 8002b1e:	4299      	cmp	r1, r3
 8002b20:	d004      	beq.n	8002b2c <cleanup_stdio+0x30>
 8002b22:	4620      	mov	r0, r4
 8002b24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002b28:	f001 bc84 	b.w	8004434 <_fflush_r>
 8002b2c:	bd10      	pop	{r4, pc}
 8002b2e:	bf00      	nop
 8002b30:	200002cc 	.word	0x200002cc
 8002b34:	20000334 	.word	0x20000334
 8002b38:	2000039c 	.word	0x2000039c

08002b3c <global_stdio_init.part.0>:
 8002b3c:	b510      	push	{r4, lr}
 8002b3e:	4b0b      	ldr	r3, [pc, #44]	@ (8002b6c <global_stdio_init.part.0+0x30>)
 8002b40:	4c0b      	ldr	r4, [pc, #44]	@ (8002b70 <global_stdio_init.part.0+0x34>)
 8002b42:	4a0c      	ldr	r2, [pc, #48]	@ (8002b74 <global_stdio_init.part.0+0x38>)
 8002b44:	601a      	str	r2, [r3, #0]
 8002b46:	4620      	mov	r0, r4
 8002b48:	2200      	movs	r2, #0
 8002b4a:	2104      	movs	r1, #4
 8002b4c:	f7ff ff94 	bl	8002a78 <std>
 8002b50:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002b54:	2201      	movs	r2, #1
 8002b56:	2109      	movs	r1, #9
 8002b58:	f7ff ff8e 	bl	8002a78 <std>
 8002b5c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002b60:	2202      	movs	r2, #2
 8002b62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002b66:	2112      	movs	r1, #18
 8002b68:	f7ff bf86 	b.w	8002a78 <std>
 8002b6c:	20000404 	.word	0x20000404
 8002b70:	200002cc 	.word	0x200002cc
 8002b74:	08002ae5 	.word	0x08002ae5

08002b78 <__sfp_lock_acquire>:
 8002b78:	4801      	ldr	r0, [pc, #4]	@ (8002b80 <__sfp_lock_acquire+0x8>)
 8002b7a:	f000 b900 	b.w	8002d7e <__retarget_lock_acquire_recursive>
 8002b7e:	bf00      	nop
 8002b80:	2000040d 	.word	0x2000040d

08002b84 <__sfp_lock_release>:
 8002b84:	4801      	ldr	r0, [pc, #4]	@ (8002b8c <__sfp_lock_release+0x8>)
 8002b86:	f000 b8fb 	b.w	8002d80 <__retarget_lock_release_recursive>
 8002b8a:	bf00      	nop
 8002b8c:	2000040d 	.word	0x2000040d

08002b90 <__sinit>:
 8002b90:	b510      	push	{r4, lr}
 8002b92:	4604      	mov	r4, r0
 8002b94:	f7ff fff0 	bl	8002b78 <__sfp_lock_acquire>
 8002b98:	6a23      	ldr	r3, [r4, #32]
 8002b9a:	b11b      	cbz	r3, 8002ba4 <__sinit+0x14>
 8002b9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002ba0:	f7ff bff0 	b.w	8002b84 <__sfp_lock_release>
 8002ba4:	4b04      	ldr	r3, [pc, #16]	@ (8002bb8 <__sinit+0x28>)
 8002ba6:	6223      	str	r3, [r4, #32]
 8002ba8:	4b04      	ldr	r3, [pc, #16]	@ (8002bbc <__sinit+0x2c>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d1f5      	bne.n	8002b9c <__sinit+0xc>
 8002bb0:	f7ff ffc4 	bl	8002b3c <global_stdio_init.part.0>
 8002bb4:	e7f2      	b.n	8002b9c <__sinit+0xc>
 8002bb6:	bf00      	nop
 8002bb8:	08002afd 	.word	0x08002afd
 8002bbc:	20000404 	.word	0x20000404

08002bc0 <_fwalk_sglue>:
 8002bc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002bc4:	4607      	mov	r7, r0
 8002bc6:	4688      	mov	r8, r1
 8002bc8:	4614      	mov	r4, r2
 8002bca:	2600      	movs	r6, #0
 8002bcc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002bd0:	f1b9 0901 	subs.w	r9, r9, #1
 8002bd4:	d505      	bpl.n	8002be2 <_fwalk_sglue+0x22>
 8002bd6:	6824      	ldr	r4, [r4, #0]
 8002bd8:	2c00      	cmp	r4, #0
 8002bda:	d1f7      	bne.n	8002bcc <_fwalk_sglue+0xc>
 8002bdc:	4630      	mov	r0, r6
 8002bde:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002be2:	89ab      	ldrh	r3, [r5, #12]
 8002be4:	2b01      	cmp	r3, #1
 8002be6:	d907      	bls.n	8002bf8 <_fwalk_sglue+0x38>
 8002be8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002bec:	3301      	adds	r3, #1
 8002bee:	d003      	beq.n	8002bf8 <_fwalk_sglue+0x38>
 8002bf0:	4629      	mov	r1, r5
 8002bf2:	4638      	mov	r0, r7
 8002bf4:	47c0      	blx	r8
 8002bf6:	4306      	orrs	r6, r0
 8002bf8:	3568      	adds	r5, #104	@ 0x68
 8002bfa:	e7e9      	b.n	8002bd0 <_fwalk_sglue+0x10>

08002bfc <__sread>:
 8002bfc:	b510      	push	{r4, lr}
 8002bfe:	460c      	mov	r4, r1
 8002c00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c04:	f000 f86c 	bl	8002ce0 <_read_r>
 8002c08:	2800      	cmp	r0, #0
 8002c0a:	bfab      	itete	ge
 8002c0c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002c0e:	89a3      	ldrhlt	r3, [r4, #12]
 8002c10:	181b      	addge	r3, r3, r0
 8002c12:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002c16:	bfac      	ite	ge
 8002c18:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002c1a:	81a3      	strhlt	r3, [r4, #12]
 8002c1c:	bd10      	pop	{r4, pc}

08002c1e <__swrite>:
 8002c1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002c22:	461f      	mov	r7, r3
 8002c24:	898b      	ldrh	r3, [r1, #12]
 8002c26:	05db      	lsls	r3, r3, #23
 8002c28:	4605      	mov	r5, r0
 8002c2a:	460c      	mov	r4, r1
 8002c2c:	4616      	mov	r6, r2
 8002c2e:	d505      	bpl.n	8002c3c <__swrite+0x1e>
 8002c30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c34:	2302      	movs	r3, #2
 8002c36:	2200      	movs	r2, #0
 8002c38:	f000 f840 	bl	8002cbc <_lseek_r>
 8002c3c:	89a3      	ldrh	r3, [r4, #12]
 8002c3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002c42:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002c46:	81a3      	strh	r3, [r4, #12]
 8002c48:	4632      	mov	r2, r6
 8002c4a:	463b      	mov	r3, r7
 8002c4c:	4628      	mov	r0, r5
 8002c4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002c52:	f000 b857 	b.w	8002d04 <_write_r>

08002c56 <__sseek>:
 8002c56:	b510      	push	{r4, lr}
 8002c58:	460c      	mov	r4, r1
 8002c5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c5e:	f000 f82d 	bl	8002cbc <_lseek_r>
 8002c62:	1c43      	adds	r3, r0, #1
 8002c64:	89a3      	ldrh	r3, [r4, #12]
 8002c66:	bf15      	itete	ne
 8002c68:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002c6a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002c6e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002c72:	81a3      	strheq	r3, [r4, #12]
 8002c74:	bf18      	it	ne
 8002c76:	81a3      	strhne	r3, [r4, #12]
 8002c78:	bd10      	pop	{r4, pc}

08002c7a <__sclose>:
 8002c7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002c7e:	f000 b80d 	b.w	8002c9c <_close_r>

08002c82 <memset>:
 8002c82:	4402      	add	r2, r0
 8002c84:	4603      	mov	r3, r0
 8002c86:	4293      	cmp	r3, r2
 8002c88:	d100      	bne.n	8002c8c <memset+0xa>
 8002c8a:	4770      	bx	lr
 8002c8c:	f803 1b01 	strb.w	r1, [r3], #1
 8002c90:	e7f9      	b.n	8002c86 <memset+0x4>
	...

08002c94 <_localeconv_r>:
 8002c94:	4800      	ldr	r0, [pc, #0]	@ (8002c98 <_localeconv_r+0x4>)
 8002c96:	4770      	bx	lr
 8002c98:	20000150 	.word	0x20000150

08002c9c <_close_r>:
 8002c9c:	b538      	push	{r3, r4, r5, lr}
 8002c9e:	4d06      	ldr	r5, [pc, #24]	@ (8002cb8 <_close_r+0x1c>)
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	4604      	mov	r4, r0
 8002ca4:	4608      	mov	r0, r1
 8002ca6:	602b      	str	r3, [r5, #0]
 8002ca8:	f7fe f90c 	bl	8000ec4 <_close>
 8002cac:	1c43      	adds	r3, r0, #1
 8002cae:	d102      	bne.n	8002cb6 <_close_r+0x1a>
 8002cb0:	682b      	ldr	r3, [r5, #0]
 8002cb2:	b103      	cbz	r3, 8002cb6 <_close_r+0x1a>
 8002cb4:	6023      	str	r3, [r4, #0]
 8002cb6:	bd38      	pop	{r3, r4, r5, pc}
 8002cb8:	20000408 	.word	0x20000408

08002cbc <_lseek_r>:
 8002cbc:	b538      	push	{r3, r4, r5, lr}
 8002cbe:	4d07      	ldr	r5, [pc, #28]	@ (8002cdc <_lseek_r+0x20>)
 8002cc0:	4604      	mov	r4, r0
 8002cc2:	4608      	mov	r0, r1
 8002cc4:	4611      	mov	r1, r2
 8002cc6:	2200      	movs	r2, #0
 8002cc8:	602a      	str	r2, [r5, #0]
 8002cca:	461a      	mov	r2, r3
 8002ccc:	f7fe f921 	bl	8000f12 <_lseek>
 8002cd0:	1c43      	adds	r3, r0, #1
 8002cd2:	d102      	bne.n	8002cda <_lseek_r+0x1e>
 8002cd4:	682b      	ldr	r3, [r5, #0]
 8002cd6:	b103      	cbz	r3, 8002cda <_lseek_r+0x1e>
 8002cd8:	6023      	str	r3, [r4, #0]
 8002cda:	bd38      	pop	{r3, r4, r5, pc}
 8002cdc:	20000408 	.word	0x20000408

08002ce0 <_read_r>:
 8002ce0:	b538      	push	{r3, r4, r5, lr}
 8002ce2:	4d07      	ldr	r5, [pc, #28]	@ (8002d00 <_read_r+0x20>)
 8002ce4:	4604      	mov	r4, r0
 8002ce6:	4608      	mov	r0, r1
 8002ce8:	4611      	mov	r1, r2
 8002cea:	2200      	movs	r2, #0
 8002cec:	602a      	str	r2, [r5, #0]
 8002cee:	461a      	mov	r2, r3
 8002cf0:	f7fe f8af 	bl	8000e52 <_read>
 8002cf4:	1c43      	adds	r3, r0, #1
 8002cf6:	d102      	bne.n	8002cfe <_read_r+0x1e>
 8002cf8:	682b      	ldr	r3, [r5, #0]
 8002cfa:	b103      	cbz	r3, 8002cfe <_read_r+0x1e>
 8002cfc:	6023      	str	r3, [r4, #0]
 8002cfe:	bd38      	pop	{r3, r4, r5, pc}
 8002d00:	20000408 	.word	0x20000408

08002d04 <_write_r>:
 8002d04:	b538      	push	{r3, r4, r5, lr}
 8002d06:	4d07      	ldr	r5, [pc, #28]	@ (8002d24 <_write_r+0x20>)
 8002d08:	4604      	mov	r4, r0
 8002d0a:	4608      	mov	r0, r1
 8002d0c:	4611      	mov	r1, r2
 8002d0e:	2200      	movs	r2, #0
 8002d10:	602a      	str	r2, [r5, #0]
 8002d12:	461a      	mov	r2, r3
 8002d14:	f7fe f8ba 	bl	8000e8c <_write>
 8002d18:	1c43      	adds	r3, r0, #1
 8002d1a:	d102      	bne.n	8002d22 <_write_r+0x1e>
 8002d1c:	682b      	ldr	r3, [r5, #0]
 8002d1e:	b103      	cbz	r3, 8002d22 <_write_r+0x1e>
 8002d20:	6023      	str	r3, [r4, #0]
 8002d22:	bd38      	pop	{r3, r4, r5, pc}
 8002d24:	20000408 	.word	0x20000408

08002d28 <__errno>:
 8002d28:	4b01      	ldr	r3, [pc, #4]	@ (8002d30 <__errno+0x8>)
 8002d2a:	6818      	ldr	r0, [r3, #0]
 8002d2c:	4770      	bx	lr
 8002d2e:	bf00      	nop
 8002d30:	20000010 	.word	0x20000010

08002d34 <__libc_init_array>:
 8002d34:	b570      	push	{r4, r5, r6, lr}
 8002d36:	4d0d      	ldr	r5, [pc, #52]	@ (8002d6c <__libc_init_array+0x38>)
 8002d38:	4c0d      	ldr	r4, [pc, #52]	@ (8002d70 <__libc_init_array+0x3c>)
 8002d3a:	1b64      	subs	r4, r4, r5
 8002d3c:	10a4      	asrs	r4, r4, #2
 8002d3e:	2600      	movs	r6, #0
 8002d40:	42a6      	cmp	r6, r4
 8002d42:	d109      	bne.n	8002d58 <__libc_init_array+0x24>
 8002d44:	4d0b      	ldr	r5, [pc, #44]	@ (8002d74 <__libc_init_array+0x40>)
 8002d46:	4c0c      	ldr	r4, [pc, #48]	@ (8002d78 <__libc_init_array+0x44>)
 8002d48:	f001 fec2 	bl	8004ad0 <_init>
 8002d4c:	1b64      	subs	r4, r4, r5
 8002d4e:	10a4      	asrs	r4, r4, #2
 8002d50:	2600      	movs	r6, #0
 8002d52:	42a6      	cmp	r6, r4
 8002d54:	d105      	bne.n	8002d62 <__libc_init_array+0x2e>
 8002d56:	bd70      	pop	{r4, r5, r6, pc}
 8002d58:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d5c:	4798      	blx	r3
 8002d5e:	3601      	adds	r6, #1
 8002d60:	e7ee      	b.n	8002d40 <__libc_init_array+0xc>
 8002d62:	f855 3b04 	ldr.w	r3, [r5], #4
 8002d66:	4798      	blx	r3
 8002d68:	3601      	adds	r6, #1
 8002d6a:	e7f2      	b.n	8002d52 <__libc_init_array+0x1e>
 8002d6c:	08004e8c 	.word	0x08004e8c
 8002d70:	08004e8c 	.word	0x08004e8c
 8002d74:	08004e8c 	.word	0x08004e8c
 8002d78:	08004e90 	.word	0x08004e90

08002d7c <__retarget_lock_init_recursive>:
 8002d7c:	4770      	bx	lr

08002d7e <__retarget_lock_acquire_recursive>:
 8002d7e:	4770      	bx	lr

08002d80 <__retarget_lock_release_recursive>:
 8002d80:	4770      	bx	lr

08002d82 <quorem>:
 8002d82:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002d86:	6903      	ldr	r3, [r0, #16]
 8002d88:	690c      	ldr	r4, [r1, #16]
 8002d8a:	42a3      	cmp	r3, r4
 8002d8c:	4607      	mov	r7, r0
 8002d8e:	db7e      	blt.n	8002e8e <quorem+0x10c>
 8002d90:	3c01      	subs	r4, #1
 8002d92:	f101 0814 	add.w	r8, r1, #20
 8002d96:	00a3      	lsls	r3, r4, #2
 8002d98:	f100 0514 	add.w	r5, r0, #20
 8002d9c:	9300      	str	r3, [sp, #0]
 8002d9e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8002da2:	9301      	str	r3, [sp, #4]
 8002da4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8002da8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8002dac:	3301      	adds	r3, #1
 8002dae:	429a      	cmp	r2, r3
 8002db0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8002db4:	fbb2 f6f3 	udiv	r6, r2, r3
 8002db8:	d32e      	bcc.n	8002e18 <quorem+0x96>
 8002dba:	f04f 0a00 	mov.w	sl, #0
 8002dbe:	46c4      	mov	ip, r8
 8002dc0:	46ae      	mov	lr, r5
 8002dc2:	46d3      	mov	fp, sl
 8002dc4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8002dc8:	b298      	uxth	r0, r3
 8002dca:	fb06 a000 	mla	r0, r6, r0, sl
 8002dce:	0c02      	lsrs	r2, r0, #16
 8002dd0:	0c1b      	lsrs	r3, r3, #16
 8002dd2:	fb06 2303 	mla	r3, r6, r3, r2
 8002dd6:	f8de 2000 	ldr.w	r2, [lr]
 8002dda:	b280      	uxth	r0, r0
 8002ddc:	b292      	uxth	r2, r2
 8002dde:	1a12      	subs	r2, r2, r0
 8002de0:	445a      	add	r2, fp
 8002de2:	f8de 0000 	ldr.w	r0, [lr]
 8002de6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8002dea:	b29b      	uxth	r3, r3
 8002dec:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8002df0:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8002df4:	b292      	uxth	r2, r2
 8002df6:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8002dfa:	45e1      	cmp	r9, ip
 8002dfc:	f84e 2b04 	str.w	r2, [lr], #4
 8002e00:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8002e04:	d2de      	bcs.n	8002dc4 <quorem+0x42>
 8002e06:	9b00      	ldr	r3, [sp, #0]
 8002e08:	58eb      	ldr	r3, [r5, r3]
 8002e0a:	b92b      	cbnz	r3, 8002e18 <quorem+0x96>
 8002e0c:	9b01      	ldr	r3, [sp, #4]
 8002e0e:	3b04      	subs	r3, #4
 8002e10:	429d      	cmp	r5, r3
 8002e12:	461a      	mov	r2, r3
 8002e14:	d32f      	bcc.n	8002e76 <quorem+0xf4>
 8002e16:	613c      	str	r4, [r7, #16]
 8002e18:	4638      	mov	r0, r7
 8002e1a:	f001 f97f 	bl	800411c <__mcmp>
 8002e1e:	2800      	cmp	r0, #0
 8002e20:	db25      	blt.n	8002e6e <quorem+0xec>
 8002e22:	4629      	mov	r1, r5
 8002e24:	2000      	movs	r0, #0
 8002e26:	f858 2b04 	ldr.w	r2, [r8], #4
 8002e2a:	f8d1 c000 	ldr.w	ip, [r1]
 8002e2e:	fa1f fe82 	uxth.w	lr, r2
 8002e32:	fa1f f38c 	uxth.w	r3, ip
 8002e36:	eba3 030e 	sub.w	r3, r3, lr
 8002e3a:	4403      	add	r3, r0
 8002e3c:	0c12      	lsrs	r2, r2, #16
 8002e3e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8002e42:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8002e46:	b29b      	uxth	r3, r3
 8002e48:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002e4c:	45c1      	cmp	r9, r8
 8002e4e:	f841 3b04 	str.w	r3, [r1], #4
 8002e52:	ea4f 4022 	mov.w	r0, r2, asr #16
 8002e56:	d2e6      	bcs.n	8002e26 <quorem+0xa4>
 8002e58:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8002e5c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8002e60:	b922      	cbnz	r2, 8002e6c <quorem+0xea>
 8002e62:	3b04      	subs	r3, #4
 8002e64:	429d      	cmp	r5, r3
 8002e66:	461a      	mov	r2, r3
 8002e68:	d30b      	bcc.n	8002e82 <quorem+0x100>
 8002e6a:	613c      	str	r4, [r7, #16]
 8002e6c:	3601      	adds	r6, #1
 8002e6e:	4630      	mov	r0, r6
 8002e70:	b003      	add	sp, #12
 8002e72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002e76:	6812      	ldr	r2, [r2, #0]
 8002e78:	3b04      	subs	r3, #4
 8002e7a:	2a00      	cmp	r2, #0
 8002e7c:	d1cb      	bne.n	8002e16 <quorem+0x94>
 8002e7e:	3c01      	subs	r4, #1
 8002e80:	e7c6      	b.n	8002e10 <quorem+0x8e>
 8002e82:	6812      	ldr	r2, [r2, #0]
 8002e84:	3b04      	subs	r3, #4
 8002e86:	2a00      	cmp	r2, #0
 8002e88:	d1ef      	bne.n	8002e6a <quorem+0xe8>
 8002e8a:	3c01      	subs	r4, #1
 8002e8c:	e7ea      	b.n	8002e64 <quorem+0xe2>
 8002e8e:	2000      	movs	r0, #0
 8002e90:	e7ee      	b.n	8002e70 <quorem+0xee>
 8002e92:	0000      	movs	r0, r0
 8002e94:	0000      	movs	r0, r0
	...

08002e98 <_dtoa_r>:
 8002e98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e9c:	69c7      	ldr	r7, [r0, #28]
 8002e9e:	b097      	sub	sp, #92	@ 0x5c
 8002ea0:	ed8d 0b04 	vstr	d0, [sp, #16]
 8002ea4:	ec55 4b10 	vmov	r4, r5, d0
 8002ea8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8002eaa:	9107      	str	r1, [sp, #28]
 8002eac:	4681      	mov	r9, r0
 8002eae:	920c      	str	r2, [sp, #48]	@ 0x30
 8002eb0:	9311      	str	r3, [sp, #68]	@ 0x44
 8002eb2:	b97f      	cbnz	r7, 8002ed4 <_dtoa_r+0x3c>
 8002eb4:	2010      	movs	r0, #16
 8002eb6:	f000 fe09 	bl	8003acc <malloc>
 8002eba:	4602      	mov	r2, r0
 8002ebc:	f8c9 001c 	str.w	r0, [r9, #28]
 8002ec0:	b920      	cbnz	r0, 8002ecc <_dtoa_r+0x34>
 8002ec2:	4ba9      	ldr	r3, [pc, #676]	@ (8003168 <_dtoa_r+0x2d0>)
 8002ec4:	21ef      	movs	r1, #239	@ 0xef
 8002ec6:	48a9      	ldr	r0, [pc, #676]	@ (800316c <_dtoa_r+0x2d4>)
 8002ec8:	f001 fafa 	bl	80044c0 <__assert_func>
 8002ecc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8002ed0:	6007      	str	r7, [r0, #0]
 8002ed2:	60c7      	str	r7, [r0, #12]
 8002ed4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8002ed8:	6819      	ldr	r1, [r3, #0]
 8002eda:	b159      	cbz	r1, 8002ef4 <_dtoa_r+0x5c>
 8002edc:	685a      	ldr	r2, [r3, #4]
 8002ede:	604a      	str	r2, [r1, #4]
 8002ee0:	2301      	movs	r3, #1
 8002ee2:	4093      	lsls	r3, r2
 8002ee4:	608b      	str	r3, [r1, #8]
 8002ee6:	4648      	mov	r0, r9
 8002ee8:	f000 fee6 	bl	8003cb8 <_Bfree>
 8002eec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	601a      	str	r2, [r3, #0]
 8002ef4:	1e2b      	subs	r3, r5, #0
 8002ef6:	bfb9      	ittee	lt
 8002ef8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8002efc:	9305      	strlt	r3, [sp, #20]
 8002efe:	2300      	movge	r3, #0
 8002f00:	6033      	strge	r3, [r6, #0]
 8002f02:	9f05      	ldr	r7, [sp, #20]
 8002f04:	4b9a      	ldr	r3, [pc, #616]	@ (8003170 <_dtoa_r+0x2d8>)
 8002f06:	bfbc      	itt	lt
 8002f08:	2201      	movlt	r2, #1
 8002f0a:	6032      	strlt	r2, [r6, #0]
 8002f0c:	43bb      	bics	r3, r7
 8002f0e:	d112      	bne.n	8002f36 <_dtoa_r+0x9e>
 8002f10:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8002f12:	f242 730f 	movw	r3, #9999	@ 0x270f
 8002f16:	6013      	str	r3, [r2, #0]
 8002f18:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8002f1c:	4323      	orrs	r3, r4
 8002f1e:	f000 855a 	beq.w	80039d6 <_dtoa_r+0xb3e>
 8002f22:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8002f24:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8003184 <_dtoa_r+0x2ec>
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	f000 855c 	beq.w	80039e6 <_dtoa_r+0xb4e>
 8002f2e:	f10a 0303 	add.w	r3, sl, #3
 8002f32:	f000 bd56 	b.w	80039e2 <_dtoa_r+0xb4a>
 8002f36:	ed9d 7b04 	vldr	d7, [sp, #16]
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	ec51 0b17 	vmov	r0, r1, d7
 8002f40:	2300      	movs	r3, #0
 8002f42:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8002f46:	f7fd fdc7 	bl	8000ad8 <__aeabi_dcmpeq>
 8002f4a:	4680      	mov	r8, r0
 8002f4c:	b158      	cbz	r0, 8002f66 <_dtoa_r+0xce>
 8002f4e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8002f50:	2301      	movs	r3, #1
 8002f52:	6013      	str	r3, [r2, #0]
 8002f54:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8002f56:	b113      	cbz	r3, 8002f5e <_dtoa_r+0xc6>
 8002f58:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8002f5a:	4b86      	ldr	r3, [pc, #536]	@ (8003174 <_dtoa_r+0x2dc>)
 8002f5c:	6013      	str	r3, [r2, #0]
 8002f5e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8003188 <_dtoa_r+0x2f0>
 8002f62:	f000 bd40 	b.w	80039e6 <_dtoa_r+0xb4e>
 8002f66:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8002f6a:	aa14      	add	r2, sp, #80	@ 0x50
 8002f6c:	a915      	add	r1, sp, #84	@ 0x54
 8002f6e:	4648      	mov	r0, r9
 8002f70:	f001 f984 	bl	800427c <__d2b>
 8002f74:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8002f78:	9002      	str	r0, [sp, #8]
 8002f7a:	2e00      	cmp	r6, #0
 8002f7c:	d078      	beq.n	8003070 <_dtoa_r+0x1d8>
 8002f7e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8002f80:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8002f84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8002f88:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8002f8c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8002f90:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8002f94:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8002f98:	4619      	mov	r1, r3
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	4b76      	ldr	r3, [pc, #472]	@ (8003178 <_dtoa_r+0x2e0>)
 8002f9e:	f7fd f97b 	bl	8000298 <__aeabi_dsub>
 8002fa2:	a36b      	add	r3, pc, #428	@ (adr r3, 8003150 <_dtoa_r+0x2b8>)
 8002fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fa8:	f7fd fb2e 	bl	8000608 <__aeabi_dmul>
 8002fac:	a36a      	add	r3, pc, #424	@ (adr r3, 8003158 <_dtoa_r+0x2c0>)
 8002fae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fb2:	f7fd f973 	bl	800029c <__adddf3>
 8002fb6:	4604      	mov	r4, r0
 8002fb8:	4630      	mov	r0, r6
 8002fba:	460d      	mov	r5, r1
 8002fbc:	f7fd faba 	bl	8000534 <__aeabi_i2d>
 8002fc0:	a367      	add	r3, pc, #412	@ (adr r3, 8003160 <_dtoa_r+0x2c8>)
 8002fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fc6:	f7fd fb1f 	bl	8000608 <__aeabi_dmul>
 8002fca:	4602      	mov	r2, r0
 8002fcc:	460b      	mov	r3, r1
 8002fce:	4620      	mov	r0, r4
 8002fd0:	4629      	mov	r1, r5
 8002fd2:	f7fd f963 	bl	800029c <__adddf3>
 8002fd6:	4604      	mov	r4, r0
 8002fd8:	460d      	mov	r5, r1
 8002fda:	f7fd fdc5 	bl	8000b68 <__aeabi_d2iz>
 8002fde:	2200      	movs	r2, #0
 8002fe0:	4607      	mov	r7, r0
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	4620      	mov	r0, r4
 8002fe6:	4629      	mov	r1, r5
 8002fe8:	f7fd fd80 	bl	8000aec <__aeabi_dcmplt>
 8002fec:	b140      	cbz	r0, 8003000 <_dtoa_r+0x168>
 8002fee:	4638      	mov	r0, r7
 8002ff0:	f7fd faa0 	bl	8000534 <__aeabi_i2d>
 8002ff4:	4622      	mov	r2, r4
 8002ff6:	462b      	mov	r3, r5
 8002ff8:	f7fd fd6e 	bl	8000ad8 <__aeabi_dcmpeq>
 8002ffc:	b900      	cbnz	r0, 8003000 <_dtoa_r+0x168>
 8002ffe:	3f01      	subs	r7, #1
 8003000:	2f16      	cmp	r7, #22
 8003002:	d852      	bhi.n	80030aa <_dtoa_r+0x212>
 8003004:	4b5d      	ldr	r3, [pc, #372]	@ (800317c <_dtoa_r+0x2e4>)
 8003006:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800300a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800300e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003012:	f7fd fd6b 	bl	8000aec <__aeabi_dcmplt>
 8003016:	2800      	cmp	r0, #0
 8003018:	d049      	beq.n	80030ae <_dtoa_r+0x216>
 800301a:	3f01      	subs	r7, #1
 800301c:	2300      	movs	r3, #0
 800301e:	9310      	str	r3, [sp, #64]	@ 0x40
 8003020:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8003022:	1b9b      	subs	r3, r3, r6
 8003024:	1e5a      	subs	r2, r3, #1
 8003026:	bf45      	ittet	mi
 8003028:	f1c3 0301 	rsbmi	r3, r3, #1
 800302c:	9300      	strmi	r3, [sp, #0]
 800302e:	2300      	movpl	r3, #0
 8003030:	2300      	movmi	r3, #0
 8003032:	9206      	str	r2, [sp, #24]
 8003034:	bf54      	ite	pl
 8003036:	9300      	strpl	r3, [sp, #0]
 8003038:	9306      	strmi	r3, [sp, #24]
 800303a:	2f00      	cmp	r7, #0
 800303c:	db39      	blt.n	80030b2 <_dtoa_r+0x21a>
 800303e:	9b06      	ldr	r3, [sp, #24]
 8003040:	970d      	str	r7, [sp, #52]	@ 0x34
 8003042:	443b      	add	r3, r7
 8003044:	9306      	str	r3, [sp, #24]
 8003046:	2300      	movs	r3, #0
 8003048:	9308      	str	r3, [sp, #32]
 800304a:	9b07      	ldr	r3, [sp, #28]
 800304c:	2b09      	cmp	r3, #9
 800304e:	d863      	bhi.n	8003118 <_dtoa_r+0x280>
 8003050:	2b05      	cmp	r3, #5
 8003052:	bfc4      	itt	gt
 8003054:	3b04      	subgt	r3, #4
 8003056:	9307      	strgt	r3, [sp, #28]
 8003058:	9b07      	ldr	r3, [sp, #28]
 800305a:	f1a3 0302 	sub.w	r3, r3, #2
 800305e:	bfcc      	ite	gt
 8003060:	2400      	movgt	r4, #0
 8003062:	2401      	movle	r4, #1
 8003064:	2b03      	cmp	r3, #3
 8003066:	d863      	bhi.n	8003130 <_dtoa_r+0x298>
 8003068:	e8df f003 	tbb	[pc, r3]
 800306c:	2b375452 	.word	0x2b375452
 8003070:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8003074:	441e      	add	r6, r3
 8003076:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800307a:	2b20      	cmp	r3, #32
 800307c:	bfc1      	itttt	gt
 800307e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8003082:	409f      	lslgt	r7, r3
 8003084:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8003088:	fa24 f303 	lsrgt.w	r3, r4, r3
 800308c:	bfd6      	itet	le
 800308e:	f1c3 0320 	rsble	r3, r3, #32
 8003092:	ea47 0003 	orrgt.w	r0, r7, r3
 8003096:	fa04 f003 	lslle.w	r0, r4, r3
 800309a:	f7fd fa3b 	bl	8000514 <__aeabi_ui2d>
 800309e:	2201      	movs	r2, #1
 80030a0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80030a4:	3e01      	subs	r6, #1
 80030a6:	9212      	str	r2, [sp, #72]	@ 0x48
 80030a8:	e776      	b.n	8002f98 <_dtoa_r+0x100>
 80030aa:	2301      	movs	r3, #1
 80030ac:	e7b7      	b.n	800301e <_dtoa_r+0x186>
 80030ae:	9010      	str	r0, [sp, #64]	@ 0x40
 80030b0:	e7b6      	b.n	8003020 <_dtoa_r+0x188>
 80030b2:	9b00      	ldr	r3, [sp, #0]
 80030b4:	1bdb      	subs	r3, r3, r7
 80030b6:	9300      	str	r3, [sp, #0]
 80030b8:	427b      	negs	r3, r7
 80030ba:	9308      	str	r3, [sp, #32]
 80030bc:	2300      	movs	r3, #0
 80030be:	930d      	str	r3, [sp, #52]	@ 0x34
 80030c0:	e7c3      	b.n	800304a <_dtoa_r+0x1b2>
 80030c2:	2301      	movs	r3, #1
 80030c4:	9309      	str	r3, [sp, #36]	@ 0x24
 80030c6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80030c8:	eb07 0b03 	add.w	fp, r7, r3
 80030cc:	f10b 0301 	add.w	r3, fp, #1
 80030d0:	2b01      	cmp	r3, #1
 80030d2:	9303      	str	r3, [sp, #12]
 80030d4:	bfb8      	it	lt
 80030d6:	2301      	movlt	r3, #1
 80030d8:	e006      	b.n	80030e8 <_dtoa_r+0x250>
 80030da:	2301      	movs	r3, #1
 80030dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80030de:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	dd28      	ble.n	8003136 <_dtoa_r+0x29e>
 80030e4:	469b      	mov	fp, r3
 80030e6:	9303      	str	r3, [sp, #12]
 80030e8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80030ec:	2100      	movs	r1, #0
 80030ee:	2204      	movs	r2, #4
 80030f0:	f102 0514 	add.w	r5, r2, #20
 80030f4:	429d      	cmp	r5, r3
 80030f6:	d926      	bls.n	8003146 <_dtoa_r+0x2ae>
 80030f8:	6041      	str	r1, [r0, #4]
 80030fa:	4648      	mov	r0, r9
 80030fc:	f000 fd9c 	bl	8003c38 <_Balloc>
 8003100:	4682      	mov	sl, r0
 8003102:	2800      	cmp	r0, #0
 8003104:	d142      	bne.n	800318c <_dtoa_r+0x2f4>
 8003106:	4b1e      	ldr	r3, [pc, #120]	@ (8003180 <_dtoa_r+0x2e8>)
 8003108:	4602      	mov	r2, r0
 800310a:	f240 11af 	movw	r1, #431	@ 0x1af
 800310e:	e6da      	b.n	8002ec6 <_dtoa_r+0x2e>
 8003110:	2300      	movs	r3, #0
 8003112:	e7e3      	b.n	80030dc <_dtoa_r+0x244>
 8003114:	2300      	movs	r3, #0
 8003116:	e7d5      	b.n	80030c4 <_dtoa_r+0x22c>
 8003118:	2401      	movs	r4, #1
 800311a:	2300      	movs	r3, #0
 800311c:	9307      	str	r3, [sp, #28]
 800311e:	9409      	str	r4, [sp, #36]	@ 0x24
 8003120:	f04f 3bff 	mov.w	fp, #4294967295
 8003124:	2200      	movs	r2, #0
 8003126:	f8cd b00c 	str.w	fp, [sp, #12]
 800312a:	2312      	movs	r3, #18
 800312c:	920c      	str	r2, [sp, #48]	@ 0x30
 800312e:	e7db      	b.n	80030e8 <_dtoa_r+0x250>
 8003130:	2301      	movs	r3, #1
 8003132:	9309      	str	r3, [sp, #36]	@ 0x24
 8003134:	e7f4      	b.n	8003120 <_dtoa_r+0x288>
 8003136:	f04f 0b01 	mov.w	fp, #1
 800313a:	f8cd b00c 	str.w	fp, [sp, #12]
 800313e:	465b      	mov	r3, fp
 8003140:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8003144:	e7d0      	b.n	80030e8 <_dtoa_r+0x250>
 8003146:	3101      	adds	r1, #1
 8003148:	0052      	lsls	r2, r2, #1
 800314a:	e7d1      	b.n	80030f0 <_dtoa_r+0x258>
 800314c:	f3af 8000 	nop.w
 8003150:	636f4361 	.word	0x636f4361
 8003154:	3fd287a7 	.word	0x3fd287a7
 8003158:	8b60c8b3 	.word	0x8b60c8b3
 800315c:	3fc68a28 	.word	0x3fc68a28
 8003160:	509f79fb 	.word	0x509f79fb
 8003164:	3fd34413 	.word	0x3fd34413
 8003168:	08004b51 	.word	0x08004b51
 800316c:	08004b68 	.word	0x08004b68
 8003170:	7ff00000 	.word	0x7ff00000
 8003174:	08004b21 	.word	0x08004b21
 8003178:	3ff80000 	.word	0x3ff80000
 800317c:	08004cb8 	.word	0x08004cb8
 8003180:	08004bc0 	.word	0x08004bc0
 8003184:	08004b4d 	.word	0x08004b4d
 8003188:	08004b20 	.word	0x08004b20
 800318c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8003190:	6018      	str	r0, [r3, #0]
 8003192:	9b03      	ldr	r3, [sp, #12]
 8003194:	2b0e      	cmp	r3, #14
 8003196:	f200 80a1 	bhi.w	80032dc <_dtoa_r+0x444>
 800319a:	2c00      	cmp	r4, #0
 800319c:	f000 809e 	beq.w	80032dc <_dtoa_r+0x444>
 80031a0:	2f00      	cmp	r7, #0
 80031a2:	dd33      	ble.n	800320c <_dtoa_r+0x374>
 80031a4:	4b9c      	ldr	r3, [pc, #624]	@ (8003418 <_dtoa_r+0x580>)
 80031a6:	f007 020f 	and.w	r2, r7, #15
 80031aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80031ae:	ed93 7b00 	vldr	d7, [r3]
 80031b2:	05f8      	lsls	r0, r7, #23
 80031b4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80031b8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80031bc:	d516      	bpl.n	80031ec <_dtoa_r+0x354>
 80031be:	4b97      	ldr	r3, [pc, #604]	@ (800341c <_dtoa_r+0x584>)
 80031c0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80031c4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80031c8:	f7fd fb48 	bl	800085c <__aeabi_ddiv>
 80031cc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80031d0:	f004 040f 	and.w	r4, r4, #15
 80031d4:	2603      	movs	r6, #3
 80031d6:	4d91      	ldr	r5, [pc, #580]	@ (800341c <_dtoa_r+0x584>)
 80031d8:	b954      	cbnz	r4, 80031f0 <_dtoa_r+0x358>
 80031da:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80031de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80031e2:	f7fd fb3b 	bl	800085c <__aeabi_ddiv>
 80031e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80031ea:	e028      	b.n	800323e <_dtoa_r+0x3a6>
 80031ec:	2602      	movs	r6, #2
 80031ee:	e7f2      	b.n	80031d6 <_dtoa_r+0x33e>
 80031f0:	07e1      	lsls	r1, r4, #31
 80031f2:	d508      	bpl.n	8003206 <_dtoa_r+0x36e>
 80031f4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80031f8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80031fc:	f7fd fa04 	bl	8000608 <__aeabi_dmul>
 8003200:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8003204:	3601      	adds	r6, #1
 8003206:	1064      	asrs	r4, r4, #1
 8003208:	3508      	adds	r5, #8
 800320a:	e7e5      	b.n	80031d8 <_dtoa_r+0x340>
 800320c:	f000 80af 	beq.w	800336e <_dtoa_r+0x4d6>
 8003210:	427c      	negs	r4, r7
 8003212:	4b81      	ldr	r3, [pc, #516]	@ (8003418 <_dtoa_r+0x580>)
 8003214:	4d81      	ldr	r5, [pc, #516]	@ (800341c <_dtoa_r+0x584>)
 8003216:	f004 020f 	and.w	r2, r4, #15
 800321a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800321e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003222:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8003226:	f7fd f9ef 	bl	8000608 <__aeabi_dmul>
 800322a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800322e:	1124      	asrs	r4, r4, #4
 8003230:	2300      	movs	r3, #0
 8003232:	2602      	movs	r6, #2
 8003234:	2c00      	cmp	r4, #0
 8003236:	f040 808f 	bne.w	8003358 <_dtoa_r+0x4c0>
 800323a:	2b00      	cmp	r3, #0
 800323c:	d1d3      	bne.n	80031e6 <_dtoa_r+0x34e>
 800323e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8003240:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8003244:	2b00      	cmp	r3, #0
 8003246:	f000 8094 	beq.w	8003372 <_dtoa_r+0x4da>
 800324a:	4b75      	ldr	r3, [pc, #468]	@ (8003420 <_dtoa_r+0x588>)
 800324c:	2200      	movs	r2, #0
 800324e:	4620      	mov	r0, r4
 8003250:	4629      	mov	r1, r5
 8003252:	f7fd fc4b 	bl	8000aec <__aeabi_dcmplt>
 8003256:	2800      	cmp	r0, #0
 8003258:	f000 808b 	beq.w	8003372 <_dtoa_r+0x4da>
 800325c:	9b03      	ldr	r3, [sp, #12]
 800325e:	2b00      	cmp	r3, #0
 8003260:	f000 8087 	beq.w	8003372 <_dtoa_r+0x4da>
 8003264:	f1bb 0f00 	cmp.w	fp, #0
 8003268:	dd34      	ble.n	80032d4 <_dtoa_r+0x43c>
 800326a:	4620      	mov	r0, r4
 800326c:	4b6d      	ldr	r3, [pc, #436]	@ (8003424 <_dtoa_r+0x58c>)
 800326e:	2200      	movs	r2, #0
 8003270:	4629      	mov	r1, r5
 8003272:	f7fd f9c9 	bl	8000608 <__aeabi_dmul>
 8003276:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800327a:	f107 38ff 	add.w	r8, r7, #4294967295
 800327e:	3601      	adds	r6, #1
 8003280:	465c      	mov	r4, fp
 8003282:	4630      	mov	r0, r6
 8003284:	f7fd f956 	bl	8000534 <__aeabi_i2d>
 8003288:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800328c:	f7fd f9bc 	bl	8000608 <__aeabi_dmul>
 8003290:	4b65      	ldr	r3, [pc, #404]	@ (8003428 <_dtoa_r+0x590>)
 8003292:	2200      	movs	r2, #0
 8003294:	f7fd f802 	bl	800029c <__adddf3>
 8003298:	4605      	mov	r5, r0
 800329a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800329e:	2c00      	cmp	r4, #0
 80032a0:	d16a      	bne.n	8003378 <_dtoa_r+0x4e0>
 80032a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80032a6:	4b61      	ldr	r3, [pc, #388]	@ (800342c <_dtoa_r+0x594>)
 80032a8:	2200      	movs	r2, #0
 80032aa:	f7fc fff5 	bl	8000298 <__aeabi_dsub>
 80032ae:	4602      	mov	r2, r0
 80032b0:	460b      	mov	r3, r1
 80032b2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80032b6:	462a      	mov	r2, r5
 80032b8:	4633      	mov	r3, r6
 80032ba:	f7fd fc35 	bl	8000b28 <__aeabi_dcmpgt>
 80032be:	2800      	cmp	r0, #0
 80032c0:	f040 8298 	bne.w	80037f4 <_dtoa_r+0x95c>
 80032c4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80032c8:	462a      	mov	r2, r5
 80032ca:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80032ce:	f7fd fc0d 	bl	8000aec <__aeabi_dcmplt>
 80032d2:	bb38      	cbnz	r0, 8003324 <_dtoa_r+0x48c>
 80032d4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80032d8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80032dc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80032de:	2b00      	cmp	r3, #0
 80032e0:	f2c0 8157 	blt.w	8003592 <_dtoa_r+0x6fa>
 80032e4:	2f0e      	cmp	r7, #14
 80032e6:	f300 8154 	bgt.w	8003592 <_dtoa_r+0x6fa>
 80032ea:	4b4b      	ldr	r3, [pc, #300]	@ (8003418 <_dtoa_r+0x580>)
 80032ec:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80032f0:	ed93 7b00 	vldr	d7, [r3]
 80032f4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	ed8d 7b00 	vstr	d7, [sp]
 80032fc:	f280 80e5 	bge.w	80034ca <_dtoa_r+0x632>
 8003300:	9b03      	ldr	r3, [sp, #12]
 8003302:	2b00      	cmp	r3, #0
 8003304:	f300 80e1 	bgt.w	80034ca <_dtoa_r+0x632>
 8003308:	d10c      	bne.n	8003324 <_dtoa_r+0x48c>
 800330a:	4b48      	ldr	r3, [pc, #288]	@ (800342c <_dtoa_r+0x594>)
 800330c:	2200      	movs	r2, #0
 800330e:	ec51 0b17 	vmov	r0, r1, d7
 8003312:	f7fd f979 	bl	8000608 <__aeabi_dmul>
 8003316:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800331a:	f7fd fbfb 	bl	8000b14 <__aeabi_dcmpge>
 800331e:	2800      	cmp	r0, #0
 8003320:	f000 8266 	beq.w	80037f0 <_dtoa_r+0x958>
 8003324:	2400      	movs	r4, #0
 8003326:	4625      	mov	r5, r4
 8003328:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800332a:	4656      	mov	r6, sl
 800332c:	ea6f 0803 	mvn.w	r8, r3
 8003330:	2700      	movs	r7, #0
 8003332:	4621      	mov	r1, r4
 8003334:	4648      	mov	r0, r9
 8003336:	f000 fcbf 	bl	8003cb8 <_Bfree>
 800333a:	2d00      	cmp	r5, #0
 800333c:	f000 80bd 	beq.w	80034ba <_dtoa_r+0x622>
 8003340:	b12f      	cbz	r7, 800334e <_dtoa_r+0x4b6>
 8003342:	42af      	cmp	r7, r5
 8003344:	d003      	beq.n	800334e <_dtoa_r+0x4b6>
 8003346:	4639      	mov	r1, r7
 8003348:	4648      	mov	r0, r9
 800334a:	f000 fcb5 	bl	8003cb8 <_Bfree>
 800334e:	4629      	mov	r1, r5
 8003350:	4648      	mov	r0, r9
 8003352:	f000 fcb1 	bl	8003cb8 <_Bfree>
 8003356:	e0b0      	b.n	80034ba <_dtoa_r+0x622>
 8003358:	07e2      	lsls	r2, r4, #31
 800335a:	d505      	bpl.n	8003368 <_dtoa_r+0x4d0>
 800335c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003360:	f7fd f952 	bl	8000608 <__aeabi_dmul>
 8003364:	3601      	adds	r6, #1
 8003366:	2301      	movs	r3, #1
 8003368:	1064      	asrs	r4, r4, #1
 800336a:	3508      	adds	r5, #8
 800336c:	e762      	b.n	8003234 <_dtoa_r+0x39c>
 800336e:	2602      	movs	r6, #2
 8003370:	e765      	b.n	800323e <_dtoa_r+0x3a6>
 8003372:	9c03      	ldr	r4, [sp, #12]
 8003374:	46b8      	mov	r8, r7
 8003376:	e784      	b.n	8003282 <_dtoa_r+0x3ea>
 8003378:	4b27      	ldr	r3, [pc, #156]	@ (8003418 <_dtoa_r+0x580>)
 800337a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800337c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003380:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003384:	4454      	add	r4, sl
 8003386:	2900      	cmp	r1, #0
 8003388:	d054      	beq.n	8003434 <_dtoa_r+0x59c>
 800338a:	4929      	ldr	r1, [pc, #164]	@ (8003430 <_dtoa_r+0x598>)
 800338c:	2000      	movs	r0, #0
 800338e:	f7fd fa65 	bl	800085c <__aeabi_ddiv>
 8003392:	4633      	mov	r3, r6
 8003394:	462a      	mov	r2, r5
 8003396:	f7fc ff7f 	bl	8000298 <__aeabi_dsub>
 800339a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800339e:	4656      	mov	r6, sl
 80033a0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80033a4:	f7fd fbe0 	bl	8000b68 <__aeabi_d2iz>
 80033a8:	4605      	mov	r5, r0
 80033aa:	f7fd f8c3 	bl	8000534 <__aeabi_i2d>
 80033ae:	4602      	mov	r2, r0
 80033b0:	460b      	mov	r3, r1
 80033b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80033b6:	f7fc ff6f 	bl	8000298 <__aeabi_dsub>
 80033ba:	3530      	adds	r5, #48	@ 0x30
 80033bc:	4602      	mov	r2, r0
 80033be:	460b      	mov	r3, r1
 80033c0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80033c4:	f806 5b01 	strb.w	r5, [r6], #1
 80033c8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80033cc:	f7fd fb8e 	bl	8000aec <__aeabi_dcmplt>
 80033d0:	2800      	cmp	r0, #0
 80033d2:	d172      	bne.n	80034ba <_dtoa_r+0x622>
 80033d4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80033d8:	4911      	ldr	r1, [pc, #68]	@ (8003420 <_dtoa_r+0x588>)
 80033da:	2000      	movs	r0, #0
 80033dc:	f7fc ff5c 	bl	8000298 <__aeabi_dsub>
 80033e0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80033e4:	f7fd fb82 	bl	8000aec <__aeabi_dcmplt>
 80033e8:	2800      	cmp	r0, #0
 80033ea:	f040 80b4 	bne.w	8003556 <_dtoa_r+0x6be>
 80033ee:	42a6      	cmp	r6, r4
 80033f0:	f43f af70 	beq.w	80032d4 <_dtoa_r+0x43c>
 80033f4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80033f8:	4b0a      	ldr	r3, [pc, #40]	@ (8003424 <_dtoa_r+0x58c>)
 80033fa:	2200      	movs	r2, #0
 80033fc:	f7fd f904 	bl	8000608 <__aeabi_dmul>
 8003400:	4b08      	ldr	r3, [pc, #32]	@ (8003424 <_dtoa_r+0x58c>)
 8003402:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8003406:	2200      	movs	r2, #0
 8003408:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800340c:	f7fd f8fc 	bl	8000608 <__aeabi_dmul>
 8003410:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003414:	e7c4      	b.n	80033a0 <_dtoa_r+0x508>
 8003416:	bf00      	nop
 8003418:	08004cb8 	.word	0x08004cb8
 800341c:	08004c90 	.word	0x08004c90
 8003420:	3ff00000 	.word	0x3ff00000
 8003424:	40240000 	.word	0x40240000
 8003428:	401c0000 	.word	0x401c0000
 800342c:	40140000 	.word	0x40140000
 8003430:	3fe00000 	.word	0x3fe00000
 8003434:	4631      	mov	r1, r6
 8003436:	4628      	mov	r0, r5
 8003438:	f7fd f8e6 	bl	8000608 <__aeabi_dmul>
 800343c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8003440:	9413      	str	r4, [sp, #76]	@ 0x4c
 8003442:	4656      	mov	r6, sl
 8003444:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003448:	f7fd fb8e 	bl	8000b68 <__aeabi_d2iz>
 800344c:	4605      	mov	r5, r0
 800344e:	f7fd f871 	bl	8000534 <__aeabi_i2d>
 8003452:	4602      	mov	r2, r0
 8003454:	460b      	mov	r3, r1
 8003456:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800345a:	f7fc ff1d 	bl	8000298 <__aeabi_dsub>
 800345e:	3530      	adds	r5, #48	@ 0x30
 8003460:	f806 5b01 	strb.w	r5, [r6], #1
 8003464:	4602      	mov	r2, r0
 8003466:	460b      	mov	r3, r1
 8003468:	42a6      	cmp	r6, r4
 800346a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800346e:	f04f 0200 	mov.w	r2, #0
 8003472:	d124      	bne.n	80034be <_dtoa_r+0x626>
 8003474:	4baf      	ldr	r3, [pc, #700]	@ (8003734 <_dtoa_r+0x89c>)
 8003476:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800347a:	f7fc ff0f 	bl	800029c <__adddf3>
 800347e:	4602      	mov	r2, r0
 8003480:	460b      	mov	r3, r1
 8003482:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8003486:	f7fd fb4f 	bl	8000b28 <__aeabi_dcmpgt>
 800348a:	2800      	cmp	r0, #0
 800348c:	d163      	bne.n	8003556 <_dtoa_r+0x6be>
 800348e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8003492:	49a8      	ldr	r1, [pc, #672]	@ (8003734 <_dtoa_r+0x89c>)
 8003494:	2000      	movs	r0, #0
 8003496:	f7fc feff 	bl	8000298 <__aeabi_dsub>
 800349a:	4602      	mov	r2, r0
 800349c:	460b      	mov	r3, r1
 800349e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80034a2:	f7fd fb23 	bl	8000aec <__aeabi_dcmplt>
 80034a6:	2800      	cmp	r0, #0
 80034a8:	f43f af14 	beq.w	80032d4 <_dtoa_r+0x43c>
 80034ac:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80034ae:	1e73      	subs	r3, r6, #1
 80034b0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80034b2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80034b6:	2b30      	cmp	r3, #48	@ 0x30
 80034b8:	d0f8      	beq.n	80034ac <_dtoa_r+0x614>
 80034ba:	4647      	mov	r7, r8
 80034bc:	e03b      	b.n	8003536 <_dtoa_r+0x69e>
 80034be:	4b9e      	ldr	r3, [pc, #632]	@ (8003738 <_dtoa_r+0x8a0>)
 80034c0:	f7fd f8a2 	bl	8000608 <__aeabi_dmul>
 80034c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80034c8:	e7bc      	b.n	8003444 <_dtoa_r+0x5ac>
 80034ca:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80034ce:	4656      	mov	r6, sl
 80034d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80034d4:	4620      	mov	r0, r4
 80034d6:	4629      	mov	r1, r5
 80034d8:	f7fd f9c0 	bl	800085c <__aeabi_ddiv>
 80034dc:	f7fd fb44 	bl	8000b68 <__aeabi_d2iz>
 80034e0:	4680      	mov	r8, r0
 80034e2:	f7fd f827 	bl	8000534 <__aeabi_i2d>
 80034e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80034ea:	f7fd f88d 	bl	8000608 <__aeabi_dmul>
 80034ee:	4602      	mov	r2, r0
 80034f0:	460b      	mov	r3, r1
 80034f2:	4620      	mov	r0, r4
 80034f4:	4629      	mov	r1, r5
 80034f6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80034fa:	f7fc fecd 	bl	8000298 <__aeabi_dsub>
 80034fe:	f806 4b01 	strb.w	r4, [r6], #1
 8003502:	9d03      	ldr	r5, [sp, #12]
 8003504:	eba6 040a 	sub.w	r4, r6, sl
 8003508:	42a5      	cmp	r5, r4
 800350a:	4602      	mov	r2, r0
 800350c:	460b      	mov	r3, r1
 800350e:	d133      	bne.n	8003578 <_dtoa_r+0x6e0>
 8003510:	f7fc fec4 	bl	800029c <__adddf3>
 8003514:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003518:	4604      	mov	r4, r0
 800351a:	460d      	mov	r5, r1
 800351c:	f7fd fb04 	bl	8000b28 <__aeabi_dcmpgt>
 8003520:	b9c0      	cbnz	r0, 8003554 <_dtoa_r+0x6bc>
 8003522:	e9dd 2300 	ldrd	r2, r3, [sp]
 8003526:	4620      	mov	r0, r4
 8003528:	4629      	mov	r1, r5
 800352a:	f7fd fad5 	bl	8000ad8 <__aeabi_dcmpeq>
 800352e:	b110      	cbz	r0, 8003536 <_dtoa_r+0x69e>
 8003530:	f018 0f01 	tst.w	r8, #1
 8003534:	d10e      	bne.n	8003554 <_dtoa_r+0x6bc>
 8003536:	9902      	ldr	r1, [sp, #8]
 8003538:	4648      	mov	r0, r9
 800353a:	f000 fbbd 	bl	8003cb8 <_Bfree>
 800353e:	2300      	movs	r3, #0
 8003540:	7033      	strb	r3, [r6, #0]
 8003542:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8003544:	3701      	adds	r7, #1
 8003546:	601f      	str	r7, [r3, #0]
 8003548:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800354a:	2b00      	cmp	r3, #0
 800354c:	f000 824b 	beq.w	80039e6 <_dtoa_r+0xb4e>
 8003550:	601e      	str	r6, [r3, #0]
 8003552:	e248      	b.n	80039e6 <_dtoa_r+0xb4e>
 8003554:	46b8      	mov	r8, r7
 8003556:	4633      	mov	r3, r6
 8003558:	461e      	mov	r6, r3
 800355a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800355e:	2a39      	cmp	r2, #57	@ 0x39
 8003560:	d106      	bne.n	8003570 <_dtoa_r+0x6d8>
 8003562:	459a      	cmp	sl, r3
 8003564:	d1f8      	bne.n	8003558 <_dtoa_r+0x6c0>
 8003566:	2230      	movs	r2, #48	@ 0x30
 8003568:	f108 0801 	add.w	r8, r8, #1
 800356c:	f88a 2000 	strb.w	r2, [sl]
 8003570:	781a      	ldrb	r2, [r3, #0]
 8003572:	3201      	adds	r2, #1
 8003574:	701a      	strb	r2, [r3, #0]
 8003576:	e7a0      	b.n	80034ba <_dtoa_r+0x622>
 8003578:	4b6f      	ldr	r3, [pc, #444]	@ (8003738 <_dtoa_r+0x8a0>)
 800357a:	2200      	movs	r2, #0
 800357c:	f7fd f844 	bl	8000608 <__aeabi_dmul>
 8003580:	2200      	movs	r2, #0
 8003582:	2300      	movs	r3, #0
 8003584:	4604      	mov	r4, r0
 8003586:	460d      	mov	r5, r1
 8003588:	f7fd faa6 	bl	8000ad8 <__aeabi_dcmpeq>
 800358c:	2800      	cmp	r0, #0
 800358e:	d09f      	beq.n	80034d0 <_dtoa_r+0x638>
 8003590:	e7d1      	b.n	8003536 <_dtoa_r+0x69e>
 8003592:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003594:	2a00      	cmp	r2, #0
 8003596:	f000 80ea 	beq.w	800376e <_dtoa_r+0x8d6>
 800359a:	9a07      	ldr	r2, [sp, #28]
 800359c:	2a01      	cmp	r2, #1
 800359e:	f300 80cd 	bgt.w	800373c <_dtoa_r+0x8a4>
 80035a2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80035a4:	2a00      	cmp	r2, #0
 80035a6:	f000 80c1 	beq.w	800372c <_dtoa_r+0x894>
 80035aa:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80035ae:	9c08      	ldr	r4, [sp, #32]
 80035b0:	9e00      	ldr	r6, [sp, #0]
 80035b2:	9a00      	ldr	r2, [sp, #0]
 80035b4:	441a      	add	r2, r3
 80035b6:	9200      	str	r2, [sp, #0]
 80035b8:	9a06      	ldr	r2, [sp, #24]
 80035ba:	2101      	movs	r1, #1
 80035bc:	441a      	add	r2, r3
 80035be:	4648      	mov	r0, r9
 80035c0:	9206      	str	r2, [sp, #24]
 80035c2:	f000 fc2d 	bl	8003e20 <__i2b>
 80035c6:	4605      	mov	r5, r0
 80035c8:	b166      	cbz	r6, 80035e4 <_dtoa_r+0x74c>
 80035ca:	9b06      	ldr	r3, [sp, #24]
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	dd09      	ble.n	80035e4 <_dtoa_r+0x74c>
 80035d0:	42b3      	cmp	r3, r6
 80035d2:	9a00      	ldr	r2, [sp, #0]
 80035d4:	bfa8      	it	ge
 80035d6:	4633      	movge	r3, r6
 80035d8:	1ad2      	subs	r2, r2, r3
 80035da:	9200      	str	r2, [sp, #0]
 80035dc:	9a06      	ldr	r2, [sp, #24]
 80035de:	1af6      	subs	r6, r6, r3
 80035e0:	1ad3      	subs	r3, r2, r3
 80035e2:	9306      	str	r3, [sp, #24]
 80035e4:	9b08      	ldr	r3, [sp, #32]
 80035e6:	b30b      	cbz	r3, 800362c <_dtoa_r+0x794>
 80035e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	f000 80c6 	beq.w	800377c <_dtoa_r+0x8e4>
 80035f0:	2c00      	cmp	r4, #0
 80035f2:	f000 80c0 	beq.w	8003776 <_dtoa_r+0x8de>
 80035f6:	4629      	mov	r1, r5
 80035f8:	4622      	mov	r2, r4
 80035fa:	4648      	mov	r0, r9
 80035fc:	f000 fcc8 	bl	8003f90 <__pow5mult>
 8003600:	9a02      	ldr	r2, [sp, #8]
 8003602:	4601      	mov	r1, r0
 8003604:	4605      	mov	r5, r0
 8003606:	4648      	mov	r0, r9
 8003608:	f000 fc20 	bl	8003e4c <__multiply>
 800360c:	9902      	ldr	r1, [sp, #8]
 800360e:	4680      	mov	r8, r0
 8003610:	4648      	mov	r0, r9
 8003612:	f000 fb51 	bl	8003cb8 <_Bfree>
 8003616:	9b08      	ldr	r3, [sp, #32]
 8003618:	1b1b      	subs	r3, r3, r4
 800361a:	9308      	str	r3, [sp, #32]
 800361c:	f000 80b1 	beq.w	8003782 <_dtoa_r+0x8ea>
 8003620:	9a08      	ldr	r2, [sp, #32]
 8003622:	4641      	mov	r1, r8
 8003624:	4648      	mov	r0, r9
 8003626:	f000 fcb3 	bl	8003f90 <__pow5mult>
 800362a:	9002      	str	r0, [sp, #8]
 800362c:	2101      	movs	r1, #1
 800362e:	4648      	mov	r0, r9
 8003630:	f000 fbf6 	bl	8003e20 <__i2b>
 8003634:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003636:	4604      	mov	r4, r0
 8003638:	2b00      	cmp	r3, #0
 800363a:	f000 81d8 	beq.w	80039ee <_dtoa_r+0xb56>
 800363e:	461a      	mov	r2, r3
 8003640:	4601      	mov	r1, r0
 8003642:	4648      	mov	r0, r9
 8003644:	f000 fca4 	bl	8003f90 <__pow5mult>
 8003648:	9b07      	ldr	r3, [sp, #28]
 800364a:	2b01      	cmp	r3, #1
 800364c:	4604      	mov	r4, r0
 800364e:	f300 809f 	bgt.w	8003790 <_dtoa_r+0x8f8>
 8003652:	9b04      	ldr	r3, [sp, #16]
 8003654:	2b00      	cmp	r3, #0
 8003656:	f040 8097 	bne.w	8003788 <_dtoa_r+0x8f0>
 800365a:	9b05      	ldr	r3, [sp, #20]
 800365c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003660:	2b00      	cmp	r3, #0
 8003662:	f040 8093 	bne.w	800378c <_dtoa_r+0x8f4>
 8003666:	9b05      	ldr	r3, [sp, #20]
 8003668:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800366c:	0d1b      	lsrs	r3, r3, #20
 800366e:	051b      	lsls	r3, r3, #20
 8003670:	b133      	cbz	r3, 8003680 <_dtoa_r+0x7e8>
 8003672:	9b00      	ldr	r3, [sp, #0]
 8003674:	3301      	adds	r3, #1
 8003676:	9300      	str	r3, [sp, #0]
 8003678:	9b06      	ldr	r3, [sp, #24]
 800367a:	3301      	adds	r3, #1
 800367c:	9306      	str	r3, [sp, #24]
 800367e:	2301      	movs	r3, #1
 8003680:	9308      	str	r3, [sp, #32]
 8003682:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003684:	2b00      	cmp	r3, #0
 8003686:	f000 81b8 	beq.w	80039fa <_dtoa_r+0xb62>
 800368a:	6923      	ldr	r3, [r4, #16]
 800368c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8003690:	6918      	ldr	r0, [r3, #16]
 8003692:	f000 fb79 	bl	8003d88 <__hi0bits>
 8003696:	f1c0 0020 	rsb	r0, r0, #32
 800369a:	9b06      	ldr	r3, [sp, #24]
 800369c:	4418      	add	r0, r3
 800369e:	f010 001f 	ands.w	r0, r0, #31
 80036a2:	f000 8082 	beq.w	80037aa <_dtoa_r+0x912>
 80036a6:	f1c0 0320 	rsb	r3, r0, #32
 80036aa:	2b04      	cmp	r3, #4
 80036ac:	dd73      	ble.n	8003796 <_dtoa_r+0x8fe>
 80036ae:	9b00      	ldr	r3, [sp, #0]
 80036b0:	f1c0 001c 	rsb	r0, r0, #28
 80036b4:	4403      	add	r3, r0
 80036b6:	9300      	str	r3, [sp, #0]
 80036b8:	9b06      	ldr	r3, [sp, #24]
 80036ba:	4403      	add	r3, r0
 80036bc:	4406      	add	r6, r0
 80036be:	9306      	str	r3, [sp, #24]
 80036c0:	9b00      	ldr	r3, [sp, #0]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	dd05      	ble.n	80036d2 <_dtoa_r+0x83a>
 80036c6:	9902      	ldr	r1, [sp, #8]
 80036c8:	461a      	mov	r2, r3
 80036ca:	4648      	mov	r0, r9
 80036cc:	f000 fcba 	bl	8004044 <__lshift>
 80036d0:	9002      	str	r0, [sp, #8]
 80036d2:	9b06      	ldr	r3, [sp, #24]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	dd05      	ble.n	80036e4 <_dtoa_r+0x84c>
 80036d8:	4621      	mov	r1, r4
 80036da:	461a      	mov	r2, r3
 80036dc:	4648      	mov	r0, r9
 80036de:	f000 fcb1 	bl	8004044 <__lshift>
 80036e2:	4604      	mov	r4, r0
 80036e4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d061      	beq.n	80037ae <_dtoa_r+0x916>
 80036ea:	9802      	ldr	r0, [sp, #8]
 80036ec:	4621      	mov	r1, r4
 80036ee:	f000 fd15 	bl	800411c <__mcmp>
 80036f2:	2800      	cmp	r0, #0
 80036f4:	da5b      	bge.n	80037ae <_dtoa_r+0x916>
 80036f6:	2300      	movs	r3, #0
 80036f8:	9902      	ldr	r1, [sp, #8]
 80036fa:	220a      	movs	r2, #10
 80036fc:	4648      	mov	r0, r9
 80036fe:	f000 fafd 	bl	8003cfc <__multadd>
 8003702:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003704:	9002      	str	r0, [sp, #8]
 8003706:	f107 38ff 	add.w	r8, r7, #4294967295
 800370a:	2b00      	cmp	r3, #0
 800370c:	f000 8177 	beq.w	80039fe <_dtoa_r+0xb66>
 8003710:	4629      	mov	r1, r5
 8003712:	2300      	movs	r3, #0
 8003714:	220a      	movs	r2, #10
 8003716:	4648      	mov	r0, r9
 8003718:	f000 faf0 	bl	8003cfc <__multadd>
 800371c:	f1bb 0f00 	cmp.w	fp, #0
 8003720:	4605      	mov	r5, r0
 8003722:	dc6f      	bgt.n	8003804 <_dtoa_r+0x96c>
 8003724:	9b07      	ldr	r3, [sp, #28]
 8003726:	2b02      	cmp	r3, #2
 8003728:	dc49      	bgt.n	80037be <_dtoa_r+0x926>
 800372a:	e06b      	b.n	8003804 <_dtoa_r+0x96c>
 800372c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800372e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8003732:	e73c      	b.n	80035ae <_dtoa_r+0x716>
 8003734:	3fe00000 	.word	0x3fe00000
 8003738:	40240000 	.word	0x40240000
 800373c:	9b03      	ldr	r3, [sp, #12]
 800373e:	1e5c      	subs	r4, r3, #1
 8003740:	9b08      	ldr	r3, [sp, #32]
 8003742:	42a3      	cmp	r3, r4
 8003744:	db09      	blt.n	800375a <_dtoa_r+0x8c2>
 8003746:	1b1c      	subs	r4, r3, r4
 8003748:	9b03      	ldr	r3, [sp, #12]
 800374a:	2b00      	cmp	r3, #0
 800374c:	f6bf af30 	bge.w	80035b0 <_dtoa_r+0x718>
 8003750:	9b00      	ldr	r3, [sp, #0]
 8003752:	9a03      	ldr	r2, [sp, #12]
 8003754:	1a9e      	subs	r6, r3, r2
 8003756:	2300      	movs	r3, #0
 8003758:	e72b      	b.n	80035b2 <_dtoa_r+0x71a>
 800375a:	9b08      	ldr	r3, [sp, #32]
 800375c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800375e:	9408      	str	r4, [sp, #32]
 8003760:	1ae3      	subs	r3, r4, r3
 8003762:	441a      	add	r2, r3
 8003764:	9e00      	ldr	r6, [sp, #0]
 8003766:	9b03      	ldr	r3, [sp, #12]
 8003768:	920d      	str	r2, [sp, #52]	@ 0x34
 800376a:	2400      	movs	r4, #0
 800376c:	e721      	b.n	80035b2 <_dtoa_r+0x71a>
 800376e:	9c08      	ldr	r4, [sp, #32]
 8003770:	9e00      	ldr	r6, [sp, #0]
 8003772:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8003774:	e728      	b.n	80035c8 <_dtoa_r+0x730>
 8003776:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800377a:	e751      	b.n	8003620 <_dtoa_r+0x788>
 800377c:	9a08      	ldr	r2, [sp, #32]
 800377e:	9902      	ldr	r1, [sp, #8]
 8003780:	e750      	b.n	8003624 <_dtoa_r+0x78c>
 8003782:	f8cd 8008 	str.w	r8, [sp, #8]
 8003786:	e751      	b.n	800362c <_dtoa_r+0x794>
 8003788:	2300      	movs	r3, #0
 800378a:	e779      	b.n	8003680 <_dtoa_r+0x7e8>
 800378c:	9b04      	ldr	r3, [sp, #16]
 800378e:	e777      	b.n	8003680 <_dtoa_r+0x7e8>
 8003790:	2300      	movs	r3, #0
 8003792:	9308      	str	r3, [sp, #32]
 8003794:	e779      	b.n	800368a <_dtoa_r+0x7f2>
 8003796:	d093      	beq.n	80036c0 <_dtoa_r+0x828>
 8003798:	9a00      	ldr	r2, [sp, #0]
 800379a:	331c      	adds	r3, #28
 800379c:	441a      	add	r2, r3
 800379e:	9200      	str	r2, [sp, #0]
 80037a0:	9a06      	ldr	r2, [sp, #24]
 80037a2:	441a      	add	r2, r3
 80037a4:	441e      	add	r6, r3
 80037a6:	9206      	str	r2, [sp, #24]
 80037a8:	e78a      	b.n	80036c0 <_dtoa_r+0x828>
 80037aa:	4603      	mov	r3, r0
 80037ac:	e7f4      	b.n	8003798 <_dtoa_r+0x900>
 80037ae:	9b03      	ldr	r3, [sp, #12]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	46b8      	mov	r8, r7
 80037b4:	dc20      	bgt.n	80037f8 <_dtoa_r+0x960>
 80037b6:	469b      	mov	fp, r3
 80037b8:	9b07      	ldr	r3, [sp, #28]
 80037ba:	2b02      	cmp	r3, #2
 80037bc:	dd1e      	ble.n	80037fc <_dtoa_r+0x964>
 80037be:	f1bb 0f00 	cmp.w	fp, #0
 80037c2:	f47f adb1 	bne.w	8003328 <_dtoa_r+0x490>
 80037c6:	4621      	mov	r1, r4
 80037c8:	465b      	mov	r3, fp
 80037ca:	2205      	movs	r2, #5
 80037cc:	4648      	mov	r0, r9
 80037ce:	f000 fa95 	bl	8003cfc <__multadd>
 80037d2:	4601      	mov	r1, r0
 80037d4:	4604      	mov	r4, r0
 80037d6:	9802      	ldr	r0, [sp, #8]
 80037d8:	f000 fca0 	bl	800411c <__mcmp>
 80037dc:	2800      	cmp	r0, #0
 80037de:	f77f ada3 	ble.w	8003328 <_dtoa_r+0x490>
 80037e2:	4656      	mov	r6, sl
 80037e4:	2331      	movs	r3, #49	@ 0x31
 80037e6:	f806 3b01 	strb.w	r3, [r6], #1
 80037ea:	f108 0801 	add.w	r8, r8, #1
 80037ee:	e59f      	b.n	8003330 <_dtoa_r+0x498>
 80037f0:	9c03      	ldr	r4, [sp, #12]
 80037f2:	46b8      	mov	r8, r7
 80037f4:	4625      	mov	r5, r4
 80037f6:	e7f4      	b.n	80037e2 <_dtoa_r+0x94a>
 80037f8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80037fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80037fe:	2b00      	cmp	r3, #0
 8003800:	f000 8101 	beq.w	8003a06 <_dtoa_r+0xb6e>
 8003804:	2e00      	cmp	r6, #0
 8003806:	dd05      	ble.n	8003814 <_dtoa_r+0x97c>
 8003808:	4629      	mov	r1, r5
 800380a:	4632      	mov	r2, r6
 800380c:	4648      	mov	r0, r9
 800380e:	f000 fc19 	bl	8004044 <__lshift>
 8003812:	4605      	mov	r5, r0
 8003814:	9b08      	ldr	r3, [sp, #32]
 8003816:	2b00      	cmp	r3, #0
 8003818:	d05c      	beq.n	80038d4 <_dtoa_r+0xa3c>
 800381a:	6869      	ldr	r1, [r5, #4]
 800381c:	4648      	mov	r0, r9
 800381e:	f000 fa0b 	bl	8003c38 <_Balloc>
 8003822:	4606      	mov	r6, r0
 8003824:	b928      	cbnz	r0, 8003832 <_dtoa_r+0x99a>
 8003826:	4b82      	ldr	r3, [pc, #520]	@ (8003a30 <_dtoa_r+0xb98>)
 8003828:	4602      	mov	r2, r0
 800382a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800382e:	f7ff bb4a 	b.w	8002ec6 <_dtoa_r+0x2e>
 8003832:	692a      	ldr	r2, [r5, #16]
 8003834:	3202      	adds	r2, #2
 8003836:	0092      	lsls	r2, r2, #2
 8003838:	f105 010c 	add.w	r1, r5, #12
 800383c:	300c      	adds	r0, #12
 800383e:	f000 fe31 	bl	80044a4 <memcpy>
 8003842:	2201      	movs	r2, #1
 8003844:	4631      	mov	r1, r6
 8003846:	4648      	mov	r0, r9
 8003848:	f000 fbfc 	bl	8004044 <__lshift>
 800384c:	f10a 0301 	add.w	r3, sl, #1
 8003850:	9300      	str	r3, [sp, #0]
 8003852:	eb0a 030b 	add.w	r3, sl, fp
 8003856:	9308      	str	r3, [sp, #32]
 8003858:	9b04      	ldr	r3, [sp, #16]
 800385a:	f003 0301 	and.w	r3, r3, #1
 800385e:	462f      	mov	r7, r5
 8003860:	9306      	str	r3, [sp, #24]
 8003862:	4605      	mov	r5, r0
 8003864:	9b00      	ldr	r3, [sp, #0]
 8003866:	9802      	ldr	r0, [sp, #8]
 8003868:	4621      	mov	r1, r4
 800386a:	f103 3bff 	add.w	fp, r3, #4294967295
 800386e:	f7ff fa88 	bl	8002d82 <quorem>
 8003872:	4603      	mov	r3, r0
 8003874:	3330      	adds	r3, #48	@ 0x30
 8003876:	9003      	str	r0, [sp, #12]
 8003878:	4639      	mov	r1, r7
 800387a:	9802      	ldr	r0, [sp, #8]
 800387c:	9309      	str	r3, [sp, #36]	@ 0x24
 800387e:	f000 fc4d 	bl	800411c <__mcmp>
 8003882:	462a      	mov	r2, r5
 8003884:	9004      	str	r0, [sp, #16]
 8003886:	4621      	mov	r1, r4
 8003888:	4648      	mov	r0, r9
 800388a:	f000 fc63 	bl	8004154 <__mdiff>
 800388e:	68c2      	ldr	r2, [r0, #12]
 8003890:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003892:	4606      	mov	r6, r0
 8003894:	bb02      	cbnz	r2, 80038d8 <_dtoa_r+0xa40>
 8003896:	4601      	mov	r1, r0
 8003898:	9802      	ldr	r0, [sp, #8]
 800389a:	f000 fc3f 	bl	800411c <__mcmp>
 800389e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80038a0:	4602      	mov	r2, r0
 80038a2:	4631      	mov	r1, r6
 80038a4:	4648      	mov	r0, r9
 80038a6:	920c      	str	r2, [sp, #48]	@ 0x30
 80038a8:	9309      	str	r3, [sp, #36]	@ 0x24
 80038aa:	f000 fa05 	bl	8003cb8 <_Bfree>
 80038ae:	9b07      	ldr	r3, [sp, #28]
 80038b0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80038b2:	9e00      	ldr	r6, [sp, #0]
 80038b4:	ea42 0103 	orr.w	r1, r2, r3
 80038b8:	9b06      	ldr	r3, [sp, #24]
 80038ba:	4319      	orrs	r1, r3
 80038bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80038be:	d10d      	bne.n	80038dc <_dtoa_r+0xa44>
 80038c0:	2b39      	cmp	r3, #57	@ 0x39
 80038c2:	d027      	beq.n	8003914 <_dtoa_r+0xa7c>
 80038c4:	9a04      	ldr	r2, [sp, #16]
 80038c6:	2a00      	cmp	r2, #0
 80038c8:	dd01      	ble.n	80038ce <_dtoa_r+0xa36>
 80038ca:	9b03      	ldr	r3, [sp, #12]
 80038cc:	3331      	adds	r3, #49	@ 0x31
 80038ce:	f88b 3000 	strb.w	r3, [fp]
 80038d2:	e52e      	b.n	8003332 <_dtoa_r+0x49a>
 80038d4:	4628      	mov	r0, r5
 80038d6:	e7b9      	b.n	800384c <_dtoa_r+0x9b4>
 80038d8:	2201      	movs	r2, #1
 80038da:	e7e2      	b.n	80038a2 <_dtoa_r+0xa0a>
 80038dc:	9904      	ldr	r1, [sp, #16]
 80038de:	2900      	cmp	r1, #0
 80038e0:	db04      	blt.n	80038ec <_dtoa_r+0xa54>
 80038e2:	9807      	ldr	r0, [sp, #28]
 80038e4:	4301      	orrs	r1, r0
 80038e6:	9806      	ldr	r0, [sp, #24]
 80038e8:	4301      	orrs	r1, r0
 80038ea:	d120      	bne.n	800392e <_dtoa_r+0xa96>
 80038ec:	2a00      	cmp	r2, #0
 80038ee:	ddee      	ble.n	80038ce <_dtoa_r+0xa36>
 80038f0:	9902      	ldr	r1, [sp, #8]
 80038f2:	9300      	str	r3, [sp, #0]
 80038f4:	2201      	movs	r2, #1
 80038f6:	4648      	mov	r0, r9
 80038f8:	f000 fba4 	bl	8004044 <__lshift>
 80038fc:	4621      	mov	r1, r4
 80038fe:	9002      	str	r0, [sp, #8]
 8003900:	f000 fc0c 	bl	800411c <__mcmp>
 8003904:	2800      	cmp	r0, #0
 8003906:	9b00      	ldr	r3, [sp, #0]
 8003908:	dc02      	bgt.n	8003910 <_dtoa_r+0xa78>
 800390a:	d1e0      	bne.n	80038ce <_dtoa_r+0xa36>
 800390c:	07da      	lsls	r2, r3, #31
 800390e:	d5de      	bpl.n	80038ce <_dtoa_r+0xa36>
 8003910:	2b39      	cmp	r3, #57	@ 0x39
 8003912:	d1da      	bne.n	80038ca <_dtoa_r+0xa32>
 8003914:	2339      	movs	r3, #57	@ 0x39
 8003916:	f88b 3000 	strb.w	r3, [fp]
 800391a:	4633      	mov	r3, r6
 800391c:	461e      	mov	r6, r3
 800391e:	3b01      	subs	r3, #1
 8003920:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8003924:	2a39      	cmp	r2, #57	@ 0x39
 8003926:	d04e      	beq.n	80039c6 <_dtoa_r+0xb2e>
 8003928:	3201      	adds	r2, #1
 800392a:	701a      	strb	r2, [r3, #0]
 800392c:	e501      	b.n	8003332 <_dtoa_r+0x49a>
 800392e:	2a00      	cmp	r2, #0
 8003930:	dd03      	ble.n	800393a <_dtoa_r+0xaa2>
 8003932:	2b39      	cmp	r3, #57	@ 0x39
 8003934:	d0ee      	beq.n	8003914 <_dtoa_r+0xa7c>
 8003936:	3301      	adds	r3, #1
 8003938:	e7c9      	b.n	80038ce <_dtoa_r+0xa36>
 800393a:	9a00      	ldr	r2, [sp, #0]
 800393c:	9908      	ldr	r1, [sp, #32]
 800393e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8003942:	428a      	cmp	r2, r1
 8003944:	d028      	beq.n	8003998 <_dtoa_r+0xb00>
 8003946:	9902      	ldr	r1, [sp, #8]
 8003948:	2300      	movs	r3, #0
 800394a:	220a      	movs	r2, #10
 800394c:	4648      	mov	r0, r9
 800394e:	f000 f9d5 	bl	8003cfc <__multadd>
 8003952:	42af      	cmp	r7, r5
 8003954:	9002      	str	r0, [sp, #8]
 8003956:	f04f 0300 	mov.w	r3, #0
 800395a:	f04f 020a 	mov.w	r2, #10
 800395e:	4639      	mov	r1, r7
 8003960:	4648      	mov	r0, r9
 8003962:	d107      	bne.n	8003974 <_dtoa_r+0xadc>
 8003964:	f000 f9ca 	bl	8003cfc <__multadd>
 8003968:	4607      	mov	r7, r0
 800396a:	4605      	mov	r5, r0
 800396c:	9b00      	ldr	r3, [sp, #0]
 800396e:	3301      	adds	r3, #1
 8003970:	9300      	str	r3, [sp, #0]
 8003972:	e777      	b.n	8003864 <_dtoa_r+0x9cc>
 8003974:	f000 f9c2 	bl	8003cfc <__multadd>
 8003978:	4629      	mov	r1, r5
 800397a:	4607      	mov	r7, r0
 800397c:	2300      	movs	r3, #0
 800397e:	220a      	movs	r2, #10
 8003980:	4648      	mov	r0, r9
 8003982:	f000 f9bb 	bl	8003cfc <__multadd>
 8003986:	4605      	mov	r5, r0
 8003988:	e7f0      	b.n	800396c <_dtoa_r+0xad4>
 800398a:	f1bb 0f00 	cmp.w	fp, #0
 800398e:	bfcc      	ite	gt
 8003990:	465e      	movgt	r6, fp
 8003992:	2601      	movle	r6, #1
 8003994:	4456      	add	r6, sl
 8003996:	2700      	movs	r7, #0
 8003998:	9902      	ldr	r1, [sp, #8]
 800399a:	9300      	str	r3, [sp, #0]
 800399c:	2201      	movs	r2, #1
 800399e:	4648      	mov	r0, r9
 80039a0:	f000 fb50 	bl	8004044 <__lshift>
 80039a4:	4621      	mov	r1, r4
 80039a6:	9002      	str	r0, [sp, #8]
 80039a8:	f000 fbb8 	bl	800411c <__mcmp>
 80039ac:	2800      	cmp	r0, #0
 80039ae:	dcb4      	bgt.n	800391a <_dtoa_r+0xa82>
 80039b0:	d102      	bne.n	80039b8 <_dtoa_r+0xb20>
 80039b2:	9b00      	ldr	r3, [sp, #0]
 80039b4:	07db      	lsls	r3, r3, #31
 80039b6:	d4b0      	bmi.n	800391a <_dtoa_r+0xa82>
 80039b8:	4633      	mov	r3, r6
 80039ba:	461e      	mov	r6, r3
 80039bc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80039c0:	2a30      	cmp	r2, #48	@ 0x30
 80039c2:	d0fa      	beq.n	80039ba <_dtoa_r+0xb22>
 80039c4:	e4b5      	b.n	8003332 <_dtoa_r+0x49a>
 80039c6:	459a      	cmp	sl, r3
 80039c8:	d1a8      	bne.n	800391c <_dtoa_r+0xa84>
 80039ca:	2331      	movs	r3, #49	@ 0x31
 80039cc:	f108 0801 	add.w	r8, r8, #1
 80039d0:	f88a 3000 	strb.w	r3, [sl]
 80039d4:	e4ad      	b.n	8003332 <_dtoa_r+0x49a>
 80039d6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80039d8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8003a34 <_dtoa_r+0xb9c>
 80039dc:	b11b      	cbz	r3, 80039e6 <_dtoa_r+0xb4e>
 80039de:	f10a 0308 	add.w	r3, sl, #8
 80039e2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80039e4:	6013      	str	r3, [r2, #0]
 80039e6:	4650      	mov	r0, sl
 80039e8:	b017      	add	sp, #92	@ 0x5c
 80039ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039ee:	9b07      	ldr	r3, [sp, #28]
 80039f0:	2b01      	cmp	r3, #1
 80039f2:	f77f ae2e 	ble.w	8003652 <_dtoa_r+0x7ba>
 80039f6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80039f8:	9308      	str	r3, [sp, #32]
 80039fa:	2001      	movs	r0, #1
 80039fc:	e64d      	b.n	800369a <_dtoa_r+0x802>
 80039fe:	f1bb 0f00 	cmp.w	fp, #0
 8003a02:	f77f aed9 	ble.w	80037b8 <_dtoa_r+0x920>
 8003a06:	4656      	mov	r6, sl
 8003a08:	9802      	ldr	r0, [sp, #8]
 8003a0a:	4621      	mov	r1, r4
 8003a0c:	f7ff f9b9 	bl	8002d82 <quorem>
 8003a10:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8003a14:	f806 3b01 	strb.w	r3, [r6], #1
 8003a18:	eba6 020a 	sub.w	r2, r6, sl
 8003a1c:	4593      	cmp	fp, r2
 8003a1e:	ddb4      	ble.n	800398a <_dtoa_r+0xaf2>
 8003a20:	9902      	ldr	r1, [sp, #8]
 8003a22:	2300      	movs	r3, #0
 8003a24:	220a      	movs	r2, #10
 8003a26:	4648      	mov	r0, r9
 8003a28:	f000 f968 	bl	8003cfc <__multadd>
 8003a2c:	9002      	str	r0, [sp, #8]
 8003a2e:	e7eb      	b.n	8003a08 <_dtoa_r+0xb70>
 8003a30:	08004bc0 	.word	0x08004bc0
 8003a34:	08004b44 	.word	0x08004b44

08003a38 <_free_r>:
 8003a38:	b538      	push	{r3, r4, r5, lr}
 8003a3a:	4605      	mov	r5, r0
 8003a3c:	2900      	cmp	r1, #0
 8003a3e:	d041      	beq.n	8003ac4 <_free_r+0x8c>
 8003a40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003a44:	1f0c      	subs	r4, r1, #4
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	bfb8      	it	lt
 8003a4a:	18e4      	addlt	r4, r4, r3
 8003a4c:	f000 f8e8 	bl	8003c20 <__malloc_lock>
 8003a50:	4a1d      	ldr	r2, [pc, #116]	@ (8003ac8 <_free_r+0x90>)
 8003a52:	6813      	ldr	r3, [r2, #0]
 8003a54:	b933      	cbnz	r3, 8003a64 <_free_r+0x2c>
 8003a56:	6063      	str	r3, [r4, #4]
 8003a58:	6014      	str	r4, [r2, #0]
 8003a5a:	4628      	mov	r0, r5
 8003a5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003a60:	f000 b8e4 	b.w	8003c2c <__malloc_unlock>
 8003a64:	42a3      	cmp	r3, r4
 8003a66:	d908      	bls.n	8003a7a <_free_r+0x42>
 8003a68:	6820      	ldr	r0, [r4, #0]
 8003a6a:	1821      	adds	r1, r4, r0
 8003a6c:	428b      	cmp	r3, r1
 8003a6e:	bf01      	itttt	eq
 8003a70:	6819      	ldreq	r1, [r3, #0]
 8003a72:	685b      	ldreq	r3, [r3, #4]
 8003a74:	1809      	addeq	r1, r1, r0
 8003a76:	6021      	streq	r1, [r4, #0]
 8003a78:	e7ed      	b.n	8003a56 <_free_r+0x1e>
 8003a7a:	461a      	mov	r2, r3
 8003a7c:	685b      	ldr	r3, [r3, #4]
 8003a7e:	b10b      	cbz	r3, 8003a84 <_free_r+0x4c>
 8003a80:	42a3      	cmp	r3, r4
 8003a82:	d9fa      	bls.n	8003a7a <_free_r+0x42>
 8003a84:	6811      	ldr	r1, [r2, #0]
 8003a86:	1850      	adds	r0, r2, r1
 8003a88:	42a0      	cmp	r0, r4
 8003a8a:	d10b      	bne.n	8003aa4 <_free_r+0x6c>
 8003a8c:	6820      	ldr	r0, [r4, #0]
 8003a8e:	4401      	add	r1, r0
 8003a90:	1850      	adds	r0, r2, r1
 8003a92:	4283      	cmp	r3, r0
 8003a94:	6011      	str	r1, [r2, #0]
 8003a96:	d1e0      	bne.n	8003a5a <_free_r+0x22>
 8003a98:	6818      	ldr	r0, [r3, #0]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	6053      	str	r3, [r2, #4]
 8003a9e:	4408      	add	r0, r1
 8003aa0:	6010      	str	r0, [r2, #0]
 8003aa2:	e7da      	b.n	8003a5a <_free_r+0x22>
 8003aa4:	d902      	bls.n	8003aac <_free_r+0x74>
 8003aa6:	230c      	movs	r3, #12
 8003aa8:	602b      	str	r3, [r5, #0]
 8003aaa:	e7d6      	b.n	8003a5a <_free_r+0x22>
 8003aac:	6820      	ldr	r0, [r4, #0]
 8003aae:	1821      	adds	r1, r4, r0
 8003ab0:	428b      	cmp	r3, r1
 8003ab2:	bf04      	itt	eq
 8003ab4:	6819      	ldreq	r1, [r3, #0]
 8003ab6:	685b      	ldreq	r3, [r3, #4]
 8003ab8:	6063      	str	r3, [r4, #4]
 8003aba:	bf04      	itt	eq
 8003abc:	1809      	addeq	r1, r1, r0
 8003abe:	6021      	streq	r1, [r4, #0]
 8003ac0:	6054      	str	r4, [r2, #4]
 8003ac2:	e7ca      	b.n	8003a5a <_free_r+0x22>
 8003ac4:	bd38      	pop	{r3, r4, r5, pc}
 8003ac6:	bf00      	nop
 8003ac8:	20000414 	.word	0x20000414

08003acc <malloc>:
 8003acc:	4b02      	ldr	r3, [pc, #8]	@ (8003ad8 <malloc+0xc>)
 8003ace:	4601      	mov	r1, r0
 8003ad0:	6818      	ldr	r0, [r3, #0]
 8003ad2:	f000 b825 	b.w	8003b20 <_malloc_r>
 8003ad6:	bf00      	nop
 8003ad8:	20000010 	.word	0x20000010

08003adc <sbrk_aligned>:
 8003adc:	b570      	push	{r4, r5, r6, lr}
 8003ade:	4e0f      	ldr	r6, [pc, #60]	@ (8003b1c <sbrk_aligned+0x40>)
 8003ae0:	460c      	mov	r4, r1
 8003ae2:	6831      	ldr	r1, [r6, #0]
 8003ae4:	4605      	mov	r5, r0
 8003ae6:	b911      	cbnz	r1, 8003aee <sbrk_aligned+0x12>
 8003ae8:	f000 fccc 	bl	8004484 <_sbrk_r>
 8003aec:	6030      	str	r0, [r6, #0]
 8003aee:	4621      	mov	r1, r4
 8003af0:	4628      	mov	r0, r5
 8003af2:	f000 fcc7 	bl	8004484 <_sbrk_r>
 8003af6:	1c43      	adds	r3, r0, #1
 8003af8:	d103      	bne.n	8003b02 <sbrk_aligned+0x26>
 8003afa:	f04f 34ff 	mov.w	r4, #4294967295
 8003afe:	4620      	mov	r0, r4
 8003b00:	bd70      	pop	{r4, r5, r6, pc}
 8003b02:	1cc4      	adds	r4, r0, #3
 8003b04:	f024 0403 	bic.w	r4, r4, #3
 8003b08:	42a0      	cmp	r0, r4
 8003b0a:	d0f8      	beq.n	8003afe <sbrk_aligned+0x22>
 8003b0c:	1a21      	subs	r1, r4, r0
 8003b0e:	4628      	mov	r0, r5
 8003b10:	f000 fcb8 	bl	8004484 <_sbrk_r>
 8003b14:	3001      	adds	r0, #1
 8003b16:	d1f2      	bne.n	8003afe <sbrk_aligned+0x22>
 8003b18:	e7ef      	b.n	8003afa <sbrk_aligned+0x1e>
 8003b1a:	bf00      	nop
 8003b1c:	20000410 	.word	0x20000410

08003b20 <_malloc_r>:
 8003b20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003b24:	1ccd      	adds	r5, r1, #3
 8003b26:	f025 0503 	bic.w	r5, r5, #3
 8003b2a:	3508      	adds	r5, #8
 8003b2c:	2d0c      	cmp	r5, #12
 8003b2e:	bf38      	it	cc
 8003b30:	250c      	movcc	r5, #12
 8003b32:	2d00      	cmp	r5, #0
 8003b34:	4606      	mov	r6, r0
 8003b36:	db01      	blt.n	8003b3c <_malloc_r+0x1c>
 8003b38:	42a9      	cmp	r1, r5
 8003b3a:	d904      	bls.n	8003b46 <_malloc_r+0x26>
 8003b3c:	230c      	movs	r3, #12
 8003b3e:	6033      	str	r3, [r6, #0]
 8003b40:	2000      	movs	r0, #0
 8003b42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003b46:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8003c1c <_malloc_r+0xfc>
 8003b4a:	f000 f869 	bl	8003c20 <__malloc_lock>
 8003b4e:	f8d8 3000 	ldr.w	r3, [r8]
 8003b52:	461c      	mov	r4, r3
 8003b54:	bb44      	cbnz	r4, 8003ba8 <_malloc_r+0x88>
 8003b56:	4629      	mov	r1, r5
 8003b58:	4630      	mov	r0, r6
 8003b5a:	f7ff ffbf 	bl	8003adc <sbrk_aligned>
 8003b5e:	1c43      	adds	r3, r0, #1
 8003b60:	4604      	mov	r4, r0
 8003b62:	d158      	bne.n	8003c16 <_malloc_r+0xf6>
 8003b64:	f8d8 4000 	ldr.w	r4, [r8]
 8003b68:	4627      	mov	r7, r4
 8003b6a:	2f00      	cmp	r7, #0
 8003b6c:	d143      	bne.n	8003bf6 <_malloc_r+0xd6>
 8003b6e:	2c00      	cmp	r4, #0
 8003b70:	d04b      	beq.n	8003c0a <_malloc_r+0xea>
 8003b72:	6823      	ldr	r3, [r4, #0]
 8003b74:	4639      	mov	r1, r7
 8003b76:	4630      	mov	r0, r6
 8003b78:	eb04 0903 	add.w	r9, r4, r3
 8003b7c:	f000 fc82 	bl	8004484 <_sbrk_r>
 8003b80:	4581      	cmp	r9, r0
 8003b82:	d142      	bne.n	8003c0a <_malloc_r+0xea>
 8003b84:	6821      	ldr	r1, [r4, #0]
 8003b86:	1a6d      	subs	r5, r5, r1
 8003b88:	4629      	mov	r1, r5
 8003b8a:	4630      	mov	r0, r6
 8003b8c:	f7ff ffa6 	bl	8003adc <sbrk_aligned>
 8003b90:	3001      	adds	r0, #1
 8003b92:	d03a      	beq.n	8003c0a <_malloc_r+0xea>
 8003b94:	6823      	ldr	r3, [r4, #0]
 8003b96:	442b      	add	r3, r5
 8003b98:	6023      	str	r3, [r4, #0]
 8003b9a:	f8d8 3000 	ldr.w	r3, [r8]
 8003b9e:	685a      	ldr	r2, [r3, #4]
 8003ba0:	bb62      	cbnz	r2, 8003bfc <_malloc_r+0xdc>
 8003ba2:	f8c8 7000 	str.w	r7, [r8]
 8003ba6:	e00f      	b.n	8003bc8 <_malloc_r+0xa8>
 8003ba8:	6822      	ldr	r2, [r4, #0]
 8003baa:	1b52      	subs	r2, r2, r5
 8003bac:	d420      	bmi.n	8003bf0 <_malloc_r+0xd0>
 8003bae:	2a0b      	cmp	r2, #11
 8003bb0:	d917      	bls.n	8003be2 <_malloc_r+0xc2>
 8003bb2:	1961      	adds	r1, r4, r5
 8003bb4:	42a3      	cmp	r3, r4
 8003bb6:	6025      	str	r5, [r4, #0]
 8003bb8:	bf18      	it	ne
 8003bba:	6059      	strne	r1, [r3, #4]
 8003bbc:	6863      	ldr	r3, [r4, #4]
 8003bbe:	bf08      	it	eq
 8003bc0:	f8c8 1000 	streq.w	r1, [r8]
 8003bc4:	5162      	str	r2, [r4, r5]
 8003bc6:	604b      	str	r3, [r1, #4]
 8003bc8:	4630      	mov	r0, r6
 8003bca:	f000 f82f 	bl	8003c2c <__malloc_unlock>
 8003bce:	f104 000b 	add.w	r0, r4, #11
 8003bd2:	1d23      	adds	r3, r4, #4
 8003bd4:	f020 0007 	bic.w	r0, r0, #7
 8003bd8:	1ac2      	subs	r2, r0, r3
 8003bda:	bf1c      	itt	ne
 8003bdc:	1a1b      	subne	r3, r3, r0
 8003bde:	50a3      	strne	r3, [r4, r2]
 8003be0:	e7af      	b.n	8003b42 <_malloc_r+0x22>
 8003be2:	6862      	ldr	r2, [r4, #4]
 8003be4:	42a3      	cmp	r3, r4
 8003be6:	bf0c      	ite	eq
 8003be8:	f8c8 2000 	streq.w	r2, [r8]
 8003bec:	605a      	strne	r2, [r3, #4]
 8003bee:	e7eb      	b.n	8003bc8 <_malloc_r+0xa8>
 8003bf0:	4623      	mov	r3, r4
 8003bf2:	6864      	ldr	r4, [r4, #4]
 8003bf4:	e7ae      	b.n	8003b54 <_malloc_r+0x34>
 8003bf6:	463c      	mov	r4, r7
 8003bf8:	687f      	ldr	r7, [r7, #4]
 8003bfa:	e7b6      	b.n	8003b6a <_malloc_r+0x4a>
 8003bfc:	461a      	mov	r2, r3
 8003bfe:	685b      	ldr	r3, [r3, #4]
 8003c00:	42a3      	cmp	r3, r4
 8003c02:	d1fb      	bne.n	8003bfc <_malloc_r+0xdc>
 8003c04:	2300      	movs	r3, #0
 8003c06:	6053      	str	r3, [r2, #4]
 8003c08:	e7de      	b.n	8003bc8 <_malloc_r+0xa8>
 8003c0a:	230c      	movs	r3, #12
 8003c0c:	6033      	str	r3, [r6, #0]
 8003c0e:	4630      	mov	r0, r6
 8003c10:	f000 f80c 	bl	8003c2c <__malloc_unlock>
 8003c14:	e794      	b.n	8003b40 <_malloc_r+0x20>
 8003c16:	6005      	str	r5, [r0, #0]
 8003c18:	e7d6      	b.n	8003bc8 <_malloc_r+0xa8>
 8003c1a:	bf00      	nop
 8003c1c:	20000414 	.word	0x20000414

08003c20 <__malloc_lock>:
 8003c20:	4801      	ldr	r0, [pc, #4]	@ (8003c28 <__malloc_lock+0x8>)
 8003c22:	f7ff b8ac 	b.w	8002d7e <__retarget_lock_acquire_recursive>
 8003c26:	bf00      	nop
 8003c28:	2000040c 	.word	0x2000040c

08003c2c <__malloc_unlock>:
 8003c2c:	4801      	ldr	r0, [pc, #4]	@ (8003c34 <__malloc_unlock+0x8>)
 8003c2e:	f7ff b8a7 	b.w	8002d80 <__retarget_lock_release_recursive>
 8003c32:	bf00      	nop
 8003c34:	2000040c 	.word	0x2000040c

08003c38 <_Balloc>:
 8003c38:	b570      	push	{r4, r5, r6, lr}
 8003c3a:	69c6      	ldr	r6, [r0, #28]
 8003c3c:	4604      	mov	r4, r0
 8003c3e:	460d      	mov	r5, r1
 8003c40:	b976      	cbnz	r6, 8003c60 <_Balloc+0x28>
 8003c42:	2010      	movs	r0, #16
 8003c44:	f7ff ff42 	bl	8003acc <malloc>
 8003c48:	4602      	mov	r2, r0
 8003c4a:	61e0      	str	r0, [r4, #28]
 8003c4c:	b920      	cbnz	r0, 8003c58 <_Balloc+0x20>
 8003c4e:	4b18      	ldr	r3, [pc, #96]	@ (8003cb0 <_Balloc+0x78>)
 8003c50:	4818      	ldr	r0, [pc, #96]	@ (8003cb4 <_Balloc+0x7c>)
 8003c52:	216b      	movs	r1, #107	@ 0x6b
 8003c54:	f000 fc34 	bl	80044c0 <__assert_func>
 8003c58:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8003c5c:	6006      	str	r6, [r0, #0]
 8003c5e:	60c6      	str	r6, [r0, #12]
 8003c60:	69e6      	ldr	r6, [r4, #28]
 8003c62:	68f3      	ldr	r3, [r6, #12]
 8003c64:	b183      	cbz	r3, 8003c88 <_Balloc+0x50>
 8003c66:	69e3      	ldr	r3, [r4, #28]
 8003c68:	68db      	ldr	r3, [r3, #12]
 8003c6a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8003c6e:	b9b8      	cbnz	r0, 8003ca0 <_Balloc+0x68>
 8003c70:	2101      	movs	r1, #1
 8003c72:	fa01 f605 	lsl.w	r6, r1, r5
 8003c76:	1d72      	adds	r2, r6, #5
 8003c78:	0092      	lsls	r2, r2, #2
 8003c7a:	4620      	mov	r0, r4
 8003c7c:	f000 fc3e 	bl	80044fc <_calloc_r>
 8003c80:	b160      	cbz	r0, 8003c9c <_Balloc+0x64>
 8003c82:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8003c86:	e00e      	b.n	8003ca6 <_Balloc+0x6e>
 8003c88:	2221      	movs	r2, #33	@ 0x21
 8003c8a:	2104      	movs	r1, #4
 8003c8c:	4620      	mov	r0, r4
 8003c8e:	f000 fc35 	bl	80044fc <_calloc_r>
 8003c92:	69e3      	ldr	r3, [r4, #28]
 8003c94:	60f0      	str	r0, [r6, #12]
 8003c96:	68db      	ldr	r3, [r3, #12]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d1e4      	bne.n	8003c66 <_Balloc+0x2e>
 8003c9c:	2000      	movs	r0, #0
 8003c9e:	bd70      	pop	{r4, r5, r6, pc}
 8003ca0:	6802      	ldr	r2, [r0, #0]
 8003ca2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8003ca6:	2300      	movs	r3, #0
 8003ca8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8003cac:	e7f7      	b.n	8003c9e <_Balloc+0x66>
 8003cae:	bf00      	nop
 8003cb0:	08004b51 	.word	0x08004b51
 8003cb4:	08004bd1 	.word	0x08004bd1

08003cb8 <_Bfree>:
 8003cb8:	b570      	push	{r4, r5, r6, lr}
 8003cba:	69c6      	ldr	r6, [r0, #28]
 8003cbc:	4605      	mov	r5, r0
 8003cbe:	460c      	mov	r4, r1
 8003cc0:	b976      	cbnz	r6, 8003ce0 <_Bfree+0x28>
 8003cc2:	2010      	movs	r0, #16
 8003cc4:	f7ff ff02 	bl	8003acc <malloc>
 8003cc8:	4602      	mov	r2, r0
 8003cca:	61e8      	str	r0, [r5, #28]
 8003ccc:	b920      	cbnz	r0, 8003cd8 <_Bfree+0x20>
 8003cce:	4b09      	ldr	r3, [pc, #36]	@ (8003cf4 <_Bfree+0x3c>)
 8003cd0:	4809      	ldr	r0, [pc, #36]	@ (8003cf8 <_Bfree+0x40>)
 8003cd2:	218f      	movs	r1, #143	@ 0x8f
 8003cd4:	f000 fbf4 	bl	80044c0 <__assert_func>
 8003cd8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8003cdc:	6006      	str	r6, [r0, #0]
 8003cde:	60c6      	str	r6, [r0, #12]
 8003ce0:	b13c      	cbz	r4, 8003cf2 <_Bfree+0x3a>
 8003ce2:	69eb      	ldr	r3, [r5, #28]
 8003ce4:	6862      	ldr	r2, [r4, #4]
 8003ce6:	68db      	ldr	r3, [r3, #12]
 8003ce8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003cec:	6021      	str	r1, [r4, #0]
 8003cee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8003cf2:	bd70      	pop	{r4, r5, r6, pc}
 8003cf4:	08004b51 	.word	0x08004b51
 8003cf8:	08004bd1 	.word	0x08004bd1

08003cfc <__multadd>:
 8003cfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d00:	690d      	ldr	r5, [r1, #16]
 8003d02:	4607      	mov	r7, r0
 8003d04:	460c      	mov	r4, r1
 8003d06:	461e      	mov	r6, r3
 8003d08:	f101 0c14 	add.w	ip, r1, #20
 8003d0c:	2000      	movs	r0, #0
 8003d0e:	f8dc 3000 	ldr.w	r3, [ip]
 8003d12:	b299      	uxth	r1, r3
 8003d14:	fb02 6101 	mla	r1, r2, r1, r6
 8003d18:	0c1e      	lsrs	r6, r3, #16
 8003d1a:	0c0b      	lsrs	r3, r1, #16
 8003d1c:	fb02 3306 	mla	r3, r2, r6, r3
 8003d20:	b289      	uxth	r1, r1
 8003d22:	3001      	adds	r0, #1
 8003d24:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8003d28:	4285      	cmp	r5, r0
 8003d2a:	f84c 1b04 	str.w	r1, [ip], #4
 8003d2e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8003d32:	dcec      	bgt.n	8003d0e <__multadd+0x12>
 8003d34:	b30e      	cbz	r6, 8003d7a <__multadd+0x7e>
 8003d36:	68a3      	ldr	r3, [r4, #8]
 8003d38:	42ab      	cmp	r3, r5
 8003d3a:	dc19      	bgt.n	8003d70 <__multadd+0x74>
 8003d3c:	6861      	ldr	r1, [r4, #4]
 8003d3e:	4638      	mov	r0, r7
 8003d40:	3101      	adds	r1, #1
 8003d42:	f7ff ff79 	bl	8003c38 <_Balloc>
 8003d46:	4680      	mov	r8, r0
 8003d48:	b928      	cbnz	r0, 8003d56 <__multadd+0x5a>
 8003d4a:	4602      	mov	r2, r0
 8003d4c:	4b0c      	ldr	r3, [pc, #48]	@ (8003d80 <__multadd+0x84>)
 8003d4e:	480d      	ldr	r0, [pc, #52]	@ (8003d84 <__multadd+0x88>)
 8003d50:	21ba      	movs	r1, #186	@ 0xba
 8003d52:	f000 fbb5 	bl	80044c0 <__assert_func>
 8003d56:	6922      	ldr	r2, [r4, #16]
 8003d58:	3202      	adds	r2, #2
 8003d5a:	f104 010c 	add.w	r1, r4, #12
 8003d5e:	0092      	lsls	r2, r2, #2
 8003d60:	300c      	adds	r0, #12
 8003d62:	f000 fb9f 	bl	80044a4 <memcpy>
 8003d66:	4621      	mov	r1, r4
 8003d68:	4638      	mov	r0, r7
 8003d6a:	f7ff ffa5 	bl	8003cb8 <_Bfree>
 8003d6e:	4644      	mov	r4, r8
 8003d70:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8003d74:	3501      	adds	r5, #1
 8003d76:	615e      	str	r6, [r3, #20]
 8003d78:	6125      	str	r5, [r4, #16]
 8003d7a:	4620      	mov	r0, r4
 8003d7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003d80:	08004bc0 	.word	0x08004bc0
 8003d84:	08004bd1 	.word	0x08004bd1

08003d88 <__hi0bits>:
 8003d88:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8003d8c:	4603      	mov	r3, r0
 8003d8e:	bf36      	itet	cc
 8003d90:	0403      	lslcc	r3, r0, #16
 8003d92:	2000      	movcs	r0, #0
 8003d94:	2010      	movcc	r0, #16
 8003d96:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003d9a:	bf3c      	itt	cc
 8003d9c:	021b      	lslcc	r3, r3, #8
 8003d9e:	3008      	addcc	r0, #8
 8003da0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003da4:	bf3c      	itt	cc
 8003da6:	011b      	lslcc	r3, r3, #4
 8003da8:	3004      	addcc	r0, #4
 8003daa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003dae:	bf3c      	itt	cc
 8003db0:	009b      	lslcc	r3, r3, #2
 8003db2:	3002      	addcc	r0, #2
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	db05      	blt.n	8003dc4 <__hi0bits+0x3c>
 8003db8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8003dbc:	f100 0001 	add.w	r0, r0, #1
 8003dc0:	bf08      	it	eq
 8003dc2:	2020      	moveq	r0, #32
 8003dc4:	4770      	bx	lr

08003dc6 <__lo0bits>:
 8003dc6:	6803      	ldr	r3, [r0, #0]
 8003dc8:	4602      	mov	r2, r0
 8003dca:	f013 0007 	ands.w	r0, r3, #7
 8003dce:	d00b      	beq.n	8003de8 <__lo0bits+0x22>
 8003dd0:	07d9      	lsls	r1, r3, #31
 8003dd2:	d421      	bmi.n	8003e18 <__lo0bits+0x52>
 8003dd4:	0798      	lsls	r0, r3, #30
 8003dd6:	bf49      	itett	mi
 8003dd8:	085b      	lsrmi	r3, r3, #1
 8003dda:	089b      	lsrpl	r3, r3, #2
 8003ddc:	2001      	movmi	r0, #1
 8003dde:	6013      	strmi	r3, [r2, #0]
 8003de0:	bf5c      	itt	pl
 8003de2:	6013      	strpl	r3, [r2, #0]
 8003de4:	2002      	movpl	r0, #2
 8003de6:	4770      	bx	lr
 8003de8:	b299      	uxth	r1, r3
 8003dea:	b909      	cbnz	r1, 8003df0 <__lo0bits+0x2a>
 8003dec:	0c1b      	lsrs	r3, r3, #16
 8003dee:	2010      	movs	r0, #16
 8003df0:	b2d9      	uxtb	r1, r3
 8003df2:	b909      	cbnz	r1, 8003df8 <__lo0bits+0x32>
 8003df4:	3008      	adds	r0, #8
 8003df6:	0a1b      	lsrs	r3, r3, #8
 8003df8:	0719      	lsls	r1, r3, #28
 8003dfa:	bf04      	itt	eq
 8003dfc:	091b      	lsreq	r3, r3, #4
 8003dfe:	3004      	addeq	r0, #4
 8003e00:	0799      	lsls	r1, r3, #30
 8003e02:	bf04      	itt	eq
 8003e04:	089b      	lsreq	r3, r3, #2
 8003e06:	3002      	addeq	r0, #2
 8003e08:	07d9      	lsls	r1, r3, #31
 8003e0a:	d403      	bmi.n	8003e14 <__lo0bits+0x4e>
 8003e0c:	085b      	lsrs	r3, r3, #1
 8003e0e:	f100 0001 	add.w	r0, r0, #1
 8003e12:	d003      	beq.n	8003e1c <__lo0bits+0x56>
 8003e14:	6013      	str	r3, [r2, #0]
 8003e16:	4770      	bx	lr
 8003e18:	2000      	movs	r0, #0
 8003e1a:	4770      	bx	lr
 8003e1c:	2020      	movs	r0, #32
 8003e1e:	4770      	bx	lr

08003e20 <__i2b>:
 8003e20:	b510      	push	{r4, lr}
 8003e22:	460c      	mov	r4, r1
 8003e24:	2101      	movs	r1, #1
 8003e26:	f7ff ff07 	bl	8003c38 <_Balloc>
 8003e2a:	4602      	mov	r2, r0
 8003e2c:	b928      	cbnz	r0, 8003e3a <__i2b+0x1a>
 8003e2e:	4b05      	ldr	r3, [pc, #20]	@ (8003e44 <__i2b+0x24>)
 8003e30:	4805      	ldr	r0, [pc, #20]	@ (8003e48 <__i2b+0x28>)
 8003e32:	f240 1145 	movw	r1, #325	@ 0x145
 8003e36:	f000 fb43 	bl	80044c0 <__assert_func>
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	6144      	str	r4, [r0, #20]
 8003e3e:	6103      	str	r3, [r0, #16]
 8003e40:	bd10      	pop	{r4, pc}
 8003e42:	bf00      	nop
 8003e44:	08004bc0 	.word	0x08004bc0
 8003e48:	08004bd1 	.word	0x08004bd1

08003e4c <__multiply>:
 8003e4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e50:	4617      	mov	r7, r2
 8003e52:	690a      	ldr	r2, [r1, #16]
 8003e54:	693b      	ldr	r3, [r7, #16]
 8003e56:	429a      	cmp	r2, r3
 8003e58:	bfa8      	it	ge
 8003e5a:	463b      	movge	r3, r7
 8003e5c:	4689      	mov	r9, r1
 8003e5e:	bfa4      	itt	ge
 8003e60:	460f      	movge	r7, r1
 8003e62:	4699      	movge	r9, r3
 8003e64:	693d      	ldr	r5, [r7, #16]
 8003e66:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	6879      	ldr	r1, [r7, #4]
 8003e6e:	eb05 060a 	add.w	r6, r5, sl
 8003e72:	42b3      	cmp	r3, r6
 8003e74:	b085      	sub	sp, #20
 8003e76:	bfb8      	it	lt
 8003e78:	3101      	addlt	r1, #1
 8003e7a:	f7ff fedd 	bl	8003c38 <_Balloc>
 8003e7e:	b930      	cbnz	r0, 8003e8e <__multiply+0x42>
 8003e80:	4602      	mov	r2, r0
 8003e82:	4b41      	ldr	r3, [pc, #260]	@ (8003f88 <__multiply+0x13c>)
 8003e84:	4841      	ldr	r0, [pc, #260]	@ (8003f8c <__multiply+0x140>)
 8003e86:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8003e8a:	f000 fb19 	bl	80044c0 <__assert_func>
 8003e8e:	f100 0414 	add.w	r4, r0, #20
 8003e92:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8003e96:	4623      	mov	r3, r4
 8003e98:	2200      	movs	r2, #0
 8003e9a:	4573      	cmp	r3, lr
 8003e9c:	d320      	bcc.n	8003ee0 <__multiply+0x94>
 8003e9e:	f107 0814 	add.w	r8, r7, #20
 8003ea2:	f109 0114 	add.w	r1, r9, #20
 8003ea6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8003eaa:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8003eae:	9302      	str	r3, [sp, #8]
 8003eb0:	1beb      	subs	r3, r5, r7
 8003eb2:	3b15      	subs	r3, #21
 8003eb4:	f023 0303 	bic.w	r3, r3, #3
 8003eb8:	3304      	adds	r3, #4
 8003eba:	3715      	adds	r7, #21
 8003ebc:	42bd      	cmp	r5, r7
 8003ebe:	bf38      	it	cc
 8003ec0:	2304      	movcc	r3, #4
 8003ec2:	9301      	str	r3, [sp, #4]
 8003ec4:	9b02      	ldr	r3, [sp, #8]
 8003ec6:	9103      	str	r1, [sp, #12]
 8003ec8:	428b      	cmp	r3, r1
 8003eca:	d80c      	bhi.n	8003ee6 <__multiply+0x9a>
 8003ecc:	2e00      	cmp	r6, #0
 8003ece:	dd03      	ble.n	8003ed8 <__multiply+0x8c>
 8003ed0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d055      	beq.n	8003f84 <__multiply+0x138>
 8003ed8:	6106      	str	r6, [r0, #16]
 8003eda:	b005      	add	sp, #20
 8003edc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ee0:	f843 2b04 	str.w	r2, [r3], #4
 8003ee4:	e7d9      	b.n	8003e9a <__multiply+0x4e>
 8003ee6:	f8b1 a000 	ldrh.w	sl, [r1]
 8003eea:	f1ba 0f00 	cmp.w	sl, #0
 8003eee:	d01f      	beq.n	8003f30 <__multiply+0xe4>
 8003ef0:	46c4      	mov	ip, r8
 8003ef2:	46a1      	mov	r9, r4
 8003ef4:	2700      	movs	r7, #0
 8003ef6:	f85c 2b04 	ldr.w	r2, [ip], #4
 8003efa:	f8d9 3000 	ldr.w	r3, [r9]
 8003efe:	fa1f fb82 	uxth.w	fp, r2
 8003f02:	b29b      	uxth	r3, r3
 8003f04:	fb0a 330b 	mla	r3, sl, fp, r3
 8003f08:	443b      	add	r3, r7
 8003f0a:	f8d9 7000 	ldr.w	r7, [r9]
 8003f0e:	0c12      	lsrs	r2, r2, #16
 8003f10:	0c3f      	lsrs	r7, r7, #16
 8003f12:	fb0a 7202 	mla	r2, sl, r2, r7
 8003f16:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8003f1a:	b29b      	uxth	r3, r3
 8003f1c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003f20:	4565      	cmp	r5, ip
 8003f22:	f849 3b04 	str.w	r3, [r9], #4
 8003f26:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8003f2a:	d8e4      	bhi.n	8003ef6 <__multiply+0xaa>
 8003f2c:	9b01      	ldr	r3, [sp, #4]
 8003f2e:	50e7      	str	r7, [r4, r3]
 8003f30:	9b03      	ldr	r3, [sp, #12]
 8003f32:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8003f36:	3104      	adds	r1, #4
 8003f38:	f1b9 0f00 	cmp.w	r9, #0
 8003f3c:	d020      	beq.n	8003f80 <__multiply+0x134>
 8003f3e:	6823      	ldr	r3, [r4, #0]
 8003f40:	4647      	mov	r7, r8
 8003f42:	46a4      	mov	ip, r4
 8003f44:	f04f 0a00 	mov.w	sl, #0
 8003f48:	f8b7 b000 	ldrh.w	fp, [r7]
 8003f4c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8003f50:	fb09 220b 	mla	r2, r9, fp, r2
 8003f54:	4452      	add	r2, sl
 8003f56:	b29b      	uxth	r3, r3
 8003f58:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003f5c:	f84c 3b04 	str.w	r3, [ip], #4
 8003f60:	f857 3b04 	ldr.w	r3, [r7], #4
 8003f64:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003f68:	f8bc 3000 	ldrh.w	r3, [ip]
 8003f6c:	fb09 330a 	mla	r3, r9, sl, r3
 8003f70:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8003f74:	42bd      	cmp	r5, r7
 8003f76:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003f7a:	d8e5      	bhi.n	8003f48 <__multiply+0xfc>
 8003f7c:	9a01      	ldr	r2, [sp, #4]
 8003f7e:	50a3      	str	r3, [r4, r2]
 8003f80:	3404      	adds	r4, #4
 8003f82:	e79f      	b.n	8003ec4 <__multiply+0x78>
 8003f84:	3e01      	subs	r6, #1
 8003f86:	e7a1      	b.n	8003ecc <__multiply+0x80>
 8003f88:	08004bc0 	.word	0x08004bc0
 8003f8c:	08004bd1 	.word	0x08004bd1

08003f90 <__pow5mult>:
 8003f90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003f94:	4615      	mov	r5, r2
 8003f96:	f012 0203 	ands.w	r2, r2, #3
 8003f9a:	4607      	mov	r7, r0
 8003f9c:	460e      	mov	r6, r1
 8003f9e:	d007      	beq.n	8003fb0 <__pow5mult+0x20>
 8003fa0:	4c25      	ldr	r4, [pc, #148]	@ (8004038 <__pow5mult+0xa8>)
 8003fa2:	3a01      	subs	r2, #1
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8003faa:	f7ff fea7 	bl	8003cfc <__multadd>
 8003fae:	4606      	mov	r6, r0
 8003fb0:	10ad      	asrs	r5, r5, #2
 8003fb2:	d03d      	beq.n	8004030 <__pow5mult+0xa0>
 8003fb4:	69fc      	ldr	r4, [r7, #28]
 8003fb6:	b97c      	cbnz	r4, 8003fd8 <__pow5mult+0x48>
 8003fb8:	2010      	movs	r0, #16
 8003fba:	f7ff fd87 	bl	8003acc <malloc>
 8003fbe:	4602      	mov	r2, r0
 8003fc0:	61f8      	str	r0, [r7, #28]
 8003fc2:	b928      	cbnz	r0, 8003fd0 <__pow5mult+0x40>
 8003fc4:	4b1d      	ldr	r3, [pc, #116]	@ (800403c <__pow5mult+0xac>)
 8003fc6:	481e      	ldr	r0, [pc, #120]	@ (8004040 <__pow5mult+0xb0>)
 8003fc8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8003fcc:	f000 fa78 	bl	80044c0 <__assert_func>
 8003fd0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8003fd4:	6004      	str	r4, [r0, #0]
 8003fd6:	60c4      	str	r4, [r0, #12]
 8003fd8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8003fdc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8003fe0:	b94c      	cbnz	r4, 8003ff6 <__pow5mult+0x66>
 8003fe2:	f240 2171 	movw	r1, #625	@ 0x271
 8003fe6:	4638      	mov	r0, r7
 8003fe8:	f7ff ff1a 	bl	8003e20 <__i2b>
 8003fec:	2300      	movs	r3, #0
 8003fee:	f8c8 0008 	str.w	r0, [r8, #8]
 8003ff2:	4604      	mov	r4, r0
 8003ff4:	6003      	str	r3, [r0, #0]
 8003ff6:	f04f 0900 	mov.w	r9, #0
 8003ffa:	07eb      	lsls	r3, r5, #31
 8003ffc:	d50a      	bpl.n	8004014 <__pow5mult+0x84>
 8003ffe:	4631      	mov	r1, r6
 8004000:	4622      	mov	r2, r4
 8004002:	4638      	mov	r0, r7
 8004004:	f7ff ff22 	bl	8003e4c <__multiply>
 8004008:	4631      	mov	r1, r6
 800400a:	4680      	mov	r8, r0
 800400c:	4638      	mov	r0, r7
 800400e:	f7ff fe53 	bl	8003cb8 <_Bfree>
 8004012:	4646      	mov	r6, r8
 8004014:	106d      	asrs	r5, r5, #1
 8004016:	d00b      	beq.n	8004030 <__pow5mult+0xa0>
 8004018:	6820      	ldr	r0, [r4, #0]
 800401a:	b938      	cbnz	r0, 800402c <__pow5mult+0x9c>
 800401c:	4622      	mov	r2, r4
 800401e:	4621      	mov	r1, r4
 8004020:	4638      	mov	r0, r7
 8004022:	f7ff ff13 	bl	8003e4c <__multiply>
 8004026:	6020      	str	r0, [r4, #0]
 8004028:	f8c0 9000 	str.w	r9, [r0]
 800402c:	4604      	mov	r4, r0
 800402e:	e7e4      	b.n	8003ffa <__pow5mult+0x6a>
 8004030:	4630      	mov	r0, r6
 8004032:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004036:	bf00      	nop
 8004038:	08004c84 	.word	0x08004c84
 800403c:	08004b51 	.word	0x08004b51
 8004040:	08004bd1 	.word	0x08004bd1

08004044 <__lshift>:
 8004044:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004048:	460c      	mov	r4, r1
 800404a:	6849      	ldr	r1, [r1, #4]
 800404c:	6923      	ldr	r3, [r4, #16]
 800404e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8004052:	68a3      	ldr	r3, [r4, #8]
 8004054:	4607      	mov	r7, r0
 8004056:	4691      	mov	r9, r2
 8004058:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800405c:	f108 0601 	add.w	r6, r8, #1
 8004060:	42b3      	cmp	r3, r6
 8004062:	db0b      	blt.n	800407c <__lshift+0x38>
 8004064:	4638      	mov	r0, r7
 8004066:	f7ff fde7 	bl	8003c38 <_Balloc>
 800406a:	4605      	mov	r5, r0
 800406c:	b948      	cbnz	r0, 8004082 <__lshift+0x3e>
 800406e:	4602      	mov	r2, r0
 8004070:	4b28      	ldr	r3, [pc, #160]	@ (8004114 <__lshift+0xd0>)
 8004072:	4829      	ldr	r0, [pc, #164]	@ (8004118 <__lshift+0xd4>)
 8004074:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8004078:	f000 fa22 	bl	80044c0 <__assert_func>
 800407c:	3101      	adds	r1, #1
 800407e:	005b      	lsls	r3, r3, #1
 8004080:	e7ee      	b.n	8004060 <__lshift+0x1c>
 8004082:	2300      	movs	r3, #0
 8004084:	f100 0114 	add.w	r1, r0, #20
 8004088:	f100 0210 	add.w	r2, r0, #16
 800408c:	4618      	mov	r0, r3
 800408e:	4553      	cmp	r3, sl
 8004090:	db33      	blt.n	80040fa <__lshift+0xb6>
 8004092:	6920      	ldr	r0, [r4, #16]
 8004094:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004098:	f104 0314 	add.w	r3, r4, #20
 800409c:	f019 091f 	ands.w	r9, r9, #31
 80040a0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80040a4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80040a8:	d02b      	beq.n	8004102 <__lshift+0xbe>
 80040aa:	f1c9 0e20 	rsb	lr, r9, #32
 80040ae:	468a      	mov	sl, r1
 80040b0:	2200      	movs	r2, #0
 80040b2:	6818      	ldr	r0, [r3, #0]
 80040b4:	fa00 f009 	lsl.w	r0, r0, r9
 80040b8:	4310      	orrs	r0, r2
 80040ba:	f84a 0b04 	str.w	r0, [sl], #4
 80040be:	f853 2b04 	ldr.w	r2, [r3], #4
 80040c2:	459c      	cmp	ip, r3
 80040c4:	fa22 f20e 	lsr.w	r2, r2, lr
 80040c8:	d8f3      	bhi.n	80040b2 <__lshift+0x6e>
 80040ca:	ebac 0304 	sub.w	r3, ip, r4
 80040ce:	3b15      	subs	r3, #21
 80040d0:	f023 0303 	bic.w	r3, r3, #3
 80040d4:	3304      	adds	r3, #4
 80040d6:	f104 0015 	add.w	r0, r4, #21
 80040da:	4560      	cmp	r0, ip
 80040dc:	bf88      	it	hi
 80040de:	2304      	movhi	r3, #4
 80040e0:	50ca      	str	r2, [r1, r3]
 80040e2:	b10a      	cbz	r2, 80040e8 <__lshift+0xa4>
 80040e4:	f108 0602 	add.w	r6, r8, #2
 80040e8:	3e01      	subs	r6, #1
 80040ea:	4638      	mov	r0, r7
 80040ec:	612e      	str	r6, [r5, #16]
 80040ee:	4621      	mov	r1, r4
 80040f0:	f7ff fde2 	bl	8003cb8 <_Bfree>
 80040f4:	4628      	mov	r0, r5
 80040f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040fa:	f842 0f04 	str.w	r0, [r2, #4]!
 80040fe:	3301      	adds	r3, #1
 8004100:	e7c5      	b.n	800408e <__lshift+0x4a>
 8004102:	3904      	subs	r1, #4
 8004104:	f853 2b04 	ldr.w	r2, [r3], #4
 8004108:	f841 2f04 	str.w	r2, [r1, #4]!
 800410c:	459c      	cmp	ip, r3
 800410e:	d8f9      	bhi.n	8004104 <__lshift+0xc0>
 8004110:	e7ea      	b.n	80040e8 <__lshift+0xa4>
 8004112:	bf00      	nop
 8004114:	08004bc0 	.word	0x08004bc0
 8004118:	08004bd1 	.word	0x08004bd1

0800411c <__mcmp>:
 800411c:	690a      	ldr	r2, [r1, #16]
 800411e:	4603      	mov	r3, r0
 8004120:	6900      	ldr	r0, [r0, #16]
 8004122:	1a80      	subs	r0, r0, r2
 8004124:	b530      	push	{r4, r5, lr}
 8004126:	d10e      	bne.n	8004146 <__mcmp+0x2a>
 8004128:	3314      	adds	r3, #20
 800412a:	3114      	adds	r1, #20
 800412c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8004130:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8004134:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004138:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800413c:	4295      	cmp	r5, r2
 800413e:	d003      	beq.n	8004148 <__mcmp+0x2c>
 8004140:	d205      	bcs.n	800414e <__mcmp+0x32>
 8004142:	f04f 30ff 	mov.w	r0, #4294967295
 8004146:	bd30      	pop	{r4, r5, pc}
 8004148:	42a3      	cmp	r3, r4
 800414a:	d3f3      	bcc.n	8004134 <__mcmp+0x18>
 800414c:	e7fb      	b.n	8004146 <__mcmp+0x2a>
 800414e:	2001      	movs	r0, #1
 8004150:	e7f9      	b.n	8004146 <__mcmp+0x2a>
	...

08004154 <__mdiff>:
 8004154:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004158:	4689      	mov	r9, r1
 800415a:	4606      	mov	r6, r0
 800415c:	4611      	mov	r1, r2
 800415e:	4648      	mov	r0, r9
 8004160:	4614      	mov	r4, r2
 8004162:	f7ff ffdb 	bl	800411c <__mcmp>
 8004166:	1e05      	subs	r5, r0, #0
 8004168:	d112      	bne.n	8004190 <__mdiff+0x3c>
 800416a:	4629      	mov	r1, r5
 800416c:	4630      	mov	r0, r6
 800416e:	f7ff fd63 	bl	8003c38 <_Balloc>
 8004172:	4602      	mov	r2, r0
 8004174:	b928      	cbnz	r0, 8004182 <__mdiff+0x2e>
 8004176:	4b3f      	ldr	r3, [pc, #252]	@ (8004274 <__mdiff+0x120>)
 8004178:	f240 2137 	movw	r1, #567	@ 0x237
 800417c:	483e      	ldr	r0, [pc, #248]	@ (8004278 <__mdiff+0x124>)
 800417e:	f000 f99f 	bl	80044c0 <__assert_func>
 8004182:	2301      	movs	r3, #1
 8004184:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8004188:	4610      	mov	r0, r2
 800418a:	b003      	add	sp, #12
 800418c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004190:	bfbc      	itt	lt
 8004192:	464b      	movlt	r3, r9
 8004194:	46a1      	movlt	r9, r4
 8004196:	4630      	mov	r0, r6
 8004198:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800419c:	bfba      	itte	lt
 800419e:	461c      	movlt	r4, r3
 80041a0:	2501      	movlt	r5, #1
 80041a2:	2500      	movge	r5, #0
 80041a4:	f7ff fd48 	bl	8003c38 <_Balloc>
 80041a8:	4602      	mov	r2, r0
 80041aa:	b918      	cbnz	r0, 80041b4 <__mdiff+0x60>
 80041ac:	4b31      	ldr	r3, [pc, #196]	@ (8004274 <__mdiff+0x120>)
 80041ae:	f240 2145 	movw	r1, #581	@ 0x245
 80041b2:	e7e3      	b.n	800417c <__mdiff+0x28>
 80041b4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80041b8:	6926      	ldr	r6, [r4, #16]
 80041ba:	60c5      	str	r5, [r0, #12]
 80041bc:	f109 0310 	add.w	r3, r9, #16
 80041c0:	f109 0514 	add.w	r5, r9, #20
 80041c4:	f104 0e14 	add.w	lr, r4, #20
 80041c8:	f100 0b14 	add.w	fp, r0, #20
 80041cc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80041d0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80041d4:	9301      	str	r3, [sp, #4]
 80041d6:	46d9      	mov	r9, fp
 80041d8:	f04f 0c00 	mov.w	ip, #0
 80041dc:	9b01      	ldr	r3, [sp, #4]
 80041de:	f85e 0b04 	ldr.w	r0, [lr], #4
 80041e2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80041e6:	9301      	str	r3, [sp, #4]
 80041e8:	fa1f f38a 	uxth.w	r3, sl
 80041ec:	4619      	mov	r1, r3
 80041ee:	b283      	uxth	r3, r0
 80041f0:	1acb      	subs	r3, r1, r3
 80041f2:	0c00      	lsrs	r0, r0, #16
 80041f4:	4463      	add	r3, ip
 80041f6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80041fa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80041fe:	b29b      	uxth	r3, r3
 8004200:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8004204:	4576      	cmp	r6, lr
 8004206:	f849 3b04 	str.w	r3, [r9], #4
 800420a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800420e:	d8e5      	bhi.n	80041dc <__mdiff+0x88>
 8004210:	1b33      	subs	r3, r6, r4
 8004212:	3b15      	subs	r3, #21
 8004214:	f023 0303 	bic.w	r3, r3, #3
 8004218:	3415      	adds	r4, #21
 800421a:	3304      	adds	r3, #4
 800421c:	42a6      	cmp	r6, r4
 800421e:	bf38      	it	cc
 8004220:	2304      	movcc	r3, #4
 8004222:	441d      	add	r5, r3
 8004224:	445b      	add	r3, fp
 8004226:	461e      	mov	r6, r3
 8004228:	462c      	mov	r4, r5
 800422a:	4544      	cmp	r4, r8
 800422c:	d30e      	bcc.n	800424c <__mdiff+0xf8>
 800422e:	f108 0103 	add.w	r1, r8, #3
 8004232:	1b49      	subs	r1, r1, r5
 8004234:	f021 0103 	bic.w	r1, r1, #3
 8004238:	3d03      	subs	r5, #3
 800423a:	45a8      	cmp	r8, r5
 800423c:	bf38      	it	cc
 800423e:	2100      	movcc	r1, #0
 8004240:	440b      	add	r3, r1
 8004242:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8004246:	b191      	cbz	r1, 800426e <__mdiff+0x11a>
 8004248:	6117      	str	r7, [r2, #16]
 800424a:	e79d      	b.n	8004188 <__mdiff+0x34>
 800424c:	f854 1b04 	ldr.w	r1, [r4], #4
 8004250:	46e6      	mov	lr, ip
 8004252:	0c08      	lsrs	r0, r1, #16
 8004254:	fa1c fc81 	uxtah	ip, ip, r1
 8004258:	4471      	add	r1, lr
 800425a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800425e:	b289      	uxth	r1, r1
 8004260:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8004264:	f846 1b04 	str.w	r1, [r6], #4
 8004268:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800426c:	e7dd      	b.n	800422a <__mdiff+0xd6>
 800426e:	3f01      	subs	r7, #1
 8004270:	e7e7      	b.n	8004242 <__mdiff+0xee>
 8004272:	bf00      	nop
 8004274:	08004bc0 	.word	0x08004bc0
 8004278:	08004bd1 	.word	0x08004bd1

0800427c <__d2b>:
 800427c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8004280:	460f      	mov	r7, r1
 8004282:	2101      	movs	r1, #1
 8004284:	ec59 8b10 	vmov	r8, r9, d0
 8004288:	4616      	mov	r6, r2
 800428a:	f7ff fcd5 	bl	8003c38 <_Balloc>
 800428e:	4604      	mov	r4, r0
 8004290:	b930      	cbnz	r0, 80042a0 <__d2b+0x24>
 8004292:	4602      	mov	r2, r0
 8004294:	4b23      	ldr	r3, [pc, #140]	@ (8004324 <__d2b+0xa8>)
 8004296:	4824      	ldr	r0, [pc, #144]	@ (8004328 <__d2b+0xac>)
 8004298:	f240 310f 	movw	r1, #783	@ 0x30f
 800429c:	f000 f910 	bl	80044c0 <__assert_func>
 80042a0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80042a4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80042a8:	b10d      	cbz	r5, 80042ae <__d2b+0x32>
 80042aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80042ae:	9301      	str	r3, [sp, #4]
 80042b0:	f1b8 0300 	subs.w	r3, r8, #0
 80042b4:	d023      	beq.n	80042fe <__d2b+0x82>
 80042b6:	4668      	mov	r0, sp
 80042b8:	9300      	str	r3, [sp, #0]
 80042ba:	f7ff fd84 	bl	8003dc6 <__lo0bits>
 80042be:	e9dd 1200 	ldrd	r1, r2, [sp]
 80042c2:	b1d0      	cbz	r0, 80042fa <__d2b+0x7e>
 80042c4:	f1c0 0320 	rsb	r3, r0, #32
 80042c8:	fa02 f303 	lsl.w	r3, r2, r3
 80042cc:	430b      	orrs	r3, r1
 80042ce:	40c2      	lsrs	r2, r0
 80042d0:	6163      	str	r3, [r4, #20]
 80042d2:	9201      	str	r2, [sp, #4]
 80042d4:	9b01      	ldr	r3, [sp, #4]
 80042d6:	61a3      	str	r3, [r4, #24]
 80042d8:	2b00      	cmp	r3, #0
 80042da:	bf0c      	ite	eq
 80042dc:	2201      	moveq	r2, #1
 80042de:	2202      	movne	r2, #2
 80042e0:	6122      	str	r2, [r4, #16]
 80042e2:	b1a5      	cbz	r5, 800430e <__d2b+0x92>
 80042e4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80042e8:	4405      	add	r5, r0
 80042ea:	603d      	str	r5, [r7, #0]
 80042ec:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80042f0:	6030      	str	r0, [r6, #0]
 80042f2:	4620      	mov	r0, r4
 80042f4:	b003      	add	sp, #12
 80042f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80042fa:	6161      	str	r1, [r4, #20]
 80042fc:	e7ea      	b.n	80042d4 <__d2b+0x58>
 80042fe:	a801      	add	r0, sp, #4
 8004300:	f7ff fd61 	bl	8003dc6 <__lo0bits>
 8004304:	9b01      	ldr	r3, [sp, #4]
 8004306:	6163      	str	r3, [r4, #20]
 8004308:	3020      	adds	r0, #32
 800430a:	2201      	movs	r2, #1
 800430c:	e7e8      	b.n	80042e0 <__d2b+0x64>
 800430e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8004312:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8004316:	6038      	str	r0, [r7, #0]
 8004318:	6918      	ldr	r0, [r3, #16]
 800431a:	f7ff fd35 	bl	8003d88 <__hi0bits>
 800431e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8004322:	e7e5      	b.n	80042f0 <__d2b+0x74>
 8004324:	08004bc0 	.word	0x08004bc0
 8004328:	08004bd1 	.word	0x08004bd1

0800432c <__sflush_r>:
 800432c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004330:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004334:	0716      	lsls	r6, r2, #28
 8004336:	4605      	mov	r5, r0
 8004338:	460c      	mov	r4, r1
 800433a:	d454      	bmi.n	80043e6 <__sflush_r+0xba>
 800433c:	684b      	ldr	r3, [r1, #4]
 800433e:	2b00      	cmp	r3, #0
 8004340:	dc02      	bgt.n	8004348 <__sflush_r+0x1c>
 8004342:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004344:	2b00      	cmp	r3, #0
 8004346:	dd48      	ble.n	80043da <__sflush_r+0xae>
 8004348:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800434a:	2e00      	cmp	r6, #0
 800434c:	d045      	beq.n	80043da <__sflush_r+0xae>
 800434e:	2300      	movs	r3, #0
 8004350:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004354:	682f      	ldr	r7, [r5, #0]
 8004356:	6a21      	ldr	r1, [r4, #32]
 8004358:	602b      	str	r3, [r5, #0]
 800435a:	d030      	beq.n	80043be <__sflush_r+0x92>
 800435c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800435e:	89a3      	ldrh	r3, [r4, #12]
 8004360:	0759      	lsls	r1, r3, #29
 8004362:	d505      	bpl.n	8004370 <__sflush_r+0x44>
 8004364:	6863      	ldr	r3, [r4, #4]
 8004366:	1ad2      	subs	r2, r2, r3
 8004368:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800436a:	b10b      	cbz	r3, 8004370 <__sflush_r+0x44>
 800436c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800436e:	1ad2      	subs	r2, r2, r3
 8004370:	2300      	movs	r3, #0
 8004372:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004374:	6a21      	ldr	r1, [r4, #32]
 8004376:	4628      	mov	r0, r5
 8004378:	47b0      	blx	r6
 800437a:	1c43      	adds	r3, r0, #1
 800437c:	89a3      	ldrh	r3, [r4, #12]
 800437e:	d106      	bne.n	800438e <__sflush_r+0x62>
 8004380:	6829      	ldr	r1, [r5, #0]
 8004382:	291d      	cmp	r1, #29
 8004384:	d82b      	bhi.n	80043de <__sflush_r+0xb2>
 8004386:	4a2a      	ldr	r2, [pc, #168]	@ (8004430 <__sflush_r+0x104>)
 8004388:	40ca      	lsrs	r2, r1
 800438a:	07d6      	lsls	r6, r2, #31
 800438c:	d527      	bpl.n	80043de <__sflush_r+0xb2>
 800438e:	2200      	movs	r2, #0
 8004390:	6062      	str	r2, [r4, #4]
 8004392:	04d9      	lsls	r1, r3, #19
 8004394:	6922      	ldr	r2, [r4, #16]
 8004396:	6022      	str	r2, [r4, #0]
 8004398:	d504      	bpl.n	80043a4 <__sflush_r+0x78>
 800439a:	1c42      	adds	r2, r0, #1
 800439c:	d101      	bne.n	80043a2 <__sflush_r+0x76>
 800439e:	682b      	ldr	r3, [r5, #0]
 80043a0:	b903      	cbnz	r3, 80043a4 <__sflush_r+0x78>
 80043a2:	6560      	str	r0, [r4, #84]	@ 0x54
 80043a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80043a6:	602f      	str	r7, [r5, #0]
 80043a8:	b1b9      	cbz	r1, 80043da <__sflush_r+0xae>
 80043aa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80043ae:	4299      	cmp	r1, r3
 80043b0:	d002      	beq.n	80043b8 <__sflush_r+0x8c>
 80043b2:	4628      	mov	r0, r5
 80043b4:	f7ff fb40 	bl	8003a38 <_free_r>
 80043b8:	2300      	movs	r3, #0
 80043ba:	6363      	str	r3, [r4, #52]	@ 0x34
 80043bc:	e00d      	b.n	80043da <__sflush_r+0xae>
 80043be:	2301      	movs	r3, #1
 80043c0:	4628      	mov	r0, r5
 80043c2:	47b0      	blx	r6
 80043c4:	4602      	mov	r2, r0
 80043c6:	1c50      	adds	r0, r2, #1
 80043c8:	d1c9      	bne.n	800435e <__sflush_r+0x32>
 80043ca:	682b      	ldr	r3, [r5, #0]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d0c6      	beq.n	800435e <__sflush_r+0x32>
 80043d0:	2b1d      	cmp	r3, #29
 80043d2:	d001      	beq.n	80043d8 <__sflush_r+0xac>
 80043d4:	2b16      	cmp	r3, #22
 80043d6:	d11e      	bne.n	8004416 <__sflush_r+0xea>
 80043d8:	602f      	str	r7, [r5, #0]
 80043da:	2000      	movs	r0, #0
 80043dc:	e022      	b.n	8004424 <__sflush_r+0xf8>
 80043de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80043e2:	b21b      	sxth	r3, r3
 80043e4:	e01b      	b.n	800441e <__sflush_r+0xf2>
 80043e6:	690f      	ldr	r7, [r1, #16]
 80043e8:	2f00      	cmp	r7, #0
 80043ea:	d0f6      	beq.n	80043da <__sflush_r+0xae>
 80043ec:	0793      	lsls	r3, r2, #30
 80043ee:	680e      	ldr	r6, [r1, #0]
 80043f0:	bf08      	it	eq
 80043f2:	694b      	ldreq	r3, [r1, #20]
 80043f4:	600f      	str	r7, [r1, #0]
 80043f6:	bf18      	it	ne
 80043f8:	2300      	movne	r3, #0
 80043fa:	eba6 0807 	sub.w	r8, r6, r7
 80043fe:	608b      	str	r3, [r1, #8]
 8004400:	f1b8 0f00 	cmp.w	r8, #0
 8004404:	dde9      	ble.n	80043da <__sflush_r+0xae>
 8004406:	6a21      	ldr	r1, [r4, #32]
 8004408:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800440a:	4643      	mov	r3, r8
 800440c:	463a      	mov	r2, r7
 800440e:	4628      	mov	r0, r5
 8004410:	47b0      	blx	r6
 8004412:	2800      	cmp	r0, #0
 8004414:	dc08      	bgt.n	8004428 <__sflush_r+0xfc>
 8004416:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800441a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800441e:	81a3      	strh	r3, [r4, #12]
 8004420:	f04f 30ff 	mov.w	r0, #4294967295
 8004424:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004428:	4407      	add	r7, r0
 800442a:	eba8 0800 	sub.w	r8, r8, r0
 800442e:	e7e7      	b.n	8004400 <__sflush_r+0xd4>
 8004430:	20400001 	.word	0x20400001

08004434 <_fflush_r>:
 8004434:	b538      	push	{r3, r4, r5, lr}
 8004436:	690b      	ldr	r3, [r1, #16]
 8004438:	4605      	mov	r5, r0
 800443a:	460c      	mov	r4, r1
 800443c:	b913      	cbnz	r3, 8004444 <_fflush_r+0x10>
 800443e:	2500      	movs	r5, #0
 8004440:	4628      	mov	r0, r5
 8004442:	bd38      	pop	{r3, r4, r5, pc}
 8004444:	b118      	cbz	r0, 800444e <_fflush_r+0x1a>
 8004446:	6a03      	ldr	r3, [r0, #32]
 8004448:	b90b      	cbnz	r3, 800444e <_fflush_r+0x1a>
 800444a:	f7fe fba1 	bl	8002b90 <__sinit>
 800444e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d0f3      	beq.n	800443e <_fflush_r+0xa>
 8004456:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004458:	07d0      	lsls	r0, r2, #31
 800445a:	d404      	bmi.n	8004466 <_fflush_r+0x32>
 800445c:	0599      	lsls	r1, r3, #22
 800445e:	d402      	bmi.n	8004466 <_fflush_r+0x32>
 8004460:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004462:	f7fe fc8c 	bl	8002d7e <__retarget_lock_acquire_recursive>
 8004466:	4628      	mov	r0, r5
 8004468:	4621      	mov	r1, r4
 800446a:	f7ff ff5f 	bl	800432c <__sflush_r>
 800446e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004470:	07da      	lsls	r2, r3, #31
 8004472:	4605      	mov	r5, r0
 8004474:	d4e4      	bmi.n	8004440 <_fflush_r+0xc>
 8004476:	89a3      	ldrh	r3, [r4, #12]
 8004478:	059b      	lsls	r3, r3, #22
 800447a:	d4e1      	bmi.n	8004440 <_fflush_r+0xc>
 800447c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800447e:	f7fe fc7f 	bl	8002d80 <__retarget_lock_release_recursive>
 8004482:	e7dd      	b.n	8004440 <_fflush_r+0xc>

08004484 <_sbrk_r>:
 8004484:	b538      	push	{r3, r4, r5, lr}
 8004486:	4d06      	ldr	r5, [pc, #24]	@ (80044a0 <_sbrk_r+0x1c>)
 8004488:	2300      	movs	r3, #0
 800448a:	4604      	mov	r4, r0
 800448c:	4608      	mov	r0, r1
 800448e:	602b      	str	r3, [r5, #0]
 8004490:	f7fc fd4c 	bl	8000f2c <_sbrk>
 8004494:	1c43      	adds	r3, r0, #1
 8004496:	d102      	bne.n	800449e <_sbrk_r+0x1a>
 8004498:	682b      	ldr	r3, [r5, #0]
 800449a:	b103      	cbz	r3, 800449e <_sbrk_r+0x1a>
 800449c:	6023      	str	r3, [r4, #0]
 800449e:	bd38      	pop	{r3, r4, r5, pc}
 80044a0:	20000408 	.word	0x20000408

080044a4 <memcpy>:
 80044a4:	440a      	add	r2, r1
 80044a6:	4291      	cmp	r1, r2
 80044a8:	f100 33ff 	add.w	r3, r0, #4294967295
 80044ac:	d100      	bne.n	80044b0 <memcpy+0xc>
 80044ae:	4770      	bx	lr
 80044b0:	b510      	push	{r4, lr}
 80044b2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80044b6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80044ba:	4291      	cmp	r1, r2
 80044bc:	d1f9      	bne.n	80044b2 <memcpy+0xe>
 80044be:	bd10      	pop	{r4, pc}

080044c0 <__assert_func>:
 80044c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80044c2:	4614      	mov	r4, r2
 80044c4:	461a      	mov	r2, r3
 80044c6:	4b09      	ldr	r3, [pc, #36]	@ (80044ec <__assert_func+0x2c>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	4605      	mov	r5, r0
 80044cc:	68d8      	ldr	r0, [r3, #12]
 80044ce:	b14c      	cbz	r4, 80044e4 <__assert_func+0x24>
 80044d0:	4b07      	ldr	r3, [pc, #28]	@ (80044f0 <__assert_func+0x30>)
 80044d2:	9100      	str	r1, [sp, #0]
 80044d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80044d8:	4906      	ldr	r1, [pc, #24]	@ (80044f4 <__assert_func+0x34>)
 80044da:	462b      	mov	r3, r5
 80044dc:	f000 f842 	bl	8004564 <fiprintf>
 80044e0:	f000 f852 	bl	8004588 <abort>
 80044e4:	4b04      	ldr	r3, [pc, #16]	@ (80044f8 <__assert_func+0x38>)
 80044e6:	461c      	mov	r4, r3
 80044e8:	e7f3      	b.n	80044d2 <__assert_func+0x12>
 80044ea:	bf00      	nop
 80044ec:	20000010 	.word	0x20000010
 80044f0:	08004c34 	.word	0x08004c34
 80044f4:	08004c41 	.word	0x08004c41
 80044f8:	08004c6f 	.word	0x08004c6f

080044fc <_calloc_r>:
 80044fc:	b570      	push	{r4, r5, r6, lr}
 80044fe:	fba1 5402 	umull	r5, r4, r1, r2
 8004502:	b934      	cbnz	r4, 8004512 <_calloc_r+0x16>
 8004504:	4629      	mov	r1, r5
 8004506:	f7ff fb0b 	bl	8003b20 <_malloc_r>
 800450a:	4606      	mov	r6, r0
 800450c:	b928      	cbnz	r0, 800451a <_calloc_r+0x1e>
 800450e:	4630      	mov	r0, r6
 8004510:	bd70      	pop	{r4, r5, r6, pc}
 8004512:	220c      	movs	r2, #12
 8004514:	6002      	str	r2, [r0, #0]
 8004516:	2600      	movs	r6, #0
 8004518:	e7f9      	b.n	800450e <_calloc_r+0x12>
 800451a:	462a      	mov	r2, r5
 800451c:	4621      	mov	r1, r4
 800451e:	f7fe fbb0 	bl	8002c82 <memset>
 8004522:	e7f4      	b.n	800450e <_calloc_r+0x12>

08004524 <__ascii_mbtowc>:
 8004524:	b082      	sub	sp, #8
 8004526:	b901      	cbnz	r1, 800452a <__ascii_mbtowc+0x6>
 8004528:	a901      	add	r1, sp, #4
 800452a:	b142      	cbz	r2, 800453e <__ascii_mbtowc+0x1a>
 800452c:	b14b      	cbz	r3, 8004542 <__ascii_mbtowc+0x1e>
 800452e:	7813      	ldrb	r3, [r2, #0]
 8004530:	600b      	str	r3, [r1, #0]
 8004532:	7812      	ldrb	r2, [r2, #0]
 8004534:	1e10      	subs	r0, r2, #0
 8004536:	bf18      	it	ne
 8004538:	2001      	movne	r0, #1
 800453a:	b002      	add	sp, #8
 800453c:	4770      	bx	lr
 800453e:	4610      	mov	r0, r2
 8004540:	e7fb      	b.n	800453a <__ascii_mbtowc+0x16>
 8004542:	f06f 0001 	mvn.w	r0, #1
 8004546:	e7f8      	b.n	800453a <__ascii_mbtowc+0x16>

08004548 <__ascii_wctomb>:
 8004548:	4603      	mov	r3, r0
 800454a:	4608      	mov	r0, r1
 800454c:	b141      	cbz	r1, 8004560 <__ascii_wctomb+0x18>
 800454e:	2aff      	cmp	r2, #255	@ 0xff
 8004550:	d904      	bls.n	800455c <__ascii_wctomb+0x14>
 8004552:	228a      	movs	r2, #138	@ 0x8a
 8004554:	601a      	str	r2, [r3, #0]
 8004556:	f04f 30ff 	mov.w	r0, #4294967295
 800455a:	4770      	bx	lr
 800455c:	700a      	strb	r2, [r1, #0]
 800455e:	2001      	movs	r0, #1
 8004560:	4770      	bx	lr
	...

08004564 <fiprintf>:
 8004564:	b40e      	push	{r1, r2, r3}
 8004566:	b503      	push	{r0, r1, lr}
 8004568:	4601      	mov	r1, r0
 800456a:	ab03      	add	r3, sp, #12
 800456c:	4805      	ldr	r0, [pc, #20]	@ (8004584 <fiprintf+0x20>)
 800456e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004572:	6800      	ldr	r0, [r0, #0]
 8004574:	9301      	str	r3, [sp, #4]
 8004576:	f000 f837 	bl	80045e8 <_vfiprintf_r>
 800457a:	b002      	add	sp, #8
 800457c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004580:	b003      	add	sp, #12
 8004582:	4770      	bx	lr
 8004584:	20000010 	.word	0x20000010

08004588 <abort>:
 8004588:	b508      	push	{r3, lr}
 800458a:	2006      	movs	r0, #6
 800458c:	f000 fa00 	bl	8004990 <raise>
 8004590:	2001      	movs	r0, #1
 8004592:	f7fc fc53 	bl	8000e3c <_exit>

08004596 <__sfputc_r>:
 8004596:	6893      	ldr	r3, [r2, #8]
 8004598:	3b01      	subs	r3, #1
 800459a:	2b00      	cmp	r3, #0
 800459c:	b410      	push	{r4}
 800459e:	6093      	str	r3, [r2, #8]
 80045a0:	da08      	bge.n	80045b4 <__sfputc_r+0x1e>
 80045a2:	6994      	ldr	r4, [r2, #24]
 80045a4:	42a3      	cmp	r3, r4
 80045a6:	db01      	blt.n	80045ac <__sfputc_r+0x16>
 80045a8:	290a      	cmp	r1, #10
 80045aa:	d103      	bne.n	80045b4 <__sfputc_r+0x1e>
 80045ac:	f85d 4b04 	ldr.w	r4, [sp], #4
 80045b0:	f000 b932 	b.w	8004818 <__swbuf_r>
 80045b4:	6813      	ldr	r3, [r2, #0]
 80045b6:	1c58      	adds	r0, r3, #1
 80045b8:	6010      	str	r0, [r2, #0]
 80045ba:	7019      	strb	r1, [r3, #0]
 80045bc:	4608      	mov	r0, r1
 80045be:	f85d 4b04 	ldr.w	r4, [sp], #4
 80045c2:	4770      	bx	lr

080045c4 <__sfputs_r>:
 80045c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045c6:	4606      	mov	r6, r0
 80045c8:	460f      	mov	r7, r1
 80045ca:	4614      	mov	r4, r2
 80045cc:	18d5      	adds	r5, r2, r3
 80045ce:	42ac      	cmp	r4, r5
 80045d0:	d101      	bne.n	80045d6 <__sfputs_r+0x12>
 80045d2:	2000      	movs	r0, #0
 80045d4:	e007      	b.n	80045e6 <__sfputs_r+0x22>
 80045d6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80045da:	463a      	mov	r2, r7
 80045dc:	4630      	mov	r0, r6
 80045de:	f7ff ffda 	bl	8004596 <__sfputc_r>
 80045e2:	1c43      	adds	r3, r0, #1
 80045e4:	d1f3      	bne.n	80045ce <__sfputs_r+0xa>
 80045e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080045e8 <_vfiprintf_r>:
 80045e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80045ec:	460d      	mov	r5, r1
 80045ee:	b09d      	sub	sp, #116	@ 0x74
 80045f0:	4614      	mov	r4, r2
 80045f2:	4698      	mov	r8, r3
 80045f4:	4606      	mov	r6, r0
 80045f6:	b118      	cbz	r0, 8004600 <_vfiprintf_r+0x18>
 80045f8:	6a03      	ldr	r3, [r0, #32]
 80045fa:	b90b      	cbnz	r3, 8004600 <_vfiprintf_r+0x18>
 80045fc:	f7fe fac8 	bl	8002b90 <__sinit>
 8004600:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004602:	07d9      	lsls	r1, r3, #31
 8004604:	d405      	bmi.n	8004612 <_vfiprintf_r+0x2a>
 8004606:	89ab      	ldrh	r3, [r5, #12]
 8004608:	059a      	lsls	r2, r3, #22
 800460a:	d402      	bmi.n	8004612 <_vfiprintf_r+0x2a>
 800460c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800460e:	f7fe fbb6 	bl	8002d7e <__retarget_lock_acquire_recursive>
 8004612:	89ab      	ldrh	r3, [r5, #12]
 8004614:	071b      	lsls	r3, r3, #28
 8004616:	d501      	bpl.n	800461c <_vfiprintf_r+0x34>
 8004618:	692b      	ldr	r3, [r5, #16]
 800461a:	b99b      	cbnz	r3, 8004644 <_vfiprintf_r+0x5c>
 800461c:	4629      	mov	r1, r5
 800461e:	4630      	mov	r0, r6
 8004620:	f000 f938 	bl	8004894 <__swsetup_r>
 8004624:	b170      	cbz	r0, 8004644 <_vfiprintf_r+0x5c>
 8004626:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004628:	07dc      	lsls	r4, r3, #31
 800462a:	d504      	bpl.n	8004636 <_vfiprintf_r+0x4e>
 800462c:	f04f 30ff 	mov.w	r0, #4294967295
 8004630:	b01d      	add	sp, #116	@ 0x74
 8004632:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004636:	89ab      	ldrh	r3, [r5, #12]
 8004638:	0598      	lsls	r0, r3, #22
 800463a:	d4f7      	bmi.n	800462c <_vfiprintf_r+0x44>
 800463c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800463e:	f7fe fb9f 	bl	8002d80 <__retarget_lock_release_recursive>
 8004642:	e7f3      	b.n	800462c <_vfiprintf_r+0x44>
 8004644:	2300      	movs	r3, #0
 8004646:	9309      	str	r3, [sp, #36]	@ 0x24
 8004648:	2320      	movs	r3, #32
 800464a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800464e:	f8cd 800c 	str.w	r8, [sp, #12]
 8004652:	2330      	movs	r3, #48	@ 0x30
 8004654:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004804 <_vfiprintf_r+0x21c>
 8004658:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800465c:	f04f 0901 	mov.w	r9, #1
 8004660:	4623      	mov	r3, r4
 8004662:	469a      	mov	sl, r3
 8004664:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004668:	b10a      	cbz	r2, 800466e <_vfiprintf_r+0x86>
 800466a:	2a25      	cmp	r2, #37	@ 0x25
 800466c:	d1f9      	bne.n	8004662 <_vfiprintf_r+0x7a>
 800466e:	ebba 0b04 	subs.w	fp, sl, r4
 8004672:	d00b      	beq.n	800468c <_vfiprintf_r+0xa4>
 8004674:	465b      	mov	r3, fp
 8004676:	4622      	mov	r2, r4
 8004678:	4629      	mov	r1, r5
 800467a:	4630      	mov	r0, r6
 800467c:	f7ff ffa2 	bl	80045c4 <__sfputs_r>
 8004680:	3001      	adds	r0, #1
 8004682:	f000 80a7 	beq.w	80047d4 <_vfiprintf_r+0x1ec>
 8004686:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004688:	445a      	add	r2, fp
 800468a:	9209      	str	r2, [sp, #36]	@ 0x24
 800468c:	f89a 3000 	ldrb.w	r3, [sl]
 8004690:	2b00      	cmp	r3, #0
 8004692:	f000 809f 	beq.w	80047d4 <_vfiprintf_r+0x1ec>
 8004696:	2300      	movs	r3, #0
 8004698:	f04f 32ff 	mov.w	r2, #4294967295
 800469c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80046a0:	f10a 0a01 	add.w	sl, sl, #1
 80046a4:	9304      	str	r3, [sp, #16]
 80046a6:	9307      	str	r3, [sp, #28]
 80046a8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80046ac:	931a      	str	r3, [sp, #104]	@ 0x68
 80046ae:	4654      	mov	r4, sl
 80046b0:	2205      	movs	r2, #5
 80046b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80046b6:	4853      	ldr	r0, [pc, #332]	@ (8004804 <_vfiprintf_r+0x21c>)
 80046b8:	f7fb fd92 	bl	80001e0 <memchr>
 80046bc:	9a04      	ldr	r2, [sp, #16]
 80046be:	b9d8      	cbnz	r0, 80046f8 <_vfiprintf_r+0x110>
 80046c0:	06d1      	lsls	r1, r2, #27
 80046c2:	bf44      	itt	mi
 80046c4:	2320      	movmi	r3, #32
 80046c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80046ca:	0713      	lsls	r3, r2, #28
 80046cc:	bf44      	itt	mi
 80046ce:	232b      	movmi	r3, #43	@ 0x2b
 80046d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80046d4:	f89a 3000 	ldrb.w	r3, [sl]
 80046d8:	2b2a      	cmp	r3, #42	@ 0x2a
 80046da:	d015      	beq.n	8004708 <_vfiprintf_r+0x120>
 80046dc:	9a07      	ldr	r2, [sp, #28]
 80046de:	4654      	mov	r4, sl
 80046e0:	2000      	movs	r0, #0
 80046e2:	f04f 0c0a 	mov.w	ip, #10
 80046e6:	4621      	mov	r1, r4
 80046e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80046ec:	3b30      	subs	r3, #48	@ 0x30
 80046ee:	2b09      	cmp	r3, #9
 80046f0:	d94b      	bls.n	800478a <_vfiprintf_r+0x1a2>
 80046f2:	b1b0      	cbz	r0, 8004722 <_vfiprintf_r+0x13a>
 80046f4:	9207      	str	r2, [sp, #28]
 80046f6:	e014      	b.n	8004722 <_vfiprintf_r+0x13a>
 80046f8:	eba0 0308 	sub.w	r3, r0, r8
 80046fc:	fa09 f303 	lsl.w	r3, r9, r3
 8004700:	4313      	orrs	r3, r2
 8004702:	9304      	str	r3, [sp, #16]
 8004704:	46a2      	mov	sl, r4
 8004706:	e7d2      	b.n	80046ae <_vfiprintf_r+0xc6>
 8004708:	9b03      	ldr	r3, [sp, #12]
 800470a:	1d19      	adds	r1, r3, #4
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	9103      	str	r1, [sp, #12]
 8004710:	2b00      	cmp	r3, #0
 8004712:	bfbb      	ittet	lt
 8004714:	425b      	neglt	r3, r3
 8004716:	f042 0202 	orrlt.w	r2, r2, #2
 800471a:	9307      	strge	r3, [sp, #28]
 800471c:	9307      	strlt	r3, [sp, #28]
 800471e:	bfb8      	it	lt
 8004720:	9204      	strlt	r2, [sp, #16]
 8004722:	7823      	ldrb	r3, [r4, #0]
 8004724:	2b2e      	cmp	r3, #46	@ 0x2e
 8004726:	d10a      	bne.n	800473e <_vfiprintf_r+0x156>
 8004728:	7863      	ldrb	r3, [r4, #1]
 800472a:	2b2a      	cmp	r3, #42	@ 0x2a
 800472c:	d132      	bne.n	8004794 <_vfiprintf_r+0x1ac>
 800472e:	9b03      	ldr	r3, [sp, #12]
 8004730:	1d1a      	adds	r2, r3, #4
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	9203      	str	r2, [sp, #12]
 8004736:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800473a:	3402      	adds	r4, #2
 800473c:	9305      	str	r3, [sp, #20]
 800473e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004814 <_vfiprintf_r+0x22c>
 8004742:	7821      	ldrb	r1, [r4, #0]
 8004744:	2203      	movs	r2, #3
 8004746:	4650      	mov	r0, sl
 8004748:	f7fb fd4a 	bl	80001e0 <memchr>
 800474c:	b138      	cbz	r0, 800475e <_vfiprintf_r+0x176>
 800474e:	9b04      	ldr	r3, [sp, #16]
 8004750:	eba0 000a 	sub.w	r0, r0, sl
 8004754:	2240      	movs	r2, #64	@ 0x40
 8004756:	4082      	lsls	r2, r0
 8004758:	4313      	orrs	r3, r2
 800475a:	3401      	adds	r4, #1
 800475c:	9304      	str	r3, [sp, #16]
 800475e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004762:	4829      	ldr	r0, [pc, #164]	@ (8004808 <_vfiprintf_r+0x220>)
 8004764:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004768:	2206      	movs	r2, #6
 800476a:	f7fb fd39 	bl	80001e0 <memchr>
 800476e:	2800      	cmp	r0, #0
 8004770:	d03f      	beq.n	80047f2 <_vfiprintf_r+0x20a>
 8004772:	4b26      	ldr	r3, [pc, #152]	@ (800480c <_vfiprintf_r+0x224>)
 8004774:	bb1b      	cbnz	r3, 80047be <_vfiprintf_r+0x1d6>
 8004776:	9b03      	ldr	r3, [sp, #12]
 8004778:	3307      	adds	r3, #7
 800477a:	f023 0307 	bic.w	r3, r3, #7
 800477e:	3308      	adds	r3, #8
 8004780:	9303      	str	r3, [sp, #12]
 8004782:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004784:	443b      	add	r3, r7
 8004786:	9309      	str	r3, [sp, #36]	@ 0x24
 8004788:	e76a      	b.n	8004660 <_vfiprintf_r+0x78>
 800478a:	fb0c 3202 	mla	r2, ip, r2, r3
 800478e:	460c      	mov	r4, r1
 8004790:	2001      	movs	r0, #1
 8004792:	e7a8      	b.n	80046e6 <_vfiprintf_r+0xfe>
 8004794:	2300      	movs	r3, #0
 8004796:	3401      	adds	r4, #1
 8004798:	9305      	str	r3, [sp, #20]
 800479a:	4619      	mov	r1, r3
 800479c:	f04f 0c0a 	mov.w	ip, #10
 80047a0:	4620      	mov	r0, r4
 80047a2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80047a6:	3a30      	subs	r2, #48	@ 0x30
 80047a8:	2a09      	cmp	r2, #9
 80047aa:	d903      	bls.n	80047b4 <_vfiprintf_r+0x1cc>
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d0c6      	beq.n	800473e <_vfiprintf_r+0x156>
 80047b0:	9105      	str	r1, [sp, #20]
 80047b2:	e7c4      	b.n	800473e <_vfiprintf_r+0x156>
 80047b4:	fb0c 2101 	mla	r1, ip, r1, r2
 80047b8:	4604      	mov	r4, r0
 80047ba:	2301      	movs	r3, #1
 80047bc:	e7f0      	b.n	80047a0 <_vfiprintf_r+0x1b8>
 80047be:	ab03      	add	r3, sp, #12
 80047c0:	9300      	str	r3, [sp, #0]
 80047c2:	462a      	mov	r2, r5
 80047c4:	4b12      	ldr	r3, [pc, #72]	@ (8004810 <_vfiprintf_r+0x228>)
 80047c6:	a904      	add	r1, sp, #16
 80047c8:	4630      	mov	r0, r6
 80047ca:	f7fd fd9f 	bl	800230c <_printf_float>
 80047ce:	4607      	mov	r7, r0
 80047d0:	1c78      	adds	r0, r7, #1
 80047d2:	d1d6      	bne.n	8004782 <_vfiprintf_r+0x19a>
 80047d4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80047d6:	07d9      	lsls	r1, r3, #31
 80047d8:	d405      	bmi.n	80047e6 <_vfiprintf_r+0x1fe>
 80047da:	89ab      	ldrh	r3, [r5, #12]
 80047dc:	059a      	lsls	r2, r3, #22
 80047de:	d402      	bmi.n	80047e6 <_vfiprintf_r+0x1fe>
 80047e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80047e2:	f7fe facd 	bl	8002d80 <__retarget_lock_release_recursive>
 80047e6:	89ab      	ldrh	r3, [r5, #12]
 80047e8:	065b      	lsls	r3, r3, #25
 80047ea:	f53f af1f 	bmi.w	800462c <_vfiprintf_r+0x44>
 80047ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80047f0:	e71e      	b.n	8004630 <_vfiprintf_r+0x48>
 80047f2:	ab03      	add	r3, sp, #12
 80047f4:	9300      	str	r3, [sp, #0]
 80047f6:	462a      	mov	r2, r5
 80047f8:	4b05      	ldr	r3, [pc, #20]	@ (8004810 <_vfiprintf_r+0x228>)
 80047fa:	a904      	add	r1, sp, #16
 80047fc:	4630      	mov	r0, r6
 80047fe:	f7fe f81d 	bl	800283c <_printf_i>
 8004802:	e7e4      	b.n	80047ce <_vfiprintf_r+0x1e6>
 8004804:	08004c70 	.word	0x08004c70
 8004808:	08004c7a 	.word	0x08004c7a
 800480c:	0800230d 	.word	0x0800230d
 8004810:	080045c5 	.word	0x080045c5
 8004814:	08004c76 	.word	0x08004c76

08004818 <__swbuf_r>:
 8004818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800481a:	460e      	mov	r6, r1
 800481c:	4614      	mov	r4, r2
 800481e:	4605      	mov	r5, r0
 8004820:	b118      	cbz	r0, 800482a <__swbuf_r+0x12>
 8004822:	6a03      	ldr	r3, [r0, #32]
 8004824:	b90b      	cbnz	r3, 800482a <__swbuf_r+0x12>
 8004826:	f7fe f9b3 	bl	8002b90 <__sinit>
 800482a:	69a3      	ldr	r3, [r4, #24]
 800482c:	60a3      	str	r3, [r4, #8]
 800482e:	89a3      	ldrh	r3, [r4, #12]
 8004830:	071a      	lsls	r2, r3, #28
 8004832:	d501      	bpl.n	8004838 <__swbuf_r+0x20>
 8004834:	6923      	ldr	r3, [r4, #16]
 8004836:	b943      	cbnz	r3, 800484a <__swbuf_r+0x32>
 8004838:	4621      	mov	r1, r4
 800483a:	4628      	mov	r0, r5
 800483c:	f000 f82a 	bl	8004894 <__swsetup_r>
 8004840:	b118      	cbz	r0, 800484a <__swbuf_r+0x32>
 8004842:	f04f 37ff 	mov.w	r7, #4294967295
 8004846:	4638      	mov	r0, r7
 8004848:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800484a:	6823      	ldr	r3, [r4, #0]
 800484c:	6922      	ldr	r2, [r4, #16]
 800484e:	1a98      	subs	r0, r3, r2
 8004850:	6963      	ldr	r3, [r4, #20]
 8004852:	b2f6      	uxtb	r6, r6
 8004854:	4283      	cmp	r3, r0
 8004856:	4637      	mov	r7, r6
 8004858:	dc05      	bgt.n	8004866 <__swbuf_r+0x4e>
 800485a:	4621      	mov	r1, r4
 800485c:	4628      	mov	r0, r5
 800485e:	f7ff fde9 	bl	8004434 <_fflush_r>
 8004862:	2800      	cmp	r0, #0
 8004864:	d1ed      	bne.n	8004842 <__swbuf_r+0x2a>
 8004866:	68a3      	ldr	r3, [r4, #8]
 8004868:	3b01      	subs	r3, #1
 800486a:	60a3      	str	r3, [r4, #8]
 800486c:	6823      	ldr	r3, [r4, #0]
 800486e:	1c5a      	adds	r2, r3, #1
 8004870:	6022      	str	r2, [r4, #0]
 8004872:	701e      	strb	r6, [r3, #0]
 8004874:	6962      	ldr	r2, [r4, #20]
 8004876:	1c43      	adds	r3, r0, #1
 8004878:	429a      	cmp	r2, r3
 800487a:	d004      	beq.n	8004886 <__swbuf_r+0x6e>
 800487c:	89a3      	ldrh	r3, [r4, #12]
 800487e:	07db      	lsls	r3, r3, #31
 8004880:	d5e1      	bpl.n	8004846 <__swbuf_r+0x2e>
 8004882:	2e0a      	cmp	r6, #10
 8004884:	d1df      	bne.n	8004846 <__swbuf_r+0x2e>
 8004886:	4621      	mov	r1, r4
 8004888:	4628      	mov	r0, r5
 800488a:	f7ff fdd3 	bl	8004434 <_fflush_r>
 800488e:	2800      	cmp	r0, #0
 8004890:	d0d9      	beq.n	8004846 <__swbuf_r+0x2e>
 8004892:	e7d6      	b.n	8004842 <__swbuf_r+0x2a>

08004894 <__swsetup_r>:
 8004894:	b538      	push	{r3, r4, r5, lr}
 8004896:	4b29      	ldr	r3, [pc, #164]	@ (800493c <__swsetup_r+0xa8>)
 8004898:	4605      	mov	r5, r0
 800489a:	6818      	ldr	r0, [r3, #0]
 800489c:	460c      	mov	r4, r1
 800489e:	b118      	cbz	r0, 80048a8 <__swsetup_r+0x14>
 80048a0:	6a03      	ldr	r3, [r0, #32]
 80048a2:	b90b      	cbnz	r3, 80048a8 <__swsetup_r+0x14>
 80048a4:	f7fe f974 	bl	8002b90 <__sinit>
 80048a8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80048ac:	0719      	lsls	r1, r3, #28
 80048ae:	d422      	bmi.n	80048f6 <__swsetup_r+0x62>
 80048b0:	06da      	lsls	r2, r3, #27
 80048b2:	d407      	bmi.n	80048c4 <__swsetup_r+0x30>
 80048b4:	2209      	movs	r2, #9
 80048b6:	602a      	str	r2, [r5, #0]
 80048b8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80048bc:	81a3      	strh	r3, [r4, #12]
 80048be:	f04f 30ff 	mov.w	r0, #4294967295
 80048c2:	e033      	b.n	800492c <__swsetup_r+0x98>
 80048c4:	0758      	lsls	r0, r3, #29
 80048c6:	d512      	bpl.n	80048ee <__swsetup_r+0x5a>
 80048c8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80048ca:	b141      	cbz	r1, 80048de <__swsetup_r+0x4a>
 80048cc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80048d0:	4299      	cmp	r1, r3
 80048d2:	d002      	beq.n	80048da <__swsetup_r+0x46>
 80048d4:	4628      	mov	r0, r5
 80048d6:	f7ff f8af 	bl	8003a38 <_free_r>
 80048da:	2300      	movs	r3, #0
 80048dc:	6363      	str	r3, [r4, #52]	@ 0x34
 80048de:	89a3      	ldrh	r3, [r4, #12]
 80048e0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80048e4:	81a3      	strh	r3, [r4, #12]
 80048e6:	2300      	movs	r3, #0
 80048e8:	6063      	str	r3, [r4, #4]
 80048ea:	6923      	ldr	r3, [r4, #16]
 80048ec:	6023      	str	r3, [r4, #0]
 80048ee:	89a3      	ldrh	r3, [r4, #12]
 80048f0:	f043 0308 	orr.w	r3, r3, #8
 80048f4:	81a3      	strh	r3, [r4, #12]
 80048f6:	6923      	ldr	r3, [r4, #16]
 80048f8:	b94b      	cbnz	r3, 800490e <__swsetup_r+0x7a>
 80048fa:	89a3      	ldrh	r3, [r4, #12]
 80048fc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004900:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004904:	d003      	beq.n	800490e <__swsetup_r+0x7a>
 8004906:	4621      	mov	r1, r4
 8004908:	4628      	mov	r0, r5
 800490a:	f000 f883 	bl	8004a14 <__smakebuf_r>
 800490e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004912:	f013 0201 	ands.w	r2, r3, #1
 8004916:	d00a      	beq.n	800492e <__swsetup_r+0x9a>
 8004918:	2200      	movs	r2, #0
 800491a:	60a2      	str	r2, [r4, #8]
 800491c:	6962      	ldr	r2, [r4, #20]
 800491e:	4252      	negs	r2, r2
 8004920:	61a2      	str	r2, [r4, #24]
 8004922:	6922      	ldr	r2, [r4, #16]
 8004924:	b942      	cbnz	r2, 8004938 <__swsetup_r+0xa4>
 8004926:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800492a:	d1c5      	bne.n	80048b8 <__swsetup_r+0x24>
 800492c:	bd38      	pop	{r3, r4, r5, pc}
 800492e:	0799      	lsls	r1, r3, #30
 8004930:	bf58      	it	pl
 8004932:	6962      	ldrpl	r2, [r4, #20]
 8004934:	60a2      	str	r2, [r4, #8]
 8004936:	e7f4      	b.n	8004922 <__swsetup_r+0x8e>
 8004938:	2000      	movs	r0, #0
 800493a:	e7f7      	b.n	800492c <__swsetup_r+0x98>
 800493c:	20000010 	.word	0x20000010

08004940 <_raise_r>:
 8004940:	291f      	cmp	r1, #31
 8004942:	b538      	push	{r3, r4, r5, lr}
 8004944:	4605      	mov	r5, r0
 8004946:	460c      	mov	r4, r1
 8004948:	d904      	bls.n	8004954 <_raise_r+0x14>
 800494a:	2316      	movs	r3, #22
 800494c:	6003      	str	r3, [r0, #0]
 800494e:	f04f 30ff 	mov.w	r0, #4294967295
 8004952:	bd38      	pop	{r3, r4, r5, pc}
 8004954:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8004956:	b112      	cbz	r2, 800495e <_raise_r+0x1e>
 8004958:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800495c:	b94b      	cbnz	r3, 8004972 <_raise_r+0x32>
 800495e:	4628      	mov	r0, r5
 8004960:	f000 f830 	bl	80049c4 <_getpid_r>
 8004964:	4622      	mov	r2, r4
 8004966:	4601      	mov	r1, r0
 8004968:	4628      	mov	r0, r5
 800496a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800496e:	f000 b817 	b.w	80049a0 <_kill_r>
 8004972:	2b01      	cmp	r3, #1
 8004974:	d00a      	beq.n	800498c <_raise_r+0x4c>
 8004976:	1c59      	adds	r1, r3, #1
 8004978:	d103      	bne.n	8004982 <_raise_r+0x42>
 800497a:	2316      	movs	r3, #22
 800497c:	6003      	str	r3, [r0, #0]
 800497e:	2001      	movs	r0, #1
 8004980:	e7e7      	b.n	8004952 <_raise_r+0x12>
 8004982:	2100      	movs	r1, #0
 8004984:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8004988:	4620      	mov	r0, r4
 800498a:	4798      	blx	r3
 800498c:	2000      	movs	r0, #0
 800498e:	e7e0      	b.n	8004952 <_raise_r+0x12>

08004990 <raise>:
 8004990:	4b02      	ldr	r3, [pc, #8]	@ (800499c <raise+0xc>)
 8004992:	4601      	mov	r1, r0
 8004994:	6818      	ldr	r0, [r3, #0]
 8004996:	f7ff bfd3 	b.w	8004940 <_raise_r>
 800499a:	bf00      	nop
 800499c:	20000010 	.word	0x20000010

080049a0 <_kill_r>:
 80049a0:	b538      	push	{r3, r4, r5, lr}
 80049a2:	4d07      	ldr	r5, [pc, #28]	@ (80049c0 <_kill_r+0x20>)
 80049a4:	2300      	movs	r3, #0
 80049a6:	4604      	mov	r4, r0
 80049a8:	4608      	mov	r0, r1
 80049aa:	4611      	mov	r1, r2
 80049ac:	602b      	str	r3, [r5, #0]
 80049ae:	f7fc fa35 	bl	8000e1c <_kill>
 80049b2:	1c43      	adds	r3, r0, #1
 80049b4:	d102      	bne.n	80049bc <_kill_r+0x1c>
 80049b6:	682b      	ldr	r3, [r5, #0]
 80049b8:	b103      	cbz	r3, 80049bc <_kill_r+0x1c>
 80049ba:	6023      	str	r3, [r4, #0]
 80049bc:	bd38      	pop	{r3, r4, r5, pc}
 80049be:	bf00      	nop
 80049c0:	20000408 	.word	0x20000408

080049c4 <_getpid_r>:
 80049c4:	f7fc ba22 	b.w	8000e0c <_getpid>

080049c8 <__swhatbuf_r>:
 80049c8:	b570      	push	{r4, r5, r6, lr}
 80049ca:	460c      	mov	r4, r1
 80049cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80049d0:	2900      	cmp	r1, #0
 80049d2:	b096      	sub	sp, #88	@ 0x58
 80049d4:	4615      	mov	r5, r2
 80049d6:	461e      	mov	r6, r3
 80049d8:	da0d      	bge.n	80049f6 <__swhatbuf_r+0x2e>
 80049da:	89a3      	ldrh	r3, [r4, #12]
 80049dc:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80049e0:	f04f 0100 	mov.w	r1, #0
 80049e4:	bf14      	ite	ne
 80049e6:	2340      	movne	r3, #64	@ 0x40
 80049e8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80049ec:	2000      	movs	r0, #0
 80049ee:	6031      	str	r1, [r6, #0]
 80049f0:	602b      	str	r3, [r5, #0]
 80049f2:	b016      	add	sp, #88	@ 0x58
 80049f4:	bd70      	pop	{r4, r5, r6, pc}
 80049f6:	466a      	mov	r2, sp
 80049f8:	f000 f848 	bl	8004a8c <_fstat_r>
 80049fc:	2800      	cmp	r0, #0
 80049fe:	dbec      	blt.n	80049da <__swhatbuf_r+0x12>
 8004a00:	9901      	ldr	r1, [sp, #4]
 8004a02:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004a06:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004a0a:	4259      	negs	r1, r3
 8004a0c:	4159      	adcs	r1, r3
 8004a0e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004a12:	e7eb      	b.n	80049ec <__swhatbuf_r+0x24>

08004a14 <__smakebuf_r>:
 8004a14:	898b      	ldrh	r3, [r1, #12]
 8004a16:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004a18:	079d      	lsls	r5, r3, #30
 8004a1a:	4606      	mov	r6, r0
 8004a1c:	460c      	mov	r4, r1
 8004a1e:	d507      	bpl.n	8004a30 <__smakebuf_r+0x1c>
 8004a20:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004a24:	6023      	str	r3, [r4, #0]
 8004a26:	6123      	str	r3, [r4, #16]
 8004a28:	2301      	movs	r3, #1
 8004a2a:	6163      	str	r3, [r4, #20]
 8004a2c:	b003      	add	sp, #12
 8004a2e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a30:	ab01      	add	r3, sp, #4
 8004a32:	466a      	mov	r2, sp
 8004a34:	f7ff ffc8 	bl	80049c8 <__swhatbuf_r>
 8004a38:	9f00      	ldr	r7, [sp, #0]
 8004a3a:	4605      	mov	r5, r0
 8004a3c:	4639      	mov	r1, r7
 8004a3e:	4630      	mov	r0, r6
 8004a40:	f7ff f86e 	bl	8003b20 <_malloc_r>
 8004a44:	b948      	cbnz	r0, 8004a5a <__smakebuf_r+0x46>
 8004a46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a4a:	059a      	lsls	r2, r3, #22
 8004a4c:	d4ee      	bmi.n	8004a2c <__smakebuf_r+0x18>
 8004a4e:	f023 0303 	bic.w	r3, r3, #3
 8004a52:	f043 0302 	orr.w	r3, r3, #2
 8004a56:	81a3      	strh	r3, [r4, #12]
 8004a58:	e7e2      	b.n	8004a20 <__smakebuf_r+0xc>
 8004a5a:	89a3      	ldrh	r3, [r4, #12]
 8004a5c:	6020      	str	r0, [r4, #0]
 8004a5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004a62:	81a3      	strh	r3, [r4, #12]
 8004a64:	9b01      	ldr	r3, [sp, #4]
 8004a66:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004a6a:	b15b      	cbz	r3, 8004a84 <__smakebuf_r+0x70>
 8004a6c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004a70:	4630      	mov	r0, r6
 8004a72:	f000 f81d 	bl	8004ab0 <_isatty_r>
 8004a76:	b128      	cbz	r0, 8004a84 <__smakebuf_r+0x70>
 8004a78:	89a3      	ldrh	r3, [r4, #12]
 8004a7a:	f023 0303 	bic.w	r3, r3, #3
 8004a7e:	f043 0301 	orr.w	r3, r3, #1
 8004a82:	81a3      	strh	r3, [r4, #12]
 8004a84:	89a3      	ldrh	r3, [r4, #12]
 8004a86:	431d      	orrs	r5, r3
 8004a88:	81a5      	strh	r5, [r4, #12]
 8004a8a:	e7cf      	b.n	8004a2c <__smakebuf_r+0x18>

08004a8c <_fstat_r>:
 8004a8c:	b538      	push	{r3, r4, r5, lr}
 8004a8e:	4d07      	ldr	r5, [pc, #28]	@ (8004aac <_fstat_r+0x20>)
 8004a90:	2300      	movs	r3, #0
 8004a92:	4604      	mov	r4, r0
 8004a94:	4608      	mov	r0, r1
 8004a96:	4611      	mov	r1, r2
 8004a98:	602b      	str	r3, [r5, #0]
 8004a9a:	f7fc fa1f 	bl	8000edc <_fstat>
 8004a9e:	1c43      	adds	r3, r0, #1
 8004aa0:	d102      	bne.n	8004aa8 <_fstat_r+0x1c>
 8004aa2:	682b      	ldr	r3, [r5, #0]
 8004aa4:	b103      	cbz	r3, 8004aa8 <_fstat_r+0x1c>
 8004aa6:	6023      	str	r3, [r4, #0]
 8004aa8:	bd38      	pop	{r3, r4, r5, pc}
 8004aaa:	bf00      	nop
 8004aac:	20000408 	.word	0x20000408

08004ab0 <_isatty_r>:
 8004ab0:	b538      	push	{r3, r4, r5, lr}
 8004ab2:	4d06      	ldr	r5, [pc, #24]	@ (8004acc <_isatty_r+0x1c>)
 8004ab4:	2300      	movs	r3, #0
 8004ab6:	4604      	mov	r4, r0
 8004ab8:	4608      	mov	r0, r1
 8004aba:	602b      	str	r3, [r5, #0]
 8004abc:	f7fc fa1e 	bl	8000efc <_isatty>
 8004ac0:	1c43      	adds	r3, r0, #1
 8004ac2:	d102      	bne.n	8004aca <_isatty_r+0x1a>
 8004ac4:	682b      	ldr	r3, [r5, #0]
 8004ac6:	b103      	cbz	r3, 8004aca <_isatty_r+0x1a>
 8004ac8:	6023      	str	r3, [r4, #0]
 8004aca:	bd38      	pop	{r3, r4, r5, pc}
 8004acc:	20000408 	.word	0x20000408

08004ad0 <_init>:
 8004ad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ad2:	bf00      	nop
 8004ad4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ad6:	bc08      	pop	{r3}
 8004ad8:	469e      	mov	lr, r3
 8004ada:	4770      	bx	lr

08004adc <_fini>:
 8004adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ade:	bf00      	nop
 8004ae0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004ae2:	bc08      	pop	{r3}
 8004ae4:	469e      	mov	lr, r3
 8004ae6:	4770      	bx	lr
