

================================================================
== Vivado HLS Report for 'interp1'
================================================================
* Date:           Wed Dec 10 22:44:45 2014

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        hls.prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  639|  639|  639|  639|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  370|  370|        50|          1|          1|   322|    yes   |
        |- Loop 2  |  264|  264|        10|          1|          1|   256|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    263|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      8|    2267|   2256|
|Memory           |        4|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    191|
|Register         |        -|      -|     468|      -|
|ShiftMemory      |        -|      -|       0|    190|
+-----------------+---------+-------+--------+-------+
|Total            |        4|      8|    2735|   2900|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      3|       2|      5|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+-------------------------+---------+-------+------+------+
    |           Instance          |          Module         | BRAM_18K| DSP48E|  FF  |  LUT |
    +-----------------------------+-------------------------+---------+-------+------+------+
    |top_mul_32s_32s_38_6_U61     |top_mul_32s_32s_38_6     |        0|      4|    45|    21|
    |top_mul_32s_32s_38_6_U62     |top_mul_32s_32s_38_6     |        0|      4|    45|    21|
    |top_sdiv_38ns_38s_38_41_U60  |top_sdiv_38ns_38s_38_41  |        0|      0|  2177|  2214|
    +-----------------------------+-------------------------+---------+-------+------+------+
    |Total                        |                         |        0|      8|  2267|  2256|
    +-----------------------------+-------------------------+---------+-------+------+------+

    * Memory: 
    +---------------+--------------+---------+------+-----+------+-------------+
    |     Memory    |    Module    | BRAM_18K| Words| Bits| Banks| W*Bits*Banks|
    +---------------+--------------+---------+------+-----+------+-------------+
    |dx_V_U         |interp1_dx_V  |        1|   323|   32|     1|        10336|
    |dy_V_U         |interp1_dx_V  |        1|   323|   32|     1|        10336|
    |slope_V_U      |interp1_dx_V  |        1|   323|   32|     1|        10336|
    |intercept_V_U  |interp1_dx_V  |        1|   323|   32|     1|        10336|
    +---------------+--------------+---------+------+-----+------+-------------+
    |Total          |              |        4|  1292|  128|     4|        41344|
    +---------------+--------------+---------+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Shift register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |exitcond2_reg_602   |  0|   1|    1|          0|
    |exitcond_reg_492    |  0|   2|    1|          0|
    |p_Val2_275_reg_534  |  0|  64|   32|          0|
    |p_Val2_277_reg_545  |  0|  64|   32|          0|
    |p_Val2_281_reg_651  |  0|  32|   32|          0|
    |tmp_16_reg_611      |  0|   9|   64|         55|
    |tmp_reg_501         |  0|  18|   64|         55|
    +--------------------+---+----+-----+-----------+
    |Total               |  0| 190|  226|        110|
    +--------------------+---+----+-----+-----------+

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_299_p2         |     +    |      0|  0|   9|           9|           1|
    |i_4_fu_390_p2         |     +    |      0|  0|   9|           9|           1|
    |r_V_133_fu_476_p2     |     +    |      0|  0|  38|          38|          38|
    |ret_V_1_fu_423_p2     |     +    |      0|  0|  26|          26|           1|
    |p_Val2_278_fu_322_p2  |     -    |      0|  0|  32|          32|          32|
    |r_V_132_fu_368_p2     |     -    |      0|  0|  38|          38|          38|
    |r_V_fu_317_p2         |     -    |      0|  0|  32|          32|          32|
    |p_s_fu_435_p3         |  Select  |      0|  0|  26|           1|          26|
    |ret_V_2_fu_443_p3     |  Select  |      0|  0|  26|           1|          26|
    |exitcond2_fu_384_p2   |   icmp   |      0|  0|  11|           9|          10|
    |exitcond_fu_293_p2    |   icmp   |      0|  0|  10|           9|           9|
    |tmp_17_fu_429_p2      |   icmp   |      0|  0|   6|           6|           1|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 263|         210|         215|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |dx_V_address0         |   9|          3|    9|         27|
    |dx_V_d0               |  32|          2|   32|         64|
    |dy_V_address0         |   9|          3|    9|         27|
    |dy_V_d0               |  32|          2|   32|         64|
    |i_3_reg_281           |   9|          2|    9|         18|
    |i_phi_fu_274_p4       |   9|          2|    9|         18|
    |i_reg_270             |   9|          2|    9|         18|
    |intercept_V_address0  |   9|          4|    9|         36|
    |intercept_V_d0        |  32|          2|   32|         64|
    |slope_V_address0      |   9|          4|    9|         36|
    |slope_V_d0            |  32|          2|   32|         64|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 191|         28|  191|        436|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+-----+-----------+
    |                   Name                  | FF | Bits| Const Bits|
    +-----------------------------------------+----+-----+-----------+
    |ap_CS_fsm                                |   3|    3|          0|
    |ap_reg_ppiten_pp0_it0                    |   1|    1|          0|
    |ap_reg_ppiten_pp0_it1                    |   1|    1|          0|
    |ap_reg_ppiten_pp0_it10                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it11                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it12                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it13                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it14                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it15                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it16                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it17                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it18                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it19                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it2                    |   1|    1|          0|
    |ap_reg_ppiten_pp0_it20                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it21                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it22                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it23                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it24                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it25                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it26                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it27                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it28                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it29                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it3                    |   1|    1|          0|
    |ap_reg_ppiten_pp0_it30                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it31                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it32                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it33                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it34                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it35                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it36                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it37                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it38                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it39                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it4                    |   1|    1|          0|
    |ap_reg_ppiten_pp0_it40                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it41                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it42                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it43                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it44                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it45                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it46                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it47                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it48                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it49                   |   1|    1|          0|
    |ap_reg_ppiten_pp0_it5                    |   1|    1|          0|
    |ap_reg_ppiten_pp0_it6                    |   1|    1|          0|
    |ap_reg_ppiten_pp0_it7                    |   1|    1|          0|
    |ap_reg_ppiten_pp0_it8                    |   1|    1|          0|
    |ap_reg_ppiten_pp0_it9                    |   1|    1|          0|
    |ap_reg_ppiten_pp1_it0                    |   1|    1|          0|
    |ap_reg_ppiten_pp1_it1                    |   1|    1|          0|
    |ap_reg_ppiten_pp1_it2                    |   1|    1|          0|
    |ap_reg_ppiten_pp1_it3                    |   1|    1|          0|
    |ap_reg_ppiten_pp1_it4                    |   1|    1|          0|
    |ap_reg_ppiten_pp1_it5                    |   1|    1|          0|
    |ap_reg_ppiten_pp1_it6                    |   1|    1|          0|
    |ap_reg_ppiten_pp1_it7                    |   1|    1|          0|
    |ap_reg_ppiten_pp1_it8                    |   1|    1|          0|
    |ap_reg_ppiten_pp1_it9                    |   1|    1|          0|
    |ap_reg_ppstg_p_Val2_280_reg_621_pp1_it2  |  32|   32|          0|
    |exitcond2_reg_602                        |   1|    1|          0|
    |exitcond_reg_492                         |   1|    1|          0|
    |i_2_reg_496                              |   9|    9|          0|
    |i_3_reg_281                              |   9|    9|          0|
    |i_reg_270                                |   9|    9|          0|
    |lhs_V_cast_reg_656                       |  38|   38|          0|
    |p_Val2_275_reg_534                       |  32|   32|          0|
    |p_Val2_276_reg_540                       |  32|   32|          0|
    |p_Val2_277_reg_545                       |  32|   32|          0|
    |p_Val2_280_reg_621                       |  32|   32|          0|
    |p_Val2_281_reg_651                       |  32|   32|          0|
    |p_Val2_s_reg_529                         |  32|   32|          0|
    |ret_V_2_reg_626                          |  26|   26|          0|
    |rhs_V_cast_reg_577                       |  38|   38|          0|
    |tmp_16_reg_611                           |   9|   64|         55|
    |tmp_95_reg_561                           |  32|   32|          0|
    |tmp_reg_501                              |   9|   64|         55|
    +-----------------------------------------+----+-----+-----------+
    |Total                                    | 468|  578|        110|
    +-----------------------------------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+-----------+-------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol |   Source Object   |    C Type    |
+----------------------------+-----+-----+-----------+-------------------+--------------+
|ap_clk                      |  in |    1|          -|      interp1      | return value |
|ap_rst                      |  in |    1|          -|      interp1      | return value |
|ap_start                    |  in |    1|          -|      interp1      | return value |
|ap_done                     | out |    1|          -|      interp1      | return value |
|ap_idle                     | out |    1|          -|      interp1      | return value |
|ap_ready                    | out |    1|          -|      interp1      | return value |
|index_input_V_address0      | out |    9| ap_memory |   index_input_V   |     array    |
|index_input_V_ce0           | out |    1| ap_memory |   index_input_V   |     array    |
|index_input_V_q0            |  in |   32| ap_memory |   index_input_V   |     array    |
|index_input_V_address1      | out |    9| ap_memory |   index_input_V   |     array    |
|index_input_V_ce1           | out |    1| ap_memory |   index_input_V   |     array    |
|index_input_V_q1            |  in |   32| ap_memory |   index_input_V   |     array    |
|transfer_array_V_address0   | out |    9| ap_memory |  transfer_array_V |     array    |
|transfer_array_V_ce0        | out |    1| ap_memory |  transfer_array_V |     array    |
|transfer_array_V_q0         |  in |   32| ap_memory |  transfer_array_V |     array    |
|transfer_array_V_address1   | out |    9| ap_memory |  transfer_array_V |     array    |
|transfer_array_V_ce1        | out |    1| ap_memory |  transfer_array_V |     array    |
|transfer_array_V_q1         |  in |   32| ap_memory |  transfer_array_V |     array    |
|index_output_V_address0     | out |    8| ap_memory |   index_output_V  |     array    |
|index_output_V_ce0          | out |    1| ap_memory |   index_output_V  |     array    |
|index_output_V_q0           |  in |   32| ap_memory |   index_output_V  |     array    |
|output_realtime_V_address0  | out |    8| ap_memory | output_realtime_V |     array    |
|output_realtime_V_ce0       | out |    1| ap_memory | output_realtime_V |     array    |
|output_realtime_V_we0       | out |    1| ap_memory | output_realtime_V |     array    |
|output_realtime_V_d0        | out |   32| ap_memory | output_realtime_V |     array    |
+----------------------------+-----+-----+-----------+-------------------+--------------+

