// Seed: 3820226296
module module_0 (
    output uwire id_0,
    input uwire id_1,
    output wor id_2,
    input wire id_3,
    input uwire id_4,
    output tri0 id_5,
    input tri0 id_6,
    output supply0 id_7,
    output supply0 id_8,
    output supply0 id_9,
    input wand id_10
);
  genvar id_12;
  assign id_7 = id_10;
  wire id_13;
endmodule
module module_1 (
    input supply1 id_0
    , id_9,
    input supply0 id_1,
    input tri1 id_2,
    input tri1 id_3,
    output tri1 id_4
    , id_10, id_11,
    input wor id_5,
    input tri0 id_6,
    input supply1 id_7
);
  assign id_10[1] = -1;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_4,
      id_6,
      id_6,
      id_4,
      id_7,
      id_4,
      id_4,
      id_4,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
