# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../PLL.gen/sources_1/bd/pll_design/ipshared/30ef" \
"../../../../PLL.ip_user_files/bd/pll_design/ip/pll_design_clk_wiz_0_0/pll_design_clk_wiz_0_0_clk_wiz.v" \
"../../../../PLL.ip_user_files/bd/pll_design/ip/pll_design_clk_wiz_0_0/pll_design_clk_wiz_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
