//
// File created by:  xrun
// Do not modify this file
//
-VFILE
/home/eda/CBDK018_TSMC_Artisan/CIC/Verilog/tsmc18_neg.v
-DEFINE
GATE
-DEFINE
USECOLOR
-DEFINE
SDF
