/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire [6:0] _10_;
  wire [38:0] _11_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_26z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [6:0] celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire [13:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_64z;
  wire [2:0] celloutsig_0_68z;
  wire celloutsig_0_69z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [5:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_30z = !(celloutsig_0_7z ? celloutsig_0_13z[5] : celloutsig_0_1z);
  assign celloutsig_1_5z = !(in_data[168] ? _00_ : in_data[176]);
  assign celloutsig_1_6z = !(celloutsig_1_2z ? celloutsig_1_5z : _01_);
  assign celloutsig_1_12z = !(celloutsig_1_5z ? celloutsig_1_2z : in_data[150]);
  assign celloutsig_0_8z = !(_03_ ? celloutsig_0_1z : _02_);
  assign celloutsig_0_16z = !(in_data[64] ? celloutsig_0_0z : celloutsig_0_1z);
  assign celloutsig_0_21z = !(in_data[35] ? celloutsig_0_7z : celloutsig_0_11z[1]);
  assign celloutsig_0_3z = ~((celloutsig_0_2z | in_data[54]) & celloutsig_0_1z);
  assign celloutsig_0_48z = ~((in_data[18] | celloutsig_0_35z) & celloutsig_0_38z);
  assign celloutsig_0_49z = ~((celloutsig_0_8z | _05_) & celloutsig_0_0z);
  assign celloutsig_0_69z = ~((celloutsig_0_64z | celloutsig_0_4z) & celloutsig_0_36z);
  assign celloutsig_1_3z = ~((in_data[123] | celloutsig_1_2z) & celloutsig_1_1z);
  assign celloutsig_0_7z = ~((celloutsig_0_1z | celloutsig_0_5z[7]) & celloutsig_0_5z[0]);
  assign celloutsig_0_10z = ~((celloutsig_0_2z | celloutsig_0_8z) & _06_);
  assign celloutsig_0_0z = ~((in_data[66] | in_data[94]) & (in_data[20] | in_data[23]));
  assign celloutsig_0_36z = ~((celloutsig_0_12z | celloutsig_0_4z) & (celloutsig_0_3z | celloutsig_0_33z[2]));
  assign celloutsig_0_39z = ~((celloutsig_0_12z | _07_) & (celloutsig_0_22z | celloutsig_0_22z));
  assign celloutsig_0_4z = ~((celloutsig_0_0z | celloutsig_0_3z) & (celloutsig_0_1z | in_data[76]));
  assign celloutsig_1_7z = ~((celloutsig_1_3z | celloutsig_1_3z) & (celloutsig_1_5z | celloutsig_1_2z));
  assign celloutsig_1_18z = ~((celloutsig_1_2z | celloutsig_1_5z) & (celloutsig_1_8z | celloutsig_1_2z));
  assign celloutsig_0_38z = celloutsig_0_17z[0] ^ celloutsig_0_9z;
  assign celloutsig_0_52z = celloutsig_0_22z ^ celloutsig_0_26z;
  assign celloutsig_0_64z = celloutsig_0_43z ^ celloutsig_0_9z;
  assign celloutsig_1_8z = _00_ ^ celloutsig_1_7z;
  assign celloutsig_0_12z = _02_ ^ _03_;
  assign celloutsig_0_15z = celloutsig_0_13z[7] ^ celloutsig_0_11z[1];
  reg [2:0] _38_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _38_ <= 3'h0;
    else _38_ <= in_data[16:14];
  assign { _02_, _03_, _06_ } = _38_;
  reg [6:0] _39_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _39_ <= 7'h00;
    else _39_ <= in_data[111:105];
  assign { _10_[6], _00_, _10_[4:2], _01_, _10_[0] } = _39_;
  reg [38:0] _40_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _40_ <= 39'h0000000000;
    else _40_ <= { in_data[61:42], celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_9z };
  assign { _11_[38:36], _07_, _11_[34:32], _04_, _11_[30:11], _09_, _05_, _11_[8], _08_, _11_[6:0] } = _40_;
  assign celloutsig_1_1z = in_data[185:181] < in_data[165:161];
  assign celloutsig_1_11z = { celloutsig_1_10z[2:0], celloutsig_1_2z } < { celloutsig_1_9z[1:0], celloutsig_1_6z, celloutsig_1_8z };
  assign celloutsig_0_14z = { celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_4z } < { celloutsig_0_11z[2], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_1z = { in_data[72:43], celloutsig_0_0z } < in_data[81:51];
  assign celloutsig_0_22z = { celloutsig_0_13z[5:1], celloutsig_0_4z } < { celloutsig_0_5z[7:5], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_26z = { in_data[83:65], celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_8z } < { celloutsig_0_18z[0], celloutsig_0_1z, celloutsig_0_11z, _02_, _03_, _06_, celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_5z = { in_data[16:9], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z } % { 1'h1, in_data[39:33], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_18z = { celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_4z } % { 1'h1, celloutsig_0_11z[1:0] };
  assign celloutsig_0_33z = celloutsig_0_17z[5] ? { celloutsig_0_17z[2:0], celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_22z, celloutsig_0_21z } : { celloutsig_0_17z[6], 1'h0, celloutsig_0_17z[4:0] };
  assign celloutsig_0_68z = celloutsig_0_14z ? { celloutsig_0_60z, celloutsig_0_0z, celloutsig_0_48z } : celloutsig_0_13z[6:4];
  assign celloutsig_0_13z = celloutsig_0_10z ? { 1'h1, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, 1'h1, celloutsig_0_12z } : in_data[24:15];
  assign celloutsig_0_17z = celloutsig_0_9z ? { celloutsig_0_13z[5:0], celloutsig_0_8z } : { celloutsig_0_5z[13:10], 1'h0, celloutsig_0_4z, celloutsig_0_16z };
  assign celloutsig_0_43z = celloutsig_0_39z & celloutsig_0_21z;
  assign celloutsig_0_60z = celloutsig_0_52z & celloutsig_0_49z;
  assign celloutsig_1_2z = _00_ & _10_[6];
  assign celloutsig_1_4z = in_data[137] & in_data[98];
  assign celloutsig_1_19z = celloutsig_1_11z & celloutsig_1_12z;
  assign celloutsig_0_9z = celloutsig_0_8z & celloutsig_0_1z;
  assign celloutsig_0_2z = in_data[0] & in_data[49];
  assign celloutsig_0_35z = | { celloutsig_0_30z, celloutsig_0_26z, celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_13z[9:6], celloutsig_0_13z[1], celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_1_9z = { in_data[106:104], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_8z } >> { celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_1_10z = { in_data[187], celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_1z } >> { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_11z = { celloutsig_0_5z[1], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_3z } >> { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_7z };
  assign { _10_[5], _10_[1] } = { _00_, _01_ };
  assign { _11_[35], _11_[31], _11_[10:9], _11_[7] } = { _07_, _04_, _09_, _05_, _08_ };
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_68z, celloutsig_0_69z };
endmodule
