read -sv run_verilog_mid/adder_32b_9_87_f430b1044357739aa7e3ec78abb2f75f.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_87_f430b1044357739aa7e3ec78abb2f75f_yosys.v
