{
  "title": "GitHub Verilog Languages Daily Trending",
  "description": "Daily Trending of Verilog Languages in GitHub",
  "link": "https://github.com/isboyjc/github-trending-api",
  "pubDate": "Thu, 17 Oct 2024 13:27:53 GMT",
  "items": [
    {
      "title": "EttusResearch/uhd",
      "url": "https://github.com/EttusResearch/uhd",
      "description": "The USRPâ„¢ Hardware Driver Repository",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "980",
      "forks": "659",
      "addStars": "0",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/184117?s=40&v=4",
          "name": "guruofquality",
          "url": "https://github.com/guruofquality"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/508035?s=40&v=4",
          "name": "mbr0wn",
          "url": "https://github.com/mbr0wn"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/5640322?s=40&v=4",
          "name": "michael-west",
          "url": "https://github.com/michael-west"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/32272501?s=40&v=4",
          "name": "wordimont",
          "url": "https://github.com/wordimont"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/1406260?s=40&v=4",
          "name": "ncorgan",
          "url": "https://github.com/ncorgan"
        }
      ]
    },
    {
      "title": "The-OpenROAD-Project/OpenROAD",
      "url": "https://github.com/The-OpenROAD-Project/OpenROAD",
      "description": "OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "1,553",
      "forks": "544",
      "addStars": "3",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/761514?s=40&v=4",
          "name": "maliberty",
          "url": "https://github.com/maliberty"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/43450810?s=40&v=4",
          "name": "eder-matheus",
          "url": "https://github.com/eder-matheus"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/34749589?s=40&v=4",
          "name": "jjcherry56",
          "url": "https://github.com/jjcherry56"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/46405338?s=40&v=4",
          "name": "gadfort",
          "url": "https://github.com/gadfort"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/56893454?s=40&v=4",
          "name": "osamahammad21",
          "url": "https://github.com/osamahammad21"
        }
      ]
    },
    {
      "title": "analogdevicesinc/hdl",
      "url": "https://github.com/analogdevicesinc/hdl",
      "description": "HDL libraries and projects",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "1,509",
      "forks": "1,511",
      "addStars": "1",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/2684236?s=40&v=4",
          "name": "rkutty",
          "url": "https://github.com/rkutty"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/5145146?s=40&v=4",
          "name": "acostina",
          "url": "https://github.com/acostina"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6555884?s=40&v=4",
          "name": "ronagyl",
          "url": "https://github.com/ronagyl"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/32593?s=40&v=4",
          "name": "larsclausen",
          "url": "https://github.com/larsclausen"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/13637582?s=40&v=4",
          "name": "AndreiGrozav",
          "url": "https://github.com/AndreiGrozav"
        }
      ]
    },
    {
      "title": "riscv-mcu/e203_hbirdv2",
      "url": "https://github.com/riscv-mcu/e203_hbirdv2",
      "description": "The Ultra-Low Power RISC-V Core",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "1,241",
      "forks": "341",
      "addStars": "4",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/13828612?s=40&v=4",
          "name": "hucan7",
          "url": "https://github.com/hucan7"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/1538922?s=40&v=4",
          "name": "fanghuaqi",
          "url": "https://github.com/fanghuaqi"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/144345?s=40&v=4",
          "name": "Carton",
          "url": "https://github.com/Carton"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/766788?s=40&v=4",
          "name": "howard0su",
          "url": "https://github.com/howard0su"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/1916518?s=40&v=4",
          "name": "Icenowy",
          "url": "https://github.com/Icenowy"
        }
      ]
    },
    {
      "title": "alexforencich/verilog-ethernet",
      "url": "https://github.com/alexforencich/verilog-ethernet",
      "description": "Verilog Ethernet components for FPGA implementation",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "2,248",
      "forks": "694",
      "addStars": "1",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/508807?s=40&v=4",
          "name": "alexforencich",
          "url": "https://github.com/alexforencich"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/48435475?s=40&v=4",
          "name": "lomotos10",
          "url": "https://github.com/lomotos10"
        }
      ]
    },
    {
      "title": "pulp-platform/cheshire",
      "url": "https://github.com/pulp-platform/cheshire",
      "description": "A minimal Linux-capable 64-bit RISC-V SoC built around CVA6",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "190",
      "forks": "43",
      "addStars": "1",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/49639136?s=40&v=4",
          "name": "paulsc96",
          "url": "https://github.com/paulsc96"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/62642743?s=40&v=4",
          "name": "alex96295",
          "url": "https://github.com/alex96295"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6498078?s=40&v=4",
          "name": "niwis",
          "url": "https://github.com/niwis"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/65011851?s=40&v=4",
          "name": "thommythomaso",
          "url": "https://github.com/thommythomaso"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/6088584?s=40&v=4",
          "name": "micprog",
          "url": "https://github.com/micprog"
        }
      ]
    },
    {
      "title": "YosysHQ/picorv32",
      "url": "https://github.com/YosysHQ/picorv32",
      "description": "PicoRV32 - A Size-Optimized RISC-V CPU",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "3,098",
      "forks": "750",
      "addStars": "3",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/619764?s=40&v=4",
          "name": "cliffordwolf",
          "url": "https://github.com/cliffordwolf"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/70348?s=40&v=4",
          "name": "wallclimber21",
          "url": "https://github.com/wallclimber21"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/2194902?s=40&v=4",
          "name": "olofk",
          "url": "https://github.com/olofk"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/3416?s=40&v=4",
          "name": "thoughtpolice",
          "url": "https://github.com/thoughtpolice"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/1768286?s=40&v=4",
          "name": "ldoolitt",
          "url": "https://github.com/ldoolitt"
        }
      ]
    },
    {
      "title": "nvdla/hw",
      "url": "https://github.com/nvdla/hw",
      "description": "RTL, Cmodel, and testbench for NVDLA",
      "language": "Verilog",
      "languageColor": "#b2b7f8",
      "stars": "1,728",
      "forks": "568",
      "addStars": "1",
      "contributors": [
        {
          "avatar": "https://avatars.githubusercontent.com/u/997975?s=40&v=4",
          "name": "zdraw",
          "url": "https://github.com/zdraw"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/87427?s=40&v=4",
          "name": "jwise",
          "url": "https://github.com/jwise"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/15686911?s=40&v=4",
          "name": "shallyou",
          "url": "https://github.com/shallyou"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/32145820?s=40&v=4",
          "name": "nvdsmith",
          "url": "https://github.com/nvdsmith"
        },
        {
          "avatar": "https://avatars.githubusercontent.com/u/33321613?s=40&v=4",
          "name": "xalogic-linus",
          "url": "https://github.com/xalogic-linus"
        }
      ]
    }
  ]
}