c_addsub_0.vhd,vhdl,xil_defaultlib,../../../../../../../good_vp/src/centroid_0_2/src/c_addsub_0/sim/c_addsub_0.vhd,
mult_32_20_lm.vhd,vhdl,xil_defaultlib,../../../../../../../good_vp/src/centroid_0_2/src/divider_32_20_0/src/mult_32_20_lm/sim/mult_32_20_lm.vhd,
divider_32_20.v,verilog,xil_defaultlib,../../../../../../../good_vp/src/centroid_0_2/src/divider_32_20_0/src/divider_32_20.v,
divider_32_20_0.v,verilog,xil_defaultlib,../../../../../../../good_vp/src/centroid_0_2/src/divider_32_20_0/sim/divider_32_20_0.v,
accu.v,verilog,xil_defaultlib,../../../../../../../good_vp/src/centroid_0_2/src/accu.v,
register.v,verilog,xil_defaultlib,../../../../../../../good_vp/src/centroid_0_2/src/register.v,
centroid.v,verilog,xil_defaultlib,../../../../../../../good_vp/src/centroid_0_2/src/centroid.v,
centroid_0.v,verilog,xil_defaultlib,../../../../../../../good_vp/src/centroid_0_2/sim/centroid_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
