

================================================================
== Vitis HLS Report for 'los'
================================================================
* Date:           Mon Aug 12 18:55:35 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        los
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  5.118 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_0_VITIS_LOOP_35_1    |        ?|        ?|         ?|          -|          -|  1024|        no|
        |- loop_1_VITIS_LOOP_81_3    |        ?|        ?|         ?|          -|          -|  1024|        no|
        |- loop_2_VITIS_LOOP_128_5   |        ?|        ?|         ?|          -|          -|  1024|        no|
        |- loop_3_VITIS_LOOP_175_7   |        ?|        ?|         ?|          -|          -|  1024|        no|
        |- loop_4_VITIS_LOOP_222_9   |        ?|        ?|         ?|          -|          -|  1024|        no|
        |- loop_5_VITIS_LOOP_269_11  |        ?|        ?|         ?|          -|          -|  1024|        no|
        |- loop_6_VITIS_LOOP_316_13  |        ?|        ?|         ?|          -|          -|  1024|        no|
        |- loop_7_VITIS_LOOP_363_15  |        ?|        ?|         ?|          -|          -|  1024|        no|
        +----------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 57
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 9 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 
9 --> 10 16 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 9 
16 --> 17 23 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 16 
23 --> 24 30 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 23 
30 --> 31 37 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 30 
37 --> 38 44 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 37 
44 --> 45 51 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 44 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 51 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%x_pixel = alloca i32 1" [benchmarks/jianyicheng/los/src/los.cpp:35]   --->   Operation 58 'alloca' 'x_pixel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%y_pixel = alloca i32 1" [benchmarks/jianyicheng/los/src/los.cpp:34]   --->   Operation 59 'alloca' 'y_pixel' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 60 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sight_7_1_loc = alloca i64 1"   --->   Operation 61 'alloca' 'sight_7_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sight_6_1_loc = alloca i64 1"   --->   Operation 62 'alloca' 'sight_6_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sight_5_1_loc = alloca i64 1"   --->   Operation 63 'alloca' 'sight_5_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sight_4_1_loc = alloca i64 1"   --->   Operation 64 'alloca' 'sight_4_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sight_3_1_loc = alloca i64 1"   --->   Operation 65 'alloca' 'sight_3_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sight_2_1_loc = alloca i64 1"   --->   Operation 66 'alloca' 'sight_2_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sight_1_1_loc = alloca i64 1"   --->   Operation 67 'alloca' 'sight_1_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sight_0_1_loc = alloca i64 1"   --->   Operation 68 'alloca' 'sight_0_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 69 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln34 = store i5 0, i5 %y_pixel" [benchmarks/jianyicheng/los/src/los.cpp:34]   --->   Operation 70 'store' 'store_ln34' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln35 = store i7 0, i7 %x_pixel" [benchmarks/jianyicheng/los/src/los.cpp:35]   --->   Operation 71 'store' 'store_ln35' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.body4" [benchmarks/jianyicheng/los/src/los.cpp:34]   --->   Operation 72 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.22>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [benchmarks/jianyicheng/los/src/los.cpp:34]   --->   Operation 73 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.63ns)   --->   "%icmp_ln34 = icmp_eq  i11 %indvar_flatten_load, i11 1024" [benchmarks/jianyicheng/los/src/los.cpp:34]   --->   Operation 74 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (1.63ns)   --->   "%add_ln34 = add i11 %indvar_flatten_load, i11 1" [benchmarks/jianyicheng/los/src/los.cpp:34]   --->   Operation 75 'add' 'add_ln34' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %for.inc45, void %for.body57.preheader" [benchmarks/jianyicheng/los/src/los.cpp:34]   --->   Operation 76 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%x_pixel_load = load i7 %x_pixel" [benchmarks/jianyicheng/los/src/los.cpp:35]   --->   Operation 77 'load' 'x_pixel_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%y_pixel_load = load i5 %y_pixel" [benchmarks/jianyicheng/los/src/los.cpp:34]   --->   Operation 78 'load' 'y_pixel_load' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.87ns)   --->   "%icmp_ln35 = icmp_eq  i7 %x_pixel_load, i7 64" [benchmarks/jianyicheng/los/src/los.cpp:35]   --->   Operation 79 'icmp' 'icmp_ln35' <Predicate = (!icmp_ln34)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (1.78ns)   --->   "%add_ln34_1 = add i5 %y_pixel_load, i5 1" [benchmarks/jianyicheng/los/src/los.cpp:34]   --->   Operation 80 'add' 'add_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (1.21ns)   --->   "%select_ln34_1 = select i1 %icmp_ln35, i5 %add_ln34_1, i5 %y_pixel_load" [benchmarks/jianyicheng/los/src/los.cpp:34]   --->   Operation 81 'select' 'select_ln34_1' <Predicate = (!icmp_ln34)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i5 %select_ln34_1" [benchmarks/jianyicheng/los/src/los.cpp:34]   --->   Operation 82 'trunc' 'trunc_ln34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%x_pixel_1 = alloca i32 1" [benchmarks/jianyicheng/los/src/los.cpp:81]   --->   Operation 83 'alloca' 'x_pixel_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%y_pixel_1 = alloca i32 1" [benchmarks/jianyicheng/los/src/los.cpp:80]   --->   Operation 84 'alloca' 'y_pixel_1' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%indvar_flatten9 = alloca i32 1"   --->   Operation 85 'alloca' 'indvar_flatten9' <Predicate = (icmp_ln34)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten9"   --->   Operation 86 'store' 'store_ln0' <Predicate = (icmp_ln34)> <Delay = 1.58>
ST_2 : Operation 87 [1/1] (1.58ns)   --->   "%store_ln80 = store i5 0, i5 %y_pixel_1" [benchmarks/jianyicheng/los/src/los.cpp:80]   --->   Operation 87 'store' 'store_ln80' <Predicate = (icmp_ln34)> <Delay = 1.58>
ST_2 : Operation 88 [1/1] (1.58ns)   --->   "%store_ln81 = store i7 0, i7 %x_pixel_1" [benchmarks/jianyicheng/los/src/los.cpp:81]   --->   Operation 88 'store' 'store_ln81' <Predicate = (icmp_ln34)> <Delay = 1.58>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln80 = br void %for.body57" [benchmarks/jianyicheng/los/src/los.cpp:80]   --->   Operation 89 'br' 'br_ln80' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.86>
ST_3 : Operation 90 [1/1] (0.99ns)   --->   "%select_ln34 = select i1 %icmp_ln35, i7 0, i7 %x_pixel_load" [benchmarks/jianyicheng/los/src/los.cpp:34]   --->   Operation 90 'select' 'select_ln34' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i5 %select_ln34_1" [benchmarks/jianyicheng/los/src/los.cpp:34]   --->   Operation 91 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (1.82ns)   --->   "%sub_ln34 = sub i6 32, i6 %zext_ln34" [benchmarks/jianyicheng/los/src/los.cpp:34]   --->   Operation 92 'sub' 'sub_ln34' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %select_ln34, i32 5, i32 6" [benchmarks/jianyicheng/los/src/los.cpp:40]   --->   Operation 93 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (1.56ns)   --->   "%icmp_ln40 = icmp_eq  i2 %tmp, i2 0" [benchmarks/jianyicheng/los/src/los.cpp:40]   --->   Operation 94 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (1.87ns)   --->   "%dx = sub i7 32, i7 %select_ln34" [benchmarks/jianyicheng/los/src/los.cpp:42]   --->   Operation 95 'sub' 'dx' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i7 %select_ln34" [benchmarks/jianyicheng/los/src/los.cpp:45]   --->   Operation 96 'trunc' 'trunc_ln45' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.86>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln34_1 = zext i6 %sub_ln34" [benchmarks/jianyicheng/los/src/los.cpp:34]   --->   Operation 97 'zext' 'zext_ln34_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (1.82ns)   --->   "%sub_ln34_1 = sub i6 0, i6 %sub_ln34" [benchmarks/jianyicheng/los/src/los.cpp:34]   --->   Operation 98 'sub' 'sub_ln34_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node dx_1)   --->   "%xor_ln40 = xor i6 %trunc_ln45, i6 32" [benchmarks/jianyicheng/los/src/los.cpp:40]   --->   Operation 99 'xor' 'xor_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node dx_1)   --->   "%sext_ln40 = sext i6 %xor_ln40" [benchmarks/jianyicheng/los/src/los.cpp:40]   --->   Operation 100 'sext' 'sext_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.99ns) (out node of the LUT)   --->   "%dx_1 = select i1 %icmp_ln40, i7 %dx, i7 %sext_ln40" [benchmarks/jianyicheng/los/src/los.cpp:40]   --->   Operation 101 'select' 'dx_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.99ns)   --->   "%select_ln39 = select i1 %icmp_ln40, i2 1, i2 3" [benchmarks/jianyicheng/los/src/los.cpp:39]   --->   Operation 102 'select' 'select_ln39' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (1.87ns)   --->   "%err = sub i7 %dx_1, i7 %zext_ln34_1" [benchmarks/jianyicheng/los/src/los.cpp:56]   --->   Operation 103 'sub' 'err' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.11>
ST_5 : Operation 104 [2/2] (5.11ns)   --->   "%call_ln56 = call void @los_Pipeline_VITIS_LOOP_58_2, i7 %err, i4 %trunc_ln34, i6 %trunc_ln45, i6 %sub_ln34_1, i6 %sub_ln34, i2 %select_ln39, i7 %dx_1, i1 %obstacles_0, i32 %sight_0_1_loc" [benchmarks/jianyicheng/los/src/los.cpp:56]   --->   Operation 104 'call' 'call_ln56' <Predicate = true> <Delay = 5.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.53>
ST_6 : Operation 105 [1/2] (3.53ns)   --->   "%call_ln56 = call void @los_Pipeline_VITIS_LOOP_58_2, i7 %err, i4 %trunc_ln34, i6 %trunc_ln45, i6 %sub_ln34_1, i6 %sub_ln34, i2 %select_ln39, i7 %dx_1, i1 %obstacles_0, i32 %sight_0_1_loc" [benchmarks/jianyicheng/los/src/los.cpp:56]   --->   Operation 105 'call' 'call_ln56' <Predicate = true> <Delay = 3.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 2.55>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_0_VITIS_LOOP_35_1_str"   --->   Operation 106 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 107 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%p_mid2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln34, i6 0" [benchmarks/jianyicheng/los/src/los.cpp:34]   --->   Operation 108 'bitconcatenate' 'p_mid2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i7 %select_ln34" [benchmarks/jianyicheng/los/src/los.cpp:35]   --->   Operation 109 'zext' 'zext_ln35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%sight_0_1_loc_load = load i32 %sight_0_1_loc"   --->   Operation 110 'load' 'sight_0_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (2.55ns)   --->   "%icmp_ln74 = icmp_eq  i32 %sight_0_1_loc_load, i32 1" [benchmarks/jianyicheng/los/src/los.cpp:74]   --->   Operation 111 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %for.inc, void %if.then39" [benchmarks/jianyicheng/los/src/los.cpp:74]   --->   Operation 112 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (1.73ns)   --->   "%add_ln75 = add i10 %zext_ln35, i10 %p_mid2" [benchmarks/jianyicheng/los/src/los.cpp:75]   --->   Operation 113 'add' 'add_ln75' <Predicate = (icmp_ln74)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.45>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i10 %add_ln75" [benchmarks/jianyicheng/los/src/los.cpp:75]   --->   Operation 114 'zext' 'zext_ln75' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%results_0_addr = getelementptr i1 %results_0, i64 0, i64 %zext_ln75" [benchmarks/jianyicheng/los/src/los.cpp:75]   --->   Operation 115 'getelementptr' 'results_0_addr' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (3.25ns)   --->   "%store_ln75 = store i1 1, i10 %results_0_addr" [benchmarks/jianyicheng/los/src/los.cpp:75]   --->   Operation 116 'store' 'store_ln75' <Predicate = (icmp_ln74)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1024> <RAM>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln75 = br void %for.inc" [benchmarks/jianyicheng/los/src/los.cpp:75]   --->   Operation 117 'br' 'br_ln75' <Predicate = (icmp_ln74)> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (1.87ns)   --->   "%x_pixel_2 = add i7 %select_ln34, i7 1" [benchmarks/jianyicheng/los/src/los.cpp:35]   --->   Operation 118 'add' 'x_pixel_2' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 119 [1/1] (1.58ns)   --->   "%store_ln34 = store i11 %add_ln34, i11 %indvar_flatten" [benchmarks/jianyicheng/los/src/los.cpp:34]   --->   Operation 119 'store' 'store_ln34' <Predicate = true> <Delay = 1.58>
ST_8 : Operation 120 [1/1] (1.58ns)   --->   "%store_ln34 = store i5 %select_ln34_1, i5 %y_pixel" [benchmarks/jianyicheng/los/src/los.cpp:34]   --->   Operation 120 'store' 'store_ln34' <Predicate = true> <Delay = 1.58>
ST_8 : Operation 121 [1/1] (1.58ns)   --->   "%store_ln35 = store i7 %x_pixel_2, i7 %x_pixel" [benchmarks/jianyicheng/los/src/los.cpp:35]   --->   Operation 121 'store' 'store_ln35' <Predicate = true> <Delay = 1.58>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln35 = br void %for.body4" [benchmarks/jianyicheng/los/src/los.cpp:35]   --->   Operation 122 'br' 'br_ln35' <Predicate = true> <Delay = 0.00>

State 9 <SV = 2> <Delay = 3.22>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%indvar_flatten9_load = load i11 %indvar_flatten9" [benchmarks/jianyicheng/los/src/los.cpp:80]   --->   Operation 123 'load' 'indvar_flatten9_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (1.63ns)   --->   "%icmp_ln80 = icmp_eq  i11 %indvar_flatten9_load, i11 1024" [benchmarks/jianyicheng/los/src/los.cpp:80]   --->   Operation 124 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 125 [1/1] (1.63ns)   --->   "%add_ln80 = add i11 %indvar_flatten9_load, i11 1" [benchmarks/jianyicheng/los/src/los.cpp:80]   --->   Operation 125 'add' 'add_ln80' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %icmp_ln80, void %for.inc122, void %for.body134.preheader" [benchmarks/jianyicheng/los/src/los.cpp:80]   --->   Operation 126 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (0.00ns)   --->   "%x_pixel_1_load = load i7 %x_pixel_1" [benchmarks/jianyicheng/los/src/los.cpp:81]   --->   Operation 127 'load' 'x_pixel_1_load' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%y_pixel_1_load = load i5 %y_pixel_1" [benchmarks/jianyicheng/los/src/los.cpp:80]   --->   Operation 128 'load' 'y_pixel_1_load' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (1.87ns)   --->   "%icmp_ln81 = icmp_eq  i7 %x_pixel_1_load, i7 64" [benchmarks/jianyicheng/los/src/los.cpp:81]   --->   Operation 129 'icmp' 'icmp_ln81' <Predicate = (!icmp_ln80)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [1/1] (1.78ns)   --->   "%add_ln80_1 = add i5 %y_pixel_1_load, i5 1" [benchmarks/jianyicheng/los/src/los.cpp:80]   --->   Operation 130 'add' 'add_ln80_1' <Predicate = (!icmp_ln80)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 131 [1/1] (1.21ns)   --->   "%select_ln80_1 = select i1 %icmp_ln81, i5 %add_ln80_1, i5 %y_pixel_1_load" [benchmarks/jianyicheng/los/src/los.cpp:80]   --->   Operation 131 'select' 'select_ln80_1' <Predicate = (!icmp_ln80)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i5 %select_ln80_1" [benchmarks/jianyicheng/los/src/los.cpp:80]   --->   Operation 132 'trunc' 'trunc_ln80' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%x_pixel_3 = alloca i32 1" [benchmarks/jianyicheng/los/src/los.cpp:128]   --->   Operation 133 'alloca' 'x_pixel_3' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%y_pixel_2 = alloca i32 1" [benchmarks/jianyicheng/los/src/los.cpp:127]   --->   Operation 134 'alloca' 'y_pixel_2' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%indvar_flatten19 = alloca i32 1"   --->   Operation 135 'alloca' 'indvar_flatten19' <Predicate = (icmp_ln80)> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten19"   --->   Operation 136 'store' 'store_ln0' <Predicate = (icmp_ln80)> <Delay = 1.58>
ST_9 : Operation 137 [1/1] (1.58ns)   --->   "%store_ln127 = store i5 0, i5 %y_pixel_2" [benchmarks/jianyicheng/los/src/los.cpp:127]   --->   Operation 137 'store' 'store_ln127' <Predicate = (icmp_ln80)> <Delay = 1.58>
ST_9 : Operation 138 [1/1] (1.58ns)   --->   "%store_ln128 = store i7 0, i7 %x_pixel_3" [benchmarks/jianyicheng/los/src/los.cpp:128]   --->   Operation 138 'store' 'store_ln128' <Predicate = (icmp_ln80)> <Delay = 1.58>
ST_9 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln127 = br void %for.body134" [benchmarks/jianyicheng/los/src/los.cpp:127]   --->   Operation 139 'br' 'br_ln127' <Predicate = (icmp_ln80)> <Delay = 0.00>

State 10 <SV = 3> <Delay = 2.86>
ST_10 : Operation 140 [1/1] (0.99ns)   --->   "%select_ln80 = select i1 %icmp_ln81, i7 0, i7 %x_pixel_1_load" [benchmarks/jianyicheng/los/src/los.cpp:80]   --->   Operation 140 'select' 'select_ln80' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i5 %select_ln80_1" [benchmarks/jianyicheng/los/src/los.cpp:80]   --->   Operation 141 'zext' 'zext_ln80' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (1.82ns)   --->   "%sub_ln80 = sub i6 32, i6 %zext_ln80" [benchmarks/jianyicheng/los/src/los.cpp:80]   --->   Operation 142 'sub' 'sub_ln80' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %select_ln80, i32 5, i32 6" [benchmarks/jianyicheng/los/src/los.cpp:86]   --->   Operation 143 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (1.56ns)   --->   "%icmp_ln86 = icmp_eq  i2 %tmp_13, i2 0" [benchmarks/jianyicheng/los/src/los.cpp:86]   --->   Operation 144 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 145 [1/1] (1.87ns)   --->   "%dx_2 = sub i7 32, i7 %select_ln80" [benchmarks/jianyicheng/los/src/los.cpp:88]   --->   Operation 145 'sub' 'dx_2' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i7 %select_ln80" [benchmarks/jianyicheng/los/src/los.cpp:91]   --->   Operation 146 'trunc' 'trunc_ln91' <Predicate = true> <Delay = 0.00>

State 11 <SV = 4> <Delay = 2.86>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln80_1 = zext i6 %sub_ln80" [benchmarks/jianyicheng/los/src/los.cpp:80]   --->   Operation 147 'zext' 'zext_ln80_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (1.82ns)   --->   "%sub_ln80_1 = sub i6 0, i6 %sub_ln80" [benchmarks/jianyicheng/los/src/los.cpp:80]   --->   Operation 148 'sub' 'sub_ln80_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node dx_3)   --->   "%xor_ln86 = xor i6 %trunc_ln91, i6 32" [benchmarks/jianyicheng/los/src/los.cpp:86]   --->   Operation 149 'xor' 'xor_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node dx_3)   --->   "%sext_ln86 = sext i6 %xor_ln86" [benchmarks/jianyicheng/los/src/los.cpp:86]   --->   Operation 150 'sext' 'sext_ln86' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.99ns) (out node of the LUT)   --->   "%dx_3 = select i1 %icmp_ln86, i7 %dx_2, i7 %sext_ln86" [benchmarks/jianyicheng/los/src/los.cpp:86]   --->   Operation 151 'select' 'dx_3' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 152 [1/1] (0.99ns)   --->   "%select_ln85 = select i1 %icmp_ln86, i2 1, i2 3" [benchmarks/jianyicheng/los/src/los.cpp:85]   --->   Operation 152 'select' 'select_ln85' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 153 [1/1] (1.87ns)   --->   "%err_35 = sub i7 %dx_3, i7 %zext_ln80_1" [benchmarks/jianyicheng/los/src/los.cpp:102]   --->   Operation 153 'sub' 'err_35' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 5> <Delay = 5.11>
ST_12 : Operation 154 [2/2] (5.11ns)   --->   "%call_ln102 = call void @los_Pipeline_VITIS_LOOP_104_4, i7 %err_35, i4 %trunc_ln80, i6 %trunc_ln91, i6 %sub_ln80_1, i6 %sub_ln80, i2 %select_ln85, i7 %dx_3, i1 %obstacles_1, i32 %sight_1_1_loc" [benchmarks/jianyicheng/los/src/los.cpp:102]   --->   Operation 154 'call' 'call_ln102' <Predicate = true> <Delay = 5.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 6> <Delay = 3.53>
ST_13 : Operation 155 [1/2] (3.53ns)   --->   "%call_ln102 = call void @los_Pipeline_VITIS_LOOP_104_4, i7 %err_35, i4 %trunc_ln80, i6 %trunc_ln91, i6 %sub_ln80_1, i6 %sub_ln80, i2 %select_ln85, i7 %dx_3, i1 %obstacles_1, i32 %sight_1_1_loc" [benchmarks/jianyicheng/los/src/los.cpp:102]   --->   Operation 155 'call' 'call_ln102' <Predicate = true> <Delay = 3.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 7> <Delay = 2.55>
ST_14 : Operation 156 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_1_VITIS_LOOP_81_3_str"   --->   Operation 156 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 157 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 157 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 158 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln80, i6 0" [benchmarks/jianyicheng/los/src/los.cpp:80]   --->   Operation 158 'bitconcatenate' 'p_mid' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i7 %select_ln80" [benchmarks/jianyicheng/los/src/los.cpp:81]   --->   Operation 159 'zext' 'zext_ln81' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 160 [1/1] (0.00ns)   --->   "%sight_1_1_loc_load = load i32 %sight_1_1_loc"   --->   Operation 160 'load' 'sight_1_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 161 [1/1] (2.55ns)   --->   "%icmp_ln121 = icmp_eq  i32 %sight_1_1_loc_load, i32 1" [benchmarks/jianyicheng/los/src/los.cpp:121]   --->   Operation 161 'icmp' 'icmp_ln121' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln121 = br i1 %icmp_ln121, void %for.inc119, void %if.then113" [benchmarks/jianyicheng/los/src/los.cpp:121]   --->   Operation 162 'br' 'br_ln121' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 163 [1/1] (1.73ns)   --->   "%add_ln122 = add i10 %zext_ln81, i10 %p_mid" [benchmarks/jianyicheng/los/src/los.cpp:122]   --->   Operation 163 'add' 'add_ln122' <Predicate = (icmp_ln121)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 8> <Delay = 3.45>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i10 %add_ln122" [benchmarks/jianyicheng/los/src/los.cpp:122]   --->   Operation 164 'zext' 'zext_ln122' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_15 : Operation 165 [1/1] (0.00ns)   --->   "%results_1_addr = getelementptr i1 %results_1, i64 0, i64 %zext_ln122" [benchmarks/jianyicheng/los/src/los.cpp:122]   --->   Operation 165 'getelementptr' 'results_1_addr' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_15 : Operation 166 [1/1] (3.25ns)   --->   "%store_ln122 = store i1 1, i10 %results_1_addr" [benchmarks/jianyicheng/los/src/los.cpp:122]   --->   Operation 166 'store' 'store_ln122' <Predicate = (icmp_ln121)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1024> <RAM>
ST_15 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln122 = br void %for.inc119" [benchmarks/jianyicheng/los/src/los.cpp:122]   --->   Operation 167 'br' 'br_ln122' <Predicate = (icmp_ln121)> <Delay = 0.00>
ST_15 : Operation 168 [1/1] (1.87ns)   --->   "%x_pixel_4 = add i7 %select_ln80, i7 1" [benchmarks/jianyicheng/los/src/los.cpp:81]   --->   Operation 168 'add' 'x_pixel_4' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 169 [1/1] (1.58ns)   --->   "%store_ln80 = store i11 %add_ln80, i11 %indvar_flatten9" [benchmarks/jianyicheng/los/src/los.cpp:80]   --->   Operation 169 'store' 'store_ln80' <Predicate = true> <Delay = 1.58>
ST_15 : Operation 170 [1/1] (1.58ns)   --->   "%store_ln80 = store i5 %select_ln80_1, i5 %y_pixel_1" [benchmarks/jianyicheng/los/src/los.cpp:80]   --->   Operation 170 'store' 'store_ln80' <Predicate = true> <Delay = 1.58>
ST_15 : Operation 171 [1/1] (1.58ns)   --->   "%store_ln81 = store i7 %x_pixel_4, i7 %x_pixel_1" [benchmarks/jianyicheng/los/src/los.cpp:81]   --->   Operation 171 'store' 'store_ln81' <Predicate = true> <Delay = 1.58>
ST_15 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln81 = br void %for.body57" [benchmarks/jianyicheng/los/src/los.cpp:81]   --->   Operation 172 'br' 'br_ln81' <Predicate = true> <Delay = 0.00>

State 16 <SV = 3> <Delay = 3.22>
ST_16 : Operation 173 [1/1] (0.00ns)   --->   "%indvar_flatten19_load = load i11 %indvar_flatten19" [benchmarks/jianyicheng/los/src/los.cpp:127]   --->   Operation 173 'load' 'indvar_flatten19_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 174 [1/1] (1.63ns)   --->   "%icmp_ln127 = icmp_eq  i11 %indvar_flatten19_load, i11 1024" [benchmarks/jianyicheng/los/src/los.cpp:127]   --->   Operation 174 'icmp' 'icmp_ln127' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 175 [1/1] (1.63ns)   --->   "%add_ln127 = add i11 %indvar_flatten19_load, i11 1" [benchmarks/jianyicheng/los/src/los.cpp:127]   --->   Operation 175 'add' 'add_ln127' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln127 = br i1 %icmp_ln127, void %for.inc199, void %for.body211.preheader" [benchmarks/jianyicheng/los/src/los.cpp:127]   --->   Operation 176 'br' 'br_ln127' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 177 [1/1] (0.00ns)   --->   "%x_pixel_3_load = load i7 %x_pixel_3" [benchmarks/jianyicheng/los/src/los.cpp:128]   --->   Operation 177 'load' 'x_pixel_3_load' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_16 : Operation 178 [1/1] (0.00ns)   --->   "%y_pixel_2_load = load i5 %y_pixel_2" [benchmarks/jianyicheng/los/src/los.cpp:127]   --->   Operation 178 'load' 'y_pixel_2_load' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_16 : Operation 179 [1/1] (1.87ns)   --->   "%icmp_ln128 = icmp_eq  i7 %x_pixel_3_load, i7 64" [benchmarks/jianyicheng/los/src/los.cpp:128]   --->   Operation 179 'icmp' 'icmp_ln128' <Predicate = (!icmp_ln127)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 180 [1/1] (1.78ns)   --->   "%add_ln127_1 = add i5 %y_pixel_2_load, i5 1" [benchmarks/jianyicheng/los/src/los.cpp:127]   --->   Operation 180 'add' 'add_ln127_1' <Predicate = (!icmp_ln127)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 181 [1/1] (1.21ns)   --->   "%select_ln127_1 = select i1 %icmp_ln128, i5 %add_ln127_1, i5 %y_pixel_2_load" [benchmarks/jianyicheng/los/src/los.cpp:127]   --->   Operation 181 'select' 'select_ln127_1' <Predicate = (!icmp_ln127)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln127 = trunc i5 %select_ln127_1" [benchmarks/jianyicheng/los/src/los.cpp:127]   --->   Operation 182 'trunc' 'trunc_ln127' <Predicate = (!icmp_ln127)> <Delay = 0.00>
ST_16 : Operation 183 [1/1] (0.00ns)   --->   "%x_pixel_5 = alloca i32 1" [benchmarks/jianyicheng/los/src/los.cpp:175]   --->   Operation 183 'alloca' 'x_pixel_5' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_16 : Operation 184 [1/1] (0.00ns)   --->   "%y_pixel_3 = alloca i32 1" [benchmarks/jianyicheng/los/src/los.cpp:174]   --->   Operation 184 'alloca' 'y_pixel_3' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_16 : Operation 185 [1/1] (0.00ns)   --->   "%indvar_flatten29 = alloca i32 1"   --->   Operation 185 'alloca' 'indvar_flatten29' <Predicate = (icmp_ln127)> <Delay = 0.00>
ST_16 : Operation 186 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten29"   --->   Operation 186 'store' 'store_ln0' <Predicate = (icmp_ln127)> <Delay = 1.58>
ST_16 : Operation 187 [1/1] (1.58ns)   --->   "%store_ln174 = store i5 0, i5 %y_pixel_3" [benchmarks/jianyicheng/los/src/los.cpp:174]   --->   Operation 187 'store' 'store_ln174' <Predicate = (icmp_ln127)> <Delay = 1.58>
ST_16 : Operation 188 [1/1] (1.58ns)   --->   "%store_ln175 = store i7 0, i7 %x_pixel_5" [benchmarks/jianyicheng/los/src/los.cpp:175]   --->   Operation 188 'store' 'store_ln175' <Predicate = (icmp_ln127)> <Delay = 1.58>
ST_16 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln174 = br void %for.body211" [benchmarks/jianyicheng/los/src/los.cpp:174]   --->   Operation 189 'br' 'br_ln174' <Predicate = (icmp_ln127)> <Delay = 0.00>

State 17 <SV = 4> <Delay = 2.86>
ST_17 : Operation 190 [1/1] (0.99ns)   --->   "%select_ln127 = select i1 %icmp_ln128, i7 0, i7 %x_pixel_3_load" [benchmarks/jianyicheng/los/src/los.cpp:127]   --->   Operation 190 'select' 'select_ln127' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i5 %select_ln127_1" [benchmarks/jianyicheng/los/src/los.cpp:127]   --->   Operation 191 'zext' 'zext_ln127' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 192 [1/1] (1.82ns)   --->   "%sub_ln127 = sub i6 32, i6 %zext_ln127" [benchmarks/jianyicheng/los/src/los.cpp:127]   --->   Operation 192 'sub' 'sub_ln127' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %select_ln127, i32 5, i32 6" [benchmarks/jianyicheng/los/src/los.cpp:133]   --->   Operation 193 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 194 [1/1] (1.56ns)   --->   "%icmp_ln133 = icmp_eq  i2 %tmp_14, i2 0" [benchmarks/jianyicheng/los/src/los.cpp:133]   --->   Operation 194 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 195 [1/1] (1.87ns)   --->   "%dx_4 = sub i7 32, i7 %select_ln127" [benchmarks/jianyicheng/los/src/los.cpp:135]   --->   Operation 195 'sub' 'dx_4' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 196 [1/1] (0.00ns)   --->   "%trunc_ln138 = trunc i7 %select_ln127" [benchmarks/jianyicheng/los/src/los.cpp:138]   --->   Operation 196 'trunc' 'trunc_ln138' <Predicate = true> <Delay = 0.00>

State 18 <SV = 5> <Delay = 2.86>
ST_18 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln127_1 = zext i6 %sub_ln127" [benchmarks/jianyicheng/los/src/los.cpp:127]   --->   Operation 197 'zext' 'zext_ln127_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 198 [1/1] (1.82ns)   --->   "%sub_ln127_1 = sub i6 0, i6 %sub_ln127" [benchmarks/jianyicheng/los/src/los.cpp:127]   --->   Operation 198 'sub' 'sub_ln127_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node dx_5)   --->   "%xor_ln133 = xor i6 %trunc_ln138, i6 32" [benchmarks/jianyicheng/los/src/los.cpp:133]   --->   Operation 199 'xor' 'xor_ln133' <Predicate = (!icmp_ln133)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node dx_5)   --->   "%sext_ln133 = sext i6 %xor_ln133" [benchmarks/jianyicheng/los/src/los.cpp:133]   --->   Operation 200 'sext' 'sext_ln133' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_18 : Operation 201 [1/1] (0.99ns) (out node of the LUT)   --->   "%dx_5 = select i1 %icmp_ln133, i7 %dx_4, i7 %sext_ln133" [benchmarks/jianyicheng/los/src/los.cpp:133]   --->   Operation 201 'select' 'dx_5' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 202 [1/1] (0.99ns)   --->   "%select_ln132 = select i1 %icmp_ln133, i2 1, i2 3" [benchmarks/jianyicheng/los/src/los.cpp:132]   --->   Operation 202 'select' 'select_ln132' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 203 [1/1] (1.87ns)   --->   "%err_36 = sub i7 %dx_5, i7 %zext_ln127_1" [benchmarks/jianyicheng/los/src/los.cpp:149]   --->   Operation 203 'sub' 'err_36' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 6> <Delay = 5.11>
ST_19 : Operation 204 [2/2] (5.11ns)   --->   "%call_ln149 = call void @los_Pipeline_VITIS_LOOP_151_6, i7 %err_36, i4 %trunc_ln127, i6 %trunc_ln138, i6 %sub_ln127_1, i6 %sub_ln127, i2 %select_ln132, i7 %dx_5, i1 %obstacles_2, i32 %sight_2_1_loc" [benchmarks/jianyicheng/los/src/los.cpp:149]   --->   Operation 204 'call' 'call_ln149' <Predicate = true> <Delay = 5.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 7> <Delay = 3.53>
ST_20 : Operation 205 [1/2] (3.53ns)   --->   "%call_ln149 = call void @los_Pipeline_VITIS_LOOP_151_6, i7 %err_36, i4 %trunc_ln127, i6 %trunc_ln138, i6 %sub_ln127_1, i6 %sub_ln127, i2 %select_ln132, i7 %dx_5, i1 %obstacles_2, i32 %sight_2_1_loc" [benchmarks/jianyicheng/los/src/los.cpp:149]   --->   Operation 205 'call' 'call_ln149' <Predicate = true> <Delay = 3.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 8> <Delay = 2.55>
ST_21 : Operation 206 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_2_VITIS_LOOP_128_5_str"   --->   Operation 206 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 207 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 207 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 208 [1/1] (0.00ns)   --->   "%p_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln127, i6 0" [benchmarks/jianyicheng/los/src/los.cpp:127]   --->   Operation 208 'bitconcatenate' 'p_mid1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i7 %select_ln127" [benchmarks/jianyicheng/los/src/los.cpp:128]   --->   Operation 209 'zext' 'zext_ln128' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 210 [1/1] (0.00ns)   --->   "%sight_2_1_loc_load = load i32 %sight_2_1_loc"   --->   Operation 210 'load' 'sight_2_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 211 [1/1] (2.55ns)   --->   "%icmp_ln168 = icmp_eq  i32 %sight_2_1_loc_load, i32 1" [benchmarks/jianyicheng/los/src/los.cpp:168]   --->   Operation 211 'icmp' 'icmp_ln168' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln168 = br i1 %icmp_ln168, void %for.inc196, void %if.then190" [benchmarks/jianyicheng/los/src/los.cpp:168]   --->   Operation 212 'br' 'br_ln168' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 213 [1/1] (1.73ns)   --->   "%add_ln169 = add i10 %zext_ln128, i10 %p_mid1" [benchmarks/jianyicheng/los/src/los.cpp:169]   --->   Operation 213 'add' 'add_ln169' <Predicate = (icmp_ln168)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 9> <Delay = 3.45>
ST_22 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln169 = zext i10 %add_ln169" [benchmarks/jianyicheng/los/src/los.cpp:169]   --->   Operation 214 'zext' 'zext_ln169' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_22 : Operation 215 [1/1] (0.00ns)   --->   "%results_2_addr = getelementptr i1 %results_2, i64 0, i64 %zext_ln169" [benchmarks/jianyicheng/los/src/los.cpp:169]   --->   Operation 215 'getelementptr' 'results_2_addr' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_22 : Operation 216 [1/1] (3.25ns)   --->   "%store_ln169 = store i1 1, i10 %results_2_addr" [benchmarks/jianyicheng/los/src/los.cpp:169]   --->   Operation 216 'store' 'store_ln169' <Predicate = (icmp_ln168)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1024> <RAM>
ST_22 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln169 = br void %for.inc196" [benchmarks/jianyicheng/los/src/los.cpp:169]   --->   Operation 217 'br' 'br_ln169' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_22 : Operation 218 [1/1] (1.87ns)   --->   "%x_pixel_6 = add i7 %select_ln127, i7 1" [benchmarks/jianyicheng/los/src/los.cpp:128]   --->   Operation 218 'add' 'x_pixel_6' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 219 [1/1] (1.58ns)   --->   "%store_ln127 = store i11 %add_ln127, i11 %indvar_flatten19" [benchmarks/jianyicheng/los/src/los.cpp:127]   --->   Operation 219 'store' 'store_ln127' <Predicate = true> <Delay = 1.58>
ST_22 : Operation 220 [1/1] (1.58ns)   --->   "%store_ln127 = store i5 %select_ln127_1, i5 %y_pixel_2" [benchmarks/jianyicheng/los/src/los.cpp:127]   --->   Operation 220 'store' 'store_ln127' <Predicate = true> <Delay = 1.58>
ST_22 : Operation 221 [1/1] (1.58ns)   --->   "%store_ln128 = store i7 %x_pixel_6, i7 %x_pixel_3" [benchmarks/jianyicheng/los/src/los.cpp:128]   --->   Operation 221 'store' 'store_ln128' <Predicate = true> <Delay = 1.58>
ST_22 : Operation 222 [1/1] (0.00ns)   --->   "%br_ln128 = br void %for.body134" [benchmarks/jianyicheng/los/src/los.cpp:128]   --->   Operation 222 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>

State 23 <SV = 4> <Delay = 3.22>
ST_23 : Operation 223 [1/1] (0.00ns)   --->   "%indvar_flatten29_load = load i11 %indvar_flatten29" [benchmarks/jianyicheng/los/src/los.cpp:174]   --->   Operation 223 'load' 'indvar_flatten29_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 224 [1/1] (1.63ns)   --->   "%icmp_ln174 = icmp_eq  i11 %indvar_flatten29_load, i11 1024" [benchmarks/jianyicheng/los/src/los.cpp:174]   --->   Operation 224 'icmp' 'icmp_ln174' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 225 [1/1] (1.63ns)   --->   "%add_ln174 = add i11 %indvar_flatten29_load, i11 1" [benchmarks/jianyicheng/los/src/los.cpp:174]   --->   Operation 225 'add' 'add_ln174' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln174 = br i1 %icmp_ln174, void %for.inc276, void %for.body288.preheader" [benchmarks/jianyicheng/los/src/los.cpp:174]   --->   Operation 226 'br' 'br_ln174' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 227 [1/1] (0.00ns)   --->   "%x_pixel_5_load = load i7 %x_pixel_5" [benchmarks/jianyicheng/los/src/los.cpp:175]   --->   Operation 227 'load' 'x_pixel_5_load' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_23 : Operation 228 [1/1] (0.00ns)   --->   "%y_pixel_3_load = load i5 %y_pixel_3" [benchmarks/jianyicheng/los/src/los.cpp:174]   --->   Operation 228 'load' 'y_pixel_3_load' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_23 : Operation 229 [1/1] (1.87ns)   --->   "%icmp_ln175 = icmp_eq  i7 %x_pixel_5_load, i7 64" [benchmarks/jianyicheng/los/src/los.cpp:175]   --->   Operation 229 'icmp' 'icmp_ln175' <Predicate = (!icmp_ln174)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 230 [1/1] (1.78ns)   --->   "%add_ln174_1 = add i5 %y_pixel_3_load, i5 1" [benchmarks/jianyicheng/los/src/los.cpp:174]   --->   Operation 230 'add' 'add_ln174_1' <Predicate = (!icmp_ln174)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 231 [1/1] (1.21ns)   --->   "%select_ln174_1 = select i1 %icmp_ln175, i5 %add_ln174_1, i5 %y_pixel_3_load" [benchmarks/jianyicheng/los/src/los.cpp:174]   --->   Operation 231 'select' 'select_ln174_1' <Predicate = (!icmp_ln174)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln174 = trunc i5 %select_ln174_1" [benchmarks/jianyicheng/los/src/los.cpp:174]   --->   Operation 232 'trunc' 'trunc_ln174' <Predicate = (!icmp_ln174)> <Delay = 0.00>
ST_23 : Operation 233 [1/1] (0.00ns)   --->   "%x_pixel_7 = alloca i32 1" [benchmarks/jianyicheng/los/src/los.cpp:222]   --->   Operation 233 'alloca' 'x_pixel_7' <Predicate = (icmp_ln174)> <Delay = 0.00>
ST_23 : Operation 234 [1/1] (0.00ns)   --->   "%y_pixel_4 = alloca i32 1" [benchmarks/jianyicheng/los/src/los.cpp:221]   --->   Operation 234 'alloca' 'y_pixel_4' <Predicate = (icmp_ln174)> <Delay = 0.00>
ST_23 : Operation 235 [1/1] (0.00ns)   --->   "%indvar_flatten39 = alloca i32 1"   --->   Operation 235 'alloca' 'indvar_flatten39' <Predicate = (icmp_ln174)> <Delay = 0.00>
ST_23 : Operation 236 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten39"   --->   Operation 236 'store' 'store_ln0' <Predicate = (icmp_ln174)> <Delay = 1.58>
ST_23 : Operation 237 [1/1] (1.58ns)   --->   "%store_ln221 = store i5 0, i5 %y_pixel_4" [benchmarks/jianyicheng/los/src/los.cpp:221]   --->   Operation 237 'store' 'store_ln221' <Predicate = (icmp_ln174)> <Delay = 1.58>
ST_23 : Operation 238 [1/1] (1.58ns)   --->   "%store_ln222 = store i7 0, i7 %x_pixel_7" [benchmarks/jianyicheng/los/src/los.cpp:222]   --->   Operation 238 'store' 'store_ln222' <Predicate = (icmp_ln174)> <Delay = 1.58>
ST_23 : Operation 239 [1/1] (0.00ns)   --->   "%br_ln221 = br void %for.body288" [benchmarks/jianyicheng/los/src/los.cpp:221]   --->   Operation 239 'br' 'br_ln221' <Predicate = (icmp_ln174)> <Delay = 0.00>

State 24 <SV = 5> <Delay = 2.86>
ST_24 : Operation 240 [1/1] (0.99ns)   --->   "%select_ln174 = select i1 %icmp_ln175, i7 0, i7 %x_pixel_5_load" [benchmarks/jianyicheng/los/src/los.cpp:174]   --->   Operation 240 'select' 'select_ln174' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i5 %select_ln174_1" [benchmarks/jianyicheng/los/src/los.cpp:174]   --->   Operation 241 'zext' 'zext_ln174' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 242 [1/1] (1.82ns)   --->   "%sub_ln174 = sub i6 32, i6 %zext_ln174" [benchmarks/jianyicheng/los/src/los.cpp:174]   --->   Operation 242 'sub' 'sub_ln174' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %select_ln174, i32 5, i32 6" [benchmarks/jianyicheng/los/src/los.cpp:180]   --->   Operation 243 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 244 [1/1] (1.56ns)   --->   "%icmp_ln180 = icmp_eq  i2 %tmp_15, i2 0" [benchmarks/jianyicheng/los/src/los.cpp:180]   --->   Operation 244 'icmp' 'icmp_ln180' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 245 [1/1] (1.87ns)   --->   "%dx_6 = sub i7 32, i7 %select_ln174" [benchmarks/jianyicheng/los/src/los.cpp:182]   --->   Operation 245 'sub' 'dx_6' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 246 [1/1] (0.00ns)   --->   "%trunc_ln185 = trunc i7 %select_ln174" [benchmarks/jianyicheng/los/src/los.cpp:185]   --->   Operation 246 'trunc' 'trunc_ln185' <Predicate = true> <Delay = 0.00>

State 25 <SV = 6> <Delay = 2.86>
ST_25 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln174_1 = zext i6 %sub_ln174" [benchmarks/jianyicheng/los/src/los.cpp:174]   --->   Operation 247 'zext' 'zext_ln174_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 248 [1/1] (1.82ns)   --->   "%sub_ln174_1 = sub i6 0, i6 %sub_ln174" [benchmarks/jianyicheng/los/src/los.cpp:174]   --->   Operation 248 'sub' 'sub_ln174_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node dx_7)   --->   "%xor_ln180 = xor i6 %trunc_ln185, i6 32" [benchmarks/jianyicheng/los/src/los.cpp:180]   --->   Operation 249 'xor' 'xor_ln180' <Predicate = (!icmp_ln180)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node dx_7)   --->   "%sext_ln180 = sext i6 %xor_ln180" [benchmarks/jianyicheng/los/src/los.cpp:180]   --->   Operation 250 'sext' 'sext_ln180' <Predicate = (!icmp_ln180)> <Delay = 0.00>
ST_25 : Operation 251 [1/1] (0.99ns) (out node of the LUT)   --->   "%dx_7 = select i1 %icmp_ln180, i7 %dx_6, i7 %sext_ln180" [benchmarks/jianyicheng/los/src/los.cpp:180]   --->   Operation 251 'select' 'dx_7' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 252 [1/1] (0.99ns)   --->   "%select_ln179 = select i1 %icmp_ln180, i2 1, i2 3" [benchmarks/jianyicheng/los/src/los.cpp:179]   --->   Operation 252 'select' 'select_ln179' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 253 [1/1] (1.87ns)   --->   "%err_37 = sub i7 %dx_7, i7 %zext_ln174_1" [benchmarks/jianyicheng/los/src/los.cpp:196]   --->   Operation 253 'sub' 'err_37' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 7> <Delay = 5.11>
ST_26 : Operation 254 [2/2] (5.11ns)   --->   "%call_ln196 = call void @los_Pipeline_VITIS_LOOP_198_8, i7 %err_37, i4 %trunc_ln174, i6 %trunc_ln185, i6 %sub_ln174_1, i6 %sub_ln174, i2 %select_ln179, i7 %dx_7, i1 %obstacles_3, i32 %sight_3_1_loc" [benchmarks/jianyicheng/los/src/los.cpp:196]   --->   Operation 254 'call' 'call_ln196' <Predicate = true> <Delay = 5.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 8> <Delay = 3.53>
ST_27 : Operation 255 [1/2] (3.53ns)   --->   "%call_ln196 = call void @los_Pipeline_VITIS_LOOP_198_8, i7 %err_37, i4 %trunc_ln174, i6 %trunc_ln185, i6 %sub_ln174_1, i6 %sub_ln174, i2 %select_ln179, i7 %dx_7, i1 %obstacles_3, i32 %sight_3_1_loc" [benchmarks/jianyicheng/los/src/los.cpp:196]   --->   Operation 255 'call' 'call_ln196' <Predicate = true> <Delay = 3.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 9> <Delay = 2.55>
ST_28 : Operation 256 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_3_VITIS_LOOP_175_7_str"   --->   Operation 256 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 257 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 257 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 258 [1/1] (0.00ns)   --->   "%p_mid3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln174, i6 0" [benchmarks/jianyicheng/los/src/los.cpp:174]   --->   Operation 258 'bitconcatenate' 'p_mid3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln175 = zext i7 %select_ln174" [benchmarks/jianyicheng/los/src/los.cpp:175]   --->   Operation 259 'zext' 'zext_ln175' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 260 [1/1] (0.00ns)   --->   "%sight_3_1_loc_load = load i32 %sight_3_1_loc"   --->   Operation 260 'load' 'sight_3_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 261 [1/1] (2.55ns)   --->   "%icmp_ln215 = icmp_eq  i32 %sight_3_1_loc_load, i32 1" [benchmarks/jianyicheng/los/src/los.cpp:215]   --->   Operation 261 'icmp' 'icmp_ln215' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln215 = br i1 %icmp_ln215, void %for.inc273, void %if.then267" [benchmarks/jianyicheng/los/src/los.cpp:215]   --->   Operation 262 'br' 'br_ln215' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 263 [1/1] (1.73ns)   --->   "%add_ln216 = add i10 %zext_ln175, i10 %p_mid3" [benchmarks/jianyicheng/los/src/los.cpp:216]   --->   Operation 263 'add' 'add_ln216' <Predicate = (icmp_ln215)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 10> <Delay = 3.45>
ST_29 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln216 = zext i10 %add_ln216" [benchmarks/jianyicheng/los/src/los.cpp:216]   --->   Operation 264 'zext' 'zext_ln216' <Predicate = (icmp_ln215)> <Delay = 0.00>
ST_29 : Operation 265 [1/1] (0.00ns)   --->   "%results_3_addr = getelementptr i1 %results_3, i64 0, i64 %zext_ln216" [benchmarks/jianyicheng/los/src/los.cpp:216]   --->   Operation 265 'getelementptr' 'results_3_addr' <Predicate = (icmp_ln215)> <Delay = 0.00>
ST_29 : Operation 266 [1/1] (3.25ns)   --->   "%store_ln216 = store i1 1, i10 %results_3_addr" [benchmarks/jianyicheng/los/src/los.cpp:216]   --->   Operation 266 'store' 'store_ln216' <Predicate = (icmp_ln215)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1024> <RAM>
ST_29 : Operation 267 [1/1] (0.00ns)   --->   "%br_ln216 = br void %for.inc273" [benchmarks/jianyicheng/los/src/los.cpp:216]   --->   Operation 267 'br' 'br_ln216' <Predicate = (icmp_ln215)> <Delay = 0.00>
ST_29 : Operation 268 [1/1] (1.87ns)   --->   "%x_pixel_8 = add i7 %select_ln174, i7 1" [benchmarks/jianyicheng/los/src/los.cpp:175]   --->   Operation 268 'add' 'x_pixel_8' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 269 [1/1] (1.58ns)   --->   "%store_ln174 = store i11 %add_ln174, i11 %indvar_flatten29" [benchmarks/jianyicheng/los/src/los.cpp:174]   --->   Operation 269 'store' 'store_ln174' <Predicate = true> <Delay = 1.58>
ST_29 : Operation 270 [1/1] (1.58ns)   --->   "%store_ln174 = store i5 %select_ln174_1, i5 %y_pixel_3" [benchmarks/jianyicheng/los/src/los.cpp:174]   --->   Operation 270 'store' 'store_ln174' <Predicate = true> <Delay = 1.58>
ST_29 : Operation 271 [1/1] (1.58ns)   --->   "%store_ln175 = store i7 %x_pixel_8, i7 %x_pixel_5" [benchmarks/jianyicheng/los/src/los.cpp:175]   --->   Operation 271 'store' 'store_ln175' <Predicate = true> <Delay = 1.58>
ST_29 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln175 = br void %for.body211" [benchmarks/jianyicheng/los/src/los.cpp:175]   --->   Operation 272 'br' 'br_ln175' <Predicate = true> <Delay = 0.00>

State 30 <SV = 5> <Delay = 3.22>
ST_30 : Operation 273 [1/1] (0.00ns)   --->   "%indvar_flatten39_load = load i11 %indvar_flatten39" [benchmarks/jianyicheng/los/src/los.cpp:221]   --->   Operation 273 'load' 'indvar_flatten39_load' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 274 [1/1] (1.63ns)   --->   "%icmp_ln221 = icmp_eq  i11 %indvar_flatten39_load, i11 1024" [benchmarks/jianyicheng/los/src/los.cpp:221]   --->   Operation 274 'icmp' 'icmp_ln221' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 275 [1/1] (1.63ns)   --->   "%add_ln221 = add i11 %indvar_flatten39_load, i11 1" [benchmarks/jianyicheng/los/src/los.cpp:221]   --->   Operation 275 'add' 'add_ln221' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln221 = br i1 %icmp_ln221, void %for.inc353, void %for.body365.preheader" [benchmarks/jianyicheng/los/src/los.cpp:221]   --->   Operation 276 'br' 'br_ln221' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 277 [1/1] (0.00ns)   --->   "%x_pixel_7_load = load i7 %x_pixel_7" [benchmarks/jianyicheng/los/src/los.cpp:222]   --->   Operation 277 'load' 'x_pixel_7_load' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_30 : Operation 278 [1/1] (0.00ns)   --->   "%y_pixel_4_load = load i5 %y_pixel_4" [benchmarks/jianyicheng/los/src/los.cpp:221]   --->   Operation 278 'load' 'y_pixel_4_load' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_30 : Operation 279 [1/1] (1.87ns)   --->   "%icmp_ln222 = icmp_eq  i7 %x_pixel_7_load, i7 64" [benchmarks/jianyicheng/los/src/los.cpp:222]   --->   Operation 279 'icmp' 'icmp_ln222' <Predicate = (!icmp_ln221)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 280 [1/1] (1.78ns)   --->   "%add_ln221_1 = add i5 %y_pixel_4_load, i5 1" [benchmarks/jianyicheng/los/src/los.cpp:221]   --->   Operation 280 'add' 'add_ln221_1' <Predicate = (!icmp_ln221)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 281 [1/1] (1.21ns)   --->   "%select_ln221_1 = select i1 %icmp_ln222, i5 %add_ln221_1, i5 %y_pixel_4_load" [benchmarks/jianyicheng/los/src/los.cpp:221]   --->   Operation 281 'select' 'select_ln221_1' <Predicate = (!icmp_ln221)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 282 [1/1] (0.00ns)   --->   "%trunc_ln221 = trunc i5 %select_ln221_1" [benchmarks/jianyicheng/los/src/los.cpp:221]   --->   Operation 282 'trunc' 'trunc_ln221' <Predicate = (!icmp_ln221)> <Delay = 0.00>
ST_30 : Operation 283 [1/1] (0.00ns)   --->   "%x_pixel_9 = alloca i32 1" [benchmarks/jianyicheng/los/src/los.cpp:269]   --->   Operation 283 'alloca' 'x_pixel_9' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_30 : Operation 284 [1/1] (0.00ns)   --->   "%y_pixel_5 = alloca i32 1" [benchmarks/jianyicheng/los/src/los.cpp:268]   --->   Operation 284 'alloca' 'y_pixel_5' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_30 : Operation 285 [1/1] (0.00ns)   --->   "%indvar_flatten49 = alloca i32 1"   --->   Operation 285 'alloca' 'indvar_flatten49' <Predicate = (icmp_ln221)> <Delay = 0.00>
ST_30 : Operation 286 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten49"   --->   Operation 286 'store' 'store_ln0' <Predicate = (icmp_ln221)> <Delay = 1.58>
ST_30 : Operation 287 [1/1] (1.58ns)   --->   "%store_ln268 = store i5 0, i5 %y_pixel_5" [benchmarks/jianyicheng/los/src/los.cpp:268]   --->   Operation 287 'store' 'store_ln268' <Predicate = (icmp_ln221)> <Delay = 1.58>
ST_30 : Operation 288 [1/1] (1.58ns)   --->   "%store_ln269 = store i7 0, i7 %x_pixel_9" [benchmarks/jianyicheng/los/src/los.cpp:269]   --->   Operation 288 'store' 'store_ln269' <Predicate = (icmp_ln221)> <Delay = 1.58>
ST_30 : Operation 289 [1/1] (0.00ns)   --->   "%br_ln268 = br void %for.body365" [benchmarks/jianyicheng/los/src/los.cpp:268]   --->   Operation 289 'br' 'br_ln268' <Predicate = (icmp_ln221)> <Delay = 0.00>

State 31 <SV = 6> <Delay = 2.86>
ST_31 : Operation 290 [1/1] (0.99ns)   --->   "%select_ln221 = select i1 %icmp_ln222, i7 0, i7 %x_pixel_7_load" [benchmarks/jianyicheng/los/src/los.cpp:221]   --->   Operation 290 'select' 'select_ln221' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln221 = zext i5 %select_ln221_1" [benchmarks/jianyicheng/los/src/los.cpp:221]   --->   Operation 291 'zext' 'zext_ln221' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 292 [1/1] (1.82ns)   --->   "%sub_ln221 = sub i6 32, i6 %zext_ln221" [benchmarks/jianyicheng/los/src/los.cpp:221]   --->   Operation 292 'sub' 'sub_ln221' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %select_ln221, i32 5, i32 6" [benchmarks/jianyicheng/los/src/los.cpp:227]   --->   Operation 293 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 294 [1/1] (1.56ns)   --->   "%icmp_ln227 = icmp_eq  i2 %tmp_16, i2 0" [benchmarks/jianyicheng/los/src/los.cpp:227]   --->   Operation 294 'icmp' 'icmp_ln227' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 295 [1/1] (1.87ns)   --->   "%dx_8 = sub i7 32, i7 %select_ln221" [benchmarks/jianyicheng/los/src/los.cpp:229]   --->   Operation 295 'sub' 'dx_8' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 296 [1/1] (0.00ns)   --->   "%trunc_ln232 = trunc i7 %select_ln221" [benchmarks/jianyicheng/los/src/los.cpp:232]   --->   Operation 296 'trunc' 'trunc_ln232' <Predicate = true> <Delay = 0.00>

State 32 <SV = 7> <Delay = 2.86>
ST_32 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln221_1 = zext i6 %sub_ln221" [benchmarks/jianyicheng/los/src/los.cpp:221]   --->   Operation 297 'zext' 'zext_ln221_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 298 [1/1] (1.82ns)   --->   "%sub_ln221_1 = sub i6 0, i6 %sub_ln221" [benchmarks/jianyicheng/los/src/los.cpp:221]   --->   Operation 298 'sub' 'sub_ln221_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node dx_9)   --->   "%xor_ln227 = xor i6 %trunc_ln232, i6 32" [benchmarks/jianyicheng/los/src/los.cpp:227]   --->   Operation 299 'xor' 'xor_ln227' <Predicate = (!icmp_ln227)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node dx_9)   --->   "%sext_ln227 = sext i6 %xor_ln227" [benchmarks/jianyicheng/los/src/los.cpp:227]   --->   Operation 300 'sext' 'sext_ln227' <Predicate = (!icmp_ln227)> <Delay = 0.00>
ST_32 : Operation 301 [1/1] (0.99ns) (out node of the LUT)   --->   "%dx_9 = select i1 %icmp_ln227, i7 %dx_8, i7 %sext_ln227" [benchmarks/jianyicheng/los/src/los.cpp:227]   --->   Operation 301 'select' 'dx_9' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 302 [1/1] (0.99ns)   --->   "%select_ln226 = select i1 %icmp_ln227, i2 1, i2 3" [benchmarks/jianyicheng/los/src/los.cpp:226]   --->   Operation 302 'select' 'select_ln226' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 303 [1/1] (1.87ns)   --->   "%err_38 = sub i7 %dx_9, i7 %zext_ln221_1" [benchmarks/jianyicheng/los/src/los.cpp:243]   --->   Operation 303 'sub' 'err_38' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 8> <Delay = 5.11>
ST_33 : Operation 304 [2/2] (5.11ns)   --->   "%call_ln243 = call void @los_Pipeline_VITIS_LOOP_245_10, i7 %err_38, i4 %trunc_ln221, i6 %trunc_ln232, i6 %sub_ln221_1, i6 %sub_ln221, i2 %select_ln226, i7 %dx_9, i1 %obstacles_4, i32 %sight_4_1_loc" [benchmarks/jianyicheng/los/src/los.cpp:243]   --->   Operation 304 'call' 'call_ln243' <Predicate = true> <Delay = 5.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 9> <Delay = 3.53>
ST_34 : Operation 305 [1/2] (3.53ns)   --->   "%call_ln243 = call void @los_Pipeline_VITIS_LOOP_245_10, i7 %err_38, i4 %trunc_ln221, i6 %trunc_ln232, i6 %sub_ln221_1, i6 %sub_ln221, i2 %select_ln226, i7 %dx_9, i1 %obstacles_4, i32 %sight_4_1_loc" [benchmarks/jianyicheng/los/src/los.cpp:243]   --->   Operation 305 'call' 'call_ln243' <Predicate = true> <Delay = 3.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 10> <Delay = 2.55>
ST_35 : Operation 306 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_4_VITIS_LOOP_222_9_str"   --->   Operation 306 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 307 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 307 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 308 [1/1] (0.00ns)   --->   "%p_mid4 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln221, i6 0" [benchmarks/jianyicheng/los/src/los.cpp:221]   --->   Operation 308 'bitconcatenate' 'p_mid4' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln222 = zext i7 %select_ln221" [benchmarks/jianyicheng/los/src/los.cpp:222]   --->   Operation 309 'zext' 'zext_ln222' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 310 [1/1] (0.00ns)   --->   "%sight_4_1_loc_load = load i32 %sight_4_1_loc"   --->   Operation 310 'load' 'sight_4_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 311 [1/1] (2.55ns)   --->   "%icmp_ln262 = icmp_eq  i32 %sight_4_1_loc_load, i32 1" [benchmarks/jianyicheng/los/src/los.cpp:262]   --->   Operation 311 'icmp' 'icmp_ln262' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln262 = br i1 %icmp_ln262, void %for.inc350, void %if.then344" [benchmarks/jianyicheng/los/src/los.cpp:262]   --->   Operation 312 'br' 'br_ln262' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 313 [1/1] (1.73ns)   --->   "%add_ln263 = add i10 %zext_ln222, i10 %p_mid4" [benchmarks/jianyicheng/los/src/los.cpp:263]   --->   Operation 313 'add' 'add_ln263' <Predicate = (icmp_ln262)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 11> <Delay = 3.45>
ST_36 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln263 = zext i10 %add_ln263" [benchmarks/jianyicheng/los/src/los.cpp:263]   --->   Operation 314 'zext' 'zext_ln263' <Predicate = (icmp_ln262)> <Delay = 0.00>
ST_36 : Operation 315 [1/1] (0.00ns)   --->   "%results_4_addr = getelementptr i1 %results_4, i64 0, i64 %zext_ln263" [benchmarks/jianyicheng/los/src/los.cpp:263]   --->   Operation 315 'getelementptr' 'results_4_addr' <Predicate = (icmp_ln262)> <Delay = 0.00>
ST_36 : Operation 316 [1/1] (3.25ns)   --->   "%store_ln263 = store i1 1, i10 %results_4_addr" [benchmarks/jianyicheng/los/src/los.cpp:263]   --->   Operation 316 'store' 'store_ln263' <Predicate = (icmp_ln262)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1024> <RAM>
ST_36 : Operation 317 [1/1] (0.00ns)   --->   "%br_ln263 = br void %for.inc350" [benchmarks/jianyicheng/los/src/los.cpp:263]   --->   Operation 317 'br' 'br_ln263' <Predicate = (icmp_ln262)> <Delay = 0.00>
ST_36 : Operation 318 [1/1] (1.87ns)   --->   "%x_pixel_10 = add i7 %select_ln221, i7 1" [benchmarks/jianyicheng/los/src/los.cpp:222]   --->   Operation 318 'add' 'x_pixel_10' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 319 [1/1] (1.58ns)   --->   "%store_ln221 = store i11 %add_ln221, i11 %indvar_flatten39" [benchmarks/jianyicheng/los/src/los.cpp:221]   --->   Operation 319 'store' 'store_ln221' <Predicate = true> <Delay = 1.58>
ST_36 : Operation 320 [1/1] (1.58ns)   --->   "%store_ln221 = store i5 %select_ln221_1, i5 %y_pixel_4" [benchmarks/jianyicheng/los/src/los.cpp:221]   --->   Operation 320 'store' 'store_ln221' <Predicate = true> <Delay = 1.58>
ST_36 : Operation 321 [1/1] (1.58ns)   --->   "%store_ln222 = store i7 %x_pixel_10, i7 %x_pixel_7" [benchmarks/jianyicheng/los/src/los.cpp:222]   --->   Operation 321 'store' 'store_ln222' <Predicate = true> <Delay = 1.58>
ST_36 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln222 = br void %for.body288" [benchmarks/jianyicheng/los/src/los.cpp:222]   --->   Operation 322 'br' 'br_ln222' <Predicate = true> <Delay = 0.00>

State 37 <SV = 6> <Delay = 3.22>
ST_37 : Operation 323 [1/1] (0.00ns)   --->   "%indvar_flatten49_load = load i11 %indvar_flatten49" [benchmarks/jianyicheng/los/src/los.cpp:268]   --->   Operation 323 'load' 'indvar_flatten49_load' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 324 [1/1] (1.63ns)   --->   "%icmp_ln268 = icmp_eq  i11 %indvar_flatten49_load, i11 1024" [benchmarks/jianyicheng/los/src/los.cpp:268]   --->   Operation 324 'icmp' 'icmp_ln268' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 325 [1/1] (1.63ns)   --->   "%add_ln268 = add i11 %indvar_flatten49_load, i11 1" [benchmarks/jianyicheng/los/src/los.cpp:268]   --->   Operation 325 'add' 'add_ln268' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln268 = br i1 %icmp_ln268, void %for.inc430, void %for.body442.preheader" [benchmarks/jianyicheng/los/src/los.cpp:268]   --->   Operation 326 'br' 'br_ln268' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 327 [1/1] (0.00ns)   --->   "%x_pixel_9_load = load i7 %x_pixel_9" [benchmarks/jianyicheng/los/src/los.cpp:269]   --->   Operation 327 'load' 'x_pixel_9_load' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_37 : Operation 328 [1/1] (0.00ns)   --->   "%y_pixel_5_load = load i5 %y_pixel_5" [benchmarks/jianyicheng/los/src/los.cpp:268]   --->   Operation 328 'load' 'y_pixel_5_load' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_37 : Operation 329 [1/1] (1.87ns)   --->   "%icmp_ln269 = icmp_eq  i7 %x_pixel_9_load, i7 64" [benchmarks/jianyicheng/los/src/los.cpp:269]   --->   Operation 329 'icmp' 'icmp_ln269' <Predicate = (!icmp_ln268)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 330 [1/1] (1.78ns)   --->   "%add_ln268_1 = add i5 %y_pixel_5_load, i5 1" [benchmarks/jianyicheng/los/src/los.cpp:268]   --->   Operation 330 'add' 'add_ln268_1' <Predicate = (!icmp_ln268)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 331 [1/1] (1.21ns)   --->   "%select_ln268_1 = select i1 %icmp_ln269, i5 %add_ln268_1, i5 %y_pixel_5_load" [benchmarks/jianyicheng/los/src/los.cpp:268]   --->   Operation 331 'select' 'select_ln268_1' <Predicate = (!icmp_ln268)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln268 = trunc i5 %select_ln268_1" [benchmarks/jianyicheng/los/src/los.cpp:268]   --->   Operation 332 'trunc' 'trunc_ln268' <Predicate = (!icmp_ln268)> <Delay = 0.00>
ST_37 : Operation 333 [1/1] (0.00ns)   --->   "%x_pixel_11 = alloca i32 1" [benchmarks/jianyicheng/los/src/los.cpp:316]   --->   Operation 333 'alloca' 'x_pixel_11' <Predicate = (icmp_ln268)> <Delay = 0.00>
ST_37 : Operation 334 [1/1] (0.00ns)   --->   "%y_pixel_6 = alloca i32 1" [benchmarks/jianyicheng/los/src/los.cpp:315]   --->   Operation 334 'alloca' 'y_pixel_6' <Predicate = (icmp_ln268)> <Delay = 0.00>
ST_37 : Operation 335 [1/1] (0.00ns)   --->   "%indvar_flatten59 = alloca i32 1"   --->   Operation 335 'alloca' 'indvar_flatten59' <Predicate = (icmp_ln268)> <Delay = 0.00>
ST_37 : Operation 336 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten59"   --->   Operation 336 'store' 'store_ln0' <Predicate = (icmp_ln268)> <Delay = 1.58>
ST_37 : Operation 337 [1/1] (1.58ns)   --->   "%store_ln315 = store i5 0, i5 %y_pixel_6" [benchmarks/jianyicheng/los/src/los.cpp:315]   --->   Operation 337 'store' 'store_ln315' <Predicate = (icmp_ln268)> <Delay = 1.58>
ST_37 : Operation 338 [1/1] (1.58ns)   --->   "%store_ln316 = store i7 0, i7 %x_pixel_11" [benchmarks/jianyicheng/los/src/los.cpp:316]   --->   Operation 338 'store' 'store_ln316' <Predicate = (icmp_ln268)> <Delay = 1.58>
ST_37 : Operation 339 [1/1] (0.00ns)   --->   "%br_ln315 = br void %for.body442" [benchmarks/jianyicheng/los/src/los.cpp:315]   --->   Operation 339 'br' 'br_ln315' <Predicate = (icmp_ln268)> <Delay = 0.00>

State 38 <SV = 7> <Delay = 2.86>
ST_38 : Operation 340 [1/1] (0.99ns)   --->   "%select_ln268 = select i1 %icmp_ln269, i7 0, i7 %x_pixel_9_load" [benchmarks/jianyicheng/los/src/los.cpp:268]   --->   Operation 340 'select' 'select_ln268' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 341 [1/1] (0.00ns)   --->   "%zext_ln268 = zext i5 %select_ln268_1" [benchmarks/jianyicheng/los/src/los.cpp:268]   --->   Operation 341 'zext' 'zext_ln268' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 342 [1/1] (1.82ns)   --->   "%sub_ln268 = sub i6 32, i6 %zext_ln268" [benchmarks/jianyicheng/los/src/los.cpp:268]   --->   Operation 342 'sub' 'sub_ln268' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 343 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %select_ln268, i32 5, i32 6" [benchmarks/jianyicheng/los/src/los.cpp:274]   --->   Operation 343 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 344 [1/1] (1.56ns)   --->   "%icmp_ln274 = icmp_eq  i2 %tmp_17, i2 0" [benchmarks/jianyicheng/los/src/los.cpp:274]   --->   Operation 344 'icmp' 'icmp_ln274' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 345 [1/1] (1.87ns)   --->   "%dx_10 = sub i7 32, i7 %select_ln268" [benchmarks/jianyicheng/los/src/los.cpp:276]   --->   Operation 345 'sub' 'dx_10' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 346 [1/1] (0.00ns)   --->   "%trunc_ln279 = trunc i7 %select_ln268" [benchmarks/jianyicheng/los/src/los.cpp:279]   --->   Operation 346 'trunc' 'trunc_ln279' <Predicate = true> <Delay = 0.00>

State 39 <SV = 8> <Delay = 2.86>
ST_39 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln268_1 = zext i6 %sub_ln268" [benchmarks/jianyicheng/los/src/los.cpp:268]   --->   Operation 347 'zext' 'zext_ln268_1' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 348 [1/1] (1.82ns)   --->   "%sub_ln268_1 = sub i6 0, i6 %sub_ln268" [benchmarks/jianyicheng/los/src/los.cpp:268]   --->   Operation 348 'sub' 'sub_ln268_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node dx_11)   --->   "%xor_ln274 = xor i6 %trunc_ln279, i6 32" [benchmarks/jianyicheng/los/src/los.cpp:274]   --->   Operation 349 'xor' 'xor_ln274' <Predicate = (!icmp_ln274)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node dx_11)   --->   "%sext_ln274 = sext i6 %xor_ln274" [benchmarks/jianyicheng/los/src/los.cpp:274]   --->   Operation 350 'sext' 'sext_ln274' <Predicate = (!icmp_ln274)> <Delay = 0.00>
ST_39 : Operation 351 [1/1] (0.99ns) (out node of the LUT)   --->   "%dx_11 = select i1 %icmp_ln274, i7 %dx_10, i7 %sext_ln274" [benchmarks/jianyicheng/los/src/los.cpp:274]   --->   Operation 351 'select' 'dx_11' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 352 [1/1] (0.99ns)   --->   "%select_ln273 = select i1 %icmp_ln274, i2 1, i2 3" [benchmarks/jianyicheng/los/src/los.cpp:273]   --->   Operation 352 'select' 'select_ln273' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 353 [1/1] (1.87ns)   --->   "%err_39 = sub i7 %dx_11, i7 %zext_ln268_1" [benchmarks/jianyicheng/los/src/los.cpp:290]   --->   Operation 353 'sub' 'err_39' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 9> <Delay = 5.11>
ST_40 : Operation 354 [2/2] (5.11ns)   --->   "%call_ln268 = call void @los_Pipeline_VITIS_LOOP_292_12, i4 %trunc_ln268, i6 %trunc_ln279, i7 %err_39, i6 %sub_ln268_1, i6 %sub_ln268, i2 %select_ln273, i7 %dx_11, i1 %obstacles_5, i32 %sight_5_1_loc" [benchmarks/jianyicheng/los/src/los.cpp:268]   --->   Operation 354 'call' 'call_ln268' <Predicate = true> <Delay = 5.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 10> <Delay = 3.53>
ST_41 : Operation 355 [1/2] (3.53ns)   --->   "%call_ln268 = call void @los_Pipeline_VITIS_LOOP_292_12, i4 %trunc_ln268, i6 %trunc_ln279, i7 %err_39, i6 %sub_ln268_1, i6 %sub_ln268, i2 %select_ln273, i7 %dx_11, i1 %obstacles_5, i32 %sight_5_1_loc" [benchmarks/jianyicheng/los/src/los.cpp:268]   --->   Operation 355 'call' 'call_ln268' <Predicate = true> <Delay = 3.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 11> <Delay = 2.55>
ST_42 : Operation 356 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_5_VITIS_LOOP_269_11_str"   --->   Operation 356 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 357 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 357 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 358 [1/1] (0.00ns)   --->   "%p_mid5 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln268, i6 0" [benchmarks/jianyicheng/los/src/los.cpp:268]   --->   Operation 358 'bitconcatenate' 'p_mid5' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln269 = zext i7 %select_ln268" [benchmarks/jianyicheng/los/src/los.cpp:269]   --->   Operation 359 'zext' 'zext_ln269' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 360 [1/1] (0.00ns)   --->   "%sight_5_1_loc_load = load i32 %sight_5_1_loc"   --->   Operation 360 'load' 'sight_5_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 361 [1/1] (2.55ns)   --->   "%icmp_ln309 = icmp_eq  i32 %sight_5_1_loc_load, i32 1" [benchmarks/jianyicheng/los/src/los.cpp:309]   --->   Operation 361 'icmp' 'icmp_ln309' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln309 = br i1 %icmp_ln309, void %for.inc427, void %if.then421" [benchmarks/jianyicheng/los/src/los.cpp:309]   --->   Operation 362 'br' 'br_ln309' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 363 [1/1] (1.73ns)   --->   "%add_ln310 = add i10 %zext_ln269, i10 %p_mid5" [benchmarks/jianyicheng/los/src/los.cpp:310]   --->   Operation 363 'add' 'add_ln310' <Predicate = (icmp_ln309)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 12> <Delay = 3.45>
ST_43 : Operation 364 [1/1] (0.00ns)   --->   "%zext_ln310 = zext i10 %add_ln310" [benchmarks/jianyicheng/los/src/los.cpp:310]   --->   Operation 364 'zext' 'zext_ln310' <Predicate = (icmp_ln309)> <Delay = 0.00>
ST_43 : Operation 365 [1/1] (0.00ns)   --->   "%results_5_addr = getelementptr i1 %results_5, i64 0, i64 %zext_ln310" [benchmarks/jianyicheng/los/src/los.cpp:310]   --->   Operation 365 'getelementptr' 'results_5_addr' <Predicate = (icmp_ln309)> <Delay = 0.00>
ST_43 : Operation 366 [1/1] (3.25ns)   --->   "%store_ln310 = store i1 1, i10 %results_5_addr" [benchmarks/jianyicheng/los/src/los.cpp:310]   --->   Operation 366 'store' 'store_ln310' <Predicate = (icmp_ln309)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1024> <RAM>
ST_43 : Operation 367 [1/1] (0.00ns)   --->   "%br_ln310 = br void %for.inc427" [benchmarks/jianyicheng/los/src/los.cpp:310]   --->   Operation 367 'br' 'br_ln310' <Predicate = (icmp_ln309)> <Delay = 0.00>
ST_43 : Operation 368 [1/1] (1.87ns)   --->   "%x_pixel_12 = add i7 %select_ln268, i7 1" [benchmarks/jianyicheng/los/src/los.cpp:269]   --->   Operation 368 'add' 'x_pixel_12' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 369 [1/1] (1.58ns)   --->   "%store_ln268 = store i11 %add_ln268, i11 %indvar_flatten49" [benchmarks/jianyicheng/los/src/los.cpp:268]   --->   Operation 369 'store' 'store_ln268' <Predicate = true> <Delay = 1.58>
ST_43 : Operation 370 [1/1] (1.58ns)   --->   "%store_ln268 = store i5 %select_ln268_1, i5 %y_pixel_5" [benchmarks/jianyicheng/los/src/los.cpp:268]   --->   Operation 370 'store' 'store_ln268' <Predicate = true> <Delay = 1.58>
ST_43 : Operation 371 [1/1] (1.58ns)   --->   "%store_ln269 = store i7 %x_pixel_12, i7 %x_pixel_9" [benchmarks/jianyicheng/los/src/los.cpp:269]   --->   Operation 371 'store' 'store_ln269' <Predicate = true> <Delay = 1.58>
ST_43 : Operation 372 [1/1] (0.00ns)   --->   "%br_ln269 = br void %for.body365" [benchmarks/jianyicheng/los/src/los.cpp:269]   --->   Operation 372 'br' 'br_ln269' <Predicate = true> <Delay = 0.00>

State 44 <SV = 7> <Delay = 3.22>
ST_44 : Operation 373 [1/1] (0.00ns)   --->   "%indvar_flatten59_load = load i11 %indvar_flatten59" [benchmarks/jianyicheng/los/src/los.cpp:315]   --->   Operation 373 'load' 'indvar_flatten59_load' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 374 [1/1] (1.63ns)   --->   "%icmp_ln315 = icmp_eq  i11 %indvar_flatten59_load, i11 1024" [benchmarks/jianyicheng/los/src/los.cpp:315]   --->   Operation 374 'icmp' 'icmp_ln315' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 375 [1/1] (1.63ns)   --->   "%add_ln315 = add i11 %indvar_flatten59_load, i11 1" [benchmarks/jianyicheng/los/src/los.cpp:315]   --->   Operation 375 'add' 'add_ln315' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 376 [1/1] (0.00ns)   --->   "%br_ln315 = br i1 %icmp_ln315, void %for.inc507, void %for.body519.preheader" [benchmarks/jianyicheng/los/src/los.cpp:315]   --->   Operation 376 'br' 'br_ln315' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 377 [1/1] (0.00ns)   --->   "%x_pixel_11_load = load i7 %x_pixel_11" [benchmarks/jianyicheng/los/src/los.cpp:316]   --->   Operation 377 'load' 'x_pixel_11_load' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_44 : Operation 378 [1/1] (0.00ns)   --->   "%y_pixel_6_load = load i5 %y_pixel_6" [benchmarks/jianyicheng/los/src/los.cpp:315]   --->   Operation 378 'load' 'y_pixel_6_load' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_44 : Operation 379 [1/1] (1.87ns)   --->   "%icmp_ln316 = icmp_eq  i7 %x_pixel_11_load, i7 64" [benchmarks/jianyicheng/los/src/los.cpp:316]   --->   Operation 379 'icmp' 'icmp_ln316' <Predicate = (!icmp_ln315)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 380 [1/1] (1.78ns)   --->   "%add_ln315_1 = add i5 %y_pixel_6_load, i5 1" [benchmarks/jianyicheng/los/src/los.cpp:315]   --->   Operation 380 'add' 'add_ln315_1' <Predicate = (!icmp_ln315)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 381 [1/1] (1.21ns)   --->   "%select_ln315_1 = select i1 %icmp_ln316, i5 %add_ln315_1, i5 %y_pixel_6_load" [benchmarks/jianyicheng/los/src/los.cpp:315]   --->   Operation 381 'select' 'select_ln315_1' <Predicate = (!icmp_ln315)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 382 [1/1] (0.00ns)   --->   "%trunc_ln315 = trunc i5 %select_ln315_1" [benchmarks/jianyicheng/los/src/los.cpp:315]   --->   Operation 382 'trunc' 'trunc_ln315' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_44 : Operation 383 [1/1] (0.00ns)   --->   "%x_pixel_13 = alloca i32 1" [benchmarks/jianyicheng/los/src/los.cpp:363]   --->   Operation 383 'alloca' 'x_pixel_13' <Predicate = (icmp_ln315)> <Delay = 0.00>
ST_44 : Operation 384 [1/1] (0.00ns)   --->   "%y_pixel_7 = alloca i32 1" [benchmarks/jianyicheng/los/src/los.cpp:362]   --->   Operation 384 'alloca' 'y_pixel_7' <Predicate = (icmp_ln315)> <Delay = 0.00>
ST_44 : Operation 385 [1/1] (0.00ns)   --->   "%indvar_flatten69 = alloca i32 1"   --->   Operation 385 'alloca' 'indvar_flatten69' <Predicate = (icmp_ln315)> <Delay = 0.00>
ST_44 : Operation 386 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten69"   --->   Operation 386 'store' 'store_ln0' <Predicate = (icmp_ln315)> <Delay = 1.58>
ST_44 : Operation 387 [1/1] (1.58ns)   --->   "%store_ln362 = store i5 0, i5 %y_pixel_7" [benchmarks/jianyicheng/los/src/los.cpp:362]   --->   Operation 387 'store' 'store_ln362' <Predicate = (icmp_ln315)> <Delay = 1.58>
ST_44 : Operation 388 [1/1] (1.58ns)   --->   "%store_ln363 = store i7 0, i7 %x_pixel_13" [benchmarks/jianyicheng/los/src/los.cpp:363]   --->   Operation 388 'store' 'store_ln363' <Predicate = (icmp_ln315)> <Delay = 1.58>
ST_44 : Operation 389 [1/1] (0.00ns)   --->   "%br_ln362 = br void %for.body519" [benchmarks/jianyicheng/los/src/los.cpp:362]   --->   Operation 389 'br' 'br_ln362' <Predicate = (icmp_ln315)> <Delay = 0.00>

State 45 <SV = 8> <Delay = 2.86>
ST_45 : Operation 390 [1/1] (0.99ns)   --->   "%select_ln315 = select i1 %icmp_ln316, i7 0, i7 %x_pixel_11_load" [benchmarks/jianyicheng/los/src/los.cpp:315]   --->   Operation 390 'select' 'select_ln315' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 391 [1/1] (0.00ns)   --->   "%zext_ln315 = zext i5 %select_ln315_1" [benchmarks/jianyicheng/los/src/los.cpp:315]   --->   Operation 391 'zext' 'zext_ln315' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 392 [1/1] (1.82ns)   --->   "%sub_ln315 = sub i6 32, i6 %zext_ln315" [benchmarks/jianyicheng/los/src/los.cpp:315]   --->   Operation 392 'sub' 'sub_ln315' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %select_ln315, i32 5, i32 6" [benchmarks/jianyicheng/los/src/los.cpp:321]   --->   Operation 393 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 394 [1/1] (1.56ns)   --->   "%icmp_ln321 = icmp_eq  i2 %tmp_18, i2 0" [benchmarks/jianyicheng/los/src/los.cpp:321]   --->   Operation 394 'icmp' 'icmp_ln321' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 395 [1/1] (1.87ns)   --->   "%dx_12 = sub i7 32, i7 %select_ln315" [benchmarks/jianyicheng/los/src/los.cpp:323]   --->   Operation 395 'sub' 'dx_12' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 396 [1/1] (0.00ns)   --->   "%trunc_ln326 = trunc i7 %select_ln315" [benchmarks/jianyicheng/los/src/los.cpp:326]   --->   Operation 396 'trunc' 'trunc_ln326' <Predicate = true> <Delay = 0.00>

State 46 <SV = 9> <Delay = 2.86>
ST_46 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln315_1 = zext i6 %sub_ln315" [benchmarks/jianyicheng/los/src/los.cpp:315]   --->   Operation 397 'zext' 'zext_ln315_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 398 [1/1] (1.82ns)   --->   "%sub_ln315_1 = sub i6 0, i6 %sub_ln315" [benchmarks/jianyicheng/los/src/los.cpp:315]   --->   Operation 398 'sub' 'sub_ln315_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 399 [1/1] (0.99ns)   --->   "%select_ln321 = select i1 %icmp_ln321, i2 1, i2 3" [benchmarks/jianyicheng/los/src/los.cpp:321]   --->   Operation 399 'select' 'select_ln321' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node dx_13)   --->   "%xor_ln321 = xor i6 %trunc_ln326, i6 32" [benchmarks/jianyicheng/los/src/los.cpp:321]   --->   Operation 400 'xor' 'xor_ln321' <Predicate = (!icmp_ln321)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node dx_13)   --->   "%sext_ln321 = sext i6 %xor_ln321" [benchmarks/jianyicheng/los/src/los.cpp:321]   --->   Operation 401 'sext' 'sext_ln321' <Predicate = (!icmp_ln321)> <Delay = 0.00>
ST_46 : Operation 402 [1/1] (0.99ns) (out node of the LUT)   --->   "%dx_13 = select i1 %icmp_ln321, i7 %dx_12, i7 %sext_ln321" [benchmarks/jianyicheng/los/src/los.cpp:321]   --->   Operation 402 'select' 'dx_13' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_46 : Operation 403 [1/1] (1.87ns)   --->   "%err_40 = sub i7 %dx_13, i7 %zext_ln315_1" [benchmarks/jianyicheng/los/src/los.cpp:337]   --->   Operation 403 'sub' 'err_40' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 10> <Delay = 5.11>
ST_47 : Operation 404 [2/2] (5.11ns)   --->   "%call_ln326 = call void @los_Pipeline_VITIS_LOOP_339_14, i6 %trunc_ln326, i4 %trunc_ln315, i7 %err_40, i6 %sub_ln315_1, i6 %sub_ln315, i2 %select_ln321, i7 %dx_13, i1 %obstacles_6, i32 %sight_6_1_loc" [benchmarks/jianyicheng/los/src/los.cpp:326]   --->   Operation 404 'call' 'call_ln326' <Predicate = true> <Delay = 5.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 11> <Delay = 3.53>
ST_48 : Operation 405 [1/2] (3.53ns)   --->   "%call_ln326 = call void @los_Pipeline_VITIS_LOOP_339_14, i6 %trunc_ln326, i4 %trunc_ln315, i7 %err_40, i6 %sub_ln315_1, i6 %sub_ln315, i2 %select_ln321, i7 %dx_13, i1 %obstacles_6, i32 %sight_6_1_loc" [benchmarks/jianyicheng/los/src/los.cpp:326]   --->   Operation 405 'call' 'call_ln326' <Predicate = true> <Delay = 3.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 12> <Delay = 2.55>
ST_49 : Operation 406 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_6_VITIS_LOOP_316_13_str"   --->   Operation 406 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 407 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 407 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 408 [1/1] (0.00ns)   --->   "%p_mid6 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln315, i6 0" [benchmarks/jianyicheng/los/src/los.cpp:315]   --->   Operation 408 'bitconcatenate' 'p_mid6' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln316 = zext i7 %select_ln315" [benchmarks/jianyicheng/los/src/los.cpp:316]   --->   Operation 409 'zext' 'zext_ln316' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 410 [1/1] (0.00ns)   --->   "%sight_6_1_loc_load = load i32 %sight_6_1_loc"   --->   Operation 410 'load' 'sight_6_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 411 [1/1] (2.55ns)   --->   "%icmp_ln356 = icmp_eq  i32 %sight_6_1_loc_load, i32 1" [benchmarks/jianyicheng/los/src/los.cpp:356]   --->   Operation 411 'icmp' 'icmp_ln356' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 412 [1/1] (0.00ns)   --->   "%br_ln356 = br i1 %icmp_ln356, void %for.inc504, void %if.then498" [benchmarks/jianyicheng/los/src/los.cpp:356]   --->   Operation 412 'br' 'br_ln356' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 413 [1/1] (1.73ns)   --->   "%add_ln357 = add i10 %zext_ln316, i10 %p_mid6" [benchmarks/jianyicheng/los/src/los.cpp:357]   --->   Operation 413 'add' 'add_ln357' <Predicate = (icmp_ln356)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 13> <Delay = 3.45>
ST_50 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln357 = zext i10 %add_ln357" [benchmarks/jianyicheng/los/src/los.cpp:357]   --->   Operation 414 'zext' 'zext_ln357' <Predicate = (icmp_ln356)> <Delay = 0.00>
ST_50 : Operation 415 [1/1] (0.00ns)   --->   "%results_6_addr = getelementptr i1 %results_6, i64 0, i64 %zext_ln357" [benchmarks/jianyicheng/los/src/los.cpp:357]   --->   Operation 415 'getelementptr' 'results_6_addr' <Predicate = (icmp_ln356)> <Delay = 0.00>
ST_50 : Operation 416 [1/1] (3.25ns)   --->   "%store_ln357 = store i1 1, i10 %results_6_addr" [benchmarks/jianyicheng/los/src/los.cpp:357]   --->   Operation 416 'store' 'store_ln357' <Predicate = (icmp_ln356)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1024> <RAM>
ST_50 : Operation 417 [1/1] (0.00ns)   --->   "%br_ln357 = br void %for.inc504" [benchmarks/jianyicheng/los/src/los.cpp:357]   --->   Operation 417 'br' 'br_ln357' <Predicate = (icmp_ln356)> <Delay = 0.00>
ST_50 : Operation 418 [1/1] (1.87ns)   --->   "%x_pixel_14 = add i7 %select_ln315, i7 1" [benchmarks/jianyicheng/los/src/los.cpp:316]   --->   Operation 418 'add' 'x_pixel_14' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 419 [1/1] (1.58ns)   --->   "%store_ln315 = store i11 %add_ln315, i11 %indvar_flatten59" [benchmarks/jianyicheng/los/src/los.cpp:315]   --->   Operation 419 'store' 'store_ln315' <Predicate = true> <Delay = 1.58>
ST_50 : Operation 420 [1/1] (1.58ns)   --->   "%store_ln315 = store i5 %select_ln315_1, i5 %y_pixel_6" [benchmarks/jianyicheng/los/src/los.cpp:315]   --->   Operation 420 'store' 'store_ln315' <Predicate = true> <Delay = 1.58>
ST_50 : Operation 421 [1/1] (1.58ns)   --->   "%store_ln316 = store i7 %x_pixel_14, i7 %x_pixel_11" [benchmarks/jianyicheng/los/src/los.cpp:316]   --->   Operation 421 'store' 'store_ln316' <Predicate = true> <Delay = 1.58>
ST_50 : Operation 422 [1/1] (0.00ns)   --->   "%br_ln316 = br void %for.body442" [benchmarks/jianyicheng/los/src/los.cpp:316]   --->   Operation 422 'br' 'br_ln316' <Predicate = true> <Delay = 0.00>

State 51 <SV = 8> <Delay = 3.08>
ST_51 : Operation 423 [1/1] (0.00ns)   --->   "%indvar_flatten69_load = load i11 %indvar_flatten69" [benchmarks/jianyicheng/los/src/los.cpp:362]   --->   Operation 423 'load' 'indvar_flatten69_load' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 424 [1/1] (1.63ns)   --->   "%icmp_ln362 = icmp_eq  i11 %indvar_flatten69_load, i11 1024" [benchmarks/jianyicheng/los/src/los.cpp:362]   --->   Operation 424 'icmp' 'icmp_ln362' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 425 [1/1] (1.63ns)   --->   "%add_ln362 = add i11 %indvar_flatten69_load, i11 1" [benchmarks/jianyicheng/los/src/los.cpp:362]   --->   Operation 425 'add' 'add_ln362' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 426 [1/1] (0.00ns)   --->   "%br_ln362 = br i1 %icmp_ln362, void %for.inc584, void %for.end586" [benchmarks/jianyicheng/los/src/los.cpp:362]   --->   Operation 426 'br' 'br_ln362' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 427 [1/1] (0.00ns)   --->   "%x_pixel_13_load = load i7 %x_pixel_13" [benchmarks/jianyicheng/los/src/los.cpp:363]   --->   Operation 427 'load' 'x_pixel_13_load' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_51 : Operation 428 [1/1] (0.00ns)   --->   "%y_pixel_7_load = load i5 %y_pixel_7" [benchmarks/jianyicheng/los/src/los.cpp:362]   --->   Operation 428 'load' 'y_pixel_7_load' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_51 : Operation 429 [1/1] (1.87ns)   --->   "%icmp_ln363 = icmp_eq  i7 %x_pixel_13_load, i7 64" [benchmarks/jianyicheng/los/src/los.cpp:363]   --->   Operation 429 'icmp' 'icmp_ln363' <Predicate = (!icmp_ln362)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 430 [1/1] (1.78ns)   --->   "%add_ln362_1 = add i5 %y_pixel_7_load, i5 1" [benchmarks/jianyicheng/los/src/los.cpp:362]   --->   Operation 430 'add' 'add_ln362_1' <Predicate = (!icmp_ln362)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 431 [1/1] (1.21ns)   --->   "%select_ln362_1 = select i1 %icmp_ln363, i5 %add_ln362_1, i5 %y_pixel_7_load" [benchmarks/jianyicheng/los/src/los.cpp:362]   --->   Operation 431 'select' 'select_ln362_1' <Predicate = (!icmp_ln362)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_51 : Operation 432 [1/1] (0.00ns)   --->   "%trunc_ln362 = trunc i5 %select_ln362_1" [benchmarks/jianyicheng/los/src/los.cpp:362]   --->   Operation 432 'trunc' 'trunc_ln362' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_51 : Operation 433 [1/1] (0.00ns)   --->   "%ret_ln407 = ret" [benchmarks/jianyicheng/los/src/los.cpp:407]   --->   Operation 433 'ret' 'ret_ln407' <Predicate = (icmp_ln362)> <Delay = 0.00>

State 52 <SV = 9> <Delay = 2.86>
ST_52 : Operation 434 [1/1] (0.99ns)   --->   "%select_ln362 = select i1 %icmp_ln363, i7 0, i7 %x_pixel_13_load" [benchmarks/jianyicheng/los/src/los.cpp:362]   --->   Operation 434 'select' 'select_ln362' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_52 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln362 = zext i5 %select_ln362_1" [benchmarks/jianyicheng/los/src/los.cpp:362]   --->   Operation 435 'zext' 'zext_ln362' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 436 [1/1] (1.82ns)   --->   "%sub_ln362 = sub i6 32, i6 %zext_ln362" [benchmarks/jianyicheng/los/src/los.cpp:362]   --->   Operation 436 'sub' 'sub_ln362' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 437 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %select_ln362, i32 5, i32 6" [benchmarks/jianyicheng/los/src/los.cpp:368]   --->   Operation 437 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_52 : Operation 438 [1/1] (1.56ns)   --->   "%icmp_ln368 = icmp_eq  i2 %tmp_19, i2 0" [benchmarks/jianyicheng/los/src/los.cpp:368]   --->   Operation 438 'icmp' 'icmp_ln368' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 439 [1/1] (1.87ns)   --->   "%dx_14 = sub i7 32, i7 %select_ln362" [benchmarks/jianyicheng/los/src/los.cpp:370]   --->   Operation 439 'sub' 'dx_14' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 440 [1/1] (0.00ns)   --->   "%trunc_ln373 = trunc i7 %select_ln362" [benchmarks/jianyicheng/los/src/los.cpp:373]   --->   Operation 440 'trunc' 'trunc_ln373' <Predicate = true> <Delay = 0.00>

State 53 <SV = 10> <Delay = 2.86>
ST_53 : Operation 441 [1/1] (0.00ns)   --->   "%zext_ln362_1 = zext i6 %sub_ln362" [benchmarks/jianyicheng/los/src/los.cpp:362]   --->   Operation 441 'zext' 'zext_ln362_1' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 442 [1/1] (1.82ns)   --->   "%sub_ln362_1 = sub i6 0, i6 %sub_ln362" [benchmarks/jianyicheng/los/src/los.cpp:362]   --->   Operation 442 'sub' 'sub_ln362_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 443 [1/1] (0.99ns)   --->   "%select_ln368 = select i1 %icmp_ln368, i2 1, i2 3" [benchmarks/jianyicheng/los/src/los.cpp:368]   --->   Operation 443 'select' 'select_ln368' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node dx_15)   --->   "%xor_ln368 = xor i6 %trunc_ln373, i6 32" [benchmarks/jianyicheng/los/src/los.cpp:368]   --->   Operation 444 'xor' 'xor_ln368' <Predicate = (!icmp_ln368)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node dx_15)   --->   "%sext_ln368 = sext i6 %xor_ln368" [benchmarks/jianyicheng/los/src/los.cpp:368]   --->   Operation 445 'sext' 'sext_ln368' <Predicate = (!icmp_ln368)> <Delay = 0.00>
ST_53 : Operation 446 [1/1] (0.99ns) (out node of the LUT)   --->   "%dx_15 = select i1 %icmp_ln368, i7 %dx_14, i7 %sext_ln368" [benchmarks/jianyicheng/los/src/los.cpp:368]   --->   Operation 446 'select' 'dx_15' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_53 : Operation 447 [1/1] (1.87ns)   --->   "%err_41 = sub i7 %dx_15, i7 %zext_ln362_1" [benchmarks/jianyicheng/los/src/los.cpp:384]   --->   Operation 447 'sub' 'err_41' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 11> <Delay = 5.11>
ST_54 : Operation 448 [2/2] (5.11ns)   --->   "%call_ln373 = call void @los_Pipeline_VITIS_LOOP_386_16, i6 %trunc_ln373, i4 %trunc_ln362, i7 %err_41, i6 %sub_ln362_1, i6 %sub_ln362, i2 %select_ln368, i7 %dx_15, i1 %obstacles_7, i32 %sight_7_1_loc" [benchmarks/jianyicheng/los/src/los.cpp:373]   --->   Operation 448 'call' 'call_ln373' <Predicate = true> <Delay = 5.11> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 12> <Delay = 3.53>
ST_55 : Operation 449 [1/2] (3.53ns)   --->   "%call_ln373 = call void @los_Pipeline_VITIS_LOOP_386_16, i6 %trunc_ln373, i4 %trunc_ln362, i7 %err_41, i6 %sub_ln362_1, i6 %sub_ln362, i2 %select_ln368, i7 %dx_15, i1 %obstacles_7, i32 %sight_7_1_loc" [benchmarks/jianyicheng/los/src/los.cpp:373]   --->   Operation 449 'call' 'call_ln373' <Predicate = true> <Delay = 3.53> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 13> <Delay = 2.55>
ST_56 : Operation 450 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @loop_7_VITIS_LOOP_363_15_str"   --->   Operation 450 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 451 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 451 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 452 [1/1] (0.00ns)   --->   "%p_mid7 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln362, i6 0" [benchmarks/jianyicheng/los/src/los.cpp:362]   --->   Operation 452 'bitconcatenate' 'p_mid7' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln363 = zext i7 %select_ln362" [benchmarks/jianyicheng/los/src/los.cpp:363]   --->   Operation 453 'zext' 'zext_ln363' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 454 [1/1] (0.00ns)   --->   "%sight_7_1_loc_load = load i32 %sight_7_1_loc"   --->   Operation 454 'load' 'sight_7_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 455 [1/1] (2.55ns)   --->   "%icmp_ln403 = icmp_eq  i32 %sight_7_1_loc_load, i32 1" [benchmarks/jianyicheng/los/src/los.cpp:403]   --->   Operation 455 'icmp' 'icmp_ln403' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 456 [1/1] (0.00ns)   --->   "%br_ln403 = br i1 %icmp_ln403, void %for.inc581, void %if.then575" [benchmarks/jianyicheng/los/src/los.cpp:403]   --->   Operation 456 'br' 'br_ln403' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 457 [1/1] (1.73ns)   --->   "%add_ln404 = add i10 %zext_ln363, i10 %p_mid7" [benchmarks/jianyicheng/los/src/los.cpp:404]   --->   Operation 457 'add' 'add_ln404' <Predicate = (icmp_ln403)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 14> <Delay = 3.45>
ST_57 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln404 = zext i10 %add_ln404" [benchmarks/jianyicheng/los/src/los.cpp:404]   --->   Operation 458 'zext' 'zext_ln404' <Predicate = (icmp_ln403)> <Delay = 0.00>
ST_57 : Operation 459 [1/1] (0.00ns)   --->   "%results_7_addr = getelementptr i1 %results_7, i64 0, i64 %zext_ln404" [benchmarks/jianyicheng/los/src/los.cpp:404]   --->   Operation 459 'getelementptr' 'results_7_addr' <Predicate = (icmp_ln403)> <Delay = 0.00>
ST_57 : Operation 460 [1/1] (3.25ns)   --->   "%store_ln404 = store i1 1, i10 %results_7_addr" [benchmarks/jianyicheng/los/src/los.cpp:404]   --->   Operation 460 'store' 'store_ln404' <Predicate = (icmp_ln403)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1024> <RAM>
ST_57 : Operation 461 [1/1] (0.00ns)   --->   "%br_ln404 = br void %for.inc581" [benchmarks/jianyicheng/los/src/los.cpp:404]   --->   Operation 461 'br' 'br_ln404' <Predicate = (icmp_ln403)> <Delay = 0.00>
ST_57 : Operation 462 [1/1] (1.87ns)   --->   "%x_pixel_15 = add i7 %select_ln362, i7 1" [benchmarks/jianyicheng/los/src/los.cpp:363]   --->   Operation 462 'add' 'x_pixel_15' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 463 [1/1] (1.58ns)   --->   "%store_ln362 = store i11 %add_ln362, i11 %indvar_flatten69" [benchmarks/jianyicheng/los/src/los.cpp:362]   --->   Operation 463 'store' 'store_ln362' <Predicate = true> <Delay = 1.58>
ST_57 : Operation 464 [1/1] (1.58ns)   --->   "%store_ln362 = store i5 %select_ln362_1, i5 %y_pixel_7" [benchmarks/jianyicheng/los/src/los.cpp:362]   --->   Operation 464 'store' 'store_ln362' <Predicate = true> <Delay = 1.58>
ST_57 : Operation 465 [1/1] (1.58ns)   --->   "%store_ln363 = store i7 %x_pixel_15, i7 %x_pixel_13" [benchmarks/jianyicheng/los/src/los.cpp:363]   --->   Operation 465 'store' 'store_ln363' <Predicate = true> <Delay = 1.58>
ST_57 : Operation 466 [1/1] (0.00ns)   --->   "%br_ln363 = br void %for.body519" [benchmarks/jianyicheng/los/src/los.cpp:363]   --->   Operation 466 'br' 'br_ln363' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 11 bit ('indvar_flatten') [19]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [28]  (1.588 ns)

 <State 2>: 3.227ns
The critical path consists of the following:
	'load' operation 11 bit ('indvar_flatten_load', benchmarks/jianyicheng/los/src/los.cpp:34) on local variable 'indvar_flatten' [33]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln34', benchmarks/jianyicheng/los/src/los.cpp:34) [34]  (1.639 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten9' [82]  (1.588 ns)

 <State 3>: 2.863ns
The critical path consists of the following:
	'select' operation 7 bit ('select_ln34', benchmarks/jianyicheng/los/src/los.cpp:34) [43]  (0.993 ns)
	'sub' operation 7 bit ('dx', benchmarks/jianyicheng/los/src/los.cpp:42) [55]  (1.870 ns)

 <State 4>: 2.863ns
The critical path consists of the following:
	'xor' operation 6 bit ('xor_ln40', benchmarks/jianyicheng/los/src/los.cpp:40) [57]  (0.000 ns)
	'select' operation 7 bit ('dx', benchmarks/jianyicheng/los/src/los.cpp:40) [59]  (0.993 ns)
	'sub' operation 7 bit ('err', benchmarks/jianyicheng/los/src/los.cpp:56) [61]  (1.870 ns)

 <State 5>: 5.118ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln56', benchmarks/jianyicheng/los/src/los.cpp:56) to 'los_Pipeline_VITIS_LOOP_58_2' [62]  (5.118 ns)

 <State 6>: 3.530ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln56', benchmarks/jianyicheng/los/src/los.cpp:56) to 'los_Pipeline_VITIS_LOOP_58_2' [62]  (3.530 ns)

 <State 7>: 2.552ns
The critical path consists of the following:
	'load' operation 32 bit ('sight_0_1_loc_load') on local variable 'sight_0_1_loc' [63]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln74', benchmarks/jianyicheng/los/src/los.cpp:74) [64]  (2.552 ns)

 <State 8>: 3.458ns
The critical path consists of the following:
	'add' operation 7 bit ('x_pixel', benchmarks/jianyicheng/los/src/los.cpp:35) [73]  (1.870 ns)
	'store' operation 0 bit ('store_ln35', benchmarks/jianyicheng/los/src/los.cpp:35) of variable 'x_pixel', benchmarks/jianyicheng/los/src/los.cpp:35 on local variable 'x_pixel', benchmarks/jianyicheng/los/src/los.cpp:35 [76]  (1.588 ns)

 <State 9>: 3.227ns
The critical path consists of the following:
	'load' operation 11 bit ('indvar_flatten9_load', benchmarks/jianyicheng/los/src/los.cpp:80) on local variable 'indvar_flatten9' [87]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln80', benchmarks/jianyicheng/los/src/los.cpp:80) [88]  (1.639 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten19' [136]  (1.588 ns)

 <State 10>: 2.863ns
The critical path consists of the following:
	'select' operation 7 bit ('select_ln80', benchmarks/jianyicheng/los/src/los.cpp:80) [97]  (0.993 ns)
	'sub' operation 7 bit ('dx', benchmarks/jianyicheng/los/src/los.cpp:88) [109]  (1.870 ns)

 <State 11>: 2.863ns
The critical path consists of the following:
	'xor' operation 6 bit ('xor_ln86', benchmarks/jianyicheng/los/src/los.cpp:86) [111]  (0.000 ns)
	'select' operation 7 bit ('dx', benchmarks/jianyicheng/los/src/los.cpp:86) [113]  (0.993 ns)
	'sub' operation 7 bit ('err', benchmarks/jianyicheng/los/src/los.cpp:102) [115]  (1.870 ns)

 <State 12>: 5.118ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln102', benchmarks/jianyicheng/los/src/los.cpp:102) to 'los_Pipeline_VITIS_LOOP_104_4' [116]  (5.118 ns)

 <State 13>: 3.530ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln102', benchmarks/jianyicheng/los/src/los.cpp:102) to 'los_Pipeline_VITIS_LOOP_104_4' [116]  (3.530 ns)

 <State 14>: 2.552ns
The critical path consists of the following:
	'load' operation 32 bit ('sight_1_1_loc_load') on local variable 'sight_1_1_loc' [117]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln121', benchmarks/jianyicheng/los/src/los.cpp:121) [118]  (2.552 ns)

 <State 15>: 3.458ns
The critical path consists of the following:
	'add' operation 7 bit ('x_pixel', benchmarks/jianyicheng/los/src/los.cpp:81) [127]  (1.870 ns)
	'store' operation 0 bit ('store_ln81', benchmarks/jianyicheng/los/src/los.cpp:81) of variable 'x_pixel', benchmarks/jianyicheng/los/src/los.cpp:81 on local variable 'x_pixel', benchmarks/jianyicheng/los/src/los.cpp:81 [130]  (1.588 ns)

 <State 16>: 3.227ns
The critical path consists of the following:
	'load' operation 11 bit ('indvar_flatten19_load', benchmarks/jianyicheng/los/src/los.cpp:127) on local variable 'indvar_flatten19' [141]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln127', benchmarks/jianyicheng/los/src/los.cpp:127) [142]  (1.639 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten29' [190]  (1.588 ns)

 <State 17>: 2.863ns
The critical path consists of the following:
	'select' operation 7 bit ('select_ln127', benchmarks/jianyicheng/los/src/los.cpp:127) [151]  (0.993 ns)
	'sub' operation 7 bit ('dx', benchmarks/jianyicheng/los/src/los.cpp:135) [163]  (1.870 ns)

 <State 18>: 2.863ns
The critical path consists of the following:
	'xor' operation 6 bit ('xor_ln133', benchmarks/jianyicheng/los/src/los.cpp:133) [165]  (0.000 ns)
	'select' operation 7 bit ('dx', benchmarks/jianyicheng/los/src/los.cpp:133) [167]  (0.993 ns)
	'sub' operation 7 bit ('err', benchmarks/jianyicheng/los/src/los.cpp:149) [169]  (1.870 ns)

 <State 19>: 5.118ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln149', benchmarks/jianyicheng/los/src/los.cpp:149) to 'los_Pipeline_VITIS_LOOP_151_6' [170]  (5.118 ns)

 <State 20>: 3.530ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln149', benchmarks/jianyicheng/los/src/los.cpp:149) to 'los_Pipeline_VITIS_LOOP_151_6' [170]  (3.530 ns)

 <State 21>: 2.552ns
The critical path consists of the following:
	'load' operation 32 bit ('sight_2_1_loc_load') on local variable 'sight_2_1_loc' [171]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln168', benchmarks/jianyicheng/los/src/los.cpp:168) [172]  (2.552 ns)

 <State 22>: 3.458ns
The critical path consists of the following:
	'add' operation 7 bit ('x_pixel', benchmarks/jianyicheng/los/src/los.cpp:128) [181]  (1.870 ns)
	'store' operation 0 bit ('store_ln128', benchmarks/jianyicheng/los/src/los.cpp:128) of variable 'x_pixel', benchmarks/jianyicheng/los/src/los.cpp:128 on local variable 'x_pixel', benchmarks/jianyicheng/los/src/los.cpp:128 [184]  (1.588 ns)

 <State 23>: 3.227ns
The critical path consists of the following:
	'load' operation 11 bit ('indvar_flatten29_load', benchmarks/jianyicheng/los/src/los.cpp:174) on local variable 'indvar_flatten29' [195]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln174', benchmarks/jianyicheng/los/src/los.cpp:174) [196]  (1.639 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten39' [244]  (1.588 ns)

 <State 24>: 2.863ns
The critical path consists of the following:
	'select' operation 7 bit ('select_ln174', benchmarks/jianyicheng/los/src/los.cpp:174) [205]  (0.993 ns)
	'sub' operation 7 bit ('dx', benchmarks/jianyicheng/los/src/los.cpp:182) [217]  (1.870 ns)

 <State 25>: 2.863ns
The critical path consists of the following:
	'xor' operation 6 bit ('xor_ln180', benchmarks/jianyicheng/los/src/los.cpp:180) [219]  (0.000 ns)
	'select' operation 7 bit ('dx', benchmarks/jianyicheng/los/src/los.cpp:180) [221]  (0.993 ns)
	'sub' operation 7 bit ('err', benchmarks/jianyicheng/los/src/los.cpp:196) [223]  (1.870 ns)

 <State 26>: 5.118ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln196', benchmarks/jianyicheng/los/src/los.cpp:196) to 'los_Pipeline_VITIS_LOOP_198_8' [224]  (5.118 ns)

 <State 27>: 3.530ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln196', benchmarks/jianyicheng/los/src/los.cpp:196) to 'los_Pipeline_VITIS_LOOP_198_8' [224]  (3.530 ns)

 <State 28>: 2.552ns
The critical path consists of the following:
	'load' operation 32 bit ('sight_3_1_loc_load') on local variable 'sight_3_1_loc' [225]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln215', benchmarks/jianyicheng/los/src/los.cpp:215) [226]  (2.552 ns)

 <State 29>: 3.458ns
The critical path consists of the following:
	'add' operation 7 bit ('x_pixel', benchmarks/jianyicheng/los/src/los.cpp:175) [235]  (1.870 ns)
	'store' operation 0 bit ('store_ln175', benchmarks/jianyicheng/los/src/los.cpp:175) of variable 'x_pixel', benchmarks/jianyicheng/los/src/los.cpp:175 on local variable 'x_pixel', benchmarks/jianyicheng/los/src/los.cpp:175 [238]  (1.588 ns)

 <State 30>: 3.227ns
The critical path consists of the following:
	'load' operation 11 bit ('indvar_flatten39_load', benchmarks/jianyicheng/los/src/los.cpp:221) on local variable 'indvar_flatten39' [249]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln221', benchmarks/jianyicheng/los/src/los.cpp:221) [250]  (1.639 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten49' [298]  (1.588 ns)

 <State 31>: 2.863ns
The critical path consists of the following:
	'select' operation 7 bit ('select_ln221', benchmarks/jianyicheng/los/src/los.cpp:221) [259]  (0.993 ns)
	'sub' operation 7 bit ('dx', benchmarks/jianyicheng/los/src/los.cpp:229) [271]  (1.870 ns)

 <State 32>: 2.863ns
The critical path consists of the following:
	'xor' operation 6 bit ('xor_ln227', benchmarks/jianyicheng/los/src/los.cpp:227) [273]  (0.000 ns)
	'select' operation 7 bit ('dx', benchmarks/jianyicheng/los/src/los.cpp:227) [275]  (0.993 ns)
	'sub' operation 7 bit ('err', benchmarks/jianyicheng/los/src/los.cpp:243) [277]  (1.870 ns)

 <State 33>: 5.118ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln243', benchmarks/jianyicheng/los/src/los.cpp:243) to 'los_Pipeline_VITIS_LOOP_245_10' [278]  (5.118 ns)

 <State 34>: 3.530ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln243', benchmarks/jianyicheng/los/src/los.cpp:243) to 'los_Pipeline_VITIS_LOOP_245_10' [278]  (3.530 ns)

 <State 35>: 2.552ns
The critical path consists of the following:
	'load' operation 32 bit ('sight_4_1_loc_load') on local variable 'sight_4_1_loc' [279]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln262', benchmarks/jianyicheng/los/src/los.cpp:262) [280]  (2.552 ns)

 <State 36>: 3.458ns
The critical path consists of the following:
	'add' operation 7 bit ('x_pixel', benchmarks/jianyicheng/los/src/los.cpp:222) [289]  (1.870 ns)
	'store' operation 0 bit ('store_ln222', benchmarks/jianyicheng/los/src/los.cpp:222) of variable 'x_pixel', benchmarks/jianyicheng/los/src/los.cpp:222 on local variable 'x_pixel', benchmarks/jianyicheng/los/src/los.cpp:222 [292]  (1.588 ns)

 <State 37>: 3.227ns
The critical path consists of the following:
	'load' operation 11 bit ('indvar_flatten49_load', benchmarks/jianyicheng/los/src/los.cpp:268) on local variable 'indvar_flatten49' [303]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln268', benchmarks/jianyicheng/los/src/los.cpp:268) [304]  (1.639 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten59' [352]  (1.588 ns)

 <State 38>: 2.863ns
The critical path consists of the following:
	'select' operation 7 bit ('select_ln268', benchmarks/jianyicheng/los/src/los.cpp:268) [313]  (0.993 ns)
	'sub' operation 7 bit ('dx', benchmarks/jianyicheng/los/src/los.cpp:276) [325]  (1.870 ns)

 <State 39>: 2.863ns
The critical path consists of the following:
	'xor' operation 6 bit ('xor_ln274', benchmarks/jianyicheng/los/src/los.cpp:274) [327]  (0.000 ns)
	'select' operation 7 bit ('dx', benchmarks/jianyicheng/los/src/los.cpp:274) [329]  (0.993 ns)
	'sub' operation 7 bit ('err', benchmarks/jianyicheng/los/src/los.cpp:290) [331]  (1.870 ns)

 <State 40>: 5.118ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln268', benchmarks/jianyicheng/los/src/los.cpp:268) to 'los_Pipeline_VITIS_LOOP_292_12' [332]  (5.118 ns)

 <State 41>: 3.530ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln268', benchmarks/jianyicheng/los/src/los.cpp:268) to 'los_Pipeline_VITIS_LOOP_292_12' [332]  (3.530 ns)

 <State 42>: 2.552ns
The critical path consists of the following:
	'load' operation 32 bit ('sight_5_1_loc_load') on local variable 'sight_5_1_loc' [333]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln309', benchmarks/jianyicheng/los/src/los.cpp:309) [334]  (2.552 ns)

 <State 43>: 3.458ns
The critical path consists of the following:
	'add' operation 7 bit ('x_pixel', benchmarks/jianyicheng/los/src/los.cpp:269) [343]  (1.870 ns)
	'store' operation 0 bit ('store_ln269', benchmarks/jianyicheng/los/src/los.cpp:269) of variable 'x_pixel', benchmarks/jianyicheng/los/src/los.cpp:269 on local variable 'x_pixel', benchmarks/jianyicheng/los/src/los.cpp:269 [346]  (1.588 ns)

 <State 44>: 3.227ns
The critical path consists of the following:
	'load' operation 11 bit ('indvar_flatten59_load', benchmarks/jianyicheng/los/src/los.cpp:315) on local variable 'indvar_flatten59' [357]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln315', benchmarks/jianyicheng/los/src/los.cpp:315) [358]  (1.639 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten69' [406]  (1.588 ns)

 <State 45>: 2.863ns
The critical path consists of the following:
	'select' operation 7 bit ('select_ln315', benchmarks/jianyicheng/los/src/los.cpp:315) [367]  (0.993 ns)
	'sub' operation 7 bit ('dx', benchmarks/jianyicheng/los/src/los.cpp:323) [379]  (1.870 ns)

 <State 46>: 2.863ns
The critical path consists of the following:
	'xor' operation 6 bit ('xor_ln321', benchmarks/jianyicheng/los/src/los.cpp:321) [382]  (0.000 ns)
	'select' operation 7 bit ('dx', benchmarks/jianyicheng/los/src/los.cpp:321) [384]  (0.993 ns)
	'sub' operation 7 bit ('err', benchmarks/jianyicheng/los/src/los.cpp:337) [385]  (1.870 ns)

 <State 47>: 5.118ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln326', benchmarks/jianyicheng/los/src/los.cpp:326) to 'los_Pipeline_VITIS_LOOP_339_14' [386]  (5.118 ns)

 <State 48>: 3.530ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln326', benchmarks/jianyicheng/los/src/los.cpp:326) to 'los_Pipeline_VITIS_LOOP_339_14' [386]  (3.530 ns)

 <State 49>: 2.552ns
The critical path consists of the following:
	'load' operation 32 bit ('sight_6_1_loc_load') on local variable 'sight_6_1_loc' [387]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln356', benchmarks/jianyicheng/los/src/los.cpp:356) [388]  (2.552 ns)

 <State 50>: 3.458ns
The critical path consists of the following:
	'add' operation 7 bit ('x_pixel', benchmarks/jianyicheng/los/src/los.cpp:316) [397]  (1.870 ns)
	'store' operation 0 bit ('store_ln316', benchmarks/jianyicheng/los/src/los.cpp:316) of variable 'x_pixel', benchmarks/jianyicheng/los/src/los.cpp:316 on local variable 'x_pixel', benchmarks/jianyicheng/los/src/los.cpp:316 [400]  (1.588 ns)

 <State 51>: 3.085ns
The critical path consists of the following:
	'load' operation 7 bit ('x_pixel_13_load', benchmarks/jianyicheng/los/src/los.cpp:363) on local variable 'x_pixel', benchmarks/jianyicheng/los/src/los.cpp:363 [416]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln363', benchmarks/jianyicheng/los/src/los.cpp:363) [420]  (1.870 ns)
	'select' operation 5 bit ('select_ln362_1', benchmarks/jianyicheng/los/src/los.cpp:362) [423]  (1.215 ns)

 <State 52>: 2.863ns
The critical path consists of the following:
	'select' operation 7 bit ('select_ln362', benchmarks/jianyicheng/los/src/los.cpp:362) [421]  (0.993 ns)
	'sub' operation 7 bit ('dx', benchmarks/jianyicheng/los/src/los.cpp:370) [433]  (1.870 ns)

 <State 53>: 2.863ns
The critical path consists of the following:
	'xor' operation 6 bit ('xor_ln368', benchmarks/jianyicheng/los/src/los.cpp:368) [436]  (0.000 ns)
	'select' operation 7 bit ('dx', benchmarks/jianyicheng/los/src/los.cpp:368) [438]  (0.993 ns)
	'sub' operation 7 bit ('err', benchmarks/jianyicheng/los/src/los.cpp:384) [439]  (1.870 ns)

 <State 54>: 5.118ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln373', benchmarks/jianyicheng/los/src/los.cpp:373) to 'los_Pipeline_VITIS_LOOP_386_16' [440]  (5.118 ns)

 <State 55>: 3.530ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln373', benchmarks/jianyicheng/los/src/los.cpp:373) to 'los_Pipeline_VITIS_LOOP_386_16' [440]  (3.530 ns)

 <State 56>: 2.552ns
The critical path consists of the following:
	'load' operation 32 bit ('sight_7_1_loc_load') on local variable 'sight_7_1_loc' [441]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln403', benchmarks/jianyicheng/los/src/los.cpp:403) [442]  (2.552 ns)

 <State 57>: 3.458ns
The critical path consists of the following:
	'add' operation 7 bit ('x_pixel', benchmarks/jianyicheng/los/src/los.cpp:363) [451]  (1.870 ns)
	'store' operation 0 bit ('store_ln363', benchmarks/jianyicheng/los/src/los.cpp:363) of variable 'x_pixel', benchmarks/jianyicheng/los/src/los.cpp:363 on local variable 'x_pixel', benchmarks/jianyicheng/los/src/los.cpp:363 [454]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
