# Beyond the Limits: SHA-3 in just 49 Slices

VHDL code for the FPGA specific SHA-3 implementations published in below paper:

> Victor Arribas, "Beyond the Limits: SHA-3 in Just 49 Slices". FPL 2019: 239-245

If you use these implementations in you work, you can cite this paper as:
```
@inproceedings{DBLP:conf/fpl/Arribas19,
  author    = {Victor Arribas},
  title     = {Beyond the Limits: {SHA-3} in Just 49 Slices},
  booktitle = {{FPL}},
  pages     = {239--245},
  publisher = {{IEEE}},
  year      = {2019}
}
```

Thanks!
