Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Software/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Top_behav xil_defaultlib.Top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Data_Stall
Compiling module xil_defaultlib.REG32
Compiling module xil_defaultlib.add_32
Compiling module xil_defaultlib.flow_control
Compiling module xil_defaultlib.REG_IF_ID
Compiling module xil_defaultlib.Get_rw_regs
Compiling module xil_defaultlib.Controler
Compiling module xil_defaultlib.Regs
Compiling module xil_defaultlib.SignExt
Compiling module xil_defaultlib.Mux2to1b32
Compiling module xil_defaultlib.Mux4to1b32
Compiling module xil_defaultlib.pattern_history_table
Compiling module xil_defaultlib.saturating_counter_2bit
Compiling module xil_defaultlib.branch_predictor
Compiling module xil_defaultlib.REG_ID_EXE
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.branch_verification
Compiling module xil_defaultlib.REG_EXE_MEM
Compiling module xil_defaultlib.REG_MEM_WB
Compiling module xil_defaultlib.LUI_or_AUIPC
Compiling module xil_defaultlib.RV32iPCPU
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.glbl
Built simulation snapshot Top_behav
