# do JK_dianping.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:57 on Nov 24,2019
# vlog -work work JK_dianping.vo 
# -- Compiling module JK_dianping
# 
# Top level modules:
# 	JK_dianping
# End time: 13:37:57 on Nov 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:37:57 on Nov 24,2019
# vlog -work work Waveform.vwf.vt 
# -- Compiling module JK_dianping_vlg_vec_tst
# 
# Top level modules:
# 	JK_dianping_vlg_vec_tst
# End time: 13:37:57 on Nov 24,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.JK_dianping_vlg_vec_tst 
# Start time: 13:37:58 on Nov 24,2019
# Loading work.JK_dianping_vlg_vec_tst
# Loading work.JK_dianping
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# after#23
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 25 ns.
# End time: 13:37:59 on Nov 24,2019, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
