// Seed: 1674347991
module module_0;
  reg   id_1;
  logic id_2;
  logic id_3;
  reg   id_4;
  assign id_3 = {1 != id_1{1'b0}};
  assign id_3 = 1;
  logic id_5;
  logic id_6;
  logic id_7;
  initial @(negedge id_0 or posedge id_7) id_4 <= {id_1, 1};
  assign id_5 = 'b0;
  initial begin
    id_5 = 1;
  end
  logic id_8;
endmodule
