/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [12:0] _00_;
  wire [12:0] celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [8:0] celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [21:0] celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire [5:0] celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire [11:0] celloutsig_0_25z;
  wire [10:0] celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire [14:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_30z;
  wire [6:0] celloutsig_0_32z;
  wire [77:0] celloutsig_0_33z;
  wire [22:0] celloutsig_0_37z;
  wire [10:0] celloutsig_0_3z;
  wire [2:0] celloutsig_0_41z;
  wire [4:0] celloutsig_0_42z;
  wire [9:0] celloutsig_0_44z;
  wire [33:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_69z;
  wire [3:0] celloutsig_0_6z;
  wire [10:0] celloutsig_0_72z;
  wire [16:0] celloutsig_0_73z;
  wire [8:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [18:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_12z;
  wire [8:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [17:0] celloutsig_1_1z;
  wire [22:0] celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 13'h0000;
    else _00_ <= { celloutsig_0_15z[7:0], celloutsig_0_18z };
  assign celloutsig_0_37z = { _00_[12:1], celloutsig_0_3z } >> { celloutsig_0_25z[11:2], celloutsig_0_22z, celloutsig_0_32z };
  assign celloutsig_0_41z = celloutsig_0_13z >> celloutsig_0_37z[20:18];
  assign celloutsig_0_42z = celloutsig_0_17z[4:0] >> celloutsig_0_18z;
  assign celloutsig_0_73z = { celloutsig_0_18z[4:1], _00_ } >> { celloutsig_0_27z[4:1], celloutsig_0_44z, celloutsig_0_69z };
  assign celloutsig_1_0z = in_data[186:168] >> in_data[161:143];
  assign celloutsig_1_2z = in_data[126:104] >> in_data[179:157];
  assign celloutsig_1_3z = celloutsig_1_1z[16:10] >> in_data[108:102];
  assign celloutsig_1_4z = celloutsig_1_2z[22:17] >> celloutsig_1_1z[6:1];
  assign celloutsig_1_8z = celloutsig_1_4z[4:0] >> celloutsig_1_6z[7:3];
  assign celloutsig_1_9z = celloutsig_1_6z >> in_data[181:173];
  assign celloutsig_0_10z = celloutsig_0_3z[6:3] >> celloutsig_0_1z[7:4];
  assign celloutsig_0_1z = celloutsig_0_0z[7:0] >> celloutsig_0_0z[11:4];
  assign celloutsig_0_16z = celloutsig_0_5z >> celloutsig_0_15z[6:0];
  assign celloutsig_0_18z = celloutsig_0_4z[18:14] >> celloutsig_0_17z[5:1];
  assign celloutsig_0_22z = celloutsig_0_3z[7:2] >> celloutsig_0_7z[5:0];
  assign celloutsig_0_26z = { celloutsig_0_19z[4], celloutsig_0_20z, celloutsig_0_21z } >> celloutsig_0_0z[10:0];
  assign celloutsig_0_0z = in_data[46:34] ^ in_data[44:32];
  assign celloutsig_0_3z = in_data[26:16] ^ { in_data[38:36], celloutsig_0_1z };
  assign celloutsig_0_33z = { celloutsig_0_12z[7:0], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_26z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_30z } ^ { celloutsig_0_7z, _00_, celloutsig_0_7z, celloutsig_0_25z, celloutsig_0_6z, celloutsig_0_26z, celloutsig_0_11z, celloutsig_0_26z };
  assign celloutsig_0_4z = { in_data[82:73], celloutsig_0_0z, celloutsig_0_3z } ^ in_data[61:28];
  assign celloutsig_0_44z = { celloutsig_0_33z[58:54], celloutsig_0_42z } ^ { celloutsig_0_0z[7:3], celloutsig_0_8z };
  assign celloutsig_0_5z = celloutsig_0_4z[24:18] ^ celloutsig_0_4z[23:17];
  assign celloutsig_0_6z = celloutsig_0_2z[4:1] ^ in_data[37:34];
  assign celloutsig_0_69z = celloutsig_0_16z[2:0] ^ celloutsig_0_10z[2:0];
  assign celloutsig_0_7z = { in_data[20:16], celloutsig_0_6z } ^ celloutsig_0_0z[9:1];
  assign celloutsig_0_72z = { in_data[91:84], celloutsig_0_41z } ^ { celloutsig_0_37z[17], celloutsig_0_44z };
  assign celloutsig_1_1z = celloutsig_1_0z[17:0] ^ in_data[191:174];
  assign celloutsig_1_5z = celloutsig_1_4z ^ celloutsig_1_3z[5:0];
  assign celloutsig_1_6z = in_data[128:120] ^ celloutsig_1_0z[13:5];
  assign celloutsig_0_8z = celloutsig_0_2z[13:9] ^ celloutsig_0_0z[9:5];
  assign celloutsig_1_12z = celloutsig_1_1z[4:0] ^ celloutsig_1_8z;
  assign celloutsig_0_9z = celloutsig_0_0z[8:5] ^ in_data[33:30];
  assign celloutsig_1_18z = celloutsig_1_2z[10:2] ^ celloutsig_1_6z;
  assign celloutsig_1_19z = { celloutsig_1_9z[4], celloutsig_1_12z } ^ celloutsig_1_5z;
  assign celloutsig_0_11z = celloutsig_0_2z[13:5] ^ { celloutsig_0_5z[5:1], celloutsig_0_6z };
  assign celloutsig_0_12z = celloutsig_0_3z[9:1] ^ celloutsig_0_0z[8:0];
  assign celloutsig_0_13z = celloutsig_0_9z[2:0] ^ celloutsig_0_2z[6:4];
  assign celloutsig_0_14z = { celloutsig_0_3z[8:4], celloutsig_0_11z, celloutsig_0_1z } ^ { celloutsig_0_4z[28:27], celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_5z };
  assign celloutsig_0_15z = { celloutsig_0_2z[13:9], celloutsig_0_10z } ^ { celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_17z = in_data[36:31] ^ { celloutsig_0_9z[3:1], celloutsig_0_13z };
  assign celloutsig_0_19z = celloutsig_0_14z[6:1] ^ { celloutsig_0_18z[3:2], celloutsig_0_9z };
  assign celloutsig_0_20z = celloutsig_0_12z[7:2] ^ celloutsig_0_15z[7:2];
  assign celloutsig_0_21z = celloutsig_0_17z[5:2] ^ celloutsig_0_9z;
  assign celloutsig_0_2z = { celloutsig_0_0z[4:3], celloutsig_0_0z } ^ in_data[59:45];
  assign celloutsig_0_23z = celloutsig_0_7z[8:2] ^ { celloutsig_0_15z[4], celloutsig_0_17z };
  assign celloutsig_0_25z = { celloutsig_0_3z[9:2], celloutsig_0_10z } ^ { celloutsig_0_0z[12], celloutsig_0_3z };
  assign celloutsig_0_27z = celloutsig_0_22z[5:1] ^ celloutsig_0_0z[6:2];
  assign celloutsig_0_30z = { celloutsig_0_0z[1:0], celloutsig_0_18z } ^ celloutsig_0_4z[31:25];
  assign celloutsig_0_32z = { celloutsig_0_6z[2:0], celloutsig_0_9z } ^ { celloutsig_0_23z[0], celloutsig_0_20z };
  assign { out_data[136:128], out_data[101:96], out_data[42:32], out_data[16:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z, celloutsig_0_73z };
endmodule
