<?xml version="1.0" encoding="UTF-8"?>
<module id="NVIC" HW_revision="1.0">
    <register id="NVIC_NVIC_ISER0" width="32" offset="0xE000E100" description="Enables or reads the enabled state of each group of 32 interrupts">
    </register>
    <register id="NVIC_NVIC_ISER1" width="32" offset="0xE000E104" description="Enables or reads the enabled state of each group of 32 interrupts">
    </register>
    <register id="NVIC_NVIC_ISER2" width="32" offset="0xE000E108" description="Enables or reads the enabled state of each group of 32 interrupts">
    </register>
    <register id="NVIC_NVIC_ICER0" width="32" offset="0xE000E180" description="Clears or reads the enabled state of each group of 32 interrupts">
    </register>
    <register id="NVIC_NVIC_ICER1" width="32" offset="0xE000E184" description="Clears or reads the enabled state of each group of 32 interrupts">
    </register>
    <register id="NVIC_NVIC_ICER2" width="32" offset="0xE000E188" description="Clears or reads the enabled state of each group of 32 interrupts">
    </register>
    <register id="NVIC_NVIC_ISPR0" width="32" offset="0xE000E200" description="Enables or reads the pending state of each group of 32 interrupts">
    </register>
    <register id="NVIC_NVIC_ISPR1" width="32" offset="0xE000E204" description="Enables or reads the pending state of each group of 32 interrupts">
    </register>
    <register id="NVIC_NVIC_ISPR2" width="32" offset="0xE000E208" description="Enables or reads the pending state of each group of 32 interrupts">
    </register>
    <register id="NVIC_NVIC_ICPR0" width="32" offset="0xE000E280" description="Clears or reads the pending state of each group of 32 interrupts">
    </register>
    <register id="NVIC_NVIC_ICPR1" width="32" offset="0xE000E284" description="Clears or reads the pending state of each group of 32 interrupts">
    </register>
    <register id="NVIC_NVIC_ICPR2" width="32" offset="0xE000E288" description="Clears or reads the pending state of each group of 32 interrupts">
    </register>
    <register id="NVIC_NVIC_IABR0" width="32" offset="0xE000E300" description="For each group of 32 interrupts, shows the active state of each interrupt">
    </register>
    <register id="NVIC_NVIC_IABR1" width="32" offset="0xE000E304" description="For each group of 32 interrupts, shows the active state of each interrupt">
    </register>
    <register id="NVIC_NVIC_IABR2" width="32" offset="0xE000E308" description="For each group of 32 interrupts, shows the active state of each interrupt">
    </register>
    <register id="NVIC_NVIC_ITNS0" width="32" offset="0xE000E380" description="For each group of 32 interrupts, determines whether each interrupt targets Non-secure or Secure state">
    </register>
    <register id="NVIC_NVIC_ITNS1" width="32" offset="0xE000E384" description="For each group of 32 interrupts, determines whether each interrupt targets Non-secure or Secure state">
    </register>
    <register id="NVIC_NVIC_ITNS2" width="32" offset="0xE000E388" description="For each group of 32 interrupts, determines whether each interrupt targets Non-secure or Secure state">
    </register>
    <register id="NVIC_NVIC_IPR0" width="32" offset="0xE000E400" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*0, `IAAMO the priority of interrupt number 4*0+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*0, `IAAMO the priority of interrupt number 4*0+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*0, `IAAMO the priority of interrupt number 4*0+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*0, `IAAMO the priority of interrupt number 4*0+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR1" width="32" offset="0xE000E404" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*1, `IAAMO the priority of interrupt number 4*1+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*1, `IAAMO the priority of interrupt number 4*1+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*1, `IAAMO the priority of interrupt number 4*1+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*1, `IAAMO the priority of interrupt number 4*1+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR2" width="32" offset="0xE000E408" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*2, `IAAMO the priority of interrupt number 4*2+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*2, `IAAMO the priority of interrupt number 4*2+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*2, `IAAMO the priority of interrupt number 4*2+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*2, `IAAMO the priority of interrupt number 4*2+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR3" width="32" offset="0xE000E40C" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*3, `IAAMO the priority of interrupt number 4*3+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*3, `IAAMO the priority of interrupt number 4*3+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*3, `IAAMO the priority of interrupt number 4*3+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*3, `IAAMO the priority of interrupt number 4*3+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR4" width="32" offset="0xE000E410" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*4, `IAAMO the priority of interrupt number 4*4+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*4, `IAAMO the priority of interrupt number 4*4+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*4, `IAAMO the priority of interrupt number 4*4+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*4, `IAAMO the priority of interrupt number 4*4+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR5" width="32" offset="0xE000E414" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*5, `IAAMO the priority of interrupt number 4*5+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*5, `IAAMO the priority of interrupt number 4*5+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*5, `IAAMO the priority of interrupt number 4*5+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*5, `IAAMO the priority of interrupt number 4*5+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR6" width="32" offset="0xE000E418" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*6, `IAAMO the priority of interrupt number 4*6+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*6, `IAAMO the priority of interrupt number 4*6+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*6, `IAAMO the priority of interrupt number 4*6+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*6, `IAAMO the priority of interrupt number 4*6+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR7" width="32" offset="0xE000E41C" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*7, `IAAMO the priority of interrupt number 4*7+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*7, `IAAMO the priority of interrupt number 4*7+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*7, `IAAMO the priority of interrupt number 4*7+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*7, `IAAMO the priority of interrupt number 4*7+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR8" width="32" offset="0xE000E420" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*8, `IAAMO the priority of interrupt number 4*8+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*8, `IAAMO the priority of interrupt number 4*8+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*8, `IAAMO the priority of interrupt number 4*8+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*8, `IAAMO the priority of interrupt number 4*8+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR9" width="32" offset="0xE000E424" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*9, `IAAMO the priority of interrupt number 4*9+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*9, `IAAMO the priority of interrupt number 4*9+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*9, `IAAMO the priority of interrupt number 4*9+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*9, `IAAMO the priority of interrupt number 4*9+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR10" width="32" offset="0xE000E428" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*10, `IAAMO the priority of interrupt number 4*10+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*10, `IAAMO the priority of interrupt number 4*10+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*10, `IAAMO the priority of interrupt number 4*10+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*10, `IAAMO the priority of interrupt number 4*10+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR11" width="32" offset="0xE000E42C" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*11, `IAAMO the priority of interrupt number 4*11+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*11, `IAAMO the priority of interrupt number 4*11+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*11, `IAAMO the priority of interrupt number 4*11+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*11, `IAAMO the priority of interrupt number 4*11+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR12" width="32" offset="0xE000E430" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*12, `IAAMO the priority of interrupt number 4*12+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*12, `IAAMO the priority of interrupt number 4*12+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*12, `IAAMO the priority of interrupt number 4*12+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*12, `IAAMO the priority of interrupt number 4*12+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR13" width="32" offset="0xE000E434" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*13, `IAAMO the priority of interrupt number 4*13+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*13, `IAAMO the priority of interrupt number 4*13+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*13, `IAAMO the priority of interrupt number 4*13+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*13, `IAAMO the priority of interrupt number 4*13+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR14" width="32" offset="0xE000E438" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*14, `IAAMO the priority of interrupt number 4*14+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*14, `IAAMO the priority of interrupt number 4*14+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*14, `IAAMO the priority of interrupt number 4*14+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*14, `IAAMO the priority of interrupt number 4*14+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR15" width="32" offset="0xE000E43C" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*15, `IAAMO the priority of interrupt number 4*15+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*15, `IAAMO the priority of interrupt number 4*15+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*15, `IAAMO the priority of interrupt number 4*15+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*15, `IAAMO the priority of interrupt number 4*15+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR16" width="32" offset="0xE000E440" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*16, `IAAMO the priority of interrupt number 4*16+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*16, `IAAMO the priority of interrupt number 4*16+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*16, `IAAMO the priority of interrupt number 4*16+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*16, `IAAMO the priority of interrupt number 4*16+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR17" width="32" offset="0xE000E444" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*17, `IAAMO the priority of interrupt number 4*17+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*17, `IAAMO the priority of interrupt number 4*17+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*17, `IAAMO the priority of interrupt number 4*17+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*17, `IAAMO the priority of interrupt number 4*17+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR18" width="32" offset="0xE000E448" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*18, `IAAMO the priority of interrupt number 4*18+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*18, `IAAMO the priority of interrupt number 4*18+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*18, `IAAMO the priority of interrupt number 4*18+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*18, `IAAMO the priority of interrupt number 4*18+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR19" width="32" offset="0xE000E44C" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*19, `IAAMO the priority of interrupt number 4*19+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*19, `IAAMO the priority of interrupt number 4*19+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*19, `IAAMO the priority of interrupt number 4*19+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*19, `IAAMO the priority of interrupt number 4*19+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR20" width="32" offset="0xE000E450" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*20, `IAAMO the priority of interrupt number 4*20+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*20, `IAAMO the priority of interrupt number 4*20+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*20, `IAAMO the priority of interrupt number 4*20+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*20, `IAAMO the priority of interrupt number 4*20+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR21" width="32" offset="0xE000E454" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*21, `IAAMO the priority of interrupt number 4*21+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*21, `IAAMO the priority of interrupt number 4*21+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*21, `IAAMO the priority of interrupt number 4*21+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*21, `IAAMO the priority of interrupt number 4*21+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR22" width="32" offset="0xE000E458" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*22, `IAAMO the priority of interrupt number 4*22+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*22, `IAAMO the priority of interrupt number 4*22+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*22, `IAAMO the priority of interrupt number 4*22+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*22, `IAAMO the priority of interrupt number 4*22+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR23" width="32" offset="0xE000E45C" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*23, `IAAMO the priority of interrupt number 4*23+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*23, `IAAMO the priority of interrupt number 4*23+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*23, `IAAMO the priority of interrupt number 4*23+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*23, `IAAMO the priority of interrupt number 4*23+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR24" width="32" offset="0xE000E460" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*24, `IAAMO the priority of interrupt number 4*24+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*24, `IAAMO the priority of interrupt number 4*24+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*24, `IAAMO the priority of interrupt number 4*24+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*24, `IAAMO the priority of interrupt number 4*24+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR25" width="32" offset="0xE000E464" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*25, `IAAMO the priority of interrupt number 4*25+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*25, `IAAMO the priority of interrupt number 4*25+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*25, `IAAMO the priority of interrupt number 4*25+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*25, `IAAMO the priority of interrupt number 4*25+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR26" width="32" offset="0xE000E468" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*26, `IAAMO the priority of interrupt number 4*26+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*26, `IAAMO the priority of interrupt number 4*26+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*26, `IAAMO the priority of interrupt number 4*26+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*26, `IAAMO the priority of interrupt number 4*26+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR27" width="32" offset="0xE000E46C" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*27, `IAAMO the priority of interrupt number 4*27+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*27, `IAAMO the priority of interrupt number 4*27+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*27, `IAAMO the priority of interrupt number 4*27+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*27, `IAAMO the priority of interrupt number 4*27+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR28" width="32" offset="0xE000E470" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*28, `IAAMO the priority of interrupt number 4*28+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*28, `IAAMO the priority of interrupt number 4*28+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*28, `IAAMO the priority of interrupt number 4*28+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*28, `IAAMO the priority of interrupt number 4*28+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR29" width="32" offset="0xE000E474" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*29, `IAAMO the priority of interrupt number 4*29+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*29, `IAAMO the priority of interrupt number 4*29+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*29, `IAAMO the priority of interrupt number 4*29+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*29, `IAAMO the priority of interrupt number 4*29+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR30" width="32" offset="0xE000E478" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*30, `IAAMO the priority of interrupt number 4*30+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*30, `IAAMO the priority of interrupt number 4*30+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*30, `IAAMO the priority of interrupt number 4*30+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*30, `IAAMO the priority of interrupt number 4*30+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR31" width="32" offset="0xE000E47C" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*31, `IAAMO the priority of interrupt number 4*31+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*31, `IAAMO the priority of interrupt number 4*31+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*31, `IAAMO the priority of interrupt number 4*31+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*31, `IAAMO the priority of interrupt number 4*31+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR32" width="32" offset="0xE000E480" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*32, `IAAMO the priority of interrupt number 4*32+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*32, `IAAMO the priority of interrupt number 4*32+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*32, `IAAMO the priority of interrupt number 4*32+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*32, `IAAMO the priority of interrupt number 4*32+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR33" width="32" offset="0xE000E484" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*33, `IAAMO the priority of interrupt number 4*33+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*33, `IAAMO the priority of interrupt number 4*33+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*33, `IAAMO the priority of interrupt number 4*33+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*33, `IAAMO the priority of interrupt number 4*33+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR34" width="32" offset="0xE000E488" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*34, `IAAMO the priority of interrupt number 4*34+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*34, `IAAMO the priority of interrupt number 4*34+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*34, `IAAMO the priority of interrupt number 4*34+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*34, `IAAMO the priority of interrupt number 4*34+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR35" width="32" offset="0xE000E48C" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*35, `IAAMO the priority of interrupt number 4*35+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*35, `IAAMO the priority of interrupt number 4*35+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*35, `IAAMO the priority of interrupt number 4*35+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*35, `IAAMO the priority of interrupt number 4*35+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR36" width="32" offset="0xE000E490" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*36, `IAAMO the priority of interrupt number 4*36+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*36, `IAAMO the priority of interrupt number 4*36+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*36, `IAAMO the priority of interrupt number 4*36+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*36, `IAAMO the priority of interrupt number 4*36+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR37" width="32" offset="0xE000E494" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*37, `IAAMO the priority of interrupt number 4*37+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*37, `IAAMO the priority of interrupt number 4*37+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*37, `IAAMO the priority of interrupt number 4*37+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*37, `IAAMO the priority of interrupt number 4*37+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR38" width="32" offset="0xE000E498" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*38, `IAAMO the priority of interrupt number 4*38+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*38, `IAAMO the priority of interrupt number 4*38+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*38, `IAAMO the priority of interrupt number 4*38+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*38, `IAAMO the priority of interrupt number 4*38+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR39" width="32" offset="0xE000E49C" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*39, `IAAMO the priority of interrupt number 4*39+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*39, `IAAMO the priority of interrupt number 4*39+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*39, `IAAMO the priority of interrupt number 4*39+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*39, `IAAMO the priority of interrupt number 4*39+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR40" width="32" offset="0xE000E4A0" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*40, `IAAMO the priority of interrupt number 4*40+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*40, `IAAMO the priority of interrupt number 4*40+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*40, `IAAMO the priority of interrupt number 4*40+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*40, `IAAMO the priority of interrupt number 4*40+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR41" width="32" offset="0xE000E4A4" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*41, `IAAMO the priority of interrupt number 4*41+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*41, `IAAMO the priority of interrupt number 4*41+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*41, `IAAMO the priority of interrupt number 4*41+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*41, `IAAMO the priority of interrupt number 4*41+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR42" width="32" offset="0xE000E4A8" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*42, `IAAMO the priority of interrupt number 4*42+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*42, `IAAMO the priority of interrupt number 4*42+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*42, `IAAMO the priority of interrupt number 4*42+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*42, `IAAMO the priority of interrupt number 4*42+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR43" width="32" offset="0xE000E4AC" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*43, `IAAMO the priority of interrupt number 4*43+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*43, `IAAMO the priority of interrupt number 4*43+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*43, `IAAMO the priority of interrupt number 4*43+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*43, `IAAMO the priority of interrupt number 4*43+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR44" width="32" offset="0xE000E4B0" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*44, `IAAMO the priority of interrupt number 4*44+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*44, `IAAMO the priority of interrupt number 4*44+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*44, `IAAMO the priority of interrupt number 4*44+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*44, `IAAMO the priority of interrupt number 4*44+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR45" width="32" offset="0xE000E4B4" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*45, `IAAMO the priority of interrupt number 4*45+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*45, `IAAMO the priority of interrupt number 4*45+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*45, `IAAMO the priority of interrupt number 4*45+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*45, `IAAMO the priority of interrupt number 4*45+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR46" width="32" offset="0xE000E4B8" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*46, `IAAMO the priority of interrupt number 4*46+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*46, `IAAMO the priority of interrupt number 4*46+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*46, `IAAMO the priority of interrupt number 4*46+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*46, `IAAMO the priority of interrupt number 4*46+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR47" width="32" offset="0xE000E4BC" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*47, `IAAMO the priority of interrupt number 4*47+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*47, `IAAMO the priority of interrupt number 4*47+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*47, `IAAMO the priority of interrupt number 4*47+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*47, `IAAMO the priority of interrupt number 4*47+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR48" width="32" offset="0xE000E4C0" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*48, `IAAMO the priority of interrupt number 4*48+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*48, `IAAMO the priority of interrupt number 4*48+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*48, `IAAMO the priority of interrupt number 4*48+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*48, `IAAMO the priority of interrupt number 4*48+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR49" width="32" offset="0xE000E4C4" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*49, `IAAMO the priority of interrupt number 4*49+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*49, `IAAMO the priority of interrupt number 4*49+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*49, `IAAMO the priority of interrupt number 4*49+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*49, `IAAMO the priority of interrupt number 4*49+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR50" width="32" offset="0xE000E4C8" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*50, `IAAMO the priority of interrupt number 4*50+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*50, `IAAMO the priority of interrupt number 4*50+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*50, `IAAMO the priority of interrupt number 4*50+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*50, `IAAMO the priority of interrupt number 4*50+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR51" width="32" offset="0xE000E4CC" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*51, `IAAMO the priority of interrupt number 4*51+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*51, `IAAMO the priority of interrupt number 4*51+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*51, `IAAMO the priority of interrupt number 4*51+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*51, `IAAMO the priority of interrupt number 4*51+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR52" width="32" offset="0xE000E4D0" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*52, `IAAMO the priority of interrupt number 4*52+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*52, `IAAMO the priority of interrupt number 4*52+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*52, `IAAMO the priority of interrupt number 4*52+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*52, `IAAMO the priority of interrupt number 4*52+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR53" width="32" offset="0xE000E4D4" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*53, `IAAMO the priority of interrupt number 4*53+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*53, `IAAMO the priority of interrupt number 4*53+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*53, `IAAMO the priority of interrupt number 4*53+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*53, `IAAMO the priority of interrupt number 4*53+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR54" width="32" offset="0xE000E4D8" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*54, `IAAMO the priority of interrupt number 4*54+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*54, `IAAMO the priority of interrupt number 4*54+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*54, `IAAMO the priority of interrupt number 4*54+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*54, `IAAMO the priority of interrupt number 4*54+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR55" width="32" offset="0xE000E4DC" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*55, `IAAMO the priority of interrupt number 4*55+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*55, `IAAMO the priority of interrupt number 4*55+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*55, `IAAMO the priority of interrupt number 4*55+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*55, `IAAMO the priority of interrupt number 4*55+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR56" width="32" offset="0xE000E4E0" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*56, `IAAMO the priority of interrupt number 4*56+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*56, `IAAMO the priority of interrupt number 4*56+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*56, `IAAMO the priority of interrupt number 4*56+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*56, `IAAMO the priority of interrupt number 4*56+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR57" width="32" offset="0xE000E4E4" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*57, `IAAMO the priority of interrupt number 4*57+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*57, `IAAMO the priority of interrupt number 4*57+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*57, `IAAMO the priority of interrupt number 4*57+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*57, `IAAMO the priority of interrupt number 4*57+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR58" width="32" offset="0xE000E4E8" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*58, `IAAMO the priority of interrupt number 4*58+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*58, `IAAMO the priority of interrupt number 4*58+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*58, `IAAMO the priority of interrupt number 4*58+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*58, `IAAMO the priority of interrupt number 4*58+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR59" width="32" offset="0xE000E4EC" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*59, `IAAMO the priority of interrupt number 4*59+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*59, `IAAMO the priority of interrupt number 4*59+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*59, `IAAMO the priority of interrupt number 4*59+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*59, `IAAMO the priority of interrupt number 4*59+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR60" width="32" offset="0xE000E4F0" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*60, `IAAMO the priority of interrupt number 4*60+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*60, `IAAMO the priority of interrupt number 4*60+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*60, `IAAMO the priority of interrupt number 4*60+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*60, `IAAMO the priority of interrupt number 4*60+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR61" width="32" offset="0xE000E4F4" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*61, `IAAMO the priority of interrupt number 4*61+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*61, `IAAMO the priority of interrupt number 4*61+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*61, `IAAMO the priority of interrupt number 4*61+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*61, `IAAMO the priority of interrupt number 4*61+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR62" width="32" offset="0xE000E4F8" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*62, `IAAMO the priority of interrupt number 4*62+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*62, `IAAMO the priority of interrupt number 4*62+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*62, `IAAMO the priority of interrupt number 4*62+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*62, `IAAMO the priority of interrupt number 4*62+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR63" width="32" offset="0xE000E4FC" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*63, `IAAMO the priority of interrupt number 4*63+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*63, `IAAMO the priority of interrupt number 4*63+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*63, `IAAMO the priority of interrupt number 4*63+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*63, `IAAMO the priority of interrupt number 4*63+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR64" width="32" offset="0xE000E500" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*64, `IAAMO the priority of interrupt number 4*64+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*64, `IAAMO the priority of interrupt number 4*64+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*64, `IAAMO the priority of interrupt number 4*64+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*64, `IAAMO the priority of interrupt number 4*64+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR65" width="32" offset="0xE000E504" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*65, `IAAMO the priority of interrupt number 4*65+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*65, `IAAMO the priority of interrupt number 4*65+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*65, `IAAMO the priority of interrupt number 4*65+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*65, `IAAMO the priority of interrupt number 4*65+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR66" width="32" offset="0xE000E508" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*66, `IAAMO the priority of interrupt number 4*66+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*66, `IAAMO the priority of interrupt number 4*66+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*66, `IAAMO the priority of interrupt number 4*66+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*66, `IAAMO the priority of interrupt number 4*66+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR67" width="32" offset="0xE000E50C" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*67, `IAAMO the priority of interrupt number 4*67+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*67, `IAAMO the priority of interrupt number 4*67+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*67, `IAAMO the priority of interrupt number 4*67+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*67, `IAAMO the priority of interrupt number 4*67+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR68" width="32" offset="0xE000E510" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*68, `IAAMO the priority of interrupt number 4*68+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*68, `IAAMO the priority of interrupt number 4*68+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*68, `IAAMO the priority of interrupt number 4*68+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*68, `IAAMO the priority of interrupt number 4*68+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR69" width="32" offset="0xE000E514" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*69, `IAAMO the priority of interrupt number 4*69+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*69, `IAAMO the priority of interrupt number 4*69+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*69, `IAAMO the priority of interrupt number 4*69+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*69, `IAAMO the priority of interrupt number 4*69+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR70" width="32" offset="0xE000E518" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*70, `IAAMO the priority of interrupt number 4*70+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*70, `IAAMO the priority of interrupt number 4*70+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*70, `IAAMO the priority of interrupt number 4*70+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*70, `IAAMO the priority of interrupt number 4*70+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR71" width="32" offset="0xE000E51C" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*71, `IAAMO the priority of interrupt number 4*71+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*71, `IAAMO the priority of interrupt number 4*71+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*71, `IAAMO the priority of interrupt number 4*71+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*71, `IAAMO the priority of interrupt number 4*71+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR72" width="32" offset="0xE000E520" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*72, `IAAMO the priority of interrupt number 4*72+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*72, `IAAMO the priority of interrupt number 4*72+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*72, `IAAMO the priority of interrupt number 4*72+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*72, `IAAMO the priority of interrupt number 4*72+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR73" width="32" offset="0xE000E524" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*73, `IAAMO the priority of interrupt number 4*73+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*73, `IAAMO the priority of interrupt number 4*73+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*73, `IAAMO the priority of interrupt number 4*73+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*73, `IAAMO the priority of interrupt number 4*73+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR74" width="32" offset="0xE000E528" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*74, `IAAMO the priority of interrupt number 4*74+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*74, `IAAMO the priority of interrupt number 4*74+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*74, `IAAMO the priority of interrupt number 4*74+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*74, `IAAMO the priority of interrupt number 4*74+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR75" width="32" offset="0xE000E52C" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*75, `IAAMO the priority of interrupt number 4*75+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*75, `IAAMO the priority of interrupt number 4*75+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*75, `IAAMO the priority of interrupt number 4*75+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*75, `IAAMO the priority of interrupt number 4*75+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR76" width="32" offset="0xE000E530" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*76, `IAAMO the priority of interrupt number 4*76+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*76, `IAAMO the priority of interrupt number 4*76+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*76, `IAAMO the priority of interrupt number 4*76+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*76, `IAAMO the priority of interrupt number 4*76+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR77" width="32" offset="0xE000E534" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*77, `IAAMO the priority of interrupt number 4*77+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*77, `IAAMO the priority of interrupt number 4*77+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*77, `IAAMO the priority of interrupt number 4*77+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*77, `IAAMO the priority of interrupt number 4*77+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR78" width="32" offset="0xE000E538" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*78, `IAAMO the priority of interrupt number 4*78+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*78, `IAAMO the priority of interrupt number 4*78+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*78, `IAAMO the priority of interrupt number 4*78+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*78, `IAAMO the priority of interrupt number 4*78+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR79" width="32" offset="0xE000E53C" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*79, `IAAMO the priority of interrupt number 4*79+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*79, `IAAMO the priority of interrupt number 4*79+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*79, `IAAMO the priority of interrupt number 4*79+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*79, `IAAMO the priority of interrupt number 4*79+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR80" width="32" offset="0xE000E540" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*80, `IAAMO the priority of interrupt number 4*80+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*80, `IAAMO the priority of interrupt number 4*80+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*80, `IAAMO the priority of interrupt number 4*80+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*80, `IAAMO the priority of interrupt number 4*80+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="NVIC_NVIC_IPR81" width="32" offset="0xE000E544" description="Sets or reads interrupt priorities">
        <bitfield id="PRI_N0" description="For register NVIC_IPR*81, `IAAMO the priority of interrupt number 4*81+0, or is RES0 if the PE does not implement this interrupt" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N1" description="For register NVIC_IPR*81, `IAAMO the priority of interrupt number 4*81+1, or is RES0 if the PE does not implement this interrupt" begin="15" end="8" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N2" description="For register NVIC_IPR*81, `IAAMO the priority of interrupt number 4*81+2, or is RES0 if the PE does not implement this interrupt" begin="23" end="16" width="8" rwaccess="R/W">
        </bitfield>
        <bitfield id="PRI_N3" description="For register NVIC_IPR*81, `IAAMO the priority of interrupt number 4*81+3, or is RES0 if the PE does not implement this interrupt" begin="31" end="24" width="8" rwaccess="R/W">
        </bitfield>
    </register>
</module>
