// Seed: 2648865746
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output supply0 id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_4 = 1 == id_1 ? (1 == id_3) == id_3 : -1;
  logic id_5 = id_1, id_6;
endmodule
module module_1 #(
    parameter id_12 = 32'd70,
    parameter id_3  = 32'd83,
    parameter id_7  = 32'd90
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire _id_7;
  module_0 modCall_1 (
      id_10,
      id_6,
      id_6,
      id_1
  );
  assign modCall_1.id_4 = 0;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire _id_3;
  input wire id_2;
  inout supply1 id_1;
  logic [7:0] id_11;
  logic [-1 : 1] _id_12;
  ;
  assign id_1 = id_3 ? id_7 : -1;
  assign id_1 = id_11 - id_12;
  assign id_11[id_12] = 1;
  wire [id_3 : id_12  ==  id_7] id_13;
  assign id_1 = 1'h0;
  always @(-1) begin : LABEL_0
    disable id_14;
  end
endmodule
