Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Oct 10 22:16:04 2024
| Host         : EthanWindows running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.109        0.000                      0                  115        0.208        0.000                      0                  115        4.500        0.000                       0                    80  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.109        0.000                      0                  115        0.208        0.000                      0                  115        4.500        0.000                       0                    80  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 controller_inst/meter_time_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller_inst/on_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.859ns  (logic 4.121ns (41.799%)  route 5.738ns (58.201%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.570     5.091    controller_inst/clk_IBUF_BUFG
    SLICE_X55Y8          FDRE                                         r  controller_inst/meter_time_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  controller_inst/meter_time_reg[4]/Q
                         net (fo=30, routed)          0.612     6.159    controller_inst/meter_time_reg[4]_0
    SLICE_X57Y7          LUT3 (Prop_lut3_I0_O)        0.124     6.283 r  controller_inst/meter_time0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.626     6.909    controller_inst/meter_time0__0_carry__0_i_3_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.459 r  controller_inst/meter_time0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.459    controller_inst/meter_time0__0_carry__0_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.678 r  controller_inst/meter_time0__0_carry__1/O[0]
                         net (fo=3, routed)           0.879     8.557    input_handler_inst/u_debounce_L/d1/meter_time0__36_carry__1_0[0]
    SLICE_X56Y5          LUT4 (Prop_lut4_I3_O)        0.295     8.852 r  input_handler_inst/u_debounce_L/d1/meter_time0__36_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.852    controller_inst/meter_time_reg[11]_8[1]
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.430 r  controller_inst/meter_time0__36_carry__1/O[2]
                         net (fo=10, routed)          1.138    10.569    controller_inst/meter_time[10]
    SLICE_X55Y7          LUT6 (Prop_lut6_I2_O)        0.301    10.870 r  controller_inst/meter_time[12]_i_3/O
                         net (fo=39, routed)          0.247    11.117    controller_inst/meter_time[12]_i_3_n_0
    SLICE_X55Y7          LUT2 (Prop_lut2_I1_O)        0.124    11.241 r  controller_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.473    11.713    controller_inst/i__carry_i_1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.308 r  controller_inst/meter_time1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.308    controller_inst/meter_time1_inferred__1/i__carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.425 r  controller_inst/meter_time1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.425    controller_inst/meter_time1_inferred__1/i__carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.644 r  controller_inst/meter_time1_inferred__1/i__carry__1/O[0]
                         net (fo=3, routed)           0.715    13.360    controller_inst/meter_time1_inferred__1/i__carry__1_n_7
    SLICE_X57Y10         LUT6 (Prop_lut6_I0_O)        0.295    13.655 r  controller_inst/on_i_5/O
                         net (fo=1, routed)           0.645    14.299    controller_inst/on_i_5_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.423 f  controller_inst/on_i_2/O
                         net (fo=1, routed)           0.403    14.826    controller_inst/on_i_2_n_0
    SLICE_X55Y10         LUT6 (Prop_lut6_I0_O)        0.124    14.950 r  controller_inst/on_i_1/O
                         net (fo=1, routed)           0.000    14.950    controller_inst/on_i_1_n_0
    SLICE_X55Y10         FDRE                                         r  controller_inst/on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.450    14.791    controller_inst/clk_IBUF_BUFG
    SLICE_X55Y10         FDRE                                         r  controller_inst/on_reg/C
                         clock pessimism              0.274    15.065    
                         clock uncertainty           -0.035    15.030    
    SLICE_X55Y10         FDRE (Setup_fdre_C_D)        0.029    15.059    controller_inst/on_reg
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -14.950    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             1.333ns  (required time - arrival time)
  Source:                 controller_inst/meter_time_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller_inst/meter_time_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.621ns  (logic 3.981ns (46.179%)  route 4.640ns (53.821%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.570     5.091    controller_inst/clk_IBUF_BUFG
    SLICE_X55Y8          FDRE                                         r  controller_inst/meter_time_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  controller_inst/meter_time_reg[4]/Q
                         net (fo=30, routed)          0.612     6.159    controller_inst/meter_time_reg[4]_0
    SLICE_X57Y7          LUT3 (Prop_lut3_I0_O)        0.124     6.283 r  controller_inst/meter_time0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.626     6.909    controller_inst/meter_time0__0_carry__0_i_3_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.459 r  controller_inst/meter_time0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.459    controller_inst/meter_time0__0_carry__0_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.678 r  controller_inst/meter_time0__0_carry__1/O[0]
                         net (fo=3, routed)           0.879     8.557    input_handler_inst/u_debounce_L/d1/meter_time0__36_carry__1_0[0]
    SLICE_X56Y5          LUT4 (Prop_lut4_I3_O)        0.295     8.852 r  input_handler_inst/u_debounce_L/d1/meter_time0__36_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.852    controller_inst/meter_time_reg[11]_8[1]
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.430 r  controller_inst/meter_time0__36_carry__1/O[2]
                         net (fo=10, routed)          1.138    10.569    controller_inst/meter_time[10]
    SLICE_X55Y7          LUT6 (Prop_lut6_I2_O)        0.301    10.870 r  controller_inst/meter_time[12]_i_3/O
                         net (fo=39, routed)          0.247    11.117    controller_inst/meter_time[12]_i_3_n_0
    SLICE_X55Y7          LUT2 (Prop_lut2_I1_O)        0.124    11.241 r  controller_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.473    11.713    controller_inst/i__carry_i_1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.308 r  controller_inst/meter_time1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.308    controller_inst/meter_time1_inferred__1/i__carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.425 r  controller_inst/meter_time1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.425    controller_inst/meter_time1_inferred__1/i__carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.740 r  controller_inst/meter_time1_inferred__1/i__carry__1/O[3]
                         net (fo=3, routed)           0.665    13.405    controller_inst/meter_time1_inferred__1/i__carry__1_n_4
    SLICE_X57Y11         LUT6 (Prop_lut6_I1_O)        0.307    13.712 r  controller_inst/meter_time[12]_i_1/O
                         net (fo=1, routed)           0.000    13.712    controller_inst/meter_time[12]_i_1_n_0
    SLICE_X57Y11         FDRE                                         r  controller_inst/meter_time_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.450    14.791    controller_inst/clk_IBUF_BUFG
    SLICE_X57Y11         FDRE                                         r  controller_inst/meter_time_reg[12]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X57Y11         FDRE (Setup_fdre_C_D)        0.029    15.045    controller_inst/meter_time_reg[12]
  -------------------------------------------------------------------
                         required time                         15.045    
                         arrival time                         -13.712    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 controller_inst/meter_time_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller_inst/meter_time_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.560ns  (logic 3.988ns (46.590%)  route 4.572ns (53.410%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.570     5.091    controller_inst/clk_IBUF_BUFG
    SLICE_X55Y8          FDRE                                         r  controller_inst/meter_time_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  controller_inst/meter_time_reg[4]/Q
                         net (fo=30, routed)          0.612     6.159    controller_inst/meter_time_reg[4]_0
    SLICE_X57Y7          LUT3 (Prop_lut3_I0_O)        0.124     6.283 r  controller_inst/meter_time0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.626     6.909    controller_inst/meter_time0__0_carry__0_i_3_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.459 r  controller_inst/meter_time0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.459    controller_inst/meter_time0__0_carry__0_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.678 r  controller_inst/meter_time0__0_carry__1/O[0]
                         net (fo=3, routed)           0.879     8.557    input_handler_inst/u_debounce_L/d1/meter_time0__36_carry__1_0[0]
    SLICE_X56Y5          LUT4 (Prop_lut4_I3_O)        0.295     8.852 r  input_handler_inst/u_debounce_L/d1/meter_time0__36_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.852    controller_inst/meter_time_reg[11]_8[1]
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.430 r  controller_inst/meter_time0__36_carry__1/O[2]
                         net (fo=10, routed)          1.138    10.569    controller_inst/meter_time[10]
    SLICE_X55Y7          LUT6 (Prop_lut6_I2_O)        0.301    10.870 r  controller_inst/meter_time[12]_i_3/O
                         net (fo=39, routed)          0.247    11.117    controller_inst/meter_time[12]_i_3_n_0
    SLICE_X55Y7          LUT2 (Prop_lut2_I1_O)        0.124    11.241 r  controller_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.473    11.713    controller_inst/i__carry_i_1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.308 r  controller_inst/meter_time1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.308    controller_inst/meter_time1_inferred__1/i__carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.425 r  controller_inst/meter_time1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.425    controller_inst/meter_time1_inferred__1/i__carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.748 r  controller_inst/meter_time1_inferred__1/i__carry__1/O[1]
                         net (fo=3, routed)           0.597    13.345    controller_inst/meter_time1_inferred__1/i__carry__1_n_6
    SLICE_X57Y10         LUT6 (Prop_lut6_I1_O)        0.306    13.651 r  controller_inst/meter_time[10]_i_1/O
                         net (fo=1, routed)           0.000    13.651    controller_inst/meter_time[10]_i_1_n_0
    SLICE_X57Y10         FDRE                                         r  controller_inst/meter_time_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.451    14.792    controller_inst/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  controller_inst/meter_time_reg[10]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X57Y10         FDRE (Setup_fdre_C_D)        0.031    15.048    controller_inst/meter_time_reg[10]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -13.651    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.490ns  (required time - arrival time)
  Source:                 controller_inst/meter_time_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller_inst/meter_time_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.464ns  (logic 3.899ns (46.063%)  route 4.565ns (53.937%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.570     5.091    controller_inst/clk_IBUF_BUFG
    SLICE_X55Y8          FDRE                                         r  controller_inst/meter_time_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  controller_inst/meter_time_reg[4]/Q
                         net (fo=30, routed)          0.612     6.159    controller_inst/meter_time_reg[4]_0
    SLICE_X57Y7          LUT3 (Prop_lut3_I0_O)        0.124     6.283 r  controller_inst/meter_time0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.626     6.909    controller_inst/meter_time0__0_carry__0_i_3_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.459 r  controller_inst/meter_time0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.459    controller_inst/meter_time0__0_carry__0_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.678 r  controller_inst/meter_time0__0_carry__1/O[0]
                         net (fo=3, routed)           0.879     8.557    input_handler_inst/u_debounce_L/d1/meter_time0__36_carry__1_0[0]
    SLICE_X56Y5          LUT4 (Prop_lut4_I3_O)        0.295     8.852 r  input_handler_inst/u_debounce_L/d1/meter_time0__36_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.852    controller_inst/meter_time_reg[11]_8[1]
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.430 r  controller_inst/meter_time0__36_carry__1/O[2]
                         net (fo=10, routed)          1.138    10.569    controller_inst/meter_time[10]
    SLICE_X55Y7          LUT6 (Prop_lut6_I2_O)        0.301    10.870 r  controller_inst/meter_time[12]_i_3/O
                         net (fo=39, routed)          0.247    11.117    controller_inst/meter_time[12]_i_3_n_0
    SLICE_X55Y7          LUT2 (Prop_lut2_I1_O)        0.124    11.241 r  controller_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.473    11.713    controller_inst/i__carry_i_1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.308 r  controller_inst/meter_time1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.308    controller_inst/meter_time1_inferred__1/i__carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.425 r  controller_inst/meter_time1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.425    controller_inst/meter_time1_inferred__1/i__carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.664 r  controller_inst/meter_time1_inferred__1/i__carry__1/O[2]
                         net (fo=3, routed)           0.590    13.255    controller_inst/meter_time1_inferred__1/i__carry__1_n_5
    SLICE_X57Y10         LUT6 (Prop_lut6_I1_O)        0.301    13.556 r  controller_inst/meter_time[11]_i_1/O
                         net (fo=1, routed)           0.000    13.556    controller_inst/meter_time[11]_i_1_n_0
    SLICE_X57Y10         FDRE                                         r  controller_inst/meter_time_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.451    14.792    controller_inst/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  controller_inst/meter_time_reg[11]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X57Y10         FDRE (Setup_fdre_C_D)        0.029    15.046    controller_inst/meter_time_reg[11]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -13.556    
  -------------------------------------------------------------------
                         slack                                  1.490    

Slack (MET) :             1.514ns  (required time - arrival time)
  Source:                 controller_inst/meter_time_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller_inst/meter_time_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.440ns  (logic 3.864ns (45.779%)  route 4.576ns (54.221%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.570     5.091    controller_inst/clk_IBUF_BUFG
    SLICE_X55Y8          FDRE                                         r  controller_inst/meter_time_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  controller_inst/meter_time_reg[4]/Q
                         net (fo=30, routed)          0.612     6.159    controller_inst/meter_time_reg[4]_0
    SLICE_X57Y7          LUT3 (Prop_lut3_I0_O)        0.124     6.283 r  controller_inst/meter_time0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.626     6.909    controller_inst/meter_time0__0_carry__0_i_3_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.459 r  controller_inst/meter_time0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.459    controller_inst/meter_time0__0_carry__0_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.678 r  controller_inst/meter_time0__0_carry__1/O[0]
                         net (fo=3, routed)           0.879     8.557    input_handler_inst/u_debounce_L/d1/meter_time0__36_carry__1_0[0]
    SLICE_X56Y5          LUT4 (Prop_lut4_I3_O)        0.295     8.852 r  input_handler_inst/u_debounce_L/d1/meter_time0__36_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.852    controller_inst/meter_time_reg[11]_8[1]
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.430 r  controller_inst/meter_time0__36_carry__1/O[2]
                         net (fo=10, routed)          1.138    10.569    controller_inst/meter_time[10]
    SLICE_X55Y7          LUT6 (Prop_lut6_I2_O)        0.301    10.870 r  controller_inst/meter_time[12]_i_3/O
                         net (fo=39, routed)          0.247    11.117    controller_inst/meter_time[12]_i_3_n_0
    SLICE_X55Y7          LUT2 (Prop_lut2_I1_O)        0.124    11.241 r  controller_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.473    11.713    controller_inst/i__carry_i_1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.308 r  controller_inst/meter_time1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.308    controller_inst/meter_time1_inferred__1/i__carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.623 r  controller_inst/meter_time1_inferred__1/i__carry__0/O[3]
                         net (fo=3, routed)           0.601    13.225    controller_inst/meter_time1_inferred__1/i__carry__0_n_4
    SLICE_X57Y9          LUT6 (Prop_lut6_I1_O)        0.307    13.532 r  controller_inst/meter_time[8]_i_1/O
                         net (fo=1, routed)           0.000    13.532    controller_inst/meter_time[8]_i_1_n_0
    SLICE_X57Y9          FDRE                                         r  controller_inst/meter_time_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.451    14.792    controller_inst/clk_IBUF_BUFG
    SLICE_X57Y9          FDRE                                         r  controller_inst/meter_time_reg[8]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X57Y9          FDRE (Setup_fdre_C_D)        0.029    15.046    controller_inst/meter_time_reg[8]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -13.532    
  -------------------------------------------------------------------
                         slack                                  1.514    

Slack (MET) :             1.619ns  (required time - arrival time)
  Source:                 controller_inst/meter_time_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller_inst/meter_time_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.337ns  (logic 3.873ns (46.453%)  route 4.464ns (53.547%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.570     5.091    controller_inst/clk_IBUF_BUFG
    SLICE_X55Y8          FDRE                                         r  controller_inst/meter_time_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  controller_inst/meter_time_reg[4]/Q
                         net (fo=30, routed)          0.612     6.159    controller_inst/meter_time_reg[4]_0
    SLICE_X57Y7          LUT3 (Prop_lut3_I0_O)        0.124     6.283 r  controller_inst/meter_time0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.626     6.909    controller_inst/meter_time0__0_carry__0_i_3_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.459 r  controller_inst/meter_time0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.459    controller_inst/meter_time0__0_carry__0_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.678 r  controller_inst/meter_time0__0_carry__1/O[0]
                         net (fo=3, routed)           0.879     8.557    input_handler_inst/u_debounce_L/d1/meter_time0__36_carry__1_0[0]
    SLICE_X56Y5          LUT4 (Prop_lut4_I3_O)        0.295     8.852 r  input_handler_inst/u_debounce_L/d1/meter_time0__36_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.852    controller_inst/meter_time_reg[11]_8[1]
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.430 r  controller_inst/meter_time0__36_carry__1/O[2]
                         net (fo=10, routed)          1.138    10.569    controller_inst/meter_time[10]
    SLICE_X55Y7          LUT6 (Prop_lut6_I2_O)        0.301    10.870 r  controller_inst/meter_time[12]_i_3/O
                         net (fo=39, routed)          0.247    11.117    controller_inst/meter_time[12]_i_3_n_0
    SLICE_X55Y7          LUT2 (Prop_lut2_I1_O)        0.124    11.241 r  controller_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.473    11.713    controller_inst/i__carry_i_1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.308 r  controller_inst/meter_time1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.308    controller_inst/meter_time1_inferred__1/i__carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.425 r  controller_inst/meter_time1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.425    controller_inst/meter_time1_inferred__1/i__carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.644 r  controller_inst/meter_time1_inferred__1/i__carry__1/O[0]
                         net (fo=3, routed)           0.489    13.134    controller_inst/meter_time1_inferred__1/i__carry__1_n_7
    SLICE_X57Y10         LUT6 (Prop_lut6_I1_O)        0.295    13.429 r  controller_inst/meter_time[9]_i_1/O
                         net (fo=1, routed)           0.000    13.429    controller_inst/meter_time[9]_i_1_n_0
    SLICE_X57Y10         FDRE                                         r  controller_inst/meter_time_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.451    14.792    controller_inst/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  controller_inst/meter_time_reg[9]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X57Y10         FDRE (Setup_fdre_C_D)        0.031    15.048    controller_inst/meter_time_reg[9]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -13.429    
  -------------------------------------------------------------------
                         slack                                  1.619    

Slack (MET) :             1.677ns  (required time - arrival time)
  Source:                 controller_inst/meter_time_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller_inst/meter_time_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.280ns  (logic 3.871ns (46.750%)  route 4.409ns (53.250%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.570     5.091    controller_inst/clk_IBUF_BUFG
    SLICE_X55Y8          FDRE                                         r  controller_inst/meter_time_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  controller_inst/meter_time_reg[4]/Q
                         net (fo=30, routed)          0.612     6.159    controller_inst/meter_time_reg[4]_0
    SLICE_X57Y7          LUT3 (Prop_lut3_I0_O)        0.124     6.283 r  controller_inst/meter_time0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.626     6.909    controller_inst/meter_time0__0_carry__0_i_3_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.459 r  controller_inst/meter_time0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.459    controller_inst/meter_time0__0_carry__0_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.678 r  controller_inst/meter_time0__0_carry__1/O[0]
                         net (fo=3, routed)           0.879     8.557    input_handler_inst/u_debounce_L/d1/meter_time0__36_carry__1_0[0]
    SLICE_X56Y5          LUT4 (Prop_lut4_I3_O)        0.295     8.852 r  input_handler_inst/u_debounce_L/d1/meter_time0__36_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.852    controller_inst/meter_time_reg[11]_8[1]
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.430 r  controller_inst/meter_time0__36_carry__1/O[2]
                         net (fo=10, routed)          1.138    10.569    controller_inst/meter_time[10]
    SLICE_X55Y7          LUT6 (Prop_lut6_I2_O)        0.301    10.870 r  controller_inst/meter_time[12]_i_3/O
                         net (fo=39, routed)          0.247    11.117    controller_inst/meter_time[12]_i_3_n_0
    SLICE_X55Y7          LUT2 (Prop_lut2_I1_O)        0.124    11.241 r  controller_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.473    11.713    controller_inst/i__carry_i_1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.308 r  controller_inst/meter_time1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.308    controller_inst/meter_time1_inferred__1/i__carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.631 r  controller_inst/meter_time1_inferred__1/i__carry__0/O[1]
                         net (fo=2, routed)           0.434    13.066    controller_inst/meter_time1_inferred__1/i__carry__0_n_6
    SLICE_X57Y8          LUT6 (Prop_lut6_I3_O)        0.306    13.372 r  controller_inst/meter_time[6]_i_1/O
                         net (fo=1, routed)           0.000    13.372    controller_inst/meter_time[6]_i_1_n_0
    SLICE_X57Y8          FDRE                                         r  controller_inst/meter_time_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.452    14.793    controller_inst/clk_IBUF_BUFG
    SLICE_X57Y8          FDRE                                         r  controller_inst/meter_time_reg[6]/C
                         clock pessimism              0.260    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X57Y8          FDRE (Setup_fdre_C_D)        0.031    15.049    controller_inst/meter_time_reg[6]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -13.372    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.685ns  (required time - arrival time)
  Source:                 controller_inst/meter_time_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller_inst/meter_time_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.281ns  (logic 3.990ns (48.180%)  route 4.291ns (51.820%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.570     5.091    controller_inst/clk_IBUF_BUFG
    SLICE_X55Y8          FDRE                                         r  controller_inst/meter_time_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  controller_inst/meter_time_reg[4]/Q
                         net (fo=30, routed)          0.612     6.159    controller_inst/meter_time_reg[4]_0
    SLICE_X57Y7          LUT3 (Prop_lut3_I0_O)        0.124     6.283 r  controller_inst/meter_time0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.626     6.909    controller_inst/meter_time0__0_carry__0_i_3_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.459 r  controller_inst/meter_time0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.459    controller_inst/meter_time0__0_carry__0_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.678 r  controller_inst/meter_time0__0_carry__1/O[0]
                         net (fo=3, routed)           0.879     8.557    input_handler_inst/u_debounce_L/d1/meter_time0__36_carry__1_0[0]
    SLICE_X56Y5          LUT4 (Prop_lut4_I3_O)        0.295     8.852 r  input_handler_inst/u_debounce_L/d1/meter_time0__36_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.852    controller_inst/meter_time_reg[11]_8[1]
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.430 r  controller_inst/meter_time0__36_carry__1/O[2]
                         net (fo=10, routed)          1.138    10.569    controller_inst/meter_time[10]
    SLICE_X55Y7          LUT6 (Prop_lut6_I2_O)        0.301    10.870 r  controller_inst/meter_time[12]_i_3/O
                         net (fo=39, routed)          0.247    11.117    controller_inst/meter_time[12]_i_3_n_0
    SLICE_X55Y7          LUT2 (Prop_lut2_I1_O)        0.124    11.241 r  controller_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.473    11.713    controller_inst/i__carry_i_1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.308 r  controller_inst/meter_time1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.308    controller_inst/meter_time1_inferred__1/i__carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.425 r  controller_inst/meter_time1_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.425    controller_inst/meter_time1_inferred__1/i__carry__0_n_0
    SLICE_X54Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.542 r  controller_inst/meter_time1_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.542    controller_inst/meter_time1_inferred__1/i__carry__1_n_0
    SLICE_X54Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.761 r  controller_inst/meter_time1_inferred__1/i__carry__2/O[0]
                         net (fo=3, routed)           0.316    13.078    controller_inst/meter_time1_inferred__1/i__carry__2_n_7
    SLICE_X55Y11         LUT6 (Prop_lut6_I2_O)        0.295    13.373 r  controller_inst/meter_time[13]_i_2/O
                         net (fo=1, routed)           0.000    13.373    controller_inst/meter_time[13]_i_2_n_0
    SLICE_X55Y11         FDRE                                         r  controller_inst/meter_time_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.449    14.790    controller_inst/clk_IBUF_BUFG
    SLICE_X55Y11         FDRE                                         r  controller_inst/meter_time_reg[13]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X55Y11         FDRE (Setup_fdre_C_D)        0.029    15.058    controller_inst/meter_time_reg[13]
  -------------------------------------------------------------------
                         required time                         15.058    
                         arrival time                         -13.373    
  -------------------------------------------------------------------
                         slack                                  1.685    

Slack (MET) :             1.738ns  (required time - arrival time)
  Source:                 controller_inst/meter_time_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller_inst/meter_time_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.219ns  (logic 3.782ns (46.015%)  route 4.437ns (53.985%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.570     5.091    controller_inst/clk_IBUF_BUFG
    SLICE_X55Y8          FDRE                                         r  controller_inst/meter_time_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  controller_inst/meter_time_reg[4]/Q
                         net (fo=30, routed)          0.612     6.159    controller_inst/meter_time_reg[4]_0
    SLICE_X57Y7          LUT3 (Prop_lut3_I0_O)        0.124     6.283 r  controller_inst/meter_time0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.626     6.909    controller_inst/meter_time0__0_carry__0_i_3_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.459 r  controller_inst/meter_time0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.459    controller_inst/meter_time0__0_carry__0_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.678 r  controller_inst/meter_time0__0_carry__1/O[0]
                         net (fo=3, routed)           0.879     8.557    input_handler_inst/u_debounce_L/d1/meter_time0__36_carry__1_0[0]
    SLICE_X56Y5          LUT4 (Prop_lut4_I3_O)        0.295     8.852 r  input_handler_inst/u_debounce_L/d1/meter_time0__36_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.852    controller_inst/meter_time_reg[11]_8[1]
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.430 r  controller_inst/meter_time0__36_carry__1/O[2]
                         net (fo=10, routed)          1.138    10.569    controller_inst/meter_time[10]
    SLICE_X55Y7          LUT6 (Prop_lut6_I2_O)        0.301    10.870 r  controller_inst/meter_time[12]_i_3/O
                         net (fo=39, routed)          0.247    11.117    controller_inst/meter_time[12]_i_3_n_0
    SLICE_X55Y7          LUT2 (Prop_lut2_I1_O)        0.124    11.241 r  controller_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.473    11.713    controller_inst/i__carry_i_1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.308 r  controller_inst/meter_time1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.308    controller_inst/meter_time1_inferred__1/i__carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.547 r  controller_inst/meter_time1_inferred__1/i__carry__0/O[2]
                         net (fo=2, routed)           0.462    13.009    controller_inst/meter_time1_inferred__1/i__carry__0_n_5
    SLICE_X57Y6          LUT6 (Prop_lut6_I3_O)        0.301    13.310 r  controller_inst/meter_time[7]_i_1/O
                         net (fo=1, routed)           0.000    13.310    controller_inst/meter_time[7]_i_1_n_0
    SLICE_X57Y6          FDRE                                         r  controller_inst/meter_time_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.453    14.794    controller_inst/clk_IBUF_BUFG
    SLICE_X57Y6          FDRE                                         r  controller_inst/meter_time_reg[7]/C
                         clock pessimism              0.260    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X57Y6          FDRE (Setup_fdre_C_D)        0.029    15.048    controller_inst/meter_time_reg[7]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -13.310    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.756ns  (required time - arrival time)
  Source:                 controller_inst/meter_time_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller_inst/meter_time_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.201ns  (logic 3.756ns (45.801%)  route 4.445ns (54.199%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.091ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.570     5.091    controller_inst/clk_IBUF_BUFG
    SLICE_X55Y8          FDRE                                         r  controller_inst/meter_time_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDRE (Prop_fdre_C_Q)         0.456     5.547 r  controller_inst/meter_time_reg[4]/Q
                         net (fo=30, routed)          0.612     6.159    controller_inst/meter_time_reg[4]_0
    SLICE_X57Y7          LUT3 (Prop_lut3_I0_O)        0.124     6.283 r  controller_inst/meter_time0__0_carry__0_i_3/O
                         net (fo=1, routed)           0.626     6.909    controller_inst/meter_time0__0_carry__0_i_3_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550     7.459 r  controller_inst/meter_time0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.459    controller_inst/meter_time0__0_carry__0_n_0
    SLICE_X56Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.678 r  controller_inst/meter_time0__0_carry__1/O[0]
                         net (fo=3, routed)           0.879     8.557    input_handler_inst/u_debounce_L/d1/meter_time0__36_carry__1_0[0]
    SLICE_X56Y5          LUT4 (Prop_lut4_I3_O)        0.295     8.852 r  input_handler_inst/u_debounce_L/d1/meter_time0__36_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.852    controller_inst/meter_time_reg[11]_8[1]
    SLICE_X56Y5          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     9.430 r  controller_inst/meter_time0__36_carry__1/O[2]
                         net (fo=10, routed)          1.138    10.569    controller_inst/meter_time[10]
    SLICE_X55Y7          LUT6 (Prop_lut6_I2_O)        0.301    10.870 r  controller_inst/meter_time[12]_i_3/O
                         net (fo=39, routed)          0.247    11.117    controller_inst/meter_time[12]_i_3_n_0
    SLICE_X55Y7          LUT2 (Prop_lut2_I1_O)        0.124    11.241 r  controller_inst/i__carry_i_1/O
                         net (fo=1, routed)           0.473    11.713    controller_inst/i__carry_i_1_n_0
    SLICE_X54Y6          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    12.308 r  controller_inst/meter_time1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    12.308    controller_inst/meter_time1_inferred__1/i__carry_n_0
    SLICE_X54Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.527 r  controller_inst/meter_time1_inferred__1/i__carry__0/O[0]
                         net (fo=2, routed)           0.470    12.997    controller_inst/meter_time1_inferred__1/i__carry__0_n_7
    SLICE_X57Y9          LUT6 (Prop_lut6_I1_O)        0.295    13.292 r  controller_inst/meter_time[5]_i_1/O
                         net (fo=1, routed)           0.000    13.292    controller_inst/meter_time[5]_i_1_n_0
    SLICE_X57Y9          FDRE                                         r  controller_inst/meter_time_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.451    14.792    controller_inst/clk_IBUF_BUFG
    SLICE_X57Y9          FDRE                                         r  controller_inst/meter_time_reg[5]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X57Y9          FDRE (Setup_fdre_C_D)        0.031    15.048    controller_inst/meter_time_reg[5]
  -------------------------------------------------------------------
                         required time                         15.048    
                         arrival time                         -13.292    
  -------------------------------------------------------------------
                         slack                                  1.756    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 input_handler_inst/dsw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller_inst/half_sec_track_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.212ns (56.351%)  route 0.164ns (43.649%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.564     1.447    input_handler_inst/CLK
    SLICE_X54Y11         FDRE                                         r  input_handler_inst/dsw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  input_handler_inst/dsw_reg[1]/Q
                         net (fo=9, routed)           0.164     1.775    controller_inst/Q[1]
    SLICE_X56Y11         LUT5 (Prop_lut5_I2_O)        0.048     1.823 r  controller_inst/half_sec_track[1]_i_1/O
                         net (fo=1, routed)           0.000     1.823    controller_inst/half_sec_track[1]_i_1_n_0
    SLICE_X56Y11         FDRE                                         r  controller_inst/half_sec_track_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.835     1.962    controller_inst/clk_IBUF_BUFG
    SLICE_X56Y11         FDRE                                         r  controller_inst/half_sec_track_reg[1]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X56Y11         FDRE (Hold_fdre_C_D)         0.131     1.615    controller_inst/half_sec_track_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 input_handler_inst/dsw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller_inst/half_sec_track_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (56.000%)  route 0.164ns (44.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.564     1.447    input_handler_inst/CLK
    SLICE_X54Y11         FDRE                                         r  input_handler_inst/dsw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y11         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  input_handler_inst/dsw_reg[1]/Q
                         net (fo=9, routed)           0.164     1.775    controller_inst/Q[1]
    SLICE_X56Y11         LUT4 (Prop_lut4_I1_O)        0.045     1.820 r  controller_inst/half_sec_track[0]_i_1/O
                         net (fo=1, routed)           0.000     1.820    controller_inst/half_sec_track[0]_i_1_n_0
    SLICE_X56Y11         FDRE                                         r  controller_inst/half_sec_track_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.835     1.962    controller_inst/clk_IBUF_BUFG
    SLICE_X56Y11         FDRE                                         r  controller_inst/half_sec_track_reg[0]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X56Y11         FDRE (Hold_fdre_C_D)         0.120     1.604    controller_inst/half_sec_track_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 input_handler_inst/u_debounce_U/d0/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_handler_inst/u_debounce_U/d1/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.566     1.449    input_handler_inst/u_debounce_U/d0/CLK
    SLICE_X54Y3          FDRE                                         r  input_handler_inst/u_debounce_U/d0/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y3          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  input_handler_inst/u_debounce_U/d0/Q_reg/Q
                         net (fo=1, routed)           0.145     1.758    input_handler_inst/u_debounce_U/d1/Q
    SLICE_X54Y3          FDRE                                         r  input_handler_inst/u_debounce_U/d1/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.837     1.964    input_handler_inst/u_debounce_U/d1/CLK
    SLICE_X54Y3          FDRE                                         r  input_handler_inst/u_debounce_U/d1/Q_reg/C
                         clock pessimism             -0.515     1.449    
    SLICE_X54Y3          FDRE (Hold_fdre_C_D)         0.060     1.509    input_handler_inst/u_debounce_U/d1/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 controller_inst/sec/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller_inst/sec/counter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.567     1.450    controller_inst/sec/clk_IBUF_BUFG
    SLICE_X54Y0          FDSE                                         r  controller_inst/sec/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y0          FDSE (Prop_fdse_C_Q)         0.164     1.614 f  controller_inst/sec/counter_reg[0]/Q
                         net (fo=3, routed)           0.175     1.789    controller_inst/sec/counter[0]
    SLICE_X54Y0          LUT1 (Prop_lut1_I0_O)        0.043     1.832 r  controller_inst/sec/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.832    controller_inst/sec/counter[0]_i_1_n_0
    SLICE_X54Y0          FDSE                                         r  controller_inst/sec/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.838     1.965    controller_inst/sec/clk_IBUF_BUFG
    SLICE_X54Y0          FDSE                                         r  controller_inst/sec/counter_reg[0]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X54Y0          FDSE (Hold_fdse_C_D)         0.133     1.583    controller_inst/sec/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 output_handler_inst/display_ctrl/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            output_handler_inst/display_ctrl/digit_select_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.183ns (50.054%)  route 0.183ns (49.946%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.594     1.477    output_handler_inst/display_ctrl/CLK
    SLICE_X65Y9          FDRE                                         r  output_handler_inst/display_ctrl/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  output_handler_inst/display_ctrl/digit_select_reg[0]/Q
                         net (fo=23, routed)          0.183     1.801    output_handler_inst/display_ctrl/digit_select_reg[0]_0
    SLICE_X65Y9          LUT5 (Prop_lut5_I3_O)        0.042     1.843 r  output_handler_inst/display_ctrl/digit_select[1]_i_1/O
                         net (fo=1, routed)           0.000     1.843    output_handler_inst/display_ctrl/digit_select[1]_i_1_n_0
    SLICE_X65Y9          FDRE                                         r  output_handler_inst/display_ctrl/digit_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.865     1.992    output_handler_inst/display_ctrl/CLK
    SLICE_X65Y9          FDRE                                         r  output_handler_inst/display_ctrl/digit_select_reg[1]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X65Y9          FDRE (Hold_fdre_C_D)         0.107     1.584    output_handler_inst/display_ctrl/digit_select_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 controller_inst/sec/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller_inst/sec/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.252ns (69.191%)  route 0.112ns (30.809%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.567     1.450    controller_inst/sec/clk_IBUF_BUFG
    SLICE_X55Y0          FDRE                                         r  controller_inst/sec/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y0          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  controller_inst/sec/counter_reg[3]/Q
                         net (fo=2, routed)           0.112     1.703    controller_inst/sec/counter[3]
    SLICE_X55Y0          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.814 r  controller_inst/sec/counter0_carry/O[2]
                         net (fo=1, routed)           0.000     1.814    controller_inst/sec/counter0_carry_n_5
    SLICE_X55Y0          FDRE                                         r  controller_inst/sec/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.838     1.965    controller_inst/sec/clk_IBUF_BUFG
    SLICE_X55Y0          FDRE                                         r  controller_inst/sec/counter_reg[3]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X55Y0          FDRE (Hold_fdre_C_D)         0.105     1.555    controller_inst/sec/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 controller_inst/sec/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller_inst/sec/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.566     1.449    controller_inst/sec/clk_IBUF_BUFG
    SLICE_X55Y4          FDRE                                         r  controller_inst/sec/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y4          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  controller_inst/sec/counter_reg[20]/Q
                         net (fo=2, routed)           0.117     1.707    controller_inst/sec/counter[20]
    SLICE_X55Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  controller_inst/sec/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.815    controller_inst/sec/counter0_carry__3_n_4
    SLICE_X55Y4          FDRE                                         r  controller_inst/sec/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.837     1.964    controller_inst/sec/clk_IBUF_BUFG
    SLICE_X55Y4          FDRE                                         r  controller_inst/sec/counter_reg[20]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X55Y4          FDRE (Hold_fdre_C_D)         0.105     1.554    controller_inst/sec/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 controller_inst/sec/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller_inst/sec/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.566     1.449    controller_inst/sec/clk_IBUF_BUFG
    SLICE_X55Y5          FDRE                                         r  controller_inst/sec/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDRE (Prop_fdre_C_Q)         0.141     1.590 r  controller_inst/sec/counter_reg[24]/Q
                         net (fo=2, routed)           0.117     1.707    controller_inst/sec/counter[24]
    SLICE_X55Y5          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  controller_inst/sec/counter0_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.815    controller_inst/sec/counter0_carry__4_n_4
    SLICE_X55Y5          FDRE                                         r  controller_inst/sec/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.837     1.964    controller_inst/sec/clk_IBUF_BUFG
    SLICE_X55Y5          FDRE                                         r  controller_inst/sec/counter_reg[24]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X55Y5          FDRE (Hold_fdre_C_D)         0.105     1.554    controller_inst/sec/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 controller_inst/sec/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller_inst/sec/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.965ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.567     1.450    controller_inst/sec/clk_IBUF_BUFG
    SLICE_X55Y1          FDRE                                         r  controller_inst/sec/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y1          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  controller_inst/sec/counter_reg[8]/Q
                         net (fo=2, routed)           0.117     1.708    controller_inst/sec/counter[8]
    SLICE_X55Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  controller_inst/sec/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.816    controller_inst/sec/counter0_carry__0_n_4
    SLICE_X55Y1          FDRE                                         r  controller_inst/sec/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.838     1.965    controller_inst/sec/clk_IBUF_BUFG
    SLICE_X55Y1          FDRE                                         r  controller_inst/sec/counter_reg[8]/C
                         clock pessimism             -0.515     1.450    
    SLICE_X55Y1          FDRE (Hold_fdre_C_D)         0.105     1.555    controller_inst/sec/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 input_handler_inst/u_debounce_L/d1/Q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            input_handler_inst/u_debounce_L/d2/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.164ns (42.546%)  route 0.221ns (57.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.566     1.449    input_handler_inst/u_debounce_L/d1/CLK
    SLICE_X54Y3          FDRE                                         r  input_handler_inst/u_debounce_L/d1/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y3          FDRE (Prop_fdre_C_Q)         0.164     1.613 r  input_handler_inst/u_debounce_L/d1/Q_reg/Q
                         net (fo=11, routed)          0.221     1.835    input_handler_inst/u_debounce_L/d2/Q_reg_5
    SLICE_X56Y3          FDRE                                         r  input_handler_inst/u_debounce_L/d2/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.837     1.964    input_handler_inst/u_debounce_L/d2/CLK
    SLICE_X56Y3          FDRE                                         r  input_handler_inst/u_debounce_L/d2/Q_reg/C
                         clock pessimism             -0.478     1.486    
    SLICE_X56Y3          FDRE (Hold_fdre_C_D)         0.087     1.573    input_handler_inst/u_debounce_L/d2/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y11   controller_inst/half_sec_track_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y11   controller_inst/half_sec_track_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y6    controller_inst/meter_time_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y10   controller_inst/meter_time_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y10   controller_inst/meter_time_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y11   controller_inst/meter_time_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y11   controller_inst/meter_time_reg[13]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X57Y8    controller_inst/meter_time_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y6    controller_inst/meter_time_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y11   controller_inst/half_sec_track_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y11   controller_inst/half_sec_track_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y11   controller_inst/half_sec_track_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y11   controller_inst/half_sec_track_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y6    controller_inst/meter_time_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y6    controller_inst/meter_time_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y10   controller_inst/meter_time_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y10   controller_inst/meter_time_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y10   controller_inst/meter_time_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y10   controller_inst/meter_time_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y11   controller_inst/half_sec_track_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y11   controller_inst/half_sec_track_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y11   controller_inst/half_sec_track_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y11   controller_inst/half_sec_track_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y6    controller_inst/meter_time_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y6    controller_inst/meter_time_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y10   controller_inst/meter_time_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y10   controller_inst/meter_time_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y10   controller_inst/meter_time_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y10   controller_inst/meter_time_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 controller_inst/meter_time_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.490ns  (logic 9.492ns (38.760%)  route 14.998ns (61.240%))
  Logic Levels:           21  (CARRY4=7 LUT2=4 LUT3=2 LUT4=2 LUT5=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.569     5.090    controller_inst/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  controller_inst/meter_time_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  controller_inst/meter_time_reg[10]/Q
                         net (fo=52, routed)          2.328     7.874    controller_inst/meter_time_reg[10]_0
    SLICE_X58Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.998 r  controller_inst/thousands0_carry_i_2/O
                         net (fo=4, routed)           1.004     9.002    controller_inst/meter_time_reg[11]_4[1]
    SLICE_X57Y13         LUT4 (Prop_lut4_I0_O)        0.124     9.126 r  controller_inst/hundreds1_carry_i_4/O
                         net (fo=1, routed)           0.000     9.126    output_handler_inst/convert/hundreds1__10_carry__0_0[1]
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.766 r  output_handler_inst/convert/hundreds1_carry/O[3]
                         net (fo=2, routed)           1.063    10.829    output_handler_inst/convert/hundreds1_carry_n_4
    SLICE_X58Y12         LUT3 (Prop_lut3_I1_O)        0.306    11.135 r  output_handler_inst/convert/hundreds1__10_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.135    output_handler_inst/convert/hundreds1__10_carry__0_i_2_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.383 r  output_handler_inst/convert/hundreds1__10_carry__0/O[3]
                         net (fo=1, routed)           0.802    12.185    controller_inst/hundreds1__28_carry__1_0[3]
    SLICE_X59Y11         LUT2 (Prop_lut2_I1_O)        0.306    12.491 r  controller_inst/hundreds1__28_carry__1_i_2/O
                         net (fo=1, routed)           0.000    12.491    output_handler_inst/convert/hundreds0_carry__0_i_1_1[1]
    SLICE_X59Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.071 f  output_handler_inst/convert/hundreds1__28_carry__1/O[2]
                         net (fo=6, routed)           0.707    13.778    output_handler_inst/convert/hundreds1__28_carry__1_n_5
    SLICE_X60Y10         LUT3 (Prop_lut3_I0_O)        0.326    14.104 r  output_handler_inst/convert/hundreds0_carry_i_5/O
                         net (fo=15, routed)          0.948    15.052    output_handler_inst/convert/hundreds0_carry_i_5_n_0
    SLICE_X62Y9          LUT5 (Prop_lut5_I3_O)        0.328    15.380 r  output_handler_inst/convert/hundreds0_carry__0_i_10/O
                         net (fo=4, routed)           0.850    16.230    output_handler_inst/convert/hundreds1[6]
    SLICE_X61Y9          LUT2 (Prop_lut2_I1_O)        0.124    16.354 r  output_handler_inst/convert/hundreds0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.354    output_handler_inst/convert/hundreds0_carry__0_i_5_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.755 r  output_handler_inst/convert/hundreds0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.755    output_handler_inst/convert/hundreds0_carry__0_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.977 r  output_handler_inst/convert/hundreds0_carry__1/O[0]
                         net (fo=22, routed)          0.851    17.828    output_handler_inst/convert/hundreds0_carry__1_n_7
    SLICE_X62Y9          LUT2 (Prop_lut2_I0_O)        0.325    18.153 r  output_handler_inst/convert/hundreds0__22_carry_i_3/O
                         net (fo=2, routed)           0.975    19.128    output_handler_inst/convert/hundreds0__22_carry_i_3_n_0
    SLICE_X60Y8          LUT4 (Prop_lut4_I0_O)        0.332    19.460 r  output_handler_inst/convert/hundreds0__22_carry_i_6/O
                         net (fo=1, routed)           0.000    19.460    output_handler_inst/convert/hundreds0__22_carry_i_6_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.993 r  output_handler_inst/convert/hundreds0__22_carry/CO[3]
                         net (fo=1, routed)           0.000    19.993    output_handler_inst/convert/hundreds0__22_carry_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.110 f  output_handler_inst/convert/hundreds0__22_carry__0/CO[3]
                         net (fo=2, routed)           0.909    21.019    output_handler_inst/convert/hundreds0__22_carry__0_n_0
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.124    21.143 r  output_handler_inst/convert/seg_OBUF[1]_inst_i_6/O
                         net (fo=9, routed)           0.827    21.970    output_handler_inst/convert/seg_OBUF[1]_inst_i_6_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I1_O)        0.124    22.094 f  output_handler_inst/convert/seg_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.799    22.894    output_handler_inst/convert/seg_OBUF[5]_inst_i_6_n_0
    SLICE_X63Y6          LUT5 (Prop_lut5_I3_O)        0.124    23.018 r  output_handler_inst/convert/seg_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.870    23.888    output_handler_inst/display_ctrl/seg[5]_1
    SLICE_X62Y6          LUT5 (Prop_lut5_I4_O)        0.124    24.012 r  output_handler_inst/display_ctrl/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.064    26.076    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    29.580 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    29.580    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_inst/meter_time_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.246ns  (logic 9.760ns (40.252%)  route 14.487ns (59.748%))
  Logic Levels:           21  (CARRY4=7 LUT2=4 LUT3=2 LUT4=2 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.569     5.090    controller_inst/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  controller_inst/meter_time_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  controller_inst/meter_time_reg[10]/Q
                         net (fo=52, routed)          2.328     7.874    controller_inst/meter_time_reg[10]_0
    SLICE_X58Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.998 r  controller_inst/thousands0_carry_i_2/O
                         net (fo=4, routed)           1.004     9.002    controller_inst/meter_time_reg[11]_4[1]
    SLICE_X57Y13         LUT4 (Prop_lut4_I0_O)        0.124     9.126 r  controller_inst/hundreds1_carry_i_4/O
                         net (fo=1, routed)           0.000     9.126    output_handler_inst/convert/hundreds1__10_carry__0_0[1]
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.766 r  output_handler_inst/convert/hundreds1_carry/O[3]
                         net (fo=2, routed)           1.063    10.829    output_handler_inst/convert/hundreds1_carry_n_4
    SLICE_X58Y12         LUT3 (Prop_lut3_I1_O)        0.306    11.135 r  output_handler_inst/convert/hundreds1__10_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.135    output_handler_inst/convert/hundreds1__10_carry__0_i_2_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.383 r  output_handler_inst/convert/hundreds1__10_carry__0/O[3]
                         net (fo=1, routed)           0.802    12.185    controller_inst/hundreds1__28_carry__1_0[3]
    SLICE_X59Y11         LUT2 (Prop_lut2_I1_O)        0.306    12.491 r  controller_inst/hundreds1__28_carry__1_i_2/O
                         net (fo=1, routed)           0.000    12.491    output_handler_inst/convert/hundreds0_carry__0_i_1_1[1]
    SLICE_X59Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.071 f  output_handler_inst/convert/hundreds1__28_carry__1/O[2]
                         net (fo=6, routed)           0.707    13.778    output_handler_inst/convert/hundreds1__28_carry__1_n_5
    SLICE_X60Y10         LUT3 (Prop_lut3_I0_O)        0.326    14.104 r  output_handler_inst/convert/hundreds0_carry_i_5/O
                         net (fo=15, routed)          0.948    15.052    output_handler_inst/convert/hundreds0_carry_i_5_n_0
    SLICE_X62Y9          LUT5 (Prop_lut5_I3_O)        0.328    15.380 r  output_handler_inst/convert/hundreds0_carry__0_i_10/O
                         net (fo=4, routed)           0.850    16.230    output_handler_inst/convert/hundreds1[6]
    SLICE_X61Y9          LUT2 (Prop_lut2_I1_O)        0.124    16.354 r  output_handler_inst/convert/hundreds0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.354    output_handler_inst/convert/hundreds0_carry__0_i_5_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.755 r  output_handler_inst/convert/hundreds0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.755    output_handler_inst/convert/hundreds0_carry__0_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.977 r  output_handler_inst/convert/hundreds0_carry__1/O[0]
                         net (fo=22, routed)          0.851    17.828    output_handler_inst/convert/hundreds0_carry__1_n_7
    SLICE_X62Y9          LUT2 (Prop_lut2_I0_O)        0.325    18.153 r  output_handler_inst/convert/hundreds0__22_carry_i_3/O
                         net (fo=2, routed)           0.975    19.128    output_handler_inst/convert/hundreds0__22_carry_i_3_n_0
    SLICE_X60Y8          LUT4 (Prop_lut4_I0_O)        0.332    19.460 r  output_handler_inst/convert/hundreds0__22_carry_i_6/O
                         net (fo=1, routed)           0.000    19.460    output_handler_inst/convert/hundreds0__22_carry_i_6_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.993 r  output_handler_inst/convert/hundreds0__22_carry/CO[3]
                         net (fo=1, routed)           0.000    19.993    output_handler_inst/convert/hundreds0__22_carry_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.110 f  output_handler_inst/convert/hundreds0__22_carry__0/CO[3]
                         net (fo=2, routed)           0.909    21.019    output_handler_inst/convert/hundreds0__22_carry__0_n_0
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.124    21.143 r  output_handler_inst/convert/seg_OBUF[1]_inst_i_6/O
                         net (fo=9, routed)           0.810    21.953    output_handler_inst/convert/seg_OBUF[1]_inst_i_6_n_0
    SLICE_X61Y6          LUT6 (Prop_lut6_I1_O)        0.124    22.077 f  output_handler_inst/convert/seg_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.858    22.935    output_handler_inst/convert/seg_OBUF[3]_inst_i_6_n_0
    SLICE_X63Y6          LUT5 (Prop_lut5_I4_O)        0.152    23.087 r  output_handler_inst/convert/seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.267    23.354    controller_inst/seg[3]
    SLICE_X63Y6          LUT6 (Prop_lut6_I1_O)        0.332    23.686 r  controller_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.115    25.801    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    29.336 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    29.336    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_inst/meter_time_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.205ns  (logic 9.519ns (39.329%)  route 14.685ns (60.671%))
  Logic Levels:           21  (CARRY4=7 LUT2=4 LUT3=2 LUT4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.569     5.090    controller_inst/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  controller_inst/meter_time_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  controller_inst/meter_time_reg[10]/Q
                         net (fo=52, routed)          2.328     7.874    controller_inst/meter_time_reg[10]_0
    SLICE_X58Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.998 r  controller_inst/thousands0_carry_i_2/O
                         net (fo=4, routed)           1.004     9.002    controller_inst/meter_time_reg[11]_4[1]
    SLICE_X57Y13         LUT4 (Prop_lut4_I0_O)        0.124     9.126 r  controller_inst/hundreds1_carry_i_4/O
                         net (fo=1, routed)           0.000     9.126    output_handler_inst/convert/hundreds1__10_carry__0_0[1]
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.766 r  output_handler_inst/convert/hundreds1_carry/O[3]
                         net (fo=2, routed)           1.063    10.829    output_handler_inst/convert/hundreds1_carry_n_4
    SLICE_X58Y12         LUT3 (Prop_lut3_I1_O)        0.306    11.135 r  output_handler_inst/convert/hundreds1__10_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.135    output_handler_inst/convert/hundreds1__10_carry__0_i_2_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.383 r  output_handler_inst/convert/hundreds1__10_carry__0/O[3]
                         net (fo=1, routed)           0.802    12.185    controller_inst/hundreds1__28_carry__1_0[3]
    SLICE_X59Y11         LUT2 (Prop_lut2_I1_O)        0.306    12.491 r  controller_inst/hundreds1__28_carry__1_i_2/O
                         net (fo=1, routed)           0.000    12.491    output_handler_inst/convert/hundreds0_carry__0_i_1_1[1]
    SLICE_X59Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.071 f  output_handler_inst/convert/hundreds1__28_carry__1/O[2]
                         net (fo=6, routed)           0.707    13.778    output_handler_inst/convert/hundreds1__28_carry__1_n_5
    SLICE_X60Y10         LUT3 (Prop_lut3_I0_O)        0.326    14.104 r  output_handler_inst/convert/hundreds0_carry_i_5/O
                         net (fo=15, routed)          0.948    15.052    output_handler_inst/convert/hundreds0_carry_i_5_n_0
    SLICE_X62Y9          LUT5 (Prop_lut5_I3_O)        0.328    15.380 r  output_handler_inst/convert/hundreds0_carry__0_i_10/O
                         net (fo=4, routed)           0.850    16.230    output_handler_inst/convert/hundreds1[6]
    SLICE_X61Y9          LUT2 (Prop_lut2_I1_O)        0.124    16.354 r  output_handler_inst/convert/hundreds0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.354    output_handler_inst/convert/hundreds0_carry__0_i_5_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.755 r  output_handler_inst/convert/hundreds0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.755    output_handler_inst/convert/hundreds0_carry__0_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.977 r  output_handler_inst/convert/hundreds0_carry__1/O[0]
                         net (fo=22, routed)          0.851    17.828    output_handler_inst/convert/hundreds0_carry__1_n_7
    SLICE_X62Y9          LUT2 (Prop_lut2_I0_O)        0.325    18.153 r  output_handler_inst/convert/hundreds0__22_carry_i_3/O
                         net (fo=2, routed)           0.975    19.128    output_handler_inst/convert/hundreds0__22_carry_i_3_n_0
    SLICE_X60Y8          LUT4 (Prop_lut4_I0_O)        0.332    19.460 r  output_handler_inst/convert/hundreds0__22_carry_i_6/O
                         net (fo=1, routed)           0.000    19.460    output_handler_inst/convert/hundreds0__22_carry_i_6_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.993 r  output_handler_inst/convert/hundreds0__22_carry/CO[3]
                         net (fo=1, routed)           0.000    19.993    output_handler_inst/convert/hundreds0__22_carry_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.110 f  output_handler_inst/convert/hundreds0__22_carry__0/CO[3]
                         net (fo=2, routed)           0.909    21.019    output_handler_inst/convert/hundreds0__22_carry__0_n_0
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.124    21.143 r  output_handler_inst/convert/seg_OBUF[1]_inst_i_6/O
                         net (fo=9, routed)           1.032    22.175    output_handler_inst/convert/seg_OBUF[1]_inst_i_6_n_0
    SLICE_X63Y7          LUT6 (Prop_lut6_I1_O)        0.124    22.299 f  output_handler_inst/convert/seg_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.495    22.794    output_handler_inst/display_ctrl/seg_OBUF[6]_inst_i_1
    SLICE_X62Y7          LUT6 (Prop_lut6_I0_O)        0.124    22.918 r  output_handler_inst/display_ctrl/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.827    23.745    controller_inst/seg[6]_1
    SLICE_X62Y5          LUT6 (Prop_lut6_I4_O)        0.124    23.869 r  controller_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.895    25.763    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    29.295 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    29.295    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_inst/meter_time_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.122ns  (logic 9.508ns (39.416%)  route 14.614ns (60.584%))
  Logic Levels:           21  (CARRY4=7 LUT2=4 LUT3=2 LUT4=2 LUT5=1 LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.569     5.090    controller_inst/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  controller_inst/meter_time_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  controller_inst/meter_time_reg[10]/Q
                         net (fo=52, routed)          2.328     7.874    controller_inst/meter_time_reg[10]_0
    SLICE_X58Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.998 r  controller_inst/thousands0_carry_i_2/O
                         net (fo=4, routed)           1.004     9.002    controller_inst/meter_time_reg[11]_4[1]
    SLICE_X57Y13         LUT4 (Prop_lut4_I0_O)        0.124     9.126 r  controller_inst/hundreds1_carry_i_4/O
                         net (fo=1, routed)           0.000     9.126    output_handler_inst/convert/hundreds1__10_carry__0_0[1]
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.766 r  output_handler_inst/convert/hundreds1_carry/O[3]
                         net (fo=2, routed)           1.063    10.829    output_handler_inst/convert/hundreds1_carry_n_4
    SLICE_X58Y12         LUT3 (Prop_lut3_I1_O)        0.306    11.135 r  output_handler_inst/convert/hundreds1__10_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.135    output_handler_inst/convert/hundreds1__10_carry__0_i_2_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.383 r  output_handler_inst/convert/hundreds1__10_carry__0/O[3]
                         net (fo=1, routed)           0.802    12.185    controller_inst/hundreds1__28_carry__1_0[3]
    SLICE_X59Y11         LUT2 (Prop_lut2_I1_O)        0.306    12.491 r  controller_inst/hundreds1__28_carry__1_i_2/O
                         net (fo=1, routed)           0.000    12.491    output_handler_inst/convert/hundreds0_carry__0_i_1_1[1]
    SLICE_X59Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.071 f  output_handler_inst/convert/hundreds1__28_carry__1/O[2]
                         net (fo=6, routed)           0.707    13.778    output_handler_inst/convert/hundreds1__28_carry__1_n_5
    SLICE_X60Y10         LUT3 (Prop_lut3_I0_O)        0.326    14.104 r  output_handler_inst/convert/hundreds0_carry_i_5/O
                         net (fo=15, routed)          0.948    15.052    output_handler_inst/convert/hundreds0_carry_i_5_n_0
    SLICE_X62Y9          LUT5 (Prop_lut5_I3_O)        0.328    15.380 r  output_handler_inst/convert/hundreds0_carry__0_i_10/O
                         net (fo=4, routed)           0.850    16.230    output_handler_inst/convert/hundreds1[6]
    SLICE_X61Y9          LUT2 (Prop_lut2_I1_O)        0.124    16.354 r  output_handler_inst/convert/hundreds0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.354    output_handler_inst/convert/hundreds0_carry__0_i_5_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.755 r  output_handler_inst/convert/hundreds0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.755    output_handler_inst/convert/hundreds0_carry__0_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.977 r  output_handler_inst/convert/hundreds0_carry__1/O[0]
                         net (fo=22, routed)          0.851    17.828    output_handler_inst/convert/hundreds0_carry__1_n_7
    SLICE_X62Y9          LUT2 (Prop_lut2_I0_O)        0.325    18.153 r  output_handler_inst/convert/hundreds0__22_carry_i_3/O
                         net (fo=2, routed)           0.975    19.128    output_handler_inst/convert/hundreds0__22_carry_i_3_n_0
    SLICE_X60Y8          LUT4 (Prop_lut4_I0_O)        0.332    19.460 r  output_handler_inst/convert/hundreds0__22_carry_i_6/O
                         net (fo=1, routed)           0.000    19.460    output_handler_inst/convert/hundreds0__22_carry_i_6_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.993 r  output_handler_inst/convert/hundreds0__22_carry/CO[3]
                         net (fo=1, routed)           0.000    19.993    output_handler_inst/convert/hundreds0__22_carry_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.110 f  output_handler_inst/convert/hundreds0__22_carry__0/CO[3]
                         net (fo=2, routed)           0.909    21.019    output_handler_inst/convert/hundreds0__22_carry__0_n_0
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.124    21.143 r  output_handler_inst/convert/seg_OBUF[1]_inst_i_6/O
                         net (fo=9, routed)           0.579    21.722    output_handler_inst/convert/seg_OBUF[1]_inst_i_6_n_0
    SLICE_X64Y6          LUT6 (Prop_lut6_I2_O)        0.124    21.846 f  output_handler_inst/convert/seg_OBUF[4]_inst_i_12/O
                         net (fo=1, routed)           0.799    22.645    output_handler_inst/convert/seg_OBUF[4]_inst_i_12_n_0
    SLICE_X64Y4          LUT6 (Prop_lut6_I4_O)        0.124    22.769 r  output_handler_inst/convert/seg_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.703    23.472    controller_inst/seg[4]
    SLICE_X63Y5          LUT6 (Prop_lut6_I1_O)        0.124    23.596 r  controller_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.096    25.692    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    29.212 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    29.212    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_inst/meter_time_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.061ns  (logic 9.523ns (39.579%)  route 14.538ns (60.421%))
  Logic Levels:           21  (CARRY4=7 LUT2=4 LUT3=2 LUT4=2 LUT5=2 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.569     5.090    controller_inst/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  controller_inst/meter_time_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  controller_inst/meter_time_reg[10]/Q
                         net (fo=52, routed)          2.328     7.874    controller_inst/meter_time_reg[10]_0
    SLICE_X58Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.998 r  controller_inst/thousands0_carry_i_2/O
                         net (fo=4, routed)           1.004     9.002    controller_inst/meter_time_reg[11]_4[1]
    SLICE_X57Y13         LUT4 (Prop_lut4_I0_O)        0.124     9.126 r  controller_inst/hundreds1_carry_i_4/O
                         net (fo=1, routed)           0.000     9.126    output_handler_inst/convert/hundreds1__10_carry__0_0[1]
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.766 r  output_handler_inst/convert/hundreds1_carry/O[3]
                         net (fo=2, routed)           1.063    10.829    output_handler_inst/convert/hundreds1_carry_n_4
    SLICE_X58Y12         LUT3 (Prop_lut3_I1_O)        0.306    11.135 r  output_handler_inst/convert/hundreds1__10_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.135    output_handler_inst/convert/hundreds1__10_carry__0_i_2_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.383 r  output_handler_inst/convert/hundreds1__10_carry__0/O[3]
                         net (fo=1, routed)           0.802    12.185    controller_inst/hundreds1__28_carry__1_0[3]
    SLICE_X59Y11         LUT2 (Prop_lut2_I1_O)        0.306    12.491 r  controller_inst/hundreds1__28_carry__1_i_2/O
                         net (fo=1, routed)           0.000    12.491    output_handler_inst/convert/hundreds0_carry__0_i_1_1[1]
    SLICE_X59Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.071 f  output_handler_inst/convert/hundreds1__28_carry__1/O[2]
                         net (fo=6, routed)           0.707    13.778    output_handler_inst/convert/hundreds1__28_carry__1_n_5
    SLICE_X60Y10         LUT3 (Prop_lut3_I0_O)        0.326    14.104 r  output_handler_inst/convert/hundreds0_carry_i_5/O
                         net (fo=15, routed)          0.948    15.052    output_handler_inst/convert/hundreds0_carry_i_5_n_0
    SLICE_X62Y9          LUT5 (Prop_lut5_I3_O)        0.328    15.380 r  output_handler_inst/convert/hundreds0_carry__0_i_10/O
                         net (fo=4, routed)           0.850    16.230    output_handler_inst/convert/hundreds1[6]
    SLICE_X61Y9          LUT2 (Prop_lut2_I1_O)        0.124    16.354 r  output_handler_inst/convert/hundreds0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.354    output_handler_inst/convert/hundreds0_carry__0_i_5_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.755 r  output_handler_inst/convert/hundreds0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.755    output_handler_inst/convert/hundreds0_carry__0_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.977 r  output_handler_inst/convert/hundreds0_carry__1/O[0]
                         net (fo=22, routed)          0.851    17.828    output_handler_inst/convert/hundreds0_carry__1_n_7
    SLICE_X62Y9          LUT2 (Prop_lut2_I0_O)        0.325    18.153 r  output_handler_inst/convert/hundreds0__22_carry_i_3/O
                         net (fo=2, routed)           0.975    19.128    output_handler_inst/convert/hundreds0__22_carry_i_3_n_0
    SLICE_X60Y8          LUT4 (Prop_lut4_I0_O)        0.332    19.460 r  output_handler_inst/convert/hundreds0__22_carry_i_6/O
                         net (fo=1, routed)           0.000    19.460    output_handler_inst/convert/hundreds0__22_carry_i_6_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.993 r  output_handler_inst/convert/hundreds0__22_carry/CO[3]
                         net (fo=1, routed)           0.000    19.993    output_handler_inst/convert/hundreds0__22_carry_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.110 f  output_handler_inst/convert/hundreds0__22_carry__0/CO[3]
                         net (fo=2, routed)           0.909    21.019    output_handler_inst/convert/hundreds0__22_carry__0_n_0
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.124    21.143 r  output_handler_inst/convert/seg_OBUF[1]_inst_i_6/O
                         net (fo=9, routed)           1.015    22.157    output_handler_inst/convert/seg_OBUF[1]_inst_i_6_n_0
    SLICE_X61Y6          LUT5 (Prop_lut5_I2_O)        0.124    22.281 f  output_handler_inst/convert/seg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.665    22.947    output_handler_inst/convert/seg_OBUF[2]_inst_i_4_n_0
    SLICE_X61Y6          LUT6 (Prop_lut6_I0_O)        0.124    23.071 r  output_handler_inst/convert/seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.313    23.384    controller_inst/seg[2]
    SLICE_X63Y5          LUT6 (Prop_lut6_I4_O)        0.124    23.508 r  controller_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.108    25.616    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    29.152 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    29.152    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_inst/meter_time_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.869ns  (logic 9.375ns (39.275%)  route 14.494ns (60.725%))
  Logic Levels:           20  (CARRY4=7 LUT2=4 LUT3=2 LUT4=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.569     5.090    controller_inst/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  controller_inst/meter_time_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  controller_inst/meter_time_reg[10]/Q
                         net (fo=52, routed)          2.328     7.874    controller_inst/meter_time_reg[10]_0
    SLICE_X58Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.998 r  controller_inst/thousands0_carry_i_2/O
                         net (fo=4, routed)           1.004     9.002    controller_inst/meter_time_reg[11]_4[1]
    SLICE_X57Y13         LUT4 (Prop_lut4_I0_O)        0.124     9.126 r  controller_inst/hundreds1_carry_i_4/O
                         net (fo=1, routed)           0.000     9.126    output_handler_inst/convert/hundreds1__10_carry__0_0[1]
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.766 r  output_handler_inst/convert/hundreds1_carry/O[3]
                         net (fo=2, routed)           1.063    10.829    output_handler_inst/convert/hundreds1_carry_n_4
    SLICE_X58Y12         LUT3 (Prop_lut3_I1_O)        0.306    11.135 r  output_handler_inst/convert/hundreds1__10_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.135    output_handler_inst/convert/hundreds1__10_carry__0_i_2_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.383 r  output_handler_inst/convert/hundreds1__10_carry__0/O[3]
                         net (fo=1, routed)           0.802    12.185    controller_inst/hundreds1__28_carry__1_0[3]
    SLICE_X59Y11         LUT2 (Prop_lut2_I1_O)        0.306    12.491 r  controller_inst/hundreds1__28_carry__1_i_2/O
                         net (fo=1, routed)           0.000    12.491    output_handler_inst/convert/hundreds0_carry__0_i_1_1[1]
    SLICE_X59Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.071 f  output_handler_inst/convert/hundreds1__28_carry__1/O[2]
                         net (fo=6, routed)           0.707    13.778    output_handler_inst/convert/hundreds1__28_carry__1_n_5
    SLICE_X60Y10         LUT3 (Prop_lut3_I0_O)        0.326    14.104 r  output_handler_inst/convert/hundreds0_carry_i_5/O
                         net (fo=15, routed)          0.948    15.052    output_handler_inst/convert/hundreds0_carry_i_5_n_0
    SLICE_X62Y9          LUT5 (Prop_lut5_I3_O)        0.328    15.380 r  output_handler_inst/convert/hundreds0_carry__0_i_10/O
                         net (fo=4, routed)           0.850    16.230    output_handler_inst/convert/hundreds1[6]
    SLICE_X61Y9          LUT2 (Prop_lut2_I1_O)        0.124    16.354 r  output_handler_inst/convert/hundreds0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.354    output_handler_inst/convert/hundreds0_carry__0_i_5_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.755 r  output_handler_inst/convert/hundreds0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.755    output_handler_inst/convert/hundreds0_carry__0_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.977 r  output_handler_inst/convert/hundreds0_carry__1/O[0]
                         net (fo=22, routed)          0.851    17.828    output_handler_inst/convert/hundreds0_carry__1_n_7
    SLICE_X62Y9          LUT2 (Prop_lut2_I0_O)        0.325    18.153 r  output_handler_inst/convert/hundreds0__22_carry_i_3/O
                         net (fo=2, routed)           0.975    19.128    output_handler_inst/convert/hundreds0__22_carry_i_3_n_0
    SLICE_X60Y8          LUT4 (Prop_lut4_I0_O)        0.332    19.460 r  output_handler_inst/convert/hundreds0__22_carry_i_6/O
                         net (fo=1, routed)           0.000    19.460    output_handler_inst/convert/hundreds0__22_carry_i_6_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.993 r  output_handler_inst/convert/hundreds0__22_carry/CO[3]
                         net (fo=1, routed)           0.000    19.993    output_handler_inst/convert/hundreds0__22_carry_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.110 f  output_handler_inst/convert/hundreds0__22_carry__0/CO[3]
                         net (fo=2, routed)           0.909    21.019    output_handler_inst/convert/hundreds0__22_carry__0_n_0
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.124    21.143 r  output_handler_inst/convert/seg_OBUF[1]_inst_i_6/O
                         net (fo=9, routed)           0.811    21.953    output_handler_inst/convert/seg_OBUF[1]_inst_i_6_n_0
    SLICE_X60Y6          LUT6 (Prop_lut6_I1_O)        0.124    22.077 f  output_handler_inst/convert/seg_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.851    22.929    output_handler_inst/convert/seg_OBUF[0]_inst_i_3_n_0
    SLICE_X62Y6          LUT6 (Prop_lut6_I1_O)        0.124    23.053 r  output_handler_inst/convert/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.396    25.449    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    28.959 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    28.959    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_inst/meter_time_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.908ns  (logic 9.393ns (41.004%)  route 13.515ns (58.996%))
  Logic Levels:           20  (CARRY4=7 LUT2=4 LUT3=2 LUT4=2 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.569     5.090    controller_inst/clk_IBUF_BUFG
    SLICE_X57Y10         FDRE                                         r  controller_inst/meter_time_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y10         FDRE (Prop_fdre_C_Q)         0.456     5.546 r  controller_inst/meter_time_reg[10]/Q
                         net (fo=52, routed)          2.328     7.874    controller_inst/meter_time_reg[10]_0
    SLICE_X58Y4          LUT2 (Prop_lut2_I0_O)        0.124     7.998 r  controller_inst/thousands0_carry_i_2/O
                         net (fo=4, routed)           1.004     9.002    controller_inst/meter_time_reg[11]_4[1]
    SLICE_X57Y13         LUT4 (Prop_lut4_I0_O)        0.124     9.126 r  controller_inst/hundreds1_carry_i_4/O
                         net (fo=1, routed)           0.000     9.126    output_handler_inst/convert/hundreds1__10_carry__0_0[1]
    SLICE_X57Y13         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.766 r  output_handler_inst/convert/hundreds1_carry/O[3]
                         net (fo=2, routed)           1.063    10.829    output_handler_inst/convert/hundreds1_carry_n_4
    SLICE_X58Y12         LUT3 (Prop_lut3_I1_O)        0.306    11.135 r  output_handler_inst/convert/hundreds1__10_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.135    output_handler_inst/convert/hundreds1__10_carry__0_i_2_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.383 r  output_handler_inst/convert/hundreds1__10_carry__0/O[3]
                         net (fo=1, routed)           0.802    12.185    controller_inst/hundreds1__28_carry__1_0[3]
    SLICE_X59Y11         LUT2 (Prop_lut2_I1_O)        0.306    12.491 r  controller_inst/hundreds1__28_carry__1_i_2/O
                         net (fo=1, routed)           0.000    12.491    output_handler_inst/convert/hundreds0_carry__0_i_1_1[1]
    SLICE_X59Y11         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.071 f  output_handler_inst/convert/hundreds1__28_carry__1/O[2]
                         net (fo=6, routed)           0.707    13.778    output_handler_inst/convert/hundreds1__28_carry__1_n_5
    SLICE_X60Y10         LUT3 (Prop_lut3_I0_O)        0.326    14.104 r  output_handler_inst/convert/hundreds0_carry_i_5/O
                         net (fo=15, routed)          0.948    15.052    output_handler_inst/convert/hundreds0_carry_i_5_n_0
    SLICE_X62Y9          LUT5 (Prop_lut5_I3_O)        0.328    15.380 r  output_handler_inst/convert/hundreds0_carry__0_i_10/O
                         net (fo=4, routed)           0.850    16.230    output_handler_inst/convert/hundreds1[6]
    SLICE_X61Y9          LUT2 (Prop_lut2_I1_O)        0.124    16.354 r  output_handler_inst/convert/hundreds0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    16.354    output_handler_inst/convert/hundreds0_carry__0_i_5_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.755 r  output_handler_inst/convert/hundreds0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.755    output_handler_inst/convert/hundreds0_carry__0_n_0
    SLICE_X61Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.977 r  output_handler_inst/convert/hundreds0_carry__1/O[0]
                         net (fo=22, routed)          0.851    17.828    output_handler_inst/convert/hundreds0_carry__1_n_7
    SLICE_X62Y9          LUT2 (Prop_lut2_I0_O)        0.325    18.153 r  output_handler_inst/convert/hundreds0__22_carry_i_3/O
                         net (fo=2, routed)           0.975    19.128    output_handler_inst/convert/hundreds0__22_carry_i_3_n_0
    SLICE_X60Y8          LUT4 (Prop_lut4_I0_O)        0.332    19.460 r  output_handler_inst/convert/hundreds0__22_carry_i_6/O
                         net (fo=1, routed)           0.000    19.460    output_handler_inst/convert/hundreds0__22_carry_i_6_n_0
    SLICE_X60Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.993 r  output_handler_inst/convert/hundreds0__22_carry/CO[3]
                         net (fo=1, routed)           0.000    19.993    output_handler_inst/convert/hundreds0__22_carry_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.110 f  output_handler_inst/convert/hundreds0__22_carry__0/CO[3]
                         net (fo=2, routed)           0.909    21.019    output_handler_inst/convert/hundreds0__22_carry__0_n_0
    SLICE_X63Y8          LUT6 (Prop_lut6_I0_O)        0.124    21.143 r  output_handler_inst/convert/seg_OBUF[1]_inst_i_6/O
                         net (fo=9, routed)           0.810    21.953    output_handler_inst/convert/seg_OBUF[1]_inst_i_6_n_0
    SLICE_X64Y6          LUT6 (Prop_lut6_I1_O)        0.124    22.077 f  output_handler_inst/convert/seg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.162    22.239    output_handler_inst/convert/seg_OBUF[1]_inst_i_3_n_0
    SLICE_X64Y6          LUT6 (Prop_lut6_I1_O)        0.124    22.363 r  output_handler_inst/convert/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.106    24.469    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    27.998 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    27.998    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_handler_inst/display_ctrl/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.846ns  (logic 4.443ns (56.626%)  route 3.403ns (43.374%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.636     5.157    output_handler_inst/display_ctrl/CLK
    SLICE_X65Y9          FDRE                                         r  output_handler_inst/display_ctrl/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDRE (Prop_fdre_C_Q)         0.419     5.576 r  output_handler_inst/display_ctrl/digit_select_reg[1]/Q
                         net (fo=22, routed)          1.309     6.885    output_handler_inst/display_ctrl/digit_select_reg[1]_0
    SLICE_X64Y15         LUT3 (Prop_lut3_I1_O)        0.321     7.206 r  output_handler_inst/display_ctrl/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.095     9.301    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.703    13.004 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.004    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_handler_inst/display_ctrl/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.840ns  (logic 4.221ns (53.839%)  route 3.619ns (46.161%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.636     5.157    output_handler_inst/display_ctrl/CLK
    SLICE_X65Y9          FDRE                                         r  output_handler_inst/display_ctrl/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDRE (Prop_fdre_C_Q)         0.419     5.576 r  output_handler_inst/display_ctrl/digit_select_reg[1]/Q
                         net (fo=22, routed)          1.309     6.885    output_handler_inst/display_ctrl/digit_select_reg[1]_0
    SLICE_X64Y15         LUT3 (Prop_lut3_I1_O)        0.299     7.184 r  output_handler_inst/display_ctrl/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.310     9.494    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503    12.997 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.997    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_handler_inst/display_ctrl/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.725ns  (logic 4.342ns (56.211%)  route 3.383ns (43.789%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.636     5.157    output_handler_inst/display_ctrl/CLK
    SLICE_X65Y9          FDRE                                         r  output_handler_inst/display_ctrl/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDRE (Prop_fdre_C_Q)         0.456     5.613 f  output_handler_inst/display_ctrl/digit_select_reg[0]/Q
                         net (fo=23, routed)          1.178     6.792    output_handler_inst/display_ctrl/digit_select_reg[0]_0
    SLICE_X64Y15         LUT3 (Prop_lut3_I2_O)        0.152     6.944 r  output_handler_inst/display_ctrl/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.204     9.148    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734    12.882 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.882    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 output_handler_inst/display_ctrl/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.253ns  (logic 1.416ns (62.861%)  route 0.837ns (37.139%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.594     1.477    output_handler_inst/display_ctrl/CLK
    SLICE_X65Y9          FDRE                                         r  output_handler_inst/display_ctrl/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  output_handler_inst/display_ctrl/digit_select_reg[0]/Q
                         net (fo=23, routed)          0.313     1.931    output_handler_inst/convert/seg[1]_0
    SLICE_X64Y6          LUT6 (Prop_lut6_I3_O)        0.045     1.976 r  output_handler_inst/convert/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.524     2.500    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.730 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.730    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_handler_inst/display_ctrl/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.274ns  (logic 1.451ns (63.817%)  route 0.823ns (36.183%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.594     1.477    output_handler_inst/display_ctrl/CLK
    SLICE_X65Y9          FDRE                                         r  output_handler_inst/display_ctrl/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDRE (Prop_fdre_C_Q)         0.128     1.605 f  output_handler_inst/display_ctrl/digit_select_reg[1]/Q
                         net (fo=22, routed)          0.348     1.953    output_handler_inst/display_ctrl/digit_select_reg[1]_0
    SLICE_X64Y15         LUT3 (Prop_lut3_I2_O)        0.099     2.052 r  output_handler_inst/display_ctrl/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.475     2.527    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.751 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.751    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_handler_inst/display_ctrl/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.380ns  (logic 1.392ns (58.471%)  route 0.988ns (41.529%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.594     1.477    output_handler_inst/display_ctrl/CLK
    SLICE_X65Y9          FDRE                                         r  output_handler_inst/display_ctrl/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  output_handler_inst/display_ctrl/digit_select_reg[0]/Q
                         net (fo=23, routed)          0.482     2.100    output_handler_inst/display_ctrl/digit_select_reg[0]_0
    SLICE_X62Y6          LUT5 (Prop_lut5_I2_O)        0.045     2.145 r  output_handler_inst/display_ctrl/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.506     2.651    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.857 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.857    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_handler_inst/display_ctrl/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.412ns  (logic 1.439ns (59.658%)  route 0.973ns (40.342%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.594     1.477    output_handler_inst/display_ctrl/CLK
    SLICE_X65Y9          FDRE                                         r  output_handler_inst/display_ctrl/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDRE (Prop_fdre_C_Q)         0.128     1.605 r  output_handler_inst/display_ctrl/digit_select_reg[1]/Q
                         net (fo=22, routed)          0.342     1.947    output_handler_inst/convert/seg[1]
    SLICE_X62Y6          LUT6 (Prop_lut6_I2_O)        0.099     2.046 r  output_handler_inst/convert/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.631     2.677    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.889 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.889    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_handler_inst/display_ctrl/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.420ns  (logic 1.451ns (59.962%)  route 0.969ns (40.038%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.594     1.477    output_handler_inst/display_ctrl/CLK
    SLICE_X65Y9          FDRE                                         r  output_handler_inst/display_ctrl/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  output_handler_inst/display_ctrl/digit_select_reg[0]/Q
                         net (fo=23, routed)          0.432     2.050    output_handler_inst/display_ctrl/digit_select_reg[0]_0
    SLICE_X64Y15         LUT3 (Prop_lut3_I2_O)        0.044     2.094 r  output_handler_inst/display_ctrl/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.537     2.631    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.266     3.897 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.897    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_handler_inst/display_ctrl/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.426ns  (logic 1.463ns (60.309%)  route 0.963ns (39.691%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.594     1.477    output_handler_inst/display_ctrl/CLK
    SLICE_X65Y9          FDRE                                         r  output_handler_inst/display_ctrl/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  output_handler_inst/display_ctrl/digit_select_reg[0]/Q
                         net (fo=23, routed)          0.256     1.874    output_handler_inst/display_ctrl/digit_select_reg[0]_0
    SLICE_X62Y7          LUT6 (Prop_lut6_I2_O)        0.045     1.919 r  output_handler_inst/display_ctrl/seg_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.278     2.197    controller_inst/seg[6]_1
    SLICE_X62Y5          LUT6 (Prop_lut6_I4_O)        0.045     2.242 r  controller_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.429     2.671    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.904 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.904    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_handler_inst/display_ctrl/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.449ns  (logic 1.493ns (60.971%)  route 0.956ns (39.029%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.594     1.477    output_handler_inst/display_ctrl/CLK
    SLICE_X65Y9          FDRE                                         r  output_handler_inst/display_ctrl/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDRE (Prop_fdre_C_Q)         0.128     1.605 f  output_handler_inst/display_ctrl/digit_select_reg[1]/Q
                         net (fo=22, routed)          0.196     1.801    controller_inst/digit_select[1]
    SLICE_X63Y7          LUT6 (Prop_lut6_I4_O)        0.099     1.900 r  controller_inst/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.245     2.146    controller_inst/seg_OBUF[4]_inst_i_2_n_0
    SLICE_X63Y5          LUT6 (Prop_lut6_I0_O)        0.045     2.191 r  controller_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.514     2.705    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.926 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.926    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_handler_inst/display_ctrl/digit_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.459ns  (logic 1.513ns (61.548%)  route 0.945ns (38.452%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.594     1.477    output_handler_inst/display_ctrl/CLK
    SLICE_X65Y9          FDRE                                         r  output_handler_inst/display_ctrl/digit_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDRE (Prop_fdre_C_Q)         0.128     1.605 f  output_handler_inst/display_ctrl/digit_select_reg[1]/Q
                         net (fo=22, routed)          0.348     1.953    output_handler_inst/display_ctrl/digit_select_reg[1]_0
    SLICE_X64Y15         LUT3 (Prop_lut3_I1_O)        0.101     2.054 r  output_handler_inst/display_ctrl/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.597     2.652    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.284     3.936 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.936    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 output_handler_inst/display_ctrl/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.460ns  (logic 1.390ns (56.513%)  route 1.070ns (43.487%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.594     1.477    output_handler_inst/display_ctrl/CLK
    SLICE_X65Y9          FDRE                                         r  output_handler_inst/display_ctrl/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  output_handler_inst/display_ctrl/digit_select_reg[0]/Q
                         net (fo=23, routed)          0.432     2.050    output_handler_inst/display_ctrl/digit_select_reg[0]_0
    SLICE_X64Y15         LUT3 (Prop_lut3_I2_O)        0.045     2.095 r  output_handler_inst/display_ctrl/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.637     2.733    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.937 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.937    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 controller_inst/meter_time_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.534ns  (logic 1.422ns (56.128%)  route 1.112ns (43.872%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.568     1.451    controller_inst/clk_IBUF_BUFG
    SLICE_X57Y6          FDRE                                         r  controller_inst/meter_time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y6          FDRE (Prop_fdre_C_Q)         0.141     1.592 r  controller_inst/meter_time_reg[0]/Q
                         net (fo=23, routed)          0.581     2.173    controller_inst/meter_time_reg[0]_0
    SLICE_X63Y6          LUT6 (Prop_lut6_I3_O)        0.045     2.218 r  controller_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.531     2.749    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.985 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.985    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            input_handler_inst/u_debounce_L/d0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.267ns  (logic 1.451ns (34.009%)  route 2.816ns (65.991%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           2.816     4.267    input_handler_inst/u_debounce_L/d0/btnL_IBUF
    SLICE_X54Y3          FDRE                                         r  input_handler_inst/u_debounce_L/d0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.452     4.793    input_handler_inst/u_debounce_L/d0/CLK
    SLICE_X54Y3          FDRE                                         r  input_handler_inst/u_debounce_L/d0/Q_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            input_handler_inst/u_debounce_U/d0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.263ns  (logic 1.454ns (34.103%)  route 2.809ns (65.897%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           2.809     4.263    input_handler_inst/u_debounce_U/d0/btnU_IBUF
    SLICE_X54Y3          FDRE                                         r  input_handler_inst/u_debounce_U/d0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.452     4.793    input_handler_inst/u_debounce_U/d0/CLK
    SLICE_X54Y3          FDRE                                         r  input_handler_inst/u_debounce_U/d0/Q_reg/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            input_handler_inst/u_debounce_D/d0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.055ns  (logic 1.452ns (35.820%)  route 2.602ns (64.180%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.793ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           2.602     4.055    input_handler_inst/u_debounce_D/d0/btnD_IBUF
    SLICE_X52Y6          FDRE                                         r  input_handler_inst/u_debounce_D/d0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.452     4.793    input_handler_inst/u_debounce_D/d0/CLK
    SLICE_X52Y6          FDRE                                         r  input_handler_inst/u_debounce_D/d0/Q_reg/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            input_handler_inst/dsw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.001ns  (logic 1.453ns (36.309%)  route 2.548ns (63.691%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           2.548     4.001    input_handler_inst/dsw_reg[1]_2[0]
    SLICE_X54Y11         FDRE                                         r  input_handler_inst/dsw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.449     4.790    input_handler_inst/CLK
    SLICE_X54Y11         FDRE                                         r  input_handler_inst/dsw_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            input_handler_inst/dsw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.983ns  (logic 1.461ns (36.690%)  route 2.522ns (63.310%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           2.522     3.983    input_handler_inst/dsw_reg[1]_2[1]
    SLICE_X54Y11         FDRE                                         r  input_handler_inst/dsw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.449     4.790    input_handler_inst/CLK
    SLICE_X54Y11         FDRE                                         r  input_handler_inst/dsw_reg[1]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            input_handler_inst/u_debounce_R/d0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.921ns  (logic 1.451ns (37.006%)  route 2.470ns (62.994%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.792ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           2.470     3.921    input_handler_inst/u_debounce_R/d0/btnR_IBUF
    SLICE_X52Y7          FDRE                                         r  input_handler_inst/u_debounce_R/d0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.451     4.792    input_handler_inst/u_debounce_R/d0/CLK
    SLICE_X52Y7          FDRE                                         r  input_handler_inst/u_debounce_R/d0/Q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            input_handler_inst/u_debounce_R/d0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.357ns  (logic 0.219ns (16.164%)  route 1.137ns (83.836%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.963ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           1.137     1.357    input_handler_inst/u_debounce_R/d0/btnR_IBUF
    SLICE_X52Y7          FDRE                                         r  input_handler_inst/u_debounce_R/d0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.836     1.963    input_handler_inst/u_debounce_R/d0/CLK
    SLICE_X52Y7          FDRE                                         r  input_handler_inst/u_debounce_R/d0/Q_reg/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            input_handler_inst/dsw_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.367ns  (logic 0.221ns (16.159%)  route 1.146ns (83.841%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           1.146     1.367    input_handler_inst/dsw_reg[1]_2[0]
    SLICE_X54Y11         FDRE                                         r  input_handler_inst/dsw_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.835     1.962    input_handler_inst/CLK
    SLICE_X54Y11         FDRE                                         r  input_handler_inst/dsw_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            input_handler_inst/dsw_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.378ns  (logic 0.229ns (16.645%)  route 1.149ns (83.355%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.962ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           1.149     1.378    input_handler_inst/dsw_reg[1]_2[1]
    SLICE_X54Y11         FDRE                                         r  input_handler_inst/dsw_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.835     1.962    input_handler_inst/CLK
    SLICE_X54Y11         FDRE                                         r  input_handler_inst/dsw_reg[1]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            input_handler_inst/u_debounce_D/d0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.421ns  (logic 0.221ns (15.521%)  route 1.200ns (84.479%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           1.200     1.421    input_handler_inst/u_debounce_D/d0/btnD_IBUF
    SLICE_X52Y6          FDRE                                         r  input_handler_inst/u_debounce_D/d0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.837     1.964    input_handler_inst/u_debounce_D/d0/CLK
    SLICE_X52Y6          FDRE                                         r  input_handler_inst/u_debounce_D/d0/Q_reg/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            input_handler_inst/u_debounce_L/d0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.511ns  (logic 0.219ns (14.515%)  route 1.292ns (85.485%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           1.292     1.511    input_handler_inst/u_debounce_L/d0/btnL_IBUF
    SLICE_X54Y3          FDRE                                         r  input_handler_inst/u_debounce_L/d0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.837     1.964    input_handler_inst/u_debounce_L/d0/CLK
    SLICE_X54Y3          FDRE                                         r  input_handler_inst/u_debounce_L/d0/Q_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            input_handler_inst/u_debounce_U/d0/Q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.516ns  (logic 0.222ns (14.635%)  route 1.294ns (85.365%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.964ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           1.294     1.516    input_handler_inst/u_debounce_U/d0/btnU_IBUF
    SLICE_X54Y3          FDRE                                         r  input_handler_inst/u_debounce_U/d0/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.837     1.964    input_handler_inst/u_debounce_U/d0/CLK
    SLICE_X54Y3          FDRE                                         r  input_handler_inst/u_debounce_U/d0/Q_reg/C





