<h1 align="center">Application Acceleration with High-Level-Synthesis</h1>

<h3 align="center">National Yang Ming Chiao Tung University, 2022 Spring</h3>



## Table of Content

- [About This Repository](#about-this-repository)
- [Lab A - UG871](#lab-a---ug871)
- [Lab B - Vitis Tutorials](#lab-b---vitis-tutorials)
- [Lab C - Vitis Libraries](#lab-c---vitis-libraries)
- [Final Projects](#final-projects)
- [References](#references)



## About This Repository

This repository is a collection of students' labs and final projects from the course ***"Application Acceleration with High-Level-Synthesis"*** taught in the  Institute of Electronics, National Yang Ming Chiao Tung University.

Files in this repository are snapshots of their original repositories at the end of the semester, in case the original links are failed. 

See the tables below for the links to their original repositories.

**Note:** Platforms used by these projects include **TUL PYNQ-Z2** and **Xilinx Alveo U50**.



## Lab A - UG871

For Lab A, students practiced the labs in UG871 [[1]](#[1]) and tried to analyze the designs or improve them.

|              Topics               |                       Students (Links)                       |
| :-------------------------------: | :----------------------------------------------------------: |
|        Design Optimization        | [Chih-Chia Hsu](https://github.com/hsu880105/HLS_LabA_Design_Optimization) |
|     streaming_free_running_k2k    | [Chen-Feng Wang](https://github.com/ChenFengWang/AAHLS_LabA_streaming_free_running_k2k) |
|    Using HLS IP in IP Integrator  |   [Jia-Yuan Chang](https://github.com/untitle1/UG871_FFT)   |
| Using HLS IP in a Zynq SoC Design | [Sheng-Wen Chen](https://github.com/wdb870914NYCU/HLS) |



## Lab B - Vitis Tutorials

For Lab B, students practiced the labs in Vitis-Tutorials [[2]](#[2]) or pp4fpga and tried to analyze the designs or improve them.

|   Topics (Links to folders in Xilinx official repository)    |                       Students (Links)                       |
| :----------------------------------------------------------: | :----------------------------------------------------------: |
| [Traveling Salesperson Problem](https://github.com/Xilinx/Vitis-Tutorials/tree/2021.1/Hardware_Acceleration/Design_Tutorials/04-traveling-salesperson) | [Siou-Sian Lin](https://github.com/showlin/2022NYCU-HLS-Lab-B---Travelling-Salesperson-Problem-Hardware-Accelertor) |
| Matrix Multiplication | [Chih-Chieh Lai](https://github.com/CHIHCHIEH-LAI/HLS/tree/main/block_matrix_multiplication) |
| Prefix Sum and Histogram | [Jhih-Yong Mai](https://github.com/JHIH-YONG/NCTU_HLS_2022_-Spring_LabB_310510141) |
| Sorting Algorithm | [Chi-Han Chen](https://gitlab.com/ocu8927lab/xillinx-fpga) |
| Spare Matrix Vector | [Jin-Xuan Hu](https://github.com/th005151/NYCU_HLS_2022_Lab_AB) |



## Lab C - Vitis Libraries

For Lab C, students tried out the Vitis Libraries [[3]](#[3]) and used them to build an end-to-end application acceleration.

|                        Topics (Links)                        |                   Students                   |
| :----------------------------------------------------------: | :------------------------------------------: |
| [HDR](https://github.com/untitle1/LABC) |   Jia-Yuan Chang, Chi-Han Chen   |
| [Security](https://github.com/ChenFengWang/AAHLS_LabC_Security) | Chen-Feng Wang |
| [Vitis Solver Library: LU Decomposition](https://github.com/CHIHCHIEH-LAI/HLS/tree/main/Vitis_Solver_Library) |  Jhih-Yong Mai, Chih-Chieh Lai  |
| [Color Detection](https://github.com/th005151/NYCU_HLS_2022_LAB_C) |    Jin-Xuan Hu, Siou-Sian Lin    |
| [Blob From Image](https://github.com/hsu880105/HLS_LabC_blobfromimage) |    Sheng-Wen Chen, Chih-Chia Hsu    |



## Final Projects

|                        Topics (Links)                        |                   Students                   |
| :----------------------------------------------------------: | :------------------------------------------: |
| [Defeat Detection with FINN](https://github.com/untitle1/HLS-final-project) |   Jia-Yuan Chang, Chi-Han Chen   |
| [Smith-Waterman Algorithm](https://github.com/CHIHCHIEH-LAI/HLS) |  Chen-Feng Wang, Jhih-Yong Mai, Chih-Chieh Lai  |
| [Scalable Streaming Accelerator of GCN](https://github.com/th005151/NYCU_HLS_FP_GCN) |    Jin-Xuan Hu, Siou-Sian Lin    |
| [Obstacle avoidance by SGBM](https://github.com/hsu880105/HLS_Final_Project) |    Sheng-Wen Chen, Chih-Chia Hsu    |



## References

<a id="[1]">[1]</a> Xilinx UG871 - Vivado Design Suite Tutorial: High-Level Synthesis

<a id="[2]">[2]</a> Xilinx Vitis-Tutorials (https://github.com/Xilinx/Vitis-Tutorials)

<a id="[3]">[3]</a> Xilinx Vitis Libraries (https://github.com/Xilinx/Vitis_Libraries)
