

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   20 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,2,2,1,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-icnt_in_buffer_limit                   64 # in_buffer_limit
-icnt_out_buffer_limit                   64 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:64:64:2,L:R:f:N:L,S:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:4:128:4,L:R:f:N:L,S:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     N:32:128:4,L:L:m:N:H,S:64:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         1 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      35 # L1 Hit Latency
-gpgpu_smem_latency                    26 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    0 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   20 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,0,0,1,1,2,0,0,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     0 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    0 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    0 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    1 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    1 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:8,L:B:m:L:L,A:256:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    2 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
2dfed8f4b02b3e27d54add6a6bde60e2  /home/minigrim0/Documents/Lab_2/power_sim/hotspot3d.gpu
Extracting PTX file and ptxas options    1: hotspot3d.1.sm_30.ptx -arch=sm_30
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/hotspot3d.gpu
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/hotspot3d.gpu
10.0
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/hotspot3d.gpu
Running md5sum using "md5sum /home/minigrim0/Documents/Lab_2/power_sim/hotspot3d.gpu "
self exe links to: /home/minigrim0/Documents/Lab_2/power_sim/hotspot3d.gpu
Extracting specific PTX file named hotspot3d.1.sm_30.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z11hotspotOpt1PfS_S_fiiifffffff : hostFun 0x0x55d8c79e6865, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing hotspot3d.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z11hotspotOpt1PfS_S_fiiifffffff'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file hotspot3d.1.sm_30.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from hotspot3d.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z11hotspotOpt1PfS_S_fiiifffffff' : regs=32, lmem=0, smem=0, cmem=388
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcb4fea2d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcb4fea2d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcb4fea2c8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea2c4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea2c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea2bc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea2b8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea2b4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea2b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea2ac..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea2a8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea2a4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea2a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea29c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d8c79e6865 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z11hotspotOpt1PfS_S_fiiifffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z11hotspotOpt1PfS_S_fiiifffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11hotspotOpt1PfS_S_fiiifffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z11hotspotOpt1PfS_S_fiiifffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11hotspotOpt1PfS_S_fiiifffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11hotspotOpt1PfS_S_fiiifffffff'...
GPGPU-Sim PTX: reconvergence points for _Z11hotspotOpt1PfS_S_fiiifffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x290 (hotspot3d.1.sm_30.ptx:120) bra.uni BB0_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b0 (hotspot3d.1.sm_30.ptx:160) mov.f32 %f5, %f57;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x408 (hotspot3d.1.sm_30.ptx:171) @%p7 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x410 (hotspot3d.1.sm_30.ptx:173) add.s32 %r60, %r43, %r17;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11hotspotOpt1PfS_S_fiiifffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11hotspotOpt1PfS_S_fiiifffffff'.
GPGPU-Sim PTX: pushing kernel '_Z11hotspotOpt1PfS_S_fiiifffffff' to stream 0, gridDim= (8,128,1) blockDim = (64,4,1) 
FLUSH L1 Cache at configuration change between kernels
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: CTA/core = 4, limited by: regs
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z11hotspotOpt1PfS_S_fiiifffffff'
Destroy streams for kernel 1: size 0
kernel_name = _Z11hotspotOpt1PfS_S_fiiifffffff 
kernel_launch_uid = 1 
gpu_sim_cycle = 255006
gpu_sim_insn = 104595456
gpu_ipc =     410.1686
gpu_tot_sim_cycle = 255006
gpu_tot_sim_insn = 104595456
gpu_tot_ipc =     410.1686
gpu_tot_issued_cta = 1024
gpu_occupancy = 60.4887% 
gpu_tot_occupancy = 60.4887% 
max_total_param_size = 0
gpu_stall_dramfull = 320
gpu_stall_icnt2sh    = 75
partiton_level_parallism =       1.4058
partiton_level_parallism_total  =       1.4058
partiton_level_parallism_util =       1.8206
partiton_level_parallism_util_total  =       1.8206
L2_BW  =     125.9536 GB/Sec
L2_BW_total  =     125.9536 GB/Sec
gpu_total_sim_rate=565380

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1671168
	L1I_total_cache_misses = 3337
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1C_cache:
	L1C_total_cache_accesses = 114688
	L1C_total_cache_misses = 844
	L1C_total_cache_miss_rate = 0.0074
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 169911
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 53416
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 292769
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 622023
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 113844
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 844
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1667831
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3337
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 516096
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 114688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 65536
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1671168

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 621991
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 32
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 30
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 6800, 
gpgpu_n_tot_thrd_icount = 104857600
gpgpu_n_tot_w_icount = 3276800
gpgpu_n_stall_shd_mem = 136505
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 292769
gpgpu_n_mem_write_global = 65536
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 12582912
gpgpu_n_store_insn = 2097152
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3670016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 10236
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 122880
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:110094	W0_Idle:27209	W0_Scoreboard:4175155	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3276800
single_issue_nums: WS0:1638400	WS1:1638400	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2342152 {8:292769,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8912896 {136:65536,}
traffic_breakdown_coretomem[INST_ACC_R] = 1200 {8:150,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2400 {40:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 46843040 {40:1171076,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2097152 {8:262144,}
traffic_breakdown_memtocore[INST_ACC_R] = 24000 {40:600,}
maxmflatency = 792 
max_icnt2mem_latency = 686 
maxmrqlatency = 490 
max_icnt2sh_latency = 156 
averagemflatency = 201 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 35 
avg_icnt2sh_latency = 15 
mrq_lat_table:115530 	24661 	22839 	28830 	173310 	123489 	75509 	24021 	1391 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	937090 	494593 	1597 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	99 	72 	8 	301756 	32399 	19645 	4395 	111 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	330710 	593312 	373245 	126940 	8967 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	505 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        76        56        80        84        56        64       124       120       120       112        60        56        72        64        48        52 
dram[1]:        88        52        88        88        48        56       120       120       116       112        72        56        72        64        48        48 
dram[2]:        76        88        88        88        40        48       120       124       112       120        56        44        72        64        56        56 
dram[3]:        52        80        88        72        52        48       120       120       112       116        56        60        72        56        48        40 
dram[4]:        92        64        88        76        40        48       124       120       120       112        48        52        68        64        56        40 
dram[5]:        76        72        88        80        48        48       120       120       116       112        64        40        64        64        48        40 
maximum service time to same row:
dram[0]:     10659      8775     11012     11440     11619     11526     11889     11588     10951     17454     12978     12356     12217     12535     20160     20223 
dram[1]:     10300      9897     10074     11250     11883     11751     11627     12983     11821     17622     12502     12266     11466     13940     20255     20327 
dram[2]:      9603     10011     11412     11965     11353      9694     12612     10435     11372     17282     10831     10694     13419     13065     20450     20157 
dram[3]:     11530      9023     11107     10822     11474     10467     13010     10110     11676     17469     11890     11388     13690     12676     20162     19999 
dram[4]:     10730      9456     11595     11285     11209      9943     11449     11508     17222     17490     11921      9991     13680     12326     20113     20132 
dram[5]:     10067     10537     10706     11361     11294     10714     12486     11168     17377     17626     13272     10737     13192     13266     20056     20169 
average row accesses per activate:
dram[0]:  4.836194  4.892745  4.753077  4.762855  4.613073  4.915200  4.618128  4.917722  4.644895  4.706107  4.709877  4.783975  4.599698  4.746687  4.564822  4.504114 
dram[1]:  4.756508  5.030057  4.694002  5.259729  4.889952  5.123333  4.644195  5.258883  4.808230  4.906773  5.030553  4.927185  4.565217  4.958503  4.509716  4.992550 
dram[2]:  4.734756  4.693414  4.812451  4.669184  4.828346  4.733436  4.794436  4.696970  4.731446  4.543173  5.076667  4.772727  4.683564  4.443149  4.549434  4.351839 
dram[3]:  5.043055  4.707132  4.916667  4.687405  5.066007  4.899521  5.142384  4.745607  4.926868  4.660606  5.080901  4.706337  4.862152  4.472487  4.740362  4.506726 
dram[4]:  4.836194  4.841122  4.759785  4.671202  4.769589  4.769589  4.741985  4.665162  4.527166  4.617117  4.872000  4.852590  4.795276  4.684574  4.690031  4.573162 
dram[5]:  4.744257  4.969502  4.792890  4.860282  4.970089  4.991064  4.615613  4.953748  4.775969  4.789433  4.802207  4.987715  4.742413  4.941748  4.593440  4.802548 
average row locality = 589580/123406 = 4.777564
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      1344      1344      1318      1308      1256      1256      1344      1344      1302      1298      1336      1348      1388      1388      1290      1292 
dram[1]:      1344      1344      1308      1306      1256      1256      1344      1344      1298      1300      1336      1348      1388      1388      1300      1294 
dram[2]:      1344      1344      1312      1308      1256      1264      1344      1344      1296      1296      1336      1348      1388      1384      1296      1288 
dram[3]:      1344      1344      1310      1308      1256      1264      1344      1344      1300      1296      1336      1348      1388      1384      1298      1292 
dram[4]:      1344      1344      1308      1304      1256      1264      1344      1344      1300      1292      1348      1348      1388      1384      1292      1296 
dram[5]:      1344      1344      1308      1304      1256      1264      1344      1344      1298      1296      1348      1348      1388      1384      1292      1296 
total dram writes = 126928
bank skew: 1388/1256 = 1.11
chip skew: 21158/21148 = 1.00
average mf latency per bank:
dram[0]:       2207      2346      2260      2387      2303      2400      2284      2396      2240      2359      2184      2262      2099      2230      2254      2340
dram[1]:       2271      2209      2358      2295      2411      2356      2315      2230      2352      2306      2254      2160      2176      2089      2311      2234
dram[2]:       2343      2202      2383      2303      2416      2304      2370      2268      2395      2272      2263      2171      2213      2121      2311      2265
dram[3]:       2249      2271      2259      2345      2329      2392      2222      2295      2283      2401      2178      2238      2087      2184      2225      2332
dram[4]:       2206      2336      2296      2349      2313      2392      2272      2361      2267      2393      2165      2279      2098      2212      2242      2307
dram[5]:       2303      2230      2317      2275      2417      2350      2359      2244      2358      2299      2225      2159      2187      2113      2308      2222
maximum mf latency per bank:
dram[0]:        599       586       731       592       493       526       538       568       644       664       601       599       489       600       594       726
dram[1]:        583       689       707       650       545       538       592       696       556       598       551       545       593       586       563       606
dram[2]:        754       737       668       640       614       507       519       635       578       672       498       589       496       529       629       599
dram[3]:        584       561       542       598       623       628       518       685       547       595       558       529       513       485       550       665
dram[4]:        619       608       574       531       548       585       646       542       527       646       536       645       673       662       617       579
dram[5]:        580       610       541       792       617       546       543       516       579       541       550       645       521       555       640       548
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=336607 n_nop=190757 n_act=20818 n_pre=20802 n_ref_event=94389564759632 n_req=98274 n_rd=87696 n_rd_L2_A=0 n_write=0 n_wr_bk=21156 bw_util=0.6468
n_activity=327943 dram_eff=0.6638
bk0: 5528a 246258i bk1: 5532a 245296i bk2: 5520a 244049i bk3: 5552a 242237i bk4: 5512a 246100i bk5: 5516a 247730i bk6: 5544a 244419i bk7: 5544a 243791i bk8: 5536a 242645i bk9: 5516a 245261i bk10: 5436a 244556i bk11: 5416a 246482i bk12: 5396a 238720i bk13: 5396a 243866i bk14: 5376a 244944i bk15: 5376a 242469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.788164
Row_Buffer_Locality_read = 0.831931
Row_Buffer_Locality_write = 0.425317
Bank_Level_Parallism = 4.812412
Bank_Level_Parallism_Col = 0.673530
Bank_Level_Parallism_Ready = 1.683955
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.646760 
total_CMD = 336607 
util_bw = 217704 
Wasted_Col = 97130 
Wasted_Row = 9325 
Idle = 12448 

BW Util Bottlenecks: 
RCDc_limit = 63447 
RCDWRc_limit = 13832 
WTRc_limit = 55454 
RTWc_limit = 137269 
CCDLc_limit = 52524 
rwq = 0 
CCDLc_limit_alone = 35709 
WTRc_limit_alone = 52626 
RTWc_limit_alone = 123282 

Commands details: 
total_CMD = 336607 
n_nop = 190757 
Read = 87696 
Write = 0 
L2_Alloc = 0 
L2_WB = 21156 
n_act = 20818 
n_pre = 20802 
n_ref = 94389564759632 
n_req = 98274 
total_req = 108852 

Dual Bus Interface Util: 
issued_total_row = 41620 
issued_total_col = 108852 
Row_Bus_Util =  0.123646 
CoL_Bus_Util = 0.323380 
Either_Row_CoL_Bus_Util = 0.433295 
Issued_on_Two_Bus_Simul_Util = 0.013731 
issued_two_Eff = 0.031690 
queue_avg = 13.481892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.4819
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=336607 n_nop=191953 n_act=20106 n_pre=20090 n_ref_event=4560869750798743682 n_req=98281 n_rd=87704 n_rd_L2_A=0 n_write=0 n_wr_bk=21154 bw_util=0.6468
n_activity=327251 dram_eff=0.6653
bk0: 5540a 244842i bk1: 5520a 245605i bk2: 5528a 245056i bk3: 5564a 246862i bk4: 5504a 249357i bk5: 5520a 250841i bk6: 5528a 243372i bk7: 5544a 248871i bk8: 5544a 243703i bk9: 5508a 245787i bk10: 5424a 248209i bk11: 5416a 245983i bk12: 5396a 241907i bk13: 5400a 245734i bk14: 5384a 244221i bk15: 5384a 249323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.795423
Row_Buffer_Locality_read = 0.838069
Row_Buffer_Locality_write = 0.441808
Bank_Level_Parallism = 4.728449
Bank_Level_Parallism_Col = 3.727281
Bank_Level_Parallism_Ready = 1.676763
write_to_read_ratio_blp_rw_average = 0.403603
GrpLevelPara = 2.563123 

BW Util details:
bwutil = 0.646796 
total_CMD = 336607 
util_bw = 217716 
Wasted_Col = 96114 
Wasted_Row = 9610 
Idle = 13167 

BW Util Bottlenecks: 
RCDc_limit = 60845 
RCDWRc_limit = 13330 
WTRc_limit = 51481 
RTWc_limit = 135021 
CCDLc_limit = 52876 
rwq = 0 
CCDLc_limit_alone = 36249 
WTRc_limit_alone = 48818 
RTWc_limit_alone = 121057 

Commands details: 
total_CMD = 336607 
n_nop = 191953 
Read = 87704 
Write = 0 
L2_Alloc = 0 
L2_WB = 21154 
n_act = 20106 
n_pre = 20090 
n_ref = 4560869750798743682 
n_req = 98281 
total_req = 108858 

Dual Bus Interface Util: 
issued_total_row = 40196 
issued_total_col = 108858 
Row_Bus_Util =  0.119415 
CoL_Bus_Util = 0.323398 
Either_Row_CoL_Bus_Util = 0.429742 
Issued_on_Two_Bus_Simul_Util = 0.013072 
issued_two_Eff = 0.030417 
queue_avg = 13.520013 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.52
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 2): 
Ready @ 255048 -   mf: uid=3878458, sid4294967295:w4294967295, part=2, addr=0xc11fe480, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (254948), 
Ready @ 255093 -   mf: uid=3878459, sid4294967295:w4294967295, part=2, addr=0xc11ffc00, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (254993), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=336607 n_nop=190449 n_act=20948 n_pre=20932 n_ref_event=0 n_req=98238 n_rd=87664 n_rd_L2_A=0 n_write=0 n_wr_bk=21148 bw_util=0.6465
n_activity=327495 dram_eff=0.6645
bk0: 5540a 242551i bk1: 5528a 243906i bk2: 5528a 245840i bk3: 5528a 239571i bk4: 5504a 246545i bk5: 5512a 245955i bk6: 5532a 246292i bk7: 5528a 243095i bk8: 5536a 243324i bk9: 5508a 245180i bk10: 5424a 249942i bk11: 5416a 245586i bk12: 5404a 245268i bk13: 5404a 239498i bk14: 5380a 244829i bk15: 5392a 240945i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786763
Row_Buffer_Locality_read = 0.830204
Row_Buffer_Locality_write = 0.426612
Bank_Level_Parallism = 4.821734
Bank_Level_Parallism_Col = 3.756464
Bank_Level_Parallism_Ready = 1.675360
write_to_read_ratio_blp_rw_average = 0.398841
GrpLevelPara = 2.589426 

BW Util details:
bwutil = 0.646523 
total_CMD = 336607 
util_bw = 217624 
Wasted_Col = 97039 
Wasted_Row = 8945 
Idle = 12999 

BW Util Bottlenecks: 
RCDc_limit = 63543 
RCDWRc_limit = 13893 
WTRc_limit = 54976 
RTWc_limit = 138531 
CCDLc_limit = 53236 
rwq = 0 
CCDLc_limit_alone = 36469 
WTRc_limit_alone = 52236 
RTWc_limit_alone = 124504 

Commands details: 
total_CMD = 336607 
n_nop = 190449 
Read = 87664 
Write = 0 
L2_Alloc = 0 
L2_WB = 21148 
n_act = 20948 
n_pre = 20932 
n_ref = 0 
n_req = 98238 
total_req = 108812 

Dual Bus Interface Util: 
issued_total_row = 41880 
issued_total_col = 108812 
Row_Bus_Util =  0.124418 
CoL_Bus_Util = 0.323261 
Either_Row_CoL_Bus_Util = 0.434210 
Issued_on_Two_Bus_Simul_Util = 0.013470 
issued_two_Eff = 0.031021 
queue_avg = 13.603089 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.6031
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=336607 n_nop=191370 n_act=20408 n_pre=20392 n_ref_event=13984 n_req=98278 n_rd=87700 n_rd_L2_A=0 n_write=0 n_wr_bk=21156 bw_util=0.6468
n_activity=327632 dram_eff=0.6645
bk0: 5536a 247786i bk1: 5532a 244851i bk2: 5540a 244242i bk3: 5524a 245550i bk4: 5512a 252408i bk5: 5512a 248047i bk6: 5540a 249038i bk7: 5540a 243433i bk8: 5548a 246232i bk9: 5504a 245229i bk10: 5424a 247562i bk11: 5416a 243419i bk12: 5408a 245560i bk13: 5404a 241832i bk14: 5376a 246896i bk15: 5384a 245371i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792344
Row_Buffer_Locality_read = 0.835656
Row_Buffer_Locality_write = 0.433258
Bank_Level_Parallism = 4.725759
Bank_Level_Parallism_Col = 3.705388
Bank_Level_Parallism_Ready = 1.678925
write_to_read_ratio_blp_rw_average = 0.396619
GrpLevelPara = 2.566645 

BW Util details:
bwutil = 0.646784 
total_CMD = 336607 
util_bw = 217712 
Wasted_Col = 97004 
Wasted_Row = 9293 
Idle = 12598 

BW Util Bottlenecks: 
RCDc_limit = 62258 
RCDWRc_limit = 13752 
WTRc_limit = 54910 
RTWc_limit = 134580 
CCDLc_limit = 51743 
rwq = 0 
CCDLc_limit_alone = 35688 
WTRc_limit_alone = 52206 
RTWc_limit_alone = 121229 

Commands details: 
total_CMD = 336607 
n_nop = 191370 
Read = 87700 
Write = 0 
L2_Alloc = 0 
L2_WB = 21156 
n_act = 20408 
n_pre = 20392 
n_ref = 13984 
n_req = 98278 
total_req = 108856 

Dual Bus Interface Util: 
issued_total_row = 40800 
issued_total_col = 108856 
Row_Bus_Util =  0.121210 
CoL_Bus_Util = 0.323392 
Either_Row_CoL_Bus_Util = 0.431473 
Issued_on_Two_Bus_Simul_Util = 0.013128 
issued_two_Eff = 0.030426 
queue_avg = 13.481728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.4817
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=336607 n_nop=190819 n_act=20784 n_pre=20768 n_ref_event=0 n_req=98250 n_rd=87672 n_rd_L2_A=0 n_write=0 n_wr_bk=21156 bw_util=0.6466
n_activity=327029 dram_eff=0.6656
bk0: 5528a 243613i bk1: 5544a 244828i bk2: 5548a 243888i bk3: 5528a 245513i bk4: 5520a 245419i bk5: 5516a 244446i bk6: 5540a 242077i bk7: 5528a 241121i bk8: 5516a 240446i bk9: 5504a 245199i bk10: 5416a 246822i bk11: 5416a 243850i bk12: 5396a 243335i bk13: 5412a 241990i bk14: 5376a 246875i bk15: 5384a 246791i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.788458
Row_Buffer_Locality_read = 0.831999
Row_Buffer_Locality_write = 0.427586
Bank_Level_Parallism = 4.835096
Bank_Level_Parallism_Col = 3.781200
Bank_Level_Parallism_Ready = 1.676379
write_to_read_ratio_blp_rw_average = 0.404355
GrpLevelPara = 2.597087 

BW Util details:
bwutil = 0.646618 
total_CMD = 336607 
util_bw = 217656 
Wasted_Col = 96226 
Wasted_Row = 9188 
Idle = 13537 

BW Util Bottlenecks: 
RCDc_limit = 62358 
RCDWRc_limit = 13707 
WTRc_limit = 52410 
RTWc_limit = 137529 
CCDLc_limit = 52288 
rwq = 0 
CCDLc_limit_alone = 35801 
WTRc_limit_alone = 49754 
RTWc_limit_alone = 123698 

Commands details: 
total_CMD = 336607 
n_nop = 190819 
Read = 87672 
Write = 0 
L2_Alloc = 0 
L2_WB = 21156 
n_act = 20784 
n_pre = 20768 
n_ref = 0 
n_req = 98250 
total_req = 108828 

Dual Bus Interface Util: 
issued_total_row = 41552 
issued_total_col = 108828 
Row_Bus_Util =  0.123444 
CoL_Bus_Util = 0.323309 
Either_Row_CoL_Bus_Util = 0.433110 
Issued_on_Two_Bus_Simul_Util = 0.013642 
issued_two_Eff = 0.031498 
queue_avg = 13.823842 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.8238
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=336607 n_nop=191464 n_act=20342 n_pre=20326 n_ref_event=94389567350800 n_req=98259 n_rd=87680 n_rd_L2_A=0 n_write=0 n_wr_bk=21158 bw_util=0.6467
n_activity=327500 dram_eff=0.6647
bk0: 5524a 244174i bk1: 5520a 244276i bk2: 5548a 245440i bk3: 5540a 245023i bk4: 5520a 245971i bk5: 5512a 246524i bk6: 5536a 238707i bk7: 5540a 245846i bk8: 5512a 246367i bk9: 5516a 246052i bk10: 5420a 244907i bk11: 5416a 246030i bk12: 5400a 245047i bk13: 5416a 247497i bk14: 5376a 244869i bk15: 5384a 246898i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792976
Row_Buffer_Locality_read = 0.835869
Row_Buffer_Locality_write = 0.437470
Bank_Level_Parallism = 4.775544
Bank_Level_Parallism_Col = 3.756098
Bank_Level_Parallism_Ready = 1.690962
write_to_read_ratio_blp_rw_average = 0.401050
GrpLevelPara = 2.579712 

BW Util details:
bwutil = 0.646677 
total_CMD = 336607 
util_bw = 217676 
Wasted_Col = 96465 
Wasted_Row = 9477 
Idle = 12989 

BW Util Bottlenecks: 
RCDc_limit = 61633 
RCDWRc_limit = 13512 
WTRc_limit = 53611 
RTWc_limit = 135414 
CCDLc_limit = 52525 
rwq = 0 
CCDLc_limit_alone = 35771 
WTRc_limit_alone = 50928 
RTWc_limit_alone = 121343 

Commands details: 
total_CMD = 336607 
n_nop = 191464 
Read = 87680 
Write = 0 
L2_Alloc = 0 
L2_WB = 21158 
n_act = 20342 
n_pre = 20326 
n_ref = 94389567350800 
n_req = 98259 
total_req = 108838 

Dual Bus Interface Util: 
issued_total_row = 40668 
issued_total_col = 108838 
Row_Bus_Util =  0.120817 
CoL_Bus_Util = 0.323338 
Either_Row_CoL_Bus_Util = 0.431194 
Issued_on_Two_Bus_Simul_Util = 0.012962 
issued_two_Eff = 0.030060 
queue_avg = 13.571750 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.5717

========= L2 cache stats =========
L2_cache_bank[0]: Access = 117200, Miss = 65688, Miss_rate = 0.560, Pending_hits = 1907, Reservation_fails = 374
L2_cache_bank[1]: Access = 122916, Miss = 65696, Miss_rate = 0.534, Pending_hits = 2324, Reservation_fails = 39
L2_cache_bank[2]: Access = 121280, Miss = 65688, Miss_rate = 0.542, Pending_hits = 1870, Reservation_fails = 221
L2_cache_bank[3]: Access = 116864, Miss = 65704, Miss_rate = 0.562, Pending_hits = 1480, Reservation_fails = 39
L2_cache_bank[4]: Access = 122904, Miss = 65688, Miss_rate = 0.534, Pending_hits = 2300, Reservation_fails = 212
L2_cache_bank[5]: Access = 116896, Miss = 65664, Miss_rate = 0.562, Pending_hits = 1879, Reservation_fails = 32
L2_cache_bank[6]: Access = 116948, Miss = 65724, Miss_rate = 0.562, Pending_hits = 1506, Reservation_fails = 274
L2_cache_bank[7]: Access = 121336, Miss = 65664, Miss_rate = 0.541, Pending_hits = 2125, Reservation_fails = 37
L2_cache_bank[8]: Access = 116980, Miss = 65688, Miss_rate = 0.562, Pending_hits = 1894, Reservation_fails = 153
L2_cache_bank[9]: Access = 122444, Miss = 65680, Miss_rate = 0.536, Pending_hits = 2264, Reservation_fails = 43
L2_cache_bank[10]: Access = 121172, Miss = 65684, Miss_rate = 0.542, Pending_hits = 2089, Reservation_fails = 34
L2_cache_bank[11]: Access = 116940, Miss = 65692, Miss_rate = 0.562, Pending_hits = 1444, Reservation_fails = 40
L2_total_cache_accesses = 1433880
L2_total_cache_misses = 788260
L2_total_cache_miss_rate = 0.5497
L2_total_cache_pending_hits = 23082
L2_total_cache_reservation_fails = 1498
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 622046
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 22958
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 131518
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 469
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 394554
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 196608
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 448
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 914
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 30
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1171076
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 60
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 262144
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 600
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 469
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 914
L2_cache_data_port_util = 0.222
L2_cache_fill_port_util = 0.172

icnt_total_pkts_mem_to_simt=1433880
icnt_total_pkts_simt_to_mem=555093
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.3034
	minimum = 5
	maximum = 154
Network latency average = 12.242
	minimum = 5
	maximum = 153
Slowest packet = 16364
Flit latency average = 11.4581
	minimum = 5
	maximum = 153
Slowest flit = 17471
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.260323
	minimum = 0.0900959 (at node 11)
	maximum = 0.482012 (at node 16)
Accepted packet rate average = 0.260323
	minimum = 0.11457 (at node 18)
	maximum = 0.385858 (at node 1)
Injected flit rate average = 0.288878
	minimum = 0.141295 (at node 11)
	maximum = 0.482012 (at node 16)
Accepted flit rate average= 0.288878
	minimum = 0.178827 (at node 18)
	maximum = 0.385858 (at node 1)
Injected packet length average = 1.10969
Accepted packet length average = 1.10969
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.3034 (1 samples)
	minimum = 5 (1 samples)
	maximum = 154 (1 samples)
Network latency average = 12.242 (1 samples)
	minimum = 5 (1 samples)
	maximum = 153 (1 samples)
Flit latency average = 11.4581 (1 samples)
	minimum = 5 (1 samples)
	maximum = 153 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.260323 (1 samples)
	minimum = 0.0900959 (1 samples)
	maximum = 0.482012 (1 samples)
Accepted packet rate average = 0.260323 (1 samples)
	minimum = 0.11457 (1 samples)
	maximum = 0.385858 (1 samples)
Injected flit rate average = 0.288878 (1 samples)
	minimum = 0.141295 (1 samples)
	maximum = 0.482012 (1 samples)
Accepted flit rate average = 0.288878 (1 samples)
	minimum = 0.178827 (1 samples)
	maximum = 0.385858 (1 samples)
Injected packet size average = 1.10969 (1 samples)
Accepted packet size average = 1.10969 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 5 sec (185 sec)
gpgpu_simulation_rate = 565380 (inst/sec)
gpgpu_simulation_rate = 1378 (cycle/sec)
gpgpu_silicon_slowdown = 507982x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcb4fea2d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcb4fea2d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcb4fea2c8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea2c4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea2c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea2bc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea2b8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea2b4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea2b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea2ac..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea2a8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea2a4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea2a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea29c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d8c79e6865 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z11hotspotOpt1PfS_S_fiiifffffff 
GPGPU-Sim PTX: pushing kernel '_Z11hotspotOpt1PfS_S_fiiifffffff' to stream 0, gridDim= (8,128,1) blockDim = (64,4,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z11hotspotOpt1PfS_S_fiiifffffff'
Destroy streams for kernel 2: size 0
kernel_name = _Z11hotspotOpt1PfS_S_fiiifffffff 
kernel_launch_uid = 2 
gpu_sim_cycle = 254697
gpu_sim_insn = 104595456
gpu_ipc =     410.6662
gpu_tot_sim_cycle = 509703
gpu_tot_sim_insn = 209190912
gpu_tot_ipc =     410.4173
gpu_tot_issued_cta = 2048
gpu_occupancy = 60.4338% 
gpu_tot_occupancy = 60.4613% 
max_total_param_size = 0
gpu_stall_dramfull = 320
gpu_stall_icnt2sh    = 94
partiton_level_parallism =       1.4150
partiton_level_parallism_total  =       1.4104
partiton_level_parallism_util =       1.8259
partiton_level_parallism_util_total  =       1.8233
L2_BW  =     126.7864 GB/Sec
L2_BW_total  =     126.3697 GB/Sec
gpu_total_sim_rate=543353

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3342336
	L1I_total_cache_misses = 3337
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1C_cache:
	L1C_total_cache_accesses = 229376
	L1C_total_cache_misses = 844
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 337294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 107262
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 587636
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1278906
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 228532
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 844
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 131072
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3338999
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3337
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1032192
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 229376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 131072
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3342336

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1278865
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 41
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 30
ctas_completed 2048, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13200, 13200, 13200, 13200, 13200, 13200, 13200, 13200, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 13600, 
gpgpu_n_tot_thrd_icount = 209715200
gpgpu_n_tot_w_icount = 6553600
gpgpu_n_stall_shd_mem = 264009
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 587636
gpgpu_n_mem_write_global = 131072
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 25165824
gpgpu_n_store_insn = 4194304
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7340032
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 14860
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 245760
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:199614	W0_Idle:38277	W0_Scoreboard:8349147	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:6553600
single_issue_nums: WS0:3276800	WS1:3276800	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4701088 {8:587636,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17825792 {136:131072,}
traffic_breakdown_coretomem[INST_ACC_R] = 1200 {8:150,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2400 {40:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 94021760 {40:2350544,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 4194304 {8:524288,}
traffic_breakdown_memtocore[INST_ACC_R] = 24000 {40:600,}
maxmflatency = 792 
max_icnt2mem_latency = 686 
maxmrqlatency = 513 
max_icnt2sh_latency = 156 
averagemflatency = 201 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 35 
avg_icnt2sh_latency = 15 
mrq_lat_table:242316 	51684 	47287 	59579 	340765 	244105 	146519 	46160 	2815 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1887072 	984638 	3182 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	99 	72 	8 	602206 	66148 	41055 	9178 	122 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	663128 	1191058 	751306 	254411 	14883 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1014 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       124        88        80        84        56        64       124       120       120       112        80        88        84        76        72        72 
dram[1]:        88       124        88        88        60        56       120       120       116       112        80        88        80        80        80        72 
dram[2]:        88       124        88        88        72        48       120       124       112       120        80        88        80        76        72        72 
dram[3]:       128        80        88        72        52        64       120       120       112       116        80        88        80        72        72        72 
dram[4]:       124        76        92        76        56        68       124       120       120       112        88        88        80        72        80        64 
dram[5]:        88       128        88        80        64        48       120       120       116       112        88        88        72        80        80        64 
maximum service time to same row:
dram[0]:     10659      8775     11012     11440     11619     11526     11889     11588     10951     17454     12978     12356     12217     12535     20160     20223 
dram[1]:     10300      9897     10074     11250     11883     11751     11627     12983     11821     17622     12502     12266     11466     13940     20255     20327 
dram[2]:      9603     10011     11412     11965     11353      9694     12612     10435     11372     17282     11034     10823     13419     13065     20450     20157 
dram[3]:     11530      9023     11265     10822     11474     10467     13010     10110     11676     17469     11890     11388     13690     12676     20162     19999 
dram[4]:     10730      9456     11595     11285     11209      9943     11449     11508     17222     17490     11921     10258     13680     12326     20113     20132 
dram[5]:     10067     10537     10747     11361     11294     10714     12486     11168     17377     17626     13272     10737     13192     13266     20056     20169 
average row accesses per activate:
dram[0]:  4.871755  4.891347  4.766949  4.910312  4.692102  4.926341  4.694328  4.816517  4.650360  4.682236  4.856009  4.816214  4.713903  4.864715  4.582677  4.608384 
dram[1]:  4.780563  5.068852  4.819525  5.207445  4.950807  5.179487  4.616766  5.229334  4.767262  4.936591  5.091590  5.078423  4.726644  5.150209  4.648289  4.989375 
dram[2]:  4.731856  4.722561  4.886436  4.698900  4.827830  4.675285  4.762346  4.564863  4.744303  4.596385  4.987770  4.902683  4.784854  4.512642  4.575281  4.437636 
dram[3]:  5.142857  4.731856  5.050061  4.723770  5.200000  4.864266  5.083711  4.644578  5.036885  4.658015  5.207322  4.819614  5.143215  4.634825  4.824645  4.557585 
dram[4]:  4.958333  4.801857  4.776923  4.720381  4.749228  4.726854  4.745580  4.636808  4.580307  4.543357  4.945051  4.871815  4.715491  4.772446  4.734290  4.565721 
dram[5]:  4.787926  5.003236  4.825952  4.934420  4.958518  5.085053  4.610094  4.958970  4.792941  4.871611  4.881626  5.050785  4.812671  5.107527  4.683544  4.738086 
average row locality = 1181231/245113 = 4.819129
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      2688      2688      2686      2680      2620      2620      2752      2752      2654      2660      2700      2708      2744      2740      2652      2646 
dram[1]:      2688      2688      2686      2686      2620      2620      2752      2752      2660      2662      2700      2710      2740      2738      2650      2642 
dram[2]:      2688      2688      2688      2686      2620      2632      2752      2752      2662      2648      2702      2708      2738      2742      2648      2646 
dram[3]:      2688      2688      2680      2682      2620      2632      2752      2752      2660      2648      2704      2706      2740      2744      2648      2648 
dram[4]:      2688      2688      2688      2686      2620      2632      2752      2752      2660      2656      2710      2708      2740      2736      2642      2646 
dram[5]:      2688      2688      2684      2686      2624      2632      2752      2752      2652      2652      2712      2706      2748      2740      2644      2650 
total dram writes = 257990
bank skew: 2752/2620 = 1.05
chip skew: 43010/42990 = 1.00
average mf latency per bank:
dram[0]:       2187      2319      2208      2304      2214      2308      2194      2291      2193      2285      2189      2278      2138      2257      2224      2305
dram[1]:       2270      2196      2269      2212      2311      2276      2249      2171      2283      2227      2256      2183      2240      2145      2282      2227
dram[2]:       2326      2202      2305      2211      2317      2219      2286      2175      2312      2217      2277      2178      2254      2166      2294      2225
dram[3]:       2223      2279      2209      2280      2262      2293      2151      2236      2211      2305      2194      2241      2140      2236      2228      2299
dram[4]:       2196      2315      2211      2268      2228      2302      2177      2272      2200      2310      2167      2288      2155      2259      2216      2293
dram[5]:       2279      2223      2258      2204      2313      2262      2273      2171      2295      2224      2217      2183      2226      2154      2277      2204
maximum mf latency per bank:
dram[0]:        624       637       731       700       565       555       589       568       644       664       601       599       573       600       597       726
dram[1]:        583       689       707       666       569       672       615       696       556       598       634       545       593       624       609       606
dram[2]:        754       758       668       640       614       593       551       635       598       672       603       589       705       557       629       599
dram[3]:        584       659       583       598       635       628       628       687       630       614       602       592       568       606       550       665
dram[4]:        634       608       574       574       548       669       646       705       571       646       569       645       673       662       617       579
dram[5]:        661       610       624       792       671       546       686       591       644       617       550       645       591       645       640       588
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672806 n_nop=380959 n_act=41278 n_pre=41262 n_ref_event=94389564759632 n_req=196871 n_rd=175376 n_rd_L2_A=0 n_write=0 n_wr_bk=42990 bw_util=0.6491
n_activity=657402 dram_eff=0.6643
bk0: 11040a 485484i bk1: 11036a 486916i bk2: 11032a 485448i bk3: 11088a 485870i bk4: 10988a 486524i bk5: 10996a 490293i bk6: 10956a 484849i bk7: 10988a 483334i bk8: 10936a 486095i bk9: 10900a 487790i bk10: 10892a 487591i bk11: 10884a 487696i bk12: 10936a 480567i bk13: 10928a 484357i bk14: 10896a 487517i bk15: 10880a 485706i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.790330
Row_Buffer_Locality_read = 0.833877
Row_Buffer_Locality_write = 0.435031
Bank_Level_Parallism = 4.854366
Bank_Level_Parallism_Col = 0.673530
Bank_Level_Parallism_Ready = 1.680471
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.649120 
total_CMD = 672806 
util_bw = 436732 
Wasted_Col = 195572 
Wasted_Row = 17548 
Idle = 22954 

BW Util Bottlenecks: 
RCDc_limit = 124487 
RCDWRc_limit = 27527 
WTRc_limit = 113194 
RTWc_limit = 285968 
CCDLc_limit = 108953 
rwq = 0 
CCDLc_limit_alone = 71962 
WTRc_limit_alone = 107051 
RTWc_limit_alone = 255120 

Commands details: 
total_CMD = 672806 
n_nop = 380959 
Read = 175376 
Write = 0 
L2_Alloc = 0 
L2_WB = 42990 
n_act = 41278 
n_pre = 41262 
n_ref = 94389564759632 
n_req = 196871 
total_req = 218366 

Dual Bus Interface Util: 
issued_total_row = 82540 
issued_total_col = 218366 
Row_Bus_Util =  0.122680 
CoL_Bus_Util = 0.324560 
Either_Row_CoL_Bus_Util = 0.433776 
Issued_on_Two_Bus_Simul_Util = 0.013465 
issued_two_Eff = 0.031040 
queue_avg = 13.098693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.0987
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672806 n_nop=383538 n_act=39819 n_pre=39803 n_ref_event=4560869750798743682 n_req=196897 n_rd=175400 n_rd_L2_A=0 n_write=0 n_wr_bk=42994 bw_util=0.6492
n_activity=655239 dram_eff=0.6666
bk0: 11052a 486789i bk1: 11024a 487844i bk2: 11048a 486143i bk3: 11108a 486763i bk4: 10968a 489054i bk5: 11012a 495641i bk6: 10960a 480106i bk7: 10960a 491276i bk8: 10960a 484407i bk9: 10892a 487087i bk10: 10880a 493022i bk11: 10884a 490327i bk12: 10924a 483597i bk13: 10940a 489871i bk14: 10900a 483850i bk15: 10888a 491557i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.797767
Row_Buffer_Locality_read = 0.840177
Row_Buffer_Locality_write = 0.451737
Bank_Level_Parallism = 4.826732
Bank_Level_Parallism_Col = 3.829097
Bank_Level_Parallism_Ready = 1.690855
write_to_read_ratio_blp_rw_average = 0.416976
GrpLevelPara = 2.579616 

BW Util details:
bwutil = 0.649203 
total_CMD = 672806 
util_bw = 436788 
Wasted_Col = 192368 
Wasted_Row = 18192 
Idle = 25458 

BW Util Bottlenecks: 
RCDc_limit = 119363 
RCDWRc_limit = 26874 
WTRc_limit = 106932 
RTWc_limit = 280261 
CCDLc_limit = 108333 
rwq = 0 
CCDLc_limit_alone = 71752 
WTRc_limit_alone = 101084 
RTWc_limit_alone = 249528 

Commands details: 
total_CMD = 672806 
n_nop = 383538 
Read = 175400 
Write = 0 
L2_Alloc = 0 
L2_WB = 42994 
n_act = 39819 
n_pre = 39803 
n_ref = 4560869750798743682 
n_req = 196897 
total_req = 218394 

Dual Bus Interface Util: 
issued_total_row = 79622 
issued_total_col = 218394 
Row_Bus_Util =  0.118343 
CoL_Bus_Util = 0.324602 
Either_Row_CoL_Bus_Util = 0.429943 
Issued_on_Two_Bus_Simul_Util = 0.013002 
issued_two_Eff = 0.030242 
queue_avg = 13.386973 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.387
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 509790 -   mf: uid=7757713, sid4294967295:w4294967295, part=2, addr=0xc09fe680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (509690), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672806 n_nop=380066 n_act=41806 n_pre=41790 n_ref_event=0 n_req=196860 n_rd=175360 n_rd_L2_A=0 n_write=0 n_wr_bk=43000 bw_util=0.6491
n_activity=656861 dram_eff=0.6649
bk0: 11044a 480691i bk1: 11048a 484076i bk2: 11048a 490314i bk3: 11048a 479560i bk4: 10972a 487958i bk5: 10980a 483962i bk6: 10968a 487206i bk7: 10940a 480456i bk8: 10952a 485622i bk9: 10884a 486690i bk10: 10884a 492710i bk11: 10888a 488840i bk12: 10952a 486175i bk13: 10944a 479251i bk14: 10892a 484734i bk15: 10916a 480760i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.787636
Row_Buffer_Locality_read = 0.831547
Row_Buffer_Locality_write = 0.429488
Bank_Level_Parallism = 4.883550
Bank_Level_Parallism_Col = 3.817683
Bank_Level_Parallism_Ready = 1.675496
write_to_read_ratio_blp_rw_average = 0.412639
GrpLevelPara = 2.592631 

BW Util details:
bwutil = 0.649102 
total_CMD = 672806 
util_bw = 436720 
Wasted_Col = 195683 
Wasted_Row = 16981 
Idle = 23422 

BW Util Bottlenecks: 
RCDc_limit = 125565 
RCDWRc_limit = 27993 
WTRc_limit = 112986 
RTWc_limit = 288927 
CCDLc_limit = 109361 
rwq = 0 
CCDLc_limit_alone = 72333 
WTRc_limit_alone = 106906 
RTWc_limit_alone = 257979 

Commands details: 
total_CMD = 672806 
n_nop = 380066 
Read = 175360 
Write = 0 
L2_Alloc = 0 
L2_WB = 43000 
n_act = 41806 
n_pre = 41790 
n_ref = 0 
n_req = 196860 
total_req = 218360 

Dual Bus Interface Util: 
issued_total_row = 83596 
issued_total_col = 218360 
Row_Bus_Util =  0.124250 
CoL_Bus_Util = 0.324551 
Either_Row_CoL_Bus_Util = 0.435103 
Issued_on_Two_Bus_Simul_Util = 0.013698 
issued_two_Eff = 0.031482 
queue_avg = 13.244211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.2442
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672806 n_nop=382592 n_act=40294 n_pre=40278 n_ref_event=13984 n_req=196864 n_rd=175368 n_rd_L2_A=0 n_write=0 n_wr_bk=42992 bw_util=0.6491
n_activity=656454 dram_eff=0.6653
bk0: 11040a 493032i bk1: 11044a 484499i bk2: 11068a 484505i bk3: 11040a 483714i bk4: 10988a 497490i bk5: 10976a 489645i bk6: 10952a 491309i bk7: 10960a 481168i bk8: 10960a 489022i bk9: 10880a 484975i bk10: 10880a 492869i bk11: 10884a 484645i bk12: 10948a 491872i bk13: 10952a 481171i bk14: 10892a 488178i bk15: 10904a 485164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.795321
Row_Buffer_Locality_read = 0.838311
Row_Buffer_Locality_write = 0.444594
Bank_Level_Parallism = 4.824521
Bank_Level_Parallism_Col = 3.816717
Bank_Level_Parallism_Ready = 1.692458
write_to_read_ratio_blp_rw_average = 0.411956
GrpLevelPara = 2.573987 

BW Util details:
bwutil = 0.649102 
total_CMD = 672806 
util_bw = 436720 
Wasted_Col = 193385 
Wasted_Row = 18299 
Idle = 24402 

BW Util Bottlenecks: 
RCDc_limit = 121533 
RCDWRc_limit = 27105 
WTRc_limit = 111433 
RTWc_limit = 279076 
CCDLc_limit = 107721 
rwq = 0 
CCDLc_limit_alone = 71405 
WTRc_limit_alone = 105362 
RTWc_limit_alone = 248831 

Commands details: 
total_CMD = 672806 
n_nop = 382592 
Read = 175368 
Write = 0 
L2_Alloc = 0 
L2_WB = 42992 
n_act = 40294 
n_pre = 40278 
n_ref = 13984 
n_req = 196864 
total_req = 218360 

Dual Bus Interface Util: 
issued_total_row = 80572 
issued_total_col = 218360 
Row_Bus_Util =  0.119755 
CoL_Bus_Util = 0.324551 
Either_Row_CoL_Bus_Util = 0.431349 
Issued_on_Two_Bus_Simul_Util = 0.012958 
issued_two_Eff = 0.030040 
queue_avg = 13.440881 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.4409
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672806 n_nop=380607 n_act=41552 n_pre=41536 n_ref_event=0 n_req=196858 n_rd=175356 n_rd_L2_A=0 n_write=0 n_wr_bk=43004 bw_util=0.6491
n_activity=656369 dram_eff=0.6654
bk0: 11032a 486344i bk1: 11064a 483707i bk2: 11076a 484822i bk3: 11048a 482954i bk4: 11000a 484972i bk5: 10988a 483977i bk6: 10972a 479400i bk7: 10944a 478885i bk8: 10904a 480378i bk9: 10880a 483803i bk10: 10884a 490379i bk11: 10884a 484834i bk12: 10928a 482048i bk13: 10964a 482134i bk14: 10884a 488524i bk15: 10904a 487268i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.788924
Row_Buffer_Locality_read = 0.832586
Row_Buffer_Locality_write = 0.432843
Bank_Level_Parallism = 4.909200
Bank_Level_Parallism_Col = 3.854811
Bank_Level_Parallism_Ready = 1.683331
write_to_read_ratio_blp_rw_average = 0.418059
GrpLevelPara = 2.605058 

BW Util details:
bwutil = 0.649102 
total_CMD = 672806 
util_bw = 436720 
Wasted_Col = 194924 
Wasted_Row = 17274 
Idle = 23888 

BW Util Bottlenecks: 
RCDc_limit = 124508 
RCDWRc_limit = 27787 
WTRc_limit = 109466 
RTWc_limit = 291317 
CCDLc_limit = 108978 
rwq = 0 
CCDLc_limit_alone = 71770 
WTRc_limit_alone = 103682 
RTWc_limit_alone = 259893 

Commands details: 
total_CMD = 672806 
n_nop = 380607 
Read = 175356 
Write = 0 
L2_Alloc = 0 
L2_WB = 43004 
n_act = 41552 
n_pre = 41536 
n_ref = 0 
n_req = 196858 
total_req = 218360 

Dual Bus Interface Util: 
issued_total_row = 83088 
issued_total_col = 218360 
Row_Bus_Util =  0.123495 
CoL_Bus_Util = 0.324551 
Either_Row_CoL_Bus_Util = 0.434299 
Issued_on_Two_Bus_Simul_Util = 0.013747 
issued_two_Eff = 0.031653 
queue_avg = 13.213583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.2136
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=672806 n_nop=382392 n_act=40364 n_pre=40348 n_ref_event=94389567350800 n_req=196881 n_rd=175376 n_rd_L2_A=0 n_write=0 n_wr_bk=43010 bw_util=0.6492
n_activity=656567 dram_eff=0.6652
bk0: 11028a 482625i bk1: 11024a 487823i bk2: 11080a 484543i bk3: 11072a 486324i bk4: 11000a 489221i bk5: 11000a 490350i bk6: 10956a 474992i bk7: 10952a 485425i bk8: 10896a 487698i bk9: 10892a 489836i bk10: 10892a 486833i bk11: 10880a 490700i bk12: 10932a 485064i bk13: 10980a 491717i bk14: 10888a 486561i bk15: 10904a 489220i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.794983
Row_Buffer_Locality_read = 0.837846
Row_Buffer_Locality_write = 0.445431
Bank_Level_Parallism = 4.842893
Bank_Level_Parallism_Col = 3.830893
Bank_Level_Parallism_Ready = 1.690830
write_to_read_ratio_blp_rw_average = 0.414816
GrpLevelPara = 2.590274 

BW Util details:
bwutil = 0.649180 
total_CMD = 672806 
util_bw = 436772 
Wasted_Col = 194125 
Wasted_Row = 17990 
Idle = 23919 

BW Util Bottlenecks: 
RCDc_limit = 121948 
RCDWRc_limit = 27281 
WTRc_limit = 111048 
RTWc_limit = 282866 
CCDLc_limit = 109522 
rwq = 0 
CCDLc_limit_alone = 72132 
WTRc_limit_alone = 104912 
RTWc_limit_alone = 251612 

Commands details: 
total_CMD = 672806 
n_nop = 382392 
Read = 175376 
Write = 0 
L2_Alloc = 0 
L2_WB = 43010 
n_act = 40364 
n_pre = 40348 
n_ref = 94389567350800 
n_req = 196881 
total_req = 218386 

Dual Bus Interface Util: 
issued_total_row = 80712 
issued_total_col = 218386 
Row_Bus_Util =  0.119963 
CoL_Bus_Util = 0.324590 
Either_Row_CoL_Bus_Util = 0.431646 
Issued_on_Two_Bus_Simul_Util = 0.012907 
issued_two_Eff = 0.029902 
queue_avg = 13.287915 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.2879

========= L2 cache stats =========
L2_cache_bank[0]: Access = 234920, Miss = 131364, Miss_rate = 0.559, Pending_hits = 3870, Reservation_fails = 434
L2_cache_bank[1]: Access = 245848, Miss = 131388, Miss_rate = 0.534, Pending_hits = 4340, Reservation_fails = 107
L2_cache_bank[2]: Access = 243216, Miss = 131380, Miss_rate = 0.540, Pending_hits = 3988, Reservation_fails = 272
L2_cache_bank[3]: Access = 234932, Miss = 131396, Miss_rate = 0.559, Pending_hits = 3156, Reservation_fails = 99
L2_cache_bank[4]: Access = 245952, Miss = 131400, Miss_rate = 0.534, Pending_hits = 4499, Reservation_fails = 269
L2_cache_bank[5]: Access = 234692, Miss = 131344, Miss_rate = 0.560, Pending_hits = 3718, Reservation_fails = 74
L2_cache_bank[6]: Access = 234980, Miss = 131416, Miss_rate = 0.559, Pending_hits = 3060, Reservation_fails = 331
L2_cache_bank[7]: Access = 243016, Miss = 131336, Miss_rate = 0.540, Pending_hits = 4410, Reservation_fails = 106
L2_cache_bank[8]: Access = 234876, Miss = 131368, Miss_rate = 0.559, Pending_hits = 3689, Reservation_fails = 198
L2_cache_bank[9]: Access = 245244, Miss = 131372, Miss_rate = 0.536, Pending_hits = 4415, Reservation_fails = 83
L2_cache_bank[10]: Access = 242804, Miss = 131360, Miss_rate = 0.541, Pending_hits = 4284, Reservation_fails = 90
L2_cache_bank[11]: Access = 235012, Miss = 131400, Miss_rate = 0.559, Pending_hits = 2989, Reservation_fails = 107
L2_total_cache_accesses = 2875492
L2_total_cache_misses = 1576524
L2_total_cache_miss_rate = 0.5483
L2_total_cache_pending_hits = 46418
L2_total_cache_reservation_fails = 2170
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1252058
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 46294
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 263048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1141
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 789144
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 131072
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 393216
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 448
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 914
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 30
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2350544
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 60
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 524288
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 600
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1141
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 914
L2_cache_data_port_util = 0.221
L2_cache_fill_port_util = 0.172

icnt_total_pkts_mem_to_simt=2875492
icnt_total_pkts_simt_to_mem=1112104
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.1741
	minimum = 5
	maximum = 121
Network latency average = 12.1102
	minimum = 5
	maximum = 121
Slowest packet = 1808167
Flit latency average = 11.3435
	minimum = 5
	maximum = 121
Slowest flit = 2005792
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.262042
	minimum = 0.0923961 (at node 12)
	maximum = 0.483115 (at node 19)
Accepted packet rate average = 0.262042
	minimum = 0.115549 (at node 15)
	maximum = 0.390723 (at node 1)
Injected flit rate average = 0.290632
	minimum = 0.143068 (at node 0)
	maximum = 0.483115 (at node 19)
Accepted flit rate average= 0.290632
	minimum = 0.179884 (at node 15)
	maximum = 0.390723 (at node 1)
Injected packet length average = 1.1091
Accepted packet length average = 1.1091
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.2387 (2 samples)
	minimum = 5 (2 samples)
	maximum = 137.5 (2 samples)
Network latency average = 12.1761 (2 samples)
	minimum = 5 (2 samples)
	maximum = 137 (2 samples)
Flit latency average = 11.4008 (2 samples)
	minimum = 5 (2 samples)
	maximum = 137 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.261182 (2 samples)
	minimum = 0.091246 (2 samples)
	maximum = 0.482564 (2 samples)
Accepted packet rate average = 0.261182 (2 samples)
	minimum = 0.115059 (2 samples)
	maximum = 0.38829 (2 samples)
Injected flit rate average = 0.289755 (2 samples)
	minimum = 0.142181 (2 samples)
	maximum = 0.482564 (2 samples)
Accepted flit rate average = 0.289755 (2 samples)
	minimum = 0.179356 (2 samples)
	maximum = 0.38829 (2 samples)
Injected packet size average = 1.1094 (2 samples)
Accepted packet size average = 1.1094 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 25 sec (385 sec)
gpgpu_simulation_rate = 543353 (inst/sec)
gpgpu_simulation_rate = 1323 (cycle/sec)
gpgpu_silicon_slowdown = 529100x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcb4fea2d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcb4fea2d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcb4fea2c8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea2c4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea2c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea2bc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea2b8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea2b4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea2b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea2ac..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea2a8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea2a4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea2a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea29c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d8c79e6865 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z11hotspotOpt1PfS_S_fiiifffffff 
GPGPU-Sim PTX: pushing kernel '_Z11hotspotOpt1PfS_S_fiiifffffff' to stream 0, gridDim= (8,128,1) blockDim = (64,4,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z11hotspotOpt1PfS_S_fiiifffffff'
Destroy streams for kernel 3: size 0
kernel_name = _Z11hotspotOpt1PfS_S_fiiifffffff 
kernel_launch_uid = 3 
gpu_sim_cycle = 254306
gpu_sim_insn = 104595456
gpu_ipc =     411.2976
gpu_tot_sim_cycle = 764009
gpu_tot_sim_insn = 313786368
gpu_tot_ipc =     410.7103
gpu_tot_issued_cta = 3072
gpu_occupancy = 60.2636% 
gpu_tot_occupancy = 60.3954% 
max_total_param_size = 0
gpu_stall_dramfull = 320
gpu_stall_icnt2sh    = 94
partiton_level_parallism =       1.4149
partiton_level_parallism_total  =       1.4119
partiton_level_parallism_util =       1.8252
partiton_level_parallism_util_total  =       1.8239
L2_BW  =     126.7741 GB/Sec
L2_BW_total  =     126.5043 GB/Sec
gpu_total_sim_rate=525605

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5013504
	L1I_total_cache_misses = 3337
	L1I_total_cache_miss_rate = 0.0007
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1C_cache:
	L1C_total_cache_accesses = 344064
	L1C_total_cache_misses = 844
	L1C_total_cache_miss_rate = 0.0025
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 505438
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 160935
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 881915
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1921514
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 343220
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 844
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 196608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5010167
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3337
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1548288
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 344064
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5013504

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 1921442
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 72
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 30
ctas_completed 3072, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
20800, 20800, 20800, 20800, 20800, 20800, 20800, 20800, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20000, 20000, 20000, 20000, 20000, 20000, 20000, 20000, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 20400, 
gpgpu_n_tot_thrd_icount = 314572800
gpgpu_n_tot_w_icount = 9830400
gpgpu_n_stall_shd_mem = 393464
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 881915
gpgpu_n_mem_write_global = 196608
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 37748736
gpgpu_n_store_insn = 6291456
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11010048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 21435
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 368640
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:291594	W0_Idle:49430	W0_Scoreboard:12542274	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:9830400
single_issue_nums: WS0:4915200	WS1:4915200	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7055320 {8:881915,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 26738688 {136:196608,}
traffic_breakdown_coretomem[INST_ACC_R] = 1200 {8:150,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2400 {40:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 141106400 {40:3527660,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6291456 {8:786432,}
traffic_breakdown_memtocore[INST_ACC_R] = 24000 {40:600,}
maxmflatency = 847 
max_icnt2mem_latency = 686 
maxmrqlatency = 585 
max_icnt2sh_latency = 156 
averagemflatency = 201 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 35 
avg_icnt2sh_latency = 15 
mrq_lat_table:358686 	75179 	68881 	87522 	515973 	368657 	223461 	70001 	4202 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2829682 	1479722 	4748 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	99 	72 	8 	902829 	99246 	62636 	13665 	148 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	994212 	1790120 	1133820 	375591 	20303 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1522 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       124        88        80        84        80        76       124       120       120       112        80        88        84        76        72        72 
dram[1]:        88       124        88        88        80        88       120       120       116       112        80        88        80        80        80        72 
dram[2]:        88       124        88        88        72        84       120       124       112       120        80        88        80        76        72        72 
dram[3]:       128        80        88        72        92        96       120       120       112       116        80        88        80        72        72        72 
dram[4]:       124        76        92        76        80        76       124       120       120       112        88        88        80        72        80        64 
dram[5]:        88       128        88        80        64        96       120       120       116       112        88        88        72        80        80        64 
maximum service time to same row:
dram[0]:     10659     11681     11264     12492     11619     11526     11889     11588     10951     17454     12978     12356     12217     12535     20160     20223 
dram[1]:     11140     11084     12325     12590     11883     11751     11627     12983     11821     17622     12502     12266     11466     13940     20255     20327 
dram[2]:     11444     10011     11642     12098     11353     10994     12612     10777     11372     17282     11494     10823     13419     13065     20450     20157 
dram[3]:     11530      9920     12248     11387     11474     10467     13010     10110     11676     17469     11890     11388     13690     12676     20162     19999 
dram[4]:     10730     10361     12190     11931     11352     10412     11458     11508     17222     17490     12138     10258     13680     12326     20113     20132 
dram[5]:     10342     10537     11723     12080     11381     11110     12486     11168     17377     17626     13272     10737     13192     13266     20056     20169 
average row accesses per activate:
dram[0]:  4.818890  4.837282  4.695520  4.831000  4.639217  4.825985  4.608804  4.734132  4.631104  4.675628  4.812582  4.742827  4.594460  4.755429  4.486513  4.595927 
dram[1]:  4.741837  4.969729  4.748978  5.148608  4.839759  5.056284  4.558780  5.173452  4.688433  4.905218  4.934911  5.064863  4.632560  5.027308  4.565228  4.913196 
dram[2]:  4.686665  4.642358  4.846776  4.653644  4.719509  4.632581  4.711382  4.547017  4.672723  4.569869  4.873075  4.845078  4.671062  4.463515  4.534325  4.413112 
dram[3]:  5.074317  4.709759  5.012661  4.659890  5.029676  4.719285  5.023029  4.599355  4.933972  4.570010  5.169907  4.734262  5.004618  4.533464  4.703961  4.499140 
dram[4]:  4.846776  4.733283  4.733723  4.680272  4.709628  4.625469  4.742142  4.583024  4.582360  4.567742  4.915617  4.802408  4.621921  4.674271  4.653513  4.534935 
dram[5]:  4.756147  4.986567  4.788689  4.925397  4.857893  4.964295  4.615845  4.949279  4.742990  4.840778  4.785714  4.963745  4.722465  4.946156  4.598591  4.681841 
average row locality = 1772573/372930 = 4.753098
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      4032      4032      4008      3996      3964      3964      4096      4096      4056      4056      4088      4100      4140      4140      4040      4044 
dram[1]:      4032      4032      4004      4004      3964      3964      4096      4096      4056      4056      4088      4100      4140      4140      4044      4036 
dram[2]:      4032      4032      4000      4004      3964      3976      4096      4096      4052      4048      4088      4100      4140      4136      4048      4036 
dram[3]:      4032      4032      4006      4002      3964      3976      4096      4096      4056      4048      4088      4100      4140      4136      4042      4038 
dram[4]:      4032      4032      4002      4000      3964      3976      4096      4096      4056      4048      4100      4100      4140      4136      4038      4038 
dram[5]:      4032      4032      4000      4004      3964      3976      4096      4096      4056      4048      4100      4100      4140      4136      4040      4036 
total dram writes = 389114
bank skew: 4140/3964 = 1.04
chip skew: 64856/64848 = 1.00
average mf latency per bank:
dram[0]:       2190      2329      2223      2323      2198      2300      2207      2313      2164      2253      2160      2260      2124      2223      2177      2249
dram[1]:       2298      2222      2285      2223      2298      2242      2281      2205      2245      2189      2235      2169      2220      2125      2233      2167
dram[2]:       2325      2194      2322      2222      2299      2198      2315      2204      2276      2181      2256      2151      2221      2142      2239      2172
dram[3]:       2238      2295      2219      2293      2224      2290      2180      2279      2179      2260      2182      2230      2128      2226      2170      2245
dram[4]:       2189      2321      2227      2296      2202      2300      2193      2296      2170      2277      2135      2266      2138      2225      2166      2242
dram[5]:       2300      2241      2277      2216      2301      2242      2304      2198      2254      2181      2214      2162      2218      2138      2227      2151
maximum mf latency per bank:
dram[0]:        624       687       731       700       565       555       829       577       644       664       601       599       579       600       637       726
dram[1]:        618       689       712       666       607       672       654       696       593       643       634       664       593       624       657       606
dram[2]:        754       758       668       640       614       593       602       635       613       672       603       636       705       591       629       769
dram[3]:        609       659       658       598       635       628       628       687       847       643       602       596       619       606       550       665
dram[4]:        634       608       574       639       548       669       646       705       571       646       569       645       673       719       617       579
dram[5]:        661       610       628       792       671       602       686       591       644       627       559       645       591       645       640       647
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008489 n_nop=568856 n_act=62814 n_pre=62798 n_ref_event=94389564759632 n_req=295438 n_rd=263012 n_rd_L2_A=0 n_write=0 n_wr_bk=64852 bw_util=0.6502
n_activity=987591 dram_eff=0.664
bk0: 16556a 728914i bk1: 16564a 731369i bk2: 16548a 728045i bk3: 16640a 727631i bk4: 16496a 728948i bk5: 16516a 733950i bk6: 16484a 724636i bk7: 16524a 725173i bk8: 16464a 725148i bk9: 16408a 729486i bk10: 16316a 731520i bk11: 16300a 730069i bk12: 16340a 719789i bk13: 16324a 725868i bk14: 16276a 728474i bk15: 16256a 729456i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.787387
Row_Buffer_Locality_read = 0.831464
Row_Buffer_Locality_write = 0.429871
Bank_Level_Parallism = 4.845822
Bank_Level_Parallism_Col = 0.673530
Bank_Level_Parallism_Ready = 1.672762
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.650208 
total_CMD = 1008489 
util_bw = 655728 
Wasted_Col = 294803 
Wasted_Row = 26598 
Idle = 31360 

BW Util Bottlenecks: 
RCDc_limit = 189255 
RCDWRc_limit = 42122 
WTRc_limit = 168205 
RTWc_limit = 428542 
CCDLc_limit = 163628 
rwq = 0 
CCDLc_limit_alone = 109050 
WTRc_limit_alone = 159252 
RTWc_limit_alone = 382917 

Commands details: 
total_CMD = 1008489 
n_nop = 568856 
Read = 263012 
Write = 0 
L2_Alloc = 0 
L2_WB = 64852 
n_act = 62814 
n_pre = 62798 
n_ref = 94389564759632 
n_req = 295438 
total_req = 327864 

Dual Bus Interface Util: 
issued_total_row = 125612 
issued_total_col = 327864 
Row_Bus_Util =  0.124555 
CoL_Bus_Util = 0.325104 
Either_Row_CoL_Bus_Util = 0.435932 
Issued_on_Two_Bus_Simul_Util = 0.013726 
issued_two_Eff = 0.031488 
queue_avg = 13.331203 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.3312
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008489 n_nop=572533 n_act=60725 n_pre=60709 n_ref_event=4560869750798743682 n_req=295462 n_rd=263036 n_rd_L2_A=0 n_write=0 n_wr_bk=64852 bw_util=0.6503
n_activity=985396 dram_eff=0.6655
bk0: 16572a 728663i bk1: 16536a 729329i bk2: 16576a 729241i bk3: 16672a 732228i bk4: 16472a 731781i bk5: 16524a 740511i bk6: 16488a 719833i bk7: 16504a 736652i bk8: 16496a 725282i bk9: 16396a 730730i bk10: 16304a 736061i bk11: 16300a 738136i bk12: 16312a 724565i bk13: 16340a 730826i bk14: 16280a 722359i bk15: 16264a 734995i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.794474
Row_Buffer_Locality_read = 0.837593
Row_Buffer_Locality_write = 0.444705
Bank_Level_Parallism = 4.818004
Bank_Level_Parallism_Col = 3.801536
Bank_Level_Parallism_Ready = 1.684044
write_to_read_ratio_blp_rw_average = 0.414772
GrpLevelPara = 2.576518 

BW Util details:
bwutil = 0.650256 
total_CMD = 1008489 
util_bw = 655776 
Wasted_Col = 291553 
Wasted_Row = 27067 
Idle = 34093 

BW Util Bottlenecks: 
RCDc_limit = 182665 
RCDWRc_limit = 41203 
WTRc_limit = 162675 
RTWc_limit = 421421 
CCDLc_limit = 163100 
rwq = 0 
CCDLc_limit_alone = 108901 
WTRc_limit_alone = 154017 
RTWc_limit_alone = 375880 

Commands details: 
total_CMD = 1008489 
n_nop = 572533 
Read = 263036 
Write = 0 
L2_Alloc = 0 
L2_WB = 64852 
n_act = 60725 
n_pre = 60709 
n_ref = 4560869750798743682 
n_req = 295462 
total_req = 327888 

Dual Bus Interface Util: 
issued_total_row = 121434 
issued_total_col = 327888 
Row_Bus_Util =  0.120412 
CoL_Bus_Util = 0.325128 
Either_Row_CoL_Bus_Util = 0.432286 
Issued_on_Two_Bus_Simul_Util = 0.013253 
issued_two_Eff = 0.030659 
queue_avg = 13.508198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.5082
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008489 n_nop=567644 n_act=63504 n_pre=63488 n_ref_event=0 n_req=295412 n_rd=262988 n_rd_L2_A=0 n_write=0 n_wr_bk=64848 bw_util=0.6502
n_activity=987098 dram_eff=0.6642
bk0: 16576a 724129i bk1: 16572a 723900i bk2: 16568a 734872i bk3: 16580a 724190i bk4: 16476a 731302i bk5: 16496a 725420i bk6: 16496a 727386i bk7: 16472a 720650i bk8: 16492a 723891i bk9: 16388a 725679i bk10: 16308a 737055i bk11: 16308a 729188i bk12: 16348a 726659i bk13: 16344a 716809i bk14: 16272a 725424i bk15: 16292a 722270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.785032
Row_Buffer_Locality_read = 0.829578
Row_Buffer_Locality_write = 0.423729
Bank_Level_Parallism = 4.879364
Bank_Level_Parallism_Col = 3.796957
Bank_Level_Parallism_Ready = 1.669134
write_to_read_ratio_blp_rw_average = 0.412837
GrpLevelPara = 2.589455 

BW Util details:
bwutil = 0.650153 
total_CMD = 1008489 
util_bw = 655672 
Wasted_Col = 295546 
Wasted_Row = 25235 
Idle = 32036 

BW Util Bottlenecks: 
RCDc_limit = 191170 
RCDWRc_limit = 42551 
WTRc_limit = 168842 
RTWc_limit = 434381 
CCDLc_limit = 164710 
rwq = 0 
CCDLc_limit_alone = 109609 
WTRc_limit_alone = 159899 
RTWc_limit_alone = 388223 

Commands details: 
total_CMD = 1008489 
n_nop = 567644 
Read = 262988 
Write = 0 
L2_Alloc = 0 
L2_WB = 64848 
n_act = 63504 
n_pre = 63488 
n_ref = 0 
n_req = 295412 
total_req = 327836 

Dual Bus Interface Util: 
issued_total_row = 126992 
issued_total_col = 327836 
Row_Bus_Util =  0.125923 
CoL_Bus_Util = 0.325076 
Either_Row_CoL_Bus_Util = 0.437134 
Issued_on_Two_Bus_Simul_Util = 0.013865 
issued_two_Eff = 0.031719 
queue_avg = 13.419956 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.42
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008489 n_nop=571080 n_act=61522 n_pre=61506 n_ref_event=13984 n_req=295434 n_rd=263008 n_rd_L2_A=0 n_write=0 n_wr_bk=64852 bw_util=0.6502
n_activity=986383 dram_eff=0.6648
bk0: 16556a 737663i bk1: 16564a 725682i bk2: 16604a 727417i bk3: 16564a 724114i bk4: 16492a 742767i bk5: 16488a 731445i bk6: 16492a 736744i bk7: 16492a 720815i bk8: 16504a 730021i bk9: 16384a 721590i bk10: 16304a 737583i bk11: 16300a 727434i bk12: 16352a 732538i bk13: 16356a 719391i bk14: 16268a 729787i bk15: 16288a 724467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.791757
Row_Buffer_Locality_read = 0.835484
Row_Buffer_Locality_write = 0.437088
Bank_Level_Parallism = 4.835141
Bank_Level_Parallism_Col = 3.803248
Bank_Level_Parallism_Ready = 1.686359
write_to_read_ratio_blp_rw_average = 0.411800
GrpLevelPara = 2.580684 

BW Util details:
bwutil = 0.650200 
total_CMD = 1008489 
util_bw = 655720 
Wasted_Col = 292268 
Wasted_Row = 27224 
Idle = 33277 

BW Util Bottlenecks: 
RCDc_limit = 185458 
RCDWRc_limit = 41316 
WTRc_limit = 167126 
RTWc_limit = 421277 
CCDLc_limit = 161678 
rwq = 0 
CCDLc_limit_alone = 107761 
WTRc_limit_alone = 158228 
RTWc_limit_alone = 376258 

Commands details: 
total_CMD = 1008489 
n_nop = 571080 
Read = 263008 
Write = 0 
L2_Alloc = 0 
L2_WB = 64852 
n_act = 61522 
n_pre = 61506 
n_ref = 13984 
n_req = 295434 
total_req = 327860 

Dual Bus Interface Util: 
issued_total_row = 123028 
issued_total_col = 327860 
Row_Bus_Util =  0.121992 
CoL_Bus_Util = 0.325100 
Either_Row_CoL_Bus_Util = 0.433727 
Issued_on_Two_Bus_Simul_Util = 0.013366 
issued_two_Eff = 0.030816 
queue_avg = 13.564031 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.564
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 764096 -   mf: uid=11636598, sid4294967295:w4294967295, part=4, addr=0xc11fe680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (763996), 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008489 n_nop=568633 n_act=63038 n_pre=63022 n_ref_event=0 n_req=295387 n_rd=262960 n_rd_L2_A=0 n_write=0 n_wr_bk=64854 bw_util=0.6501
n_activity=986121 dram_eff=0.6649
bk0: 16552a 731245i bk1: 16600a 726819i bk2: 16612a 729929i bk3: 16576a 725535i bk4: 16508a 727463i bk5: 16500a 726339i bk6: 16508a 724470i bk7: 16472a 720354i bk8: 16416a 721655i bk9: 16384a 722161i bk10: 16300a 736711i bk11: 16300a 728447i bk12: 16316a 721119i bk13: 16372a 724884i bk14: 16260a 729974i bk15: 16284a 729264i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.786592
Row_Buffer_Locality_read = 0.830704
Row_Buffer_Locality_write = 0.428871
Bank_Level_Parallism = 4.875126
Bank_Level_Parallism_Col = 3.804292
Bank_Level_Parallism_Ready = 1.672212
write_to_read_ratio_blp_rw_average = 0.414774
GrpLevelPara = 2.590883 

BW Util details:
bwutil = 0.650109 
total_CMD = 1008489 
util_bw = 655628 
Wasted_Col = 294449 
Wasted_Row = 25602 
Idle = 32810 

BW Util Bottlenecks: 
RCDc_limit = 189181 
RCDWRc_limit = 42182 
WTRc_limit = 164749 
RTWc_limit = 432106 
CCDLc_limit = 163157 
rwq = 0 
CCDLc_limit_alone = 108549 
WTRc_limit_alone = 156186 
RTWc_limit_alone = 386061 

Commands details: 
total_CMD = 1008489 
n_nop = 568633 
Read = 262960 
Write = 0 
L2_Alloc = 0 
L2_WB = 64854 
n_act = 63038 
n_pre = 63022 
n_ref = 0 
n_req = 295387 
total_req = 327814 

Dual Bus Interface Util: 
issued_total_row = 126060 
issued_total_col = 327814 
Row_Bus_Util =  0.124999 
CoL_Bus_Util = 0.325055 
Either_Row_CoL_Bus_Util = 0.436154 
Issued_on_Two_Bus_Simul_Util = 0.013900 
issued_two_Eff = 0.031870 
queue_avg = 13.316694 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.3167
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1008489 n_nop=571336 n_act=61327 n_pre=61311 n_ref_event=94389567350800 n_req=295440 n_rd=263012 n_rd_L2_A=0 n_write=0 n_wr_bk=64856 bw_util=0.6502
n_activity=986481 dram_eff=0.6647
bk0: 16552a 725264i bk1: 16544a 734261i bk2: 16628a 728226i bk3: 16616a 732788i bk4: 16512a 732645i bk5: 16504a 735228i bk6: 16480a 717282i bk7: 16492a 730604i bk8: 16408a 729023i bk9: 16400a 731236i bk10: 16308a 730757i bk11: 16296a 734607i bk12: 16324a 725436i bk13: 16396a 735560i bk14: 16264a 727938i bk15: 16288a 732061i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792421
Row_Buffer_Locality_read = 0.835795
Row_Buffer_Locality_write = 0.440638
Bank_Level_Parallism = 4.821062
Bank_Level_Parallism_Col = 3.792564
Bank_Level_Parallism_Ready = 1.680906
write_to_read_ratio_blp_rw_average = 0.412787
GrpLevelPara = 2.583002 

BW Util details:
bwutil = 0.650216 
total_CMD = 1008489 
util_bw = 655736 
Wasted_Col = 292823 
Wasted_Row = 26743 
Idle = 33187 

BW Util Bottlenecks: 
RCDc_limit = 184992 
RCDWRc_limit = 41528 
WTRc_limit = 166762 
RTWc_limit = 421802 
CCDLc_limit = 163536 
rwq = 0 
CCDLc_limit_alone = 108659 
WTRc_limit_alone = 157816 
RTWc_limit_alone = 375871 

Commands details: 
total_CMD = 1008489 
n_nop = 571336 
Read = 263012 
Write = 0 
L2_Alloc = 0 
L2_WB = 64856 
n_act = 61327 
n_pre = 61311 
n_ref = 94389567350800 
n_req = 295440 
total_req = 327868 

Dual Bus Interface Util: 
issued_total_row = 122638 
issued_total_col = 327868 
Row_Bus_Util =  0.121606 
CoL_Bus_Util = 0.325108 
Either_Row_CoL_Bus_Util = 0.433473 
Issued_on_Two_Bus_Simul_Util = 0.013241 
issued_two_Eff = 0.030545 
queue_avg = 13.435984 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.436

========= L2 cache stats =========
L2_cache_bank[0]: Access = 351740, Miss = 197008, Miss_rate = 0.560, Pending_hits = 5847, Reservation_fails = 490
L2_cache_bank[1]: Access = 368676, Miss = 197068, Miss_rate = 0.535, Pending_hits = 6535, Reservation_fails = 151
L2_cache_bank[2]: Access = 365744, Miss = 197028, Miss_rate = 0.539, Pending_hits = 6286, Reservation_fails = 313
L2_cache_bank[3]: Access = 352696, Miss = 197072, Miss_rate = 0.559, Pending_hits = 4737, Reservation_fails = 155
L2_cache_bank[4]: Access = 368872, Miss = 197064, Miss_rate = 0.534, Pending_hits = 6624, Reservation_fails = 331
L2_cache_bank[5]: Access = 351164, Miss = 196996, Miss_rate = 0.561, Pending_hits = 5710, Reservation_fails = 130
L2_cache_bank[6]: Access = 352608, Miss = 197100, Miss_rate = 0.559, Pending_hits = 4591, Reservation_fails = 392
L2_cache_bank[7]: Access = 365604, Miss = 196980, Miss_rate = 0.539, Pending_hits = 6637, Reservation_fails = 148
L2_cache_bank[8]: Access = 351472, Miss = 197008, Miss_rate = 0.561, Pending_hits = 5677, Reservation_fails = 263
L2_cache_bank[9]: Access = 368040, Miss = 197032, Miss_rate = 0.535, Pending_hits = 6631, Reservation_fails = 134
L2_cache_bank[10]: Access = 365404, Miss = 197012, Miss_rate = 0.539, Pending_hits = 6415, Reservation_fails = 128
L2_cache_bank[11]: Access = 352732, Miss = 197080, Miss_rate = 0.559, Pending_hits = 4501, Reservation_fails = 163
L2_total_cache_accesses = 4314752
L2_total_cache_misses = 2364448
L2_total_cache_miss_rate = 0.5480
L2_total_cache_pending_hits = 70191
L2_total_cache_reservation_fails = 2798
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1879621
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 70067
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 394493
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1769
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1183479
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 196608
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 589824
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 448
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 914
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 30
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3527660
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 60
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 786432
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 600
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 1769
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 914
L2_cache_data_port_util = 0.221
L2_cache_fill_port_util = 0.172

icnt_total_pkts_mem_to_simt=4314752
icnt_total_pkts_simt_to_mem=1668527
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.0655
	minimum = 5
	maximum = 105
Network latency average = 12.0025
	minimum = 5
	maximum = 105
Slowest packet = 3835889
Flit latency average = 11.2447
	minimum = 5
	maximum = 105
Slowest flit = 4253864
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.262017
	minimum = 0.0917989 (at node 13)
	maximum = 0.483355 (at node 19)
Accepted packet rate average = 0.262017
	minimum = 0.1145 (at node 20)
	maximum = 0.388382 (at node 14)
Injected flit rate average = 0.290651
	minimum = 0.142926 (at node 6)
	maximum = 0.483355 (at node 19)
Accepted flit rate average= 0.290651
	minimum = 0.178934 (at node 20)
	maximum = 0.388382 (at node 14)
Injected packet length average = 1.10928
Accepted packet length average = 1.10928
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.181 (3 samples)
	minimum = 5 (3 samples)
	maximum = 126.667 (3 samples)
Network latency average = 12.1182 (3 samples)
	minimum = 5 (3 samples)
	maximum = 126.333 (3 samples)
Flit latency average = 11.3488 (3 samples)
	minimum = 5 (3 samples)
	maximum = 126.333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.26146 (3 samples)
	minimum = 0.0914303 (3 samples)
	maximum = 0.482827 (3 samples)
Accepted packet rate average = 0.26146 (3 samples)
	minimum = 0.114873 (3 samples)
	maximum = 0.388321 (3 samples)
Injected flit rate average = 0.290054 (3 samples)
	minimum = 0.14243 (3 samples)
	maximum = 0.482827 (3 samples)
Accepted flit rate average = 0.290054 (3 samples)
	minimum = 0.179215 (3 samples)
	maximum = 0.388321 (3 samples)
Injected packet size average = 1.10936 (3 samples)
Accepted packet size average = 1.10936 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 9 min, 57 sec (597 sec)
gpgpu_simulation_rate = 525605 (inst/sec)
gpgpu_simulation_rate = 1279 (cycle/sec)
gpgpu_silicon_slowdown = 547302x
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcb4fea2d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcb4fea2d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffcb4fea2c8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea2c4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea2c0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea2bc..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea2b8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea2b4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea2b0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea2ac..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea2a8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea2a4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea2a0..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffcb4fea29c..

GPGPU-Sim PTX: cudaLaunch for 0x0x55d8c79e6865 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z11hotspotOpt1PfS_S_fiiifffffff 
GPGPU-Sim PTX: pushing kernel '_Z11hotspotOpt1PfS_S_fiiifffffff' to stream 0, gridDim= (8,128,1) blockDim = (64,4,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z11hotspotOpt1PfS_S_fiiifffffff'
Destroy streams for kernel 4: size 0
kernel_name = _Z11hotspotOpt1PfS_S_fiiifffffff 
kernel_launch_uid = 4 
gpu_sim_cycle = 255139
gpu_sim_insn = 104595456
gpu_ipc =     409.9548
gpu_tot_sim_cycle = 1019148
gpu_tot_sim_insn = 418381824
gpu_tot_ipc =     410.5212
gpu_tot_issued_cta = 4096
gpu_occupancy = 60.2839% 
gpu_tot_occupancy = 60.3674% 
max_total_param_size = 0
gpu_stall_dramfull = 320
gpu_stall_icnt2sh    = 94
partiton_level_parallism =       1.4146
partiton_level_parallism_total  =       1.4126
partiton_level_parallism_util =       1.8258
partiton_level_parallism_util_total  =       1.8244
L2_BW  =     126.7444 GB/Sec
L2_BW_total  =     126.5644 GB/Sec
gpu_total_sim_rate=512095

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6684672
	L1I_total_cache_misses = 3337
	L1I_total_cache_miss_rate = 0.0005
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1C_cache:
	L1C_total_cache_accesses = 458752
	L1C_total_cache_misses = 844
	L1C_total_cache_miss_rate = 0.0018
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3389
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 672218
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 214878
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1177288
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2616813
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 457908
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 844
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3389
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 262144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 30
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6681335
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3337
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2064384
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 458752
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 262144
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6684672

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][LINE_ALLOC_FAIL] = 2616716
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 97
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 3389
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 30
ctas_completed 4096, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
27600, 27600, 27600, 27600, 27600, 27600, 27600, 27600, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 26800, 26800, 26800, 26800, 26800, 26800, 26800, 26800, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 27200, 
gpgpu_n_tot_thrd_icount = 419430400
gpgpu_n_tot_w_icount = 13107200
gpgpu_n_stall_shd_mem = 520927
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1177288
gpgpu_n_mem_write_global = 262144
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 30
gpgpu_n_load_insn  = 50331648
gpgpu_n_store_insn = 8388608
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14680064
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3389
gpgpu_stall_shd_mem[c_mem][resource_stall] = 3389
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 26018
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 491520
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:381963	W0_Idle:61548	W0_Scoreboard:16763493	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:13107200
single_issue_nums: WS0:6553600	WS1:6553600	
dual_issue_nums: WS0:0	WS1:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9418304 {8:1177288,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 35651584 {136:262144,}
traffic_breakdown_coretomem[INST_ACC_R] = 1200 {8:150,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2400 {40:60,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 188366080 {40:4709152,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8388608 {8:1048576,}
traffic_breakdown_memtocore[INST_ACC_R] = 24000 {40:600,}
maxmflatency = 847 
max_icnt2mem_latency = 686 
maxmrqlatency = 585 
max_icnt2sh_latency = 156 
averagemflatency = 200 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 34 
avg_icnt2sh_latency = 15 
mrq_lat_table:485629 	102153 	92821 	117479 	686870 	489707 	292912 	90837 	5568 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3780781 	1970730 	6277 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	99 	72 	8 	1198994 	135178 	87164 	17921 	176 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1323134 	2379365 	1518347 	509193 	27643 	106 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2032 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:       124        92        80        84        80        76       124       120       120       112        80        88        84        76        80        72 
dram[1]:        88       128        88        88        80        88       120       120       116       112        80        88        80        80        80        72 
dram[2]:        92       124        88        88        72        84       120       124       112       120        80        88        80        76        72        72 
dram[3]:       128        80        88        72        92        96       120       120       112       116        80        88        80        76        72        72 
dram[4]:       128        76        92        76        80        76       124       120       120       112        88        88        80        72        80        64 
dram[5]:        88       128        88        80        64        96       120       120       116       112        88        88        76        80        80        64 
maximum service time to same row:
dram[0]:     10659     11681     11264     12492     11619     11526     11889     11588     10951     17454     12978     12356     12217     12535     20160     20223 
dram[1]:     11140     11084     12325     12590     11883     11751     11627     12983     11821     17622     12502     12266     11466     13940     20255     20327 
dram[2]:     11444     10011     11642     12098     11353     10994     12612     10777     11372     17282     11494     10823     13419     13065     20450     20157 
dram[3]:     11530      9920     12248     11387     11474     10467     13010     10110     11676     17469     11890     11388     13690     12676     20162     19999 
dram[4]:     10730     10361     12190     11931     11352     10412     11458     11508     17222     17490     12138     11594     13680     12326     20113     20132 
dram[5]:     10342     10537     11723     12080     11381     11110     12486     11168     17377     17626     13272     11282     13192     13266     20056     20169 
average row accesses per activate:
dram[0]:  4.881877  4.820094  4.729358  4.861752  4.623006  4.822057  4.639307  4.719908  4.616194  4.665714  4.839194  4.819166  4.617404  4.786646  4.513265  4.601467 
dram[1]:  4.734709  5.008710  4.776258  5.139084  4.769290  5.058847  4.573442  5.170159  4.714669  4.865488  4.912119  5.108052  4.624647  5.071885  4.595872  4.862309 
dram[2]:  4.769497  4.683554  4.859945  4.656773  4.752414  4.600672  4.703280  4.550628  4.701489  4.554067  4.890154  4.851683  4.722915  4.498631  4.574524  4.437568 
dram[3]:  5.116395  4.703514  5.037548  4.692687  5.032284  4.667425  5.040065  4.563286  4.925185  4.555576  5.231673  4.794832  5.012815  4.570475  4.731015  4.489011 
dram[4]:  4.884327  4.770444  4.740882  4.702657  4.731529  4.662377  4.718929  4.576737  4.575350  4.554356  4.936114  4.808364  4.644193  4.711421  4.611006  4.543752 
dram[5]:  4.765793  5.013377  4.806926  5.003223  4.833889  4.948826  4.608371  4.941082  4.739938  4.825153  4.831428  5.002043  4.726504  4.948918  4.598384  4.674042 
average row locality = 2363988/496183 = 4.764347
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:      5376      5376      5376      5374      5328      5328      5504      5504      5416      5414      5440      5446      5488      5490      5412      5412 
dram[1]:      5376      5376      5376      5376      5328      5328      5504      5504      5416      5416      5444      5448      5488      5488      5408      5408 
dram[2]:      5376      5376      5376      5376      5328      5344      5504      5504      5418      5410      5434      5450      5484      5486      5416      5404 
dram[3]:      5376      5376      5376      5376      5328      5344      5504      5504      5410      5416      5438      5456      5494      5480      5414      5404 
dram[4]:      5376      5376      5376      5374      5328      5344      5504      5504      5410      5412      5450      5450      5494      5482      5404      5410 
dram[5]:      5376      5376      5374      5376      5328      5344      5504      5504      5416      5404      5458      5450      5488      5490      5400      5404 
total dram writes = 520136
bank skew: 5504/5328 = 1.03
chip skew: 86696/86684 = 1.00
average mf latency per bank:
dram[0]:       2189      2318      2209      2293      2177      2279      2182      2284      2151      2243      2163      2270      2150      2242      2173      2244
dram[1]:       2297      2221      2270      2205      2280      2227      2259      2181      2244      2173      2238      2186      2252      2148      2239      2159
dram[2]:       2315      2194      2292      2207      2277      2179      2285      2188      2253      2173      2267      2159      2240      2170      2240      2165
dram[3]:       2238      2289      2199      2280      2207      2275      2158      2253      2168      2249      2203      2239      2143      2259      2158      2248
dram[4]:       2186      2313      2209      2281      2179      2280      2175      2270      2164      2261      2150      2279      2164      2250      2166      2241
dram[5]:       2306      2228      2267      2199      2283      2220      2270      2176      2250      2170      2229      2180      2245      2155      2232      2160
maximum mf latency per bank:
dram[0]:        624       718       731       700       580       555       829       602       644       664       601       599       579       617       637       726
dram[1]:        668       689       712       666       607       672       654       696       593       643       634       664       700       624       657       606
dram[2]:        754       758       668       675       615       593       611       635       613       672       675       636       705       665       638       769
dram[3]:        609       659       683       598       635       676       628       687       847       698       602       596       619       656       550       712
dram[4]:        634       608       638       639       598       669       646       705       662       646       569       645       673       719       673       664
dram[5]:        672       610       628       792       671       602       686       606       681       627       599       645       591       645       640       747
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1345272 n_nop=759489 n_act=83473 n_pre=83457 n_ref_event=94389564759632 n_req=393990 n_rd=350648 n_rd_L2_A=0 n_write=0 n_wr_bk=86684 bw_util=0.6502
n_activity=1318185 dram_eff=0.6635
bk0: 22068a 972680i bk1: 22068a 974214i bk2: 22056a 969817i bk3: 22176a 969651i bk4: 21972a 968255i bk5: 21996a 976967i bk6: 21892a 964873i bk7: 21952a 964477i bk8: 21864a 966474i bk9: 21788a 971653i bk10: 21776a 974473i bk11: 21768a 977518i bk12: 21876a 960620i bk13: 21844a 968924i bk14: 21792a 967672i bk15: 21760a 971398i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.788134
Row_Buffer_Locality_read = 0.832091
Row_Buffer_Locality_write = 0.432514
Bank_Level_Parallism = 4.858461
Bank_Level_Parallism_Col = 0.673530
Bank_Level_Parallism_Ready = 1.672490
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 0.000000 

BW Util details:
bwutil = 0.650176 
total_CMD = 1345272 
util_bw = 874664 
Wasted_Col = 394167 
Wasted_Row = 35094 
Idle = 41347 

BW Util Bottlenecks: 
RCDc_limit = 251589 
RCDWRc_limit = 55839 
WTRc_limit = 226360 
RTWc_limit = 577166 
CCDLc_limit = 221117 
rwq = 0 
CCDLc_limit_alone = 146051 
WTRc_limit_alone = 213922 
RTWc_limit_alone = 514538 

Commands details: 
total_CMD = 1345272 
n_nop = 759489 
Read = 350648 
Write = 0 
L2_Alloc = 0 
L2_WB = 86684 
n_act = 83473 
n_pre = 83457 
n_ref = 94389564759632 
n_req = 393990 
total_req = 437332 

Dual Bus Interface Util: 
issued_total_row = 166930 
issued_total_col = 437332 
Row_Bus_Util =  0.124086 
CoL_Bus_Util = 0.325088 
Either_Row_CoL_Bus_Util = 0.435438 
Issued_on_Two_Bus_Simul_Util = 0.013736 
issued_two_Eff = 0.031546 
queue_avg = 13.132495 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.1325
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 1019206 -   mf: uid=15517816, sid4294967295:w4294967295, part=1, addr=0xc09fe580, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1019106), 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1345272 n_nop=763742 n_act=80969 n_pre=80953 n_ref_event=4560869750798743682 n_req=394042 n_rd=350700 n_rd_L2_A=0 n_write=0 n_wr_bk=86684 bw_util=0.6503
n_activity=1316119 dram_eff=0.6647
bk0: 22084a 967877i bk1: 22040a 974580i bk2: 22096a 972275i bk3: 22216a 974472i bk4: 21936a 971133i bk5: 22008a 984144i bk6: 21908a 956967i bk7: 21920a 979980i bk8: 21912a 968611i bk9: 21780a 973804i bk10: 21760a 979521i bk11: 21764a 984837i bk12: 21836a 964076i bk13: 21880a 975920i bk14: 21792a 963432i bk15: 21768a 977385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.794517
Row_Buffer_Locality_read = 0.837927
Row_Buffer_Locality_write = 0.443265
Bank_Level_Parallism = 4.832405
Bank_Level_Parallism_Col = 3.815842
Bank_Level_Parallism_Ready = 1.682044
write_to_read_ratio_blp_rw_average = 0.418205
GrpLevelPara = 2.574615 

BW Util details:
bwutil = 0.650254 
total_CMD = 1345272 
util_bw = 874768 
Wasted_Col = 390552 
Wasted_Row = 35949 
Idle = 44003 

BW Util Bottlenecks: 
RCDc_limit = 243962 
RCDWRc_limit = 54575 
WTRc_limit = 218912 
RTWc_limit = 569808 
CCDLc_limit = 220702 
rwq = 0 
CCDLc_limit_alone = 145862 
WTRc_limit_alone = 206952 
RTWc_limit_alone = 506928 

Commands details: 
total_CMD = 1345272 
n_nop = 763742 
Read = 350700 
Write = 0 
L2_Alloc = 0 
L2_WB = 86684 
n_act = 80969 
n_pre = 80953 
n_ref = 4560869750798743682 
n_req = 394042 
total_req = 437384 

Dual Bus Interface Util: 
issued_total_row = 161922 
issued_total_col = 437384 
Row_Bus_Util =  0.120364 
CoL_Bus_Util = 0.325127 
Either_Row_CoL_Bus_Util = 0.432277 
Issued_on_Two_Bus_Simul_Util = 0.013214 
issued_two_Eff = 0.030568 
queue_avg = 13.362944 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.3629
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 1): 
Ready @ 1019235 -   mf: uid=15517817, sid4294967295:w4294967295, part=2, addr=0xc0ef6680, store, size=128, L2_WRBK  status = IN_PARTITION_DRAM_LATENCY_QUEUE (1019135), 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1345272 n_nop=757908 n_act=84330 n_pre=84314 n_ref_event=0 n_req=393995 n_rd=350652 n_rd_L2_A=0 n_write=0 n_wr_bk=86686 bw_util=0.6502
n_activity=1317700 dram_eff=0.6638
bk0: 22080a 967776i bk1: 22088a 966700i bk2: 22088a 979233i bk3: 22100a 964726i bk4: 21944a 975180i bk5: 21960a 964835i bk6: 21912a 966879i bk7: 21876a 958245i bk8: 21908a 968061i bk9: 21764a 964362i bk10: 21768a 980281i bk11: 21776a 970861i bk12: 21888a 969094i bk13: 21896a 953882i bk14: 21784a 967268i bk15: 21820a 960617i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.785962
Row_Buffer_Locality_read = 0.830416
Row_Buffer_Locality_write = 0.426320
Bank_Level_Parallism = 4.892354
Bank_Level_Parallism_Col = 3.817581
Bank_Level_Parallism_Ready = 1.672929
write_to_read_ratio_blp_rw_average = 0.416265
GrpLevelPara = 2.591857 

BW Util details:
bwutil = 0.650185 
total_CMD = 1345272 
util_bw = 874676 
Wasted_Col = 394864 
Wasted_Row = 33837 
Idle = 41895 

BW Util Bottlenecks: 
RCDc_limit = 253568 
RCDWRc_limit = 56676 
WTRc_limit = 227924 
RTWc_limit = 584155 
CCDLc_limit = 221843 
rwq = 0 
CCDLc_limit_alone = 146131 
WTRc_limit_alone = 215529 
RTWc_limit_alone = 520838 

Commands details: 
total_CMD = 1345272 
n_nop = 757908 
Read = 350652 
Write = 0 
L2_Alloc = 0 
L2_WB = 86686 
n_act = 84330 
n_pre = 84314 
n_ref = 0 
n_req = 393995 
total_req = 437338 

Dual Bus Interface Util: 
issued_total_row = 168644 
issued_total_col = 437338 
Row_Bus_Util =  0.125361 
CoL_Bus_Util = 0.325093 
Either_Row_CoL_Bus_Util = 0.436614 
Issued_on_Two_Bus_Simul_Util = 0.013840 
issued_two_Eff = 0.031698 
queue_avg = 13.235936 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.2359
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1345272 n_nop=762132 n_act=81871 n_pre=81855 n_ref_event=13984 n_req=394000 n_rd=350652 n_rd_L2_A=0 n_write=0 n_wr_bk=86696 bw_util=0.6502
n_activity=1317067 dram_eff=0.6641
bk0: 22060a 980950i bk1: 22076a 965214i bk2: 22132a 971609i bk3: 22080a 963289i bk4: 21964a 987854i bk5: 21944a 968493i bk6: 21904a 982103i bk7: 21908a 957072i bk8: 21916a 974688i bk9: 21760a 962628i bk10: 21760a 983437i bk11: 21764a 971166i bk12: 21896a 977419i bk13: 21904a 959483i bk14: 21776a 974924i bk15: 21808a 964862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792206
Row_Buffer_Locality_read = 0.835960
Row_Buffer_Locality_write = 0.438267
Bank_Level_Parallism = 4.847319
Bank_Level_Parallism_Col = 3.818584
Bank_Level_Parallism_Ready = 1.681669
write_to_read_ratio_blp_rw_average = 0.416506
GrpLevelPara = 2.578770 

BW Util details:
bwutil = 0.650200 
total_CMD = 1345272 
util_bw = 874696 
Wasted_Col = 391151 
Wasted_Row = 36140 
Idle = 43285 

BW Util Bottlenecks: 
RCDc_limit = 246718 
RCDWRc_limit = 55051 
WTRc_limit = 222764 
RTWc_limit = 568934 
CCDLc_limit = 219159 
rwq = 0 
CCDLc_limit_alone = 144657 
WTRc_limit_alone = 210629 
RTWc_limit_alone = 506567 

Commands details: 
total_CMD = 1345272 
n_nop = 762132 
Read = 350652 
Write = 0 
L2_Alloc = 0 
L2_WB = 86696 
n_act = 81871 
n_pre = 81855 
n_ref = 13984 
n_req = 394000 
total_req = 437348 

Dual Bus Interface Util: 
issued_total_row = 163726 
issued_total_col = 437348 
Row_Bus_Util =  0.121705 
CoL_Bus_Util = 0.325100 
Either_Row_CoL_Bus_Util = 0.433474 
Issued_on_Two_Bus_Simul_Util = 0.013331 
issued_two_Eff = 0.030754 
queue_avg = 13.342464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.3425
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1345272 n_nop=758674 n_act=83890 n_pre=83874 n_ref_event=0 n_req=393935 n_rd=350588 n_rd_L2_A=0 n_write=0 n_wr_bk=86694 bw_util=0.6501
n_activity=1316767 dram_eff=0.6642
bk0: 22056a 972845i bk1: 22104a 968027i bk2: 22140a 971907i bk3: 22096a 964540i bk4: 21992a 968593i bk5: 21964a 968853i bk6: 21928a 965585i bk7: 21880a 960417i bk8: 21796a 962226i bk9: 21760a 962322i bk10: 21768a 980935i bk11: 21764a 971442i bk12: 21844a 962444i bk13: 21928a 968626i bk14: 21764a 967945i bk15: 21804a 969315i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.787046
Row_Buffer_Locality_read = 0.831164
Row_Buffer_Locality_write = 0.430226
Bank_Level_Parallism = 4.888463
Bank_Level_Parallism_Col = 3.821627
Bank_Level_Parallism_Ready = 1.677130
write_to_read_ratio_blp_rw_average = 0.417506
GrpLevelPara = 2.592597 

BW Util details:
bwutil = 0.650102 
total_CMD = 1345272 
util_bw = 874564 
Wasted_Col = 394069 
Wasted_Row = 34018 
Idle = 42621 

BW Util Bottlenecks: 
RCDc_limit = 252432 
RCDWRc_limit = 56449 
WTRc_limit = 224702 
RTWc_limit = 580752 
CCDLc_limit = 219501 
rwq = 0 
CCDLc_limit_alone = 144633 
WTRc_limit_alone = 212788 
RTWc_limit_alone = 517798 

Commands details: 
total_CMD = 1345272 
n_nop = 758674 
Read = 350588 
Write = 0 
L2_Alloc = 0 
L2_WB = 86694 
n_act = 83890 
n_pre = 83874 
n_ref = 0 
n_req = 393935 
total_req = 437282 

Dual Bus Interface Util: 
issued_total_row = 167764 
issued_total_col = 437282 
Row_Bus_Util =  0.124706 
CoL_Bus_Util = 0.325051 
Either_Row_CoL_Bus_Util = 0.436044 
Issued_on_Two_Bus_Simul_Util = 0.013713 
issued_two_Eff = 0.031449 
queue_avg = 13.219260 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.2193
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=6 tCCD=2, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1345272 n_nop=762405 n_act=81650 n_pre=81634 n_ref_event=94389567350800 n_req=394026 n_rd=350680 n_rd_L2_A=0 n_write=0 n_wr_bk=86692 bw_util=0.6502
n_activity=1317250 dram_eff=0.6641
bk0: 22056a 965538i bk1: 22048a 978215i bk2: 22160a 969127i bk3: 22148a 979852i bk4: 21984a 975687i bk5: 21988a 978115i bk6: 21912a 958527i bk7: 21904a 974021i bk8: 21788a 971717i bk9: 21776a 973494i bk10: 21776a 975637i bk11: 21760a 977955i bk12: 21848a 965899i bk13: 21960a 979152i bk14: 21768a 968883i bk15: 21804a 973798i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792780
Row_Buffer_Locality_read = 0.836113
Row_Buffer_Locality_write = 0.442209
Bank_Level_Parallism = 4.831807
Bank_Level_Parallism_Col = 3.806931
Bank_Level_Parallism_Ready = 1.677596
write_to_read_ratio_blp_rw_average = 0.415917
GrpLevelPara = 2.580257 

BW Util details:
bwutil = 0.650236 
total_CMD = 1345272 
util_bw = 874744 
Wasted_Col = 391702 
Wasted_Row = 35512 
Idle = 43314 

BW Util Bottlenecks: 
RCDc_limit = 246929 
RCDWRc_limit = 55442 
WTRc_limit = 223766 
RTWc_limit = 567776 
CCDLc_limit = 220395 
rwq = 0 
CCDLc_limit_alone = 145095 
WTRc_limit_alone = 211465 
RTWc_limit_alone = 504777 

Commands details: 
total_CMD = 1345272 
n_nop = 762405 
Read = 350680 
Write = 0 
L2_Alloc = 0 
L2_WB = 86692 
n_act = 81650 
n_pre = 81634 
n_ref = 94389567350800 
n_req = 394026 
total_req = 437372 

Dual Bus Interface Util: 
issued_total_row = 163284 
issued_total_col = 437372 
Row_Bus_Util =  0.121376 
CoL_Bus_Util = 0.325118 
Either_Row_CoL_Bus_Util = 0.433271 
Issued_on_Two_Bus_Simul_Util = 0.013223 
issued_two_Eff = 0.030520 
queue_avg = 13.266832 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=13.2668

========= L2 cache stats =========
L2_cache_bank[0]: Access = 469404, Miss = 262672, Miss_rate = 0.560, Pending_hits = 7663, Reservation_fails = 550
L2_cache_bank[1]: Access = 491172, Miss = 262728, Miss_rate = 0.535, Pending_hits = 8633, Reservation_fails = 206
L2_cache_bank[2]: Access = 488528, Miss = 262700, Miss_rate = 0.538, Pending_hits = 8674, Reservation_fails = 354
L2_cache_bank[3]: Access = 470552, Miss = 262752, Miss_rate = 0.558, Pending_hits = 6393, Reservation_fails = 204
L2_cache_bank[4]: Access = 491492, Miss = 262748, Miss_rate = 0.535, Pending_hits = 8732, Reservation_fails = 372
L2_cache_bank[5]: Access = 468976, Miss = 262672, Miss_rate = 0.560, Pending_hits = 7676, Reservation_fails = 186
L2_cache_bank[6]: Access = 470776, Miss = 262784, Miss_rate = 0.558, Pending_hits = 6113, Reservation_fails = 452
L2_cache_bank[7]: Access = 488364, Miss = 262636, Miss_rate = 0.538, Pending_hits = 8903, Reservation_fails = 200
L2_cache_bank[8]: Access = 469192, Miss = 262664, Miss_rate = 0.560, Pending_hits = 7562, Reservation_fails = 314
L2_cache_bank[9]: Access = 490864, Miss = 262692, Miss_rate = 0.535, Pending_hits = 8714, Reservation_fails = 190
L2_cache_bank[10]: Access = 488392, Miss = 262668, Miss_rate = 0.538, Pending_hits = 8642, Reservation_fails = 165
L2_cache_bank[11]: Access = 470676, Miss = 262780, Miss_rate = 0.558, Pending_hits = 6175, Reservation_fails = 224
L2_total_cache_accesses = 5758388
L2_total_cache_misses = 3152496
L2_total_cache_miss_rate = 0.5475
L2_total_cache_pending_hits = 93880
L2_total_cache_reservation_fails = 3417
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2511520
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 93756
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 525969
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1577907
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 44
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 12
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 115
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 3
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 262144
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 786432
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 448
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 112
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 914
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 30
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4709152
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 60
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1048576
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 600
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 2388
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 115
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 914
L2_cache_data_port_util = 0.221
L2_cache_fill_port_util = 0.172

icnt_total_pkts_mem_to_simt=5758388
icnt_total_pkts_simt_to_mem=2226044
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.398
	minimum = 5
	maximum = 104
Network latency average = 12.332
	minimum = 5
	maximum = 104
Slowest packet = 5814533
Flit latency average = 11.5445
	minimum = 5
	maximum = 104
Slowest flit = 6448994
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.261955
	minimum = 0.0927298 (at node 3)
	maximum = 0.482043 (at node 25)
Accepted packet rate average = 0.261955
	minimum = 0.115294 (at node 15)
	maximum = 0.385954 (at node 14)
Injected flit rate average = 0.290496
	minimum = 0.143824 (at node 11)
	maximum = 0.482043 (at node 25)
Accepted flit rate average= 0.290496
	minimum = 0.179518 (at node 15)
	maximum = 0.385954 (at node 14)
Injected packet length average = 1.10895
Accepted packet length average = 1.10895
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.2353 (4 samples)
	minimum = 5 (4 samples)
	maximum = 121 (4 samples)
Network latency average = 12.1717 (4 samples)
	minimum = 5 (4 samples)
	maximum = 120.75 (4 samples)
Flit latency average = 11.3977 (4 samples)
	minimum = 5 (4 samples)
	maximum = 120.75 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.261584 (4 samples)
	minimum = 0.0917552 (4 samples)
	maximum = 0.482631 (4 samples)
Accepted packet rate average = 0.261584 (4 samples)
	minimum = 0.114978 (4 samples)
	maximum = 0.387729 (4 samples)
Injected flit rate average = 0.290164 (4 samples)
	minimum = 0.142778 (4 samples)
	maximum = 0.482631 (4 samples)
Accepted flit rate average = 0.290164 (4 samples)
	minimum = 0.179291 (4 samples)
	maximum = 0.387729 (4 samples)
Injected packet size average = 1.10926 (4 samples)
Accepted packet size average = 1.10926 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 37 sec (817 sec)
gpgpu_simulation_rate = 512095 (inst/sec)
gpgpu_simulation_rate = 1247 (cycle/sec)
gpgpu_silicon_slowdown = 561347x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Time: 816.007 (s)
Accuracy: 1.283636e-05
GPGPU-Sim: *** exit detected ***
