{"url": "https://duttgroup.ics.uci.edu/publications/?limit=8", "content": "<!DOCTYPE html>\n<html lang=\"en-US\">\n<head>\n<meta charset=\"UTF-8\">\n<meta name=\"viewport\" content=\"width=device-width, initial-scale=1\">\n<link rel=\"profile\" href=\"http://gmpg.org/xfn/11\">\n\n<title>Publications &#8211; Dutt Research Group</title>\n<link rel='dns-prefetch' href='//fonts.googleapis.com' />\n<link rel='dns-prefetch' href='//cdn.jsdelivr.net' />\n<link rel='dns-prefetch' href='//s.w.org' />\n<link rel=\"alternate\" type=\"application/rss+xml\" title=\"Dutt Research Group &raquo; Feed\" href=\"https://duttgroup.ics.uci.edu/feed/\" />\n<link rel=\"alternate\" type=\"application/rss+xml\" title=\"Dutt Research Group &raquo; Comments Feed\" href=\"https://duttgroup.ics.uci.edu/comments/feed/\" />\n\t\t<script type=\"text/javascript\">\n\t\t\twindow._wpemojiSettings = {\"baseUrl\":\"https:\\/\\/s.w.org\\/images\\/core\\/emoji\\/12.0.0-1\\/72x72\\/\",\"ext\":\".png\",\"svgUrl\":\"https:\\/\\/s.w.org\\/images\\/core\\/emoji\\/12.0.0-1\\/svg\\/\",\"svgExt\":\".svg\",\"source\":{\"concatemoji\":\"https:\\/\\/duttgroup.ics.uci.edu\\/wp-includes\\/js\\/wp-emoji-release.min.js?ver=5.2.3\"}};\n\t\t\t!function(a,b,c){function d(a,b){var c=String.fromCharCode;l.clearRect(0,0,k.width,k.height),l.fillText(c.apply(this,a),0,0);var d=k.toDataURL();l.clearRect(0,0,k.width,k.height),l.fillText(c.apply(this,b),0,0);var e=k.toDataURL();return d===e}function e(a){var b;if(!l||!l.fillText)return!1;switch(l.textBaseline=\"top\",l.font=\"600 32px Arial\",a){case\"flag\":return!(b=d([55356,56826,55356,56819],[55356,56826,8203,55356,56819]))&&(b=d([55356,57332,56128,56423,56128,56418,56128,56421,56128,56430,56128,56423,56128,56447],[55356,57332,8203,56128,56423,8203,56128,56418,8203,56128,56421,8203,56128,56430,8203,56128,56423,8203,56128,56447]),!b);case\"emoji\":return b=d([55357,56424,55356,57342,8205,55358,56605,8205,55357,56424,55356,57340],[55357,56424,55356,57342,8203,55358,56605,8203,55357,56424,55356,57340]),!b}return!1}function f(a){var c=b.createElement(\"script\");c.src=a,c.defer=c.type=\"text/javascript\",b.getElementsByTagName(\"head\")[0].appendChild(c)}var g,h,i,j,k=b.createElement(\"canvas\"),l=k.getContext&&k.getContext(\"2d\");for(j=Array(\"flag\",\"emoji\"),c.supports={everything:!0,everythingExceptFlag:!0},i=0;i<j.length;i++)c.supports[j[i]]=e(j[i]),c.supports.everything=c.supports.everything&&c.supports[j[i]],\"flag\"!==j[i]&&(c.supports.everythingExceptFlag=c.supports.everythingExceptFlag&&c.supports[j[i]]);c.supports.everythingExceptFlag=c.supports.everythingExceptFlag&&!c.supports.flag,c.DOMReady=!1,c.readyCallback=function(){c.DOMReady=!0},c.supports.everything||(h=function(){c.readyCallback()},b.addEventListener?(b.addEventListener(\"DOMContentLoaded\",h,!1),a.addEventListener(\"load\",h,!1)):(a.attachEvent(\"onload\",h),b.attachEvent(\"onreadystatechange\",function(){\"complete\"===b.readyState&&c.readyCallback()})),g=c.source||{},g.concatemoji?f(g.concatemoji):g.wpemoji&&g.twemoji&&(f(g.twemoji),f(g.wpemoji)))}(window,document,window._wpemojiSettings);\n\t\t</script>\n\t\t<style type=\"text/css\">\nimg.wp-smiley,\nimg.emoji {\n\tdisplay: inline !important;\n\tborder: none !important;\n\tbox-shadow: none !important;\n\theight: 1em !important;\n\twidth: 1em !important;\n\tmargin: 0 .07em !important;\n\tvertical-align: -0.1em !important;\n\tbackground: none !important;\n\tpadding: 0 !important;\n}\n</style>\n\t<link rel='stylesheet' id='wp-block-library-css'  href='https://duttgroup.ics.uci.edu/wp-includes/css/dist/block-library/style.min.css?ver=5.2.3' type='text/css' media='all' />\n<link rel='stylesheet' id='wp-block-library-theme-css'  href='https://duttgroup.ics.uci.edu/wp-includes/css/dist/block-library/theme.min.css?ver=5.2.3' type='text/css' media='all' />\n<link rel='stylesheet' id='contact-form-7-css'  href='https://duttgroup.ics.uci.edu/wp-content/drg/plugins/contact-form-7/includes/css/styles.css?ver=5.1.4' type='text/css' media='all' />\n<link rel='stylesheet' id='rbuilder-fa5-css'  href='https://duttgroup.ics.uci.edu/wp-content/drg/plugins/resume-builder/assets/css/fontawesome-all.min.css?ver=5.1.0' type='text/css' media='all' />\n<link rel='stylesheet' id='font-awesome-css'  href='https://duttgroup.ics.uci.edu/wp-content/drg/plugins/elementor/assets/lib/font-awesome/css/font-awesome.min.css?ver=4.7.0' type='text/css' media='all' />\n<link rel='stylesheet' id='chld_thm_cfg_parent-css'  href='https://duttgroup.ics.uci.edu/wp-content/drg/themes/hitmag/style.css?ver=5.2.3' type='text/css' media='all' />\n<link rel='stylesheet' id='hitmag-fonts-css'  href='https://fonts.googleapis.com/css?family=Ubuntu%3A400%2C500%2C700%7CLato%3A400%2C700%2C400italic%2C700italic%7COpen+Sans%3A400%2C400italic%2C700&#038;subset=latin%2Clatin-ext' type='text/css' media='all' />\n<link rel='stylesheet' id='hitmag-style-css'  href='https://duttgroup.ics.uci.edu/wp-content/drg/themes/hitmag-child/style.css?ver=1.1.8.1532040112' type='text/css' media='all' />\n<link rel='stylesheet' id='jquery-flexslider-css'  href='https://duttgroup.ics.uci.edu/wp-content/drg/themes/hitmag/css/flexslider.css?ver=5.2.3' type='text/css' media='screen' />\n<link rel='stylesheet' id='jquery-magnific-popup-css'  href='https://duttgroup.ics.uci.edu/wp-content/drg/themes/hitmag/css/magnific-popup.css?ver=5.2.3' type='text/css' media='all' />\n<link rel='stylesheet' id='bfa-font-awesome-css'  href='//cdn.jsdelivr.net/fontawesome/4.7.0/css/font-awesome.min.css?ver=4.7.0' type='text/css' media='all' />\n<link rel='stylesheet' id='chld_thm_cfg_separate-css'  href='https://duttgroup.ics.uci.edu/wp-content/drg/themes/hitmag-child/ctc-style.css?ver=1.1.8.1532040112' type='text/css' media='all' />\n<link rel='stylesheet' id='rbuilder-styling-css'  href='https://duttgroup.ics.uci.edu/wp-content/drg/plugins/resume-builder/assets/css/style.min.css?ver=2.0.6' type='text/css' media='all' />\n<style id='rbuilder-styling-inline-css' type='text/css'>\nhtml { font-size:16px; }/* Heading Color */.rb-resume-section-heading { color:#f35e46; }.rb-resume-skills .rb-resume-skills-block .rb-resume-skill-rating .far,.rb-resume-skills .rb-resume-skills-block .rb-resume-skill-rating .fas,.rb-resume-skills .rb-resume-skills-block .rb-resume-skill-rating .fal { color:#f7b94f; }\n</style>\n<script type='text/javascript' src='https://duttgroup.ics.uci.edu/wp-includes/js/jquery/jquery.js?ver=1.12.4-wp'></script>\n<script type='text/javascript' src='https://duttgroup.ics.uci.edu/wp-includes/js/jquery/jquery-migrate.min.js?ver=1.4.1'></script>\n<!--[if lt IE 9]>\n<script type='text/javascript' src='https://duttgroup.ics.uci.edu/wp-content/drg/themes/hitmag/js/html5shiv.min.js?ver=5.2.3'></script>\n<![endif]-->\n<link rel='https://api.w.org/' href='https://duttgroup.ics.uci.edu/wp-json/' />\n<link rel=\"EditURI\" type=\"application/rsd+xml\" title=\"RSD\" href=\"https://duttgroup.ics.uci.edu/xmlrpc.php?rsd\" />\n<link rel=\"wlwmanifest\" type=\"application/wlwmanifest+xml\" href=\"https://duttgroup.ics.uci.edu/wp-includes/wlwmanifest.xml\" /> \n<meta name=\"generator\" content=\"WordPress 5.2.3\" />\n<link rel=\"canonical\" href=\"https://duttgroup.ics.uci.edu/publications/\" />\n<link rel='shortlink' href='https://duttgroup.ics.uci.edu/?p=146' />\n<link rel=\"alternate\" type=\"application/json+oembed\" href=\"https://duttgroup.ics.uci.edu/wp-json/oembed/1.0/embed?url=https%3A%2F%2Fduttgroup.ics.uci.edu%2Fpublications%2F\" />\n<link rel=\"alternate\" type=\"text/xml+oembed\" href=\"https://duttgroup.ics.uci.edu/wp-json/oembed/1.0/embed?url=https%3A%2F%2Fduttgroup.ics.uci.edu%2Fpublications%2F&#038;format=xml\" />\n<script>readMoreArgs = []</script><script type=\"text/javascript\">\r\n\t\t\t\tEXPM_VERSION=2.37;EXPM_AJAX_URL='https://duttgroup.ics.uci.edu/wp-admin/admin-ajax.php';\r\n\t\t\tfunction yrmAddEvent(element, eventName, fn) {\r\n\t\t\t\tif (element.addEventListener)\r\n\t\t\t\t\telement.addEventListener(eventName, fn, false);\r\n\t\t\t\telse if (element.attachEvent)\r\n\t\t\t\t\telement.attachEvent('on' + eventName, fn);\r\n\t\t\t}\r\n\t\t\t</script>\r\n<!-- teachPress -->\r\n<script type=\"text/javascript\" src=\"https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/js/frontend.js?ver=6.2.4\"></script>\r\n<link type=\"text/css\" href=\"https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/styles/teachpress_front.css?ver=6.2.4\" rel=\"stylesheet\" />\r\n<!-- END teachPress -->\r\n\t\t<style type=\"text/css\">\r\n\t\t\t\r\n\t\t\tbutton,\r\n\t\t\tinput[type=\"button\"],\r\n\t\t\tinput[type=\"reset\"],\r\n\t\t\tinput[type=\"submit\"] {\r\n\t\t\t\tbackground: #001e7e;\r\n\t\t\t}\r\n\r\n            .th-readmore {\r\n                background: #001e7e;\r\n            }           \r\n\r\n            a:hover {\r\n                color: #001e7e;\r\n            } \r\n\r\n            .main-navigation a:hover {\r\n                background-color: #001e7e;\r\n            }\r\n\r\n            .main-navigation .current_page_item > a,\r\n            .main-navigation .current-menu-item > a,\r\n            .main-navigation .current_page_ancestor > a,\r\n            .main-navigation .current-menu-ancestor > a {\r\n                background-color: #001e7e;\r\n            }\r\n\r\n            #main-nav-button:hover {\r\n                background-color: #001e7e;\r\n            }\r\n\r\n            .post-navigation .post-title:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .top-navigation a:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .top-navigation ul ul a:hover {\r\n                background: #001e7e;\r\n            }\r\n\r\n            #top-nav-button:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .responsive-mainnav li a:hover,\r\n            .responsive-topnav li a:hover {\r\n                background: #001e7e;\r\n            }\r\n\r\n            #hm-search-form .search-form .search-submit {\r\n                background-color: #001e7e;\r\n            }\r\n\r\n            .nav-links .current {\r\n                background: #001e7e;\r\n            }\r\n\r\n            .elementor-widget-container h5,\r\n            .widget-title {\r\n                border-bottom: 2px solid #001e7e;\r\n            }\r\n\r\n            .footer-widget-title {\r\n                border-bottom: 2px solid #001e7e;\r\n            }\r\n\r\n            .widget-area a:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .footer-widget-area .widget a:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .site-info a:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .search-form .search-submit {\r\n                background: #001e7e;\r\n            }\r\n\r\n            .hmb-entry-title a:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .hmb-entry-meta a:hover,\r\n            .hms-meta a:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .hms-title a:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .hmw-grid-post .post-title a:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .footer-widget-area .hmw-grid-post .post-title a:hover,\r\n            .footer-widget-area .hmb-entry-title a:hover,\r\n            .footer-widget-area .hms-title a:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .hm-tabs-wdt .ui-state-active {\r\n                border-bottom: 2px solid #001e7e;\r\n            }\r\n\r\n            a.hm-viewall {\r\n                background: #001e7e;\r\n            }\r\n\r\n            #hitmag-tags a,\r\n            .widget_tag_cloud .tagcloud a {\r\n                background: #001e7e;\r\n            }\r\n\r\n            .site-title a {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .hitmag-post .entry-title a:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .hitmag-post .entry-meta a:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .cat-links a {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .hitmag-single .entry-meta a:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .hitmag-single .author a:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .hm-author-content .author-posts-link {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .hm-tags-links a:hover {\r\n                background: #001e7e;\r\n            }\r\n\r\n            .hm-tagged {\r\n                background: #001e7e;\r\n            }\r\n\r\n            .hm-edit-link a.post-edit-link {\r\n                background: #001e7e;\r\n            }\r\n\r\n            .arc-page-title {\r\n                border-bottom: 2px solid #001e7e;\r\n            }\r\n\r\n            .srch-page-title {\r\n                border-bottom: 2px solid #001e7e;\r\n            }\r\n\r\n            .hm-slider-details .cat-links {\r\n                background: #001e7e;\r\n            }\r\n\r\n            .hm-rel-post .post-title a:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .comment-author a {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .comment-metadata a:hover,\r\n            .comment-metadata a:focus,\r\n            .pingback .comment-edit-link:hover,\r\n            .pingback .comment-edit-link:focus {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .comment-reply-link:hover,\r\n            .comment-reply-link:focus {\r\n                background: #001e7e;\r\n            }\r\n\r\n            .required {\r\n                color: #001e7e;\r\n            }\r\n\r\n            blockquote {\r\n                border-left: 3px solid #001e7e;\r\n            }\r\n\r\n            .comment-reply-title small a:before {\r\n                color: #001e7e;\r\n            }\r\n            \r\n            .woocommerce ul.products li.product h3:hover,\r\n            .woocommerce-widget-area ul li a:hover,\r\n            .woocommerce-loop-product__title:hover {\r\n                color: #001e7e;\r\n            }\r\n\r\n            .woocommerce-product-search input[type=\"submit\"],\r\n            .woocommerce #respond input#submit, \r\n            .woocommerce a.button, \r\n            .woocommerce button.button, \r\n            .woocommerce input.button,\r\n            .woocommerce nav.woocommerce-pagination ul li a:focus,\r\n            .woocommerce nav.woocommerce-pagination ul li a:hover,\r\n            .woocommerce nav.woocommerce-pagination ul li span.current,\r\n            .woocommerce span.onsale,\r\n            .woocommerce-widget-area .widget-title,\r\n            .woocommerce #respond input#submit.alt,\r\n            .woocommerce a.button.alt,\r\n            .woocommerce button.button.alt,\r\n            .woocommerce input.button.alt {\r\n                background: #001e7e;\r\n            }\r\n            \r\n            .wp-block-quote,\r\n            .wp-block-quote:not(.is-large):not(.is-style-large) {\r\n                border-left: 3px solid #001e7e;\r\n            }\t\t</style>\r\n\t\t<style type=\"text/css\">\n\t\t\t.site-title,\n\t\t.site-description {\n\t\t\tposition: absolute;\n\t\t\tclip: rect(1px, 1px, 1px, 1px);\n\t\t}\n\t\t\t\n\t\t\t\n\t\t\t\t.site-branding {\n\t\t\t\t\tdisplay: none;\n\t\t\t\t}\n\n\t\t\t\n\t\t</style>\n\t\t\t<style type=\"text/css\" id=\"wp-custom-css\">\n\t\t\t/*\nYou can add your own CSS here.\n\nClick the help icon above to learn more.\n*/\n\ndiv.hm-slider-details .meta-sep {\n\tdisplay: none;\n}\n\ndiv.hm-slider-details .byline {\n\tdisplay: none;\n}\n\ndiv.hm-slider-details .comments-link {\n\tdisplay: none;\n}\n\n.hm-top-bar {\n\tdisplay: none;\n}\n\n.hm-slider-details .cat-links {\n\tdisplay: none;\n}\n\n.sow-features-list .sow-features-feature h5 {\n\t    margin: .5em 0 .2em 0;\n}\n\n.yrm-btn-wrapper {\n\tpadding: 5px 0;\n}\n\n.members-card .sow-features-list .sow-features-feature .sow-icon-container [class^=\"sow-icon-\"], .members-card .sow-features-list .sow-features-feature .sow-icon-container .sow-icon-image {\n\tborder-radius: 100%;\n}\n\n.members-card .sow-features-list .sow-features-feature.sow-icon-container-position-top {\n\tmin-height: 390px;\n}\n\n.projects-panel .so-panel.widget_sow-editor\n{\nmin-height:185px;\n}\n.projects-panel .widget-title\n{\nborder-bottom: none;\nmin-height: 50px;\n}\n\n.tablenav .tablenav-pages a, .tablenav .tablenav-pages a:visited {\n\tbackground-color: silver;\n}\n\n.page-template-page_ipf-template .main-navigation {\n\t    background-color: #cf6912;\n}\n\n.page-template-page_ipf-template .main-navigation .current_page_item > a, .page-template-page_ipf-template .main-navigation .current-menu-item > a, .page-template-page_ipf-template .main-navigation .current_page_ancestor > a, .page-template-page_ipf-template .main-navigation .current-menu-ancestor > a {\n\t    background-color: #096fc7;\n}\n\n.page-template-page_ipf-template .main-navigation a:hover {\n\tbackground-color: #096fc7;\n}\n\n.page-template-page_ipf-template .main-navigation ul ul {\n\tbackground-color: #cf6912;\n}\n\n.page-template-page_ipf-template .site-footer {\n\tbackground-color: #cf6912;\n}\n\n.page-template-page_ipf-template .footer-logo-area {\n\ttext-align: right;\n\tpadding: 9px 0;\n}\n\n.page-template-page_ipf-template .footer-logo-area img {\n\twidth: 75px;\n}\n\n.project-bottom .gallery img {\n\tborder-radius: 100%;\n}\n\n.project-bottom .gallery figcaption {\n\tfont-size: 0.7rem;\n}\n\n.project-bottom p {\n\tmargin: 0;\n}\n\n.elementor-widget-container h5, .widget-title {\ntext-transform: capitalize;\n}\n\n.widget a {\n    color: #3498DB;\n}\n\n.hms-meta {\n    display: none;\n}\n\n.workshop-members .sow-icon-image {\n\tborder-radius: 100%;\n}\n\n.unite-header .gallery {\n\tmax-width: 330px;\n    margin: auto;\n}\n\n.unite-header .gallery .gallery-item {\n\tpadding: 0 11px;\n}\t\t</style>\n\t\t</head>\n\n<body class=\"page-template-default page page-id-146 group-blog th-no-sidebar elementor-default\">\n\n\n<div id=\"page\" class=\"site hitmag-wrapper\">\n\t<a class=\"skip-link screen-reader-text\" href=\"#content\">Skip to content</a>\n\n\t\n\t<header id=\"masthead\" class=\"site-header\" role=\"banner\">\n\n\t\t\n\t\t\n\t\t<div class=\"header-main-area \">\n\t\t\t<div class=\"hm-container\">\n\t\t\t<div class=\"site-branding\">\n\t\t\t\t<div class=\"site-branding-content\">\n\t\t\t\t\t<div class=\"hm-logo\">\n\t\t\t\t\t\t\t\t\t\t\t</div><!-- .hm-logo -->\n\n\t\t\t\t\t<div class=\"hm-site-title\">\n\t\t\t\t\t\t\t\t\t\t\t\t\t<p class=\"site-title\"><a href=\"https://duttgroup.ics.uci.edu/\" rel=\"home\">Dutt Research Group</a></p>\n\t\t\t\t\t\t\t\t\t\t\t\t\t<p class=\"site-description\">DRG-Lab Webpage</p>\n\t\t\t\t\t\t\t\t\t\t\t</div><!-- .hm-site-title -->\n\t\t\t\t</div><!-- .site-branding-content -->\n\t\t\t</div><!-- .site-branding -->\n\n\t\t\t\n\t\t\t\t\t\t</div><!-- .hm-container -->\n\t\t</div><!-- .header-main-area -->\n\n\t\t\n\t\t<div class=\"hm-nav-container\">\n\t\t\t<nav id=\"site-navigation\" class=\"main-navigation\" role=\"navigation\">\n\t\t\t\t<div class=\"hm-container\">\n\t\t\t\t\t<div class=\"menu-main-menu-container\"><ul id=\"primary-menu\" class=\"menu\"><li id=\"menu-item-12\" class=\"menu-item menu-item-type-custom menu-item-object-custom menu-item-home menu-item-12\"><a href=\"https://duttgroup.ics.uci.edu/\">DRG Home</a></li>\n<li id=\"menu-item-53\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-53\"><a href=\"https://duttgroup.ics.uci.edu/group-members/\">Group Members</a></li>\n<li id=\"menu-item-250\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-has-children menu-item-250\"><a href=\"https://duttgroup.ics.uci.edu/projects/\">Projects</a>\n<ul class=\"sub-menu\">\n\t<li id=\"menu-item-731\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-has-children menu-item-731\"><a href=\"https://duttgroup.ics.uci.edu/projects/self-aware-adaptive-computing/\">Self-Aware &#038; Adaptive Computing</a>\n\t<ul class=\"sub-menu\">\n\t\t<li id=\"menu-item-732\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-732\"><a href=\"https://duttgroup.ics.uci.edu/projects/self-aware-adaptive-computing/ipf/\">Information Processing Factory (IPF)</a></li>\n\t\t<li id=\"menu-item-735\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-735\"><a href=\"https://duttgroup.ics.uci.edu/projects/self-aware-adaptive-computing/mars/\">MARS</a></li>\n\t\t<li id=\"menu-item-742\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-742\"><a href=\"https://duttgroup.ics.uci.edu/projects/self-aware-adaptive-computing/upr/\">Unified Parallel Runtime</a></li>\n\t\t<li id=\"menu-item-743\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-743\"><a href=\"https://duttgroup.ics.uci.edu/projects/self-aware-adaptive-computing/memory-adaptation/\">Memory Adaptation</a></li>\n\t</ul>\n</li>\n\t<li id=\"menu-item-642\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-has-children menu-item-642\"><a href=\"https://duttgroup.ics.uci.edu/projects/health-care-iot/\">Health Care IoT</a>\n\t<ul class=\"sub-menu\">\n\t\t<li id=\"menu-item-767\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-767\"><a href=\"https://duttgroup.ics.uci.edu/projects/health-care-iot/ioct/\">Internet of Cognitive Things in healthcare</a></li>\n\t\t<li id=\"menu-item-883\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-883\"><a href=\"https://duttgroup.ics.uci.edu/projects/health-care-iot/pain-assessment/\">Pain Assessment</a></li>\n\t\t<li id=\"menu-item-884\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-884\"><a href=\"https://duttgroup.ics.uci.edu/projects/health-care-iot/maternity-care/\">Maternity Care</a></li>\n\t\t<li id=\"menu-item-1232\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-1232\"><a href=\"https://duttgroup.ics.uci.edu/projects/health-care-iot/unite-project/\">UNITE Project</a></li>\n\t</ul>\n</li>\n\t<li id=\"menu-item-715\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-715\"><a href=\"https://duttgroup.ics.uci.edu/projects/domain-specific-hardware-accelerators/\">Domain-specific Hardware Accelerators</a></li>\n\t<li id=\"menu-item-746\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-746\"><a href=\"https://duttgroup.ics.uci.edu/projects/neuromorphic-computing/\">Neuromorphic Computing</a></li>\n</ul>\n</li>\n<li id=\"menu-item-260\" class=\"menu-item menu-item-type-post_type menu-item-object-page current-menu-item page_item page-item-146 current_page_item menu-item-260\"><a href=\"https://duttgroup.ics.uci.edu/publications/\" aria-current=\"page\">Publications</a></li>\n<li id=\"menu-item-1307\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-1307\"><a href=\"https://duttgroup.ics.uci.edu/sister-groups/\">Sister Groups</a></li>\n<li id=\"menu-item-13\" class=\"menu-item menu-item-type-post_type menu-item-object-page menu-item-13\"><a href=\"https://duttgroup.ics.uci.edu/blog/\">Blog</a></li>\n</ul></div>\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t</div><!-- .hm-container -->\n\t\t\t</nav><!-- #site-navigation -->\n\t\t\t<div class=\"hm-nwrap\">\n\t\t\t\t<a href=\"#\" class=\"navbutton\" id=\"main-nav-button\">Main Menu</a>\n\t\t\t</div>\n\t\t\t<div class=\"responsive-mainnav\"></div>\n\t\t</div><!-- .hm-nav-container -->\n\n\t\t\n\t</header><!-- #masthead -->\n\n\t\n\t<div id=\"content\" class=\"site-content\">\n\t\t<div class=\"hm-container\">\n\t\n\t<div id=\"primary\" class=\"content-area\">\n\t\t<main id=\"main\" class=\"site-main\" role=\"main\">\n\n\t\t\t\n<article id=\"post-146\" class=\"hitmag-page post-146 page type-page status-publish hentry\">\n\n\t\n\t<header class=\"entry-header\">\n\t\t<h1 class=\"entry-title\">Publications</h1>\t</header><!-- .entry-header -->\n\n\t\n\t\n\t<div class=\"entry-content\">\n\t\t<form method=\"get\"><div class=\"tp_search_input\"><input name=\"tps\" id=\"tp_search_input_field\" type=\"search\" value=\"\" tabindex=\"1\" size=\"40\"/><input name=\"tps_button\" class=\"tp_search_button\" type=\"submit\" value=\"Search\"/></div></form>\n<h2>All publications:</h2>\n<a name=\"tppubs\" id=\"tppubs\"></a><div class=\"tablenav\"><div class=\"tablenav-pages\"><span class=\"displaying-num\">439 entries</span> <a href=\"https://duttgroup.ics.uci.edu/publications/?limit=1&amp;#tppubs\" title=\"first page\" class=\"page-numbers\">&laquo;</a> <a href=\"https://duttgroup.ics.uci.edu/publications/?limit=7&amp;#tppubs\" title=\"previous page\" class=\"page-numbers\">&lsaquo;</a>  8 of 9 <a href=\"https://duttgroup.ics.uci.edu/publications/?limit=9&amp;#tppubs\" title=\"next page\" class=\"page-numbers\">&rsaquo;</a> <a href=\"https://duttgroup.ics.uci.edu/publications/?limit=9&amp;#tppubs\" title=\"last page\" class=\"page-numbers\">&raquo;</a> </div></div><table class=\"teachpress_publication_list\"><tr>\r\n                    <td>\r\n                        <h3 class=\"tp_h3\" id=\"tp_h3_2002\">2002</h3>\r\n                    </td>\r\n                </tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Mishra, Prabhat;  Tomiyama, Hiroyuki;  Halambi, Ashok;  Grun, Peter;  Dutt, Nikil D;  Nicolau, Alexandru</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('984','tp_links')\" style=\"cursor:pointer;\">Automatic Modeling and Validation of Pipeline Specifications Driven \r\n by an Architecture Description Language</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the ASPDAC 2002 / VLSI Design 2002, CD-ROM, 7-11 \r\n January 2002, Bangalore, India, </span><span class=\"tp_pub_additional_pages\">pp. 458, </span><span class=\"tp_pub_additional_year\">2002</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_984\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('984','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_984\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('984','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_984\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/vlsid/MishraTHGDN02,<br />\r\ntitle = {Automatic Modeling and Validation of Pipeline Specifications Driven <br />\r\n by an Architecture Description Language},<br />\r\nauthor = {Prabhat Mishra and Hiroyuki Tomiyama and Ashok Halambi and Peter Grun and Nikil D Dutt and Alexandru Nicolau},<br />\r\nurl = {https://doi.org/10.1109/ASPDAC.2002.994963},<br />\r\ndoi = {10.1109/ASPDAC.2002.994963},<br />\r\nyear  = {2002},<br />\r\ndate = {2002-01-01},<br />\r\nbooktitle = {Proceedings of the ASPDAC 2002 / VLSI Design 2002, CD-ROM, 7-11 <br />\r\n January 2002, Bangalore, India},<br />\r\npages = {458},<br />\r\ncrossref = {DBLP:conf/vlsid/2002},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('984','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_984\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/ASPDAC.2002.994963\" title=\"https://doi.org/10.1109/ASPDAC.2002.994963\" target=\"_blank\">https://doi.org/10.1109/ASPDAC.2002.994963</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/ASPDAC.2002.994963\" title=\"Follow DOI:10.1109/ASPDAC.2002.994963\" target=\"_blank\">doi:10.1109/ASPDAC.2002.994963</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('984','tp_links')\">Close</a></p></div></td></tr><tr>\r\n                    <td>\r\n                        <h3 class=\"tp_h3\" id=\"tp_h3_2001\">2001</h3>\r\n                    </td>\r\n                </tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Panda, Preeti Ranjan;  Dutt, Nikil D;  Nicolau, Alexandru;  Catthoor, Francky;  Vandecappelle, Arnout;  Brockmeyer, Erik;  Kulkarni, Chidamber; de Greef, Eddy</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('985','tp_links')\" style=\"cursor:pointer;\">Data Memory Organization and Optimizations in Application-Specific \r\n Systems</a> <span class=\"tp_pub_type article\">Journal Article</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_journal\">IEEE Design &amp; Test of Computers, </span><span class=\"tp_pub_additional_volume\">18 </span><span class=\"tp_pub_additional_number\">(3), </span><span class=\"tp_pub_additional_pages\">pp. 56\u201368, </span><span class=\"tp_pub_additional_year\">2001</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_985\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('985','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_985\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('985','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_985\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@article{DBLP:journals/dt/PandaDNCVBKG01,<br />\r\ntitle = {Data Memory Organization and Optimizations in Application-Specific <br />\r\n Systems},<br />\r\nauthor = {Preeti Ranjan Panda and Nikil D Dutt and Alexandru Nicolau and Francky Catthoor and Arnout Vandecappelle and Erik Brockmeyer and Chidamber Kulkarni and Eddy de Greef},<br />\r\nurl = {https://doi.org/10.1109/54.922803},<br />\r\ndoi = {10.1109/54.922803},<br />\r\nyear  = {2001},<br />\r\ndate = {2001-01-01},<br />\r\njournal = {IEEE Design &amp; Test of Computers},<br />\r\nvolume = {18},<br />\r\nnumber = {3},<br />\r\npages = {56--68},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {article}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('985','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_985\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/54.922803\" title=\"https://doi.org/10.1109/54.922803\" target=\"_blank\">https://doi.org/10.1109/54.922803</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/54.922803\" title=\"Follow DOI:10.1109/54.922803\" target=\"_blank\">doi:10.1109/54.922803</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('985','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Catthoor, Francky;  Danckaert, Koen;  Wuytack, Sven;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('986','tp_links')\" style=\"cursor:pointer;\">Code Transformations for Data Transfer and Storage Exploration Preprocessing \r\n in Multimedia Processors</a> <span class=\"tp_pub_type article\">Journal Article</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_journal\">IEEE Design &amp; Test of Computers, </span><span class=\"tp_pub_additional_volume\">18 </span><span class=\"tp_pub_additional_number\">(3), </span><span class=\"tp_pub_additional_pages\">pp. 70\u201382, </span><span class=\"tp_pub_additional_year\">2001</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_986\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('986','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_986\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('986','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_986\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@article{DBLP:journals/dt/CatthoorDWD01,<br />\r\ntitle = {Code Transformations for Data Transfer and Storage Exploration Preprocessing <br />\r\n in Multimedia Processors},<br />\r\nauthor = {Francky Catthoor and Koen Danckaert and Sven Wuytack and Nikil D Dutt},<br />\r\nurl = {https://doi.org/10.1109/54.922804},<br />\r\ndoi = {10.1109/54.922804},<br />\r\nyear  = {2001},<br />\r\ndate = {2001-01-01},<br />\r\njournal = {IEEE Design &amp; Test of Computers},<br />\r\nvolume = {18},<br />\r\nnumber = {3},<br />\r\npages = {70--82},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {article}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('986','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_986\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/54.922804\" title=\"https://doi.org/10.1109/54.922804\" target=\"_blank\">https://doi.org/10.1109/54.922804</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/54.922804\" title=\"Follow DOI:10.1109/54.922804\" target=\"_blank\">doi:10.1109/54.922804</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('986','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Khare, Asheesh;  Halambi, Ashok;  Savoiu, Nicolae;  Grun, Peter;  Dutt, Nikil D;  Nicolau, Alex</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('987','tp_links')\" style=\"cursor:pointer;\">V-SAT: A visual specification and analysis tool for system-on-chip \r\n exploration</a> <span class=\"tp_pub_type article\">Journal Article</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_journal\">Journal of Systems Architecture, </span><span class=\"tp_pub_additional_volume\">47 </span><span class=\"tp_pub_additional_number\">(3-4), </span><span class=\"tp_pub_additional_pages\">pp. 263\u2013275, </span><span class=\"tp_pub_additional_year\">2001</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_987\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('987','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_987\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('987','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_987\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@article{DBLP:journals/jsa/KhareHSGDN01,<br />\r\ntitle = {V-SAT: A visual specification and analysis tool for system-on-chip <br />\r\n exploration},<br />\r\nauthor = {Asheesh Khare and Ashok Halambi and Nicolae Savoiu and Peter Grun and Nikil D Dutt and Alex Nicolau},<br />\r\nurl = {https://doi.org/10.1016/S1383-7621(00)00049-7},<br />\r\ndoi = {10.1016/S1383-7621(00)00049-7},<br />\r\nyear  = {2001},<br />\r\ndate = {2001-01-01},<br />\r\njournal = {Journal of Systems Architecture},<br />\r\nvolume = {47},<br />\r\nnumber = {3-4},<br />\r\npages = {263--275},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {article}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('987','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_987\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1016/S1383-7621(00)00049-7\" title=\"https://doi.org/10.1016/S1383-7621(00)00049-7\" target=\"_blank\">https://doi.org/10.1016/S1383-7621(00)00049-7</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1016/S1383-7621(00)00049-7\" title=\"Follow DOI:10.1016/S1383-7621(00)00049-7\" target=\"_blank\">doi:10.1016/S1383-7621(00)00049-7</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('987','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Panda, Preeti Ranjan;  Catthoor, Francky;  Dutt, Nikil D;  Danckaert, Koen;  Brockmeyer, Erik;  Kulkarni, Chidamber;  Vandecappelle, Arnout;  Kjeldsberg, Per Gunnar</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('988','tp_links')\" style=\"cursor:pointer;\">Data and memory optimization techniques for embedded systems</a> <span class=\"tp_pub_type article\">Journal Article</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_journal\">ACM Trans. Design Autom. Electr. Syst., </span><span class=\"tp_pub_additional_volume\">6 </span><span class=\"tp_pub_additional_number\">(2), </span><span class=\"tp_pub_additional_pages\">pp. 149\u2013206, </span><span class=\"tp_pub_additional_year\">2001</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_988\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('988','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_988\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('988','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_988\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@article{DBLP:journals/todaes/PandaCDDBKVK01,<br />\r\ntitle = {Data and memory optimization techniques for embedded systems},<br />\r\nauthor = {Preeti Ranjan Panda and Francky Catthoor and Nikil D Dutt and Koen Danckaert and Erik Brockmeyer and Chidamber Kulkarni and Arnout Vandecappelle and Per Gunnar Kjeldsberg},<br />\r\nurl = {http://doi.acm.org/10.1145/375977.375978},<br />\r\ndoi = {10.1145/375977.375978},<br />\r\nyear  = {2001},<br />\r\ndate = {2001-01-01},<br />\r\njournal = {ACM Trans. Design Autom. Electr. Syst.},<br />\r\nvolume = {6},<br />\r\nnumber = {2},<br />\r\npages = {149--206},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {article}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('988','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_988\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.acm.org/10.1145/375977.375978\" title=\"http://doi.acm.org/10.1145/375977.375978\" target=\"_blank\">http://doi.acm.org/10.1145/375977.375978</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1145/375977.375978\" title=\"Follow DOI:10.1145/375977.375978\" target=\"_blank\">doi:10.1145/375977.375978</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('988','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Dutt, Nikil D;  Nicolau, Alexandru;  Tomiyama, Hiroyuki;  Halambi, Ashok</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('989','tp_links')\" style=\"cursor:pointer;\">New directions in compiler technology for embedded systems (embedded \r\n tutorial)</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of ASP-DAC 2001, Asia and South Pacific Design Automation \r\n Conference 2001, January 30-February 2, 2001, Yokohama, Japan, </span><span class=\"tp_pub_additional_pages\">pp. 409\u2013414, </span><span class=\"tp_pub_additional_year\">2001</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_989\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('989','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_989\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('989','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_989\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/aspdac/DuttNTH01,<br />\r\ntitle = {New directions in compiler technology for embedded systems (embedded <br />\r\n tutorial)},<br />\r\nauthor = {Nikil D Dutt and Alexandru Nicolau and Hiroyuki Tomiyama and Ashok Halambi},<br />\r\nurl = {http://doi.acm.org/10.1145/370155.370429},<br />\r\ndoi = {10.1145/370155.370429},<br />\r\nyear  = {2001},<br />\r\ndate = {2001-01-01},<br />\r\nbooktitle = {Proceedings of ASP-DAC 2001, Asia and South Pacific Design Automation <br />\r\n Conference 2001, January 30-February 2, 2001, Yokohama, Japan},<br />\r\npages = {409--414},<br />\r\ncrossref = {DBLP:conf/aspdac/2001},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('989','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_989\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.acm.org/10.1145/370155.370429\" title=\"http://doi.acm.org/10.1145/370155.370429\" target=\"_blank\">http://doi.acm.org/10.1145/370155.370429</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1145/370155.370429\" title=\"Follow DOI:10.1145/370155.370429\" target=\"_blank\">doi:10.1145/370155.370429</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('989','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Gupta, Sumit;  Savoiu, Nick;  Kim, Sunwoo;  Dutt, Nikil D;  Gupta, Rajesh K;  Nicolau, Alexandru</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('990','tp_links')\" style=\"cursor:pointer;\">Speculation Techniques for High Level Synthesis of Control Intensive \r\n Designs</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the 38th Design Automation Conference, DAC 2001, \r\n Las Vegas, NV, USA, June 18-22, 2001, </span><span class=\"tp_pub_additional_pages\">pp. 269\u2013272, </span><span class=\"tp_pub_additional_year\">2001</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_990\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('990','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_990\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('990','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_990\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/dac/GuptaSKDGN01,<br />\r\ntitle = {Speculation Techniques for High Level Synthesis of Control Intensive <br />\r\n Designs},<br />\r\nauthor = {Sumit Gupta and Nick Savoiu and Sunwoo Kim and Nikil D Dutt and Rajesh K Gupta and Alexandru Nicolau},<br />\r\nurl = {http://doi.acm.org/10.1145/378239.378481},<br />\r\ndoi = {10.1145/378239.378481},<br />\r\nyear  = {2001},<br />\r\ndate = {2001-01-01},<br />\r\nbooktitle = {Proceedings of the 38th Design Automation Conference, DAC 2001, <br />\r\n Las Vegas, NV, USA, June 18-22, 2001},<br />\r\npages = {269--272},<br />\r\ncrossref = {DBLP:conf/dac/2001},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('990','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_990\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.acm.org/10.1145/378239.378481\" title=\"http://doi.acm.org/10.1145/378239.378481\" target=\"_blank\">http://doi.acm.org/10.1145/378239.378481</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1145/378239.378481\" title=\"Follow DOI:10.1145/378239.378481\" target=\"_blank\">doi:10.1145/378239.378481</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('990','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Grun, Peter;  Dutt, Nikil D;  Nicolau, Alexandru</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('991','tp_links')\" style=\"cursor:pointer;\">Access pattern based local memory customization for low power embedded \r\n systems</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the Conference on Design, Automation and Test in Europe, \r\n DATE 2001, Munich, Germany, March 12-16, 2001, </span><span class=\"tp_pub_additional_pages\">pp. 778\u2013784, </span><span class=\"tp_pub_additional_year\">2001</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_991\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('991','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_991\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('991','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_991\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/date/GrunDN01,<br />\r\ntitle = {Access pattern based local memory customization for low power embedded <br />\r\n systems},<br />\r\nauthor = {Peter Grun and Nikil D Dutt and Alexandru Nicolau},<br />\r\nurl = {https://doi.org/10.1109/DATE.2001.915120},<br />\r\ndoi = {10.1109/DATE.2001.915120},<br />\r\nyear  = {2001},<br />\r\ndate = {2001-01-01},<br />\r\nbooktitle = {Proceedings of the Conference on Design, Automation and Test in Europe, <br />\r\n DATE 2001, Munich, Germany, March 12-16, 2001},<br />\r\npages = {778--784},<br />\r\ncrossref = {DBLP:conf/date/2001},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('991','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_991\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/DATE.2001.915120\" title=\"https://doi.org/10.1109/DATE.2001.915120\" target=\"_blank\">https://doi.org/10.1109/DATE.2001.915120</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/DATE.2001.915120\" title=\"Follow DOI:10.1109/DATE.2001.915120\" target=\"_blank\">doi:10.1109/DATE.2001.915120</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('991','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Mishra, Prabhat;  Dutt, Nikil D;  Nicolau, Alex</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('992','tp_links')\" style=\"cursor:pointer;\">Automatic validation of pipeline specifications</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the Sixth IEEE International High-Level Design Validation \r\n and Test Workshop 2001, Monterey, California, USA, November 7-9, 2001, </span><span class=\"tp_pub_additional_pages\">pp. 9\u201313, </span><span class=\"tp_pub_additional_year\">2001</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_992\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('992','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_992\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('992','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_992\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/hldvt/MishraDN01,<br />\r\ntitle = {Automatic validation of pipeline specifications},<br />\r\nauthor = {Prabhat Mishra and Nikil D Dutt and Alex Nicolau},<br />\r\nurl = {https://doi.org/10.1109/HLDVT.2001.972800},<br />\r\ndoi = {10.1109/HLDVT.2001.972800},<br />\r\nyear  = {2001},<br />\r\ndate = {2001-01-01},<br />\r\nbooktitle = {Proceedings of the Sixth IEEE International High-Level Design Validation <br />\r\n and Test Workshop 2001, Monterey, California, USA, November 7-9, 2001},<br />\r\npages = {9--13},<br />\r\ncrossref = {DBLP:conf/hldvt/2001},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('992','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_992\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/HLDVT.2001.972800\" title=\"https://doi.org/10.1109/HLDVT.2001.972800\" target=\"_blank\">https://doi.org/10.1109/HLDVT.2001.972800</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/HLDVT.2001.972800\" title=\"Follow DOI:10.1109/HLDVT.2001.972800\" target=\"_blank\">doi:10.1109/HLDVT.2001.972800</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('992','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Mamidipaka, Mahesh;  Hirschberg, Daniel S;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('993','tp_links')\" style=\"cursor:pointer;\">Low power address encoding using self-organizing lists</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the 2001 International Symposium on Low Power Electronics \r\n and Design, 2001, Huntington Beach, California, USA, 2001, </span><span class=\"tp_pub_additional_pages\">pp. 188\u2013193, </span><span class=\"tp_pub_additional_year\">2001</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_993\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('993','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_993\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('993','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_993\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/islped/MamidipakaHD01,<br />\r\ntitle = {Low power address encoding using self-organizing lists},<br />\r\nauthor = {Mahesh Mamidipaka and Daniel S Hirschberg and Nikil D Dutt},<br />\r\nurl = {http://doi.acm.org/10.1145/383082.383129},<br />\r\ndoi = {10.1145/383082.383129},<br />\r\nyear  = {2001},<br />\r\ndate = {2001-01-01},<br />\r\nbooktitle = {Proceedings of the 2001 International Symposium on Low Power Electronics <br />\r\n and Design, 2001, Huntington Beach, California, USA, 2001},<br />\r\npages = {188--193},<br />\r\ncrossref = {DBLP:conf/islped/2001},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('993','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_993\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.acm.org/10.1145/383082.383129\" title=\"http://doi.acm.org/10.1145/383082.383129\" target=\"_blank\">http://doi.acm.org/10.1145/383082.383129</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1145/383082.383129\" title=\"Follow DOI:10.1145/383082.383129\" target=\"_blank\">doi:10.1145/383082.383129</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('993','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Grun, Peter;  Dutt, Nikil D;  Nicolau, Alexandru</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('994','tp_links')\" style=\"cursor:pointer;\">APEX: Access Pattern Based Memory Architecture Exploration</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the 14th International Symposium on Systems Synthesis, \r\n ISSS 2001, Montr\u00e9l, Qu\u00e9bec, Canada, September 30 - October \r\n 3, 2001., </span><span class=\"tp_pub_additional_pages\">pp. 25\u201332, </span><span class=\"tp_pub_additional_year\">2001</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_994\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('994','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_994\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('994','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_994\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/isss/GrunDN01,<br />\r\ntitle = {APEX: Access Pattern Based Memory Architecture Exploration},<br />\r\nauthor = {Peter Grun and Nikil D Dutt and Alexandru Nicolau},<br />\r\nurl = {https://doi.org/10.1109/ISSS.2001.957908},<br />\r\ndoi = {10.1109/ISSS.2001.957908},<br />\r\nyear  = {2001},<br />\r\ndate = {2001-01-01},<br />\r\nbooktitle = {Proceedings of the 14th International Symposium on Systems Synthesis, <br />\r\n ISSS 2001, Montr\u00e9l, Qu\u00e9bec, Canada, September 30 - October <br />\r\n 3, 2001.},<br />\r\npages = {25--32},<br />\r\ncrossref = {DBLP:conf/isss/2001},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('994','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_994\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/ISSS.2001.957908\" title=\"https://doi.org/10.1109/ISSS.2001.957908\" target=\"_blank\">https://doi.org/10.1109/ISSS.2001.957908</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/ISSS.2001.957908\" title=\"Follow DOI:10.1109/ISSS.2001.957908\" target=\"_blank\">doi:10.1109/ISSS.2001.957908</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('994','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Gupta, Sumit;  Savoiu, Nick;  Dutt, Nikil D;  Gupta, Rajesh K;  Nicolau, Alexandru</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('995','tp_links')\" style=\"cursor:pointer;\">Conditional speculation and its effects on performance and area for \r\n high-level snthesis</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the 14th International Symposium on Systems Synthesis, \r\n ISSS 2001, Montr\u00e9l, Qu\u00e9bec, Canada, September 30 - October \r\n 3, 2001., </span><span class=\"tp_pub_additional_pages\">pp. 171\u2013176, </span><span class=\"tp_pub_additional_year\">2001</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_995\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('995','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_995\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('995','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_995\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/isss/GuptaSDGN01,<br />\r\ntitle = {Conditional speculation and its effects on performance and area for <br />\r\n high-level snthesis},<br />\r\nauthor = {Sumit Gupta and Nick Savoiu and Nikil D Dutt and Rajesh K Gupta and Alexandru Nicolau},<br />\r\nurl = {https://doi.org/10.1109/ISSS.2001.957934},<br />\r\ndoi = {10.1109/ISSS.2001.957934},<br />\r\nyear  = {2001},<br />\r\ndate = {2001-01-01},<br />\r\nbooktitle = {Proceedings of the 14th International Symposium on Systems Synthesis, <br />\r\n ISSS 2001, Montr\u00e9l, Qu\u00e9bec, Canada, September 30 - October <br />\r\n 3, 2001.},<br />\r\npages = {171--176},<br />\r\ncrossref = {DBLP:conf/isss/2001},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('995','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_995\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/ISSS.2001.957934\" title=\"https://doi.org/10.1109/ISSS.2001.957934\" target=\"_blank\">https://doi.org/10.1109/ISSS.2001.957934</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/ISSS.2001.957934\" title=\"Follow DOI:10.1109/ISSS.2001.957934\" target=\"_blank\">doi:10.1109/ISSS.2001.957934</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('995','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Mishra, Prabhat;  Dutt, Nikil D;  Nicolau, Alexandru</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('996','tp_links')\" style=\"cursor:pointer;\">Functional abstraction driven design space exploration of heterogeneous \r\n programmable architectures</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the 14th International Symposium on Systems Synthesis, \r\n ISSS 2001, Montr\u00e9l, Qu\u00e9bec, Canada, September 30 - October \r\n 3, 2001., </span><span class=\"tp_pub_additional_pages\">pp. 256\u2013261, </span><span class=\"tp_pub_additional_year\">2001</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_996\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('996','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_996\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('996','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_996\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/isss/MishraDN01,<br />\r\ntitle = {Functional abstraction driven design space exploration of heterogeneous <br />\r\n programmable architectures},<br />\r\nauthor = {Prabhat Mishra and Nikil D Dutt and Alexandru Nicolau},<br />\r\nurl = {http://doi.ieeecomputersociety.org/10.1109/ISSS.2001.957951},<br />\r\ndoi = {10.1109/ISSS.2001.957951},<br />\r\nyear  = {2001},<br />\r\ndate = {2001-01-01},<br />\r\nbooktitle = {Proceedings of the 14th International Symposium on Systems Synthesis, <br />\r\n ISSS 2001, Montr\u00e9l, Qu\u00e9bec, Canada, September 30 - October <br />\r\n 3, 2001.},<br />\r\npages = {256--261},<br />\r\ncrossref = {DBLP:conf/isss/2001},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('996','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_996\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.ieeecomputersociety.org/10.1109/ISSS.2001.957951\" title=\"http://doi.ieeecomputersociety.org/10.1109/ISSS.2001.957951\" target=\"_blank\">http://doi.ieeecomputersociety.org/10.1109/ISSS.2001.957951</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/ISSS.2001.957951\" title=\"Follow DOI:10.1109/ISSS.2001.957951\" target=\"_blank\">doi:10.1109/ISSS.2001.957951</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('996','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Mishra, Prabhat;  Grun, Peter;  Dutt, Nikil D;  Nicolau, Alexandru</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('997','tp_links')\" style=\"cursor:pointer;\">Processor-Memory Co-Exploration driven by a Memory-Aware Architecture \r\n Description Language</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">14th International Conference on VLSI Design (VLSI Design 2001), \r\n 3-7 January 2001, Bangalore, India, </span><span class=\"tp_pub_additional_pages\">pp. 70\u201375, </span><span class=\"tp_pub_additional_year\">2001</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_997\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('997','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_997\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('997','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_997\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/vlsid/MishraGDN01,<br />\r\ntitle = {Processor-Memory Co-Exploration driven by a Memory-Aware Architecture <br />\r\n Description Language},<br />\r\nauthor = {Prabhat Mishra and Peter Grun and Nikil D Dutt and Alexandru Nicolau},<br />\r\nurl = {https://doi.org/10.1109/ICVD.2001.902642},<br />\r\ndoi = {10.1109/ICVD.2001.902642},<br />\r\nyear  = {2001},<br />\r\ndate = {2001-01-01},<br />\r\nbooktitle = {14th International Conference on VLSI Design (VLSI Design 2001), <br />\r\n 3-7 January 2001, Bangalore, India},<br />\r\npages = {70--75},<br />\r\ncrossref = {DBLP:conf/vlsid/2001},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('997','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_997\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/ICVD.2001.902642\" title=\"https://doi.org/10.1109/ICVD.2001.902642\" target=\"_blank\">https://doi.org/10.1109/ICVD.2001.902642</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/ICVD.2001.902642\" title=\"Follow DOI:10.1109/ICVD.2001.902642\" target=\"_blank\">doi:10.1109/ICVD.2001.902642</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('997','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Datta, Anupam;  Choudhury, Sidharth;  Basu, Anupam;  Tomiyama, Hiroyuki;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('998','tp_links')\" style=\"cursor:pointer;\">Satisfying Timing Constraints of Preemptive Real-Time Tasks through \r\n Task Layout Technique</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">14th International Conference on VLSI Design (VLSI Design 2001), \r\n 3-7 January 2001, Bangalore, India, </span><span class=\"tp_pub_additional_pages\">pp. 97\u2013102, </span><span class=\"tp_pub_additional_year\">2001</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_998\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('998','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_998\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('998','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_998\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/vlsid/DattaCBTD01,<br />\r\ntitle = {Satisfying Timing Constraints of Preemptive Real-Time Tasks through <br />\r\n Task Layout Technique},<br />\r\nauthor = {Anupam Datta and Sidharth Choudhury and Anupam Basu and Hiroyuki Tomiyama and Nikil D Dutt},<br />\r\nurl = {https://doi.org/10.1109/ICVD.2001.902646},<br />\r\ndoi = {10.1109/ICVD.2001.902646},<br />\r\nyear  = {2001},<br />\r\ndate = {2001-01-01},<br />\r\nbooktitle = {14th International Conference on VLSI Design (VLSI Design 2001), <br />\r\n 3-7 January 2001, Bangalore, India},<br />\r\npages = {97--102},<br />\r\ncrossref = {DBLP:conf/vlsid/2001},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('998','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_998\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/ICVD.2001.902646\" title=\"https://doi.org/10.1109/ICVD.2001.902646\" target=\"_blank\">https://doi.org/10.1109/ICVD.2001.902646</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/ICVD.2001.902646\" title=\"Follow DOI:10.1109/ICVD.2001.902646\" target=\"_blank\">doi:10.1109/ICVD.2001.902646</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('998','tp_links')\">Close</a></p></div></td></tr><tr>\r\n                    <td>\r\n                        <h3 class=\"tp_h3\" id=\"tp_h3_2000\">2000</h3>\r\n                    </td>\r\n                </tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Jha, Pradip K;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('999','tp_links')\" style=\"cursor:pointer;\">High-level library mapping for memories</a> <span class=\"tp_pub_type article\">Journal Article</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_journal\">ACM Trans. Design Autom. Electr. Syst., </span><span class=\"tp_pub_additional_volume\">5 </span><span class=\"tp_pub_additional_number\">(3), </span><span class=\"tp_pub_additional_pages\">pp. 566\u2013603, </span><span class=\"tp_pub_additional_year\">2000</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_999\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('999','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_999\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('999','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_999\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@article{DBLP:journals/todaes/JhaD00,<br />\r\ntitle = {High-level library mapping for memories},<br />\r\nauthor = {Pradip K Jha and Nikil D Dutt},<br />\r\nurl = {http://doi.acm.org/10.1145/348019.348297},<br />\r\ndoi = {10.1145/348019.348297},<br />\r\nyear  = {2000},<br />\r\ndate = {2000-01-01},<br />\r\njournal = {ACM Trans. Design Autom. Electr. Syst.},<br />\r\nvolume = {5},<br />\r\nnumber = {3},<br />\r\npages = {566--603},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {article}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('999','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_999\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.acm.org/10.1145/348019.348297\" title=\"http://doi.acm.org/10.1145/348019.348297\" target=\"_blank\">http://doi.acm.org/10.1145/348019.348297</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1145/348019.348297\" title=\"Follow DOI:10.1145/348019.348297\" target=\"_blank\">doi:10.1145/348019.348297</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('999','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Panda, Preeti Ranjan;  Dutt, Nikil D;  Nicolau, Alexandru</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('1000','tp_links')\" style=\"cursor:pointer;\">On-chip vs. off-chip memory: the data partitioning problem in embedded \r\n processor-based systems</a> <span class=\"tp_pub_type article\">Journal Article</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_journal\">ACM Trans. Design Autom. Electr. Syst., </span><span class=\"tp_pub_additional_volume\">5 </span><span class=\"tp_pub_additional_number\">(3), </span><span class=\"tp_pub_additional_pages\">pp. 682\u2013704, </span><span class=\"tp_pub_additional_year\">2000</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_1000\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1000','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_1000\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1000','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_1000\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@article{DBLP:journals/todaes/PandaDN00,<br />\r\ntitle = {On-chip vs. off-chip memory: the data partitioning problem in embedded <br />\r\n processor-based systems},<br />\r\nauthor = {Preeti Ranjan Panda and Nikil D Dutt and Alexandru Nicolau},<br />\r\nurl = {http://doi.acm.org/10.1145/348019.348570},<br />\r\ndoi = {10.1145/348019.348570},<br />\r\nyear  = {2000},<br />\r\ndate = {2000-01-01},<br />\r\njournal = {ACM Trans. Design Autom. Electr. Syst.},<br />\r\nvolume = {5},<br />\r\nnumber = {3},<br />\r\npages = {682--704},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {article}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1000','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_1000\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.acm.org/10.1145/348019.348570\" title=\"http://doi.acm.org/10.1145/348019.348570\" target=\"_blank\">http://doi.acm.org/10.1145/348019.348570</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1145/348019.348570\" title=\"Follow DOI:10.1145/348019.348570\" target=\"_blank\">doi:10.1145/348019.348570</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1000','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Wu, Allen C -H;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('1001','tp_links')\" style=\"cursor:pointer;\">Guest editorial 11th international symposium on system-level synthesis \r\n and design (ISSS'98)</a> <span class=\"tp_pub_type article\">Journal Article</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_journal\">IEEE Trans. VLSI Syst., </span><span class=\"tp_pub_additional_volume\">8 </span><span class=\"tp_pub_additional_number\">(5), </span><span class=\"tp_pub_additional_pages\">pp. 469\u2013471, </span><span class=\"tp_pub_additional_year\">2000</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_1001\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1001','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_1001\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1001','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_1001\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@article{DBLP:journals/tvlsi/WuD00,<br />\r\ntitle = {Guest editorial 11th international symposium on system-level synthesis <br />\r\n and design (ISSS'98)},<br />\r\nauthor = {Allen C -H Wu and Nikil D Dutt},<br />\r\nurl = {https://doi.org/10.1109/TVLSI.2000.894151},<br />\r\ndoi = {10.1109/TVLSI.2000.894151},<br />\r\nyear  = {2000},<br />\r\ndate = {2000-01-01},<br />\r\njournal = {IEEE Trans. VLSI Syst.},<br />\r\nvolume = {8},<br />\r\nnumber = {5},<br />\r\npages = {469--471},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {article}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1001','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_1001\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/TVLSI.2000.894151\" title=\"https://doi.org/10.1109/TVLSI.2000.894151\" target=\"_blank\">https://doi.org/10.1109/TVLSI.2000.894151</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/TVLSI.2000.894151\" title=\"Follow DOI:10.1109/TVLSI.2000.894151\" target=\"_blank\">doi:10.1109/TVLSI.2000.894151</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1001','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Tomiyama, Hiroyuki;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('1002','tp_links')\" style=\"cursor:pointer;\">Program path analysis to bound cache-related preemption delay in preemptive \r\n real-time systems</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the Eighth International Workshop on Hardware/Software \r\n Codesign, CODES 2000, San Diego, California, USA, 2000, </span><span class=\"tp_pub_additional_pages\">pp. 67\u201371, </span><span class=\"tp_pub_additional_year\">2000</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_1002\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1002','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_1002\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1002','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_1002\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/codes/TomiyamaD00,<br />\r\ntitle = {Program path analysis to bound cache-related preemption delay in preemptive <br />\r\n real-time systems},<br />\r\nauthor = {Hiroyuki Tomiyama and Nikil D Dutt},<br />\r\nurl = {http://doi.acm.org/10.1145/334012.334025},<br />\r\ndoi = {10.1145/334012.334025},<br />\r\nyear  = {2000},<br />\r\ndate = {2000-01-01},<br />\r\nbooktitle = {Proceedings of the Eighth International Workshop on Hardware/Software <br />\r\n Codesign, CODES 2000, San Diego, California, USA, 2000},<br />\r\npages = {67--71},<br />\r\ncrossref = {DBLP:conf/codes/2000},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1002','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_1002\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.acm.org/10.1145/334012.334025\" title=\"http://doi.acm.org/10.1145/334012.334025\" target=\"_blank\">http://doi.acm.org/10.1145/334012.334025</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1145/334012.334025\" title=\"Follow DOI:10.1145/334012.334025\" target=\"_blank\">doi:10.1145/334012.334025</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1002','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Grun, Peter;  Dutt, Nikil D;  Nicolau, Alexandru</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('1003','tp_links')\" style=\"cursor:pointer;\">Memory aware compilation through accurate timing extraction</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the 37th Conference on Design Automation, Los Angeles, \r\n CA, USA, June 5-9, 2000., </span><span class=\"tp_pub_additional_pages\">pp. 316\u2013321, </span><span class=\"tp_pub_additional_year\">2000</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_1003\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1003','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_1003\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1003','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_1003\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/dac/GrunDN00,<br />\r\ntitle = {Memory aware compilation through accurate timing extraction},<br />\r\nauthor = {Peter Grun and Nikil D Dutt and Alexandru Nicolau},<br />\r\nurl = {http://doi.acm.org/10.1145/337292.337428},<br />\r\ndoi = {10.1145/337292.337428},<br />\r\nyear  = {2000},<br />\r\ndate = {2000-01-01},<br />\r\nbooktitle = {Proceedings of the 37th Conference on Design Automation, Los Angeles, <br />\r\n CA, USA, June 5-9, 2000.},<br />\r\npages = {316--321},<br />\r\ncrossref = {DBLP:conf/dac/2000},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1003','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_1003\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.acm.org/10.1145/337292.337428\" title=\"http://doi.acm.org/10.1145/337292.337428\" target=\"_blank\">http://doi.acm.org/10.1145/337292.337428</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1145/337292.337428\" title=\"Follow DOI:10.1145/337292.337428\" target=\"_blank\">doi:10.1145/337292.337428</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1003','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Catthoor, Francky;  Dutt, Nikil D;  Kozyrakis, Christoforos E</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('1004','tp_links')\" style=\"cursor:pointer;\">How to Solve the Current Memory Access and Data Transfer Bottlenecks: \r\n At the Processor Architecture or at the Compiler Level?</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">2000 Design, Automation and Test in Europe (DATE 2000), 27-30 March \r\n 2000, Paris, France, </span><span class=\"tp_pub_additional_pages\">pp. 426\u2013433, </span><span class=\"tp_pub_additional_year\">2000</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_1004\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1004','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_1004\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1004','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_1004\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/date/CatthoorDK00,<br />\r\ntitle = {How to Solve the Current Memory Access and Data Transfer Bottlenecks: <br />\r\n At the Processor Architecture or at the Compiler Level?},<br />\r\nauthor = {Francky Catthoor and Nikil D Dutt and Christoforos E Kozyrakis},<br />\r\nurl = {https://doi.org/10.1109/DATE.2000.840306},<br />\r\ndoi = {10.1109/DATE.2000.840306},<br />\r\nyear  = {2000},<br />\r\ndate = {2000-01-01},<br />\r\nbooktitle = {2000 Design, Automation and Test in Europe (DATE 2000), 27-30 March <br />\r\n 2000, Paris, France},<br />\r\npages = {426--433},<br />\r\ncrossref = {DBLP:conf/date/2000},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1004','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_1004\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/DATE.2000.840306\" title=\"https://doi.org/10.1109/DATE.2000.840306\" target=\"_blank\">https://doi.org/10.1109/DATE.2000.840306</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/DATE.2000.840306\" title=\"Follow DOI:10.1109/DATE.2000.840306\" target=\"_blank\">doi:10.1109/DATE.2000.840306</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1004','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Halambi, Ashok;  Cornea, Radu;  Grun, Peter;  Dutt, Nikil D;  Nicolau, Alexandru</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('1005','tp_links')\" style=\"cursor:pointer;\">Architecture Exploration of Parameterizable EPIC SOC Architectures</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">2000 Design, Automation and Test in Europe (DATE 2000), 27-30 March \r\n 2000, Paris, France, </span><span class=\"tp_pub_additional_pages\">pp. 748, </span><span class=\"tp_pub_additional_year\">2000</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_1005\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1005','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_1005\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1005','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_1005\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/date/HalambiCGDN00,<br />\r\ntitle = {Architecture Exploration of Parameterizable EPIC SOC Architectures},<br />\r\nauthor = {Ashok Halambi and Radu Cornea and Peter Grun and Nikil D Dutt and Alexandru Nicolau},<br />\r\nurl = {https://doi.org/10.1109/DATE.2000.840881},<br />\r\ndoi = {10.1109/DATE.2000.840881},<br />\r\nyear  = {2000},<br />\r\ndate = {2000-01-01},<br />\r\nbooktitle = {2000 Design, Automation and Test in Europe (DATE 2000), 27-30 March <br />\r\n 2000, Paris, France},<br />\r\npages = {748},<br />\r\ncrossref = {DBLP:conf/date/2000},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1005','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_1005\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/DATE.2000.840881\" title=\"https://doi.org/10.1109/DATE.2000.840881\" target=\"_blank\">https://doi.org/10.1109/DATE.2000.840881</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/DATE.2000.840881\" title=\"Follow DOI:10.1109/DATE.2000.840881\" target=\"_blank\">doi:10.1109/DATE.2000.840881</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1005','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Tomiyama, Hiroyuki;  Yoshino, Taisei;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('1006','tp_links')\" style=\"cursor:pointer;\">Verification of in-order execution in pipelined processors</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the IEEE International High-Level Design Validation \r\n and Test Workshop 2000, Berkeley, California, USA, November 8-10, \r\n 2000, </span><span class=\"tp_pub_additional_pages\">pp. 40\u201344, </span><span class=\"tp_pub_additional_year\">2000</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_1006\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1006','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_1006\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1006','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_1006\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/hldvt/TomiyamaYD00,<br />\r\ntitle = {Verification of in-order execution in pipelined processors},<br />\r\nauthor = {Hiroyuki Tomiyama and Taisei Yoshino and Nikil D Dutt},<br />\r\nurl = {https://doi.org/10.1109/HLDVT.2000.889557},<br />\r\ndoi = {10.1109/HLDVT.2000.889557},<br />\r\nyear  = {2000},<br />\r\ndate = {2000-01-01},<br />\r\nbooktitle = {Proceedings of the IEEE International High-Level Design Validation <br />\r\n and Test Workshop 2000, Berkeley, California, USA, November 8-10, <br />\r\n 2000},<br />\r\npages = {40--44},<br />\r\ncrossref = {DBLP:conf/hldvt/2000},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1006','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_1006\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/HLDVT.2000.889557\" title=\"https://doi.org/10.1109/HLDVT.2000.889557\" target=\"_blank\">https://doi.org/10.1109/HLDVT.2000.889557</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/HLDVT.2000.889557\" title=\"Follow DOI:10.1109/HLDVT.2000.889557\" target=\"_blank\">doi:10.1109/HLDVT.2000.889557</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1006','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Grun, Peter;  Dutt, Nikil D;  Nicolau, Alexandru</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('1007','tp_links')\" style=\"cursor:pointer;\">MIST: An Algorithm for Memory Miss Traffic Management</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the 2000 IEEE/ACM International Conference on Computer-Aided \r\n Design, 2000, San Jose, California, USA, November 5-9, 2000, </span><span class=\"tp_pub_additional_pages\">pp. 431\u2013437, </span><span class=\"tp_pub_additional_year\">2000</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_1007\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1007','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_1007\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1007','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_1007\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/iccad/GrunDN00,<br />\r\ntitle = {MIST: An Algorithm for Memory Miss Traffic Management},<br />\r\nauthor = {Peter Grun and Nikil D Dutt and Alexandru Nicolau},<br />\r\nurl = {https://doi.org/10.1109/ICCAD.2000.896510},<br />\r\ndoi = {10.1109/ICCAD.2000.896510},<br />\r\nyear  = {2000},<br />\r\ndate = {2000-01-01},<br />\r\nbooktitle = {Proceedings of the 2000 IEEE/ACM International Conference on Computer-Aided <br />\r\n Design, 2000, San Jose, California, USA, November 5-9, 2000},<br />\r\npages = {431--437},<br />\r\ncrossref = {DBLP:conf/iccad/2000},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1007','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_1007\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/ICCAD.2000.896510\" title=\"https://doi.org/10.1109/ICCAD.2000.896510\" target=\"_blank\">https://doi.org/10.1109/ICCAD.2000.896510</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/ICCAD.2000.896510\" title=\"Follow DOI:10.1109/ICCAD.2000.896510\" target=\"_blank\">doi:10.1109/ICCAD.2000.896510</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1007','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Nachtergaele, Lode;  Tiwari, Vivek;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('1008','tp_links')\" style=\"cursor:pointer;\">System and Architecture-Level Power Reduction for Microprocessor-Based \r\n Communication and Multi-Media Applications</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the 2000 IEEE/ACM International Conference on Computer-Aided \r\n Design, 2000, San Jose, California, USA, November 5-9, 2000, </span><span class=\"tp_pub_additional_pages\">pp. 569\u2013573, </span><span class=\"tp_pub_additional_year\">2000</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_1008\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1008','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_1008\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1008','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_1008\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/iccad/NachtergaeleTD00,<br />\r\ntitle = {System and Architecture-Level Power Reduction for Microprocessor-Based <br />\r\n Communication and Multi-Media Applications},<br />\r\nauthor = {Lode Nachtergaele and Vivek Tiwari and Nikil D Dutt},<br />\r\nurl = {https://doi.org/10.1109/ICCAD.2000.896533},<br />\r\ndoi = {10.1109/ICCAD.2000.896533},<br />\r\nyear  = {2000},<br />\r\ndate = {2000-01-01},<br />\r\nbooktitle = {Proceedings of the 2000 IEEE/ACM International Conference on Computer-Aided <br />\r\n Design, 2000, San Jose, California, USA, November 5-9, 2000},<br />\r\npages = {569--573},<br />\r\ncrossref = {DBLP:conf/iccad/2000},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1008','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_1008\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/ICCAD.2000.896533\" title=\"https://doi.org/10.1109/ICCAD.2000.896533\" target=\"_blank\">https://doi.org/10.1109/ICCAD.2000.896533</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/ICCAD.2000.896533\" title=\"Follow DOI:10.1109/ICCAD.2000.896533\" target=\"_blank\">doi:10.1109/ICCAD.2000.896533</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1008','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Halambi, Ashok;  Dutt, Nikil D;  Nicolau, Alexandru</p><p class=\"tp_pub_title\">Customizing Software Toolkits for Embedded Systems-On-Chip <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Architecture and Design of Distributed Embedded Systems, IFIP WG10.3/WG10.4/WG10.5 \r\n International Workshop on Distributed and Parallel Embedded Systems \r\n (DIPES 2000), October 18-19, 2000, Schlo\u00df Eringerfeld, Germany, </span><span class=\"tp_pub_additional_pages\">pp. 87\u201398, </span><span class=\"tp_pub_additional_year\">2000</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_1009\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1009','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_1009\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/ifip10-3/HalambiDN00,<br />\r\ntitle = {Customizing Software Toolkits for Embedded Systems-On-Chip},<br />\r\nauthor = {Ashok Halambi and Nikil D Dutt and Alexandru Nicolau},<br />\r\nyear  = {2000},<br />\r\ndate = {2000-01-01},<br />\r\nbooktitle = {Architecture and Design of Distributed Embedded Systems, IFIP WG10.3/WG10.4/WG10.5 <br />\r\n International Workshop on Distributed and Parallel Embedded Systems <br />\r\n (DIPES 2000), October 18-19, 2000, Schlo\u00df Eringerfeld, Germany},<br />\r\npages = {87--98},<br />\r\ncrossref = {DBLP:conf/ifip10-3/2000dipes},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1009','tp_bibtex')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Grun, Peter;  Dutt, Nikil D;  Nicolau, Alexandru</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('1010','tp_links')\" style=\"cursor:pointer;\">Aggressive Memory-Aware Compilation</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Intelligent Memory Systems, Second International Workshop, IMS 2000, \r\n Cambridge, MA, USA, November 12, 2000, Revised Papers, </span><span class=\"tp_pub_additional_pages\">pp. 147\u2013151, </span><span class=\"tp_pub_additional_year\">2000</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_1010\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1010','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_1010\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1010','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_1010\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/ims/GrunDN00,<br />\r\ntitle = {Aggressive Memory-Aware Compilation},<br />\r\nauthor = {Peter Grun and Nikil D Dutt and Alexandru Nicolau},<br />\r\nurl = {https://doi.org/10.1007/3-540-44570-6_10},<br />\r\ndoi = {10.1007/3-540-44570-6_10},<br />\r\nyear  = {2000},<br />\r\ndate = {2000-01-01},<br />\r\nbooktitle = {Intelligent Memory Systems, Second International Workshop, IMS 2000, <br />\r\n Cambridge, MA, USA, November 12, 2000, Revised Papers},<br />\r\npages = {147--151},<br />\r\ncrossref = {DBLP:conf/ims/2000},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1010','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_1010\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1007/3-540-44570-6_10\" title=\"https://doi.org/10.1007/3-540-44570-6_10\" target=\"_blank\">https://doi.org/10.1007/3-540-44570-6_10</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1007/3-540-44570-6_10\" title=\"Follow DOI:10.1007/3-540-44570-6_10\" target=\"_blank\">doi:10.1007/3-540-44570-6_10</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1010','tp_links')\">Close</a></p></div></td></tr><tr>\r\n                    <td>\r\n                        <h3 class=\"tp_h3\" id=\"tp_h3_1999\">1999</h3>\r\n                    </td>\r\n                </tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Panda, Preeti Ranjan;  Nakamura, Hiroshi;  Dutt, Nikil D;  Nicolau, Alexandru</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('1011','tp_links')\" style=\"cursor:pointer;\">Augmenting Loop Tiling with Data Alignment for Improved Cache Performance</a> <span class=\"tp_pub_type article\">Journal Article</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_journal\">IEEE Trans. Computers, </span><span class=\"tp_pub_additional_volume\">48 </span><span class=\"tp_pub_additional_number\">(2), </span><span class=\"tp_pub_additional_pages\">pp. 142\u2013149, </span><span class=\"tp_pub_additional_year\">1999</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_1011\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1011','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_1011\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1011','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_1011\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@article{DBLP:journals/tc/PandaNDN99,<br />\r\ntitle = {Augmenting Loop Tiling with Data Alignment for Improved Cache Performance},<br />\r\nauthor = {Preeti Ranjan Panda and Hiroshi Nakamura and Nikil D Dutt and Alexandru Nicolau},<br />\r\nurl = {https://doi.org/10.1109/12.752655},<br />\r\ndoi = {10.1109/12.752655},<br />\r\nyear  = {1999},<br />\r\ndate = {1999-01-01},<br />\r\njournal = {IEEE Trans. Computers},<br />\r\nvolume = {48},<br />\r\nnumber = {2},<br />\r\npages = {142--149},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {article}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1011','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_1011\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/12.752655\" title=\"https://doi.org/10.1109/12.752655\" target=\"_blank\">https://doi.org/10.1109/12.752655</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/12.752655\" title=\"Follow DOI:10.1109/12.752655\" target=\"_blank\">doi:10.1109/12.752655</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1011','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Panda, Preeti Ranjan;  Dutt, Nikil D;  Nicolau, Alexandru</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('1012','tp_links')\" style=\"cursor:pointer;\">Local memory exploration and optimization in embedded systems</a> <span class=\"tp_pub_type article\">Journal Article</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_journal\">IEEE Trans. on CAD of Integrated Circuits and Systems, </span><span class=\"tp_pub_additional_volume\">18 </span><span class=\"tp_pub_additional_number\">(1), </span><span class=\"tp_pub_additional_pages\">pp. 3\u201313, </span><span class=\"tp_pub_additional_year\">1999</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_1012\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1012','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_1012\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1012','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_1012\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@article{DBLP:journals/tcad/PandaDN99,<br />\r\ntitle = {Local memory exploration and optimization in embedded systems},<br />\r\nauthor = {Preeti Ranjan Panda and Nikil D Dutt and Alexandru Nicolau},<br />\r\nurl = {https://doi.org/10.1109/43.739054},<br />\r\ndoi = {10.1109/43.739054},<br />\r\nyear  = {1999},<br />\r\ndate = {1999-01-01},<br />\r\njournal = {IEEE Trans. on CAD of Integrated Circuits and Systems},<br />\r\nvolume = {18},<br />\r\nnumber = {1},<br />\r\npages = {3--13},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {article}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1012','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_1012\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/43.739054\" title=\"https://doi.org/10.1109/43.739054\" target=\"_blank\">https://doi.org/10.1109/43.739054</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/43.739054\" title=\"Follow DOI:10.1109/43.739054\" target=\"_blank\">doi:10.1109/43.739054</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1012','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Panda, Preeti Ranjan;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('1013','tp_links')\" style=\"cursor:pointer;\">Low-power memory mapping through reducing address bus activity</a> <span class=\"tp_pub_type article\">Journal Article</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_journal\">IEEE Trans. VLSI Syst., </span><span class=\"tp_pub_additional_volume\">7 </span><span class=\"tp_pub_additional_number\">(3), </span><span class=\"tp_pub_additional_pages\">pp. 309\u2013320, </span><span class=\"tp_pub_additional_year\">1999</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_1013\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1013','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_1013\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1013','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_1013\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@article{DBLP:journals/tvlsi/PandaD99,<br />\r\ntitle = {Low-power memory mapping through reducing address bus activity},<br />\r\nauthor = {Preeti Ranjan Panda and Nikil D Dutt},<br />\r\nurl = {https://doi.org/10.1109/92.784092},<br />\r\ndoi = {10.1109/92.784092},<br />\r\nyear  = {1999},<br />\r\ndate = {1999-01-01},<br />\r\njournal = {IEEE Trans. VLSI Syst.},<br />\r\nvolume = {7},<br />\r\nnumber = {3},<br />\r\npages = {309--320},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {article}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1013','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_1013\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/92.784092\" title=\"https://doi.org/10.1109/92.784092\" target=\"_blank\">https://doi.org/10.1109/92.784092</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/92.784092\" title=\"Follow DOI:10.1109/92.784092\" target=\"_blank\">doi:10.1109/92.784092</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1013','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Halambi, Ashok;  Grun, Peter;  Ganesh, Vijay;  Khare, Asheesh;  Dutt, Nikil D;  Nicolau, Alexandru</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('1014','tp_links')\" style=\"cursor:pointer;\">EXPRESSION: A Language for Architecture Exploration through Compiler/Simulator \r\n Retargetability</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">1999 Design, Automation and Test in Europe (DATE '99), 9-12 March \r\n 1999, Munich, Germany, </span><span class=\"tp_pub_additional_pages\">pp. 485\u2013490, </span><span class=\"tp_pub_additional_year\">1999</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_1014\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1014','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_1014\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1014','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_1014\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/date/HalambiGGKDN99,<br />\r\ntitle = {EXPRESSION: A Language for Architecture Exploration through Compiler/Simulator <br />\r\n Retargetability},<br />\r\nauthor = {Ashok Halambi and Peter Grun and Vijay Ganesh and Asheesh Khare and Nikil D Dutt and Alexandru Nicolau},<br />\r\nurl = {https://doi.org/10.1109/DATE.1999.761170},<br />\r\ndoi = {10.1109/DATE.1999.761170},<br />\r\nyear  = {1999},<br />\r\ndate = {1999-01-01},<br />\r\nbooktitle = {1999 Design, Automation and Test in Europe (DATE '99), 9-12 March <br />\r\n 1999, Munich, Germany},<br />\r\npages = {485--490},<br />\r\ncrossref = {DBLP:conf/date/1999},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1014','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_1014\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/DATE.1999.761170\" title=\"https://doi.org/10.1109/DATE.1999.761170\" target=\"_blank\">https://doi.org/10.1109/DATE.1999.761170</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/DATE.1999.761170\" title=\"Follow DOI:10.1109/DATE.1999.761170\" target=\"_blank\">doi:10.1109/DATE.1999.761170</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1014','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Khare, Asheesh;  Savoiu, Nicolae;  Halambi, Ashok;  Grun, Peter;  Dutt, Nikil D;  Nicolau, Alexandru</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('1015','tp_links')\" style=\"cursor:pointer;\">V-SAT: A Visual Specification and Analysis Tool for System-On-Chip \r\n Exploration</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">25th EUROMICRO '99 Conference, Informatics: Theory and Practice \r\n for the New Millenium, 8-10 September 1999, Milan, Italy, </span><span class=\"tp_pub_additional_pages\">pp. 1196\u20131203, </span><span class=\"tp_pub_additional_year\">1999</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_1015\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1015','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_1015\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1015','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_1015\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/euromicro/KhareSHGDN99,<br />\r\ntitle = {V-SAT: A Visual Specification and Analysis Tool for System-On-Chip <br />\r\n Exploration},<br />\r\nauthor = {Asheesh Khare and Nicolae Savoiu and Ashok Halambi and Peter Grun and Nikil D Dutt and Alexandru Nicolau},<br />\r\nurl = {https://doi.org/10.1109/EURMIC.1999.794466},<br />\r\ndoi = {10.1109/EURMIC.1999.794466},<br />\r\nyear  = {1999},<br />\r\ndate = {1999-01-01},<br />\r\nbooktitle = {25th EUROMICRO '99 Conference, Informatics: Theory and Practice <br />\r\n for the New Millenium, 8-10 September 1999, Milan, Italy},<br />\r\npages = {1196--1203},<br />\r\ncrossref = {DBLP:conf/euromicro/1999},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1015','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_1015\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/EURMIC.1999.794466\" title=\"https://doi.org/10.1109/EURMIC.1999.794466\" target=\"_blank\">https://doi.org/10.1109/EURMIC.1999.794466</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/EURMIC.1999.794466\" title=\"Follow DOI:10.1109/EURMIC.1999.794466\" target=\"_blank\">doi:10.1109/EURMIC.1999.794466</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1015','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Dutt, Nikil D;  Foster, Eric M</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('1016','tp_links')\" style=\"cursor:pointer;\">Design of a set-top box system on a chip (abstract)</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the 1999 IEEE/ACM International Conference on Computer-Aided \r\n Design, 1999, San Jose, California, USA, November 7-11, 1999, </span><span class=\"tp_pub_additional_pages\">pp. 608, </span><span class=\"tp_pub_additional_year\">1999</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_1016\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1016','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_1016\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1016','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_1016\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/iccad/DuttF99,<br />\r\ntitle = {Design of a set-top box system on a chip (abstract)},<br />\r\nauthor = {Nikil D Dutt and Eric M Foster},<br />\r\nurl = {http://doi.ieeecomputersociety.org/10.1109/ICCAD.1999.10000},<br />\r\ndoi = {10.1109/ICCAD.1999.10000},<br />\r\nyear  = {1999},<br />\r\ndate = {1999-01-01},<br />\r\nbooktitle = {Proceedings of the 1999 IEEE/ACM International Conference on Computer-Aided <br />\r\n Design, 1999, San Jose, California, USA, November 7-11, 1999},<br />\r\npages = {608},<br />\r\ncrossref = {DBLP:conf/iccad/1999},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1016','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_1016\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.ieeecomputersociety.org/10.1109/ICCAD.1999.10000\" title=\"http://doi.ieeecomputersociety.org/10.1109/ICCAD.1999.10000\" target=\"_blank\">http://doi.ieeecomputersociety.org/10.1109/ICCAD.1999.10000</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/ICCAD.1999.10000\" title=\"Follow DOI:10.1109/ICCAD.1999.10000\" target=\"_blank\">doi:10.1109/ICCAD.1999.10000</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1016','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Dutt, Nikil D;  Kelley, Brian</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('1017','tp_links')\" style=\"cursor:pointer;\">On the rapid prototyping and design of a wireless communication system \r\n on a chip (abstract)</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the 1999 IEEE/ACM International Conference on Computer-Aided \r\n Design, 1999, San Jose, California, USA, November 7-11, 1999, </span><span class=\"tp_pub_additional_pages\">pp. 609, </span><span class=\"tp_pub_additional_year\">1999</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_1017\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1017','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_1017\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1017','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_1017\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/iccad/DuttK99,<br />\r\ntitle = {On the rapid prototyping and design of a wireless communication system <br />\r\n on a chip (abstract)},<br />\r\nauthor = {Nikil D Dutt and Brian Kelley},<br />\r\nurl = {http://doi.ieeecomputersociety.org/10.1109/ICCAD.1999.10002},<br />\r\ndoi = {10.1109/ICCAD.1999.10002},<br />\r\nyear  = {1999},<br />\r\ndate = {1999-01-01},<br />\r\nbooktitle = {Proceedings of the 1999 IEEE/ACM International Conference on Computer-Aided <br />\r\n Design, 1999, San Jose, California, USA, November 7-11, 1999},<br />\r\npages = {609},<br />\r\ncrossref = {DBLP:conf/iccad/1999},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1017','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_1017\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.ieeecomputersociety.org/10.1109/ICCAD.1999.10002\" title=\"http://doi.ieeecomputersociety.org/10.1109/ICCAD.1999.10002\" target=\"_blank\">http://doi.ieeecomputersociety.org/10.1109/ICCAD.1999.10002</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/ICCAD.1999.10002\" title=\"Follow DOI:10.1109/ICCAD.1999.10002\" target=\"_blank\">doi:10.1109/ICCAD.1999.10002</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1017','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Grun, Peter;  Halambi, Ashok;  Dutt, Nikil D;  Nicolau, Alexandru</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('1018','tp_links')\" style=\"cursor:pointer;\">RTGEN: An Algorithm for Automatic Generation of Reservation Tables \r\n from Architectural Descriptions</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the 12th International Symposium on System Synthesis, \r\n ISSS '99, Boca Raton, Florida, USA, November 1-4, 1999., </span><span class=\"tp_pub_additional_pages\">pp. 44\u201350, </span><span class=\"tp_pub_additional_year\">1999</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_1018\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1018','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_1018\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1018','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_1018\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/isss/GrunHDN99,<br />\r\ntitle = {RTGEN: An Algorithm for Automatic Generation of Reservation Tables <br />\r\n from Architectural Descriptions},<br />\r\nauthor = {Peter Grun and Ashok Halambi and Nikil D Dutt and Alexandru Nicolau},<br />\r\nurl = {https://doi.org/10.1109/ISSS.1999.814259},<br />\r\ndoi = {10.1109/ISSS.1999.814259},<br />\r\nyear  = {1999},<br />\r\ndate = {1999-01-01},<br />\r\nbooktitle = {Proceedings of the 12th International Symposium on System Synthesis, <br />\r\n ISSS '99, Boca Raton, Florida, USA, November 1-4, 1999.},<br />\r\npages = {44--50},<br />\r\ncrossref = {DBLP:conf/isss/1999},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1018','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_1018\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/ISSS.1999.814259\" title=\"https://doi.org/10.1109/ISSS.1999.814259\" target=\"_blank\">https://doi.org/10.1109/ISSS.1999.814259</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/ISSS.1999.814259\" title=\"Follow DOI:10.1109/ISSS.1999.814259\" target=\"_blank\">doi:10.1109/ISSS.1999.814259</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1018','tp_links')\">Close</a></p></div></td></tr><tr>\r\n                    <td>\r\n                        <h3 class=\"tp_h3\" id=\"tp_h3_1998\">1998</h3>\r\n                    </td>\r\n                </tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Panda, Preeti Ranjan;  Dutt, Nikil D;  Nicolau, Alexandru</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('1019','tp_links')\" style=\"cursor:pointer;\">Incorporating DRAM access modes into high-level synthesis</a> <span class=\"tp_pub_type article\">Journal Article</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_journal\">IEEE Trans. on CAD of Integrated Circuits and Systems, </span><span class=\"tp_pub_additional_volume\">17 </span><span class=\"tp_pub_additional_number\">(2), </span><span class=\"tp_pub_additional_pages\">pp. 96\u2013109, </span><span class=\"tp_pub_additional_year\">1998</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_1019\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1019','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_1019\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1019','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_1019\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@article{DBLP:journals/tcad/PandaDN98,<br />\r\ntitle = {Incorporating DRAM access modes into high-level synthesis},<br />\r\nauthor = {Preeti Ranjan Panda and Nikil D Dutt and Alexandru Nicolau},<br />\r\nurl = {https://doi.org/10.1109/43.681260},<br />\r\ndoi = {10.1109/43.681260},<br />\r\nyear  = {1998},<br />\r\ndate = {1998-01-01},<br />\r\njournal = {IEEE Trans. on CAD of Integrated Circuits and Systems},<br />\r\nvolume = {17},<br />\r\nnumber = {2},<br />\r\npages = {96--109},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {article}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1019','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_1019\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/43.681260\" title=\"https://doi.org/10.1109/43.681260\" target=\"_blank\">https://doi.org/10.1109/43.681260</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/43.681260\" title=\"Follow DOI:10.1109/43.681260\" target=\"_blank\">doi:10.1109/43.681260</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1019','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Grun, Peter;  Balasa, Florin;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('1020','tp_links')\" style=\"cursor:pointer;\">Memory size estimation for multimedia applications</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the Sixth International Workshop on Hardware/Software \r\n Codesign, CODES 1998, Seattle, Washington, USA, March 15-18, 1998, </span><span class=\"tp_pub_additional_pages\">pp. 145\u2013149, </span><span class=\"tp_pub_additional_year\">1998</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_1020\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1020','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_1020\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1020','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_1020\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/codes/GrunBD98,<br />\r\ntitle = {Memory size estimation for multimedia applications},<br />\r\nauthor = {Peter Grun and Florin Balasa and Nikil D Dutt},<br />\r\nurl = {http://doi.acm.org/10.1145/278241.278325},<br />\r\ndoi = {10.1145/278241.278325},<br />\r\nyear  = {1998},<br />\r\ndate = {1998-01-01},<br />\r\nbooktitle = {Proceedings of the Sixth International Workshop on Hardware/Software <br />\r\n Codesign, CODES 1998, Seattle, Washington, USA, March 15-18, 1998},<br />\r\npages = {145--149},<br />\r\ncrossref = {DBLP:conf/codes/1998},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1020','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_1020\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.acm.org/10.1145/278241.278325\" title=\"http://doi.acm.org/10.1145/278241.278325\" target=\"_blank\">http://doi.acm.org/10.1145/278241.278325</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1145/278241.278325\" title=\"Follow DOI:10.1145/278241.278325\" target=\"_blank\">doi:10.1145/278241.278325</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1020','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Panda, Preeti Ranjan;  Dutt, Nikil D;  Nicolau, Alexandru</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('1021','tp_links')\" style=\"cursor:pointer;\">Data Cache Sizing for Embedded Processor Applications</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">1998 Design, Automation and Test in Europe (DATE '98), February \r\n 23-26, 1998, Le Palais des Congr\u00e8s de Paris, Paris, France, </span><span class=\"tp_pub_additional_pages\">pp. 925\u2013926, </span><span class=\"tp_pub_additional_year\">1998</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_1021\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1021','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_1021\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1021','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_1021\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/date/PandaDN98,<br />\r\ntitle = {Data Cache Sizing for Embedded Processor Applications},<br />\r\nauthor = {Preeti Ranjan Panda and Nikil D Dutt and Alexandru Nicolau},<br />\r\nurl = {https://doi.org/10.1109/DATE.1998.655972},<br />\r\ndoi = {10.1109/DATE.1998.655972},<br />\r\nyear  = {1998},<br />\r\ndate = {1998-01-01},<br />\r\nbooktitle = {1998 Design, Automation and Test in Europe (DATE '98), February <br />\r\n 23-26, 1998, Le Palais des Congr\u00e8s de Paris, Paris, France},<br />\r\npages = {925--926},<br />\r\ncrossref = {DBLP:conf/date/1998},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1021','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_1021\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/DATE.1998.655972\" title=\"https://doi.org/10.1109/DATE.1998.655972\" target=\"_blank\">https://doi.org/10.1109/DATE.1998.655972</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/DATE.1998.655972\" title=\"Follow DOI:10.1109/DATE.1998.655972\" target=\"_blank\">doi:10.1109/DATE.1998.655972</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1021','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Hein, Soren;  Nagasamy, Vijay;  Rohfleisch, Bernhard;  Kozyrakis, Christoforos E;  Dutt, Nikil D;  Catthoor, Francky</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('1022','tp_links')\" style=\"cursor:pointer;\">Embedded memories in system design - from technology to systems architecture</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the 1998 IEEE/ACM International Conference on Computer-Aided \r\n Design, ICCAD 1998, San Jose, CA, USA, November 8-12, 1998, </span><span class=\"tp_pub_additional_pages\">pp. 1, </span><span class=\"tp_pub_additional_year\">1998</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_1022\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1022','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_1022\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1022','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_1022\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/iccad/HeinNRKDC98,<br />\r\ntitle = {Embedded memories in system design - from technology to systems architecture},<br />\r\nauthor = {Soren Hein and Vijay Nagasamy and Bernhard Rohfleisch and Christoforos E Kozyrakis and Nikil D Dutt and Francky Catthoor},<br />\r\nurl = {http://doi.acm.org/10.1145/288548.288549},<br />\r\ndoi = {10.1145/288548.288549},<br />\r\nyear  = {1998},<br />\r\ndate = {1998-01-01},<br />\r\nbooktitle = {Proceedings of the 1998 IEEE/ACM International Conference on Computer-Aided <br />\r\n Design, ICCAD 1998, San Jose, CA, USA, November 8-12, 1998},<br />\r\npages = {1},<br />\r\ncrossref = {DBLP:conf/iccad/1998},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1022','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_1022\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.acm.org/10.1145/288548.288549\" title=\"http://doi.acm.org/10.1145/288548.288549\" target=\"_blank\">http://doi.acm.org/10.1145/288548.288549</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1145/288548.288549\" title=\"Follow DOI:10.1145/288548.288549\" target=\"_blank\">doi:10.1145/288548.288549</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1022','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Kolson, David J;  Nicolau, Alexandru;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('1023','tp_links')\" style=\"cursor:pointer;\">Copy Elimination for Parallelizing Compilers</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Languages and Compilers for Parallel Computing, 11th International \r\n Workshop, LCPC'98, Chapel Hill, NC, USA, August 7-9, 1998, Proceedings, </span><span class=\"tp_pub_additional_pages\">pp. 275\u2013289, </span><span class=\"tp_pub_additional_year\">1998</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_1023\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1023','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_1023\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1023','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_1023\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/lcpc/KolsonND98,<br />\r\ntitle = {Copy Elimination for Parallelizing Compilers},<br />\r\nauthor = {David J Kolson and Alexandru Nicolau and Nikil D Dutt},<br />\r\nurl = {https://doi.org/10.1007/3-540-48319-5_18},<br />\r\ndoi = {10.1007/3-540-48319-5_18},<br />\r\nyear  = {1998},<br />\r\ndate = {1998-01-01},<br />\r\nbooktitle = {Languages and Compilers for Parallel Computing, 11th International <br />\r\n Workshop, LCPC'98, Chapel Hill, NC, USA, August 7-9, 1998, Proceedings},<br />\r\npages = {275--289},<br />\r\ncrossref = {DBLP:conf/lcpc/1998},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1023','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_1023\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1007/3-540-48319-5_18\" title=\"https://doi.org/10.1007/3-540-48319-5_18\" target=\"_blank\">https://doi.org/10.1007/3-540-48319-5_18</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1007/3-540-48319-5_18\" title=\"Follow DOI:10.1007/3-540-48319-5_18\" target=\"_blank\">doi:10.1007/3-540-48319-5_18</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1023','tp_links')\">Close</a></p></div></td></tr><tr>\r\n                    <td>\r\n                        <h3 class=\"tp_h3\" id=\"tp_h3_1997\">1997</h3>\r\n                    </td>\r\n                </tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Ohm, Seong Yong;  Kurdahi, Fadi J;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('1024','tp_links')\" style=\"cursor:pointer;\">A unified lower bound estimation technique for high-level synthesis</a> <span class=\"tp_pub_type article\">Journal Article</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_journal\">IEEE Trans. on CAD of Integrated Circuits and Systems, </span><span class=\"tp_pub_additional_volume\">16 </span><span class=\"tp_pub_additional_number\">(5), </span><span class=\"tp_pub_additional_pages\">pp. 458\u2013472, </span><span class=\"tp_pub_additional_year\">1997</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_1024\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1024','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_1024\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1024','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_1024\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@article{DBLP:journals/tcad/OhmKD97,<br />\r\ntitle = {A unified lower bound estimation technique for high-level synthesis},<br />\r\nauthor = {Seong Yong Ohm and Fadi J Kurdahi and Nikil D Dutt},<br />\r\nurl = {https://doi.org/10.1109/43.631209},<br />\r\ndoi = {10.1109/43.631209},<br />\r\nyear  = {1997},<br />\r\ndate = {1997-01-01},<br />\r\njournal = {IEEE Trans. on CAD of Integrated Circuits and Systems},<br />\r\nvolume = {16},<br />\r\nnumber = {5},<br />\r\npages = {458--472},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {article}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1024','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_1024\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/43.631209\" title=\"https://doi.org/10.1109/43.631209\" target=\"_blank\">https://doi.org/10.1109/43.631209</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/43.631209\" title=\"Follow DOI:10.1109/43.631209\" target=\"_blank\">doi:10.1109/43.631209</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1024','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Panda, Preeti Ranjan;  Dutt, Nikil D;  Nicolau, Alexandru</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('1025','tp_links')\" style=\"cursor:pointer;\">Memory data organization for improved cache performance in embedded \r\n processor applications</a> <span class=\"tp_pub_type article\">Journal Article</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_journal\">ACM Trans. Design Autom. Electr. Syst., </span><span class=\"tp_pub_additional_volume\">2 </span><span class=\"tp_pub_additional_number\">(4), </span><span class=\"tp_pub_additional_pages\">pp. 384\u2013409, </span><span class=\"tp_pub_additional_year\">1997</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_1025\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1025','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_1025\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1025','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_1025\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@article{DBLP:journals/todaes/PandaDN97,<br />\r\ntitle = {Memory data organization for improved cache performance in embedded <br />\r\n processor applications},<br />\r\nauthor = {Preeti Ranjan Panda and Nikil D Dutt and Alexandru Nicolau},<br />\r\nurl = {http://doi.acm.org/10.1145/268424.268464},<br />\r\ndoi = {10.1145/268424.268464},<br />\r\nyear  = {1997},<br />\r\ndate = {1997-01-01},<br />\r\njournal = {ACM Trans. Design Autom. Electr. Syst.},<br />\r\nvolume = {2},<br />\r\nnumber = {4},<br />\r\npages = {384--409},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {article}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1025','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_1025\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.acm.org/10.1145/268424.268464\" title=\"http://doi.acm.org/10.1145/268424.268464\" target=\"_blank\">http://doi.acm.org/10.1145/268424.268464</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1145/268424.268464\" title=\"Follow DOI:10.1145/268424.268464\" target=\"_blank\">doi:10.1145/268424.268464</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1025','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Panda, Preeti Ranjan;  Dutt, Nikil D;  Nicolau, Alexandru</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('1026','tp_links')\" style=\"cursor:pointer;\">Efficient utilization of scratch-pad memory in embedded processor \r\n applications</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">European Design and Test Conference, ED&amp;TC '97, Paris, France, \r\n 17-20 March 1997, </span><span class=\"tp_pub_additional_pages\">pp. 7\u201311, </span><span class=\"tp_pub_additional_year\">1997</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_1026\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1026','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_1026\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1026','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_1026\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/date/PandaDN97,<br />\r\ntitle = {Efficient utilization of scratch-pad memory in embedded processor <br />\r\n applications},<br />\r\nauthor = {Preeti Ranjan Panda and Nikil D Dutt and Alexandru Nicolau},<br />\r\nurl = {https://doi.org/10.1109/EDTC.1997.582323},<br />\r\ndoi = {10.1109/EDTC.1997.582323},<br />\r\nyear  = {1997},<br />\r\ndate = {1997-01-01},<br />\r\nbooktitle = {European Design and Test Conference, ED&amp;TC '97, Paris, France, <br />\r\n 17-20 March 1997},<br />\r\npages = {7--11},<br />\r\ncrossref = {DBLP:conf/date/1997},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1026','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_1026\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/EDTC.1997.582323\" title=\"https://doi.org/10.1109/EDTC.1997.582323\" target=\"_blank\">https://doi.org/10.1109/EDTC.1997.582323</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/EDTC.1997.582323\" title=\"Follow DOI:10.1109/EDTC.1997.582323\" target=\"_blank\">doi:10.1109/EDTC.1997.582323</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1026','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Jha, Pradip K;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('1027','tp_links')\" style=\"cursor:pointer;\">Library mapping for memories</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">European Design and Test Conference, ED&amp;TC '97, Paris, France, \r\n 17-20 March 1997, </span><span class=\"tp_pub_additional_pages\">pp. 288\u2013292, </span><span class=\"tp_pub_additional_year\">1997</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_1027\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1027','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_1027\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1027','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_1027\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/date/JhaD97,<br />\r\ntitle = {Library mapping for memories},<br />\r\nauthor = {Pradip K Jha and Nikil D Dutt},<br />\r\nurl = {https://doi.org/10.1109/EDTC.1997.582372},<br />\r\ndoi = {10.1109/EDTC.1997.582372},<br />\r\nyear  = {1997},<br />\r\ndate = {1997-01-01},<br />\r\nbooktitle = {European Design and Test Conference, ED&amp;TC '97, Paris, France, <br />\r\n 17-20 March 1997},<br />\r\npages = {288--292},<br />\r\ncrossref = {DBLP:conf/date/1997},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1027','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_1027\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/EDTC.1997.582372\" title=\"https://doi.org/10.1109/EDTC.1997.582372\" target=\"_blank\">https://doi.org/10.1109/EDTC.1997.582372</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/EDTC.1997.582372\" title=\"Follow DOI:10.1109/EDTC.1997.582372\" target=\"_blank\">doi:10.1109/EDTC.1997.582372</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1027','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Panda, Preeti Ranjan;  Dutt, Nikil D;  Nicolau, Alexandru</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('1028','tp_links')\" style=\"cursor:pointer;\">Exploiting off-chip memory access modes in high-level synthesis</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the 1997 IEEE/ACM International Conference on Computer-Aided \r\n Design, ICCAD 1997, San Jose, CA, USA, November 9-13, 1997, </span><span class=\"tp_pub_additional_pages\">pp. 333\u2013340, </span><span class=\"tp_pub_additional_year\">1997</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_1028\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1028','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_1028\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1028','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_1028\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/iccad/PandaDN97,<br />\r\ntitle = {Exploiting off-chip memory access modes in high-level synthesis},<br />\r\nauthor = {Preeti Ranjan Panda and Nikil D Dutt and Alexandru Nicolau},<br />\r\nurl = {https://doi.org/10.1109/ICCAD.1997.643539},<br />\r\ndoi = {10.1109/ICCAD.1997.643539},<br />\r\nyear  = {1997},<br />\r\ndate = {1997-01-01},<br />\r\nbooktitle = {Proceedings of the 1997 IEEE/ACM International Conference on Computer-Aided <br />\r\n Design, ICCAD 1997, San Jose, CA, USA, November 9-13, 1997},<br />\r\npages = {333--340},<br />\r\ncrossref = {DBLP:conf/iccad/1997},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1028','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_1028\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/ICCAD.1997.643539\" title=\"https://doi.org/10.1109/ICCAD.1997.643539\" target=\"_blank\">https://doi.org/10.1109/ICCAD.1997.643539</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/ICCAD.1997.643539\" title=\"Follow DOI:10.1109/ICCAD.1997.643539\" target=\"_blank\">doi:10.1109/ICCAD.1997.643539</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1028','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Panda, Preeti Ranjan;  Nakamura, Hiroshi;  Dutt, Nikil D;  Nicolau, Alexandru</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('1029','tp_links')\" style=\"cursor:pointer;\">A Data Alignment Technique for Improving Cache Performance</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings 1997 International Conference on Computer Design: VLSI \r\n in Computers &amp; Processors, ICCD '97, Austin, Texas, USA, October \r\n 12-15, 1997, </span><span class=\"tp_pub_additional_pages\">pp. 587\u2013592, </span><span class=\"tp_pub_additional_year\">1997</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_1029\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1029','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_1029\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1029','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_1029\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/iccd/PandaNDN97,<br />\r\ntitle = {A Data Alignment Technique for Improving Cache Performance},<br />\r\nauthor = {Preeti Ranjan Panda and Hiroshi Nakamura and Nikil D Dutt and Alexandru Nicolau},<br />\r\nurl = {https://doi.org/10.1109/ICCD.1997.628925},<br />\r\ndoi = {10.1109/ICCD.1997.628925},<br />\r\nyear  = {1997},<br />\r\ndate = {1997-01-01},<br />\r\nbooktitle = {Proceedings 1997 International Conference on Computer Design: VLSI <br />\r\n in Computers &amp; Processors, ICCD '97, Austin, Texas, USA, October <br />\r\n 12-15, 1997},<br />\r\npages = {587--592},<br />\r\ncrossref = {DBLP:conf/iccd/1997},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1029','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_1029\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/ICCD.1997.628925\" title=\"https://doi.org/10.1109/ICCD.1997.628925\" target=\"_blank\">https://doi.org/10.1109/ICCD.1997.628925</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/ICCD.1997.628925\" title=\"Follow DOI:10.1109/ICCD.1997.628925\" target=\"_blank\">doi:10.1109/ICCD.1997.628925</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1029','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Panda, Preeti Ranjan;  Nakamura, Hiroshi;  Dutt, Nikil D;  Nicolau, Alexandru</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('1030','tp_links')\" style=\"cursor:pointer;\">Improving cache Performance Through Tiling and Data Alignment</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Solving Irregularly Structured Problems in Parallel, 4th International \r\n Symposium, IRREGULAR '97, Paderborn, Germany, June 12-13, 1997, \r\n Proceedings, </span><span class=\"tp_pub_additional_pages\">pp. 167\u2013185, </span><span class=\"tp_pub_additional_year\">1997</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_1030\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1030','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_1030\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1030','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_1030\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/irregular/PandaNDN97,<br />\r\ntitle = {Improving cache Performance Through Tiling and Data Alignment},<br />\r\nauthor = {Preeti Ranjan Panda and Hiroshi Nakamura and Nikil D Dutt and Alexandru Nicolau},<br />\r\nurl = {https://doi.org/10.1007/3-540-63138-0_16},<br />\r\ndoi = {10.1007/3-540-63138-0_16},<br />\r\nyear  = {1997},<br />\r\ndate = {1997-01-01},<br />\r\nbooktitle = {Solving Irregularly Structured Problems in Parallel, 4th International <br />\r\n Symposium, IRREGULAR '97, Paderborn, Germany, June 12-13, 1997, <br />\r\n Proceedings},<br />\r\npages = {167--185},<br />\r\ncrossref = {DBLP:conf/irregular/1997},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1030','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_1030\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1007/3-540-63138-0_16\" title=\"https://doi.org/10.1007/3-540-63138-0_16\" target=\"_blank\">https://doi.org/10.1007/3-540-63138-0_16</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1007/3-540-63138-0_16\" title=\"Follow DOI:10.1007/3-540-63138-0_16\" target=\"_blank\">doi:10.1007/3-540-63138-0_16</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1030','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Panda, Preeti Ranjan;  Dutt, Nikil D;  Nicolau, Alexandru</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('1031','tp_links')\" style=\"cursor:pointer;\">Architectural Exploration and Optimization of Local Memory in Embedded \r\n Systems</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">Proceedings of the 10th International Symposium on System Synthesis, \r\n ISSS '97, Antwerp, Belgium, September 17-19, 1997., </span><span class=\"tp_pub_additional_pages\">pp. 90, </span><span class=\"tp_pub_additional_year\">1997</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_1031\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1031','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_1031\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1031','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_1031\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/isss/PandaDN97,<br />\r\ntitle = {Architectural Exploration and Optimization of Local Memory in Embedded <br />\r\n Systems},<br />\r\nauthor = {Preeti Ranjan Panda and Nikil D Dutt and Alexandru Nicolau},<br />\r\nurl = {http://doi.ieeecomputersociety.org/10.1109/ISSS.1997.621680},<br />\r\ndoi = {10.1109/ISSS.1997.621680},<br />\r\nyear  = {1997},<br />\r\ndate = {1997-01-01},<br />\r\nbooktitle = {Proceedings of the 10th International Symposium on System Synthesis, <br />\r\n ISSS '97, Antwerp, Belgium, September 17-19, 1997.},<br />\r\npages = {90},<br />\r\ncrossref = {DBLP:conf/isss/1997},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1031','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_1031\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"http://doi.ieeecomputersociety.org/10.1109/ISSS.1997.621680\" title=\"http://doi.ieeecomputersociety.org/10.1109/ISSS.1997.621680\" target=\"_blank\">http://doi.ieeecomputersociety.org/10.1109/ISSS.1997.621680</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/ISSS.1997.621680\" title=\"Follow DOI:10.1109/ISSS.1997.621680\" target=\"_blank\">doi:10.1109/ISSS.1997.621680</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1031','tp_links')\">Close</a></p></div></td></tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Panda, Preeti Ranjan;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('1032','tp_links')\" style=\"cursor:pointer;\">Behavioral Array Mapping into Multiport Memories Targeting Low Power</a> <span class=\"tp_pub_type inproceedings\">Inproceedings</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_booktitle\">10th International Conference on VLSI Design (VLSI Design 1997), \r\n 4-7 January 1997, Hyderabad, India, </span><span class=\"tp_pub_additional_pages\">pp. 268\u2013273, </span><span class=\"tp_pub_additional_year\">1997</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_1032\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1032','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_1032\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1032','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_1032\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@inproceedings{DBLP:conf/vlsid/PandaD97,<br />\r\ntitle = {Behavioral Array Mapping into Multiport Memories Targeting Low Power},<br />\r\nauthor = {Preeti Ranjan Panda and Nikil D Dutt},<br />\r\nurl = {https://doi.org/10.1109/ICVD.1997.568088},<br />\r\ndoi = {10.1109/ICVD.1997.568088},<br />\r\nyear  = {1997},<br />\r\ndate = {1997-01-01},<br />\r\nbooktitle = {10th International Conference on VLSI Design (VLSI Design 1997), <br />\r\n 4-7 January 1997, Hyderabad, India},<br />\r\npages = {268--273},<br />\r\ncrossref = {DBLP:conf/vlsid/1997},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {inproceedings}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1032','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_1032\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/ICVD.1997.568088\" title=\"https://doi.org/10.1109/ICVD.1997.568088\" target=\"_blank\">https://doi.org/10.1109/ICVD.1997.568088</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/ICVD.1997.568088\" title=\"Follow DOI:10.1109/ICVD.1997.568088\" target=\"_blank\">doi:10.1109/ICVD.1997.568088</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1032','tp_links')\">Close</a></p></div></td></tr><tr>\r\n                    <td>\r\n                        <h3 class=\"tp_h3\" id=\"tp_h3_1996\">1996</h3>\r\n                    </td>\r\n                </tr><tr class=\"tp_publication\"><td class=\"tp_pub_info\"><p class=\"tp_pub_author\"> Kolson, David J;  Nicolau, Alexandru;  Dutt, Nikil D</p><p class=\"tp_pub_title\"><a class=\"tp_title_link\" onclick=\"teachpress_pub_showhide('1033','tp_links')\" style=\"cursor:pointer;\">Elimination of redundant memory traffic in high-level synthesis</a> <span class=\"tp_pub_type article\">Journal Article</span> </p><p class=\"tp_pub_additional\"><span class=\"tp_pub_additional_journal\">IEEE Trans. on CAD of Integrated Circuits and Systems, </span><span class=\"tp_pub_additional_volume\">15 </span><span class=\"tp_pub_additional_number\">(11), </span><span class=\"tp_pub_additional_pages\">pp. 1354\u20131364, </span><span class=\"tp_pub_additional_year\">1996</span>.</p><p class=\"tp_pub_tags\"><span class=\"tp_resource_link\"><a id=\"tp_links_sh_1033\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1033','tp_links')\" title=\"Show links and resources\" style=\"cursor:pointer;\">Links</a></span> | <span class=\"tp_bibtex_link\"><a id=\"tp_bibtex_sh_1033\" class=\"tp_show\" onclick=\"teachpress_pub_showhide('1033','tp_bibtex')\" title=\"Show BibTeX entry\" style=\"cursor:pointer;\">BibTeX</a></span></p><div class=\"tp_bibtex\" id=\"tp_bibtex_1033\" style=\"display:none;\"><div class=\"tp_bibtex_entry\">@article{DBLP:journals/tcad/KolsonND96,<br />\r\ntitle = {Elimination of redundant memory traffic in high-level synthesis},<br />\r\nauthor = {David J Kolson and Alexandru Nicolau and Nikil D Dutt},<br />\r\nurl = {https://doi.org/10.1109/43.543768},<br />\r\ndoi = {10.1109/43.543768},<br />\r\nyear  = {1996},<br />\r\ndate = {1996-01-01},<br />\r\njournal = {IEEE Trans. on CAD of Integrated Circuits and Systems},<br />\r\nvolume = {15},<br />\r\nnumber = {11},<br />\r\npages = {1354--1364},<br />\r\nkeywords = {},<br />\r\npubstate = {published},<br />\r\ntppubtype = {article}<br />\r\n}<br />\r\n</div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1033','tp_bibtex')\">Close</a></p></div><div class=\"tp_links\" id=\"tp_links_1033\" style=\"display:none;\"><div class=\"tp_links_entry\"><ul class=\"tp_pub_list\"><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://doi.org/10.1109/43.543768\" title=\"https://doi.org/10.1109/43.543768\" target=\"_blank\">https://doi.org/10.1109/43.543768</a></li><li><a class=\"tp_pub_list\" style=\"background-image: url(https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/images/mimetypes/text-html.png)\" href=\"https://dx.doi.org/10.1109/43.543768\" title=\"Follow DOI:10.1109/43.543768\" target=\"_blank\">doi:10.1109/43.543768</a></li></ul></div><p class=\"tp_close_menu\"><a class=\"tp_close\" onclick=\"teachpress_pub_showhide('1033','tp_links')\">Close</a></p></div></td></tr></table><div class=\"tablenav\"><div class=\"tablenav-pages\"><span class=\"displaying-num\">439 entries</span> <a href=\"https://duttgroup.ics.uci.edu/publications/?limit=1&amp;#tppubs\" title=\"first page\" class=\"page-numbers\">&laquo;</a> <a href=\"https://duttgroup.ics.uci.edu/publications/?limit=7&amp;#tppubs\" title=\"previous page\" class=\"page-numbers\">&lsaquo;</a>  8 of 9 <a href=\"https://duttgroup.ics.uci.edu/publications/?limit=9&amp;#tppubs\" title=\"next page\" class=\"page-numbers\">&rsaquo;</a> <a href=\"https://duttgroup.ics.uci.edu/publications/?limit=9&amp;#tppubs\" title=\"last page\" class=\"page-numbers\">&raquo;</a> </div></div>\n\t</div><!-- .entry-content -->\n\n\t\n\t\n\t\n</article><!-- #post-## -->\n\t\t</main><!-- #main -->\n\t</div><!-- #primary -->\n\n\t</div><!-- .hm-container -->\n\t</div><!-- #content -->\n\n\t\n\t<footer id=\"colophon\" class=\"site-footer\" role=\"contentinfo\">\n\t\t<div class=\"hm-container\">\n\n\t\t\t\n\t\t\t<div class=\"footer-widget-area\">\n\t\t\t\t<div class=\"footer-sidebar\" role=\"complementary\">\n\t\t\t\t\t<aside id=\"text-3\" class=\"widget widget_text\"><h4 class=\"footer-widget-title\">Find Us</h4>\t\t\t<div class=\"textwidget\"><p><strong>Address</strong><br />\n3069 Donald Bren Hall<br />\nUniversity\u00a0of\u00a0California,\u00a0Irvine<br />\nIrvine,\u00a0CA\u00a092697-3435,\u00a0USA</p>\n<p><strong>Email</strong><br />\n<a href=\"mailto:drg@ics.uci.edu\">drg@ics.uci.edu</a></p>\n</div>\n\t\t</aside>\t\t\t\t</div><!-- .footer-sidebar -->\n\t\t\n\t\t\t\t<div class=\"footer-sidebar\" role=\"complementary\">\n\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t</div><!-- .footer-sidebar -->\t\t\n\n\t\t\t\t<div class=\"footer-sidebar\" role=\"complementary\">\n\t\t\t\t\t\n\t\t\t\t\t\t\t\t\t</div><!-- .footer-sidebar -->\t\t\t\n\t\t\t</div><!-- .footer-widget-area -->\n\n\t\t\t\n\t\t</div><!-- .hm-container -->\n\n\t\t<div class=\"site-info\">\n\t\t\t<div class=\"hm-container\">\n\t\t\t\t<div class=\"site-info-owner\">\n\t\t\t\t\tCopyright &#169; 2019 <a href=\"https://duttgroup.ics.uci.edu/\" title=\"Dutt Research Group\" >Dutt Research Group</a>.\t\t\t\t</div>\t\t\t\n\t\t\t\t<div class=\"site-info-designer\">\n\t\t\t\t\tPowered by <a href=\"https://wordpress.org\" target=\"_blank\" title=\"WordPress\">WordPress</a> and <a href=\"https://themezhut.com/themes/hitmag/\" target=\"_blank\" title=\"HitMag WordPress Theme\">HitMag</a>.\t\t\t\t</div>\n\t\t\t</div><!-- .hm-container -->\n\t\t</div><!-- .site-info -->\n\t</footer><!-- #colophon -->\n\n\t\n</div><!-- #page -->\n\n\n<style>.pagemenu-hide{display:none !important;}</style><link rel='stylesheet' id='tp_template_2016-css'  href='https://duttgroup.ics.uci.edu/wp-content/drg/plugins/teachpress/templates/tp_template_2016.css?ver=5.2.3' type='text/css' media='all' />\n<script type='text/javascript'>\n/* <![CDATA[ */\nvar wpcf7 = {\"apiSettings\":{\"root\":\"https:\\/\\/duttgroup.ics.uci.edu\\/wp-json\\/contact-form-7\\/v1\",\"namespace\":\"contact-form-7\\/v1\"}};\n/* ]]> */\n</script>\n<script type='text/javascript' src='https://duttgroup.ics.uci.edu/wp-content/drg/plugins/contact-form-7/includes/js/scripts.js?ver=5.1.4'></script>\n<script type='text/javascript' src='https://duttgroup.ics.uci.edu/wp-content/drg/themes/hitmag/js/navigation.js?ver=20151215'></script>\n<script type='text/javascript' src='https://duttgroup.ics.uci.edu/wp-content/drg/themes/hitmag/js/skip-link-focus-fix.js?ver=20151215'></script>\n<script type='text/javascript' src='https://duttgroup.ics.uci.edu/wp-content/drg/themes/hitmag/js/jquery.flexslider-min.js?ver=5.2.3'></script>\n<script type='text/javascript' src='https://duttgroup.ics.uci.edu/wp-content/drg/themes/hitmag/js/scripts.js?ver=5.2.3'></script>\n<script type='text/javascript' src='https://duttgroup.ics.uci.edu/wp-content/drg/themes/hitmag/js/jquery.magnific-popup.min.js?ver=5.2.3'></script>\n<script type='text/javascript' src='https://duttgroup.ics.uci.edu/wp-content/drg/plugins/wp-gallery-custom-links/wp-gallery-custom-links.js?ver=1.1'></script>\n<script type='text/javascript' src='https://duttgroup.ics.uci.edu/wp-includes/js/wp-embed.min.js?ver=5.2.3'></script>\n</body>\n</html>", "encoding": "utf-8"}