$version Generated by VerilatedVcd $end
$date Tue Mar 29 15:22:54 2022 $end
$timescale 1ps $end

 $scope module TOP $end
  $var wire  1 # clock $end
  $var wire  1 $ reset $end
  $scope module AnalogSpec_Anon $end
   $var wire 32 ' busWire [31:0] $end
   $var wire  1 # clock $end
   $var wire  1 % cycle $end
   $var wire 32 & mods_0_out [31:0] $end
   $var wire 32 & mods_1_out [31:0] $end
   $var wire  1 $ reset $end
   $var wire 32 & writer_in [31:0] $end
   $scope module mods_0 $end
    $var wire 32 ' bus [31:0] $end
    $var wire 32 & out [31:0] $end
   $upscope $end
   $scope module mods_1 $end
    $var wire 32 ' bus [31:0] $end
    $var wire 32 & out [31:0] $end
   $upscope $end
   $scope module writer $end
    $var wire 32 ' bus [31:0] $end
    $var wire 32 & in [31:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1$
0%
b11011110101011011011111011101111 &
b11011110101011011011111011101111 '
#1
1#
#2
#3
#4
#5
#6
0#
#7
#8
#9
#10
0$
#11
1#
1%
#12
#13
#14
#15
#16
0#
#17
#18
#19
#20
