# Entity: modulation

- **File**: modulation.v
## Diagram

![Diagram](modulation.svg "Diagram")
## Ports

| Port name | Direction | Type       | Description |
| --------- | --------- | ---------- | ----------- |
| N_BPSC    | input     | wire [2:0] |             |
| bits_in   | input     | wire [5:0] |             |
| IQ        | output    | [31:0]     |             |
## Processes
- unnamed: ( @* )
**Description**
combinatorial logic

