Time resolution is 1 ps
$stop called at time : 520 ns : File "D:/verilog projects/project_1/project_1.srcs/sim_1/new/tb_processor.v" Line 39
