{
  "module_name": "qcom,gcc-msm8998.h",
  "hash_id": "9b285eacafa166be90ddd69aeb637d8a8423910bfcdcdb5bb070604911547af5",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/qcom,gcc-msm8998.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_MSM_GCC_COBALT_H\n#define _DT_BINDINGS_CLK_MSM_GCC_COBALT_H\n\n#define BLSP1_QUP1_I2C_APPS_CLK_SRC\t\t\t\t0\n#define BLSP1_QUP1_SPI_APPS_CLK_SRC\t\t\t\t1\n#define BLSP1_QUP2_I2C_APPS_CLK_SRC\t\t\t\t2\n#define BLSP1_QUP2_SPI_APPS_CLK_SRC\t\t\t\t3\n#define BLSP1_QUP3_I2C_APPS_CLK_SRC\t\t\t\t4\n#define BLSP1_QUP3_SPI_APPS_CLK_SRC\t\t\t\t5\n#define BLSP1_QUP4_I2C_APPS_CLK_SRC\t\t\t\t6\n#define BLSP1_QUP4_SPI_APPS_CLK_SRC\t\t\t\t7\n#define BLSP1_QUP5_I2C_APPS_CLK_SRC\t\t\t\t8\n#define BLSP1_QUP5_SPI_APPS_CLK_SRC\t\t\t\t9\n#define BLSP1_QUP6_I2C_APPS_CLK_SRC\t\t\t\t10\n#define BLSP1_QUP6_SPI_APPS_CLK_SRC\t\t\t\t11\n#define BLSP1_UART1_APPS_CLK_SRC\t\t\t\t12\n#define BLSP1_UART2_APPS_CLK_SRC\t\t\t\t13\n#define BLSP1_UART3_APPS_CLK_SRC\t\t\t\t14\n#define BLSP2_QUP1_I2C_APPS_CLK_SRC\t\t\t\t15\n#define BLSP2_QUP1_SPI_APPS_CLK_SRC\t\t\t\t16\n#define BLSP2_QUP2_I2C_APPS_CLK_SRC\t\t\t\t17\n#define BLSP2_QUP2_SPI_APPS_CLK_SRC\t\t\t\t18\n#define BLSP2_QUP3_I2C_APPS_CLK_SRC\t\t\t\t19\n#define BLSP2_QUP3_SPI_APPS_CLK_SRC\t\t\t\t20\n#define BLSP2_QUP4_I2C_APPS_CLK_SRC\t\t\t\t21\n#define BLSP2_QUP4_SPI_APPS_CLK_SRC\t\t\t\t22\n#define BLSP2_QUP5_I2C_APPS_CLK_SRC\t\t\t\t23\n#define BLSP2_QUP5_SPI_APPS_CLK_SRC\t\t\t\t24\n#define BLSP2_QUP6_I2C_APPS_CLK_SRC\t\t\t\t25\n#define BLSP2_QUP6_SPI_APPS_CLK_SRC\t\t\t\t26\n#define BLSP2_UART1_APPS_CLK_SRC\t\t\t\t27\n#define BLSP2_UART2_APPS_CLK_SRC\t\t\t\t28\n#define BLSP2_UART3_APPS_CLK_SRC\t\t\t\t29\n#define GCC_AGGRE1_NOC_XO_CLK\t\t\t\t\t30\n#define GCC_AGGRE1_UFS_AXI_CLK\t\t\t\t\t31\n#define GCC_AGGRE1_USB3_AXI_CLK\t\t\t\t\t32\n#define GCC_APSS_QDSS_TSCTR_DIV2_CLK\t\t\t\t33\n#define GCC_APSS_QDSS_TSCTR_DIV8_CLK\t\t\t\t34\n#define GCC_BIMC_HMSS_AXI_CLK\t\t\t\t\t35\n#define GCC_BIMC_MSS_Q6_AXI_CLK\t\t\t\t\t36\n#define GCC_BLSP1_AHB_CLK\t\t\t\t\t37\n#define GCC_BLSP1_QUP1_I2C_APPS_CLK\t\t\t\t38\n#define GCC_BLSP1_QUP1_SPI_APPS_CLK\t\t\t\t39\n#define GCC_BLSP1_QUP2_I2C_APPS_CLK\t\t\t\t40\n#define GCC_BLSP1_QUP2_SPI_APPS_CLK\t\t\t\t41\n#define GCC_BLSP1_QUP3_I2C_APPS_CLK\t\t\t\t42\n#define GCC_BLSP1_QUP3_SPI_APPS_CLK\t\t\t\t43\n#define GCC_BLSP1_QUP4_I2C_APPS_CLK\t\t\t\t44\n#define GCC_BLSP1_QUP4_SPI_APPS_CLK\t\t\t\t45\n#define GCC_BLSP1_QUP5_I2C_APPS_CLK\t\t\t\t46\n#define GCC_BLSP1_QUP5_SPI_APPS_CLK\t\t\t\t47\n#define GCC_BLSP1_QUP6_I2C_APPS_CLK\t\t\t\t48\n#define GCC_BLSP1_QUP6_SPI_APPS_CLK\t\t\t\t49\n#define GCC_BLSP1_SLEEP_CLK\t\t\t\t\t50\n#define GCC_BLSP1_UART1_APPS_CLK\t\t\t\t51\n#define GCC_BLSP1_UART2_APPS_CLK\t\t\t\t52\n#define GCC_BLSP1_UART3_APPS_CLK\t\t\t\t53\n#define GCC_BLSP2_AHB_CLK\t\t\t\t\t54\n#define GCC_BLSP2_QUP1_I2C_APPS_CLK\t\t\t\t55\n#define GCC_BLSP2_QUP1_SPI_APPS_CLK\t\t\t\t56\n#define GCC_BLSP2_QUP2_I2C_APPS_CLK\t\t\t\t57\n#define GCC_BLSP2_QUP2_SPI_APPS_CLK\t\t\t\t58\n#define GCC_BLSP2_QUP3_I2C_APPS_CLK\t\t\t\t59\n#define GCC_BLSP2_QUP3_SPI_APPS_CLK\t\t\t\t60\n#define GCC_BLSP2_QUP4_I2C_APPS_CLK\t\t\t\t61\n#define GCC_BLSP2_QUP4_SPI_APPS_CLK\t\t\t\t62\n#define GCC_BLSP2_QUP5_I2C_APPS_CLK\t\t\t\t63\n#define GCC_BLSP2_QUP5_SPI_APPS_CLK\t\t\t\t64\n#define GCC_BLSP2_QUP6_I2C_APPS_CLK\t\t\t\t65\n#define GCC_BLSP2_QUP6_SPI_APPS_CLK\t\t\t\t66\n#define GCC_BLSP2_SLEEP_CLK\t\t\t\t\t67\n#define GCC_BLSP2_UART1_APPS_CLK\t\t\t\t68\n#define GCC_BLSP2_UART2_APPS_CLK\t\t\t\t69\n#define GCC_BLSP2_UART3_APPS_CLK\t\t\t\t70\n#define GCC_CFG_NOC_USB3_AXI_CLK\t\t\t\t71\n#define GCC_GP1_CLK\t\t\t\t\t\t72\n#define GCC_GP2_CLK\t\t\t\t\t\t73\n#define GCC_GP3_CLK\t\t\t\t\t\t74\n#define GCC_GPU_BIMC_GFX_CLK\t\t\t\t\t75\n#define GCC_GPU_BIMC_GFX_SRC_CLK\t\t\t\t76\n#define GCC_GPU_CFG_AHB_CLK\t\t\t\t\t77\n#define GCC_GPU_SNOC_DVM_GFX_CLK\t\t\t\t78\n#define GCC_HMSS_AHB_CLK\t\t\t\t\t79\n#define GCC_HMSS_AT_CLK\t\t\t\t\t\t80\n#define GCC_HMSS_DVM_BUS_CLK\t\t\t\t\t81\n#define GCC_HMSS_RBCPR_CLK\t\t\t\t\t82\n#define GCC_HMSS_TRIG_CLK\t\t\t\t\t83\n#define GCC_LPASS_AT_CLK\t\t\t\t\t84\n#define GCC_LPASS_TRIG_CLK\t\t\t\t\t85\n#define GCC_MMSS_NOC_CFG_AHB_CLK\t\t\t\t86\n#define GCC_MMSS_QM_AHB_CLK\t\t\t\t\t87\n#define GCC_MMSS_QM_CORE_CLK\t\t\t\t\t88\n#define GCC_MMSS_SYS_NOC_AXI_CLK\t\t\t\t89\n#define GCC_MSS_AT_CLK\t\t\t\t\t\t90\n#define GCC_PCIE_0_AUX_CLK\t\t\t\t\t91\n#define GCC_PCIE_0_CFG_AHB_CLK\t\t\t\t\t92\n#define GCC_PCIE_0_MSTR_AXI_CLK\t\t\t\t\t93\n#define GCC_PCIE_0_PIPE_CLK\t\t\t\t\t94\n#define GCC_PCIE_0_SLV_AXI_CLK\t\t\t\t\t95\n#define GCC_PCIE_PHY_AUX_CLK\t\t\t\t\t96\n#define GCC_PDM2_CLK\t\t\t\t\t\t97\n#define GCC_PDM_AHB_CLK\t\t\t\t\t\t98\n#define GCC_PDM_XO4_CLK\t\t\t\t\t\t99\n#define GCC_PRNG_AHB_CLK\t\t\t\t\t100\n#define GCC_SDCC2_AHB_CLK\t\t\t\t\t101\n#define GCC_SDCC2_APPS_CLK\t\t\t\t\t102\n#define GCC_SDCC4_AHB_CLK\t\t\t\t\t103\n#define GCC_SDCC4_APPS_CLK\t\t\t\t\t104\n#define GCC_TSIF_AHB_CLK\t\t\t\t\t105\n#define GCC_TSIF_INACTIVITY_TIMERS_CLK\t\t\t\t106\n#define GCC_TSIF_REF_CLK\t\t\t\t\t107\n#define GCC_UFS_AHB_CLK\t\t\t\t\t\t108\n#define GCC_UFS_AXI_CLK\t\t\t\t\t\t109\n#define GCC_UFS_ICE_CORE_CLK\t\t\t\t\t110\n#define GCC_UFS_PHY_AUX_CLK\t\t\t\t\t111\n#define GCC_UFS_RX_SYMBOL_0_CLK\t\t\t\t\t112\n#define GCC_UFS_RX_SYMBOL_1_CLK\t\t\t\t\t113\n#define GCC_UFS_TX_SYMBOL_0_CLK\t\t\t\t\t114\n#define GCC_UFS_UNIPRO_CORE_CLK\t\t\t\t\t115\n#define GCC_USB30_MASTER_CLK\t\t\t\t\t116\n#define GCC_USB30_MOCK_UTMI_CLK\t\t\t\t\t117\n#define GCC_USB30_SLEEP_CLK\t\t\t\t\t118\n#define GCC_USB3_PHY_AUX_CLK\t\t\t\t\t119\n#define GCC_USB3_PHY_PIPE_CLK\t\t\t\t\t120\n#define GCC_USB_PHY_CFG_AHB2PHY_CLK\t\t\t\t121\n#define GP1_CLK_SRC\t\t\t\t\t\t122\n#define GP2_CLK_SRC\t\t\t\t\t\t123\n#define GP3_CLK_SRC\t\t\t\t\t\t124\n#define GPLL0\t\t\t\t\t\t\t125\n#define GPLL0_OUT_EVEN\t\t\t\t\t\t126\n#define GPLL0_OUT_MAIN\t\t\t\t\t\t127\n#define GPLL0_OUT_ODD\t\t\t\t\t\t128\n#define GPLL0_OUT_TEST\t\t\t\t\t\t129\n#define GPLL1\t\t\t\t\t\t\t130\n#define GPLL1_OUT_EVEN\t\t\t\t\t\t131\n#define GPLL1_OUT_MAIN\t\t\t\t\t\t132\n#define GPLL1_OUT_ODD\t\t\t\t\t\t133\n#define GPLL1_OUT_TEST\t\t\t\t\t\t134\n#define GPLL2\t\t\t\t\t\t\t135\n#define GPLL2_OUT_EVEN\t\t\t\t\t\t136\n#define GPLL2_OUT_MAIN\t\t\t\t\t\t137\n#define GPLL2_OUT_ODD\t\t\t\t\t\t138\n#define GPLL2_OUT_TEST\t\t\t\t\t\t139\n#define GPLL3\t\t\t\t\t\t\t140\n#define GPLL3_OUT_EVEN\t\t\t\t\t\t141\n#define GPLL3_OUT_MAIN\t\t\t\t\t\t142\n#define GPLL3_OUT_ODD\t\t\t\t\t\t143\n#define GPLL3_OUT_TEST\t\t\t\t\t\t144\n#define GPLL4\t\t\t\t\t\t\t145\n#define GPLL4_OUT_EVEN\t\t\t\t\t\t146\n#define GPLL4_OUT_MAIN\t\t\t\t\t\t147\n#define GPLL4_OUT_ODD\t\t\t\t\t\t148\n#define GPLL4_OUT_TEST\t\t\t\t\t\t149\n#define GPLL6\t\t\t\t\t\t\t150\n#define GPLL6_OUT_EVEN\t\t\t\t\t\t151\n#define GPLL6_OUT_MAIN\t\t\t\t\t\t152\n#define GPLL6_OUT_ODD\t\t\t\t\t\t153\n#define GPLL6_OUT_TEST\t\t\t\t\t\t154\n#define HMSS_AHB_CLK_SRC\t\t\t\t\t155\n#define HMSS_RBCPR_CLK_SRC\t\t\t\t\t156\n#define PCIE_AUX_CLK_SRC\t\t\t\t\t157\n#define PDM2_CLK_SRC\t\t\t\t\t\t158\n#define SDCC2_APPS_CLK_SRC\t\t\t\t\t159\n#define SDCC4_APPS_CLK_SRC\t\t\t\t\t160\n#define TSIF_REF_CLK_SRC\t\t\t\t\t161\n#define UFS_AXI_CLK_SRC\t\t\t\t\t\t162\n#define USB30_MASTER_CLK_SRC\t\t\t\t\t163\n#define USB30_MOCK_UTMI_CLK_SRC\t\t\t\t\t164\n#define USB3_PHY_AUX_CLK_SRC\t\t\t\t\t165\n#define GCC_USB3_CLKREF_CLK\t\t\t\t\t166\n#define GCC_HDMI_CLKREF_CLK\t\t\t\t\t167\n#define GCC_UFS_CLKREF_CLK\t\t\t\t\t168\n#define GCC_PCIE_CLKREF_CLK\t\t\t\t\t169\n#define GCC_RX1_USB2_CLKREF_CLK\t\t\t\t\t170\n#define GCC_MSS_CFG_AHB_CLK\t\t\t\t\t171\n#define GCC_BOOT_ROM_AHB_CLK\t\t\t\t\t172\n#define GCC_MSS_GPLL0_DIV_CLK_SRC\t\t\t\t173\n#define GCC_MSS_SNOC_AXI_CLK\t\t\t\t\t174\n#define GCC_MSS_MNOC_BIMC_AXI_CLK\t\t\t\t175\n#define GCC_BIMC_GFX_CLK\t\t\t\t\t176\n#define UFS_UNIPRO_CORE_CLK_SRC\t\t\t\t\t177\n#define GCC_MMSS_GPLL0_CLK\t\t\t\t\t178\n#define HMSS_GPLL0_CLK_SRC\t\t\t\t\t179\n#define GCC_IM_SLEEP\t\t\t\t\t\t180\n#define AGGRE2_SNOC_NORTH_AXI\t\t\t\t\t181\n#define SSC_XO\t\t\t\t\t\t\t182\n#define SSC_CNOC_AHBS_CLK\t\t\t\t\t183\n#define GCC_MMSS_GPLL0_DIV_CLK\t\t\t\t\t184\n#define GCC_GPU_GPLL0_DIV_CLK\t\t\t\t\t185\n#define GCC_GPU_GPLL0_CLK\t\t\t\t\t186\n\n#define PCIE_0_GDSC\t\t\t\t\t\t0\n#define UFS_GDSC\t\t\t\t\t\t1\n#define USB_30_GDSC\t\t\t\t\t\t2\n\n#define GCC_BLSP1_QUP1_BCR\t\t\t\t\t0\n#define GCC_BLSP1_QUP2_BCR\t\t\t\t\t1\n#define GCC_BLSP1_QUP3_BCR\t\t\t\t\t2\n#define GCC_BLSP1_QUP4_BCR\t\t\t\t\t3\n#define GCC_BLSP1_QUP5_BCR\t\t\t\t\t4\n#define GCC_BLSP1_QUP6_BCR\t\t\t\t\t5\n#define GCC_BLSP2_QUP1_BCR\t\t\t\t\t6\n#define GCC_BLSP2_QUP2_BCR\t\t\t\t\t7\n#define GCC_BLSP2_QUP3_BCR\t\t\t\t\t8\n#define GCC_BLSP2_QUP4_BCR\t\t\t\t\t9\n#define GCC_BLSP2_QUP5_BCR\t\t\t\t\t10\n#define GCC_BLSP2_QUP6_BCR\t\t\t\t\t11\n#define GCC_PCIE_0_BCR\t\t\t\t\t\t12\n#define GCC_PDM_BCR\t\t\t\t\t\t13\n#define GCC_SDCC2_BCR\t\t\t\t\t\t14\n#define GCC_SDCC4_BCR\t\t\t\t\t\t15\n#define GCC_TSIF_BCR\t\t\t\t\t\t16\n#define GCC_UFS_BCR\t\t\t\t\t\t17\n#define GCC_USB_30_BCR\t\t\t\t\t\t18\n#define GCC_SYSTEM_NOC_BCR\t\t\t\t\t19\n#define GCC_CONFIG_NOC_BCR\t\t\t\t\t20\n#define GCC_AHB2PHY_EAST_BCR\t\t\t\t\t21\n#define GCC_IMEM_BCR\t\t\t\t\t\t22\n#define GCC_PIMEM_BCR\t\t\t\t\t\t23\n#define GCC_MMSS_BCR\t\t\t\t\t\t24\n#define GCC_QDSS_BCR\t\t\t\t\t\t25\n#define GCC_WCSS_BCR\t\t\t\t\t\t26\n#define GCC_BLSP1_BCR\t\t\t\t\t\t27\n#define GCC_BLSP1_UART1_BCR\t\t\t\t\t28\n#define GCC_BLSP1_UART2_BCR\t\t\t\t\t29\n#define GCC_BLSP1_UART3_BCR\t\t\t\t\t30\n#define GCC_CM_PHY_REFGEN1_BCR\t\t\t\t\t31\n#define GCC_CM_PHY_REFGEN2_BCR\t\t\t\t\t32\n#define GCC_BLSP2_BCR\t\t\t\t\t\t33\n#define GCC_BLSP2_UART1_BCR\t\t\t\t\t34\n#define GCC_BLSP2_UART2_BCR\t\t\t\t\t35\n#define GCC_BLSP2_UART3_BCR\t\t\t\t\t36\n#define GCC_SRAM_SENSOR_BCR\t\t\t\t\t37\n#define GCC_PRNG_BCR\t\t\t\t\t\t38\n#define GCC_TSIF_0_RESET\t\t\t\t\t39\n#define GCC_TSIF_1_RESET\t\t\t\t\t40\n#define GCC_TCSR_BCR\t\t\t\t\t\t41\n#define GCC_BOOT_ROM_BCR\t\t\t\t\t42\n#define GCC_MSG_RAM_BCR\t\t\t\t\t\t43\n#define GCC_TLMM_BCR\t\t\t\t\t\t44\n#define GCC_MPM_BCR\t\t\t\t\t\t45\n#define GCC_SEC_CTRL_BCR\t\t\t\t\t46\n#define GCC_SPMI_BCR\t\t\t\t\t\t47\n#define GCC_SPDM_BCR\t\t\t\t\t\t48\n#define GCC_CE1_BCR\t\t\t\t\t\t49\n#define GCC_BIMC_BCR\t\t\t\t\t\t50\n#define GCC_SNOC_BUS_TIMEOUT0_BCR\t\t\t\t51\n#define GCC_SNOC_BUS_TIMEOUT1_BCR\t\t\t\t52\n#define GCC_SNOC_BUS_TIMEOUT3_BCR\t\t\t\t53\n#define GCC_SNOC_BUS_TIMEOUT_EXTREF_BCR\t\t\t\t54\n#define GCC_PNOC_BUS_TIMEOUT0_BCR\t\t\t\t55\n#define GCC_CNOC_PERIPH_BUS_TIMEOUT1_BCR\t\t\t56\n#define GCC_CNOC_PERIPH_BUS_TIMEOUT2_BCR\t\t\t57\n#define GCC_CNOC_BUS_TIMEOUT0_BCR\t\t\t\t58\n#define GCC_CNOC_BUS_TIMEOUT1_BCR\t\t\t\t59\n#define GCC_CNOC_BUS_TIMEOUT2_BCR\t\t\t\t60\n#define GCC_CNOC_BUS_TIMEOUT3_BCR\t\t\t\t61\n#define GCC_CNOC_BUS_TIMEOUT4_BCR\t\t\t\t62\n#define GCC_CNOC_BUS_TIMEOUT5_BCR\t\t\t\t63\n#define GCC_CNOC_BUS_TIMEOUT6_BCR\t\t\t\t64\n#define GCC_CNOC_BUS_TIMEOUT7_BCR\t\t\t\t65\n#define GCC_APB2JTAG_BCR\t\t\t\t\t66\n#define GCC_RBCPR_CX_BCR\t\t\t\t\t67\n#define GCC_RBCPR_MX_BCR\t\t\t\t\t68\n#define GCC_USB3_PHY_BCR\t\t\t\t\t69\n#define GCC_USB3PHY_PHY_BCR\t\t\t\t\t70\n#define GCC_USB3_DP_PHY_BCR\t\t\t\t\t71\n#define GCC_SSC_BCR\t\t\t\t\t\t72\n#define GCC_SSC_RESET\t\t\t\t\t\t73\n#define GCC_USB_PHY_CFG_AHB2PHY_BCR\t\t\t\t74\n#define GCC_PCIE_0_LINK_DOWN_BCR\t\t\t\t75\n#define GCC_PCIE_0_PHY_BCR\t\t\t\t\t76\n#define GCC_PCIE_0_NOCSR_COM_PHY_BCR\t\t\t\t77\n#define GCC_PCIE_PHY_BCR\t\t\t\t\t78\n#define GCC_PCIE_PHY_NOCSR_COM_PHY_BCR\t\t\t\t79\n#define GCC_PCIE_PHY_CFG_AHB_BCR\t\t\t\t80\n#define GCC_PCIE_PHY_COM_BCR\t\t\t\t\t81\n#define GCC_GPU_BCR\t\t\t\t\t\t82\n#define GCC_SPSS_BCR\t\t\t\t\t\t83\n#define GCC_OBT_ODT_BCR\t\t\t\t\t\t84\n#define GCC_VS_BCR\t\t\t\t\t\t85\n#define GCC_MSS_VS_RESET\t\t\t\t\t86\n#define GCC_GPU_VS_RESET\t\t\t\t\t87\n#define GCC_APC0_VS_RESET\t\t\t\t\t88\n#define GCC_APC1_VS_RESET\t\t\t\t\t89\n#define GCC_CNOC_BUS_TIMEOUT8_BCR\t\t\t\t90\n#define GCC_CNOC_BUS_TIMEOUT9_BCR\t\t\t\t91\n#define GCC_CNOC_BUS_TIMEOUT10_BCR\t\t\t\t92\n#define GCC_CNOC_BUS_TIMEOUT11_BCR\t\t\t\t93\n#define GCC_CNOC_BUS_TIMEOUT12_BCR\t\t\t\t94\n#define GCC_CNOC_BUS_TIMEOUT13_BCR\t\t\t\t95\n#define GCC_CNOC_BUS_TIMEOUT14_BCR\t\t\t\t96\n#define GCC_CNOC_BUS_TIMEOUT_EXTREF_BCR\t\t\t\t97\n#define GCC_AGGRE1_NOC_BCR\t\t\t\t\t98\n#define GCC_AGGRE2_NOC_BCR\t\t\t\t\t99\n#define GCC_DCC_BCR\t\t\t\t\t\t100\n#define GCC_QREFS_VBG_CAL_BCR\t\t\t\t\t101\n#define GCC_IPA_BCR\t\t\t\t\t\t102\n#define GCC_GLM_BCR\t\t\t\t\t\t103\n#define GCC_SKL_BCR\t\t\t\t\t\t104\n#define GCC_MSMPU_BCR\t\t\t\t\t\t105\n#define GCC_QUSB2PHY_PRIM_BCR\t\t\t\t\t106\n#define GCC_QUSB2PHY_SEC_BCR\t\t\t\t\t107\n#define GCC_MSS_RESTART\t\t\t\t\t\t108\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}