
---------- Begin Simulation Statistics ----------
final_tick                                26347109000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 849816                       # Simulator instruction rate (inst/s)
host_mem_usage                                 675228                       # Number of bytes of host memory used
host_op_rate                                   977109                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    41.43                       # Real time elapsed on the host
host_tick_rate                              635925355                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    35208730                       # Number of instructions simulated
sim_ops                                      40482700                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.026347                       # Number of seconds simulated
sim_ticks                                 26347109000                       # Number of ticks simulated
system.cpu.Branches                           6207262                       # Number of branches fetched
system.cpu.committedInsts                    35208730                       # Number of instructions committed
system.cpu.committedOps                      40482700                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        105388436                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               105388435.996000                       # Number of busy cycles
system.cpu.num_cc_register_reads            136533662                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            21992569                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4629596                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                     1526010                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.004000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              29352478                       # Number of integer alu accesses
system.cpu.num_int_insts                     29352478                       # number of integer instructions
system.cpu.num_int_register_reads            82146672                       # number of times the integer registers were read
system.cpu.num_int_register_writes           23716315                       # number of times the integer registers were written
system.cpu.num_load_insts                     5032004                       # Number of load instructions
system.cpu.num_mem_refs                       8408092                       # number of memory refs
system.cpu.num_store_insts                    3376088                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads            15610719                       # number of times the vector registers were read
system.cpu.num_vec_register_writes           12530346                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  26734096     65.98%     65.98% # Class of executed instruction
system.cpu.op_class::IntMult                    88070      0.22%     66.20% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     66.20% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     66.20% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.20% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.20% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.20% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.20% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.20% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.20% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.20% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.20% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.20% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.20% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.20% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.20% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.20% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.20% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.20% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.20% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.20% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     66.20% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.20% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd             1177371      2.91%     69.11% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.11% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp              312835      0.77%     69.88% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              348503      0.86%     70.74% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv              420751      1.04%     71.78% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc            1926297      4.75%     76.53% # Class of executed instruction
system.cpu.op_class::SimdFloatMult             683803      1.69%     78.22% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc          416209      1.03%     79.25% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.25% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.25% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.25% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.25% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.25% # Class of executed instruction
system.cpu.op_class::MemRead                  5032004     12.42%     91.67% # Class of executed instruction
system.cpu.op_class::MemWrite                 3376088      8.33%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   40516027                       # Class of executed instruction
system.cpu.workload.numSyscalls                   209                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests          817                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        14993                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         31161                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  26347109000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              16107                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           24                       # Transaction distribution
system.membus.trans_dist::WritebackClean        14889                       # Transaction distribution
system.membus.trans_dist::CleanEvict               68                       # Transaction distribution
system.membus.trans_dist::ReadExReq                73                       # Transaction distribution
system.membus.trans_dist::ReadExResp               73                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          15262                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           845                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        45413                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1928                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  47341                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      1929664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        60288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1989952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             16180                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.051236                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.220486                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15351     94.88%     94.88% # Request fanout histogram
system.membus.snoop_fanout::1                     829      5.12%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               16180                       # Request fanout histogram
system.membus.reqLayer0.occupancy           103232750                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           77054176                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy            4971200                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26347109000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         976768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          58752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1035520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       976768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        976768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         1536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           15262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             918                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               16180                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           24                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 24                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          37073062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2229922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              39302984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     37073062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         37073062                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          58299                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                58299                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          58299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         37073062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2229922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             39361282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       341.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1346.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       918.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.032332065652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           16                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           16                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               25393                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                261                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       16180                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      14108                       # Number of write requests accepted
system.mem_ctrls.readBursts                     16180                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    14108                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  13916                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 13767                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               233                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               17                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16               54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17               35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18               92                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19              642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20                1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21                4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25               19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26               25                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30              102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31              132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18               41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19               24                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27               22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      62.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     27856372                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    7543648                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                67458260                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12304.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29796.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1051                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     209                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 46.42                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.29                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 16180                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                14108                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1269                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    125.276596                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    98.166364                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   136.591206                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          707     55.71%     55.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          458     36.09%     91.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           49      3.86%     95.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           12      0.95%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           13      1.02%     97.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            9      0.71%     98.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            7      0.55%     98.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      0.32%     99.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           10      0.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1269                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           16                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     138.562500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     43.764341                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    192.897198                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15              7     43.75%     43.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31             2     12.50%     56.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             1      6.25%     62.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            1      6.25%     68.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      6.25%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            1      6.25%     81.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-367            1      6.25%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-527            1      6.25%     93.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::560-575            1      6.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            16                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           16                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.312500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.280563                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.078193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                6     37.50%     37.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                9     56.25%     93.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      6.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            16                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 144896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  890624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   17728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1035520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               902912                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         5.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     39.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     34.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   26347036750                       # Total gap between requests
system.mem_ctrls.avgGap                     869883.68                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        86144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        58752                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        17728                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 3269580.734645307530                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2229922.076080529485                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 672863.197248700075                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        15262                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          918                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        14108                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     40305824                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     27152436                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 980234706298                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      2640.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29577.82                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  69480770.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    48.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         1886844.960000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         2496097.161600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        4790994.835200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       503638.464000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4686732512.817751                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     2991039789.326505                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     14901192977.664511                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       22588642855.229389                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        857.348063                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  22773874010                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1184050000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   2389184990                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         2108276.352000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         2765609.313600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        4732106.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       537464.928000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4686732512.817751                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     2808944256.686536                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     15041108189.184538                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       22546928415.682224                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        855.764798                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  22987740090                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1184050000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2175318910                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     26347109000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26347109000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     43309529                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         43309529                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     43309529                       # number of overall hits
system.cpu.icache.overall_hits::total        43309529                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        15262                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          15262                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        15262                       # number of overall misses
system.cpu.icache.overall_misses::total         15262                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    380122250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    380122250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    380122250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    380122250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     43324791                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43324791                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     43324791                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43324791                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000352                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000352                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000352                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000352                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24906.450662                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24906.450662                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24906.450662                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24906.450662                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        14889                       # number of writebacks
system.cpu.icache.writebacks::total             14889                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        15262                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        15262                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        15262                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        15262                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    372491250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    372491250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    372491250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    372491250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000352                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000352                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000352                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000352                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24406.450662                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24406.450662                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24406.450662                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24406.450662                       # average overall mshr miss latency
system.cpu.icache.replacements                  14889                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     43309529                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        43309529                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        15262                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         15262                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    380122250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    380122250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     43324791                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43324791                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000352                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000352                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24906.450662                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24906.450662                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        15262                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        15262                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    372491250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    372491250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000352                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000352                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24406.450662                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24406.450662                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26347109000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           337.416900                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            43324791                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             15262                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2838.736142                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   337.416900                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.659017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.659017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          373                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          308                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.728516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          86664844                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         86664844                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26347109000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26347109000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26347109000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26347109000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26347109000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      8435301                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          8435301                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      8437119                       # number of overall hits
system.cpu.dcache.overall_hits::total         8437119                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          911                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            911                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          923                       # number of overall misses
system.cpu.dcache.overall_misses::total           923                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     55874000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     55874000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     55874000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     55874000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      8436212                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      8436212                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      8438042                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      8438042                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000108                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000108                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000109                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000109                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61332.601537                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61332.601537                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60535.211268                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60535.211268                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           24                       # number of writebacks
system.cpu.dcache.writebacks::total                24                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            2                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            2                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          909                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          909                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          918                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          918                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     55314000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     55314000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     55813000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     55813000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000108                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000108                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000109                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000109                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60851.485149                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60851.485149                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60798.474946                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60798.474946                       # average overall mshr miss latency
system.cpu.dcache.replacements                     92                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5083945                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5083945                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          838                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           838                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     51808500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     51808500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5084783                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5084783                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000165                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000165                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61823.985680                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61823.985680                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          836                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          836                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     51285000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     51285000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000164                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000164                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61345.693780                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61345.693780                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3351356                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3351356                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           73                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           73                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      4065500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      4065500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      3351429                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3351429                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000022                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000022                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 55691.780822                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55691.780822                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           73                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           73                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      4029000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4029000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55191.780822                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55191.780822                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1818                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1818                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1830                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1830                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.006557                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.006557                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            9                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       499000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       499000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.004918                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.004918                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 55444.444444                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 55444.444444                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          416                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          416                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          416                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          416                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data          416                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          416                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          416                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          416                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26347109000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           666.961661                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             8438869                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               918                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           9192.667756                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            145000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   666.961661                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.651330                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.651330                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          826                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          801                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          16878666                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         16878666                       # Number of data accesses

---------- End Simulation Statistics   ----------
