Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Jul 27 22:30:37 2019
| Host         : DESKTOP-B3RT09T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file control_top_timing_summary_routed.rpt -pb control_top_timing_summary_routed.pb -rpx control_top_timing_summary_routed.rpx -warn_on_violation
| Design       : control_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.921        0.000                      0                  581        0.150        0.000                      0                  581        1.100        0.000                       0                   319  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
SYSCLK_P            {0.000 2.500}        5.000           200.000         
  clk_out1_clk_gen  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_gen  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SYSCLK_P                                                                                                                                                              1.100        0.000                       0                     1  
  clk_out1_clk_gen        0.921        0.000                      0                  581        0.150        0.000                      0                  581        2.000        0.000                       0                   315  
  clkfbout_clk_gen                                                                                                                                                    3.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_P
  To Clock:  SYSCLK_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_gen
  To Clock:  clk_out1_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        0.921ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.921ns  (required time - arrival time)
  Source:                 control_inst/debounce_module[6].debounce_inst/key_sec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/show_flag_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_gen rise@5.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 0.948ns (24.765%)  route 2.880ns (75.235%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 3.442 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.147ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=313, routed)         1.566    -1.147    control_inst/debounce_module[6].debounce_inst/clk_out1
    SLICE_X6Y106         FDRE                                         r  control_inst/debounce_module[6].debounce_inst/key_sec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDRE (Prop_fdre_C_Q)         0.398    -0.749 f  control_inst/debounce_module[6].debounce_inst/key_sec_reg/Q
                         net (fo=16, routed)          0.844     0.096    control_inst/debounce_module[8].debounce_inst/sel0[6]
    SLICE_X4Y104         LUT3 (Prop_lut3_I1_O)        0.235     0.331 f  control_inst/debounce_module[8].debounce_inst/LED_OUTPUT[3]_i_7/O
                         net (fo=10, routed)          0.411     0.741    control_inst/debounce_module[8].debounce_inst/key_sec_reg_1
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.105     0.846 r  control_inst/debounce_module[8].debounce_inst/g_falling_delay_value[3]_i_3/O
                         net (fo=3, routed)           0.545     1.391    control_inst/debounce_module[8].debounce_inst/key_sec_reg_4
    SLICE_X5Y102         LUT5 (Prop_lut5_I1_O)        0.105     1.496 r  control_inst/debounce_module[8].debounce_inst/show_flag[8]_i_6/O
                         net (fo=1, routed)           0.651     2.147    control_inst/debounce_module[8].debounce_inst/show_flag[8]_i_6_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I4_O)        0.105     2.252 r  control_inst/debounce_module[8].debounce_inst/show_flag[8]_i_1/O
                         net (fo=9, routed)           0.429     2.681    control_inst/debounce_module[8].debounce_inst_n_2
    SLICE_X5Y103         FDRE                                         r  control_inst/show_flag_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     0.455 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     1.907    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.984 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=313, routed)         1.458     3.442    control_inst/clk_out1
    SLICE_X5Y103         FDRE                                         r  control_inst/show_flag_reg[2]/C
                         clock pessimism              0.384     3.826    
                         clock uncertainty           -0.056     3.771    
    SLICE_X5Y103         FDRE (Setup_fdre_C_CE)      -0.168     3.603    control_inst/show_flag_reg[2]
  -------------------------------------------------------------------
                         required time                          3.603    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.921ns  (required time - arrival time)
  Source:                 control_inst/debounce_module[6].debounce_inst/key_sec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/show_flag_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_gen rise@5.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 0.948ns (24.765%)  route 2.880ns (75.235%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 3.442 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.147ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=313, routed)         1.566    -1.147    control_inst/debounce_module[6].debounce_inst/clk_out1
    SLICE_X6Y106         FDRE                                         r  control_inst/debounce_module[6].debounce_inst/key_sec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDRE (Prop_fdre_C_Q)         0.398    -0.749 f  control_inst/debounce_module[6].debounce_inst/key_sec_reg/Q
                         net (fo=16, routed)          0.844     0.096    control_inst/debounce_module[8].debounce_inst/sel0[6]
    SLICE_X4Y104         LUT3 (Prop_lut3_I1_O)        0.235     0.331 f  control_inst/debounce_module[8].debounce_inst/LED_OUTPUT[3]_i_7/O
                         net (fo=10, routed)          0.411     0.741    control_inst/debounce_module[8].debounce_inst/key_sec_reg_1
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.105     0.846 r  control_inst/debounce_module[8].debounce_inst/g_falling_delay_value[3]_i_3/O
                         net (fo=3, routed)           0.545     1.391    control_inst/debounce_module[8].debounce_inst/key_sec_reg_4
    SLICE_X5Y102         LUT5 (Prop_lut5_I1_O)        0.105     1.496 r  control_inst/debounce_module[8].debounce_inst/show_flag[8]_i_6/O
                         net (fo=1, routed)           0.651     2.147    control_inst/debounce_module[8].debounce_inst/show_flag[8]_i_6_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I4_O)        0.105     2.252 r  control_inst/debounce_module[8].debounce_inst/show_flag[8]_i_1/O
                         net (fo=9, routed)           0.429     2.681    control_inst/debounce_module[8].debounce_inst_n_2
    SLICE_X5Y103         FDRE                                         r  control_inst/show_flag_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     0.455 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     1.907    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.984 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=313, routed)         1.458     3.442    control_inst/clk_out1
    SLICE_X5Y103         FDRE                                         r  control_inst/show_flag_reg[6]/C
                         clock pessimism              0.384     3.826    
                         clock uncertainty           -0.056     3.771    
    SLICE_X5Y103         FDRE (Setup_fdre_C_CE)      -0.168     3.603    control_inst/show_flag_reg[6]
  -------------------------------------------------------------------
                         required time                          3.603    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.921ns  (required time - arrival time)
  Source:                 control_inst/debounce_module[6].debounce_inst/key_sec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/show_flag_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_gen rise@5.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 0.948ns (24.765%)  route 2.880ns (75.235%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 3.442 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.147ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=313, routed)         1.566    -1.147    control_inst/debounce_module[6].debounce_inst/clk_out1
    SLICE_X6Y106         FDRE                                         r  control_inst/debounce_module[6].debounce_inst/key_sec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDRE (Prop_fdre_C_Q)         0.398    -0.749 f  control_inst/debounce_module[6].debounce_inst/key_sec_reg/Q
                         net (fo=16, routed)          0.844     0.096    control_inst/debounce_module[8].debounce_inst/sel0[6]
    SLICE_X4Y104         LUT3 (Prop_lut3_I1_O)        0.235     0.331 f  control_inst/debounce_module[8].debounce_inst/LED_OUTPUT[3]_i_7/O
                         net (fo=10, routed)          0.411     0.741    control_inst/debounce_module[8].debounce_inst/key_sec_reg_1
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.105     0.846 r  control_inst/debounce_module[8].debounce_inst/g_falling_delay_value[3]_i_3/O
                         net (fo=3, routed)           0.545     1.391    control_inst/debounce_module[8].debounce_inst/key_sec_reg_4
    SLICE_X5Y102         LUT5 (Prop_lut5_I1_O)        0.105     1.496 r  control_inst/debounce_module[8].debounce_inst/show_flag[8]_i_6/O
                         net (fo=1, routed)           0.651     2.147    control_inst/debounce_module[8].debounce_inst/show_flag[8]_i_6_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I4_O)        0.105     2.252 r  control_inst/debounce_module[8].debounce_inst/show_flag[8]_i_1/O
                         net (fo=9, routed)           0.429     2.681    control_inst/debounce_module[8].debounce_inst_n_2
    SLICE_X5Y103         FDRE                                         r  control_inst/show_flag_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     0.455 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     1.907    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.984 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=313, routed)         1.458     3.442    control_inst/clk_out1
    SLICE_X5Y103         FDRE                                         r  control_inst/show_flag_reg[7]/C
                         clock pessimism              0.384     3.826    
                         clock uncertainty           -0.056     3.771    
    SLICE_X5Y103         FDRE (Setup_fdre_C_CE)      -0.168     3.603    control_inst/show_flag_reg[7]
  -------------------------------------------------------------------
                         required time                          3.603    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             0.921ns  (required time - arrival time)
  Source:                 control_inst/debounce_module[6].debounce_inst/key_sec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/show_flag_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_gen rise@5.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 0.948ns (24.765%)  route 2.880ns (75.235%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 3.442 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.147ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=313, routed)         1.566    -1.147    control_inst/debounce_module[6].debounce_inst/clk_out1
    SLICE_X6Y106         FDRE                                         r  control_inst/debounce_module[6].debounce_inst/key_sec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDRE (Prop_fdre_C_Q)         0.398    -0.749 f  control_inst/debounce_module[6].debounce_inst/key_sec_reg/Q
                         net (fo=16, routed)          0.844     0.096    control_inst/debounce_module[8].debounce_inst/sel0[6]
    SLICE_X4Y104         LUT3 (Prop_lut3_I1_O)        0.235     0.331 f  control_inst/debounce_module[8].debounce_inst/LED_OUTPUT[3]_i_7/O
                         net (fo=10, routed)          0.411     0.741    control_inst/debounce_module[8].debounce_inst/key_sec_reg_1
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.105     0.846 r  control_inst/debounce_module[8].debounce_inst/g_falling_delay_value[3]_i_3/O
                         net (fo=3, routed)           0.545     1.391    control_inst/debounce_module[8].debounce_inst/key_sec_reg_4
    SLICE_X5Y102         LUT5 (Prop_lut5_I1_O)        0.105     1.496 r  control_inst/debounce_module[8].debounce_inst/show_flag[8]_i_6/O
                         net (fo=1, routed)           0.651     2.147    control_inst/debounce_module[8].debounce_inst/show_flag[8]_i_6_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I4_O)        0.105     2.252 r  control_inst/debounce_module[8].debounce_inst/show_flag[8]_i_1/O
                         net (fo=9, routed)           0.429     2.681    control_inst/debounce_module[8].debounce_inst_n_2
    SLICE_X5Y103         FDRE                                         r  control_inst/show_flag_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     0.455 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     1.907    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.984 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=313, routed)         1.458     3.442    control_inst/clk_out1
    SLICE_X5Y103         FDRE                                         r  control_inst/show_flag_reg[8]/C
                         clock pessimism              0.384     3.826    
                         clock uncertainty           -0.056     3.771    
    SLICE_X5Y103         FDRE (Setup_fdre_C_CE)      -0.168     3.603    control_inst/show_flag_reg[8]
  -------------------------------------------------------------------
                         required time                          3.603    
                         arrival time                          -2.681    
  -------------------------------------------------------------------
                         slack                                  0.921    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 control_inst/debounce_module[6].debounce_inst/key_sec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/show_flag_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_gen rise@5.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 0.948ns (25.724%)  route 2.737ns (74.276%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 3.442 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.147ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=313, routed)         1.566    -1.147    control_inst/debounce_module[6].debounce_inst/clk_out1
    SLICE_X6Y106         FDRE                                         r  control_inst/debounce_module[6].debounce_inst/key_sec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDRE (Prop_fdre_C_Q)         0.398    -0.749 f  control_inst/debounce_module[6].debounce_inst/key_sec_reg/Q
                         net (fo=16, routed)          0.844     0.096    control_inst/debounce_module[8].debounce_inst/sel0[6]
    SLICE_X4Y104         LUT3 (Prop_lut3_I1_O)        0.235     0.331 f  control_inst/debounce_module[8].debounce_inst/LED_OUTPUT[3]_i_7/O
                         net (fo=10, routed)          0.411     0.741    control_inst/debounce_module[8].debounce_inst/key_sec_reg_1
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.105     0.846 r  control_inst/debounce_module[8].debounce_inst/g_falling_delay_value[3]_i_3/O
                         net (fo=3, routed)           0.545     1.391    control_inst/debounce_module[8].debounce_inst/key_sec_reg_4
    SLICE_X5Y102         LUT5 (Prop_lut5_I1_O)        0.105     1.496 r  control_inst/debounce_module[8].debounce_inst/show_flag[8]_i_6/O
                         net (fo=1, routed)           0.651     2.147    control_inst/debounce_module[8].debounce_inst/show_flag[8]_i_6_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I4_O)        0.105     2.252 r  control_inst/debounce_module[8].debounce_inst/show_flag[8]_i_1/O
                         net (fo=9, routed)           0.286     2.539    control_inst/debounce_module[8].debounce_inst_n_2
    SLICE_X4Y103         FDRE                                         r  control_inst/show_flag_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     0.455 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     1.907    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.984 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=313, routed)         1.458     3.442    control_inst/clk_out1
    SLICE_X4Y103         FDRE                                         r  control_inst/show_flag_reg[0]/C
                         clock pessimism              0.384     3.826    
                         clock uncertainty           -0.056     3.771    
    SLICE_X4Y103         FDRE (Setup_fdre_C_CE)      -0.168     3.603    control_inst/show_flag_reg[0]
  -------------------------------------------------------------------
                         required time                          3.603    
                         arrival time                          -2.539    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 control_inst/debounce_module[6].debounce_inst/key_sec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/show_flag_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_gen rise@5.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 0.948ns (25.724%)  route 2.737ns (74.276%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 3.442 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.147ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=313, routed)         1.566    -1.147    control_inst/debounce_module[6].debounce_inst/clk_out1
    SLICE_X6Y106         FDRE                                         r  control_inst/debounce_module[6].debounce_inst/key_sec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDRE (Prop_fdre_C_Q)         0.398    -0.749 f  control_inst/debounce_module[6].debounce_inst/key_sec_reg/Q
                         net (fo=16, routed)          0.844     0.096    control_inst/debounce_module[8].debounce_inst/sel0[6]
    SLICE_X4Y104         LUT3 (Prop_lut3_I1_O)        0.235     0.331 f  control_inst/debounce_module[8].debounce_inst/LED_OUTPUT[3]_i_7/O
                         net (fo=10, routed)          0.411     0.741    control_inst/debounce_module[8].debounce_inst/key_sec_reg_1
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.105     0.846 r  control_inst/debounce_module[8].debounce_inst/g_falling_delay_value[3]_i_3/O
                         net (fo=3, routed)           0.545     1.391    control_inst/debounce_module[8].debounce_inst/key_sec_reg_4
    SLICE_X5Y102         LUT5 (Prop_lut5_I1_O)        0.105     1.496 r  control_inst/debounce_module[8].debounce_inst/show_flag[8]_i_6/O
                         net (fo=1, routed)           0.651     2.147    control_inst/debounce_module[8].debounce_inst/show_flag[8]_i_6_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I4_O)        0.105     2.252 r  control_inst/debounce_module[8].debounce_inst/show_flag[8]_i_1/O
                         net (fo=9, routed)           0.286     2.539    control_inst/debounce_module[8].debounce_inst_n_2
    SLICE_X4Y103         FDRE                                         r  control_inst/show_flag_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     0.455 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     1.907    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.984 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=313, routed)         1.458     3.442    control_inst/clk_out1
    SLICE_X4Y103         FDRE                                         r  control_inst/show_flag_reg[1]/C
                         clock pessimism              0.384     3.826    
                         clock uncertainty           -0.056     3.771    
    SLICE_X4Y103         FDRE (Setup_fdre_C_CE)      -0.168     3.603    control_inst/show_flag_reg[1]
  -------------------------------------------------------------------
                         required time                          3.603    
                         arrival time                          -2.539    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 control_inst/debounce_module[6].debounce_inst/key_sec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/show_flag_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_gen rise@5.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 0.948ns (25.724%)  route 2.737ns (74.276%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 3.442 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.147ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=313, routed)         1.566    -1.147    control_inst/debounce_module[6].debounce_inst/clk_out1
    SLICE_X6Y106         FDRE                                         r  control_inst/debounce_module[6].debounce_inst/key_sec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDRE (Prop_fdre_C_Q)         0.398    -0.749 f  control_inst/debounce_module[6].debounce_inst/key_sec_reg/Q
                         net (fo=16, routed)          0.844     0.096    control_inst/debounce_module[8].debounce_inst/sel0[6]
    SLICE_X4Y104         LUT3 (Prop_lut3_I1_O)        0.235     0.331 f  control_inst/debounce_module[8].debounce_inst/LED_OUTPUT[3]_i_7/O
                         net (fo=10, routed)          0.411     0.741    control_inst/debounce_module[8].debounce_inst/key_sec_reg_1
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.105     0.846 r  control_inst/debounce_module[8].debounce_inst/g_falling_delay_value[3]_i_3/O
                         net (fo=3, routed)           0.545     1.391    control_inst/debounce_module[8].debounce_inst/key_sec_reg_4
    SLICE_X5Y102         LUT5 (Prop_lut5_I1_O)        0.105     1.496 r  control_inst/debounce_module[8].debounce_inst/show_flag[8]_i_6/O
                         net (fo=1, routed)           0.651     2.147    control_inst/debounce_module[8].debounce_inst/show_flag[8]_i_6_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I4_O)        0.105     2.252 r  control_inst/debounce_module[8].debounce_inst/show_flag[8]_i_1/O
                         net (fo=9, routed)           0.286     2.539    control_inst/debounce_module[8].debounce_inst_n_2
    SLICE_X4Y103         FDRE                                         r  control_inst/show_flag_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     0.455 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     1.907    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.984 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=313, routed)         1.458     3.442    control_inst/clk_out1
    SLICE_X4Y103         FDRE                                         r  control_inst/show_flag_reg[3]/C
                         clock pessimism              0.384     3.826    
                         clock uncertainty           -0.056     3.771    
    SLICE_X4Y103         FDRE (Setup_fdre_C_CE)      -0.168     3.603    control_inst/show_flag_reg[3]
  -------------------------------------------------------------------
                         required time                          3.603    
                         arrival time                          -2.539    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 control_inst/debounce_module[6].debounce_inst/key_sec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/show_flag_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_gen rise@5.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 0.948ns (25.724%)  route 2.737ns (74.276%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 3.442 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.147ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=313, routed)         1.566    -1.147    control_inst/debounce_module[6].debounce_inst/clk_out1
    SLICE_X6Y106         FDRE                                         r  control_inst/debounce_module[6].debounce_inst/key_sec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDRE (Prop_fdre_C_Q)         0.398    -0.749 f  control_inst/debounce_module[6].debounce_inst/key_sec_reg/Q
                         net (fo=16, routed)          0.844     0.096    control_inst/debounce_module[8].debounce_inst/sel0[6]
    SLICE_X4Y104         LUT3 (Prop_lut3_I1_O)        0.235     0.331 f  control_inst/debounce_module[8].debounce_inst/LED_OUTPUT[3]_i_7/O
                         net (fo=10, routed)          0.411     0.741    control_inst/debounce_module[8].debounce_inst/key_sec_reg_1
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.105     0.846 r  control_inst/debounce_module[8].debounce_inst/g_falling_delay_value[3]_i_3/O
                         net (fo=3, routed)           0.545     1.391    control_inst/debounce_module[8].debounce_inst/key_sec_reg_4
    SLICE_X5Y102         LUT5 (Prop_lut5_I1_O)        0.105     1.496 r  control_inst/debounce_module[8].debounce_inst/show_flag[8]_i_6/O
                         net (fo=1, routed)           0.651     2.147    control_inst/debounce_module[8].debounce_inst/show_flag[8]_i_6_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I4_O)        0.105     2.252 r  control_inst/debounce_module[8].debounce_inst/show_flag[8]_i_1/O
                         net (fo=9, routed)           0.286     2.539    control_inst/debounce_module[8].debounce_inst_n_2
    SLICE_X4Y103         FDRE                                         r  control_inst/show_flag_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     0.455 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     1.907    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.984 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=313, routed)         1.458     3.442    control_inst/clk_out1
    SLICE_X4Y103         FDRE                                         r  control_inst/show_flag_reg[4]/C
                         clock pessimism              0.384     3.826    
                         clock uncertainty           -0.056     3.771    
    SLICE_X4Y103         FDRE (Setup_fdre_C_CE)      -0.168     3.603    control_inst/show_flag_reg[4]
  -------------------------------------------------------------------
                         required time                          3.603    
                         arrival time                          -2.539    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.064ns  (required time - arrival time)
  Source:                 control_inst/debounce_module[6].debounce_inst/key_sec_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/show_flag_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_gen rise@5.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        3.685ns  (logic 0.948ns (25.724%)  route 2.737ns (74.276%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 3.442 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.147ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=313, routed)         1.566    -1.147    control_inst/debounce_module[6].debounce_inst/clk_out1
    SLICE_X6Y106         FDRE                                         r  control_inst/debounce_module[6].debounce_inst/key_sec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDRE (Prop_fdre_C_Q)         0.398    -0.749 f  control_inst/debounce_module[6].debounce_inst/key_sec_reg/Q
                         net (fo=16, routed)          0.844     0.096    control_inst/debounce_module[8].debounce_inst/sel0[6]
    SLICE_X4Y104         LUT3 (Prop_lut3_I1_O)        0.235     0.331 f  control_inst/debounce_module[8].debounce_inst/LED_OUTPUT[3]_i_7/O
                         net (fo=10, routed)          0.411     0.741    control_inst/debounce_module[8].debounce_inst/key_sec_reg_1
    SLICE_X3Y102         LUT6 (Prop_lut6_I0_O)        0.105     0.846 r  control_inst/debounce_module[8].debounce_inst/g_falling_delay_value[3]_i_3/O
                         net (fo=3, routed)           0.545     1.391    control_inst/debounce_module[8].debounce_inst/key_sec_reg_4
    SLICE_X5Y102         LUT5 (Prop_lut5_I1_O)        0.105     1.496 r  control_inst/debounce_module[8].debounce_inst/show_flag[8]_i_6/O
                         net (fo=1, routed)           0.651     2.147    control_inst/debounce_module[8].debounce_inst/show_flag[8]_i_6_n_0
    SLICE_X5Y103         LUT6 (Prop_lut6_I4_O)        0.105     2.252 r  control_inst/debounce_module[8].debounce_inst/show_flag[8]_i_1/O
                         net (fo=9, routed)           0.286     2.539    control_inst/debounce_module[8].debounce_inst_n_2
    SLICE_X4Y103         FDRE                                         r  control_inst/show_flag_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     0.455 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     1.907    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.984 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=313, routed)         1.458     3.442    control_inst/clk_out1
    SLICE_X4Y103         FDRE                                         r  control_inst/show_flag_reg[5]/C
                         clock pessimism              0.384     3.826    
                         clock uncertainty           -0.056     3.771    
    SLICE_X4Y103         FDRE (Setup_fdre_C_CE)      -0.168     3.603    control_inst/show_flag_reg[5]
  -------------------------------------------------------------------
                         required time                          3.603    
                         arrival time                          -2.539    
  -------------------------------------------------------------------
                         slack                                  1.064    

Slack (MET) :             1.151ns  (required time - arrival time)
  Source:                 control_inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/LED_OUTPUT_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_gen rise@5.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 0.902ns (26.693%)  route 2.477ns (73.307%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 3.445 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.999ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=313, routed)         1.713    -0.999    control_inst/clk_out1
    SLICE_X1Y99          FDRE                                         r  control_inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.348    -0.651 f  control_inst/counter_reg[6]/Q
                         net (fo=2, routed)           0.699     0.048    control_inst/counter_reg_n_0_[6]
    SLICE_X1Y99          LUT4 (Prop_lut4_I1_O)        0.239     0.287 r  control_inst/counter[0]_i_7/O
                         net (fo=2, routed)           0.585     0.871    control_inst/counter[0]_i_7_n_0
    SLICE_X3Y101         LUT4 (Prop_lut4_I2_O)        0.105     0.976 r  control_inst/counter[0]_i_2/O
                         net (fo=3, routed)           0.259     1.235    control_inst/counter[0]_i_2_n_0
    SLICE_X2Y102         LUT5 (Prop_lut5_I3_O)        0.105     1.340 r  control_inst/counter[29]_i_4/O
                         net (fo=30, routed)          0.513     1.853    control_inst/debounce_module[7].debounce_inst/LED_OUTPUT_reg[0]_2
    SLICE_X5Y104         LUT6 (Prop_lut6_I5_O)        0.105     1.958 r  control_inst/debounce_module[7].debounce_inst/LED_OUTPUT[3]_i_1/O
                         net (fo=4, routed)           0.422     2.380    control_inst/debounce_module[7].debounce_inst_n_3
    SLICE_X3Y104         FDRE                                         r  control_inst/LED_OUTPUT_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     0.455 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     1.907    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.984 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=313, routed)         1.461     3.445    control_inst/clk_out1
    SLICE_X3Y104         FDRE                                         r  control_inst/LED_OUTPUT_reg[3]/C
                         clock pessimism              0.309     3.754    
                         clock uncertainty           -0.056     3.699    
    SLICE_X3Y104         FDRE (Setup_fdre_C_CE)      -0.168     3.531    control_inst/LED_OUTPUT_reg[3]
  -------------------------------------------------------------------
                         required time                          3.531    
                         arrival time                          -2.380    
  -------------------------------------------------------------------
                         slack                                  1.151    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 control_inst/debounce_module[1].debounce_inst/key_rst_pre_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/debounce_module[1].debounce_inst/counter_on_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.749%)  route 0.097ns (34.251%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=313, routed)         0.627    -0.530    control_inst/debounce_module[1].debounce_inst/clk_out1
    SLICE_X9Y105         FDRE                                         r  control_inst/debounce_module[1].debounce_inst/key_rst_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.389 f  control_inst/debounce_module[1].debounce_inst/key_rst_pre_reg/Q
                         net (fo=2, routed)           0.097    -0.292    control_inst/debounce_module[1].debounce_inst/key_rst_pre
    SLICE_X8Y105         LUT4 (Prop_lut4_I1_O)        0.045    -0.247 r  control_inst/debounce_module[1].debounce_inst/counter_on_i_1__0/O
                         net (fo=1, routed)           0.000    -0.247    control_inst/debounce_module[1].debounce_inst/counter_on_i_1__0_n_0
    SLICE_X8Y105         FDRE                                         r  control_inst/debounce_module[1].debounce_inst/counter_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=313, routed)         0.899    -0.925    control_inst/debounce_module[1].debounce_inst/clk_out1
    SLICE_X8Y105         FDRE                                         r  control_inst/debounce_module[1].debounce_inst/counter_on_reg/C
                         clock pessimism              0.408    -0.517    
    SLICE_X8Y105         FDRE (Hold_fdre_C_D)         0.120    -0.397    control_inst/debounce_module[1].debounce_inst/counter_on_reg
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 control_inst/debounce_module[6].debounce_inst/key_rst_pre_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/debounce_module[6].debounce_inst/counter_on_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.829%)  route 0.160ns (46.171%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=313, routed)         0.654    -0.503    control_inst/debounce_module[6].debounce_inst/clk_out1
    SLICE_X7Y106         FDRE                                         r  control_inst/debounce_module[6].debounce_inst/key_rst_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.362 f  control_inst/debounce_module[6].debounce_inst/key_rst_pre_reg/Q
                         net (fo=2, routed)           0.160    -0.202    control_inst/debounce_module[6].debounce_inst/key_rst_pre
    SLICE_X6Y106         LUT4 (Prop_lut4_I1_O)        0.045    -0.157 r  control_inst/debounce_module[6].debounce_inst/counter_on_i_1__5/O
                         net (fo=1, routed)           0.000    -0.157    control_inst/debounce_module[6].debounce_inst/counter_on_i_1__5_n_0
    SLICE_X6Y106         FDRE                                         r  control_inst/debounce_module[6].debounce_inst/counter_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=313, routed)         0.928    -0.896    control_inst/debounce_module[6].debounce_inst/clk_out1
    SLICE_X6Y106         FDRE                                         r  control_inst/debounce_module[6].debounce_inst/counter_on_reg/C
                         clock pessimism              0.406    -0.490    
    SLICE_X6Y106         FDRE (Hold_fdre_C_D)         0.121    -0.369    control_inst/debounce_module[6].debounce_inst/counter_on_reg
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 control_inst/debounce_module[7].debounce_inst/key_rst_pre_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/debounce_module[7].debounce_inst/counter_on_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.829%)  route 0.160ns (46.171%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=313, routed)         0.627    -0.530    control_inst/debounce_module[7].debounce_inst/clk_out1
    SLICE_X9Y105         FDRE                                         r  control_inst/debounce_module[7].debounce_inst/key_rst_pre_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.389 f  control_inst/debounce_module[7].debounce_inst/key_rst_pre_reg/Q
                         net (fo=2, routed)           0.160    -0.229    control_inst/debounce_module[7].debounce_inst/key_rst_pre
    SLICE_X8Y105         LUT4 (Prop_lut4_I1_O)        0.045    -0.184 r  control_inst/debounce_module[7].debounce_inst/counter_on_i_1__6/O
                         net (fo=1, routed)           0.000    -0.184    control_inst/debounce_module[7].debounce_inst/counter_on_i_1__6_n_0
    SLICE_X8Y105         FDRE                                         r  control_inst/debounce_module[7].debounce_inst/counter_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=313, routed)         0.899    -0.925    control_inst/debounce_module[7].debounce_inst/clk_out1
    SLICE_X8Y105         FDRE                                         r  control_inst/debounce_module[7].debounce_inst/counter_on_reg/C
                         clock pessimism              0.408    -0.517    
    SLICE_X8Y105         FDRE (Hold_fdre_C_D)         0.121    -0.396    control_inst/debounce_module[7].debounce_inst/counter_on_reg
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 control_inst/debounce_module[2].debounce_inst/key_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/debounce_module[2].debounce_inst/counter_on_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.704%)  route 0.160ns (46.296%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=313, routed)         0.654    -0.503    control_inst/debounce_module[2].debounce_inst/clk_out1
    SLICE_X7Y106         FDRE                                         r  control_inst/debounce_module[2].debounce_inst/key_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y106         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  control_inst/debounce_module[2].debounce_inst/key_rst_reg/Q
                         net (fo=3, routed)           0.160    -0.201    control_inst/debounce_module[2].debounce_inst/key_rst
    SLICE_X6Y106         LUT4 (Prop_lut4_I0_O)        0.045    -0.156 r  control_inst/debounce_module[2].debounce_inst/counter_on_i_1__1/O
                         net (fo=1, routed)           0.000    -0.156    control_inst/debounce_module[2].debounce_inst/counter_on_i_1__1_n_0
    SLICE_X6Y106         FDRE                                         r  control_inst/debounce_module[2].debounce_inst/counter_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=313, routed)         0.928    -0.896    control_inst/debounce_module[2].debounce_inst/clk_out1
    SLICE_X6Y106         FDRE                                         r  control_inst/debounce_module[2].debounce_inst/counter_on_reg/C
                         clock pessimism              0.406    -0.490    
    SLICE_X6Y106         FDRE (Hold_fdre_C_D)         0.120    -0.370    control_inst/debounce_module[2].debounce_inst/counter_on_reg
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 control_inst/g_rising_delay_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/g_rising_delay_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.183ns (50.951%)  route 0.176ns (49.049%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=313, routed)         0.654    -0.503    control_inst/clk_out1
    SLICE_X5Y105         FDRE                                         r  control_inst/g_rising_delay_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  control_inst/g_rising_delay_value_reg[0]/Q
                         net (fo=5, routed)           0.176    -0.186    control_inst/g_rising_delay_value_reg_n_0_[0]
    SLICE_X5Y105         LUT5 (Prop_lut5_I1_O)        0.042    -0.144 r  control_inst/g_rising_delay_value[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.144    control_inst/g_rising_delay_value[2]_i_1_n_0
    SLICE_X5Y105         FDRE                                         r  control_inst/g_rising_delay_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=313, routed)         0.928    -0.896    control_inst/clk_out1
    SLICE_X5Y105         FDRE                                         r  control_inst/g_rising_delay_value_reg[2]/C
                         clock pessimism              0.393    -0.503    
    SLICE_X5Y105         FDRE (Hold_fdre_C_D)         0.107    -0.396    control_inst/g_rising_delay_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 control_inst/g_falling_delay_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/g_falling_delay_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.183ns (50.766%)  route 0.177ns (49.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=313, routed)         0.656    -0.501    control_inst/clk_out1
    SLICE_X3Y102         FDRE                                         r  control_inst/g_falling_delay_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  control_inst/g_falling_delay_value_reg[0]/Q
                         net (fo=5, routed)           0.177    -0.182    control_inst/g_falling_delay_value_reg_n_0_[0]
    SLICE_X3Y102         LUT5 (Prop_lut5_I1_O)        0.042    -0.140 r  control_inst/g_falling_delay_value[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    control_inst/g_falling_delay_value[2]_i_1_n_0
    SLICE_X3Y102         FDRE                                         r  control_inst/g_falling_delay_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=313, routed)         0.930    -0.894    control_inst/clk_out1
    SLICE_X3Y102         FDRE                                         r  control_inst/g_falling_delay_value_reg[2]/C
                         clock pessimism              0.393    -0.501    
    SLICE_X3Y102         FDRE (Hold_fdre_C_D)         0.107    -0.394    control_inst/g_falling_delay_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 control_inst/g_whole_delay_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/g_whole_delay_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.183ns (50.766%)  route 0.177ns (49.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=313, routed)         0.655    -0.502    control_inst/clk_out1
    SLICE_X3Y105         FDRE                                         r  control_inst/g_whole_delay_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  control_inst/g_whole_delay_value_reg[0]/Q
                         net (fo=5, routed)           0.177    -0.183    control_inst/g_whole_delay_value_reg_n_0_[0]
    SLICE_X3Y105         LUT5 (Prop_lut5_I1_O)        0.042    -0.141 r  control_inst/g_whole_delay_value[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.141    control_inst/g_whole_delay_value[2]_i_1_n_0
    SLICE_X3Y105         FDRE                                         r  control_inst/g_whole_delay_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=313, routed)         0.929    -0.895    control_inst/clk_out1
    SLICE_X3Y105         FDRE                                         r  control_inst/g_whole_delay_value_reg[2]/C
                         clock pessimism              0.393    -0.502    
    SLICE_X3Y105         FDRE (Hold_fdre_C_D)         0.107    -0.395    control_inst/g_whole_delay_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 control_inst/r_whole_delay_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/r_whole_delay_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.754%)  route 0.178ns (49.246%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.502ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=313, routed)         0.655    -0.502    control_inst/clk_out1
    SLICE_X3Y103         FDRE                                         r  control_inst/r_whole_delay_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_fdre_C_Q)         0.141    -0.361 r  control_inst/r_whole_delay_value_reg[0]/Q
                         net (fo=6, routed)           0.178    -0.183    control_inst/PMOD_0_OBUF
    SLICE_X3Y103         LUT5 (Prop_lut5_I1_O)        0.042    -0.141 r  control_inst/r_whole_delay_value[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.141    control_inst/r_whole_delay_value[2]_i_1_n_0
    SLICE_X3Y103         FDRE                                         r  control_inst/r_whole_delay_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=313, routed)         0.929    -0.895    control_inst/clk_out1
    SLICE_X3Y103         FDRE                                         r  control_inst/r_whole_delay_value_reg[2]/C
                         clock pessimism              0.393    -0.502    
    SLICE_X3Y103         FDRE (Hold_fdre_C_D)         0.107    -0.395    control_inst/r_whole_delay_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 control_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.231ns (42.285%)  route 0.315ns (57.715%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.894ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=313, routed)         0.724    -0.432    control_inst/clk_out1
    SLICE_X1Y99          FDRE                                         r  control_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141    -0.291 r  control_inst/counter_reg[3]/Q
                         net (fo=3, routed)           0.267    -0.025    control_inst/counter_reg_n_0_[3]
    SLICE_X1Y100         LUT6 (Prop_lut6_I2_O)        0.045     0.020 r  control_inst/counter[0]_i_3/O
                         net (fo=1, routed)           0.049     0.069    control_inst/counter[0]_i_3_n_0
    SLICE_X1Y100         LUT4 (Prop_lut4_I1_O)        0.045     0.114 r  control_inst/counter[0]_i_1__8/O
                         net (fo=1, routed)           0.000     0.114    control_inst/counter_0[0]
    SLICE_X1Y100         FDRE                                         r  control_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=313, routed)         0.930    -0.894    control_inst/clk_out1
    SLICE_X1Y100         FDRE                                         r  control_inst/counter_reg[0]/C
                         clock pessimism              0.662    -0.232    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.092    -0.140    control_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.140    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 control_inst/g_rising_delay_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/g_rising_delay_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.184ns (50.805%)  route 0.178ns (49.195%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=313, routed)         0.654    -0.503    control_inst/clk_out1
    SLICE_X5Y105         FDRE                                         r  control_inst/g_rising_delay_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  control_inst/g_rising_delay_value_reg[0]/Q
                         net (fo=5, routed)           0.178    -0.184    control_inst/g_rising_delay_value_reg_n_0_[0]
    SLICE_X5Y105         LUT5 (Prop_lut5_I2_O)        0.043    -0.141 r  control_inst/g_rising_delay_value[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.141    control_inst/g_rising_delay_value[3]_i_2_n_0
    SLICE_X5Y105         FDRE                                         r  control_inst/g_rising_delay_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=313, routed)         0.928    -0.896    control_inst/clk_out1
    SLICE_X5Y105         FDRE                                         r  control_inst/g_rising_delay_value_reg[3]/C
                         clock pessimism              0.393    -0.503    
    SLICE_X5Y105         FDRE (Hold_fdre_C_D)         0.107    -0.396    control_inst/g_rising_delay_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_gen
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y0    clk_gen_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X1Y100     control_inst/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X2Y101     control_inst/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X1Y101     control_inst/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X1Y102     control_inst/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X2Y101     control_inst/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y101     control_inst/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y101     control_inst/counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X1Y101     control_inst/counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y109     control_inst/debounce_module[7].debounce_inst/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y108     control_inst/debounce_module[7].debounce_inst/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y112     control_inst/debounce_module[7].debounce_inst/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X7Y112     control_inst/debounce_module[7].debounce_inst/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X5Y109     control_inst/debounce_module[7].debounce_inst/counter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y103     control_inst/r_falling_delay_value_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y103     control_inst/r_falling_delay_value_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y103     control_inst/r_falling_delay_value_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y103     control_inst/r_falling_delay_value_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y104     control_inst/r_rising_delay_value_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y100     control_inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y101     control_inst/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y101     control_inst/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y102     control_inst/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y101     control_inst/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y101     control_inst/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y101     control_inst/counter_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y101     control_inst/counter_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X2Y101     control_inst/counter_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y101     control_inst/counter_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_gen
  To Clock:  clkfbout_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_gen
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         5.000       3.408      BUFGCTRL_X0Y1    clk_gen_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT



