
module quartusProjv2 (
	clk_clk,
	reset_reset_n,
	sram_DQ,
	sram_ADDR,
	sram_LB_N,
	sram_UB_N,
	sram_CE_N,
	sram_OE_N,
	sram_WE_N,
	switches_export,
	keys_export,
	ledr_export,
	hex_0_export,
	hex_1_export,
	hex_2_export,
	hex_3_export,
	hex_4_export,
	hex_5_export,
	hex_6_export,
	hex_7_export);	

	input		clk_clk;
	input		reset_reset_n;
	inout	[15:0]	sram_DQ;
	output	[19:0]	sram_ADDR;
	output		sram_LB_N;
	output		sram_UB_N;
	output		sram_CE_N;
	output		sram_OE_N;
	output		sram_WE_N;
	input	[17:0]	switches_export;
	input	[3:0]	keys_export;
	output	[17:0]	ledr_export;
	output	[7:0]	hex_0_export;
	output	[7:0]	hex_1_export;
	output	[7:0]	hex_2_export;
	output	[7:0]	hex_3_export;
	output	[7:0]	hex_4_export;
	output	[7:0]	hex_5_export;
	output	[7:0]	hex_6_export;
	output	[7:0]	hex_7_export;
	
	nios_system NiosII (
	.clk_clk         (clk_clk),         //      clk.clk
	.reset_reset_n   (reset_reset_n),   //    reset.reset_n
	.sram_DQ         (sram_DQ),         //     sram.DQ
	.sram_ADDR       (sram_ADDR),       //         .ADDR
	.sram_LB_N       (sram_LB_N),       //         .LB_N
	.sram_UB_N       (sram_UB_N),       //         .UB_N
	.sram_CE_N       (sram_CE_N),       //         .CE_N
	.sram_OE_N       (sram_OE_N),       //         .OE_N
	.sram_WE_N       (sram_WE_N),       //         .WE_N
	.switches_export (switches_export), // switches.export
	.keys_export     (keys_export),     //     keys.export
	.ledr_export     (ledr_export),     //     ledr.export
	.hex_0_export    (hex_0_export),    //    hex_0.export
	.hex_1_export    (hex_1_export),    //    hex_1.export
	.hex_2_export    (hex_2_export),    //    hex_2.export
	.hex_3_export    (hex_3_export),    //    hex_3.export
	.hex_4_export    (hex_4_export),    //    hex_4.export
	.hex_5_export    (hex_5_export),    //    hex_5.export
	.hex_6_export    (hex_6_export),    //    hex_6.export
	.hex_7_export    (hex_7_export)     //    hex_7.export
);
endmodule
