// This file is automatically generated by the python sequence
// compiler script located in rail_scripts: seqacc_compiler.py
// Please update seqacc_regbases.yml for any modification.

#ifndef __SEQACC_REGBASES_H__
#define __SEQACC_REGBASES_H__

#include "seqacc_shared.h"

{% for baseAddrName, baseAddrCfg in RegBases.items() -%}
#define {{"{}".format(baseAddrCfg['Define'])}} ({{ baseAddrCfg['BaseAddr'] | length }}U)
#define REG_BASES_MASK  ({{ "0x{0:08X}UL".format(baseAddrCfg['RegBasesMask']) }})
#define REG_BASE_BITOP_MASK ({{ "0x{0:02X}U".format(baseAddrCfg['BitOpMask']) }})
extern uint16_t {{baseAddrName}}Array[{{"{}".format(baseAddrCfg['Define'])}}];

{% endfor -%}
{% for baseAddrName, baseAddrCfg in RegBases.items() -%}
extern SeqAccBaseAddrCfg_t {{baseAddrName}};
{% endfor -%}
#endif // __SEQACC_REGBASES_H__
