<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln57_fu_827_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:57" VARIABLE="icmp_ln57" MODULE="pool2_Pipeline_L4" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_833_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:57" VARIABLE="add_ln57" MODULE="pool2_Pipeline_L4" LOOP="L4" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln68_fu_1057_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68" VARIABLE="icmp_ln68" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_1063_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68" VARIABLE="add_ln68" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln71_fu_1078_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:71" VARIABLE="icmp_ln71" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_fu_1084_p3" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:71" VARIABLE="select_ln71" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln71_1_fu_1092_p3" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:71" VARIABLE="select_ln71_1" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_1_fu_1100_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68" VARIABLE="add_ln68_1" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln68_fu_1106_p3" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68" VARIABLE="select_ln68" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_7ns_10_1_1_U59" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68" VARIABLE="empty_27" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_fu_1470_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68" VARIABLE="tmp1" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_28_fu_1479_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68" VARIABLE="empty_28" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_29_fu_1496_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68" VARIABLE="empty_29" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_fu_1124_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68" VARIABLE="tmp2" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_30_fu_1134_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68" VARIABLE="empty_30" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_31_fu_1152_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68" VARIABLE="empty_31" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp3_fu_1414_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68" VARIABLE="tmp3" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp4_fu_1158_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:68" VARIABLE="tmp4" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_1_fu_1445_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:76" VARIABLE="add_ln76_1" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln76_3_fu_1224_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:76" VARIABLE="add_ln76_3" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln76_fu_1230_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:76" VARIABLE="icmp_ln76" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_25_5_32_1_1_U60" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:114" VARIABLE="line_buffer_2D_18" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sparsemux" ID="" IMPL="compactencoding_dontcare" LATENCY="0" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_25_5_32_1_1_U61" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:114" VARIABLE="line_buffer_2D_10" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_fu_1942_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_1_fu_1948_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_1" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_fu_1954_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="or_ln156" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U57" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="tmp_5" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_fu_1960_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="and_ln156" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_48_fu_1966_p3" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="tmp_48" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_2_fu_2020_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_2" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_3_fu_2026_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_3" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_1_fu_2032_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="or_ln156_1" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_4_fu_2038_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_4" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_5_fu_2044_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_5" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_2_fu_2050_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="or_ln156_2" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_1_fu_2056_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="and_ln156_1" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U57" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="tmp_11" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_2_fu_2062_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="and_ln156_2" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_49_fu_2068_p3" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="tmp_49" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_6_fu_2116_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_6" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_7_fu_2122_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_7" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_3_fu_2128_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="or_ln156_3" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_8_fu_2134_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_8" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_9_fu_2140_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_9" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_4_fu_2146_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="or_ln156_4" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_3_fu_2152_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="and_ln156_3" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U57" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="tmp_17" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_4_fu_2158_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="and_ln156_4" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_50_fu_2164_p3" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="tmp_50" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_10_fu_2207_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_10" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_11_fu_2213_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_11" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_5_fu_2219_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="or_ln156_5" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_12_fu_2225_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_12" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_13_fu_2231_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_13" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_6_fu_2237_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="or_ln156_6" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_5_fu_2243_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="and_ln156_5" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U57" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="tmp_20" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_6_fu_2249_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="and_ln156_6" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_51_fu_2255_p3" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="tmp_51" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_14_fu_2298_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_14" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_15_fu_2304_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_15" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_7_fu_2310_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="or_ln156_7" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_16_fu_2316_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_16" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_17_fu_2322_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_17" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_8_fu_2328_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="or_ln156_8" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_7_fu_2334_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="and_ln156_7" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U57" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="tmp_23" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_8_fu_2340_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="and_ln156_8" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_52_fu_2346_p3" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="tmp_52" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_18_fu_2389_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_18" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_19_fu_2395_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_19" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_9_fu_2401_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="or_ln156_9" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_20_fu_2407_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_20" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_21_fu_2413_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_21" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_10_fu_2419_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="or_ln156_10" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_9_fu_2425_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="and_ln156_9" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U57" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="tmp_26" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_10_fu_2431_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="and_ln156_10" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_53_fu_2437_p3" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="tmp_53" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_22_fu_2480_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_22" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_23_fu_2486_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_23" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_11_fu_2492_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="or_ln156_11" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_24_fu_2498_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_24" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_25_fu_2504_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_25" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_12_fu_2510_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="or_ln156_12" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_11_fu_2516_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="and_ln156_11" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U58" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="tmp_29" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_12_fu_2522_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="and_ln156_12" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_54_fu_2528_p3" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="tmp_54" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_26_fu_2571_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_26" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_27_fu_2577_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_27" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_13_fu_2583_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="or_ln156_13" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_28_fu_2589_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_28" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_29_fu_2595_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_29" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_14_fu_2601_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="or_ln156_14" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_13_fu_2607_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="and_ln156_13" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U58" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="tmp_32" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_14_fu_2613_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="and_ln156_14" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_55_fu_2619_p3" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="tmp_55" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_30_fu_2662_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_30" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_31_fu_2668_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_31" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_15_fu_2674_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="or_ln156_15" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op setne" ID="" IMPL="auto" LATENCY="0" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln156_32_fu_2680_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_32" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln156_33_fu_2686_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="icmp_ln156_33" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln156_16_fu_2692_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="or_ln156_16" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_15_fu_2698_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="and_ln156_15" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fcmp" ID="" IMPL="auto" LATENCY="1" OPTYPE="fcmp" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U58" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="tmp_35" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln156_16_fu_2704_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="and_ln156_16" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="tmp_56_fu_2710_p3" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:156" VARIABLE="tmp_56" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_fu_1382_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:71" VARIABLE="add_ln71" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln71_1_fu_1388_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:71" VARIABLE="add_ln71_1" MODULE="pool2_Pipeline_L5_L6" LOOP="L5_L6" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_1_fu_533_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51" VARIABLE="add_ln51_1" MODULE="pool2" LOOP="VITIS_LOOP_51_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_2_fu_539_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51" VARIABLE="add_ln51_2" MODULE="pool2" LOOP="VITIS_LOOP_51_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op seteq" ID="" IMPL="auto" LATENCY="0" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln51_fu_545_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51" VARIABLE="icmp_ln51" MODULE="pool2" LOOP="VITIS_LOOP_51_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_551_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51" VARIABLE="add_ln51" MODULE="pool2" LOOP="VITIS_LOOP_51_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_41_fu_561_p2" SOURCE="AlexNet-FPGA-implementation/Pool2/src/pool2.cpp:51" VARIABLE="empty_41" MODULE="pool2" LOOP="VITIS_LOOP_51_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="" STORAGESUBTYPE="" STORAGESIZE=""/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="pool2" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="s_axilite" STORAGESIZE=""/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="" RTLNAME="gmem_m_axi_U" SOURCE="" VARIABLE="" MODULE="pool2" LOOP="" BUNDLEDNAME="gmem" DSP="0" BRAM="4" URAM="0" USAGE="interface" STORAGESUBTYPE="m_axi" STORAGESIZE=""/>
	<BindNode BINDTYPE="interface" DISPLAY="bind_storage bram" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="no" RTLNAME="" SOURCE="" VARIABLE="gmem" MODULE="pool2" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0" USAGE="interface" STORAGESUBTYPE="bram" STORAGESIZE="32 0 1"/>
</BindInfo>
