<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ECC_RDataecc0bus</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ECC_RDataecc0bus</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c.html">Component : ALT_ECC_OTG0_ECC</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The msb bit for the register is configured based on DAT parameter (RAM word size). Unimplemented bytes of this register will be reserved.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[6:0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[14:8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS</a> </td></tr>
<tr>
<td align="left">[15] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[22:16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS</a> </td></tr>
<tr>
<td align="left">[23] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[30:24] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS</a> </td></tr>
<tr>
<td align="left">[31] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_RDataecc0BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp22ba926902be923cc00c1d7c39bccf64"></a><a class="anchor" id="ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS"></a></p>
<p>Eccdata will be read to this register field.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga72df5f8451c6e519e1370ba6f7733b6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga72df5f8451c6e519e1370ba6f7733b6c">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga72df5f8451c6e519e1370ba6f7733b6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabcb69950865f7818b1b1ffd785816a0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#gabcb69950865f7818b1b1ffd785816a0d">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gabcb69950865f7818b1b1ffd785816a0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade7753e99c2c238f6f29490ced71685e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#gade7753e99c2c238f6f29490ced71685e">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gade7753e99c2c238f6f29490ced71685e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59e1d6ca97cfdf721e22a29f37dfc8c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga59e1d6ca97cfdf721e22a29f37dfc8c6">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS_SET_MSK</a>&#160;&#160;&#160;0x0000007f</td></tr>
<tr class="separator:ga59e1d6ca97cfdf721e22a29f37dfc8c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga765606e59ab43f1974765cbfa034705c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga765606e59ab43f1974765cbfa034705c">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS_CLR_MSK</a>&#160;&#160;&#160;0xffffff80</td></tr>
<tr class="separator:ga765606e59ab43f1974765cbfa034705c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1d9d7736f101fa40822145927d73ae8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#gac1d9d7736f101fa40822145927d73ae8">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gac1d9d7736f101fa40822145927d73ae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb3df19e679bc8cf940a680877320a2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#gadb3df19e679bc8cf940a680877320a2b">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td></tr>
<tr class="separator:gadb3df19e679bc8cf940a680877320a2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga315b51a7e7eb9abdaa3463139e8160f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga315b51a7e7eb9abdaa3463139e8160f2">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td></tr>
<tr class="separator:ga315b51a7e7eb9abdaa3463139e8160f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_RDataecc1BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp71623452ae4ee5cbefddd5b1ff62892f"></a><a class="anchor" id="ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS"></a></p>
<p>Eccdata will be read to this register field.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga78ae170dc4d439abe6102f8259aedb24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga78ae170dc4d439abe6102f8259aedb24">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga78ae170dc4d439abe6102f8259aedb24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga973119c29444095406f2ec30f1977dca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga973119c29444095406f2ec30f1977dca">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS_MSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga973119c29444095406f2ec30f1977dca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga901de3dcdb7e9dc9a0fed4e1ac7b5c76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga901de3dcdb7e9dc9a0fed4e1ac7b5c76">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga901de3dcdb7e9dc9a0fed4e1ac7b5c76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadae54544405f228609df540479f11a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#gadae54544405f228609df540479f11a25">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS_SET_MSK</a>&#160;&#160;&#160;0x00007f00</td></tr>
<tr class="separator:gadae54544405f228609df540479f11a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5dfc801e8a9e5eda31852eb9eed9850"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#gab5dfc801e8a9e5eda31852eb9eed9850">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS_CLR_MSK</a>&#160;&#160;&#160;0xffff80ff</td></tr>
<tr class="separator:gab5dfc801e8a9e5eda31852eb9eed9850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga602efd1e8be9eb2f05d8e482d623bf86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga602efd1e8be9eb2f05d8e482d623bf86">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga602efd1e8be9eb2f05d8e482d623bf86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf25e90a82a46191f51341d02e77de461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#gaf25e90a82a46191f51341d02e77de461">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td></tr>
<tr class="separator:gaf25e90a82a46191f51341d02e77de461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b254b2456f2769889ad5864eb56bc29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga8b254b2456f2769889ad5864eb56bc29">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td></tr>
<tr class="separator:ga8b254b2456f2769889ad5864eb56bc29"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_RDataecc2BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp42f8b84503cc5e2a6f86dcb7b0a63e23"></a><a class="anchor" id="ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS"></a></p>
<p>Eccdata will be read to this register field.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga99d8b40f681d4f56296ad76b495c91ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga99d8b40f681d4f56296ad76b495c91ad">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga99d8b40f681d4f56296ad76b495c91ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a966556b15d0af7c6c1652920e5a7e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga5a966556b15d0af7c6c1652920e5a7e3">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS_MSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ga5a966556b15d0af7c6c1652920e5a7e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35612a9374cb05d7a90b4b81ec4c47e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga35612a9374cb05d7a90b4b81ec4c47e4">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga35612a9374cb05d7a90b4b81ec4c47e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa828f0860abfb3f761d53eef4e01ff80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#gaa828f0860abfb3f761d53eef4e01ff80">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS_SET_MSK</a>&#160;&#160;&#160;0x007f0000</td></tr>
<tr class="separator:gaa828f0860abfb3f761d53eef4e01ff80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0beb004cd80b13954a07879ad2ffe55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#gad0beb004cd80b13954a07879ad2ffe55">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS_CLR_MSK</a>&#160;&#160;&#160;0xff80ffff</td></tr>
<tr class="separator:gad0beb004cd80b13954a07879ad2ffe55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64705ddfcd347a98ddc9a6327dd5df45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga64705ddfcd347a98ddc9a6327dd5df45">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga64705ddfcd347a98ddc9a6327dd5df45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d26007fda97929263db66122356daca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga4d26007fda97929263db66122356daca">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td></tr>
<tr class="separator:ga4d26007fda97929263db66122356daca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80f5fecde3bb35d8d9eacf182a9ef939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga80f5fecde3bb35d8d9eacf182a9ef939">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td></tr>
<tr class="separator:ga80f5fecde3bb35d8d9eacf182a9ef939"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ECC_RDataecc3BUS </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp08c47e3fa3f4bcf8c6ae3246df9932f6"></a><a class="anchor" id="ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS"></a></p>
<p>Eccdata will be read to this register field.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga0e57ef6114e321cf6e52198fbda1ad4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga0e57ef6114e321cf6e52198fbda1ad4a">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS_LSB</a>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga0e57ef6114e321cf6e52198fbda1ad4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ad05efa5f3be156d3fffd7fc341335d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga4ad05efa5f3be156d3fffd7fc341335d">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS_MSB</a>&#160;&#160;&#160;30</td></tr>
<tr class="separator:ga4ad05efa5f3be156d3fffd7fc341335d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41fb56b7dfd06aaac340c1cf57ba0e95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga41fb56b7dfd06aaac340c1cf57ba0e95">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS_WIDTH</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga41fb56b7dfd06aaac340c1cf57ba0e95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga168a70c4a1bc1c2e4adaad85a3728baa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga168a70c4a1bc1c2e4adaad85a3728baa">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS_SET_MSK</a>&#160;&#160;&#160;0x7f000000</td></tr>
<tr class="separator:ga168a70c4a1bc1c2e4adaad85a3728baa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2ffd1bf61697377386c59f4e922b5cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#gad2ffd1bf61697377386c59f4e922b5cd">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS_CLR_MSK</a>&#160;&#160;&#160;0x80ffffff</td></tr>
<tr class="separator:gad2ffd1bf61697377386c59f4e922b5cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa078fc6ed209d7d7b0266d81e75e74cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#gaa078fc6ed209d7d7b0266d81e75e74cc">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa078fc6ed209d7d7b0266d81e75e74cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ba15ab40eac18a8db8c7b3ee8845f75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga2ba15ab40eac18a8db8c7b3ee8845f75">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td></tr>
<tr class="separator:ga2ba15ab40eac18a8db8c7b3ee8845f75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05bd9c44700530d0cdcd3ddedfb44fe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga05bd9c44700530d0cdcd3ddedfb44fe0">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td></tr>
<tr class="separator:ga05bd9c44700530d0cdcd3ddedfb44fe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#struct_a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s__s">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_s</a></td></tr>
<tr class="separator:struct_a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gac61a23531416be90ac3dd285498b7296"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#gac61a23531416be90ac3dd285498b7296">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gac61a23531416be90ac3dd285498b7296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50f073975aca21c3366741d9a11d3bc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga50f073975aca21c3366741d9a11d3bc2">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_OFST</a>&#160;&#160;&#160;0x64</td></tr>
<tr class="separator:ga50f073975aca21c3366741d9a11d3bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga0af41856f2f1ee84b3d05d2acbce6464"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#struct_a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s__s">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga0af41856f2f1ee84b3d05d2acbce6464">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_t</a></td></tr>
<tr class="separator:ga0af41856f2f1ee84b3d05d2acbce6464"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s__s" id="struct_a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa49a15cb5f9a8c09423bee9cb0733d1b"></a>uint32_t</td>
<td class="fieldname">
ECC_RDataecc0BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a64f2996d745eb1544860c3301cf0b383"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab41151d0d13e94711ad8b0195239dd5d"></a>uint32_t</td>
<td class="fieldname">
ECC_RDataecc1BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4a871109468ca20f1a54d45ff64ec185"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1ff491fff214b496643ab1dd907fe4da"></a>uint32_t</td>
<td class="fieldname">
ECC_RDataecc2BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a66f9932c4b9bbfeb13128693e6e40848"></a>uint32_t</td>
<td class="fieldname">
__pad2__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="adfeb8f584ad17e3ec2967367480352a0"></a>uint32_t</td>
<td class="fieldname">
ECC_RDataecc3BUS: 7</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4bfa86471ce5d7a2e9edbfc05e9b301c"></a>uint32_t</td>
<td class="fieldname">
__pad3__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga72df5f8451c6e519e1370ba6f7733b6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabcb69950865f7818b1b1ffd785816a0d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gade7753e99c2c238f6f29490ced71685e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga59e1d6ca97cfdf721e22a29f37dfc8c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS_SET_MSK&#160;&#160;&#160;0x0000007f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga765606e59ab43f1974765cbfa034705c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS_CLR_MSK&#160;&#160;&#160;0xffffff80</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac1d9d7736f101fa40822145927d73ae8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadb3df19e679bc8cf940a680877320a2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x0000007f) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga315b51a7e7eb9abdaa3463139e8160f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x0000007f)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC0BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga78ae170dc4d439abe6102f8259aedb24"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga973119c29444095406f2ec30f1977dca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS_MSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga901de3dcdb7e9dc9a0fed4e1ac7b5c76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadae54544405f228609df540479f11a25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS_SET_MSK&#160;&#160;&#160;0x00007f00</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab5dfc801e8a9e5eda31852eb9eed9850"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS_CLR_MSK&#160;&#160;&#160;0xffff80ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga602efd1e8be9eb2f05d8e482d623bf86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf25e90a82a46191f51341d02e77de461"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00007f00) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga8b254b2456f2769889ad5864eb56bc29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00007f00)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC1BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga99d8b40f681d4f56296ad76b495c91ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5a966556b15d0af7c6c1652920e5a7e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS_MSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga35612a9374cb05d7a90b4b81ec4c47e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa828f0860abfb3f761d53eef4e01ff80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS_SET_MSK&#160;&#160;&#160;0x007f0000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad0beb004cd80b13954a07879ad2ffe55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS_CLR_MSK&#160;&#160;&#160;0xff80ffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga64705ddfcd347a98ddc9a6327dd5df45"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4d26007fda97929263db66122356daca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x007f0000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga80f5fecde3bb35d8d9eacf182a9ef939"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x007f0000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC2BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga0e57ef6114e321cf6e52198fbda1ad4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS_LSB&#160;&#160;&#160;24</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4ad05efa5f3be156d3fffd7fc341335d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS_MSB&#160;&#160;&#160;30</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga41fb56b7dfd06aaac340c1cf57ba0e95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS_WIDTH&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga168a70c4a1bc1c2e4adaad85a3728baa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS_SET_MSK&#160;&#160;&#160;0x7f000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad2ffd1bf61697377386c59f4e922b5cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS_CLR_MSK&#160;&#160;&#160;0x80ffffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa078fc6ed209d7d7b0266d81e75e74cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2ba15ab40eac18a8db8c7b3ee8845f75"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x7f000000) &gt;&gt; 24)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga05bd9c44700530d0cdcd3ddedfb44fe0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 24) &amp; 0x7f000000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_ECC_RDATAECC3BUS</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gac61a23531416be90ac3dd285498b7296"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS</a> register. </p>

</div>
</div>
<a class="anchor" id="ga50f073975aca21c3366741d9a11d3bc2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_OFST&#160;&#160;&#160;0x64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga0af41856f2f1ee84b3d05d2acbce6464"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#struct_a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s__s">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_s</a> <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html#ga0af41856f2f1ee84b3d05d2acbce6464">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___e_c_c___o_t_g0___e_c_c___e_c_c___r_d_a_t_a_e_c_c0_b_u_s.html">ALT_ECC_OTG0_ECC_ECC_RDATAECC0BUS</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:40 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
