#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Jan 30 08:08:56 2020
# Process ID: 9408
# Current directory: C:/Temp/lucaspeacock/FPGA/Lab2/lab2_2_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3264 C:\Temp\lucaspeacock\FPGA\Lab2\lab2_2_1\lab2_2_1.xpr
# Log file: C:/Temp/lucaspeacock/FPGA/Lab2/lab2_2_1/vivado.log
# Journal file: C:/Temp/lucaspeacock/FPGA/Lab2/lab2_2_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Temp/lucaspeacock/FPGA/Lab2/lab2_2_1/lab2_2_1.xpr
update_compile_order -fileset sources_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Temp/lucaspeacock/FPGA/Lab2/lab2_2_1/lab2_2_1.runs/impl_1/lab2_2_1.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Temp/lucaspeacock/FPGA/Lab2/lab2_2_1/lab2_2_1.runs/impl_1/lab2_2_1.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
import_files -norecurse //ausamba.auburn.edu/homes/downloads/lab2_2_1_partA_tb.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top lab2_2_1_partA_tb [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
launch_simulation
source lab2_2_1.tcl
update_compile_order -fileset sources_1
set_property target_simulator ActiveHDL [current_project]
update_ip_catalog
launch_simulation
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
set_property is_enabled false [get_files  C:/Temp/lucaspeacock/FPGA/Lab2/lab2_2_1/lab2_2_1.srcs/sources_1/imports/downloads/lab2_2_1_partA_tb.v]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_project C:/Temp/lucaspeacock/FPGA/Lab2/lab2_1_1/lab2_1_1.xpr
current_project lab2_2_1
current_project lab2_1_1
current_project lab2_2_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_project C:/Temp/lucaspeacock/FPGA/Lab2/lab2_3_1/lab2_3_1.xpr
update_compile_order -fileset sources_1
current_project lab2_2_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
current_project lab2_3_1
current_project lab2_2_1
current_project lab2_1_1
close_project
current_project lab2_2_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Temp/lucaspeacock/FPGA/Lab2/lab2_2_1/lab2_2_1.runs/impl_1/lab2_2_1.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
current_project lab2_3_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
current_project lab2_2_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_hw
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Temp/lucaspeacock/FPGA/Lab2/lab2_3_1/lab2_3_1.runs/impl_1/rca_dataflow.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
current_project lab2_3_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Temp/lucaspeacock/FPGA/Lab2/lab2_3_1/lab2_3_1.runs/impl_1/rca_dataflow.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
current_project lab2_2_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
current_project lab2_3_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_project
open_project C:/Temp/lucaspeacock/FPGA/Lab2/lab2_3_1/lab2_3_1.xpr
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Temp/lucaspeacock/FPGA/Lab2/lab2_2_1/lab2_2_1.runs/impl_1/lab2_2_1.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
current_project lab2_2_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Temp/lucaspeacock/FPGA/Lab2/lab2_2_1/lab2_2_1.runs/impl_1/lab2_2_1.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
synth_design -rtl -name rtl_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Temp/lucaspeacock/FPGA/Lab2/lab2_2_1/lab2_2_1.runs/impl_1/lab2_2_1.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_project C:/Temp/lucaspeacock/FPGA/Lab2/lab2_2_2/lab2_2_2.xpr
update_compile_order -fileset sources_1
current_project lab2_2_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
current_project lab2_2_2
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
current_project lab2_2_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
current_project lab2_2_2
launch_runs impl_1 -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Temp/lucaspeacock/FPGA/Lab2/lab2_2_1/lab2_2_1.runs/impl_1/lab2_2_1.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
current_project lab2_2_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
current_project lab2_2_2
current_project lab2_2_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Temp/lucaspeacock/FPGA/Lab2/lab2_2_1/lab2_2_1.runs/impl_1/lab2_2_1.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
current_project lab2_2_2
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
current_project lab2_2_1
current_project lab2_3_1
current_project lab2_2_2
current_project lab2_3_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
current_project lab2_2_1
close_project
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Temp/lucaspeacock/FPGA/Lab2/lab2_2_2/lab2_2_2.runs/impl_1/bcdto2outof5.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Temp/lucaspeacock/FPGA/Lab2/lab2_2_2/lab2_2_2.runs/impl_1/bcdto2outof5.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_project C:/Temp/lucaspeacock/FPGA/Lab2/lab2_3_2/lab2_3_2.xpr
file mkdir C:/Temp/lucaspeacock/FPGA/Lab2/lab2_3_2/lab2_3_2.srcs/sources_1/new
close [ open C:/Temp/lucaspeacock/FPGA/Lab2/lab2_3_2/lab2_3_2.srcs/sources_1/new/lab2_3_2.v w ]
add_files C:/Temp/lucaspeacock/FPGA/Lab2/lab2_3_2/lab2_3_2.srcs/sources_1/new/lab2_3_2.v
update_compile_order -fileset sources_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Temp/lucaspeacock/FPGA/Lab2/lab2_2_2/lab2_2_2.runs/impl_1/bcdto2outof5.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
current_project lab2_2_2
close_project
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Temp/lucaspeacock/FPGA/Lab2/lab2_3_1/lab2_3_1.runs/impl_1/rca_dataflow.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
current_project lab2_3_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Temp/lucaspeacock/FPGA/Lab2/lab2_3_1/lab2_3_1.runs/impl_1/rca_dataflow.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
current_project lab2_3_2
import_files -norecurse C:/Temp/lucaspeacock/FPGA/Lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/lab2_2_1.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top lab2_3_2 [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
import_files -norecurse C:/Temp/lucaspeacock/FPGA/Lab2/lab2_3_1/lab2_3_1.srcs/sources_1/new/rca_dataflow.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project lab2_3_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_project C:/Temp/lucaspeacock/FPGA/Lab2/lab2_4_1/lab2_4_1.xpr
update_compile_order -fileset sources_1
current_project lab2_3_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
current_project lab2_4_1
current_project lab2_3_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
current_project lab2_3_2
launch_runs synth_1 -jobs 4
wait_on_run synth_1
current_project lab2_3_1
close_project
current_project lab2_3_2
import_files -norecurse C:/Temp/lucaspeacock/FPGA/Lab2/lab2_3_1/lab2_3_1.srcs/sources_1/new/fulladder_dataflow.v
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
import_files -norecurse {C:/Temp/lucaspeacock/FPGA/Lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/lab2_2_1_partA.v C:/Temp/lucaspeacock/FPGA/Lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/lab2_2_1.v C:/Temp/lucaspeacock/FPGA/Lab2/lab2_2_1/lab2_2_1.srcs/sources_1/new/comparator_dataflow.v}
update_compile_order -fileset sources_1
import_files -norecurse {C:/Temp/lucaspeacock/FPGA/Lab2/lab2_2_1/lab2_2_1.srcs/sources_1/imports/new/mux2.v C:/Temp/lucaspeacock/FPGA/Lab2/lab2_1_1/lab2_1_1.srcs/sources_1/imports/new/bcdto7segment_dataflow.v}
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
current_project lab2_4_1
update_compile_order -fileset sources_1
current_project lab2_3_2
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
current_project lab2_4_1
current_project lab2_3_2
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
current_project lab2_4_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
current_project lab2_3_2
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
current_project lab2_4_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
current_project lab2_3_2
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Temp/lucaspeacock/FPGA/Lab2/lab2_3_2/lab2_3_2.runs/impl_1/lab2_3_2.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Temp/lucaspeacock/FPGA/Lab2/lab2_3_2/lab2_3_2.runs/impl_1/lab2_3_2.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
current_project lab2_4_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
current_project lab2_3_2
close_project
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Temp/lucaspeacock/FPGA/Lab2/lab2_4_1/lab2_4_1.runs/impl_1/rca_dataflow.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Temp/lucaspeacock/FPGA/Lab2/lab2_4_1/lab2_4_1.runs/impl_1/rca_dataflow.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
synth_design -rtl -name rtl_1
