program: /various/pmpakos/SPMV_BENCHMARKS/SpMV-Research/benchmark_code/CPU/AMD/spmv_code_bench/spmv_csr5.exe
number of matrices: 30
Temps: HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0c PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  Core 8 42000  Core 9 42000  Core 10 41000  Core 11 42000  Core 12 41000  Core 13 42000  Core 14 42000  Package id 0 45000 Core 0 43000  Core 1 42000  Core 2 43000  Core 3 42000  Core 4 42000  Core 5 42000  Core 6 43000  Core 8 41000  Core 9 41000  Core 10 40000  Core 11 41000  Core 12 40000  Core 13 39000  Core 14 41000  Package id 1 44000 Core 0 41000  Core 1 42000  Core 2 40000  Core 3 40000  Core 4 39000  Core 5 40000  Core 6 42000  HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0 PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 38000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  
File: /various/pmpakos/SpMV-Research/validation_matrices/scircuit.mtx
max threads 14
time read: 0.035095
time coo to csr: 0.011284
omega = 4, sigma = 16. #partition = 14984
CSR->CSR5 malloc time = 0.025000 ms
CSR->CSR5 tile_ptr time = 0.175000 ms
CSR->CSR5 tile_desc time = 1.389000 ms
CSR->CSR5 transpose time = 1.017000 ms
Temps: HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0c PCB TOP FRONT 32000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  Core 8 42000  Core 9 42000  Core 10 41000  Core 11 42000  Core 12 41000  Core 13 42000  Core 14 42000  Package id 0 45000 Core 0 43000  Core 1 42000  Core 2 43000  Core 3 42000  Core 4 42000  Core 5 42000  Core 6 43000  Core 8 41000  Core 9 41000  Core 10 40000  Core 11 41000  Core 12 40000  Core 13 39000  Core 14 41000  Package id 1 44000 Core 0 41000  Core 1 42000  Core 2 40000  Core 3 40000  Core 4 39000  Core 5 40000  Core 6 42000  HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0 PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 38000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  
File: /various/pmpakos/SpMV-Research/validation_matrices/mac_econ_fwd500.mtx
max threads 14
time read: 0.039766
time coo to csr: 0.014573
omega = 4, sigma = 16. #partition = 19897
CSR->CSR5 malloc time = 0.031000 ms
CSR->CSR5 tile_ptr time = 0.237000 ms
CSR->CSR5 tile_desc time = 1.696000 ms
CSR->CSR5 transpose time = 1.331000 ms
Temps: HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0c PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  Core 8 42000  Core 9 42000  Core 10 41000  Core 11 42000  Core 12 41000  Core 13 42000  Core 14 42000  Package id 0 45000 Core 0 43000  Core 1 42000  Core 2 43000  Core 3 42000  Core 4 42000  Core 5 42000  Core 6 43000  Core 8 41000  Core 9 41000  Core 10 40000  Core 11 41000  Core 12 40000  Core 13 39000  Core 14 41000  Package id 1 44000 Core 0 41000  Core 1 42000  Core 2 40000  Core 3 40000  Core 4 39000  Core 5 40000  Core 6 42000  HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0 PCB TOP FRONT 32000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  
File: /various/pmpakos/SpMV-Research/validation_matrices/raefsky3.mtx
max threads 14
time read: 0.054737
time coo to csr: 0.021894
omega = 4, sigma = 16. #partition = 23262
CSR->CSR5 malloc time = 0.279000 ms
CSR->CSR5 tile_ptr time = 0.174000 ms
CSR->CSR5 tile_desc time = 1.820000 ms
CSR->CSR5 transpose time = 2.045000 ms
Temps: HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0c PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 38000  TCRIT TEMP 37000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  Core 8 43000  Core 9 43000  Core 10 41000  Core 11 42000  Core 12 42000  Core 13 42000  Core 14 43000  Package id 0 45000 Core 0 43000  Core 1 42000  Core 2 43000  Core 3 42000  Core 4 42000  Core 5 43000  Core 6 43000  Core 8 41000  Core 9 41000  Core 10 40000  Core 11 41000  Core 12 40000  Core 13 40000  Core 14 42000  Package id 1 44000 Core 0 42000  Core 1 41000  Core 2 39000  Core 3 41000  Core 4 40000  Core 5 40000  Core 6 42000  HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0 PCB TOP FRONT 32000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  
File: /various/pmpakos/SpMV-Research/validation_matrices/bbmat.mtx
max threads 14
time read: 0.063937
time coo to csr: 0.025861
omega = 4, sigma = 16. #partition = 27684
CSR->CSR5 malloc time = 0.351000 ms
CSR->CSR5 tile_ptr time = 0.229000 ms
CSR->CSR5 tile_desc time = 1.828000 ms
CSR->CSR5 transpose time = 1.674000 ms
Temps: HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0c PCB TOP FRONT 32000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 38000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  Core 8 43000  Core 9 43000  Core 10 41000  Core 11 42000  Core 12 42000  Core 13 42000  Core 14 43000  Package id 0 45000 Core 0 43000  Core 1 42000  Core 2 43000  Core 3 42000  Core 4 42000  Core 5 43000  Core 6 43000  Core 8 41000  Core 9 41000  Core 10 40000  Core 11 41000  Core 12 40000  Core 13 40000  Core 14 42000  Package id 1 44000 Core 0 42000  Core 1 41000  Core 2 39000  Core 3 41000  Core 4 40000  Core 5 40000  Core 6 42000  HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0 PCB TOP FRONT 32000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  
File: /various/pmpakos/SpMV-Research/validation_matrices/conf5_4-8x8-15.mtx
max threads 14
time read: 0.061152
time coo to csr: 0.026766
omega = 4, sigma = 16. #partition = 29952
CSR->CSR5 malloc time = 0.387000 ms
CSR->CSR5 tile_ptr time = 0.249000 ms
CSR->CSR5 tile_desc time = 2.535000 ms
CSR->CSR5 transpose time = 2.129000 ms
Temps: HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0c PCB TOP FRONT 32000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  Core 8 43000  Core 9 43000  Core 10 41000  Core 11 42000  Core 12 42000  Core 13 42000  Core 14 43000  Package id 0 45000 Core 0 43000  Core 1 42000  Core 2 43000  Core 3 42000  Core 4 42000  Core 5 43000  Core 6 43000  Core 8 41000  Core 9 41000  Core 10 40000  Core 11 41000  Core 12 40000  Core 13 40000  Core 14 42000  Package id 1 44000 Core 0 42000  Core 1 41000  Core 2 39000  Core 3 41000  Core 4 40000  Core 5 40000  Core 6 42000  HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0 PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  
File: /various/pmpakos/SpMV-Research/validation_matrices/mc2depi.mtx
max threads 14
time read: 0.040747
time coo to csr: 0.025423
omega = 4, sigma = 16. #partition = 32817
CSR->CSR5 malloc time = 0.426000 ms
CSR->CSR5 tile_ptr time = 0.392000 ms
CSR->CSR5 tile_desc time = 4.092000 ms
CSR->CSR5 transpose time = 2.109000 ms
Temps: HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0c PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  Core 8 43000  Core 9 43000  Core 10 42000  Core 11 43000  Core 12 42000  Core 13 42000  Core 14 43000  Package id 0 45000 Core 0 43000  Core 1 42000  Core 2 43000  Core 3 42000  Core 4 43000  Core 5 43000  Core 6 43000  Core 8 41000  Core 9 41000  Core 10 40000  Core 11 41000  Core 12 40000  Core 13 40000  Core 14 41000  Package id 1 44000 Core 0 42000  Core 1 42000  Core 2 40000  Core 3 40000  Core 4 40000  Core 5 40000  Core 6 42000  HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0 PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  
File: /various/pmpakos/SpMV-Research/validation_matrices/rma10.mtx
max threads 14
time read: 0.074291
time coo to csr: 0.034492
omega = 4, sigma = 16. #partition = 37094
CSR->CSR5 malloc time = 0.461000 ms
CSR->CSR5 tile_ptr time = 0.321000 ms
CSR->CSR5 tile_desc time = 2.534000 ms
CSR->CSR5 transpose time = 2.089000 ms
Test failed! (2.23517e-08)
Temps: HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0c PCB TOP FRONT 32000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  Core 8 43000  Core 9 43000  Core 10 42000  Core 11 43000  Core 12 42000  Core 13 42000  Core 14 43000  Package id 0 45000 Core 0 43000  Core 1 42000  Core 2 43000  Core 3 42000  Core 4 43000  Core 5 43000  Core 6 43000  Core 8 41000  Core 9 41000  Core 10 40000  Core 11 41000  Core 12 40000  Core 13 40000  Core 14 41000  Package id 1 44000 Core 0 42000  Core 1 42000  Core 2 40000  Core 3 40000  Core 4 40000  Core 5 40000  Core 6 42000  HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0 PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  
File: /various/pmpakos/SpMV-Research/validation_matrices/cop20k_A.mtx
max threads 14
time read: 0.040387
time coo to csr: 0.033489
omega = 4, sigma = 16. #partition = 41006
CSR->CSR5 malloc time = 0.091000 ms
CSR->CSR5 tile_ptr time = 0.377000 ms
CSR->CSR5 tile_desc time = 3.784000 ms
CSR->CSR5 transpose time = 2.719000 ms
Temps: HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0c PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  Core 8 43000  Core 9 43000  Core 10 42000  Core 11 42000  Core 12 42000  Core 13 42000  Core 14 43000  Package id 0 45000 Core 0 43000  Core 1 43000  Core 2 43000  Core 3 42000  Core 4 42000  Core 5 42000  Core 6 43000  Core 8 40000  Core 9 41000  Core 10 40000  Core 11 41000  Core 12 40000  Core 13 40000  Core 14 41000  Package id 1 43000 Core 0 42000  Core 1 41000  Core 2 40000  Core 3 40000  Core 4 39000  Core 5 39000  Core 6 41000  HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0 PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  
File: /various/pmpakos/SpMV-Research/validation_matrices/webbase-1M.mtx
max threads 14
time read: 0.085655
time coo to csr: 0.043452
omega = 4, sigma = 16. #partition = 48524
CSR->CSR5 malloc time = 0.628000 ms
CSR->CSR5 tile_ptr time = 0.734000 ms
CSR->CSR5 tile_desc time = 4.960000 ms
CSR->CSR5 transpose time = 3.056000 ms
Temps: HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0c PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  Core 8 43000  Core 9 43000  Core 10 42000  Core 11 42000  Core 12 42000  Core 13 42000  Core 14 43000  Package id 0 45000 Core 0 43000  Core 1 43000  Core 2 43000  Core 3 42000  Core 4 42000  Core 5 42000  Core 6 43000  Core 8 40000  Core 9 41000  Core 10 40000  Core 11 41000  Core 12 40000  Core 13 40000  Core 14 41000  Package id 1 43000 Core 0 42000  Core 1 41000  Core 2 40000  Core 3 40000  Core 4 39000  Core 5 39000  Core 6 41000  HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0 PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  
File: /various/pmpakos/SpMV-Research/validation_matrices/cant.mtx
max threads 14
time read: 0.072269
time coo to csr: 0.053647
omega = 4, sigma = 16. #partition = 62616
CSR->CSR5 malloc time = 0.806000 ms
CSR->CSR5 tile_ptr time = 0.486000 ms
CSR->CSR5 tile_desc time = 5.048000 ms
CSR->CSR5 transpose time = 5.907000 ms
Temps: HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0c PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  Core 8 43000  Core 9 43000  Core 10 42000  Core 11 43000  Core 12 41000  Core 13 42000  Core 14 43000  Package id 0 45000 Core 0 43000  Core 1 43000  Core 2 44000  Core 3 42000  Core 4 43000  Core 5 43000  Core 6 43000  Core 8 43000  Core 9 42000  Core 10 41000  Core 11 41000  Core 12 41000  Core 13 40000  Core 14 41000  Package id 1 44000 Core 0 41000  Core 1 42000  Core 2 40000  Core 3 41000  Core 4 40000  Core 5 40000  Core 6 42000  HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0 PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 38000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  
File: /various/pmpakos/SpMV-Research/validation_matrices/pdb1HYS.mtx
max threads 14
time read: 0.071587
time coo to csr: 0.060774
omega = 4, sigma = 16. #partition = 67887
CSR->CSR5 malloc time = 0.887000 ms
CSR->CSR5 tile_ptr time = 0.491000 ms
CSR->CSR5 tile_desc time = 3.557000 ms
CSR->CSR5 transpose time = 2.560000 ms
Temps: HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0c PCB TOP FRONT 32000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 37000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  Core 8 43000  Core 9 43000  Core 10 42000  Core 11 43000  Core 12 41000  Core 13 42000  Core 14 43000  Package id 0 45000 Core 0 43000  Core 1 43000  Core 2 44000  Core 3 42000  Core 4 43000  Core 5 43000  Core 6 43000  Core 8 43000  Core 9 42000  Core 10 41000  Core 11 41000  Core 12 41000  Core 13 40000  Core 14 41000  Package id 1 44000 Core 0 41000  Core 1 42000  Core 2 40000  Core 3 41000  Core 4 40000  Core 5 40000  Core 6 42000  HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0 PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 38000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  
File: /various/pmpakos/SpMV-Research/validation_matrices/TSOPF_RS_b300_c3.mtx
max threads 14
time read: 0.168415
time coo to csr: 0.072324
omega = 4, sigma = 16. #partition = 68961
CSR->CSR5 malloc time = 0.900000 ms
CSR->CSR5 tile_ptr time = 0.534000 ms
CSR->CSR5 tile_desc time = 2.886000 ms
CSR->CSR5 transpose time = 2.071000 ms
Temps: HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0c PCB TOP FRONT 32000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  Core 8 43000  Core 9 42000  Core 10 42000  Core 11 42000  Core 12 42000  Core 13 42000  Core 14 43000  Package id 0 45000 Core 0 43000  Core 1 43000  Core 2 43000  Core 3 42000  Core 4 43000  Core 5 43000  Core 6 44000  Core 8 41000  Core 9 41000  Core 10 40000  Core 11 41000  Core 12 40000  Core 13 39000  Core 14 41000  Package id 1 43000 Core 0 42000  Core 1 41000  Core 2 39000  Core 3 41000  Core 4 40000  Core 5 39000  Core 6 42000  HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0 PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  
File: /various/pmpakos/SpMV-Research/validation_matrices/Chebyshev4.mtx
max threads 14
time read: 0.217177
time coo to csr: 0.087509
omega = 4, sigma = 16. #partition = 84028
CSR->CSR5 malloc time = 1.121000 ms
CSR->CSR5 tile_ptr time = 0.547000 ms
CSR->CSR5 tile_desc time = 4.317000 ms
CSR->CSR5 transpose time = 4.402000 ms
Test failed! (5.96046e-08)
Temps: HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0c PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  Core 8 43000  Core 9 42000  Core 10 42000  Core 11 42000  Core 12 42000  Core 13 42000  Core 14 43000  Package id 0 45000 Core 0 43000  Core 1 43000  Core 2 43000  Core 3 42000  Core 4 43000  Core 5 43000  Core 6 44000  Core 8 41000  Core 9 41000  Core 10 40000  Core 11 41000  Core 12 40000  Core 13 39000  Core 14 41000  Package id 1 43000 Core 0 42000  Core 1 41000  Core 2 39000  Core 3 41000  Core 4 40000  Core 5 39000  Core 6 42000  HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0 PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  
File: /various/pmpakos/SpMV-Research/validation_matrices/consph.mtx
max threads 14
time read: 0.103089
time coo to csr: 0.082965
omega = 4, sigma = 16. #partition = 93914
CSR->CSR5 malloc time = 1.246000 ms
CSR->CSR5 tile_ptr time = 0.728000 ms
CSR->CSR5 tile_desc time = 9.684000 ms
CSR->CSR5 transpose time = 6.066000 ms
Temps: HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0c PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  Core 8 44000  Core 9 43000  Core 10 42000  Core 11 43000  Core 12 42000  Core 13 42000  Core 14 43000  Package id 0 45000 Core 0 44000  Core 1 43000  Core 2 44000  Core 3 43000  Core 4 42000  Core 5 42000  Core 6 43000  Core 8 41000  Core 9 41000  Core 10 40000  Core 11 41000  Core 12 40000  Core 13 39000  Core 14 41000  Package id 1 43000 Core 0 41000  Core 1 42000  Core 2 40000  Core 3 40000  Core 4 40000  Core 5 40000  Core 6 41000  HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0 PCB TOP FRONT 32000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  
File: /various/pmpakos/SpMV-Research/validation_matrices/shipsec1.mtx
max threads 14
time read: 0.102425
time coo to csr: 0.107899
omega = 4, sigma = 16. #partition = 122085
CSR->CSR5 malloc time = 1.607000 ms
CSR->CSR5 tile_ptr time = 1.036000 ms
CSR->CSR5 tile_desc time = 10.097000 ms
CSR->CSR5 transpose time = 9.580000 ms
Test failed! (0.00537109)
Temps: HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0c PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  Core 8 44000  Core 9 43000  Core 10 42000  Core 11 43000  Core 12 42000  Core 13 42000  Core 14 43000  Package id 0 45000 Core 0 44000  Core 1 43000  Core 2 44000  Core 3 43000  Core 4 42000  Core 5 42000  Core 6 43000  Core 8 41000  Core 9 41000  Core 10 40000  Core 11 41000  Core 12 40000  Core 13 39000  Core 14 41000  Package id 1 43000 Core 0 41000  Core 1 42000  Core 2 40000  Core 3 40000  Core 4 40000  Core 5 40000  Core 6 41000  HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0 PCB TOP FRONT 32000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  
File: /various/pmpakos/SpMV-Research/validation_matrices/PR02R.mtx
max threads 14
time read: 0.309220
time coo to csr: 0.127510
omega = 4, sigma = 16. #partition = 127893
CSR->CSR5 malloc time = 1.668000 ms
CSR->CSR5 tile_ptr time = 1.067000 ms
CSR->CSR5 tile_desc time = 11.305000 ms
CSR->CSR5 transpose time = 14.658000 ms
Test failed! (2.28882e-05)
Temps: HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0c PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  Core 8 44000  Core 9 43000  Core 10 42000  Core 11 43000  Core 12 42000  Core 13 43000  Core 14 43000  Package id 0 45000 Core 0 44000  Core 1 43000  Core 2 44000  Core 3 43000  Core 4 43000  Core 5 43000  Core 6 44000  Core 8 40000  Core 9 41000  Core 10 40000  Core 11 41000  Core 12 40000  Core 13 39000  Core 14 41000  Package id 1 43000 Core 0 42000  Core 1 41000  Core 2 40000  Core 3 40000  Core 4 40000  Core 5 40000  Core 6 42000  HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0 PCB TOP FRONT 32000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  
File: /various/pmpakos/SpMV-Research/validation_matrices/mip1.mtx
max threads 14
time read: 0.063911
time coo to csr: 0.164859
omega = 4, sigma = 16. #partition = 161763
CSR->CSR5 malloc time = 2.139000 ms
CSR->CSR5 tile_ptr time = 1.125000 ms
CSR->CSR5 tile_desc time = 5.662000 ms
CSR->CSR5 transpose time = 6.633000 ms
Temps: HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0c PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  Core 8 44000  Core 9 43000  Core 10 42000  Core 11 43000  Core 12 42000  Core 13 43000  Core 14 43000  Package id 0 45000 Core 0 44000  Core 1 43000  Core 2 44000  Core 3 43000  Core 4 43000  Core 5 43000  Core 6 44000  Core 8 40000  Core 9 41000  Core 10 40000  Core 11 41000  Core 12 40000  Core 13 39000  Core 14 41000  Package id 1 43000 Core 0 42000  Core 1 41000  Core 2 40000  Core 3 40000  Core 4 40000  Core 5 40000  Core 6 42000  HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0 PCB TOP FRONT 32000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  
File: /various/pmpakos/SpMV-Research/validation_matrices/rail4284.mtx
max threads 14
time read: 0.176288
time coo to csr: 0.201251
omega = 4, sigma = 16. #partition = 176313
CSR->CSR5 malloc time = 2.335000 ms
CSR->CSR5 tile_ptr time = 0.528000 ms
CSR->CSR5 tile_desc time = 3.140000 ms
CSR->CSR5 transpose time = 0.689000 ms
Temps: HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0c PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 38000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  Core 8 44000  Core 9 43000  Core 10 42000  Core 11 42000  Core 12 42000  Core 13 43000  Core 14 43000  Package id 0 45000 Core 0 44000  Core 1 43000  Core 2 44000  Core 3 43000  Core 4 43000  Core 5 43000  Core 6 44000  Core 8 40000  Core 9 41000  Core 10 40000  Core 11 41000  Core 12 40000  Core 13 40000  Core 14 41000  Package id 1 44000 Core 0 43000  Core 1 42000  Core 2 40000  Core 3 41000  Core 4 40000  Core 5 39000  Core 6 41000  HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0 PCB TOP FRONT 32000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  
File: /various/pmpakos/SpMV-Research/validation_matrices/pwtk.mtx
max threads 14
time read: 0.201875
time coo to csr: 0.169166
omega = 4, sigma = 16. #partition = 181788
CSR->CSR5 malloc time = 2.410000 ms
CSR->CSR5 tile_ptr time = 1.555000 ms
CSR->CSR5 tile_desc time = 17.903000 ms
CSR->CSR5 transpose time = 14.422000 ms
Test failed! (2.16733e-08)
Temps: HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0c PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  Core 8 44000  Core 9 43000  Core 10 43000  Core 11 43000  Core 12 42000  Core 13 43000  Core 14 43000  Package id 0 45000 Core 0 44000  Core 1 43000  Core 2 44000  Core 3 43000  Core 4 43000  Core 5 43000  Core 6 44000  Core 8 41000  Core 9 41000  Core 10 40000  Core 11 41000  Core 12 40000  Core 13 40000  Core 14 41000  Package id 1 43000 Core 0 42000  Core 1 41000  Core 2 40000  Core 3 41000  Core 4 40000  Core 5 40000  Core 6 41000  HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0 PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  
File: /various/pmpakos/SpMV-Research/validation_matrices/crankseg_2.mtx
max threads 14
time read: 0.210700
time coo to csr: 0.221873
omega = 4, sigma = 16. #partition = 221076
CSR->CSR5 malloc time = 2.897000 ms
CSR->CSR5 tile_ptr time = 1.494000 ms
CSR->CSR5 tile_desc time = 8.687000 ms
CSR->CSR5 transpose time = 6.653000 ms
Test failed! (5.34058e-05)
Temps: HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0c PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  Core 8 44000  Core 9 43000  Core 10 42000  Core 11 43000  Core 12 42000  Core 13 43000  Core 14 43000  Package id 0 45000 Core 0 44000  Core 1 43000  Core 2 44000  Core 3 43000  Core 4 43000  Core 5 43000  Core 6 45000  Core 8 40000  Core 9 41000  Core 10 40000  Core 11 41000  Core 12 40000  Core 13 40000  Core 14 41000  Package id 1 43000 Core 0 42000  Core 1 42000  Core 2 40000  Core 3 41000  Core 4 39000  Core 5 40000  Core 6 41000  HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0 PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  
File: /various/pmpakos/SpMV-Research/validation_matrices/Si41Ge41H72.mtx
max threads 14
time read: 0.340360
time coo to csr: 0.239503
omega = 4, sigma = 16. #partition = 234552
CSR->CSR5 malloc time = 3.077000 ms
CSR->CSR5 tile_ptr time = 1.939000 ms
CSR->CSR5 tile_desc time = 11.034000 ms
CSR->CSR5 transpose time = 12.861000 ms
Temps: HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0c PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  Core 8 44000  Core 9 43000  Core 10 42000  Core 11 43000  Core 12 42000  Core 13 43000  Core 14 43000  Package id 0 45000 Core 0 44000  Core 1 42000  Core 2 44000  Core 3 43000  Core 4 43000  Core 5 43000  Core 6 45000  Core 8 41000  Core 9 41000  Core 10 40000  Core 11 41000  Core 12 40000  Core 13 39000  Core 14 42000  Package id 1 44000 Core 0 42000  Core 1 41000  Core 2 40000  Core 3 40000  Core 4 40000  Core 5 39000  Core 6 42000  HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0 PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  
File: /various/pmpakos/SpMV-Research/validation_matrices/TSOPF_RS_b2383.mtx
max threads 14
time read: 0.748827
time coo to csr: 0.287272
omega = 4, sigma = 16. #partition = 252675
CSR->CSR5 malloc time = 3.305000 ms
CSR->CSR5 tile_ptr time = 1.115000 ms
CSR->CSR5 tile_desc time = 5.685000 ms
CSR->CSR5 transpose time = 2.108000 ms
Temps: HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0c PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  Core 8 44000  Core 9 43000  Core 10 42000  Core 11 43000  Core 12 42000  Core 13 42000  Core 14 43000  Package id 0 45000 Core 0 44000  Core 1 42000  Core 2 44000  Core 3 43000  Core 4 43000  Core 5 43000  Core 6 45000  Core 8 41000  Core 9 41000  Core 10 41000  Core 11 41000  Core 12 40000  Core 13 39000  Core 14 41000  Package id 1 43000 Core 0 41000  Core 1 41000  Core 2 39000  Core 3 41000  Core 4 40000  Core 5 39000  Core 6 42000  HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0 PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  
File: /various/pmpakos/SpMV-Research/validation_matrices/in-2004.mtx
max threads 14
time read: 0.215806
time coo to csr: 0.259758
omega = 4, sigma = 16. #partition = 264329
CSR->CSR5 malloc time = 3.512000 ms
CSR->CSR5 tile_ptr time = 2.851000 ms
CSR->CSR5 tile_desc time = 25.304000 ms
CSR->CSR5 transpose time = 20.069000 ms
Temps: HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0c PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  Core 8 44000  Core 9 43000  Core 10 42000  Core 11 43000  Core 12 42000  Core 13 42000  Core 14 43000  Package id 0 45000 Core 0 44000  Core 1 43000  Core 2 44000  Core 3 43000  Core 4 43000  Core 5 43000  Core 6 44000  Core 8 41000  Core 9 42000  Core 10 40000  Core 11 41000  Core 12 40000  Core 13 40000  Core 14 41000  Package id 1 43000 Core 0 42000  Core 1 41000  Core 2 40000  Core 3 41000  Core 4 40000  Core 5 39000  Core 6 42000  HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0 PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  
File: /various/pmpakos/SpMV-Research/validation_matrices/Ga41As41H72.mtx
max threads 14
time read: 0.342491
time coo to csr: 0.284317
omega = 4, sigma = 16. #partition = 288883
CSR->CSR5 malloc time = 3.811000 ms
CSR->CSR5 tile_ptr time = 2.521000 ms
CSR->CSR5 tile_desc time = 15.082000 ms
CSR->CSR5 transpose time = 16.063000 ms
Temps: HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0c PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  Core 8 44000  Core 9 43000  Core 10 42000  Core 11 43000  Core 12 42000  Core 13 43000  Core 14 43000  Package id 0 45000 Core 0 44000  Core 1 43000  Core 2 45000  Core 3 44000  Core 4 43000  Core 5 43000  Core 6 44000  Core 8 41000  Core 9 42000  Core 10 40000  Core 11 41000  Core 12 40000  Core 13 40000  Core 14 41000  Package id 1 43000 Core 0 42000  Core 1 42000  Core 2 40000  Core 3 41000  Core 4 40000  Core 5 40000  Core 6 41000  HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0 PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  
File: /various/pmpakos/SpMV-Research/validation_matrices/eu-2005.mtx
max threads 14
time read: 0.232842
time coo to csr: 0.289437
omega = 4, sigma = 16. #partition = 300550
CSR->CSR5 malloc time = 3.974000 ms
CSR->CSR5 tile_ptr time = 2.970000 ms
CSR->CSR5 tile_desc time = 27.371000 ms
CSR->CSR5 transpose time = 23.940000 ms
Temps: HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0c PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  Core 8 44000  Core 9 43000  Core 10 42000  Core 11 43000  Core 12 42000  Core 13 43000  Core 14 43000  Package id 0 45000 Core 0 44000  Core 1 43000  Core 2 44000  Core 3 43000  Core 4 43000  Core 5 43000  Core 6 44000  Core 8 40000  Core 9 41000  Core 10 40000  Core 11 41000  Core 12 40000  Core 13 39000  Core 14 41000  Package id 1 43000 Core 0 42000  Core 1 42000  Core 2 39000  Core 3 41000  Core 4 39000  Core 5 40000  Core 6 41000  HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0 PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  
File: /various/pmpakos/SpMV-Research/validation_matrices/wikipedia-20051105.mtx
max threads 14
time read: 0.251299
time coo to csr: 0.306095
omega = 4, sigma = 16. #partition = 308642
CSR->CSR5 malloc time = 4.106000 ms
CSR->CSR5 tile_ptr time = 3.568000 ms
CSR->CSR5 tile_desc time = 35.502000 ms
CSR->CSR5 transpose time = 31.881000 ms
Temps: HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0c PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  Core 8 43000  Core 9 43000  Core 10 42000  Core 11 43000  Core 12 42000  Core 13 43000  Core 14 43000  Package id 0 45000 Core 0 44000  Core 1 43000  Core 2 44000  Core 3 43000  Core 4 43000  Core 5 43000  Core 6 44000  Core 8 40000  Core 9 41000  Core 10 40000  Core 11 41000  Core 12 40000  Core 13 40000  Core 14 41000  Package id 1 44000 Core 0 42000  Core 1 41000  Core 2 40000  Core 3 40000  Core 4 40000  Core 5 40000  Core 6 41000  HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0 PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  
File: /various/pmpakos/SpMV-Research/validation_matrices/ldoor.mtx
max threads 14
time read: 0.750032
time coo to csr: 0.688052
omega = 4, sigma = 16. #partition = 726914
CSR->CSR5 malloc time = 9.625000 ms
CSR->CSR5 tile_ptr time = 6.818000 ms
CSR->CSR5 tile_desc time = 56.654000 ms
CSR->CSR5 transpose time = 71.728000 ms
Test failed! (7.45058e-08)
Temps: HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0c PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  Core 8 43000  Core 9 43000  Core 10 42000  Core 11 42000  Core 12 42000  Core 13 42000  Core 14 43000  Package id 0 46000 Core 0 44000  Core 1 43000  Core 2 44000  Core 3 43000  Core 4 43000  Core 5 43000  Core 6 44000  Core 8 40000  Core 9 41000  Core 10 40000  Core 11 41000  Core 12 40000  Core 13 40000  Core 14 42000  Package id 1 43000 Core 0 42000  Core 1 42000  Core 2 40000  Core 3 41000  Core 4 39000  Core 5 40000  Core 6 42000  HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0 PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  
File: /various/pmpakos/SpMV-Research/validation_matrices/circuit5M.mtx
max threads 14
time read: 2.287465
time coo to csr: 1.211976
omega = 4, sigma = 16. #partition = 930068
CSR->CSR5 malloc time = 12.409000 ms
CSR->CSR5 tile_ptr time = 13.509000 ms
CSR->CSR5 tile_desc time = 71.880000 ms
CSR->CSR5 transpose time = 48.864000 ms
Temps: HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0c PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  Core 8 43000  Core 9 43000  Core 10 41000  Core 11 43000  Core 12 42000  Core 13 43000  Core 14 43000  Package id 0 45000 Core 0 44000  Core 1 43000  Core 2 44000  Core 3 43000  Core 4 42000  Core 5 42000  Core 6 44000  Core 8 42000  Core 9 41000  Core 10 41000  Core 11 41000  Core 12 40000  Core 13 40000  Core 14 41000  Package id 1 43000 Core 0 41000  Core 1 41000  Core 2 39000  Core 3 40000  Core 4 39000  Core 5 39000  Core 6 41000  HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0 PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  
File: /various/pmpakos/SpMV-Research/validation_matrices/bone010.mtx
max threads 14
time read: 0.910607
time coo to csr: 1.129608
omega = 4, sigma = 16. #partition = 1119787
CSR->CSR5 malloc time = 14.900000 ms
CSR->CSR5 tile_ptr time = 10.087000 ms
CSR->CSR5 tile_desc time = 76.862000 ms
CSR->CSR5 transpose time = 84.886000 ms
Temps: HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0c PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  Core 8 43000  Core 9 43000  Core 10 42000  Core 11 42000  Core 12 42000  Core 13 43000  Core 14 43000  Package id 0 46000 Core 0 44000  Core 1 43000  Core 2 44000  Core 3 43000  Core 4 43000  Core 5 43000  Core 6 43000  Core 8 41000  Core 9 41000  Core 10 41000  Core 11 41000  Core 12 40000  Core 13 39000  Core 14 41000  Package id 1 43000 Core 0 41000  Core 1 42000  Core 2 40000  Core 3 40000  Core 4 39000  Core 5 39000  Core 6 41000  HBM TEMP 0  QSPF 0 0  QSPF 1 0  QSPF 2 0  QSPF 3 0  CS_TARGET_TEMP 0 PCB TOP FRONT 31000 PCB TOP REAR 0 PCB BTM FRONT 0 FPGA TEMP 37000  TCRIT TEMP 36000  DIMM0 TEMP 31000  DIMM1 TEMP 30000  DIMM2 TEMP 0  DIMM3 TEMP 0  
File: /various/pmpakos/SpMV-Research/validation_matrices/cage15.mtx
max threads 14
time read: 2.837487
time coo to csr: 1.679671
omega = 4, sigma = 16. #partition = 1549993
CSR->CSR5 malloc time = 20.717000 ms
CSR->CSR5 tile_ptr time = 19.762000 ms
CSR->CSR5 tile_desc time = 122.365000 ms
CSR->CSR5 transpose time = 113.260000 ms
