

================================================================
== Vivado HLS Report for 'copy_input_fmem2buff_2'
================================================================
* Date:           Sun Apr 28 15:47:57 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mobile_net_hls_v1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.20|     3.675|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |   61|  1049|   61|  1049|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+------+----------+-----------+-----------+--------+----------+
        |             |   Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name  | min |  max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------+-----+------+----------+-----------+-----------+--------+----------+
        |- Loop 1     |   60|  1048| 30 ~ 524 |          -|          -|       2|    no    |
        | + Loop 1.1  |   28|   522|  7 ~ 29  |          -|          -| 4 ~ 18 |    no    |
        |  ++ zds1    |    3|    18|         1|          1|          1| 3 ~ 18 |    yes   |
        |  ++ zds3    |   18|    18|         3|          1|          1|      17|    yes   |
        |  ++ zds4    |    3|    18|         3|          1|          1| 2 ~ 17 |    yes   |
        |  ++ zds5    |   19|    19|         3|          1|          1|      18|    yes   |
        +-------------+-----+------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 11 12 13 }
  Pipeline-1 : II = 1, D = 3, States = { 22 23 24 }
  Pipeline-2 : II = 1, D = 3, States = { 32 33 34 }
  Pipeline-3 : II = 1, D = 1, States = { 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
3 --> 
	25  / (!exitcond4 & !or_cond & tmp_127)
	4  / (!exitcond4 & !or_cond & !tmp_127 & !tmp_603)
	15  / (!exitcond4 & !or_cond & !tmp_127 & tmp_603)
	35  / (!exitcond4 & or_cond)
	2  / (exitcond4)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	14  / (exitcond)
	12  / (!exitcond)
12 --> 
	13  / true
13 --> 
	11  / true
14 --> 
	3  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	14  / (exitcond1)
	23  / (!exitcond1)
23 --> 
	24  / true
24 --> 
	22  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	14  / (exitcond3)
	33  / (!exitcond3)
33 --> 
	34  / true
34 --> 
	32  / true
35 --> 
	36  / (exitcond2)
	35  / (!exitcond2)
36 --> 
	14  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.78>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%cLoops_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %cLoops)"   --->   Operation 37 'read' 'cLoops_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%rLoops_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %rLoops)"   --->   Operation 38 'read' 'rLoops_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%nLoops_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %nLoops)"   --->   Operation 39 'read' 'nLoops_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%c_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %c)"   --->   Operation 40 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%r_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %r)"   --->   Operation 41 'read' 'r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%n_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %n)"   --->   Operation 42 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%inputs_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %inputs_offset)"   --->   Operation 43 'read' 'inputs_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %input_cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %input_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %input_buffer_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1572864, [6 x i8]* @p_str2, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_602 = trunc i3 %n_read to i2"   --->   Operation 48 'trunc' 'tmp_602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = call i20 @_ssdm_op_BitConcatenate.i20.i2.i18(i2 %tmp_602, i18 0)" [mobile_net_hls_v1/conv.hpp:160]   --->   Operation 49 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_s = call i19 @_ssdm_op_BitConcatenate.i19.i10.i9(i10 %r_read, i9 0)" [mobile_net_hls_v1/conv.hpp:160]   --->   Operation 50 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_cast = zext i19 %tmp_s to i21" [mobile_net_hls_v1/conv.hpp:160]   --->   Operation 51 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.89ns)   --->   "%tmp_125 = add i20 -512, %tmp" [mobile_net_hls_v1/conv.hpp:160]   --->   Operation 52 'add' 'tmp_125' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_382_cast_cast = sext i20 %tmp_125 to i21" [mobile_net_hls_v1/conv.hpp:160]   --->   Operation 53 'sext' 'tmp_382_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.89ns)   --->   "%base_addr1 = add i21 %tmp_cast, %tmp_382_cast_cast" [mobile_net_hls_v1/conv.hpp:160]   --->   Operation 54 'add' 'base_addr1' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%base_addr1_cast = sext i21 %base_addr1 to i22" [mobile_net_hls_v1/conv.hpp:160]   --->   Operation 55 'sext' 'base_addr1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.89ns)   --->   "%tmp_126 = add i20 -513, %tmp" [mobile_net_hls_v1/conv.hpp:161]   --->   Operation 56 'add' 'tmp_126' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_383_cast_cast = sext i20 %tmp_126 to i21" [mobile_net_hls_v1/conv.hpp:161]   --->   Operation 57 'sext' 'tmp_383_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i21 %tmp_cast, %tmp_383_cast_cast" [mobile_net_hls_v1/conv.hpp:161]   --->   Operation 58 'add' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%c_cast3 = zext i10 %c_read to i21" [mobile_net_hls_v1/conv.hpp:161]   --->   Operation 59 'zext' 'c_cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%base_addr2 = add i21 %tmp1, %c_cast3" [mobile_net_hls_v1/conv.hpp:161]   --->   Operation 60 'add' 'base_addr2' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%base_addr2_cast = sext i21 %base_addr2 to i22" [mobile_net_hls_v1/conv.hpp:161]   --->   Operation 61 'sext' 'base_addr2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.91ns)   --->   "%tmp_127 = icmp eq i10 %c_read, 0" [mobile_net_hls_v1/conv.hpp:195]   --->   Operation 62 'icmp' 'tmp_127' <Predicate = true> <Delay = 0.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.78ns)   --->   "%tmp_128 = add i10 16, %c_read" [mobile_net_hls_v1/conv.hpp:205]   --->   Operation 63 'add' 'tmp_128' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_603 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %tmp_128, i32 9)" [mobile_net_hls_v1/conv.hpp:205]   --->   Operation 64 'bitselect' 'tmp_603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_604 = trunc i10 %cLoops_read to i5" [mobile_net_hls_v1/conv.hpp:207]   --->   Operation 65 'trunc' 'tmp_604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.78ns)   --->   "%tmp_129 = add i5 1, %tmp_604" [mobile_net_hls_v1/conv.hpp:207]   --->   Operation 66 'add' 'tmp_129' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.78ns)   --->   "%tmp_130 = add i5 2, %tmp_604" [mobile_net_hls_v1/conv.hpp:164]   --->   Operation 67 'add' 'tmp_130' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_605 = trunc i10 %rLoops_read to i5"   --->   Operation 68 'trunc' 'tmp_605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.78ns)   --->   "%tmp_131 = add i5 2, %tmp_605" [mobile_net_hls_v1/conv.hpp:164]   --->   Operation 69 'add' 'tmp_131' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_132 = zext i5 %tmp_129 to i32" [mobile_net_hls_v1/conv.hpp:207]   --->   Operation 70 'zext' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%sext_cast = zext i31 %inputs_offset_read to i33" [mobile_net_hls_v1/conv.hpp:164]   --->   Operation 71 'zext' 'sext_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.65ns)   --->   "br label %1" [mobile_net_hls_v1/conv.hpp:164]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%base_addr1_d2 = phi i22 [ %base_addr1_cast, %0 ], [ %base_addr1_d1_2, %11 ]"   --->   Operation 73 'phi' 'base_addr1_d2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%base_addr2_d2 = phi i22 [ %base_addr2_cast, %0 ], [ %base_addr2_d1_2, %11 ]"   --->   Operation 74 'phi' 'base_addr2_d2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tn = phi i2 [ 0, %0 ], [ %tn_9, %11 ]"   --->   Operation 75 'phi' 'tn' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.44ns)   --->   "%exitcond5 = icmp eq i2 %tn, %nLoops_read" [mobile_net_hls_v1/conv.hpp:164]   --->   Operation 76 'icmp' 'exitcond5' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.54ns)   --->   "%tn_9 = add i2 %tn, 1" [mobile_net_hls_v1/conv.hpp:164]   --->   Operation 77 'add' 'tn_9' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %12, label %2" [mobile_net_hls_v1/conv.hpp:164]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_133 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str292)" [mobile_net_hls_v1/conv.hpp:165]   --->   Operation 79 'specregionbegin' 'tmp_133' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 2, i32 2, i32 2, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:166]   --->   Operation 80 'speclooptripcount' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.65ns)   --->   "br label %3" [mobile_net_hls_v1/conv.hpp:169]   --->   Operation 81 'br' <Predicate = (!exitcond5)> <Delay = 0.65>
ST_2 : Operation 82 [1/1] (1.83ns)   --->   "%full_n_i18_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i1P(i1* %input_cntl_V, i1 undef)" [mobile_net_hls_v1/conv.hpp:228]   --->   Operation 82 'nbwrite' 'full_n_i18_0' <Predicate = (exitcond5)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "ret void" [mobile_net_hls_v1/conv.hpp:229]   --->   Operation 83 'ret' <Predicate = (exitcond5)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.56>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%base_addr1_d = phi i22 [ %base_addr1_d2, %2 ], [ %base_addr1_d2_2, %.loopexit46 ]"   --->   Operation 84 'phi' 'base_addr1_d' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%base_addr2_d = phi i22 [ %base_addr2_d2, %2 ], [ %base_addr2_d2_2, %.loopexit46 ]"   --->   Operation 85 'phi' 'base_addr2_d' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tr = phi i5 [ 0, %2 ], [ %tr_3, %.loopexit46 ]"   --->   Operation 86 'phi' 'tr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tr_cast_cast7 = zext i5 %tr to i10" [mobile_net_hls_v1/conv.hpp:169]   --->   Operation 87 'zext' 'tr_cast_cast7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.75ns)   --->   "%exitcond4 = icmp eq i5 %tr, %tmp_131" [mobile_net_hls_v1/conv.hpp:169]   --->   Operation 88 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.78ns)   --->   "%tr_3 = add i5 %tr, 1" [mobile_net_hls_v1/conv.hpp:169]   --->   Operation 89 'add' 'tr_3' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %11, label %4" [mobile_net_hls_v1/conv.hpp:169]   --->   Operation 90 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_134 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str293)" [mobile_net_hls_v1/conv.hpp:170]   --->   Operation 91 'specregionbegin' 'tmp_134' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 4, i32 18, i32 11, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:172]   --->   Operation 92 'speclooptripcount' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.78ns)   --->   "%tmp_135 = add i10 %tr_cast_cast7, %r_read" [mobile_net_hls_v1/conv.hpp:173]   --->   Operation 93 'add' 'tmp_135' <Predicate = (!exitcond4)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.91ns)   --->   "%tmp_136 = icmp eq i10 %tmp_135, 0" [mobile_net_hls_v1/conv.hpp:173]   --->   Operation 94 'icmp' 'tmp_136' <Predicate = (!exitcond4)> <Delay = 0.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.91ns)   --->   "%tmp_137 = icmp ugt i10 %tmp_135, -512" [mobile_net_hls_v1/conv.hpp:173]   --->   Operation 95 'icmp' 'tmp_137' <Predicate = (!exitcond4)> <Delay = 0.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.28ns)   --->   "%or_cond = or i1 %tmp_136, %tmp_137" [mobile_net_hls_v1/conv.hpp:173]   --->   Operation 96 'or' 'or_cond' <Predicate = (!exitcond4)> <Delay = 0.28> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %.preheader45.preheader, label %6" [mobile_net_hls_v1/conv.hpp:173]   --->   Operation 97 'br' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %tmp_127, label %.preheader44.0, label %8" [mobile_net_hls_v1/conv.hpp:195]   --->   Operation 98 'br' <Predicate = (!exitcond4 & !or_cond)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_248_cast = sext i22 %base_addr2_d to i33" [mobile_net_hls_v1/conv.hpp:209]   --->   Operation 99 'sext' 'tmp_248_cast' <Predicate = (!exitcond4 & !or_cond & !tmp_127)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (1.00ns)   --->   "%sum8 = add i33 %sext_cast, %tmp_248_cast" [mobile_net_hls_v1/conv.hpp:209]   --->   Operation 100 'add' 'sum8' <Predicate = (!exitcond4 & !or_cond & !tmp_127)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%sum8_cast = sext i33 %sum8 to i64" [mobile_net_hls_v1/conv.hpp:209]   --->   Operation 101 'sext' 'sum8_cast' <Predicate = (!exitcond4 & !or_cond & !tmp_127)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%inputs_addr_6 = getelementptr half* %inputs, i64 %sum8_cast" [mobile_net_hls_v1/conv.hpp:209]   --->   Operation 102 'getelementptr' 'inputs_addr_6' <Predicate = (!exitcond4 & !or_cond & !tmp_127)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "br i1 %tmp_603, label %.preheader41.preheader, label %.preheader.preheader" [mobile_net_hls_v1/conv.hpp:205]   --->   Operation 103 'br' <Predicate = (!exitcond4 & !or_cond & !tmp_127)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (1.63ns)   --->   "%full_n_i8_0_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half 0x0)" [mobile_net_hls_v1/conv.hpp:200]   --->   Operation 104 'nbwrite' 'full_n_i8_0_0' <Predicate = (!exitcond4 & !or_cond & tmp_127)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_245_cast = sext i22 %base_addr1_d to i33" [mobile_net_hls_v1/conv.hpp:203]   --->   Operation 105 'sext' 'tmp_245_cast' <Predicate = (!exitcond4 & !or_cond & tmp_127)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (1.00ns)   --->   "%sum1 = add i33 %sext_cast, %tmp_245_cast" [mobile_net_hls_v1/conv.hpp:203]   --->   Operation 106 'add' 'sum1' <Predicate = (!exitcond4 & !or_cond & tmp_127)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%sum1_cast = sext i33 %sum1 to i64" [mobile_net_hls_v1/conv.hpp:203]   --->   Operation 107 'sext' 'sum1_cast' <Predicate = (!exitcond4 & !or_cond & tmp_127)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%inputs_addr = getelementptr half* %inputs, i64 %sum1_cast" [mobile_net_hls_v1/conv.hpp:203]   --->   Operation 108 'getelementptr' 'inputs_addr' <Predicate = (!exitcond4 & !or_cond & tmp_127)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.65ns)   --->   "br label %.preheader45"   --->   Operation 109 'br' <Predicate = (!exitcond4 & or_cond)> <Delay = 0.65>
ST_3 : Operation 110 [1/1] (0.91ns)   --->   "%base_addr1_d1_2 = add i22 %base_addr1_d2, 262144" [mobile_net_hls_v1/conv.hpp:225]   --->   Operation 110 'add' 'base_addr1_d1_2' <Predicate = (exitcond4)> <Delay = 0.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.91ns)   --->   "%base_addr2_d1_2 = add i22 %base_addr2_d2, 262144" [mobile_net_hls_v1/conv.hpp:226]   --->   Operation 111 'add' 'base_addr2_d1_2' <Predicate = (exitcond4)> <Delay = 0.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%empty_189 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str292, i32 %tmp_133)" [mobile_net_hls_v1/conv.hpp:227]   --->   Operation 112 'specregionend' 'empty_189' <Predicate = (exitcond4)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "br label %1" [mobile_net_hls_v1/conv.hpp:164]   --->   Operation 113 'br' <Predicate = (exitcond4)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.67>
ST_4 : Operation 114 [7/7] (3.67ns)   --->   "%inputs_addr_24_rd_re_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_6, i32 18)" [mobile_net_hls_v1/conv.hpp:219]   --->   Operation 114 'readreq' 'inputs_addr_24_rd_re_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 3.67>
ST_5 : Operation 115 [6/7] (3.67ns)   --->   "%inputs_addr_24_rd_re_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_6, i32 18)" [mobile_net_hls_v1/conv.hpp:219]   --->   Operation 115 'readreq' 'inputs_addr_24_rd_re_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.67>
ST_6 : Operation 116 [5/7] (3.67ns)   --->   "%inputs_addr_24_rd_re_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_6, i32 18)" [mobile_net_hls_v1/conv.hpp:219]   --->   Operation 116 'readreq' 'inputs_addr_24_rd_re_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.67>
ST_7 : Operation 117 [4/7] (3.67ns)   --->   "%inputs_addr_24_rd_re_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_6, i32 18)" [mobile_net_hls_v1/conv.hpp:219]   --->   Operation 117 'readreq' 'inputs_addr_24_rd_re_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 3.67>
ST_8 : Operation 118 [3/7] (3.67ns)   --->   "%inputs_addr_24_rd_re_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_6, i32 18)" [mobile_net_hls_v1/conv.hpp:219]   --->   Operation 118 'readreq' 'inputs_addr_24_rd_re_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 3.67>
ST_9 : Operation 119 [2/7] (3.67ns)   --->   "%inputs_addr_24_rd_re_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_6, i32 18)" [mobile_net_hls_v1/conv.hpp:219]   --->   Operation 119 'readreq' 'inputs_addr_24_rd_re_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 3.67>
ST_10 : Operation 120 [1/7] (3.67ns)   --->   "%inputs_addr_24_rd_re_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_6, i32 18)" [mobile_net_hls_v1/conv.hpp:219]   --->   Operation 120 'readreq' 'inputs_addr_24_rd_re_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 121 [1/1] (0.65ns)   --->   "br label %.preheader" [mobile_net_hls_v1/conv.hpp:217]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.65>

State 11 <SV = 10> <Delay = 0.78>
ST_11 : Operation 122 [1/1] (0.00ns)   --->   "%i8 = phi i5 [ %i_4, %10 ], [ 0, %.preheader.preheader ]"   --->   Operation 122 'phi' 'i8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 123 [1/1] (0.75ns)   --->   "%exitcond = icmp eq i5 %i8, -14" [mobile_net_hls_v1/conv.hpp:217]   --->   Operation 123 'icmp' 'exitcond' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 18, i64 18, i64 18)"   --->   Operation 124 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 125 [1/1] (0.78ns)   --->   "%i_4 = add i5 %i8, 1" [mobile_net_hls_v1/conv.hpp:217]   --->   Operation 125 'add' 'i_4' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %10" [mobile_net_hls_v1/conv.hpp:217]   --->   Operation 126 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.67>
ST_12 : Operation 127 [1/1] (3.67ns)   --->   "%tmp_608 = call half @_ssdm_op_Read.m_axi.halfP(half* %inputs_addr_6)" [mobile_net_hls_v1/conv.hpp:219]   --->   Operation 127 'read' 'tmp_608' <Predicate = (!exitcond)> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 1.63>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str119) nounwind" [mobile_net_hls_v1/conv.hpp:219]   --->   Operation 128 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_141 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str119)" [mobile_net_hls_v1/conv.hpp:219]   --->   Operation 129 'specregionbegin' 'tmp_141' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:218]   --->   Operation 130 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (1.63ns)   --->   "%full_n_i16_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half %tmp_608)" [mobile_net_hls_v1/conv.hpp:219]   --->   Operation 131 'nbwrite' 'full_n_i16_0' <Predicate = (!exitcond)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%empty_187 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str119, i32 %tmp_141)" [mobile_net_hls_v1/conv.hpp:219]   --->   Operation 132 'specregionend' 'empty_187' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "br label %.preheader" [mobile_net_hls_v1/conv.hpp:217]   --->   Operation 133 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 14 <SV = 11> <Delay = 1.63>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 134 'br' <Predicate = (!or_cond & !tmp_127 & !tmp_603)> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (1.63ns)   --->   "%full_n_i14_0_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half 0x0)" [mobile_net_hls_v1/conv.hpp:213]   --->   Operation 135 'nbwrite' 'full_n_i14_0_0' <Predicate = (!or_cond & !tmp_127 & tmp_603)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 136 'br' <Predicate = (!or_cond & !tmp_127 & tmp_603)> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "br label %.loopexit43"   --->   Operation 137 'br' <Predicate = (!or_cond & !tmp_127)> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "br label %.loopexit43"   --->   Operation 138 'br' <Predicate = (!or_cond & tmp_127)> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "br label %.loopexit46"   --->   Operation 139 'br' <Predicate = (!or_cond)> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (0.91ns)   --->   "%base_addr1_d2_2 = add i22 %base_addr1_d, 512" [mobile_net_hls_v1/conv.hpp:222]   --->   Operation 140 'add' 'base_addr1_d2_2' <Predicate = true> <Delay = 0.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 141 [1/1] (0.91ns)   --->   "%base_addr2_d2_2 = add i22 %base_addr2_d, 512" [mobile_net_hls_v1/conv.hpp:223]   --->   Operation 141 'add' 'base_addr2_d2_2' <Predicate = true> <Delay = 0.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%empty_188 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str293, i32 %tmp_134)" [mobile_net_hls_v1/conv.hpp:224]   --->   Operation 142 'specregionend' 'empty_188' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "br label %3" [mobile_net_hls_v1/conv.hpp:169]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 3> <Delay = 3.67>
ST_15 : Operation 144 [7/7] (3.67ns)   --->   "%inputs_addr_24_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_6, i32 %tmp_132)" [mobile_net_hls_v1/conv.hpp:209]   --->   Operation 144 'readreq' 'inputs_addr_24_rd_re' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 4> <Delay = 3.67>
ST_16 : Operation 145 [6/7] (3.67ns)   --->   "%inputs_addr_24_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_6, i32 %tmp_132)" [mobile_net_hls_v1/conv.hpp:209]   --->   Operation 145 'readreq' 'inputs_addr_24_rd_re' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 5> <Delay = 3.67>
ST_17 : Operation 146 [5/7] (3.67ns)   --->   "%inputs_addr_24_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_6, i32 %tmp_132)" [mobile_net_hls_v1/conv.hpp:209]   --->   Operation 146 'readreq' 'inputs_addr_24_rd_re' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 6> <Delay = 3.67>
ST_18 : Operation 147 [4/7] (3.67ns)   --->   "%inputs_addr_24_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_6, i32 %tmp_132)" [mobile_net_hls_v1/conv.hpp:209]   --->   Operation 147 'readreq' 'inputs_addr_24_rd_re' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 7> <Delay = 3.67>
ST_19 : Operation 148 [3/7] (3.67ns)   --->   "%inputs_addr_24_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_6, i32 %tmp_132)" [mobile_net_hls_v1/conv.hpp:209]   --->   Operation 148 'readreq' 'inputs_addr_24_rd_re' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 8> <Delay = 3.67>
ST_20 : Operation 149 [2/7] (3.67ns)   --->   "%inputs_addr_24_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_6, i32 %tmp_132)" [mobile_net_hls_v1/conv.hpp:209]   --->   Operation 149 'readreq' 'inputs_addr_24_rd_re' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 9> <Delay = 3.67>
ST_21 : Operation 150 [1/7] (3.67ns)   --->   "%inputs_addr_24_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_6, i32 %tmp_132)" [mobile_net_hls_v1/conv.hpp:209]   --->   Operation 150 'readreq' 'inputs_addr_24_rd_re' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 151 [1/1] (0.65ns)   --->   "br label %.preheader41"   --->   Operation 151 'br' <Predicate = true> <Delay = 0.65>

State 22 <SV = 10> <Delay = 0.78>
ST_22 : Operation 152 [1/1] (0.00ns)   --->   "%i6 = phi i5 [ %i_18, %9 ], [ 0, %.preheader41.preheader ]"   --->   Operation 152 'phi' 'i6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 17, i64 0)"   --->   Operation 153 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 154 [1/1] (0.75ns)   --->   "%exitcond1 = icmp eq i5 %i6, %tmp_129" [mobile_net_hls_v1/conv.hpp:207]   --->   Operation 154 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 155 [1/1] (0.78ns)   --->   "%i_18 = add i5 %i6, 1" [mobile_net_hls_v1/conv.hpp:207]   --->   Operation 155 'add' 'i_18' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 156 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader39.0, label %9" [mobile_net_hls_v1/conv.hpp:207]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 11> <Delay = 3.67>
ST_23 : Operation 157 [1/1] (3.67ns)   --->   "%tmp_607 = call half @_ssdm_op_Read.m_axi.halfP(half* %inputs_addr_6)" [mobile_net_hls_v1/conv.hpp:209]   --->   Operation 157 'read' 'tmp_607' <Predicate = (!exitcond1)> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 12> <Delay = 1.63>
ST_24 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str117) nounwind" [mobile_net_hls_v1/conv.hpp:209]   --->   Operation 158 'specloopname' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_24 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_140 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str117)" [mobile_net_hls_v1/conv.hpp:209]   --->   Operation 159 'specregionbegin' 'tmp_140' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_24 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:208]   --->   Operation 160 'specpipeline' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_24 : Operation 161 [1/1] (1.63ns)   --->   "%full_n_i12_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half %tmp_607)" [mobile_net_hls_v1/conv.hpp:209]   --->   Operation 161 'nbwrite' 'full_n_i12_0' <Predicate = (!exitcond1)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_24 : Operation 162 [1/1] (0.00ns)   --->   "%empty_186 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str117, i32 %tmp_140)" [mobile_net_hls_v1/conv.hpp:209]   --->   Operation 162 'specregionend' 'empty_186' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_24 : Operation 163 [1/1] (0.00ns)   --->   "br label %.preheader41" [mobile_net_hls_v1/conv.hpp:207]   --->   Operation 163 'br' <Predicate = (!exitcond1)> <Delay = 0.00>

State 25 <SV = 3> <Delay = 3.67>
ST_25 : Operation 164 [7/7] (3.67ns)   --->   "%inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)" [mobile_net_hls_v1/conv.hpp:203]   --->   Operation 164 'readreq' 'inputs_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 4> <Delay = 3.67>
ST_26 : Operation 165 [6/7] (3.67ns)   --->   "%inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)" [mobile_net_hls_v1/conv.hpp:203]   --->   Operation 165 'readreq' 'inputs_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 5> <Delay = 3.67>
ST_27 : Operation 166 [5/7] (3.67ns)   --->   "%inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)" [mobile_net_hls_v1/conv.hpp:203]   --->   Operation 166 'readreq' 'inputs_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 6> <Delay = 3.67>
ST_28 : Operation 167 [4/7] (3.67ns)   --->   "%inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)" [mobile_net_hls_v1/conv.hpp:203]   --->   Operation 167 'readreq' 'inputs_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 7> <Delay = 3.67>
ST_29 : Operation 168 [3/7] (3.67ns)   --->   "%inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)" [mobile_net_hls_v1/conv.hpp:203]   --->   Operation 168 'readreq' 'inputs_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 8> <Delay = 3.67>
ST_30 : Operation 169 [2/7] (3.67ns)   --->   "%inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)" [mobile_net_hls_v1/conv.hpp:203]   --->   Operation 169 'readreq' 'inputs_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 9> <Delay = 3.67>
ST_31 : Operation 170 [1/7] (3.67ns)   --->   "%inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 17)" [mobile_net_hls_v1/conv.hpp:203]   --->   Operation 170 'readreq' 'inputs_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 171 [1/1] (0.65ns)   --->   "br label %.preheader42" [mobile_net_hls_v1/conv.hpp:201]   --->   Operation 171 'br' <Predicate = true> <Delay = 0.65>

State 32 <SV = 10> <Delay = 0.78>
ST_32 : Operation 172 [1/1] (0.00ns)   --->   "%i5 = phi i5 [ %i_17, %7 ], [ 0, %.preheader44.0 ]"   --->   Operation 172 'phi' 'i5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 173 [1/1] (0.75ns)   --->   "%exitcond3 = icmp eq i5 %i5, -15" [mobile_net_hls_v1/conv.hpp:201]   --->   Operation 173 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 17, i64 17, i64 17)"   --->   Operation 174 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 175 [1/1] (0.78ns)   --->   "%i_17 = add i5 %i5, 1" [mobile_net_hls_v1/conv.hpp:201]   --->   Operation 175 'add' 'i_17' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 176 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit43.loopexit, label %7" [mobile_net_hls_v1/conv.hpp:201]   --->   Operation 176 'br' <Predicate = true> <Delay = 0.00>

State 33 <SV = 11> <Delay = 3.67>
ST_33 : Operation 177 [1/1] (3.67ns)   --->   "%tmp_606 = call half @_ssdm_op_Read.m_axi.halfP(half* %inputs_addr)" [mobile_net_hls_v1/conv.hpp:203]   --->   Operation 177 'read' 'tmp_606' <Predicate = (!exitcond3)> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 12> <Delay = 1.63>
ST_34 : Operation 178 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str116) nounwind" [mobile_net_hls_v1/conv.hpp:203]   --->   Operation 178 'specloopname' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_34 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_139 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str116)" [mobile_net_hls_v1/conv.hpp:203]   --->   Operation 179 'specregionbegin' 'tmp_139' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_34 : Operation 180 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:202]   --->   Operation 180 'specpipeline' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_34 : Operation 181 [1/1] (1.63ns)   --->   "%full_n_i10_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half %tmp_606)" [mobile_net_hls_v1/conv.hpp:203]   --->   Operation 181 'nbwrite' 'full_n_i10_0' <Predicate = (!exitcond3)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_34 : Operation 182 [1/1] (0.00ns)   --->   "%empty_185 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str116, i32 %tmp_139)" [mobile_net_hls_v1/conv.hpp:203]   --->   Operation 182 'specregionend' 'empty_185' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_34 : Operation 183 [1/1] (0.00ns)   --->   "br label %.preheader42" [mobile_net_hls_v1/conv.hpp:201]   --->   Operation 183 'br' <Predicate = (!exitcond3)> <Delay = 0.00>

State 35 <SV = 3> <Delay = 1.63>
ST_35 : Operation 184 [1/1] (0.00ns)   --->   "%i = phi i5 [ %i_9, %5 ], [ 0, %.preheader45.preheader ]"   --->   Operation 184 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 18, i64 0)"   --->   Operation 185 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 186 [1/1] (0.75ns)   --->   "%exitcond2 = icmp eq i5 %i, %tmp_130" [mobile_net_hls_v1/conv.hpp:175]   --->   Operation 186 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 187 [1/1] (0.78ns)   --->   "%i_9 = add i5 %i, 1" [mobile_net_hls_v1/conv.hpp:175]   --->   Operation 187 'add' 'i_9' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 188 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.loopexit46.loopexit, label %5" [mobile_net_hls_v1/conv.hpp:175]   --->   Operation 188 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 189 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str111) nounwind" [mobile_net_hls_v1/conv.hpp:177]   --->   Operation 189 'specloopname' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_35 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_138 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str111)" [mobile_net_hls_v1/conv.hpp:177]   --->   Operation 190 'specregionbegin' 'tmp_138' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_35 : Operation 191 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:176]   --->   Operation 191 'specpipeline' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_35 : Operation 192 [1/1] (1.63ns)   --->   "%full_n_i_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half 0x0)" [mobile_net_hls_v1/conv.hpp:177]   --->   Operation 192 'nbwrite' 'full_n_i_0' <Predicate = (!exitcond2)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_35 : Operation 193 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str111, i32 %tmp_138)" [mobile_net_hls_v1/conv.hpp:177]   --->   Operation 193 'specregionend' 'empty' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_35 : Operation 194 [1/1] (0.00ns)   --->   "br label %.preheader45" [mobile_net_hls_v1/conv.hpp:175]   --->   Operation 194 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 36 <SV = 4> <Delay = 0.00>
ST_36 : Operation 195 [1/1] (0.00ns)   --->   "br label %.loopexit46"   --->   Operation 195 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inputs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inputs_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nLoops]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rLoops]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cLoops]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_cntl_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cLoops_read            (read             ) [ 0000000000000000000000000000000000000]
rLoops_read            (read             ) [ 0000000000000000000000000000000000000]
nLoops_read            (read             ) [ 0011111111111111111111111111111111111]
c_read                 (read             ) [ 0000000000000000000000000000000000000]
r_read                 (read             ) [ 0011111111111111111111111111111111111]
n_read                 (read             ) [ 0000000000000000000000000000000000000]
inputs_offset_read     (read             ) [ 0000000000000000000000000000000000000]
StgValue_44            (specinterface    ) [ 0000000000000000000000000000000000000]
StgValue_45            (specinterface    ) [ 0000000000000000000000000000000000000]
StgValue_46            (specmemcore      ) [ 0000000000000000000000000000000000000]
StgValue_47            (specinterface    ) [ 0000000000000000000000000000000000000]
tmp_602                (trunc            ) [ 0000000000000000000000000000000000000]
tmp                    (bitconcatenate   ) [ 0000000000000000000000000000000000000]
tmp_s                  (bitconcatenate   ) [ 0000000000000000000000000000000000000]
tmp_cast               (zext             ) [ 0000000000000000000000000000000000000]
tmp_125                (add              ) [ 0000000000000000000000000000000000000]
tmp_382_cast_cast      (sext             ) [ 0000000000000000000000000000000000000]
base_addr1             (add              ) [ 0000000000000000000000000000000000000]
base_addr1_cast        (sext             ) [ 0111111111111111111111111111111111111]
tmp_126                (add              ) [ 0000000000000000000000000000000000000]
tmp_383_cast_cast      (sext             ) [ 0000000000000000000000000000000000000]
tmp1                   (add              ) [ 0000000000000000000000000000000000000]
c_cast3                (zext             ) [ 0000000000000000000000000000000000000]
base_addr2             (add              ) [ 0000000000000000000000000000000000000]
base_addr2_cast        (sext             ) [ 0111111111111111111111111111111111111]
tmp_127                (icmp             ) [ 0011111111111111111111111111111111111]
tmp_128                (add              ) [ 0000000000000000000000000000000000000]
tmp_603                (bitselect        ) [ 0011111111111111111111111111111111111]
tmp_604                (trunc            ) [ 0000000000000000000000000000000000000]
tmp_129                (add              ) [ 0011111111111111111111111111111111111]
tmp_130                (add              ) [ 0011111111111111111111111111111111111]
tmp_605                (trunc            ) [ 0000000000000000000000000000000000000]
tmp_131                (add              ) [ 0011111111111111111111111111111111111]
tmp_132                (zext             ) [ 0011111111111111111111111111111111111]
sext_cast              (zext             ) [ 0011111111111111111111111111111111111]
StgValue_72            (br               ) [ 0111111111111111111111111111111111111]
base_addr1_d2          (phi              ) [ 0011111111111111111111111111111111111]
base_addr2_d2          (phi              ) [ 0011111111111111111111111111111111111]
tn                     (phi              ) [ 0010000000000000000000000000000000000]
exitcond5              (icmp             ) [ 0011111111111111111111111111111111111]
tn_9                   (add              ) [ 0111111111111111111111111111111111111]
StgValue_78            (br               ) [ 0000000000000000000000000000000000000]
tmp_133                (specregionbegin  ) [ 0001111111111111111111111111111111111]
StgValue_80            (speclooptripcount) [ 0000000000000000000000000000000000000]
StgValue_81            (br               ) [ 0011111111111111111111111111111111111]
full_n_i18_0           (nbwrite          ) [ 0000000000000000000000000000000000000]
StgValue_83            (ret              ) [ 0000000000000000000000000000000000000]
base_addr1_d           (phi              ) [ 0001111111111111111111111111111111111]
base_addr2_d           (phi              ) [ 0001111111111111111111111111111111111]
tr                     (phi              ) [ 0001000000000000000000000000000000000]
tr_cast_cast7          (zext             ) [ 0000000000000000000000000000000000000]
exitcond4              (icmp             ) [ 0011111111111111111111111111111111111]
tr_3                   (add              ) [ 0011111111111111111111111111111111111]
StgValue_90            (br               ) [ 0000000000000000000000000000000000000]
tmp_134                (specregionbegin  ) [ 0000111111111111111111111111111111111]
StgValue_92            (speclooptripcount) [ 0000000000000000000000000000000000000]
tmp_135                (add              ) [ 0000000000000000000000000000000000000]
tmp_136                (icmp             ) [ 0000000000000000000000000000000000000]
tmp_137                (icmp             ) [ 0000000000000000000000000000000000000]
or_cond                (or               ) [ 0011111111111111111111111111111111111]
StgValue_97            (br               ) [ 0000000000000000000000000000000000000]
StgValue_98            (br               ) [ 0000000000000000000000000000000000000]
tmp_248_cast           (sext             ) [ 0000000000000000000000000000000000000]
sum8                   (add              ) [ 0000000000000000000000000000000000000]
sum8_cast              (sext             ) [ 0000000000000000000000000000000000000]
inputs_addr_6          (getelementptr    ) [ 0000111111111101111111111000000000000]
StgValue_103           (br               ) [ 0000000000000000000000000000000000000]
full_n_i8_0_0          (nbwrite          ) [ 0000000000000000000000000000000000000]
tmp_245_cast           (sext             ) [ 0000000000000000000000000000000000000]
sum1                   (add              ) [ 0000000000000000000000000000000000000]
sum1_cast              (sext             ) [ 0000000000000000000000000000000000000]
inputs_addr            (getelementptr    ) [ 0000000000000000000000000111111111100]
StgValue_109           (br               ) [ 0011111111111111111111111111111111111]
base_addr1_d1_2        (add              ) [ 0111111111111111111111111111111111111]
base_addr2_d1_2        (add              ) [ 0111111111111111111111111111111111111]
empty_189              (specregionend    ) [ 0000000000000000000000000000000000000]
StgValue_113           (br               ) [ 0111111111111111111111111111111111111]
inputs_addr_24_rd_re_1 (readreq          ) [ 0000000000000000000000000000000000000]
StgValue_121           (br               ) [ 0011111111111111111111111111111111111]
i8                     (phi              ) [ 0000000000010000000000000000000000000]
exitcond               (icmp             ) [ 0011111111111111111111111111111111111]
StgValue_124           (speclooptripcount) [ 0000000000000000000000000000000000000]
i_4                    (add              ) [ 0011111111111111111111111111111111111]
StgValue_126           (br               ) [ 0000000000000000000000000000000000000]
tmp_608                (read             ) [ 0000000000010100000000000000000000000]
StgValue_128           (specloopname     ) [ 0000000000000000000000000000000000000]
tmp_141                (specregionbegin  ) [ 0000000000000000000000000000000000000]
StgValue_130           (specpipeline     ) [ 0000000000000000000000000000000000000]
full_n_i16_0           (nbwrite          ) [ 0000000000000000000000000000000000000]
empty_187              (specregionend    ) [ 0000000000000000000000000000000000000]
StgValue_133           (br               ) [ 0011111111111111111111111111111111111]
StgValue_134           (br               ) [ 0000000000000000000000000000000000000]
full_n_i14_0_0         (nbwrite          ) [ 0000000000000000000000000000000000000]
StgValue_136           (br               ) [ 0000000000000000000000000000000000000]
StgValue_137           (br               ) [ 0000000000000000000000000000000000000]
StgValue_138           (br               ) [ 0000000000000000000000000000000000000]
StgValue_139           (br               ) [ 0000000000000000000000000000000000000]
base_addr1_d2_2        (add              ) [ 0011111111111111111111111111111111111]
base_addr2_d2_2        (add              ) [ 0011111111111111111111111111111111111]
empty_188              (specregionend    ) [ 0000000000000000000000000000000000000]
StgValue_143           (br               ) [ 0011111111111111111111111111111111111]
inputs_addr_24_rd_re   (readreq          ) [ 0000000000000000000000000000000000000]
StgValue_151           (br               ) [ 0011111111111111111111111111111111111]
i6                     (phi              ) [ 0000000000000000000000100000000000000]
StgValue_153           (speclooptripcount) [ 0000000000000000000000000000000000000]
exitcond1              (icmp             ) [ 0011111111111111111111111111111111111]
i_18                   (add              ) [ 0011111111111111111111111111111111111]
StgValue_156           (br               ) [ 0000000000000000000000000000000000000]
tmp_607                (read             ) [ 0000000000000000000000101000000000000]
StgValue_158           (specloopname     ) [ 0000000000000000000000000000000000000]
tmp_140                (specregionbegin  ) [ 0000000000000000000000000000000000000]
StgValue_160           (specpipeline     ) [ 0000000000000000000000000000000000000]
full_n_i12_0           (nbwrite          ) [ 0000000000000000000000000000000000000]
empty_186              (specregionend    ) [ 0000000000000000000000000000000000000]
StgValue_163           (br               ) [ 0011111111111111111111111111111111111]
inputs_addr_rd_req     (readreq          ) [ 0000000000000000000000000000000000000]
StgValue_171           (br               ) [ 0011111111111111111111111111111111111]
i5                     (phi              ) [ 0000000000000000000000000000000010000]
exitcond3              (icmp             ) [ 0011111111111111111111111111111111111]
StgValue_174           (speclooptripcount) [ 0000000000000000000000000000000000000]
i_17                   (add              ) [ 0011111111111111111111111111111111111]
StgValue_176           (br               ) [ 0000000000000000000000000000000000000]
tmp_606                (read             ) [ 0000000000000000000000000000000010100]
StgValue_178           (specloopname     ) [ 0000000000000000000000000000000000000]
tmp_139                (specregionbegin  ) [ 0000000000000000000000000000000000000]
StgValue_180           (specpipeline     ) [ 0000000000000000000000000000000000000]
full_n_i10_0           (nbwrite          ) [ 0000000000000000000000000000000000000]
empty_185              (specregionend    ) [ 0000000000000000000000000000000000000]
StgValue_183           (br               ) [ 0011111111111111111111111111111111111]
i                      (phi              ) [ 0000000000000000000000000000000000010]
StgValue_185           (speclooptripcount) [ 0000000000000000000000000000000000000]
exitcond2              (icmp             ) [ 0011111111111111111111111111111111111]
i_9                    (add              ) [ 0011111111111111111111111111111111111]
StgValue_188           (br               ) [ 0000000000000000000000000000000000000]
StgValue_189           (specloopname     ) [ 0000000000000000000000000000000000000]
tmp_138                (specregionbegin  ) [ 0000000000000000000000000000000000000]
StgValue_191           (specpipeline     ) [ 0000000000000000000000000000000000000]
full_n_i_0             (nbwrite          ) [ 0000000000000000000000000000000000000]
empty                  (specregionend    ) [ 0000000000000000000000000000000000000]
StgValue_194           (br               ) [ 0011111111111111111111111111111111111]
StgValue_195           (br               ) [ 0000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inputs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inputs_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_buffer_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buffer_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="n">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="r">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="c">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="nLoops">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nLoops"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="rLoops">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rLoops"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="cLoops">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cLoops"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="input_cntl_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_cntl_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i2.i18"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i10.i9"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str292"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWrite.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str293"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWrite.ap_fifo.volatile.halfP"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.halfP"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.halfP"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str119"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str117"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str116"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str111"/></StgValue>
</bind>
</comp>

<comp id="148" class="1004" name="cLoops_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="10" slack="0"/>
<pin id="150" dir="0" index="1" bw="10" slack="0"/>
<pin id="151" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cLoops_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="rLoops_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="10" slack="0"/>
<pin id="156" dir="0" index="1" bw="10" slack="0"/>
<pin id="157" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rLoops_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="nLoops_read_read_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="2" slack="0"/>
<pin id="162" dir="0" index="1" bw="2" slack="0"/>
<pin id="163" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nLoops_read/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="c_read_read_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="10" slack="0"/>
<pin id="168" dir="0" index="1" bw="10" slack="0"/>
<pin id="169" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="r_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="10" slack="0"/>
<pin id="174" dir="0" index="1" bw="10" slack="0"/>
<pin id="175" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="n_read_read_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="3" slack="0"/>
<pin id="180" dir="0" index="1" bw="3" slack="0"/>
<pin id="181" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="inputs_offset_read_read_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="31" slack="0"/>
<pin id="186" dir="0" index="1" bw="31" slack="0"/>
<pin id="187" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_offset_read/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="full_n_i18_0_nbwrite_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="1" slack="0"/>
<pin id="194" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i18_0/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_nbwrite_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="0"/>
<pin id="201" dir="0" index="2" bw="16" slack="0"/>
<pin id="202" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i8_0_0/3 full_n_i16_0/13 full_n_i14_0_0/14 full_n_i12_0/24 full_n_i10_0/34 full_n_i_0/35 "/>
</bind>
</comp>

<comp id="206" class="1004" name="grp_readreq_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="1"/>
<pin id="209" dir="0" index="2" bw="6" slack="0"/>
<pin id="210" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="inputs_addr_24_rd_re_1/4 inputs_addr_24_rd_re/15 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_read_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="16" slack="0"/>
<pin id="215" dir="0" index="1" bw="16" slack="9"/>
<pin id="216" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_608/12 tmp_607/23 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_readreq_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="0" index="1" bw="16" slack="1"/>
<pin id="221" dir="0" index="2" bw="6" slack="0"/>
<pin id="222" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="inputs_addr_rd_req/25 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_606_read_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="16" slack="0"/>
<pin id="227" dir="0" index="1" bw="16" slack="9"/>
<pin id="228" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_606/33 "/>
</bind>
</comp>

<comp id="230" class="1005" name="base_addr1_d2_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="22" slack="1"/>
<pin id="232" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="base_addr1_d2 (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="base_addr1_d2_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="21" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="22" slack="1"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_addr1_d2/2 "/>
</bind>
</comp>

<comp id="240" class="1005" name="base_addr2_d2_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="22" slack="1"/>
<pin id="242" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="base_addr2_d2 (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="base_addr2_d2_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="21" slack="1"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="22" slack="1"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_addr2_d2/2 "/>
</bind>
</comp>

<comp id="250" class="1005" name="tn_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="2" slack="1"/>
<pin id="252" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tn (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="tn_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="2" slack="0"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tn/2 "/>
</bind>
</comp>

<comp id="261" class="1005" name="base_addr1_d_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="22" slack="9"/>
<pin id="263" dir="1" index="1" bw="22" slack="9"/>
</pin_list>
<bind>
<opset="base_addr1_d (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="base_addr1_d_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="22" slack="1"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="22" slack="1"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_addr1_d/3 "/>
</bind>
</comp>

<comp id="272" class="1005" name="base_addr2_d_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="22" slack="9"/>
<pin id="274" dir="1" index="1" bw="22" slack="9"/>
</pin_list>
<bind>
<opset="base_addr2_d (phireg) "/>
</bind>
</comp>

<comp id="275" class="1004" name="base_addr2_d_phi_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="22" slack="1"/>
<pin id="277" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="278" dir="0" index="2" bw="22" slack="1"/>
<pin id="279" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_addr2_d/3 "/>
</bind>
</comp>

<comp id="283" class="1005" name="tr_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="5" slack="1"/>
<pin id="285" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tr (phireg) "/>
</bind>
</comp>

<comp id="287" class="1004" name="tr_phi_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="5" slack="0"/>
<pin id="291" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tr/3 "/>
</bind>
</comp>

<comp id="294" class="1005" name="i8_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="5" slack="1"/>
<pin id="296" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i8 (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="i8_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="5" slack="0"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="1" slack="1"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i8/11 "/>
</bind>
</comp>

<comp id="305" class="1005" name="i6_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="5" slack="1"/>
<pin id="307" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i6 (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="i6_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="5" slack="0"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="1" slack="1"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i6/22 "/>
</bind>
</comp>

<comp id="316" class="1005" name="i5_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="1"/>
<pin id="318" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i5 (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="i5_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="5" slack="0"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="1" slack="1"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i5/32 "/>
</bind>
</comp>

<comp id="327" class="1005" name="i_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="1"/>
<pin id="329" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="331" class="1004" name="i_phi_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="5" slack="0"/>
<pin id="333" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="1" slack="1"/>
<pin id="335" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/35 "/>
</bind>
</comp>

<comp id="338" class="1005" name="reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="1"/>
<pin id="340" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_608 tmp_607 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_602_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="3" slack="0"/>
<pin id="345" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_602/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="20" slack="0"/>
<pin id="349" dir="0" index="1" bw="2" slack="0"/>
<pin id="350" dir="0" index="2" bw="1" slack="0"/>
<pin id="351" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_s_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="19" slack="0"/>
<pin id="357" dir="0" index="1" bw="10" slack="0"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_cast_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="19" slack="0"/>
<pin id="365" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_125_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="10" slack="0"/>
<pin id="369" dir="0" index="1" bw="20" slack="0"/>
<pin id="370" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_125/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_382_cast_cast_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="20" slack="0"/>
<pin id="375" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_382_cast_cast/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="base_addr1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="19" slack="0"/>
<pin id="379" dir="0" index="1" bw="20" slack="0"/>
<pin id="380" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr1/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="base_addr1_cast_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="21" slack="0"/>
<pin id="385" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="base_addr1_cast/1 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_126_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="11" slack="0"/>
<pin id="389" dir="0" index="1" bw="20" slack="0"/>
<pin id="390" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_126/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_383_cast_cast_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="20" slack="0"/>
<pin id="395" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_383_cast_cast/1 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="19" slack="0"/>
<pin id="399" dir="0" index="1" bw="20" slack="0"/>
<pin id="400" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="c_cast3_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="10" slack="0"/>
<pin id="405" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_cast3/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="base_addr2_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="21" slack="0"/>
<pin id="409" dir="0" index="1" bw="10" slack="0"/>
<pin id="410" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr2/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="base_addr2_cast_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="21" slack="0"/>
<pin id="415" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="base_addr2_cast/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_127_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="10" slack="0"/>
<pin id="419" dir="0" index="1" bw="1" slack="0"/>
<pin id="420" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_127/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_128_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="6" slack="0"/>
<pin id="425" dir="0" index="1" bw="10" slack="0"/>
<pin id="426" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_128/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_603_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="10" slack="0"/>
<pin id="432" dir="0" index="2" bw="5" slack="0"/>
<pin id="433" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_603/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_604_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="10" slack="0"/>
<pin id="439" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_604/1 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_129_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="5" slack="0"/>
<pin id="444" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_129/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_130_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="3" slack="0"/>
<pin id="449" dir="0" index="1" bw="5" slack="0"/>
<pin id="450" dir="1" index="2" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_130/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_605_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="10" slack="0"/>
<pin id="455" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_605/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_131_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="3" slack="0"/>
<pin id="459" dir="0" index="1" bw="5" slack="0"/>
<pin id="460" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_131/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_132_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="5" slack="0"/>
<pin id="465" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_132/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="sext_cast_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="31" slack="0"/>
<pin id="469" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sext_cast/1 "/>
</bind>
</comp>

<comp id="471" class="1004" name="exitcond5_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="2" slack="0"/>
<pin id="473" dir="0" index="1" bw="2" slack="1"/>
<pin id="474" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tn_9_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="2" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tn_9/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tr_cast_cast7_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="5" slack="0"/>
<pin id="484" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tr_cast_cast7/3 "/>
</bind>
</comp>

<comp id="486" class="1004" name="exitcond4_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="5" slack="0"/>
<pin id="488" dir="0" index="1" bw="5" slack="2"/>
<pin id="489" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="tr_3_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="5" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tr_3/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="tmp_135_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="5" slack="0"/>
<pin id="499" dir="0" index="1" bw="10" slack="2"/>
<pin id="500" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_135/3 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_136_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="10" slack="0"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_136/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_137_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="10" slack="0"/>
<pin id="510" dir="0" index="1" bw="10" slack="0"/>
<pin id="511" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_137/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="or_cond_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="tmp_248_cast_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="22" slack="0"/>
<pin id="522" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_248_cast/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="sum8_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="31" slack="2"/>
<pin id="526" dir="0" index="1" bw="22" slack="0"/>
<pin id="527" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum8/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="sum8_cast_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="33" slack="0"/>
<pin id="531" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum8_cast/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="inputs_addr_6_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="16" slack="0"/>
<pin id="535" dir="0" index="1" bw="33" slack="0"/>
<pin id="536" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputs_addr_6/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_245_cast_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="22" slack="0"/>
<pin id="541" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_245_cast/3 "/>
</bind>
</comp>

<comp id="543" class="1004" name="sum1_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="31" slack="2"/>
<pin id="545" dir="0" index="1" bw="22" slack="0"/>
<pin id="546" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum1/3 "/>
</bind>
</comp>

<comp id="548" class="1004" name="sum1_cast_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="33" slack="0"/>
<pin id="550" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sum1_cast/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="inputs_addr_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="16" slack="0"/>
<pin id="554" dir="0" index="1" bw="33" slack="0"/>
<pin id="555" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputs_addr/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="base_addr1_d1_2_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="22" slack="1"/>
<pin id="560" dir="0" index="1" bw="20" slack="0"/>
<pin id="561" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr1_d1_2/3 "/>
</bind>
</comp>

<comp id="564" class="1004" name="base_addr2_d1_2_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="22" slack="1"/>
<pin id="566" dir="0" index="1" bw="20" slack="0"/>
<pin id="567" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr2_d1_2/3 "/>
</bind>
</comp>

<comp id="570" class="1004" name="exitcond_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="5" slack="0"/>
<pin id="572" dir="0" index="1" bw="5" slack="0"/>
<pin id="573" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/11 "/>
</bind>
</comp>

<comp id="576" class="1004" name="i_4_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="5" slack="0"/>
<pin id="578" dir="0" index="1" bw="1" slack="0"/>
<pin id="579" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/11 "/>
</bind>
</comp>

<comp id="582" class="1004" name="base_addr1_d2_2_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="22" slack="9"/>
<pin id="584" dir="0" index="1" bw="11" slack="0"/>
<pin id="585" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr1_d2_2/14 "/>
</bind>
</comp>

<comp id="588" class="1004" name="base_addr2_d2_2_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="22" slack="9"/>
<pin id="590" dir="0" index="1" bw="11" slack="0"/>
<pin id="591" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr2_d2_2/14 "/>
</bind>
</comp>

<comp id="594" class="1004" name="exitcond1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="5" slack="0"/>
<pin id="596" dir="0" index="1" bw="5" slack="10"/>
<pin id="597" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/22 "/>
</bind>
</comp>

<comp id="599" class="1004" name="i_18_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="5" slack="0"/>
<pin id="601" dir="0" index="1" bw="1" slack="0"/>
<pin id="602" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_18/22 "/>
</bind>
</comp>

<comp id="605" class="1004" name="exitcond3_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="5" slack="0"/>
<pin id="607" dir="0" index="1" bw="5" slack="0"/>
<pin id="608" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/32 "/>
</bind>
</comp>

<comp id="611" class="1004" name="i_17_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="5" slack="0"/>
<pin id="613" dir="0" index="1" bw="1" slack="0"/>
<pin id="614" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_17/32 "/>
</bind>
</comp>

<comp id="617" class="1004" name="exitcond2_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="5" slack="0"/>
<pin id="619" dir="0" index="1" bw="5" slack="3"/>
<pin id="620" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/35 "/>
</bind>
</comp>

<comp id="622" class="1004" name="i_9_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="5" slack="0"/>
<pin id="624" dir="0" index="1" bw="1" slack="0"/>
<pin id="625" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/35 "/>
</bind>
</comp>

<comp id="628" class="1005" name="nLoops_read_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="2" slack="1"/>
<pin id="630" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="nLoops_read "/>
</bind>
</comp>

<comp id="633" class="1005" name="r_read_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="10" slack="2"/>
<pin id="635" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="r_read "/>
</bind>
</comp>

<comp id="638" class="1005" name="base_addr1_cast_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="22" slack="1"/>
<pin id="640" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="base_addr1_cast "/>
</bind>
</comp>

<comp id="643" class="1005" name="base_addr2_cast_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="22" slack="1"/>
<pin id="645" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="base_addr2_cast "/>
</bind>
</comp>

<comp id="648" class="1005" name="tmp_127_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="2"/>
<pin id="650" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_127 "/>
</bind>
</comp>

<comp id="652" class="1005" name="tmp_603_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="1" slack="2"/>
<pin id="654" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_603 "/>
</bind>
</comp>

<comp id="656" class="1005" name="tmp_129_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="5" slack="10"/>
<pin id="658" dir="1" index="1" bw="5" slack="10"/>
</pin_list>
<bind>
<opset="tmp_129 "/>
</bind>
</comp>

<comp id="661" class="1005" name="tmp_130_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="5" slack="3"/>
<pin id="663" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="tmp_130 "/>
</bind>
</comp>

<comp id="666" class="1005" name="tmp_131_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="5" slack="2"/>
<pin id="668" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="tmp_131 "/>
</bind>
</comp>

<comp id="671" class="1005" name="tmp_132_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="32" slack="3"/>
<pin id="673" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_132 "/>
</bind>
</comp>

<comp id="676" class="1005" name="sext_cast_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="33" slack="2"/>
<pin id="678" dir="1" index="1" bw="33" slack="2"/>
</pin_list>
<bind>
<opset="sext_cast "/>
</bind>
</comp>

<comp id="685" class="1005" name="tn_9_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="2" slack="0"/>
<pin id="687" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tn_9 "/>
</bind>
</comp>

<comp id="690" class="1005" name="exitcond4_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="1"/>
<pin id="692" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond4 "/>
</bind>
</comp>

<comp id="694" class="1005" name="tr_3_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="5" slack="0"/>
<pin id="696" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="tr_3 "/>
</bind>
</comp>

<comp id="699" class="1005" name="or_cond_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="1"/>
<pin id="701" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="703" class="1005" name="inputs_addr_6_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="16" slack="1"/>
<pin id="705" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="inputs_addr_6 "/>
</bind>
</comp>

<comp id="709" class="1005" name="inputs_addr_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="16" slack="1"/>
<pin id="711" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="inputs_addr "/>
</bind>
</comp>

<comp id="715" class="1005" name="base_addr1_d1_2_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="22" slack="1"/>
<pin id="717" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="base_addr1_d1_2 "/>
</bind>
</comp>

<comp id="720" class="1005" name="base_addr2_d1_2_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="22" slack="1"/>
<pin id="722" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="base_addr2_d1_2 "/>
</bind>
</comp>

<comp id="725" class="1005" name="exitcond_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="1" slack="1"/>
<pin id="727" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="729" class="1005" name="i_4_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="5" slack="0"/>
<pin id="731" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="734" class="1005" name="base_addr1_d2_2_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="22" slack="1"/>
<pin id="736" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="base_addr1_d2_2 "/>
</bind>
</comp>

<comp id="739" class="1005" name="base_addr2_d2_2_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="22" slack="1"/>
<pin id="741" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="base_addr2_d2_2 "/>
</bind>
</comp>

<comp id="744" class="1005" name="exitcond1_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="1" slack="1"/>
<pin id="746" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="748" class="1005" name="i_18_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="5" slack="0"/>
<pin id="750" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_18 "/>
</bind>
</comp>

<comp id="753" class="1005" name="exitcond3_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="1"/>
<pin id="755" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="757" class="1005" name="i_17_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="5" slack="0"/>
<pin id="759" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_17 "/>
</bind>
</comp>

<comp id="762" class="1005" name="tmp_606_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="16" slack="1"/>
<pin id="764" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_606 "/>
</bind>
</comp>

<comp id="770" class="1005" name="i_9_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="5" slack="0"/>
<pin id="772" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="152"><net_src comp="20" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="20" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="14" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="22" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="170"><net_src comp="20" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="10" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="20" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="24" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="6" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="26" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="2" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="88" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="18" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="90" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="203"><net_src comp="104" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="4" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="106" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="211"><net_src comp="112" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="98" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="217"><net_src comp="118" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="112" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="138" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="229"><net_src comp="118" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="239"><net_src comp="233" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="249"><net_src comp="243" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="253"><net_src comp="78" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="270"><net_src comp="230" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="264" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="281"><net_src comp="240" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="275" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="286"><net_src comp="92" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="283" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="92" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="308"><net_src comp="92" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="319"><net_src comp="92" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="330"><net_src comp="92" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="327" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="341"><net_src comp="213" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="346"><net_src comp="178" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="54" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="353"><net_src comp="343" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="354"><net_src comp="56" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="360"><net_src comp="58" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="172" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="60" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="366"><net_src comp="355" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="62" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="347" pin="3"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="367" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="363" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="373" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="377" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="391"><net_src comp="64" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="347" pin="3"/><net_sink comp="387" pin=1"/></net>

<net id="396"><net_src comp="387" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="401"><net_src comp="363" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="393" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="406"><net_src comp="166" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="411"><net_src comp="397" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="403" pin="1"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="407" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="166" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="66" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="68" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="166" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="434"><net_src comp="70" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="423" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="72" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="440"><net_src comp="148" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="445"><net_src comp="74" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="437" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="76" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="437" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="154" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="76" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="453" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="441" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="470"><net_src comp="184" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="475"><net_src comp="254" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="480"><net_src comp="254" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="80" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="287" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="287" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="495"><net_src comp="287" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="74" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="501"><net_src comp="482" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="506"><net_src comp="497" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="66" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="512"><net_src comp="497" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="102" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="502" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="508" pin="2"/><net_sink comp="514" pin=1"/></net>

<net id="523"><net_src comp="275" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="528"><net_src comp="520" pin="1"/><net_sink comp="524" pin=1"/></net>

<net id="532"><net_src comp="524" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="537"><net_src comp="0" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="529" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="542"><net_src comp="264" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="539" pin="1"/><net_sink comp="543" pin=1"/></net>

<net id="551"><net_src comp="543" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="556"><net_src comp="0" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="548" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="230" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="108" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="240" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="108" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="298" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="114" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="298" pin="4"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="74" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="261" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="128" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="272" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="128" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="598"><net_src comp="309" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="603"><net_src comp="309" pin="4"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="74" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="609"><net_src comp="320" pin="4"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="140" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="320" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="74" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="621"><net_src comp="331" pin="4"/><net_sink comp="617" pin=0"/></net>

<net id="626"><net_src comp="331" pin="4"/><net_sink comp="622" pin=0"/></net>

<net id="627"><net_src comp="74" pin="0"/><net_sink comp="622" pin=1"/></net>

<net id="631"><net_src comp="160" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="471" pin=1"/></net>

<net id="636"><net_src comp="172" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="641"><net_src comp="383" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="646"><net_src comp="413" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="651"><net_src comp="417" pin="2"/><net_sink comp="648" pin=0"/></net>

<net id="655"><net_src comp="429" pin="3"/><net_sink comp="652" pin=0"/></net>

<net id="659"><net_src comp="441" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="594" pin=1"/></net>

<net id="664"><net_src comp="447" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="669"><net_src comp="457" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="674"><net_src comp="463" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="679"><net_src comp="467" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="681"><net_src comp="676" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="688"><net_src comp="476" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="693"><net_src comp="486" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="491" pin="2"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="702"><net_src comp="514" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="706"><net_src comp="533" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="708"><net_src comp="703" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="712"><net_src comp="552" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="714"><net_src comp="709" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="718"><net_src comp="558" pin="2"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="723"><net_src comp="564" pin="2"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="728"><net_src comp="570" pin="2"/><net_sink comp="725" pin=0"/></net>

<net id="732"><net_src comp="576" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="737"><net_src comp="582" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="742"><net_src comp="588" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="747"><net_src comp="594" pin="2"/><net_sink comp="744" pin=0"/></net>

<net id="751"><net_src comp="599" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="756"><net_src comp="605" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="760"><net_src comp="611" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="765"><net_src comp="225" pin="2"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="773"><net_src comp="622" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="331" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_buffer_V | {3 13 14 24 34 35 }
	Port: input_cntl_V | {2 }
 - Input state : 
	Port: copy_input_fmem2buff.2 : inputs | {4 5 6 7 8 9 10 12 15 16 17 18 19 20 21 23 25 26 27 28 29 30 31 33 }
	Port: copy_input_fmem2buff.2 : inputs_offset | {1 }
	Port: copy_input_fmem2buff.2 : n | {1 }
	Port: copy_input_fmem2buff.2 : r | {1 }
	Port: copy_input_fmem2buff.2 : c | {1 }
	Port: copy_input_fmem2buff.2 : nLoops | {1 }
	Port: copy_input_fmem2buff.2 : rLoops | {1 }
	Port: copy_input_fmem2buff.2 : cLoops | {1 }
  - Chain level:
	State 1
		tmp : 1
		tmp_cast : 1
		tmp_125 : 2
		tmp_382_cast_cast : 3
		base_addr1 : 4
		base_addr1_cast : 5
		tmp_126 : 2
		tmp_383_cast_cast : 3
		tmp1 : 4
		base_addr2 : 5
		base_addr2_cast : 6
		tmp_603 : 1
		tmp_129 : 1
		tmp_130 : 1
		tmp_131 : 1
		tmp_132 : 2
	State 2
		exitcond5 : 1
		tn_9 : 1
		StgValue_78 : 2
	State 3
		tr_cast_cast7 : 1
		exitcond4 : 1
		tr_3 : 1
		StgValue_90 : 2
		tmp_135 : 2
		tmp_136 : 3
		tmp_137 : 3
		or_cond : 4
		StgValue_97 : 4
		tmp_248_cast : 1
		sum8 : 2
		sum8_cast : 3
		inputs_addr_6 : 4
		tmp_245_cast : 1
		sum1 : 2
		sum1_cast : 3
		inputs_addr : 4
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		exitcond : 1
		i_4 : 1
		StgValue_126 : 2
	State 12
	State 13
		empty_187 : 1
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		exitcond1 : 1
		i_18 : 1
		StgValue_156 : 2
	State 23
	State 24
		empty_186 : 1
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
		exitcond3 : 1
		i_17 : 1
		StgValue_176 : 2
	State 33
	State 34
		empty_185 : 1
	State 35
		exitcond2 : 1
		i_9 : 1
		StgValue_188 : 2
		empty : 1
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |         tmp_125_fu_367         |    0    |    27   |
|          |        base_addr1_fu_377       |    0    |    27   |
|          |         tmp_126_fu_387         |    0    |    27   |
|          |           tmp1_fu_397          |    0    |    21   |
|          |        base_addr2_fu_407       |    0    |    21   |
|          |         tmp_128_fu_423         |    0    |    17   |
|          |         tmp_129_fu_441         |    0    |    15   |
|          |         tmp_130_fu_447         |    0    |    15   |
|          |         tmp_131_fu_457         |    0    |    15   |
|          |           tn_9_fu_476          |    0    |    9    |
|    add   |           tr_3_fu_491          |    0    |    15   |
|          |         tmp_135_fu_497         |    0    |    17   |
|          |           sum8_fu_524          |    0    |    38   |
|          |           sum1_fu_543          |    0    |    38   |
|          |     base_addr1_d1_2_fu_558     |    0    |    29   |
|          |     base_addr2_d1_2_fu_564     |    0    |    29   |
|          |           i_4_fu_576           |    0    |    15   |
|          |     base_addr1_d2_2_fu_582     |    0    |    29   |
|          |     base_addr2_d2_2_fu_588     |    0    |    29   |
|          |           i_18_fu_599          |    0    |    15   |
|          |           i_17_fu_611          |    0    |    15   |
|          |           i_9_fu_622           |    0    |    15   |
|----------|--------------------------------|---------|---------|
|          |         tmp_127_fu_417         |    0    |    13   |
|          |        exitcond5_fu_471        |    0    |    8    |
|          |        exitcond4_fu_486        |    0    |    11   |
|          |         tmp_136_fu_502         |    0    |    13   |
|   icmp   |         tmp_137_fu_508         |    0    |    13   |
|          |         exitcond_fu_570        |    0    |    11   |
|          |        exitcond1_fu_594        |    0    |    11   |
|          |        exitcond3_fu_605        |    0    |    11   |
|          |        exitcond2_fu_617        |    0    |    11   |
|----------|--------------------------------|---------|---------|
|    or    |         or_cond_fu_514         |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |     cLoops_read_read_fu_148    |    0    |    0    |
|          |     rLoops_read_read_fu_154    |    0    |    0    |
|          |     nLoops_read_read_fu_160    |    0    |    0    |
|          |       c_read_read_fu_166       |    0    |    0    |
|   read   |       r_read_read_fu_172       |    0    |    0    |
|          |       n_read_read_fu_178       |    0    |    0    |
|          | inputs_offset_read_read_fu_184 |    0    |    0    |
|          |         grp_read_fu_213        |    0    |    0    |
|          |       tmp_606_read_fu_225      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|  nbwrite |   full_n_i18_0_nbwrite_fu_190  |    0    |    0    |
|          |       grp_nbwrite_fu_198       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|  readreq |       grp_readreq_fu_206       |    0    |    0    |
|          |       grp_readreq_fu_218       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |         tmp_602_fu_343         |    0    |    0    |
|   trunc  |         tmp_604_fu_437         |    0    |    0    |
|          |         tmp_605_fu_453         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|           tmp_fu_347           |    0    |    0    |
|          |          tmp_s_fu_355          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |         tmp_cast_fu_363        |    0    |    0    |
|          |         c_cast3_fu_403         |    0    |    0    |
|   zext   |         tmp_132_fu_463         |    0    |    0    |
|          |        sext_cast_fu_467        |    0    |    0    |
|          |      tr_cast_cast7_fu_482      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |    tmp_382_cast_cast_fu_373    |    0    |    0    |
|          |     base_addr1_cast_fu_383     |    0    |    0    |
|          |    tmp_383_cast_cast_fu_393    |    0    |    0    |
|   sext   |     base_addr2_cast_fu_413     |    0    |    0    |
|          |       tmp_248_cast_fu_520      |    0    |    0    |
|          |        sum8_cast_fu_529        |    0    |    0    |
|          |       tmp_245_cast_fu_539      |    0    |    0    |
|          |        sum1_cast_fu_548        |    0    |    0    |
|----------|--------------------------------|---------|---------|
| bitselect|         tmp_603_fu_429         |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   582   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|base_addr1_cast_reg_638|   22   |
|base_addr1_d1_2_reg_715|   22   |
|base_addr1_d2_2_reg_734|   22   |
| base_addr1_d2_reg_230 |   22   |
|  base_addr1_d_reg_261 |   22   |
|base_addr2_cast_reg_643|   22   |
|base_addr2_d1_2_reg_720|   22   |
|base_addr2_d2_2_reg_739|   22   |
| base_addr2_d2_reg_240 |   22   |
|  base_addr2_d_reg_272 |   22   |
|   exitcond1_reg_744   |    1   |
|   exitcond3_reg_753   |    1   |
|   exitcond4_reg_690   |    1   |
|    exitcond_reg_725   |    1   |
|       i5_reg_316      |    5   |
|       i6_reg_305      |    5   |
|       i8_reg_294      |    5   |
|      i_17_reg_757     |    5   |
|      i_18_reg_748     |    5   |
|      i_4_reg_729      |    5   |
|      i_9_reg_770      |    5   |
|       i_reg_327       |    5   |
| inputs_addr_6_reg_703 |   16   |
|  inputs_addr_reg_709  |   16   |
|  nLoops_read_reg_628  |    2   |
|    or_cond_reg_699    |    1   |
|     r_read_reg_633    |   10   |
|        reg_338        |   16   |
|   sext_cast_reg_676   |   33   |
|    tmp_127_reg_648    |    1   |
|    tmp_129_reg_656    |    5   |
|    tmp_130_reg_661    |    5   |
|    tmp_131_reg_666    |    5   |
|    tmp_132_reg_671    |   32   |
|    tmp_603_reg_652    |    1   |
|    tmp_606_reg_762    |   16   |
|      tn_9_reg_685     |    2   |
|       tn_reg_250      |    2   |
|      tr_3_reg_694     |    5   |
|       tr_reg_283      |    5   |
+-----------------------+--------+
|         Total         |   437  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_nbwrite_fu_198 |  p2  |   3  |  16  |   48   ||    15   |
| grp_readreq_fu_206 |  p2  |   2  |   6  |   12   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   60   || 1.33075 ||    24   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   582  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   24   |
|  Register |    -   |   437  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   437  |   606  |
+-----------+--------+--------+--------+
