// Seed: 3143571960
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_5 = -1;
  parameter id_6 = 1'b0;
  parameter time id_7 = 1'd0 - id_6;
  wire id_8;
  final $clog2(61);
  ;
endmodule
module module_1 #(
    parameter id_8 = 32'd40
) (
    output supply0 id_0,
    output uwire id_1,
    input wor id_2
    , _id_8,
    input tri id_3,
    input wire id_4,
    input tri id_5,
    output logic id_6
);
  assign id_8 = id_2;
  assign id_1 = -1;
  wire id_9;
  xnor primCall (id_1, id_11, id_5, id_10, id_9, id_12, id_3, id_2);
  wire id_10;
  logic [-1 : 1 'b0] id_11;
  ;
  generate
    logic [id_8 : 1] id_12 = id_11 == id_12;
  endgenerate
  module_0 modCall_1 (
      id_10,
      id_10,
      id_9,
      id_11
  );
  wire id_13;
  always @(negedge -1'b0) id_6 <= 1;
endmodule
