(kicad_pcb (version 20171130) (host pcbnew "(5.1.6-0-10_14)")

  (general
    (thickness 1.6)
    (drawings 8)
    (tracks 0)
    (zones 0)
    (modules 22)
    (nets 315)
  )

  (page A4)
  (layers
    (0 F.Cu signal)
    (31 B.Cu signal)
    (32 B.Adhes user)
    (33 F.Adhes user)
    (34 B.Paste user)
    (35 F.Paste user)
    (36 B.SilkS user)
    (37 F.SilkS user)
    (38 B.Mask user)
    (39 F.Mask user)
    (40 Dwgs.User user)
    (41 Cmts.User user)
    (42 Eco1.User user)
    (43 Eco2.User user)
    (44 Edge.Cuts user)
    (45 Margin user)
    (46 B.CrtYd user)
    (47 F.CrtYd user)
    (48 B.Fab user)
    (49 F.Fab user)
  )

  (setup
    (last_trace_width 0.15)
    (trace_clearance 0.08)
    (zone_clearance 0.15)
    (zone_45_only no)
    (trace_min 0.15)
    (via_size 0.8)
    (via_drill 0.4)
    (via_min_size 0.4)
    (via_min_drill 0.3)
    (uvia_size 0.3)
    (uvia_drill 0.1)
    (uvias_allowed no)
    (uvia_min_size 0.2)
    (uvia_min_drill 0.1)
    (edge_width 0.15)
    (segment_width 0.2)
    (pcb_text_width 0.3)
    (pcb_text_size 1.5 1.5)
    (mod_edge_width 0.15)
    (mod_text_size 1 1)
    (mod_text_width 0.15)
    (pad_size 1.524 1.524)
    (pad_drill 0.762)
    (pad_to_mask_clearance 0.2)
    (aux_axis_origin 0 0)
    (visible_elements 7FFFFFFF)
    (pcbplotparams
      (layerselection 0x310fc_ffffffff)
      (usegerberextensions false)
      (usegerberattributes false)
      (usegerberadvancedattributes false)
      (creategerberjobfile false)
      (excludeedgelayer true)
      (linewidth 0.100000)
      (plotframeref false)
      (viasonmask false)
      (mode 1)
      (useauxorigin false)
      (hpglpennumber 1)
      (hpglpenspeed 20)
      (hpglpendiameter 15.000000)
      (psnegative false)
      (psa4output false)
      (plotreference true)
      (plotvalue true)
      (plotinvisibletext false)
      (padsonsilk false)
      (subtractmaskfromsilk false)
      (outputformat 1)
      (mirror false)
      (drillshape 0)
      (scaleselection 1)
      (outputdirectory "fab/"))
  )

  (net 0 "")
  (net 1 GND)
  (net 2 "Net-(J3-Pad13)")
  (net 3 VIO)
  (net 4 "Net-(TP1-Pad1)")
  (net 5 "Net-(U1-PadV17)")
  (net 6 "Net-(U1-PadV15)")
  (net 7 "Net-(U1-PadV12)")
  (net 8 "Net-(U1-PadV11)")
  (net 9 "Net-(U1-PadB16)")
  (net 10 "Net-(U1-PadV9)")
  (net 11 "Net-(U1-PadV8)")
  (net 12 "Net-(U1-PadV6)")
  (net 13 "Net-(U1-PadV5)")
  (net 14 "Net-(U1-PadV3)")
  (net 15 "Net-(U1-PadV2)")
  (net 16 "Net-(U1-PadU17)")
  (net 17 "Net-(U1-PadU14)")
  (net 18 "Net-(U1-PadU12)")
  (net 19 "Net-(U1-PadU8)")
  (net 20 "Net-(U1-PadU6)")
  (net 21 "Net-(U1-PadU1)")
  (net 22 "Net-(U1-PadT17)")
  (net 23 "Net-(U1-PadT14)")
  (net 24 "Net-(U1-PadT5)")
  (net 25 "Net-(U1-PadT1)")
  (net 26 "Net-(U1-PadR18)")
  (net 27 "Net-(U1-PadR17)")
  (net 28 "Net-(U1-PadR16)")
  (net 29 "Net-(U1-PadP10)")
  (net 30 "Net-(U1-PadP5)")
  (net 31 "Net-(U1-PadE13)")
  (net 32 "Net-(U1-PadD10)")
  (net 33 "Net-(U1-PadN18)")
  (net 34 "Net-(U1-PadN17)")
  (net 35 "Net-(U1-PadN16)")
  (net 36 "Net-(U1-PadN15)")
  (net 37 "Net-(U1-PadN4)")
  (net 38 "Net-(U1-PadN3)")
  (net 39 "Net-(U1-PadN2)")
  (net 40 "Net-(U1-PadN1)")
  (net 41 "Net-(U1-PadM18)")
  (net 42 "Net-(U1-PadM17)")
  (net 43 "Net-(U1-PadM16)")
  (net 44 "Net-(U1-PadM3)")
  (net 45 "Net-(U1-PadM2)")
  (net 46 "Net-(U1-PadM1)")
  (net 47 /FPGA/RAM1_SIO4)
  (net 48 /FPGA/RAM2_SCLK)
  (net 49 /FPGA/RAM2_CE)
  (net 50 "Net-(U1-PadL4)")
  (net 51 "Net-(U1-PadL3)")
  (net 52 "Net-(U1-PadL1)")
  (net 53 /FPGA/RAM1_SCLK)
  (net 54 /FPGA/RAM1_SIO3)
  (net 55 /FPGA/RAM1_SIO0)
  (net 56 /FPGA/RAM1_SIO1)
  (net 57 "Net-(U1-PadK4)")
  (net 58 "Net-(U1-PadK3)")
  (net 59 "Net-(U1-PadK2)")
  (net 60 "Net-(U1-PadK1)")
  (net 61 /FPGA/RAM1_CE)
  (net 62 /FPGA/RAM3_SIO3)
  (net 63 /FPGA/RAM0_SIO4)
  (net 64 "Net-(U1-PadJ3)")
  (net 65 "Net-(U1-PadJ2)")
  (net 66 "Net-(U1-PadJ1)")
  (net 67 /FPGA/RAM3_SIO4)
  (net 68 /FPGA/RAM0_SCLK)
  (net 69 /FPGA/RAM0_SIO3)
  (net 70 /FPGA/RAM0_SIO1)
  (net 71 "Net-(U1-PadH4)")
  (net 72 "Net-(U1-PadH3)")
  (net 73 "Net-(U1-PadH2)")
  (net 74 "Net-(U1-PadH1)")
  (net 75 /FPGA/RAM0_CE)
  (net 76 /FPGA/RAM3_SIO1)
  (net 77 /FPGA/RAM0_SIO0)
  (net 78 "Net-(U1-PadG4)")
  (net 79 "Net-(U1-PadG3)")
  (net 80 "Net-(U1-PadG1)")
  (net 81 /FPGA/RAM2_SIO4)
  (net 82 /FPGA/RAM3_CE)
  (net 83 /FPGA/RAM3_SCLK)
  (net 84 /FPGA/RAM3_SIO0)
  (net 85 "Net-(U1-PadF4)")
  (net 86 "Net-(U1-PadF3)")
  (net 87 "Net-(U1-PadF2)")
  (net 88 "Net-(U1-PadF1)")
  (net 89 /FPGA/RAM2_SIO3)
  (net 90 /FPGA/RAM2_SIO0)
  (net 91 "Net-(U1-PadD16)")
  (net 92 "Net-(U1-PadD15)")
  (net 93 "Net-(U1-PadD13)")
  (net 94 "Net-(U1-PadD12)")
  (net 95 "Net-(U1-PadD7)")
  (net 96 /FPGA/RAM4_SIO3)
  (net 97 "Net-(U1-PadD4)")
  (net 98 "Net-(U1-PadD2)")
  (net 99 "Net-(U1-PadD1)")
  (net 100 /FPGA/RAM2_SIO1)
  (net 101 "Net-(U1-PadC17)")
  (net 102 "Net-(U1-PadC16)")
  (net 103 "Net-(U1-PadC15)")
  (net 104 "Net-(U1-PadC13)")
  (net 105 "Net-(U1-PadC12)")
  (net 106 "Net-(U1-PadC11)")
  (net 107 "Net-(U1-PadC10)")
  (net 108 "Net-(U1-PadC9)")
  (net 109 "Net-(U1-PadC8)")
  (net 110 /FPGA/RAM4_SIO4)
  (net 111 "Net-(U1-PadC4)")
  (net 112 "Net-(U1-PadC3)")
  (net 113 "Net-(U1-PadC1)")
  (net 114 "Net-(U1-PadB18)")
  (net 115 "Net-(U1-PadB17)")
  (net 116 "Net-(U1-PadB15)")
  (net 117 "Net-(U1-PadB13)")
  (net 118 "Net-(U1-PadB12)")
  (net 119 "Net-(U1-PadB11)")
  (net 120 "Net-(U1-PadB10)")
  (net 121 "Net-(U1-PadB9)")
  (net 122 "Net-(U1-PadB8)")
  (net 123 /FPGA/RAM4_SIO0)
  (net 124 "Net-(U1-PadB4)")
  (net 125 "Net-(U1-PadB1)")
  (net 126 "Net-(U1-PadA17)")
  (net 127 "Net-(U1-PadA16)")
  (net 128 "Net-(U1-PadA15)")
  (net 129 "Net-(U1-PadA13)")
  (net 130 "Net-(U1-PadA12)")
  (net 131 "Net-(U1-PadA11)")
  (net 132 "Net-(U1-PadA10)")
  (net 133 "Net-(U1-PadA9)")
  (net 134 "Net-(U1-PadA8)")
  (net 135 /FPGA/RAM4_SIO1)
  (net 136 /FPGA/RAM4_CE)
  (net 137 /FPGA/RAM4_SCLK)
  (net 138 "Net-(U1-PadA2)")
  (net 139 "Net-(U2-Pad49)")
  (net 140 "Net-(U2-Pad48)")
  (net 141 "Net-(U2-Pad47)")
  (net 142 "Net-(U2-Pad1)")
  (net 143 "Net-(U2-Pad45)")
  (net 144 "Net-(U2-Pad44)")
  (net 145 "Net-(U2-Pad42)")
  (net 146 "Net-(U2-Pad41)")
  (net 147 "Net-(U2-Pad40)")
  (net 148 "Net-(U2-Pad39)")
  (net 149 "Net-(U2-Pad38)")
  (net 150 "Net-(U2-Pad37)")
  (net 151 "Net-(U2-Pad36)")
  (net 152 "Net-(U2-Pad35)")
  (net 153 "Net-(U2-Pad34)")
  (net 154 "Net-(U2-Pad33)")
  (net 155 "Net-(U2-Pad32)")
  (net 156 "Net-(U2-Pad31)")
  (net 157 "Net-(U2-Pad30)")
  (net 158 "Net-(U2-Pad29)")
  (net 159 "Net-(U2-Pad28)")
  (net 160 "Net-(U2-Pad27)")
  (net 161 "Net-(U2-Pad26)")
  (net 162 "Net-(U2-Pad25)")
  (net 163 "Net-(U2-Pad24)")
  (net 164 "Net-(U2-Pad23)")
  (net 165 "Net-(U2-Pad22)")
  (net 166 "Net-(U2-Pad21)")
  (net 167 "Net-(U2-Pad20)")
  (net 168 "Net-(U2-Pad19)")
  (net 169 "Net-(U2-Pad18)")
  (net 170 "Net-(U2-Pad17)")
  (net 171 "Net-(U2-Pad16)")
  (net 172 "Net-(U2-Pad15)")
  (net 173 "Net-(U2-Pad14)")
  (net 174 "Net-(U2-Pad13)")
  (net 175 "Net-(U2-Pad12)")
  (net 176 "Net-(U2-Pad11)")
  (net 177 "Net-(U2-Pad10)")
  (net 178 "Net-(U2-Pad9)")
  (net 179 "Net-(U2-Pad8)")
  (net 180 "Net-(U2-Pad7)")
  (net 181 "Net-(U2-Pad6)")
  (net 182 "Net-(U2-Pad5)")
  (net 183 "Net-(U2-Pad3)")
  (net 184 "Net-(U2-Pad2)")
  (net 185 "Net-(U3-Pad8)")
  (net 186 "Net-(U3-Pad2)")
  (net 187 "Net-(U3-Pad3)")
  (net 188 "Net-(U3-Pad4)")
  (net 189 "Net-(U3-Pad7)")
  (net 190 "Net-(U3-Pad6)")
  (net 191 "Net-(U3-Pad5)")
  (net 192 "Net-(U3-Pad1)")
  (net 193 "Net-(U5-Pad24)")
  (net 194 "Net-(U5-Pad23)")
  (net 195 "Net-(U5-Pad22)")
  (net 196 "Net-(U5-Pad21)")
  (net 197 "Net-(U5-Pad18)")
  (net 198 "Net-(U5-Pad19)")
  (net 199 "Net-(U5-Pad17)")
  (net 200 "Net-(U5-Pad16)")
  (net 201 "Net-(U5-Pad15)")
  (net 202 "Net-(U5-Pad14)")
  (net 203 "Net-(U5-Pad13)")
  (net 204 "Net-(U5-Pad12)")
  (net 205 "Net-(U5-Pad11)")
  (net 206 "Net-(U5-Pad10)")
  (net 207 "Net-(U5-Pad9)")
  (net 208 "Net-(U5-Pad8)")
  (net 209 "Net-(U5-Pad7)")
  (net 210 "Net-(U5-Pad6)")
  (net 211 "Net-(U5-Pad5)")
  (net 212 "Net-(U5-Pad4)")
  (net 213 "Net-(U5-Pad3)")
  (net 214 "Net-(U5-Pad2)")
  (net 215 "Net-(U5-Pad1)")
  (net 216 "Net-(J1-Pad1)")
  (net 217 "Net-(J1-Pad2)")
  (net 218 "Net-(J1-Pad3)")
  (net 219 "Net-(J1-Pad4)")
  (net 220 "Net-(J1-Pad5)")
  (net 221 "Net-(J1-Pad6)")
  (net 222 "Net-(J1-Pad7)")
  (net 223 "Net-(J1-Pad8)")
  (net 224 "Net-(J1-Pad9)")
  (net 225 "Net-(J1-Pad10)")
  (net 226 "Net-(J1-Pad11)")
  (net 227 "Net-(J1-Pad12)")
  (net 228 "Net-(J1-Pad13)")
  (net 229 "Net-(J1-Pad14)")
  (net 230 "Net-(J1-Pad15)")
  (net 231 "Net-(J1-Pad16)")
  (net 232 "Net-(J1-Pad17)")
  (net 233 "Net-(J1-Pad18)")
  (net 234 "Net-(J1-Pad19)")
  (net 235 "Net-(J1-Pad20)")
  (net 236 "Net-(J1-Pad21)")
  (net 237 "Net-(J1-Pad22)")
  (net 238 "Net-(J1-Pad23)")
  (net 239 "Net-(J1-Pad24)")
  (net 240 /FPGA/STROBE)
  (net 241 "Net-(J2-Pad2)")
  (net 242 /FPGA/CSI_I2C_SDA)
  (net 243 /FPGA/CAM_AVDD)
  (net 244 /FPGA/CSI_I2C_SCL)
  (net 245 /FPGA/~CSI_RST)
  (net 246 /FPGA/CSI_VSYNC)
  (net 247 /FPGA/CSI_PWDN)
  (net 248 /FPGA/CSI_HSYNC)
  (net 249 "Net-(J2-Pad10)")
  (net 250 /FPGA/CAM_DOVDD)
  (net 251 /FPGA/CSI_Y9)
  (net 252 "Net-(J2-Pad13)")
  (net 253 /FPGA/CSI_Y8)
  (net 254 "Net-(J2-Pad15)")
  (net 255 /FPGA/CSI_Y7)
  (net 256 /FPGA/CSI_PCLK)
  (net 257 /FPGA/CSI_Y6)
  (net 258 /FPGA/CSI_Y2)
  (net 259 /FPGA/CSI_Y3)
  (net 260 /FPGA/CSI_Y5)
  (net 261 /FPGA/CSI_Y4)
  (net 262 /FPGA/CSI_Y1)
  (net 263 /FPGA/CSI_Y0)
  (net 264 "Net-(J3-Pad23)")
  (net 265 "Net-(J3-Pad21)")
  (net 266 "Net-(J3-Pad19)")
  (net 267 "Net-(J3-Pad17)")
  (net 268 "Net-(J3-Pad15)")
  (net 269 "Net-(J3-Pad11)")
  (net 270 "Net-(J3-Pad9)")
  (net 271 "Net-(J3-Pad7)")
  (net 272 "Net-(J3-Pad5)")
  (net 273 "Net-(J3-Pad3)")
  (net 274 "Net-(J3-Pad1)")
  (net 275 "Net-(J3-Pad24)")
  (net 276 "Net-(J3-Pad22)")
  (net 277 "Net-(J3-Pad20)")
  (net 278 "Net-(J3-Pad18)")
  (net 279 "Net-(J3-Pad16)")
  (net 280 "Net-(J3-Pad14)")
  (net 281 "Net-(J3-Pad12)")
  (net 282 "Net-(J3-Pad10)")
  (net 283 "Net-(J3-Pad8)")
  (net 284 "Net-(J3-Pad6)")
  (net 285 "Net-(J3-Pad4)")
  (net 286 "Net-(J3-Pad2)")
  (net 287 /FPGA/ADCREF)
  (net 288 /FPGA/ADCREFOUT)
  (net 289 "Net-(SW1-Pad2)")
  (net 290 "Net-(SW1-Pad1)")
  (net 291 /FPGA/INITN)
  (net 292 /FPGA/TDO)
  (net 293 /FPGA/TMS)
  (net 294 /FPGA/FLASH_MOSI)
  (net 295 /FPGA/FLASH_SCK)
  (net 296 /FPGA/DONE)
  (net 297 /FPGA/TCK)
  (net 298 /FPGA/FLASH_MISO)
  (net 299 /FPGA/PROGRAMN)
  (net 300 /FPGA/TDI)
  (net 301 "Net-(U1-PadD3)")
  (net 302 "Net-(U1-PadC7)")
  (net 303 "Net-(U1-PadC2)")
  (net 304 "Net-(U1-PadB7)")
  (net 305 "Net-(U1-PadB2)")
  (net 306 "Net-(U1-PadA3)")
  (net 307 "Net-(U10-Pad8)")
  (net 308 "Net-(U10-Pad7)")
  (net 309 "Net-(U10-Pad6)")
  (net 310 "Net-(U10-Pad5)")
  (net 311 "Net-(U10-Pad4)")
  (net 312 "Net-(U10-Pad3)")
  (net 313 "Net-(U10-Pad2)")
  (net 314 "Net-(U10-Pad1)")

  (net_class Default "This is the default net class."
    (clearance 0.08)
    (trace_width 0.15)
    (via_dia 0.8)
    (via_drill 0.4)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
    (add_net /FPGA/ADCREF)
    (add_net /FPGA/ADCREFOUT)
    (add_net /FPGA/CAM_AVDD)
    (add_net /FPGA/CAM_DOVDD)
    (add_net /FPGA/CSI_HSYNC)
    (add_net /FPGA/CSI_I2C_SCL)
    (add_net /FPGA/CSI_I2C_SDA)
    (add_net /FPGA/CSI_PCLK)
    (add_net /FPGA/CSI_PWDN)
    (add_net /FPGA/CSI_VSYNC)
    (add_net /FPGA/CSI_Y0)
    (add_net /FPGA/CSI_Y1)
    (add_net /FPGA/CSI_Y2)
    (add_net /FPGA/CSI_Y3)
    (add_net /FPGA/CSI_Y4)
    (add_net /FPGA/CSI_Y5)
    (add_net /FPGA/CSI_Y6)
    (add_net /FPGA/CSI_Y7)
    (add_net /FPGA/CSI_Y8)
    (add_net /FPGA/CSI_Y9)
    (add_net /FPGA/DONE)
    (add_net /FPGA/FLASH_MISO)
    (add_net /FPGA/FLASH_MOSI)
    (add_net /FPGA/FLASH_SCK)
    (add_net /FPGA/INITN)
    (add_net /FPGA/PROGRAMN)
    (add_net /FPGA/RAM0_CE)
    (add_net /FPGA/RAM0_SCLK)
    (add_net /FPGA/RAM0_SIO0)
    (add_net /FPGA/RAM0_SIO1)
    (add_net /FPGA/RAM0_SIO3)
    (add_net /FPGA/RAM0_SIO4)
    (add_net /FPGA/RAM1_CE)
    (add_net /FPGA/RAM1_SCLK)
    (add_net /FPGA/RAM1_SIO0)
    (add_net /FPGA/RAM1_SIO1)
    (add_net /FPGA/RAM1_SIO3)
    (add_net /FPGA/RAM1_SIO4)
    (add_net /FPGA/RAM2_CE)
    (add_net /FPGA/RAM2_SCLK)
    (add_net /FPGA/RAM2_SIO0)
    (add_net /FPGA/RAM2_SIO1)
    (add_net /FPGA/RAM2_SIO3)
    (add_net /FPGA/RAM2_SIO4)
    (add_net /FPGA/RAM3_CE)
    (add_net /FPGA/RAM3_SCLK)
    (add_net /FPGA/RAM3_SIO0)
    (add_net /FPGA/RAM3_SIO1)
    (add_net /FPGA/RAM3_SIO3)
    (add_net /FPGA/RAM3_SIO4)
    (add_net /FPGA/RAM4_CE)
    (add_net /FPGA/RAM4_SCLK)
    (add_net /FPGA/RAM4_SIO0)
    (add_net /FPGA/RAM4_SIO1)
    (add_net /FPGA/RAM4_SIO3)
    (add_net /FPGA/RAM4_SIO4)
    (add_net /FPGA/STROBE)
    (add_net /FPGA/TCK)
    (add_net /FPGA/TDI)
    (add_net /FPGA/TDO)
    (add_net /FPGA/TMS)
    (add_net /FPGA/~CSI_RST)
    (add_net GND)
    (add_net "Net-(J1-Pad1)")
    (add_net "Net-(J1-Pad10)")
    (add_net "Net-(J1-Pad11)")
    (add_net "Net-(J1-Pad12)")
    (add_net "Net-(J1-Pad13)")
    (add_net "Net-(J1-Pad14)")
    (add_net "Net-(J1-Pad15)")
    (add_net "Net-(J1-Pad16)")
    (add_net "Net-(J1-Pad17)")
    (add_net "Net-(J1-Pad18)")
    (add_net "Net-(J1-Pad19)")
    (add_net "Net-(J1-Pad2)")
    (add_net "Net-(J1-Pad20)")
    (add_net "Net-(J1-Pad21)")
    (add_net "Net-(J1-Pad22)")
    (add_net "Net-(J1-Pad23)")
    (add_net "Net-(J1-Pad24)")
    (add_net "Net-(J1-Pad3)")
    (add_net "Net-(J1-Pad4)")
    (add_net "Net-(J1-Pad5)")
    (add_net "Net-(J1-Pad6)")
    (add_net "Net-(J1-Pad7)")
    (add_net "Net-(J1-Pad8)")
    (add_net "Net-(J1-Pad9)")
    (add_net "Net-(J2-Pad10)")
    (add_net "Net-(J2-Pad13)")
    (add_net "Net-(J2-Pad15)")
    (add_net "Net-(J2-Pad2)")
    (add_net "Net-(J3-Pad1)")
    (add_net "Net-(J3-Pad10)")
    (add_net "Net-(J3-Pad11)")
    (add_net "Net-(J3-Pad12)")
    (add_net "Net-(J3-Pad13)")
    (add_net "Net-(J3-Pad14)")
    (add_net "Net-(J3-Pad15)")
    (add_net "Net-(J3-Pad16)")
    (add_net "Net-(J3-Pad17)")
    (add_net "Net-(J3-Pad18)")
    (add_net "Net-(J3-Pad19)")
    (add_net "Net-(J3-Pad2)")
    (add_net "Net-(J3-Pad20)")
    (add_net "Net-(J3-Pad21)")
    (add_net "Net-(J3-Pad22)")
    (add_net "Net-(J3-Pad23)")
    (add_net "Net-(J3-Pad24)")
    (add_net "Net-(J3-Pad3)")
    (add_net "Net-(J3-Pad4)")
    (add_net "Net-(J3-Pad5)")
    (add_net "Net-(J3-Pad6)")
    (add_net "Net-(J3-Pad7)")
    (add_net "Net-(J3-Pad8)")
    (add_net "Net-(J3-Pad9)")
    (add_net "Net-(SW1-Pad1)")
    (add_net "Net-(SW1-Pad2)")
    (add_net "Net-(TP1-Pad1)")
    (add_net "Net-(U1-PadA10)")
    (add_net "Net-(U1-PadA11)")
    (add_net "Net-(U1-PadA12)")
    (add_net "Net-(U1-PadA13)")
    (add_net "Net-(U1-PadA15)")
    (add_net "Net-(U1-PadA16)")
    (add_net "Net-(U1-PadA17)")
    (add_net "Net-(U1-PadA2)")
    (add_net "Net-(U1-PadA3)")
    (add_net "Net-(U1-PadA8)")
    (add_net "Net-(U1-PadA9)")
    (add_net "Net-(U1-PadB1)")
    (add_net "Net-(U1-PadB10)")
    (add_net "Net-(U1-PadB11)")
    (add_net "Net-(U1-PadB12)")
    (add_net "Net-(U1-PadB13)")
    (add_net "Net-(U1-PadB15)")
    (add_net "Net-(U1-PadB16)")
    (add_net "Net-(U1-PadB17)")
    (add_net "Net-(U1-PadB18)")
    (add_net "Net-(U1-PadB2)")
    (add_net "Net-(U1-PadB4)")
    (add_net "Net-(U1-PadB7)")
    (add_net "Net-(U1-PadB8)")
    (add_net "Net-(U1-PadB9)")
    (add_net "Net-(U1-PadC1)")
    (add_net "Net-(U1-PadC10)")
    (add_net "Net-(U1-PadC11)")
    (add_net "Net-(U1-PadC12)")
    (add_net "Net-(U1-PadC13)")
    (add_net "Net-(U1-PadC15)")
    (add_net "Net-(U1-PadC16)")
    (add_net "Net-(U1-PadC17)")
    (add_net "Net-(U1-PadC2)")
    (add_net "Net-(U1-PadC3)")
    (add_net "Net-(U1-PadC4)")
    (add_net "Net-(U1-PadC7)")
    (add_net "Net-(U1-PadC8)")
    (add_net "Net-(U1-PadC9)")
    (add_net "Net-(U1-PadD1)")
    (add_net "Net-(U1-PadD10)")
    (add_net "Net-(U1-PadD12)")
    (add_net "Net-(U1-PadD13)")
    (add_net "Net-(U1-PadD15)")
    (add_net "Net-(U1-PadD16)")
    (add_net "Net-(U1-PadD2)")
    (add_net "Net-(U1-PadD3)")
    (add_net "Net-(U1-PadD4)")
    (add_net "Net-(U1-PadD7)")
    (add_net "Net-(U1-PadE13)")
    (add_net "Net-(U1-PadF1)")
    (add_net "Net-(U1-PadF2)")
    (add_net "Net-(U1-PadF3)")
    (add_net "Net-(U1-PadF4)")
    (add_net "Net-(U1-PadG1)")
    (add_net "Net-(U1-PadG3)")
    (add_net "Net-(U1-PadG4)")
    (add_net "Net-(U1-PadH1)")
    (add_net "Net-(U1-PadH2)")
    (add_net "Net-(U1-PadH3)")
    (add_net "Net-(U1-PadH4)")
    (add_net "Net-(U1-PadJ1)")
    (add_net "Net-(U1-PadJ2)")
    (add_net "Net-(U1-PadJ3)")
    (add_net "Net-(U1-PadK1)")
    (add_net "Net-(U1-PadK2)")
    (add_net "Net-(U1-PadK3)")
    (add_net "Net-(U1-PadK4)")
    (add_net "Net-(U1-PadL1)")
    (add_net "Net-(U1-PadL3)")
    (add_net "Net-(U1-PadL4)")
    (add_net "Net-(U1-PadM1)")
    (add_net "Net-(U1-PadM16)")
    (add_net "Net-(U1-PadM17)")
    (add_net "Net-(U1-PadM18)")
    (add_net "Net-(U1-PadM2)")
    (add_net "Net-(U1-PadM3)")
    (add_net "Net-(U1-PadN1)")
    (add_net "Net-(U1-PadN15)")
    (add_net "Net-(U1-PadN16)")
    (add_net "Net-(U1-PadN17)")
    (add_net "Net-(U1-PadN18)")
    (add_net "Net-(U1-PadN2)")
    (add_net "Net-(U1-PadN3)")
    (add_net "Net-(U1-PadN4)")
    (add_net "Net-(U1-PadP10)")
    (add_net "Net-(U1-PadP5)")
    (add_net "Net-(U1-PadR16)")
    (add_net "Net-(U1-PadR17)")
    (add_net "Net-(U1-PadR18)")
    (add_net "Net-(U1-PadT1)")
    (add_net "Net-(U1-PadT14)")
    (add_net "Net-(U1-PadT17)")
    (add_net "Net-(U1-PadT5)")
    (add_net "Net-(U1-PadU1)")
    (add_net "Net-(U1-PadU12)")
    (add_net "Net-(U1-PadU14)")
    (add_net "Net-(U1-PadU17)")
    (add_net "Net-(U1-PadU6)")
    (add_net "Net-(U1-PadU8)")
    (add_net "Net-(U1-PadV11)")
    (add_net "Net-(U1-PadV12)")
    (add_net "Net-(U1-PadV15)")
    (add_net "Net-(U1-PadV17)")
    (add_net "Net-(U1-PadV2)")
    (add_net "Net-(U1-PadV3)")
    (add_net "Net-(U1-PadV5)")
    (add_net "Net-(U1-PadV6)")
    (add_net "Net-(U1-PadV8)")
    (add_net "Net-(U1-PadV9)")
    (add_net "Net-(U10-Pad1)")
    (add_net "Net-(U10-Pad2)")
    (add_net "Net-(U10-Pad3)")
    (add_net "Net-(U10-Pad4)")
    (add_net "Net-(U10-Pad5)")
    (add_net "Net-(U10-Pad6)")
    (add_net "Net-(U10-Pad7)")
    (add_net "Net-(U10-Pad8)")
    (add_net "Net-(U2-Pad1)")
    (add_net "Net-(U2-Pad10)")
    (add_net "Net-(U2-Pad11)")
    (add_net "Net-(U2-Pad12)")
    (add_net "Net-(U2-Pad13)")
    (add_net "Net-(U2-Pad14)")
    (add_net "Net-(U2-Pad15)")
    (add_net "Net-(U2-Pad16)")
    (add_net "Net-(U2-Pad17)")
    (add_net "Net-(U2-Pad18)")
    (add_net "Net-(U2-Pad19)")
    (add_net "Net-(U2-Pad2)")
    (add_net "Net-(U2-Pad20)")
    (add_net "Net-(U2-Pad21)")
    (add_net "Net-(U2-Pad22)")
    (add_net "Net-(U2-Pad23)")
    (add_net "Net-(U2-Pad24)")
    (add_net "Net-(U2-Pad25)")
    (add_net "Net-(U2-Pad26)")
    (add_net "Net-(U2-Pad27)")
    (add_net "Net-(U2-Pad28)")
    (add_net "Net-(U2-Pad29)")
    (add_net "Net-(U2-Pad3)")
    (add_net "Net-(U2-Pad30)")
    (add_net "Net-(U2-Pad31)")
    (add_net "Net-(U2-Pad32)")
    (add_net "Net-(U2-Pad33)")
    (add_net "Net-(U2-Pad34)")
    (add_net "Net-(U2-Pad35)")
    (add_net "Net-(U2-Pad36)")
    (add_net "Net-(U2-Pad37)")
    (add_net "Net-(U2-Pad38)")
    (add_net "Net-(U2-Pad39)")
    (add_net "Net-(U2-Pad40)")
    (add_net "Net-(U2-Pad41)")
    (add_net "Net-(U2-Pad42)")
    (add_net "Net-(U2-Pad44)")
    (add_net "Net-(U2-Pad45)")
    (add_net "Net-(U2-Pad47)")
    (add_net "Net-(U2-Pad48)")
    (add_net "Net-(U2-Pad49)")
    (add_net "Net-(U2-Pad5)")
    (add_net "Net-(U2-Pad6)")
    (add_net "Net-(U2-Pad7)")
    (add_net "Net-(U2-Pad8)")
    (add_net "Net-(U2-Pad9)")
    (add_net "Net-(U3-Pad1)")
    (add_net "Net-(U3-Pad2)")
    (add_net "Net-(U3-Pad3)")
    (add_net "Net-(U3-Pad4)")
    (add_net "Net-(U3-Pad5)")
    (add_net "Net-(U3-Pad6)")
    (add_net "Net-(U3-Pad7)")
    (add_net "Net-(U3-Pad8)")
    (add_net "Net-(U5-Pad1)")
    (add_net "Net-(U5-Pad10)")
    (add_net "Net-(U5-Pad11)")
    (add_net "Net-(U5-Pad12)")
    (add_net "Net-(U5-Pad13)")
    (add_net "Net-(U5-Pad14)")
    (add_net "Net-(U5-Pad15)")
    (add_net "Net-(U5-Pad16)")
    (add_net "Net-(U5-Pad17)")
    (add_net "Net-(U5-Pad18)")
    (add_net "Net-(U5-Pad19)")
    (add_net "Net-(U5-Pad2)")
    (add_net "Net-(U5-Pad21)")
    (add_net "Net-(U5-Pad22)")
    (add_net "Net-(U5-Pad23)")
    (add_net "Net-(U5-Pad24)")
    (add_net "Net-(U5-Pad3)")
    (add_net "Net-(U5-Pad4)")
    (add_net "Net-(U5-Pad5)")
    (add_net "Net-(U5-Pad6)")
    (add_net "Net-(U5-Pad7)")
    (add_net "Net-(U5-Pad8)")
    (add_net "Net-(U5-Pad9)")
    (add_net VIO)
  )

  (net_class Power ""
    (clearance 0.08)
    (trace_width 0.5)
    (via_dia 0.8)
    (via_drill 0.4)
    (uvia_dia 0.3)
    (uvia_drill 0.1)
  )

  (module Package_SO:SOIC-8_5.23x5.23mm_P1.27mm (layer F.Cu) (tedit 5D9F72B1) (tstamp 5EE66C1F)
    (at 75 36)
    (descr "SOIC, 8 Pin (http://www.winbond.com/resource-files/w25q32jv%20revg%2003272018%20plus.pdf#page=68), generated with kicad-footprint-generator ipc_gullwing_generator.py")
    (tags "SOIC SO")
    (path /5C7A02C5/5F0603B1)
    (attr smd)
    (fp_text reference U10 (at 0 -3.56) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value W25Q128JVS (at 0 3.56) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user %R (at 0 0) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_line (start 0 2.725) (end 2.725 2.725) (layer F.SilkS) (width 0.12))
    (fp_line (start 2.725 2.725) (end 2.725 2.465) (layer F.SilkS) (width 0.12))
    (fp_line (start 0 2.725) (end -2.725 2.725) (layer F.SilkS) (width 0.12))
    (fp_line (start -2.725 2.725) (end -2.725 2.465) (layer F.SilkS) (width 0.12))
    (fp_line (start 0 -2.725) (end 2.725 -2.725) (layer F.SilkS) (width 0.12))
    (fp_line (start 2.725 -2.725) (end 2.725 -2.465) (layer F.SilkS) (width 0.12))
    (fp_line (start 0 -2.725) (end -2.725 -2.725) (layer F.SilkS) (width 0.12))
    (fp_line (start -2.725 -2.725) (end -2.725 -2.465) (layer F.SilkS) (width 0.12))
    (fp_line (start -2.725 -2.465) (end -4.4 -2.465) (layer F.SilkS) (width 0.12))
    (fp_line (start -1.615 -2.615) (end 2.615 -2.615) (layer F.Fab) (width 0.1))
    (fp_line (start 2.615 -2.615) (end 2.615 2.615) (layer F.Fab) (width 0.1))
    (fp_line (start 2.615 2.615) (end -2.615 2.615) (layer F.Fab) (width 0.1))
    (fp_line (start -2.615 2.615) (end -2.615 -1.615) (layer F.Fab) (width 0.1))
    (fp_line (start -2.615 -1.615) (end -1.615 -2.615) (layer F.Fab) (width 0.1))
    (fp_line (start -4.65 -2.86) (end -4.65 2.86) (layer F.CrtYd) (width 0.05))
    (fp_line (start -4.65 2.86) (end 4.65 2.86) (layer F.CrtYd) (width 0.05))
    (fp_line (start 4.65 2.86) (end 4.65 -2.86) (layer F.CrtYd) (width 0.05))
    (fp_line (start 4.65 -2.86) (end -4.65 -2.86) (layer F.CrtYd) (width 0.05))
    (pad 8 smd roundrect (at 3.6 -1.905) (size 1.6 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 307 "Net-(U10-Pad8)"))
    (pad 7 smd roundrect (at 3.6 -0.635) (size 1.6 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 308 "Net-(U10-Pad7)"))
    (pad 6 smd roundrect (at 3.6 0.635) (size 1.6 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 309 "Net-(U10-Pad6)"))
    (pad 5 smd roundrect (at 3.6 1.905) (size 1.6 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 310 "Net-(U10-Pad5)"))
    (pad 4 smd roundrect (at -3.6 1.905) (size 1.6 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 311 "Net-(U10-Pad4)"))
    (pad 3 smd roundrect (at -3.6 0.635) (size 1.6 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 312 "Net-(U10-Pad3)"))
    (pad 2 smd roundrect (at -3.6 -0.635) (size 1.6 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 313 "Net-(U10-Pad2)"))
    (pad 1 smd roundrect (at -3.6 -1.905) (size 1.6 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 314 "Net-(U10-Pad1)"))
    (model ${KISYS3DMOD}/Package_SO.3dshapes/SOIC-8_5.23x5.23mm_P1.27mm.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Button_Switch_SMD:SW_Push_1P1T_NO_CK_KMR2 (layer B.Cu) (tedit 5A02FC95) (tstamp 5EE63465)
    (at 78 25 270)
    (descr "CK components KMR2 tactile switch http://www.ckswitches.com/media/1479/kmr2.pdf")
    (tags "tactile switch kmr2")
    (path /5C7A02C5/5EFD2740)
    (attr smd)
    (fp_text reference SW1 (at 0 2.45 90) (layer B.SilkS)
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (fp_text value SW_Push (at 0 -2.55 90) (layer B.Fab)
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (fp_text user %R (at 0 2.45 90) (layer B.Fab)
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (fp_line (start -2.1 1.4) (end 2.1 1.4) (layer B.Fab) (width 0.1))
    (fp_line (start 2.1 1.4) (end 2.1 -1.4) (layer B.Fab) (width 0.1))
    (fp_line (start 2.1 -1.4) (end -2.1 -1.4) (layer B.Fab) (width 0.1))
    (fp_line (start -2.1 -1.4) (end -2.1 1.4) (layer B.Fab) (width 0.1))
    (fp_line (start 2.2 -0.05) (end 2.2 0.05) (layer B.SilkS) (width 0.12))
    (fp_line (start -2.8 1.8) (end 2.8 1.8) (layer B.CrtYd) (width 0.05))
    (fp_line (start 2.8 1.8) (end 2.8 -1.8) (layer B.CrtYd) (width 0.05))
    (fp_line (start 2.8 -1.8) (end -2.8 -1.8) (layer B.CrtYd) (width 0.05))
    (fp_line (start -2.8 -1.8) (end -2.8 1.8) (layer B.CrtYd) (width 0.05))
    (fp_circle (center 0 0) (end 0 -0.8) (layer B.Fab) (width 0.1))
    (fp_line (start -2.2 -1.55) (end 2.2 -1.55) (layer B.SilkS) (width 0.12))
    (fp_line (start 2.2 1.55) (end -2.2 1.55) (layer B.SilkS) (width 0.12))
    (fp_line (start -2.2 -0.05) (end -2.2 0.05) (layer B.SilkS) (width 0.12))
    (pad 2 smd rect (at 2.05 -0.8 270) (size 0.9 1) (layers B.Cu B.Paste B.Mask)
      (net 289 "Net-(SW1-Pad2)"))
    (pad 1 smd rect (at 2.05 0.8 270) (size 0.9 1) (layers B.Cu B.Paste B.Mask)
      (net 290 "Net-(SW1-Pad1)"))
    (pad 2 smd rect (at -2.05 -0.8 270) (size 0.9 1) (layers B.Cu B.Paste B.Mask)
      (net 289 "Net-(SW1-Pad2)"))
    (pad 1 smd rect (at -2.05 0.8 270) (size 0.9 1) (layers B.Cu B.Paste B.Mask)
      (net 290 "Net-(SW1-Pad1)"))
    (model ${KISYS3DMOD}/Button_Switch_SMD.3dshapes/SW_Push_1P1T_NO_CK_KMR2.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Resistor_SMD:R_0201_0603Metric (layer F.Cu) (tedit 5B301BBD) (tstamp 5EE6344F)
    (at 72.68 43.88)
    (descr "Resistor SMD 0201 (0603 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: https://www.vishay.com/docs/20052/crcw0201e3.pdf), generated with kicad-footprint-generator")
    (tags resistor)
    (path /5BC231CE/5EFC29C1)
    (attr smd)
    (fp_text reference R1 (at 0 -1.05) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 1K (at 0 1.05) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user %R (at 0 -0.68) (layer F.Fab)
      (effects (font (size 0.25 0.25) (thickness 0.04)))
    )
    (fp_line (start -0.3 0.15) (end -0.3 -0.15) (layer F.Fab) (width 0.1))
    (fp_line (start -0.3 -0.15) (end 0.3 -0.15) (layer F.Fab) (width 0.1))
    (fp_line (start 0.3 -0.15) (end 0.3 0.15) (layer F.Fab) (width 0.1))
    (fp_line (start 0.3 0.15) (end -0.3 0.15) (layer F.Fab) (width 0.1))
    (fp_line (start -0.7 0.35) (end -0.7 -0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start -0.7 -0.35) (end 0.7 -0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.7 -0.35) (end 0.7 0.35) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.7 0.35) (end -0.7 0.35) (layer F.CrtYd) (width 0.05))
    (pad 2 smd roundrect (at 0.32 0) (size 0.46 0.4) (layers F.Cu F.Mask) (roundrect_rratio 0.25)
      (net 288 /FPGA/ADCREFOUT))
    (pad 1 smd roundrect (at -0.32 0) (size 0.46 0.4) (layers F.Cu F.Mask) (roundrect_rratio 0.25)
      (net 287 /FPGA/ADCREF))
    (pad "" smd roundrect (at 0.345 0) (size 0.318 0.36) (layers F.Paste) (roundrect_rratio 0.25))
    (pad "" smd roundrect (at -0.345 0) (size 0.318 0.36) (layers F.Paste) (roundrect_rratio 0.25))
    (model ${KISYS3DMOD}/Resistor_SMD.3dshapes/R_0201_0603Metric.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Capacitor_SMD:C_0402_1005Metric (layer F.Cu) (tedit 5B301BBE) (tstamp 5EE63330)
    (at 70 44)
    (descr "Capacitor SMD 0402 (1005 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: http://www.tortai-tech.com/upload/download/2011102023233369053.pdf), generated with kicad-footprint-generator")
    (tags capacitor)
    (path /5BC231CE/5EFC58B7)
    (attr smd)
    (fp_text reference C7 (at 0 -1.17) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 10nF (at 0 1.17) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user %R (at 0 0) (layer F.Fab)
      (effects (font (size 0.25 0.25) (thickness 0.04)))
    )
    (fp_line (start -0.5 0.25) (end -0.5 -0.25) (layer F.Fab) (width 0.1))
    (fp_line (start -0.5 -0.25) (end 0.5 -0.25) (layer F.Fab) (width 0.1))
    (fp_line (start 0.5 -0.25) (end 0.5 0.25) (layer F.Fab) (width 0.1))
    (fp_line (start 0.5 0.25) (end -0.5 0.25) (layer F.Fab) (width 0.1))
    (fp_line (start -0.93 0.47) (end -0.93 -0.47) (layer F.CrtYd) (width 0.05))
    (fp_line (start -0.93 -0.47) (end 0.93 -0.47) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.93 -0.47) (end 0.93 0.47) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.93 0.47) (end -0.93 0.47) (layer F.CrtYd) (width 0.05))
    (pad 2 smd roundrect (at 0.485 0) (size 0.59 0.64) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 1 GND))
    (pad 1 smd roundrect (at -0.485 0) (size 0.59 0.64) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 287 /FPGA/ADCREF))
    (model ${KISYS3DMOD}/Capacitor_SMD.3dshapes/C_0402_1005Metric.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Connector_PinHeader_1.00mm:PinHeader_1x24_P1.00mm_Vertical (layer F.Cu) (tedit 59FED738) (tstamp 5EE5FC58)
    (at 54 20 90)
    (descr "Through hole straight pin header, 1x24, 1.00mm pitch, single row")
    (tags "Through hole pin header THT 1x24 1.00mm single row")
    (path /5EF7DB79)
    (fp_text reference J3 (at 0 -1.56 90) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value Conn_01x24_Female (at 0 24.56 90) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user %R (at 0 11.5) (layer F.Fab)
      (effects (font (size 0.76 0.76) (thickness 0.114)))
    )
    (fp_line (start -0.3175 -0.5) (end 0.635 -0.5) (layer F.Fab) (width 0.1))
    (fp_line (start 0.635 -0.5) (end 0.635 23.5) (layer F.Fab) (width 0.1))
    (fp_line (start 0.635 23.5) (end -0.635 23.5) (layer F.Fab) (width 0.1))
    (fp_line (start -0.635 23.5) (end -0.635 -0.1825) (layer F.Fab) (width 0.1))
    (fp_line (start -0.635 -0.1825) (end -0.3175 -0.5) (layer F.Fab) (width 0.1))
    (fp_line (start -0.695 23.56) (end -0.394493 23.56) (layer F.SilkS) (width 0.12))
    (fp_line (start 0.394493 23.56) (end 0.695 23.56) (layer F.SilkS) (width 0.12))
    (fp_line (start -0.695 0.685) (end -0.695 23.56) (layer F.SilkS) (width 0.12))
    (fp_line (start 0.695 0.685) (end 0.695 23.56) (layer F.SilkS) (width 0.12))
    (fp_line (start -0.695 0.685) (end -0.608276 0.685) (layer F.SilkS) (width 0.12))
    (fp_line (start 0.608276 0.685) (end 0.695 0.685) (layer F.SilkS) (width 0.12))
    (fp_line (start -0.695 0) (end -0.695 -0.685) (layer F.SilkS) (width 0.12))
    (fp_line (start -0.695 -0.685) (end 0 -0.685) (layer F.SilkS) (width 0.12))
    (fp_line (start -1.15 -1) (end -1.15 24) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.15 24) (end 1.15 24) (layer F.CrtYd) (width 0.05))
    (fp_line (start 1.15 24) (end 1.15 -1) (layer F.CrtYd) (width 0.05))
    (fp_line (start 1.15 -1) (end -1.15 -1) (layer F.CrtYd) (width 0.05))
    (pad 24 thru_hole oval (at 0 23 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 275 "Net-(J3-Pad24)"))
    (pad 23 thru_hole oval (at 0 22 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 264 "Net-(J3-Pad23)"))
    (pad 22 thru_hole oval (at 0 21 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 276 "Net-(J3-Pad22)"))
    (pad 21 thru_hole oval (at 0 20 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 265 "Net-(J3-Pad21)"))
    (pad 20 thru_hole oval (at 0 19 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 277 "Net-(J3-Pad20)"))
    (pad 19 thru_hole oval (at 0 18 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 266 "Net-(J3-Pad19)"))
    (pad 18 thru_hole oval (at 0 17 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 278 "Net-(J3-Pad18)"))
    (pad 17 thru_hole oval (at 0 16 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 267 "Net-(J3-Pad17)"))
    (pad 16 thru_hole oval (at 0 15 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 279 "Net-(J3-Pad16)"))
    (pad 15 thru_hole oval (at 0 14 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 268 "Net-(J3-Pad15)"))
    (pad 14 thru_hole oval (at 0 13 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 280 "Net-(J3-Pad14)"))
    (pad 13 thru_hole oval (at 0 12 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 2 "Net-(J3-Pad13)"))
    (pad 12 thru_hole oval (at 0 11 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 281 "Net-(J3-Pad12)"))
    (pad 11 thru_hole oval (at 0 10 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 269 "Net-(J3-Pad11)"))
    (pad 10 thru_hole oval (at 0 9 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 282 "Net-(J3-Pad10)"))
    (pad 9 thru_hole oval (at 0 8 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 270 "Net-(J3-Pad9)"))
    (pad 8 thru_hole oval (at 0 7 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 283 "Net-(J3-Pad8)"))
    (pad 7 thru_hole oval (at 0 6 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 271 "Net-(J3-Pad7)"))
    (pad 6 thru_hole oval (at 0 5 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 284 "Net-(J3-Pad6)"))
    (pad 5 thru_hole oval (at 0 4 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 272 "Net-(J3-Pad5)"))
    (pad 4 thru_hole oval (at 0 3 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 285 "Net-(J3-Pad4)"))
    (pad 3 thru_hole oval (at 0 2 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 273 "Net-(J3-Pad3)"))
    (pad 2 thru_hole oval (at 0 1 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 286 "Net-(J3-Pad2)"))
    (pad 1 thru_hole rect (at 0 0 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 274 "Net-(J3-Pad1)"))
    (model ${KISYS3DMOD}/Connector_PinHeader_1.00mm.3dshapes/PinHeader_1x24_P1.00mm_Vertical.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Connector_PinHeader_1.00mm:PinHeader_1x24_P1.00mm_Vertical (layer F.Cu) (tedit 59FED738) (tstamp 5EE5FBD0)
    (at 54 40 90)
    (descr "Through hole straight pin header, 1x24, 1.00mm pitch, single row")
    (tags "Through hole pin header THT 1x24 1.00mm single row")
    (path /5EF79A02)
    (fp_text reference J1 (at 0 -1.56 90) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value Conn_01x24_Female (at 0 24.56 90) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user %R (at 0 11.5) (layer F.Fab)
      (effects (font (size 0.76 0.76) (thickness 0.114)))
    )
    (fp_line (start -0.3175 -0.5) (end 0.635 -0.5) (layer F.Fab) (width 0.1))
    (fp_line (start 0.635 -0.5) (end 0.635 23.5) (layer F.Fab) (width 0.1))
    (fp_line (start 0.635 23.5) (end -0.635 23.5) (layer F.Fab) (width 0.1))
    (fp_line (start -0.635 23.5) (end -0.635 -0.1825) (layer F.Fab) (width 0.1))
    (fp_line (start -0.635 -0.1825) (end -0.3175 -0.5) (layer F.Fab) (width 0.1))
    (fp_line (start -0.695 23.56) (end -0.394493 23.56) (layer F.SilkS) (width 0.12))
    (fp_line (start 0.394493 23.56) (end 0.695 23.56) (layer F.SilkS) (width 0.12))
    (fp_line (start -0.695 0.685) (end -0.695 23.56) (layer F.SilkS) (width 0.12))
    (fp_line (start 0.695 0.685) (end 0.695 23.56) (layer F.SilkS) (width 0.12))
    (fp_line (start -0.695 0.685) (end -0.608276 0.685) (layer F.SilkS) (width 0.12))
    (fp_line (start 0.608276 0.685) (end 0.695 0.685) (layer F.SilkS) (width 0.12))
    (fp_line (start -0.695 0) (end -0.695 -0.685) (layer F.SilkS) (width 0.12))
    (fp_line (start -0.695 -0.685) (end 0 -0.685) (layer F.SilkS) (width 0.12))
    (fp_line (start -1.15 -1) (end -1.15 24) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.15 24) (end 1.15 24) (layer F.CrtYd) (width 0.05))
    (fp_line (start 1.15 24) (end 1.15 -1) (layer F.CrtYd) (width 0.05))
    (fp_line (start 1.15 -1) (end -1.15 -1) (layer F.CrtYd) (width 0.05))
    (pad 24 thru_hole oval (at 0 23 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 239 "Net-(J1-Pad24)"))
    (pad 23 thru_hole oval (at 0 22 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 238 "Net-(J1-Pad23)"))
    (pad 22 thru_hole oval (at 0 21 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 237 "Net-(J1-Pad22)"))
    (pad 21 thru_hole oval (at 0 20 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 236 "Net-(J1-Pad21)"))
    (pad 20 thru_hole oval (at 0 19 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 235 "Net-(J1-Pad20)"))
    (pad 19 thru_hole oval (at 0 18 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 234 "Net-(J1-Pad19)"))
    (pad 18 thru_hole oval (at 0 17 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 233 "Net-(J1-Pad18)"))
    (pad 17 thru_hole oval (at 0 16 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 232 "Net-(J1-Pad17)"))
    (pad 16 thru_hole oval (at 0 15 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 231 "Net-(J1-Pad16)"))
    (pad 15 thru_hole oval (at 0 14 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 230 "Net-(J1-Pad15)"))
    (pad 14 thru_hole oval (at 0 13 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 229 "Net-(J1-Pad14)"))
    (pad 13 thru_hole oval (at 0 12 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 228 "Net-(J1-Pad13)"))
    (pad 12 thru_hole oval (at 0 11 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 227 "Net-(J1-Pad12)"))
    (pad 11 thru_hole oval (at 0 10 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 226 "Net-(J1-Pad11)"))
    (pad 10 thru_hole oval (at 0 9 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 225 "Net-(J1-Pad10)"))
    (pad 9 thru_hole oval (at 0 8 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 224 "Net-(J1-Pad9)"))
    (pad 8 thru_hole oval (at 0 7 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 223 "Net-(J1-Pad8)"))
    (pad 7 thru_hole oval (at 0 6 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 222 "Net-(J1-Pad7)"))
    (pad 6 thru_hole oval (at 0 5 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 221 "Net-(J1-Pad6)"))
    (pad 5 thru_hole oval (at 0 4 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 220 "Net-(J1-Pad5)"))
    (pad 4 thru_hole oval (at 0 3 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 219 "Net-(J1-Pad4)"))
    (pad 3 thru_hole oval (at 0 2 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 218 "Net-(J1-Pad3)"))
    (pad 2 thru_hole oval (at 0 1 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 217 "Net-(J1-Pad2)"))
    (pad 1 thru_hole rect (at 0 0 90) (size 0.85 0.85) (drill 0.5) (layers *.Cu *.Mask)
      (net 216 "Net-(J1-Pad1)"))
    (model ${KISYS3DMOD}/Connector_PinHeader_1.00mm.3dshapes/PinHeader_1x24_P1.00mm_Vertical.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module fpc_cam24:FPC_24_CAM (layer B.Cu) (tedit 0) (tstamp 5EE5BB85)
    (at 53 30 90)
    (path /5BC231CE/5EEDB738)
    (attr smd)
    (fp_text reference J2 (at 0 -2.45 -90) (layer B.SilkS)
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (fp_text value CAM (at 0 -3.6 -90) (layer B.Fab)
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (fp_line (start -8.7 1.7) (end -8.7 -2.65) (layer B.CrtYd) (width 0.05))
    (fp_line (start -8.7 -2.65) (end 8.7 -2.65) (layer B.CrtYd) (width 0.05))
    (fp_line (start 8.7 1.7) (end 8.7 -2.65) (layer B.CrtYd) (width 0.05))
    (fp_line (start -8.7 1.7) (end 8.7 1.7) (layer B.CrtYd) (width 0.05))
    (fp_line (start 6 -0.06) (end 6 1.48) (layer B.SilkS) (width 0.12))
    (fp_line (start -6 -0.06) (end -6 1.48) (layer B.SilkS) (width 0.12))
    (fp_line (start 8.46 -0.06) (end 6 -0.06) (layer B.SilkS) (width 0.12))
    (fp_line (start -8.46 -0.06) (end -6 -0.06) (layer B.SilkS) (width 0.12))
    (fp_line (start 8.46 -2.42) (end 8.46 -0.06) (layer B.SilkS) (width 0.12))
    (fp_line (start -8.46 -2.42) (end -8.46 -0.06) (layer B.SilkS) (width 0.12))
    (fp_line (start 6 -2.42) (end 8.46 -2.42) (layer B.SilkS) (width 0.12))
    (fp_line (start -6 -2.42) (end -8.46 -2.42) (layer B.SilkS) (width 0.12))
    (fp_line (start 6 -1.48) (end 6 -2.42) (layer B.SilkS) (width 0.12))
    (fp_line (start -6 -1.48) (end -6 -2.42) (layer B.SilkS) (width 0.12))
    (fp_line (start -6 -1.48) (end 6 -1.48) (layer B.SilkS) (width 0.12))
    (fp_line (start -6 1.48) (end 6 1.48) (layer B.SilkS) (width 0.12))
    (pad 1 smd rect (at -5.75 0 90) (size 0.3 2.6) (layers B.Cu B.Paste B.Mask)
      (net 240 /FPGA/STROBE))
    (pad 2 smd rect (at -5.25 0 90) (size 0.3 2.6) (layers B.Cu B.Paste B.Mask)
      (net 241 "Net-(J2-Pad2)"))
    (pad 3 smd rect (at -4.75 0 90) (size 0.3 2.6) (layers B.Cu B.Paste B.Mask)
      (net 242 /FPGA/CSI_I2C_SDA))
    (pad 4 smd rect (at -4.25 0 90) (size 0.3 2.6) (layers B.Cu B.Paste B.Mask)
      (net 243 /FPGA/CAM_AVDD))
    (pad 5 smd rect (at -3.75 0 90) (size 0.3 2.6) (layers B.Cu B.Paste B.Mask)
      (net 244 /FPGA/CSI_I2C_SCL))
    (pad 6 smd rect (at -3.25 0 90) (size 0.3 2.6) (layers B.Cu B.Paste B.Mask)
      (net 245 /FPGA/~CSI_RST))
    (pad 7 smd rect (at -2.75 0 90) (size 0.3 2.6) (layers B.Cu B.Paste B.Mask)
      (net 246 /FPGA/CSI_VSYNC))
    (pad 8 smd rect (at -2.25 0 90) (size 0.3 2.6) (layers B.Cu B.Paste B.Mask)
      (net 247 /FPGA/CSI_PWDN))
    (pad 9 smd rect (at -1.75 0 90) (size 0.3 2.6) (layers B.Cu B.Paste B.Mask)
      (net 248 /FPGA/CSI_HSYNC))
    (pad 10 smd rect (at -1.25 0 90) (size 0.3 2.6) (layers B.Cu B.Paste B.Mask)
      (net 249 "Net-(J2-Pad10)"))
    (pad 11 smd rect (at -0.75 0 90) (size 0.3 2.6) (layers B.Cu B.Paste B.Mask)
      (net 250 /FPGA/CAM_DOVDD))
    (pad 12 smd rect (at -0.25 0 90) (size 0.3 2.6) (layers B.Cu B.Paste B.Mask)
      (net 251 /FPGA/CSI_Y9))
    (pad 13 smd rect (at 0.25 0 90) (size 0.3 2.6) (layers B.Cu B.Paste B.Mask)
      (net 252 "Net-(J2-Pad13)"))
    (pad 14 smd rect (at 0.75 0 90) (size 0.3 2.6) (layers B.Cu B.Paste B.Mask)
      (net 253 /FPGA/CSI_Y8))
    (pad 15 smd rect (at 1.25 0 90) (size 0.3 2.6) (layers B.Cu B.Paste B.Mask)
      (net 254 "Net-(J2-Pad15)"))
    (pad 16 smd rect (at 1.75 0 90) (size 0.3 2.6) (layers B.Cu B.Paste B.Mask)
      (net 255 /FPGA/CSI_Y7))
    (pad 17 smd rect (at 2.25 0 90) (size 0.3 2.6) (layers B.Cu B.Paste B.Mask)
      (net 256 /FPGA/CSI_PCLK))
    (pad 18 smd rect (at 2.75 0 90) (size 0.3 2.6) (layers B.Cu B.Paste B.Mask)
      (net 257 /FPGA/CSI_Y6))
    (pad 19 smd rect (at 3.25 0 90) (size 0.3 2.6) (layers B.Cu B.Paste B.Mask)
      (net 258 /FPGA/CSI_Y2))
    (pad 20 smd rect (at 3.75 0 90) (size 0.3 2.6) (layers B.Cu B.Paste B.Mask)
      (net 259 /FPGA/CSI_Y3))
    (pad 21 smd rect (at 4.25 0 90) (size 0.3 2.6) (layers B.Cu B.Paste B.Mask)
      (net 260 /FPGA/CSI_Y5))
    (pad 22 smd rect (at 4.75 0 90) (size 0.3 2.6) (layers B.Cu B.Paste B.Mask)
      (net 261 /FPGA/CSI_Y4))
    (pad 23 smd rect (at 5.25 0 90) (size 0.3 2.6) (layers B.Cu B.Paste B.Mask)
      (net 262 /FPGA/CSI_Y1))
    (pad 24 smd rect (at 5.75 0 90) (size 0.3 2.6) (layers B.Cu B.Paste B.Mask)
      (net 263 /FPGA/CSI_Y0))
    (pad 0 smd rect (at -7.35 -1.3 90) (size 1.5 2) (layers B.Cu B.Paste B.Mask))
    (pad 0 smd rect (at 7.35 -1.3 90) (size 1.5 2) (layers B.Cu B.Paste B.Mask))
  )

  (module Connector_PinHeader_2.54mm:PinHeader_1x01_P2.54mm_Vertical (layer B.Cu) (tedit 59FED5CC) (tstamp 5EE53A30)
    (at 78 30)
    (descr "Through hole straight pin header, 1x01, 2.54mm pitch, single row")
    (tags "Through hole pin header THT 1x01 2.54mm single row")
    (path /5C7A02C5/5F0A52BA)
    (fp_text reference TP1 (at 0 2.33) (layer B.SilkS)
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (fp_text value TestPoint (at 0 -2.33) (layer B.Fab)
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (fp_text user %R (at 0 0 -90) (layer B.Fab)
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (fp_line (start -0.635 1.27) (end 1.27 1.27) (layer B.Fab) (width 0.1))
    (fp_line (start 1.27 1.27) (end 1.27 -1.27) (layer B.Fab) (width 0.1))
    (fp_line (start 1.27 -1.27) (end -1.27 -1.27) (layer B.Fab) (width 0.1))
    (fp_line (start -1.27 -1.27) (end -1.27 0.635) (layer B.Fab) (width 0.1))
    (fp_line (start -1.27 0.635) (end -0.635 1.27) (layer B.Fab) (width 0.1))
    (fp_line (start -1.33 -1.33) (end 1.33 -1.33) (layer B.SilkS) (width 0.12))
    (fp_line (start -1.33 -1.27) (end -1.33 -1.33) (layer B.SilkS) (width 0.12))
    (fp_line (start 1.33 -1.27) (end 1.33 -1.33) (layer B.SilkS) (width 0.12))
    (fp_line (start -1.33 -1.27) (end 1.33 -1.27) (layer B.SilkS) (width 0.12))
    (fp_line (start -1.33 0) (end -1.33 1.33) (layer B.SilkS) (width 0.12))
    (fp_line (start -1.33 1.33) (end 0 1.33) (layer B.SilkS) (width 0.12))
    (fp_line (start -1.8 1.8) (end -1.8 -1.8) (layer B.CrtYd) (width 0.05))
    (fp_line (start -1.8 -1.8) (end 1.8 -1.8) (layer B.CrtYd) (width 0.05))
    (fp_line (start 1.8 -1.8) (end 1.8 1.8) (layer B.CrtYd) (width 0.05))
    (fp_line (start 1.8 1.8) (end -1.8 1.8) (layer B.CrtYd) (width 0.05))
    (pad 1 thru_hole rect (at 0 0) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
      (net 4 "Net-(TP1-Pad1)"))
    (model ${KISYS3DMOD}/Connector_PinHeader_2.54mm.3dshapes/PinHeader_1x01_P2.54mm_Vertical.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Package_SO:SSOP-8_3.9x5.05mm_P1.27mm (layer F.Cu) (tedit 5D9F72B1) (tstamp 5EE53C93)
    (at 60 24 180)
    (descr "SSOP, 8 Pin (http://www.fujitsu.com/downloads/MICRO/fsa/pdf/products/memory/fram/MB85RS16-DS501-00014-6v0-E.pdf), generated with kicad-footprint-generator ipc_gullwing_generator.py")
    (tags "SSOP SO")
    (path /5BC231CE/5F077D32)
    (attr smd)
    (fp_text reference U9 (at 0 -3.48) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value LY68L6400SLIT (at 0 3.48) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user %R (at 0 0) (layer F.Fab)
      (effects (font (size 0.98 0.98) (thickness 0.15)))
    )
    (fp_line (start 0 2.635) (end 1.95 2.635) (layer F.SilkS) (width 0.12))
    (fp_line (start 0 2.635) (end -1.95 2.635) (layer F.SilkS) (width 0.12))
    (fp_line (start 0 -2.635) (end 1.95 -2.635) (layer F.SilkS) (width 0.12))
    (fp_line (start 0 -2.635) (end -3.45 -2.635) (layer F.SilkS) (width 0.12))
    (fp_line (start -0.975 -2.525) (end 1.95 -2.525) (layer F.Fab) (width 0.1))
    (fp_line (start 1.95 -2.525) (end 1.95 2.525) (layer F.Fab) (width 0.1))
    (fp_line (start 1.95 2.525) (end -1.95 2.525) (layer F.Fab) (width 0.1))
    (fp_line (start -1.95 2.525) (end -1.95 -1.55) (layer F.Fab) (width 0.1))
    (fp_line (start -1.95 -1.55) (end -0.975 -2.525) (layer F.Fab) (width 0.1))
    (fp_line (start -3.7 -2.78) (end -3.7 2.78) (layer F.CrtYd) (width 0.05))
    (fp_line (start -3.7 2.78) (end 3.7 2.78) (layer F.CrtYd) (width 0.05))
    (fp_line (start 3.7 2.78) (end 3.7 -2.78) (layer F.CrtYd) (width 0.05))
    (fp_line (start 3.7 -2.78) (end -3.7 -2.78) (layer F.CrtYd) (width 0.05))
    (pad 8 smd roundrect (at 2.675 -1.905 180) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 3 VIO))
    (pad 7 smd roundrect (at 2.675 -0.635 180) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 110 /FPGA/RAM4_SIO4))
    (pad 6 smd roundrect (at 2.675 0.635 180) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 137 /FPGA/RAM4_SCLK))
    (pad 5 smd roundrect (at 2.675 1.905 180) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 123 /FPGA/RAM4_SIO0))
    (pad 4 smd roundrect (at -2.675 1.905 180) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 1 GND))
    (pad 3 smd roundrect (at -2.675 0.635 180) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 96 /FPGA/RAM4_SIO3))
    (pad 2 smd roundrect (at -2.675 -0.635 180) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 135 /FPGA/RAM4_SIO1))
    (pad 1 smd roundrect (at -2.675 -1.905 180) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 136 /FPGA/RAM4_CE))
    (model ${KISYS3DMOD}/Package_SO.3dshapes/SSOP-8_3.9x5.05mm_P1.27mm.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Package_SO:SSOP-8_3.9x5.05mm_P1.27mm (layer F.Cu) (tedit 5D9F72B1) (tstamp 5EE53C79)
    (at 76 24 180)
    (descr "SSOP, 8 Pin (http://www.fujitsu.com/downloads/MICRO/fsa/pdf/products/memory/fram/MB85RS16-DS501-00014-6v0-E.pdf), generated with kicad-footprint-generator ipc_gullwing_generator.py")
    (tags "SSOP SO")
    (path /5BC231CE/5F06F219)
    (attr smd)
    (fp_text reference U8 (at 0 -3.48) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value LY68L6400SLIT (at 0 3.48) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user %R (at 0 0) (layer F.Fab)
      (effects (font (size 0.98 0.98) (thickness 0.15)))
    )
    (fp_line (start 0 2.635) (end 1.95 2.635) (layer F.SilkS) (width 0.12))
    (fp_line (start 0 2.635) (end -1.95 2.635) (layer F.SilkS) (width 0.12))
    (fp_line (start 0 -2.635) (end 1.95 -2.635) (layer F.SilkS) (width 0.12))
    (fp_line (start 0 -2.635) (end -3.45 -2.635) (layer F.SilkS) (width 0.12))
    (fp_line (start -0.975 -2.525) (end 1.95 -2.525) (layer F.Fab) (width 0.1))
    (fp_line (start 1.95 -2.525) (end 1.95 2.525) (layer F.Fab) (width 0.1))
    (fp_line (start 1.95 2.525) (end -1.95 2.525) (layer F.Fab) (width 0.1))
    (fp_line (start -1.95 2.525) (end -1.95 -1.55) (layer F.Fab) (width 0.1))
    (fp_line (start -1.95 -1.55) (end -0.975 -2.525) (layer F.Fab) (width 0.1))
    (fp_line (start -3.7 -2.78) (end -3.7 2.78) (layer F.CrtYd) (width 0.05))
    (fp_line (start -3.7 2.78) (end 3.7 2.78) (layer F.CrtYd) (width 0.05))
    (fp_line (start 3.7 2.78) (end 3.7 -2.78) (layer F.CrtYd) (width 0.05))
    (fp_line (start 3.7 -2.78) (end -3.7 -2.78) (layer F.CrtYd) (width 0.05))
    (pad 8 smd roundrect (at 2.675 -1.905 180) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 3 VIO))
    (pad 7 smd roundrect (at 2.675 -0.635 180) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 67 /FPGA/RAM3_SIO4))
    (pad 6 smd roundrect (at 2.675 0.635 180) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 83 /FPGA/RAM3_SCLK))
    (pad 5 smd roundrect (at 2.675 1.905 180) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 84 /FPGA/RAM3_SIO0))
    (pad 4 smd roundrect (at -2.675 1.905 180) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 1 GND))
    (pad 3 smd roundrect (at -2.675 0.635 180) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 62 /FPGA/RAM3_SIO3))
    (pad 2 smd roundrect (at -2.675 -0.635 180) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 76 /FPGA/RAM3_SIO1))
    (pad 1 smd roundrect (at -2.675 -1.905 180) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 82 /FPGA/RAM3_CE))
    (model ${KISYS3DMOD}/Package_SO.3dshapes/SSOP-8_3.9x5.05mm_P1.27mm.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Package_SO:SSOP-8_3.9x5.05mm_P1.27mm (layer F.Cu) (tedit 5D9F72B1) (tstamp 5EE64E9D)
    (at 66 36)
    (descr "SSOP, 8 Pin (http://www.fujitsu.com/downloads/MICRO/fsa/pdf/products/memory/fram/MB85RS16-DS501-00014-6v0-E.pdf), generated with kicad-footprint-generator ipc_gullwing_generator.py")
    (tags "SSOP SO")
    (path /5BC231CE/5F04139F)
    (attr smd)
    (fp_text reference U7 (at 0 -3.48) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value LY68L6400SLIT (at 0 3.48) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user %R (at 0 0) (layer F.Fab)
      (effects (font (size 0.98 0.98) (thickness 0.15)))
    )
    (fp_line (start 0 2.635) (end 1.95 2.635) (layer F.SilkS) (width 0.12))
    (fp_line (start 0 2.635) (end -1.95 2.635) (layer F.SilkS) (width 0.12))
    (fp_line (start 0 -2.635) (end 1.95 -2.635) (layer F.SilkS) (width 0.12))
    (fp_line (start 0 -2.635) (end -3.45 -2.635) (layer F.SilkS) (width 0.12))
    (fp_line (start -0.975 -2.525) (end 1.95 -2.525) (layer F.Fab) (width 0.1))
    (fp_line (start 1.95 -2.525) (end 1.95 2.525) (layer F.Fab) (width 0.1))
    (fp_line (start 1.95 2.525) (end -1.95 2.525) (layer F.Fab) (width 0.1))
    (fp_line (start -1.95 2.525) (end -1.95 -1.55) (layer F.Fab) (width 0.1))
    (fp_line (start -1.95 -1.55) (end -0.975 -2.525) (layer F.Fab) (width 0.1))
    (fp_line (start -3.7 -2.78) (end -3.7 2.78) (layer F.CrtYd) (width 0.05))
    (fp_line (start -3.7 2.78) (end 3.7 2.78) (layer F.CrtYd) (width 0.05))
    (fp_line (start 3.7 2.78) (end 3.7 -2.78) (layer F.CrtYd) (width 0.05))
    (fp_line (start 3.7 -2.78) (end -3.7 -2.78) (layer F.CrtYd) (width 0.05))
    (pad 8 smd roundrect (at 2.675 -1.905) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 3 VIO))
    (pad 7 smd roundrect (at 2.675 -0.635) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 81 /FPGA/RAM2_SIO4))
    (pad 6 smd roundrect (at 2.675 0.635) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 48 /FPGA/RAM2_SCLK))
    (pad 5 smd roundrect (at 2.675 1.905) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 90 /FPGA/RAM2_SIO0))
    (pad 4 smd roundrect (at -2.675 1.905) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 1 GND))
    (pad 3 smd roundrect (at -2.675 0.635) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 89 /FPGA/RAM2_SIO3))
    (pad 2 smd roundrect (at -2.675 -0.635) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 100 /FPGA/RAM2_SIO1))
    (pad 1 smd roundrect (at -2.675 -1.905) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 49 /FPGA/RAM2_CE))
    (model ${KISYS3DMOD}/Package_SO.3dshapes/SSOP-8_3.9x5.05mm_P1.27mm.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Package_SO:SSOP-8_3.9x5.05mm_P1.27mm (layer F.Cu) (tedit 5D9F72B1) (tstamp 5EE53C45)
    (at 68 24 180)
    (descr "SSOP, 8 Pin (http://www.fujitsu.com/downloads/MICRO/fsa/pdf/products/memory/fram/MB85RS16-DS501-00014-6v0-E.pdf), generated with kicad-footprint-generator ipc_gullwing_generator.py")
    (tags "SSOP SO")
    (path /5BC231CE/5F084D13)
    (attr smd)
    (fp_text reference U6 (at 0 -3.48) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value LY68L6400SLIT (at 0 3.48) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user %R (at 0 0) (layer F.Fab)
      (effects (font (size 0.98 0.98) (thickness 0.15)))
    )
    (fp_line (start 0 2.635) (end 1.95 2.635) (layer F.SilkS) (width 0.12))
    (fp_line (start 0 2.635) (end -1.95 2.635) (layer F.SilkS) (width 0.12))
    (fp_line (start 0 -2.635) (end 1.95 -2.635) (layer F.SilkS) (width 0.12))
    (fp_line (start 0 -2.635) (end -3.45 -2.635) (layer F.SilkS) (width 0.12))
    (fp_line (start -0.975 -2.525) (end 1.95 -2.525) (layer F.Fab) (width 0.1))
    (fp_line (start 1.95 -2.525) (end 1.95 2.525) (layer F.Fab) (width 0.1))
    (fp_line (start 1.95 2.525) (end -1.95 2.525) (layer F.Fab) (width 0.1))
    (fp_line (start -1.95 2.525) (end -1.95 -1.55) (layer F.Fab) (width 0.1))
    (fp_line (start -1.95 -1.55) (end -0.975 -2.525) (layer F.Fab) (width 0.1))
    (fp_line (start -3.7 -2.78) (end -3.7 2.78) (layer F.CrtYd) (width 0.05))
    (fp_line (start -3.7 2.78) (end 3.7 2.78) (layer F.CrtYd) (width 0.05))
    (fp_line (start 3.7 2.78) (end 3.7 -2.78) (layer F.CrtYd) (width 0.05))
    (fp_line (start 3.7 -2.78) (end -3.7 -2.78) (layer F.CrtYd) (width 0.05))
    (pad 8 smd roundrect (at 2.675 -1.905 180) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 3 VIO))
    (pad 7 smd roundrect (at 2.675 -0.635 180) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 47 /FPGA/RAM1_SIO4))
    (pad 6 smd roundrect (at 2.675 0.635 180) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 53 /FPGA/RAM1_SCLK))
    (pad 5 smd roundrect (at 2.675 1.905 180) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 55 /FPGA/RAM1_SIO0))
    (pad 4 smd roundrect (at -2.675 1.905 180) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 1 GND))
    (pad 3 smd roundrect (at -2.675 0.635 180) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 54 /FPGA/RAM1_SIO3))
    (pad 2 smd roundrect (at -2.675 -0.635 180) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 56 /FPGA/RAM1_SIO1))
    (pad 1 smd roundrect (at -2.675 -1.905 180) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 61 /FPGA/RAM1_CE))
    (model ${KISYS3DMOD}/Package_SO.3dshapes/SSOP-8_3.9x5.05mm_P1.27mm.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Sensor_Motion:InvenSense_QFN-24_3x3mm_P0.4mm (layer F.Cu) (tedit 5B5A6A65) (tstamp 5EE53C2B)
    (at 53 26)
    (descr "24-Lead Plastic QFN (3mm x 3mm); Pitch 0.4mm; EP 1.7x1.54mm; for InvenSense motion sensors; keepout area marked (Package see: https://store.invensense.com/datasheets/invensense/MPU9250REV1.0.pdf; See also https://www.invensense.com/wp-content/uploads/2015/02/InvenSense-MEMS-Handling.pdf)")
    (tags "QFN 0.4")
    (path /5BC231CE/5F0AB3A9)
    (attr smd)
    (fp_text reference U5 (at 0 -3.25) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value ICM-20948 (at 0 3.25) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user Component (at 0 0.55) (layer Cmts.User)
      (effects (font (size 0.2 0.2) (thickness 0.04)))
    )
    (fp_text user "Directly Below" (at 0 0.25) (layer Cmts.User)
      (effects (font (size 0.2 0.2) (thickness 0.04)))
    )
    (fp_text user "No Copper" (at 0 -0.1) (layer Cmts.User)
      (effects (font (size 0.2 0.2) (thickness 0.04)))
    )
    (fp_text user KEEPOUT (at 0 -0.5) (layer Cmts.User)
      (effects (font (size 0.2 0.2) (thickness 0.04)))
    )
    (fp_text user %R (at 0 0) (layer F.Fab)
      (effects (font (size 0.7 0.7) (thickness 0.105)))
    )
    (fp_line (start -0.5 -1.5) (end 1.5 -1.5) (layer F.Fab) (width 0.15))
    (fp_line (start 1.5 -1.5) (end 1.5 1.5) (layer F.Fab) (width 0.15))
    (fp_line (start 1.5 1.5) (end -1.5 1.5) (layer F.Fab) (width 0.15))
    (fp_line (start -1.5 1.5) (end -1.5 -0.5) (layer F.Fab) (width 0.15))
    (fp_line (start -1.5 -0.5) (end -0.5 -1.5) (layer F.Fab) (width 0.15))
    (fp_line (start 2.05 -2.05) (end 2.05 2.05) (layer F.CrtYd) (width 0.05))
    (fp_line (start 2.05 2.05) (end -2.05 2.05) (layer F.CrtYd) (width 0.05))
    (fp_line (start -2.05 2.05) (end -2.05 -2.05) (layer F.CrtYd) (width 0.05))
    (fp_line (start -2.05 -2.05) (end 2.05 -2.05) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.6 1.6) (end -1.6 1.2) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.6 1.6) (end -1.2 1.6) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.6 1.6) (end 1.6 1.2) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.6 1.6) (end 1.2 1.6) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.6 -1.6) (end 1.6 -1.2) (layer F.SilkS) (width 0.15))
    (fp_line (start 1.6 -1.6) (end 1.2 -1.6) (layer F.SilkS) (width 0.15))
    (fp_line (start -1.6 -1.6) (end -1.2 -1.6) (layer F.SilkS) (width 0.15))
    (fp_line (start -0.875 -0.795) (end 0.875 -0.795) (layer Dwgs.User) (width 0.05))
    (fp_line (start -0.875 -0.795) (end -0.875 0.795) (layer Dwgs.User) (width 0.05))
    (fp_line (start -0.875 0.795) (end 0.875 0.795) (layer Dwgs.User) (width 0.05))
    (fp_line (start 0.875 -0.795) (end 0.875 0.795) (layer Dwgs.User) (width 0.05))
    (fp_line (start 0.875 0.295) (end 0.375 0.795) (layer Dwgs.User) (width 0.05))
    (fp_line (start 0.875 -0.205) (end -0.125 0.795) (layer Dwgs.User) (width 0.05))
    (fp_line (start 0.875 -0.705) (end -0.625 0.795) (layer Dwgs.User) (width 0.05))
    (fp_line (start 0.465 -0.795) (end -0.875 0.545) (layer Dwgs.User) (width 0.05))
    (fp_line (start -0.035 -0.795) (end -0.875 0.045) (layer Dwgs.User) (width 0.05))
    (fp_line (start -0.535 -0.795) (end -0.875 -0.455) (layer Dwgs.User) (width 0.05))
    (pad 24 smd roundrect (at -1 -1.5 90) (size 0.55 0.2) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 193 "Net-(U5-Pad24)"))
    (pad 23 smd roundrect (at -0.6 -1.5 90) (size 0.55 0.2) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 194 "Net-(U5-Pad23)"))
    (pad 22 smd roundrect (at -0.2 -1.5 90) (size 0.55 0.2) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 195 "Net-(U5-Pad22)"))
    (pad 21 smd roundrect (at 0.2 -1.5 90) (size 0.55 0.2) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 196 "Net-(U5-Pad21)"))
    (pad 20 smd roundrect (at 0.6 -1.5 90) (size 0.55 0.2) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 197 "Net-(U5-Pad18)"))
    (pad 19 smd roundrect (at 1 -1.5 90) (size 0.55 0.2) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 198 "Net-(U5-Pad19)"))
    (pad 18 smd roundrect (at 1.5 -1) (size 0.55 0.2) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 197 "Net-(U5-Pad18)"))
    (pad 17 smd roundrect (at 1.5 -0.6) (size 0.55 0.2) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 199 "Net-(U5-Pad17)"))
    (pad 16 smd roundrect (at 1.5 -0.2) (size 0.55 0.2) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 200 "Net-(U5-Pad16)"))
    (pad 15 smd roundrect (at 1.5 0.2) (size 0.55 0.2) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 201 "Net-(U5-Pad15)"))
    (pad 14 smd roundrect (at 1.5 0.6) (size 0.55 0.2) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 202 "Net-(U5-Pad14)"))
    (pad 13 smd roundrect (at 1.5 1) (size 0.55 0.2) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 203 "Net-(U5-Pad13)"))
    (pad 12 smd roundrect (at 1 1.5 90) (size 0.55 0.2) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 204 "Net-(U5-Pad12)"))
    (pad 11 smd roundrect (at 0.6 1.5 90) (size 0.55 0.2) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 205 "Net-(U5-Pad11)"))
    (pad 10 smd roundrect (at 0.2 1.5 90) (size 0.55 0.2) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 206 "Net-(U5-Pad10)"))
    (pad 9 smd roundrect (at -0.2 1.5 90) (size 0.55 0.2) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 207 "Net-(U5-Pad9)"))
    (pad 8 smd roundrect (at -0.6 1.5 90) (size 0.55 0.2) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 208 "Net-(U5-Pad8)"))
    (pad 7 smd roundrect (at -1 1.5 90) (size 0.55 0.2) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 209 "Net-(U5-Pad7)"))
    (pad 6 smd roundrect (at -1.5 1) (size 0.55 0.2) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 210 "Net-(U5-Pad6)"))
    (pad 5 smd roundrect (at -1.5 0.6) (size 0.55 0.2) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 211 "Net-(U5-Pad5)"))
    (pad 4 smd roundrect (at -1.5 0.2) (size 0.55 0.2) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 212 "Net-(U5-Pad4)"))
    (pad 3 smd roundrect (at -1.5 -0.2) (size 0.55 0.2) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 213 "Net-(U5-Pad3)"))
    (pad 2 smd roundrect (at -1.5 -0.6) (size 0.55 0.2) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 214 "Net-(U5-Pad2)"))
    (pad 1 smd roundrect (at -1.5 -1) (size 0.55 0.2) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 215 "Net-(U5-Pad1)"))
    (model ${KISYS3DMOD}/Package_DFN_QFN.3dshapes/QFN-24_3x3mm_P0.4mm_EP1.7x1.54mm.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Package_SO:SSOP-8_3.9x5.05mm_P1.27mm (layer F.Cu) (tedit 5D9F72B1) (tstamp 5EE64EE8)
    (at 58 36)
    (descr "SSOP, 8 Pin (http://www.fujitsu.com/downloads/MICRO/fsa/pdf/products/memory/fram/MB85RS16-DS501-00014-6v0-E.pdf), generated with kicad-footprint-generator ipc_gullwing_generator.py")
    (tags "SSOP SO")
    (path /5BC231CE/5F084CF4)
    (attr smd)
    (fp_text reference U4 (at 0 -3.48) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value LY68L6400SLIT (at 0 3.48) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user %R (at 0 0) (layer F.Fab)
      (effects (font (size 0.98 0.98) (thickness 0.15)))
    )
    (fp_line (start 0 2.635) (end 1.95 2.635) (layer F.SilkS) (width 0.12))
    (fp_line (start 0 2.635) (end -1.95 2.635) (layer F.SilkS) (width 0.12))
    (fp_line (start 0 -2.635) (end 1.95 -2.635) (layer F.SilkS) (width 0.12))
    (fp_line (start 0 -2.635) (end -3.45 -2.635) (layer F.SilkS) (width 0.12))
    (fp_line (start -0.975 -2.525) (end 1.95 -2.525) (layer F.Fab) (width 0.1))
    (fp_line (start 1.95 -2.525) (end 1.95 2.525) (layer F.Fab) (width 0.1))
    (fp_line (start 1.95 2.525) (end -1.95 2.525) (layer F.Fab) (width 0.1))
    (fp_line (start -1.95 2.525) (end -1.95 -1.55) (layer F.Fab) (width 0.1))
    (fp_line (start -1.95 -1.55) (end -0.975 -2.525) (layer F.Fab) (width 0.1))
    (fp_line (start -3.7 -2.78) (end -3.7 2.78) (layer F.CrtYd) (width 0.05))
    (fp_line (start -3.7 2.78) (end 3.7 2.78) (layer F.CrtYd) (width 0.05))
    (fp_line (start 3.7 2.78) (end 3.7 -2.78) (layer F.CrtYd) (width 0.05))
    (fp_line (start 3.7 -2.78) (end -3.7 -2.78) (layer F.CrtYd) (width 0.05))
    (pad 8 smd roundrect (at 2.675 -1.905) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 3 VIO))
    (pad 7 smd roundrect (at 2.675 -0.635) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 63 /FPGA/RAM0_SIO4))
    (pad 6 smd roundrect (at 2.675 0.635) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 68 /FPGA/RAM0_SCLK))
    (pad 5 smd roundrect (at 2.675 1.905) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 77 /FPGA/RAM0_SIO0))
    (pad 4 smd roundrect (at -2.675 1.905) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 1 GND))
    (pad 3 smd roundrect (at -2.675 0.635) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 69 /FPGA/RAM0_SIO3))
    (pad 2 smd roundrect (at -2.675 -0.635) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 70 /FPGA/RAM0_SIO1))
    (pad 1 smd roundrect (at -2.675 -1.905) (size 1.55 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 75 /FPGA/RAM0_CE))
    (model ${KISYS3DMOD}/Package_SO.3dshapes/SSOP-8_3.9x5.05mm_P1.27mm.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Package_LGA:Bosch_LGA-8_2x2.5mm_P0.65mm_ClockwisePinNumbering (layer F.Cu) (tedit 5A2F92D2) (tstamp 5EE53BD6)
    (at 53 31)
    (descr "LGA-8, https://ae-bst.resource.bosch.com/media/_tech/media/datasheets/BST-BMP280-DS001-18.pdf")
    (tags "lga land grid array")
    (path /5BC231CE/5F0AB3A3)
    (attr smd)
    (fp_text reference U3 (at 0 -3.1 180) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value BMP280 (at 0 3.1 180) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user %R (at 0 0 180) (layer F.Fab)
      (effects (font (size 0.5 0.5) (thickness 0.075)))
    )
    (fp_line (start -1.35 1.1) (end -0.87 1.1) (layer F.SilkS) (width 0.1))
    (fp_line (start -1.55 -1.3) (end 1.55 -1.3) (layer F.CrtYd) (width 0.05))
    (fp_line (start 1.55 -1.3) (end 1.55 1.3) (layer F.CrtYd) (width 0.05))
    (fp_line (start 1.55 1.3) (end -1.55 1.3) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.55 1.3) (end -1.55 -1.3) (layer F.CrtYd) (width 0.05))
    (fp_line (start -1.25 1) (end 1.25 1) (layer F.Fab) (width 0.1))
    (fp_line (start 1.25 -1) (end 1.25 1) (layer F.Fab) (width 0.1))
    (fp_line (start 1.25 -1) (end -1 -1) (layer F.Fab) (width 0.1))
    (fp_line (start -1 -1) (end -1.25 -0.75) (layer F.Fab) (width 0.1))
    (fp_line (start -1.25 1) (end -1.25 -0.75) (layer F.Fab) (width 0.1))
    (fp_line (start 0.87 1.1) (end 1.35 1.1) (layer F.SilkS) (width 0.1))
    (fp_line (start 1.35 1.1) (end 1.35 0.46) (layer F.SilkS) (width 0.1))
    (fp_line (start -1.35 1.1) (end -1.35 0.46) (layer F.SilkS) (width 0.1))
    (fp_line (start 1.35 -0.46) (end 1.35 -1.1) (layer F.SilkS) (width 0.1))
    (fp_line (start 0.87 -1.1) (end 1.35 -1.1) (layer F.SilkS) (width 0.1))
    (fp_line (start -1.35 -0.46) (end -1.35 -1.1) (layer F.SilkS) (width 0.1))
    (pad 8 smd rect (at -0.975 0.8 90) (size 0.5 0.35) (layers F.Cu F.Paste F.Mask)
      (net 185 "Net-(U3-Pad8)"))
    (pad 2 smd rect (at -0.325 -0.8 90) (size 0.5 0.35) (layers F.Cu F.Paste F.Mask)
      (net 186 "Net-(U3-Pad2)"))
    (pad 3 smd rect (at 0.325 -0.8 90) (size 0.5 0.35) (layers F.Cu F.Paste F.Mask)
      (net 187 "Net-(U3-Pad3)"))
    (pad 4 smd rect (at 0.975 -0.8 90) (size 0.5 0.35) (layers F.Cu F.Paste F.Mask)
      (net 188 "Net-(U3-Pad4)"))
    (pad 7 smd rect (at -0.325 0.8 90) (size 0.5 0.35) (layers F.Cu F.Paste F.Mask)
      (net 189 "Net-(U3-Pad7)"))
    (pad 6 smd rect (at 0.325 0.8 90) (size 0.5 0.35) (layers F.Cu F.Paste F.Mask)
      (net 190 "Net-(U3-Pad6)"))
    (pad 5 smd rect (at 0.975 0.8 90) (size 0.5 0.35) (layers F.Cu F.Paste F.Mask)
      (net 191 "Net-(U3-Pad5)"))
    (pad 1 smd rect (at -0.975 -0.8 90) (size 0.5 0.35) (layers F.Cu F.Paste F.Mask)
      (net 192 "Net-(U3-Pad1)"))
    (model ${KISYS3DMOD}/Package_LGA.3dshapes/Bosch_LGA-8_2x2.5mm_P0.65mm_ClockwisePinNumbering.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Package_DFN_QFN:QFN-48-1EP_7x7mm_P0.5mm_EP5.3x5.3mm (layer B.Cu) (tedit 5DC5F6A5) (tstamp 5EE53BB9)
    (at 72 27)
    (descr "QFN, 48 Pin (https://www.trinamic.com/fileadmin/assets/Products/ICs_Documents/TMC2041_datasheet.pdf#page=62), generated with kicad-footprint-generator ipc_noLead_generator.py")
    (tags "QFN NoLead")
    (path /5C7A02C5/5F09FA24)
    (attr smd)
    (fp_text reference U2 (at 0 4.8) (layer B.SilkS)
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (fp_text value ESP32-PICO-D4 (at 0 -4.8) (layer B.Fab)
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (fp_text user %R (at 0 0) (layer B.Fab)
      (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
    )
    (fp_line (start 3.135 3.61) (end 3.61 3.61) (layer B.SilkS) (width 0.12))
    (fp_line (start 3.61 3.61) (end 3.61 3.135) (layer B.SilkS) (width 0.12))
    (fp_line (start -3.135 -3.61) (end -3.61 -3.61) (layer B.SilkS) (width 0.12))
    (fp_line (start -3.61 -3.61) (end -3.61 -3.135) (layer B.SilkS) (width 0.12))
    (fp_line (start 3.135 -3.61) (end 3.61 -3.61) (layer B.SilkS) (width 0.12))
    (fp_line (start 3.61 -3.61) (end 3.61 -3.135) (layer B.SilkS) (width 0.12))
    (fp_line (start -3.135 3.61) (end -3.61 3.61) (layer B.SilkS) (width 0.12))
    (fp_line (start -2.5 3.5) (end 3.5 3.5) (layer B.Fab) (width 0.1))
    (fp_line (start 3.5 3.5) (end 3.5 -3.5) (layer B.Fab) (width 0.1))
    (fp_line (start 3.5 -3.5) (end -3.5 -3.5) (layer B.Fab) (width 0.1))
    (fp_line (start -3.5 -3.5) (end -3.5 2.5) (layer B.Fab) (width 0.1))
    (fp_line (start -3.5 2.5) (end -2.5 3.5) (layer B.Fab) (width 0.1))
    (fp_line (start -4.1 4.1) (end -4.1 -4.1) (layer B.CrtYd) (width 0.05))
    (fp_line (start -4.1 -4.1) (end 4.1 -4.1) (layer B.CrtYd) (width 0.05))
    (fp_line (start 4.1 -4.1) (end 4.1 4.1) (layer B.CrtYd) (width 0.05))
    (fp_line (start 4.1 4.1) (end -4.1 4.1) (layer B.CrtYd) (width 0.05))
    (pad "" smd roundrect (at 1.98 -1.98) (size 1.07 1.07) (layers B.Paste) (roundrect_rratio 0.233645))
    (pad "" smd roundrect (at 1.98 -0.66) (size 1.07 1.07) (layers B.Paste) (roundrect_rratio 0.233645))
    (pad "" smd roundrect (at 1.98 0.66) (size 1.07 1.07) (layers B.Paste) (roundrect_rratio 0.233645))
    (pad "" smd roundrect (at 1.98 1.98) (size 1.07 1.07) (layers B.Paste) (roundrect_rratio 0.233645))
    (pad "" smd roundrect (at 0.66 -1.98) (size 1.07 1.07) (layers B.Paste) (roundrect_rratio 0.233645))
    (pad "" smd roundrect (at 0.66 -0.66) (size 1.07 1.07) (layers B.Paste) (roundrect_rratio 0.233645))
    (pad "" smd roundrect (at 0.66 0.66) (size 1.07 1.07) (layers B.Paste) (roundrect_rratio 0.233645))
    (pad "" smd roundrect (at 0.66 1.98) (size 1.07 1.07) (layers B.Paste) (roundrect_rratio 0.233645))
    (pad "" smd roundrect (at -0.66 -1.98) (size 1.07 1.07) (layers B.Paste) (roundrect_rratio 0.233645))
    (pad "" smd roundrect (at -0.66 -0.66) (size 1.07 1.07) (layers B.Paste) (roundrect_rratio 0.233645))
    (pad "" smd roundrect (at -0.66 0.66) (size 1.07 1.07) (layers B.Paste) (roundrect_rratio 0.233645))
    (pad "" smd roundrect (at -0.66 1.98) (size 1.07 1.07) (layers B.Paste) (roundrect_rratio 0.233645))
    (pad "" smd roundrect (at -1.98 -1.98) (size 1.07 1.07) (layers B.Paste) (roundrect_rratio 0.233645))
    (pad "" smd roundrect (at -1.98 -0.66) (size 1.07 1.07) (layers B.Paste) (roundrect_rratio 0.233645))
    (pad "" smd roundrect (at -1.98 0.66) (size 1.07 1.07) (layers B.Paste) (roundrect_rratio 0.233645))
    (pad "" smd roundrect (at -1.98 1.98) (size 1.07 1.07) (layers B.Paste) (roundrect_rratio 0.233645))
    (pad 49 smd rect (at 0 0) (size 5.3 5.3) (layers B.Cu B.Mask)
      (net 139 "Net-(U2-Pad49)"))
    (pad 48 smd roundrect (at -2.75 3.45) (size 0.25 0.8) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 140 "Net-(U2-Pad48)"))
    (pad 47 smd roundrect (at -2.25 3.45) (size 0.25 0.8) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 141 "Net-(U2-Pad47)"))
    (pad 46 smd roundrect (at -1.75 3.45) (size 0.25 0.8) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 142 "Net-(U2-Pad1)"))
    (pad 45 smd roundrect (at -1.25 3.45) (size 0.25 0.8) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 143 "Net-(U2-Pad45)"))
    (pad 44 smd roundrect (at -0.75 3.45) (size 0.25 0.8) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 144 "Net-(U2-Pad44)"))
    (pad 43 smd roundrect (at -0.25 3.45) (size 0.25 0.8) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 142 "Net-(U2-Pad1)"))
    (pad 42 smd roundrect (at 0.25 3.45) (size 0.25 0.8) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 145 "Net-(U2-Pad42)"))
    (pad 41 smd roundrect (at 0.75 3.45) (size 0.25 0.8) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 146 "Net-(U2-Pad41)"))
    (pad 40 smd roundrect (at 1.25 3.45) (size 0.25 0.8) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 147 "Net-(U2-Pad40)"))
    (pad 39 smd roundrect (at 1.75 3.45) (size 0.25 0.8) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 148 "Net-(U2-Pad39)"))
    (pad 38 smd roundrect (at 2.25 3.45) (size 0.25 0.8) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 149 "Net-(U2-Pad38)"))
    (pad 37 smd roundrect (at 2.75 3.45) (size 0.25 0.8) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 150 "Net-(U2-Pad37)"))
    (pad 36 smd roundrect (at 3.45 2.75) (size 0.8 0.25) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 151 "Net-(U2-Pad36)"))
    (pad 35 smd roundrect (at 3.45 2.25) (size 0.8 0.25) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 152 "Net-(U2-Pad35)"))
    (pad 34 smd roundrect (at 3.45 1.75) (size 0.8 0.25) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 153 "Net-(U2-Pad34)"))
    (pad 33 smd roundrect (at 3.45 1.25) (size 0.8 0.25) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 154 "Net-(U2-Pad33)"))
    (pad 32 smd roundrect (at 3.45 0.75) (size 0.8 0.25) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 155 "Net-(U2-Pad32)"))
    (pad 31 smd roundrect (at 3.45 0.25) (size 0.8 0.25) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 156 "Net-(U2-Pad31)"))
    (pad 30 smd roundrect (at 3.45 -0.25) (size 0.8 0.25) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 157 "Net-(U2-Pad30)"))
    (pad 29 smd roundrect (at 3.45 -0.75) (size 0.8 0.25) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 158 "Net-(U2-Pad29)"))
    (pad 28 smd roundrect (at 3.45 -1.25) (size 0.8 0.25) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 159 "Net-(U2-Pad28)"))
    (pad 27 smd roundrect (at 3.45 -1.75) (size 0.8 0.25) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 160 "Net-(U2-Pad27)"))
    (pad 26 smd roundrect (at 3.45 -2.25) (size 0.8 0.25) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 161 "Net-(U2-Pad26)"))
    (pad 25 smd roundrect (at 3.45 -2.75) (size 0.8 0.25) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 162 "Net-(U2-Pad25)"))
    (pad 24 smd roundrect (at 2.75 -3.45) (size 0.25 0.8) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 163 "Net-(U2-Pad24)"))
    (pad 23 smd roundrect (at 2.25 -3.45) (size 0.25 0.8) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 164 "Net-(U2-Pad23)"))
    (pad 22 smd roundrect (at 1.75 -3.45) (size 0.25 0.8) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 165 "Net-(U2-Pad22)"))
    (pad 21 smd roundrect (at 1.25 -3.45) (size 0.25 0.8) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 166 "Net-(U2-Pad21)"))
    (pad 20 smd roundrect (at 0.75 -3.45) (size 0.25 0.8) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 167 "Net-(U2-Pad20)"))
    (pad 19 smd roundrect (at 0.25 -3.45) (size 0.25 0.8) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 168 "Net-(U2-Pad19)"))
    (pad 18 smd roundrect (at -0.25 -3.45) (size 0.25 0.8) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 169 "Net-(U2-Pad18)"))
    (pad 17 smd roundrect (at -0.75 -3.45) (size 0.25 0.8) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 170 "Net-(U2-Pad17)"))
    (pad 16 smd roundrect (at -1.25 -3.45) (size 0.25 0.8) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 171 "Net-(U2-Pad16)"))
    (pad 15 smd roundrect (at -1.75 -3.45) (size 0.25 0.8) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 172 "Net-(U2-Pad15)"))
    (pad 14 smd roundrect (at -2.25 -3.45) (size 0.25 0.8) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 173 "Net-(U2-Pad14)"))
    (pad 13 smd roundrect (at -2.75 -3.45) (size 0.25 0.8) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 174 "Net-(U2-Pad13)"))
    (pad 12 smd roundrect (at -3.45 -2.75) (size 0.8 0.25) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 175 "Net-(U2-Pad12)"))
    (pad 11 smd roundrect (at -3.45 -2.25) (size 0.8 0.25) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 176 "Net-(U2-Pad11)"))
    (pad 10 smd roundrect (at -3.45 -1.75) (size 0.8 0.25) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 177 "Net-(U2-Pad10)"))
    (pad 9 smd roundrect (at -3.45 -1.25) (size 0.8 0.25) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 178 "Net-(U2-Pad9)"))
    (pad 8 smd roundrect (at -3.45 -0.75) (size 0.8 0.25) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 179 "Net-(U2-Pad8)"))
    (pad 7 smd roundrect (at -3.45 -0.25) (size 0.8 0.25) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 180 "Net-(U2-Pad7)"))
    (pad 6 smd roundrect (at -3.45 0.25) (size 0.8 0.25) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 181 "Net-(U2-Pad6)"))
    (pad 5 smd roundrect (at -3.45 0.75) (size 0.8 0.25) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 182 "Net-(U2-Pad5)"))
    (pad 4 smd roundrect (at -3.45 1.25) (size 0.8 0.25) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 183 "Net-(U2-Pad3)"))
    (pad 3 smd roundrect (at -3.45 1.75) (size 0.8 0.25) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 183 "Net-(U2-Pad3)"))
    (pad 2 smd roundrect (at -3.45 2.25) (size 0.8 0.25) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 184 "Net-(U2-Pad2)"))
    (pad 1 smd roundrect (at -3.45 2.75) (size 0.8 0.25) (layers B.Cu B.Paste B.Mask) (roundrect_rratio 0.25)
      (net 142 "Net-(U2-Pad1)"))
    (model ${KISYS3DMOD}/Package_DFN_QFN.3dshapes/QFN-48-1EP_7x7mm_P0.5mm_EP5.3x5.3mm.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module footprints:BGA285N50P18X18_1000X1000X130N (layer B.Cu) (tedit 5EE4D810) (tstamp 5EE53B63)
    (at 61 30)
    (path /5BC231CB/5EED90AF)
    (fp_text reference U1 (at -2.825 7.635) (layer B.SilkS)
      (effects (font (size 1 1) (thickness 0.015)) (justify mirror))
    )
    (fp_text value LFE5UM-25F-7MG285C (at 13.05 -6.635) (layer B.Fab)
      (effects (font (size 1 1) (thickness 0.015)) (justify mirror))
    )
    (fp_circle (center -5.5 4.25) (end -5.4 4.25) (layer B.SilkS) (width 0.2))
    (fp_circle (center -5.5 4.25) (end -5.4 4.25) (layer B.Fab) (width 0.2))
    (fp_line (start 5 -5) (end -5 -5) (layer B.Fab) (width 0.127))
    (fp_line (start 5 5) (end -5 5) (layer B.Fab) (width 0.127))
    (fp_line (start 5 -5) (end 5 5) (layer B.Fab) (width 0.127))
    (fp_line (start -5 -5) (end -5 5) (layer B.Fab) (width 0.127))
    (fp_line (start 5 -5) (end 2.5 -5) (layer B.SilkS) (width 0.127))
    (fp_line (start 5 -5) (end 5 -2.5) (layer B.SilkS) (width 0.127))
    (fp_line (start -5 -5) (end -2.5 -5) (layer B.SilkS) (width 0.127))
    (fp_line (start -5 -5) (end -5 -2.5) (layer B.SilkS) (width 0.127))
    (fp_line (start -5 5) (end -2.5 5) (layer B.SilkS) (width 0.127))
    (fp_line (start -5 5) (end -5 2.5) (layer B.SilkS) (width 0.127))
    (fp_line (start 5 5) (end 2.5 5) (layer B.SilkS) (width 0.127))
    (fp_line (start 5 5) (end 5 2.5) (layer B.SilkS) (width 0.127))
    (fp_line (start -6 -6) (end 6 -6) (layer B.CrtYd) (width 0.05))
    (fp_line (start -6 6) (end 6 6) (layer B.CrtYd) (width 0.05))
    (fp_line (start -6 -6) (end -6 6) (layer B.CrtYd) (width 0.05))
    (fp_line (start 6 -6) (end 6 6) (layer B.CrtYd) (width 0.05))
    (pad V17 smd circle (at 3.75 -4.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 5 "Net-(U1-PadV17)"))
    (pad V16 smd circle (at 3.25 -4.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 291 /FPGA/INITN))
    (pad V15 smd circle (at 2.75 -4.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 6 "Net-(U1-PadV15)"))
    (pad V14 smd circle (at 2.25 -4.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 292 /FPGA/TDO))
    (pad V13 smd circle (at 1.75 -4.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 293 /FPGA/TMS))
    (pad V12 smd circle (at 1.25 -4.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 7 "Net-(U1-PadV12)"))
    (pad V11 smd circle (at 0.75 -4.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 8 "Net-(U1-PadV11)"))
    (pad V10 smd circle (at 0.25 -4.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad V9 smd circle (at -0.25 -4.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 10 "Net-(U1-PadV9)"))
    (pad V8 smd circle (at -0.75 -4.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 11 "Net-(U1-PadV8)"))
    (pad V7 smd circle (at -1.25 -4.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad V6 smd circle (at -1.75 -4.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 12 "Net-(U1-PadV6)"))
    (pad V5 smd circle (at -2.25 -4.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 13 "Net-(U1-PadV5)"))
    (pad V4 smd circle (at -2.75 -4.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad V3 smd circle (at -3.25 -4.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 14 "Net-(U1-PadV3)"))
    (pad V2 smd circle (at -3.75 -4.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 15 "Net-(U1-PadV2)"))
    (pad U18 smd circle (at 4.25 -3.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 294 /FPGA/FLASH_MOSI))
    (pad U17 smd circle (at 3.75 -3.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 16 "Net-(U1-PadU17)"))
    (pad U16 smd circle (at 3.25 -3.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 295 /FPGA/FLASH_SCK))
    (pad U15 smd circle (at 2.75 -3.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 296 /FPGA/DONE))
    (pad U14 smd circle (at 2.25 -3.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 17 "Net-(U1-PadU14)"))
    (pad U13 smd circle (at 1.75 -3.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 297 /FPGA/TCK))
    (pad U12 smd circle (at 1.25 -3.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 18 "Net-(U1-PadU12)"))
    (pad U11 smd circle (at 0.75 -3.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad U10 smd circle (at 0.25 -3.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad U9 smd circle (at -0.25 -3.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad U8 smd circle (at -0.75 -3.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 19 "Net-(U1-PadU8)"))
    (pad U7 smd circle (at -1.25 -3.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad U6 smd circle (at -1.75 -3.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 20 "Net-(U1-PadU6)"))
    (pad U5 smd circle (at -2.25 -3.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad U4 smd circle (at -2.75 -3.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad U3 smd circle (at -3.25 -3.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad U2 smd circle (at -3.75 -3.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad U1 smd circle (at -4.25 -3.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 21 "Net-(U1-PadU1)"))
    (pad T18 smd circle (at 4.25 -3.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 298 /FPGA/FLASH_MISO))
    (pad T17 smd circle (at 3.75 -3.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 22 "Net-(U1-PadT17)"))
    (pad T16 smd circle (at 3.25 -3.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad T15 smd circle (at 2.75 -3.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 299 /FPGA/PROGRAMN))
    (pad T14 smd circle (at 2.25 -3.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 23 "Net-(U1-PadT14)"))
    (pad T13 smd circle (at 1.75 -3.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 300 /FPGA/TDI))
    (pad T12 smd circle (at 1.25 -3.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad T11 smd circle (at 0.75 -3.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad T10 smd circle (at 0.25 -3.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad T9 smd circle (at -0.25 -3.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad T8 smd circle (at -0.75 -3.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad T7 smd circle (at -1.25 -3.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad T6 smd circle (at -1.75 -3.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad T5 smd circle (at -2.25 -3.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 24 "Net-(U1-PadT5)"))
    (pad T4 smd circle (at -2.75 -3.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad T3 smd circle (at -3.25 -3.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad T2 smd circle (at -3.75 -3.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad T1 smd circle (at -4.25 -3.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 25 "Net-(U1-PadT1)"))
    (pad R18 smd circle (at 4.25 -2.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 26 "Net-(U1-PadR18)"))
    (pad R17 smd circle (at 3.75 -2.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 27 "Net-(U1-PadR17)"))
    (pad R16 smd circle (at 3.25 -2.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 28 "Net-(U1-PadR16)"))
    (pad R10 smd circle (at 0.25 -2.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 29 "Net-(U1-PadP10)"))
    (pad R3 smd circle (at -3.25 -2.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 30 "Net-(U1-PadP5)"))
    (pad R2 smd circle (at -3.75 -2.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad R1 smd circle (at -4.25 -2.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad P14 smd circle (at 2.25 -2.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 3 VIO))
    (pad P13 smd circle (at 1.75 -2.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 31 "Net-(U1-PadE13)"))
    (pad P12 smd circle (at 1.25 -2.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad P11 smd circle (at 0.75 -2.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 32 "Net-(U1-PadD10)"))
    (pad P10 smd circle (at 0.25 -2.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 29 "Net-(U1-PadP10)"))
    (pad P9 smd circle (at -0.25 -2.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 32 "Net-(U1-PadD10)"))
    (pad P8 smd circle (at -0.75 -2.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad P7 smd circle (at -1.25 -2.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 32 "Net-(U1-PadD10)"))
    (pad P6 smd circle (at -1.75 -2.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad P5 smd circle (at -2.25 -2.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 30 "Net-(U1-PadP5)"))
    (pad N18 smd circle (at 4.25 -1.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 33 "Net-(U1-PadN18)"))
    (pad N17 smd circle (at 3.75 -1.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 34 "Net-(U1-PadN17)"))
    (pad N16 smd circle (at 3.25 -1.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 35 "Net-(U1-PadN16)"))
    (pad N15 smd circle (at 2.75 -1.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 36 "Net-(U1-PadN15)"))
    (pad N14 smd circle (at 2.25 -1.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 3 VIO))
    (pad N13 smd circle (at 1.75 -1.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 3 VIO))
    (pad N12 smd circle (at 1.25 -1.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad N11 smd circle (at 0.75 -1.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad N10 smd circle (at 0.25 -1.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad N9 smd circle (at -0.25 -1.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad N8 smd circle (at -0.75 -1.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad N7 smd circle (at -1.25 -1.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad N6 smd circle (at -1.75 -1.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 31 "Net-(U1-PadE13)"))
    (pad N5 smd circle (at -2.25 -1.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 3 VIO))
    (pad N4 smd circle (at -2.75 -1.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 37 "Net-(U1-PadN4)"))
    (pad N3 smd circle (at -3.25 -1.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 38 "Net-(U1-PadN3)"))
    (pad N2 smd circle (at -3.75 -1.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 39 "Net-(U1-PadN2)"))
    (pad N1 smd circle (at -4.25 -1.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 40 "Net-(U1-PadN1)"))
    (pad M18 smd circle (at 4.25 -1.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 41 "Net-(U1-PadM18)"))
    (pad M17 smd circle (at 3.75 -1.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 42 "Net-(U1-PadM17)"))
    (pad M16 smd circle (at 3.25 -1.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 43 "Net-(U1-PadM16)"))
    (pad M15 smd circle (at 2.75 -1.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 32 "Net-(U1-PadD10)"))
    (pad M14 smd circle (at 2.25 -1.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 3 VIO))
    (pad M13 smd circle (at 1.75 -1.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad M12 smd circle (at 1.25 -1.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad M11 smd circle (at 0.75 -1.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad M10 smd circle (at 0.25 -1.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad M9 smd circle (at -0.25 -1.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad M8 smd circle (at -0.75 -1.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad M7 smd circle (at -1.25 -1.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad M6 smd circle (at -1.75 -1.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad M5 smd circle (at -2.25 -1.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 3 VIO))
    (pad M4 smd circle (at -2.75 -1.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 32 "Net-(U1-PadD10)"))
    (pad M3 smd circle (at -3.25 -1.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 44 "Net-(U1-PadM3)"))
    (pad M2 smd circle (at -3.75 -1.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 45 "Net-(U1-PadM2)"))
    (pad M1 smd circle (at -4.25 -1.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 46 "Net-(U1-PadM1)"))
    (pad L18 smd circle (at 4.25 -0.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 47 /FPGA/RAM1_SIO4))
    (pad L17 smd circle (at 3.75 -0.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad L16 smd circle (at 3.25 -0.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 48 /FPGA/RAM2_SCLK))
    (pad L15 smd circle (at 2.75 -0.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 49 /FPGA/RAM2_CE))
    (pad L14 smd circle (at 2.25 -0.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad L13 smd circle (at 1.75 -0.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad L12 smd circle (at 1.25 -0.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad L11 smd circle (at 0.75 -0.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad L10 smd circle (at 0.25 -0.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad L9 smd circle (at -0.25 -0.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad L8 smd circle (at -0.75 -0.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad L7 smd circle (at -1.25 -0.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad L6 smd circle (at -1.75 -0.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad L5 smd circle (at -2.25 -0.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad L4 smd circle (at -2.75 -0.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 50 "Net-(U1-PadL4)"))
    (pad L3 smd circle (at -3.25 -0.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 51 "Net-(U1-PadL3)"))
    (pad L2 smd circle (at -3.75 -0.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad L1 smd circle (at -4.25 -0.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 52 "Net-(U1-PadL1)"))
    (pad K18 smd circle (at 4.25 -0.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 53 /FPGA/RAM1_SCLK))
    (pad K17 smd circle (at 3.75 -0.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 54 /FPGA/RAM1_SIO3))
    (pad K16 smd circle (at 3.25 -0.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 55 /FPGA/RAM1_SIO0))
    (pad K15 smd circle (at 2.75 -0.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 56 /FPGA/RAM1_SIO1))
    (pad K14 smd circle (at 2.25 -0.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad K13 smd circle (at 1.75 -0.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad K12 smd circle (at 1.25 -0.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad K11 smd circle (at 0.75 -0.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad K10 smd circle (at 0.25 -0.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad K9 smd circle (at -0.25 -0.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad K8 smd circle (at -0.75 -0.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad K7 smd circle (at -1.25 -0.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad K6 smd circle (at -1.75 -0.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad K5 smd circle (at -2.25 -0.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad K4 smd circle (at -2.75 -0.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 57 "Net-(U1-PadK4)"))
    (pad K3 smd circle (at -3.25 -0.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 58 "Net-(U1-PadK3)"))
    (pad K2 smd circle (at -3.75 -0.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 59 "Net-(U1-PadK2)"))
    (pad K1 smd circle (at -4.25 -0.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 60 "Net-(U1-PadK1)"))
    (pad J18 smd circle (at 4.25 0.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 61 /FPGA/RAM1_CE))
    (pad J17 smd circle (at 3.75 0.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 62 /FPGA/RAM3_SIO3))
    (pad J16 smd circle (at 3.25 0.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 63 /FPGA/RAM0_SIO4))
    (pad J15 smd circle (at 2.75 0.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 32 "Net-(U1-PadD10)"))
    (pad J14 smd circle (at 2.25 0.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 32 "Net-(U1-PadD10)"))
    (pad J13 smd circle (at 1.75 0.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad J12 smd circle (at 1.25 0.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad J11 smd circle (at 0.75 0.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad J10 smd circle (at 0.25 0.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad J9 smd circle (at -0.25 0.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad J8 smd circle (at -0.75 0.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad J7 smd circle (at -1.25 0.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad J6 smd circle (at -1.75 0.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad J5 smd circle (at -2.25 0.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 32 "Net-(U1-PadD10)"))
    (pad J4 smd circle (at -2.75 0.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 32 "Net-(U1-PadD10)"))
    (pad J3 smd circle (at -3.25 0.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 64 "Net-(U1-PadJ3)"))
    (pad J2 smd circle (at -3.75 0.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 65 "Net-(U1-PadJ2)"))
    (pad J1 smd circle (at -4.25 0.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 66 "Net-(U1-PadJ1)"))
    (pad H18 smd circle (at 4.25 0.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 67 /FPGA/RAM3_SIO4))
    (pad H17 smd circle (at 3.75 0.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 68 /FPGA/RAM0_SCLK))
    (pad H16 smd circle (at 3.25 0.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 69 /FPGA/RAM0_SIO3))
    (pad H15 smd circle (at 2.75 0.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 70 /FPGA/RAM0_SIO1))
    (pad H14 smd circle (at 2.25 0.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 3 VIO))
    (pad H13 smd circle (at 1.75 0.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad H12 smd circle (at 1.25 0.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad H11 smd circle (at 0.75 0.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad H10 smd circle (at 0.25 0.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad H9 smd circle (at -0.25 0.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad H8 smd circle (at -0.75 0.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad H7 smd circle (at -1.25 0.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad H6 smd circle (at -1.75 0.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad H5 smd circle (at -2.25 0.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 3 VIO))
    (pad H4 smd circle (at -2.75 0.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 71 "Net-(U1-PadH4)"))
    (pad H3 smd circle (at -3.25 0.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 72 "Net-(U1-PadH3)"))
    (pad H2 smd circle (at -3.75 0.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 73 "Net-(U1-PadH2)"))
    (pad H1 smd circle (at -4.25 0.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 74 "Net-(U1-PadH1)"))
    (pad G18 smd circle (at 4.25 1.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 75 /FPGA/RAM0_CE))
    (pad G17 smd circle (at 3.75 1.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad G16 smd circle (at 3.25 1.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 76 /FPGA/RAM3_SIO1))
    (pad G15 smd circle (at 2.75 1.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 77 /FPGA/RAM0_SIO0))
    (pad G14 smd circle (at 2.25 1.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 3 VIO))
    (pad G13 smd circle (at 1.75 1.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad G12 smd circle (at 1.25 1.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad G11 smd circle (at 0.75 1.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad G10 smd circle (at 0.25 1.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad G9 smd circle (at -0.25 1.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad G8 smd circle (at -0.75 1.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad G7 smd circle (at -1.25 1.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad G6 smd circle (at -1.75 1.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad G5 smd circle (at -2.25 1.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 3 VIO))
    (pad G4 smd circle (at -2.75 1.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 78 "Net-(U1-PadG4)"))
    (pad G3 smd circle (at -3.25 1.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 79 "Net-(U1-PadG3)"))
    (pad G2 smd circle (at -3.75 1.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad G1 smd circle (at -4.25 1.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 80 "Net-(U1-PadG1)"))
    (pad F18 smd circle (at 4.25 1.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 81 /FPGA/RAM2_SIO4))
    (pad F17 smd circle (at 3.75 1.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 82 /FPGA/RAM3_CE))
    (pad F16 smd circle (at 3.25 1.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 83 /FPGA/RAM3_SCLK))
    (pad F15 smd circle (at 2.75 1.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 84 /FPGA/RAM3_SIO0))
    (pad F14 smd circle (at 2.25 1.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad F13 smd circle (at 1.75 1.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad F12 smd circle (at 1.25 1.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad F11 smd circle (at 0.75 1.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad F10 smd circle (at 0.25 1.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad F9 smd circle (at -0.25 1.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad F8 smd circle (at -0.75 1.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad F7 smd circle (at -1.25 1.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad F6 smd circle (at -1.75 1.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad F5 smd circle (at -2.25 1.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad F4 smd circle (at -2.75 1.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 85 "Net-(U1-PadF4)"))
    (pad F3 smd circle (at -3.25 1.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 86 "Net-(U1-PadF3)"))
    (pad F2 smd circle (at -3.75 1.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 87 "Net-(U1-PadF2)"))
    (pad F1 smd circle (at -4.25 1.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 88 "Net-(U1-PadF1)"))
    (pad E14 smd circle (at 2.25 2.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad E13 smd circle (at 1.75 2.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 31 "Net-(U1-PadE13)"))
    (pad E12 smd circle (at 1.25 2.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad E11 smd circle (at 0.75 2.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad E10 smd circle (at 0.25 2.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad E9 smd circle (at -0.25 2.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad E8 smd circle (at -0.75 2.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad E7 smd circle (at -1.25 2.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad E6 smd circle (at -1.75 2.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 31 "Net-(U1-PadE13)"))
    (pad E5 smd circle (at -2.25 2.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad D18 smd circle (at 4.25 2.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 89 /FPGA/RAM2_SIO3))
    (pad D17 smd circle (at 3.75 2.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 90 /FPGA/RAM2_SIO0))
    (pad D16 smd circle (at 3.25 2.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 91 "Net-(U1-PadD16)"))
    (pad D15 smd circle (at 2.75 2.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 92 "Net-(U1-PadD15)"))
    (pad D13 smd circle (at 1.75 2.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 93 "Net-(U1-PadD13)"))
    (pad D12 smd circle (at 1.25 2.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 94 "Net-(U1-PadD12)"))
    (pad D11 smd circle (at 0.75 2.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 32 "Net-(U1-PadD10)"))
    (pad D10 smd circle (at 0.25 2.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 32 "Net-(U1-PadD10)"))
    (pad D9 smd circle (at -0.25 2.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 32 "Net-(U1-PadD10)"))
    (pad D8 smd circle (at -0.75 2.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 32 "Net-(U1-PadD10)"))
    (pad D7 smd circle (at -1.25 2.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 95 "Net-(U1-PadD7)"))
    (pad D6 smd circle (at -1.75 2.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 96 /FPGA/RAM4_SIO3))
    (pad D4 smd circle (at -2.75 2.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 97 "Net-(U1-PadD4)"))
    (pad D3 smd circle (at -3.25 2.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 301 "Net-(U1-PadD3)"))
    (pad D2 smd circle (at -3.75 2.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 98 "Net-(U1-PadD2)"))
    (pad D1 smd circle (at -4.25 2.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 99 "Net-(U1-PadD1)"))
    (pad C18 smd circle (at 4.25 3.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 100 /FPGA/RAM2_SIO1))
    (pad C17 smd circle (at 3.75 3.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 101 "Net-(U1-PadC17)"))
    (pad C16 smd circle (at 3.25 3.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 102 "Net-(U1-PadC16)"))
    (pad C15 smd circle (at 2.75 3.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 103 "Net-(U1-PadC15)"))
    (pad C13 smd circle (at 1.75 3.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 104 "Net-(U1-PadC13)"))
    (pad C12 smd circle (at 1.25 3.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 105 "Net-(U1-PadC12)"))
    (pad C11 smd circle (at 0.75 3.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 106 "Net-(U1-PadC11)"))
    (pad C10 smd circle (at 0.25 3.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 107 "Net-(U1-PadC10)"))
    (pad C9 smd circle (at -0.25 3.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 108 "Net-(U1-PadC9)"))
    (pad C8 smd circle (at -0.75 3.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 109 "Net-(U1-PadC8)"))
    (pad C7 smd circle (at -1.25 3.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 302 "Net-(U1-PadC7)"))
    (pad C6 smd circle (at -1.75 3.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 110 /FPGA/RAM4_SIO4))
    (pad C4 smd circle (at -2.75 3.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 111 "Net-(U1-PadC4)"))
    (pad C3 smd circle (at -3.25 3.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 112 "Net-(U1-PadC3)"))
    (pad C2 smd circle (at -3.75 3.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 303 "Net-(U1-PadC2)"))
    (pad C1 smd circle (at -4.25 3.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 113 "Net-(U1-PadC1)"))
    (pad B18 smd circle (at 4.25 3.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 114 "Net-(U1-PadB18)"))
    (pad B17 smd circle (at 3.75 3.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 115 "Net-(U1-PadB17)"))
    (pad B16 smd circle (at 3.25 3.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad B15 smd circle (at 2.75 3.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 116 "Net-(U1-PadB15)"))
    (pad B13 smd circle (at 1.75 3.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 117 "Net-(U1-PadB13)"))
    (pad B12 smd circle (at 1.25 3.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 118 "Net-(U1-PadB12)"))
    (pad B11 smd circle (at 0.75 3.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 119 "Net-(U1-PadB11)"))
    (pad B10 smd circle (at 0.25 3.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 120 "Net-(U1-PadB10)"))
    (pad B9 smd circle (at -0.25 3.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 121 "Net-(U1-PadB9)"))
    (pad B8 smd circle (at -0.75 3.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 122 "Net-(U1-PadB8)"))
    (pad B7 smd circle (at -1.25 3.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 304 "Net-(U1-PadB7)"))
    (pad B6 smd circle (at -1.75 3.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 123 /FPGA/RAM4_SIO0))
    (pad B4 smd circle (at -2.75 3.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 124 "Net-(U1-PadB4)"))
    (pad B3 smd circle (at -3.25 3.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 9 "Net-(U1-PadB16)"))
    (pad B2 smd circle (at -3.75 3.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 305 "Net-(U1-PadB2)"))
    (pad B1 smd circle (at -4.25 3.75) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 125 "Net-(U1-PadB1)"))
    (pad A17 smd circle (at 3.75 4.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 126 "Net-(U1-PadA17)"))
    (pad A16 smd circle (at 3.25 4.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 127 "Net-(U1-PadA16)"))
    (pad A15 smd circle (at 2.75 4.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 128 "Net-(U1-PadA15)"))
    (pad A13 smd circle (at 1.75 4.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 129 "Net-(U1-PadA13)"))
    (pad A12 smd circle (at 1.25 4.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 130 "Net-(U1-PadA12)"))
    (pad A11 smd circle (at 0.75 4.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 131 "Net-(U1-PadA11)"))
    (pad A10 smd circle (at 0.25 4.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 132 "Net-(U1-PadA10)"))
    (pad A9 smd circle (at -0.25 4.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 133 "Net-(U1-PadA9)"))
    (pad A8 smd circle (at -0.75 4.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 134 "Net-(U1-PadA8)"))
    (pad A7 smd circle (at -1.25 4.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 135 /FPGA/RAM4_SIO1))
    (pad A6 smd circle (at -1.75 4.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 136 /FPGA/RAM4_CE))
    (pad A4 smd circle (at -2.75 4.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 137 /FPGA/RAM4_SCLK))
    (pad A3 smd circle (at -3.25 4.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 306 "Net-(U1-PadA3)"))
    (pad A2 smd circle (at -3.75 4.25) (size 0.35 0.35) (layers B.Cu B.Paste B.Mask)
      (net 138 "Net-(U1-PadA2)"))
  )

  (module Capacitor_SMD:C_0402_1005Metric (layer F.Cu) (tedit 5B301BBE) (tstamp 5EE539FB)
    (at 57 28 180)
    (descr "Capacitor SMD 0402 (1005 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: http://www.tortai-tech.com/upload/download/2011102023233369053.pdf), generated with kicad-footprint-generator")
    (tags capacitor)
    (path /5BC231CE/5F077D45)
    (attr smd)
    (fp_text reference C5 (at 0 -1.17) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 100nF (at 0 1.17) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user %R (at 0 0) (layer F.Fab)
      (effects (font (size 0.25 0.25) (thickness 0.04)))
    )
    (fp_line (start -0.5 0.25) (end -0.5 -0.25) (layer F.Fab) (width 0.1))
    (fp_line (start -0.5 -0.25) (end 0.5 -0.25) (layer F.Fab) (width 0.1))
    (fp_line (start 0.5 -0.25) (end 0.5 0.25) (layer F.Fab) (width 0.1))
    (fp_line (start 0.5 0.25) (end -0.5 0.25) (layer F.Fab) (width 0.1))
    (fp_line (start -0.93 0.47) (end -0.93 -0.47) (layer F.CrtYd) (width 0.05))
    (fp_line (start -0.93 -0.47) (end 0.93 -0.47) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.93 -0.47) (end 0.93 0.47) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.93 0.47) (end -0.93 0.47) (layer F.CrtYd) (width 0.05))
    (pad 2 smd roundrect (at 0.485 0 180) (size 0.59 0.64) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 1 GND))
    (pad 1 smd roundrect (at -0.485 0 180) (size 0.59 0.64) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 3 VIO))
    (model ${KISYS3DMOD}/Capacitor_SMD.3dshapes/C_0402_1005Metric.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Capacitor_SMD:C_0402_1005Metric (layer F.Cu) (tedit 5B301BBE) (tstamp 5EE539EC)
    (at 70 28 180)
    (descr "Capacitor SMD 0402 (1005 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: http://www.tortai-tech.com/upload/download/2011102023233369053.pdf), generated with kicad-footprint-generator")
    (tags capacitor)
    (path /5BC231CE/5F06F22C)
    (attr smd)
    (fp_text reference C4 (at 0 -1.17) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 100nF (at 0 1.17) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user %R (at 0 0) (layer F.Fab)
      (effects (font (size 0.25 0.25) (thickness 0.04)))
    )
    (fp_line (start -0.5 0.25) (end -0.5 -0.25) (layer F.Fab) (width 0.1))
    (fp_line (start -0.5 -0.25) (end 0.5 -0.25) (layer F.Fab) (width 0.1))
    (fp_line (start 0.5 -0.25) (end 0.5 0.25) (layer F.Fab) (width 0.1))
    (fp_line (start 0.5 0.25) (end -0.5 0.25) (layer F.Fab) (width 0.1))
    (fp_line (start -0.93 0.47) (end -0.93 -0.47) (layer F.CrtYd) (width 0.05))
    (fp_line (start -0.93 -0.47) (end 0.93 -0.47) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.93 -0.47) (end 0.93 0.47) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.93 0.47) (end -0.93 0.47) (layer F.CrtYd) (width 0.05))
    (pad 2 smd roundrect (at 0.485 0 180) (size 0.59 0.64) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 1 GND))
    (pad 1 smd roundrect (at -0.485 0 180) (size 0.59 0.64) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 3 VIO))
    (model ${KISYS3DMOD}/Capacitor_SMD.3dshapes/C_0402_1005Metric.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Capacitor_SMD:C_0402_1005Metric (layer F.Cu) (tedit 5B301BBE) (tstamp 5EE539DD)
    (at 68 32)
    (descr "Capacitor SMD 0402 (1005 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: http://www.tortai-tech.com/upload/download/2011102023233369053.pdf), generated with kicad-footprint-generator")
    (tags capacitor)
    (path /5BC231CE/5F061017)
    (attr smd)
    (fp_text reference C3 (at 0 -1.17) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 100nF (at 0 1.17) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user %R (at 0 0) (layer F.Fab)
      (effects (font (size 0.25 0.25) (thickness 0.04)))
    )
    (fp_line (start -0.5 0.25) (end -0.5 -0.25) (layer F.Fab) (width 0.1))
    (fp_line (start -0.5 -0.25) (end 0.5 -0.25) (layer F.Fab) (width 0.1))
    (fp_line (start 0.5 -0.25) (end 0.5 0.25) (layer F.Fab) (width 0.1))
    (fp_line (start 0.5 0.25) (end -0.5 0.25) (layer F.Fab) (width 0.1))
    (fp_line (start -0.93 0.47) (end -0.93 -0.47) (layer F.CrtYd) (width 0.05))
    (fp_line (start -0.93 -0.47) (end 0.93 -0.47) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.93 -0.47) (end 0.93 0.47) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.93 0.47) (end -0.93 0.47) (layer F.CrtYd) (width 0.05))
    (pad 2 smd roundrect (at 0.485 0) (size 0.59 0.64) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 1 GND))
    (pad 1 smd roundrect (at -0.485 0) (size 0.59 0.64) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 3 VIO))
    (model ${KISYS3DMOD}/Capacitor_SMD.3dshapes/C_0402_1005Metric.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Capacitor_SMD:C_0402_1005Metric (layer F.Cu) (tedit 5B301BBE) (tstamp 5EE539CE)
    (at 62.485 28 180)
    (descr "Capacitor SMD 0402 (1005 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: http://www.tortai-tech.com/upload/download/2011102023233369053.pdf), generated with kicad-footprint-generator")
    (tags capacitor)
    (path /5BC231CE/5F084D26)
    (attr smd)
    (fp_text reference C2 (at 0 -1.17) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 100nF (at 0 1.17) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user %R (at 0 0) (layer F.Fab)
      (effects (font (size 0.25 0.25) (thickness 0.04)))
    )
    (fp_line (start -0.5 0.25) (end -0.5 -0.25) (layer F.Fab) (width 0.1))
    (fp_line (start -0.5 -0.25) (end 0.5 -0.25) (layer F.Fab) (width 0.1))
    (fp_line (start 0.5 -0.25) (end 0.5 0.25) (layer F.Fab) (width 0.1))
    (fp_line (start 0.5 0.25) (end -0.5 0.25) (layer F.Fab) (width 0.1))
    (fp_line (start -0.93 0.47) (end -0.93 -0.47) (layer F.CrtYd) (width 0.05))
    (fp_line (start -0.93 -0.47) (end 0.93 -0.47) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.93 -0.47) (end 0.93 0.47) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.93 0.47) (end -0.93 0.47) (layer F.CrtYd) (width 0.05))
    (pad 2 smd roundrect (at 0.485 0 180) (size 0.59 0.64) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 1 GND))
    (pad 1 smd roundrect (at -0.485 0 180) (size 0.59 0.64) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 3 VIO))
    (model ${KISYS3DMOD}/Capacitor_SMD.3dshapes/C_0402_1005Metric.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (module Capacitor_SMD:C_0402_1005Metric (layer F.Cu) (tedit 5B301BBE) (tstamp 5EE539BF)
    (at 60 32)
    (descr "Capacitor SMD 0402 (1005 Metric), square (rectangular) end terminal, IPC_7351 nominal, (Body size source: http://www.tortai-tech.com/upload/download/2011102023233369053.pdf), generated with kicad-footprint-generator")
    (tags capacitor)
    (path /5BC231CE/5F084D07)
    (attr smd)
    (fp_text reference C1 (at 0 -1.17) (layer F.SilkS)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text value 100nF (at 0 1.17) (layer F.Fab)
      (effects (font (size 1 1) (thickness 0.15)))
    )
    (fp_text user %R (at 0 0) (layer F.Fab)
      (effects (font (size 0.25 0.25) (thickness 0.04)))
    )
    (fp_line (start -0.5 0.25) (end -0.5 -0.25) (layer F.Fab) (width 0.1))
    (fp_line (start -0.5 -0.25) (end 0.5 -0.25) (layer F.Fab) (width 0.1))
    (fp_line (start 0.5 -0.25) (end 0.5 0.25) (layer F.Fab) (width 0.1))
    (fp_line (start 0.5 0.25) (end -0.5 0.25) (layer F.Fab) (width 0.1))
    (fp_line (start -0.93 0.47) (end -0.93 -0.47) (layer F.CrtYd) (width 0.05))
    (fp_line (start -0.93 -0.47) (end 0.93 -0.47) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.93 -0.47) (end 0.93 0.47) (layer F.CrtYd) (width 0.05))
    (fp_line (start 0.93 0.47) (end -0.93 0.47) (layer F.CrtYd) (width 0.05))
    (pad 2 smd roundrect (at 0.485 0) (size 0.59 0.64) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 1 GND))
    (pad 1 smd roundrect (at -0.485 0) (size 0.59 0.64) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25)
      (net 3 VIO))
    (model ${KISYS3DMOD}/Capacitor_SMD.3dshapes/C_0402_1005Metric.wrl
      (at (xyz 0 0 0))
      (scale (xyz 1 1 1))
      (rotate (xyz 0 0 0))
    )
  )

  (gr_line (start 52 40) (end 78 40) (layer Edge.Cuts) (width 0.15) (tstamp 5EE615D4))
  (gr_line (start 50 22) (end 50 38) (layer Edge.Cuts) (width 0.15) (tstamp 5EE615D3))
  (gr_line (start 78 20) (end 52 20) (layer Edge.Cuts) (width 0.15) (tstamp 5EE615D2))
  (gr_line (start 80 22) (end 80 38) (layer Edge.Cuts) (width 0.15) (tstamp 5EE615CE))
  (gr_arc (start 78 22) (end 80 22) (angle -90) (layer Edge.Cuts) (width 0.15))
  (gr_arc (start 78 38) (end 78 40) (angle -90) (layer Edge.Cuts) (width 0.15))
  (gr_arc (start 52 38) (end 50 38) (angle -90) (layer Edge.Cuts) (width 0.15))
  (gr_arc (start 52 22) (end 52 20) (angle -90) (layer Edge.Cuts) (width 0.15))

)
