
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Nov 27 22:24:31 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source main.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.srcs/utils_1/imports/synth_1/standard_clock_generator.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.srcs/utils_1/imports/synth_1/standard_clock_generator.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top main -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Device 21-9227] Part: xc7a35tcsg324-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 145601
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2115.770 ; gain = 413.715 ; free physical = 22722 ; free virtual = 34218
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [/home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-6157] synthesizing module 'debounce' [/home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.srcs/sources_1/new/debounce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (0#1) [/home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.srcs/sources_1/new/debounce.v:23]
INFO: [Synth 8-6157] synthesizing module 'standard_clock_generator_60' [/home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.srcs/sources_1/new/standard_clock_generator_60.v:23]
INFO: [Synth 8-6157] synthesizing module 'standard_clock_generator_1' [/home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.srcs/sources_1/new/standard_clock_generator_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'standard_clock_generator_1' (0#1) [/home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.srcs/sources_1/new/standard_clock_generator_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'standard_clock_generator_60' (0#1) [/home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.srcs/sources_1/new/standard_clock_generator_60.v:23]
INFO: [Synth 8-6157] synthesizing module 'button_touch_length_checker' [/home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.srcs/sources_1/new/button_touch_length_checker.v:23]
INFO: [Synth 8-6155] done synthesizing module 'button_touch_length_checker' (0#1) [/home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.srcs/sources_1/new/button_touch_length_checker.v:23]
INFO: [Synth 8-6157] synthesizing module 'main_state_switcher' [/home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.srcs/sources_1/new/main_state_switcher.v:23]
WARNING: [Synth 8-567] referenced signal 'self_clean_timer_standard' should be on the sensitivity list [/home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.srcs/sources_1/new/main_state_switcher.v:125]
WARNING: [Synth 8-567] referenced signal 'self_clean_timer' should be on the sensitivity list [/home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.srcs/sources_1/new/main_state_switcher.v:125]
INFO: [Synth 8-6155] done synthesizing module 'main_state_switcher' (0#1) [/home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.srcs/sources_1/new/main_state_switcher.v:23]
INFO: [Synth 8-6155] done synthesizing module 'main' (0#1) [/home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3848] Net J5 in module/entity main_state_switcher does not have driver. [/home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.srcs/sources_1/new/main_state_switcher.v:53]
WARNING: [Synth 8-3848] Net B4 in module/entity main_state_switcher does not have driver. [/home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.srcs/sources_1/new/main_state_switcher.v:58]
WARNING: [Synth 8-3848] Net A4 in module/entity main_state_switcher does not have driver. [/home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.srcs/sources_1/new/main_state_switcher.v:59]
WARNING: [Synth 8-3848] Net A3 in module/entity main_state_switcher does not have driver. [/home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.srcs/sources_1/new/main_state_switcher.v:60]
WARNING: [Synth 8-3848] Net B1 in module/entity main_state_switcher does not have driver. [/home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.srcs/sources_1/new/main_state_switcher.v:61]
WARNING: [Synth 8-3848] Net A1 in module/entity main_state_switcher does not have driver. [/home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.srcs/sources_1/new/main_state_switcher.v:62]
WARNING: [Synth 8-3848] Net B3 in module/entity main_state_switcher does not have driver. [/home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.srcs/sources_1/new/main_state_switcher.v:63]
WARNING: [Synth 8-3848] Net B2 in module/entity main_state_switcher does not have driver. [/home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.srcs/sources_1/new/main_state_switcher.v:64]
WARNING: [Synth 8-3848] Net D5 in module/entity main_state_switcher does not have driver. [/home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.srcs/sources_1/new/main_state_switcher.v:65]
WARNING: [Synth 8-3848] Net D4 in module/entity main_state_switcher does not have driver. [/home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.srcs/sources_1/new/main_state_switcher.v:66]
WARNING: [Synth 8-3848] Net E3 in module/entity main_state_switcher does not have driver. [/home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.srcs/sources_1/new/main_state_switcher.v:67]
WARNING: [Synth 8-3848] Net D3 in module/entity main_state_switcher does not have driver. [/home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.srcs/sources_1/new/main_state_switcher.v:68]
WARNING: [Synth 8-3848] Net F4 in module/entity main_state_switcher does not have driver. [/home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.srcs/sources_1/new/main_state_switcher.v:69]
WARNING: [Synth 8-3848] Net F3 in module/entity main_state_switcher does not have driver. [/home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.srcs/sources_1/new/main_state_switcher.v:70]
WARNING: [Synth 8-3848] Net E2 in module/entity main_state_switcher does not have driver. [/home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.srcs/sources_1/new/main_state_switcher.v:71]
WARNING: [Synth 8-3848] Net D2 in module/entity main_state_switcher does not have driver. [/home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.srcs/sources_1/new/main_state_switcher.v:72]
WARNING: [Synth 8-3848] Net H2 in module/entity main_state_switcher does not have driver. [/home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.srcs/sources_1/new/main_state_switcher.v:73]
WARNING: [Synth 8-3848] Net G2 in module/entity main_state_switcher does not have driver. [/home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.srcs/sources_1/new/main_state_switcher.v:74]
WARNING: [Synth 8-3848] Net C2 in module/entity main_state_switcher does not have driver. [/home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.srcs/sources_1/new/main_state_switcher.v:75]
WARNING: [Synth 8-3848] Net C1 in module/entity main_state_switcher does not have driver. [/home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.srcs/sources_1/new/main_state_switcher.v:76]
WARNING: [Synth 8-3848] Net H1 in module/entity main_state_switcher does not have driver. [/home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.srcs/sources_1/new/main_state_switcher.v:77]
WARNING: [Synth 8-3848] Net G1 in module/entity main_state_switcher does not have driver. [/home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.srcs/sources_1/new/main_state_switcher.v:78]
WARNING: [Synth 8-3848] Net F1 in module/entity main_state_switcher does not have driver. [/home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.srcs/sources_1/new/main_state_switcher.v:79]
WARNING: [Synth 8-3848] Net E1 in module/entity main_state_switcher does not have driver. [/home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.srcs/sources_1/new/main_state_switcher.v:80]
WARNING: [Synth 8-3848] Net G6 in module/entity main_state_switcher does not have driver. [/home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.srcs/sources_1/new/main_state_switcher.v:81]
WARNING: [Synth 8-7129] Port J5 in module main_state_switcher is either unconnected or has no load
WARNING: [Synth 8-7129] Port B4 in module main_state_switcher is either unconnected or has no load
WARNING: [Synth 8-7129] Port A4 in module main_state_switcher is either unconnected or has no load
WARNING: [Synth 8-7129] Port A3 in module main_state_switcher is either unconnected or has no load
WARNING: [Synth 8-7129] Port B1 in module main_state_switcher is either unconnected or has no load
WARNING: [Synth 8-7129] Port A1 in module main_state_switcher is either unconnected or has no load
WARNING: [Synth 8-7129] Port B3 in module main_state_switcher is either unconnected or has no load
WARNING: [Synth 8-7129] Port B2 in module main_state_switcher is either unconnected or has no load
WARNING: [Synth 8-7129] Port D5 in module main_state_switcher is either unconnected or has no load
WARNING: [Synth 8-7129] Port D4 in module main_state_switcher is either unconnected or has no load
WARNING: [Synth 8-7129] Port E3 in module main_state_switcher is either unconnected or has no load
WARNING: [Synth 8-7129] Port D3 in module main_state_switcher is either unconnected or has no load
WARNING: [Synth 8-7129] Port F4 in module main_state_switcher is either unconnected or has no load
WARNING: [Synth 8-7129] Port F3 in module main_state_switcher is either unconnected or has no load
WARNING: [Synth 8-7129] Port E2 in module main_state_switcher is either unconnected or has no load
WARNING: [Synth 8-7129] Port D2 in module main_state_switcher is either unconnected or has no load
WARNING: [Synth 8-7129] Port H2 in module main_state_switcher is either unconnected or has no load
WARNING: [Synth 8-7129] Port G2 in module main_state_switcher is either unconnected or has no load
WARNING: [Synth 8-7129] Port C2 in module main_state_switcher is either unconnected or has no load
WARNING: [Synth 8-7129] Port C1 in module main_state_switcher is either unconnected or has no load
WARNING: [Synth 8-7129] Port H1 in module main_state_switcher is either unconnected or has no load
WARNING: [Synth 8-7129] Port G1 in module main_state_switcher is either unconnected or has no load
WARNING: [Synth 8-7129] Port F1 in module main_state_switcher is either unconnected or has no load
WARNING: [Synth 8-7129] Port E1 in module main_state_switcher is either unconnected or has no load
WARNING: [Synth 8-7129] Port G6 in module main_state_switcher is either unconnected or has no load
WARNING: [Synth 8-7129] Port P4 in module main_state_switcher is either unconnected or has no load
WARNING: [Synth 8-7129] Port P3 in module main_state_switcher is either unconnected or has no load
WARNING: [Synth 8-7129] Port P2 in module main_state_switcher is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2 in module main_state_switcher is either unconnected or has no load
WARNING: [Synth 8-7129] Port M4 in module main_state_switcher is either unconnected or has no load
WARNING: [Synth 8-7129] Port N4 in module main_state_switcher is either unconnected or has no load
WARNING: [Synth 8-7129] Port R1 in module main_state_switcher is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module main_state_switcher is either unconnected or has no load
WARNING: [Synth 8-7129] Port standard_clock_60 in module main_state_switcher is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2193.738 ; gain = 491.684 ; free physical = 22627 ; free virtual = 34125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2211.551 ; gain = 509.496 ; free physical = 22627 ; free virtual = 34125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2211.551 ; gain = 509.496 ; free physical = 22627 ; free virtual = 34125
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2211.551 ; gain = 0.000 ; free physical = 22627 ; free virtual = 34124
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sjq/Downloads/main_constrain.xdc]
Finished Parsing XDC File [/home/sjq/Downloads/main_constrain.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sjq/Downloads/main_constrain.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2356.332 ; gain = 0.000 ; free physical = 22605 ; free virtual = 34103
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2356.332 ; gain = 0.000 ; free physical = 22605 ; free virtual = 34103
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2356.332 ; gain = 654.277 ; free physical = 22607 ; free virtual = 34104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2364.336 ; gain = 662.281 ; free physical = 22607 ; free virtual = 34104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2364.336 ; gain = 662.281 ; free physical = 22607 ; free virtual = 34104
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'next_state_reg' [/home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.srcs/sources_1/new/main_state_switcher.v:131]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2364.336 ; gain = 662.281 ; free physical = 22607 ; free virtual = 34106
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   28 Bit       Adders := 1     
	   2 Input   26 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 2     
	               26 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input   28 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 3     
	   3 Input    9 Bit        Muxes := 1     
	   5 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port J5 in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port B4 in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port A4 in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port A3 in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port B1 in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port A1 in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port B3 in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port B2 in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port D5 in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port D4 in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port E3 in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port D3 in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port F4 in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port F3 in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port E2 in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port D2 in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port H2 in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port G2 in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port C2 in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port C1 in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port H1 in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port G1 in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port F1 in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port E1 in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port G6 in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port P4 in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port P3 in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port P2 in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port R2 in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port M4 in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port N4 in module main is either unconnected or has no load
WARNING: [Synth 8-7129] Port R1 in module main is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (main_state_switcher_1/next_state_reg[10]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2364.336 ; gain = 662.281 ; free physical = 22585 ; free virtual = 34088
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2364.336 ; gain = 662.281 ; free physical = 22589 ; free virtual = 34092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2364.336 ; gain = 662.281 ; free physical = 22589 ; free virtual = 34092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2364.336 ; gain = 662.281 ; free physical = 22589 ; free virtual = 34092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2364.336 ; gain = 662.281 ; free physical = 22591 ; free virtual = 34093
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2364.336 ; gain = 662.281 ; free physical = 22591 ; free virtual = 34093
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2364.336 ; gain = 662.281 ; free physical = 22591 ; free virtual = 34093
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2364.336 ; gain = 662.281 ; free physical = 22591 ; free virtual = 34093
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2364.336 ; gain = 662.281 ; free physical = 22591 ; free virtual = 34093
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2364.336 ; gain = 662.281 ; free physical = 22591 ; free virtual = 34093
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    49|
|3     |LUT1   |     2|
|4     |LUT2   |    12|
|5     |LUT3   |   174|
|6     |LUT4   |    28|
|7     |LUT5   |    11|
|8     |LUT6   |    36|
|9     |FDCE   |   175|
|10    |FDPE   |     1|
|11    |FDRE   |    27|
|12    |LD     |    10|
|13    |IBUF   |     8|
|14    |OBUF   |    15|
|15    |OBUFT  |    25|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2364.336 ; gain = 662.281 ; free physical = 22591 ; free virtual = 34093
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 35 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2364.336 ; gain = 517.500 ; free physical = 22591 ; free virtual = 34093
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2364.344 ; gain = 662.281 ; free physical = 22591 ; free virtual = 34093
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2364.344 ; gain = 0.000 ; free physical = 22868 ; free virtual = 34371
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2420.363 ; gain = 0.000 ; free physical = 22872 ; free virtual = 34374
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  LD => LDCE: 10 instances

Synth Design complete | Checksum: 2683bfaf
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 96 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 2420.363 ; gain = 1055.316 ; free physical = 22872 ; free virtual = 34374
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1876.309; main = 1533.663; forked = 393.318
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3423.234; main = 2420.367; forked = 1058.895
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2444.375 ; gain = 0.000 ; free physical = 22872 ; free virtual = 34374
INFO: [Common 17-1381] The checkpoint '/home/sjq/Documents/Assignment/CS211DigitalLogic/CS211Project/Kitchen_Exhaust_Hood/Kitchen_Exhaust_Hood.runs/synth_1/main.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 27 22:24:48 2024...
