INFO: [vitis-run 60-1548] Creating build summary session with primary output C:/test/ecdsa/vadd_kernel/krnl_vadd\krnl_vadd.hlsrun_csim_summary, at 11/22/24 16:12:54
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run csim -work_dir C:/test/ecdsa/vadd_kernel/krnl_vadd -config C:/test/ecdsa/vadd_kernel/hls_config.cfg -cmdlineconfig C:/test/ecdsa/vadd_kernel/krnl_vadd/hls/config.cmdline
INFO: [HLS 200-10] For user 'Dylan' on host 'x02' (Windows NT_amd64 version 10.0) on Fri Nov 22 16:12:59 +0900 2024
INFO: [HLS 200-10] In directory 'C:/test/ecdsa/vadd_kernel'
INFO: [HLS 200-2005] Using work_dir C:/test/ecdsa/vadd_kernel/krnl_vadd 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=krnl_vadd.cpp' from C:/test/ecdsa/vadd_kernel/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file 'C:/test/ecdsa/vadd_kernel/krnl_vadd.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\test\ecdsa\vadd_kernel\krnl_vadd.hpp' from C:/test/ecdsa/vadd_kernel/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file 'C:/test/ecdsa/vadd_kernel/krnl_vadd.hpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=krnl_vadd_test.cpp' from C:/test/ecdsa/vadd_kernel/hls_config.cfg(7)
INFO: [HLS 200-10] Adding test bench file 'C:/test/ecdsa/vadd_kernel/krnl_vadd_test.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=krnl_vadd' from C:/test/ecdsa/vadd_kernel/hls_config.cfg(6)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/test/ecdsa/vadd_kernel/hls_config.cfg(5)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xcu250-figd2104-2L-e' from C:/test/ecdsa/vadd_kernel/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [HLS 200-1465] Applying ini 'clock=25' from C:/test/ecdsa/vadd_kernel/hls_config.cfg(4)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 25ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/test/ecdsa/vadd_kernel/hls_config.cfg(8)
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../krnl_vadd_test.cpp in debug mode
   Compiling ../../../../krnl_vadd.cpp in debug mode
   Generating csim.exe
In file included from ../../../../krnl_vadd_test.cpp:18:
In file included from ../../../../krnl_vadd.hpp:22:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/ap_int.h:10:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_common.h:658:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_private.h:68:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/hls_half.h:26:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/hls_fpo.h:140:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/Vitis_HLS/2024.1/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
In file included from ../../../../krnl_vadd.cpp:17:
In file included from ../../../../krnl_vadd.hpp:22:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/ap_int.h:10:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_common.h:658:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/ap_private.h:68:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/hls_half.h:26:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/hls_fpo.h:140:
In file included from C:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/Vitis_HLS/2024.1/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/Vitis_HLS/2024.1/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
1 warning generated.
Test passed.
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 4096
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 21.42 seconds; peak allocated memory: 231.641 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 28s
