all_upf_error_proceed<false<bool<false<<read dirty upf.Even if read_upf fails proceed.>allow_aep_generation<none<string<none<{verilog vhdl all none true }<enable generating aep>allow_cpd_no_elements<true<bool<true<<Allow create_power_domain without -elements option.>allow_mda_in_sampled<false<bool<false<<set vcs swtich -Xvcstatic_extns value to 2>allow_multiple_sources_in_gen_clock<false<bool<false<<Allows multiple source objects in create_generated_clock command>allow_pins_in_psw_control_port<false<bool<false<<Allows pin names in -control_port option of create_power_switch command>allow_unconn_interface_port<true<bool<false<<set vcs switch -Xvcstatic_extns value to 1>always_on_buffer<<string<<<List of user specified always on buffers for AOB_INPUT_* checks>analyze_skip_translate_body<true<bool<true<<enable vcs option -skip_translate_body in analyze>annotate_iso_in_corr_control_state<false<bool<false<<Annotates Iso device information in CORR_CONTROL_STATE violation and splits the violation>apply_bind_in_all_units<true<bool<true<<enable binding of all independent compilation units along with the design>arch_checks_port_list<<string<<<list of output ports to retain during absraction which are going to need in architecture checks at top level>assign_port_supply_from_padpin<true<bool<true<<Override the port supply from pad pin supply>async_command_max_parallel_count<8<int<8<<variable to control maximum number of invocations of a parallel async command.>async_reset_nonseq_const_analysis<false<bool<false<<Enable async reset constant analysis in non-sequential mode>auto_correct_waiver_name<false<bool<false<<corect the default waiver name if it already exists in db>auto_integrate_mode_sam<true<bool<true<<Setting this variable to false will fall back on the need of integrate_block_abstract_multimode cmd>autobb_unresolved_modules<true<bool<true<<enable auto-bboxing unresolved instances>bit_blast_mode<true<bool<true<<bit-blast every scalar object in the results of design query commands>build_timeout<3000<int<3000<0 &lt;= val &lt;= 2147483647<Control the timeout seconds for per module. Setting this variable to 0 means no control.>bus_naming_style<<string<<<Set bus naming style>case_analysis_propagate_through_icg<false<bool<false<<Enable constant propagation through icg elements>case_analysis_sequential_propagation<false<bool<false<<Enable constant propagation through sequential elements>cdc_clk_reset_width<1024<int<1024<<limits the  maximum width of clock and resetset the maximum limit of clock reset width that can be identified during their inference>cdc_disable_sam_glitchport_reporting<false<bool<false<<Enables or disables reporting of multi-src glitch across SAM port in TopSAM run violations>cdc_disable_sam_internal_violations<true<bool<true<<Disables violations inernal to SAM instances >cdc_enable_merge_vector<maximal<string<maximal<<Enables vector merging of CDC crossings>cdc_enable_new_tags<true<string<true<{false true all }<This app var is used to rename the cdc tags. Set this app var to true to enable new cdc tag names>cdc_enable_optimized_detailed_report<false<bool<false<<This app var is used to optimize the size of CDC-detailed-report.rpt in VC SG. When set to true the indentation will not be present in CDC-detailed-report.rpt. It reduces the file size by removing the extra spaces that are usually inserted for indentation.>cdc_enable_reason_for_unused_uds<false<bool<false<<When set to true, reason stating why a particular uds is unused, will be reported in SETUP_CDC/ASYNCRST_UNUSED_UDS violations. >cdc_enable_sam_port_reporting<false<bool<false<<Enables or disables reporting of SAM port in TopSAM run violations>cdc_enable_sam_syncport_checks<false<string<false<<Enables reporting of crossings that are synchronized within a SAM abstract block using a qualifier of the same SAM block under tag SYNCCDC_DATAPATH_SAM_SYNCPORT>cdc_enable_sanity_messages<none<string<none<<This app var is used to enable the sanity messages for unintended usages of set_clock_attribute/set_ignore_attribue/set_connectivity_attribute command.>cdc_enable_save<false<bool<false<<Enables or disables cdc save and restore  >cdc_enable_splitbus_mapping<false<bool<false<<Enable bit blasted query for crossing when reporting is bus merged>cdc_include_constant_source_paths<false<bool<false<<If set to true, cdc paths with constant input at the source will be treated as cdc ignore path>cdc_report_filename_line<false<bool<false<<This app_var enables the reporting of fields FileName and LineNumber in violations of the CDC application. These fields provide back reference information.>cdc_sg_detailed_report<<string<<<Spyglass generated Cdc-detailed-report.rpt file path>cdc_treat_latch_cgc_as_combo<none<string<none<<This app var is used to consider latches and cgc cells as combo logic when those cells do not receive clock.>check_sink_strategy_for_ls_hetero<false<bool<false<<enable checking if all sink sides of crossover segments are covered by LS strategies>checkpoint_on_exit<false<bool<false<<determines whether the session is automatically saved as checkpoint at quit>clk_tree_valid_cell<none<string<none<<Specify valid cell/module names and their respective clock input pin names in clock path>clock_source_sequential_propagation<false<bool<false<<Enable clock source propagation through sequential elements>collection_result_display_limit<100<int<100<val &gt;= 0<Control the diplay limit of collection objects, default is 100.>compress_analog_incorrect_violations<false<string<false<<compress_analog_incorrect_violations>configure_ground_pin_rule<<string<<<Stores the argument passed to use as a list of top level design ports and consider this value in VC LP check &apos;DESIGN_SUPPLY_NOUPF&apos;>configure_power_pin_rule<<string<<<Stores the argument passed to use as a list of top level design ports and consider this value in VC LP check &apos;DESIGN_SUPPLY_NOUPF&apos;>configure_waiver_file_action<no_change<string<no_change<{no_change comment delete }<This variable specifies the action taken on waiver files when waive_* -delete/-delete_all commands are given and when a waiver is moved from one file to another.>consider_async_for_quasi_prop<false<bool<false<<Consider the async rst/set for quasi propagation>consider_first_module_def<false<bool<false<<Skip multiple module definitions in netlist flow. Keep first version of the module only and skip others>const_allow_async_pins<false<bool<false<<Specifies whether or not the tool considers async pins of sequential elements. Applies to SDC_INPUT_DELAY_MISSING, SDC_INPUT_DELAY_INCORRECT>const_clock_max_harmonic_cycle<50<int<50<1 &lt;= val &lt;= 2147483647<Specifies max cycle upto which two clock can be considered as harmonic. If two clocks have a harmonic relationship (i.e. their clock periods can be synchronized in N cycles and their duty cycles are same), they will be assumed to be synchronous. The value of this parameter sets the maximum value of N. Clock period value greater than 10M will always be assumed to be non-harmonic.>const_clocknet_fanout_limit<200<int<200<1 &lt;= val &lt;= 2147483647<Specifies max fanout limit of the design clock path nets>const_default_max_capacitance<2<float<2<<Specifies the default maximum load limit for design objects>const_default_min_capacitance<0<float<0<<Specifies the default minimum load limit for design objects>const_disable_c2c_fp_verif<false<bool<false<<Controls whether clock-to-clock false paths will be considered for exception verification. If given true, such set_false_path constraints are to be ignored and reported with SDC_VERIF_FP_IGNORED tag>const_ignore_async_ports<<string<<<Specifies file name specifying list of the asynchronous ports that should be ignored by rule checks SDC_INPUT_DELAY_MISSING, SDC_OUTPUT_DELAY_MISSING, SDC_INPUT_DELAY_INCORRECT, SDC_OUTPUT_DELAY_INCORRECT>const_ignore_clk_outports<false<bool<false<<Specifies if SDC_CLOCK_UNUSED is reported for a clock reaching output/inout port>const_ignore_io_if_minmax_delay<false<bool<false<<Controls whether the SDC_OUTPUT_DELAY_MISSING and SDC_INPUT_DELAY_MISSING tags report missing IO delay, when set_max_delay or set_min_delay is specified, even if the port is connected to a register.>const_ignore_scg<false<bool<false<<Controls whether the set_clock_groups are ignored by SDC_CLOCK_MULTIPLE_SOURCES tag>const_net_fanout_limit<200<int<200<1 &lt;= val &lt;= 2147483647<Specifies max fanout limit of the design data path nets>const_prop_concat_loop_handling<false<bool<false<<Detect the concat loop and handle constant propagation>const_strict_check<false<bool<false<<Specifies the rules to do their respective checking in strict mode. Applicable to SDC_CLOCK_UNUSED rule check.>const_violate_ports<false<bool<false<<Controls if SDC_CLOCK_CONVERGE tag should violate for converging paths that are reaching to an output port or not>cross_src_list<<string<<<list of power domain crossing sources>cross_startnode_list<<string<<<list of power domain crossing starting points>debug_lp_abstraction<false<bool<false<<Generate verilog abstract model of the design>default_lib_option<low_power<string<low_power<{low_power low_latency }<Specify which alternative to prefer for module (low_power/low_latency)>default_waiver_dir<<string<<<default waiver directory to dump ui active session waivers>default_waiver_file<<string<<<default waiver file to dump ui active session waivers>default_waiver_violation_state<Waived<string<Waived<{Waived Waived_Temp Ignore Acknowledged NeedsInfo }<This App Var helps in selecting default waiver violation type in creating waivers from GUI Info view links>define_synthesis_macro<true<bool<true<<define SYNTHESIS as macro for simulation>delay_buffer_list<<string<<<List of user specified delay buffers for PSW_INST_* checks>detect_enable_based_seq<none<string<none<<Detect Enable Based sequential>dft_allow_bitlevel_child_viol<none<string<none<<Enables the bit level child violation on the default disabled rule list>dft_allow_child_viol_insertion<none<string<none<<Enables the child violation on the default disabled rule list>dft_cgc_enabling_cond_prescan_stitch<enable_tied_te_cgc enable_missing_te_cgc<string<enable_tied_te_cgc enable_missing_te_cgc<<Specify the CGC enabling condition of a pre scan stitched design>dft_cgc_infer_test_enable_names<TEST_ENABLE SCAN_ENABLE TEN TE T SE TEST_EN SMC<string<TEST_ENABLE SCAN_ENABLE TEN TE T SE TEST_EN SMC<<Specify nomenclature used for test enable pin while inferring CGCs present in the design>dft_cgc_path_enable_to_clkout<false<bool<false<<Turn on to allow a connectivity path from enable (data and test) to CGC clock-out Pin>dft_design_state<pre_scan_stitched<string<pre_scan_stitched<<Specify the current state of the design>dft_enable_atspeed_in_soc_flow<true<bool<true<<Enable atspeed mode in Soc flow>dft_enable_comb_loop_grouping<false<bool<false<<Enable old flow for comb loop reporting>dft_generate_design_data_report<false<bool<false<<Set this app var to generate net data report>dft_generate_internal_net_violation<false<bool<false<<Enable violation when SGDC specified on net instead of port/pin for test_mode/clock constraints>dft_generate_net_data_report<false<bool<false<<Set this app var to generate net data report>dft_inf_reset_thru_test_mode<false<bool<false<<Set this app var to &apos;on&apos; to infer reset through testmode values>dft_infer_constantsupplyff_as_noscan<false<bool<false<<Set this app var to &apos;on&apos; to infer flops that have constant value in PG_MODE as no scan>dft_limit_fanin_ports<10<int<10<<Sets a limit on the number of ports in the fanin cone of a net for Async_06. If this limit is exceeded, then the net is ignored, i.e. simulation value (for all possible test vectors on the fanin-cone ports) is not evaluated.>dft_max_files_in_a_directory<2000<int<2000<<Specifies maximum number of csv files in a single directory>dft_potential_clock_name_patterns<clk clock<string<clk clock<<Accepts list of potential clock names for blackboxes>dft_require_path_oneof_fail_limit<1<int<1<<Specifies number of child violations shown for a require_path one_of fail parent violation>dft_require_path_oneof_pass_limit<1<int<1<<Specifies number of child violations shown for a require_path one_of pass parent violation>dft_set_latch_transparency_in_shift<false<bool<false<<Enable Latch_08 rule to check for latch transparency in scanshift mode>dft_show_fatal_as_error<none<string<none<<Enables fatal to be displayed as error violations on default rule list>dft_stopsim_mux_with_x_select<false<bool<false<<Use this app var to block the simulation value propagation through muxes when mux select line is not fully known>dft_treat_reset_as_test_mode<false<bool<false<<Set this app var to &apos;on&apos; to treat reset as test_mode>dft_wrapper_analysis_mode<test_setup<string<test_setup<<Accepts mode for wrapper analysis>disable_case_analysis<true<bool<true<<Disable set_case_analysis constant propagation>disable_design_constant_analysis<true<bool<true<<Disable design constant propagation>disable_module_name_changes<false<bool<false<<Disable module names being changed by the applications.>disable_path_from_inout_to_out<true<bool<true<<disables paths from inout to output if connected through the same net>disable_redirect_for_greater_than<false<bool<false<<Enable redirection feature for &apos;&gt;&apos;.>disable_sg_compat_in_migrate_waiver<false<bool<false<<This app-var value is set to false by default. This app-var will stop Spyglass like behavior in migrate_waiver command during Spyglass waiver translation. i.e. not adding -ip when file is not present or -du is present and splitting -ip field if -du is present.>disable_split_work_reporting<false<bool<false<<Setting this variable to true enables reporting of generic work path in design read messages>disable_verilog_supply_constant_analysis<true<bool<true<<Disable verilog supply as design constant propagation>disable_waiver_command_prints<false<bool<false<<print or ignore waiver command prints>disallow_sca_on_nets<true<bool<true<<Disallow set_case_analysis on nets, only allowed on pins and ports>display_design_read_messages<true<bool<true<<Enables design read messages to be displayed and inserted into message database>display_unused_psw_policy_ports<false<bool<false<<Shows unused policy ports in report>dnc_param<<string<<<provide list of parameters which has to be considered as dnc while dumping in current_design for sg like abstract model>dump_all_registers_pestr11<false<bool<false<<Setting this variable to true enables dumping of all registers in PESTR11>dump_inactive_rules<false<bool<false<<Setting this variable to true enables printing of disabled rule information in vcspyglass_rules_report.xml>dump_signature_in_violation<false<bool<false<<disable signature column in VCST activity view>dump_unique_violid_in_sg_reports<false<bool<false<<This will enable dumping of unique violation id by prepending table name (TableName:ViolId) in SG-Style reports.>eco_buffer_list<<string<<<list of user specified ECO buffers for root cause analysis>elab_summary_report_all_inst<false<bool<false<<include all instances in the elab summary report>elab_summary_report_inst_backref<false<bool<false<<include instance back reference information in the elab summary report>elab_summary_report_localparam<true<bool<true<<include localparam information in the elab summary report>elab_summary_report_max_inst<5<int<5<<include number of instances in the elab summary report>enable_abstraction<false<bool<false<<Enable abstract model generation in Hierarchical flow>enable_all_fields_to_create_filter<true<bool<true<<select or unselect all filter fileds while creating filter>enable_aps_vs_cps_check<false<bool<false<<Enables checking of add_power_state (APS) ON/OFF-state logic expr with corresponding create_power_switch (CPS) logic expr>enable_arch_check_coverage<true<bool<true<<If set to FALSE, Disables &apos;populate all pins for arch check coverage&apos; and &apos;computing coverage for arch check coverage&apos;>enable_arch_check_optimization<false<bool<false<<If set to TRUE, performs optimization for &apos;clock_enable&apos; and &apos;scan_enable&apos; roots during arch_check phase>enable_arch_check_progress<-1<int<-1<<path traced window for architectural checksSetting this variable sets the window of after how many path tracing number of successfully reached pinbit should be shown to user (advised to set  1000 for big                           design).>enable_auto_bbox_identification<false<bool<false<<If set to TRUE, tool tries to identify design hierarchies which are not relevent to low power analysis>enable_auto_glassbox<true<bool<true<<enable auto glassboxing for modules that could not be processed successfully, else blackbox>enable_back_to_back_ls_segmentation<true<bool<true<<enable use of ls cells as source/sink in LS checks when back to back ls cells are present in a crossover path>enable_blackbox_during_elab<true<bool<true<<Enable blackbox support during elaboration>enable_blackbox_tags<false<bool<false<<Enable blackbox related tags during elaboration>enable_caching_on_designquery_filter<false<bool<false<<Setting this variable to true enables caching of design queries with filter>enable_case2valued<true<bool<true<<Enables case2valued Simon option>enable_cdc<false<string<false<{apex elite base true false on off yes no 1 0 }<Enable New VCCDC flow.>enable_cdc_source_point_sch<false<bool<false<<control the visibility of source points in info view for source specific schematics>enable_celldefine_as_top<true<bool<true<<If this is set to false and top level module is within `celldefine directive, design read will fail.>enable_celldefine_check<true<bool<true<<Enables reporting violations inside &apos;celldefine modules>enable_cgc_autodetect<true<bool<true<<Enable CGC Auto Detect flow.>enable_clk_rst_infer_potential<true<bool<true<<Disable optimization in clock/reset inference and will detect extra potential clock/reset roots>enable_clock_on_invalid_objects<false<bool<false<<Enable clock creation on invalid objects>enable_collect_empty_object<false<bool<false<<When this application variable is set to true, VC LP will return empty object if collected object is not found>enable_command_option_expansion<false<bool<false<<enable wild card and collection expansion in command history>enable_common_subsegment_optimization<true<bool<true<<Enables commmon sub-segment optimization>enable_compile_fault_tolerance<false<bool<false<<enable fault tolerance during compilation>enable_compressed_group<true<bool<true<<enable grouping for compression>enable_conjugate_and_filter<false<bool<false<<Enable filter match for all fields in a record or list>enable_connectivity<false<bool<false<<Enable VC-SpyGlass Connectivity flow>enable_conservative_diffsupply<false<bool<false<<Enables conservative diff supply based isolation policy association>enable_const_clock_in_seq_prop<false<bool<false<<Enable constant propagation with high priority on clock attribute>enable_constraints_infra<1<int<1<<Enables the linking of constraint data on deisgn obj&apos;s>enable_copy_novas_libs<false<bool<false<<enable copy novas_libs into checkpoint>enable_cpd_dc_compat_behavior<true<bool<true<<create_power_domain without -elements option will cover current scope.>enable_csn_check_when_connected<true<bool<true<<Enables checking missing CSN when pin has PG connection>enable_customized_exit_codes<false<bool<false<<Enables passing of SG like customized exit codes>enable_dc_compat_incdir<false<bool<false<<enable pass option &apos;-xlrm incdir&apos; to VCS>enable_dc_naming_style<false<bool<false<<enable automatic translation names to DC naming style>enable_dc_srsn<true<bool<true<<Enables dc style srsn for non protection device lib cells.>enable_default_waiver_filter_fields<false<bool<false<<Setting this variable to true enables default fields in waiver filter template in GUI>enable_detect_bdd<false<bool<false<<Setting this variable to true enables flop enable detection through BDD>enable_dft<false<bool<false<<Enable VC-SpyGlass DFT flow>enable_dft_sgum_flow<false<bool<false<<Enable VC-SpyGlass DFT SGUM flow>enable_diamond_operator<false<bool<false<<Enables elaborating diamond operators>enable_dirty_data<false<bool<false<<enable dirty data handling in read_file>enable_domain_boundary_list<false<bool<false<<Enables reporting of domain boundary list in low power violations>enable_dynamic_scenario<false<bool<false<<Setting this variable to true enables dynamic scenario creation flow>enable_encrypted_module_blackbox<false<bool<false<<Enable encrypted module blackbox support during elaboration>enable_enhanced_blackboxing<true<bool<true<<Enables enhancedBlackboxSupport Simon option>enable_enhanced_pivot_flow<false<bool<false<<Enables enhanced pivot identification>enable_equivalent_supply_pg_consistency<false<bool<false<<Enables/Disables pg consistency checks with equivalent supplies.>enable_error_endof_file_in_pragma<false<bool<false<<set vcs option -error=EOFIPW>enable_exit_codes<false<bool<false<<Enables passing of SG like exit codes>enable_fast_checkpoint_restart<false<bool<false<<enable fast checkpoint/restart by skipping elab>enable_fdpc_transform<false<bool<true<<Enable fdpc transform>enable_fullsoc_strategy_validation<true<bool<true<<Enables strategy validation on fullsoc by ignoring terminal boundaries>enable_generate_label_naming<false<bool<false<<This variable enables dumping names in the report containing generate label for VHDL>enable_glitch<false<string<false<{apex elite base true false on off yes no 1 0 }<Set this app_var for glitch checks>enable_global_iso_analysis<false<bool<false<<Enables performing iso device redundancy check globally>enable_global_ls_analysis<false<bool<false<<Enables logic source/sink based LS analysis>enable_gw_optional_tag<false<bool<false<<Enables optional guideware tags in VC>enable_hier_dft<false<bool<false<<Enable VC-SpyGlass DFT Hierarchical Test flow>enable_hiermodel_consistency_flow<true<bool<true<<Enables hierarchical model creation for consistency checks>enable_hold_flop_propagation<true<bool<true<<Enables the propagation of constant in Hold Flop in the presence of async signals>enable_incr_waiver_db_updates<false<bool<false<<enable or disable incremantal updates for waiver dashboard>enable_incremental_compile<false<bool<false<<Enables incremental compilation>enable_incremental_db_updates<true<bool<true<<This will enable incremental db updates from SVI to GUI process.>enable_infer_constant_source<true<bool<true<<Enables dumping inferred sources driven by constant logic.>enable_internal_pin_reporting<false<bool<false<<Enables get_pins to search internal pins also>enable_iso_name_assoc<false<bool<false<<Enables use of isolation instance names in association>enable_iso_nor<true<bool<true<<Enables nor-style isolation checking>enable_latch_for_retention<false<bool<false<<Enables detection of Latches for retention checks>enable_ldpc_transform<false<bool<true<<Enable ldpc transform>enable_library_infrastructure<true<bool<true<<dump library infrastructure>enable_library_scan_in_design_read<false<bool<false<<set variable LIBRARY_SCAN true for VHDL analysis>enable_license_sharing<false<bool<false<<child runs will share master run licenses>enable_lint<false<string<false<{apex elite base true false on off yes no 1 0 }<Enable VC-SpyGlass LINT flow>enable_lint_save<false<bool<false<<Enable save-restore support for VC-SpyGlass LINT>enable_local_match_hetero<false<bool<false<<Enables local iso policy match on hetero fanouts when global policy match fails at least for one logic sink>enable_local_policy_match<true<bool<true<<Enables non eclypse flow speculative policy match>enable_location_dc_compat<true<bool<true<<Default value for location is self when set_isolation/set_isolation_control is without option -location.>enable_lp<false<string<false<{elite base false }<Enable LP application>enable_lp_abstraction_debug<false<bool<false<<Enables debug dump of abstracted blocks>enable_lp_bus_merging<false<bool<false<<When this application variable is set to true, VC LP enables merging of violations with compatible bus notations>enable_lp_cluster<false<bool<false<<When set to TRUE, it will enable auxiliary data collection during low power analysis for clusterization of low power violations based on common root-cause>enable_lp_instrument<false<bool<false<<Enables power instrumentation>enable_ls_analysis_esd_check<false<bool<false<<Enables consideration of LS need for flagging of DESIGN_POWER_DIFF tag>enable_ls_inst_chain<false<bool<false<<This variable if set to TRUE, violation tag LS_INST_CHAIN will be reported when there are multiple level-shifters in a chain with no buffer/inverters in between them.>enable_ls_local_policy_match<false<bool<false<<Enables non eclypse flow speculative ls policy match>enable_ls_report_all_states<true<bool<true<<Enables reporting of all power states in level shifter violations>enable_ls_report_state<true<bool<true<<Enables reporting of power state in level shifter violations>enable_macro_pad_for_literal_constant<false<bool<false<<Enables Macro Or Pad for Literal Constant>enable_main_rail_analysis<false<bool<false<<Enables main_rail analysis>enable_mbff_pattern<false<bool<false<<Handles mbff patterns in sdc commands>enable_merge_demerge_pin_support<false<bool<false<<Enables Merge Demerge Pin Support>enable_message_database_migration<2<int<2<0 &lt;= val &lt;= 2<Enable infra for Migrating Design Read Message to Report DB>enable_multi_driver_analysis<true<bool<true<<Enables new multi driver analysis>enable_multi_flops_for_retention<true<bool<true<<Enable detection of multiple flops (based on functionality) for retention checks>enable_mux_optimization<false<bool<false<<enables MUX optimization across assignment location markers>enable_nearest_user_defined_obj<false<bool<false<<Enables keeping track of and reporting nearest user defined (RTL) obj in case of source nodes/sink nodes which are not user defined>enable_nested_hierarchy<false<bool<false<<enable Waiving on all levels of hierarchy for waive_cdc from_module/to_module/module>enable_new_filter_logic<true<bool<true<<Enables use of new filter logic in reports and waivers>enable_new_interface_elab_flow<true<bool<true<<set vcs options -Xsampada=0x100 -Xmarkh=0x400>enable_nldm_nschema<true<bool<true<<enable NLDM schematic in verdi>enable_non_lrm<false<bool<false<<Enables compiling Non LRM constructs>enable_nschema_container<true<bool<true<<make violation schematic dock in standalone Verdi container>enable_old_tags_for_power_lint<false<bool<false<<This variable when set to true, will configure Power Lint tags to old tags, i.e. same as SG.>enable_one_click_group_waive<true<bool<true<<enable or disable one click waiving for groups>enable_opt_analyze<0<string<0<<enable combining multiple analyze run>enable_optimized_dq_cmd_flow<true<bool<true<<Enables optimized design query commands flow>enable_optimized_sdc_read<false<bool<false<<Enable skipping of non-CDC SDC commands.>enable_or_onstates_for_mutliplePswDrivingSupplyNet<false<bool<false<<Deprecated; use lp_apscps_or_mode instead.  enables OR-ing of the ON-states of multiple power switches driving the same output supply net to form combined CPS ON-state expression, default: AND>enable_parallel_scm_dump<true<bool<true<<enable dumping of SCM in parallel with NLDM build in netlist flow>enable_pd_equivalent_check<false<bool<false<<When this application variable is set to true, VC LP will flag UPF_DOMAIN_EQUIVALENT for multiple power domains with equivalent supplies or supplies with PST equivalence>enable_pe_instance_wise_violation<false<bool<false<<This variable when set to true, PESTR06 violation are given instance wise instead of module wise.>enable_pg_setup_stop<true<bool<true<<Enable stopping if the PG setup check fails>enable_pgdom_on_missing_csn<false<bool<false<<Enable generation of PG_DOMAIN_CONN after issuing a missing CSN violation>enable_port_renaming<false<bool<false<<enable port renaming for duplicate or empty ports in netlist flow>enable_power_lint<false<string<false<{apex elite base true false on off yes no 1 0 }<Enable VC-SpyGlass Power LINT flow>enable_power_switch_without_ack_pin<false<bool<false<<Enables/Disables the support for power switches without ack pin>enable_pragma_based_waiver<enabled<string<enabled<<Generate waiver based on pragmas in design source code>enable_predictive_checks<false<bool<false<<Enables  Predictive checks in VCLP>enable_pst_add_all_off<false<bool<false<<Enables addition of all-off states to PSTs>enable_pst_from_pg_function<false<bool<false<<Enables generation of PST from pg_function>enable_psw_related_supply<true<bool<true<<Enables consideration of PSW input/output supplies as related supplies>enable_quasi_infer_seq_prop<false<bool<false<<Enables quasi propagation on seq output based on EN &amp; CLK>enable_quasi_seq_propagation<false<bool<false<<Enable quasi static propagagtion across SEQ>enable_queueing_fallback_license<false<bool<false<<Enable queueing of fallback license when both original and fallback licenses not available>enable_quickvlogan<false<bool<false<<Enables optimizations in compiled data loading in Verilog designs.>enable_rdc<false<string<false<{apex elite base true false on off yes no 1 0 }<Enable New VC-Spyglass RDC flow.>enable_rdc_db_assertion_sequence<false<bool<false<<Enable dumping of DB to verify set_rdc_define_assertion_sequence constraints>enable_recircmux_holdflop_netlist<false<bool<false<<Enable the recircMUx hold flop for netlist>enable_reduction_engine<false<bool<false<<Enable the reduction engine invocation>enable_remove_pg_only_cells<false<bool<false<<Enable remove cells having only pg pins or no pins at build time>enable_remove_temporary_flops<false<bool<true<<set simon option removeTemporaryFlops>enable_report_common_parent<false<bool<false<<Deprecated; use lp_report_common_parent instead.  Report debug field common_parent with all vclp violation tags>enable_reporting_pst_equivalent_crossovers<false<bool<false<<Enables reporting violations for pst equivalent crossovers>enable_reporting_rtl_names_lp<true<bool<true<<Enables reporting of rtl names>enable_resetless_analysis<false<bool<false<<Detect reset crossings ( reset verification) even when no reset propagates to the destination flop.    >enable_sam_rtl_annotation<false<bool<false<<enable RTL annotation in SAM flow>enable_same_library_sv_bind<false<bool<false<<enable same library SV binding>enable_same_pin_timing_arcs<false<bool<false<<Enable generating timing arc attributes for pins when related pin is same as the pin>enable_save_lp_lib<false<bool<false<<Enable Verdi to save lp lib for restore flow usage>enable_schematic_based_waiver<<string<<<List of tag patterns.>enable_sdc<false<string<false<{apex elite base true false on off yes no 1 0 }<Enable VC-SpyGlass Constraints flow>enable_selfbias_checks<false<bool<false<<When this application variable is set to true, VC LP enables self bias cells related checks>enable_set_mode<false<bool<false<<If set to FALSE, disables set_mode functionality>enable_sg_naming_style<false<string<false<<Enables SpyGlass Naming Style Support. Possible value are : false, true &amp; all>enable_sgcompat_analyze<false<bool<false<<Enables Custom analyze(compilation) across all static applications.>enable_signature_to_create_waiver<true<bool<true<<use signature or other fileds to create waiver>enable_sim_memory_models<false<bool<false<<Enable synthesizing simulation memory models>enable_slr_on_signal<false<bool<true<<enables triggering SLR based on SIGUSR2 signal>enable_src_sink_for_level_shifter<true<bool<true<<enable src/sink to be specified for set_level_shifter command>enable_strict_ls_rail_matching<false<bool<false<<Enables strict rail matching while doing rail order checks for Level shifter input/output pins>enable_struct_field_enum_info<false<bool<false<<Will give enum information for struct fields>enable_subsegment_opt_const<true<bool<true<<Enables/Disables SubSegment Optimization of constant driven Xovers.>enable_supply_net_assignment<false<bool<false<<Enables supply net assignment in VNR Flow>enable_sv_interface_semantics<false<bool<false<<Enables Enables VCS semantics for SV interfaces>enable_sv_net_ports<false<bool<false<<Treats input/inout ports as default net type.>enable_tcl_debug_line_number<true<bool<false<<Enable fetching line number of commands using tcl info-frame command>enable_timing_arc_for_bbox_detection<none<string<none<{none active all }<This variable determines whether timing arcs to be considered during black box analysis.>enable_timing_arc_for_retention<true<bool<true<<Enables Timing Arc based flip flop detection for retention checks>enable_timing_type_check<false<bool<false<<Timing type &amp; timing constraint of the pin is checked further to determine pin attributes in case initial checks fail>enable_top_only_pst<false<bool<false<<Considers only PSTs defined in the top power scope for PST merging>enable_upf_1_0_applies_to_default_outputs<false<bool<false<<enables setting the applies_to for ISO strategies to &quot;outputs&quot; by default and &quot;both&quot; in case of UPF2.0.>enable_upf_auto_completion<false<bool<false<<Enables Upf command auto completion feature>enable_vc_license_queueing<true<bool<true<<This variable when set to true will enable VC license queueing over flexnet license queueing.>enable_verdi_background<true<bool<true<<enable load verdi in background>enable_verdi_debug<true<bool<true<<enable debugging with verdi>enable_verdi_kdb_auto_clean<false<bool<false<<Automatically remove the unresolved KDB after KDB elaboration finished to reduce disk usages. Please do not set this app_var when the design or upf is expected to be changed again.>enable_verdi_kdb_libcell<none<string<none<<enable rules to generate lib cells in Instance tree.>enable_verdi_kdb_skip<false<bool<false<<This variable when set to true will skip real kdb generation and generate a dummy kdb for verdi use.>enable_verdi_kdb_smart_elab<true<bool<true<<>enable_verdi_netlist_kdb<true<bool<true<<enable compiling with Verdi in netlist flow>enable_verdi_new_prop_tree_flow<true<bool<true<<enable new tree property flow>enable_verdi_reduce_db_list<false<bool<false<<forcing Verdi only imports the dbs (set in the link_library) that are used by the current design.>enable_verdi_sam_vega2<false<bool<false<<enable verdi SAM VEGA2>enable_verdi_skip_blackbox<true<bool<true<<>enable_verdi_symbolic_schematic<false<bool<false<<enable KDB-based symbolic module schematic>enable_verdi_symdb_use_bundle<true<bool<true<<create bundle pin to improve violation schematic quality when concat of vector bits is used for port connection>enable_verilog_force_release<false<bool<false<<enable Verilog force and release procedural statements>enable_vhdl_original_names<false<bool<true<<enable vhdl original names reporting>enable_viapoint_for_violations<false<bool<false<<This variable enables the reporting of ViaPoints in the report_cdc -verbose and report_cdc -format commands which can then be used for waiving violations using waive_cdc -through and view_activity GUI on the basis of ViaPoints.>enable_vnr_bb_full_port_coercion<true<bool<true<<enables full port coercion for unresolved blackboxes in vnr flow>enable_vnr_bb_sgcompat_port_coercion<false<bool<false<<enables port coercion extension for unresolved blackboxe pins with hanging or BB only connections in vnr flow>enable_vnr_blackbox_port_coercion<false<bool<false<<enables port coercion for unresolved blackboxes in vnr flow>enable_vnr_msg<<string<<<Enable suppressed VNR messages>enable_voltage_map_ls_analysis<false<bool<false<<Enables voltage_map based LS analysis>enable_waiver_opt<true<bool<true<<Enables waiver optimizations>enable_waiver_query_multithread<true<bool<true<<enable waive_cdc viapoint queries in multithreading>enable_wreal_to_wbit<false<bool<false<<Enables NLDM to convert wires from type real to type bit>enhance_design_read_msg<true<bool<true<<Setting this variable to true enhance reporting of Design Read Messages>enhance_query_fail_message<false<bool<false<<Enhance the DB query fail message to contain the part of the pattern which was matched.>enhance_sam_param_mismatch_report<false<bool<false<<Setting this variable to true enhances ABSTRACT_MODEL_PARAM_MISMATCH reporting>enhanced_iso_supply<false<bool<false<<check isolation strategy supply based on location>enhanced_location_mismatch<true<bool<true<<Enables enhanced way to find location mismatch between device and associated strategy>eval_generated_clocks<false<bool<false<<Enables evaluation of blocked generated clocks. Remove generated clock if source object is not reachable or blocked.>exit_multiscenario_child_runs<false<bool<false<<Exit child scenario runs upon completion.>faninout_report_all_inst_pins<false<bool<false<<Setting this variable also shows input pins for all_fanin command and output pins for all_fanout command at gate level>field_delimiter<.<string<.<<field delimiter in design objects>filter_named_clocks<rst,reset,scan,set<string<rst,reset,scan,set<<does not infer clock which has these string in name>filter_named_resets<clk,clock,scan<string<clk,clock,scan<<does not infer reset which has these strings in name>flipwell_cell_list<<string<<<list of user specified flip well cells>flipwell_domain_list<<string<<<list of user specified flip well domains>fml_auto_save<default<string<default<{default true false }<Enables automatic checkpoints when check_fv is executed
&apos;default&apos; disables automatic checkpoints, except in the COV app>fml_cc_comb<false<bool<false<<Causes CC to optmize the check for combinitional properties.
the valiable only preserves a proved result. An falsified result may be spurious>fml_cc_coverage_analyzer<false<bool<false<<Enables computing coverage analysis for the CC App>fml_composite_trace<true<bool<true<<Turns on composite trace generation.>fml_cov_enable_delay_stmt<true<bool<true<<Enables monitoring of delay stmt in line coverage>fml_cov_enable_int_unr<false<bool<false<<Enables intentional unreachable analysis>fml_cov_exclusion_crossfeed<false<bool<false<<Enables crossfeed of line exclusion data to inline asserts and covers.>fml_cov_handle_mismatch<0<int<0<<Enables handling of mismatch in coverage options between simulation and VC-FCA>fml_cov_int_unr_style<all<string<all<<Specifies the RTL style for doing intentional analysis. Supported values are x-assign/fsm/all>fml_cov_override_db_opt<false<bool<false<<Overrides coverage options from database by user specified ones.>fml_cov_tgl_input_port<false<bool<false<<Enables monitoring of toggle coverage of input ports>fml_cov_tgl_only_seq<false<bool<false<<Enables toggle coverage of only sequential in VC-FCA>fml_default_task_alias<<string<<<Set the alias name of the default application task.
It can be set for the current default application (FPV, SEQ, COV, CC, AEP, etc.)>fml_demote_save_exclusion_severity<false<bool<false<<Demotes the severity of save_cov_exclusion errors.>fml_enable_fsm_report_complexity<false<bool<false<<Enables fsm informatipon to be displayed in report_fv_complexity>fml_enable_param_override_in_bind<true<bool<true<<Enables the tool to perform parameter overriding in bind file.>fml_enable_vhdl_aep<false<bool<false<<Enables extraction of AEPs for VHDL designs.>fml_enable_vhdl_cov<false<bool<false<<Enables instrumentation of coverage for VHDL blocks.>fml_enable_vhdl_fta<false<bool<false<<Enables fta vhdl methodology for analyze/elaborate flow>fml_license_auto_release<true<bool<true<<Enable automatic license release at the end of check_fv>fml_mode_on<true<bool<false<<Enables formal mode defaults in vc-static.>fml_multi_step_fta_flow<false<bool<false<<Enables fta methodology for analyze/elaborate flow>fml_orc_bmc_depth_profile<false<bool<false<<Enable tracking BMC depth wrt time.>fml_quiet<false<bool<false<<Quiets down the messages coming during formal analysis.>fml_quiet_gui<true<bool<true<<Quiets down the messages coming back from Tanglewood.>fml_report_user_defined_net<false<bool<false<<>fml_snip_signals_synth<<string<<<Specify design signals to be undriven in the synthesized design.
This must be used prior to design load and can be used for read after write signals.
Names are in the form of modulename:signalname separated by a space.>fml_trace_auto_fsm_state_extraction<true<bool<false<<Turns on trace auto fsm state extraction.>fullname_with_top<false<bool<false<<full name includes top name>gen_design_stats<false<bool<false<<generate design statistics>gen_multiple_msg_based_waivers<false<bool<false<<Allow or disallow generation of multiple message based waivers from &quot;Create a Waiver&quot; operation>generate_elab_summary_report<true<bool<true<<enable generating elab summary report>generate_psw_ctrl_signal_crossover<false<bool<false<<Generates psw ctrl signal crossover for psw strategy>generate_upf_ctrl_signal_crossover<false<bool<false<<Generates upf ctrl signal crossover for upf strategy>get_rtl_name<none<string<none<<Set orig_rtl or alt_rtl>gui_load_filter_group_mode<true<string<true<<enable loading filter group from previous run>handle_analog_crossover<default<string<default<<handle_analog_crossover>handle_aob_ls_no_csn<false<bool<false<<Enables special handling of AOB and LS without CSN>handle_diode_crossover<true<bool<true<<Discards segments in the crossover path that have a diode pin as source or sink.>handle_hanging_crossover<both<string<both<<Discard hanging segments in the crossover path.>handle_latch_array_memory<false<bool<false<<Enable handle memory in sequential latch array for memory optimization>handle_mbit_device<true<bool<true<< enables handling of multi bit protection devices>handle_protdev_sink_isostrat_assoc<false<bool<false<<Ignore prot dev sinks and consider the next buffer/inverter for pol assoc.The buf/inv is in the fan-in cone and does not have non prot sink in the fanout.>hdlin_dwroot<<string<<<DW source>hdlin_fpga_dwroot<<string<<<FPGA DW source>hdlin_sv_union_member_naming<true<bool<true<<Enable union member naming>hdllibraries<<string<<<list of HDL libraries>hide_waive_this_item_link<false<bool<false<<hide or dispaly waive this item link>hierarchy_delimiter<.<string</<<hierarchy delimiter in design objects>honor_vcs_macro<false<bool<false<<define macro VCS>identify_controls_for_db<true<bool<true<<Enable indetification of controls for DB.>ignore_csn_error<false<bool<false<<Ignore UPF_UDSP errors encounted during connect_supply_net command processing in read_upf>ignore_encrypted_module_violations<true<bool<true<<Setting this variable to true enables ignoring of violations whose container module is encrypted>ignore_error_on_name_collision<false<bool<false<<ignore error on name collision>ignore_floating_net_segment<false<bool<false<<If floating nets should be ignored for crossover generation. If ignored, all crossover segments  from the pin to floating net will be ignored>ignore_initial_block<false<bool<false<<enable pass option &apos;-Xremoveinitialblock&apos; to VCS>ignore_intra_instance_xover<<string<<<list of instances whose intra-crossovers should  be ignored>ignore_iso_ls_strategy_on_pg_source<false<bool<false<<Ignores ISO and LS strategies on the ports of a PG net/port driven low power crossing>ignore_module_instances_outside_ip<false<bool<false<<Setting this variable to true enables ignoring of module instances outside ip>ignore_multiple_module_def<true<bool<true<<ignore multiple module definitions in read_file>ignore_next_state<false<bool<false<<ignore next state for determining sync pin.>ignore_nonuserbbox_spasrsn_in_handle_hanging_crossover<false<bool<false<<Ignores SPA/SRSN on non user bbox boundary when set to true.>ignore_pad_cell_xovers<false<bool<false<<Ignores checks on xovers from/to pad_cell pins(&apos;is_pad: true&apos;) to top ports>ignore_port_migration<false<bool<false<<Setting this variable to true enable migration of ports with * pattern instead of migrating with exact hierarchical path pattern.>ignore_reset_reaching_dpin_corruption<false<bool<false<<Disables reporting of reset corruption when traversal reaches data input pin of flipflop from the source.>ignore_rtl_model<<string<<<Ignore RTL models during elaboration.>ignore_rtl_order_in_range_queries<false<bool<false<<This variable, when set to true will enable tool to give results for range queries where range is given in reverse of rtl order.>ignore_rule_pragmas<false<bool<false<<ignore rule deselection pragmas in design source code>ignore_tie_low_function_for_LS_checks<false<bool<false<<Ignores treating &apos;function:0&apos; as constant zero for LS Checks.>ignore_vcs_option_file<<string<<<Ignore the VCS options speficied in this file.>ignore_vector_resets<false<bool<false<<enables inference of async reset vector nets>ignore_verilog_reserved_word<true<bool<true<<ignore verilog reserved wrod>ignore_x_async_for_quasi_prop<false<bool<false<<App_var to configure the quasi propagation for unknown async signals through SEQ_FF. If enabled(true) unknown async signal would not be considered while evaluating seq_ff and quasi will propagate from D-&gt;Q>implicit_scmr_pins<false<bool<false<<Enables reporting pin with explicit/implicit SCMR attribute>in_batch_session<false<bool<false<< Indicates if the current session is started in batch mode>in_gui_session<true<bool<true<< Indicates if the current session is started in gui mode>include_filter_field_comments<false<bool<false<<include or ignore filter filed comment lines>include_supply_in_get_nets<true<bool<true<<Include supply nets in get_nets queries>include_unused_supply_net_query<false<bool<false<<When this application variable is set to true, VC LP will return unused supply nets by default for get_supply_nets>incr_compile_data_path<<string<<<path for picking incremental compile data>infer_basic_combo_gates<true<bool<true<<Under this app var VC will infer OR gate instead of equivalent mux to match SpyGlass >infer_cg_enable_source<false<bool<false<<Enables inferring source from enable pin of icg or cg cells for control signal corruption analysis.>infer_sync_control_from_if<false<bool<false<<Enables inferring simple sequential controls from &apos;if&apos; during synthesis.>infer_upf_source_through_complex_combo<false<bool<false<<Enables fanin traversal through complex combo cells while inferring UPF type sources.>internal_pg_pin_self_root_supply<false<bool<false<<enable internal pg_pin as valid root supply>intf_hier_separator_as_underscore<false<bool<false<<Replace hierarchical separator of interface &apos;.&apos; with &apos;_&apos;>language_check_hierarchy_format<true<bool<true<<Match Hier names in ng and spyglass>lib_instance_list<<string<<<list of instances to do liberty vs UPF consistency check>license_tier_lock<false<bool<false<<Lock 3-tier license checkout only to the user specified tier.>link_allow_physical_variant_cells<false<bool<false<<Allows to map physical variant cells to their master cell in the library during linking.>link_error_count_limit<20<int<20<1 &lt;= val &lt;= 2147483647<Set maximum error count limit for netlist flow>link_keep_pg_only_connected_cells<true<bool<true<<Keep cells with pg only connection at build time>link_keep_unconnected_cells<true<bool<true<<Keep unconnected cells at build time>link_library<<string<<<list of DB libraries>link_library_file<<string<<<file which contains a list of DB libraries>lint_apply_waivers_by_v2k<false<bool<false<<Created an AppVar for dumping the set_option waive_by_v2k_attribute command in internal prj>lint_clk_rst_node_latch<true<bool<true<<Enable inference of Latch Output as generated clkroot/rstroot>lint_clk_rst_node_on_pad<false<bool<false<<Pad cell inout pins are considered as potential clkRoot/rstRoot>lint_debug<0<int<0<<set the lint debug level. set lint debug level>lint_disable_internal_waiver_gen<true<bool<true<<Disable the waiver generation in language checker>lint_disable_side_reports<false<bool<false<<Enable/Disable generation of side reports. By default reports are generated. Setting this app_var as true will disable side report generation.>lint_disable_unused_global_objects<false<bool<false<<enables the RTL/ELAB rules to ignore rule checking for unused global objects>lint_dump_hanging_clocks<true<bool<true<<Enable inference of undriven hanging clocks during clock inference>lint_enable_all_tags<false<string<false<{apex elite base true false on off yes no 1 0 }<Enable all structure and language tags for lint >lint_enable_coverage_flow<false<bool<false<<Enables functional lint coverage checks:DeadCode-ML, NoExitFsmState, NotReachableFsmState, MissingFsmStateTransition and RegisterStuckInResetState-ML>lint_enable_detailed_hierarchy<true<bool<true<<Report hierarchy for interface instances and perform array indexing related to an array of module instances>lint_enable_inactive_rtl_check<false<bool<false<<Lint Enable Inactive Rtl Check>lint_enable_multidim_busmerge<false<bool<false<<Enable bus merging for multi-dimensional signals>lint_enable_native_to_sam_qor<false<bool<false<<Enables Native to Sam QOR improvements>lint_enable_netlist<false<bool<false<<Enables netlist flow>lint_enable_pgpins<false<bool<false<<Enables power and ground pin information to be taken into consideration from specified physical libraries>lint_enable_smart_tag_execution<false<bool<false<<Enable mapped smart rules tag >lint_enable_uarch_prop<false<bool<false<<Enable/Disable Uarch Prop. Value must be bool>lint_enable_waveform_viewer<true<bool<true<<Enable/Disable Waveform Viewer. Value must be bool>lint_enable_wdf<false<bool<false<<Enables WDF Flow>lint_enhanced_dead_code_detection<false<bool<false<<enable enhanced dead code detection for SGLINT>lint_formal_disable_stage_name<false<bool<false<<Disable lint formal tag stage name for lint checks>lint_functional_mode<false<bool<false<<Enables the formal mode for lint checks.Noisy lint checks like Width-Mismatch, Index-Overflow, DeadCode, FSM etc. will leverage formal technology>lint_ignore_redundant_field_waiver<true<bool<true<<Ignore non mandatory fields in translation of spyglass format waivers to tcl format>lint_ignore_syncreset_for_asyncflop<true<bool<true<<Ignore sync reset detection when async reset is present>lint_impl_mode<false<bool<false<<Enable RTLA flow>lint_load_goal_results<false<bool<false<<Load goal specific results in activity viewerBy default it loads consolidated results for all the executed goals. Under this app var, activity viewer would load goal specific results.>lint_multibit_sync_reset<false<bool<false<<Enable/Disable Multibit Sync Reset Check. Value must be bool, default value of the same is false. By default for multibit signal, sync reset won&apos;t be detected. To enable sync reset detection for multibit signal, value must be set to true.>lint_no_of_formal_processes<0<int<0<1 &lt;= val &lt;= 32<Sets the number of processes in which the formal engine are split in functional lint. The value will be auto inferred by the tool unless specified through this app var.>lint_no_of_lang_processes<1<int<1<1 &lt;= val &lt;= 16<Sets the number of processes in which the language checks are split in lint.>lint_post_dblink_language_check<false<bool<false<<Enables language checker after simon db link. It will avoid unused db to sglib convertion>lint_remove_unused_func_violation<false<bool<false<<Remove UnUsed Function Violation>lint_report_all_paths<false<bool<false<<report all the paths in lint message. By default only one path that introduce the violaiton is reported. Report all the paths when lint_report_all_paths is 1>lint_report_same_similar_rules<false<bool<false<<Enables reporting of same and similar Lint rules>lint_report_split_userdefined_signal<false<bool<false<<It will report multiple violations for user defined such as struct/union signals by splitting them for each member variable>lint_report_whole_path<3<int<3<<report the whole path in lint message. By default only 3 elements are reported for one path. Report every element for the path when report_whole_path is -1>lint_signature_exclude_hierarchy<false<bool<false<<Exclude hierarchy field from violation signature generation. It will not report violations from different personalities of same module>lint_spyglass_waiver_report<<string<<<Used for converting waivers during sg_read_waiver by comparing with Spyglass waiver.rpt>lint_traverse_depth<5000<int<5000<<Set the lint traverse depth for all rules>literal_constant_driven_macro<false<bool<false<<Enables reporting violations for literal constant driven macro>literal_constant_ignore_redundant<true<bool<true<<Ignore Strategy Redundant on literal constant>literal_constant_to_sink<false<bool<false<<treat literal constant as sink supply>literal_constant_to_sink_all<false<bool<false<<treat literal constant as sink supply for all>literal_constant_to_sink_internal<false<bool<false<<treat literal constant as sink supply when sink has internal supply>load_for_nor_iso_without_crossover<true<bool<true<<Enables use of NLDM traversal if no crossover data base is there for NOR ISO output pin>loop_count_limit<16384<int<16384<1 &lt;= val &lt;= 2147483647<Specifies upper bound for unrolling loop statements in synthesis>lp_abstraction_cloned_details<false<bool<false<<Enables the population of &apos;ClonedBlock&apos; debug field >lp_abstraction_consider_pgpins_npsr<false<bool<false<<Enables considering all the PG pins connection of retained cells for NPS generation>lp_abstraction_enable_marking_full<false<bool<false<<Enables marking abstracted design of a block>lp_abstraction_extra_logic_marking<false<bool<false<<Enables extra marking for ISO/ELS/AOB/RET input/output paths in abstract flow>lp_abstraction_generate_light_sam<false<bool<false<<Enables generation of light weight SAM model>lp_abstraction_homogeneous_sink_opt<false<bool<false<<Enables homogeneous sink optimization>lp_abstraction_light_weight_xover<false<bool<false<<Enables crossover unmarking if SPA -receiver supply is more ON than sink supply>lp_abstraction_logical_sink_opt<false<bool<false<<Enables immediate net based logical sink optimization>lp_abstraction_onthefly_sam_run<false<bool<false<<Enables single pass SAM generation run>lp_abstraction_pdf_for_npsr<true<bool<true<<Enables considering pdf for relation between the logic pin and PG pins for NPS generation>lp_abstraction_pg_marking_opt<false<bool<false<<Enables pg network marking optimization>lp_abstraction_pruning_method<default<string<default<<Prune equal ON/more ON segments of Crossovers in SAM generation.>lp_abstraction_psw_func_path<false<bool<false<<Enable this app_var to retain the sequential logic during fanin>lp_abstraction_report_containment<false<bool<false<<Enables containment information population in violations in TOP+SAM run>lp_abstraction_retain_full_psw<false<bool<false<<Enable this app_var to retain the full psw chain during SAM generation>lp_abstraction_samgen_during_qor<false<bool<false<<Enables dumping abstracted Verilog and the violations of the block in the same run>lp_abstraction_unmark_unconn_inst<true<bool<true<<Enables unmarking of unconnected instances and empty modules once abstraction is complete>lp_ack_port_from_strategy<true<bool<true<<Enables driving the ackPort driver net from power switch policy>lp_aggregate_ls_scmr_location<false<bool<false<<Aggregate LS_SCMR_LOCATION violations such that they are tagged only once per each strategy association node instead of once per each cell>lp_allow_constant_ref_signal<true<bool<true<< Disable this app_var to flag ISO_INST_REFERENCE and ISO_STRATEGY_REFERENCE tags on constant sources>lp_allow_default_version<1.0<string<1.0<{1.0 2.0 2.1 3.0 }<Controls the default upf version for upf file>lp_allow_pg_pin_reconnection<false<bool<false<<Allow pg pin reconnection when multiple connect_supply_net are set on one pg pin>lp_analyze_without_voltages<false<bool<false<<Enables cross over check for pure on/off for design without voltages>lp_apscps_or_mode<false<bool<false<<enables OR-ing of the ON-states of multiple power switches driving the same output supply net to form combined CPS ON-state expression, default: AND>lp_arch_check_ignore_clock_isodata<false<bool<false<<Enables skipping of arch check for clock pins which also have the isolation_data_pin attribute>lp_assume_analog_connected<false<bool<false<<lp_assume_analog_connected>lp_assume_bias_supply_to_primary<false<bool<false<<Enables to assume bias supply to primary supply>lp_assume_floating_ls_source<false<bool<false<<When this app var is enabled, floating LS/ELS input will be assumed as source for checking LS_INST_INCORRECT>lp_bdd_reorder_threshold<20000<int<20000<<Sets the threshold for PST BDD reordering>lp_bias_sec_pdt<false<bool<false<<Enables inference of sec_pdt_pin liberty pin as bias pin based on VNW and VPW naming convention>lp_bias_type<normal<string<normal<<Specifies the bias connection type used in the Upf.>lp_buffer_through_macro<fine<string<fine<{none fine all }<Enables tracing paths through buffer pins of macros>lp_check_hardmacro_control_signals<false<bool<false<<Enables ISO/PSW/RET analysis on control signal paths of hard macro cells.>lp_check_powermodel_ports<false<bool<false<<Enables check UPF_PORT_UNCONSTRAINED on power model instances ports.>lp_check_same_voltage_path<true<bool<true<<Enables reporting same voltage paths>lp_constrain_supplynet_inout_drivers<true<bool<true<<If set to false, relaxes the candidates for lower port drivers of a net for UPF_SUPPLY_RESOLUTION from being of PG type INTERNAL_POWER/GROUND only. The default value true constrains the same of being PG type INTERNAL_POWER/GROUND only>lp_disable_crossover<false<bool<false<<disables generating crossovers>lp_disable_ls_heterofanout<false<bool<false<<Disables hetero fanout based level shifter strategy association>lp_disable_psw_enpin_fanin<false<bool<false<<Disables PSW Enable Fanin traversal during optimized psw tracing>lp_disable_quietabs_in_read_upf<false<bool<false<<enables/disable -quiteAbs option in read_upf command.>lp_display_closest_psw_nets<false<bool<false<<Enables/Disables Display of closest design nets to PSW chain.>lp_dump_resolved_upf<false<bool<false<<When this app var is enabled, resolved UPF will be dumped in vcst_rtdb/lpdb/debug_reports/upf_expanded_resolved.upf>lp_enable_arch_check_hanging_signals<false<bool<false<<Enables arch checks for hanging upf control signals>lp_enable_constant_propagation<false<bool<false<<Enables constant propagation for checks>lp_enable_debug_dump_for_nps<0<int<0<<Enables debug data dumping for BDD creation in NPS readback flow>lp_enable_enhanced_pststate_report<true<bool<true<<Enables reporting of accurate pst state names in violations>lp_enable_feedthrough_relaxation<false<bool<false<<enable relaxation of defenition of feedthrough>lp_enable_iso_combo_checks<false<bool<false<<Enables iso combo checks>lp_enable_iso_supply0_check<false<bool<false<<Enables ISO_STRATEGY_SUPPLY and ISO_INST_SUPPLY checks when data signal is driven by 1&apos;b0/VSS>lp_enable_marker_population<false<bool<false<<This app-var enables the data dumping for LP Markers.>lp_enable_multivoltage_pnm<false<bool<false<<enable PNM multiVoltage modeling>lp_enable_pgchecks_for_physicalcells<true<bool<true<<This variable if set to FALSE, disable PG checks for physical only cells with PG pins>lp_enable_strict_isolation_diff<true<bool<true<<This app-var enables strict checking of diffs on isolation strategies>lp_enable_strict_supply_driver<false<bool<false<<Enable strict supply driver checks for UPF_SUPPLY_RESOLUTION, and ignore  non-macro cell&apos;s pg pin >lp_enable_upf_escape_style<false<bool<false<<Enables supporting the new UPF style escape names>lp_enable_upf_protection<false<bool<false<<VC LP will enable the Predictive flow>lp_enable_virtual_protection<false<bool<false<<Enables virtual protection checks in VCLP checker>lp_enable_voltmap_optimization<false<bool<false<<This app-var enables the optimization of similar PG_VOLTMAP_INCONSISTENT and UPF_VOLTMAP_INCONSISTENT violation.>lp_flag_iso_cell_in_crossing<false<bool<false<<Enables ISO instance reporting for strategy checks>lp_full_expression_detail<false<bool<false<<Enables printing complete string for complex expressions found during PSW Functional Checks.>lp_gen_supplyport_inverter_xovers<false<bool<false<<Generate crossovers for RTL inversion operators driven by Supply ports>lp_greycloud_ls_path_checks<false<bool<false<<Enables invoking of GreyCloud Checker for level shifters under Protection-rule checking upon not finding any ISO/ELS in a crossover path>lp_handle_empty_modules<false<bool<false<<Configures whether to skip checking on empty modules or not>lp_hold_pst_memory<false<bool<false<<Controls memory management of PST database>lp_ignore_direction_for_analog<true<bool<true<<lp_ignore_direction_for_analog>lp_ignore_hanging_for_combo_checks<false<bool<false<<Discard hanging segments for iso combo checks.>lp_ignore_is_isolated_output<false<bool<false<<When true, is_isolated attribute on macro outputs has no effect>lp_ignore_ls_main_rail_ground<true<bool<true<<VC LP will check for PST equivalence in case of ground by default. In case of PST equivalent it will not report violations for ISO_STRATSUPPLY_MISMATCH and ISO_SINGLE_SUPPLY.>lp_ignore_map_command_nor_iso<false<bool<false<<Disables consideration of nor iso strategy only on the basis of map_isolation_cell command>lp_ignore_scanpaths_for_combo_checks<false<bool<false<<Discard scan paths for iso combo checks.>lp_infer_source_through_mux_select<false<bool<false<<Enables fanin traversal for infer_source through mux select line.>lp_instrument_backtoback_ls<false<bool<false<<Enables back to back ls instrumentation>lp_iso_reset_constant<false<bool<false<<Enables checking of constant value propgated through combinational arc of flops>lp_isodata_sequential_propagation<false<bool<false<<Enables constant propagation through sequential cells while running Clamp-Reset checks(ISO_DATA_RESET/ISO_DATA_UNDETERMINABLE)>lp_isolation_inside<false<bool<false<<Enables allow/block checks on supplies inside macros>lp_isolation_local_supply<false<bool<false<<Tool will uniformly report the root isolation supply for all tags rather than reporting a mixture of root and local isolation supply names>lp_isolation_map_strict<false<bool<false<<Enable this app_var to run ISO_MAP_TYPE check based on based on domain switchablity>lp_level_range_trigger<true<bool<true<<This app_var controls how voltage range analysis is done for library cell pins which have an &apos;input_voltage_range&apos; attribute. If set to true then &apos;input_signal_level&apos; along with &apos;input_voltage_range&apos; would be considered, otherwise only &apos;input_voltage_range&apos; would be taken into account.>lp_limit_spacheck<false<bool<false<<Limits upf_spasupply_* checks on TOP and instances with terminal_boundary only>lp_ls_check_csn_scmr<true<bool<true<<VC LP will flag missing CSN on LS SCMR pins by default>lp_macro_list<false<string<false<<list of user specified macro cells>lp_mark_first_driver_control_check<false<bool<false<<Enables identification of immediate device as driver of upf control signal>lp_match_exact_supply_for_lschecks<false<bool<false<<Enables to flag LS_SCMR_LOCATION if SCMR pin locates in the domain that does not match with source/sink domain>lp_match_iso_cell_clamp_value<false<bool<false<<Enables reporting violation for mismatch between iso cell in map_isolation_cell command and associated policy clamp value>lp_max_enable_fanout_count<1000<int<1000<<The fanout limit on enable signal of a power switch.Setting this variable overrides the fanout limit on enable signal of a power switch (default 1000).>lp_max_retention_cell_percentage<50<int<50<<The default ratio of retention cells with respectto sequential elements.>lp_optimize_enable_tracing<false<bool<false<<Optimize Enable Tracing>lp_optimize_psw_tracing<true<bool<true<<Optimize PSW Tracing>lp_parallel_resolve_strict<false<bool<false<<Enables strict checking for parallel supply resolution>lp_perform_bias_csn_checks<false<bool<false<<Performs missing CSN checks on NWell, PWell, DeepNWell, DeepPWell pins on top of existing UPF_CSN_(SRM, MACRO, OTHER, PAD, PSW) checks>lp_pg_conn_inout<false<bool<false<<Enable this app_var to flag PG_DATA_CONN tag on inout pins>lp_pg_pin_unconn_check_modules<*<string<*<<list of user specified modules for PG Pin connectivity checks>lp_protection_input_bias<false<bool<false<<Enables to check input supply of protection cells for PG_BIASOFF_STATE>lp_pst_build_method<default<string<default<{default static write decompile read reduce sharevolt volt_reduce }<Controls the method for building the PST representation>lp_psw_loop_iso_stop<false<bool<false<<Stop at isolation or ELS during PSW_CONTROL_LOOP>lp_rca_limit_effect_violid_report<100<int<100<<The default number of violation id to be reported per effect violation tag per cluster>lp_relaxed_power_switch_association<false<bool<false<<When this app var is enabled, power switch strategy association will consider PG/CSN supply connections present for a given power switch instance. By default power switch strategy association considers PG connections only. >lp_report_backtoback_ls_as_redundant<false<bool<false<<Enables reporting back to back LS strategies as redundant>lp_report_common_parent<false<bool<false<<Report debug field common_parent with all vclp violation tags>lp_report_highest_level_supply<false<bool<false<<Tool will try to find the highest level supply net name to report>lp_retain_hanging_path_with_spa<false<bool<false<<Enables retaining hanging sinks with only SPA Driver Supply.>lp_retention_report_root<true<bool<true<<VC LP will report the root supplies for the retention tags>lp_set_pnm_voltage_precision<2<int<2<<set the PNM voltage precision when considering the multi voltage states>lp_sigsup_always_report<false<bool<false<<When true, check ISO_SIGSUP_MISSING even if design contains no constraints>lp_sigsup_only_missing<false<bool<false<<When true, display ISO_SIGSUP_MISSING only for signals with no constraint at all>lp_smart_relink<none<string<none<{none voltage_range all }<Enables relinking of some or all instances to libraries by voltage>lp_stop_at_combo_during_pswtracing<false<bool<false<<Stop at combo cells during PSW tracing>lp_stop_fanout_for_homogenous_fanout<false<bool<false<<Stop fanout traversal for Homogenous Fanout for iso combo checks>lp_strategy_association_json_dump<true<bool<true<<dump strategy_association*.json files to improve performance during initial schematic loading in Verdi>lp_supply_missing_strict<false<bool<false<<Enables falgging of UPF_SUPPLY_MISSING for single state supplies>lp_support_isl_check<false<bool<false<<Enables consideration of input_signal_level attribute for LS checks>lp_tie_allow_more_on<false<bool<false<<Allow a match during UPF_TIE_* check if the domain supply is equal or more on than the RPP of the input pin>lp_tied_source_relaxed_match<false<bool<false<<This app_var controls matching of the -source option in an isolation strategy when the source is a supply net. When this app_var is true, matching only considers the tie supply, without considering the other rail.>lp_trace_back_hier_source<false<bool<false<<Enables the actual source tracing from hierarchical module boundary given in create_source command>lp_traverse_control_combo<false<bool<false<<When this application variable is set to true, VC LP will stop the fanout traversal of ISO/RET/PSW control signals if a combinational logic is found>lp_traverse_control_fanin<true<bool<true<<Disables fan-in traversals of ISO/RET/PSW control signals>lp_treat_latch_as_driver<false<bool<false<<Enables latches being considered as valid drivers for *CONTROL_GLITCH tags>lp_treat_macro_psw_as_macro<false<bool<false<<Treat Coarse-grain PSW with &apos;is_macro_cell:true&apos; as Macro>lp_unify_constant_source<true<bool<true<<If disabled, it stops unification of literal constant source in same hierarchy so that the Logic source name is specific to the path for which the violation is shown>lp_upf_diff_ignore_patterns<default<string<default<<Takes a list of wildcard patterns which will be ignored while reporting diff through compare_upf command>lp_upf_disallow_sdsn_in_bias<false<bool<false<<Disallow command set_domain_supply_net used in a bias block>lp_upf_support_partsel<true<bool<true<<Disables support of part selects or slices (for vector ports) specifed in the various UPF commands such as set_isolation.>lp_user_has_pass_gate_list<<string<<<List of user specified pins with &apos;has_pass_gate&apos; pin attribute>lp_user_seq_list<<string<<<list of user specified sequential cell patterns>lp_volt_recon_method<off<string<off<{off all voltage all_automatic voltage_automatic }<Controls method for reconciling block voltage values>lp_xover_checks_dls_error<false<bool<false<<Enables doing xover based checks on a xover segment which has faulty DLS cell>lp_xover_ordering<true<bool<true<<When this app var is enabled xover sinks will have deterministic ordering>lp_xovercmd_virtual_node<false<bool<false<<For get_crossover_nodes, keep virtual node if it exists, not try to find actual node>macro_bufinv_as_stdcells<false<bool<false<<This variable if set to TRUE, a buffer/inverter with macro attribute will be treated as standard buffer/inverter cell>man_path</usr/local-eit/cad2/synopsys/vcf24/vc_static/V-2023.12/doc/monet/man<string</usr/local-eit/cad2/synopsys/vcf24/vc_static/V-2023.12/doc/monet/man<<>match_inout_for_lib_and_rtl<false<bool<false<<Match Inout ports for lib and RTL>match_severity_for_builtins<false<string<false<{false true sg_style vc_style }<For Built-in checks, match severity with that of SpyGlass. Once set, changes cannot be reverted.>max_concurrent_threads<4<int<4<<specifies the maximum number of concurrent threads available on the vc static platform (The default is 4 and can only be augmented)>mem_inference_threshold<16<int<16<<Set the minimum width for inferring memlatch. Mem latches will be inferred if the width of the memory is more than what is specified>merge_arch_check_violations<false<bool<false<<This variable if set to TRUE, all the corruption sources or ISO cells for each unique pair of &lt;source,sink&gt; for a particular type of root will be consolidated under a single CORR_CONTROL_* violation>model_priority_order<sam sg_abstract exact_port_lib rtl<string<sam sg_abstract exact_port_lib rtl<<Set LIB/RTL/SAM/SG Abstract model linking priority order.>msg_color_error<red<string<red<{black red green yellow blue magenta cyan white none }<This variable specifies the color of Error severity messages>msg_color_info<black<string<none<{black red green yellow blue magenta cyan white none }<This variable specifies the color of Info severity messages>msg_color_warn<magenta<string<none<{black red green yellow blue magenta cyan white none }<This variable specifies the color of Warning severity messages>msg_print_threshold<info<string<info<{info warning error fatal }<Sets message severity threshold to be printed>mthresh_value<-1<int<-1<0 &lt;= val &lt;= 2147483647<setting the simon option -spgMthresh>multiple_resolved_policy_fatal<false<bool<false<<MULTIPLE_RESOLVED_POLICY_FATAL enabled>mv_upf_allow_negative_voltage<false<bool<false<<Allows negative voltages in the PST states from the parser without an error. The negative PST voltage values will be considered during the VCLP checks.Negative voltage values are supposed to be used for special macro cells only. If a negative voltage value is specified in a domain primary, isolation supply set or retention supply set or ground supply, then &apos;UPF_SUPPLY_NEGATIVE&apos; violation will be issued.>mv_upf_relative_pg_support<false<bool<false<<Supports using same PG pin as power and ground.>nd_merge_type<keep<string<keep<{keep on off }<Control merging of non-deterministic assignments>netlist_file_extension<<string<<<use files with these extensions in netlist flow.>operator_bit_blast_mode<false<bool<false<<show bits in operators>physical_only_cell<<string<<<physical only cell>platform_dbobj_cachelimit<0<int<0<0 &lt;= val &lt;= 100000000<Set cache limit for design queries>power_lint_disable_bus_merge<false<bool<false<<Setting this variable to true disables bus merging for power lint violations>prefer_dw_over_rtl<false<bool<false<<When a model is present both in RTL and DW, use the DW model>prefer_lib_or_rtl_model<exact_port_lib<string<exact_port_lib<{rtl lib exact_port_lib lib_if_function }<This variable specifies the preference of giving priority to RTL or LIB if a particular model is found in both the places>prefer_udp_over_rtl<false<bool<false<<When a model is present both in RTL snd UDP, use the UDP model>prefer_unresolved_bb_over_user_bb<false<bool<false<<When a blackbox is both unresolved and user specified, prefer unresolved BB>prepend_default_timescale<true<bool<false<<prepend a default timescale in verilog read>preserve_assignment_direction<true<bool<true<<preserves the assignment direction by inserting assignment buffer>preserve_raw_signal_fanout<false<bool<false<<Tells synthesis to preserve the fanout of read after write (RAW) signals in combinational blocks. This is to prevent optimization that may result in the structural fanout not being preserved.>print_dropped_iso_policy<false<bool<false<<dumps DroppedIsolation.rptin vcst_rtdb/.internal/lp>print_only_valid_signal<true<bool<true<<filter out non user-defined nets>print_severity_based_header<false<bool<false<<Setting this variable to true enables severity wise categorization in header of SpyGlass specific reports generated in VC SpyGlass runs>print_waived_counts_in_summary<false<bool<false<<Setting this variable to true enables waivedddd violation counts in summary report.>process_dot_star_waiver<false<bool<false<<Enable generate names for matching of non-escaped generate block names in VC SG for cdc app>pt_compatibility_mode<false<bool<false<<This variable enables some implicit pt configuration (constant prop., TCL, ...)>query_objects_format<Legacy<string<Legacy<{Tcl Legacy }<Control display of the query_objects command. &apos;Legacy&apos; uses comma separators>rdc_convert_rfp2_assertion_sequence<false<bool<false<<convert reset_filter_paths with reset-to-reset/reset-to-clock relation to set_rdc_define_assertion_sequence>rdc_enable_merge_vector<maximal<string<maximal<<Enables vector merging of RDC crossings>read_db_attributes<all<string<all<<read db attributes: none/user_defined/all>read_synopsys_sim_setup<true<bool<true<<Mode for reading or not reading VCS set up file>reference_toplevel_iso_skip_combo<false<bool<false<<Skip the combo cell when doing the backward traversal to find the correct enable signal in the path for reference_toplevel_isolation_signal analysis>relax_packed_arrays<false<bool<false<<allow VHDL and SystemVerilog boundary SV packed arrays connected with VHDL arrays>remove_empty_dir_in_outdir<false<bool<false<<Setting this variable to true removes the empty directories from vcst_rtdb>replace_rootdir_for_waivers<<string<<<Make the waivers generated from the GUI position independent>report_adjustment_waiver<false<bool<false<<Setting this variable to true enables reporting of actual waived messages waived using &apos;-ignore&apos; option>report_all_hdl_errors<false<bool<false<<Enables reporting all syntax errors in Verilog files>report_all_unresolved_modules<false<bool<false<<enable reporting all unresolved instances>report_cascade_cgc_on_explicit_en<true<bool<true<<Setting this variable to false don&apos;t report cascase_cgc viol on cgc driving all FDE/rec-mux>report_datetime_in_log<false<bool<false<<Enables reporting date and time at the command start in session log.>report_ip_waiver<false<bool<false<<Setting this variable to true enables reporting of actual waived messages waived using &apos;-ip&apos; option>report_lp_limit<100<int<100<<The default number of reports displayed for each violation type. Setting this variable to 0 displays all reports.>report_nofunc_blackbox<true<bool<true<<Enables reporting &apos;no functional view&apos; blackboxes>report_on_exit<none<string<none<{none low verbose }<Report configurations used for the run.>report_orig_ref_name<false<bool<false<<Reports original reference name in get_attribute queries>report_sibling_violation<false<bool<false<<Enable reporting sibling violations for all rules>report_vnr_port_coercion<true<bool<true<<reports coerced ports for unresolved BBs in VNR flow>reset_source_sequential_propagation<true<bool<true<<Enable reset source propagation through sequential elements>save_netlist_copy<false<bool<false<<Saves a restorable copy of the netlist-based design at design creation.>save_session_default<false<bool<false<<determines whether the session is automatically saved at quit>schematic_cloud_gate_threshold<4<int<4<<Controls the minimum number of gates inside a schematic cloud>schematic_cloud_options<<string<<<schematic clould options (few to pass to vcs automatically)>scroll_table_speed<1<int<1<1 &lt;= val &lt;= 10<speed of scrolling in violation table>search_include_file_path<false<bool<false<<Enables searching Verilog include file paths first over other files.>search_path<<string<<<search path for design and library files>select_create_waiver_fields<signature<string<signature<{signature all none }<This App Var helps in selecting fields in create a waiver window.>seq_latch_array_bit_blast_size<4096<int<4096<0 &lt;= val &lt;= 65535<Set bit blast size limit for Sequential Latch Arrays>seq_recog_without_explicit_marking<false<bool<false<<Try to recognize a cell as sequential without explicit attribute>set_blackbox_mem_limit<-1<int<-1<<Set Blackbox Mem Limit>set_checkpoint_restart_compression<lz4<string<lz4<<set checkpoint compression method>set_dcformat_generate_naming<false<bool<false<<Object namer for generate blocks will be in DC format if it is true>set_ignored_commands_verbosity<low<string<low<{none low medium verbose }<Set ignore commands verbosity>set_seq_cycle_depth<-1<int<-1<<set the depth for sequential cycle depth>sg_config_flow_top<<string<<<Top design name.>sg_vc_compat<false<string<false<{lint cdc true false }<Enable spyglass compatible settings in VC SG for lint/cdc app>sh_allow_tcl_with_set_app_var<true<bool<true<<Allow set_app_var and get_app_var to work with Tcl variables>sh_allow_tcl_with_set_app_var_no_message_list<<string<<<Suppress error messages for variables in this list>sh_arch<linux64<string<linux64<<The system archicture of this machine>sh_command_abbrev_mode<Anywhere<string<Anywhere<{Anywhere Command-Line-Only None }<Controls how command names may be abbreviated>sh_command_abbrev_options<true<bool<true<<Set to false to also turn off option abbreviation>sh_command_log_file<vcst_command.log<string<vcst_command.log<<Location of the execution log for this application>sh_continue_on_error<false<bool<false<<Allows processing to continue when errors occur during
script execution with the source command.>sh_deprecated_is_error<false<bool<false<<Raise a Tcl error when a deprecated command is executed.>sh_dev_null</dev/null<string</dev/null<<Location of the null output file>sh_disabled_is_error<true<bool<true<<Raise a Tcl error when a disabled command is executed.>sh_enable_page_mode<false<bool<false<<Displays long reports one page at a time>sh_enable_stdout_redirect<true<bool<true<<Can the redirect command capture  output sent to the stdout channel? (ie. &apos;puts hello&apos;)>sh_help_shows_group_overview<true<bool<true<<When false, help prints all command names rather than overview information>sh_language<tcl<string<tcl<{tcl }<The tool language used by the application console>sh_obsolete_is_error<false<bool<false<<Raise a Tcl error when an obsolete command is executed.>sh_product_version<V-2023.12<string<V-2023.12<<The version of this application>sh_script_stop_severity<None<string<None<{E W None }<Error level to stop source if message is emited>sh_source_emits_line_numbers<None<string<None<{E W None }<Print line numbers is messages of type are emited>sh_source_logging<true<bool<true<<Log individual commands executed from with source>sh_source_uses_search_path<false<bool<false<<Allow source to use the search_path variable>sh_tcllib_app_dirname<cci<string<cci<<Location of application specific Tcl files>sh_user_man_path<<string<<<Directory where user manpages may be stored>show_disabled_prop<true<bool<true<<show disabled property in property table >show_elab_summary<false<bool<false<<Display summary of messages generated during elaboration.>show_msg_in_create_waiver<true<bool<true<<Show or hide Message field in create a waiver>show_only_waived<false<bool<false<<hide other violation state options Ignored, Acknowledged, Waived_Temp and NeedsInfo in UI waiver creation>show_only_waived_and_waived_temp<false<bool<false<<hide other violation state options Ignored, Acknowledged and NeedsInfo in UI waiver creation>show_waivers_under_violations<false<bool<false<<Hide Waivers tab in Activity Viewer and show waivers as child nodes in Violation tree>simr_fsdb_dump_debug<<string<<<turn on fsdb dump tracing for debug>simr_fsdb_var_dump_debug<<string<<<turn on fsdb dump tracing for one given variable for debug>sort_register_in_viol<false<bool<false<<Setting this variable to true will dump the registers in power lint violations in sorted order>spyglass_waiver_report<<string<<<Used for converting waivers during sg_read_waiver by comparing with Spyglass waiver.rpt>srsn_pdbp_messages<false<bool<false<<Enables SRSN on hierarchical pin messages>stop_at_rtl_inverter<false<bool<false<<Breaks Crossover at RTL inverter>stop_on_fatal<false<bool<false<<Setting this variable to true stops VC-Spyglass run if fatal messages are issued>stop_on_synth_error<false<bool<false<<Causes the application to exit when there is a  synthesis error.>stop_on_synth_messages<<string<<<Stop synthesis with error if any of the specified messages are encountered. Space separated list.>stop_run_on_license_failure<false<bool<false<<Stops the run on license failure>stop_seq_clockprop_at_random_logic<false<bool<false<<Stops clock source propagation through sequential elements at random combo logic>stop_sgchecker_on_design_read_error<false<bool<false<<Setting this variable to true stops Spyglass checker if read_file/elaborate command fails>strict_local_match<false<bool<false<<Enables DC style strict local match for ISO strategy matching>struct_delimiter<.<string<.<<struct delimiter in design objects>stub_as_userbbox<false<bool<false<<Enables automatic identification of stubs as user blackboxes>subsegment_optimization_type<default<string<default<<Configure the criteria for sub-segment optimization>suppress_msg_vnr31<false<bool<false<<Supress the warning message VNR-31..>suppress_vnr_msg<<string<<<Suppress VNR messages>svr_enable_vpp<false<bool<false<<Enables the Verilog pre-processor for netlist designs>symbol_library<<string<<<list of symbol SDB libraries>synopsys_program_name<vcf<string<vcf<<The name of this application>synopsys_root</usr/local-eit/cad2/synopsys/vcf24/vc_static/V-2023.12<string</usr/local-eit/cad2/synopsys/vcf24/vc_static/V-2023.12<<The installation directory of this application>synth_all_macro_pins_with_func<false<bool<false<<Synthesizes all macro pins with function attribute>synth_all_pins_with_func<true<bool<true<<Synthesizes all pins with function attribute>synth_preserve_sequential<false<bool<false<<Keep some unneeded latches>target_library<<string<<<Specifies the list of technology libraries of components to be used when compiling a design.>tc_enable_illegal_path_info_file<false<bool<false<<set this app var to generate the illegal_path info file>tcl_interactive<0<string<0<<Tcl is interactive>tcl_library</usr/local-eit/cad2/synopsys/vcf24/vc_static/V-2023.12/auxx/tcllib/lib/tcl8.6<string</usr/local-eit/cad2/synopsys/vcf24/vc_static/V-2023.12/auxx/tcllib/lib/tcl8.6<<Location of the Tcl library>tcl_pkgPath</usr/local-eit/cad2/synopsys/vcf24/vc_static/V-2023.12/auxx/tcllib/lib/tcl8.6<string</usr/local-eit/cad2/synopsys/vcf24/vc_static/V-2023.12/auxx/tcllib/lib/tcl8.6<<Search path for Tcl packages>top_level_ports_only<false<bool<false<<get_ports will support only top-level ports>treat_els_as_iso_for_multiple_check<false<bool<false<<treats els as iso for ISO_INST_MULTIPLE, LS_CELL_OPTIMIZE and ISO_CELL_OPTIMIZE tags>treat_empty_module_as_bbox<true<bool<true<<enable treating empty modules as black boxes.>treat_hardmacro_as_srm<false<bool<false<<If this variable is set to TRUE, VCLP will consider a macro cell having one Primary Power, one Primary Ground and Internal Power or Internal Ground or both with direction &apos;internal&apos; as a SRM, and report UPF_CSN_SRM for Primary power and Primary ground pin, if CSN does not exist.>treat_undriven_as_tiehi<false<bool<false<<Enables/Disables treating undriven nets as tiehi for PSW Functional Checks.>unique_viol_compressed_bufchain<false<bool<false<<enables unique violation for compressed buffer chain>upf_allow_child_hier_boundary_as_domain_boundary<false<bool<false<<Allows the hierarchical boundary of child as part of boundary of same power domain as its parent>upf_allow_port_state_for_supply_net<false<bool<false<<UPF parser will allow users to specify port states for supply nets>upf_buffer_list<<string<<<list of user specified buffers>upf_cmd_wrapper_prefix<<string<<<UPF command wrapper prefix string>upf_disconnect_psw_ack_signal<false<bool<false<<Disconnects existing driver of psw ack signal>upf_enable_mv_handling_psw_signals<false<bool<false<<Allows the implementation of virtual power switch in indicated hierarchy specified by set_design_attributes attribute contain_switches command>upf_enable_relax_check_for_negative_nonbias<false<bool<false<<Relaxes the check for internal type pin with output direction for negative voltage associated with non-bias network>upf_enable_state_propagation_in_add_power_state<false<bool<false<<Enables the old add_power_state semantics>upf_extended_rtl<false<bool<false<<Enables support of various rtl constructs which are supported in VCS and not supported in VCLP by default. Currently named blocks/processes references in UPF are supported.>upf_hetero_fanout_isolation<true<bool<true<<Enables hetero fanout based isolation strategy association>upf_implemented_constructs<<string<<<upf implemented constructs>upf_insert_virtual_repeater<true<bool<true<<No virtual repeater buffer for set_repeater when set to false>upf_iso_filter_elements_with_applies_to<ENABLE<string<ENABLE<<applies_to filtering for ISO/LS policies. Default value is ENABLE>upf_isols_allow_instances_in_elements<true<bool<true<<Support instances in -elements option for set_isolation/set_level_shifter commands>upf_lrm_option_defaults<<string<<<Controls default value of some upf commands>upf_macro_from_liberty<true<bool<true<<UPF parser will treat macro module as if the attribute is_hard_macro has been set in the UPF>upf_name_map<<string<<<Name map file for golden UPF flow>upf_psw_ack_resolve_conflict<false<bool<false<<Inserts virtual placeholder cell for psw strategy>upf_selfbiascellpin_list<<string<<<list of user specified self bis cell pin list>upf_terminal_boundary_transitive<false<bool<false<<find_objects search stops at terminal boundary>upf_tool<vcst<string<vcst<<set variable upf_tool for UPF parser>upf_use_correlated_voltage_range<false<bool<false<<Enables correlated voltage comparison (min-min, nom-nom, max-max) for supply port/net for Level shifter requirement check.>use_both_as_create_reset_default<false<bool<false<<Use both as create reset default.>use_generate_separator<<string<<<Replaces generate separator &apos;.&apos; with string set by user>use_icc_switch_names<false<bool<false<<Enables use of ICC power switch names in policy matching>use_local_bias_for_isolation<true<bool<true<<Enables usage of local bias supply for isolation>use_local_bias_for_retention<true<bool<true<<Enables usage of local bias supply for retention>vcs_options<<string<<<vcs command options automatically used>vcupf_skip_read_commands<false<bool<false<<This variable if set to TRUE, VC UPF mode is on, upf reading will be done in design independent mode, commands related with design reading will be ignored>vdd_type_diode_cell_name<<string<<<vdd type diode cell names>vdd_vss_type_diode_cell_name<<string<<<vdd vss type diode cell names>verdi_export_dir<<string<<<Set the directory for FSDB export. (Default is: ./traces)>verdi_init_cmds<<string<<<verdi initial commands>verdi_launch_mode<default<string<default<{verdi_elite verdi_base verdi_apex verdi-elite verdi-base verdi-apex verdi3 verdi-sx verdi-ultra }<verdi launch version>verdi_options<<string<<<verdi start Options>verdi_table_font<11<int<11<8 &lt;= val &lt;= 26<Font size for verdi table >verdi_vc_console_hotkey<null<string<null<<change default hotkey setting of verdi vc console>vhdl_generate_slash<true<bool<true<<use slash in name of vhdl generate block, if false use dot>vnr_enable_file_split<false<bool<false<<When compiling large netlist file enable file splitting to allow multi-threaded compilation of the file>vsi_dwroot<<string<<<Location of the VSI DesignWare library>vss_type_diode_cell_name<<string<<<vss type diode cell names>waiver_disallow_append<false<bool<false<<-append is not allowed in waive command>waiver_require_comment<false<bool<false<<-comment is mandatory in waive command>waivers_translate_generate_names<false<bool<false<<waivers containing &apos;.*&apos; and regex option will be processed only if this appvar is true>