DSCH 2.6b
VERSION 22/02/25 22:28:15
BB(-99,-120,164,-5)
SYM  #inv
BB(35,-25,70,-5)
TITLE 50 -15  #~
MODEL 101
PROP                                                                                                                                                                                                            
REC(0,0,0,0,)
VIS 0
PIN(35,-15,0.000,0.000)in
PIN(70,-15,0.030,0.140)out
LIG(35,-15,45,-15)
LIG(45,-25,45,-5)
LIG(45,-25,60,-15)
LIG(45,-5,60,-15)
LIG(62,-15,62,-15)
LIG(64,-15,70,-15)
VLG    not not1(out,in);
FSYM
SYM  #light5
BB(158,-105,164,-91)
TITLE 160 -91  #light
MODEL 49
PROP                                                                                                                                                                                                            
REC(159,-104,4,4,r)
VIS 1
PIN(160,-90,0.000,0.000)Xor2
LIG(163,-99,163,-104)
LIG(163,-104,162,-105)
LIG(159,-104,159,-99)
LIG(162,-94,162,-97)
LIG(161,-94,164,-94)
LIG(161,-92,163,-94)
LIG(162,-92,164,-94)
LIG(158,-97,164,-97)
LIG(160,-97,160,-90)
LIG(158,-99,158,-97)
LIG(164,-99,158,-99)
LIG(164,-97,164,-99)
LIG(160,-105,159,-104)
LIG(162,-105,160,-105)
FSYM
SYM  #vss
BB(60,-68,70,-60)
TITLE 64 -63  #vss
MODEL 0
PROP                                                                                                                                                                                                            
REC(60,-70,0,0,b)
VIS 0
PIN(65,-70,0.000,0.000)vss
LIG(65,-70,65,-65)
LIG(60,-65,70,-65)
LIG(60,-62,62,-65)
LIG(62,-62,64,-65)
LIG(64,-62,66,-65)
LIG(66,-62,68,-65)
FSYM
SYM  #vdd
BB(60,-120,70,-110)
TITLE 63 -114  #vdd
MODEL 1
PROP                                                                                                                                                                                                            
REC(-255,-175,0,0,)
VIS 0
PIN(65,-110,0.000,0.000)vdd
LIG(65,-110,65,-115)
LIG(65,-115,60,-115)
LIG(60,-115,65,-120)
LIG(65,-120,70,-115)
LIG(70,-115,65,-115)
FSYM
SYM  #nmos
BB(45,-90,65,-70)
TITLE 60 -75  #nmos
MODEL 901
PROP   1.0u 0.12u                                                                                                                                                                                                        
REC(46,-85,19,15,r)
VIS 0
PIN(65,-70,0.000,0.000)s
PIN(45,-80,0.000,0.000)g
PIN(65,-90,0.030,0.210)d
LIG(55,-80,45,-80)
LIG(55,-74,55,-86)
LIG(57,-74,57,-86)
LIG(65,-86,57,-86)
LIG(65,-90,65,-86)
LIG(65,-74,57,-74)
LIG(65,-70,65,-74)
VLG     nmos nmos(drain,source,gate);
FSYM
SYM  #pmos
BB(45,-110,65,-90)
TITLE 60 -95  #pmos
MODEL 902
PROP   2.0u 0.12u                                                                                                                                                                                                        
REC(46,-105,19,15,r)
VIS 0
PIN(65,-110,0.000,0.000)s
PIN(45,-100,0.000,0.000)g
PIN(65,-90,0.030,0.210)d
LIG(45,-100,51,-100)
LIG(53,-100,53,-100)
LIG(55,-94,55,-106)
LIG(57,-94,57,-106)
LIG(65,-106,57,-106)
LIG(65,-110,65,-106)
LIG(65,-94,57,-94)
LIG(65,-90,65,-94)
VLG     pmos pmos(drain,source,gate);
FSYM
SYM  #button10
BB(6,-34,15,-26)
TITLE 10 -30  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(7,-33,6,6,r)
VIS 1
PIN(15,-30,0.000,0.000)B
LIG(14,-30,15,-30)
LIG(6,-26,6,-34)
LIG(14,-26,6,-26)
LIG(14,-34,14,-26)
LIG(6,-34,14,-34)
LIG(7,-27,7,-33)
LIG(13,-27,7,-27)
LIG(13,-33,13,-27)
LIG(7,-33,13,-33)
FSYM
SYM  #pmos
BB(75,-110,95,-90)
TITLE 90 -95  #pmos
MODEL 902
PROP   2.0u 0.12u                                                                                                                                                                                                        
REC(80,-109,15,19,r)
VIS 0
PIN(75,-90,0.000,0.000)s
PIN(85,-110,0.000,0.000)g
PIN(95,-90,0.030,0.350)d
LIG(85,-110,85,-104)
LIG(85,-102,85,-102)
LIG(91,-100,79,-100)
LIG(91,-98,79,-98)
LIG(79,-90,79,-98)
LIG(75,-90,79,-90)
LIG(91,-90,91,-98)
LIG(95,-90,91,-90)
VLG   pmos pmos(drain,source,gate);
FSYM
SYM  #nmos
BB(75,-90,95,-70)
TITLE 80 -85  #nmos
MODEL 901
PROP   1.0u 0.12u                                                                                                                                                                                                        
REC(75,-90,15,19,r)
VIS 0
PIN(75,-90,0.000,0.000)s
PIN(85,-70,0.000,0.000)g
PIN(95,-90,0.030,0.350)d
LIG(85,-80,85,-70)
LIG(79,-80,91,-80)
LIG(79,-82,91,-82)
LIG(91,-90,91,-82)
LIG(95,-90,91,-90)
LIG(79,-90,79,-82)
LIG(75,-90,79,-90)
VLG    nmos nmos(drain,source,gate);
FSYM
SYM  #vss
BB(135,-68,145,-60)
TITLE 139 -63  #vss
MODEL 0
PROP                                                                                                                                                                                                            
REC(135,-70,0,0,b)
VIS 0
PIN(140,-70,0.000,0.000)vss
LIG(140,-70,140,-65)
LIG(135,-65,145,-65)
LIG(135,-62,137,-65)
LIG(137,-62,139,-65)
LIG(139,-62,141,-65)
LIG(141,-62,143,-65)
FSYM
SYM  #pmos
BB(120,-110,140,-90)
TITLE 135 -95  #pmos
MODEL 902
PROP   2.0u 0.12u                                                                                                                                                                                                        
REC(121,-105,19,15,r)
VIS 0
PIN(140,-110,0.000,0.000)s
PIN(120,-100,0.000,0.000)g
PIN(140,-90,0.030,0.140)d
LIG(120,-100,126,-100)
LIG(128,-100,128,-100)
LIG(130,-94,130,-106)
LIG(132,-94,132,-106)
LIG(140,-106,132,-106)
LIG(140,-110,140,-106)
LIG(140,-94,132,-94)
LIG(140,-90,140,-94)
VLG     pmos pmos(drain,source,gate);
FSYM
SYM  #nmos
BB(120,-90,140,-70)
TITLE 135 -75  #nmos
MODEL 901
PROP   1.0u 0.12u                                                                                                                                                                                                        
REC(121,-85,19,15,r)
VIS 0
PIN(140,-70,0.000,0.000)s
PIN(120,-80,0.000,0.000)g
PIN(140,-90,0.030,0.140)d
LIG(130,-80,120,-80)
LIG(130,-74,130,-86)
LIG(132,-74,132,-86)
LIG(140,-86,132,-86)
LIG(140,-90,140,-86)
LIG(140,-74,132,-74)
LIG(140,-70,140,-74)
VLG     nmos nmos(drain,source,gate);
FSYM
SYM  #button9
BB(6,-94,15,-86)
TITLE 10 -90  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(7,-93,6,6,r)
VIS 1
PIN(15,-90,0.000,0.000)A
LIG(14,-90,15,-90)
LIG(6,-86,6,-94)
LIG(14,-86,6,-86)
LIG(14,-94,14,-86)
LIG(6,-94,14,-94)
LIG(7,-87,7,-93)
LIG(13,-87,7,-87)
LIG(13,-93,13,-87)
LIG(7,-93,13,-93)
FSYM
SYM  #button1cc
BB(-99,-54,-90,-46)
TITLE -95 -50  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(-98,-53,6,6,r)
VIS 1
PIN(-90,-50,0.000,0.000)a
LIG(-91,-50,-90,-50)
LIG(-99,-46,-99,-54)
LIG(-91,-46,-99,-46)
LIG(-91,-54,-91,-46)
LIG(-99,-54,-91,-54)
LIG(-98,-47,-98,-53)
LIG(-92,-47,-98,-47)
LIG(-92,-53,-92,-47)
LIG(-98,-53,-92,-53)
FSYM
SYM  #light2
BB(-32,-60,-26,-46)
TITLE -30 -46  #light
MODEL 49
PROP                                                                                                                                                                                                            
REC(-31,-59,4,4,r)
VIS 129
PIN(-30,-45,0.000,0.000)xor2
LIG(-27,-54,-27,-59)
LIG(-27,-59,-28,-60)
LIG(-31,-59,-31,-54)
LIG(-28,-49,-28,-52)
LIG(-29,-49,-26,-49)
LIG(-29,-47,-27,-49)
LIG(-28,-47,-26,-49)
LIG(-32,-52,-26,-52)
LIG(-30,-52,-30,-45)
LIG(-32,-54,-32,-52)
LIG(-26,-54,-32,-54)
LIG(-26,-52,-26,-54)
LIG(-30,-60,-31,-59)
LIG(-28,-60,-30,-60)
FSYM
SYM  #xor2
BB(-75,-55,-40,-35)
TITLE -58 -45  #^
MODEL 602
PROP                                                                                                                                                                                                            
REC(-305,-15,0,0,)
VIS 0
PIN(-75,-50,0.000,0.000)a
PIN(-75,-40,0.000,0.000)b
PIN(-40,-45,0.090,0.070)out
LIG(-67,-38,-71,-35)
LIG(-63,-38,-67,-35)
LIG(-47,-45,-40,-45)
LIG(-48,-43,-51,-39)
LIG(-47,-45,-48,-43)
LIG(-48,-47,-47,-45)
LIG(-51,-51,-48,-47)
LIG(-56,-54,-51,-51)
LIG(-51,-39,-56,-36)
LIG(-56,-36,-67,-35)
LIG(-67,-55,-56,-54)
LIG(-61,-42,-63,-38)
LIG(-67,-55,-63,-52)
LIG(-63,-52,-61,-48)
LIG(-61,-48,-60,-45)
LIG(-60,-45,-61,-42)
LIG(-71,-55,-67,-52)
LIG(-67,-52,-65,-48)
LIG(-65,-48,-64,-45)
LIG(-64,-45,-65,-42)
LIG(-65,-42,-67,-38)
LIG(-75,-50,-66,-50)
LIG(-75,-40,-66,-40)
VLG        xor xor2(out,a,b);
FSYM
SYM  #button2cc
BB(-99,-44,-90,-36)
TITLE -95 -40  #button
MODEL 59
PROP                                                                                                                                                                                                            
REC(-98,-43,6,6,r)
VIS 1
PIN(-90,-40,0.000,0.000)b
LIG(-91,-40,-90,-40)
LIG(-99,-36,-99,-44)
LIG(-91,-36,-99,-36)
LIG(-91,-44,-91,-36)
LIG(-99,-44,-91,-44)
LIG(-98,-37,-98,-43)
LIG(-92,-37,-98,-37)
LIG(-92,-43,-92,-37)
LIG(-98,-43,-92,-43)
FSYM
SYM  #xor2
BB(-85,-95,-50,-75)
TITLE -68 -85  #^
MODEL 602
PROP                                                                                                                                                                                                            
REC(-315,-20,0,0,)
VIS 0
PIN(-85,-90,0.000,0.000)a
PIN(-85,-80,0.000,0.000)b
PIN(-50,-85,0.090,0.000)out
LIG(-77,-78,-81,-75)
LIG(-73,-78,-77,-75)
LIG(-57,-85,-50,-85)
LIG(-58,-83,-61,-79)
LIG(-57,-85,-58,-83)
LIG(-58,-87,-57,-85)
LIG(-61,-91,-58,-87)
LIG(-66,-94,-61,-91)
LIG(-61,-79,-66,-76)
LIG(-66,-76,-77,-75)
LIG(-77,-95,-66,-94)
LIG(-71,-82,-73,-78)
LIG(-77,-95,-73,-92)
LIG(-73,-92,-71,-88)
LIG(-71,-88,-70,-85)
LIG(-70,-85,-71,-82)
LIG(-81,-95,-77,-92)
LIG(-77,-92,-75,-88)
LIG(-75,-88,-74,-85)
LIG(-74,-85,-75,-82)
LIG(-75,-82,-77,-78)
LIG(-85,-90,-76,-90)
LIG(-85,-80,-76,-80)
VLG        xor xor2(out,a,b);
FSYM
SYM  #vdd
BB(135,-120,145,-110)
TITLE 138 -114  #vdd
MODEL 1
PROP                                                                                                                                                                                                            
REC(-180,-175,0,0,)
VIS 0
PIN(140,-110,0.000,0.000)vdd
LIG(140,-110,140,-115)
LIG(140,-115,135,-115)
LIG(135,-115,140,-120)
LIG(140,-120,145,-115)
LIG(145,-115,140,-115)
FSYM
SYM  #nmos
BB(75,-50,95,-30)
TITLE 80 -45  #nmos
MODEL 901
PROP   1.0u 0.12u                                                                                                                                                                                                        
REC(75,-50,15,19,r)
VIS 0
PIN(75,-50,0.000,0.000)s
PIN(85,-30,0.000,0.000)g
PIN(95,-50,0.030,0.350)d
LIG(85,-40,85,-30)
LIG(79,-40,91,-40)
LIG(79,-42,91,-42)
LIG(91,-50,91,-42)
LIG(95,-50,91,-50)
LIG(79,-50,79,-42)
LIG(75,-50,79,-50)
VLG    nmos nmos(drain,source,gate);
FSYM
SYM  #pmos
BB(75,-70,95,-50)
TITLE 90 -55  #pmos
MODEL 902
PROP   2.0u 0.12u                                                                                                                                                                                                        
REC(80,-69,15,19,r)
VIS 0
PIN(75,-50,0.000,0.000)s
PIN(85,-70,0.000,0.000)g
PIN(95,-50,0.030,0.350)d
LIG(85,-70,85,-64)
LIG(85,-62,85,-62)
LIG(91,-60,79,-60)
LIG(91,-58,79,-58)
LIG(79,-50,79,-58)
LIG(75,-50,79,-50)
LIG(91,-50,91,-58)
LIG(95,-50,91,-50)
VLG   pmos pmos(drain,source,gate);
FSYM
CNC(110 -90)
CNC(25 -90)
CNC(120 -90)
CNC(120 -90)
CNC(45 -90)
CNC(35 -30)
LIG(45,-90,25,-90)
LIG(100,-70,100,-15)
LIG(85,-70,100,-70)
LIG(105,-110,105,-30)
LIG(85,-110,105,-110)
LIG(70,-15,100,-15)
LIG(140,-90,160,-90)
LIG(110,-90,110,-50)
LIG(95,-90,110,-90)
LIG(120,-90,120,-80)
LIG(120,-100,120,-90)
LIG(45,-90,45,-80)
LIG(45,-100,45,-90)
LIG(15,-30,35,-30)
LIG(95,-50,110,-50)
LIG(-90,-50,-75,-50)
LIG(-90,-40,-75,-40)
LIG(-40,-45,-30,-45)
LIG(25,-50,75,-50)
LIG(25,-90,15,-90)
LIG(25,-90,25,-50)
LIG(65,-90,75,-90)
LIG(110,-90,120,-90)
LIG(35,-30,105,-30)
LIG(35,-30,35,-15)
FFIG C:\Dsch2\Book on CMOS\xor2Full.sch
