# do mp4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /software/quartus-std-18.1/modelsim_ae/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/m_ext {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/m_ext/multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:47 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/m_ext" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/m_ext/multiplier.sv 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 16:28:47 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/m_ext {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/m_ext/m_ext.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:47 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/m_ext" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/m_ext/m_ext.sv 
# -- Compiling module m_ext
# 
# Top level modules:
# 	m_ext
# End time: 16:28:48 on Apr 25,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/m_ext {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/m_ext/divider.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:48 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/m_ext" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/m_ext/divider.sv 
# -- Compiling module divider
# 
# Top level modules:
# 	divider
# End time: 16:28:48 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/cacheline_adaptor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:48 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/cacheline_adaptor.sv 
# -- Compiling module cacheline_adaptor
# 
# Top level modules:
# 	cacheline_adaptor
# End time: 16:28:48 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:48 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 16:28:48 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache/line_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:48 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache/line_adapter.sv 
# -- Compiling module line_adapter
# 
# Top level modules:
# 	line_adapter
# End time: 16:28:48 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache/data_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:48 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache/data_array.sv 
# -- Compiling module data_array
# 
# Top level modules:
# 	data_array
# End time: 16:28:48 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache/cache_datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:48 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache/cache_datapath.sv 
# -- Compiling module cache_datapath
# 
# Top level modules:
# 	cache_datapath
# End time: 16:28:48 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache/cache_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:48 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache/cache_control.sv 
# -- Compiling module cache_control
# 
# Top level modules:
# 	cache_control
# End time: 16:28:48 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache/array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:48 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache/array.sv 
# -- Compiling module array
# 
# Top level modules:
# 	array
# End time: 16:28:48 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/rv32i_mux_types.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:48 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/rv32i_mux_types.sv 
# -- Compiling package pcmux
# -- Compiling package marmux
# -- Compiling package cmpmux
# -- Compiling package alumux
# -- Compiling package regfilemux
# -- Compiling package rs1mux
# -- Compiling package rs2mux
# 
# Top level modules:
# 	--none--
# End time: 16:28:48 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:48 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 16:28:48 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/pc_reg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:48 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/pc_reg.sv 
# -- Compiling module pc_register
# 
# Top level modules:
# 	pc_register
# End time: 16:28:48 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache/L2_cache.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:48 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache/L2_cache.sv 
# -- Compiling module L2_cache
# 
# Top level modules:
# 	L2_cache
# End time: 16:28:48 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache/cache.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:48 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache/cache.sv 
# -- Compiling module cache
# 
# Top level modules:
# 	cache
# End time: 16:28:48 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/rv32i_types.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:48 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/rv32i_types.sv 
# -- Compiling package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# 
# Top level modules:
# 	--none--
# End time: 16:28:48 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/lbht.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:49 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/lbht.sv 
# -- Compiling package lbht_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module lbht
# 
# Top level modules:
# 	lbht
# End time: 16:28:49 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/gbht.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:49 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/gbht.sv 
# -- Compiling package gbht_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module gbht
# 
# Top level modules:
# 	gbht
# End time: 16:28:49 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/tournament.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:49 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/tournament.sv 
# -- Compiling package tournament_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module tournament
# 
# Top level modules:
# 	tournament
# End time: 16:28:49 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/prefetcher.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:49 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/prefetcher.sv 
# -- Compiling package prefetcher_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module prefetcher
# 
# Top level modules:
# 	prefetcher
# End time: 16:28:49 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/eviction_buffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:49 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/eviction_buffer.sv 
# -- Compiling package eviction_buffer_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module eviction_buffer
# 
# Top level modules:
# 	eviction_buffer
# End time: 16:28:49 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/arbiter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:49 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/arbiter.sv 
# -- Compiling package arbiter_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 16:28:49 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/hazard_detection.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:49 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/hazard_detection.sv 
# -- Compiling package hazard_detection_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module hazard_detection
# 
# Top level modules:
# 	hazard_detection
# End time: 16:28:49 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/forwarding.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:49 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/forwarding.sv 
# -- Compiling package forwarding_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module forwarding
# 
# Top level modules:
# 	forwarding
# End time: 16:28:49 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/stage_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:49 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/stage_register.sv 
# -- Compiling package stage_register_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module stage_register
# 
# Top level modules:
# 	stage_register
# End time: 16:28:49 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:49 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/datapath.sv 
# -- Compiling package datapath_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 16:28:49 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/control_rom.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:49 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/control_rom.sv 
# -- Compiling package control_rom_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module control_rom
# 
# Top level modules:
# 	control_rom
# End time: 16:28:50 on Apr 25,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/cmp.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:50 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/cmp.sv 
# -- Compiling package cmp_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module cmp
# 
# Top level modules:
# 	cmp
# End time: 16:28:50 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:50 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/alu.sv 
# -- Compiling package alu_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:28:50 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/mp4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:50 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/mp4.sv 
# -- Compiling package mp4_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module mp4
# 
# Top level modules:
# 	mp4
# End time: 16:28:50 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/magic_dual_port.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:50 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/magic_dual_port.sv 
# -- Compiling module magic_memory_dp
# 
# Top level modules:
# 	magic_memory_dp
# End time: 16:28:50 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/param_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:50 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/param_memory.sv 
# -- Compiling module ParamMemory
# ** Warning: /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/param_memory.sv(25): (vlog-2244) Variable 'iteration' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# 
# Top level modules:
# 	ParamMemory
# End time: 16:28:50 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/rvfi_itf.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:50 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/rvfi_itf.sv 
# -- Compiling interface rvfi_itf
# 
# Top level modules:
# 	--none--
# End time: 16:28:50 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/rvfimon.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:50 on Apr 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/rvfimon.v 
# -- Compiling module riscv_formal_monitor_rv32imc
# -- Compiling module riscv_formal_monitor_rv32imc_rob
# -- Compiling module riscv_formal_monitor_rv32imc_isa_spec
# -- Compiling module riscv_formal_monitor_rv32imc_insn_add
# -- Compiling module riscv_formal_monitor_rv32imc_insn_addi
# -- Compiling module riscv_formal_monitor_rv32imc_insn_and
# -- Compiling module riscv_formal_monitor_rv32imc_insn_andi
# -- Compiling module riscv_formal_monitor_rv32imc_insn_auipc
# -- Compiling module riscv_formal_monitor_rv32imc_insn_beq
# -- Compiling module riscv_formal_monitor_rv32imc_insn_bge
# -- Compiling module riscv_formal_monitor_rv32imc_insn_bgeu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_blt
# -- Compiling module riscv_formal_monitor_rv32imc_insn_bltu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_bne
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_add
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_addi
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_addi16sp
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_addi4spn
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_and
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_andi
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_beqz
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_bnez
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_j
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_jal
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_jalr
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_jr
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_li
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_lui
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_lw
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_lwsp
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_mv
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_or
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_slli
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_srai
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_srli
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_sub
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_sw
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_swsp
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_xor
# -- Compiling module riscv_formal_monitor_rv32imc_insn_div
# -- Compiling module riscv_formal_monitor_rv32imc_insn_divu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_jal
# -- Compiling module riscv_formal_monitor_rv32imc_insn_jalr
# -- Compiling module riscv_formal_monitor_rv32imc_insn_lb
# -- Compiling module riscv_formal_monitor_rv32imc_insn_lbu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_lh
# -- Compiling module riscv_formal_monitor_rv32imc_insn_lhu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_lui
# -- Compiling module riscv_formal_monitor_rv32imc_insn_lw
# -- Compiling module riscv_formal_monitor_rv32imc_insn_mul
# -- Compiling module riscv_formal_monitor_rv32imc_insn_mulh
# -- Compiling module riscv_formal_monitor_rv32imc_insn_mulhsu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_mulhu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_or
# -- Compiling module riscv_formal_monitor_rv32imc_insn_ori
# -- Compiling module riscv_formal_monitor_rv32imc_insn_rem
# -- Compiling module riscv_formal_monitor_rv32imc_insn_remu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sb
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sh
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sll
# -- Compiling module riscv_formal_monitor_rv32imc_insn_slli
# -- Compiling module riscv_formal_monitor_rv32imc_insn_slt
# -- Compiling module riscv_formal_monitor_rv32imc_insn_slti
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sltiu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sltu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sra
# -- Compiling module riscv_formal_monitor_rv32imc_insn_srai
# -- Compiling module riscv_formal_monitor_rv32imc_insn_srl
# -- Compiling module riscv_formal_monitor_rv32imc_insn_srli
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sub
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sw
# -- Compiling module riscv_formal_monitor_rv32imc_insn_xor
# -- Compiling module riscv_formal_monitor_rv32imc_insn_xori
# 
# Top level modules:
# 	riscv_formal_monitor_rv32imc
# End time: 16:28:50 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/shadow_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:50 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/shadow_memory.sv 
# -- Compiling module shadow_memory
# 
# Top level modules:
# 	shadow_memory
# End time: 16:28:51 on Apr 25,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/source_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:51 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/source_tb.sv 
# -- Compiling interface tb_itf
# -- Compiling module source_tb
# 
# Top level modules:
# 	source_tb
# End time: 16:28:51 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/tb_itf.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:51 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/tb_itf.sv 
# -- Compiling interface tb_itf
# 
# Top level modules:
# 	--none--
# End time: 16:28:51 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:28:51 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv 
# -- Compiling package top_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module mp4_tb
# 
# Top level modules:
# 	mp4_tb
# End time: 16:28:51 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs="+acc"  mp4_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs=""+acc"" mp4_tb 
# Start time: 16:28:51 on Apr 25,2022
# //  ModelSim - Intel FPGA Edition 10.5b Oct  5 2016Linux 3.10.0-1160.62.1.el7.x86_64
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.rs2mux
# Loading work.rs1mux
# Loading work.regfilemux
# Loading work.alumux
# Loading work.cmpmux
# Loading work.marmux
# Loading work.pcmux
# Loading work.rv32i_types
# Loading work.top_sv_unit
# Loading work.mp4_tb
# Loading work.tb_itf
# Loading work.rvfi_itf
# Loading work.source_tb
# Loading work.mp4_sv_unit
# Loading work.mp4
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.pc_register
# Loading work.control_rom_sv_unit
# Loading work.control_rom
# Loading work.stage_register_sv_unit
# Loading work.stage_register
# Loading work.regfile
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.cmp_sv_unit
# Loading work.cmp
# Loading work.forwarding_sv_unit
# Loading work.forwarding
# Loading work.hazard_detection_sv_unit
# Loading work.hazard_detection
# Loading work.m_ext
# Loading work.multiplier
# Loading work.divider
# Loading work.register
# Loading work.tournament_sv_unit
# Loading work.tournament
# Loading work.gbht_sv_unit
# Loading work.gbht
# Loading work.lbht_sv_unit
# Loading work.lbht
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath
# Loading work.data_array
# Loading work.array
# Loading work.line_adapter
# Loading work.L2_cache
# Loading work.prefetcher_sv_unit
# Loading work.prefetcher
# Loading work.arbiter_sv_unit
# Loading work.arbiter
# Loading work.cacheline_adaptor
# Loading work.eviction_buffer_sv_unit
# Loading work.eviction_buffer
# Loading work.ParamMemory
# ** Warning: (vsim-3838) /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv(92): Variable '/mp4_tb/itf/data_resp' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/tb_itf.sv(77).
#    Time: 0 ps  Iteration: 0  Instance: /mp4_tb File: /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv
# ** Warning: (vsim-3838) /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv(90): Variable '/mp4_tb/itf/data_rdata' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/tb_itf.sv(77).
#    Time: 0 ps  Iteration: 0  Instance: /mp4_tb File: /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv
# ** Warning: (vsim-3838) /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv(84): Variable '/mp4_tb/itf/inst_resp' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/tb_itf.sv(77).
#    Time: 0 ps  Iteration: 0  Instance: /mp4_tb File: /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv
# ** Warning: (vsim-3838) /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv(83): Variable '/mp4_tb/itf/inst_rdata' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/tb_itf.sv(77).
#    Time: 0 ps  Iteration: 0  Instance: /mp4_tb File: /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Compilation Successful
# Reset Memory
# ********* Number of Branches: 0 ***********
# ********* Number of Flushed Braches: 576 ***********
# ********* Number of Correct Predictions: -576 ***********
# ********* *********** *********** ***********
# ********* Number of Branch Taken: 0 ***********
# ********* Number of Branch Predicted: 0 ***********
# ********* Number of Branch Missed: 0 ***********
restart -f
# ** Warning: (vsim-3838) /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv(92): Variable '/mp4_tb/itf/data_resp' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/tb_itf.sv(77).
#    Time: 0 ps  Iteration: 0  Instance: /mp4_tb File: /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv
# ** Warning: (vsim-3838) /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv(90): Variable '/mp4_tb/itf/data_rdata' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/tb_itf.sv(77).
#    Time: 0 ps  Iteration: 0  Instance: /mp4_tb File: /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv
# ** Warning: (vsim-3838) /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv(84): Variable '/mp4_tb/itf/inst_resp' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/tb_itf.sv(77).
#    Time: 0 ps  Iteration: 0  Instance: /mp4_tb File: /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv
# ** Warning: (vsim-3838) /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv(83): Variable '/mp4_tb/itf/inst_rdata' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/tb_itf.sv(77).
#    Time: 0 ps  Iteration: 0  Instance: /mp4_tb File: /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv
do wave.do
run 20000ns
# Compilation Successful
# Reset Memory
# ********* Number of Branches: 0 ***********
# ********* Number of Flushed Braches: 576 ***********
# ********* Number of Correct Predictions: -576 ***********
# ********* *********** *********** ***********
# ********* Number of Branch Taken: 0 ***********
# ********* Number of Branch Predicted: 0 ***********
# ********* Number of Branch Missed: 0 ***********
do mp4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/m_ext {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/m_ext/multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:05 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/m_ext" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/m_ext/multiplier.sv 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 16:30:05 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/m_ext {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/m_ext/m_ext.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:05 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/m_ext" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/m_ext/m_ext.sv 
# -- Compiling module m_ext
# 
# Top level modules:
# 	m_ext
# End time: 16:30:05 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/m_ext {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/m_ext/divider.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:05 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/m_ext" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/m_ext/divider.sv 
# -- Compiling module divider
# 
# Top level modules:
# 	divider
# End time: 16:30:05 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/cacheline_adaptor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:05 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/cacheline_adaptor.sv 
# -- Compiling module cacheline_adaptor
# 
# Top level modules:
# 	cacheline_adaptor
# End time: 16:30:05 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:05 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 16:30:06 on Apr 25,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache/line_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:06 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache/line_adapter.sv 
# -- Compiling module line_adapter
# 
# Top level modules:
# 	line_adapter
# End time: 16:30:06 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache/data_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:06 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache/data_array.sv 
# -- Compiling module data_array
# 
# Top level modules:
# 	data_array
# End time: 16:30:06 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache/cache_datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:06 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache/cache_datapath.sv 
# -- Compiling module cache_datapath
# 
# Top level modules:
# 	cache_datapath
# End time: 16:30:06 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache/cache_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:06 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache/cache_control.sv 
# -- Compiling module cache_control
# 
# Top level modules:
# 	cache_control
# End time: 16:30:06 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache/array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:06 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache/array.sv 
# -- Compiling module array
# 
# Top level modules:
# 	array
# End time: 16:30:06 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/rv32i_mux_types.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:06 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/rv32i_mux_types.sv 
# -- Compiling package pcmux
# -- Compiling package marmux
# -- Compiling package cmpmux
# -- Compiling package alumux
# -- Compiling package regfilemux
# -- Compiling package rs1mux
# -- Compiling package rs2mux
# 
# Top level modules:
# 	--none--
# End time: 16:30:06 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:06 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 16:30:06 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/pc_reg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:06 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/pc_reg.sv 
# -- Compiling module pc_register
# 
# Top level modules:
# 	pc_register
# End time: 16:30:06 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache/L2_cache.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:06 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache/L2_cache.sv 
# -- Compiling module L2_cache
# 
# Top level modules:
# 	L2_cache
# End time: 16:30:06 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache/cache.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:06 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache/cache.sv 
# -- Compiling module cache
# 
# Top level modules:
# 	cache
# End time: 16:30:06 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/rv32i_types.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:06 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/rv32i_types.sv 
# -- Compiling package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# 
# Top level modules:
# 	--none--
# End time: 16:30:06 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/lbht.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:06 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/lbht.sv 
# -- Compiling package lbht_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module lbht
# 
# Top level modules:
# 	lbht
# End time: 16:30:07 on Apr 25,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/gbht.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:07 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/gbht.sv 
# -- Compiling package gbht_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module gbht
# 
# Top level modules:
# 	gbht
# End time: 16:30:07 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/tournament.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:07 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/tournament.sv 
# -- Compiling package tournament_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module tournament
# 
# Top level modules:
# 	tournament
# End time: 16:30:07 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/prefetcher.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:07 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/prefetcher.sv 
# -- Compiling package prefetcher_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module prefetcher
# 
# Top level modules:
# 	prefetcher
# End time: 16:30:07 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/eviction_buffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:07 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/eviction_buffer.sv 
# -- Compiling package eviction_buffer_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module eviction_buffer
# 
# Top level modules:
# 	eviction_buffer
# End time: 16:30:07 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/arbiter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:07 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/arbiter.sv 
# -- Compiling package arbiter_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 16:30:07 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/hazard_detection.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:07 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/hazard_detection.sv 
# -- Compiling package hazard_detection_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module hazard_detection
# 
# Top level modules:
# 	hazard_detection
# End time: 16:30:07 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/forwarding.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:07 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/forwarding.sv 
# -- Compiling package forwarding_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module forwarding
# 
# Top level modules:
# 	forwarding
# End time: 16:30:07 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/stage_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:07 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/stage_register.sv 
# -- Compiling package stage_register_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module stage_register
# 
# Top level modules:
# 	stage_register
# End time: 16:30:07 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:07 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/datapath.sv 
# -- Compiling package datapath_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 16:30:07 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/control_rom.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:07 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/control_rom.sv 
# -- Compiling package control_rom_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module control_rom
# 
# Top level modules:
# 	control_rom
# End time: 16:30:07 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/cmp.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:07 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/cmp.sv 
# -- Compiling package cmp_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module cmp
# 
# Top level modules:
# 	cmp
# End time: 16:30:07 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:07 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/alu.sv 
# -- Compiling package alu_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:30:07 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/mp4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:07 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/mp4.sv 
# -- Compiling package mp4_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module mp4
# 
# Top level modules:
# 	mp4
# End time: 16:30:08 on Apr 25,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/magic_dual_port.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:08 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/magic_dual_port.sv 
# -- Compiling module magic_memory_dp
# 
# Top level modules:
# 	magic_memory_dp
# End time: 16:30:08 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/param_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:08 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/param_memory.sv 
# -- Compiling module ParamMemory
# ** Warning: /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/param_memory.sv(25): (vlog-2244) Variable 'iteration' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# 
# Top level modules:
# 	ParamMemory
# End time: 16:30:08 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/rvfi_itf.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:08 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/rvfi_itf.sv 
# -- Compiling interface rvfi_itf
# 
# Top level modules:
# 	--none--
# End time: 16:30:08 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/rvfimon.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:08 on Apr 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/rvfimon.v 
# -- Compiling module riscv_formal_monitor_rv32imc
# -- Compiling module riscv_formal_monitor_rv32imc_rob
# -- Compiling module riscv_formal_monitor_rv32imc_isa_spec
# -- Compiling module riscv_formal_monitor_rv32imc_insn_add
# -- Compiling module riscv_formal_monitor_rv32imc_insn_addi
# -- Compiling module riscv_formal_monitor_rv32imc_insn_and
# -- Compiling module riscv_formal_monitor_rv32imc_insn_andi
# -- Compiling module riscv_formal_monitor_rv32imc_insn_auipc
# -- Compiling module riscv_formal_monitor_rv32imc_insn_beq
# -- Compiling module riscv_formal_monitor_rv32imc_insn_bge
# -- Compiling module riscv_formal_monitor_rv32imc_insn_bgeu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_blt
# -- Compiling module riscv_formal_monitor_rv32imc_insn_bltu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_bne
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_add
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_addi
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_addi16sp
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_addi4spn
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_and
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_andi
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_beqz
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_bnez
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_j
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_jal
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_jalr
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_jr
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_li
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_lui
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_lw
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_lwsp
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_mv
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_or
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_slli
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_srai
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_srli
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_sub
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_sw
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_swsp
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_xor
# -- Compiling module riscv_formal_monitor_rv32imc_insn_div
# -- Compiling module riscv_formal_monitor_rv32imc_insn_divu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_jal
# -- Compiling module riscv_formal_monitor_rv32imc_insn_jalr
# -- Compiling module riscv_formal_monitor_rv32imc_insn_lb
# -- Compiling module riscv_formal_monitor_rv32imc_insn_lbu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_lh
# -- Compiling module riscv_formal_monitor_rv32imc_insn_lhu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_lui
# -- Compiling module riscv_formal_monitor_rv32imc_insn_lw
# -- Compiling module riscv_formal_monitor_rv32imc_insn_mul
# -- Compiling module riscv_formal_monitor_rv32imc_insn_mulh
# -- Compiling module riscv_formal_monitor_rv32imc_insn_mulhsu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_mulhu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_or
# -- Compiling module riscv_formal_monitor_rv32imc_insn_ori
# -- Compiling module riscv_formal_monitor_rv32imc_insn_rem
# -- Compiling module riscv_formal_monitor_rv32imc_insn_remu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sb
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sh
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sll
# -- Compiling module riscv_formal_monitor_rv32imc_insn_slli
# -- Compiling module riscv_formal_monitor_rv32imc_insn_slt
# -- Compiling module riscv_formal_monitor_rv32imc_insn_slti
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sltiu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sltu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sra
# -- Compiling module riscv_formal_monitor_rv32imc_insn_srai
# -- Compiling module riscv_formal_monitor_rv32imc_insn_srl
# -- Compiling module riscv_formal_monitor_rv32imc_insn_srli
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sub
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sw
# -- Compiling module riscv_formal_monitor_rv32imc_insn_xor
# -- Compiling module riscv_formal_monitor_rv32imc_insn_xori
# 
# Top level modules:
# 	riscv_formal_monitor_rv32imc
# End time: 16:30:08 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/shadow_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:08 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/shadow_memory.sv 
# -- Compiling module shadow_memory
# 
# Top level modules:
# 	shadow_memory
# End time: 16:30:08 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/source_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:08 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/source_tb.sv 
# -- Compiling interface tb_itf
# -- Compiling module source_tb
# 
# Top level modules:
# 	source_tb
# End time: 16:30:08 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/tb_itf.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:08 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/tb_itf.sv 
# -- Compiling interface tb_itf
# 
# Top level modules:
# 	--none--
# End time: 16:30:08 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:08 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv 
# -- Compiling package top_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module mp4_tb
# 
# Top level modules:
# 	mp4_tb
# End time: 16:30:08 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs="+acc"  mp4_tb
# End time: 16:30:09 on Apr 25,2022, Elapsed time: 0:01:18
# Errors: 0, Warnings: 9
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs=""+acc"" mp4_tb 
# Start time: 16:30:09 on Apr 25,2022
# Loading sv_std.std
# Loading work.rs2mux
# Loading work.rs1mux
# Loading work.regfilemux
# Loading work.alumux
# Loading work.cmpmux
# Loading work.marmux
# Loading work.pcmux
# Loading work.rv32i_types
# Loading work.top_sv_unit
# Loading work.mp4_tb
# Loading work.tb_itf
# Loading work.rvfi_itf
# Loading work.source_tb
# Loading work.mp4_sv_unit
# Loading work.mp4
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.pc_register
# Loading work.control_rom_sv_unit
# Loading work.control_rom
# Loading work.stage_register_sv_unit
# Loading work.stage_register
# Loading work.regfile
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.cmp_sv_unit
# Loading work.cmp
# Loading work.forwarding_sv_unit
# Loading work.forwarding
# Loading work.hazard_detection_sv_unit
# Loading work.hazard_detection
# Loading work.m_ext
# Loading work.multiplier
# Loading work.divider
# Loading work.register
# Loading work.tournament_sv_unit
# Loading work.tournament
# Loading work.gbht_sv_unit
# Loading work.gbht
# Loading work.lbht_sv_unit
# Loading work.lbht
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath
# Loading work.data_array
# Loading work.array
# Loading work.line_adapter
# Loading work.L2_cache
# Loading work.prefetcher_sv_unit
# Loading work.prefetcher
# Loading work.arbiter_sv_unit
# Loading work.arbiter
# Loading work.cacheline_adaptor
# Loading work.eviction_buffer_sv_unit
# Loading work.eviction_buffer
# Loading work.ParamMemory
# ** Warning: (vsim-3838) /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv(92): Variable '/mp4_tb/itf/data_resp' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/tb_itf.sv(77).
#    Time: 0 ps  Iteration: 0  Instance: /mp4_tb File: /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv
# ** Warning: (vsim-3838) /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv(90): Variable '/mp4_tb/itf/data_rdata' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/tb_itf.sv(77).
#    Time: 0 ps  Iteration: 0  Instance: /mp4_tb File: /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv
# ** Warning: (vsim-3838) /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv(84): Variable '/mp4_tb/itf/inst_resp' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/tb_itf.sv(77).
#    Time: 0 ps  Iteration: 0  Instance: /mp4_tb File: /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv
# ** Warning: (vsim-3838) /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv(83): Variable '/mp4_tb/itf/inst_rdata' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/tb_itf.sv(77).
#    Time: 0 ps  Iteration: 0  Instance: /mp4_tb File: /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Compilation Successful
# Reset Memory
# ********* Number of Branches: 0 ***********
# ********* Number of Flushed Braches: 576 ***********
# ********* Number of Correct Predictions: -576 ***********
# ********* *********** *********** ***********
# ********* Number of Branch Taken: 0 ***********
# ********* Number of Branch Predicted: 0 ***********
# ********* Number of Branch Missed: 0 ***********
do wave.do
restart -f
# ** Warning: (vsim-3838) /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv(92): Variable '/mp4_tb/itf/data_resp' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/tb_itf.sv(77).
#    Time: 0 ps  Iteration: 0  Instance: /mp4_tb File: /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv
# ** Warning: (vsim-3838) /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv(90): Variable '/mp4_tb/itf/data_rdata' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/tb_itf.sv(77).
#    Time: 0 ps  Iteration: 0  Instance: /mp4_tb File: /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv
# ** Warning: (vsim-3838) /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv(84): Variable '/mp4_tb/itf/inst_resp' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/tb_itf.sv(77).
#    Time: 0 ps  Iteration: 0  Instance: /mp4_tb File: /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv
# ** Warning: (vsim-3838) /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv(83): Variable '/mp4_tb/itf/inst_rdata' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/tb_itf.sv(77).
#    Time: 0 ps  Iteration: 0  Instance: /mp4_tb File: /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv
run 2000000ns
# Compilation Successful
# Reset Memory
# ********* Number of Branches: 0 ***********
# ********* Number of Flushed Braches: 576 ***********
# ********* Number of Correct Predictions: -576 ***********
# ********* *********** *********** ***********
# ********* Number of Branch Taken: 0 ***********
# ********* Number of Branch Predicted: 0 ***********
# ********* Number of Branch Missed: 0 ***********
do mp4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/m_ext {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/m_ext/multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:39 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/m_ext" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/m_ext/multiplier.sv 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 16:40:39 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/m_ext {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/m_ext/m_ext.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:39 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/m_ext" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/m_ext/m_ext.sv 
# -- Compiling module m_ext
# 
# Top level modules:
# 	m_ext
# End time: 16:40:39 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/m_ext {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/m_ext/divider.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:39 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/m_ext" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/m_ext/divider.sv 
# -- Compiling module divider
# 
# Top level modules:
# 	divider
# End time: 16:40:39 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/cacheline_adaptor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:39 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/cacheline_adaptor.sv 
# -- Compiling module cacheline_adaptor
# 
# Top level modules:
# 	cacheline_adaptor
# End time: 16:40:39 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:39 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 16:40:39 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache/line_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:39 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache/line_adapter.sv 
# -- Compiling module line_adapter
# 
# Top level modules:
# 	line_adapter
# End time: 16:40:39 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache/data_array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:39 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache/data_array.sv 
# -- Compiling module data_array
# 
# Top level modules:
# 	data_array
# End time: 16:40:39 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache/cache_datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:39 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache/cache_datapath.sv 
# -- Compiling module cache_datapath
# 
# Top level modules:
# 	cache_datapath
# End time: 16:40:39 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache/cache_control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:39 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache/cache_control.sv 
# -- Compiling module cache_control
# 
# Top level modules:
# 	cache_control
# End time: 16:40:39 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache/array.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:39 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache/array.sv 
# -- Compiling module array
# 
# Top level modules:
# 	array
# End time: 16:40:39 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/rv32i_mux_types.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:39 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/rv32i_mux_types.sv 
# -- Compiling package pcmux
# -- Compiling package marmux
# -- Compiling package cmpmux
# -- Compiling package alumux
# -- Compiling package regfilemux
# -- Compiling package rs1mux
# -- Compiling package rs2mux
# 
# Top level modules:
# 	--none--
# End time: 16:40:40 on Apr 25,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/regfile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:40 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 16:40:40 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/pc_reg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:40 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/pc_reg.sv 
# -- Compiling module pc_register
# 
# Top level modules:
# 	pc_register
# End time: 16:40:40 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache/L2_cache.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:40 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache/L2_cache.sv 
# -- Compiling module L2_cache
# 
# Top level modules:
# 	L2_cache
# End time: 16:40:40 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache/cache.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:40 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/given_cache/cache.sv 
# -- Compiling module cache
# 
# Top level modules:
# 	cache
# End time: 16:40:40 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/rv32i_types.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:40 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/rv32i_types.sv 
# -- Compiling package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# 
# Top level modules:
# 	--none--
# End time: 16:40:40 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/lbht.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:40 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/lbht.sv 
# -- Compiling package lbht_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module lbht
# 
# Top level modules:
# 	lbht
# End time: 16:40:40 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/gbht.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:40 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/gbht.sv 
# -- Compiling package gbht_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module gbht
# 
# Top level modules:
# 	gbht
# End time: 16:40:40 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/tournament.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:40 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/tournament.sv 
# -- Compiling package tournament_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module tournament
# 
# Top level modules:
# 	tournament
# End time: 16:40:40 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/prefetcher.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:40 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/prefetcher.sv 
# -- Compiling package prefetcher_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module prefetcher
# 
# Top level modules:
# 	prefetcher
# End time: 16:40:40 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/eviction_buffer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:40 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/eviction_buffer.sv 
# -- Compiling package eviction_buffer_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module eviction_buffer
# 
# Top level modules:
# 	eviction_buffer
# End time: 16:40:40 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/arbiter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:40 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/arbiter.sv 
# -- Compiling package arbiter_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 16:40:40 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/hazard_detection.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:40 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/hazard_detection.sv 
# -- Compiling package hazard_detection_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module hazard_detection
# 
# Top level modules:
# 	hazard_detection
# End time: 16:40:40 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/forwarding.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:40 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/forwarding.sv 
# -- Compiling package forwarding_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module forwarding
# 
# Top level modules:
# 	forwarding
# End time: 16:40:41 on Apr 25,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/stage_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:41 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/stage_register.sv 
# -- Compiling package stage_register_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module stage_register
# 
# Top level modules:
# 	stage_register
# End time: 16:40:41 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:41 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/datapath.sv 
# -- Compiling package datapath_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 16:40:41 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/control_rom.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:41 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/control_rom.sv 
# -- Compiling package control_rom_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module control_rom
# 
# Top level modules:
# 	control_rom
# End time: 16:40:41 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/cmp.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:41 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/cmp.sv 
# -- Compiling package cmp_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module cmp
# 
# Top level modules:
# 	cmp
# End time: 16:40:41 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:41 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/alu.sv 
# -- Compiling package alu_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:40:41 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/mp4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:41 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hdl/mp4.sv 
# -- Compiling package mp4_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module mp4
# 
# Top level modules:
# 	mp4
# End time: 16:40:41 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/magic_dual_port.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:41 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/magic_dual_port.sv 
# -- Compiling module magic_memory_dp
# 
# Top level modules:
# 	magic_memory_dp
# End time: 16:40:41 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/param_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:41 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/param_memory.sv 
# -- Compiling module ParamMemory
# ** Warning: /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/param_memory.sv(25): (vlog-2244) Variable 'iteration' is implicitly static. You must either explicitly declare it as static or automatic
# or remove the initialization in the declaration of variable.
# 
# Top level modules:
# 	ParamMemory
# End time: 16:40:41 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/rvfi_itf.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:41 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/rvfi_itf.sv 
# -- Compiling interface rvfi_itf
# 
# Top level modules:
# 	--none--
# End time: 16:40:41 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/rvfimon.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:41 on Apr 25,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/rvfimon.v 
# -- Compiling module riscv_formal_monitor_rv32imc
# -- Compiling module riscv_formal_monitor_rv32imc_rob
# -- Compiling module riscv_formal_monitor_rv32imc_isa_spec
# -- Compiling module riscv_formal_monitor_rv32imc_insn_add
# -- Compiling module riscv_formal_monitor_rv32imc_insn_addi
# -- Compiling module riscv_formal_monitor_rv32imc_insn_and
# -- Compiling module riscv_formal_monitor_rv32imc_insn_andi
# -- Compiling module riscv_formal_monitor_rv32imc_insn_auipc
# -- Compiling module riscv_formal_monitor_rv32imc_insn_beq
# -- Compiling module riscv_formal_monitor_rv32imc_insn_bge
# -- Compiling module riscv_formal_monitor_rv32imc_insn_bgeu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_blt
# -- Compiling module riscv_formal_monitor_rv32imc_insn_bltu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_bne
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_add
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_addi
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_addi16sp
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_addi4spn
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_and
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_andi
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_beqz
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_bnez
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_j
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_jal
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_jalr
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_jr
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_li
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_lui
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_lw
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_lwsp
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_mv
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_or
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_slli
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_srai
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_srli
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_sub
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_sw
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_swsp
# -- Compiling module riscv_formal_monitor_rv32imc_insn_c_xor
# -- Compiling module riscv_formal_monitor_rv32imc_insn_div
# -- Compiling module riscv_formal_monitor_rv32imc_insn_divu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_jal
# -- Compiling module riscv_formal_monitor_rv32imc_insn_jalr
# -- Compiling module riscv_formal_monitor_rv32imc_insn_lb
# -- Compiling module riscv_formal_monitor_rv32imc_insn_lbu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_lh
# -- Compiling module riscv_formal_monitor_rv32imc_insn_lhu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_lui
# -- Compiling module riscv_formal_monitor_rv32imc_insn_lw
# -- Compiling module riscv_formal_monitor_rv32imc_insn_mul
# -- Compiling module riscv_formal_monitor_rv32imc_insn_mulh
# -- Compiling module riscv_formal_monitor_rv32imc_insn_mulhsu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_mulhu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_or
# -- Compiling module riscv_formal_monitor_rv32imc_insn_ori
# -- Compiling module riscv_formal_monitor_rv32imc_insn_rem
# -- Compiling module riscv_formal_monitor_rv32imc_insn_remu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sb
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sh
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sll
# -- Compiling module riscv_formal_monitor_rv32imc_insn_slli
# -- Compiling module riscv_formal_monitor_rv32imc_insn_slt
# -- Compiling module riscv_formal_monitor_rv32imc_insn_slti
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sltiu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sltu
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sra
# -- Compiling module riscv_formal_monitor_rv32imc_insn_srai
# -- Compiling module riscv_formal_monitor_rv32imc_insn_srl
# -- Compiling module riscv_formal_monitor_rv32imc_insn_srli
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sub
# -- Compiling module riscv_formal_monitor_rv32imc_insn_sw
# -- Compiling module riscv_formal_monitor_rv32imc_insn_xor
# -- Compiling module riscv_formal_monitor_rv32imc_insn_xori
# 
# Top level modules:
# 	riscv_formal_monitor_rv32imc
# End time: 16:40:41 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/shadow_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:41 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/shadow_memory.sv 
# -- Compiling module shadow_memory
# 
# Top level modules:
# 	shadow_memory
# End time: 16:40:42 on Apr 25,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/source_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:42 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/source_tb.sv 
# -- Compiling interface tb_itf
# -- Compiling module source_tb
# 
# Top level modules:
# 	source_tb
# End time: 16:40:42 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/tb_itf.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:42 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/tb_itf.sv 
# -- Compiling interface tb_itf
# 
# Top level modules:
# 	--none--
# End time: 16:40:42 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl {/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:42 on Apr 25,2022
# vlog -reportprogress 300 -sv -work work "+incdir+/home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl" /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv 
# -- Compiling package top_sv_unit
# -- Importing package rv32i_types
# -- Importing package pcmux
# -- Importing package marmux
# -- Importing package cmpmux
# -- Importing package alumux
# -- Importing package regfilemux
# -- Importing package rs1mux
# -- Importing package rs2mux
# -- Compiling module mp4_tb
# 
# Top level modules:
# 	mp4_tb
# End time: 16:40:42 on Apr 25,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs="+acc"  mp4_tb
# End time: 16:40:42 on Apr 25,2022, Elapsed time: 0:10:33
# Errors: 0, Warnings: 9
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L arriaii_hssi_ver -L arriaii_pcie_hip_ver -L arriaii_ver -L rtl_work -L work -voptargs=""+acc"" mp4_tb 
# Start time: 16:40:42 on Apr 25,2022
# Loading sv_std.std
# Loading work.rs2mux
# Loading work.rs1mux
# Loading work.regfilemux
# Loading work.alumux
# Loading work.cmpmux
# Loading work.marmux
# Loading work.pcmux
# Loading work.rv32i_types
# Loading work.top_sv_unit
# Loading work.mp4_tb
# Loading work.tb_itf
# Loading work.rvfi_itf
# Loading work.source_tb
# Loading work.mp4_sv_unit
# Loading work.mp4
# Loading work.datapath_sv_unit
# Loading work.datapath
# Loading work.pc_register
# Loading work.control_rom_sv_unit
# Loading work.control_rom
# Loading work.stage_register_sv_unit
# Loading work.stage_register
# Loading work.regfile
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.cmp_sv_unit
# Loading work.cmp
# Loading work.forwarding_sv_unit
# Loading work.forwarding
# Loading work.hazard_detection_sv_unit
# Loading work.hazard_detection
# Loading work.m_ext
# Loading work.multiplier
# Loading work.divider
# Loading work.register
# Loading work.tournament_sv_unit
# Loading work.tournament
# Loading work.gbht_sv_unit
# Loading work.gbht
# Loading work.lbht_sv_unit
# Loading work.lbht
# Loading work.cache
# Loading work.cache_control
# Loading work.cache_datapath
# Loading work.data_array
# Loading work.array
# Loading work.line_adapter
# Loading work.L2_cache
# Loading work.prefetcher_sv_unit
# Loading work.prefetcher
# Loading work.arbiter_sv_unit
# Loading work.arbiter
# Loading work.cacheline_adaptor
# Loading work.eviction_buffer_sv_unit
# Loading work.eviction_buffer
# Loading work.ParamMemory
# ** Warning: (vsim-3838) /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv(92): Variable '/mp4_tb/itf/data_resp' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/tb_itf.sv(77).
#    Time: 0 ps  Iteration: 0  Instance: /mp4_tb File: /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv
# ** Warning: (vsim-3838) /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv(90): Variable '/mp4_tb/itf/data_rdata' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/tb_itf.sv(77).
#    Time: 0 ps  Iteration: 0  Instance: /mp4_tb File: /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv
# ** Warning: (vsim-3838) /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv(84): Variable '/mp4_tb/itf/inst_resp' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/tb_itf.sv(77).
#    Time: 0 ps  Iteration: 0  Instance: /mp4_tb File: /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv
# ** Warning: (vsim-3838) /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv(83): Variable '/mp4_tb/itf/inst_rdata' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/tb_itf.sv(77).
#    Time: 0 ps  Iteration: 0  Instance: /mp4_tb File: /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Compilation Successful
# Reset Memory
do wave.do
restart -f
# ** Warning: (vsim-3838) /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv(92): Variable '/mp4_tb/itf/data_resp' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/tb_itf.sv(77).
#    Time: 0 ps  Iteration: 0  Instance: /mp4_tb File: /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv
# ** Warning: (vsim-3838) /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv(90): Variable '/mp4_tb/itf/data_rdata' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/tb_itf.sv(77).
#    Time: 0 ps  Iteration: 0  Instance: /mp4_tb File: /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv
# ** Warning: (vsim-3838) /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv(84): Variable '/mp4_tb/itf/inst_resp' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/tb_itf.sv(77).
#    Time: 0 ps  Iteration: 0  Instance: /mp4_tb File: /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv
# ** Warning: (vsim-3838) /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv(83): Variable '/mp4_tb/itf/inst_rdata' written by continuous and procedural assignments. 
# One of the assignments is implicit. See /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/tb_itf.sv(77).
#    Time: 0 ps  Iteration: 0  Instance: /mp4_tb File: /home/nylogan2/Desktop/ece411/mpdirec/mp4/hvl/top.sv
run 1700000ns
# Compilation Successful
# Reset Memory
# ********* Number of Branches: 7139 ***********
# ********* Number of NoBranch Predicted: 5888 ***********
# ********* *********** *********** ***********
# ********* Number of Branch Taken: 4087 ***********
# ********* Number of Branch Predicted: 3481 ***********
# ********* Number of Branch Missed: 381 ***********
