<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>if_xireg.h source code [netbsd/sys/dev/pcmcia/if_xireg.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pcmcia/if_xireg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pcmcia</a>/<a href='if_xireg.h.html'>if_xireg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: if_xireg.h,v 1.9 2019/05/28 08:59:35 msaitoh Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td><i>/*	OpenBSD: if_xereg.h,v 1.1 1999/05/18 19:18:21 niklas Exp	*/</i></td></tr>
<tr><th id="3">3</th><td></td></tr>
<tr><th id="4">4</th><td><i>/*</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright (c) 1999 Niklas Hallqvist, Brandon Creighton, Job de Haas</i></td></tr>
<tr><th id="6">6</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="9">9</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="10">10</th><td><i> * are met:</i></td></tr>
<tr><th id="11">11</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="12">12</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="13">13</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="15">15</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="16">16</th><td><i> * 3. All advertising materials mentioning features or use of this software</i></td></tr>
<tr><th id="17">17</th><td><i> *    must display the following acknowledgement:</i></td></tr>
<tr><th id="18">18</th><td><i> *      This product includes software developed by Niklas Hallqvist,</i></td></tr>
<tr><th id="19">19</th><td><i> *	Brandon Creighton and Job de Haas.</i></td></tr>
<tr><th id="20">20</th><td><i> * 4. The name of the author may not be used to endorse or promote products</i></td></tr>
<tr><th id="21">21</th><td><i> *    derived from this software without specific prior written permission</i></td></tr>
<tr><th id="22">22</th><td><i> *</i></td></tr>
<tr><th id="23">23</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR</i></td></tr>
<tr><th id="24">24</th><td><i> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</i></td></tr>
<tr><th id="25">25</th><td><i> * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</i></td></tr>
<tr><th id="26">26</th><td><i> * IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,</i></td></tr>
<tr><th id="27">27</th><td><i> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</i></td></tr>
<tr><th id="28">28</th><td><i> * NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</i></td></tr>
<tr><th id="29">29</th><td><i> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</i></td></tr>
<tr><th id="30">30</th><td><i> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</i></td></tr>
<tr><th id="31">31</th><td><i> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</i></td></tr>
<tr><th id="32">32</th><td><i> * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="33">33</th><td><i> */</i></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/PCMCIA_CCR_ECOR" data-ref="_M/PCMCIA_CCR_ECOR">PCMCIA_CCR_ECOR</dfn></u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><i>/* Additional Card Configuration Registers (CCR) on Dingo */</i></td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><u>#define <dfn class="macro" id="_M/PCMCIA_CCR_DCOR0" data-ref="_M/PCMCIA_CCR_DCOR0">PCMCIA_CCR_DCOR0</dfn>		0x20</u></td></tr>
<tr><th id="40">40</th><td><u>#define <dfn class="macro" id="_M/PCMCIA_CCR_DCOR0_MRST_SFRST" data-ref="_M/PCMCIA_CCR_DCOR0_MRST_SFRST">PCMCIA_CCR_DCOR0_MRST_SFRST</dfn>		0x80</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/PCMCIA_CCR_DCOR0_MRST_SFPWDN" data-ref="_M/PCMCIA_CCR_DCOR0_MRST_SFPWDN">PCMCIA_CCR_DCOR0_MRST_SFPWDN</dfn>		0x40</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/PCMCIA_CCR_DCOR0_LED3_SFRST" data-ref="_M/PCMCIA_CCR_DCOR0_LED3_SFRST">PCMCIA_CCR_DCOR0_LED3_SFRST</dfn>		0x20</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/PCMCIA_CCR_DCOR0_LED3_SFPWDN" data-ref="_M/PCMCIA_CCR_DCOR0_LED3_SFPWDN">PCMCIA_CCR_DCOR0_LED3_SFPWDN</dfn>		0x10</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/PCMCIA_CCR_DCOR0_BUS" data-ref="_M/PCMCIA_CCR_DCOR0_BUS">PCMCIA_CCR_DCOR0_BUS</dfn>			0x08</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/PCMCIA_CCR_DCOR0_DECODE" data-ref="_M/PCMCIA_CCR_DCOR0_DECODE">PCMCIA_CCR_DCOR0_DECODE</dfn>			0x04</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/PCMCIA_CCR_DCOR0_SFINT" data-ref="_M/PCMCIA_CCR_DCOR0_SFINT">PCMCIA_CCR_DCOR0_SFINT</dfn>			0x01</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/PCMCIA_CCR_DCOR1" data-ref="_M/PCMCIA_CCR_DCOR1">PCMCIA_CCR_DCOR1</dfn>		0x22</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/PCMCIA_CCR_DCOR1_SFCSR_WAIT" data-ref="_M/PCMCIA_CCR_DCOR1_SFCSR_WAIT">PCMCIA_CCR_DCOR1_SFCSR_WAIT</dfn>		0xC0</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/PCMCIA_CCR_DCOR1_SHADOW_SFIOB" data-ref="_M/PCMCIA_CCR_DCOR1_SHADOW_SFIOB">PCMCIA_CCR_DCOR1_SHADOW_SFIOB</dfn>		0x20</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/PCMCIA_CCR_DCOR1_SHADOW_SFCSR" data-ref="_M/PCMCIA_CCR_DCOR1_SHADOW_SFCSR">PCMCIA_CCR_DCOR1_SHADOW_SFCSR</dfn>		0x10</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/PCMCIA_CCR_DCOR1_FORCE_LEVIREQ" data-ref="_M/PCMCIA_CCR_DCOR1_FORCE_LEVIREQ">PCMCIA_CCR_DCOR1_FORCE_LEVIREQ</dfn>		0x08</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/PCMCIA_CCR_DCOR1_D6" data-ref="_M/PCMCIA_CCR_DCOR1_D6">PCMCIA_CCR_DCOR1_D6</dfn>			0x04</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/PCMCIA_CCR_DCOR1_SF_STSCHG" data-ref="_M/PCMCIA_CCR_DCOR1_SF_STSCHG">PCMCIA_CCR_DCOR1_SF_STSCHG</dfn>		0x02</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/PCMCIA_CCR_DCOR1_SF_IREQ" data-ref="_M/PCMCIA_CCR_DCOR1_SF_IREQ">PCMCIA_CCR_DCOR1_SF_IREQ</dfn>		0x01</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/PCMCIA_CCR_DCOR2" data-ref="_M/PCMCIA_CCR_DCOR2">PCMCIA_CCR_DCOR2</dfn>		0x24</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/PCMCIA_CCR_DCOR2_SHADOW_SFCOR" data-ref="_M/PCMCIA_CCR_DCOR2_SHADOW_SFCOR">PCMCIA_CCR_DCOR2_SHADOW_SFCOR</dfn>		0x10</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/PCMCIA_CCR_DCOR2_SMEM_BASE" data-ref="_M/PCMCIA_CCR_DCOR2_SMEM_BASE">PCMCIA_CCR_DCOR2_SMEM_BASE</dfn>		0x0F</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/PCMCIA_CCR_DCOR3" data-ref="_M/PCMCIA_CCR_DCOR3">PCMCIA_CCR_DCOR3</dfn>		0x26</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/PCMCIA_CCR_DCOR4" data-ref="_M/PCMCIA_CCR_DCOR4">PCMCIA_CCR_DCOR4</dfn>		0x28</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/PCMCIA_CCR_SFCOR" data-ref="_M/PCMCIA_CCR_SFCOR">PCMCIA_CCR_SFCOR</dfn>		0x40</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/PCMCIA_CCR_SFCOR_SRESET" data-ref="_M/PCMCIA_CCR_SFCOR_SRESET">PCMCIA_CCR_SFCOR_SRESET</dfn>			0x80</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/PCMCIA_CCR_SFCOR_LEVIREQ" data-ref="_M/PCMCIA_CCR_SFCOR_LEVIREQ">PCMCIA_CCR_SFCOR_LEVIREQ</dfn>		0x40</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/PCMCIA_CCR_SFCOR_IRQ_STSCHG" data-ref="_M/PCMCIA_CCR_SFCOR_IRQ_STSCHG">PCMCIA_CCR_SFCOR_IRQ_STSCHG</dfn>		0x20</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/PCMCIA_CCR_SFCOR_CFINDEX" data-ref="_M/PCMCIA_CCR_SFCOR_CFINDEX">PCMCIA_CCR_SFCOR_CFINDEX</dfn>		0x18</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/PCMCIA_CCR_SFCOR_IREQ_ENABLE" data-ref="_M/PCMCIA_CCR_SFCOR_IREQ_ENABLE">PCMCIA_CCR_SFCOR_IREQ_ENABLE</dfn>		0x04</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/PCMCIA_CCR_SFCOR_ADDR_DECODE" data-ref="_M/PCMCIA_CCR_SFCOR_ADDR_DECODE">PCMCIA_CCR_SFCOR_ADDR_DECODE</dfn>		0x02</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/PCMCIA_CCR_SFCOR_FUNC_ENABLE" data-ref="_M/PCMCIA_CCR_SFCOR_FUNC_ENABLE">PCMCIA_CCR_SFCOR_FUNC_ENABLE</dfn>		0x01</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/PCMCIA_CCR_SFCSR" data-ref="_M/PCMCIA_CCR_SFCSR">PCMCIA_CCR_SFCSR</dfn>		0x42</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/PCMCIA_CCR_SFCSR_IOIS8" data-ref="_M/PCMCIA_CCR_SFCSR_IOIS8">PCMCIA_CCR_SFCSR_IOIS8</dfn>			0x20</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/PCMCIA_CCR_SFCSR_AUDIO" data-ref="_M/PCMCIA_CCR_SFCSR_AUDIO">PCMCIA_CCR_SFCSR_AUDIO</dfn>			0x08</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/PCMCIA_CCR_SFCSR_PWRDWN" data-ref="_M/PCMCIA_CCR_SFCSR_PWRDWN">PCMCIA_CCR_SFCSR_PWRDWN</dfn>			0x04</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/PCMCIA_CCR_SFCSR_INTR" data-ref="_M/PCMCIA_CCR_SFCSR_INTR">PCMCIA_CCR_SFCSR_INTR</dfn>			0x02</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/PCMCIA_CCR_SFCSR_INTRACK" data-ref="_M/PCMCIA_CCR_SFCSR_INTRACK">PCMCIA_CCR_SFCSR_INTRACK</dfn>		0x01</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/PCMCIA_CCR_SFIOBASE0" data-ref="_M/PCMCIA_CCR_SFIOBASE0">PCMCIA_CCR_SFIOBASE0</dfn>		0x4A</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/PCMCIA_CCR_SFIOBASE1" data-ref="_M/PCMCIA_CCR_SFIOBASE1">PCMCIA_CCR_SFIOBASE1</dfn>		0x4C</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/PCMCIA_CCR_SFILR" data-ref="_M/PCMCIA_CCR_SFILR">PCMCIA_CCR_SFILR</dfn>		0x52</u></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/PCMCIA_CCR_SIZE_DINGO" data-ref="_M/PCMCIA_CCR_SIZE_DINGO">PCMCIA_CCR_SIZE_DINGO</dfn>		0x54</u></td></tr>
<tr><th id="79">79</th><td></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/XI_IOSIZE" data-ref="_M/XI_IOSIZE">XI_IOSIZE</dfn> 	16</u></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><i>/* All pages */</i></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/CR" data-ref="_M/CR">CR</dfn>	0x0	/* W  - Command register */</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/ESR" data-ref="_M/ESR">ESR</dfn>	0x0	/* R  - Ethernet status register */</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/PR" data-ref="_M/PR">PR</dfn>	0x1	/* RW - Page register select */</u></td></tr>
<tr><th id="86">86</th><td><u>#define <dfn class="macro" id="_M/EDP" data-ref="_M/EDP">EDP</dfn>	0x4	/* RW - Ethernet data port, 4 registers */</u></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/ISR0" data-ref="_M/ISR0">ISR0</dfn>	0x6	/* R  - Ethernet interrupt status register */</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/GIR" data-ref="_M/GIR">GIR</dfn>	0x7	/* RW - Global interrupt register - dingo only */</u></td></tr>
<tr><th id="89">89</th><td><u>#define <dfn class="macro" id="_M/PTR" data-ref="_M/PTR">PTR</dfn>	0xd	/* R  - Packets Transmitted register */</u></td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><i>/* Page 0 */</i></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/TSO" data-ref="_M/TSO">TSO</dfn>	0x8	/* R  - Transmit space open, 3 registers */</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/TRS" data-ref="_M/TRS">TRS</dfn>	0xa	/* W  - Transmit reservation size */</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/DO0" data-ref="_M/DO0">DO0</dfn>	0xc	/* W  - Data offset, 2 registers */</u></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/DO1" data-ref="_M/DO1">DO1</dfn>	0xd</u></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/RSR" data-ref="_M/RSR">RSR</dfn>	0xc	/* R  - Rx status register */</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/TPR" data-ref="_M/TPR">TPR</dfn>	0xd	/* R  - Tx packets register */</u></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/RBC0" data-ref="_M/RBC0">RBC0</dfn>	0xe	/* R  - Rx byte count, 2 registers */</u></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/RBC1" data-ref="_M/RBC1">RBC1</dfn>	0xf</u></td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td><i>/* Page 1 */</i></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/IMR0" data-ref="_M/IMR0">IMR0</dfn>	0xc	/* RW - Interrupt mask, 2 registers */</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/IMR1" data-ref="_M/IMR1">IMR1</dfn>	0xd</u></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/ECR" data-ref="_M/ECR">ECR</dfn>	0xe	/* RW - Ethernet config register */</u></td></tr>
<tr><th id="105">105</th><td></td></tr>
<tr><th id="106">106</th><td><i>/* Page 2 */</i></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/RBS0" data-ref="_M/RBS0">RBS0</dfn>	0x8	/* RW - Receive buffer start, 2 registers */</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/RBS1" data-ref="_M/RBS1">RBS1</dfn>	0x9</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/LED" data-ref="_M/LED">LED</dfn>	0xa	/* RW - LED control register */</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/LED3" data-ref="_M/LED3">LED3</dfn>	0xb	/* RW - LED3 control register */</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/MSR" data-ref="_M/MSR">MSR</dfn>	0xc	/* RW - Misc. setup register */</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/GP2" data-ref="_M/GP2">GP2</dfn>	0xd	/* RW - General purpose register 2 */</u></td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td><i>/* Page 3 */</i></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/TPT0" data-ref="_M/TPT0">TPT0</dfn>	0xa	/* RW - Tx packet threshold, 2 registers */</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/TPT1" data-ref="_M/TPT1">TPT1</dfn>	0xb</u></td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><i>/* Page 4 */</i></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/GP0" data-ref="_M/GP0">GP0</dfn>	0x8	/* RW - General purpose register 0 */</u></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/GP1" data-ref="_M/GP1">GP1</dfn>	0x9	/* RW - General purpose register 1 */</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/BV" data-ref="_M/BV">BV</dfn>	0xa	/* R  - Bonding version register */</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/EES" data-ref="_M/EES">EES</dfn>	0xb	/* RW - EEPROM control register */</u></td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><i>/* Page 5 */</i></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/RHSA0" data-ref="_M/RHSA0">RHSA0</dfn>	0xa	/* RX host start address */</u></td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td><i>/* Page 6 */</i></td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><i>/* Page 7 */</i></td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><i>/* Page 8 */</i></td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><i>/* Page 16 */</i></td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><i>/* Page 0x40 */</i></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/CMD0" data-ref="_M/CMD0">CMD0</dfn>	0x8	/* W  - Receive status register */</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/RXST0" data-ref="_M/RXST0">RXST0</dfn>	0x9	/* RW - Receive status register */</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/TXST0" data-ref="_M/TXST0">TXST0</dfn>	0xb	/* RW - Transmit status, 2 registers */</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/TXST1" data-ref="_M/TXST1">TXST1</dfn>	0xc</u></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/RX0MSK" data-ref="_M/RX0MSK">RX0MSK</dfn>	0xd	/* RW - Receive status mask register */</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/TX0MSK" data-ref="_M/TX0MSK">TX0MSK</dfn>	0xe	/* RW - Transmit status mask, 2 registers */</u></td></tr>
<tr><th id="142">142</th><td><u>#define <dfn class="macro" id="_M/TX1MSK" data-ref="_M/TX1MSK">TX1MSK</dfn>	0xf	/* RW - Dingo does not define this register */</u></td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td><i>/* Page 0x42 */</i></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/SWC0" data-ref="_M/SWC0">SWC0</dfn>	0x8	/* RW - Software configuration, 2 registers */</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/SWC1" data-ref="_M/SWC1">SWC1</dfn>	0x9</u></td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td><i>/* Page 0x50-0x57 */</i></td></tr>
<tr><th id="149">149</th><td><u>#define	<dfn class="macro" id="_M/IA" data-ref="_M/IA">IA</dfn>	0x8	/* RW - Individual address */</u></td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><i>/* CR register bits */</i></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/TX_PKT" data-ref="_M/TX_PKT">TX_PKT</dfn>		0x01	/* Transmit packet. */</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/SOFT_RESET" data-ref="_M/SOFT_RESET">SOFT_RESET</dfn>	0x02	/* Software reset. */</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/ENABLE_INT" data-ref="_M/ENABLE_INT">ENABLE_INT</dfn>	0x04	/* Enable interrupt. */</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/FORCE_INT" data-ref="_M/FORCE_INT">FORCE_INT</dfn>	0x08	/* Force interrupt. */</u></td></tr>
<tr><th id="156">156</th><td><u>#define <dfn class="macro" id="_M/CLR_TX_FIFO" data-ref="_M/CLR_TX_FIFO">CLR_TX_FIFO</dfn>	0x10	/* Clear transmit FIFO. */</u></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/CLR_RX_OVERRUN" data-ref="_M/CLR_RX_OVERRUN">CLR_RX_OVERRUN</dfn>	0x20	/* Clear receive overrun. */</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/RESTART_TX" data-ref="_M/RESTART_TX">RESTART_TX</dfn>	0x40	/* Restart transmit process. */</u></td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td><i>/* ESR register bits */</i></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/FULL_PKT_RCV" data-ref="_M/FULL_PKT_RCV">FULL_PKT_RCV</dfn>	0x01	/* Full packet received. */</u></td></tr>
<tr><th id="162">162</th><td><u>#define <dfn class="macro" id="_M/PKT_REJECTED" data-ref="_M/PKT_REJECTED">PKT_REJECTED</dfn>	0x04	/* A packet was rejected. */</u></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/TX_PKT_PEND" data-ref="_M/TX_PKT_PEND">TX_PKT_PEND</dfn>	0x08	/* TX Packet Pending. */</u></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/INCOR_POLARITY" data-ref="_M/INCOR_POLARITY">INCOR_POLARITY</dfn>	0x10	/* XXX from linux driver, but not used there */</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/MEDIA_SELECT" data-ref="_M/MEDIA_SELECT">MEDIA_SELECT</dfn>	0x20	/* set if TP, clear if AUI */</u></td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><i>/* DO register bits */</i></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/DO_OFF_MASK" data-ref="_M/DO_OFF_MASK">DO_OFF_MASK</dfn>	0x1fff	/* Mask for offset value. */</u></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/DO_CHG_OFFSET" data-ref="_M/DO_CHG_OFFSET">DO_CHG_OFFSET</dfn>	0x2000	/* Change offset command. */</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/DO_SHM_MODE" data-ref="_M/DO_SHM_MODE">DO_SHM_MODE</dfn>	0x4000	/* Shared memory mode. */</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/DO_SKIP_RX_PKT" data-ref="_M/DO_SKIP_RX_PKT">DO_SKIP_RX_PKT</dfn>	0x8000	/* Skip Rx packet. */</u></td></tr>
<tr><th id="172">172</th><td></td></tr>
<tr><th id="173">173</th><td><i>/* RBC register bits */</i></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/RBC_COUNT_MASK" data-ref="_M/RBC_COUNT_MASK">RBC_COUNT_MASK</dfn>	0x1fff	/* Mask for byte count. */</u></td></tr>
<tr><th id="175">175</th><td><u>#define <dfn class="macro" id="_M/RBC_RX_FULL" data-ref="_M/RBC_RX_FULL">RBC_RX_FULL</dfn>	0x2000	/* Receive full packet. */</u></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/RBC_RX_PARTIAL" data-ref="_M/RBC_RX_PARTIAL">RBC_RX_PARTIAL</dfn>	0x4000	/* Receive partial packet. */</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/RBC_RX_PKT_REJ" data-ref="_M/RBC_RX_PKT_REJ">RBC_RX_PKT_REJ</dfn>	0x8000	/* Receive packet rejected. */</u></td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td><i>/* ISR0(/IMR0) register bits */</i></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/ISR_TX_OFLOW" data-ref="_M/ISR_TX_OFLOW">ISR_TX_OFLOW</dfn>	0x01	/* Transmit buffer overflow. */</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/ISR_PKT_TX" data-ref="_M/ISR_PKT_TX">ISR_PKT_TX</dfn>	0x02	/* Packet transmitted. */</u></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/ISR_MAC_INT" data-ref="_M/ISR_MAC_INT">ISR_MAC_INT</dfn>	0x04	/* MAC interrupt. */</u></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/ISR_RX_EARLY" data-ref="_M/ISR_RX_EARLY">ISR_RX_EARLY</dfn>	0x10	/* Receive early packet. */</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/ISR_RX_FULL" data-ref="_M/ISR_RX_FULL">ISR_RX_FULL</dfn>	0x20	/* Receive full packet. */</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/ISR_RX_PKT_REJ" data-ref="_M/ISR_RX_PKT_REJ">ISR_RX_PKT_REJ</dfn>	0x40	/* Receive packet rejected. */</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/ISR_FORCED_INT" data-ref="_M/ISR_FORCED_INT">ISR_FORCED_INT</dfn>	0x80	/* Forced interrupt. */</u></td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td><i>/* ECR register bits */</i></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/ECR_EARLY_TX" data-ref="_M/ECR_EARLY_TX">ECR_EARLY_TX</dfn>	0x01	/* Early transmit mode. */</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/ECR_EARLY_RX" data-ref="_M/ECR_EARLY_RX">ECR_EARLY_RX</dfn>	0x02	/* Early receive mode. */</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/ECR_FULL_DUPLEX" data-ref="_M/ECR_FULL_DUPLEX">ECR_FULL_DUPLEX</dfn>	0x04	/* Full duplex select. */</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/ECR_LNK_PLS_DIS" data-ref="_M/ECR_LNK_PLS_DIS">ECR_LNK_PLS_DIS</dfn>	0x20	/* Link pulse disable. */</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/ECR_SW_COMPAT" data-ref="_M/ECR_SW_COMPAT">ECR_SW_COMPAT</dfn>	0x80	/* Software compatibility switch. */</u></td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td><i>/* GP0 register bits */</i></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/GP1_WR" data-ref="_M/GP1_WR">GP1_WR</dfn>		0x01	/* GP1 pin output value. */</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/GP2_WR" data-ref="_M/GP2_WR">GP2_WR</dfn>		0x02	/* GP2 pin output value. */</u></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/GP1_OUT" data-ref="_M/GP1_OUT">GP1_OUT</dfn>		0x04	/* GP1 pin output select. */</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/GP2_OUT" data-ref="_M/GP2_OUT">GP2_OUT</dfn>		0x08	/* GP2 pin output select. */</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/GP1_RD" data-ref="_M/GP1_RD">GP1_RD</dfn>		0x10	/* GP1 pin input value. */</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/GP2_RD" data-ref="_M/GP2_RD">GP2_RD</dfn>		0x20	/* GP2 pin input value. */</u></td></tr>
<tr><th id="202">202</th><td></td></tr>
<tr><th id="203">203</th><td><i>/* GP1 register bits */</i></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/POWER_UP" data-ref="_M/POWER_UP">POWER_UP</dfn>	0x01	/* When 0, power down analogue part of chip. */</u></td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td><i>/* LED register bits */</i></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/LED0_SHIFT" data-ref="_M/LED0_SHIFT">LED0_SHIFT</dfn>	0	/* LED0 Output shift &amp; mask */</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/LED0_MASK" data-ref="_M/LED0_MASK">LED0_MASK</dfn>	0x7</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/LED1_SHIFT" data-ref="_M/LED1_SHIFT">LED1_SHIFT</dfn>	3	/* LED1 Output shift &amp; mask */</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/LED1_MASK" data-ref="_M/LED1_MASK">LED1_MASK</dfn>	0x38</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/LED0_RX_ENA" data-ref="_M/LED0_RX_ENA">LED0_RX_ENA</dfn>	0x40	/* LED0 - receive enable */</u></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/LED1_RX_ENA" data-ref="_M/LED1_RX_ENA">LED1_RX_ENA</dfn>	0x80	/* LED1 - receive enable */</u></td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td><i>/* LED3 register bits */</i></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/LED3_SHIFT" data-ref="_M/LED3_SHIFT">LED3_SHIFT</dfn>	0	/* LED0 output shift &amp; mask */</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/LED3_MASK" data-ref="_M/LED3_MASK">LED3_MASK</dfn>	0x7</u></td></tr>
<tr><th id="217">217</th><td><u>#define <dfn class="macro" id="_M/LED3_RX_ENA" data-ref="_M/LED3_RX_ENA">LED3_RX_ENA</dfn>	0x40	/* LED0 - receive enable */</u></td></tr>
<tr><th id="218">218</th><td></td></tr>
<tr><th id="219">219</th><td><i>/* LED output values */</i></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/LED_DISABLE" data-ref="_M/LED_DISABLE">LED_DISABLE</dfn>	0	/* LED disabled */</u></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/LED_COLL_ACT" data-ref="_M/LED_COLL_ACT">LED_COLL_ACT</dfn>	1	/* Collision activity */</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/LED_COLL_INACT" data-ref="_M/LED_COLL_INACT">LED_COLL_INACT</dfn>	2	/* (NOT) Collision activity */</u></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/LED_10MB_LINK" data-ref="_M/LED_10MB_LINK">LED_10MB_LINK</dfn>	3	/* 10 Mb link detected */</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/LED_100MB_LINK" data-ref="_M/LED_100MB_LINK">LED_100MB_LINK</dfn>	4	/* 100 Mb link detected */</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/LED_LINK" data-ref="_M/LED_LINK">LED_LINK</dfn>	5	/* 10 Mb or 100 Mb link detected */</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/LED_AUTO" data-ref="_M/LED_AUTO">LED_AUTO</dfn>	6	/* Automatic assertion */</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/LED_TX_ACT" data-ref="_M/LED_TX_ACT">LED_TX_ACT</dfn>	7	/* Transmit activity */</u></td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td><i>/* MSR register bits */</i></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/SRAM_128K_EXT" data-ref="_M/SRAM_128K_EXT">SRAM_128K_EXT</dfn>	0x01	/* 128K SRAM extension */</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/RBS_BIT16" data-ref="_M/RBS_BIT16">RBS_BIT16</dfn>	0x02	/* RBS bit 16 */</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/SELECT_MII" data-ref="_M/SELECT_MII">SELECT_MII</dfn>	0x08	/* Select MII */</u></td></tr>
<tr><th id="233">233</th><td><u>#define <dfn class="macro" id="_M/HASH_TBL_ENA" data-ref="_M/HASH_TBL_ENA">HASH_TBL_ENA</dfn>	0x20	/* Hash table enable */</u></td></tr>
<tr><th id="234">234</th><td></td></tr>
<tr><th id="235">235</th><td><i>/* GP2 register bits */</i></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/GP3_WR" data-ref="_M/GP3_WR">GP3_WR</dfn>		0x01	/* GP3 pin output value. */</u></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/GP4_WR" data-ref="_M/GP4_WR">GP4_WR</dfn>		0x02	/* GP4 pin output value. */</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/GP3_OUT" data-ref="_M/GP3_OUT">GP3_OUT</dfn>		0x04	/* GP3 pin output select. */</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/GP4_OUT" data-ref="_M/GP4_OUT">GP4_OUT</dfn>		0x08	/* GP4 pin output select. */</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/GP3_RD" data-ref="_M/GP3_RD">GP3_RD</dfn>		0x10	/* GP3 pin input value. */</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/GP4_RD" data-ref="_M/GP4_RD">GP4_RD</dfn>		0x20	/* GP4 pin input value. */</u></td></tr>
<tr><th id="242">242</th><td></td></tr>
<tr><th id="243">243</th><td><i>/* RSR register bits */</i></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/RSR_NOTMCAST" data-ref="_M/RSR_NOTMCAST">RSR_NOTMCAST</dfn>	0x01	/* clear when multicast packet */</u></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/RSR_BCAST" data-ref="_M/RSR_BCAST">RSR_BCAST</dfn>	0x02	/* set when broadcast packet */</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/RSR_TOO_LONG" data-ref="_M/RSR_TOO_LONG">RSR_TOO_LONG</dfn>	0x04	/* set if packet is longer than 1518 octets */</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/RSR_ALIGNERR" data-ref="_M/RSR_ALIGNERR">RSR_ALIGNERR</dfn>	0x10	/* incorrect CRC and last octet not complete */</u></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/RSR_CRCERR" data-ref="_M/RSR_CRCERR">RSR_CRCERR</dfn>	0x20	/* incorrect CRC and last octet complete */</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/RSR_RX_OK" data-ref="_M/RSR_RX_OK">RSR_RX_OK</dfn>	0x80	/* packet received okay */</u></td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td><i>/* CMD0 register bits */</i></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/ONLINE" data-ref="_M/ONLINE">ONLINE</dfn>		0x04	/* Online */</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/OFFLINE" data-ref="_M/OFFLINE">OFFLINE</dfn>		0x08	/* Online */</u></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/ENABLE_RX" data-ref="_M/ENABLE_RX">ENABLE_RX</dfn>	0x20	/* Enable receiver */</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/DISABLE_RX" data-ref="_M/DISABLE_RX">DISABLE_RX</dfn>	0x80	/* Disable receiver */</u></td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td><i>/* RX0Msk register bits */</i></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/PKT_TOO_LONG" data-ref="_M/PKT_TOO_LONG">PKT_TOO_LONG</dfn>	0x02	/* Packet too long mask. */</u></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/CRC_ERR" data-ref="_M/CRC_ERR">CRC_ERR</dfn>		0x08	/* CRC error mask. */</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/RX_OVERRUN" data-ref="_M/RX_OVERRUN">RX_OVERRUN</dfn>	0x10	/* Receive overrun mask. */</u></td></tr>
<tr><th id="261">261</th><td><u>#define <dfn class="macro" id="_M/RX_ABORT" data-ref="_M/RX_ABORT">RX_ABORT</dfn>	0x40	/* Receive abort mask. */</u></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/RX_OK" data-ref="_M/RX_OK">RX_OK</dfn>		0x80	/* Receive OK mask. */</u></td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td><i>/* TX0Msk register bits */</i></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/CARRIER_LOST" data-ref="_M/CARRIER_LOST">CARRIER_LOST</dfn>	0x01	/* Carrier sense lost. */</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/EXCESSIVE_COLL" data-ref="_M/EXCESSIVE_COLL">EXCESSIVE_COLL</dfn>	0x02	/* Excessive collisions mask. */</u></td></tr>
<tr><th id="267">267</th><td><u>#define <dfn class="macro" id="_M/TX_UNDERRUN" data-ref="_M/TX_UNDERRUN">TX_UNDERRUN</dfn>	0x08	/* Transmit underrun mask. */</u></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/LATE_COLLISION" data-ref="_M/LATE_COLLISION">LATE_COLLISION</dfn>	0x10	/* Late collision mask. */</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/SQE" data-ref="_M/SQE">SQE</dfn>		0x20	/* Signal quality error mask.. */</u></td></tr>
<tr><th id="270">270</th><td><u>#define <dfn class="macro" id="_M/TX_ABORT" data-ref="_M/TX_ABORT">TX_ABORT</dfn>	0x40	/* Transmit abort mask. */</u></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/TX_OK" data-ref="_M/TX_OK">TX_OK</dfn>		0x80	/* Transmit OK mask. */</u></td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td><i>/* SWC1 register bits */</i></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/SWC1_IND_ADDR" data-ref="_M/SWC1_IND_ADDR">SWC1_IND_ADDR</dfn>	0x01	/* Individual address enable. */</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/SWC1_MCAST_PROM" data-ref="_M/SWC1_MCAST_PROM">SWC1_MCAST_PROM</dfn>	0x02	/* Multicast promiscuous enable. */</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/SWC1_PROMISC" data-ref="_M/SWC1_PROMISC">SWC1_PROMISC</dfn>	0x04	/* Promiscuous mode enable. */</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/SWC1_BCAST_DIS" data-ref="_M/SWC1_BCAST_DIS">SWC1_BCAST_DIS</dfn>	0x08	/* Broadcast disable. */</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/SWC1_MEDIA_SEL" data-ref="_M/SWC1_MEDIA_SEL">SWC1_MEDIA_SEL</dfn>	0x40	/* Media select (Mohawk). */</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/SWC1_AUTO_MEDIA" data-ref="_M/SWC1_AUTO_MEDIA">SWC1_AUTO_MEDIA</dfn>	0x80	/* Automatic media select (Mohawk). */</u></td></tr>
<tr><th id="280">280</th><td></td></tr>
<tr><th id="281">281</th><td><i>/* Misc. defines. */</i></td></tr>
<tr><th id="282">282</th><td></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/PAGE" data-ref="_M/PAGE">PAGE</dfn>(sc, page)	\</u></td></tr>
<tr><th id="284">284</th><td><u>    bus_space_write_1((sc-&gt;sc_bst), (sc-&gt;sc_bsh), PR, (page))</u></td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td><i>/*</i></td></tr>
<tr><th id="287">287</th><td><i> * GP3 is connected to the MDC pin of the NS DP83840A PHY, GP4 is</i></td></tr>
<tr><th id="288">288</th><td><i> * connected to the MDIO pin.  These are utility macros to enhance</i></td></tr>
<tr><th id="289">289</th><td><i> * readability of the code.</i></td></tr>
<tr><th id="290">290</th><td><i> */</i></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/MDC_LOW" data-ref="_M/MDC_LOW">MDC_LOW</dfn>		GP3_OUT</u></td></tr>
<tr><th id="292">292</th><td><u>#define <dfn class="macro" id="_M/MDC_HIGH" data-ref="_M/MDC_HIGH">MDC_HIGH</dfn>	(GP3_OUT | GP3_WR)</u></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/MDIO_LOW" data-ref="_M/MDIO_LOW">MDIO_LOW</dfn>	GP4_OUT</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/MDIO_HIGH" data-ref="_M/MDIO_HIGH">MDIO_HIGH</dfn>	(GP4_OUT | GP4_WR)</u></td></tr>
<tr><th id="295">295</th><td><u>#define <dfn class="macro" id="_M/MDIO" data-ref="_M/MDIO">MDIO</dfn>		GP4_RD</u></td></tr>
<tr><th id="296">296</th><td></td></tr>
<tr><th id="297">297</th><td><i>/* Values found in MANFID. */</i></td></tr>
<tr><th id="298">298</th><td><u>#define <dfn class="macro" id="_M/XIMEDIA_ETHER" data-ref="_M/XIMEDIA_ETHER">XIMEDIA_ETHER</dfn>		0x01</u></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/XIMEDIA_TOKEN" data-ref="_M/XIMEDIA_TOKEN">XIMEDIA_TOKEN</dfn>		0x02</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/XIMEDIA_ARC" data-ref="_M/XIMEDIA_ARC">XIMEDIA_ARC</dfn>		0x04</u></td></tr>
<tr><th id="301">301</th><td><u>#define <dfn class="macro" id="_M/XIMEDIA_WIRELESS" data-ref="_M/XIMEDIA_WIRELESS">XIMEDIA_WIRELESS</dfn>	0x08</u></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/XIMEDIA_MODEM" data-ref="_M/XIMEDIA_MODEM">XIMEDIA_MODEM</dfn>		0x10</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/XIMEDIA_GSM" data-ref="_M/XIMEDIA_GSM">XIMEDIA_GSM</dfn>		0x20</u></td></tr>
<tr><th id="304">304</th><td></td></tr>
<tr><th id="305">305</th><td><u>#define <dfn class="macro" id="_M/XIPROD_IDMASK" data-ref="_M/XIPROD_IDMASK">XIPROD_IDMASK</dfn>		0x0f</u></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/XIPROD_POCKET" data-ref="_M/XIPROD_POCKET">XIPROD_POCKET</dfn>		0x10</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/XIPROD_EXTERNAL" data-ref="_M/XIPROD_EXTERNAL">XIPROD_EXTERNAL</dfn>		0x20</u></td></tr>
<tr><th id="308">308</th><td><u>#define <dfn class="macro" id="_M/XIPROD_CREDITCARD" data-ref="_M/XIPROD_CREDITCARD">XIPROD_CREDITCARD</dfn>	0x40</u></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/XIPROD_CARDBUS" data-ref="_M/XIPROD_CARDBUS">XIPROD_CARDBUS</dfn>		0x80</u></td></tr>
<tr><th id="310">310</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='if_xi.c.html'>netbsd/sys/dev/pcmcia/if_xi.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
