// Seed: 1996212570
module module_0 (
    input wire id_0,
    input uwire id_1,
    input wand id_2,
    input tri id_3,
    output uwire id_4,
    input uwire id_5,
    input tri1 id_6,
    input wor id_7,
    input uwire id_8
    , id_12,
    output wand id_9,
    input supply1 id_10
);
  assign {1, 1'b0, 1'b0} = 1;
  assign id_9 = 1;
  wire id_13;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output wand id_0,
    input  tri0 id_1,
    output tri0 id_2,
    input  tri1 id_3,
    input  wand id_4,
    input  tri0 id_5,
    input  wand id_6
);
  wire id_8;
  xor primCall (id_0, id_3, id_4, id_6, id_8, id_1, id_5);
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5,
      id_1,
      id_0,
      id_4,
      id_5,
      id_6,
      id_3,
      id_0,
      id_3
  );
endmodule
