
STM32_Drivers_Layer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000c80  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000e44  08000e4c  00010e4c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000e44  08000e44  00010e4c  2**0
                  CONTENTS
  4 .ARM          00000000  08000e44  08000e44  00010e4c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000e44  08000e4c  00010e4c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000e44  08000e44  00010e44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000e48  08000e48  00010e48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010e4c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000044  20000000  08000e4c  00020000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000044  08000e4c  00020044  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00010e4c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00010e7c  2**0
                  CONTENTS, READONLY
 13 .debug_info   000013e6  00000000  00000000  00010ebf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000602  00000000  00000000  000122a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000158  00000000  00000000  000128a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000000f2  00000000  00000000  00012a00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00000569  00000000  00000000  00012af2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000233f  00000000  00000000  0001305b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00009c91  00000000  00000000  0001539a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00000460  00000000  00000000  0001f02c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007a  00000000  00000000  0001f48c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000000 	.word	0x20000000
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000e2c 	.word	0x08000e2c

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000004 	.word	0x20000004
 8000200:	08000e2c 	.word	0x08000e2c

08000204 <USART_PeriClockControl>:
 *
 * @Note              -

 */
void USART_PeriClockControl(USART_RegDef_t *pUSARTx, uint8_t EnOrDi)
{
 8000204:	b480      	push	{r7}
 8000206:	b083      	sub	sp, #12
 8000208:	af00      	add	r7, sp, #0
 800020a:	6078      	str	r0, [r7, #4]
 800020c:	460b      	mov	r3, r1
 800020e:	70fb      	strb	r3, [r7, #3]
	if (EnOrDi == ENABLE) {
 8000210:	78fb      	ldrb	r3, [r7, #3]
 8000212:	2b01      	cmp	r3, #1
 8000214:	d141      	bne.n	800029a <USART_PeriClockControl+0x96>
		if(pUSARTx==USART1)
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	4a43      	ldr	r2, [pc, #268]	; (8000328 <USART_PeriClockControl+0x124>)
 800021a:	4293      	cmp	r3, r2
 800021c:	d106      	bne.n	800022c <USART_PeriClockControl+0x28>
		{
			USART1_PCCK_EN();
 800021e:	4b43      	ldr	r3, [pc, #268]	; (800032c <USART_PeriClockControl+0x128>)
 8000220:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000222:	4a42      	ldr	r2, [pc, #264]	; (800032c <USART_PeriClockControl+0x128>)
 8000224:	f043 0310 	orr.w	r3, r3, #16
 8000228:	6453      	str	r3, [r2, #68]	; 0x44
			USART6_PCCK_DI();
		} else {
			;
		}
	}
}
 800022a:	e077      	b.n	800031c <USART_PeriClockControl+0x118>
		}else if(pUSARTx==USART2)
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	4a40      	ldr	r2, [pc, #256]	; (8000330 <USART_PeriClockControl+0x12c>)
 8000230:	4293      	cmp	r3, r2
 8000232:	d106      	bne.n	8000242 <USART_PeriClockControl+0x3e>
			USART2_PCCK_EN();
 8000234:	4b3d      	ldr	r3, [pc, #244]	; (800032c <USART_PeriClockControl+0x128>)
 8000236:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000238:	4a3c      	ldr	r2, [pc, #240]	; (800032c <USART_PeriClockControl+0x128>)
 800023a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800023e:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000240:	e06c      	b.n	800031c <USART_PeriClockControl+0x118>
		}else if(pUSARTx==USART3)
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	4a3b      	ldr	r2, [pc, #236]	; (8000334 <USART_PeriClockControl+0x130>)
 8000246:	4293      	cmp	r3, r2
 8000248:	d106      	bne.n	8000258 <USART_PeriClockControl+0x54>
			USART3_PCCK_EN();
 800024a:	4b38      	ldr	r3, [pc, #224]	; (800032c <USART_PeriClockControl+0x128>)
 800024c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800024e:	4a37      	ldr	r2, [pc, #220]	; (800032c <USART_PeriClockControl+0x128>)
 8000250:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000254:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000256:	e061      	b.n	800031c <USART_PeriClockControl+0x118>
		}else if(pUSARTx==UART4)
 8000258:	687b      	ldr	r3, [r7, #4]
 800025a:	4a37      	ldr	r2, [pc, #220]	; (8000338 <USART_PeriClockControl+0x134>)
 800025c:	4293      	cmp	r3, r2
 800025e:	d106      	bne.n	800026e <USART_PeriClockControl+0x6a>
			UART4_PCCK_EN();
 8000260:	4b32      	ldr	r3, [pc, #200]	; (800032c <USART_PeriClockControl+0x128>)
 8000262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000264:	4a31      	ldr	r2, [pc, #196]	; (800032c <USART_PeriClockControl+0x128>)
 8000266:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800026a:	6413      	str	r3, [r2, #64]	; 0x40
}
 800026c:	e056      	b.n	800031c <USART_PeriClockControl+0x118>
		}else if(pUSARTx==UART5)
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	4a32      	ldr	r2, [pc, #200]	; (800033c <USART_PeriClockControl+0x138>)
 8000272:	4293      	cmp	r3, r2
 8000274:	d106      	bne.n	8000284 <USART_PeriClockControl+0x80>
			UART5_PCCK_EN();
 8000276:	4b2d      	ldr	r3, [pc, #180]	; (800032c <USART_PeriClockControl+0x128>)
 8000278:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800027a:	4a2c      	ldr	r2, [pc, #176]	; (800032c <USART_PeriClockControl+0x128>)
 800027c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000280:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000282:	e04b      	b.n	800031c <USART_PeriClockControl+0x118>
		}else if(pUSARTx==USART6){
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	4a2e      	ldr	r2, [pc, #184]	; (8000340 <USART_PeriClockControl+0x13c>)
 8000288:	4293      	cmp	r3, r2
 800028a:	d147      	bne.n	800031c <USART_PeriClockControl+0x118>
			 USART6_PCCK_EN();
 800028c:	4b27      	ldr	r3, [pc, #156]	; (800032c <USART_PeriClockControl+0x128>)
 800028e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000290:	4a26      	ldr	r2, [pc, #152]	; (800032c <USART_PeriClockControl+0x128>)
 8000292:	f043 0320 	orr.w	r3, r3, #32
 8000296:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000298:	e040      	b.n	800031c <USART_PeriClockControl+0x118>
		if (pUSARTx == USART1) {
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	4a22      	ldr	r2, [pc, #136]	; (8000328 <USART_PeriClockControl+0x124>)
 800029e:	4293      	cmp	r3, r2
 80002a0:	d106      	bne.n	80002b0 <USART_PeriClockControl+0xac>
			USART1_PCCK_DI();
 80002a2:	4b22      	ldr	r3, [pc, #136]	; (800032c <USART_PeriClockControl+0x128>)
 80002a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80002a6:	4a21      	ldr	r2, [pc, #132]	; (800032c <USART_PeriClockControl+0x128>)
 80002a8:	f023 0310 	bic.w	r3, r3, #16
 80002ac:	6453      	str	r3, [r2, #68]	; 0x44
}
 80002ae:	e035      	b.n	800031c <USART_PeriClockControl+0x118>
		} else if (pUSARTx == USART2) {
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	4a1f      	ldr	r2, [pc, #124]	; (8000330 <USART_PeriClockControl+0x12c>)
 80002b4:	4293      	cmp	r3, r2
 80002b6:	d106      	bne.n	80002c6 <USART_PeriClockControl+0xc2>
			USART2_PCCK_DI();
 80002b8:	4b1c      	ldr	r3, [pc, #112]	; (800032c <USART_PeriClockControl+0x128>)
 80002ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80002bc:	4a1b      	ldr	r2, [pc, #108]	; (800032c <USART_PeriClockControl+0x128>)
 80002be:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80002c2:	6413      	str	r3, [r2, #64]	; 0x40
}
 80002c4:	e02a      	b.n	800031c <USART_PeriClockControl+0x118>
		} else if (pUSARTx == USART3) {
 80002c6:	687b      	ldr	r3, [r7, #4]
 80002c8:	4a1a      	ldr	r2, [pc, #104]	; (8000334 <USART_PeriClockControl+0x130>)
 80002ca:	4293      	cmp	r3, r2
 80002cc:	d106      	bne.n	80002dc <USART_PeriClockControl+0xd8>
			USART3_PCCK_DI();
 80002ce:	4b17      	ldr	r3, [pc, #92]	; (800032c <USART_PeriClockControl+0x128>)
 80002d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80002d2:	4a16      	ldr	r2, [pc, #88]	; (800032c <USART_PeriClockControl+0x128>)
 80002d4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80002d8:	6413      	str	r3, [r2, #64]	; 0x40
}
 80002da:	e01f      	b.n	800031c <USART_PeriClockControl+0x118>
		} else if (pUSARTx == UART4) {
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	4a16      	ldr	r2, [pc, #88]	; (8000338 <USART_PeriClockControl+0x134>)
 80002e0:	4293      	cmp	r3, r2
 80002e2:	d106      	bne.n	80002f2 <USART_PeriClockControl+0xee>
			UART4_PCCK_DI();
 80002e4:	4b11      	ldr	r3, [pc, #68]	; (800032c <USART_PeriClockControl+0x128>)
 80002e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80002e8:	4a10      	ldr	r2, [pc, #64]	; (800032c <USART_PeriClockControl+0x128>)
 80002ea:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80002ee:	6413      	str	r3, [r2, #64]	; 0x40
}
 80002f0:	e014      	b.n	800031c <USART_PeriClockControl+0x118>
		} else if (pUSARTx == UART5) {
 80002f2:	687b      	ldr	r3, [r7, #4]
 80002f4:	4a11      	ldr	r2, [pc, #68]	; (800033c <USART_PeriClockControl+0x138>)
 80002f6:	4293      	cmp	r3, r2
 80002f8:	d106      	bne.n	8000308 <USART_PeriClockControl+0x104>
			UART5_PCCK_DI();
 80002fa:	4b0c      	ldr	r3, [pc, #48]	; (800032c <USART_PeriClockControl+0x128>)
 80002fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80002fe:	4a0b      	ldr	r2, [pc, #44]	; (800032c <USART_PeriClockControl+0x128>)
 8000300:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8000304:	6413      	str	r3, [r2, #64]	; 0x40
}
 8000306:	e009      	b.n	800031c <USART_PeriClockControl+0x118>
		} else if (pUSARTx == USART6) {
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	4a0d      	ldr	r2, [pc, #52]	; (8000340 <USART_PeriClockControl+0x13c>)
 800030c:	4293      	cmp	r3, r2
 800030e:	d105      	bne.n	800031c <USART_PeriClockControl+0x118>
			USART6_PCCK_DI();
 8000310:	4b06      	ldr	r3, [pc, #24]	; (800032c <USART_PeriClockControl+0x128>)
 8000312:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000314:	4a05      	ldr	r2, [pc, #20]	; (800032c <USART_PeriClockControl+0x128>)
 8000316:	f023 0320 	bic.w	r3, r3, #32
 800031a:	6413      	str	r3, [r2, #64]	; 0x40
}
 800031c:	bf00      	nop
 800031e:	370c      	adds	r7, #12
 8000320:	46bd      	mov	sp, r7
 8000322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000326:	4770      	bx	lr
 8000328:	40011000 	.word	0x40011000
 800032c:	40023800 	.word	0x40023800
 8000330:	40004400 	.word	0x40004400
 8000334:	40004800 	.word	0x40004800
 8000338:	40004c00 	.word	0x40004c00
 800033c:	40005000 	.word	0x40005000
 8000340:	40011400 	.word	0x40011400

08000344 <USART_Init>:
 *
 * @Note              -

 */
void USART_Init(USART_Handle_t *pUSARTHandle)
{
 8000344:	b580      	push	{r7, lr}
 8000346:	b082      	sub	sp, #8
 8000348:	af00      	add	r7, sp, #0
 800034a:	6078      	str	r0, [r7, #4]
	USART_PeriClockControl(pUSARTHandle->pUSARTx,ENABLE);
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	681b      	ldr	r3, [r3, #0]
 8000350:	2101      	movs	r1, #1
 8000352:	4618      	mov	r0, r3
 8000354:	f7ff ff56 	bl	8000204 <USART_PeriClockControl>
	switch(pUSARTHandle->USART_Config.USART_Mode)
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	791b      	ldrb	r3, [r3, #4]
 800035c:	2b02      	cmp	r3, #2
 800035e:	d013      	beq.n	8000388 <USART_Init+0x44>
 8000360:	2b02      	cmp	r3, #2
 8000362:	dc1a      	bgt.n	800039a <USART_Init+0x56>
 8000364:	2b00      	cmp	r3, #0
 8000366:	d00a      	beq.n	800037e <USART_Init+0x3a>
 8000368:	2b01      	cmp	r3, #1
 800036a:	d116      	bne.n	800039a <USART_Init+0x56>
	{
	case USART_MODE_ONLY_RX:
	{
		pUSARTHandle->pUSARTx->CR1|= (1 << USART_CR1_RE);
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	681b      	ldr	r3, [r3, #0]
 8000370:	68da      	ldr	r2, [r3, #12]
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	681b      	ldr	r3, [r3, #0]
 8000376:	f042 0204 	orr.w	r2, r2, #4
 800037a:	60da      	str	r2, [r3, #12]
		break;
 800037c:	e00e      	b.n	800039c <USART_Init+0x58>
	}
	case USART_MODE_ONLY_TX:
	{
		pUSARTHandle->pUSARTx->CR1= (1 << USART_CR1_TE);
 800037e:	687b      	ldr	r3, [r7, #4]
 8000380:	681b      	ldr	r3, [r3, #0]
 8000382:	2208      	movs	r2, #8
 8000384:	60da      	str	r2, [r3, #12]
		break;
 8000386:	e009      	b.n	800039c <USART_Init+0x58>
	}
	case USART_MODE_TXRX:
	{
		pUSARTHandle->pUSARTx->CR1|= ((1 << USART_CR1_RE)|(1 << USART_CR1_TE));
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	681b      	ldr	r3, [r3, #0]
 800038c:	68da      	ldr	r2, [r3, #12]
 800038e:	687b      	ldr	r3, [r7, #4]
 8000390:	681b      	ldr	r3, [r3, #0]
 8000392:	f042 020c 	orr.w	r2, r2, #12
 8000396:	60da      	str	r2, [r3, #12]
		break;
 8000398:	e000      	b.n	800039c <USART_Init+0x58>
	}
	default:
	{
		break;
 800039a:	bf00      	nop
	}
	}
	if ( pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_EN_EVEN)
 800039c:	687b      	ldr	r3, [r7, #4]
 800039e:	7b9b      	ldrb	r3, [r3, #14]
 80003a0:	2b01      	cmp	r3, #1
 80003a2:	d10e      	bne.n	80003c2 <USART_Init+0x7e>
	{
		pUSARTHandle->pUSARTx->CR1 |= ( 1 << USART_CR1_PCE);
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	681b      	ldr	r3, [r3, #0]
 80003a8:	68da      	ldr	r2, [r3, #12]
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	681b      	ldr	r3, [r3, #0]
 80003ae:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80003b2:	60da      	str	r2, [r3, #12]
		pUSARTHandle->pUSARTx->CR1 |= ( 0 << USART_CR1_PS);
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	681a      	ldr	r2, [r3, #0]
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	681b      	ldr	r3, [r3, #0]
 80003bc:	68d2      	ldr	r2, [r2, #12]
 80003be:	60da      	str	r2, [r3, #12]
 80003c0:	e013      	b.n	80003ea <USART_Init+0xa6>
	}
	else if(pUSARTHandle->USART_Config.USART_ParityControl ==USART_PARITY_EN_ODD)
 80003c2:	687b      	ldr	r3, [r7, #4]
 80003c4:	7b9b      	ldrb	r3, [r3, #14]
 80003c6:	2b02      	cmp	r3, #2
 80003c8:	d10f      	bne.n	80003ea <USART_Init+0xa6>
	{
		pUSARTHandle->pUSARTx->CR1 |= ( 1 << USART_CR1_PCE);
 80003ca:	687b      	ldr	r3, [r7, #4]
 80003cc:	681b      	ldr	r3, [r3, #0]
 80003ce:	68da      	ldr	r2, [r3, #12]
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80003d8:	60da      	str	r2, [r3, #12]
		pUSARTHandle->pUSARTx->CR1 |= ( 1 << USART_CR1_PS);
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	681b      	ldr	r3, [r3, #0]
 80003de:	68da      	ldr	r2, [r3, #12]
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	681b      	ldr	r3, [r3, #0]
 80003e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80003e8:	60da      	str	r2, [r3, #12]
	}else
	{
		;
	}
	 //Implement the code to configure the Word length configuration item
	pUSARTHandle->pUSARTx->CR1 |= pUSARTHandle->USART_Config.USART_WordLength << USART_CR1_M ;
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	681b      	ldr	r3, [r3, #0]
 80003ee:	68da      	ldr	r2, [r3, #12]
 80003f0:	687b      	ldr	r3, [r7, #4]
 80003f2:	7b5b      	ldrb	r3, [r3, #13]
 80003f4:	031b      	lsls	r3, r3, #12
 80003f6:	4619      	mov	r1, r3
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	681b      	ldr	r3, [r3, #0]
 80003fc:	430a      	orrs	r2, r1
 80003fe:	60da      	str	r2, [r3, #12]

	//Implement the code to configure the number of stop bits inserted during USART frame transmission
	switch(pUSARTHandle->USART_Config.USART_NoOfStopBits)
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	7b1b      	ldrb	r3, [r3, #12]
 8000404:	2b03      	cmp	r3, #3
 8000406:	d82d      	bhi.n	8000464 <USART_Init+0x120>
 8000408:	a201      	add	r2, pc, #4	; (adr r2, 8000410 <USART_Init+0xcc>)
 800040a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800040e:	bf00      	nop
 8000410:	08000421 	.word	0x08000421
 8000414:	0800042f 	.word	0x0800042f
 8000418:	08000441 	.word	0x08000441
 800041c:	08000453 	.word	0x08000453
	{
	case USART_STOPBITS_1:
	{
		pUSARTHandle->pUSARTx->CR2 |=0<< USART_CR2_STOP;
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	681a      	ldr	r2, [r3, #0]
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	6912      	ldr	r2, [r2, #16]
 800042a:	611a      	str	r2, [r3, #16]
		break;
 800042c:	e01b      	b.n	8000466 <USART_Init+0x122>
	}
	case USART_STOPBITS_0_5:
	{
		pUSARTHandle->pUSARTx->CR2 |=1<< USART_CR2_STOP;
 800042e:	687b      	ldr	r3, [r7, #4]
 8000430:	681b      	ldr	r3, [r3, #0]
 8000432:	691a      	ldr	r2, [r3, #16]
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	681b      	ldr	r3, [r3, #0]
 8000438:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800043c:	611a      	str	r2, [r3, #16]
		break;
 800043e:	e012      	b.n	8000466 <USART_Init+0x122>
	}
	case USART_STOPBITS_2:
	{
		pUSARTHandle->pUSARTx->CR2 |=2<< USART_CR2_STOP;
 8000440:	687b      	ldr	r3, [r7, #4]
 8000442:	681b      	ldr	r3, [r3, #0]
 8000444:	691a      	ldr	r2, [r3, #16]
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	681b      	ldr	r3, [r3, #0]
 800044a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800044e:	611a      	str	r2, [r3, #16]
		break;
 8000450:	e009      	b.n	8000466 <USART_Init+0x122>
	}
	case USART_STOPBITS_1_5:
	{
		pUSARTHandle->pUSARTx->CR2 |=3<< USART_CR2_STOP;
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	681b      	ldr	r3, [r3, #0]
 8000456:	691a      	ldr	r2, [r3, #16]
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	681b      	ldr	r3, [r3, #0]
 800045c:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 8000460:	611a      	str	r2, [r3, #16]
		break;
 8000462:	e000      	b.n	8000466 <USART_Init+0x122>
	}
	default:
	{
		break;
 8000464:	bf00      	nop
	}
	}


	//Configuration of USART hardware flow control
	switch(pUSARTHandle->USART_Config.USART_HWFlowControl)
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	7bdb      	ldrb	r3, [r3, #15]
 800046a:	2b03      	cmp	r3, #3
 800046c:	d018      	beq.n	80004a0 <USART_Init+0x15c>
 800046e:	2b03      	cmp	r3, #3
 8000470:	dc1f      	bgt.n	80004b2 <USART_Init+0x16e>
 8000472:	2b01      	cmp	r3, #1
 8000474:	d002      	beq.n	800047c <USART_Init+0x138>
 8000476:	2b02      	cmp	r3, #2
 8000478:	d009      	beq.n	800048e <USART_Init+0x14a>
			pUSARTHandle->pUSARTx->CR3 |=( 1 << USART_CR3_CTSE)|( 1 << USART_CR3_RTSE);
			break;
		}
		default:
		{
			break;
 800047a:	e01a      	b.n	80004b2 <USART_Init+0x16e>
			pUSARTHandle->pUSARTx->CR3 |= ( 1 << USART_CR3_CTSE);
 800047c:	687b      	ldr	r3, [r7, #4]
 800047e:	681b      	ldr	r3, [r3, #0]
 8000480:	695a      	ldr	r2, [r3, #20]
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	681b      	ldr	r3, [r3, #0]
 8000486:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800048a:	615a      	str	r2, [r3, #20]
			break;
 800048c:	e012      	b.n	80004b4 <USART_Init+0x170>
			pUSARTHandle->pUSARTx->CR3 |=( 1 << USART_CR3_RTSE);
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	681b      	ldr	r3, [r3, #0]
 8000492:	695a      	ldr	r2, [r3, #20]
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	681b      	ldr	r3, [r3, #0]
 8000498:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800049c:	615a      	str	r2, [r3, #20]
			break;
 800049e:	e009      	b.n	80004b4 <USART_Init+0x170>
			pUSARTHandle->pUSARTx->CR3 |=( 1 << USART_CR3_CTSE)|( 1 << USART_CR3_RTSE);
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	681b      	ldr	r3, [r3, #0]
 80004a4:	695a      	ldr	r2, [r3, #20]
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	681b      	ldr	r3, [r3, #0]
 80004aa:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 80004ae:	615a      	str	r2, [r3, #20]
			break;
 80004b0:	e000      	b.n	80004b4 <USART_Init+0x170>
			break;
 80004b2:	bf00      	nop
	/******************************** Configuration of BRR(Baudrate register)******************************************/

		//Implement the code to configure the baud rate
		//We will cover this in the lecture. No action required here
	//	USART_SetBaudRate(pUSARTHandle->pUSARTx,pUSARTHandle->USART_Config.USART_Baud);
}
 80004b4:	bf00      	nop
 80004b6:	3708      	adds	r7, #8
 80004b8:	46bd      	mov	sp, r7
 80004ba:	bd80      	pop	{r7, pc}

080004bc <USART_PeripheralControl>:
 *
 * @Note              -

 */
void USART_PeripheralControl(USART_RegDef_t *pUSARTx, uint8_t Cmd)
{
 80004bc:	b480      	push	{r7}
 80004be:	b083      	sub	sp, #12
 80004c0:	af00      	add	r7, sp, #0
 80004c2:	6078      	str	r0, [r7, #4]
 80004c4:	460b      	mov	r3, r1
 80004c6:	70fb      	strb	r3, [r7, #3]
	if(Cmd == ENABLE)
 80004c8:	78fb      	ldrb	r3, [r7, #3]
 80004ca:	2b01      	cmp	r3, #1
 80004cc:	d106      	bne.n	80004dc <USART_PeripheralControl+0x20>
	{
		pUSARTx->CR1 |= (1 << 13);
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	68db      	ldr	r3, [r3, #12]
 80004d2:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	60da      	str	r2, [r3, #12]
	}else
	{
		pUSARTx->CR1 &= ~(1 << 13);
	}

}
 80004da:	e005      	b.n	80004e8 <USART_PeripheralControl+0x2c>
		pUSARTx->CR1 &= ~(1 << 13);
 80004dc:	687b      	ldr	r3, [r7, #4]
 80004de:	68db      	ldr	r3, [r3, #12]
 80004e0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	60da      	str	r2, [r3, #12]
}
 80004e8:	bf00      	nop
 80004ea:	370c      	adds	r7, #12
 80004ec:	46bd      	mov	sp, r7
 80004ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f2:	4770      	bx	lr

080004f4 <USART_GetFlagStatus>:
 *
 * @Note              -

 */
uint8_t USART_GetFlagStatus(USART_RegDef_t *pUSARTx, uint8_t StatusFlagName)
{
 80004f4:	b480      	push	{r7}
 80004f6:	b083      	sub	sp, #12
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	6078      	str	r0, [r7, #4]
 80004fc:	460b      	mov	r3, r1
 80004fe:	70fb      	strb	r3, [r7, #3]
    if(pUSARTx->SR & StatusFlagName)
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	681a      	ldr	r2, [r3, #0]
 8000504:	78fb      	ldrb	r3, [r7, #3]
 8000506:	4013      	ands	r3, r2
 8000508:	2b00      	cmp	r3, #0
 800050a:	d001      	beq.n	8000510 <USART_GetFlagStatus+0x1c>
    {
    	return SET;
 800050c:	2301      	movs	r3, #1
 800050e:	e000      	b.n	8000512 <USART_GetFlagStatus+0x1e>
    }

   return RESET;
 8000510:	2300      	movs	r3, #0
}
 8000512:	4618      	mov	r0, r3
 8000514:	370c      	adds	r7, #12
 8000516:	46bd      	mov	sp, r7
 8000518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800051c:	4770      	bx	lr

0800051e <USART_ReceiveData>:
 * @Note              -

 */

void USART_ReceiveData(USART_Handle_t *pUSARTHandle, uint8_t *pRxBuffer, uint32_t Len)
{
 800051e:	b580      	push	{r7, lr}
 8000520:	b086      	sub	sp, #24
 8000522:	af00      	add	r7, sp, #0
 8000524:	60f8      	str	r0, [r7, #12]
 8000526:	60b9      	str	r1, [r7, #8]
 8000528:	607a      	str	r2, [r7, #4]
	//Loop over until "Len" number of bytes are transferred
		for(uint32_t i = 0 ; i < Len; i++)
 800052a:	2300      	movs	r3, #0
 800052c:	617b      	str	r3, [r7, #20]
 800052e:	e045      	b.n	80005bc <USART_ReceiveData+0x9e>
		{
			//Implement the code to wait until RXNE flag is set in the SR
			while(! USART_GetFlagStatus(pUSARTHandle->pUSARTx,USART_FLAG_RXNE));
 8000530:	bf00      	nop
 8000532:	68fb      	ldr	r3, [r7, #12]
 8000534:	681b      	ldr	r3, [r3, #0]
 8000536:	2120      	movs	r1, #32
 8000538:	4618      	mov	r0, r3
 800053a:	f7ff ffdb 	bl	80004f4 <USART_GetFlagStatus>
 800053e:	4603      	mov	r3, r0
 8000540:	2b00      	cmp	r3, #0
 8000542:	d0f6      	beq.n	8000532 <USART_ReceiveData+0x14>

			//Check the USART_WordLength to decide whether we are going to receive 9bit of data in a frame or 8 bit
			if(pUSARTHandle->USART_Config.USART_WordLength == USART_WORDLEN_9BITS)
 8000544:	68fb      	ldr	r3, [r7, #12]
 8000546:	7b5b      	ldrb	r3, [r3, #13]
 8000548:	2b01      	cmp	r3, #1
 800054a:	d11d      	bne.n	8000588 <USART_ReceiveData+0x6a>
			{
				//We are going to receive 9bit data in a frame

				//Now, check are we using USART_ParityControl control or not
				if(pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_DISABLE)
 800054c:	68fb      	ldr	r3, [r7, #12]
 800054e:	7b9b      	ldrb	r3, [r3, #14]
 8000550:	2b00      	cmp	r3, #0
 8000552:	d10f      	bne.n	8000574 <USART_ReceiveData+0x56>
				{
					//No parity is used , so all 9bits will be of user data

					//read only first 9 bits so mask the DR with 0x01FF
					*((uint16_t*) pRxBuffer) = (pUSARTHandle->pUSARTx->DR  & (uint16_t)0x01FF);
 8000554:	68fb      	ldr	r3, [r7, #12]
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	685b      	ldr	r3, [r3, #4]
 800055a:	b29b      	uxth	r3, r3
 800055c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000560:	b29a      	uxth	r2, r3
 8000562:	68bb      	ldr	r3, [r7, #8]
 8000564:	801a      	strh	r2, [r3, #0]

					//Now increment the pRxBuffer two times
					pRxBuffer++;
 8000566:	68bb      	ldr	r3, [r7, #8]
 8000568:	3301      	adds	r3, #1
 800056a:	60bb      	str	r3, [r7, #8]
					pRxBuffer++;
 800056c:	68bb      	ldr	r3, [r7, #8]
 800056e:	3301      	adds	r3, #1
 8000570:	60bb      	str	r3, [r7, #8]
 8000572:	e020      	b.n	80005b6 <USART_ReceiveData+0x98>
				}
				else
				{
					//Parity is used, so 8bits will be of user data and 1 bit is parity
					 *pRxBuffer = (pUSARTHandle->pUSARTx->DR  & (uint8_t)0xFF);
 8000574:	68fb      	ldr	r3, [r7, #12]
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	685b      	ldr	r3, [r3, #4]
 800057a:	b2da      	uxtb	r2, r3
 800057c:	68bb      	ldr	r3, [r7, #8]
 800057e:	701a      	strb	r2, [r3, #0]
					 pRxBuffer++;
 8000580:	68bb      	ldr	r3, [r7, #8]
 8000582:	3301      	adds	r3, #1
 8000584:	60bb      	str	r3, [r7, #8]
 8000586:	e016      	b.n	80005b6 <USART_ReceiveData+0x98>
			else
			{
				//We are going to receive 8bit data in a frame

				//Now, check are we using USART_ParityControl control or not
				if(pUSARTHandle->USART_Config.USART_ParityControl == USART_PARITY_DISABLE)
 8000588:	68fb      	ldr	r3, [r7, #12]
 800058a:	7b9b      	ldrb	r3, [r3, #14]
 800058c:	2b00      	cmp	r3, #0
 800058e:	d106      	bne.n	800059e <USART_ReceiveData+0x80>
				{
					//No parity is used , so all 8bits will be of user data

					//read 8 bits from DR
					 *pRxBuffer = (uint8_t) (pUSARTHandle->pUSARTx->DR  & (uint8_t)0xFF);
 8000590:	68fb      	ldr	r3, [r7, #12]
 8000592:	681b      	ldr	r3, [r3, #0]
 8000594:	685b      	ldr	r3, [r3, #4]
 8000596:	b2da      	uxtb	r2, r3
 8000598:	68bb      	ldr	r3, [r7, #8]
 800059a:	701a      	strb	r2, [r3, #0]
 800059c:	e008      	b.n	80005b0 <USART_ReceiveData+0x92>
				else
				{
					//Parity is used, so , 7 bits will be of user data and 1 bit is parity

					//read only 7 bits , hence mask the DR with 0X7F
					 *pRxBuffer = (uint8_t) (pUSARTHandle->pUSARTx->DR  & (uint8_t)0x7F);
 800059e:	68fb      	ldr	r3, [r7, #12]
 80005a0:	681b      	ldr	r3, [r3, #0]
 80005a2:	685b      	ldr	r3, [r3, #4]
 80005a4:	b2db      	uxtb	r3, r3
 80005a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80005aa:	b2da      	uxtb	r2, r3
 80005ac:	68bb      	ldr	r3, [r7, #8]
 80005ae:	701a      	strb	r2, [r3, #0]

				}

				//Now , increment the pRxBuffer
				pRxBuffer++;
 80005b0:	68bb      	ldr	r3, [r7, #8]
 80005b2:	3301      	adds	r3, #1
 80005b4:	60bb      	str	r3, [r7, #8]
		for(uint32_t i = 0 ; i < Len; i++)
 80005b6:	697b      	ldr	r3, [r7, #20]
 80005b8:	3301      	adds	r3, #1
 80005ba:	617b      	str	r3, [r7, #20]
 80005bc:	697a      	ldr	r2, [r7, #20]
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	429a      	cmp	r2, r3
 80005c2:	d3b5      	bcc.n	8000530 <USART_ReceiveData+0x12>
			}
		}
}
 80005c4:	bf00      	nop
 80005c6:	bf00      	nop
 80005c8:	3718      	adds	r7, #24
 80005ca:	46bd      	mov	sp, r7
 80005cc:	bd80      	pop	{r7, pc}
	...

080005d0 <systickDelayMs>:
 *      Author: DELL
 */

#include"stm32f446xx_SysTick_driver.h"
void systickDelayMs(int delay)
{
 80005d0:	b480      	push	{r7}
 80005d2:	b085      	sub	sp, #20
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
	/*Reload with number of clocks per millisecond*/
	SysTick->LOAD	= SYSTICK_LOAD_VAL;
 80005d8:	4b11      	ldr	r3, [pc, #68]	; (8000620 <systickDelayMs+0x50>)
 80005da:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 80005de:	605a      	str	r2, [r3, #4]

	/*Clear systick current value register */
	SysTick->VAL = 0;
 80005e0:	4b0f      	ldr	r3, [pc, #60]	; (8000620 <systickDelayMs+0x50>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	609a      	str	r2, [r3, #8]

	/*Enable systick and select internal clk src*/
	SysTick->CTRL = CTRL_ENABLE | CTRL_CLKSRC;
 80005e6:	4b0e      	ldr	r3, [pc, #56]	; (8000620 <systickDelayMs+0x50>)
 80005e8:	2205      	movs	r2, #5
 80005ea:	601a      	str	r2, [r3, #0]
	for(int i=0; i<delay ; i++){
 80005ec:	2300      	movs	r3, #0
 80005ee:	60fb      	str	r3, [r7, #12]
 80005f0:	e009      	b.n	8000606 <systickDelayMs+0x36>

		/*Wait until the COUNTFLAG is set*/
		while((SysTick->CTRL &  CTRL_COUNTFLAG) == 0){}
 80005f2:	bf00      	nop
 80005f4:	4b0a      	ldr	r3, [pc, #40]	; (8000620 <systickDelayMs+0x50>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d0f9      	beq.n	80005f4 <systickDelayMs+0x24>
	for(int i=0; i<delay ; i++){
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	3301      	adds	r3, #1
 8000604:	60fb      	str	r3, [r7, #12]
 8000606:	68fa      	ldr	r2, [r7, #12]
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	429a      	cmp	r2, r3
 800060c:	dbf1      	blt.n	80005f2 <systickDelayMs+0x22>
	}
	SysTick->CTRL = 0;
 800060e:	4b04      	ldr	r3, [pc, #16]	; (8000620 <systickDelayMs+0x50>)
 8000610:	2200      	movs	r2, #0
 8000612:	601a      	str	r2, [r3, #0]
}
 8000614:	bf00      	nop
 8000616:	3714      	adds	r7, #20
 8000618:	46bd      	mov	sp, r7
 800061a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061e:	4770      	bx	lr
 8000620:	e000e010 	.word	0xe000e010

08000624 <GPIO_Init>:
 *
 * @Note              -  none
*/

void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 8000624:	b590      	push	{r4, r7, lr}
 8000626:	b085      	sub	sp, #20
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
	 uint32_t temp=0;
 800062c:	2300      	movs	r3, #0
 800062e:	60fb      	str	r3, [r7, #12]
	 GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	2101      	movs	r1, #1
 8000636:	4618      	mov	r0, r3
 8000638:	f000 f9d2 	bl	80009e0 <GPIO_PeriClockControl>

	//Pin Configuration
	switch (pGPIOHandle->GPIO_PinConfig.GPIO_PinMode) {
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	795b      	ldrb	r3, [r3, #5]
 8000640:	2b06      	cmp	r3, #6
 8000642:	f200 80d0 	bhi.w	80007e6 <GPIO_Init+0x1c2>
 8000646:	a201      	add	r2, pc, #4	; (adr r2, 800064c <GPIO_Init+0x28>)
 8000648:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800064c:	080006e1 	.word	0x080006e1
 8000650:	0800071f 	.word	0x0800071f
 8000654:	080006a5 	.word	0x080006a5
 8000658:	08000669 	.word	0x08000669
 800065c:	0800075b 	.word	0x0800075b
 8000660:	0800078b 	.word	0x0800078b
 8000664:	080007bb 	.word	0x080007bb
	case GPIO_MODE_ANALOG: {
		pGPIOHandle->pGPIOx->MODER &= ~(0x3<< (2 * (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber))); // Clearing the position
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	681a      	ldr	r2, [r3, #0]
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	791b      	ldrb	r3, [r3, #4]
 8000672:	005b      	lsls	r3, r3, #1
 8000674:	2103      	movs	r1, #3
 8000676:	fa01 f303 	lsl.w	r3, r1, r3
 800067a:	43db      	mvns	r3, r3
 800067c:	4619      	mov	r1, r3
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	400a      	ands	r2, r1
 8000684:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= (0x3<< (2 * (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 8000686:	687b      	ldr	r3, [r7, #4]
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	681a      	ldr	r2, [r3, #0]
 800068c:	687b      	ldr	r3, [r7, #4]
 800068e:	791b      	ldrb	r3, [r3, #4]
 8000690:	005b      	lsls	r3, r3, #1
 8000692:	2103      	movs	r1, #3
 8000694:	fa01 f303 	lsl.w	r3, r1, r3
 8000698:	4619      	mov	r1, r3
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	430a      	orrs	r2, r1
 80006a0:	601a      	str	r2, [r3, #0]
		break;
 80006a2:	e0a1      	b.n	80007e8 <GPIO_Init+0x1c4>
	}
	case GPIO_MODE_ALTFN: {
		pGPIOHandle->pGPIOx->MODER &= ~(0x3<< (2 * (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber))); // Clearing the position
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	681a      	ldr	r2, [r3, #0]
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	791b      	ldrb	r3, [r3, #4]
 80006ae:	005b      	lsls	r3, r3, #1
 80006b0:	2103      	movs	r1, #3
 80006b2:	fa01 f303 	lsl.w	r3, r1, r3
 80006b6:	43db      	mvns	r3, r3
 80006b8:	4619      	mov	r1, r3
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	400a      	ands	r2, r1
 80006c0:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= (0x2<< (2 * (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	681b      	ldr	r3, [r3, #0]
 80006c6:	681a      	ldr	r2, [r3, #0]
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	791b      	ldrb	r3, [r3, #4]
 80006cc:	005b      	lsls	r3, r3, #1
 80006ce:	2102      	movs	r1, #2
 80006d0:	fa01 f303 	lsl.w	r3, r1, r3
 80006d4:	4619      	mov	r1, r3
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	681b      	ldr	r3, [r3, #0]
 80006da:	430a      	orrs	r2, r1
 80006dc:	601a      	str	r2, [r3, #0]
		break;
 80006de:	e083      	b.n	80007e8 <GPIO_Init+0x1c4>
	}
	case GPIO_MODE_IN:
	{
		pGPIOHandle->pGPIOx->MODER &= ~(0x3<< (2 * (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber))); // Clearing the position
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	681a      	ldr	r2, [r3, #0]
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	791b      	ldrb	r3, [r3, #4]
 80006ea:	005b      	lsls	r3, r3, #1
 80006ec:	2103      	movs	r1, #3
 80006ee:	fa01 f303 	lsl.w	r3, r1, r3
 80006f2:	43db      	mvns	r3, r3
 80006f4:	4619      	mov	r1, r3
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	400a      	ands	r2, r1
 80006fc:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER &= ~(0x1<< (2 * (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	681a      	ldr	r2, [r3, #0]
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	791b      	ldrb	r3, [r3, #4]
 8000708:	005b      	lsls	r3, r3, #1
 800070a:	2101      	movs	r1, #1
 800070c:	fa01 f303 	lsl.w	r3, r1, r3
 8000710:	43db      	mvns	r3, r3
 8000712:	4619      	mov	r1, r3
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	681b      	ldr	r3, [r3, #0]
 8000718:	400a      	ands	r2, r1
 800071a:	601a      	str	r2, [r3, #0]
		break;
 800071c:	e064      	b.n	80007e8 <GPIO_Init+0x1c4>
	}
	case GPIO_MODE_OUT:
	{
		pGPIOHandle->pGPIOx->MODER &= ~(0x3<< (2 * (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber))); // Clearing the position
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	681a      	ldr	r2, [r3, #0]
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	791b      	ldrb	r3, [r3, #4]
 8000728:	005b      	lsls	r3, r3, #1
 800072a:	2103      	movs	r1, #3
 800072c:	fa01 f303 	lsl.w	r3, r1, r3
 8000730:	43db      	mvns	r3, r3
 8000732:	4619      	mov	r1, r3
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	400a      	ands	r2, r1
 800073a:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= (0x1<< (2 * (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 800073c:	687b      	ldr	r3, [r7, #4]
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	681a      	ldr	r2, [r3, #0]
 8000742:	687b      	ldr	r3, [r7, #4]
 8000744:	791b      	ldrb	r3, [r3, #4]
 8000746:	005b      	lsls	r3, r3, #1
 8000748:	2101      	movs	r1, #1
 800074a:	fa01 f303 	lsl.w	r3, r1, r3
 800074e:	4619      	mov	r1, r3
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	430a      	orrs	r2, r1
 8000756:	601a      	str	r2, [r3, #0]
		break;
 8000758:	e046      	b.n	80007e8 <GPIO_Init+0x1c4>
	}
	case GPIO_MODE_IT_FT:
	{
		EXTI->FTSR|=(0x1<< ((pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 800075a:	4b95      	ldr	r3, [pc, #596]	; (80009b0 <GPIO_Init+0x38c>)
 800075c:	68db      	ldr	r3, [r3, #12]
 800075e:	687a      	ldr	r2, [r7, #4]
 8000760:	7912      	ldrb	r2, [r2, #4]
 8000762:	4611      	mov	r1, r2
 8000764:	2201      	movs	r2, #1
 8000766:	408a      	lsls	r2, r1
 8000768:	4611      	mov	r1, r2
 800076a:	4a91      	ldr	r2, [pc, #580]	; (80009b0 <GPIO_Init+0x38c>)
 800076c:	430b      	orrs	r3, r1
 800076e:	60d3      	str	r3, [r2, #12]
		EXTI->RTSR&=~(0x1<< ((pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));//Clearing Rising Intrupt line
 8000770:	4b8f      	ldr	r3, [pc, #572]	; (80009b0 <GPIO_Init+0x38c>)
 8000772:	689b      	ldr	r3, [r3, #8]
 8000774:	687a      	ldr	r2, [r7, #4]
 8000776:	7912      	ldrb	r2, [r2, #4]
 8000778:	4611      	mov	r1, r2
 800077a:	2201      	movs	r2, #1
 800077c:	408a      	lsls	r2, r1
 800077e:	43d2      	mvns	r2, r2
 8000780:	4611      	mov	r1, r2
 8000782:	4a8b      	ldr	r2, [pc, #556]	; (80009b0 <GPIO_Init+0x38c>)
 8000784:	400b      	ands	r3, r1
 8000786:	6093      	str	r3, [r2, #8]
		break;
 8000788:	e02e      	b.n	80007e8 <GPIO_Init+0x1c4>
	}
	case GPIO_MODE_IT_RT:
	{
		EXTI->RTSR|=(0x1<< ((pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 800078a:	4b89      	ldr	r3, [pc, #548]	; (80009b0 <GPIO_Init+0x38c>)
 800078c:	689b      	ldr	r3, [r3, #8]
 800078e:	687a      	ldr	r2, [r7, #4]
 8000790:	7912      	ldrb	r2, [r2, #4]
 8000792:	4611      	mov	r1, r2
 8000794:	2201      	movs	r2, #1
 8000796:	408a      	lsls	r2, r1
 8000798:	4611      	mov	r1, r2
 800079a:	4a85      	ldr	r2, [pc, #532]	; (80009b0 <GPIO_Init+0x38c>)
 800079c:	430b      	orrs	r3, r1
 800079e:	6093      	str	r3, [r2, #8]
		EXTI->FTSR&=~(0x01<< ((pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));// Clearing the falling intrupt line
 80007a0:	4b83      	ldr	r3, [pc, #524]	; (80009b0 <GPIO_Init+0x38c>)
 80007a2:	68db      	ldr	r3, [r3, #12]
 80007a4:	687a      	ldr	r2, [r7, #4]
 80007a6:	7912      	ldrb	r2, [r2, #4]
 80007a8:	4611      	mov	r1, r2
 80007aa:	2201      	movs	r2, #1
 80007ac:	408a      	lsls	r2, r1
 80007ae:	43d2      	mvns	r2, r2
 80007b0:	4611      	mov	r1, r2
 80007b2:	4a7f      	ldr	r2, [pc, #508]	; (80009b0 <GPIO_Init+0x38c>)
 80007b4:	400b      	ands	r3, r1
 80007b6:	60d3      	str	r3, [r2, #12]
		break;
 80007b8:	e016      	b.n	80007e8 <GPIO_Init+0x1c4>
	}
	case GPIO_MODE_IT_RFT:
	{
		EXTI->RTSR|=(0x1<< ((pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 80007ba:	4b7d      	ldr	r3, [pc, #500]	; (80009b0 <GPIO_Init+0x38c>)
 80007bc:	689b      	ldr	r3, [r3, #8]
 80007be:	687a      	ldr	r2, [r7, #4]
 80007c0:	7912      	ldrb	r2, [r2, #4]
 80007c2:	4611      	mov	r1, r2
 80007c4:	2201      	movs	r2, #1
 80007c6:	408a      	lsls	r2, r1
 80007c8:	4611      	mov	r1, r2
 80007ca:	4a79      	ldr	r2, [pc, #484]	; (80009b0 <GPIO_Init+0x38c>)
 80007cc:	430b      	orrs	r3, r1
 80007ce:	6093      	str	r3, [r2, #8]
		EXTI->FTSR|=(0x1<< ((pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));// Clearing the falling intrupt line
 80007d0:	4b77      	ldr	r3, [pc, #476]	; (80009b0 <GPIO_Init+0x38c>)
 80007d2:	68db      	ldr	r3, [r3, #12]
 80007d4:	687a      	ldr	r2, [r7, #4]
 80007d6:	7912      	ldrb	r2, [r2, #4]
 80007d8:	4611      	mov	r1, r2
 80007da:	2201      	movs	r2, #1
 80007dc:	408a      	lsls	r2, r1
 80007de:	4611      	mov	r1, r2
 80007e0:	4a73      	ldr	r2, [pc, #460]	; (80009b0 <GPIO_Init+0x38c>)
 80007e2:	430b      	orrs	r3, r1
 80007e4:	60d3      	str	r3, [r2, #12]
	}
	default: {
		break;
 80007e6:	bf00      	nop
	}

	}
	//2. configure the speed

	temp = (pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	799b      	ldrb	r3, [r3, #6]
 80007ec:	461a      	mov	r2, r3
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	791b      	ldrb	r3, [r3, #4]
 80007f2:	005b      	lsls	r3, r3, #1
 80007f4:	fa02 f303 	lsl.w	r3, r2, r3
 80007f8:	60fb      	str	r3, [r7, #12]
	(pGPIOHandle->pGPIOx->OSPEEDR) &= ~( 0x3 << ( 2 * pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)); //clearing
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	681b      	ldr	r3, [r3, #0]
 80007fe:	689a      	ldr	r2, [r3, #8]
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	791b      	ldrb	r3, [r3, #4]
 8000804:	005b      	lsls	r3, r3, #1
 8000806:	2103      	movs	r1, #3
 8000808:	fa01 f303 	lsl.w	r3, r1, r3
 800080c:	43db      	mvns	r3, r3
 800080e:	4619      	mov	r1, r3
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	400a      	ands	r2, r1
 8000816:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	6899      	ldr	r1, [r3, #8]
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	681b      	ldr	r3, [r3, #0]
 8000822:	68fa      	ldr	r2, [r7, #12]
 8000824:	430a      	orrs	r2, r1
 8000826:	609a      	str	r2, [r3, #8]

	//Pull Push Configuration
	temp=0;
 8000828:	2300      	movs	r3, #0
 800082a:	60fb      	str	r3, [r7, #12]
	temp=(pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl<<(2*(pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	79db      	ldrb	r3, [r3, #7]
 8000830:	461a      	mov	r2, r3
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	791b      	ldrb	r3, [r3, #4]
 8000836:	005b      	lsls	r3, r3, #1
 8000838:	fa02 f303 	lsl.w	r3, r2, r3
 800083c:	60fb      	str	r3, [r7, #12]
	pGPIOHandle->pGPIOx->PUPDR|= ~(0x3<< (2 * (pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber)));
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	68da      	ldr	r2, [r3, #12]
 8000844:	687b      	ldr	r3, [r7, #4]
 8000846:	791b      	ldrb	r3, [r3, #4]
 8000848:	005b      	lsls	r3, r3, #1
 800084a:	2103      	movs	r1, #3
 800084c:	fa01 f303 	lsl.w	r3, r1, r3
 8000850:	43db      	mvns	r3, r3
 8000852:	4619      	mov	r1, r3
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	681b      	ldr	r3, [r3, #0]
 8000858:	430a      	orrs	r2, r1
 800085a:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR|=temp;
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	68d9      	ldr	r1, [r3, #12]
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	681b      	ldr	r3, [r3, #0]
 8000866:	68fa      	ldr	r2, [r7, #12]
 8000868:	430a      	orrs	r2, r1
 800086a:	60da      	str	r2, [r3, #12]
//	pGPIOHandle->pGPIOx->OTYPER|=temp;
//
	//Alternative Functionality Mode
//	if(pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode==GPIO_MODE_ALTFN)
//	{
		pGPIOHandle->pGPIOx->AFR[pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber/8]&=~(0xF<<(4*(pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber %8)));
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	687a      	ldr	r2, [r7, #4]
 8000872:	7912      	ldrb	r2, [r2, #4]
 8000874:	08d2      	lsrs	r2, r2, #3
 8000876:	b2d0      	uxtb	r0, r2
 8000878:	4602      	mov	r2, r0
 800087a:	3208      	adds	r2, #8
 800087c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	791b      	ldrb	r3, [r3, #4]
 8000884:	f003 0307 	and.w	r3, r3, #7
 8000888:	009b      	lsls	r3, r3, #2
 800088a:	210f      	movs	r1, #15
 800088c:	fa01 f303 	lsl.w	r3, r1, r3
 8000890:	43db      	mvns	r3, r3
 8000892:	4619      	mov	r1, r3
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	4011      	ands	r1, r2
 800089a:	f100 0208 	add.w	r2, r0, #8
 800089e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber/8]|=(pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode)<<(4*(pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber %8));
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	687a      	ldr	r2, [r7, #4]
 80008a8:	7912      	ldrb	r2, [r2, #4]
 80008aa:	08d2      	lsrs	r2, r2, #3
 80008ac:	b2d1      	uxtb	r1, r2
 80008ae:	460a      	mov	r2, r1
 80008b0:	3208      	adds	r2, #8
 80008b2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	7a5b      	ldrb	r3, [r3, #9]
 80008ba:	4618      	mov	r0, r3
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	791b      	ldrb	r3, [r3, #4]
 80008c0:	f003 0307 	and.w	r3, r3, #7
 80008c4:	009b      	lsls	r3, r3, #2
 80008c6:	fa00 f303 	lsl.w	r3, r0, r3
 80008ca:	461c      	mov	r4, r3
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	4608      	mov	r0, r1
 80008d2:	ea42 0104 	orr.w	r1, r2, r4
 80008d6:	f100 0208 	add.w	r2, r0, #8
 80008da:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
//	}
	//2. configure the GPIO port selection in SYSCFG_EXTICR
	uint8_t temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4 ;
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	791b      	ldrb	r3, [r3, #4]
 80008e2:	089b      	lsrs	r3, r3, #2
 80008e4:	72fb      	strb	r3, [r7, #11]
	uint8_t temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	791b      	ldrb	r3, [r3, #4]
 80008ea:	f003 0303 	and.w	r3, r3, #3
 80008ee:	72bb      	strb	r3, [r7, #10]
	uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	4a2f      	ldr	r2, [pc, #188]	; (80009b4 <GPIO_Init+0x390>)
 80008f6:	4293      	cmp	r3, r2
 80008f8:	d039      	beq.n	800096e <GPIO_Init+0x34a>
 80008fa:	687b      	ldr	r3, [r7, #4]
 80008fc:	681b      	ldr	r3, [r3, #0]
 80008fe:	4a2e      	ldr	r2, [pc, #184]	; (80009b8 <GPIO_Init+0x394>)
 8000900:	4293      	cmp	r3, r2
 8000902:	d032      	beq.n	800096a <GPIO_Init+0x346>
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	4a2c      	ldr	r2, [pc, #176]	; (80009bc <GPIO_Init+0x398>)
 800090a:	4293      	cmp	r3, r2
 800090c:	d02b      	beq.n	8000966 <GPIO_Init+0x342>
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	4a2b      	ldr	r2, [pc, #172]	; (80009c0 <GPIO_Init+0x39c>)
 8000914:	4293      	cmp	r3, r2
 8000916:	d024      	beq.n	8000962 <GPIO_Init+0x33e>
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	4a29      	ldr	r2, [pc, #164]	; (80009c4 <GPIO_Init+0x3a0>)
 800091e:	4293      	cmp	r3, r2
 8000920:	d01d      	beq.n	800095e <GPIO_Init+0x33a>
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	4a28      	ldr	r2, [pc, #160]	; (80009c8 <GPIO_Init+0x3a4>)
 8000928:	4293      	cmp	r3, r2
 800092a:	d016      	beq.n	800095a <GPIO_Init+0x336>
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	4a26      	ldr	r2, [pc, #152]	; (80009cc <GPIO_Init+0x3a8>)
 8000932:	4293      	cmp	r3, r2
 8000934:	d00f      	beq.n	8000956 <GPIO_Init+0x332>
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	4a25      	ldr	r2, [pc, #148]	; (80009d0 <GPIO_Init+0x3ac>)
 800093c:	4293      	cmp	r3, r2
 800093e:	d008      	beq.n	8000952 <GPIO_Init+0x32e>
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	4a23      	ldr	r2, [pc, #140]	; (80009d4 <GPIO_Init+0x3b0>)
 8000946:	4293      	cmp	r3, r2
 8000948:	d101      	bne.n	800094e <GPIO_Init+0x32a>
 800094a:	2308      	movs	r3, #8
 800094c:	e010      	b.n	8000970 <GPIO_Init+0x34c>
 800094e:	2300      	movs	r3, #0
 8000950:	e00e      	b.n	8000970 <GPIO_Init+0x34c>
 8000952:	2307      	movs	r3, #7
 8000954:	e00c      	b.n	8000970 <GPIO_Init+0x34c>
 8000956:	2306      	movs	r3, #6
 8000958:	e00a      	b.n	8000970 <GPIO_Init+0x34c>
 800095a:	2305      	movs	r3, #5
 800095c:	e008      	b.n	8000970 <GPIO_Init+0x34c>
 800095e:	2304      	movs	r3, #4
 8000960:	e006      	b.n	8000970 <GPIO_Init+0x34c>
 8000962:	2303      	movs	r3, #3
 8000964:	e004      	b.n	8000970 <GPIO_Init+0x34c>
 8000966:	2302      	movs	r3, #2
 8000968:	e002      	b.n	8000970 <GPIO_Init+0x34c>
 800096a:	2301      	movs	r3, #1
 800096c:	e000      	b.n	8000970 <GPIO_Init+0x34c>
 800096e:	2300      	movs	r3, #0
 8000970:	727b      	strb	r3, [r7, #9]
	SYSCFG_PCLK_EN();
 8000972:	4b19      	ldr	r3, [pc, #100]	; (80009d8 <GPIO_Init+0x3b4>)
 8000974:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000976:	4a18      	ldr	r2, [pc, #96]	; (80009d8 <GPIO_Init+0x3b4>)
 8000978:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800097c:	6453      	str	r3, [r2, #68]	; 0x44
	SYSCFG->EXTICR[temp1] = portcode << ( temp2 * 4);
 800097e:	7a7a      	ldrb	r2, [r7, #9]
 8000980:	7abb      	ldrb	r3, [r7, #10]
 8000982:	009b      	lsls	r3, r3, #2
 8000984:	fa02 f103 	lsl.w	r1, r2, r3
 8000988:	4a14      	ldr	r2, [pc, #80]	; (80009dc <GPIO_Init+0x3b8>)
 800098a:	7afb      	ldrb	r3, [r7, #11]
 800098c:	3302      	adds	r3, #2
 800098e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

	//3 . enable the exti interrupt delivery using IMR
	EXTI->IMR |= 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber;
 8000992:	4b07      	ldr	r3, [pc, #28]	; (80009b0 <GPIO_Init+0x38c>)
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	687a      	ldr	r2, [r7, #4]
 8000998:	7912      	ldrb	r2, [r2, #4]
 800099a:	4611      	mov	r1, r2
 800099c:	2201      	movs	r2, #1
 800099e:	408a      	lsls	r2, r1
 80009a0:	4611      	mov	r1, r2
 80009a2:	4a03      	ldr	r2, [pc, #12]	; (80009b0 <GPIO_Init+0x38c>)
 80009a4:	430b      	orrs	r3, r1
 80009a6:	6013      	str	r3, [r2, #0]
}
 80009a8:	bf00      	nop
 80009aa:	3714      	adds	r7, #20
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bd90      	pop	{r4, r7, pc}
 80009b0:	40013c00 	.word	0x40013c00
 80009b4:	40020000 	.word	0x40020000
 80009b8:	40020400 	.word	0x40020400
 80009bc:	40020800 	.word	0x40020800
 80009c0:	40020c00 	.word	0x40020c00
 80009c4:	40021000 	.word	0x40021000
 80009c8:	40021400 	.word	0x40021400
 80009cc:	40021800 	.word	0x40021800
 80009d0:	40021c00 	.word	0x40021c00
 80009d4:	40022000 	.word	0x40022000
 80009d8:	40023800 	.word	0x40023800
 80009dc:	40013800 	.word	0x40013800

080009e0 <GPIO_PeriClockControl>:
 *
 * @Note              -  none

 */
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 80009e0:	b480      	push	{r7}
 80009e2:	b083      	sub	sp, #12
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
 80009e8:	460b      	mov	r3, r1
 80009ea:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 80009ec:	78fb      	ldrb	r3, [r7, #3]
 80009ee:	2b01      	cmp	r3, #1
 80009f0:	d162      	bne.n	8000ab8 <GPIO_PeriClockControl+0xd8>
	{
		if (pGPIOx == GPIOA) {
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	4a64      	ldr	r2, [pc, #400]	; (8000b88 <GPIO_PeriClockControl+0x1a8>)
 80009f6:	4293      	cmp	r3, r2
 80009f8:	d106      	bne.n	8000a08 <GPIO_PeriClockControl+0x28>
			GPIOA_PCLK_EN();
 80009fa:	4b64      	ldr	r3, [pc, #400]	; (8000b8c <GPIO_PeriClockControl+0x1ac>)
 80009fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009fe:	4a63      	ldr	r2, [pc, #396]	; (8000b8c <GPIO_PeriClockControl+0x1ac>)
 8000a00:	f043 0301 	orr.w	r3, r3, #1
 8000a04:	6313      	str	r3, [r2, #48]	; 0x30
		} else if (pGPIOx == GPIOI) {
			GPIOI_PCLK_DI();
		}
	}

}
 8000a06:	e0b9      	b.n	8000b7c <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOB) {
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	4a61      	ldr	r2, [pc, #388]	; (8000b90 <GPIO_PeriClockControl+0x1b0>)
 8000a0c:	4293      	cmp	r3, r2
 8000a0e:	d106      	bne.n	8000a1e <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000a10:	4b5e      	ldr	r3, [pc, #376]	; (8000b8c <GPIO_PeriClockControl+0x1ac>)
 8000a12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a14:	4a5d      	ldr	r2, [pc, #372]	; (8000b8c <GPIO_PeriClockControl+0x1ac>)
 8000a16:	f043 0302 	orr.w	r3, r3, #2
 8000a1a:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000a1c:	e0ae      	b.n	8000b7c <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOC) {
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	4a5c      	ldr	r2, [pc, #368]	; (8000b94 <GPIO_PeriClockControl+0x1b4>)
 8000a22:	4293      	cmp	r3, r2
 8000a24:	d106      	bne.n	8000a34 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 8000a26:	4b59      	ldr	r3, [pc, #356]	; (8000b8c <GPIO_PeriClockControl+0x1ac>)
 8000a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a2a:	4a58      	ldr	r2, [pc, #352]	; (8000b8c <GPIO_PeriClockControl+0x1ac>)
 8000a2c:	f043 0304 	orr.w	r3, r3, #4
 8000a30:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000a32:	e0a3      	b.n	8000b7c <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOD) {
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	4a58      	ldr	r2, [pc, #352]	; (8000b98 <GPIO_PeriClockControl+0x1b8>)
 8000a38:	4293      	cmp	r3, r2
 8000a3a:	d106      	bne.n	8000a4a <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000a3c:	4b53      	ldr	r3, [pc, #332]	; (8000b8c <GPIO_PeriClockControl+0x1ac>)
 8000a3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a40:	4a52      	ldr	r2, [pc, #328]	; (8000b8c <GPIO_PeriClockControl+0x1ac>)
 8000a42:	f043 0308 	orr.w	r3, r3, #8
 8000a46:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000a48:	e098      	b.n	8000b7c <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOE) {
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	4a53      	ldr	r2, [pc, #332]	; (8000b9c <GPIO_PeriClockControl+0x1bc>)
 8000a4e:	4293      	cmp	r3, r2
 8000a50:	d106      	bne.n	8000a60 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 8000a52:	4b4e      	ldr	r3, [pc, #312]	; (8000b8c <GPIO_PeriClockControl+0x1ac>)
 8000a54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a56:	4a4d      	ldr	r2, [pc, #308]	; (8000b8c <GPIO_PeriClockControl+0x1ac>)
 8000a58:	f043 0310 	orr.w	r3, r3, #16
 8000a5c:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000a5e:	e08d      	b.n	8000b7c <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOF) {
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	4a4f      	ldr	r2, [pc, #316]	; (8000ba0 <GPIO_PeriClockControl+0x1c0>)
 8000a64:	4293      	cmp	r3, r2
 8000a66:	d106      	bne.n	8000a76 <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 8000a68:	4b48      	ldr	r3, [pc, #288]	; (8000b8c <GPIO_PeriClockControl+0x1ac>)
 8000a6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a6c:	4a47      	ldr	r2, [pc, #284]	; (8000b8c <GPIO_PeriClockControl+0x1ac>)
 8000a6e:	f043 0320 	orr.w	r3, r3, #32
 8000a72:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000a74:	e082      	b.n	8000b7c <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOG) {
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	4a4a      	ldr	r2, [pc, #296]	; (8000ba4 <GPIO_PeriClockControl+0x1c4>)
 8000a7a:	4293      	cmp	r3, r2
 8000a7c:	d106      	bne.n	8000a8c <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 8000a7e:	4b43      	ldr	r3, [pc, #268]	; (8000b8c <GPIO_PeriClockControl+0x1ac>)
 8000a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a82:	4a42      	ldr	r2, [pc, #264]	; (8000b8c <GPIO_PeriClockControl+0x1ac>)
 8000a84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000a88:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000a8a:	e077      	b.n	8000b7c <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOH) {
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	4a46      	ldr	r2, [pc, #280]	; (8000ba8 <GPIO_PeriClockControl+0x1c8>)
 8000a90:	4293      	cmp	r3, r2
 8000a92:	d106      	bne.n	8000aa2 <GPIO_PeriClockControl+0xc2>
			GPIOH_PCLK_EN();
 8000a94:	4b3d      	ldr	r3, [pc, #244]	; (8000b8c <GPIO_PeriClockControl+0x1ac>)
 8000a96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a98:	4a3c      	ldr	r2, [pc, #240]	; (8000b8c <GPIO_PeriClockControl+0x1ac>)
 8000a9a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a9e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000aa0:	e06c      	b.n	8000b7c <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOI) {
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	4a41      	ldr	r2, [pc, #260]	; (8000bac <GPIO_PeriClockControl+0x1cc>)
 8000aa6:	4293      	cmp	r3, r2
 8000aa8:	d168      	bne.n	8000b7c <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_EN();
 8000aaa:	4b38      	ldr	r3, [pc, #224]	; (8000b8c <GPIO_PeriClockControl+0x1ac>)
 8000aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aae:	4a37      	ldr	r2, [pc, #220]	; (8000b8c <GPIO_PeriClockControl+0x1ac>)
 8000ab0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ab4:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000ab6:	e061      	b.n	8000b7c <GPIO_PeriClockControl+0x19c>
		if (pGPIOx == GPIOA) {
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	4a33      	ldr	r2, [pc, #204]	; (8000b88 <GPIO_PeriClockControl+0x1a8>)
 8000abc:	4293      	cmp	r3, r2
 8000abe:	d106      	bne.n	8000ace <GPIO_PeriClockControl+0xee>
			GPIOA_PCLK_DI();
 8000ac0:	4b32      	ldr	r3, [pc, #200]	; (8000b8c <GPIO_PeriClockControl+0x1ac>)
 8000ac2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ac4:	4a31      	ldr	r2, [pc, #196]	; (8000b8c <GPIO_PeriClockControl+0x1ac>)
 8000ac6:	f023 0301 	bic.w	r3, r3, #1
 8000aca:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000acc:	e056      	b.n	8000b7c <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOB) {
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	4a2f      	ldr	r2, [pc, #188]	; (8000b90 <GPIO_PeriClockControl+0x1b0>)
 8000ad2:	4293      	cmp	r3, r2
 8000ad4:	d106      	bne.n	8000ae4 <GPIO_PeriClockControl+0x104>
			GPIOB_PCLK_DI();
 8000ad6:	4b2d      	ldr	r3, [pc, #180]	; (8000b8c <GPIO_PeriClockControl+0x1ac>)
 8000ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ada:	4a2c      	ldr	r2, [pc, #176]	; (8000b8c <GPIO_PeriClockControl+0x1ac>)
 8000adc:	f023 0302 	bic.w	r3, r3, #2
 8000ae0:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000ae2:	e04b      	b.n	8000b7c <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOC) {
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	4a2b      	ldr	r2, [pc, #172]	; (8000b94 <GPIO_PeriClockControl+0x1b4>)
 8000ae8:	4293      	cmp	r3, r2
 8000aea:	d106      	bne.n	8000afa <GPIO_PeriClockControl+0x11a>
			GPIOC_PCLK_DI();
 8000aec:	4b27      	ldr	r3, [pc, #156]	; (8000b8c <GPIO_PeriClockControl+0x1ac>)
 8000aee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000af0:	4a26      	ldr	r2, [pc, #152]	; (8000b8c <GPIO_PeriClockControl+0x1ac>)
 8000af2:	f023 0304 	bic.w	r3, r3, #4
 8000af6:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000af8:	e040      	b.n	8000b7c <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOD) {
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	4a26      	ldr	r2, [pc, #152]	; (8000b98 <GPIO_PeriClockControl+0x1b8>)
 8000afe:	4293      	cmp	r3, r2
 8000b00:	d106      	bne.n	8000b10 <GPIO_PeriClockControl+0x130>
			GPIOD_PCLK_DI();
 8000b02:	4b22      	ldr	r3, [pc, #136]	; (8000b8c <GPIO_PeriClockControl+0x1ac>)
 8000b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b06:	4a21      	ldr	r2, [pc, #132]	; (8000b8c <GPIO_PeriClockControl+0x1ac>)
 8000b08:	f023 0308 	bic.w	r3, r3, #8
 8000b0c:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000b0e:	e035      	b.n	8000b7c <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOE) {
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	4a22      	ldr	r2, [pc, #136]	; (8000b9c <GPIO_PeriClockControl+0x1bc>)
 8000b14:	4293      	cmp	r3, r2
 8000b16:	d106      	bne.n	8000b26 <GPIO_PeriClockControl+0x146>
			GPIOE_PCLK_DI();
 8000b18:	4b1c      	ldr	r3, [pc, #112]	; (8000b8c <GPIO_PeriClockControl+0x1ac>)
 8000b1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b1c:	4a1b      	ldr	r2, [pc, #108]	; (8000b8c <GPIO_PeriClockControl+0x1ac>)
 8000b1e:	f023 0310 	bic.w	r3, r3, #16
 8000b22:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000b24:	e02a      	b.n	8000b7c <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOF) {
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	4a1d      	ldr	r2, [pc, #116]	; (8000ba0 <GPIO_PeriClockControl+0x1c0>)
 8000b2a:	4293      	cmp	r3, r2
 8000b2c:	d106      	bne.n	8000b3c <GPIO_PeriClockControl+0x15c>
			GPIOF_PCLK_DI();
 8000b2e:	4b17      	ldr	r3, [pc, #92]	; (8000b8c <GPIO_PeriClockControl+0x1ac>)
 8000b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b32:	4a16      	ldr	r2, [pc, #88]	; (8000b8c <GPIO_PeriClockControl+0x1ac>)
 8000b34:	f023 0320 	bic.w	r3, r3, #32
 8000b38:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000b3a:	e01f      	b.n	8000b7c <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOG) {
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	4a19      	ldr	r2, [pc, #100]	; (8000ba4 <GPIO_PeriClockControl+0x1c4>)
 8000b40:	4293      	cmp	r3, r2
 8000b42:	d106      	bne.n	8000b52 <GPIO_PeriClockControl+0x172>
			GPIOG_PCLK_DI();
 8000b44:	4b11      	ldr	r3, [pc, #68]	; (8000b8c <GPIO_PeriClockControl+0x1ac>)
 8000b46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b48:	4a10      	ldr	r2, [pc, #64]	; (8000b8c <GPIO_PeriClockControl+0x1ac>)
 8000b4a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000b4e:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000b50:	e014      	b.n	8000b7c <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOH) {
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	4a14      	ldr	r2, [pc, #80]	; (8000ba8 <GPIO_PeriClockControl+0x1c8>)
 8000b56:	4293      	cmp	r3, r2
 8000b58:	d106      	bne.n	8000b68 <GPIO_PeriClockControl+0x188>
			GPIOH_PCLK_DI();
 8000b5a:	4b0c      	ldr	r3, [pc, #48]	; (8000b8c <GPIO_PeriClockControl+0x1ac>)
 8000b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b5e:	4a0b      	ldr	r2, [pc, #44]	; (8000b8c <GPIO_PeriClockControl+0x1ac>)
 8000b60:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8000b64:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000b66:	e009      	b.n	8000b7c <GPIO_PeriClockControl+0x19c>
		} else if (pGPIOx == GPIOI) {
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	4a10      	ldr	r2, [pc, #64]	; (8000bac <GPIO_PeriClockControl+0x1cc>)
 8000b6c:	4293      	cmp	r3, r2
 8000b6e:	d105      	bne.n	8000b7c <GPIO_PeriClockControl+0x19c>
			GPIOI_PCLK_DI();
 8000b70:	4b06      	ldr	r3, [pc, #24]	; (8000b8c <GPIO_PeriClockControl+0x1ac>)
 8000b72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b74:	4a05      	ldr	r2, [pc, #20]	; (8000b8c <GPIO_PeriClockControl+0x1ac>)
 8000b76:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000b7a:	6313      	str	r3, [r2, #48]	; 0x30
}
 8000b7c:	bf00      	nop
 8000b7e:	370c      	adds	r7, #12
 8000b80:	46bd      	mov	sp, r7
 8000b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b86:	4770      	bx	lr
 8000b88:	40020000 	.word	0x40020000
 8000b8c:	40023800 	.word	0x40023800
 8000b90:	40020400 	.word	0x40020400
 8000b94:	40020800 	.word	0x40020800
 8000b98:	40020c00 	.word	0x40020c00
 8000b9c:	40021000 	.word	0x40021000
 8000ba0:	40021400 	.word	0x40021400
 8000ba4:	40021800 	.word	0x40021800
 8000ba8:	40021c00 	.word	0x40021c00
 8000bac:	40022000 	.word	0x40022000

08000bb0 <GPIO_WriteToOutputPin>:
 *
 * @Note              -

 */
void GPIO_WriteToOutputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber, uint8_t Value)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	b083      	sub	sp, #12
 8000bb4:	af00      	add	r7, sp, #0
 8000bb6:	6078      	str	r0, [r7, #4]
 8000bb8:	460b      	mov	r3, r1
 8000bba:	70fb      	strb	r3, [r7, #3]
 8000bbc:	4613      	mov	r3, r2
 8000bbe:	70bb      	strb	r3, [r7, #2]
	if(Value==ENABLE)
 8000bc0:	78bb      	ldrb	r3, [r7, #2]
 8000bc2:	2b01      	cmp	r3, #1
 8000bc4:	d109      	bne.n	8000bda <GPIO_WriteToOutputPin+0x2a>
	{
		 pGPIOx->ODR|=(1<<PinNumber);
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	695b      	ldr	r3, [r3, #20]
 8000bca:	78fa      	ldrb	r2, [r7, #3]
 8000bcc:	2101      	movs	r1, #1
 8000bce:	fa01 f202 	lsl.w	r2, r1, r2
 8000bd2:	431a      	orrs	r2, r3
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	615a      	str	r2, [r3, #20]
		 pGPIOx->ODR&=~(1<<PinNumber);
	}



}
 8000bd8:	e009      	b.n	8000bee <GPIO_WriteToOutputPin+0x3e>
		 pGPIOx->ODR&=~(1<<PinNumber);
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	695b      	ldr	r3, [r3, #20]
 8000bde:	78fa      	ldrb	r2, [r7, #3]
 8000be0:	2101      	movs	r1, #1
 8000be2:	fa01 f202 	lsl.w	r2, r1, r2
 8000be6:	43d2      	mvns	r2, r2
 8000be8:	401a      	ands	r2, r3
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	615a      	str	r2, [r3, #20]
}
 8000bee:	bf00      	nop
 8000bf0:	370c      	adds	r7, #12
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf8:	4770      	bx	lr
	...

08000bfc <USART2_Init>:
USART_Handle_t usart2_handle;
//baud Rate
static void uart_set_baudrate(USART_RegDef_t *pUSARTx, uint32_t PeriphClk,  uint32_t BaudRate);
static uint16_t compute_uart_bd(uint32_t PeriphClk, uint32_t BaudRate);
void USART2_Init(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	af00      	add	r7, sp, #0
	usart2_handle.pUSARTx = USART2;
 8000c00:	4b0b      	ldr	r3, [pc, #44]	; (8000c30 <USART2_Init+0x34>)
 8000c02:	4a0c      	ldr	r2, [pc, #48]	; (8000c34 <USART2_Init+0x38>)
 8000c04:	601a      	str	r2, [r3, #0]
	//usart2_handle.USART_Config.USART_Baud =USART_STD_BAUD_115200;
	usart2_handle.USART_Config.USART_HWFlowControl = USART_HW_FLOW_CTRL_NONE;
 8000c06:	4b0a      	ldr	r3, [pc, #40]	; (8000c30 <USART2_Init+0x34>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	73da      	strb	r2, [r3, #15]
	usart2_handle.USART_Config.USART_Mode = USART_MODE_TXRX;
 8000c0c:	4b08      	ldr	r3, [pc, #32]	; (8000c30 <USART2_Init+0x34>)
 8000c0e:	2202      	movs	r2, #2
 8000c10:	711a      	strb	r2, [r3, #4]
	usart2_handle.USART_Config.USART_NoOfStopBits = USART_STOPBITS_1;
 8000c12:	4b07      	ldr	r3, [pc, #28]	; (8000c30 <USART2_Init+0x34>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	731a      	strb	r2, [r3, #12]
	usart2_handle.USART_Config.USART_WordLength = USART_WORDLEN_8BITS;
 8000c18:	4b05      	ldr	r3, [pc, #20]	; (8000c30 <USART2_Init+0x34>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	735a      	strb	r2, [r3, #13]
	usart2_handle.USART_Config.USART_ParityControl = USART_PARITY_DISABLE;
 8000c1e:	4b04      	ldr	r3, [pc, #16]	; (8000c30 <USART2_Init+0x34>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	739a      	strb	r2, [r3, #14]
	USART_Init(&usart2_handle);
 8000c24:	4802      	ldr	r0, [pc, #8]	; (8000c30 <USART2_Init+0x34>)
 8000c26:	f7ff fb8d 	bl	8000344 <USART_Init>
}
 8000c2a:	bf00      	nop
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	20000020 	.word	0x20000020
 8000c34:	40004400 	.word	0x40004400

08000c38 <USART2_GPIOInit>:
void USART2_GPIOInit(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b084      	sub	sp, #16
 8000c3c:	af00      	add	r7, sp, #0
	GPIO_Handle_t usart_gpios;

	usart_gpios.pGPIOx = GPIOA;
 8000c3e:	4b0e      	ldr	r3, [pc, #56]	; (8000c78 <USART2_GPIOInit+0x40>)
 8000c40:	607b      	str	r3, [r7, #4]
	usart_gpios.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 8000c42:	2302      	movs	r3, #2
 8000c44:	727b      	strb	r3, [r7, #9]
	usart_gpios.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 8000c46:	2300      	movs	r3, #0
 8000c48:	733b      	strb	r3, [r7, #12]
	usart_gpios.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU;
 8000c4a:	2301      	movs	r3, #1
 8000c4c:	72fb      	strb	r3, [r7, #11]
	usart_gpios.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000c4e:	2302      	movs	r3, #2
 8000c50:	72bb      	strb	r3, [r7, #10]
	usart_gpios.GPIO_PinConfig.GPIO_PinAltFunMode =7;
 8000c52:	2307      	movs	r3, #7
 8000c54:	737b      	strb	r3, [r7, #13]

	//USART2 TX
	usart_gpios.GPIO_PinConfig.GPIO_PinNumber  = GPIO_PIN_NO_2;
 8000c56:	2302      	movs	r3, #2
 8000c58:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&usart_gpios);
 8000c5a:	1d3b      	adds	r3, r7, #4
 8000c5c:	4618      	mov	r0, r3
 8000c5e:	f7ff fce1 	bl	8000624 <GPIO_Init>

	//USART2 RX
	usart_gpios.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_3;
 8000c62:	2303      	movs	r3, #3
 8000c64:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&usart_gpios);
 8000c66:	1d3b      	adds	r3, r7, #4
 8000c68:	4618      	mov	r0, r3
 8000c6a:	f7ff fcdb 	bl	8000624 <GPIO_Init>


}
 8000c6e:	bf00      	nop
 8000c70:	3710      	adds	r7, #16
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	bf00      	nop
 8000c78:	40020000 	.word	0x40020000

08000c7c <LED1_Init>:
void LED1_Init(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b084      	sub	sp, #16
 8000c80:	af00      	add	r7, sp, #0
	GPIO_Handle_t GpioLed;
	memset(&GpioLed,0,sizeof(GpioLed));
 8000c82:	1d3b      	adds	r3, r7, #4
 8000c84:	220c      	movs	r2, #12
 8000c86:	2100      	movs	r1, #0
 8000c88:	4618      	mov	r0, r3
 8000c8a:	f000 f8a2 	bl	8000dd2 <memset>
	GpioLed.pGPIOx = GPIOA;
 8000c8e:	4b09      	ldr	r3, [pc, #36]	; (8000cb4 <LED1_Init+0x38>)
 8000c90:	607b      	str	r3, [r7, #4]
	GpioLed.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_5;
 8000c92:	2305      	movs	r3, #5
 8000c94:	723b      	strb	r3, [r7, #8]
	GpioLed.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 8000c96:	2301      	movs	r3, #1
 8000c98:	727b      	strb	r3, [r7, #9]
	GpioLed.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 8000c9a:	2302      	movs	r3, #2
 8000c9c:	72bb      	strb	r3, [r7, #10]
	//GpioLed.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_OD;
	GpioLed.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PU;
 8000c9e:	2301      	movs	r3, #1
 8000ca0:	72fb      	strb	r3, [r7, #11]
	GPIO_Init(&GpioLed);
 8000ca2:	1d3b      	adds	r3, r7, #4
 8000ca4:	4618      	mov	r0, r3
 8000ca6:	f7ff fcbd 	bl	8000624 <GPIO_Init>
}
 8000caa:	bf00      	nop
 8000cac:	3710      	adds	r7, #16
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	40020000 	.word	0x40020000

08000cb8 <main>:
int main(void)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	af00      	add	r7, sp, #0
	USART2_GPIOInit();
 8000cbc:	f7ff ffbc 	bl	8000c38 <USART2_GPIOInit>
	/*
	 * Led PA5
	 */
	LED1_Init();
 8000cc0:	f7ff ffdc 	bl	8000c7c <LED1_Init>


    USART2_Init();
 8000cc4:	f7ff ff9a 	bl	8000bfc <USART2_Init>
	uart_set_baudrate(USART2,APB1_CLK,UART_BAUDRATE);
 8000cc8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000ccc:	4914      	ldr	r1, [pc, #80]	; (8000d20 <main+0x68>)
 8000cce:	4815      	ldr	r0, [pc, #84]	; (8000d24 <main+0x6c>)
 8000cd0:	f000 f830 	bl	8000d34 <uart_set_baudrate>
    USART_PeripheralControl(USART2,ENABLE);
 8000cd4:	2101      	movs	r1, #1
 8000cd6:	4813      	ldr	r0, [pc, #76]	; (8000d24 <main+0x6c>)
 8000cd8:	f7ff fbf0 	bl	80004bc <USART_PeripheralControl>

    while(1)
    {

		USART_ReceiveData(&usart2_handle,(uint8_t *)rx_buf,sizeof(rx_buf));
 8000cdc:	2203      	movs	r2, #3
 8000cde:	4912      	ldr	r1, [pc, #72]	; (8000d28 <main+0x70>)
 8000ce0:	4812      	ldr	r0, [pc, #72]	; (8000d2c <main+0x74>)
 8000ce2:	f7ff fc1c 	bl	800051e <USART_ReceiveData>
		if(rx_buf[0]=='1')
 8000ce6:	4b10      	ldr	r3, [pc, #64]	; (8000d28 <main+0x70>)
 8000ce8:	781b      	ldrb	r3, [r3, #0]
 8000cea:	2b31      	cmp	r3, #49	; 0x31
 8000cec:	d10e      	bne.n	8000d0c <main+0x54>
		{
			GPIO_WriteToOutputPin(GPIOA, GPIO_PIN_NO_5, ENABLE);
 8000cee:	2201      	movs	r2, #1
 8000cf0:	2105      	movs	r1, #5
 8000cf2:	480f      	ldr	r0, [pc, #60]	; (8000d30 <main+0x78>)
 8000cf4:	f7ff ff5c 	bl	8000bb0 <GPIO_WriteToOutputPin>
			systickDelayMs(1000);
 8000cf8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000cfc:	f7ff fc68 	bl	80005d0 <systickDelayMs>
			GPIO_WriteToOutputPin(GPIOA, GPIO_PIN_NO_5, DISABLE);
 8000d00:	2200      	movs	r2, #0
 8000d02:	2105      	movs	r1, #5
 8000d04:	480a      	ldr	r0, [pc, #40]	; (8000d30 <main+0x78>)
 8000d06:	f7ff ff53 	bl	8000bb0 <GPIO_WriteToOutputPin>
 8000d0a:	e7e7      	b.n	8000cdc <main+0x24>
		}
		else{
			GPIO_WriteToOutputPin(GPIOA, GPIO_PIN_NO_5, DISABLE);
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	2105      	movs	r1, #5
 8000d10:	4807      	ldr	r0, [pc, #28]	; (8000d30 <main+0x78>)
 8000d12:	f7ff ff4d 	bl	8000bb0 <GPIO_WriteToOutputPin>
			systickDelayMs(1000);
 8000d16:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000d1a:	f7ff fc59 	bl	80005d0 <systickDelayMs>
		USART_ReceiveData(&usart2_handle,(uint8_t *)rx_buf,sizeof(rx_buf));
 8000d1e:	e7dd      	b.n	8000cdc <main+0x24>
 8000d20:	00f42400 	.word	0x00f42400
 8000d24:	40004400 	.word	0x40004400
 8000d28:	2000001c 	.word	0x2000001c
 8000d2c:	20000020 	.word	0x20000020
 8000d30:	40020000 	.word	0x40020000

08000d34 <uart_set_baudrate>:
		}

    }
}
 void uart_set_baudrate(USART_RegDef_t *pUSARTx, uint32_t PeriphClk,  uint32_t BaudRate)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b084      	sub	sp, #16
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	60f8      	str	r0, [r7, #12]
 8000d3c:	60b9      	str	r1, [r7, #8]
 8000d3e:	607a      	str	r2, [r7, #4]
	pUSARTx->BRR =  compute_uart_bd(PeriphClk,BaudRate);
 8000d40:	6879      	ldr	r1, [r7, #4]
 8000d42:	68b8      	ldr	r0, [r7, #8]
 8000d44:	f000 f808 	bl	8000d58 <compute_uart_bd>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	461a      	mov	r2, r3
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	609a      	str	r2, [r3, #8]
}
 8000d50:	bf00      	nop
 8000d52:	3710      	adds	r7, #16
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bd80      	pop	{r7, pc}

08000d58 <compute_uart_bd>:

 uint16_t compute_uart_bd(uint32_t PeriphClk, uint32_t BaudRate)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	b083      	sub	sp, #12
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
 8000d60:	6039      	str	r1, [r7, #0]
	return ((PeriphClk + (BaudRate/2U))/BaudRate);
 8000d62:	683b      	ldr	r3, [r7, #0]
 8000d64:	085a      	lsrs	r2, r3, #1
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	441a      	add	r2, r3
 8000d6a:	683b      	ldr	r3, [r7, #0]
 8000d6c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d70:	b29b      	uxth	r3, r3
}
 8000d72:	4618      	mov	r0, r3
 8000d74:	370c      	adds	r7, #12
 8000d76:	46bd      	mov	sp, r7
 8000d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7c:	4770      	bx	lr
	...

08000d80 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000d80:	480d      	ldr	r0, [pc, #52]	; (8000db8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000d82:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000d84:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d88:	480c      	ldr	r0, [pc, #48]	; (8000dbc <LoopForever+0x6>)
  ldr r1, =_edata
 8000d8a:	490d      	ldr	r1, [pc, #52]	; (8000dc0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d8c:	4a0d      	ldr	r2, [pc, #52]	; (8000dc4 <LoopForever+0xe>)
  movs r3, #0
 8000d8e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d90:	e002      	b.n	8000d98 <LoopCopyDataInit>

08000d92 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d92:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d94:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d96:	3304      	adds	r3, #4

08000d98 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d98:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d9a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d9c:	d3f9      	bcc.n	8000d92 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d9e:	4a0a      	ldr	r2, [pc, #40]	; (8000dc8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000da0:	4c0a      	ldr	r4, [pc, #40]	; (8000dcc <LoopForever+0x16>)
  movs r3, #0
 8000da2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000da4:	e001      	b.n	8000daa <LoopFillZerobss>

08000da6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000da6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000da8:	3204      	adds	r2, #4

08000daa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000daa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dac:	d3fb      	bcc.n	8000da6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000dae:	f000 f819 	bl	8000de4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000db2:	f7ff ff81 	bl	8000cb8 <main>

08000db6 <LoopForever>:

LoopForever:
  b LoopForever
 8000db6:	e7fe      	b.n	8000db6 <LoopForever>
  ldr   r0, =_estack
 8000db8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000dbc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000dc0:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000dc4:	08000e4c 	.word	0x08000e4c
  ldr r2, =_sbss
 8000dc8:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000dcc:	20000044 	.word	0x20000044

08000dd0 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000dd0:	e7fe      	b.n	8000dd0 <ADC_IRQHandler>

08000dd2 <memset>:
 8000dd2:	4402      	add	r2, r0
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	4293      	cmp	r3, r2
 8000dd8:	d100      	bne.n	8000ddc <memset+0xa>
 8000dda:	4770      	bx	lr
 8000ddc:	f803 1b01 	strb.w	r1, [r3], #1
 8000de0:	e7f9      	b.n	8000dd6 <memset+0x4>
	...

08000de4 <__libc_init_array>:
 8000de4:	b570      	push	{r4, r5, r6, lr}
 8000de6:	4d0d      	ldr	r5, [pc, #52]	; (8000e1c <__libc_init_array+0x38>)
 8000de8:	4c0d      	ldr	r4, [pc, #52]	; (8000e20 <__libc_init_array+0x3c>)
 8000dea:	1b64      	subs	r4, r4, r5
 8000dec:	10a4      	asrs	r4, r4, #2
 8000dee:	2600      	movs	r6, #0
 8000df0:	42a6      	cmp	r6, r4
 8000df2:	d109      	bne.n	8000e08 <__libc_init_array+0x24>
 8000df4:	4d0b      	ldr	r5, [pc, #44]	; (8000e24 <__libc_init_array+0x40>)
 8000df6:	4c0c      	ldr	r4, [pc, #48]	; (8000e28 <__libc_init_array+0x44>)
 8000df8:	f000 f818 	bl	8000e2c <_init>
 8000dfc:	1b64      	subs	r4, r4, r5
 8000dfe:	10a4      	asrs	r4, r4, #2
 8000e00:	2600      	movs	r6, #0
 8000e02:	42a6      	cmp	r6, r4
 8000e04:	d105      	bne.n	8000e12 <__libc_init_array+0x2e>
 8000e06:	bd70      	pop	{r4, r5, r6, pc}
 8000e08:	f855 3b04 	ldr.w	r3, [r5], #4
 8000e0c:	4798      	blx	r3
 8000e0e:	3601      	adds	r6, #1
 8000e10:	e7ee      	b.n	8000df0 <__libc_init_array+0xc>
 8000e12:	f855 3b04 	ldr.w	r3, [r5], #4
 8000e16:	4798      	blx	r3
 8000e18:	3601      	adds	r6, #1
 8000e1a:	e7f2      	b.n	8000e02 <__libc_init_array+0x1e>
 8000e1c:	08000e44 	.word	0x08000e44
 8000e20:	08000e44 	.word	0x08000e44
 8000e24:	08000e44 	.word	0x08000e44
 8000e28:	08000e48 	.word	0x08000e48

08000e2c <_init>:
 8000e2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e2e:	bf00      	nop
 8000e30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000e32:	bc08      	pop	{r3}
 8000e34:	469e      	mov	lr, r3
 8000e36:	4770      	bx	lr

08000e38 <_fini>:
 8000e38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e3a:	bf00      	nop
 8000e3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000e3e:	bc08      	pop	{r3}
 8000e40:	469e      	mov	lr, r3
 8000e42:	4770      	bx	lr
