-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity p_sc_stream_pixel_2_stream_thread is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    din_red_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    din_red_empty_n : IN STD_LOGIC;
    din_red_read : OUT STD_LOGIC;
    din_green_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    din_green_empty_n : IN STD_LOGIC;
    din_green_read : OUT STD_LOGIC;
    din_blue_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    din_blue_empty_n : IN STD_LOGIC;
    din_blue_read : OUT STD_LOGIC;
    din_last_dout : IN STD_LOGIC;
    din_last_empty_n : IN STD_LOGIC;
    din_last_read : OUT STD_LOGIC;
    dout_0_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    dout_0_full_n : IN STD_LOGIC;
    dout_0_write : OUT STD_LOGIC;
    dout_1_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    dout_1_full_n : IN STD_LOGIC;
    dout_1_write : OUT STD_LOGIC;
    dout_2_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    dout_2_full_n : IN STD_LOGIC;
    dout_2_write : OUT STD_LOGIC );
end;


architecture behav of p_sc_stream_pixel_2_stream_thread is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";
    constant ap_const_lv80_0 : STD_LOGIC_VECTOR (79 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";

    signal r_ready_0_reg_150 : STD_LOGIC_VECTOR (0 downto 0);
    signal g_ready_0_reg_162 : STD_LOGIC_VECTOR (0 downto 0);
    signal b_ready_0_reg_174 : STD_LOGIC_VECTOR (0 downto 0);
    signal last_ready_0_reg_185 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_ready_2_reg_197 : STD_LOGIC_VECTOR (0 downto 0);
    signal g_ready_2_reg_214 : STD_LOGIC_VECTOR (0 downto 0);
    signal b_ready_2_reg_231 : STD_LOGIC_VECTOR (0 downto 0);
    signal last_ready_2_reg_248 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state3_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_phi_mux_r_ready_2_phi_fu_200_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_g_ready_2_phi_fu_217_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_b_ready_2_phi_fu_234_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_last_ready_2_phi_fu_251_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_r_ready_0_phi_fu_154_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_r_ready_3_phi_fu_269_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_g_ready_0_phi_fu_166_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_g_ready_3_phi_fu_281_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_b_ready_0_phi_fu_178_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_b_ready_3_phi_fu_293_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_last_ready_0_phi_fu_189_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_last_ready_3_phi_fu_305_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln57_fu_359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_r_ready_2_reg_197 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_g_ready_2_reg_214 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln57_fu_368_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_b_ready_2_reg_231 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_last_ready_2_reg_248 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_r_ready_3_reg_265 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_r_ready_3_reg_265 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_g_ready_3_reg_277 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_g_ready_3_reg_277 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_b_ready_3_reg_289 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_b_ready_3_reg_289 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_last_ready_3_reg_301 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_last_ready_3_reg_301 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_out_tlast_V_fu_84 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln226_fu_509_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_5_fu_88 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_9_fu_468_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_6_fu_92 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_8_fu_427_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_7_fu_96 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Val2_s_fu_386_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_data_out_V_0_0_fu_100 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln728_fu_402_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_out_V_1_0_fu_104 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln728_1_fu_443_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_data_out_V_2_0_fu_108 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln728_2_fu_484_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal p_fulln_nbwrite_fu_112_p7 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_sc_stream_pixel_2_s_nbread_fu_126_p2_0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_sc_stream_pixel_2_s_1_nbread_fu_132_p2_0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_sc_stream_pixel_2_s_2_nbread_fu_138_p2_0 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_sc_stream_pixel_2_s_3_nbread_fu_144_p2_0 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_data_out_0_V_fu_394_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_data_out_1_V_fu_435_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_data_out_2_V_fu_476_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal select_ln226_fu_509_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_126 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_b_ready_3_reg_289_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_126)) then
                if ((ap_phi_mux_b_ready_2_phi_fu_234_p8 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_b_ready_3_reg_289 <= p_sc_stream_pixel_2_s_2_nbread_fu_138_p2_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_b_ready_3_reg_289 <= ap_phi_reg_pp0_iter0_b_ready_3_reg_289;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_g_ready_3_reg_277_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_126)) then
                if ((ap_phi_mux_g_ready_2_phi_fu_217_p8 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_g_ready_3_reg_277 <= p_sc_stream_pixel_2_s_1_nbread_fu_132_p2_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_g_ready_3_reg_277 <= ap_phi_reg_pp0_iter0_g_ready_3_reg_277;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_last_ready_3_reg_301_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_126)) then
                if ((ap_phi_mux_last_ready_2_phi_fu_251_p8 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_last_ready_3_reg_301 <= p_sc_stream_pixel_2_s_3_nbread_fu_144_p2_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_last_ready_3_reg_301 <= ap_phi_reg_pp0_iter0_last_ready_3_reg_301;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_r_ready_3_reg_265_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_126)) then
                if ((ap_phi_mux_r_ready_2_phi_fu_200_p8 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_r_ready_3_reg_265 <= p_sc_stream_pixel_2_s_nbread_fu_126_p2_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_r_ready_3_reg_265 <= ap_phi_reg_pp0_iter0_r_ready_3_reg_265;
                end if;
            end if; 
        end if;
    end process;

    b_ready_0_reg_174_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                b_ready_0_reg_174 <= ap_phi_mux_b_ready_3_phi_fu_293_p4;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                b_ready_0_reg_174 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    b_ready_2_reg_231_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_phi_mux_r_ready_0_phi_fu_154_p4 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_phi_mux_g_ready_0_phi_fu_166_p4 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_phi_mux_r_ready_0_phi_fu_154_p4 = ap_const_lv1_1)) or ((ap_phi_mux_last_ready_0_phi_fu_189_p4 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_phi_mux_g_ready_0_phi_fu_166_p4 = ap_const_lv1_1) and (ap_phi_mux_r_ready_0_phi_fu_154_p4 = ap_const_lv1_1)))) then 
                b_ready_2_reg_231 <= ap_phi_mux_b_ready_0_phi_fu_178_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_phi_mux_last_ready_0_phi_fu_189_p4 = ap_const_lv1_1) and (ap_phi_mux_g_ready_0_phi_fu_166_p4 = ap_const_lv1_1) and (ap_phi_mux_r_ready_0_phi_fu_154_p4 = ap_const_lv1_1))) then 
                b_ready_2_reg_231 <= and_ln57_fu_368_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                b_ready_2_reg_231 <= ap_phi_reg_pp0_iter0_b_ready_2_reg_231;
            end if; 
        end if;
    end process;

    g_ready_0_reg_162_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                g_ready_0_reg_162 <= ap_phi_mux_g_ready_3_phi_fu_281_p4;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                g_ready_0_reg_162 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    g_ready_2_reg_214_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_phi_mux_r_ready_0_phi_fu_154_p4 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_phi_mux_g_ready_0_phi_fu_166_p4 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_phi_mux_r_ready_0_phi_fu_154_p4 = ap_const_lv1_1)))) then 
                g_ready_2_reg_214 <= ap_phi_mux_g_ready_0_phi_fu_166_p4;
            elsif (((ap_phi_mux_last_ready_0_phi_fu_189_p4 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_phi_mux_g_ready_0_phi_fu_166_p4 = ap_const_lv1_1) and (ap_phi_mux_r_ready_0_phi_fu_154_p4 = ap_const_lv1_1))) then 
                g_ready_2_reg_214 <= ap_const_lv1_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_phi_mux_last_ready_0_phi_fu_189_p4 = ap_const_lv1_1) and (ap_phi_mux_g_ready_0_phi_fu_166_p4 = ap_const_lv1_1) and (ap_phi_mux_r_ready_0_phi_fu_154_p4 = ap_const_lv1_1))) then 
                g_ready_2_reg_214 <= xor_ln57_fu_359_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                g_ready_2_reg_214 <= ap_phi_reg_pp0_iter0_g_ready_2_reg_214;
            end if; 
        end if;
    end process;

    last_ready_0_reg_185_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                last_ready_0_reg_185 <= ap_phi_mux_last_ready_3_phi_fu_305_p4;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                last_ready_0_reg_185 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    last_ready_2_reg_248_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_phi_mux_r_ready_0_phi_fu_154_p4 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_phi_mux_g_ready_0_phi_fu_166_p4 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_phi_mux_r_ready_0_phi_fu_154_p4 = ap_const_lv1_1)) or ((ap_phi_mux_last_ready_0_phi_fu_189_p4 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_phi_mux_g_ready_0_phi_fu_166_p4 = ap_const_lv1_1) and (ap_phi_mux_r_ready_0_phi_fu_154_p4 = ap_const_lv1_1)))) then 
                last_ready_2_reg_248 <= ap_phi_mux_last_ready_0_phi_fu_189_p4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_phi_mux_last_ready_0_phi_fu_189_p4 = ap_const_lv1_1) and (ap_phi_mux_g_ready_0_phi_fu_166_p4 = ap_const_lv1_1) and (ap_phi_mux_r_ready_0_phi_fu_154_p4 = ap_const_lv1_1))) then 
                last_ready_2_reg_248 <= xor_ln57_fu_359_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                last_ready_2_reg_248 <= ap_phi_reg_pp0_iter0_last_ready_2_reg_248;
            end if; 
        end if;
    end process;

    r_ready_0_reg_150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                r_ready_0_reg_150 <= ap_phi_mux_r_ready_3_phi_fu_269_p4;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                r_ready_0_reg_150 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    r_ready_2_reg_197_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_r_ready_0_phi_fu_154_p4 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                r_ready_2_reg_197 <= ap_phi_mux_r_ready_0_phi_fu_154_p4;
            elsif ((((ap_phi_mux_g_ready_0_phi_fu_166_p4 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_phi_mux_r_ready_0_phi_fu_154_p4 = ap_const_lv1_1)) or ((ap_phi_mux_last_ready_0_phi_fu_189_p4 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_phi_mux_g_ready_0_phi_fu_166_p4 = ap_const_lv1_1) and (ap_phi_mux_r_ready_0_phi_fu_154_p4 = ap_const_lv1_1)))) then 
                r_ready_2_reg_197 <= ap_const_lv1_1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_phi_mux_last_ready_0_phi_fu_189_p4 = ap_const_lv1_1) and (ap_phi_mux_g_ready_0_phi_fu_166_p4 = ap_const_lv1_1) and (ap_phi_mux_r_ready_0_phi_fu_154_p4 = ap_const_lv1_1))) then 
                r_ready_2_reg_197 <= xor_ln57_fu_359_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                r_ready_2_reg_197 <= ap_phi_reg_pp0_iter0_r_ready_2_reg_197;
            end if; 
        end if;
    end process;

    tmp_data_out_V_0_0_fu_100_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_r_ready_2_phi_fu_200_p8 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                                tmp_data_out_V_0_0_fu_100(13 downto 6) <= zext_ln728_fu_402_p1(13 downto 6);
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                tmp_data_out_V_0_0_fu_100(6) <= '0';
                tmp_data_out_V_0_0_fu_100(7) <= '0';
                tmp_data_out_V_0_0_fu_100(8) <= '0';
                tmp_data_out_V_0_0_fu_100(9) <= '0';
                tmp_data_out_V_0_0_fu_100(10) <= '0';
                tmp_data_out_V_0_0_fu_100(11) <= '0';
                tmp_data_out_V_0_0_fu_100(12) <= '0';
                tmp_data_out_V_0_0_fu_100(13) <= '0';
            end if; 
        end if;
    end process;

    tmp_data_out_V_1_0_fu_104_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_g_ready_2_phi_fu_217_p8 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                                tmp_data_out_V_1_0_fu_104(13 downto 6) <= zext_ln728_1_fu_443_p1(13 downto 6);
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                tmp_data_out_V_1_0_fu_104(6) <= '0';
                tmp_data_out_V_1_0_fu_104(7) <= '0';
                tmp_data_out_V_1_0_fu_104(8) <= '0';
                tmp_data_out_V_1_0_fu_104(9) <= '0';
                tmp_data_out_V_1_0_fu_104(10) <= '0';
                tmp_data_out_V_1_0_fu_104(11) <= '0';
                tmp_data_out_V_1_0_fu_104(12) <= '0';
                tmp_data_out_V_1_0_fu_104(13) <= '0';
            end if; 
        end if;
    end process;

    tmp_data_out_V_2_0_fu_108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_b_ready_2_phi_fu_234_p8 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                                tmp_data_out_V_2_0_fu_108(13 downto 6) <= zext_ln728_2_fu_484_p1(13 downto 6);
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                tmp_data_out_V_2_0_fu_108(6) <= '0';
                tmp_data_out_V_2_0_fu_108(7) <= '0';
                tmp_data_out_V_2_0_fu_108(8) <= '0';
                tmp_data_out_V_2_0_fu_108(9) <= '0';
                tmp_data_out_V_2_0_fu_108(10) <= '0';
                tmp_data_out_V_2_0_fu_108(11) <= '0';
                tmp_data_out_V_2_0_fu_108(12) <= '0';
                tmp_data_out_V_2_0_fu_108(13) <= '0';
            end if; 
        end if;
    end process;

    tmp_out_tlast_V_fu_84_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_last_ready_2_phi_fu_251_p8 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                tmp_out_tlast_V_fu_84 <= select_ln226_fu_509_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                tmp_out_tlast_V_fu_84 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_b_ready_2_phi_fu_234_p8 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_Val2_5_fu_88 <= p_Val2_9_fu_468_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_g_ready_2_phi_fu_217_p8 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_Val2_6_fu_92 <= p_Val2_8_fu_427_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_r_ready_2_phi_fu_200_p8 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                p_Val2_7_fu_96 <= p_Val2_s_fu_386_p3;
            end if;
        end if;
    end process;
    tmp_data_out_V_0_0_fu_100(5 downto 0) <= "000000";
    tmp_data_out_V_0_0_fu_100(15 downto 14) <= "00";
    tmp_data_out_V_1_0_fu_104(5 downto 0) <= "000000";
    tmp_data_out_V_1_0_fu_104(15 downto 14) <= "00";
    tmp_data_out_V_2_0_fu_108(5 downto 0) <= "000000";
    tmp_data_out_V_2_0_fu_108(15 downto 14) <= "00";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    and_ln57_fu_368_p2 <= (xor_ln57_fu_359_p2 and ap_phi_mux_b_ready_0_phi_fu_178_p4);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(2);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_126_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0)
    begin
                ap_condition_126 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_b_ready_0_phi_fu_178_p4_assign_proc : process(b_ready_0_reg_174, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_phi_mux_b_ready_3_phi_fu_293_p4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_b_ready_0_phi_fu_178_p4 <= ap_phi_mux_b_ready_3_phi_fu_293_p4;
        else 
            ap_phi_mux_b_ready_0_phi_fu_178_p4 <= b_ready_0_reg_174;
        end if; 
    end process;


    ap_phi_mux_b_ready_2_phi_fu_234_p8_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_phi_mux_r_ready_0_phi_fu_154_p4, ap_block_pp0_stage0, ap_phi_mux_g_ready_0_phi_fu_166_p4, ap_phi_mux_b_ready_0_phi_fu_178_p4, ap_phi_mux_last_ready_0_phi_fu_189_p4, and_ln57_fu_368_p2, ap_phi_reg_pp0_iter0_b_ready_2_reg_231)
    begin
        if ((((ap_phi_mux_r_ready_0_phi_fu_154_p4 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_phi_mux_g_ready_0_phi_fu_166_p4 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_phi_mux_r_ready_0_phi_fu_154_p4 = ap_const_lv1_1)) or ((ap_phi_mux_last_ready_0_phi_fu_189_p4 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_phi_mux_g_ready_0_phi_fu_166_p4 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_phi_mux_r_ready_0_phi_fu_154_p4 = ap_const_lv1_1)))) then 
            ap_phi_mux_b_ready_2_phi_fu_234_p8 <= ap_phi_mux_b_ready_0_phi_fu_178_p4;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_phi_mux_last_ready_0_phi_fu_189_p4 = ap_const_lv1_1) and (ap_phi_mux_g_ready_0_phi_fu_166_p4 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_phi_mux_r_ready_0_phi_fu_154_p4 = ap_const_lv1_1))) then 
            ap_phi_mux_b_ready_2_phi_fu_234_p8 <= and_ln57_fu_368_p2;
        else 
            ap_phi_mux_b_ready_2_phi_fu_234_p8 <= ap_phi_reg_pp0_iter0_b_ready_2_reg_231;
        end if; 
    end process;


    ap_phi_mux_b_ready_3_phi_fu_293_p4_assign_proc : process(b_ready_2_reg_231, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_phi_reg_pp0_iter1_b_ready_3_reg_289)
    begin
        if (((b_ready_2_reg_231 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_b_ready_3_phi_fu_293_p4 <= b_ready_2_reg_231;
        else 
            ap_phi_mux_b_ready_3_phi_fu_293_p4 <= ap_phi_reg_pp0_iter1_b_ready_3_reg_289;
        end if; 
    end process;


    ap_phi_mux_g_ready_0_phi_fu_166_p4_assign_proc : process(g_ready_0_reg_162, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_phi_mux_g_ready_3_phi_fu_281_p4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_g_ready_0_phi_fu_166_p4 <= ap_phi_mux_g_ready_3_phi_fu_281_p4;
        else 
            ap_phi_mux_g_ready_0_phi_fu_166_p4 <= g_ready_0_reg_162;
        end if; 
    end process;


    ap_phi_mux_g_ready_2_phi_fu_217_p8_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_phi_mux_r_ready_0_phi_fu_154_p4, ap_block_pp0_stage0, ap_phi_mux_g_ready_0_phi_fu_166_p4, ap_phi_mux_last_ready_0_phi_fu_189_p4, xor_ln57_fu_359_p2, ap_phi_reg_pp0_iter0_g_ready_2_reg_214)
    begin
        if ((((ap_phi_mux_r_ready_0_phi_fu_154_p4 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_phi_mux_g_ready_0_phi_fu_166_p4 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_phi_mux_r_ready_0_phi_fu_154_p4 = ap_const_lv1_1)))) then 
            ap_phi_mux_g_ready_2_phi_fu_217_p8 <= ap_phi_mux_g_ready_0_phi_fu_166_p4;
        elsif (((ap_phi_mux_last_ready_0_phi_fu_189_p4 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_phi_mux_g_ready_0_phi_fu_166_p4 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_phi_mux_r_ready_0_phi_fu_154_p4 = ap_const_lv1_1))) then 
            ap_phi_mux_g_ready_2_phi_fu_217_p8 <= ap_const_lv1_1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_phi_mux_last_ready_0_phi_fu_189_p4 = ap_const_lv1_1) and (ap_phi_mux_g_ready_0_phi_fu_166_p4 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_phi_mux_r_ready_0_phi_fu_154_p4 = ap_const_lv1_1))) then 
            ap_phi_mux_g_ready_2_phi_fu_217_p8 <= xor_ln57_fu_359_p2;
        else 
            ap_phi_mux_g_ready_2_phi_fu_217_p8 <= ap_phi_reg_pp0_iter0_g_ready_2_reg_214;
        end if; 
    end process;


    ap_phi_mux_g_ready_3_phi_fu_281_p4_assign_proc : process(g_ready_2_reg_214, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_phi_reg_pp0_iter1_g_ready_3_reg_277)
    begin
        if (((g_ready_2_reg_214 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_g_ready_3_phi_fu_281_p4 <= g_ready_2_reg_214;
        else 
            ap_phi_mux_g_ready_3_phi_fu_281_p4 <= ap_phi_reg_pp0_iter1_g_ready_3_reg_277;
        end if; 
    end process;


    ap_phi_mux_last_ready_0_phi_fu_189_p4_assign_proc : process(last_ready_0_reg_185, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_phi_mux_last_ready_3_phi_fu_305_p4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_last_ready_0_phi_fu_189_p4 <= ap_phi_mux_last_ready_3_phi_fu_305_p4;
        else 
            ap_phi_mux_last_ready_0_phi_fu_189_p4 <= last_ready_0_reg_185;
        end if; 
    end process;


    ap_phi_mux_last_ready_2_phi_fu_251_p8_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_phi_mux_r_ready_0_phi_fu_154_p4, ap_block_pp0_stage0, ap_phi_mux_g_ready_0_phi_fu_166_p4, ap_phi_mux_last_ready_0_phi_fu_189_p4, xor_ln57_fu_359_p2, ap_phi_reg_pp0_iter0_last_ready_2_reg_248)
    begin
        if ((((ap_phi_mux_r_ready_0_phi_fu_154_p4 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_phi_mux_g_ready_0_phi_fu_166_p4 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_phi_mux_r_ready_0_phi_fu_154_p4 = ap_const_lv1_1)) or ((ap_phi_mux_last_ready_0_phi_fu_189_p4 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_phi_mux_g_ready_0_phi_fu_166_p4 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_phi_mux_r_ready_0_phi_fu_154_p4 = ap_const_lv1_1)))) then 
            ap_phi_mux_last_ready_2_phi_fu_251_p8 <= ap_phi_mux_last_ready_0_phi_fu_189_p4;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_phi_mux_last_ready_0_phi_fu_189_p4 = ap_const_lv1_1) and (ap_phi_mux_g_ready_0_phi_fu_166_p4 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_phi_mux_r_ready_0_phi_fu_154_p4 = ap_const_lv1_1))) then 
            ap_phi_mux_last_ready_2_phi_fu_251_p8 <= xor_ln57_fu_359_p2;
        else 
            ap_phi_mux_last_ready_2_phi_fu_251_p8 <= ap_phi_reg_pp0_iter0_last_ready_2_reg_248;
        end if; 
    end process;


    ap_phi_mux_last_ready_3_phi_fu_305_p4_assign_proc : process(last_ready_2_reg_248, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_phi_reg_pp0_iter1_last_ready_3_reg_301)
    begin
        if (((last_ready_2_reg_248 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_last_ready_3_phi_fu_305_p4 <= last_ready_2_reg_248;
        else 
            ap_phi_mux_last_ready_3_phi_fu_305_p4 <= ap_phi_reg_pp0_iter1_last_ready_3_reg_301;
        end if; 
    end process;


    ap_phi_mux_r_ready_0_phi_fu_154_p4_assign_proc : process(r_ready_0_reg_150, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_phi_mux_r_ready_3_phi_fu_269_p4, ap_block_pp0_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_r_ready_0_phi_fu_154_p4 <= ap_phi_mux_r_ready_3_phi_fu_269_p4;
        else 
            ap_phi_mux_r_ready_0_phi_fu_154_p4 <= r_ready_0_reg_150;
        end if; 
    end process;


    ap_phi_mux_r_ready_2_phi_fu_200_p8_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_phi_mux_r_ready_0_phi_fu_154_p4, ap_block_pp0_stage0, ap_phi_mux_g_ready_0_phi_fu_166_p4, ap_phi_mux_last_ready_0_phi_fu_189_p4, xor_ln57_fu_359_p2, ap_phi_reg_pp0_iter0_r_ready_2_reg_197)
    begin
        if (((ap_phi_mux_r_ready_0_phi_fu_154_p4 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_r_ready_2_phi_fu_200_p8 <= ap_phi_mux_r_ready_0_phi_fu_154_p4;
        elsif ((((ap_phi_mux_g_ready_0_phi_fu_166_p4 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_phi_mux_r_ready_0_phi_fu_154_p4 = ap_const_lv1_1)) or ((ap_phi_mux_last_ready_0_phi_fu_189_p4 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_phi_mux_g_ready_0_phi_fu_166_p4 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_phi_mux_r_ready_0_phi_fu_154_p4 = ap_const_lv1_1)))) then 
            ap_phi_mux_r_ready_2_phi_fu_200_p8 <= ap_const_lv1_1;
        elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_phi_mux_last_ready_0_phi_fu_189_p4 = ap_const_lv1_1) and (ap_phi_mux_g_ready_0_phi_fu_166_p4 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_phi_mux_r_ready_0_phi_fu_154_p4 = ap_const_lv1_1))) then 
            ap_phi_mux_r_ready_2_phi_fu_200_p8 <= xor_ln57_fu_359_p2;
        else 
            ap_phi_mux_r_ready_2_phi_fu_200_p8 <= ap_phi_reg_pp0_iter0_r_ready_2_reg_197;
        end if; 
    end process;


    ap_phi_mux_r_ready_3_phi_fu_269_p4_assign_proc : process(r_ready_2_reg_197, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, ap_phi_reg_pp0_iter1_r_ready_3_reg_265)
    begin
        if (((r_ready_2_reg_197 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_phi_mux_r_ready_3_phi_fu_269_p4 <= r_ready_2_reg_197;
        else 
            ap_phi_mux_r_ready_3_phi_fu_269_p4 <= ap_phi_reg_pp0_iter1_r_ready_3_reg_265;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_b_ready_2_reg_231 <= "X";
    ap_phi_reg_pp0_iter0_b_ready_3_reg_289 <= "X";
    ap_phi_reg_pp0_iter0_g_ready_2_reg_214 <= "X";
    ap_phi_reg_pp0_iter0_g_ready_3_reg_277 <= "X";
    ap_phi_reg_pp0_iter0_last_ready_2_reg_248 <= "X";
    ap_phi_reg_pp0_iter0_last_ready_3_reg_301 <= "X";
    ap_phi_reg_pp0_iter0_r_ready_2_reg_197 <= "X";
    ap_phi_reg_pp0_iter0_r_ready_3_reg_265 <= "X";

    din_blue_read_assign_proc : process(din_blue_empty_n, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_phi_mux_b_ready_2_phi_fu_234_p8, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_phi_mux_b_ready_2_phi_fu_234_p8 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (din_blue_empty_n = ap_const_logic_1))) then 
            din_blue_read <= ap_const_logic_1;
        else 
            din_blue_read <= ap_const_logic_0;
        end if; 
    end process;


    din_green_read_assign_proc : process(din_green_empty_n, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_phi_mux_g_ready_2_phi_fu_217_p8, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_phi_mux_g_ready_2_phi_fu_217_p8 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (din_green_empty_n = ap_const_logic_1))) then 
            din_green_read <= ap_const_logic_1;
        else 
            din_green_read <= ap_const_logic_0;
        end if; 
    end process;


    din_last_read_assign_proc : process(din_last_empty_n, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_phi_mux_last_ready_2_phi_fu_251_p8, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_phi_mux_last_ready_2_phi_fu_251_p8 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (din_last_empty_n = ap_const_logic_1))) then 
            din_last_read <= ap_const_logic_1;
        else 
            din_last_read <= ap_const_logic_0;
        end if; 
    end process;


    din_red_read_assign_proc : process(din_red_empty_n, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_phi_mux_r_ready_2_phi_fu_200_p8, ap_enable_reg_pp0_iter0)
    begin
        if (((ap_phi_mux_r_ready_2_phi_fu_200_p8 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (din_red_empty_n = ap_const_logic_1))) then 
            din_red_read <= ap_const_logic_1;
        else 
            din_red_read <= ap_const_logic_0;
        end if; 
    end process;

    dout_0_din <= (((ap_const_lv80_0 & tmp_data_out_V_2_0_fu_108) & tmp_data_out_V_1_0_fu_104) & tmp_data_out_V_0_0_fu_100);

    dout_0_write_assign_proc : process(dout_0_full_n, dout_1_full_n, dout_2_full_n, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_phi_mux_r_ready_0_phi_fu_154_p4, ap_phi_mux_g_ready_0_phi_fu_166_p4, ap_phi_mux_last_ready_0_phi_fu_189_p4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((dout_2_full_n and dout_1_full_n and dout_0_full_n) = ap_const_logic_1) and (ap_phi_mux_last_ready_0_phi_fu_189_p4 = ap_const_lv1_1) and (ap_phi_mux_g_ready_0_phi_fu_166_p4 = ap_const_lv1_1) and (ap_phi_mux_r_ready_0_phi_fu_154_p4 = ap_const_lv1_1))) then 
            dout_0_write <= ap_const_logic_1;
        else 
            dout_0_write <= ap_const_logic_0;
        end if; 
    end process;

    dout_1_din <= tmp_out_tlast_V_fu_84;

    dout_1_write_assign_proc : process(dout_0_full_n, dout_1_full_n, dout_2_full_n, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_phi_mux_r_ready_0_phi_fu_154_p4, ap_phi_mux_g_ready_0_phi_fu_166_p4, ap_phi_mux_last_ready_0_phi_fu_189_p4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((dout_2_full_n and dout_1_full_n and dout_0_full_n) = ap_const_logic_1) and (ap_phi_mux_last_ready_0_phi_fu_189_p4 = ap_const_lv1_1) and (ap_phi_mux_g_ready_0_phi_fu_166_p4 = ap_const_lv1_1) and (ap_phi_mux_r_ready_0_phi_fu_154_p4 = ap_const_lv1_1))) then 
            dout_1_write <= ap_const_logic_1;
        else 
            dout_1_write <= ap_const_logic_0;
        end if; 
    end process;

    dout_2_din <= ap_const_lv16_FFFF;

    dout_2_write_assign_proc : process(dout_0_full_n, dout_1_full_n, dout_2_full_n, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, ap_phi_mux_r_ready_0_phi_fu_154_p4, ap_phi_mux_g_ready_0_phi_fu_166_p4, ap_phi_mux_last_ready_0_phi_fu_189_p4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and ((dout_2_full_n and dout_1_full_n and dout_0_full_n) = ap_const_logic_1) and (ap_phi_mux_last_ready_0_phi_fu_189_p4 = ap_const_lv1_1) and (ap_phi_mux_g_ready_0_phi_fu_166_p4 = ap_const_lv1_1) and (ap_phi_mux_r_ready_0_phi_fu_154_p4 = ap_const_lv1_1))) then 
            dout_2_write <= ap_const_logic_1;
        else 
            dout_2_write <= ap_const_logic_0;
        end if; 
    end process;

    p_Val2_8_fu_427_p3 <= 
        din_green_dout when (p_sc_stream_pixel_2_s_1_nbread_fu_132_p2_0(0) = '1') else 
        p_Val2_6_fu_92;
    p_Val2_9_fu_468_p3 <= 
        din_blue_dout when (p_sc_stream_pixel_2_s_2_nbread_fu_138_p2_0(0) = '1') else 
        p_Val2_5_fu_88;
    p_Val2_s_fu_386_p3 <= 
        din_red_dout when (p_sc_stream_pixel_2_s_nbread_fu_126_p2_0(0) = '1') else 
        p_Val2_7_fu_96;
    p_fulln_nbwrite_fu_112_p7 <= (0=>(dout_2_full_n and dout_1_full_n and dout_0_full_n), others=>'-');
    p_sc_stream_pixel_2_s_1_nbread_fu_132_p2_0 <= (0=>(din_green_empty_n), others=>'-');
    p_sc_stream_pixel_2_s_2_nbread_fu_138_p2_0 <= (0=>(din_blue_empty_n), others=>'-');
    p_sc_stream_pixel_2_s_3_nbread_fu_144_p2_0 <= (0=>(din_last_empty_n), others=>'-');
    p_sc_stream_pixel_2_s_nbread_fu_126_p2_0 <= (0=>(din_red_empty_n), others=>'-');
    select_ln226_fu_509_p1 <= (0=>din_last_dout, others=>'-');
    select_ln226_fu_509_p3 <= 
        select_ln226_fu_509_p1 when (p_sc_stream_pixel_2_s_3_nbread_fu_144_p2_0(0) = '1') else 
        tmp_out_tlast_V_fu_84;
    tmp_data_out_0_V_fu_394_p3 <= (p_Val2_s_fu_386_p3 & ap_const_lv6_0);
    tmp_data_out_1_V_fu_435_p3 <= (p_Val2_8_fu_427_p3 & ap_const_lv6_0);
    tmp_data_out_2_V_fu_476_p3 <= (p_Val2_9_fu_468_p3 & ap_const_lv6_0);
    xor_ln57_fu_359_p2 <= (p_fulln_nbwrite_fu_112_p7 xor ap_const_lv1_1);
    zext_ln728_1_fu_443_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_data_out_1_V_fu_435_p3),16));
    zext_ln728_2_fu_484_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_data_out_2_V_fu_476_p3),16));
    zext_ln728_fu_402_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_data_out_0_V_fu_394_p3),16));
end behav;
