// Seed: 2593731653
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  wor  id_4;
  assign module_1.id_5 = 0;
  assign id_4 = -1'h0;
endmodule
module module_1 #(
    parameter id_4 = 32'd34
) (
    output wor id_0,
    input supply1 id_1,
    input wand id_2,
    input supply1 id_3,
    input wor _id_4,
    output wor id_5,
    input uwire id_6
);
  wire id_8;
  wire id_9;
  xnor primCall (id_0, id_8, id_2, id_9, id_3, id_1);
  module_0 modCall_1 (
      id_9,
      id_8
  );
  logic [-1 : 1] id_10;
  assign id_10[1] = id_4;
  logic [1 : id_4] id_11;
endmodule
