library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity Reg3 is
	port(reset  : in  std_logic;
		  clk	   : in  std_logic;
		  enable : in  std_logic_vector(7 downto 0);
		  dataIn : in  std_logic_vector(7 downto 0);
		  dataOut: out std_logic_vector(7 downto 0));
end Reg1;

architecture Behavioral of Reg3 is
begin
	process(clk)
	begin
		if(rising_edge(clk)) then
			if(reset = '1') then
				dataOut <= (others => '0');
			elsif(enable = "00000100") then
				dataOut <= dataIn;
			end if;
		end if;
	end process;
end Behavioral;