// Seed: 3448432113
module module_0 (
    id_1
);
  input wire id_1;
  always_ff id_2 = id_2;
  assign id_2 = 1;
  assign id_2 = id_1 * id_2;
  assign id_2 = 1;
  wire id_3, id_4, id_5, id_6;
endmodule
module module_1 (
    input  wor   id_0,
    input  logic id_1,
    input  uwire id_2,
    output uwire id_3,
    output logic id_4,
    output wor   id_5,
    output uwire id_6,
    input  logic id_7
);
  assign id_4 = id_7;
  assign id_4 = 1;
  always_latch begin
    id_6 = 1'b0;
    id_5 = id_0;
    id_4 <= id_1;
    begin
      id_5 = 1'b0;
    end
  end
  wire id_9;
  module_0(
      id_9
  );
  assign id_4 = 1'b0;
  uwire id_10, id_11;
  assign id_11 = 1;
  assign id_3  = id_10;
  assign id_9  = id_9;
  wire id_12;
endmodule
