
---------- Begin Simulation Statistics ----------
final_tick                               168224012000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 312343                       # Simulator instruction rate (inst/s)
host_mem_usage                                 659724                       # Number of bytes of host memory used
host_op_rate                                   312957                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   320.16                       # Real time elapsed on the host
host_tick_rate                              525436445                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.168224                       # Number of seconds simulated
sim_ticks                                168224012000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.682240                       # CPI: cycles per instruction
system.cpu.discardedOps                        189512                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        35269168                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.594445                       # IPC: instructions per cycle
system.cpu.numCycles                        168224012                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132954844                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       268786                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        546326                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          381                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       874792                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          717                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1750666                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            719                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485798                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735480                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80999                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103845                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101835                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904461                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65379                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             694                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              406                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51147795                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51147795                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51148267                       # number of overall hits
system.cpu.dcache.overall_hits::total        51148267                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       920309                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         920309                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       928256                       # number of overall misses
system.cpu.dcache.overall_misses::total        928256                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  47188036000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  47188036000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  47188036000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  47188036000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52068104                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52068104                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52076523                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52076523                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017675                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017675                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017825                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017825                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 51274.122061                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51274.122061                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50835.153234                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50835.153234                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        88421                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3518                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.133883                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       777178                       # number of writebacks
system.cpu.dcache.writebacks::total            777178                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        53077                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        53077                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        53077                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        53077                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       867232                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       867232                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       875175                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       875175                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  43838266000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  43838266000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  44616249999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  44616249999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016656                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016656                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016806                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016806                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 50549.640696                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 50549.640696                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 50979.804038                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50979.804038                       # average overall mshr miss latency
system.cpu.dcache.replacements                 874663                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40593009                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40593009                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       526013                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        526013                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21974520000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21974520000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41119022                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41119022                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012792                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012792                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41775.621515                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41775.621515                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       526001                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       526001                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  20921527000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  20921527000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012792                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012792                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 39774.690542                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 39774.690542                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10554786                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10554786                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       394296                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       394296                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  25213516000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  25213516000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.036012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.036012                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63945.655041                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63945.655041                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        53065                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        53065                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       341231                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       341231                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  22916739000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  22916739000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031165                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031165                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67159.018378                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67159.018378                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          472                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           472                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7947                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7947                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.943936                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.943936                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7943                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7943                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    777983999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    777983999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.943461                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.943461                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 97945.864157                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 97945.864157                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 168224012000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.560277                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52023518                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            875175                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             59.443560                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.560277                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991329                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991329                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          223                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105028373                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105028373                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 168224012000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 168224012000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 168224012000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685915                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475098                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024944                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278246                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278246                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278246                       # number of overall hits
system.cpu.icache.overall_hits::total        10278246                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          700                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            700                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          700                       # number of overall misses
system.cpu.icache.overall_misses::total           700                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     70131000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     70131000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     70131000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     70131000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278946                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278946                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278946                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278946                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000068                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000068                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100187.142857                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100187.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100187.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100187.142857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          128                       # number of writebacks
system.cpu.icache.writebacks::total               128                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          700                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          700                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          700                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          700                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     68731000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     68731000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     68731000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     68731000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98187.142857                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98187.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98187.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98187.142857                       # average overall mshr miss latency
system.cpu.icache.replacements                    128                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278246                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278246                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          700                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           700                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     70131000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     70131000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100187.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100187.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          700                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          700                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     68731000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     68731000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98187.142857                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98187.142857                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 168224012000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           463.435111                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278946                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               700                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14684.208571                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   463.435111                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.452573                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.452573                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          572                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          572                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.558594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20558592                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20558592                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 168224012000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 168224012000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 168224012000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 168224012000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   41                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               598280                       # number of demand (read+write) hits
system.l2.demand_hits::total                   598321                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  41                       # number of overall hits
system.l2.overall_hits::.cpu.data              598280                       # number of overall hits
system.l2.overall_hits::total                  598321                       # number of overall hits
system.l2.demand_misses::.cpu.inst                659                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             276895                       # number of demand (read+write) misses
system.l2.demand_misses::total                 277554                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               659                       # number of overall misses
system.l2.overall_misses::.cpu.data            276895                       # number of overall misses
system.l2.overall_misses::total                277554                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65736000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  29399206000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29464942000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65736000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  29399206000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29464942000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              700                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           875175                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               875875                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             700                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          875175                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              875875                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.941429                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.316388                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.316888                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.941429                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.316388                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.316888                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99751.138088                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106174.564366                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106159.313143                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99751.138088                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106174.564366                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106159.313143                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              190752                       # number of writebacks
system.l2.writebacks::total                    190752                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           659                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        276890                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            277549                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          659                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       276890                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           277549                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52556000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23860516000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23913072000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52556000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23860516000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23913072000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.941429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.316382                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.316882                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.941429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.316382                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.316882                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79751.138088                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86173.267362                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86158.018944                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79751.138088                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86173.267362                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86158.018944                       # average overall mshr miss latency
system.l2.replacements                         269495                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       777178                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           777178                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       777178                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       777178                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          123                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              123                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          123                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          123                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            173019                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                173019                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          168212                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              168212                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  18243210000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18243210000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        341231                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            341231                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.492956                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.492956                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108453.677502                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108453.677502                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       168212                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         168212                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  14878970000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14878970000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.492956                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.492956                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88453.677502                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88453.677502                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             41                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 41                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65736000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65736000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          700                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            700                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.941429                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.941429                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99751.138088                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99751.138088                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52556000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52556000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.941429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.941429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79751.138088                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79751.138088                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        425261                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            425261                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       108683                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          108683                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11155996000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11155996000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       533944                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        533944                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.203548                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.203548                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 102647.111324                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102647.111324                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       108678                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       108678                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   8981546000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8981546000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.203538                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.203538                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 82643.644528                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 82643.644528                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 168224012000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8085.683521                       # Cycle average of tags in use
system.l2.tags.total_refs                     1750279                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    277687                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.303064                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.610838                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        25.402213                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8050.670470                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001173                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003101                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.982748                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987022                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          234                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2571                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5280                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          107                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14279967                       # Number of tag accesses
system.l2.tags.data_accesses                 14279967                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 168224012000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    190752.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       659.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    276268.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.021106036250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11193                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11193                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              775777                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             179840                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      277549                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     190752                       # Number of write requests accepted
system.mem_ctrls.readBursts                    277549                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   190752                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    622                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.59                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                277549                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               190752                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  223634                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   53177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      45                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11263                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.739391                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.168779                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     37.183473                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         11133     99.46%     99.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           17      0.15%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           33      0.29%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11193                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11193                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.039489                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.006844                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.057604                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5520     49.32%     49.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              226      2.02%     51.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4943     44.16%     95.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              494      4.41%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.08%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11193                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   39808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                17763136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12208128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    105.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     72.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  168208414000                       # Total gap between requests
system.mem_ctrls.avgGap                     359188.67                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     17681152                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12206272                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 250713.316717235342                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 105104805.133288577199                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 72559629.596754595637                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          659                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       276890                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       190752                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18722000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   9616394500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4001960353500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28409.71                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34730.02                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  20979912.94                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     17720960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      17763136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42176                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42176                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12208128                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12208128                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          659                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       276890                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         277549                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       190752                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        190752                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       250713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    105341442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        105592155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       250713                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       250713                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     72570663                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        72570663                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     72570663                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       250713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    105341442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       178162818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               276927                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              190723                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17275                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17166                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        16676                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17023                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17462                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        16837                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        17451                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        18079                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        17580                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        16705                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        16401                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        17540                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17183                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        17808                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        17778                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        17963                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11780                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11719                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        11310                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11708                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12052                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11651                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12152                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        12745                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        12309                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        11576                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        11100                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        12114                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11605                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12200                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12228                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12474                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4442735250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1384635000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         9635116500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16042.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34792.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              146842                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              96896                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            53.03                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           50.80                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       223912                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   133.666798                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    89.555382                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   191.325191                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       170749     76.26%     76.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        27620     12.34%     88.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         6365      2.84%     91.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1731      0.77%     92.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9341      4.17%     96.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          831      0.37%     96.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          698      0.31%     97.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          424      0.19%     97.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6153      2.75%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       223912                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              17723328                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12206272                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              105.355518                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               72.559630                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.39                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               52.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 168224012000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       794160780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       422106465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      985098660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     496510740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13279297200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  41526599310                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  29628252960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   87132026115                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   517.952372                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  76602166000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5617300000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  86004546000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       804570900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       427639575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      992160120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     499063320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13279297200.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  41453807460                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  29689551360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   87146089935                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   518.035974                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  76761174000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5617300000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  85845538000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 168224012000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             109337                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       190752                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78025                       # Transaction distribution
system.membus.trans_dist::ReadExReq            168212                       # Transaction distribution
system.membus.trans_dist::ReadExResp           168212                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        109337                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       823875                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 823875                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     29971264                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                29971264                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            277549                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  277549    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              277549                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 168224012000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1309334000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1509260250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            534644                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       967930                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          128                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          176228                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           341231                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          341231                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           700                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       533944                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1528                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2625013                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2626541                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        52992                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    105750592                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              105803584                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          269495                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12208128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1145370                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000963                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031074                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1144269     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1099      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1145370                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 168224012000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3305278000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2100000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2625529995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
