{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.763483",
   "Default View_TopLeft":"5285,318",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port port-id_RESET -pg 1 -lvl 0 -x -10 -y 170 -defaultsOSRD
preplace port port-id_CLOCK -pg 1 -lvl 0 -x -10 -y 220 -defaultsOSRD
preplace port port-id_RX_VALID -pg 1 -lvl 0 -x -10 -y 340 -defaultsOSRD
preplace port port-id_RX_ENABLE -pg 1 -lvl 0 -x -10 -y 310 -defaultsOSRD
preplace port port-id_RX_CLOCK -pg 1 -lvl 0 -x -10 -y 250 -defaultsOSRD
preplace port port-id_RX_RESET -pg 1 -lvl 0 -x -10 -y 280 -defaultsOSRD
preplace port port-id_FPGA_REG_WRITE_STROBE -pg 1 -lvl 12 -x 7060 -y 820 -defaultsOSRD
preplace portBus RX_IDATA -pg 1 -lvl 0 -x -10 -y 370 -defaultsOSRD
preplace portBus RX_QDATA -pg 1 -lvl 0 -x -10 -y 400 -defaultsOSRD
preplace portBus POWER -pg 1 -lvl 12 -x 7060 -y 460 -defaultsOSRD
preplace portBus DETECTION_THRESHOLD -pg 1 -lvl 0 -x -10 -y 430 -defaultsOSRD
preplace portBus FPGA_REG_WRITE_ADDRESS -pg 1 -lvl 12 -x 7060 -y 760 -defaultsOSRD
preplace portBus FPGA_REG_WRITE_DATA -pg 1 -lvl 12 -x 7060 -y 790 -defaultsOSRD
preplace portBus SELECT_AXI_REGS_MODE -pg 1 -lvl 0 -x -10 -y 620 -defaultsOSRD
preplace inst rx_clock_domain_cros_0 -pg 1 -lvl 1 -x 200 -y 300 -defaultsOSRD
preplace inst data_interleaver_0 -pg 1 -lvl 2 -x 560 -y 290 -defaultsOSRD
preplace inst data_delay_0 -pg 1 -lvl 3 -x 970 -y 200 -defaultsOSRD
preplace inst act_power_0 -pg 1 -lvl 11 -x 6700 -y 470 -defaultsOSRD
preplace inst timing_acquisition_8_0 -pg 1 -lvl 4 -x 1530 -y 190 -defaultsOSRD
preplace inst hier_fft_ofdm -pg 1 -lvl 6 -x 3070 -y 610 -defaultsOSRD
preplace inst hier_atan -pg 1 -lvl 4 -x 1530 -y 520 -defaultsOSRD
preplace inst hier_rotation -pg 1 -lvl 4 -x 1530 -y 760 -defaultsOSRD
preplace inst equalizer_time_frequ_0 -pg 1 -lvl 5 -x 2260 -y 510 -defaultsOSRD
preplace inst axi_regs_mux_0 -pg 1 -lvl 11 -x 6700 -y 830 -defaultsOSRD
preplace inst hier_atan_constellation -pg 1 -lvl 6 -x 3070 -y 310 -defaultsOSRD
preplace inst hier_rotation_constellation -pg 1 -lvl 6 -x 3070 -y 910 -defaultsOSRD
preplace inst constellation_tracker_0 -pg 1 -lvl 7 -x 3980 -y 540 -defaultsOSRD
preplace inst demapper_0 -pg 1 -lvl 8 -x 4780 -y 460 -defaultsOSRD
preplace inst deinterleaver_0 -pg 1 -lvl 9 -x 5360 -y 440 -defaultsOSRD
preplace inst viterbi_hard_0 -pg 1 -lvl 10 -x 5920 -y -10 -defaultsOSRD
preplace netloc CLOCK_0_1 1 0 11 20 430 370 180 740 30 1200 630 1940 730 2650 790 3550 340 4460 340 5100 320 5640 320 6330
preplace netloc DETECTION_THRESHOLD_0_1 1 0 4 10J 440 NJ 440 NJ 440 1210J
preplace netloc RESET_0_1 1 0 11 30 170 380 160 760 40 1190 610 1910 740 2620 780 3540 320 4470 320 5090 310 5620 310 6350
preplace netloc RX_CLOCK_0_1 1 0 1 10J 250n
preplace netloc RX_ENABLE_0_1 1 0 1 NJ 310
preplace netloc RX_IDATA_0_1 1 0 1 30J 350n
preplace netloc RX_QDATA_0_1 1 0 1 40J 370n
preplace netloc RX_RESET_0_1 1 0 1 10J 280n
preplace netloc RX_VALID_0_1 1 0 1 10J 330n
preplace netloc SELECT_AXI_REGS_MODE_0_1 1 0 11 NJ 620 NJ 620 NJ 620 NJ 620 1820J 240 2670J 410 3410J 240 NJ 240 NJ 240 NJ 240 6380
preplace netloc act_power_0_POWER 1 11 1 7020J 460n
preplace netloc axi_regs_mux_0_FPGA_REG_WRITE_DATA 1 11 1 7030J 790n
preplace netloc axi_regs_mux_0_FPGA_REG_WRITE_STROBE 1 11 1 7040J 820n
preplace netloc constellation_tracker_0_ATAN_CONSTELLATION_IN_CNTR 1 5 3 2730 430 3530J 350 4380
preplace netloc constellation_tracker_0_ATAN_CONSTELLATION_IN_I 1 5 3 2720 440 3520J 330 4360
preplace netloc constellation_tracker_0_ATAN_CONSTELLATION_IN_Q 1 5 3 2700 770 NJ 770 4370
preplace netloc constellation_tracker_0_ATAN_CONSTELLATION_IN_STROBE 1 5 3 2710 450 3490J 310 4370
preplace netloc constellation_tracker_0_CONSTELLATION_DATA_OUT_FIRST_SYMBOL_MARKER 1 7 4 4440 680 NJ 680 NJ 680 6210
preplace netloc constellation_tracker_0_CONSTELLATION_DATA_OUT_VALID 1 7 4 4470 690 NJ 690 N 690 6200
preplace netloc constellation_tracker_0_CONSTELLATION_IDATA_OUT 1 7 4 4450 700 NJ 700 NJ 700 6220
preplace netloc constellation_tracker_0_CONSTELLATION_QDATA_OUT 1 7 4 4430 710 NJ 710 NJ 710 6170
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_CNTR_IN 1 5 3 2730 1020 NJ 1020 4360
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_DATA_IN_STROBE 1 5 3 2650 1050 NJ 1050 4420
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_IDATA_IN 1 5 3 2610 1060 NJ 1060 4410
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_PHASE_IN 1 5 3 2720 1030 NJ 1030 4390
preplace netloc constellation_tracker_0_ROTATION_CONSTELLATION_QDATA_IN 1 5 3 2710 1040 NJ 1040 4400
preplace netloc data_delay_0_DATA_OUT_STROBE 1 3 8 1180 -20 1920 210 2690J 460 3430J 250 NJ 250 NJ 250 N 250 6370
preplace netloc data_delay_0_IDATA_OUT 1 3 8 1250 -10 1930 230 2660J 470 3440J 260 NJ 260 NJ 260 N 260 6360
preplace netloc data_delay_0_IDATA_OUT_DELAY_16 1 3 1 N 160
preplace netloc data_delay_0_IDATA_OUT_DELAY_32 1 3 1 N 200
preplace netloc data_delay_0_IDATA_OUT_DELAY_48 1 3 1 N 240
preplace netloc data_delay_0_IDATA_OUT_DELAY_64 1 3 1 N 280
preplace netloc data_delay_0_QDATA_OUT 1 3 8 1260 0 1900 220 2680J 420 3420J 270 NJ 270 NJ 270 N 270 6340
preplace netloc data_delay_0_QDATA_OUT_DELAY_16 1 3 1 N 180
preplace netloc data_delay_0_QDATA_OUT_DELAY_32 1 3 1 N 220
preplace netloc data_delay_0_QDATA_OUT_DELAY_48 1 3 1 N 260
preplace netloc data_delay_0_QDATA_OUT_DELAY_64 1 3 1 N 300
preplace netloc data_interleaver_0_DATA_OUT_STROBE 1 2 1 760 240n
preplace netloc data_interleaver_0_IDATA_OUT 1 2 1 740 200n
preplace netloc data_interleaver_0_QDATA_OUT 1 2 1 750 220n
preplace netloc deinterleaver_0_DEINTERLEAVER_16QAM 1 9 2 5680 670 6160
preplace netloc deinterleaver_0_DEINTERLEAVER_BPSK 1 9 2 5660 650 6230
preplace netloc deinterleaver_0_DEINTERLEAVER_QPSK 1 9 2 5670 660 6180
preplace netloc deinterleaver_0_DEINTERLEAVER_START_MARKER 1 9 1 5630 -30n
preplace netloc deinterleaver_0_DEINTERLEAVER_STROBE 1 9 2 5650 640 6240
preplace netloc demapper_0_DEMAPPING_16QAM 1 8 1 N 500
preplace netloc demapper_0_DEMAPPING_BPSK 1 8 1 N 460
preplace netloc demapper_0_DEMAPPING_QPSK 1 8 1 N 480
preplace netloc demapper_0_DEMAPPING_START_MARKER 1 8 1 N 420
preplace netloc demapper_0_DEMAPPING_STROBE 1 8 1 N 440
preplace netloc equalizer_time_frequ_0_FFT_DATA_IN_FIRST_SYMBOL_MARKER 1 5 1 N 670
preplace netloc equalizer_time_frequ_0_FPGA_REG_WRITE_DATA 1 5 6 2630 740 NJ 740 NJ 740 NJ 740 NJ 740 6290
preplace netloc equalizer_time_frequ_0_FPGA_REG_WRITE_STROBE_PHASE_1 1 5 6 2640 750 NJ 750 4450J 720 NJ 720 NJ 720 6250
preplace netloc equalizer_time_frequ_0_FPGA_REG_WRITE_STROBE_PHASE_2 1 5 6 2610 760 NJ 760 4470J 730 NJ 730 NJ 730 6270
preplace netloc equalizer_time_frequ_0_ROTATION_DATA_IN_MARKER 1 3 3 1260 420 1830J 250 2600
preplace netloc equalizer_time_frequ_0_ROTATION_DATA_IN_STROBE 1 3 3 1250 410 1840J 260 2590
preplace netloc equalizer_time_frequ_0_ROTATION_IDATA_IN 1 3 3 1260 880 NJ 880 2580
preplace netloc equalizer_time_frequ_0_ROTATION_PHASE_NEW_DIFF 1 3 3 1240 900 NJ 900 2560
preplace netloc equalizer_time_frequ_0_ROTATION_PHASE_NEW_DIFF_STROBE 1 3 3 1250 890 NJ 890 2570
preplace netloc equalizer_time_frequ_0_ROTATION_QDATA_IN 1 3 3 1230 910 NJ 910 2590
preplace netloc fft_ofdm_0_FFT_DATA_OUT_LAST 1 6 1 3410 510n
preplace netloc fft_ofdm_0_FFT_DATA_OUT_VALID 1 6 5 3450 280 NJ 280 NJ 280 N 280 6310
preplace netloc fft_ofdm_0_FFT_IDATA_OUT 1 6 5 3500 290 NJ 290 NJ 290 NJ 290 6320
preplace netloc fft_ofdm_0_FFT_QDATA_OUT 1 6 5 3460 300 NJ 300 NJ 300 NJ 300 6300
preplace netloc hier_atan_ATAN_PHASE_OUT 1 4 1 1800 530n
preplace netloc hier_atan_ATAN_PHASE_OUT_STROBE 1 4 1 1810 510n
preplace netloc hier_atan_constellation_ATAN_CONSTELLATION_PHASE_OUT 1 6 1 3470 310n
preplace netloc hier_atan_constellation_ATAN_CONSTELLATION_PHASE_OUT_CNTR 1 6 1 3510 330n
preplace netloc hier_atan_constellation_ATAN_CONSTELLATION_PHASE_OUT_STROBE 1 6 1 3480 290n
preplace netloc hier_fft_ofdm_FFT_DATA_OUT_FIRST_SYMBOL_MARKER 1 6 5 3580 730 4460J 750 NJ 750 N 750 6190
preplace netloc hier_rotation_constellation_ROTATION_CONSTELLATION_DATA_OUT_CNTR 1 6 1 3600 670n
preplace netloc hier_rotation_constellation_ROTATION_CONSTELLATION_DATA_OUT_STROBE 1 6 1 3560 610n
preplace netloc hier_rotation_constellation_ROTATION_CONSTELLATION_IDATA_OUT 1 6 1 3570 630n
preplace netloc hier_rotation_constellation_ROTATION_CONSTELLATION_QDATA_OUT 1 6 1 3590 650n
preplace netloc receiver_802_11p_0_ATAN_AUTOCORR_I 1 3 3 1240 400 1860J 280 2570
preplace netloc receiver_802_11p_0_ATAN_AUTOCORR_Q 1 3 3 1230 390 1810J 270 2580
preplace netloc receiver_802_11p_0_ATAN_AUTOCORR_STROBE 1 3 3 1220 380 1850J 290 2560
preplace netloc receiver_802_11p_0_FFT_DATA_IN_START 1 5 1 N 650
preplace netloc receiver_802_11p_0_FFT_DATA_IN_STROBE 1 5 1 N 630
preplace netloc receiver_802_11p_0_FFT_IDATA_IN 1 5 1 N 590
preplace netloc receiver_802_11p_0_FFT_QDATA_IN 1 5 1 N 610
preplace netloc receiver_802_11p_0_FPGA_REG_WRITE_ADDRESS 1 11 1 7020J 760n
preplace netloc rotation_block_0_ROTATION_DATA_OUT_MARKER 1 4 1 1930 620n
preplace netloc rotation_block_0_ROTATION_DATA_OUT_STROBE 1 4 1 1870 600n
preplace netloc rotation_block_0_ROTATION_IDATA_OUT 1 4 1 1950 640n
preplace netloc rotation_block_0_ROTATION_QDATA_OUT 1 4 1 1960 660n
preplace netloc rx_clock_domain_cros_0_DATA_STROBE 1 1 1 360 320n
preplace netloc rx_clock_domain_cros_0_IDATA 1 1 1 380 280n
preplace netloc rx_clock_domain_cros_0_QDATA 1 1 1 360 300n
preplace netloc timing_acquisition_8_0_DETECTION_SIGNAL_DETECTED 1 4 1 1880 160n
preplace netloc timing_acquisition_8_0_DETECTION_STROBE 1 4 1 1890 140n
preplace netloc timing_acquisition_8_0_DETECTION_STS_AUTOCORR_I 1 4 1 1870 220n
preplace netloc timing_acquisition_8_0_DETECTION_STS_AUTOCORR_Q 1 4 1 1800 240n
preplace netloc viterbi_hard_0_VITERBI_SIGNAL 1 10 1 6260 0n
preplace netloc viterbi_hard_0_VITERBI_SIGNAL_VALID 1 10 1 6280 -20n
levelinfo -pg 1 -10 200 560 970 1530 2260 3070 3980 4780 5360 5920 6700 7060
pagesize -pg 1 -db -bbox -sgen -280 -700 7360 1110
"
}
0
