Info: Generated by version: 21.1 build 169
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/static_region/ip/bsp_top/bsp_top_mm_clock_crossing_bridge_0.ip --block-symbol-file --output-directory=/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/static_region/ip/bsp_top/bsp_top_mm_clock_crossing_bridge_0 --family="Arria 10" --part=10AX115S2F45I1SG
Info: bsp_top_mm_clock_crossing_bridge_0: Component of type st_dc_fifo with latest version is used instead of outdated type altera_avalon_dc_fifo with version .
Info: bsp_top_mm_clock_crossing_bridge_0: Component of type st_dc_fifo with latest version is used instead of outdated type altera_avalon_dc_fifo with version .
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/static_region/ip/bsp_top/bsp_top_mm_clock_crossing_bridge_0.ip --synthesis=VERILOG --output-directory=/home/user/projects/A10_PR/fpga-partial-reconfig-master/ref_designs/Q21.1_a10_pcie_devkit_pr64/source/static_region/ip/bsp_top/bsp_top_mm_clock_crossing_bridge_0 --family="Arria 10" --part=10AX115S2F45I1SG
Info: bsp_top_mm_clock_crossing_bridge_0: Component of type st_dc_fifo with latest version is used instead of outdated type altera_avalon_dc_fifo with version .
Info: bsp_top_mm_clock_crossing_bridge_0: Component of type st_dc_fifo with latest version is used instead of outdated type altera_avalon_dc_fifo with version .
Info: bsp_top_mm_clock_crossing_bridge_0: "Transforming system: bsp_top_mm_clock_crossing_bridge_0"
Info: bsp_top_mm_clock_crossing_bridge_0: "Naming system components in system: bsp_top_mm_clock_crossing_bridge_0"
Info: bsp_top_mm_clock_crossing_bridge_0: "Processing generation queue"
Info: bsp_top_mm_clock_crossing_bridge_0: "Generating: bsp_top_mm_clock_crossing_bridge_0"
Info: bsp_top_mm_clock_crossing_bridge_0: "Generating: bsp_top_mm_clock_crossing_bridge_0_mm_ccb_1920_y6rzgka"
Info: my_altera_avalon_dc_fifo_cmd_fifo: "Generating: my_altera_avalon_dc_fifo_cmd_fifo"
Info: my_altera_avalon_dc_fifo_rsp_fifo: "Generating: my_altera_avalon_dc_fifo_rsp_fifo"
Info: bsp_top_mm_clock_crossing_bridge_0: "Generating: bsp_top_mm_clock_crossing_bridge_0_mm_ccb_st_dc_fifo_1920_feon2wy"
Info: bsp_top_mm_clock_crossing_bridge_0: "Generating: bsp_top_mm_clock_crossing_bridge_0_mm_ccb_st_dc_fifo_1920_kouj56y"
Info: bsp_top_mm_clock_crossing_bridge_0: "Generating: bsp_top_mm_clock_crossing_bridge_0_st_dc_fifo_1940_r4vdppy"
Info: bsp_top_mm_clock_crossing_bridge_0: Done "bsp_top_mm_clock_crossing_bridge_0" with 5 modules, 8 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
